Classic Timing Analyzer report for KatPro
Thu May 09 21:43:03 2013
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'ctrl[3]'
  8. Clock Setup: 'cpu_addr[2]'
  9. Clock Setup: 'cpu_addr[5]'
 10. Clock Setup: 'cpu_addr[7]'
 11. Clock Setup: 'cpu_addr[9]'
 12. Clock Setup: 'cpu_addr[4]'
 13. Clock Setup: 'cpu_addr[6]'
 14. Clock Setup: 'cpu_addr[8]'
 15. Clock Setup: 'ctrl[0]'
 16. Clock Setup: 'cpu_addr[3]'
 17. Clock Setup: 'cpu_addr[10]'
 18. Clock Setup: 'cpu_addr[11]'
 19. Clock Setup: 'cpu_addr[12]'
 20. Clock Setup: 'cpu_addr[13]'
 21. Clock Hold: 'clk'
 22. Clock Hold: 'ctrl[3]'
 23. Clock Hold: 'cpu_addr[2]'
 24. Clock Hold: 'cpu_addr[5]'
 25. Clock Hold: 'cpu_addr[7]'
 26. Clock Hold: 'cpu_addr[9]'
 27. Clock Hold: 'cpu_addr[4]'
 28. Clock Hold: 'cpu_addr[6]'
 29. Clock Hold: 'cpu_addr[8]'
 30. Clock Hold: 'ctrl[0]'
 31. Clock Hold: 'cpu_addr[3]'
 32. Clock Hold: 'cpu_addr[10]'
 33. Clock Hold: 'cpu_addr[11]'
 34. Clock Hold: 'cpu_addr[12]'
 35. Clock Hold: 'cpu_addr[13]'
 36. tsu
 37. tco
 38. tpd
 39. th
 40. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                                          ; To                                                                                                            ; From Clock   ; To Clock     ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 7.758 ns                         ; cpu_addr[2]                                                                                                   ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                      ; --           ; ctrl[3]      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 50.517 ns                        ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; address_bus[11]                                                                                               ; clk          ; --           ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 10.781 ns                        ; ctrl[0]                                                                                                       ; cpu_data_out[7]                                                                                               ; --           ; --           ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 37.672 ns                        ; cpu_addr[12]                                                                                                  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; --           ; clk          ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 11.03 MHz ( period = 90.636 ns ) ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]    ; clk          ; clk          ; 0            ;
; Clock Setup: 'ctrl[3]'       ; N/A                                      ; None          ; 22.42 MHz ( period = 44.603 ns ) ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                       ; ctrl[3]      ; ctrl[3]      ; 0            ;
; Clock Setup: 'cpu_addr[13]'  ; N/A                                      ; None          ; 25.79 MHz ( period = 38.776 ns ) ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; 0            ;
; Clock Setup: 'cpu_addr[2]'   ; N/A                                      ; None          ; 25.83 MHz ( period = 38.722 ns ) ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2]  ; cpu_addr[2]  ; 0            ;
; Clock Setup: 'cpu_addr[12]'  ; N/A                                      ; None          ; 25.93 MHz ( period = 38.564 ns ) ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; 0            ;
; Clock Setup: 'ctrl[0]'       ; N/A                                      ; None          ; 25.97 MHz ( period = 38.505 ns ) ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]      ; ctrl[0]      ; 0            ;
; Clock Setup: 'cpu_addr[3]'   ; N/A                                      ; None          ; 26.01 MHz ( period = 38.441 ns ) ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3]  ; cpu_addr[3]  ; 0            ;
; Clock Setup: 'cpu_addr[8]'   ; N/A                                      ; None          ; 26.03 MHz ( period = 38.421 ns ) ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8]  ; cpu_addr[8]  ; 0            ;
; Clock Setup: 'cpu_addr[6]'   ; N/A                                      ; None          ; 26.03 MHz ( period = 38.421 ns ) ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6]  ; cpu_addr[6]  ; 0            ;
; Clock Setup: 'cpu_addr[4]'   ; N/A                                      ; None          ; 26.03 MHz ( period = 38.421 ns ) ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4]  ; cpu_addr[4]  ; 0            ;
; Clock Setup: 'cpu_addr[9]'   ; N/A                                      ; None          ; 26.03 MHz ( period = 38.421 ns ) ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9]  ; cpu_addr[9]  ; 0            ;
; Clock Setup: 'cpu_addr[7]'   ; N/A                                      ; None          ; 26.03 MHz ( period = 38.421 ns ) ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7]  ; cpu_addr[7]  ; 0            ;
; Clock Setup: 'cpu_addr[5]'   ; N/A                                      ; None          ; 26.03 MHz ( period = 38.421 ns ) ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5]  ; cpu_addr[5]  ; 0            ;
; Clock Setup: 'cpu_addr[11]'  ; N/A                                      ; None          ; 26.31 MHz ( period = 38.015 ns ) ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; 0            ;
; Clock Setup: 'cpu_addr[10]'  ; N/A                                      ; None          ; 26.42 MHz ( period = 37.844 ns ) ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[5]                     ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk          ; clk          ; 283          ;
; Clock Hold: 'ctrl[3]'        ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                      ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]      ; ctrl[3]      ; 208          ;
; Clock Hold: 'cpu_addr[2]'    ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2]  ; cpu_addr[2]  ; 99           ;
; Clock Hold: 'ctrl[0]'        ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]      ; ctrl[0]      ; 119          ;
; Clock Hold: 'cpu_addr[3]'    ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3]  ; cpu_addr[3]  ; 97           ;
; Clock Hold: 'cpu_addr[5]'    ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5]  ; cpu_addr[5]  ; 97           ;
; Clock Hold: 'cpu_addr[7]'    ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7]  ; cpu_addr[7]  ; 97           ;
; Clock Hold: 'cpu_addr[9]'    ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9]  ; cpu_addr[9]  ; 97           ;
; Clock Hold: 'cpu_addr[4]'    ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4]  ; cpu_addr[4]  ; 97           ;
; Clock Hold: 'cpu_addr[6]'    ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6]  ; cpu_addr[6]  ; 97           ;
; Clock Hold: 'cpu_addr[8]'    ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8]  ; cpu_addr[8]  ; 97           ;
; Clock Hold: 'cpu_addr[10]'   ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; 96           ;
; Clock Hold: 'cpu_addr[11]'   ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; 96           ;
; Clock Hold: 'cpu_addr[12]'   ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; 96           ;
; Clock Hold: 'cpu_addr[13]'   ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; 96           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                                               ;                                                                                                               ;              ;              ; 1772         ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ctrl[3]         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; cpu_addr[2]     ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; cpu_addr[5]     ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; cpu_addr[7]     ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; cpu_addr[9]     ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; cpu_addr[4]     ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; cpu_addr[6]     ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; cpu_addr[8]     ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ctrl[0]         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; cpu_addr[3]     ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; cpu_addr[10]    ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; cpu_addr[11]    ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; cpu_addr[12]    ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; cpu_addr[13]    ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                          ; To                                                                                                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 11.03 MHz ( period = 90.636 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]  ; clk        ; clk      ; None                        ; None                      ; 4.312 ns                ;
; N/A                                     ; 11.03 MHz ( period = 90.636 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]  ; clk        ; clk      ; None                        ; None                      ; 4.312 ns                ;
; N/A                                     ; 11.03 MHz ( period = 90.636 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 4.312 ns                ;
; N/A                                     ; 11.03 MHz ( period = 90.636 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 4.312 ns                ;
; N/A                                     ; 11.03 MHz ( period = 90.636 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]  ; clk        ; clk      ; None                        ; None                      ; 4.312 ns                ;
; N/A                                     ; 11.03 MHz ( period = 90.636 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]  ; clk        ; clk      ; None                        ; None                      ; 4.312 ns                ;
; N/A                                     ; 11.03 MHz ( period = 90.636 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 4.312 ns                ;
; N/A                                     ; 11.03 MHz ( period = 90.636 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 4.312 ns                ;
; N/A                                     ; 11.03 MHz ( period = 90.624 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]  ; clk        ; clk      ; None                        ; None                      ; 4.300 ns                ;
; N/A                                     ; 11.03 MHz ( period = 90.624 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]  ; clk        ; clk      ; None                        ; None                      ; 4.300 ns                ;
; N/A                                     ; 11.03 MHz ( period = 90.624 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]  ; clk        ; clk      ; None                        ; None                      ; 4.300 ns                ;
; N/A                                     ; 11.03 MHz ( period = 90.624 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]  ; clk        ; clk      ; None                        ; None                      ; 4.300 ns                ;
; N/A                                     ; 11.03 MHz ( period = 90.624 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 4.300 ns                ;
; N/A                                     ; 11.03 MHz ( period = 90.624 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 4.300 ns                ;
; N/A                                     ; 11.03 MHz ( period = 90.624 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 4.300 ns                ;
; N/A                                     ; 11.03 MHz ( period = 90.624 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 4.300 ns                ;
; N/A                                     ; 11.12 MHz ( period = 89.956 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6] ; clk        ; clk      ; None                        ; None                      ; 3.978 ns                ;
; N/A                                     ; 11.12 MHz ( period = 89.956 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7] ; clk        ; clk      ; None                        ; None                      ; 3.978 ns                ;
; N/A                                     ; 11.12 MHz ( period = 89.956 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4] ; clk        ; clk      ; None                        ; None                      ; 3.978 ns                ;
; N/A                                     ; 11.12 MHz ( period = 89.956 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5] ; clk        ; clk      ; None                        ; None                      ; 3.978 ns                ;
; N/A                                     ; 11.12 MHz ( period = 89.956 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 3.978 ns                ;
; N/A                                     ; 11.12 MHz ( period = 89.956 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 3.978 ns                ;
; N/A                                     ; 11.12 MHz ( period = 89.956 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 3.978 ns                ;
; N/A                                     ; 11.12 MHz ( period = 89.956 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 3.978 ns                ;
; N/A                                     ; 11.13 MHz ( period = 89.886 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6] ; clk        ; clk      ; None                        ; None                      ; 3.946 ns                ;
; N/A                                     ; 11.13 MHz ( period = 89.886 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7] ; clk        ; clk      ; None                        ; None                      ; 3.946 ns                ;
; N/A                                     ; 11.13 MHz ( period = 89.886 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 3.946 ns                ;
; N/A                                     ; 11.13 MHz ( period = 89.886 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 3.946 ns                ;
; N/A                                     ; 11.13 MHz ( period = 89.886 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4] ; clk        ; clk      ; None                        ; None                      ; 3.946 ns                ;
; N/A                                     ; 11.13 MHz ( period = 89.886 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5] ; clk        ; clk      ; None                        ; None                      ; 3.946 ns                ;
; N/A                                     ; 11.13 MHz ( period = 89.886 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 3.946 ns                ;
; N/A                                     ; 11.13 MHz ( period = 89.886 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 3.946 ns                ;
; N/A                                     ; 11.14 MHz ( period = 89.764 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]   ; clk        ; clk      ; None                        ; None                      ; 3.886 ns                ;
; N/A                                     ; 11.14 MHz ( period = 89.764 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]   ; clk        ; clk      ; None                        ; None                      ; 3.886 ns                ;
; N/A                                     ; 11.14 MHz ( period = 89.764 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]   ; clk        ; clk      ; None                        ; None                      ; 3.886 ns                ;
; N/A                                     ; 11.14 MHz ( period = 89.764 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]   ; clk        ; clk      ; None                        ; None                      ; 3.886 ns                ;
; N/A                                     ; 11.14 MHz ( period = 89.764 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]   ; clk        ; clk      ; None                        ; None                      ; 3.886 ns                ;
; N/A                                     ; 11.14 MHz ( period = 89.764 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]   ; clk        ; clk      ; None                        ; None                      ; 3.886 ns                ;
; N/A                                     ; 11.14 MHz ( period = 89.764 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7] ; clk        ; clk      ; None                        ; None                      ; 3.858 ns                ;
; N/A                                     ; 11.14 MHz ( period = 89.764 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6] ; clk        ; clk      ; None                        ; None                      ; 3.858 ns                ;
; N/A                                     ; 11.14 MHz ( period = 89.764 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5] ; clk        ; clk      ; None                        ; None                      ; 3.858 ns                ;
; N/A                                     ; 11.14 MHz ( period = 89.764 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4] ; clk        ; clk      ; None                        ; None                      ; 3.858 ns                ;
; N/A                                     ; 11.14 MHz ( period = 89.764 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 3.858 ns                ;
; N/A                                     ; 11.14 MHz ( period = 89.764 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 3.858 ns                ;
; N/A                                     ; 11.14 MHz ( period = 89.764 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]   ; clk        ; clk      ; None                        ; None                      ; 3.886 ns                ;
; N/A                                     ; 11.14 MHz ( period = 89.764 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]   ; clk        ; clk      ; None                        ; None                      ; 3.886 ns                ;
; N/A                                     ; 11.14 MHz ( period = 89.764 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 3.858 ns                ;
; N/A                                     ; 11.14 MHz ( period = 89.764 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 3.858 ns                ;
; N/A                                     ; 11.14 MHz ( period = 89.746 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6] ; clk        ; clk      ; None                        ; None                      ; 3.876 ns                ;
; N/A                                     ; 11.14 MHz ( period = 89.746 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7] ; clk        ; clk      ; None                        ; None                      ; 3.876 ns                ;
; N/A                                     ; 11.14 MHz ( period = 89.746 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 3.876 ns                ;
; N/A                                     ; 11.14 MHz ( period = 89.746 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 3.876 ns                ;
; N/A                                     ; 11.14 MHz ( period = 89.746 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4] ; clk        ; clk      ; None                        ; None                      ; 3.876 ns                ;
; N/A                                     ; 11.14 MHz ( period = 89.746 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5] ; clk        ; clk      ; None                        ; None                      ; 3.876 ns                ;
; N/A                                     ; 11.14 MHz ( period = 89.746 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 3.876 ns                ;
; N/A                                     ; 11.14 MHz ( period = 89.746 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 3.876 ns                ;
; N/A                                     ; 11.21 MHz ( period = 89.230 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst4|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]  ; clk        ; clk      ; None                        ; None                      ; 3.605 ns                ;
; N/A                                     ; 11.21 MHz ( period = 89.230 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst4|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]  ; clk        ; clk      ; None                        ; None                      ; 3.605 ns                ;
; N/A                                     ; 11.21 MHz ( period = 89.230 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst4|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 3.605 ns                ;
; N/A                                     ; 11.21 MHz ( period = 89.230 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst4|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 3.605 ns                ;
; N/A                                     ; 11.21 MHz ( period = 89.230 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst4|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]  ; clk        ; clk      ; None                        ; None                      ; 3.605 ns                ;
; N/A                                     ; 11.21 MHz ( period = 89.230 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst4|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]  ; clk        ; clk      ; None                        ; None                      ; 3.605 ns                ;
; N/A                                     ; 11.21 MHz ( period = 89.230 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst4|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 3.605 ns                ;
; N/A                                     ; 11.21 MHz ( period = 89.230 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst4|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 3.605 ns                ;
; N/A                                     ; 11.21 MHz ( period = 89.174 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]  ; clk        ; clk      ; None                        ; None                      ; 3.575 ns                ;
; N/A                                     ; 11.21 MHz ( period = 89.174 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]  ; clk        ; clk      ; None                        ; None                      ; 3.575 ns                ;
; N/A                                     ; 11.21 MHz ( period = 89.174 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]  ; clk        ; clk      ; None                        ; None                      ; 3.575 ns                ;
; N/A                                     ; 11.21 MHz ( period = 89.174 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]  ; clk        ; clk      ; None                        ; None                      ; 3.575 ns                ;
; N/A                                     ; 11.21 MHz ( period = 89.174 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 3.575 ns                ;
; N/A                                     ; 11.21 MHz ( period = 89.174 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 3.575 ns                ;
; N/A                                     ; 11.21 MHz ( period = 89.174 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 3.575 ns                ;
; N/A                                     ; 11.21 MHz ( period = 89.174 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 3.575 ns                ;
; N/A                                     ; 11.22 MHz ( period = 89.164 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6] ; clk        ; clk      ; None                        ; None                      ; 3.582 ns                ;
; N/A                                     ; 11.22 MHz ( period = 89.164 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7] ; clk        ; clk      ; None                        ; None                      ; 3.582 ns                ;
; N/A                                     ; 11.22 MHz ( period = 89.164 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4] ; clk        ; clk      ; None                        ; None                      ; 3.582 ns                ;
; N/A                                     ; 11.22 MHz ( period = 89.164 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5] ; clk        ; clk      ; None                        ; None                      ; 3.582 ns                ;
; N/A                                     ; 11.22 MHz ( period = 89.164 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 3.582 ns                ;
; N/A                                     ; 11.22 MHz ( period = 89.164 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 3.582 ns                ;
; N/A                                     ; 11.22 MHz ( period = 89.164 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 3.582 ns                ;
; N/A                                     ; 11.22 MHz ( period = 89.164 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 3.582 ns                ;
; N/A                                     ; 11.22 MHz ( period = 89.122 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]  ; clk        ; clk      ; None                        ; None                      ; 3.533 ns                ;
; N/A                                     ; 11.22 MHz ( period = 89.122 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]  ; clk        ; clk      ; None                        ; None                      ; 3.533 ns                ;
; N/A                                     ; 11.22 MHz ( period = 89.122 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]  ; clk        ; clk      ; None                        ; None                      ; 3.533 ns                ;
; N/A                                     ; 11.22 MHz ( period = 89.122 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]  ; clk        ; clk      ; None                        ; None                      ; 3.533 ns                ;
; N/A                                     ; 11.22 MHz ( period = 89.122 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 3.533 ns                ;
; N/A                                     ; 11.22 MHz ( period = 89.122 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 3.533 ns                ;
; N/A                                     ; 11.22 MHz ( period = 89.122 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 3.533 ns                ;
; N/A                                     ; 11.22 MHz ( period = 89.122 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 3.533 ns                ;
; N/A                                     ; 11.23 MHz ( period = 89.012 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7] ; clk        ; clk      ; None                        ; None                      ; 3.482 ns                ;
; N/A                                     ; 11.23 MHz ( period = 89.012 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6] ; clk        ; clk      ; None                        ; None                      ; 3.482 ns                ;
; N/A                                     ; 11.23 MHz ( period = 89.012 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5] ; clk        ; clk      ; None                        ; None                      ; 3.482 ns                ;
; N/A                                     ; 11.23 MHz ( period = 89.012 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4] ; clk        ; clk      ; None                        ; None                      ; 3.482 ns                ;
; N/A                                     ; 11.23 MHz ( period = 89.012 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 3.482 ns                ;
; N/A                                     ; 11.23 MHz ( period = 89.012 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 3.482 ns                ;
; N/A                                     ; 11.23 MHz ( period = 89.012 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 3.482 ns                ;
; N/A                                     ; 11.23 MHz ( period = 89.012 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 3.482 ns                ;
; N/A                                     ; 11.28 MHz ( period = 88.668 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]  ; clk        ; clk      ; None                        ; None                      ; 3.306 ns                ;
; N/A                                     ; 11.28 MHz ( period = 88.668 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]  ; clk        ; clk      ; None                        ; None                      ; 3.306 ns                ;
; N/A                                     ; 11.28 MHz ( period = 88.668 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]  ; clk        ; clk      ; None                        ; None                      ; 3.306 ns                ;
; N/A                                     ; 11.28 MHz ( period = 88.668 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]  ; clk        ; clk      ; None                        ; None                      ; 3.306 ns                ;
; N/A                                     ; 11.28 MHz ( period = 88.668 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 3.306 ns                ;
; N/A                                     ; 11.28 MHz ( period = 88.668 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 3.306 ns                ;
; N/A                                     ; 11.28 MHz ( period = 88.668 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 3.306 ns                ;
; N/A                                     ; 11.28 MHz ( period = 88.668 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 3.306 ns                ;
; N/A                                     ; 11.33 MHz ( period = 88.248 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst4|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]  ; clk        ; clk      ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 11.33 MHz ( period = 88.248 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst4|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]  ; clk        ; clk      ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 11.33 MHz ( period = 88.248 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst4|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 11.33 MHz ( period = 88.248 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst4|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 11.33 MHz ( period = 88.248 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst4|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]  ; clk        ; clk      ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 11.33 MHz ( period = 88.248 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst4|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]  ; clk        ; clk      ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 11.33 MHz ( period = 88.248 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst4|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 11.33 MHz ( period = 88.248 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst4|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 11.37 MHz ( period = 87.948 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]  ; clk        ; clk      ; None                        ; None                      ; 2.968 ns                ;
; N/A                                     ; 11.37 MHz ( period = 87.948 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]  ; clk        ; clk      ; None                        ; None                      ; 2.968 ns                ;
; N/A                                     ; 11.37 MHz ( period = 87.948 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 2.968 ns                ;
; N/A                                     ; 11.37 MHz ( period = 87.948 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 2.968 ns                ;
; N/A                                     ; 11.37 MHz ( period = 87.948 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]  ; clk        ; clk      ; None                        ; None                      ; 2.968 ns                ;
; N/A                                     ; 11.37 MHz ( period = 87.948 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]  ; clk        ; clk      ; None                        ; None                      ; 2.968 ns                ;
; N/A                                     ; 11.37 MHz ( period = 87.948 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 2.968 ns                ;
; N/A                                     ; 11.37 MHz ( period = 87.948 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 2.968 ns                ;
; N/A                                     ; 11.41 MHz ( period = 87.678 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]   ; clk        ; clk      ; None                        ; None                      ; 2.843 ns                ;
; N/A                                     ; 11.41 MHz ( period = 87.678 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]   ; clk        ; clk      ; None                        ; None                      ; 2.843 ns                ;
; N/A                                     ; 11.41 MHz ( period = 87.678 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]   ; clk        ; clk      ; None                        ; None                      ; 2.843 ns                ;
; N/A                                     ; 11.41 MHz ( period = 87.678 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]   ; clk        ; clk      ; None                        ; None                      ; 2.843 ns                ;
; N/A                                     ; 11.41 MHz ( period = 87.678 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]   ; clk        ; clk      ; None                        ; None                      ; 2.843 ns                ;
; N/A                                     ; 11.41 MHz ( period = 87.678 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]   ; clk        ; clk      ; None                        ; None                      ; 2.843 ns                ;
; N/A                                     ; 11.41 MHz ( period = 87.678 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]   ; clk        ; clk      ; None                        ; None                      ; 2.843 ns                ;
; N/A                                     ; 11.41 MHz ( period = 87.678 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]   ; clk        ; clk      ; None                        ; None                      ; 2.843 ns                ;
; N/A                                     ; 11.83 MHz ( period = 84.498 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]  ; clk        ; clk      ; None                        ; None                      ; 3.761 ns                ;
; N/A                                     ; 11.83 MHz ( period = 84.498 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]  ; clk        ; clk      ; None                        ; None                      ; 3.761 ns                ;
; N/A                                     ; 11.83 MHz ( period = 84.498 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 3.761 ns                ;
; N/A                                     ; 11.83 MHz ( period = 84.498 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 3.761 ns                ;
; N/A                                     ; 11.83 MHz ( period = 84.498 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]  ; clk        ; clk      ; None                        ; None                      ; 3.761 ns                ;
; N/A                                     ; 11.83 MHz ( period = 84.498 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]  ; clk        ; clk      ; None                        ; None                      ; 3.761 ns                ;
; N/A                                     ; 11.83 MHz ( period = 84.498 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 3.761 ns                ;
; N/A                                     ; 11.83 MHz ( period = 84.498 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 3.761 ns                ;
; N/A                                     ; 11.84 MHz ( period = 84.462 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6] ; clk        ; clk      ; None                        ; None                      ; 3.749 ns                ;
; N/A                                     ; 11.84 MHz ( period = 84.462 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7] ; clk        ; clk      ; None                        ; None                      ; 3.749 ns                ;
; N/A                                     ; 11.84 MHz ( period = 84.462 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4] ; clk        ; clk      ; None                        ; None                      ; 3.749 ns                ;
; N/A                                     ; 11.84 MHz ( period = 84.462 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5] ; clk        ; clk      ; None                        ; None                      ; 3.749 ns                ;
; N/A                                     ; 11.84 MHz ( period = 84.462 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 3.749 ns                ;
; N/A                                     ; 11.84 MHz ( period = 84.462 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 3.749 ns                ;
; N/A                                     ; 11.84 MHz ( period = 84.462 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 3.749 ns                ;
; N/A                                     ; 11.84 MHz ( period = 84.462 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 3.749 ns                ;
; N/A                                     ; 11.85 MHz ( period = 84.414 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]  ; clk        ; clk      ; None                        ; None                      ; 3.713 ns                ;
; N/A                                     ; 11.85 MHz ( period = 84.414 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]  ; clk        ; clk      ; None                        ; None                      ; 3.713 ns                ;
; N/A                                     ; 11.85 MHz ( period = 84.414 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]  ; clk        ; clk      ; None                        ; None                      ; 3.713 ns                ;
; N/A                                     ; 11.85 MHz ( period = 84.414 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]  ; clk        ; clk      ; None                        ; None                      ; 3.713 ns                ;
; N/A                                     ; 11.85 MHz ( period = 84.414 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 3.713 ns                ;
; N/A                                     ; 11.85 MHz ( period = 84.414 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 3.713 ns                ;
; N/A                                     ; 11.85 MHz ( period = 84.414 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 3.713 ns                ;
; N/A                                     ; 11.85 MHz ( period = 84.414 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 3.713 ns                ;
; N/A                                     ; 11.90 MHz ( period = 84.060 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6] ; clk        ; clk      ; None                        ; None                      ; 3.551 ns                ;
; N/A                                     ; 11.90 MHz ( period = 84.060 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7] ; clk        ; clk      ; None                        ; None                      ; 3.551 ns                ;
; N/A                                     ; 11.90 MHz ( period = 84.060 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 3.551 ns                ;
; N/A                                     ; 11.90 MHz ( period = 84.060 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 3.551 ns                ;
; N/A                                     ; 11.90 MHz ( period = 84.060 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4] ; clk        ; clk      ; None                        ; None                      ; 3.551 ns                ;
; N/A                                     ; 11.90 MHz ( period = 84.060 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5] ; clk        ; clk      ; None                        ; None                      ; 3.551 ns                ;
; N/A                                     ; 11.90 MHz ( period = 84.060 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 3.551 ns                ;
; N/A                                     ; 11.90 MHz ( period = 84.060 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 3.551 ns                ;
; N/A                                     ; 11.90 MHz ( period = 84.034 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7] ; clk        ; clk      ; None                        ; None                      ; 3.511 ns                ;
; N/A                                     ; 11.90 MHz ( period = 84.034 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6] ; clk        ; clk      ; None                        ; None                      ; 3.511 ns                ;
; N/A                                     ; 11.90 MHz ( period = 84.034 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5] ; clk        ; clk      ; None                        ; None                      ; 3.511 ns                ;
; N/A                                     ; 11.90 MHz ( period = 84.034 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4] ; clk        ; clk      ; None                        ; None                      ; 3.511 ns                ;
; N/A                                     ; 11.90 MHz ( period = 84.034 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 3.511 ns                ;
; N/A                                     ; 11.90 MHz ( period = 84.034 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 3.511 ns                ;
; N/A                                     ; 11.90 MHz ( period = 84.034 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 3.511 ns                ;
; N/A                                     ; 11.90 MHz ( period = 84.034 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 3.511 ns                ;
; N/A                                     ; 11.91 MHz ( period = 83.980 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]  ; clk        ; clk      ; None                        ; None                      ; 3.480 ns                ;
; N/A                                     ; 11.91 MHz ( period = 83.980 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]  ; clk        ; clk      ; None                        ; None                      ; 3.480 ns                ;
; N/A                                     ; 11.91 MHz ( period = 83.980 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]  ; clk        ; clk      ; None                        ; None                      ; 3.480 ns                ;
; N/A                                     ; 11.91 MHz ( period = 83.980 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]  ; clk        ; clk      ; None                        ; None                      ; 3.480 ns                ;
; N/A                                     ; 11.91 MHz ( period = 83.980 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 3.480 ns                ;
; N/A                                     ; 11.91 MHz ( period = 83.980 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 3.480 ns                ;
; N/A                                     ; 11.91 MHz ( period = 83.980 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 3.480 ns                ;
; N/A                                     ; 11.91 MHz ( period = 83.980 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 3.480 ns                ;
; N/A                                     ; 11.91 MHz ( period = 83.944 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6] ; clk        ; clk      ; None                        ; None                      ; 3.490 ns                ;
; N/A                                     ; 11.91 MHz ( period = 83.944 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7] ; clk        ; clk      ; None                        ; None                      ; 3.490 ns                ;
; N/A                                     ; 11.91 MHz ( period = 83.944 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4] ; clk        ; clk      ; None                        ; None                      ; 3.490 ns                ;
; N/A                                     ; 11.91 MHz ( period = 83.944 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5] ; clk        ; clk      ; None                        ; None                      ; 3.490 ns                ;
; N/A                                     ; 11.91 MHz ( period = 83.944 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 3.490 ns                ;
; N/A                                     ; 11.91 MHz ( period = 83.944 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 3.490 ns                ;
; N/A                                     ; 11.91 MHz ( period = 83.944 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 3.490 ns                ;
; N/A                                     ; 11.91 MHz ( period = 83.944 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 3.490 ns                ;
; N/A                                     ; 11.92 MHz ( period = 83.922 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]  ; clk        ; clk      ; None                        ; None                      ; 3.473 ns                ;
; N/A                                     ; 11.92 MHz ( period = 83.922 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]  ; clk        ; clk      ; None                        ; None                      ; 3.473 ns                ;
; N/A                                     ; 11.92 MHz ( period = 83.922 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 3.473 ns                ;
; N/A                                     ; 11.92 MHz ( period = 83.922 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 3.473 ns                ;
; N/A                                     ; 11.92 MHz ( period = 83.922 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]  ; clk        ; clk      ; None                        ; None                      ; 3.473 ns                ;
; N/A                                     ; 11.92 MHz ( period = 83.922 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]  ; clk        ; clk      ; None                        ; None                      ; 3.473 ns                ;
; N/A                                     ; 11.92 MHz ( period = 83.922 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 3.473 ns                ;
; N/A                                     ; 11.92 MHz ( period = 83.922 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 3.473 ns                ;
; N/A                                     ; 11.93 MHz ( period = 83.822 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]   ; clk        ; clk      ; None                        ; None                      ; 3.433 ns                ;
; N/A                                     ; 11.93 MHz ( period = 83.822 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]   ; clk        ; clk      ; None                        ; None                      ; 3.433 ns                ;
; N/A                                     ; 11.93 MHz ( period = 83.822 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]   ; clk        ; clk      ; None                        ; None                      ; 3.433 ns                ;
; N/A                                     ; 11.93 MHz ( period = 83.822 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]   ; clk        ; clk      ; None                        ; None                      ; 3.433 ns                ;
; N/A                                     ; 11.93 MHz ( period = 83.822 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]   ; clk        ; clk      ; None                        ; None                      ; 3.433 ns                ;
; N/A                                     ; 11.93 MHz ( period = 83.822 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]   ; clk        ; clk      ; None                        ; None                      ; 3.433 ns                ;
; N/A                                     ; 11.93 MHz ( period = 83.822 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]   ; clk        ; clk      ; None                        ; None                      ; 3.433 ns                ;
; N/A                                     ; 11.93 MHz ( period = 83.822 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]   ; clk        ; clk      ; None                        ; None                      ; 3.433 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                               ;                                                                                                             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ctrl[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                  ; To                                                                                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 22.42 MHz ( period = 44.603 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                               ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 4.747 ns                ;
; N/A                                     ; 22.56 MHz ( period = 44.319 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                               ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 4.463 ns                ;
; N/A                                     ; 24.09 MHz ( period = 41.507 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                               ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 4.169 ns                ;
; N/A                                     ; 24.10 MHz ( period = 41.498 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                               ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 4.160 ns                ;
; N/A                                     ; 24.42 MHz ( period = 40.957 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.710 ns                ;
; N/A                                     ; 24.43 MHz ( period = 40.928 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.090 ns                ;
; N/A                                     ; 24.51 MHz ( period = 40.797 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.184 ns                ;
; N/A                                     ; 24.61 MHz ( period = 40.638 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.474 ns                ;
; N/A                                     ; 24.78 MHz ( period = 40.360 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.922 ns                ;
; N/A                                     ; 25.14 MHz ( period = 39.771 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.755 ns                ;
; N/A                                     ; 25.26 MHz ( period = 39.594 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.467 ns                ;
; N/A                                     ; 25.27 MHz ( period = 39.577 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.356 ns                ;
; N/A                                     ; 25.52 MHz ( period = 39.183 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.968 ns                ;
; N/A                                     ; 25.53 MHz ( period = 39.175 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.765 ns                ;
; N/A                                     ; 25.92 MHz ( period = 38.574 ns )                    ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                               ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 4.164 ns                ;
; N/A                                     ; 25.99 MHz ( period = 38.479 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.750 ns                ;
; N/A                                     ; 26.05 MHz ( period = 38.391 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.782 ns                ;
; N/A                                     ; 26.13 MHz ( period = 38.274 ns )                    ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                               ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.864 ns                ;
; N/A                                     ; 26.20 MHz ( period = 38.163 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.948 ns                ;
; N/A                                     ; 26.36 MHz ( period = 37.935 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.720 ns                ;
; N/A                                     ; 26.37 MHz ( period = 37.929 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.714 ns                ;
; N/A                                     ; 26.63 MHz ( period = 37.555 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.946 ns                ;
; N/A                                     ; 26.89 MHz ( period = 37.189 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.269 ns                ;
; N/A                                     ; 26.97 MHz ( period = 37.073 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.310 ns                ;
; N/A                                     ; 27.47 MHz ( period = 36.408 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.534 ns                ;
; N/A                                     ; 27.59 MHz ( period = 36.251 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.359 ns                ;
; N/A                                     ; 27.66 MHz ( period = 36.159 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.069 ns                ;
; N/A                                     ; 27.70 MHz ( period = 36.097 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.615 ns                ;
; N/A                                     ; 28.13 MHz ( period = 35.546 ns )                    ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.745 ns                ;
; N/A                                     ; 28.57 MHz ( period = 34.996 ns )                    ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.709 ns                ;
; N/A                                     ; 28.64 MHz ( period = 34.912 ns )                    ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.111 ns                ;
; N/A                                     ; 28.73 MHz ( period = 34.805 ns )                    ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                               ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 4.762 ns                ;
; N/A                                     ; 28.80 MHz ( period = 34.717 ns )                    ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                               ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 4.673 ns                ;
; N/A                                     ; 28.88 MHz ( period = 34.622 ns )                    ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.941 ns                ;
; N/A                                     ; 28.91 MHz ( period = 34.593 ns )                    ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 1.875 ns                ;
; N/A                                     ; 29.29 MHz ( period = 34.140 ns )                    ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.305 ns                ;
; N/A                                     ; 29.81 MHz ( period = 33.549 ns )                    ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 1.868 ns                ;
; N/A                                     ; 29.82 MHz ( period = 33.532 ns )                    ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 1.757 ns                ;
; N/A                                     ; 29.87 MHz ( period = 33.475 ns )                    ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.529 ns                ;
; N/A                                     ; 30.10 MHz ( period = 33.226 ns )                    ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.064 ns                ;
; N/A                                     ; 30.92 MHz ( period = 32.346 ns )                    ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.183 ns                ;
; N/A                                     ; 31.14 MHz ( period = 32.118 ns )                    ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.349 ns                ;
; N/A                                     ; 31.19 MHz ( period = 32.062 ns )                    ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                               ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.848 ns                ;
; N/A                                     ; 31.29 MHz ( period = 31.961 ns )                    ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                               ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.747 ns                ;
; N/A                                     ; 31.56 MHz ( period = 31.689 ns )                    ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.254 ns                ;
; N/A                                     ; 31.80 MHz ( period = 31.443 ns )                    ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.009 ns                ;
; N/A                                     ; 32.11 MHz ( period = 31.139 ns )                    ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.218 ns                ;
; N/A                                     ; 32.13 MHz ( period = 31.124 ns )                    ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.773 ns                ;
; N/A                                     ; 32.50 MHz ( period = 30.765 ns )                    ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.450 ns                ;
; N/A                                     ; 33.02 MHz ( period = 30.283 ns )                    ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.814 ns                ;
; N/A                                     ; 33.24 MHz ( period = 30.080 ns )                    ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.766 ns                ;
; N/A                                     ; 33.26 MHz ( period = 30.063 ns )                    ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.655 ns                ;
; N/A                                     ; 33.76 MHz ( period = 29.618 ns )                    ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 4.038 ns                ;
; N/A                                     ; 34.05 MHz ( period = 29.369 ns )                    ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.573 ns                ;
; N/A                                     ; 34.63 MHz ( period = 28.877 ns )                    ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.081 ns                ;
; N/A                                     ; 34.91 MHz ( period = 28.649 ns )                    ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.247 ns                ;
; N/A                                     ; 35.09 MHz ( period = 28.499 ns )                    ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.408 ns                ;
; N/A                                     ; 35.27 MHz ( period = 28.354 ns )                    ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                               ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 4.758 ns                ;
; N/A                                     ; 35.35 MHz ( period = 28.286 ns )                    ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.090 ns                ;
; N/A                                     ; 35.43 MHz ( period = 28.226 ns )                    ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                               ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 4.630 ns                ;
; N/A                                     ; 35.52 MHz ( period = 28.155 ns )                    ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.184 ns                ;
; N/A                                     ; 35.92 MHz ( period = 27.841 ns )                    ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                               ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 4.227 ns                ;
; N/A                                     ; 36.03 MHz ( period = 27.753 ns )                    ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 1.957 ns                ;
; N/A                                     ; 36.08 MHz ( period = 27.718 ns )                    ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 1.922 ns                ;
; N/A                                     ; 36.86 MHz ( period = 27.129 ns )                    ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.755 ns                ;
; N/A                                     ; 37.29 MHz ( period = 26.815 ns )                    ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.047 ns                ;
; N/A                                     ; 37.51 MHz ( period = 26.661 ns )                    ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.303 ns                ;
; N/A                                     ; 37.68 MHz ( period = 26.541 ns )                    ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.968 ns                ;
; N/A                                     ; 37.69 MHz ( period = 26.533 ns )                    ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.765 ns                ;
; N/A                                     ; 38.75 MHz ( period = 25.809 ns )                    ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                               ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 4.024 ns                ;
; N/A                                     ; 40.30 MHz ( period = 24.813 ns )                    ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.808 ns                ;
; N/A                                     ; 40.34 MHz ( period = 24.791 ns )                    ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.318 ns                ;
; N/A                                     ; 40.73 MHz ( period = 24.551 ns )                    ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.973 ns                ;
; N/A                                     ; 40.95 MHz ( period = 24.420 ns )                    ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.067 ns                ;
; N/A                                     ; 41.22 MHz ( period = 24.263 ns )                    ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.772 ns                ;
; N/A                                     ; 41.59 MHz ( period = 24.045 ns )                    ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.867 ns                ;
; N/A                                     ; 41.70 MHz ( period = 23.983 ns )                    ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.805 ns                ;
; N/A                                     ; 41.86 MHz ( period = 23.889 ns )                    ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.004 ns                ;
; N/A                                     ; 42.72 MHz ( period = 23.407 ns )                    ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.368 ns                ;
; N/A                                     ; 42.75 MHz ( period = 23.394 ns )                    ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.638 ns                ;
; N/A                                     ; 43.28 MHz ( period = 23.107 ns )                    ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.957 ns                ;
; N/A                                     ; 43.57 MHz ( period = 22.953 ns )                    ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.213 ns                ;
; N/A                                     ; 43.85 MHz ( period = 22.806 ns )                    ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.851 ns                ;
; N/A                                     ; 43.86 MHz ( period = 22.798 ns )                    ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.648 ns                ;
; N/A                                     ; 43.97 MHz ( period = 22.742 ns )                    ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.592 ns                ;
; N/A                                     ; 44.46 MHz ( period = 22.493 ns )                    ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.127 ns                ;
; N/A                                     ; 44.55 MHz ( period = 22.447 ns )                    ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.271 ns                ;
; N/A                                     ; 45.19 MHz ( period = 22.128 ns )                    ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.035 ns                ;
; N/A                                     ; 45.69 MHz ( period = 21.887 ns )                    ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                               ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 4.857 ns                ;
; N/A                                     ; 46.48 MHz ( period = 21.516 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                               ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 5.539 ns                ;
; N/A                                     ; 46.99 MHz ( period = 21.281 ns )                    ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                               ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 4.808 ns                ;
; N/A                                     ; 47.43 MHz ( period = 21.084 ns )                    ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.028 ns                ;
; N/A                                     ; 47.47 MHz ( period = 21.067 ns )                    ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 1.917 ns                ;
; N/A                                     ; 47.90 MHz ( period = 20.876 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                               ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 4.899 ns                ;
; N/A                                     ; 50.30 MHz ( period = 19.881 ns )                    ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; 50.88 MHz ( period = 19.653 ns )                    ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.509 ns                ;
; N/A                                     ; 52.82 MHz ( period = 18.931 ns )                    ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.510 ns                ;
; N/A                                     ; 54.32 MHz ( period = 18.411 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                               ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 4.952 ns                ;
; N/A                                     ; 54.40 MHz ( period = 18.381 ns )                    ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.474 ns                ;
; N/A                                     ; 54.55 MHz ( period = 18.331 ns )                    ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                               ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 4.872 ns                ;
; N/A                                     ; 55.53 MHz ( period = 18.007 ns )                    ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.706 ns                ;
; N/A                                     ; 56.80 MHz ( period = 17.606 ns )                    ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.151 ns                ;
; N/A                                     ; 57.06 MHz ( period = 17.525 ns )                    ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.070 ns                ;
; N/A                                     ; 57.22 MHz ( period = 17.475 ns )                    ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.245 ns                ;
; N/A                                     ; 58.06 MHz ( period = 17.224 ns )                    ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                               ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 4.288 ns                ;
; N/A                                     ; 58.69 MHz ( period = 17.038 ns )                    ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.983 ns                ;
; N/A                                     ; 59.31 MHz ( period = 16.860 ns )                    ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 4.294 ns                ;
; N/A                                     ; 60.20 MHz ( period = 16.611 ns )                    ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.829 ns                ;
; N/A                                     ; 60.79 MHz ( period = 16.449 ns )                    ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.816 ns                ;
; N/A                                     ; 63.05 MHz ( period = 15.861 ns )                    ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 4.029 ns                ;
; N/A                                     ; 63.08 MHz ( period = 15.853 ns )                    ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.826 ns                ;
; N/A                                     ; 64.94 MHz ( period = 15.398 ns )                    ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                               ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 4.867 ns                ;
; N/A                                     ; 67.43 MHz ( period = 14.831 ns )                    ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                               ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 4.300 ns                ;
; N/A                                     ; 69.79 MHz ( period = 14.329 ns )                    ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.002 ns                ;
; N/A                                     ; 71.38 MHz ( period = 14.010 ns )                    ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.766 ns                ;
; N/A                                     ; 77.12 MHz ( period = 12.966 ns )                    ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.759 ns                ;
; N/A                                     ; 77.23 MHz ( period = 12.949 ns )                    ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.648 ns                ;
; N/A                                     ; 78.96 MHz ( period = 12.665 ns )                    ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                               ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 5.528 ns                ;
; N/A                                     ; 85.01 MHz ( period = 11.763 ns )                    ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.074 ns                ;
; N/A                                     ; 85.98 MHz ( period = 11.631 ns )                    ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                               ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 4.478 ns                ;
; N/A                                     ; 86.65 MHz ( period = 11.541 ns )                    ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                               ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 5.376 ns                ;
; N/A                                     ; 86.69 MHz ( period = 11.535 ns )                    ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.240 ns                ;
; N/A                                     ; 88.01 MHz ( period = 11.362 ns )                    ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                               ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 5.198 ns                ;
; N/A                                     ; 104.52 MHz ( period = 9.568 ns )                    ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                               ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 4.289 ns                ;
; N/A                                     ; 108.04 MHz ( period = 9.256 ns )                    ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                               ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 4.350 ns                ;
; N/A                                     ; 111.23 MHz ( period = 8.990 ns )                    ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.871 ns                ;
; N/A                                     ; 111.41 MHz ( period = 8.976 ns )                    ; cache_row:inst66|dirty_bit:inst1|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                               ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 1.999 ns                ;
; N/A                                     ; 111.42 MHz ( period = 8.975 ns )                    ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                               ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 4.640 ns                ;
; N/A                                     ; 112.50 MHz ( period = 8.889 ns )                    ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                               ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.983 ns                ;
; N/A                                     ; 112.69 MHz ( period = 8.874 ns )                    ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                               ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 4.539 ns                ;
; N/A                                     ; 112.88 MHz ( period = 8.859 ns )                    ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.965 ns                ;
; N/A                                     ; 117.18 MHz ( period = 8.534 ns )                    ; cache_row:inst66|dirty_bit:inst|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]  ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                               ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 1.944 ns                ;
; N/A                                     ; 118.74 MHz ( period = 8.422 ns )                    ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.703 ns                ;
; N/A                                     ; 119.16 MHz ( period = 8.392 ns )                    ; cache_row:inst64|dirty_bit:inst1|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                               ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.215 ns                ;
; N/A                                     ; 123.12 MHz ( period = 8.122 ns )                    ; cache_row:inst64|dirty_bit:inst|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]  ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                               ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 1.702 ns                ;
; N/A                                     ; 123.95 MHz ( period = 8.068 ns )                    ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.038 ns                ;
; N/A                                     ; 127.16 MHz ( period = 7.864 ns )                    ; cache_row:inst68|dirty_bit:inst1|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                               ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 1.516 ns                ;
; N/A                                     ; 127.67 MHz ( period = 7.833 ns )                    ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 4.536 ns                ;
; N/A                                     ; 134.81 MHz ( period = 7.418 ns )                    ; cache_row:inst68|dirty_bit:inst|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]  ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                               ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 1.450 ns                ;
; N/A                                     ; 136.57 MHz ( period = 7.322 ns )                    ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.587 ns                ;
; N/A                                     ; 137.67 MHz ( period = 7.264 ns )                    ; cache_row:inst67|dirty_bit:inst1|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                               ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 1.412 ns                ;
; N/A                                     ; 138.03 MHz ( period = 7.245 ns )                    ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 4.749 ns                ;
; N/A                                     ; 138.18 MHz ( period = 7.237 ns )                    ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 4.546 ns                ;
; N/A                                     ; 155.33 MHz ( period = 6.438 ns )                    ; cache_row:inst67|dirty_bit:inst|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]  ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                               ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 1.451 ns                ;
; N/A                                     ; 156.64 MHz ( period = 6.384 ns )                    ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.677 ns                ;
; N/A                                     ; 158.73 MHz ( period = 6.300 ns )                    ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.003 ns                ;
; N/A                                     ; 160.51 MHz ( period = 6.230 ns )                    ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.933 ns                ;
; N/A                                     ; 166.83 MHz ( period = 5.994 ns )                    ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.697 ns                ;
; N/A                                     ; 169.69 MHz ( period = 5.893 ns )                    ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.632 ns                ;
; N/A                                     ; 173.55 MHz ( period = 5.762 ns )                    ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.726 ns                ;
; N/A                                     ; 173.91 MHz ( period = 5.750 ns )                    ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.967 ns                ;
; N/A                                     ; 176.21 MHz ( period = 5.675 ns )                    ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.461 ns                ;
; N/A                                     ; 186.01 MHz ( period = 5.376 ns )                    ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.199 ns                ;
; N/A                                     ; 187.79 MHz ( period = 5.325 ns )                    ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.464 ns                ;
; N/A                                     ; 189.86 MHz ( period = 5.267 ns )                    ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                               ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 5.550 ns                ;
; N/A                                     ; 194.59 MHz ( period = 5.139 ns )                    ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                               ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 5.422 ns                ;
; N/A                                     ; 200.28 MHz ( period = 4.993 ns )                    ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                              ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                               ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 4.744 ns                ;
; N/A                                     ; 204.21 MHz ( period = 4.897 ns )                    ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                              ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                               ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 4.654 ns                ;
; N/A                                     ; 204.33 MHz ( period = 4.894 ns )                    ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.563 ns                ;
; N/A                                     ; 211.15 MHz ( period = 4.736 ns )                    ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.297 ns                ;
; N/A                                     ; 214.36 MHz ( period = 4.665 ns )                    ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                               ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 4.930 ns                ;
; N/A                                     ; 215.94 MHz ( period = 4.631 ns )                    ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.454 ns                ;
; N/A                                     ; 216.73 MHz ( period = 4.614 ns )                    ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; 232.29 MHz ( period = 4.305 ns )                    ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                              ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                               ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 4.226 ns                ;
; N/A                                     ; 236.46 MHz ( period = 4.229 ns )                    ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.787 ns                ;
; N/A                                     ; 241.08 MHz ( period = 4.148 ns )                    ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.510 ns                ;
; N/A                                     ; 241.55 MHz ( period = 4.140 ns )                    ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.307 ns                ;
; N/A                                     ; 251.26 MHz ( period = 3.980 ns )                    ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.322 ns                ;
; N/A                                     ; 291.72 MHz ( period = 3.428 ns )                    ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.769 ns                ;
; N/A                                     ; 312.50 MHz ( period = 3.200 ns )                    ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.935 ns                ;
; N/A                                     ; 422.65 MHz ( period = 2.366 ns )                    ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                               ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 4.460 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                              ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.919 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                              ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.856 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; cache_row:inst66|dirty_bit:inst|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]  ; cache_row:inst66|dirty_bit:inst|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]  ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 1.294 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; cache_row:inst66|dirty_bit:inst1|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] ; cache_row:inst66|dirty_bit:inst1|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 1.256 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                              ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.304 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; cache_row:inst67|dirty_bit:inst|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]  ; cache_row:inst67|dirty_bit:inst|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]  ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 1.152 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                              ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.214 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; cache_row:inst64|dirty_bit:inst1|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] ; cache_row:inst64|dirty_bit:inst1|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 1.105 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                              ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.655 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                              ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.764 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                              ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.566 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; cache_row:inst64|dirty_bit:inst|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]  ; cache_row:inst64|dirty_bit:inst|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]  ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 1.000 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; cache_row:inst68|dirty_bit:inst1|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] ; cache_row:inst68|dirty_bit:inst1|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 0.983 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; cache_row:inst68|dirty_bit:inst|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]  ; cache_row:inst68|dirty_bit:inst|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]  ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 0.982 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; cache_row:inst67|dirty_bit:inst1|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] ; cache_row:inst67|dirty_bit:inst1|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 0.982 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                              ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.883 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                              ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.419 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                              ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                              ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.330 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                              ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.609 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                              ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.514 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                              ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.703 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                              ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.728 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                              ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.853 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                              ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.569 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                              ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.115 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                              ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.608 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                              ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 2.763 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                              ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; ctrl[3]    ; ctrl[3]  ; None                        ; None                      ; 3.052 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                       ;                                                                                                                       ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'cpu_addr[2]'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                          ; To                                                                                                            ; From Clock  ; To Clock    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 25.83 MHz ( period = 38.722 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.922 ns                ;
; N/A   ; 26.35 MHz ( period = 37.954 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.184 ns                ;
; N/A   ; 26.42 MHz ( period = 37.844 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.710 ns                ;
; N/A   ; 26.48 MHz ( period = 37.766 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.090 ns                ;
; N/A   ; 26.62 MHz ( period = 37.562 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.356 ns                ;
; N/A   ; 26.72 MHz ( period = 37.424 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.474 ns                ;
; N/A   ; 26.76 MHz ( period = 37.376 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.467 ns                ;
; N/A   ; 26.91 MHz ( period = 37.160 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.765 ns                ;
; N/A   ; 27.09 MHz ( period = 36.911 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.968 ns                ;
; N/A   ; 27.21 MHz ( period = 36.753 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.782 ns                ;
; N/A   ; 27.28 MHz ( period = 36.658 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.755 ns                ;
; N/A   ; 27.86 MHz ( period = 35.891 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 28.04 MHz ( period = 35.663 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.720 ns                ;
; N/A   ; 28.04 MHz ( period = 35.657 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.714 ns                ;
; N/A   ; 28.13 MHz ( period = 35.551 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.269 ns                ;
; N/A   ; 28.28 MHz ( period = 35.366 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.750 ns                ;
; N/A   ; 28.30 MHz ( period = 35.337 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.946 ns                ;
; N/A   ; 28.97 MHz ( period = 34.521 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.069 ns                ;
; N/A   ; 29.08 MHz ( period = 34.393 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.534 ns                ;
; N/A   ; 29.21 MHz ( period = 34.236 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.359 ns                ;
; N/A   ; 29.49 MHz ( period = 33.911 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.310 ns                ;
; N/A   ; 30.32 MHz ( period = 32.984 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.615 ns                ;
; N/A   ; 30.56 MHz ( period = 32.724 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.709 ns                ;
; N/A   ; 30.83 MHz ( period = 32.433 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.745 ns                ;
; N/A   ; 30.86 MHz ( period = 32.404 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.941 ns                ;
; N/A   ; 31.45 MHz ( period = 31.799 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.111 ns                ;
; N/A   ; 31.66 MHz ( period = 31.588 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.064 ns                ;
; N/A   ; 31.73 MHz ( period = 31.517 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 1.757 ns                ;
; N/A   ; 31.79 MHz ( period = 31.460 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.529 ns                ;
; N/A   ; 31.87 MHz ( period = 31.379 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 1.875 ns                ;
; N/A   ; 31.92 MHz ( period = 31.331 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 1.868 ns                ;
; N/A   ; 32.28 MHz ( period = 30.978 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.305 ns                ;
; N/A   ; 32.56 MHz ( period = 30.708 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.183 ns                ;
; N/A   ; 33.51 MHz ( period = 29.846 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.349 ns                ;
; N/A   ; 34.64 MHz ( period = 28.867 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.218 ns                ;
; N/A   ; 34.99 MHz ( period = 28.576 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.254 ns                ;
; N/A   ; 35.03 MHz ( period = 28.547 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.450 ns                ;
; N/A   ; 35.30 MHz ( period = 28.330 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.009 ns                ;
; N/A   ; 35.65 MHz ( period = 28.048 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.655 ns                ;
; N/A   ; 35.83 MHz ( period = 27.910 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.773 ns                ;
; N/A   ; 35.89 MHz ( period = 27.862 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.766 ns                ;
; N/A   ; 36.06 MHz ( period = 27.731 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.573 ns                ;
; N/A   ; 36.23 MHz ( period = 27.603 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 4.038 ns                ;
; N/A   ; 36.71 MHz ( period = 27.239 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.081 ns                ;
; N/A   ; 36.87 MHz ( period = 27.121 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.814 ns                ;
; N/A   ; 37.91 MHz ( period = 26.377 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.247 ns                ;
; N/A   ; 38.13 MHz ( period = 26.227 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.408 ns                ;
; N/A   ; 38.29 MHz ( period = 26.115 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 1.957 ns                ;
; N/A   ; 38.34 MHz ( period = 26.080 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 1.922 ns                ;
; N/A   ; 39.51 MHz ( period = 25.312 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.184 ns                ;
; N/A   ; 39.80 MHz ( period = 25.124 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.090 ns                ;
; N/A   ; 40.32 MHz ( period = 24.800 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.047 ns                ;
; N/A   ; 40.79 MHz ( period = 24.518 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.765 ns                ;
; N/A   ; 41.20 MHz ( period = 24.269 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.968 ns                ;
; N/A   ; 41.64 MHz ( period = 24.016 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.755 ns                ;
; N/A   ; 42.47 MHz ( period = 23.548 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.303 ns                ;
; N/A   ; 44.41 MHz ( period = 22.519 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.318 ns                ;
; N/A   ; 44.63 MHz ( period = 22.407 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.867 ns                ;
; N/A   ; 44.75 MHz ( period = 22.345 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.805 ns                ;
; N/A   ; 45.47 MHz ( period = 21.991 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.772 ns                ;
; N/A   ; 46.08 MHz ( period = 21.700 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.808 ns                ;
; N/A   ; 46.14 MHz ( period = 21.671 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.004 ns                ;
; N/A   ; 46.35 MHz ( period = 21.577 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.067 ns                ;
; N/A   ; 46.75 MHz ( period = 21.389 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.973 ns                ;
; N/A   ; 47.41 MHz ( period = 21.092 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.957 ns                ;
; N/A   ; 47.95 MHz ( period = 20.855 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.127 ns                ;
; N/A   ; 48.12 MHz ( period = 20.783 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.648 ns                ;
; N/A   ; 48.25 MHz ( period = 20.727 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.592 ns                ;
; N/A   ; 48.70 MHz ( period = 20.534 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.851 ns                ;
; N/A   ; 49.31 MHz ( period = 20.281 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.638 ns                ;
; N/A   ; 49.39 MHz ( period = 20.245 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.368 ns                ;
; N/A   ; 50.40 MHz ( period = 19.840 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.213 ns                ;
; N/A   ; 51.72 MHz ( period = 19.334 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.271 ns                ;
; N/A   ; 52.49 MHz ( period = 19.052 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 1.917 ns                ;
; N/A   ; 52.87 MHz ( period = 18.914 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.035 ns                ;
; N/A   ; 53.01 MHz ( period = 18.866 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.028 ns                ;
; N/A   ; 54.82 MHz ( period = 18.243 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.343 ns                ;
; N/A   ; 57.53 MHz ( period = 17.381 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.509 ns                ;
; N/A   ; 62.08 MHz ( period = 16.109 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.474 ns                ;
; N/A   ; 63.22 MHz ( period = 15.818 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.510 ns                ;
; N/A   ; 63.34 MHz ( period = 15.789 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.706 ns                ;
; N/A   ; 64.94 MHz ( period = 15.400 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.983 ns                ;
; N/A   ; 66.79 MHz ( period = 14.973 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.829 ns                ;
; N/A   ; 67.36 MHz ( period = 14.845 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 4.294 ns                ;
; N/A   ; 68.34 MHz ( period = 14.632 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.245 ns                ;
; N/A   ; 69.23 MHz ( period = 14.444 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.151 ns                ;
; N/A   ; 69.62 MHz ( period = 14.363 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.070 ns                ;
; N/A   ; 72.26 MHz ( period = 13.838 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.826 ns                ;
; N/A   ; 73.59 MHz ( period = 13.589 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 4.029 ns                ;
; N/A   ; 74.99 MHz ( period = 13.336 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.816 ns                ;
; N/A   ; 89.16 MHz ( period = 11.216 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.002 ns                ;
; N/A   ; 91.46 MHz ( period = 10.934 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.648 ns                ;
; N/A   ; 92.63 MHz ( period = 10.796 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.766 ns                ;
; N/A   ; 93.04 MHz ( period = 10.748 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.759 ns                ;
; N/A   ; 98.77 MHz ( period = 10.125 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.074 ns                ;
; N/A   ; 107.96 MHz ( period = 9.263 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.240 ns                ;
; N/A   ; 147.41 MHz ( period = 6.784 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.703 ns                ;
; N/A   ; 166.22 MHz ( period = 6.016 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.965 ns                ;
; N/A   ; 171.59 MHz ( period = 5.828 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.871 ns                ;
; N/A   ; 172.53 MHz ( period = 5.796 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.038 ns                ;
; N/A   ; 175.93 MHz ( period = 5.684 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.587 ns                ;
; N/A   ; 191.50 MHz ( period = 5.222 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 4.546 ns                ;
; N/A   ; 201.09 MHz ( period = 4.973 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 4.749 ns                ;
; N/A   ; 211.86 MHz ( period = 4.720 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 4.536 ns                ;
; N/A   ; 228.89 MHz ( period = 4.369 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.677 ns                ;
; N/A   ; 271.89 MHz ( period = 3.678 ns )               ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.464 ns                ;
; N/A   ; 287.52 MHz ( period = 3.478 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.967 ns                ;
; N/A   ; 313.77 MHz ( period = 3.187 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.003 ns                ;
; N/A   ; 316.66 MHz ( period = 3.158 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.199 ns                ;
; N/A   ; 320.82 MHz ( period = 3.117 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.933 ns                ;
; N/A   ; 343.64 MHz ( period = 2.910 ns )               ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.726 ns                ;
; N/A   ; 347.10 MHz ( period = 2.881 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.697 ns                ;
; N/A   ; 367.38 MHz ( period = 2.722 ns )               ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.632 ns                ;
; N/A   ; 384.76 MHz ( period = 2.599 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.343 ns                ;
; N/A   ; 406.34 MHz ( period = 2.461 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.461 ns                ;
; N/A   ; 414.42 MHz ( period = 2.413 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.454 ns                ;
; N/A   ; 426.99 MHz ( period = 2.342 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.322 ns                ;
; N/A   ; 451.67 MHz ( period = 2.214 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.787 ns                ;
; N/A   ; 472.59 MHz ( period = 2.116 ns )               ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.307 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.510 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.769 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.563 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 3.297 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                        ; None                      ; 2.935 ns                ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'cpu_addr[5]'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                          ; To                                                                                                            ; From Clock  ; To Clock    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 26.03 MHz ( period = 38.421 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.922 ns                ;
; N/A   ; 26.35 MHz ( period = 37.954 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.184 ns                ;
; N/A   ; 26.42 MHz ( period = 37.844 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.710 ns                ;
; N/A   ; 26.50 MHz ( period = 37.733 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.090 ns                ;
; N/A   ; 26.74 MHz ( period = 37.391 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.474 ns                ;
; N/A   ; 26.84 MHz ( period = 37.261 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.356 ns                ;
; N/A   ; 26.85 MHz ( period = 37.241 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.467 ns                ;
; N/A   ; 27.13 MHz ( period = 36.859 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.765 ns                ;
; N/A   ; 27.19 MHz ( period = 36.776 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.968 ns                ;
; N/A   ; 27.28 MHz ( period = 36.658 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.755 ns                ;
; N/A   ; 27.43 MHz ( period = 36.452 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.782 ns                ;
; N/A   ; 27.97 MHz ( period = 35.756 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 28.15 MHz ( period = 35.528 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.720 ns                ;
; N/A   ; 28.15 MHz ( period = 35.522 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.714 ns                ;
; N/A   ; 28.28 MHz ( period = 35.366 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.750 ns                ;
; N/A   ; 28.37 MHz ( period = 35.250 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.269 ns                ;
; N/A   ; 28.41 MHz ( period = 35.202 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.946 ns                ;
; N/A   ; 29.22 MHz ( period = 34.220 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.069 ns                ;
; N/A   ; 29.33 MHz ( period = 34.092 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.534 ns                ;
; N/A   ; 29.47 MHz ( period = 33.935 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.359 ns                ;
; N/A   ; 29.52 MHz ( period = 33.878 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.310 ns                ;
; N/A   ; 30.32 MHz ( period = 32.984 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.615 ns                ;
; N/A   ; 30.69 MHz ( period = 32.589 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.709 ns                ;
; N/A   ; 30.83 MHz ( period = 32.433 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.745 ns                ;
; N/A   ; 30.99 MHz ( period = 32.269 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.941 ns                ;
; N/A   ; 31.45 MHz ( period = 31.799 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.111 ns                ;
; N/A   ; 31.90 MHz ( period = 31.346 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 1.875 ns                ;
; N/A   ; 31.96 MHz ( period = 31.287 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.064 ns                ;
; N/A   ; 32.03 MHz ( period = 31.216 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 1.757 ns                ;
; N/A   ; 32.06 MHz ( period = 31.196 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 1.868 ns                ;
; N/A   ; 32.09 MHz ( period = 31.159 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.529 ns                ;
; N/A   ; 32.32 MHz ( period = 30.945 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.305 ns                ;
; N/A   ; 32.89 MHz ( period = 30.407 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.183 ns                ;
; N/A   ; 33.66 MHz ( period = 29.711 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.349 ns                ;
; N/A   ; 34.80 MHz ( period = 28.732 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.218 ns                ;
; N/A   ; 34.99 MHz ( period = 28.576 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.254 ns                ;
; N/A   ; 35.20 MHz ( period = 28.412 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.450 ns                ;
; N/A   ; 35.30 MHz ( period = 28.330 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.009 ns                ;
; N/A   ; 35.87 MHz ( period = 27.877 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.773 ns                ;
; N/A   ; 36.04 MHz ( period = 27.747 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.655 ns                ;
; N/A   ; 36.07 MHz ( period = 27.727 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.766 ns                ;
; N/A   ; 36.46 MHz ( period = 27.430 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.573 ns                ;
; N/A   ; 36.63 MHz ( period = 27.302 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 4.038 ns                ;
; N/A   ; 36.92 MHz ( period = 27.088 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.814 ns                ;
; N/A   ; 37.12 MHz ( period = 26.938 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.081 ns                ;
; N/A   ; 38.11 MHz ( period = 26.242 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.247 ns                ;
; N/A   ; 38.33 MHz ( period = 26.092 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.408 ns                ;
; N/A   ; 38.74 MHz ( period = 25.814 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 1.957 ns                ;
; N/A   ; 38.79 MHz ( period = 25.779 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 1.922 ns                ;
; N/A   ; 39.51 MHz ( period = 25.312 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.184 ns                ;
; N/A   ; 39.85 MHz ( period = 25.091 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.090 ns                ;
; N/A   ; 40.82 MHz ( period = 24.499 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.047 ns                ;
; N/A   ; 41.29 MHz ( period = 24.217 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.765 ns                ;
; N/A   ; 41.44 MHz ( period = 24.134 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.968 ns                ;
; N/A   ; 41.64 MHz ( period = 24.016 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.755 ns                ;
; N/A   ; 42.47 MHz ( period = 23.548 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.303 ns                ;
; N/A   ; 44.67 MHz ( period = 22.384 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.318 ns                ;
; N/A   ; 45.24 MHz ( period = 22.106 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.867 ns                ;
; N/A   ; 45.36 MHz ( period = 22.044 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.805 ns                ;
; N/A   ; 45.75 MHz ( period = 21.856 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.772 ns                ;
; N/A   ; 46.08 MHz ( period = 21.700 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.808 ns                ;
; N/A   ; 46.35 MHz ( period = 21.577 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.067 ns                ;
; N/A   ; 46.43 MHz ( period = 21.536 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.004 ns                ;
; N/A   ; 46.83 MHz ( period = 21.356 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.973 ns                ;
; N/A   ; 48.10 MHz ( period = 20.791 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.957 ns                ;
; N/A   ; 48.65 MHz ( period = 20.554 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.127 ns                ;
; N/A   ; 48.82 MHz ( period = 20.482 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.648 ns                ;
; N/A   ; 48.96 MHz ( period = 20.426 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.592 ns                ;
; N/A   ; 49.02 MHz ( period = 20.399 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.851 ns                ;
; N/A   ; 49.31 MHz ( period = 20.281 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.638 ns                ;
; N/A   ; 49.48 MHz ( period = 20.212 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.368 ns                ;
; N/A   ; 50.40 MHz ( period = 19.840 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.213 ns                ;
; N/A   ; 51.72 MHz ( period = 19.334 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.271 ns                ;
; N/A   ; 52.96 MHz ( period = 18.881 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.035 ns                ;
; N/A   ; 53.33 MHz ( period = 18.751 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 1.917 ns                ;
; N/A   ; 53.39 MHz ( period = 18.731 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.028 ns                ;
; N/A   ; 55.74 MHz ( period = 17.942 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.343 ns                ;
; N/A   ; 57.98 MHz ( period = 17.246 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.509 ns                ;
; N/A   ; 62.60 MHz ( period = 15.974 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.474 ns                ;
; N/A   ; 63.22 MHz ( period = 15.818 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.510 ns                ;
; N/A   ; 63.88 MHz ( period = 15.654 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.706 ns                ;
; N/A   ; 66.23 MHz ( period = 15.099 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.983 ns                ;
; N/A   ; 68.16 MHz ( period = 14.672 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.829 ns                ;
; N/A   ; 68.34 MHz ( period = 14.632 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.245 ns                ;
; N/A   ; 68.76 MHz ( period = 14.544 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 4.294 ns                ;
; N/A   ; 69.39 MHz ( period = 14.411 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.151 ns                ;
; N/A   ; 69.78 MHz ( period = 14.330 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.070 ns                ;
; N/A   ; 73.87 MHz ( period = 13.537 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.826 ns                ;
; N/A   ; 74.33 MHz ( period = 13.454 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 4.029 ns                ;
; N/A   ; 74.99 MHz ( period = 13.336 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.816 ns                ;
; N/A   ; 89.16 MHz ( period = 11.216 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.002 ns                ;
; N/A   ; 92.91 MHz ( period = 10.763 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.766 ns                ;
; N/A   ; 94.05 MHz ( period = 10.633 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.648 ns                ;
; N/A   ; 94.22 MHz ( period = 10.613 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.759 ns                ;
; N/A   ; 101.79 MHz ( period = 9.824 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.074 ns                ;
; N/A   ; 109.55 MHz ( period = 9.128 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.240 ns                ;
; N/A   ; 154.25 MHz ( period = 6.483 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.703 ns                ;
; N/A   ; 166.22 MHz ( period = 6.016 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.965 ns                ;
; N/A   ; 172.56 MHz ( period = 5.795 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.871 ns                ;
; N/A   ; 176.65 MHz ( period = 5.661 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.038 ns                ;
; N/A   ; 185.77 MHz ( period = 5.383 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.587 ns                ;
; N/A   ; 203.21 MHz ( period = 4.921 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 4.546 ns                ;
; N/A   ; 206.70 MHz ( period = 4.838 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 4.749 ns                ;
; N/A   ; 211.86 MHz ( period = 4.720 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 4.536 ns                ;
; N/A   ; 245.82 MHz ( period = 4.068 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.677 ns                ;
; N/A   ; 296.12 MHz ( period = 3.377 ns )               ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.464 ns                ;
; N/A   ; 299.13 MHz ( period = 3.343 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.967 ns                ;
; N/A   ; 313.77 MHz ( period = 3.187 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.003 ns                ;
; N/A   ; 320.82 MHz ( period = 3.117 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.933 ns                ;
; N/A   ; 330.80 MHz ( period = 3.023 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.199 ns                ;
; N/A   ; 343.64 MHz ( period = 2.910 ns )               ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.726 ns                ;
; N/A   ; 347.10 MHz ( period = 2.881 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.697 ns                ;
; N/A   ; 371.89 MHz ( period = 2.689 ns )               ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.632 ns                ;
; N/A   ; 411.86 MHz ( period = 2.428 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.461 ns                ;
; N/A   ; 435.16 MHz ( period = 2.298 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.343 ns                ;
; N/A   ; 438.98 MHz ( period = 2.278 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.454 ns                ;
; N/A   ; 489.96 MHz ( period = 2.041 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.322 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.787 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.307 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.510 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.563 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 3.297 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.769 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                        ; None                      ; 2.935 ns                ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'cpu_addr[7]'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                          ; To                                                                                                            ; From Clock  ; To Clock    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 26.03 MHz ( period = 38.421 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.922 ns                ;
; N/A   ; 26.35 MHz ( period = 37.954 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.184 ns                ;
; N/A   ; 26.42 MHz ( period = 37.844 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.710 ns                ;
; N/A   ; 26.50 MHz ( period = 37.733 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.090 ns                ;
; N/A   ; 26.74 MHz ( period = 37.391 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.474 ns                ;
; N/A   ; 26.84 MHz ( period = 37.261 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.356 ns                ;
; N/A   ; 26.85 MHz ( period = 37.241 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.467 ns                ;
; N/A   ; 27.13 MHz ( period = 36.859 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.765 ns                ;
; N/A   ; 27.19 MHz ( period = 36.776 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.968 ns                ;
; N/A   ; 27.28 MHz ( period = 36.658 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.755 ns                ;
; N/A   ; 27.43 MHz ( period = 36.452 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.782 ns                ;
; N/A   ; 27.97 MHz ( period = 35.756 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 28.15 MHz ( period = 35.528 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.720 ns                ;
; N/A   ; 28.15 MHz ( period = 35.522 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.714 ns                ;
; N/A   ; 28.28 MHz ( period = 35.366 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.750 ns                ;
; N/A   ; 28.37 MHz ( period = 35.250 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.269 ns                ;
; N/A   ; 28.41 MHz ( period = 35.202 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.946 ns                ;
; N/A   ; 29.22 MHz ( period = 34.220 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.069 ns                ;
; N/A   ; 29.33 MHz ( period = 34.092 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.534 ns                ;
; N/A   ; 29.47 MHz ( period = 33.935 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.359 ns                ;
; N/A   ; 29.52 MHz ( period = 33.878 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.310 ns                ;
; N/A   ; 30.32 MHz ( period = 32.984 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.615 ns                ;
; N/A   ; 30.69 MHz ( period = 32.589 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.709 ns                ;
; N/A   ; 30.83 MHz ( period = 32.433 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.745 ns                ;
; N/A   ; 30.99 MHz ( period = 32.269 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.941 ns                ;
; N/A   ; 31.45 MHz ( period = 31.799 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.111 ns                ;
; N/A   ; 31.90 MHz ( period = 31.346 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 1.875 ns                ;
; N/A   ; 31.96 MHz ( period = 31.287 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.064 ns                ;
; N/A   ; 32.03 MHz ( period = 31.216 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 1.757 ns                ;
; N/A   ; 32.06 MHz ( period = 31.196 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 1.868 ns                ;
; N/A   ; 32.09 MHz ( period = 31.159 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.529 ns                ;
; N/A   ; 32.32 MHz ( period = 30.945 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.305 ns                ;
; N/A   ; 32.89 MHz ( period = 30.407 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.183 ns                ;
; N/A   ; 33.66 MHz ( period = 29.711 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.349 ns                ;
; N/A   ; 34.80 MHz ( period = 28.732 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.218 ns                ;
; N/A   ; 34.99 MHz ( period = 28.576 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.254 ns                ;
; N/A   ; 35.20 MHz ( period = 28.412 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.450 ns                ;
; N/A   ; 35.30 MHz ( period = 28.330 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.009 ns                ;
; N/A   ; 35.87 MHz ( period = 27.877 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.773 ns                ;
; N/A   ; 36.04 MHz ( period = 27.747 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.655 ns                ;
; N/A   ; 36.07 MHz ( period = 27.727 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.766 ns                ;
; N/A   ; 36.46 MHz ( period = 27.430 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.573 ns                ;
; N/A   ; 36.63 MHz ( period = 27.302 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 4.038 ns                ;
; N/A   ; 36.92 MHz ( period = 27.088 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.814 ns                ;
; N/A   ; 37.12 MHz ( period = 26.938 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.081 ns                ;
; N/A   ; 38.11 MHz ( period = 26.242 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.247 ns                ;
; N/A   ; 38.33 MHz ( period = 26.092 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.408 ns                ;
; N/A   ; 38.74 MHz ( period = 25.814 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 1.957 ns                ;
; N/A   ; 38.79 MHz ( period = 25.779 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 1.922 ns                ;
; N/A   ; 39.51 MHz ( period = 25.312 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.184 ns                ;
; N/A   ; 39.85 MHz ( period = 25.091 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.090 ns                ;
; N/A   ; 40.82 MHz ( period = 24.499 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.047 ns                ;
; N/A   ; 41.29 MHz ( period = 24.217 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.765 ns                ;
; N/A   ; 41.44 MHz ( period = 24.134 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.968 ns                ;
; N/A   ; 41.64 MHz ( period = 24.016 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.755 ns                ;
; N/A   ; 42.47 MHz ( period = 23.548 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.303 ns                ;
; N/A   ; 44.67 MHz ( period = 22.384 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.318 ns                ;
; N/A   ; 45.24 MHz ( period = 22.106 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.867 ns                ;
; N/A   ; 45.36 MHz ( period = 22.044 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.805 ns                ;
; N/A   ; 45.75 MHz ( period = 21.856 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.772 ns                ;
; N/A   ; 46.08 MHz ( period = 21.700 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.808 ns                ;
; N/A   ; 46.35 MHz ( period = 21.577 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.067 ns                ;
; N/A   ; 46.43 MHz ( period = 21.536 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.004 ns                ;
; N/A   ; 46.83 MHz ( period = 21.356 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.973 ns                ;
; N/A   ; 48.10 MHz ( period = 20.791 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.957 ns                ;
; N/A   ; 48.65 MHz ( period = 20.554 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.127 ns                ;
; N/A   ; 48.82 MHz ( period = 20.482 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.648 ns                ;
; N/A   ; 48.96 MHz ( period = 20.426 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.592 ns                ;
; N/A   ; 49.02 MHz ( period = 20.399 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.851 ns                ;
; N/A   ; 49.31 MHz ( period = 20.281 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.638 ns                ;
; N/A   ; 49.48 MHz ( period = 20.212 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.368 ns                ;
; N/A   ; 50.40 MHz ( period = 19.840 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.213 ns                ;
; N/A   ; 51.72 MHz ( period = 19.334 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.271 ns                ;
; N/A   ; 52.96 MHz ( period = 18.881 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.035 ns                ;
; N/A   ; 53.33 MHz ( period = 18.751 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 1.917 ns                ;
; N/A   ; 53.39 MHz ( period = 18.731 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.028 ns                ;
; N/A   ; 55.74 MHz ( period = 17.942 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.343 ns                ;
; N/A   ; 57.98 MHz ( period = 17.246 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.509 ns                ;
; N/A   ; 62.60 MHz ( period = 15.974 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.474 ns                ;
; N/A   ; 63.22 MHz ( period = 15.818 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.510 ns                ;
; N/A   ; 63.88 MHz ( period = 15.654 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.706 ns                ;
; N/A   ; 66.23 MHz ( period = 15.099 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.983 ns                ;
; N/A   ; 68.16 MHz ( period = 14.672 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.829 ns                ;
; N/A   ; 68.34 MHz ( period = 14.632 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.245 ns                ;
; N/A   ; 68.76 MHz ( period = 14.544 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 4.294 ns                ;
; N/A   ; 69.39 MHz ( period = 14.411 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.151 ns                ;
; N/A   ; 69.78 MHz ( period = 14.330 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.070 ns                ;
; N/A   ; 73.87 MHz ( period = 13.537 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.826 ns                ;
; N/A   ; 74.33 MHz ( period = 13.454 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 4.029 ns                ;
; N/A   ; 74.99 MHz ( period = 13.336 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.816 ns                ;
; N/A   ; 89.16 MHz ( period = 11.216 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.002 ns                ;
; N/A   ; 92.91 MHz ( period = 10.763 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.766 ns                ;
; N/A   ; 94.05 MHz ( period = 10.633 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.648 ns                ;
; N/A   ; 94.22 MHz ( period = 10.613 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.759 ns                ;
; N/A   ; 101.79 MHz ( period = 9.824 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.074 ns                ;
; N/A   ; 109.55 MHz ( period = 9.128 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.240 ns                ;
; N/A   ; 154.25 MHz ( period = 6.483 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.703 ns                ;
; N/A   ; 166.22 MHz ( period = 6.016 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.965 ns                ;
; N/A   ; 172.56 MHz ( period = 5.795 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.871 ns                ;
; N/A   ; 176.65 MHz ( period = 5.661 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.038 ns                ;
; N/A   ; 185.77 MHz ( period = 5.383 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.587 ns                ;
; N/A   ; 203.21 MHz ( period = 4.921 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 4.546 ns                ;
; N/A   ; 206.70 MHz ( period = 4.838 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 4.749 ns                ;
; N/A   ; 211.86 MHz ( period = 4.720 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 4.536 ns                ;
; N/A   ; 245.82 MHz ( period = 4.068 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.677 ns                ;
; N/A   ; 296.12 MHz ( period = 3.377 ns )               ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.464 ns                ;
; N/A   ; 299.13 MHz ( period = 3.343 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.967 ns                ;
; N/A   ; 313.77 MHz ( period = 3.187 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.003 ns                ;
; N/A   ; 320.82 MHz ( period = 3.117 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.933 ns                ;
; N/A   ; 330.80 MHz ( period = 3.023 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.199 ns                ;
; N/A   ; 343.64 MHz ( period = 2.910 ns )               ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.726 ns                ;
; N/A   ; 347.10 MHz ( period = 2.881 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.697 ns                ;
; N/A   ; 371.89 MHz ( period = 2.689 ns )               ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.632 ns                ;
; N/A   ; 411.86 MHz ( period = 2.428 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.461 ns                ;
; N/A   ; 435.16 MHz ( period = 2.298 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.343 ns                ;
; N/A   ; 438.98 MHz ( period = 2.278 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.454 ns                ;
; N/A   ; 489.96 MHz ( period = 2.041 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.322 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.787 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.307 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.510 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.563 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 3.297 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.769 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                        ; None                      ; 2.935 ns                ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'cpu_addr[9]'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                          ; To                                                                                                            ; From Clock  ; To Clock    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 26.03 MHz ( period = 38.421 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.922 ns                ;
; N/A   ; 26.35 MHz ( period = 37.954 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.184 ns                ;
; N/A   ; 26.42 MHz ( period = 37.844 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.710 ns                ;
; N/A   ; 26.50 MHz ( period = 37.733 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.090 ns                ;
; N/A   ; 26.74 MHz ( period = 37.391 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.474 ns                ;
; N/A   ; 26.84 MHz ( period = 37.261 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.356 ns                ;
; N/A   ; 26.85 MHz ( period = 37.241 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.467 ns                ;
; N/A   ; 27.13 MHz ( period = 36.859 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.765 ns                ;
; N/A   ; 27.19 MHz ( period = 36.776 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.968 ns                ;
; N/A   ; 27.28 MHz ( period = 36.658 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.755 ns                ;
; N/A   ; 27.43 MHz ( period = 36.452 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.782 ns                ;
; N/A   ; 27.97 MHz ( period = 35.756 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 28.15 MHz ( period = 35.528 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.720 ns                ;
; N/A   ; 28.15 MHz ( period = 35.522 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.714 ns                ;
; N/A   ; 28.28 MHz ( period = 35.366 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.750 ns                ;
; N/A   ; 28.37 MHz ( period = 35.250 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.269 ns                ;
; N/A   ; 28.41 MHz ( period = 35.202 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.946 ns                ;
; N/A   ; 29.22 MHz ( period = 34.220 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.069 ns                ;
; N/A   ; 29.33 MHz ( period = 34.092 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.534 ns                ;
; N/A   ; 29.47 MHz ( period = 33.935 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.359 ns                ;
; N/A   ; 29.52 MHz ( period = 33.878 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.310 ns                ;
; N/A   ; 30.32 MHz ( period = 32.984 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.615 ns                ;
; N/A   ; 30.69 MHz ( period = 32.589 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.709 ns                ;
; N/A   ; 30.83 MHz ( period = 32.433 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.745 ns                ;
; N/A   ; 30.99 MHz ( period = 32.269 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.941 ns                ;
; N/A   ; 31.45 MHz ( period = 31.799 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.111 ns                ;
; N/A   ; 31.90 MHz ( period = 31.346 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 1.875 ns                ;
; N/A   ; 31.96 MHz ( period = 31.287 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.064 ns                ;
; N/A   ; 32.03 MHz ( period = 31.216 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 1.757 ns                ;
; N/A   ; 32.06 MHz ( period = 31.196 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 1.868 ns                ;
; N/A   ; 32.09 MHz ( period = 31.159 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.529 ns                ;
; N/A   ; 32.32 MHz ( period = 30.945 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.305 ns                ;
; N/A   ; 32.89 MHz ( period = 30.407 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.183 ns                ;
; N/A   ; 33.66 MHz ( period = 29.711 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.349 ns                ;
; N/A   ; 34.80 MHz ( period = 28.732 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.218 ns                ;
; N/A   ; 34.99 MHz ( period = 28.576 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.254 ns                ;
; N/A   ; 35.20 MHz ( period = 28.412 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.450 ns                ;
; N/A   ; 35.30 MHz ( period = 28.330 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.009 ns                ;
; N/A   ; 35.87 MHz ( period = 27.877 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.773 ns                ;
; N/A   ; 36.04 MHz ( period = 27.747 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.655 ns                ;
; N/A   ; 36.07 MHz ( period = 27.727 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.766 ns                ;
; N/A   ; 36.46 MHz ( period = 27.430 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.573 ns                ;
; N/A   ; 36.63 MHz ( period = 27.302 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 4.038 ns                ;
; N/A   ; 36.92 MHz ( period = 27.088 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.814 ns                ;
; N/A   ; 37.12 MHz ( period = 26.938 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.081 ns                ;
; N/A   ; 38.11 MHz ( period = 26.242 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.247 ns                ;
; N/A   ; 38.33 MHz ( period = 26.092 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.408 ns                ;
; N/A   ; 38.74 MHz ( period = 25.814 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 1.957 ns                ;
; N/A   ; 38.79 MHz ( period = 25.779 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 1.922 ns                ;
; N/A   ; 39.51 MHz ( period = 25.312 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.184 ns                ;
; N/A   ; 39.85 MHz ( period = 25.091 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.090 ns                ;
; N/A   ; 40.82 MHz ( period = 24.499 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.047 ns                ;
; N/A   ; 41.29 MHz ( period = 24.217 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.765 ns                ;
; N/A   ; 41.44 MHz ( period = 24.134 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.968 ns                ;
; N/A   ; 41.64 MHz ( period = 24.016 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.755 ns                ;
; N/A   ; 42.47 MHz ( period = 23.548 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.303 ns                ;
; N/A   ; 44.67 MHz ( period = 22.384 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.318 ns                ;
; N/A   ; 45.24 MHz ( period = 22.106 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.867 ns                ;
; N/A   ; 45.36 MHz ( period = 22.044 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.805 ns                ;
; N/A   ; 45.75 MHz ( period = 21.856 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.772 ns                ;
; N/A   ; 46.08 MHz ( period = 21.700 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.808 ns                ;
; N/A   ; 46.35 MHz ( period = 21.577 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.067 ns                ;
; N/A   ; 46.43 MHz ( period = 21.536 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.004 ns                ;
; N/A   ; 46.83 MHz ( period = 21.356 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.973 ns                ;
; N/A   ; 48.10 MHz ( period = 20.791 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.957 ns                ;
; N/A   ; 48.65 MHz ( period = 20.554 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.127 ns                ;
; N/A   ; 48.82 MHz ( period = 20.482 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.648 ns                ;
; N/A   ; 48.96 MHz ( period = 20.426 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.592 ns                ;
; N/A   ; 49.02 MHz ( period = 20.399 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.851 ns                ;
; N/A   ; 49.31 MHz ( period = 20.281 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.638 ns                ;
; N/A   ; 49.48 MHz ( period = 20.212 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.368 ns                ;
; N/A   ; 50.40 MHz ( period = 19.840 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.213 ns                ;
; N/A   ; 51.72 MHz ( period = 19.334 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.271 ns                ;
; N/A   ; 52.96 MHz ( period = 18.881 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.035 ns                ;
; N/A   ; 53.33 MHz ( period = 18.751 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 1.917 ns                ;
; N/A   ; 53.39 MHz ( period = 18.731 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.028 ns                ;
; N/A   ; 55.74 MHz ( period = 17.942 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.343 ns                ;
; N/A   ; 57.98 MHz ( period = 17.246 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.509 ns                ;
; N/A   ; 62.60 MHz ( period = 15.974 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.474 ns                ;
; N/A   ; 63.22 MHz ( period = 15.818 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.510 ns                ;
; N/A   ; 63.88 MHz ( period = 15.654 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.706 ns                ;
; N/A   ; 66.23 MHz ( period = 15.099 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.983 ns                ;
; N/A   ; 68.16 MHz ( period = 14.672 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.829 ns                ;
; N/A   ; 68.34 MHz ( period = 14.632 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.245 ns                ;
; N/A   ; 68.76 MHz ( period = 14.544 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 4.294 ns                ;
; N/A   ; 69.39 MHz ( period = 14.411 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.151 ns                ;
; N/A   ; 69.78 MHz ( period = 14.330 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.070 ns                ;
; N/A   ; 73.87 MHz ( period = 13.537 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.826 ns                ;
; N/A   ; 74.33 MHz ( period = 13.454 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 4.029 ns                ;
; N/A   ; 74.99 MHz ( period = 13.336 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.816 ns                ;
; N/A   ; 89.16 MHz ( period = 11.216 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.002 ns                ;
; N/A   ; 92.91 MHz ( period = 10.763 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.766 ns                ;
; N/A   ; 94.05 MHz ( period = 10.633 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.648 ns                ;
; N/A   ; 94.22 MHz ( period = 10.613 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.759 ns                ;
; N/A   ; 101.79 MHz ( period = 9.824 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.074 ns                ;
; N/A   ; 109.55 MHz ( period = 9.128 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.240 ns                ;
; N/A   ; 154.25 MHz ( period = 6.483 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.703 ns                ;
; N/A   ; 166.22 MHz ( period = 6.016 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.965 ns                ;
; N/A   ; 172.56 MHz ( period = 5.795 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.871 ns                ;
; N/A   ; 176.65 MHz ( period = 5.661 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.038 ns                ;
; N/A   ; 185.77 MHz ( period = 5.383 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.587 ns                ;
; N/A   ; 203.21 MHz ( period = 4.921 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 4.546 ns                ;
; N/A   ; 206.70 MHz ( period = 4.838 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 4.749 ns                ;
; N/A   ; 211.86 MHz ( period = 4.720 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 4.536 ns                ;
; N/A   ; 245.82 MHz ( period = 4.068 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.677 ns                ;
; N/A   ; 296.12 MHz ( period = 3.377 ns )               ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.464 ns                ;
; N/A   ; 299.13 MHz ( period = 3.343 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.967 ns                ;
; N/A   ; 313.77 MHz ( period = 3.187 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.003 ns                ;
; N/A   ; 320.82 MHz ( period = 3.117 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.933 ns                ;
; N/A   ; 330.80 MHz ( period = 3.023 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.199 ns                ;
; N/A   ; 343.64 MHz ( period = 2.910 ns )               ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.726 ns                ;
; N/A   ; 347.10 MHz ( period = 2.881 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.697 ns                ;
; N/A   ; 371.89 MHz ( period = 2.689 ns )               ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.632 ns                ;
; N/A   ; 411.86 MHz ( period = 2.428 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.461 ns                ;
; N/A   ; 435.16 MHz ( period = 2.298 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.343 ns                ;
; N/A   ; 438.98 MHz ( period = 2.278 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.454 ns                ;
; N/A   ; 489.96 MHz ( period = 2.041 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.322 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.787 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.307 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.510 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.563 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 3.297 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.769 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                        ; None                      ; 2.935 ns                ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'cpu_addr[4]'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                          ; To                                                                                                            ; From Clock  ; To Clock    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 26.03 MHz ( period = 38.421 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.922 ns                ;
; N/A   ; 26.35 MHz ( period = 37.954 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.184 ns                ;
; N/A   ; 26.42 MHz ( period = 37.844 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.710 ns                ;
; N/A   ; 26.50 MHz ( period = 37.733 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.090 ns                ;
; N/A   ; 26.74 MHz ( period = 37.391 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.474 ns                ;
; N/A   ; 26.84 MHz ( period = 37.261 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.356 ns                ;
; N/A   ; 26.85 MHz ( period = 37.241 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.467 ns                ;
; N/A   ; 27.13 MHz ( period = 36.859 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.765 ns                ;
; N/A   ; 27.19 MHz ( period = 36.776 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.968 ns                ;
; N/A   ; 27.28 MHz ( period = 36.658 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.755 ns                ;
; N/A   ; 27.43 MHz ( period = 36.452 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.782 ns                ;
; N/A   ; 27.97 MHz ( period = 35.756 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 28.15 MHz ( period = 35.528 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.720 ns                ;
; N/A   ; 28.15 MHz ( period = 35.522 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.714 ns                ;
; N/A   ; 28.28 MHz ( period = 35.366 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.750 ns                ;
; N/A   ; 28.37 MHz ( period = 35.250 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.269 ns                ;
; N/A   ; 28.41 MHz ( period = 35.202 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.946 ns                ;
; N/A   ; 29.22 MHz ( period = 34.220 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.069 ns                ;
; N/A   ; 29.33 MHz ( period = 34.092 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.534 ns                ;
; N/A   ; 29.47 MHz ( period = 33.935 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.359 ns                ;
; N/A   ; 29.52 MHz ( period = 33.878 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.310 ns                ;
; N/A   ; 30.32 MHz ( period = 32.984 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.615 ns                ;
; N/A   ; 30.69 MHz ( period = 32.589 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.709 ns                ;
; N/A   ; 30.83 MHz ( period = 32.433 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.745 ns                ;
; N/A   ; 30.99 MHz ( period = 32.269 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.941 ns                ;
; N/A   ; 31.45 MHz ( period = 31.799 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.111 ns                ;
; N/A   ; 31.90 MHz ( period = 31.346 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 1.875 ns                ;
; N/A   ; 31.96 MHz ( period = 31.287 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.064 ns                ;
; N/A   ; 32.03 MHz ( period = 31.216 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 1.757 ns                ;
; N/A   ; 32.06 MHz ( period = 31.196 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 1.868 ns                ;
; N/A   ; 32.09 MHz ( period = 31.159 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.529 ns                ;
; N/A   ; 32.32 MHz ( period = 30.945 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.305 ns                ;
; N/A   ; 32.89 MHz ( period = 30.407 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.183 ns                ;
; N/A   ; 33.66 MHz ( period = 29.711 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.349 ns                ;
; N/A   ; 34.80 MHz ( period = 28.732 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.218 ns                ;
; N/A   ; 34.99 MHz ( period = 28.576 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.254 ns                ;
; N/A   ; 35.20 MHz ( period = 28.412 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.450 ns                ;
; N/A   ; 35.30 MHz ( period = 28.330 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.009 ns                ;
; N/A   ; 35.87 MHz ( period = 27.877 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.773 ns                ;
; N/A   ; 36.04 MHz ( period = 27.747 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.655 ns                ;
; N/A   ; 36.07 MHz ( period = 27.727 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.766 ns                ;
; N/A   ; 36.46 MHz ( period = 27.430 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.573 ns                ;
; N/A   ; 36.63 MHz ( period = 27.302 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 4.038 ns                ;
; N/A   ; 36.92 MHz ( period = 27.088 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.814 ns                ;
; N/A   ; 37.12 MHz ( period = 26.938 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.081 ns                ;
; N/A   ; 38.11 MHz ( period = 26.242 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.247 ns                ;
; N/A   ; 38.33 MHz ( period = 26.092 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.408 ns                ;
; N/A   ; 38.74 MHz ( period = 25.814 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 1.957 ns                ;
; N/A   ; 38.79 MHz ( period = 25.779 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 1.922 ns                ;
; N/A   ; 39.51 MHz ( period = 25.312 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.184 ns                ;
; N/A   ; 39.85 MHz ( period = 25.091 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.090 ns                ;
; N/A   ; 40.82 MHz ( period = 24.499 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.047 ns                ;
; N/A   ; 41.29 MHz ( period = 24.217 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.765 ns                ;
; N/A   ; 41.44 MHz ( period = 24.134 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.968 ns                ;
; N/A   ; 41.64 MHz ( period = 24.016 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.755 ns                ;
; N/A   ; 42.47 MHz ( period = 23.548 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.303 ns                ;
; N/A   ; 44.67 MHz ( period = 22.384 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.318 ns                ;
; N/A   ; 45.24 MHz ( period = 22.106 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.867 ns                ;
; N/A   ; 45.36 MHz ( period = 22.044 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.805 ns                ;
; N/A   ; 45.75 MHz ( period = 21.856 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.772 ns                ;
; N/A   ; 46.08 MHz ( period = 21.700 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.808 ns                ;
; N/A   ; 46.35 MHz ( period = 21.577 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.067 ns                ;
; N/A   ; 46.43 MHz ( period = 21.536 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.004 ns                ;
; N/A   ; 46.83 MHz ( period = 21.356 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.973 ns                ;
; N/A   ; 48.10 MHz ( period = 20.791 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.957 ns                ;
; N/A   ; 48.65 MHz ( period = 20.554 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.127 ns                ;
; N/A   ; 48.82 MHz ( period = 20.482 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.648 ns                ;
; N/A   ; 48.96 MHz ( period = 20.426 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.592 ns                ;
; N/A   ; 49.02 MHz ( period = 20.399 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.851 ns                ;
; N/A   ; 49.31 MHz ( period = 20.281 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.638 ns                ;
; N/A   ; 49.48 MHz ( period = 20.212 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.368 ns                ;
; N/A   ; 50.40 MHz ( period = 19.840 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.213 ns                ;
; N/A   ; 51.72 MHz ( period = 19.334 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.271 ns                ;
; N/A   ; 52.96 MHz ( period = 18.881 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.035 ns                ;
; N/A   ; 53.33 MHz ( period = 18.751 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 1.917 ns                ;
; N/A   ; 53.39 MHz ( period = 18.731 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.028 ns                ;
; N/A   ; 55.74 MHz ( period = 17.942 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.343 ns                ;
; N/A   ; 57.98 MHz ( period = 17.246 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.509 ns                ;
; N/A   ; 62.60 MHz ( period = 15.974 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.474 ns                ;
; N/A   ; 63.22 MHz ( period = 15.818 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.510 ns                ;
; N/A   ; 63.88 MHz ( period = 15.654 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.706 ns                ;
; N/A   ; 66.23 MHz ( period = 15.099 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.983 ns                ;
; N/A   ; 68.16 MHz ( period = 14.672 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.829 ns                ;
; N/A   ; 68.34 MHz ( period = 14.632 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.245 ns                ;
; N/A   ; 68.76 MHz ( period = 14.544 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 4.294 ns                ;
; N/A   ; 69.39 MHz ( period = 14.411 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.151 ns                ;
; N/A   ; 69.78 MHz ( period = 14.330 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.070 ns                ;
; N/A   ; 73.87 MHz ( period = 13.537 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.826 ns                ;
; N/A   ; 74.33 MHz ( period = 13.454 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 4.029 ns                ;
; N/A   ; 74.99 MHz ( period = 13.336 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.816 ns                ;
; N/A   ; 89.16 MHz ( period = 11.216 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.002 ns                ;
; N/A   ; 92.91 MHz ( period = 10.763 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.766 ns                ;
; N/A   ; 94.05 MHz ( period = 10.633 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.648 ns                ;
; N/A   ; 94.22 MHz ( period = 10.613 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.759 ns                ;
; N/A   ; 101.79 MHz ( period = 9.824 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.074 ns                ;
; N/A   ; 109.55 MHz ( period = 9.128 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.240 ns                ;
; N/A   ; 154.25 MHz ( period = 6.483 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.703 ns                ;
; N/A   ; 166.22 MHz ( period = 6.016 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.965 ns                ;
; N/A   ; 172.56 MHz ( period = 5.795 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.871 ns                ;
; N/A   ; 176.65 MHz ( period = 5.661 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.038 ns                ;
; N/A   ; 185.77 MHz ( period = 5.383 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.587 ns                ;
; N/A   ; 203.21 MHz ( period = 4.921 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 4.546 ns                ;
; N/A   ; 206.70 MHz ( period = 4.838 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 4.749 ns                ;
; N/A   ; 211.86 MHz ( period = 4.720 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 4.536 ns                ;
; N/A   ; 245.82 MHz ( period = 4.068 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.677 ns                ;
; N/A   ; 296.12 MHz ( period = 3.377 ns )               ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.464 ns                ;
; N/A   ; 299.13 MHz ( period = 3.343 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.967 ns                ;
; N/A   ; 313.77 MHz ( period = 3.187 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.003 ns                ;
; N/A   ; 320.82 MHz ( period = 3.117 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.933 ns                ;
; N/A   ; 330.80 MHz ( period = 3.023 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.199 ns                ;
; N/A   ; 343.64 MHz ( period = 2.910 ns )               ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.726 ns                ;
; N/A   ; 347.10 MHz ( period = 2.881 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.697 ns                ;
; N/A   ; 371.89 MHz ( period = 2.689 ns )               ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.632 ns                ;
; N/A   ; 411.86 MHz ( period = 2.428 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.461 ns                ;
; N/A   ; 435.16 MHz ( period = 2.298 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.343 ns                ;
; N/A   ; 438.98 MHz ( period = 2.278 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.454 ns                ;
; N/A   ; 489.96 MHz ( period = 2.041 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.322 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.787 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.307 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.510 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.563 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 3.297 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.769 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                        ; None                      ; 2.935 ns                ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'cpu_addr[6]'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                          ; To                                                                                                            ; From Clock  ; To Clock    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 26.03 MHz ( period = 38.421 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.922 ns                ;
; N/A   ; 26.35 MHz ( period = 37.954 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.184 ns                ;
; N/A   ; 26.42 MHz ( period = 37.844 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.710 ns                ;
; N/A   ; 26.50 MHz ( period = 37.733 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.090 ns                ;
; N/A   ; 26.74 MHz ( period = 37.391 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.474 ns                ;
; N/A   ; 26.84 MHz ( period = 37.261 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.356 ns                ;
; N/A   ; 26.85 MHz ( period = 37.241 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.467 ns                ;
; N/A   ; 27.13 MHz ( period = 36.859 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.765 ns                ;
; N/A   ; 27.19 MHz ( period = 36.776 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.968 ns                ;
; N/A   ; 27.28 MHz ( period = 36.658 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.755 ns                ;
; N/A   ; 27.43 MHz ( period = 36.452 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.782 ns                ;
; N/A   ; 27.97 MHz ( period = 35.756 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 28.15 MHz ( period = 35.528 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.720 ns                ;
; N/A   ; 28.15 MHz ( period = 35.522 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.714 ns                ;
; N/A   ; 28.28 MHz ( period = 35.366 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.750 ns                ;
; N/A   ; 28.37 MHz ( period = 35.250 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.269 ns                ;
; N/A   ; 28.41 MHz ( period = 35.202 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.946 ns                ;
; N/A   ; 29.22 MHz ( period = 34.220 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.069 ns                ;
; N/A   ; 29.33 MHz ( period = 34.092 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.534 ns                ;
; N/A   ; 29.47 MHz ( period = 33.935 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.359 ns                ;
; N/A   ; 29.52 MHz ( period = 33.878 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.310 ns                ;
; N/A   ; 30.32 MHz ( period = 32.984 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.615 ns                ;
; N/A   ; 30.69 MHz ( period = 32.589 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.709 ns                ;
; N/A   ; 30.83 MHz ( period = 32.433 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.745 ns                ;
; N/A   ; 30.99 MHz ( period = 32.269 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.941 ns                ;
; N/A   ; 31.45 MHz ( period = 31.799 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.111 ns                ;
; N/A   ; 31.90 MHz ( period = 31.346 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 1.875 ns                ;
; N/A   ; 31.96 MHz ( period = 31.287 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.064 ns                ;
; N/A   ; 32.03 MHz ( period = 31.216 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 1.757 ns                ;
; N/A   ; 32.06 MHz ( period = 31.196 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 1.868 ns                ;
; N/A   ; 32.09 MHz ( period = 31.159 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.529 ns                ;
; N/A   ; 32.32 MHz ( period = 30.945 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.305 ns                ;
; N/A   ; 32.89 MHz ( period = 30.407 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.183 ns                ;
; N/A   ; 33.66 MHz ( period = 29.711 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.349 ns                ;
; N/A   ; 34.80 MHz ( period = 28.732 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.218 ns                ;
; N/A   ; 34.99 MHz ( period = 28.576 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.254 ns                ;
; N/A   ; 35.20 MHz ( period = 28.412 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.450 ns                ;
; N/A   ; 35.30 MHz ( period = 28.330 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.009 ns                ;
; N/A   ; 35.87 MHz ( period = 27.877 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.773 ns                ;
; N/A   ; 36.04 MHz ( period = 27.747 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.655 ns                ;
; N/A   ; 36.07 MHz ( period = 27.727 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.766 ns                ;
; N/A   ; 36.46 MHz ( period = 27.430 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.573 ns                ;
; N/A   ; 36.63 MHz ( period = 27.302 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 4.038 ns                ;
; N/A   ; 36.92 MHz ( period = 27.088 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.814 ns                ;
; N/A   ; 37.12 MHz ( period = 26.938 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.081 ns                ;
; N/A   ; 38.11 MHz ( period = 26.242 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.247 ns                ;
; N/A   ; 38.33 MHz ( period = 26.092 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.408 ns                ;
; N/A   ; 38.74 MHz ( period = 25.814 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 1.957 ns                ;
; N/A   ; 38.79 MHz ( period = 25.779 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 1.922 ns                ;
; N/A   ; 39.51 MHz ( period = 25.312 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.184 ns                ;
; N/A   ; 39.85 MHz ( period = 25.091 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.090 ns                ;
; N/A   ; 40.82 MHz ( period = 24.499 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.047 ns                ;
; N/A   ; 41.29 MHz ( period = 24.217 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.765 ns                ;
; N/A   ; 41.44 MHz ( period = 24.134 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.968 ns                ;
; N/A   ; 41.64 MHz ( period = 24.016 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.755 ns                ;
; N/A   ; 42.47 MHz ( period = 23.548 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.303 ns                ;
; N/A   ; 44.67 MHz ( period = 22.384 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.318 ns                ;
; N/A   ; 45.24 MHz ( period = 22.106 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.867 ns                ;
; N/A   ; 45.36 MHz ( period = 22.044 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.805 ns                ;
; N/A   ; 45.75 MHz ( period = 21.856 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.772 ns                ;
; N/A   ; 46.08 MHz ( period = 21.700 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.808 ns                ;
; N/A   ; 46.35 MHz ( period = 21.577 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.067 ns                ;
; N/A   ; 46.43 MHz ( period = 21.536 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.004 ns                ;
; N/A   ; 46.83 MHz ( period = 21.356 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.973 ns                ;
; N/A   ; 48.10 MHz ( period = 20.791 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.957 ns                ;
; N/A   ; 48.65 MHz ( period = 20.554 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.127 ns                ;
; N/A   ; 48.82 MHz ( period = 20.482 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.648 ns                ;
; N/A   ; 48.96 MHz ( period = 20.426 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.592 ns                ;
; N/A   ; 49.02 MHz ( period = 20.399 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.851 ns                ;
; N/A   ; 49.31 MHz ( period = 20.281 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.638 ns                ;
; N/A   ; 49.48 MHz ( period = 20.212 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.368 ns                ;
; N/A   ; 50.40 MHz ( period = 19.840 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.213 ns                ;
; N/A   ; 51.72 MHz ( period = 19.334 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.271 ns                ;
; N/A   ; 52.96 MHz ( period = 18.881 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.035 ns                ;
; N/A   ; 53.33 MHz ( period = 18.751 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 1.917 ns                ;
; N/A   ; 53.39 MHz ( period = 18.731 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.028 ns                ;
; N/A   ; 55.74 MHz ( period = 17.942 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.343 ns                ;
; N/A   ; 57.98 MHz ( period = 17.246 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.509 ns                ;
; N/A   ; 62.60 MHz ( period = 15.974 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.474 ns                ;
; N/A   ; 63.22 MHz ( period = 15.818 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.510 ns                ;
; N/A   ; 63.88 MHz ( period = 15.654 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.706 ns                ;
; N/A   ; 66.23 MHz ( period = 15.099 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.983 ns                ;
; N/A   ; 68.16 MHz ( period = 14.672 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.829 ns                ;
; N/A   ; 68.34 MHz ( period = 14.632 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.245 ns                ;
; N/A   ; 68.76 MHz ( period = 14.544 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 4.294 ns                ;
; N/A   ; 69.39 MHz ( period = 14.411 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.151 ns                ;
; N/A   ; 69.78 MHz ( period = 14.330 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.070 ns                ;
; N/A   ; 73.87 MHz ( period = 13.537 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.826 ns                ;
; N/A   ; 74.33 MHz ( period = 13.454 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 4.029 ns                ;
; N/A   ; 74.99 MHz ( period = 13.336 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.816 ns                ;
; N/A   ; 89.16 MHz ( period = 11.216 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.002 ns                ;
; N/A   ; 92.91 MHz ( period = 10.763 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.766 ns                ;
; N/A   ; 94.05 MHz ( period = 10.633 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.648 ns                ;
; N/A   ; 94.22 MHz ( period = 10.613 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.759 ns                ;
; N/A   ; 101.79 MHz ( period = 9.824 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.074 ns                ;
; N/A   ; 109.55 MHz ( period = 9.128 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.240 ns                ;
; N/A   ; 154.25 MHz ( period = 6.483 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.703 ns                ;
; N/A   ; 166.22 MHz ( period = 6.016 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.965 ns                ;
; N/A   ; 172.56 MHz ( period = 5.795 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.871 ns                ;
; N/A   ; 176.65 MHz ( period = 5.661 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.038 ns                ;
; N/A   ; 185.77 MHz ( period = 5.383 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.587 ns                ;
; N/A   ; 203.21 MHz ( period = 4.921 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 4.546 ns                ;
; N/A   ; 206.70 MHz ( period = 4.838 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 4.749 ns                ;
; N/A   ; 211.86 MHz ( period = 4.720 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 4.536 ns                ;
; N/A   ; 245.82 MHz ( period = 4.068 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.677 ns                ;
; N/A   ; 296.12 MHz ( period = 3.377 ns )               ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.464 ns                ;
; N/A   ; 299.13 MHz ( period = 3.343 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.967 ns                ;
; N/A   ; 313.77 MHz ( period = 3.187 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.003 ns                ;
; N/A   ; 320.82 MHz ( period = 3.117 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.933 ns                ;
; N/A   ; 330.80 MHz ( period = 3.023 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.199 ns                ;
; N/A   ; 343.64 MHz ( period = 2.910 ns )               ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.726 ns                ;
; N/A   ; 347.10 MHz ( period = 2.881 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.697 ns                ;
; N/A   ; 371.89 MHz ( period = 2.689 ns )               ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.632 ns                ;
; N/A   ; 411.86 MHz ( period = 2.428 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.461 ns                ;
; N/A   ; 435.16 MHz ( period = 2.298 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.343 ns                ;
; N/A   ; 438.98 MHz ( period = 2.278 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.454 ns                ;
; N/A   ; 489.96 MHz ( period = 2.041 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.322 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.787 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.307 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.510 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.563 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 3.297 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.769 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                        ; None                      ; 2.935 ns                ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'cpu_addr[8]'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                          ; To                                                                                                            ; From Clock  ; To Clock    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 26.03 MHz ( period = 38.421 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.922 ns                ;
; N/A   ; 26.35 MHz ( period = 37.954 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.184 ns                ;
; N/A   ; 26.42 MHz ( period = 37.844 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.710 ns                ;
; N/A   ; 26.50 MHz ( period = 37.733 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.090 ns                ;
; N/A   ; 26.74 MHz ( period = 37.391 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.474 ns                ;
; N/A   ; 26.84 MHz ( period = 37.261 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.356 ns                ;
; N/A   ; 26.85 MHz ( period = 37.241 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.467 ns                ;
; N/A   ; 27.13 MHz ( period = 36.859 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.765 ns                ;
; N/A   ; 27.19 MHz ( period = 36.776 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.968 ns                ;
; N/A   ; 27.28 MHz ( period = 36.658 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.755 ns                ;
; N/A   ; 27.43 MHz ( period = 36.452 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.782 ns                ;
; N/A   ; 27.97 MHz ( period = 35.756 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 28.15 MHz ( period = 35.528 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.720 ns                ;
; N/A   ; 28.15 MHz ( period = 35.522 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.714 ns                ;
; N/A   ; 28.28 MHz ( period = 35.366 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.750 ns                ;
; N/A   ; 28.37 MHz ( period = 35.250 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.269 ns                ;
; N/A   ; 28.41 MHz ( period = 35.202 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.946 ns                ;
; N/A   ; 29.22 MHz ( period = 34.220 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.069 ns                ;
; N/A   ; 29.33 MHz ( period = 34.092 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.534 ns                ;
; N/A   ; 29.47 MHz ( period = 33.935 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.359 ns                ;
; N/A   ; 29.52 MHz ( period = 33.878 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.310 ns                ;
; N/A   ; 30.32 MHz ( period = 32.984 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.615 ns                ;
; N/A   ; 30.69 MHz ( period = 32.589 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.709 ns                ;
; N/A   ; 30.83 MHz ( period = 32.433 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.745 ns                ;
; N/A   ; 30.99 MHz ( period = 32.269 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.941 ns                ;
; N/A   ; 31.45 MHz ( period = 31.799 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.111 ns                ;
; N/A   ; 31.90 MHz ( period = 31.346 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 1.875 ns                ;
; N/A   ; 31.96 MHz ( period = 31.287 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.064 ns                ;
; N/A   ; 32.03 MHz ( period = 31.216 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 1.757 ns                ;
; N/A   ; 32.06 MHz ( period = 31.196 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 1.868 ns                ;
; N/A   ; 32.09 MHz ( period = 31.159 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.529 ns                ;
; N/A   ; 32.32 MHz ( period = 30.945 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.305 ns                ;
; N/A   ; 32.89 MHz ( period = 30.407 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.183 ns                ;
; N/A   ; 33.66 MHz ( period = 29.711 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.349 ns                ;
; N/A   ; 34.80 MHz ( period = 28.732 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.218 ns                ;
; N/A   ; 34.99 MHz ( period = 28.576 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.254 ns                ;
; N/A   ; 35.20 MHz ( period = 28.412 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.450 ns                ;
; N/A   ; 35.30 MHz ( period = 28.330 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.009 ns                ;
; N/A   ; 35.87 MHz ( period = 27.877 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.773 ns                ;
; N/A   ; 36.04 MHz ( period = 27.747 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.655 ns                ;
; N/A   ; 36.07 MHz ( period = 27.727 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.766 ns                ;
; N/A   ; 36.46 MHz ( period = 27.430 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.573 ns                ;
; N/A   ; 36.63 MHz ( period = 27.302 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 4.038 ns                ;
; N/A   ; 36.92 MHz ( period = 27.088 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.814 ns                ;
; N/A   ; 37.12 MHz ( period = 26.938 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.081 ns                ;
; N/A   ; 38.11 MHz ( period = 26.242 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.247 ns                ;
; N/A   ; 38.33 MHz ( period = 26.092 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.408 ns                ;
; N/A   ; 38.74 MHz ( period = 25.814 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 1.957 ns                ;
; N/A   ; 38.79 MHz ( period = 25.779 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 1.922 ns                ;
; N/A   ; 39.51 MHz ( period = 25.312 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.184 ns                ;
; N/A   ; 39.85 MHz ( period = 25.091 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.090 ns                ;
; N/A   ; 40.82 MHz ( period = 24.499 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.047 ns                ;
; N/A   ; 41.29 MHz ( period = 24.217 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.765 ns                ;
; N/A   ; 41.44 MHz ( period = 24.134 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.968 ns                ;
; N/A   ; 41.64 MHz ( period = 24.016 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.755 ns                ;
; N/A   ; 42.47 MHz ( period = 23.548 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.303 ns                ;
; N/A   ; 44.67 MHz ( period = 22.384 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.318 ns                ;
; N/A   ; 45.24 MHz ( period = 22.106 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.867 ns                ;
; N/A   ; 45.36 MHz ( period = 22.044 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.805 ns                ;
; N/A   ; 45.75 MHz ( period = 21.856 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.772 ns                ;
; N/A   ; 46.08 MHz ( period = 21.700 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.808 ns                ;
; N/A   ; 46.35 MHz ( period = 21.577 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.067 ns                ;
; N/A   ; 46.43 MHz ( period = 21.536 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.004 ns                ;
; N/A   ; 46.83 MHz ( period = 21.356 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.973 ns                ;
; N/A   ; 48.10 MHz ( period = 20.791 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.957 ns                ;
; N/A   ; 48.65 MHz ( period = 20.554 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.127 ns                ;
; N/A   ; 48.82 MHz ( period = 20.482 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.648 ns                ;
; N/A   ; 48.96 MHz ( period = 20.426 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.592 ns                ;
; N/A   ; 49.02 MHz ( period = 20.399 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.851 ns                ;
; N/A   ; 49.31 MHz ( period = 20.281 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.638 ns                ;
; N/A   ; 49.48 MHz ( period = 20.212 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.368 ns                ;
; N/A   ; 50.40 MHz ( period = 19.840 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.213 ns                ;
; N/A   ; 51.72 MHz ( period = 19.334 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.271 ns                ;
; N/A   ; 52.96 MHz ( period = 18.881 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.035 ns                ;
; N/A   ; 53.33 MHz ( period = 18.751 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 1.917 ns                ;
; N/A   ; 53.39 MHz ( period = 18.731 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.028 ns                ;
; N/A   ; 55.74 MHz ( period = 17.942 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.343 ns                ;
; N/A   ; 57.98 MHz ( period = 17.246 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.509 ns                ;
; N/A   ; 62.60 MHz ( period = 15.974 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.474 ns                ;
; N/A   ; 63.22 MHz ( period = 15.818 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.510 ns                ;
; N/A   ; 63.88 MHz ( period = 15.654 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.706 ns                ;
; N/A   ; 66.23 MHz ( period = 15.099 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.983 ns                ;
; N/A   ; 68.16 MHz ( period = 14.672 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.829 ns                ;
; N/A   ; 68.34 MHz ( period = 14.632 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.245 ns                ;
; N/A   ; 68.76 MHz ( period = 14.544 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 4.294 ns                ;
; N/A   ; 69.39 MHz ( period = 14.411 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.151 ns                ;
; N/A   ; 69.78 MHz ( period = 14.330 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.070 ns                ;
; N/A   ; 73.87 MHz ( period = 13.537 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.826 ns                ;
; N/A   ; 74.33 MHz ( period = 13.454 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 4.029 ns                ;
; N/A   ; 74.99 MHz ( period = 13.336 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.816 ns                ;
; N/A   ; 89.16 MHz ( period = 11.216 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.002 ns                ;
; N/A   ; 92.91 MHz ( period = 10.763 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.766 ns                ;
; N/A   ; 94.05 MHz ( period = 10.633 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.648 ns                ;
; N/A   ; 94.22 MHz ( period = 10.613 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.759 ns                ;
; N/A   ; 101.79 MHz ( period = 9.824 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.074 ns                ;
; N/A   ; 109.55 MHz ( period = 9.128 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.240 ns                ;
; N/A   ; 154.25 MHz ( period = 6.483 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.703 ns                ;
; N/A   ; 166.22 MHz ( period = 6.016 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.965 ns                ;
; N/A   ; 172.56 MHz ( period = 5.795 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.871 ns                ;
; N/A   ; 176.65 MHz ( period = 5.661 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.038 ns                ;
; N/A   ; 185.77 MHz ( period = 5.383 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.587 ns                ;
; N/A   ; 203.21 MHz ( period = 4.921 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 4.546 ns                ;
; N/A   ; 206.70 MHz ( period = 4.838 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 4.749 ns                ;
; N/A   ; 211.86 MHz ( period = 4.720 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 4.536 ns                ;
; N/A   ; 245.82 MHz ( period = 4.068 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.677 ns                ;
; N/A   ; 296.12 MHz ( period = 3.377 ns )               ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.464 ns                ;
; N/A   ; 299.13 MHz ( period = 3.343 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.967 ns                ;
; N/A   ; 313.77 MHz ( period = 3.187 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.003 ns                ;
; N/A   ; 320.82 MHz ( period = 3.117 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.933 ns                ;
; N/A   ; 330.80 MHz ( period = 3.023 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.199 ns                ;
; N/A   ; 343.64 MHz ( period = 2.910 ns )               ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.726 ns                ;
; N/A   ; 347.10 MHz ( period = 2.881 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.697 ns                ;
; N/A   ; 371.89 MHz ( period = 2.689 ns )               ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.632 ns                ;
; N/A   ; 411.86 MHz ( period = 2.428 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.461 ns                ;
; N/A   ; 435.16 MHz ( period = 2.298 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.343 ns                ;
; N/A   ; 438.98 MHz ( period = 2.278 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.454 ns                ;
; N/A   ; 489.96 MHz ( period = 2.041 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.322 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.787 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.307 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.510 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.563 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 3.297 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.769 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                        ; None                      ; 2.935 ns                ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ctrl[0]'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                          ; To                                                                                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 25.97 MHz ( period = 38.505 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.922 ns                ;
; N/A   ; 26.35 MHz ( period = 37.954 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.184 ns                ;
; N/A   ; 26.42 MHz ( period = 37.844 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.710 ns                ;
; N/A   ; 26.48 MHz ( period = 37.764 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.090 ns                ;
; N/A   ; 26.72 MHz ( period = 37.422 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.474 ns                ;
; N/A   ; 26.78 MHz ( period = 37.345 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.356 ns                ;
; N/A   ; 26.79 MHz ( period = 37.333 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.467 ns                ;
; N/A   ; 27.07 MHz ( period = 36.943 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.765 ns                ;
; N/A   ; 27.12 MHz ( period = 36.868 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.968 ns                ;
; N/A   ; 27.28 MHz ( period = 36.658 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.755 ns                ;
; N/A   ; 27.37 MHz ( period = 36.536 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.782 ns                ;
; N/A   ; 27.90 MHz ( period = 35.848 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 28.07 MHz ( period = 35.620 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.720 ns                ;
; N/A   ; 28.08 MHz ( period = 35.614 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.714 ns                ;
; N/A   ; 28.28 MHz ( period = 35.366 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.750 ns                ;
; N/A   ; 28.30 MHz ( period = 35.334 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.269 ns                ;
; N/A   ; 28.33 MHz ( period = 35.294 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.946 ns                ;
; N/A   ; 29.15 MHz ( period = 34.304 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.069 ns                ;
; N/A   ; 29.26 MHz ( period = 34.176 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.534 ns                ;
; N/A   ; 29.40 MHz ( period = 34.019 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.359 ns                ;
; N/A   ; 29.49 MHz ( period = 33.909 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.310 ns                ;
; N/A   ; 30.32 MHz ( period = 32.984 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.615 ns                ;
; N/A   ; 30.60 MHz ( period = 32.681 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.709 ns                ;
; N/A   ; 30.83 MHz ( period = 32.433 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.745 ns                ;
; N/A   ; 30.90 MHz ( period = 32.361 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.941 ns                ;
; N/A   ; 31.45 MHz ( period = 31.799 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.111 ns                ;
; N/A   ; 31.87 MHz ( period = 31.377 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.875 ns                ;
; N/A   ; 31.88 MHz ( period = 31.371 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.064 ns                ;
; N/A   ; 31.95 MHz ( period = 31.300 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.757 ns                ;
; N/A   ; 31.96 MHz ( period = 31.288 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.868 ns                ;
; N/A   ; 32.01 MHz ( period = 31.243 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.529 ns                ;
; N/A   ; 32.28 MHz ( period = 30.976 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.305 ns                ;
; N/A   ; 32.80 MHz ( period = 30.491 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.183 ns                ;
; N/A   ; 33.55 MHz ( period = 29.803 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.349 ns                ;
; N/A   ; 34.69 MHz ( period = 28.824 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.218 ns                ;
; N/A   ; 34.99 MHz ( period = 28.576 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.254 ns                ;
; N/A   ; 35.08 MHz ( period = 28.504 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.450 ns                ;
; N/A   ; 35.30 MHz ( period = 28.330 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.009 ns                ;
; N/A   ; 35.83 MHz ( period = 27.908 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.773 ns                ;
; N/A   ; 35.93 MHz ( period = 27.831 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.655 ns                ;
; N/A   ; 35.95 MHz ( period = 27.819 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.766 ns                ;
; N/A   ; 36.35 MHz ( period = 27.514 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.573 ns                ;
; N/A   ; 36.52 MHz ( period = 27.386 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 4.038 ns                ;
; N/A   ; 36.87 MHz ( period = 27.119 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.814 ns                ;
; N/A   ; 37.01 MHz ( period = 27.022 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.081 ns                ;
; N/A   ; 37.97 MHz ( period = 26.334 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.247 ns                ;
; N/A   ; 38.19 MHz ( period = 26.184 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.408 ns                ;
; N/A   ; 38.61 MHz ( period = 25.898 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.957 ns                ;
; N/A   ; 38.67 MHz ( period = 25.863 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.922 ns                ;
; N/A   ; 39.51 MHz ( period = 25.312 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.184 ns                ;
; N/A   ; 39.81 MHz ( period = 25.122 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.090 ns                ;
; N/A   ; 40.68 MHz ( period = 24.583 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.047 ns                ;
; N/A   ; 41.15 MHz ( period = 24.301 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.765 ns                ;
; N/A   ; 41.28 MHz ( period = 24.226 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.968 ns                ;
; N/A   ; 41.64 MHz ( period = 24.016 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.755 ns                ;
; N/A   ; 42.47 MHz ( period = 23.548 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.303 ns                ;
; N/A   ; 44.49 MHz ( period = 22.476 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.318 ns                ;
; N/A   ; 45.07 MHz ( period = 22.190 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.867 ns                ;
; N/A   ; 45.19 MHz ( period = 22.128 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.805 ns                ;
; N/A   ; 45.56 MHz ( period = 21.948 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.772 ns                ;
; N/A   ; 46.08 MHz ( period = 21.700 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.808 ns                ;
; N/A   ; 46.24 MHz ( period = 21.628 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.004 ns                ;
; N/A   ; 46.35 MHz ( period = 21.577 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.067 ns                ;
; N/A   ; 46.62 MHz ( period = 21.448 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 5.539 ns                ;
; N/A   ; 46.76 MHz ( period = 21.387 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.973 ns                ;
; N/A   ; 47.90 MHz ( period = 20.875 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.957 ns                ;
; N/A   ; 48.06 MHz ( period = 20.808 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 4.899 ns                ;
; N/A   ; 48.45 MHz ( period = 20.638 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.127 ns                ;
; N/A   ; 48.62 MHz ( period = 20.566 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.648 ns                ;
; N/A   ; 48.76 MHz ( period = 20.510 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.592 ns                ;
; N/A   ; 48.80 MHz ( period = 20.491 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.851 ns                ;
; N/A   ; 49.31 MHz ( period = 20.281 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.638 ns                ;
; N/A   ; 49.40 MHz ( period = 20.243 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.368 ns                ;
; N/A   ; 50.40 MHz ( period = 19.840 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.213 ns                ;
; N/A   ; 51.72 MHz ( period = 19.334 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.271 ns                ;
; N/A   ; 52.88 MHz ( period = 18.912 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.035 ns                ;
; N/A   ; 53.09 MHz ( period = 18.835 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.917 ns                ;
; N/A   ; 53.13 MHz ( period = 18.823 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.028 ns                ;
; N/A   ; 54.52 MHz ( period = 18.343 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 4.952 ns                ;
; N/A   ; 54.76 MHz ( period = 18.263 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 4.872 ns                ;
; N/A   ; 55.48 MHz ( period = 18.026 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.343 ns                ;
; N/A   ; 57.68 MHz ( period = 17.338 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.509 ns                ;
; N/A   ; 62.24 MHz ( period = 16.066 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.474 ns                ;
; N/A   ; 63.22 MHz ( period = 15.818 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.510 ns                ;
; N/A   ; 63.51 MHz ( period = 15.746 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.706 ns                ;
; N/A   ; 65.23 MHz ( period = 15.330 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 4.867 ns                ;
; N/A   ; 65.86 MHz ( period = 15.183 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.983 ns                ;
; N/A   ; 67.74 MHz ( period = 14.763 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 4.300 ns                ;
; N/A   ; 67.77 MHz ( period = 14.756 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.829 ns                ;
; N/A   ; 68.34 MHz ( period = 14.632 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.245 ns                ;
; N/A   ; 68.36 MHz ( period = 14.628 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 4.294 ns                ;
; N/A   ; 69.24 MHz ( period = 14.442 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.151 ns                ;
; N/A   ; 69.63 MHz ( period = 14.361 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.070 ns                ;
; N/A   ; 73.42 MHz ( period = 13.621 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.826 ns                ;
; N/A   ; 73.82 MHz ( period = 13.546 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 4.029 ns                ;
; N/A   ; 74.99 MHz ( period = 13.336 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.816 ns                ;
; N/A   ; 87.16 MHz ( period = 11.473 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 5.376 ns                ;
; N/A   ; 88.54 MHz ( period = 11.294 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 5.198 ns                ;
; N/A   ; 89.16 MHz ( period = 11.216 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.002 ns                ;
; N/A   ; 92.64 MHz ( period = 10.794 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.766 ns                ;
; N/A   ; 93.31 MHz ( period = 10.717 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.648 ns                ;
; N/A   ; 93.41 MHz ( period = 10.705 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.759 ns                ;
; N/A   ; 100.93 MHz ( period = 9.908 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.074 ns                ;
; N/A   ; 108.46 MHz ( period = 9.220 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.240 ns                ;
; N/A   ; 112.27 MHz ( period = 8.907 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 4.640 ns                ;
; N/A   ; 113.56 MHz ( period = 8.806 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 4.539 ns                ;
; N/A   ; 152.28 MHz ( period = 6.567 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.703 ns                ;
; N/A   ; 166.22 MHz ( period = 6.016 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.965 ns                ;
; N/A   ; 171.64 MHz ( period = 5.826 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.871 ns                ;
; N/A   ; 173.82 MHz ( period = 5.753 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.038 ns                ;
; N/A   ; 182.92 MHz ( period = 5.467 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.587 ns                ;
; N/A   ; 192.34 MHz ( period = 5.199 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 5.550 ns                ;
; N/A   ; 197.20 MHz ( period = 5.071 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 5.422 ns                ;
; N/A   ; 199.80 MHz ( period = 5.005 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 4.546 ns                ;
; N/A   ; 202.84 MHz ( period = 4.930 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 4.749 ns                ;
; N/A   ; 211.86 MHz ( period = 4.720 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 4.536 ns                ;
; N/A   ; 217.53 MHz ( period = 4.597 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 4.930 ns                ;
; N/A   ; 240.85 MHz ( period = 4.152 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.677 ns                ;
; N/A   ; 288.93 MHz ( period = 3.461 ns )               ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.464 ns                ;
; N/A   ; 291.12 MHz ( period = 3.435 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.967 ns                ;
; N/A   ; 313.77 MHz ( period = 3.187 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.003 ns                ;
; N/A   ; 320.82 MHz ( period = 3.117 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.933 ns                ;
; N/A   ; 321.03 MHz ( period = 3.115 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.199 ns                ;
; N/A   ; 343.64 MHz ( period = 2.910 ns )               ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.726 ns                ;
; N/A   ; 347.10 MHz ( period = 2.881 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.697 ns                ;
; N/A   ; 367.65 MHz ( period = 2.720 ns )               ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.632 ns                ;
; N/A   ; 406.67 MHz ( period = 2.459 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.461 ns                ;
; N/A   ; 419.82 MHz ( period = 2.382 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.343 ns                ;
; N/A   ; 421.94 MHz ( period = 2.370 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.454 ns                ;
; N/A   ; 435.16 MHz ( period = 2.298 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 4.460 ns                ;
; N/A   ; 470.59 MHz ( period = 2.125 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.322 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.787 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.307 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.510 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.563 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 3.297 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.769 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 2.935 ns                ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'cpu_addr[3]'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                          ; To                                                                                                            ; From Clock  ; To Clock    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 26.01 MHz ( period = 38.441 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.922 ns                ;
; N/A   ; 26.35 MHz ( period = 37.954 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.184 ns                ;
; N/A   ; 26.42 MHz ( period = 37.844 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.710 ns                ;
; N/A   ; 26.50 MHz ( period = 37.732 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.090 ns                ;
; N/A   ; 26.75 MHz ( period = 37.390 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.474 ns                ;
; N/A   ; 26.77 MHz ( period = 37.350 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.467 ns                ;
; N/A   ; 26.82 MHz ( period = 37.281 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.356 ns                ;
; N/A   ; 27.11 MHz ( period = 36.885 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.968 ns                ;
; N/A   ; 27.12 MHz ( period = 36.879 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.765 ns                ;
; N/A   ; 27.28 MHz ( period = 36.658 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.755 ns                ;
; N/A   ; 27.42 MHz ( period = 36.472 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.782 ns                ;
; N/A   ; 27.88 MHz ( period = 35.865 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 28.06 MHz ( period = 35.637 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.720 ns                ;
; N/A   ; 28.07 MHz ( period = 35.631 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.714 ns                ;
; N/A   ; 28.28 MHz ( period = 35.366 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.750 ns                ;
; N/A   ; 28.32 MHz ( period = 35.311 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.946 ns                ;
; N/A   ; 28.35 MHz ( period = 35.270 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.269 ns                ;
; N/A   ; 29.21 MHz ( period = 34.240 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.069 ns                ;
; N/A   ; 29.32 MHz ( period = 34.112 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.534 ns                ;
; N/A   ; 29.45 MHz ( period = 33.955 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.359 ns                ;
; N/A   ; 29.52 MHz ( period = 33.877 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.310 ns                ;
; N/A   ; 30.32 MHz ( period = 32.984 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.615 ns                ;
; N/A   ; 30.58 MHz ( period = 32.698 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.709 ns                ;
; N/A   ; 30.83 MHz ( period = 32.433 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.745 ns                ;
; N/A   ; 30.89 MHz ( period = 32.378 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.941 ns                ;
; N/A   ; 31.45 MHz ( period = 31.799 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.111 ns                ;
; N/A   ; 31.90 MHz ( period = 31.345 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 1.875 ns                ;
; N/A   ; 31.94 MHz ( period = 31.307 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.064 ns                ;
; N/A   ; 31.94 MHz ( period = 31.305 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 1.868 ns                ;
; N/A   ; 32.01 MHz ( period = 31.236 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 1.757 ns                ;
; N/A   ; 32.07 MHz ( period = 31.179 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.529 ns                ;
; N/A   ; 32.32 MHz ( period = 30.944 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.305 ns                ;
; N/A   ; 32.87 MHz ( period = 30.427 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.183 ns                ;
; N/A   ; 33.53 MHz ( period = 29.820 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.349 ns                ;
; N/A   ; 34.67 MHz ( period = 28.841 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.218 ns                ;
; N/A   ; 34.99 MHz ( period = 28.576 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.254 ns                ;
; N/A   ; 35.06 MHz ( period = 28.521 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.450 ns                ;
; N/A   ; 35.30 MHz ( period = 28.330 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.009 ns                ;
; N/A   ; 35.87 MHz ( period = 27.876 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.773 ns                ;
; N/A   ; 35.92 MHz ( period = 27.836 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.766 ns                ;
; N/A   ; 36.01 MHz ( period = 27.767 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.655 ns                ;
; N/A   ; 36.43 MHz ( period = 27.450 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.573 ns                ;
; N/A   ; 36.60 MHz ( period = 27.322 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 4.038 ns                ;
; N/A   ; 36.92 MHz ( period = 27.087 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.814 ns                ;
; N/A   ; 37.09 MHz ( period = 26.958 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.081 ns                ;
; N/A   ; 37.95 MHz ( period = 26.351 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.247 ns                ;
; N/A   ; 38.17 MHz ( period = 26.201 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.408 ns                ;
; N/A   ; 38.71 MHz ( period = 25.834 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 1.957 ns                ;
; N/A   ; 38.76 MHz ( period = 25.799 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 1.922 ns                ;
; N/A   ; 39.51 MHz ( period = 25.312 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.184 ns                ;
; N/A   ; 39.86 MHz ( period = 25.090 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.090 ns                ;
; N/A   ; 40.78 MHz ( period = 24.519 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.047 ns                ;
; N/A   ; 41.25 MHz ( period = 24.243 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.968 ns                ;
; N/A   ; 41.26 MHz ( period = 24.237 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.765 ns                ;
; N/A   ; 41.64 MHz ( period = 24.016 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.755 ns                ;
; N/A   ; 42.47 MHz ( period = 23.548 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.303 ns                ;
; N/A   ; 44.46 MHz ( period = 22.493 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.318 ns                ;
; N/A   ; 45.20 MHz ( period = 22.126 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.867 ns                ;
; N/A   ; 45.32 MHz ( period = 22.064 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.805 ns                ;
; N/A   ; 45.53 MHz ( period = 21.965 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.772 ns                ;
; N/A   ; 46.08 MHz ( period = 21.700 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.808 ns                ;
; N/A   ; 46.20 MHz ( period = 21.645 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.004 ns                ;
; N/A   ; 46.35 MHz ( period = 21.577 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.067 ns                ;
; N/A   ; 46.83 MHz ( period = 21.355 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.973 ns                ;
; N/A   ; 48.05 MHz ( period = 20.811 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.957 ns                ;
; N/A   ; 48.61 MHz ( period = 20.574 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.127 ns                ;
; N/A   ; 48.76 MHz ( period = 20.508 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.851 ns                ;
; N/A   ; 48.78 MHz ( period = 20.502 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.648 ns                ;
; N/A   ; 48.91 MHz ( period = 20.446 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.592 ns                ;
; N/A   ; 49.31 MHz ( period = 20.281 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.638 ns                ;
; N/A   ; 49.48 MHz ( period = 20.211 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.368 ns                ;
; N/A   ; 50.40 MHz ( period = 19.840 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.213 ns                ;
; N/A   ; 51.72 MHz ( period = 19.334 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.271 ns                ;
; N/A   ; 52.97 MHz ( period = 18.880 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.035 ns                ;
; N/A   ; 53.08 MHz ( period = 18.840 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.028 ns                ;
; N/A   ; 53.27 MHz ( period = 18.771 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 1.917 ns                ;
; N/A   ; 55.67 MHz ( period = 17.962 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.343 ns                ;
; N/A   ; 57.62 MHz ( period = 17.355 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.509 ns                ;
; N/A   ; 62.18 MHz ( period = 16.083 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.474 ns                ;
; N/A   ; 63.22 MHz ( period = 15.818 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.510 ns                ;
; N/A   ; 63.44 MHz ( period = 15.763 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.706 ns                ;
; N/A   ; 66.14 MHz ( period = 15.119 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.983 ns                ;
; N/A   ; 68.06 MHz ( period = 14.692 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.829 ns                ;
; N/A   ; 68.34 MHz ( period = 14.632 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.245 ns                ;
; N/A   ; 68.66 MHz ( period = 14.564 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 4.294 ns                ;
; N/A   ; 69.40 MHz ( period = 14.410 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.151 ns                ;
; N/A   ; 69.79 MHz ( period = 14.329 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.070 ns                ;
; N/A   ; 73.73 MHz ( period = 13.563 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 4.029 ns                ;
; N/A   ; 73.76 MHz ( period = 13.557 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.826 ns                ;
; N/A   ; 74.99 MHz ( period = 13.336 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.816 ns                ;
; N/A   ; 89.16 MHz ( period = 11.216 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.002 ns                ;
; N/A   ; 92.92 MHz ( period = 10.762 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.766 ns                ;
; N/A   ; 93.27 MHz ( period = 10.722 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.759 ns                ;
; N/A   ; 93.87 MHz ( period = 10.653 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.648 ns                ;
; N/A   ; 101.58 MHz ( period = 9.844 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.074 ns                ;
; N/A   ; 108.26 MHz ( period = 9.237 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.240 ns                ;
; N/A   ; 153.78 MHz ( period = 6.503 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.703 ns                ;
; N/A   ; 166.22 MHz ( period = 6.016 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.965 ns                ;
; N/A   ; 172.59 MHz ( period = 5.794 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.871 ns                ;
; N/A   ; 173.31 MHz ( period = 5.770 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.038 ns                ;
; N/A   ; 185.08 MHz ( period = 5.403 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.587 ns                ;
; N/A   ; 202.14 MHz ( period = 4.947 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 4.749 ns                ;
; N/A   ; 202.39 MHz ( period = 4.941 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 4.546 ns                ;
; N/A   ; 211.86 MHz ( period = 4.720 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 4.536 ns                ;
; N/A   ; 244.62 MHz ( period = 4.088 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.677 ns                ;
; N/A   ; 289.69 MHz ( period = 3.452 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.967 ns                ;
; N/A   ; 294.38 MHz ( period = 3.397 ns )               ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.464 ns                ;
; N/A   ; 313.77 MHz ( period = 3.187 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.003 ns                ;
; N/A   ; 319.28 MHz ( period = 3.132 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.199 ns                ;
; N/A   ; 320.82 MHz ( period = 3.117 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.933 ns                ;
; N/A   ; 343.64 MHz ( period = 2.910 ns )               ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.726 ns                ;
; N/A   ; 347.10 MHz ( period = 2.881 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.697 ns                ;
; N/A   ; 372.02 MHz ( period = 2.688 ns )               ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.632 ns                ;
; N/A   ; 412.03 MHz ( period = 2.427 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.461 ns                ;
; N/A   ; 418.94 MHz ( period = 2.387 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.454 ns                ;
; N/A   ; 431.41 MHz ( period = 2.318 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.343 ns                ;
; N/A   ; 485.20 MHz ( period = 2.061 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.322 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.787 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.510 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.307 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.563 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 3.297 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.769 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                        ; None                      ; 2.935 ns                ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'cpu_addr[10]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+--------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                          ; To                                                                                                            ; From Clock   ; To Clock     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+--------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 26.42 MHz ( period = 37.844 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.710 ns                ;
; N/A   ; 26.51 MHz ( period = 37.722 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.090 ns                ;
; N/A   ; 26.70 MHz ( period = 37.450 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.184 ns                ;
; N/A   ; 26.87 MHz ( period = 37.219 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.922 ns                ;
; N/A   ; 27.02 MHz ( period = 37.010 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.474 ns                ;
; N/A   ; 27.13 MHz ( period = 36.857 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.467 ns                ;
; N/A   ; 27.28 MHz ( period = 36.658 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.755 ns                ;
; N/A   ; 27.38 MHz ( period = 36.522 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.356 ns                ;
; N/A   ; 27.56 MHz ( period = 36.288 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.968 ns                ;
; N/A   ; 27.69 MHz ( period = 36.120 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.765 ns                ;
; N/A   ; 28.28 MHz ( period = 35.366 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.750 ns                ;
; N/A   ; 28.35 MHz ( period = 35.268 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 28.37 MHz ( period = 35.250 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.782 ns                ;
; N/A   ; 28.54 MHz ( period = 35.040 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.720 ns                ;
; N/A   ; 28.54 MHz ( period = 35.034 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.714 ns                ;
; N/A   ; 28.72 MHz ( period = 34.818 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.946 ns                ;
; N/A   ; 29.37 MHz ( period = 34.048 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.269 ns                ;
; N/A   ; 29.53 MHz ( period = 33.867 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.310 ns                ;
; N/A   ; 29.98 MHz ( period = 33.353 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.534 ns                ;
; N/A   ; 30.12 MHz ( period = 33.196 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.359 ns                ;
; N/A   ; 30.29 MHz ( period = 33.018 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.069 ns                ;
; N/A   ; 30.32 MHz ( period = 32.984 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.615 ns                ;
; N/A   ; 30.83 MHz ( period = 32.433 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.745 ns                ;
; N/A   ; 31.15 MHz ( period = 32.101 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.709 ns                ;
; N/A   ; 31.36 MHz ( period = 31.885 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.941 ns                ;
; N/A   ; 31.45 MHz ( period = 31.799 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.111 ns                ;
; N/A   ; 32.29 MHz ( period = 30.965 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 1.875 ns                ;
; N/A   ; 32.33 MHz ( period = 30.934 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.305 ns                ;
; N/A   ; 32.45 MHz ( period = 30.812 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 1.868 ns                ;
; N/A   ; 32.81 MHz ( period = 30.477 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 1.757 ns                ;
; N/A   ; 32.87 MHz ( period = 30.420 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.529 ns                ;
; N/A   ; 33.24 MHz ( period = 30.085 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.064 ns                ;
; N/A   ; 34.22 MHz ( period = 29.223 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.349 ns                ;
; N/A   ; 34.24 MHz ( period = 29.205 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.183 ns                ;
; N/A   ; 34.99 MHz ( period = 28.576 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.254 ns                ;
; N/A   ; 35.30 MHz ( period = 28.330 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.009 ns                ;
; N/A   ; 35.41 MHz ( period = 28.244 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.218 ns                ;
; N/A   ; 35.68 MHz ( period = 28.028 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.450 ns                ;
; N/A   ; 36.37 MHz ( period = 27.496 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.773 ns                ;
; N/A   ; 36.57 MHz ( period = 27.343 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.766 ns                ;
; N/A   ; 36.93 MHz ( period = 27.077 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.814 ns                ;
; N/A   ; 37.03 MHz ( period = 27.008 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.655 ns                ;
; N/A   ; 37.65 MHz ( period = 26.563 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 4.038 ns                ;
; N/A   ; 38.13 MHz ( period = 26.228 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.573 ns                ;
; N/A   ; 38.83 MHz ( period = 25.754 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.247 ns                ;
; N/A   ; 38.86 MHz ( period = 25.736 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.081 ns                ;
; N/A   ; 39.06 MHz ( period = 25.604 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.408 ns                ;
; N/A   ; 39.87 MHz ( period = 25.080 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.090 ns                ;
; N/A   ; 40.31 MHz ( period = 24.808 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.184 ns                ;
; N/A   ; 40.63 MHz ( period = 24.612 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 1.957 ns                ;
; N/A   ; 40.69 MHz ( period = 24.577 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 1.922 ns                ;
; N/A   ; 41.64 MHz ( period = 24.016 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.755 ns                ;
; N/A   ; 42.09 MHz ( period = 23.760 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.047 ns                ;
; N/A   ; 42.29 MHz ( period = 23.646 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.968 ns                ;
; N/A   ; 42.47 MHz ( period = 23.548 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.303 ns                ;
; N/A   ; 42.59 MHz ( period = 23.478 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.765 ns                ;
; N/A   ; 45.67 MHz ( period = 21.896 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.318 ns                ;
; N/A   ; 46.08 MHz ( period = 21.700 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.808 ns                ;
; N/A   ; 46.80 MHz ( period = 21.368 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.772 ns                ;
; N/A   ; 46.85 MHz ( period = 21.345 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.973 ns                ;
; N/A   ; 47.28 MHz ( period = 21.152 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.004 ns                ;
; N/A   ; 47.45 MHz ( period = 21.073 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.067 ns                ;
; N/A   ; 47.84 MHz ( period = 20.904 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.867 ns                ;
; N/A   ; 47.98 MHz ( period = 20.842 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.805 ns                ;
; N/A   ; 49.31 MHz ( period = 20.281 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.638 ns                ;
; N/A   ; 49.50 MHz ( period = 20.201 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.368 ns                ;
; N/A   ; 49.87 MHz ( period = 20.052 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.957 ns                ;
; N/A   ; 50.22 MHz ( period = 19.911 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.851 ns                ;
; N/A   ; 50.40 MHz ( period = 19.840 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.213 ns                ;
; N/A   ; 50.65 MHz ( period = 19.743 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.648 ns                ;
; N/A   ; 50.79 MHz ( period = 19.687 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.592 ns                ;
; N/A   ; 51.67 MHz ( period = 19.352 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.127 ns                ;
; N/A   ; 51.72 MHz ( period = 19.334 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.271 ns                ;
; N/A   ; 54.05 MHz ( period = 18.500 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.035 ns                ;
; N/A   ; 54.50 MHz ( period = 18.347 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.028 ns                ;
; N/A   ; 55.52 MHz ( period = 18.012 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 1.917 ns                ;
; N/A   ; 59.67 MHz ( period = 16.758 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.509 ns                ;
; N/A   ; 59.74 MHz ( period = 16.740 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.343 ns                ;
; N/A   ; 63.22 MHz ( period = 15.818 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.510 ns                ;
; N/A   ; 64.57 MHz ( period = 15.486 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.474 ns                ;
; N/A   ; 65.49 MHz ( period = 15.270 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.706 ns                ;
; N/A   ; 69.44 MHz ( period = 14.400 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.151 ns                ;
; N/A   ; 69.84 MHz ( period = 14.319 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.070 ns                ;
; N/A   ; 70.78 MHz ( period = 14.128 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.245 ns                ;
; N/A   ; 71.96 MHz ( period = 13.897 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.983 ns                ;
; N/A   ; 72.44 MHz ( period = 13.805 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 4.294 ns                ;
; N/A   ; 74.24 MHz ( period = 13.470 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.829 ns                ;
; N/A   ; 74.99 MHz ( period = 13.336 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.816 ns                ;
; N/A   ; 77.12 MHz ( period = 12.966 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 4.029 ns                ;
; N/A   ; 78.14 MHz ( period = 12.798 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.826 ns                ;
; N/A   ; 89.16 MHz ( period = 11.216 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.002 ns                ;
; N/A   ; 96.32 MHz ( period = 10.382 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.766 ns                ;
; N/A   ; 97.76 MHz ( period = 10.229 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.759 ns                ;
; N/A   ; 101.07 MHz ( period = 9.894 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.648 ns                ;
; N/A   ; 115.74 MHz ( period = 8.640 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.240 ns                ;
; N/A   ; 115.98 MHz ( period = 8.622 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.074 ns                ;
; N/A   ; 172.89 MHz ( period = 5.784 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.871 ns                ;
; N/A   ; 181.42 MHz ( period = 5.512 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.965 ns                ;
; N/A   ; 189.36 MHz ( period = 5.281 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.703 ns                ;
; N/A   ; 193.31 MHz ( period = 5.173 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.038 ns                ;
; N/A   ; 211.86 MHz ( period = 4.720 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 4.536 ns                ;
; N/A   ; 229.89 MHz ( period = 4.350 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 4.749 ns                ;
; N/A   ; 239.12 MHz ( period = 4.182 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 4.546 ns                ;
; N/A   ; 239.18 MHz ( period = 4.181 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.587 ns                ;
; N/A   ; 300.39 MHz ( period = 3.329 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.677 ns                ;
; N/A   ; 313.77 MHz ( period = 3.187 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.003 ns                ;
; N/A   ; 314.27 MHz ( period = 3.182 ns )               ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.632 ns                ;
; N/A   ; 320.82 MHz ( period = 3.117 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.933 ns                ;
; N/A   ; 343.64 MHz ( period = 2.910 ns )               ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.726 ns                ;
; N/A   ; 347.10 MHz ( period = 2.881 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.697 ns                ;
; N/A   ; 350.26 MHz ( period = 2.855 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.967 ns                ;
; N/A   ; 373.27 MHz ( period = 2.679 ns )               ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.464 ns                ;
; N/A   ; 378.93 MHz ( period = 2.639 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.199 ns                ;
; N/A   ; 472.14 MHz ( period = 2.118 ns )               ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.297 ns                ;
; N/A   ; 488.52 MHz ( period = 2.047 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.461 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.454 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.510 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.563 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.307 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.343 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.787 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 3.322 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.935 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                        ; None                      ; 2.769 ns                ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+--------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'cpu_addr[11]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+--------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                          ; To                                                                                                            ; From Clock   ; To Clock     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+--------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 26.31 MHz ( period = 38.015 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.184 ns                ;
; N/A   ; 26.42 MHz ( period = 37.844 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.710 ns                ;
; N/A   ; 26.43 MHz ( period = 37.832 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.090 ns                ;
; N/A   ; 26.69 MHz ( period = 37.464 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.474 ns                ;
; N/A   ; 26.87 MHz ( period = 37.223 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.922 ns                ;
; N/A   ; 27.28 MHz ( period = 36.658 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.755 ns                ;
; N/A   ; 27.36 MHz ( period = 36.549 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.467 ns                ;
; N/A   ; 27.49 MHz ( period = 36.379 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.356 ns                ;
; N/A   ; 27.67 MHz ( period = 36.139 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.968 ns                ;
; N/A   ; 27.80 MHz ( period = 35.977 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.765 ns                ;
; N/A   ; 28.28 MHz ( period = 35.366 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.750 ns                ;
; N/A   ; 28.37 MHz ( period = 35.254 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.782 ns                ;
; N/A   ; 28.47 MHz ( period = 35.119 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 28.66 MHz ( period = 34.891 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.720 ns                ;
; N/A   ; 28.67 MHz ( period = 34.885 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.714 ns                ;
; N/A   ; 28.98 MHz ( period = 34.510 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.946 ns                ;
; N/A   ; 29.37 MHz ( period = 34.052 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.269 ns                ;
; N/A   ; 29.43 MHz ( period = 33.977 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.310 ns                ;
; N/A   ; 30.11 MHz ( period = 33.210 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.534 ns                ;
; N/A   ; 30.25 MHz ( period = 33.053 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.359 ns                ;
; N/A   ; 30.28 MHz ( period = 33.022 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.069 ns                ;
; N/A   ; 30.32 MHz ( period = 32.984 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.615 ns                ;
; N/A   ; 30.83 MHz ( period = 32.433 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.745 ns                ;
; N/A   ; 31.30 MHz ( period = 31.952 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.709 ns                ;
; N/A   ; 31.45 MHz ( period = 31.799 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.111 ns                ;
; N/A   ; 31.67 MHz ( period = 31.577 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.941 ns                ;
; N/A   ; 31.83 MHz ( period = 31.419 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 1.875 ns                ;
; N/A   ; 32.21 MHz ( period = 31.044 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.305 ns                ;
; N/A   ; 32.78 MHz ( period = 30.504 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 1.868 ns                ;
; N/A   ; 32.97 MHz ( period = 30.334 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 1.757 ns                ;
; N/A   ; 33.03 MHz ( period = 30.277 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.529 ns                ;
; N/A   ; 33.23 MHz ( period = 30.089 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.064 ns                ;
; N/A   ; 34.24 MHz ( period = 29.209 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.183 ns                ;
; N/A   ; 34.39 MHz ( period = 29.074 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.349 ns                ;
; N/A   ; 34.99 MHz ( period = 28.576 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.254 ns                ;
; N/A   ; 35.30 MHz ( period = 28.330 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.009 ns                ;
; N/A   ; 35.59 MHz ( period = 28.095 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.218 ns                ;
; N/A   ; 35.78 MHz ( period = 27.950 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.773 ns                ;
; N/A   ; 36.08 MHz ( period = 27.720 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.450 ns                ;
; N/A   ; 36.78 MHz ( period = 27.187 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.814 ns                ;
; N/A   ; 36.99 MHz ( period = 27.035 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.766 ns                ;
; N/A   ; 37.22 MHz ( period = 26.865 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.655 ns                ;
; N/A   ; 37.85 MHz ( period = 26.420 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 4.038 ns                ;
; N/A   ; 38.12 MHz ( period = 26.232 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.573 ns                ;
; N/A   ; 38.85 MHz ( period = 25.740 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.081 ns                ;
; N/A   ; 39.05 MHz ( period = 25.605 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.247 ns                ;
; N/A   ; 39.29 MHz ( period = 25.455 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.408 ns                ;
; N/A   ; 39.41 MHz ( period = 25.373 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.184 ns                ;
; N/A   ; 39.70 MHz ( period = 25.190 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.090 ns                ;
; N/A   ; 40.62 MHz ( period = 24.616 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 1.957 ns                ;
; N/A   ; 40.68 MHz ( period = 24.581 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 1.922 ns                ;
; N/A   ; 41.64 MHz ( period = 24.016 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.755 ns                ;
; N/A   ; 42.34 MHz ( period = 23.617 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.047 ns                ;
; N/A   ; 42.47 MHz ( period = 23.548 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.303 ns                ;
; N/A   ; 42.56 MHz ( period = 23.497 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.968 ns                ;
; N/A   ; 42.85 MHz ( period = 23.335 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.765 ns                ;
; N/A   ; 45.98 MHz ( period = 21.747 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.318 ns                ;
; N/A   ; 46.08 MHz ( period = 21.700 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.808 ns                ;
; N/A   ; 46.21 MHz ( period = 21.638 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.067 ns                ;
; N/A   ; 46.61 MHz ( period = 21.455 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.973 ns                ;
; N/A   ; 47.13 MHz ( period = 21.219 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.772 ns                ;
; N/A   ; 47.83 MHz ( period = 20.908 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.867 ns                ;
; N/A   ; 47.97 MHz ( period = 20.846 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.805 ns                ;
; N/A   ; 47.98 MHz ( period = 20.844 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.004 ns                ;
; N/A   ; 49.23 MHz ( period = 20.311 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.368 ns                ;
; N/A   ; 49.31 MHz ( period = 20.281 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.638 ns                ;
; N/A   ; 50.23 MHz ( period = 19.909 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.957 ns                ;
; N/A   ; 50.40 MHz ( period = 19.840 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.213 ns                ;
; N/A   ; 50.60 MHz ( period = 19.762 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.851 ns                ;
; N/A   ; 51.02 MHz ( period = 19.600 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.648 ns                ;
; N/A   ; 51.17 MHz ( period = 19.544 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.592 ns                ;
; N/A   ; 51.66 MHz ( period = 19.356 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.127 ns                ;
; N/A   ; 51.72 MHz ( period = 19.334 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.271 ns                ;
; N/A   ; 52.76 MHz ( period = 18.954 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.035 ns                ;
; N/A   ; 55.44 MHz ( period = 18.039 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.028 ns                ;
; N/A   ; 55.96 MHz ( period = 17.869 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 1.917 ns                ;
; N/A   ; 59.72 MHz ( period = 16.744 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.343 ns                ;
; N/A   ; 60.21 MHz ( period = 16.609 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.509 ns                ;
; N/A   ; 63.22 MHz ( period = 15.818 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.510 ns                ;
; N/A   ; 65.20 MHz ( period = 15.337 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.474 ns                ;
; N/A   ; 66.84 MHz ( period = 14.962 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.706 ns                ;
; N/A   ; 68.06 MHz ( period = 14.693 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.245 ns                ;
; N/A   ; 68.92 MHz ( period = 14.510 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.151 ns                ;
; N/A   ; 69.30 MHz ( period = 14.429 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.070 ns                ;
; N/A   ; 71.94 MHz ( period = 13.901 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.983 ns                ;
; N/A   ; 73.20 MHz ( period = 13.662 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 4.294 ns                ;
; N/A   ; 74.22 MHz ( period = 13.474 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.829 ns                ;
; N/A   ; 74.99 MHz ( period = 13.336 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.816 ns                ;
; N/A   ; 78.02 MHz ( period = 12.817 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 4.029 ns                ;
; N/A   ; 79.02 MHz ( period = 12.655 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.826 ns                ;
; N/A   ; 89.16 MHz ( period = 11.216 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.002 ns                ;
; N/A   ; 92.28 MHz ( period = 10.836 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.766 ns                ;
; N/A   ; 100.80 MHz ( period = 9.921 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.759 ns                ;
; N/A   ; 102.55 MHz ( period = 9.751 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.648 ns                ;
; N/A   ; 115.93 MHz ( period = 8.626 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.074 ns                ;
; N/A   ; 117.77 MHz ( period = 8.491 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.240 ns                ;
; N/A   ; 164.55 MHz ( period = 6.077 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.965 ns                ;
; N/A   ; 169.66 MHz ( period = 5.894 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.871 ns                ;
; N/A   ; 189.21 MHz ( period = 5.285 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.703 ns                ;
; N/A   ; 199.04 MHz ( period = 5.024 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.038 ns                ;
; N/A   ; 211.86 MHz ( period = 4.720 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 4.536 ns                ;
; N/A   ; 238.04 MHz ( period = 4.201 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 4.749 ns                ;
; N/A   ; 238.95 MHz ( period = 4.185 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.587 ns                ;
; N/A   ; 247.59 MHz ( period = 4.039 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 4.546 ns                ;
; N/A   ; 313.77 MHz ( period = 3.187 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.003 ns                ;
; N/A   ; 313.87 MHz ( period = 3.186 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.677 ns                ;
; N/A   ; 320.82 MHz ( period = 3.117 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.933 ns                ;
; N/A   ; 343.64 MHz ( period = 2.910 ns )               ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.726 ns                ;
; N/A   ; 347.10 MHz ( period = 2.881 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.697 ns                ;
; N/A   ; 366.70 MHz ( period = 2.727 ns )               ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.632 ns                ;
; N/A   ; 369.55 MHz ( period = 2.706 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.967 ns                ;
; N/A   ; 399.84 MHz ( period = 2.501 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.461 ns                ;
; N/A   ; 429.00 MHz ( period = 2.331 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.199 ns                ;
; N/A   ; 472.14 MHz ( period = 2.118 ns )               ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.464 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.563 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.454 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.297 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.343 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.510 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.787 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.307 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 3.322 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.769 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                        ; None                      ; 2.935 ns                ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+--------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'cpu_addr[12]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+--------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                          ; To                                                                                                            ; From Clock   ; To Clock     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+--------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 25.93 MHz ( period = 38.564 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.090 ns                ;
; N/A   ; 25.93 MHz ( period = 38.561 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.184 ns                ;
; N/A   ; 26.42 MHz ( period = 37.844 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.710 ns                ;
; N/A   ; 26.42 MHz ( period = 37.844 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.922 ns                ;
; N/A   ; 26.78 MHz ( period = 37.348 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.474 ns                ;
; N/A   ; 27.08 MHz ( period = 36.921 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.356 ns                ;
; N/A   ; 27.28 MHz ( period = 36.658 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.755 ns                ;
; N/A   ; 27.38 MHz ( period = 36.519 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.765 ns                ;
; N/A   ; 27.43 MHz ( period = 36.454 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.467 ns                ;
; N/A   ; 27.49 MHz ( period = 36.378 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.968 ns                ;
; N/A   ; 27.87 MHz ( period = 35.875 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.782 ns                ;
; N/A   ; 28.28 MHz ( period = 35.366 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.750 ns                ;
; N/A   ; 28.28 MHz ( period = 35.358 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 28.47 MHz ( period = 35.130 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.720 ns                ;
; N/A   ; 28.47 MHz ( period = 35.124 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.714 ns                ;
; N/A   ; 28.81 MHz ( period = 34.709 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.310 ns                ;
; N/A   ; 28.84 MHz ( period = 34.673 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.269 ns                ;
; N/A   ; 29.06 MHz ( period = 34.415 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.946 ns                ;
; N/A   ; 29.63 MHz ( period = 33.752 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.534 ns                ;
; N/A   ; 29.72 MHz ( period = 33.643 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.069 ns                ;
; N/A   ; 29.77 MHz ( period = 33.595 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.359 ns                ;
; N/A   ; 30.32 MHz ( period = 32.984 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.615 ns                ;
; N/A   ; 30.83 MHz ( period = 32.433 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.745 ns                ;
; N/A   ; 31.06 MHz ( period = 32.191 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.709 ns                ;
; N/A   ; 31.45 MHz ( period = 31.799 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.111 ns                ;
; N/A   ; 31.47 MHz ( period = 31.776 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.305 ns                ;
; N/A   ; 31.76 MHz ( period = 31.482 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.941 ns                ;
; N/A   ; 31.95 MHz ( period = 31.303 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 1.875 ns                ;
; N/A   ; 32.39 MHz ( period = 30.876 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 1.757 ns                ;
; N/A   ; 32.45 MHz ( period = 30.819 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.529 ns                ;
; N/A   ; 32.56 MHz ( period = 30.710 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.064 ns                ;
; N/A   ; 32.89 MHz ( period = 30.409 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 1.868 ns                ;
; N/A   ; 33.52 MHz ( period = 29.830 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.183 ns                ;
; N/A   ; 34.11 MHz ( period = 29.313 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.349 ns                ;
; N/A   ; 34.99 MHz ( period = 28.576 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.254 ns                ;
; N/A   ; 35.29 MHz ( period = 28.334 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.218 ns                ;
; N/A   ; 35.30 MHz ( period = 28.330 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.009 ns                ;
; N/A   ; 35.82 MHz ( period = 27.919 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.814 ns                ;
; N/A   ; 35.93 MHz ( period = 27.834 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.773 ns                ;
; N/A   ; 36.20 MHz ( period = 27.625 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.450 ns                ;
; N/A   ; 36.49 MHz ( period = 27.407 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.655 ns                ;
; N/A   ; 37.09 MHz ( period = 26.962 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 4.038 ns                ;
; N/A   ; 37.12 MHz ( period = 26.940 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.766 ns                ;
; N/A   ; 37.24 MHz ( period = 26.853 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.573 ns                ;
; N/A   ; 37.93 MHz ( period = 26.361 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.081 ns                ;
; N/A   ; 38.58 MHz ( period = 25.922 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.090 ns                ;
; N/A   ; 38.58 MHz ( period = 25.919 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.184 ns                ;
; N/A   ; 38.69 MHz ( period = 25.844 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.247 ns                ;
; N/A   ; 38.92 MHz ( period = 25.694 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.408 ns                ;
; N/A   ; 39.62 MHz ( period = 25.237 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 1.957 ns                ;
; N/A   ; 39.68 MHz ( period = 25.202 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 1.922 ns                ;
; N/A   ; 41.39 MHz ( period = 24.159 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.047 ns                ;
; N/A   ; 41.64 MHz ( period = 24.016 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.755 ns                ;
; N/A   ; 41.88 MHz ( period = 23.877 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.765 ns                ;
; N/A   ; 42.13 MHz ( period = 23.736 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.968 ns                ;
; N/A   ; 42.47 MHz ( period = 23.548 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.303 ns                ;
; N/A   ; 45.07 MHz ( period = 22.187 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.973 ns                ;
; N/A   ; 45.08 MHz ( period = 22.184 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.067 ns                ;
; N/A   ; 45.48 MHz ( period = 21.986 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.318 ns                ;
; N/A   ; 46.08 MHz ( period = 21.700 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.808 ns                ;
; N/A   ; 46.45 MHz ( period = 21.529 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.867 ns                ;
; N/A   ; 46.58 MHz ( period = 21.467 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.805 ns                ;
; N/A   ; 46.60 MHz ( period = 21.458 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.772 ns                ;
; N/A   ; 47.52 MHz ( period = 21.043 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.368 ns                ;
; N/A   ; 48.20 MHz ( period = 20.749 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.004 ns                ;
; N/A   ; 48.90 MHz ( period = 20.451 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.957 ns                ;
; N/A   ; 49.31 MHz ( period = 20.281 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.638 ns                ;
; N/A   ; 49.65 MHz ( period = 20.142 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.648 ns                ;
; N/A   ; 49.79 MHz ( period = 20.086 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.592 ns                ;
; N/A   ; 50.00 MHz ( period = 20.001 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.851 ns                ;
; N/A   ; 50.06 MHz ( period = 19.977 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.127 ns                ;
; N/A   ; 50.40 MHz ( period = 19.840 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.213 ns                ;
; N/A   ; 51.72 MHz ( period = 19.334 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.271 ns                ;
; N/A   ; 53.08 MHz ( period = 18.838 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.035 ns                ;
; N/A   ; 54.32 MHz ( period = 18.411 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 1.917 ns                ;
; N/A   ; 55.73 MHz ( period = 17.944 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.028 ns                ;
; N/A   ; 57.59 MHz ( period = 17.365 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.343 ns                ;
; N/A   ; 59.35 MHz ( period = 16.848 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.509 ns                ;
; N/A   ; 63.22 MHz ( period = 15.818 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.510 ns                ;
; N/A   ; 64.20 MHz ( period = 15.576 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.474 ns                ;
; N/A   ; 65.61 MHz ( period = 15.242 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.151 ns                ;
; N/A   ; 65.62 MHz ( period = 15.239 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.245 ns                ;
; N/A   ; 65.96 MHz ( period = 15.161 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.070 ns                ;
; N/A   ; 67.26 MHz ( period = 14.867 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.706 ns                ;
; N/A   ; 68.86 MHz ( period = 14.522 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.983 ns                ;
; N/A   ; 70.40 MHz ( period = 14.204 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 4.294 ns                ;
; N/A   ; 70.95 MHz ( period = 14.095 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.829 ns                ;
; N/A   ; 74.99 MHz ( period = 13.336 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.816 ns                ;
; N/A   ; 75.77 MHz ( period = 13.197 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.826 ns                ;
; N/A   ; 76.59 MHz ( period = 13.056 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 4.029 ns                ;
; N/A   ; 89.16 MHz ( period = 11.216 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.002 ns                ;
; N/A   ; 93.28 MHz ( period = 10.720 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.766 ns                ;
; N/A   ; 97.15 MHz ( period = 10.293 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.648 ns                ;
; N/A   ; 101.77 MHz ( period = 9.826 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.759 ns                ;
; N/A   ; 108.14 MHz ( period = 9.247 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.074 ns                ;
; N/A   ; 114.55 MHz ( period = 8.730 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.240 ns                ;
; N/A   ; 150.92 MHz ( period = 6.626 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.871 ns                ;
; N/A   ; 150.99 MHz ( period = 6.623 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.965 ns                ;
; N/A   ; 169.32 MHz ( period = 5.906 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.703 ns                ;
; N/A   ; 190.01 MHz ( period = 5.263 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.038 ns                ;
; N/A   ; 208.07 MHz ( period = 4.806 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.587 ns                ;
; N/A   ; 211.86 MHz ( period = 4.720 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 4.536 ns                ;
; N/A   ; 218.29 MHz ( period = 4.581 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 4.546 ns                ;
; N/A   ; 225.23 MHz ( period = 4.440 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 4.749 ns                ;
; N/A   ; 268.24 MHz ( period = 3.728 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.677 ns                ;
; N/A   ; 313.77 MHz ( period = 3.187 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.003 ns                ;
; N/A   ; 320.82 MHz ( period = 3.117 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.933 ns                ;
; N/A   ; 339.56 MHz ( period = 2.945 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.967 ns                ;
; N/A   ; 343.29 MHz ( period = 2.913 ns )               ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.632 ns                ;
; N/A   ; 343.64 MHz ( period = 2.910 ns )               ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.726 ns                ;
; N/A   ; 347.10 MHz ( period = 2.881 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.697 ns                ;
; N/A   ; 395.26 MHz ( period = 2.530 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.563 ns                ;
; N/A   ; 419.29 MHz ( period = 2.385 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.461 ns                ;
; N/A   ; 447.23 MHz ( period = 2.236 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.199 ns                ;
; N/A   ; 456.00 MHz ( period = 2.193 ns )               ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.464 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.343 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.787 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.454 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.322 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.297 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.769 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.307 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 3.510 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                        ; None                      ; 2.935 ns                ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+--------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'cpu_addr[13]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+--------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                          ; To                                                                                                            ; From Clock   ; To Clock     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+--------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 25.79 MHz ( period = 38.776 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.090 ns                ;
; N/A   ; 25.90 MHz ( period = 38.611 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.184 ns                ;
; N/A   ; 26.40 MHz ( period = 37.872 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.922 ns                ;
; N/A   ; 26.42 MHz ( period = 37.844 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.710 ns                ;
; N/A   ; 26.78 MHz ( period = 37.348 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.474 ns                ;
; N/A   ; 27.06 MHz ( period = 36.949 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.356 ns                ;
; N/A   ; 27.27 MHz ( period = 36.666 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.467 ns                ;
; N/A   ; 27.28 MHz ( period = 36.658 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.755 ns                ;
; N/A   ; 27.36 MHz ( period = 36.547 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.765 ns                ;
; N/A   ; 27.38 MHz ( period = 36.522 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.968 ns                ;
; N/A   ; 27.85 MHz ( period = 35.903 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.782 ns                ;
; N/A   ; 28.17 MHz ( period = 35.502 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 28.28 MHz ( period = 35.366 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.750 ns                ;
; N/A   ; 28.35 MHz ( period = 35.274 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.720 ns                ;
; N/A   ; 28.35 MHz ( period = 35.268 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.714 ns                ;
; N/A   ; 28.64 MHz ( period = 34.921 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.310 ns                ;
; N/A   ; 28.82 MHz ( period = 34.701 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.269 ns                ;
; N/A   ; 28.88 MHz ( period = 34.627 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.946 ns                ;
; N/A   ; 29.60 MHz ( period = 33.780 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.534 ns                ;
; N/A   ; 29.70 MHz ( period = 33.671 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.069 ns                ;
; N/A   ; 29.74 MHz ( period = 33.623 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.359 ns                ;
; N/A   ; 30.32 MHz ( period = 32.984 ns )               ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.615 ns                ;
; N/A   ; 30.83 MHz ( period = 32.433 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.745 ns                ;
; N/A   ; 30.93 MHz ( period = 32.335 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.709 ns                ;
; N/A   ; 31.26 MHz ( period = 31.988 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.305 ns                ;
; N/A   ; 31.45 MHz ( period = 31.799 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.111 ns                ;
; N/A   ; 31.55 MHz ( period = 31.694 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.941 ns                ;
; N/A   ; 31.95 MHz ( period = 31.303 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 1.875 ns                ;
; N/A   ; 32.36 MHz ( period = 30.904 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 1.757 ns                ;
; N/A   ; 32.42 MHz ( period = 30.847 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.529 ns                ;
; N/A   ; 32.53 MHz ( period = 30.738 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.064 ns                ;
; N/A   ; 32.66 MHz ( period = 30.621 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 1.868 ns                ;
; N/A   ; 33.49 MHz ( period = 29.858 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.183 ns                ;
; N/A   ; 33.95 MHz ( period = 29.457 ns )               ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.349 ns                ;
; N/A   ; 34.99 MHz ( period = 28.576 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.254 ns                ;
; N/A   ; 35.11 MHz ( period = 28.478 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.218 ns                ;
; N/A   ; 35.30 MHz ( period = 28.330 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.009 ns                ;
; N/A   ; 35.55 MHz ( period = 28.131 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.814 ns                ;
; N/A   ; 35.92 MHz ( period = 27.837 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.450 ns                ;
; N/A   ; 35.93 MHz ( period = 27.834 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.773 ns                ;
; N/A   ; 36.45 MHz ( period = 27.435 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.655 ns                ;
; N/A   ; 36.83 MHz ( period = 27.152 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.766 ns                ;
; N/A   ; 37.05 MHz ( period = 26.990 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 4.038 ns                ;
; N/A   ; 37.20 MHz ( period = 26.881 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.573 ns                ;
; N/A   ; 37.89 MHz ( period = 26.389 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.081 ns                ;
; N/A   ; 38.26 MHz ( period = 26.134 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.090 ns                ;
; N/A   ; 38.48 MHz ( period = 25.988 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.247 ns                ;
; N/A   ; 38.51 MHz ( period = 25.969 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.184 ns                ;
; N/A   ; 38.70 MHz ( period = 25.838 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.408 ns                ;
; N/A   ; 39.58 MHz ( period = 25.265 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 1.957 ns                ;
; N/A   ; 39.64 MHz ( period = 25.230 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 1.922 ns                ;
; N/A   ; 41.34 MHz ( period = 24.187 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.047 ns                ;
; N/A   ; 41.64 MHz ( period = 24.016 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.755 ns                ;
; N/A   ; 41.83 MHz ( period = 23.905 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.765 ns                ;
; N/A   ; 41.88 MHz ( period = 23.880 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.968 ns                ;
; N/A   ; 42.47 MHz ( period = 23.548 ns )               ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.303 ns                ;
; N/A   ; 44.64 MHz ( period = 22.399 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.973 ns                ;
; N/A   ; 44.98 MHz ( period = 22.234 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.067 ns                ;
; N/A   ; 45.19 MHz ( period = 22.130 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.318 ns                ;
; N/A   ; 46.08 MHz ( period = 21.700 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.808 ns                ;
; N/A   ; 46.29 MHz ( period = 21.602 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.772 ns                ;
; N/A   ; 46.39 MHz ( period = 21.557 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.867 ns                ;
; N/A   ; 46.52 MHz ( period = 21.495 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.805 ns                ;
; N/A   ; 47.05 MHz ( period = 21.255 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.368 ns                ;
; N/A   ; 47.71 MHz ( period = 20.961 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.004 ns                ;
; N/A   ; 48.83 MHz ( period = 20.479 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.957 ns                ;
; N/A   ; 49.31 MHz ( period = 20.281 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.638 ns                ;
; N/A   ; 49.58 MHz ( period = 20.170 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.648 ns                ;
; N/A   ; 49.64 MHz ( period = 20.145 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.851 ns                ;
; N/A   ; 49.72 MHz ( period = 20.114 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.592 ns                ;
; N/A   ; 49.99 MHz ( period = 20.005 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.127 ns                ;
; N/A   ; 50.40 MHz ( period = 19.840 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.213 ns                ;
; N/A   ; 51.72 MHz ( period = 19.334 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.271 ns                ;
; N/A   ; 53.08 MHz ( period = 18.838 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.035 ns                ;
; N/A   ; 54.23 MHz ( period = 18.439 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 1.917 ns                ;
; N/A   ; 55.08 MHz ( period = 18.156 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.028 ns                ;
; N/A   ; 57.49 MHz ( period = 17.393 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.343 ns                ;
; N/A   ; 58.85 MHz ( period = 16.992 ns )               ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.509 ns                ;
; N/A   ; 63.22 MHz ( period = 15.818 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.510 ns                ;
; N/A   ; 63.61 MHz ( period = 15.720 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.474 ns                ;
; N/A   ; 64.71 MHz ( period = 15.454 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.151 ns                ;
; N/A   ; 65.05 MHz ( period = 15.373 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.070 ns                ;
; N/A   ; 65.41 MHz ( period = 15.289 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.245 ns                ;
; N/A   ; 66.32 MHz ( period = 15.079 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.706 ns                ;
; N/A   ; 68.73 MHz ( period = 14.550 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.983 ns                ;
; N/A   ; 70.26 MHz ( period = 14.232 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 4.294 ns                ;
; N/A   ; 70.81 MHz ( period = 14.123 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.829 ns                ;
; N/A   ; 74.99 MHz ( period = 13.336 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.816 ns                ;
; N/A   ; 75.61 MHz ( period = 13.225 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.826 ns                ;
; N/A   ; 75.76 MHz ( period = 13.200 ns )               ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 4.029 ns                ;
; N/A   ; 89.16 MHz ( period = 11.216 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.002 ns                ;
; N/A   ; 93.28 MHz ( period = 10.720 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.766 ns                ;
; N/A   ; 96.89 MHz ( period = 10.321 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.648 ns                ;
; N/A   ; 99.62 MHz ( period = 10.038 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.759 ns                ;
; N/A   ; 107.82 MHz ( period = 9.275 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.074 ns                ;
; N/A   ; 112.69 MHz ( period = 8.874 ns )               ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.240 ns                ;
; N/A   ; 146.24 MHz ( period = 6.838 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.871 ns                ;
; N/A   ; 149.86 MHz ( period = 6.673 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.965 ns                ;
; N/A   ; 168.52 MHz ( period = 5.934 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.703 ns                ;
; N/A   ; 184.95 MHz ( period = 5.407 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.038 ns                ;
; N/A   ; 206.87 MHz ( period = 4.834 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.587 ns                ;
; N/A   ; 211.86 MHz ( period = 4.720 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 4.536 ns                ;
; N/A   ; 216.97 MHz ( period = 4.609 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 4.546 ns                ;
; N/A   ; 218.15 MHz ( period = 4.584 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 4.749 ns                ;
; N/A   ; 266.24 MHz ( period = 3.756 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.677 ns                ;
; N/A   ; 313.77 MHz ( period = 3.187 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.003 ns                ;
; N/A   ; 320.82 MHz ( period = 3.117 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.933 ns                ;
; N/A   ; 323.73 MHz ( period = 3.089 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.967 ns                ;
; N/A   ; 325.20 MHz ( period = 3.075 ns )               ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.632 ns                ;
; N/A   ; 343.64 MHz ( period = 2.910 ns )               ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.726 ns                ;
; N/A   ; 347.10 MHz ( period = 2.881 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.697 ns                ;
; N/A   ; 364.70 MHz ( period = 2.742 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.563 ns                ;
; N/A   ; 408.50 MHz ( period = 2.448 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.199 ns                ;
; N/A   ; 419.29 MHz ( period = 2.385 ns )               ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.461 ns                ;
; N/A   ; 460.62 MHz ( period = 2.171 ns )               ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.464 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.343 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.454 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.787 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.322 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.297 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.769 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.307 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 3.510 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                        ; None                      ; 2.935 ns                ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+--------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                          ; To                                                                                                            ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[5]                     ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 3.077 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[4]                     ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 3.144 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[3]                     ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 3.151 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[2]                     ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 3.182 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[7]                     ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 3.229 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[6]                     ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 3.281 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[2]                     ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 3.602 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[3]                     ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 3.633 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[7]                     ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 3.661 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[6]                     ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 3.852 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[4]                     ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 4.019 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[5]                     ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 4.065 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 3.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 3.510 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[5]                     ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 2.827 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[4]                     ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 2.894 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[3]                     ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 2.901 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[2]                     ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 2.932 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[7]                     ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 2.964 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[7]                     ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 2.979 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[6]                     ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.031 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[2]                     ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 3.117 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[3]                     ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 3.148 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[6]                     ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 3.155 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 4.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[4]                     ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 3.322 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[5]                     ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 3.368 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 2.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 3.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 2.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 2.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 2.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 2.709 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 3.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 3.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[5]                     ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.596 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[4]                     ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.663 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[3]                     ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.670 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[2]                     ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.701 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[7]                     ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.748 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[6]                     ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 4.749 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[5]                     ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[4]                     ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.126 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[3]                     ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[2]                     ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.164 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[7]                     ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.211 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[6]                     ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.263 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 2.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 1.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 3.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.028 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.454 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 3.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 2.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.199 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 2.941 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.706 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[5]                     ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.911 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[4]                     ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.978 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[3]                     ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[2]                     ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 3.016 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[7]                     ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 3.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[6]                     ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 3.115 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[5]                     ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.182 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[4]                     ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.249 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[3]                     ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.256 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[2]                     ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.287 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[7]                     ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.334 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[6]                     ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.386 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[7]                     ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 2.513 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[2]                     ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[3]                     ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[7]                     ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[2]                     ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 2.666 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[3]                     ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 2.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[6]                     ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 2.704 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[6]                     ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.806 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 3.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[4]                     ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 2.871 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[5]                     ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 2.917 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.322 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[4]                     ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 1.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[5]                     ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 3.019 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 1.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.064 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 2.269 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 3.081 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.829 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.573 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.983 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[5]                     ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; clk        ; clk      ; None                       ; None                       ; 2.325 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[4]                     ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; clk        ; clk      ; None                       ; None                       ; 2.392 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[3]                     ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; clk        ; clk      ; None                       ; None                       ; 2.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[2]                     ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; clk        ; clk      ; None                       ; None                       ; 2.430 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[7]                     ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; clk        ; clk      ; None                       ; None                       ; 2.477 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[6]                     ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; clk        ; clk      ; None                       ; None                       ; 2.529 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 2.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 2.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; clk        ; clk      ; None                       ; None                       ; 1.514 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; clk        ; clk      ; None                       ; None                       ; 2.657 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 3.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; clk        ; clk      ; None                       ; None                       ; 2.784 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; clk        ; clk      ; None                       ; None                       ; 2.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[2]                     ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 3.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[3]                     ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 3.430 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; clk        ; clk      ; None                       ; None                       ; 2.659 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[7]                     ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 3.458 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; clk        ; clk      ; None                       ; None                       ; 2.253 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; clk        ; clk      ; None                       ; None                       ; 3.166 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; clk        ; clk      ; None                       ; None                       ; 3.083 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; clk        ; clk      ; None                       ; None                       ; 3.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[7]                     ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 3.603 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[5]                     ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.647 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; clk        ; clk      ; None                       ; None                       ; 3.297 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[6]                     ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 3.649 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[4]                     ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[3]                     ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.721 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[2]                     ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.752 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[2]                     ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 3.756 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[7]                     ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[3]                     ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 3.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[6]                     ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 3.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; clk        ; clk      ; None                       ; None                       ; 3.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[4]                     ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 3.816 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[6]                     ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; clk        ; clk      ; None                       ; None                       ; 3.306 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[5]                     ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 3.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; clk        ; clk      ; None                       ; None                       ; 3.110 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[4]                     ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 3.961 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[5]                     ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 4.007 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 3.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[5]                     ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[4]                     ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.552 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[3]                     ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.559 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[2]                     ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.590 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[7]                     ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.637 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[6]                     ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.689 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 3.359 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.534 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 3.307 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.529 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 1.757 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 1.917 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 3.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; clk        ; clk      ; None                       ; None                       ; 3.061 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; clk        ; clk      ; None                       ; None                       ; 3.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; clk        ; clk      ; None                       ; None                       ; 3.871 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; clk        ; clk      ; None                       ; None                       ; 3.179 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; clk        ; clk      ; None                       ; None                       ; 2.817 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; clk        ; clk      ; None                       ; None                       ; 3.282 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; clk        ; clk      ; None                       ; None                       ; 3.424 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; clk        ; clk      ; None                       ; None                       ; 3.081 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; clk        ; clk      ; None                       ; None                       ; 3.905 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 4.294 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 4.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 3.592 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 3.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 3.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.655 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 3.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 3.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 4.546 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[5]                     ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 2.423 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[4]                     ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 2.490 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[3]                     ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 2.497 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[2]                     ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 2.528 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[7]                     ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 2.575 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[6]                     ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 2.627 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[1]                     ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; clk        ; clk      ; None                       ; None                       ; 10.814 ns                ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[0]                     ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; clk        ; clk      ; None                       ; None                       ; 10.911 ns                ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[2]                     ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.724 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[3]                     ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.755 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu)                                                           ;                                                                                                               ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'ctrl[3]'                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                                  ; To                                                                                                            ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                              ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.210 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                              ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                              ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.761 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                              ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.203 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                              ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.447 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                              ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.379 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                              ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                              ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.515 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                              ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.728 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                              ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.636 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                              ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.691 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                              ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.510 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 4.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                              ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 1.729 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                              ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                              ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.709 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                              ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.960 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                              ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                              ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 4.749 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.454 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 1.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.028 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.199 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.941 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.706 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                              ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.044 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                              ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.554 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                              ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.595 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                              ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.083 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                              ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.991 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                              ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                              ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.113 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                              ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.064 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                              ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.157 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                              ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.401 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                              ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                              ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.322 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.064 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 1.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 1.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.269 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.829 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.983 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.081 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                              ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.573 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                              ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.892 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                              ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.951 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 1.514 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                              ; latch_1:inst59|lpm_latch:lpm_latch_component|latches[0]                                                       ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                              ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                              ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.203 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                              ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.244 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                              ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.154 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                              ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.176 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.166 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.253 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                              ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 1.618 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.297 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                              ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                              ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.548 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.306 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                              ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.456 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.657 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                              ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.555 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.784 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.083 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.659 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|dirty_bit:inst1|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] ; latch_1:inst59|lpm_latch:lpm_latch_component|latches[0]                                                       ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 1.909 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|dirty_bit:inst1|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] ; latch_1:inst59|lpm_latch:lpm_latch_component|latches[0]                                                       ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.199 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                              ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.128 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                              ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.169 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|dirty_bit:inst|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]  ; latch_1:inst59|lpm_latch:lpm_latch_component|latches[0]                                                       ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.519 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|dirty_bit:inst1|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] ; latch_1:inst59|lpm_latch:lpm_latch_component|latches[0]                                                       ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 1.943 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.110 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|dirty_bit:inst|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]  ; latch_1:inst59|lpm_latch:lpm_latch_component|latches[0]                                                       ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.727 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|dirty_bit:inst|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]  ; latch_1:inst59|lpm_latch:lpm_latch_component|latches[0]                                                       ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.717 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|dirty_bit:inst1|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0] ; latch_1:inst59|lpm_latch:lpm_latch_component|latches[0]                                                       ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.807 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|dirty_bit:inst|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]  ; latch_1:inst59|lpm_latch:lpm_latch_component|latches[0]                                                       ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.359 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.307 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.534 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.424 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.817 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.061 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.179 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.081 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.282 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.905 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.529 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 1.757 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 1.917 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.871 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 4.294 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.592 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 4.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 4.546 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.655 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                              ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.324 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                              ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.232 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                              ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.331 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                              ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.325 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                              ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.569 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                              ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                               ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 10.878 ns                ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.563 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.310 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.305 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.632 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                              ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 1.736 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.151 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                              ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.246 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                              ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.287 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.368 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]         ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.871 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 1.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.773 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]         ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                              ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                              ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.410 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                              ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.586 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                              ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.990 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                              ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.234 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                              ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 3.166 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                              ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 1.972 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                              ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.419 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                              ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.663 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                              ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.595 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]         ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                              ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.482 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                              ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.523 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                              ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                              ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.672 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                              ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.771 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]         ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]    ; ctrl[3]  ; None                       ; None                       ; 2.755 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu)                                                                   ;                                                                                                               ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'cpu_addr[2]'                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                          ; To                                                                                                            ; From Clock  ; To Clock    ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 2.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 2.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 2.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 2.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 3.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 3.510 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 2.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 3.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 4.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 2.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 2.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 2.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 2.709 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 2.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 3.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 3.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 3.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 4.749 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 3.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 2.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 2.028 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 1.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 3.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 3.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 2.454 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 2.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 2.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 2.941 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 3.199 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 2.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 3.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 2.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 3.706 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 3.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 2.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 2.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 3.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 2.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 1.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 1.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 3.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 3.064 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 3.322 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 2.269 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 3.081 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 2.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 3.573 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 3.829 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 3.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 2.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 2.983 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 2.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 2.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 2.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 2.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 3.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 2.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 3.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 3.359 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 3.534 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 1.917 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 3.307 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 3.529 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 3.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 1.757 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 2.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 3.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 2.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 4.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 4.294 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 3.592 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 3.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 2.655 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 3.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 3.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 3.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 2.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 4.546 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 2.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 2.310 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 2.305 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 2.563 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 2.632 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 2.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 3.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 2.368 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 3.151 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 2.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 3.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 2.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 1.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 2.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 3.871 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 2.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 2.773 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 2.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 2.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 2.755 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[2] ; cpu_addr[2] ; None                       ; None                       ; 2.615 ns                 ;
+------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'cpu_addr[5]'                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                          ; To                                                                                                            ; From Clock  ; To Clock    ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 2.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 2.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 2.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 2.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 3.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 3.510 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 4.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 2.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 3.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 2.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 2.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 2.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 2.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 2.709 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 3.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 3.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 4.749 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 3.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 3.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 2.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 1.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 2.028 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 3.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 3.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 2.454 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 2.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 2.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 3.199 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 2.941 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 2.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 3.706 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 2.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 3.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 3.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 2.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 2.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 2.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 3.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 3.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 3.322 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 1.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 1.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 3.064 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 2.269 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 3.081 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 2.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 3.829 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 3.573 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 2.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 3.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 2.983 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 2.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 2.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 2.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 2.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 3.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 2.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 3.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 3.359 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 3.534 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 3.307 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 3.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 3.529 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 1.757 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 1.917 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 2.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 3.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 2.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 4.294 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 4.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 3.592 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 3.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 3.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 2.655 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 3.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 3.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 2.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 4.546 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 2.310 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 2.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 2.563 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 2.305 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 2.632 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 3.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 3.151 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 2.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 2.368 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 2.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 3.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 1.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 2.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 2.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 3.871 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 2.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 2.773 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 2.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[5] ; cpu_addr[5] ; None                       ; None                       ; 2.303 ns                 ;
+------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'cpu_addr[7]'                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                          ; To                                                                                                            ; From Clock  ; To Clock    ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 2.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 2.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 2.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 2.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 3.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 3.510 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 4.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 2.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 3.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 2.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 2.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 2.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 2.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 2.709 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 3.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 3.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 4.749 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 3.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 3.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 2.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 1.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 2.028 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 3.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 3.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 2.454 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 2.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 2.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 3.199 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 2.941 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 2.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 3.706 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 2.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 3.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 3.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 2.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 2.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 2.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 3.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 3.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 3.322 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 1.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 1.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 3.064 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 2.269 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 3.081 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 2.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 3.829 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 3.573 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 2.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 3.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 2.983 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 2.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 2.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 2.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 2.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 3.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 2.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 3.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 3.359 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 3.534 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 3.307 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 3.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 3.529 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 1.757 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 1.917 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 2.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 3.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 2.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 4.294 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 4.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 3.592 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 3.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 3.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 2.655 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 3.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 3.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 2.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 4.546 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 2.310 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 2.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 2.563 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 2.305 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 2.632 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 3.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 3.151 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 2.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 2.368 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 2.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 3.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 1.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 2.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 2.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 3.871 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 2.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 2.773 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 2.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[7] ; cpu_addr[7] ; None                       ; None                       ; 2.303 ns                 ;
+------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'cpu_addr[9]'                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                          ; To                                                                                                            ; From Clock  ; To Clock    ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 2.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 2.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 2.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 2.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 3.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 3.510 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 4.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 2.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 3.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 2.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 2.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 2.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 2.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 2.709 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 3.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 3.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 4.749 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 3.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 3.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 2.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 1.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 2.028 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 3.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 3.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 2.454 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 2.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 2.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 3.199 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 2.941 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 2.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 3.706 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 2.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 3.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 3.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 2.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 2.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 2.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 3.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 3.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 3.322 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 1.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 1.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 3.064 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 2.269 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 3.081 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 2.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 3.829 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 3.573 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 2.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 3.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 2.983 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 2.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 2.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 2.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 2.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 3.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 2.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 3.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 3.359 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 3.534 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 3.307 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 3.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 3.529 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 1.757 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 1.917 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 2.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 3.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 2.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 4.294 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 4.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 3.592 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 3.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 3.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 2.655 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 3.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 3.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 2.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 4.546 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 2.310 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 2.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 2.563 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 2.305 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 2.632 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 3.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 3.151 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 2.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 2.368 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 2.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 3.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 1.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 2.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 2.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 3.871 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 2.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 2.773 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 2.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[9] ; cpu_addr[9] ; None                       ; None                       ; 2.303 ns                 ;
+------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'cpu_addr[4]'                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                          ; To                                                                                                            ; From Clock  ; To Clock    ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 2.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 2.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 2.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 2.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 3.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 3.510 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 4.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 2.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 3.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 2.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 2.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 2.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 2.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 2.709 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 3.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 3.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 4.749 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 3.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 3.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 2.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 1.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 2.028 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 3.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 3.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 2.454 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 2.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 2.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 3.199 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 2.941 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 2.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 3.706 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 2.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 3.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 3.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 2.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 2.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 2.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 3.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 3.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 3.322 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 1.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 1.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 3.064 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 2.269 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 3.081 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 2.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 3.829 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 3.573 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 2.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 3.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 2.983 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 2.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 2.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 2.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 2.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 3.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 2.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 3.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 3.359 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 3.534 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 3.307 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 3.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 3.529 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 1.757 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 1.917 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 2.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 3.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 2.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 4.294 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 4.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 3.592 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 3.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 3.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 2.655 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 3.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 3.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 2.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 4.546 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 2.310 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 2.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 2.563 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 2.305 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 2.632 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 3.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 3.151 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 2.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 2.368 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 2.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 3.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 1.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 2.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 2.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 3.871 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 2.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 2.773 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 2.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[4] ; cpu_addr[4] ; None                       ; None                       ; 2.303 ns                 ;
+------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'cpu_addr[6]'                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                          ; To                                                                                                            ; From Clock  ; To Clock    ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 2.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 2.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 2.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 2.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 3.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 3.510 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 4.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 2.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 3.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 2.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 2.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 2.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 2.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 2.709 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 3.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 3.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 4.749 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 3.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 3.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 2.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 1.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 2.028 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 3.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 3.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 2.454 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 2.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 2.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 3.199 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 2.941 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 2.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 3.706 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 2.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 3.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 3.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 2.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 2.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 2.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 3.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 3.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 3.322 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 1.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 1.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 3.064 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 2.269 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 3.081 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 2.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 3.829 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 3.573 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 2.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 3.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 2.983 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 2.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 2.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 2.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 2.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 3.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 2.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 3.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 3.359 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 3.534 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 3.307 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 3.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 3.529 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 1.757 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 1.917 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 2.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 3.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 2.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 4.294 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 4.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 3.592 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 3.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 3.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 2.655 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 3.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 3.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 2.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 4.546 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 2.310 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 2.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 2.563 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 2.305 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 2.632 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 3.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 3.151 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 2.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 2.368 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 2.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 3.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 1.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 2.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 2.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 3.871 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 2.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 2.773 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 2.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[6] ; cpu_addr[6] ; None                       ; None                       ; 2.303 ns                 ;
+------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'cpu_addr[8]'                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                          ; To                                                                                                            ; From Clock  ; To Clock    ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 2.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 2.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 2.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 2.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 3.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 3.510 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 4.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 2.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 3.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 2.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 2.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 2.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 2.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 2.709 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 3.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 3.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 4.749 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 3.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 3.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 2.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 1.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 2.028 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 3.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 3.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 2.454 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 2.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 2.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 3.199 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 2.941 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 2.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 3.706 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 2.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 3.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 3.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 2.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 2.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 2.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 3.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 3.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 3.322 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 1.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 1.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 3.064 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 2.269 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 3.081 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 2.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 3.829 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 3.573 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 2.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 3.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 2.983 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 2.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 2.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 2.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 2.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 3.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 2.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 3.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 3.359 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 3.534 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 3.307 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 3.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 3.529 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 1.757 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 1.917 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 2.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 3.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 2.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 4.294 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 4.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 3.592 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 3.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 3.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 2.655 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 3.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 3.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 2.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 4.546 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 2.310 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 2.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 2.563 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 2.305 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 2.632 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 3.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 3.151 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 2.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 2.368 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 2.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 3.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 1.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 2.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 2.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 3.871 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 2.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 2.773 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 2.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[8] ; cpu_addr[8] ; None                       ; None                       ; 2.303 ns                 ;
+------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'ctrl[0]'                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                          ; To                                                                                                            ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.510 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 4.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.709 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 4.749 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 1.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.028 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.454 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.199 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.941 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.706 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 1.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.322 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.064 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 1.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.269 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.081 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.829 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.573 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.983 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 1.514 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.657 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.784 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.083 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.659 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.166 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.253 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.297 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.110 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.306 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.359 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.534 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.307 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.529 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 1.757 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 1.917 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.061 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.817 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.179 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.282 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.871 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.081 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.424 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.905 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 4.294 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 4.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.592 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.655 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 4.546 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.310 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.563 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.305 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.632 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.151 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.368 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 1.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 3.871 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.773 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.303 ns                 ;
+------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'cpu_addr[3]'                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                          ; To                                                                                                            ; From Clock  ; To Clock    ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 2.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 2.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 2.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 2.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 3.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 3.510 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 4.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 2.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 3.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 2.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 2.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 2.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 2.709 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 2.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 3.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 3.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 4.749 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 3.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 3.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 2.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 1.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 2.028 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 3.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 3.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 2.454 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 2.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 2.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 2.941 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 3.199 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 2.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 2.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 3.706 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 3.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 3.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 2.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 2.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 3.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 2.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 3.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 3.064 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 3.322 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 1.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 1.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 2.269 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 3.081 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 2.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 3.829 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 2.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 3.573 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 3.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 2.983 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 2.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 2.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 2.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 2.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 3.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 2.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 3.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 3.359 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 3.534 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 3.307 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 3.529 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 3.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 1.757 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 1.917 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 2.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 3.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 2.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 4.294 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 4.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 3.592 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 3.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 2.655 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 3.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 3.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 3.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 2.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 4.546 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 2.310 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 2.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 2.305 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 2.563 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 2.632 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 3.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 3.151 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 2.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 2.368 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 2.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 3.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 1.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 2.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 2.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 3.871 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 2.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 2.773 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 2.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[3] ; cpu_addr[3] ; None                       ; None                       ; 2.303 ns                 ;
+------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'cpu_addr[10]'                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+--------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                          ; To                                                                                                            ; From Clock   ; To Clock     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+--------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 2.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 2.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 2.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 2.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 3.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 3.510 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 4.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 2.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 2.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 2.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 2.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 2.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 3.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 2.709 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 3.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 3.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 4.749 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 3.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 3.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 2.454 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 1.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 2.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 3.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 2.028 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 3.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 3.199 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 2.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 2.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 2.941 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 3.706 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 2.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 2.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 3.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 3.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 2.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 2.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 2.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 3.322 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 3.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 3.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 3.064 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 2.269 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 1.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 1.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 3.829 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 2.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 2.983 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 2.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 3.081 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 3.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 3.573 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 2.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 2.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 2.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 2.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 3.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 2.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 3.359 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 3.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 3.534 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 3.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 2.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 3.307 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 3.529 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 1.757 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 3.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 1.917 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 2.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 4.294 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 3.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 3.592 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 3.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 3.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 4.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 3.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 4.546 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 2.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 2.655 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 2.563 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 2.310 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 2.305 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 2.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 2.632 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 3.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 3.151 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 2.368 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 2.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 2.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 3.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 2.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 3.871 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 1.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 2.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 2.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 2.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ; cpu_addr[10] ; None                       ; None                       ; 2.773 ns                 ;
+------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+--------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'cpu_addr[11]'                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+--------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                          ; To                                                                                                            ; From Clock   ; To Clock     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+--------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 2.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 3.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 2.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 2.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 2.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 3.510 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 4.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 2.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 2.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 2.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 2.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 3.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 2.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 2.709 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 3.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 3.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 3.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 4.749 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 3.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 2.454 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 2.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 2.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 1.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 3.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 2.028 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 3.199 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 3.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 2.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 2.941 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 3.706 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 2.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 2.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 3.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 3.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 2.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 3.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 2.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 3.322 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 2.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 3.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 3.064 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 2.269 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 1.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 2.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 1.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 3.829 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 2.983 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 3.081 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 2.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 3.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 3.573 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 2.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 2.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 2.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 2.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 3.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 2.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 3.307 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 3.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 3.359 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 3.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 3.534 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 2.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 3.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 3.529 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 2.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 1.757 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 1.917 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 4.294 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 3.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 3.592 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 3.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 4.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 3.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 4.546 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 3.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 2.655 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 2.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 2.563 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 2.310 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 2.305 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 2.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 2.632 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 3.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 3.151 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 2.368 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 2.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 2.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 2.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 3.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 3.871 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 2.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 1.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 2.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 2.773 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ; cpu_addr[11] ; None                       ; None                       ; 2.474 ns                 ;
+------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+--------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'cpu_addr[12]'                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+--------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                          ; To                                                                                                            ; From Clock   ; To Clock     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+--------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 2.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 2.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 2.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 3.510 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 2.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 3.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 4.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 2.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 3.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 2.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 2.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 2.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 2.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 3.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 3.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 2.709 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 3.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 4.749 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 2.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 3.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 3.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 2.454 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 2.028 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 3.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 1.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 2.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 2.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 3.199 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 3.706 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 2.941 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 2.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 2.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 3.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 3.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 2.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 2.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 3.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 3.322 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 2.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 3.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 1.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 1.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 3.829 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 2.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 3.064 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 2.269 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 2.983 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 3.081 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 2.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 3.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 3.573 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 2.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 2.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 2.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 2.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 3.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 2.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 3.307 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 3.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 3.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 3.359 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 3.534 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 3.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 2.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 1.917 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 4.294 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 3.529 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 1.757 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 2.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 3.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 3.592 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 3.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 4.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 3.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 3.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 2.655 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 4.546 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 2.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 2.310 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 2.563 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 2.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 2.632 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 3.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 3.151 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 2.305 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 2.368 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 2.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 2.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 3.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 2.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 3.871 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 2.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 1.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 2.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 2.773 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ; cpu_addr[12] ; None                       ; None                       ; 2.474 ns                 ;
+------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+--------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'cpu_addr[13]'                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+--------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                          ; To                                                                                                            ; From Clock   ; To Clock     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+--------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 2.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 2.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 2.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 3.510 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 2.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 4.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 3.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 2.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 3.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 2.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 2.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 2.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 2.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 3.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 2.709 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 3.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 3.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 4.749 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 2.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 3.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 3.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 2.454 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 2.028 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 3.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 1.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 2.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 2.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 3.199 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 3.706 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 2.941 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 2.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 2.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 3.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 3.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 2.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 2.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 2.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 3.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 3.322 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 3.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 3.829 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 1.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 1.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 3.064 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 2.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 2.269 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 2.983 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 3.081 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 2.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 3.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 3.573 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 2.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 2.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 2.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 2.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 3.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 2.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 3.307 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 3.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 3.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 3.359 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 3.534 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 3.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 2.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 1.917 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 4.294 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 3.529 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 1.757 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 2.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 3.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 3.592 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 3.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 4.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 3.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 3.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 2.655 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 2.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 4.546 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 2.310 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 2.563 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 2.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 2.632 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 3.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 3.151 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 2.305 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 2.368 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 2.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 2.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 3.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 2.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 3.871 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 2.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 1.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 2.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 2.773 ns                 ;
; Not operational: Clock Skew > Data Delay ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ; cpu_addr[13] ; None                       ; None                       ; 2.474 ns                 ;
+------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+--------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From         ; To                                                                                                            ; To Clock     ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+
; N/A                                     ; None                                                ; 7.758 ns   ; cpu_addr[2]  ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]      ;
; N/A                                     ; None                                                ; 7.242 ns   ; cpu_addr[3]  ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]      ;
; N/A                                     ; None                                                ; 6.478 ns   ; cpu_addr[2]  ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                      ; ctrl[3]      ;
; N/A                                     ; None                                                ; 5.094 ns   ; ctrl[0]      ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                       ; ctrl[3]      ;
; N/A                                     ; None                                                ; 5.015 ns   ; ctrl[0]      ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                       ; clk          ;
; N/A                                     ; None                                                ; 5.012 ns   ; cpu_addr[6]  ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                       ; ctrl[3]      ;
; N/A                                     ; None                                                ; 4.933 ns   ; cpu_addr[6]  ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                       ; clk          ;
; N/A                                     ; None                                                ; 4.618 ns   ; cpu_addr[7]  ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                       ; ctrl[3]      ;
; N/A                                     ; None                                                ; 4.539 ns   ; cpu_addr[7]  ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                       ; clk          ;
; N/A                                     ; None                                                ; 4.509 ns   ; cpu_addr[8]  ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                       ; ctrl[3]      ;
; N/A                                     ; None                                                ; 4.460 ns   ; cpu_addr[6]  ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]      ;
; N/A                                     ; None                                                ; 4.430 ns   ; cpu_addr[8]  ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                       ; clk          ;
; N/A                                     ; None                                                ; 4.393 ns   ; cpu_addr[4]  ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                       ; ctrl[3]      ;
; N/A                                     ; None                                                ; 4.359 ns   ; cpu_addr[9]  ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                       ; ctrl[3]      ;
; N/A                                     ; None                                                ; 4.348 ns   ; cpu_addr[3]  ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                      ; ctrl[3]      ;
; N/A                                     ; None                                                ; 4.314 ns   ; cpu_addr[4]  ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                       ; clk          ;
; N/A                                     ; None                                                ; 4.280 ns   ; cpu_addr[9]  ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                       ; clk          ;
; N/A                                     ; None                                                ; 4.066 ns   ; cpu_addr[7]  ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]      ;
; N/A                                     ; None                                                ; 4.044 ns   ; cpu_addr[5]  ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                       ; ctrl[3]      ;
; N/A                                     ; None                                                ; 3.965 ns   ; cpu_addr[5]  ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                       ; clk          ;
; N/A                                     ; None                                                ; 3.957 ns   ; cpu_addr[8]  ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]      ;
; N/A                                     ; None                                                ; 3.841 ns   ; cpu_addr[4]  ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]      ;
; N/A                                     ; None                                                ; 3.807 ns   ; cpu_addr[9]  ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]      ;
; N/A                                     ; None                                                ; 3.731 ns   ; ctrl[0]      ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[5]                     ; clk          ;
; N/A                                     ; None                                                ; 3.731 ns   ; ctrl[0]      ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[4]                     ; clk          ;
; N/A                                     ; None                                                ; 3.731 ns   ; ctrl[0]      ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[3]                     ; clk          ;
; N/A                                     ; None                                                ; 3.731 ns   ; ctrl[0]      ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[2]                     ; clk          ;
; N/A                                     ; None                                                ; 3.731 ns   ; ctrl[0]      ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[1]                     ; clk          ;
; N/A                                     ; None                                                ; 3.731 ns   ; ctrl[0]      ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[0]                     ; clk          ;
; N/A                                     ; None                                                ; 3.731 ns   ; ctrl[0]      ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[6]                     ; clk          ;
; N/A                                     ; None                                                ; 3.731 ns   ; ctrl[0]      ; counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[7]                     ; clk          ;
; N/A                                     ; None                                                ; 3.492 ns   ; cpu_addr[5]  ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[3]      ;
; N/A                                     ; None                                                ; 3.399 ns   ; cpu_addr[12] ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                       ; ctrl[3]      ;
; N/A                                     ; None                                                ; 3.385 ns   ; cpu_addr[10] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]      ;
; N/A                                     ; None                                                ; 3.377 ns   ; cpu_addr[10] ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                       ; ctrl[3]      ;
; N/A                                     ; None                                                ; 3.320 ns   ; cpu_addr[12] ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                       ; clk          ;
; N/A                                     ; None                                                ; 3.302 ns   ; cpu_addr[6]  ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                      ; ctrl[3]      ;
; N/A                                     ; None                                                ; 3.298 ns   ; cpu_addr[10] ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                       ; clk          ;
; N/A                                     ; None                                                ; 3.260 ns   ; cpu_addr[10] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk          ;
; N/A                                     ; None                                                ; 3.251 ns   ; cpu_addr[11] ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                       ; ctrl[3]      ;
; N/A                                     ; None                                                ; 3.180 ns   ; cpu_addr[6]  ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                      ; ctrl[3]      ;
; N/A                                     ; None                                                ; 3.172 ns   ; cpu_addr[11] ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                       ; clk          ;
; N/A                                     ; None                                                ; 3.138 ns   ; cpu_addr[13] ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                       ; ctrl[3]      ;
; N/A                                     ; None                                                ; 3.100 ns   ; cpu_addr[10] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk          ;
; N/A                                     ; None                                                ; 3.059 ns   ; cpu_addr[13] ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                       ; clk          ;
; N/A                                     ; None                                                ; 3.052 ns   ; cpu_addr[12] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]    ; clk          ;
; N/A                                     ; None                                                ; 3.052 ns   ; cpu_addr[12] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]    ; clk          ;
; N/A                                     ; None                                                ; 3.052 ns   ; cpu_addr[12] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]    ; clk          ;
; N/A                                     ; None                                                ; 3.052 ns   ; cpu_addr[12] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]    ; clk          ;
; N/A                                     ; None                                                ; 3.052 ns   ; cpu_addr[12] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]    ; clk          ;
; N/A                                     ; None                                                ; 3.052 ns   ; cpu_addr[12] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]    ; clk          ;
; N/A                                     ; None                                                ; 3.052 ns   ; cpu_addr[12] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]    ; clk          ;
; N/A                                     ; None                                                ; 3.052 ns   ; cpu_addr[12] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]    ; clk          ;
; N/A                                     ; None                                                ; 3.016 ns   ; cpu_addr[10] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk          ;
; N/A                                     ; None                                                ; 3.012 ns   ; cpu_addr[10] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ;
; N/A                                     ; None                                                ; 2.993 ns   ; cpu_addr[11] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]      ;
; N/A                                     ; None                                                ; 2.952 ns   ; cpu_addr[2]  ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                       ; ctrl[3]      ;
; N/A                                     ; None                                                ; 2.908 ns   ; cpu_addr[7]  ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                      ; ctrl[3]      ;
; N/A                                     ; None                                                ; 2.873 ns   ; cpu_addr[2]  ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                       ; clk          ;
; N/A                                     ; None                                                ; 2.868 ns   ; cpu_addr[11] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk          ;
; N/A                                     ; None                                                ; 2.865 ns   ; cpu_addr[10] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ;
; N/A                                     ; None                                                ; 2.835 ns   ; cpu_addr[10] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]      ;
; N/A                                     ; None                                                ; 2.835 ns   ; cpu_addr[3]  ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                       ; ctrl[3]      ;
; N/A                                     ; None                                                ; 2.812 ns   ; cpu_addr[10] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]   ; clk          ;
; N/A                                     ; None                                                ; 2.812 ns   ; cpu_addr[10] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]   ; clk          ;
; N/A                                     ; None                                                ; 2.812 ns   ; cpu_addr[10] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]   ; clk          ;
; N/A                                     ; None                                                ; 2.812 ns   ; cpu_addr[10] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]   ; clk          ;
; N/A                                     ; None                                                ; 2.812 ns   ; cpu_addr[10] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]   ; clk          ;
; N/A                                     ; None                                                ; 2.812 ns   ; cpu_addr[10] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]   ; clk          ;
; N/A                                     ; None                                                ; 2.812 ns   ; cpu_addr[10] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]   ; clk          ;
; N/A                                     ; None                                                ; 2.812 ns   ; cpu_addr[10] ; cache_count:inst|counter_8_async:inst21|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]   ; clk          ;
; N/A                                     ; None                                                ; 2.809 ns   ; cpu_addr[10] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]      ;
; N/A                                     ; None                                                ; 2.799 ns   ; cpu_addr[8]  ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                      ; ctrl[3]      ;
; N/A                                     ; None                                                ; 2.789 ns   ; cpu_addr[12] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]    ; clk          ;
; N/A                                     ; None                                                ; 2.789 ns   ; cpu_addr[12] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]    ; clk          ;
; N/A                                     ; None                                                ; 2.789 ns   ; cpu_addr[12] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]    ; clk          ;
; N/A                                     ; None                                                ; 2.789 ns   ; cpu_addr[12] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]    ; clk          ;
; N/A                                     ; None                                                ; 2.789 ns   ; cpu_addr[12] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]    ; clk          ;
; N/A                                     ; None                                                ; 2.789 ns   ; cpu_addr[12] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]    ; clk          ;
; N/A                                     ; None                                                ; 2.789 ns   ; cpu_addr[12] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]    ; clk          ;
; N/A                                     ; None                                                ; 2.789 ns   ; cpu_addr[12] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]    ; clk          ;
; N/A                                     ; None                                                ; 2.786 ns   ; cpu_addr[7]  ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                      ; ctrl[3]      ;
; N/A                                     ; None                                                ; 2.763 ns   ; cpu_addr[12] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]   ; clk          ;
; N/A                                     ; None                                                ; 2.763 ns   ; cpu_addr[12] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]   ; clk          ;
; N/A                                     ; None                                                ; 2.763 ns   ; cpu_addr[12] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]   ; clk          ;
; N/A                                     ; None                                                ; 2.763 ns   ; cpu_addr[12] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]   ; clk          ;
; N/A                                     ; None                                                ; 2.763 ns   ; cpu_addr[12] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]   ; clk          ;
; N/A                                     ; None                                                ; 2.763 ns   ; cpu_addr[12] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]   ; clk          ;
; N/A                                     ; None                                                ; 2.763 ns   ; cpu_addr[12] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]   ; clk          ;
; N/A                                     ; None                                                ; 2.763 ns   ; cpu_addr[12] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]   ; clk          ;
; N/A                                     ; None                                                ; 2.756 ns   ; cpu_addr[3]  ; latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]                                                       ; clk          ;
; N/A                                     ; None                                                ; 2.683 ns   ; cpu_addr[4]  ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                      ; ctrl[3]      ;
; N/A                                     ; None                                                ; 2.677 ns   ; cpu_addr[8]  ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                      ; ctrl[3]      ;
; N/A                                     ; None                                                ; 2.674 ns   ; cpu_addr[11] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]      ;
; N/A                                     ; None                                                ; 2.656 ns   ; cpu_addr[10] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3]  ;
; N/A                                     ; None                                                ; 2.649 ns   ; cpu_addr[9]  ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]                                                      ; ctrl[3]      ;
; N/A                                     ; None                                                ; 2.621 ns   ; cpu_addr[10] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]   ; clk          ;
; N/A                                     ; None                                                ; 2.621 ns   ; cpu_addr[10] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]   ; clk          ;
; N/A                                     ; None                                                ; 2.621 ns   ; cpu_addr[10] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]   ; clk          ;
; N/A                                     ; None                                                ; 2.621 ns   ; cpu_addr[10] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]   ; clk          ;
; N/A                                     ; None                                                ; 2.621 ns   ; cpu_addr[10] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]   ; clk          ;
; N/A                                     ; None                                                ; 2.621 ns   ; cpu_addr[10] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]   ; clk          ;
; N/A                                     ; None                                                ; 2.621 ns   ; cpu_addr[10] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]   ; clk          ;
; N/A                                     ; None                                                ; 2.621 ns   ; cpu_addr[10] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]   ; clk          ;
; N/A                                     ; None                                                ; 2.620 ns   ; cpu_addr[11] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ;
; N/A                                     ; None                                                ; 2.619 ns   ; cpu_addr[13] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]    ; clk          ;
; N/A                                     ; None                                                ; 2.619 ns   ; cpu_addr[13] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]    ; clk          ;
; N/A                                     ; None                                                ; 2.619 ns   ; cpu_addr[13] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]    ; clk          ;
; N/A                                     ; None                                                ; 2.619 ns   ; cpu_addr[13] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]    ; clk          ;
; N/A                                     ; None                                                ; 2.619 ns   ; cpu_addr[13] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]    ; clk          ;
; N/A                                     ; None                                                ; 2.619 ns   ; cpu_addr[13] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]    ; clk          ;
; N/A                                     ; None                                                ; 2.619 ns   ; cpu_addr[13] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]    ; clk          ;
; N/A                                     ; None                                                ; 2.619 ns   ; cpu_addr[13] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]    ; clk          ;
; N/A                                     ; None                                                ; 2.607 ns   ; cpu_addr[12] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]   ; clk          ;
; N/A                                     ; None                                                ; 2.607 ns   ; cpu_addr[12] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]   ; clk          ;
; N/A                                     ; None                                                ; 2.607 ns   ; cpu_addr[12] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]   ; clk          ;
; N/A                                     ; None                                                ; 2.607 ns   ; cpu_addr[12] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]   ; clk          ;
; N/A                                     ; None                                                ; 2.607 ns   ; cpu_addr[12] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]   ; clk          ;
; N/A                                     ; None                                                ; 2.607 ns   ; cpu_addr[12] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]   ; clk          ;
; N/A                                     ; None                                                ; 2.607 ns   ; cpu_addr[12] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]   ; clk          ;
; N/A                                     ; None                                                ; 2.607 ns   ; cpu_addr[12] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]   ; clk          ;
; N/A                                     ; None                                                ; 2.604 ns   ; cpu_addr[10] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]   ; clk          ;
; N/A                                     ; None                                                ; 2.604 ns   ; cpu_addr[10] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]   ; clk          ;
; N/A                                     ; None                                                ; 2.604 ns   ; cpu_addr[10] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]   ; clk          ;
; N/A                                     ; None                                                ; 2.604 ns   ; cpu_addr[10] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]   ; clk          ;
; N/A                                     ; None                                                ; 2.604 ns   ; cpu_addr[10] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]   ; clk          ;
; N/A                                     ; None                                                ; 2.604 ns   ; cpu_addr[10] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]   ; clk          ;
; N/A                                     ; None                                                ; 2.604 ns   ; cpu_addr[10] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]   ; clk          ;
; N/A                                     ; None                                                ; 2.604 ns   ; cpu_addr[10] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]   ; clk          ;
; N/A                                     ; None                                                ; 2.596 ns   ; cpu_addr[11] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]   ; clk          ;
; N/A                                     ; None                                                ; 2.596 ns   ; cpu_addr[11] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]   ; clk          ;
; N/A                                     ; None                                                ; 2.596 ns   ; cpu_addr[11] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]   ; clk          ;
; N/A                                     ; None                                                ; 2.596 ns   ; cpu_addr[11] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]   ; clk          ;
; N/A                                     ; None                                                ; 2.596 ns   ; cpu_addr[11] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]   ; clk          ;
; N/A                                     ; None                                                ; 2.596 ns   ; cpu_addr[11] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]   ; clk          ;
; N/A                                     ; None                                                ; 2.596 ns   ; cpu_addr[11] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]   ; clk          ;
; N/A                                     ; None                                                ; 2.596 ns   ; cpu_addr[11] ; cache_count:inst|counter_8_async:inst19|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]   ; clk          ;
; N/A                                     ; None                                                ; 2.578 ns   ; cpu_addr[10] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]    ; clk          ;
; N/A                                     ; None                                                ; 2.578 ns   ; cpu_addr[10] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]    ; clk          ;
; N/A                                     ; None                                                ; 2.578 ns   ; cpu_addr[10] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]    ; clk          ;
; N/A                                     ; None                                                ; 2.578 ns   ; cpu_addr[10] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]    ; clk          ;
; N/A                                     ; None                                                ; 2.578 ns   ; cpu_addr[10] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]    ; clk          ;
; N/A                                     ; None                                                ; 2.578 ns   ; cpu_addr[10] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]    ; clk          ;
; N/A                                     ; None                                                ; 2.578 ns   ; cpu_addr[10] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]    ; clk          ;
; N/A                                     ; None                                                ; 2.578 ns   ; cpu_addr[10] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]    ; clk          ;
; N/A                                     ; None                                                ; 2.568 ns   ; cpu_addr[13] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]    ; clk          ;
; N/A                                     ; None                                                ; 2.568 ns   ; cpu_addr[13] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]    ; clk          ;
; N/A                                     ; None                                                ; 2.568 ns   ; cpu_addr[13] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]    ; clk          ;
; N/A                                     ; None                                                ; 2.568 ns   ; cpu_addr[13] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]    ; clk          ;
; N/A                                     ; None                                                ; 2.568 ns   ; cpu_addr[13] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]    ; clk          ;
; N/A                                     ; None                                                ; 2.568 ns   ; cpu_addr[13] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]    ; clk          ;
; N/A                                     ; None                                                ; 2.568 ns   ; cpu_addr[13] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]    ; clk          ;
; N/A                                     ; None                                                ; 2.568 ns   ; cpu_addr[13] ; cache_count:inst|counter_8_async:inst3|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]    ; clk          ;
; N/A                                     ; None                                                ; 2.561 ns   ; cpu_addr[10] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]      ;
; N/A                                     ; None                                                ; 2.561 ns   ; cpu_addr[4]  ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                      ; ctrl[3]      ;
; N/A                                     ; None                                                ; 2.539 ns   ; cpu_addr[10] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2]  ;
; N/A                                     ; None                                                ; 2.539 ns   ; cpu_addr[10] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]    ; clk          ;
; N/A                                     ; None                                                ; 2.539 ns   ; cpu_addr[10] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]    ; clk          ;
; N/A                                     ; None                                                ; 2.539 ns   ; cpu_addr[10] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]    ; clk          ;
; N/A                                     ; None                                                ; 2.539 ns   ; cpu_addr[10] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]    ; clk          ;
; N/A                                     ; None                                                ; 2.539 ns   ; cpu_addr[10] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]    ; clk          ;
; N/A                                     ; None                                                ; 2.539 ns   ; cpu_addr[10] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]    ; clk          ;
; N/A                                     ; None                                                ; 2.539 ns   ; cpu_addr[10] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]    ; clk          ;
; N/A                                     ; None                                                ; 2.539 ns   ; cpu_addr[10] ; cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]    ; clk          ;
; N/A                                     ; None                                                ; 2.533 ns   ; cpu_addr[10] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ;
; N/A                                     ; None                                                ; 2.531 ns   ; cpu_addr[10] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ;
; N/A                                     ; None                                                ; 2.527 ns   ; cpu_addr[9]  ; latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]                                                      ; ctrl[3]      ;
; N/A                                     ; None                                                ; 2.514 ns   ; cpu_addr[13] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]   ; clk          ;
; N/A                                     ; None                                                ; 2.514 ns   ; cpu_addr[13] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]   ; clk          ;
; N/A                                     ; None                                                ; 2.514 ns   ; cpu_addr[13] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]   ; clk          ;
; N/A                                     ; None                                                ; 2.514 ns   ; cpu_addr[13] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]   ; clk          ;
; N/A                                     ; None                                                ; 2.514 ns   ; cpu_addr[13] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]   ; clk          ;
; N/A                                     ; None                                                ; 2.514 ns   ; cpu_addr[13] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]   ; clk          ;
; N/A                                     ; None                                                ; 2.514 ns   ; cpu_addr[13] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]   ; clk          ;
; N/A                                     ; None                                                ; 2.514 ns   ; cpu_addr[13] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]   ; clk          ;
; N/A                                     ; None                                                ; 2.489 ns   ; cpu_addr[10] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]      ;
; N/A                                     ; None                                                ; 2.473 ns   ; cpu_addr[11] ; cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ;
; N/A                                     ; None                                                ; 2.461 ns   ; cpu_addr[10] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]      ;
; N/A                                     ; None                                                ; 2.456 ns   ; cpu_addr[11] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]   ; clk          ;
; N/A                                     ; None                                                ; 2.456 ns   ; cpu_addr[11] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]   ; clk          ;
; N/A                                     ; None                                                ; 2.456 ns   ; cpu_addr[11] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]   ; clk          ;
; N/A                                     ; None                                                ; 2.456 ns   ; cpu_addr[11] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]   ; clk          ;
; N/A                                     ; None                                                ; 2.456 ns   ; cpu_addr[11] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]   ; clk          ;
; N/A                                     ; None                                                ; 2.456 ns   ; cpu_addr[11] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]   ; clk          ;
; N/A                                     ; None                                                ; 2.456 ns   ; cpu_addr[11] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]   ; clk          ;
; N/A                                     ; None                                                ; 2.456 ns   ; cpu_addr[11] ; cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]   ; clk          ;
; N/A                                     ; None                                                ; 2.442 ns   ; cpu_addr[12] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[6]    ; clk          ;
; N/A                                     ; None                                                ; 2.442 ns   ; cpu_addr[12] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]    ; clk          ;
; N/A                                     ; None                                                ; 2.442 ns   ; cpu_addr[12] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]    ; clk          ;
; N/A                                     ; None                                                ; 2.442 ns   ; cpu_addr[12] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]    ; clk          ;
; N/A                                     ; None                                                ; 2.442 ns   ; cpu_addr[12] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]    ; clk          ;
; N/A                                     ; None                                                ; 2.442 ns   ; cpu_addr[12] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]    ; clk          ;
; N/A                                     ; None                                                ; 2.442 ns   ; cpu_addr[12] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[0]    ; clk          ;
; N/A                                     ; None                                                ; 2.442 ns   ; cpu_addr[12] ; cache_count:inst|counter_8_async:inst2|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[1]    ; clk          ;
; N/A                                     ; None                                                ; 2.440 ns   ; cpu_addr[11] ; cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk          ;
; N/A                                     ; None                                                ; 2.426 ns   ; cpu_addr[10] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[5]     ; clk          ;
; N/A                                     ; None                                                ; 2.426 ns   ; cpu_addr[10] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]     ; clk          ;
; N/A                                     ; None                                                ; 2.426 ns   ; cpu_addr[10] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[3]     ; clk          ;
; N/A                                     ; None                                                ; 2.426 ns   ; cpu_addr[10] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[2]     ; clk          ;
; N/A                                     ; None                                                ; 2.426 ns   ; cpu_addr[10] ; cache_count:inst|counter_8_async:inst|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[7]     ; clk          ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;              ;                                                                                                               ;              ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                          ; To              ; From Clock   ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; N/A                                     ; None                                                ; 50.517 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; address_bus[11] ; clk          ;
; N/A                                     ; None                                                ; 49.274 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; address_bus[12] ; clk          ;
; N/A                                     ; None                                                ; 49.238 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; address_bus[11] ; ctrl[3]      ;
; N/A                                     ; None                                                ; 48.892 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; address_bus[11] ; cpu_addr[6]  ;
; N/A                                     ; None                                                ; 48.498 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; address_bus[11] ; cpu_addr[7]  ;
; N/A                                     ; None                                                ; 48.389 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; address_bus[11] ; cpu_addr[8]  ;
; N/A                                     ; None                                                ; 48.273 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; address_bus[11] ; cpu_addr[4]  ;
; N/A                                     ; None                                                ; 48.269 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; clk          ;
; N/A                                     ; None                                                ; 48.239 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; address_bus[11] ; cpu_addr[9]  ;
; N/A                                     ; None                                                ; 47.995 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; address_bus[12] ; ctrl[3]      ;
; N/A                                     ; None                                                ; 47.924 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; address_bus[11] ; cpu_addr[5]  ;
; N/A                                     ; None                                                ; 47.702 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; address_bus[11] ; cpu_addr[12] ;
; N/A                                     ; None                                                ; 47.649 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; address_bus[12] ; cpu_addr[6]  ;
; N/A                                     ; None                                                ; 47.481 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; address_bus[11] ; cpu_addr[13] ;
; N/A                                     ; None                                                ; 47.262 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; address_bus[11] ; cpu_addr[2]  ;
; N/A                                     ; None                                                ; 47.255 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; address_bus[12] ; cpu_addr[7]  ;
; N/A                                     ; None                                                ; 47.146 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; address_bus[12] ; cpu_addr[8]  ;
; N/A                                     ; None                                                ; 47.119 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; address_bus[11] ; cpu_addr[3]  ;
; N/A                                     ; None                                                ; 47.030 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; address_bus[12] ; cpu_addr[4]  ;
; N/A                                     ; None                                                ; 46.996 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; address_bus[12] ; cpu_addr[9]  ;
; N/A                                     ; None                                                ; 46.990 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; ctrl[3]      ;
; N/A                                     ; None                                                ; 46.960 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; address_bus[13] ; clk          ;
; N/A                                     ; None                                                ; 46.949 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; address_bus[11] ; ctrl[0]      ;
; N/A                                     ; None                                                ; 46.681 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; address_bus[12] ; cpu_addr[5]  ;
; N/A                                     ; None                                                ; 46.645 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; address_bus[11] ; cpu_addr[10] ;
; N/A                                     ; None                                                ; 46.644 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; cpu_addr[6]  ;
; N/A                                     ; None                                                ; 46.498 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; address_bus[11] ; cpu_addr[11] ;
; N/A                                     ; None                                                ; 46.459 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; address_bus[12] ; cpu_addr[12] ;
; N/A                                     ; None                                                ; 46.250 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; cpu_addr[7]  ;
; N/A                                     ; None                                                ; 46.238 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; address_bus[12] ; cpu_addr[13] ;
; N/A                                     ; None                                                ; 46.141 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; cpu_addr[8]  ;
; N/A                                     ; None                                                ; 46.025 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; cpu_addr[4]  ;
; N/A                                     ; None                                                ; 46.019 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; address_bus[12] ; cpu_addr[2]  ;
; N/A                                     ; None                                                ; 45.991 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; cpu_addr[9]  ;
; N/A                                     ; None                                                ; 45.876 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; address_bus[12] ; cpu_addr[3]  ;
; N/A                                     ; None                                                ; 45.706 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; address_bus[12] ; ctrl[0]      ;
; N/A                                     ; None                                                ; 45.681 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; address_bus[13] ; ctrl[3]      ;
; N/A                                     ; None                                                ; 45.676 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; cpu_addr[5]  ;
; N/A                                     ; None                                                ; 45.454 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; cpu_addr[12] ;
; N/A                                     ; None                                                ; 45.402 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; address_bus[12] ; cpu_addr[10] ;
; N/A                                     ; None                                                ; 45.336 ns  ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; clk          ;
; N/A                                     ; None                                                ; 45.335 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; address_bus[13] ; cpu_addr[6]  ;
; N/A                                     ; None                                                ; 45.255 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; address_bus[12] ; cpu_addr[11] ;
; N/A                                     ; None                                                ; 45.233 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; cpu_addr[13] ;
; N/A                                     ; None                                                ; 45.014 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; cpu_addr[2]  ;
; N/A                                     ; None                                                ; 44.941 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; address_bus[13] ; cpu_addr[7]  ;
; N/A                                     ; None                                                ; 44.871 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; cpu_addr[3]  ;
; N/A                                     ; None                                                ; 44.832 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; address_bus[13] ; cpu_addr[8]  ;
; N/A                                     ; None                                                ; 44.716 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; address_bus[13] ; cpu_addr[4]  ;
; N/A                                     ; None                                                ; 44.701 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; ctrl[0]      ;
; N/A                                     ; None                                                ; 44.682 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; address_bus[13] ; cpu_addr[9]  ;
; N/A                                     ; None                                                ; 44.472 ns  ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; address_bus[11] ; clk          ;
; N/A                                     ; None                                                ; 44.397 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; cpu_addr[10] ;
; N/A                                     ; None                                                ; 44.367 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; address_bus[13] ; cpu_addr[5]  ;
; N/A                                     ; None                                                ; 44.250 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; cpu_addr[11] ;
; N/A                                     ; None                                                ; 44.145 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; address_bus[13] ; cpu_addr[12] ;
; N/A                                     ; None                                                ; 44.057 ns  ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; ctrl[3]      ;
; N/A                                     ; None                                                ; 43.924 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; address_bus[13] ; cpu_addr[13] ;
; N/A                                     ; None                                                ; 43.711 ns  ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; cpu_addr[6]  ;
; N/A                                     ; None                                                ; 43.705 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; address_bus[13] ; cpu_addr[2]  ;
; N/A                                     ; None                                                ; 43.562 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; address_bus[13] ; cpu_addr[3]  ;
; N/A                                     ; None                                                ; 43.392 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; address_bus[13] ; ctrl[0]      ;
; N/A                                     ; None                                                ; 43.317 ns  ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; cpu_addr[7]  ;
; N/A                                     ; None                                                ; 43.208 ns  ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; cpu_addr[8]  ;
; N/A                                     ; None                                                ; 43.193 ns  ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; address_bus[11] ; ctrl[3]      ;
; N/A                                     ; None                                                ; 43.092 ns  ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; cpu_addr[4]  ;
; N/A                                     ; None                                                ; 43.088 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; address_bus[13] ; cpu_addr[10] ;
; N/A                                     ; None                                                ; 43.058 ns  ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; cpu_addr[9]  ;
; N/A                                     ; None                                                ; 42.941 ns  ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; address_bus[13] ; cpu_addr[11] ;
; N/A                                     ; None                                                ; 42.847 ns  ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; address_bus[11] ; cpu_addr[6]  ;
; N/A                                     ; None                                                ; 42.743 ns  ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; cpu_addr[5]  ;
; N/A                                     ; None                                                ; 42.521 ns  ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; cpu_addr[12] ;
; N/A                                     ; None                                                ; 42.453 ns  ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; address_bus[11] ; cpu_addr[7]  ;
; N/A                                     ; None                                                ; 42.344 ns  ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; address_bus[11] ; cpu_addr[8]  ;
; N/A                                     ; None                                                ; 42.300 ns  ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; cpu_addr[13] ;
; N/A                                     ; None                                                ; 42.228 ns  ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; address_bus[11] ; cpu_addr[4]  ;
; N/A                                     ; None                                                ; 42.194 ns  ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; address_bus[11] ; cpu_addr[9]  ;
; N/A                                     ; None                                                ; 42.081 ns  ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; cpu_addr[2]  ;
; N/A                                     ; None                                                ; 41.938 ns  ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; cpu_addr[3]  ;
; N/A                                     ; None                                                ; 41.879 ns  ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; address_bus[11] ; cpu_addr[5]  ;
; N/A                                     ; None                                                ; 41.768 ns  ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; ctrl[0]      ;
; N/A                                     ; None                                                ; 41.657 ns  ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; address_bus[11] ; cpu_addr[12] ;
; N/A                                     ; None                                                ; 41.479 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; clk          ;
; N/A                                     ; None                                                ; 41.464 ns  ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; cpu_addr[10] ;
; N/A                                     ; None                                                ; 41.436 ns  ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; address_bus[11] ; cpu_addr[13] ;
; N/A                                     ; None                                                ; 41.317 ns  ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; cpu_addr[11] ;
; N/A                                     ; None                                                ; 41.217 ns  ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; address_bus[11] ; cpu_addr[2]  ;
; N/A                                     ; None                                                ; 41.074 ns  ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; address_bus[11] ; cpu_addr[3]  ;
; N/A                                     ; None                                                ; 41.003 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; address_bus[11] ; clk          ;
; N/A                                     ; None                                                ; 40.904 ns  ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; address_bus[11] ; ctrl[0]      ;
; N/A                                     ; None                                                ; 40.600 ns  ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; address_bus[11] ; cpu_addr[10] ;
; N/A                                     ; None                                                ; 40.453 ns  ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; address_bus[11] ; cpu_addr[11] ;
; N/A                                     ; None                                                ; 40.200 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; ctrl[3]      ;
; N/A                                     ; None                                                ; 39.854 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; cpu_addr[6]  ;
; N/A                                     ; None                                                ; 39.724 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; address_bus[11] ; ctrl[3]      ;
; N/A                                     ; None                                                ; 39.460 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; cpu_addr[7]  ;
; N/A                                     ; None                                                ; 39.378 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; address_bus[11] ; cpu_addr[6]  ;
; N/A                                     ; None                                                ; 39.351 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; cpu_addr[8]  ;
; N/A                                     ; None                                                ; 39.235 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; cpu_addr[4]  ;
; N/A                                     ; None                                                ; 39.201 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; cpu_addr[9]  ;
; N/A                                     ; None                                                ; 38.984 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; address_bus[11] ; cpu_addr[7]  ;
; N/A                                     ; None                                                ; 38.886 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; cpu_addr[5]  ;
; N/A                                     ; None                                                ; 38.875 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; address_bus[11] ; cpu_addr[8]  ;
; N/A                                     ; None                                                ; 38.759 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; address_bus[11] ; cpu_addr[4]  ;
; N/A                                     ; None                                                ; 38.725 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; address_bus[11] ; cpu_addr[9]  ;
; N/A                                     ; None                                                ; 38.664 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; cpu_addr[12] ;
; N/A                                     ; None                                                ; 38.443 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; cpu_addr[13] ;
; N/A                                     ; None                                                ; 38.410 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; address_bus[11] ; cpu_addr[5]  ;
; N/A                                     ; None                                                ; 38.224 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; cpu_addr[2]  ;
; N/A                                     ; None                                                ; 38.188 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; address_bus[11] ; cpu_addr[12] ;
; N/A                                     ; None                                                ; 38.081 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; cpu_addr[3]  ;
; N/A                                     ; None                                                ; 37.967 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; address_bus[11] ; cpu_addr[13] ;
; N/A                                     ; None                                                ; 37.911 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; ctrl[0]      ;
; N/A                                     ; None                                                ; 37.748 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; address_bus[11] ; cpu_addr[2]  ;
; N/A                                     ; None                                                ; 37.607 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; cpu_addr[10] ;
; N/A                                     ; None                                                ; 37.605 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; address_bus[11] ; cpu_addr[3]  ;
; N/A                                     ; None                                                ; 37.524 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; address_bus[13] ; clk          ;
; N/A                                     ; None                                                ; 37.460 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; cpu_addr[11] ;
; N/A                                     ; None                                                ; 37.435 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; address_bus[11] ; ctrl[0]      ;
; N/A                                     ; None                                                ; 37.131 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; address_bus[11] ; cpu_addr[10] ;
; N/A                                     ; None                                                ; 36.984 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; address_bus[11] ; cpu_addr[11] ;
; N/A                                     ; None                                                ; 36.632 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; address_bus[12] ; clk          ;
; N/A                                     ; None                                                ; 36.245 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; address_bus[13] ; ctrl[3]      ;
; N/A                                     ; None                                                ; 35.899 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; address_bus[13] ; cpu_addr[6]  ;
; N/A                                     ; None                                                ; 35.505 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; address_bus[13] ; cpu_addr[7]  ;
; N/A                                     ; None                                                ; 35.396 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; address_bus[13] ; cpu_addr[8]  ;
; N/A                                     ; None                                                ; 35.353 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; address_bus[12] ; ctrl[3]      ;
; N/A                                     ; None                                                ; 35.280 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; address_bus[13] ; cpu_addr[4]  ;
; N/A                                     ; None                                                ; 35.246 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; address_bus[13] ; cpu_addr[9]  ;
; N/A                                     ; None                                                ; 35.007 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; address_bus[12] ; cpu_addr[6]  ;
; N/A                                     ; None                                                ; 34.931 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; address_bus[13] ; cpu_addr[5]  ;
; N/A                                     ; None                                                ; 34.709 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; address_bus[13] ; cpu_addr[12] ;
; N/A                                     ; None                                                ; 34.683 ns  ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; data_bus[6]     ; clk          ;
; N/A                                     ; None                                                ; 34.613 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; address_bus[12] ; cpu_addr[7]  ;
; N/A                                     ; None                                                ; 34.603 ns  ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; clk          ;
; N/A                                     ; None                                                ; 34.560 ns  ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; data_bus[1]     ; clk          ;
; N/A                                     ; None                                                ; 34.504 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; address_bus[12] ; cpu_addr[8]  ;
; N/A                                     ; None                                                ; 34.488 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; address_bus[13] ; cpu_addr[13] ;
; N/A                                     ; None                                                ; 34.388 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; address_bus[12] ; cpu_addr[4]  ;
; N/A                                     ; None                                                ; 34.354 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; address_bus[12] ; cpu_addr[9]  ;
; N/A                                     ; None                                                ; 34.269 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; address_bus[13] ; cpu_addr[2]  ;
; N/A                                     ; None                                                ; 34.246 ns  ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; data_bus[7]     ; clk          ;
; N/A                                     ; None                                                ; 34.126 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; address_bus[13] ; cpu_addr[3]  ;
; N/A                                     ; None                                                ; 34.039 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; address_bus[12] ; cpu_addr[5]  ;
; N/A                                     ; None                                                ; 33.964 ns  ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; data_bus[4]     ; clk          ;
; N/A                                     ; None                                                ; 33.956 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; address_bus[13] ; ctrl[0]      ;
; N/A                                     ; None                                                ; 33.867 ns  ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; data_bus[5]     ; clk          ;
; N/A                                     ; None                                                ; 33.855 ns  ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; data_bus[6]     ; ctrl[3]      ;
; N/A                                     ; None                                                ; 33.817 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; address_bus[12] ; cpu_addr[12] ;
; N/A                                     ; None                                                ; 33.816 ns  ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; address_bus[13] ; clk          ;
; N/A                                     ; None                                                ; 33.732 ns  ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; data_bus[1]     ; ctrl[3]      ;
; N/A                                     ; None                                                ; 33.652 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; address_bus[13] ; cpu_addr[10] ;
; N/A                                     ; None                                                ; 33.596 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; address_bus[12] ; cpu_addr[13] ;
; N/A                                     ; None                                                ; 33.568 ns  ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; data_bus[2]     ; clk          ;
; N/A                                     ; None                                                ; 33.505 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; address_bus[13] ; cpu_addr[11] ;
; N/A                                     ; None                                                ; 33.418 ns  ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; data_bus[7]     ; ctrl[3]      ;
; N/A                                     ; None                                                ; 33.377 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; address_bus[12] ; cpu_addr[2]  ;
; N/A                                     ; None                                                ; 33.324 ns  ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; ctrl[3]      ;
; N/A                                     ; None                                                ; 33.234 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; address_bus[12] ; cpu_addr[3]  ;
; N/A                                     ; None                                                ; 33.218 ns  ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; data_bus[0]     ; clk          ;
; N/A                                     ; None                                                ; 33.136 ns  ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; data_bus[4]     ; ctrl[3]      ;
; N/A                                     ; None                                                ; 33.081 ns  ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; data_bus[3]     ; clk          ;
; N/A                                     ; None                                                ; 33.064 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; address_bus[12] ; ctrl[0]      ;
; N/A                                     ; None                                                ; 33.039 ns  ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; data_bus[5]     ; ctrl[3]      ;
; N/A                                     ; None                                                ; 32.978 ns  ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; cpu_addr[6]  ;
; N/A                                     ; None                                                ; 32.953 ns  ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; cpu_data_out[7] ; clk          ;
; N/A                                     ; None                                                ; 32.897 ns  ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; address_bus[12] ; clk          ;
; N/A                                     ; None                                                ; 32.820 ns  ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; cpu_data_out[0] ; clk          ;
; N/A                                     ; None                                                ; 32.760 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; address_bus[12] ; cpu_addr[10] ;
; N/A                                     ; None                                                ; 32.740 ns  ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; data_bus[2]     ; ctrl[3]      ;
; N/A                                     ; None                                                ; 32.682 ns  ; latch_1:inst59|lpm_latch:lpm_latch_component|latches[0]                                                       ; ctrl_bus[6]     ; ctrl[3]      ;
; N/A                                     ; None                                                ; 32.613 ns  ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; address_bus[12] ; cpu_addr[11] ;
; N/A                                     ; None                                                ; 32.584 ns  ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; cpu_addr[7]  ;
; N/A                                     ; None                                                ; 32.537 ns  ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; address_bus[13] ; ctrl[3]      ;
; N/A                                     ; None                                                ; 32.475 ns  ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; cpu_addr[8]  ;
; N/A                                     ; None                                                ; 32.390 ns  ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; data_bus[0]     ; ctrl[3]      ;
; N/A                                     ; None                                                ; 32.390 ns  ; latch_1:inst59|lpm_latch:lpm_latch_component|latches[0]                                                       ; ctrl_bus[5]     ; ctrl[3]      ;
; N/A                                     ; None                                                ; 32.359 ns  ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; cpu_addr[4]  ;
; N/A                                     ; None                                                ; 32.335 ns  ; latch_1:inst59|lpm_latch:lpm_latch_component|latches[0]                                                       ; cpu_data_out[7] ; ctrl[3]      ;
; N/A                                     ; None                                                ; 32.325 ns  ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; cpu_addr[9]  ;
; N/A                                     ; None                                                ; 32.253 ns  ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; data_bus[3]     ; ctrl[3]      ;
; N/A                                     ; None                                                ; 32.191 ns  ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; address_bus[13] ; cpu_addr[6]  ;
; N/A                                     ; None                                                ; 32.158 ns  ; latch_1:inst59|lpm_latch:lpm_latch_component|latches[0]                                                       ; cpu_data_out[6] ; ctrl[3]      ;
; N/A                                     ; None                                                ; 32.142 ns  ; latch_1:inst59|lpm_latch:lpm_latch_component|latches[0]                                                       ; ctrl_bus[2]     ; ctrl[3]      ;
; N/A                                     ; None                                                ; 32.128 ns  ; latch_1:inst59|lpm_latch:lpm_latch_component|latches[0]                                                       ; ctrl_bus[4]     ; ctrl[3]      ;
; N/A                                     ; None                                                ; 32.128 ns  ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; cpu_data_out[4] ; clk          ;
; N/A                                     ; None                                                ; 32.125 ns  ; latch_1:inst59|lpm_latch:lpm_latch_component|latches[0]                                                       ; cpu_data_out[4] ; ctrl[3]      ;
; N/A                                     ; None                                                ; 32.125 ns  ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; cpu_data_out[7] ; ctrl[3]      ;
; N/A                                     ; None                                                ; 32.118 ns  ; latch_1:inst59|lpm_latch:lpm_latch_component|latches[0]                                                       ; data_bus[2]     ; ctrl[3]      ;
; N/A                                     ; None                                                ; 32.115 ns  ; latch_1:inst59|lpm_latch:lpm_latch_component|latches[0]                                                       ; data_bus[7]     ; ctrl[3]      ;
; N/A                                     ; None                                                ; 32.104 ns  ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; cpu_data_out[1] ; clk          ;
; N/A                                     ; None                                                ; 32.084 ns  ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; cpu_data_out[3] ; clk          ;
; N/A                                     ; None                                                ; 32.034 ns  ; latch_1:inst59|lpm_latch:lpm_latch_component|latches[0]                                                       ; ctrl_bus[1]     ; ctrl[3]      ;
; N/A                                     ; None                                                ; 32.010 ns  ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; address_bus[10] ; cpu_addr[5]  ;
; N/A                                     ; None                                                ; 32.007 ns  ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; address_bus[11] ; clk          ;
; N/A                                     ; None                                                ; 32.006 ns  ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; cpu_data_out[6] ; clk          ;
; N/A                                     ; None                                                ; 31.992 ns  ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; cpu_data_out[0] ; ctrl[3]      ;
; N/A                                     ; None                                                ; 31.982 ns  ; latch_1:inst59|lpm_latch:lpm_latch_component|latches[0]                                                       ; ctrl_bus[0]     ; ctrl[3]      ;
; N/A                                     ; None                                                ; 31.963 ns  ; latch_1:inst59|lpm_latch:lpm_latch_component|latches[0]                                                       ; data_bus[5]     ; ctrl[3]      ;
; N/A                                     ; None                                                ; 31.941 ns  ; latch_1:inst59|lpm_latch:lpm_latch_component|latches[0]                                                       ; cpu_data_out[1] ; ctrl[3]      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                               ;                 ;              ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+-----------------+--------------+


+--------------------------------------------------------------------------------+
; tpd                                                                            ;
+-------+-------------------+-----------------+----------------+-----------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From           ; To              ;
+-------+-------------------+-----------------+----------------+-----------------+
; N/A   ; None              ; 10.781 ns       ; ctrl[0]        ; cpu_data_out[7] ;
; N/A   ; None              ; 10.632 ns       ; cpu_data_in[7] ; data_bus[7]     ;
; N/A   ; None              ; 10.604 ns       ; ctrl[0]        ; cpu_data_out[6] ;
; N/A   ; None              ; 10.571 ns       ; ctrl[0]        ; cpu_data_out[4] ;
; N/A   ; None              ; 10.564 ns       ; ctrl[0]        ; data_bus[2]     ;
; N/A   ; None              ; 10.561 ns       ; ctrl[0]        ; data_bus[7]     ;
; N/A   ; None              ; 10.409 ns       ; ctrl[0]        ; data_bus[5]     ;
; N/A   ; None              ; 10.387 ns       ; ctrl[0]        ; cpu_data_out[1] ;
; N/A   ; None              ; 10.379 ns       ; ctrl[0]        ; cpu_data_out[0] ;
; N/A   ; None              ; 10.319 ns       ; cpu_data_in[6] ; data_bus[6]     ;
; N/A   ; None              ; 10.312 ns       ; ctrl[0]        ; ctrl_bus[6]     ;
; N/A   ; None              ; 10.104 ns       ; ctrl[0]        ; cpu_data_out[3] ;
; N/A   ; None              ; 10.020 ns       ; ctrl[0]        ; ctrl_bus[5]     ;
; N/A   ; None              ; 9.926 ns        ; ctrl[0]        ; data_bus[0]     ;
; N/A   ; None              ; 9.925 ns        ; cpu_addr[10]   ; address_bus[10] ;
; N/A   ; None              ; 9.912 ns        ; cpu_data_in[1] ; data_bus[1]     ;
; N/A   ; None              ; 9.831 ns        ; ctrl[0]        ; cpu_data_out[5] ;
; N/A   ; None              ; 9.791 ns        ; ctrl[0]        ; cpu_data_out[2] ;
; N/A   ; None              ; 9.774 ns        ; ctrl[0]        ; data_bus[3]     ;
; N/A   ; None              ; 9.772 ns        ; ctrl[0]        ; ctrl_bus[2]     ;
; N/A   ; None              ; 9.758 ns        ; ctrl[0]        ; ctrl_bus[4]     ;
; N/A   ; None              ; 9.727 ns        ; ctrl[0]        ; ctrl_bus[1]     ;
; N/A   ; None              ; 9.702 ns        ; ctrl[0]        ; data_bus[6]     ;
; N/A   ; None              ; 9.675 ns        ; ctrl[0]        ; data_bus[1]     ;
; N/A   ; None              ; 9.612 ns        ; ctrl[0]        ; ctrl_bus[0]     ;
; N/A   ; None              ; 9.360 ns        ; ctrl[0]        ; ctrl_bus[3]     ;
; N/A   ; None              ; 9.303 ns        ; cpu_data_in[4] ; data_bus[4]     ;
; N/A   ; None              ; 9.294 ns        ; ctrl[0]        ; ctrl_bus[7]     ;
; N/A   ; None              ; 9.291 ns        ; ctrl[0]        ; data_bus[4]     ;
; N/A   ; None              ; 9.207 ns        ; cpu_addr[13]   ; address_bus[13] ;
; N/A   ; None              ; 9.069 ns        ; cpu_addr[12]   ; address_bus[12] ;
; N/A   ; None              ; 8.995 ns        ; cpu_addr[1]    ; address_bus[1]  ;
; N/A   ; None              ; 8.991 ns        ; cpu_data_in[5] ; data_bus[5]     ;
; N/A   ; None              ; 8.899 ns        ; cpu_data_in[0] ; data_bus[0]     ;
; N/A   ; None              ; 8.873 ns        ; cpu_addr[11]   ; address_bus[11] ;
; N/A   ; None              ; 8.699 ns        ; cpu_data_in[2] ; data_bus[2]     ;
; N/A   ; None              ; 8.312 ns        ; cpu_addr[0]    ; address_bus[0]  ;
; N/A   ; None              ; 8.167 ns        ; cpu_data_in[3] ; data_bus[3]     ;
; N/A   ; None              ; 7.516 ns        ; cpu_addr[3]    ; address_bus[3]  ;
; N/A   ; None              ; 7.347 ns        ; cpu_addr[6]    ; address_bus[6]  ;
; N/A   ; None              ; 7.250 ns        ; cpu_addr[7]    ; address_bus[7]  ;
; N/A   ; None              ; 7.106 ns        ; cpu_addr[2]    ; address_bus[2]  ;
; N/A   ; None              ; 7.099 ns        ; cpu_addr[5]    ; address_bus[5]  ;
; N/A   ; None              ; 6.930 ns        ; cpu_addr[8]    ; address_bus[8]  ;
; N/A   ; None              ; 6.822 ns        ; cpu_addr[4]    ; address_bus[4]  ;
; N/A   ; None              ; 6.700 ns        ; cpu_addr[9]    ; address_bus[9]  ;
+-------+-------------------+-----------------+----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From         ; To                                                                                                            ; To Clock     ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+
; N/A                                     ; None                                                ; 37.672 ns ; cpu_addr[12] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk          ;
; N/A                                     ; None                                                ; 36.393 ns ; cpu_addr[12] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]      ;
; N/A                                     ; None                                                ; 36.350 ns ; cpu_addr[11] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk          ;
; N/A                                     ; None                                                ; 36.330 ns ; cpu_addr[13] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk          ;
; N/A                                     ; None                                                ; 36.047 ns ; cpu_addr[12] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6]  ;
; N/A                                     ; None                                                ; 35.653 ns ; cpu_addr[12] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7]  ;
; N/A                                     ; None                                                ; 35.544 ns ; cpu_addr[12] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8]  ;
; N/A                                     ; None                                                ; 35.428 ns ; cpu_addr[12] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4]  ;
; N/A                                     ; None                                                ; 35.394 ns ; cpu_addr[12] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9]  ;
; N/A                                     ; None                                                ; 35.079 ns ; cpu_addr[12] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5]  ;
; N/A                                     ; None                                                ; 35.071 ns ; cpu_addr[11] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]      ;
; N/A                                     ; None                                                ; 35.051 ns ; cpu_addr[13] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]      ;
; N/A                                     ; None                                                ; 34.857 ns ; cpu_addr[12] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ;
; N/A                                     ; None                                                ; 34.725 ns ; cpu_addr[11] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6]  ;
; N/A                                     ; None                                                ; 34.705 ns ; cpu_addr[13] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[6]  ;
; N/A                                     ; None                                                ; 34.636 ns ; cpu_addr[12] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ;
; N/A                                     ; None                                                ; 34.417 ns ; cpu_addr[12] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2]  ;
; N/A                                     ; None                                                ; 34.331 ns ; cpu_addr[11] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7]  ;
; N/A                                     ; None                                                ; 34.311 ns ; cpu_addr[13] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[7]  ;
; N/A                                     ; None                                                ; 34.274 ns ; cpu_addr[12] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3]  ;
; N/A                                     ; None                                                ; 34.222 ns ; cpu_addr[11] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8]  ;
; N/A                                     ; None                                                ; 34.202 ns ; cpu_addr[13] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[8]  ;
; N/A                                     ; None                                                ; 34.106 ns ; cpu_addr[11] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4]  ;
; N/A                                     ; None                                                ; 34.104 ns ; cpu_addr[12] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]      ;
; N/A                                     ; None                                                ; 34.086 ns ; cpu_addr[13] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[4]  ;
; N/A                                     ; None                                                ; 34.072 ns ; cpu_addr[11] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9]  ;
; N/A                                     ; None                                                ; 34.052 ns ; cpu_addr[13] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[9]  ;
; N/A                                     ; None                                                ; 33.800 ns ; cpu_addr[12] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ;
; N/A                                     ; None                                                ; 33.757 ns ; cpu_addr[11] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5]  ;
; N/A                                     ; None                                                ; 33.737 ns ; cpu_addr[13] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[5]  ;
; N/A                                     ; None                                                ; 33.714 ns ; cpu_addr[10] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk          ;
; N/A                                     ; None                                                ; 33.653 ns ; cpu_addr[12] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ;
; N/A                                     ; None                                                ; 33.535 ns ; cpu_addr[11] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ;
; N/A                                     ; None                                                ; 33.515 ns ; cpu_addr[13] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[12] ;
; N/A                                     ; None                                                ; 33.314 ns ; cpu_addr[11] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ;
; N/A                                     ; None                                                ; 33.294 ns ; cpu_addr[13] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[13] ;
; N/A                                     ; None                                                ; 33.095 ns ; cpu_addr[11] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2]  ;
; N/A                                     ; None                                                ; 33.075 ns ; cpu_addr[13] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[2]  ;
; N/A                                     ; None                                                ; 32.952 ns ; cpu_addr[11] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3]  ;
; N/A                                     ; None                                                ; 32.932 ns ; cpu_addr[13] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[3]  ;
; N/A                                     ; None                                                ; 32.782 ns ; cpu_addr[11] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]      ;
; N/A                                     ; None                                                ; 32.762 ns ; cpu_addr[13] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]      ;
; N/A                                     ; None                                                ; 32.478 ns ; cpu_addr[11] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ;
; N/A                                     ; None                                                ; 32.458 ns ; cpu_addr[13] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[10] ;
; N/A                                     ; None                                                ; 32.435 ns ; cpu_addr[10] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]      ;
; N/A                                     ; None                                                ; 32.331 ns ; cpu_addr[11] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ;
; N/A                                     ; None                                                ; 32.311 ns ; cpu_addr[13] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[11] ;
; N/A                                     ; None                                                ; 32.089 ns ; cpu_addr[10] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6]  ;
; N/A                                     ; None                                                ; 31.695 ns ; cpu_addr[10] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7]  ;
; N/A                                     ; None                                                ; 31.586 ns ; cpu_addr[10] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8]  ;
; N/A                                     ; None                                                ; 31.470 ns ; cpu_addr[10] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4]  ;
; N/A                                     ; None                                                ; 31.436 ns ; cpu_addr[10] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9]  ;
; N/A                                     ; None                                                ; 31.385 ns ; cpu_addr[11] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk          ;
; N/A                                     ; None                                                ; 31.121 ns ; cpu_addr[10] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5]  ;
; N/A                                     ; None                                                ; 30.899 ns ; cpu_addr[10] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ;
; N/A                                     ; None                                                ; 30.678 ns ; cpu_addr[10] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ;
; N/A                                     ; None                                                ; 30.554 ns ; cpu_addr[10] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk          ;
; N/A                                     ; None                                                ; 30.459 ns ; cpu_addr[10] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2]  ;
; N/A                                     ; None                                                ; 30.316 ns ; cpu_addr[10] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3]  ;
; N/A                                     ; None                                                ; 30.146 ns ; cpu_addr[10] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]      ;
; N/A                                     ; None                                                ; 30.106 ns ; cpu_addr[11] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]      ;
; N/A                                     ; None                                                ; 29.842 ns ; cpu_addr[10] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ;
; N/A                                     ; None                                                ; 29.760 ns ; cpu_addr[11] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6]  ;
; N/A                                     ; None                                                ; 29.695 ns ; cpu_addr[10] ; cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ;
; N/A                                     ; None                                                ; 29.366 ns ; cpu_addr[11] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7]  ;
; N/A                                     ; None                                                ; 29.275 ns ; cpu_addr[10] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]      ;
; N/A                                     ; None                                                ; 29.257 ns ; cpu_addr[11] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8]  ;
; N/A                                     ; None                                                ; 29.141 ns ; cpu_addr[11] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4]  ;
; N/A                                     ; None                                                ; 29.107 ns ; cpu_addr[11] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9]  ;
; N/A                                     ; None                                                ; 28.929 ns ; cpu_addr[10] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6]  ;
; N/A                                     ; None                                                ; 28.792 ns ; cpu_addr[11] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5]  ;
; N/A                                     ; None                                                ; 28.570 ns ; cpu_addr[11] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ;
; N/A                                     ; None                                                ; 28.535 ns ; cpu_addr[10] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7]  ;
; N/A                                     ; None                                                ; 28.426 ns ; cpu_addr[10] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8]  ;
; N/A                                     ; None                                                ; 28.349 ns ; cpu_addr[11] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ;
; N/A                                     ; None                                                ; 28.310 ns ; cpu_addr[10] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4]  ;
; N/A                                     ; None                                                ; 28.276 ns ; cpu_addr[10] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9]  ;
; N/A                                     ; None                                                ; 28.130 ns ; cpu_addr[11] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2]  ;
; N/A                                     ; None                                                ; 27.987 ns ; cpu_addr[11] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3]  ;
; N/A                                     ; None                                                ; 27.961 ns ; cpu_addr[10] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5]  ;
; N/A                                     ; None                                                ; 27.817 ns ; cpu_addr[11] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]      ;
; N/A                                     ; None                                                ; 27.739 ns ; cpu_addr[10] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ;
; N/A                                     ; None                                                ; 27.657 ns ; cpu_addr[13] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk          ;
; N/A                                     ; None                                                ; 27.518 ns ; cpu_addr[10] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ;
; N/A                                     ; None                                                ; 27.513 ns ; cpu_addr[11] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ;
; N/A                                     ; None                                                ; 27.366 ns ; cpu_addr[11] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ;
; N/A                                     ; None                                                ; 27.299 ns ; cpu_addr[10] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2]  ;
; N/A                                     ; None                                                ; 27.156 ns ; cpu_addr[10] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3]  ;
; N/A                                     ; None                                                ; 27.076 ns ; cpu_addr[12] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk          ;
; N/A                                     ; None                                                ; 26.986 ns ; cpu_addr[10] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]      ;
; N/A                                     ; None                                                ; 26.703 ns ; cpu_addr[11] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; clk          ;
; N/A                                     ; None                                                ; 26.682 ns ; cpu_addr[10] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ;
; N/A                                     ; None                                                ; 26.535 ns ; cpu_addr[10] ; cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ;
; N/A                                     ; None                                                ; 26.378 ns ; cpu_addr[13] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]      ;
; N/A                                     ; None                                                ; 26.065 ns ; cpu_addr[10] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; clk          ;
; N/A                                     ; None                                                ; 26.032 ns ; cpu_addr[13] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[6]  ;
; N/A                                     ; None                                                ; 25.797 ns ; cpu_addr[12] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]      ;
; N/A                                     ; None                                                ; 25.638 ns ; cpu_addr[13] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[7]  ;
; N/A                                     ; None                                                ; 25.529 ns ; cpu_addr[13] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[8]  ;
; N/A                                     ; None                                                ; 25.451 ns ; cpu_addr[12] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6]  ;
; N/A                                     ; None                                                ; 25.424 ns ; cpu_addr[11] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[3]      ;
; N/A                                     ; None                                                ; 25.413 ns ; cpu_addr[13] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[4]  ;
; N/A                                     ; None                                                ; 25.379 ns ; cpu_addr[13] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[9]  ;
; N/A                                     ; None                                                ; 25.078 ns ; cpu_addr[11] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[6]  ;
; N/A                                     ; None                                                ; 25.064 ns ; cpu_addr[13] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[5]  ;
; N/A                                     ; None                                                ; 25.057 ns ; cpu_addr[12] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[7]  ;
; N/A                                     ; None                                                ; 24.948 ns ; cpu_addr[12] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[8]  ;
; N/A                                     ; None                                                ; 24.842 ns ; cpu_addr[13] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[12] ;
; N/A                                     ; None                                                ; 24.832 ns ; cpu_addr[12] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[4]  ;
; N/A                                     ; None                                                ; 24.798 ns ; cpu_addr[12] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[9]  ;
; N/A                                     ; None                                                ; 24.786 ns ; cpu_addr[10] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[3]      ;
; N/A                                     ; None                                                ; 24.684 ns ; cpu_addr[11] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[7]  ;
; N/A                                     ; None                                                ; 24.621 ns ; cpu_addr[13] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[13] ;
; N/A                                     ; None                                                ; 24.575 ns ; cpu_addr[11] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[8]  ;
; N/A                                     ; None                                                ; 24.483 ns ; cpu_addr[12] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[5]  ;
; N/A                                     ; None                                                ; 24.459 ns ; cpu_addr[11] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[4]  ;
; N/A                                     ; None                                                ; 24.440 ns ; cpu_addr[10] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[6]  ;
; N/A                                     ; None                                                ; 24.425 ns ; cpu_addr[11] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[9]  ;
; N/A                                     ; None                                                ; 24.402 ns ; cpu_addr[13] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[2]  ;
; N/A                                     ; None                                                ; 24.373 ns ; cpu_addr[5]  ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; clk          ;
; N/A                                     ; None                                                ; 24.261 ns ; cpu_addr[12] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[12] ;
; N/A                                     ; None                                                ; 24.259 ns ; cpu_addr[13] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[3]  ;
; N/A                                     ; None                                                ; 24.214 ns ; ctrl[0]      ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; clk          ;
; N/A                                     ; None                                                ; 24.118 ns ; cpu_addr[2]  ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; clk          ;
; N/A                                     ; None                                                ; 24.110 ns ; cpu_addr[11] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[5]  ;
; N/A                                     ; None                                                ; 24.089 ns ; cpu_addr[13] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[0]      ;
; N/A                                     ; None                                                ; 24.058 ns ; cpu_addr[9]  ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; clk          ;
; N/A                                     ; None                                                ; 24.046 ns ; cpu_addr[10] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[7]  ;
; N/A                                     ; None                                                ; 24.040 ns ; cpu_addr[12] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[13] ;
; N/A                                     ; None                                                ; 24.024 ns ; cpu_addr[4]  ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; clk          ;
; N/A                                     ; None                                                ; 23.980 ns ; cpu_addr[3]  ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; clk          ;
; N/A                                     ; None                                                ; 23.937 ns ; cpu_addr[10] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[8]  ;
; N/A                                     ; None                                                ; 23.917 ns ; cpu_addr[13] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; clk          ;
; N/A                                     ; None                                                ; 23.908 ns ; cpu_addr[8]  ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; clk          ;
; N/A                                     ; None                                                ; 23.888 ns ; cpu_addr[11] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[12] ;
; N/A                                     ; None                                                ; 23.821 ns ; cpu_addr[12] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[2]  ;
; N/A                                     ; None                                                ; 23.821 ns ; cpu_addr[10] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[4]  ;
; N/A                                     ; None                                                ; 23.799 ns ; cpu_addr[7]  ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; clk          ;
; N/A                                     ; None                                                ; 23.787 ns ; cpu_addr[10] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[9]  ;
; N/A                                     ; None                                                ; 23.785 ns ; cpu_addr[13] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[10] ;
; N/A                                     ; None                                                ; 23.703 ns ; cpu_addr[11] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; clk          ;
; N/A                                     ; None                                                ; 23.678 ns ; cpu_addr[12] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[3]  ;
; N/A                                     ; None                                                ; 23.667 ns ; cpu_addr[11] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[13] ;
; N/A                                     ; None                                                ; 23.638 ns ; cpu_addr[13] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[11] ;
; N/A                                     ; None                                                ; 23.545 ns ; cpu_addr[5]  ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[3]      ;
; N/A                                     ; None                                                ; 23.508 ns ; cpu_addr[12] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[0]      ;
; N/A                                     ; None                                                ; 23.484 ns ; cpu_addr[12] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; clk          ;
; N/A                                     ; None                                                ; 23.472 ns ; cpu_addr[10] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[5]  ;
; N/A                                     ; None                                                ; 23.448 ns ; cpu_addr[11] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[2]  ;
; N/A                                     ; None                                                ; 23.405 ns ; cpu_addr[6]  ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; clk          ;
; N/A                                     ; None                                                ; 23.392 ns ; cpu_addr[10] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; clk          ;
; N/A                                     ; None                                                ; 23.386 ns ; ctrl[0]      ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[3]      ;
; N/A                                     ; None                                                ; 23.305 ns ; cpu_addr[11] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[3]  ;
; N/A                                     ; None                                                ; 23.290 ns ; cpu_addr[2]  ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[3]      ;
; N/A                                     ; None                                                ; 23.250 ns ; cpu_addr[10] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[12] ;
; N/A                                     ; None                                                ; 23.230 ns ; cpu_addr[9]  ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[3]      ;
; N/A                                     ; None                                                ; 23.204 ns ; cpu_addr[12] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[10] ;
; N/A                                     ; None                                                ; 23.196 ns ; cpu_addr[4]  ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[3]      ;
; N/A                                     ; None                                                ; 23.152 ns ; cpu_addr[3]  ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[3]      ;
; N/A                                     ; None                                                ; 23.135 ns ; cpu_addr[11] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; ctrl[0]      ;
; N/A                                     ; None                                                ; 23.089 ns ; cpu_addr[13] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[3]      ;
; N/A                                     ; None                                                ; 23.080 ns ; cpu_addr[8]  ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[3]      ;
; N/A                                     ; None                                                ; 23.057 ns ; cpu_addr[12] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[11] ;
; N/A                                     ; None                                                ; 23.029 ns ; cpu_addr[10] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[13] ;
; N/A                                     ; None                                                ; 22.971 ns ; cpu_addr[7]  ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[3]      ;
; N/A                                     ; None                                                ; 22.875 ns ; cpu_addr[11] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[3]      ;
; N/A                                     ; None                                                ; 22.831 ns ; cpu_addr[11] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[10] ;
; N/A                                     ; None                                                ; 22.810 ns ; cpu_addr[10] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[2]  ;
; N/A                                     ; None                                                ; 22.684 ns ; cpu_addr[11] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] ; cpu_addr[11] ;
; N/A                                     ; None                                                ; 22.667 ns ; cpu_addr[10] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[3]  ;
; N/A                                     ; None                                                ; 22.656 ns ; cpu_addr[12] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[3]      ;
; N/A                                     ; None                                                ; 22.577 ns ; cpu_addr[6]  ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[3]      ;
; N/A                                     ; None                                                ; 22.564 ns ; cpu_addr[10] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[3]      ;
; N/A                                     ; None                                                ; 22.497 ns ; cpu_addr[10] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; ctrl[0]      ;
; N/A                                     ; None                                                ; 22.193 ns ; cpu_addr[10] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[10] ;
; N/A                                     ; None                                                ; 22.046 ns ; cpu_addr[10] ; cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] ; cpu_addr[11] ;
; N/A                                     ; None                                                ; 21.949 ns ; cpu_addr[13] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; clk          ;
; N/A                                     ; None                                                ; 21.615 ns ; cpu_addr[12] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; clk          ;
; N/A                                     ; None                                                ; 21.217 ns ; cpu_addr[5]  ; latch_1:inst59|lpm_latch:lpm_latch_component|latches[0]                                                       ; ctrl[3]      ;
; N/A                                     ; None                                                ; 20.902 ns ; cpu_addr[9]  ; latch_1:inst59|lpm_latch:lpm_latch_component|latches[0]                                                       ; ctrl[3]      ;
; N/A                                     ; None                                                ; 20.868 ns ; cpu_addr[4]  ; latch_1:inst59|lpm_latch:lpm_latch_component|latches[0]                                                       ; ctrl[3]      ;
; N/A                                     ; None                                                ; 20.752 ns ; cpu_addr[8]  ; latch_1:inst59|lpm_latch:lpm_latch_component|latches[0]                                                       ; ctrl[3]      ;
; N/A                                     ; None                                                ; 20.684 ns ; cpu_addr[5]  ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[0]      ;
; N/A                                     ; None                                                ; 20.670 ns ; cpu_addr[13] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; ctrl[3]      ;
; N/A                                     ; None                                                ; 20.643 ns ; cpu_addr[7]  ; latch_1:inst59|lpm_latch:lpm_latch_component|latches[0]                                                       ; ctrl[3]      ;
; N/A                                     ; None                                                ; 20.525 ns ; ctrl[0]      ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[0]      ;
; N/A                                     ; None                                                ; 20.429 ns ; cpu_addr[2]  ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[0]      ;
; N/A                                     ; None                                                ; 20.369 ns ; cpu_addr[9]  ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[0]      ;
; N/A                                     ; None                                                ; 20.336 ns ; cpu_addr[12] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; ctrl[3]      ;
; N/A                                     ; None                                                ; 20.335 ns ; cpu_addr[4]  ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[0]      ;
; N/A                                     ; None                                                ; 20.324 ns ; cpu_addr[13] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[6]  ;
; N/A                                     ; None                                                ; 20.291 ns ; cpu_addr[3]  ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[0]      ;
; N/A                                     ; None                                                ; 20.249 ns ; cpu_addr[6]  ; latch_1:inst59|lpm_latch:lpm_latch_component|latches[0]                                                       ; ctrl[3]      ;
; N/A                                     ; None                                                ; 20.228 ns ; cpu_addr[13] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[0]      ;
; N/A                                     ; None                                                ; 20.219 ns ; cpu_addr[8]  ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[0]      ;
; N/A                                     ; None                                                ; 20.110 ns ; cpu_addr[7]  ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[0]      ;
; N/A                                     ; None                                                ; 20.014 ns ; cpu_addr[11] ; latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]                                                       ; ctrl[0]      ;
; N/A                                     ; None                                                ; 19.990 ns ; cpu_addr[12] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] ; cpu_addr[6]  ;
; N/A                                     ; None                                                ; 19.930 ns ; cpu_addr[13] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[7]  ;
; N/A                                     ; None                                                ; 19.821 ns ; cpu_addr[13] ; cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] ; cpu_addr[8]  ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;              ;                                                                                                               ;              ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu May 09 21:42:58 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off KatPro -c KatPro --timing_analysis_only
Info: Timing Analysis is analyzing one or more registers as latches
    Info: Register cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] is a latch
    Info: Register cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] is a latch
    Info: Register cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] is a latch
    Info: Register cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] is a latch
    Info: Register cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] is a latch
    Info: Register cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] is a latch
    Info: Register cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] is a latch
    Info: Register cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] is a latch
    Info: Register cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] is a latch
    Info: Register cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] is a latch
    Info: Register cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] is a latch
    Info: Register cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] is a latch
    Info: Register cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] is a latch
    Info: Register cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] is a latch
    Info: Register cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] is a latch
    Info: Register cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] is a latch
    Info: Register cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] is a latch
    Info: Register cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] is a latch
    Info: Register cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] is a latch
    Info: Register cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] is a latch
    Info: Register cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] is a latch
    Info: Register cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] is a latch
    Info: Register cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] is a latch
    Info: Register cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] is a latch
    Info: Register cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] is a latch
    Info: Register cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] is a latch
    Info: Register cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] is a latch
    Info: Register cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] is a latch
    Info: Register cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] is a latch
    Info: Register cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] is a latch
    Info: Register cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] is a latch
    Info: Register cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] is a latch
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "latch_1:inst59|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "latch_8:inst11|lpm_latch:lpm_latch_component|latches[7]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "ctrl[3]" is an undefined clock
    Info: Assuming node "cpu_addr[2]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "cpu_addr[5]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "cpu_addr[7]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "cpu_addr[9]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "cpu_addr[4]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "cpu_addr[6]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "cpu_addr[8]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "ctrl[0]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "cpu_addr[3]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "cpu_addr[10]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "cpu_addr[11]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "cpu_addr[12]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "cpu_addr[13]" is a latch enable. Will not compute fmax for this pin.
Warning: Found 134 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]" as buffer
    Info: Detected ripple clock "latch_3:inst182|lpm_latch:lpm_latch_component|latches[1]" as buffer
    Info: Detected ripple clock "latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]" as buffer
    Info: Detected ripple clock "latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]" as buffer
    Info: Detected gated clock "inst17" as buffer
    Info: Detected gated clock "inst241" as buffer
    Info: Detected gated clock "other_enable_signals:inst236|compare_8_eq:inst126|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~2" as buffer
    Info: Detected gated clock "other_enable_signals:inst236|compare_8_eq:inst126|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0" as buffer
    Info: Detected gated clock "other_enable_signals:inst236|compare_8_eq:inst126|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~1" as buffer
    Info: Detected gated clock "compare_8_eq:inst185|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]~0" as buffer
    Info: Detected gated clock "compare_8_eq:inst185|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0" as buffer
    Info: Detected gated clock "load_flush_enable_signals:inst227|inst214~0" as buffer
    Info: Detected gated clock "other_enable_signals:inst236|compare_8_eq:inst121|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0" as buffer
    Info: Detected gated clock "cache_row:inst67|inst138~0" as buffer
    Info: Detected gated clock "cache_row:inst66|inst138~0" as buffer
    Info: Detected gated clock "inst240~1" as buffer
    Info: Detected gated clock "inst240~0" as buffer
    Info: Detected gated clock "cache_row:inst68|inst138~0" as buffer
    Info: Detected gated clock "cache_row:inst66|inst141~0" as buffer
    Info: Detected gated clock "cache_row:inst68|inst141~0" as buffer
    Info: Detected gated clock "cache_row:inst67|inst141~0" as buffer
    Info: Detected gated clock "cache_row:inst67|inst138~1" as buffer
    Info: Detected gated clock "cache_row:inst64|inst141~0" as buffer
    Info: Detected gated clock "cache_row:inst66|inst138~1" as buffer
    Info: Detected gated clock "compare_8_eq:inst185|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~1" as buffer
    Info: Detected gated clock "cache_row:inst64|inst138~0" as buffer
    Info: Detected gated clock "cache_row:inst68|inst138~1" as buffer
    Info: Detected gated clock "cache_row:inst66|inst141~1" as buffer
    Info: Detected gated clock "cache_row:inst68|inst141~1" as buffer
    Info: Detected gated clock "cache_row:inst67|inst141~1" as buffer
    Info: Detected ripple clock "cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "cache_row:inst64|inst141~1" as buffer
    Info: Detected ripple clock "cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w3_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w3_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "inst198~0" as buffer
    Info: Detected gated clock "load_flush_enable_signals:inst227|inst223~0" as buffer
    Info: Detected gated clock "inst265" as buffer
    Info: Detected gated clock "cache_row:inst64|inst138~1" as buffer
    Info: Detected ripple clock "cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "cache_row:inst67|inst133~0" as buffer
    Info: Detected gated clock "cache_row:inst67|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0" as buffer
    Info: Detected gated clock "cache_row:inst67|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1" as buffer
    Info: Detected gated clock "cache_row:inst67|dirty_bit:inst|inst" as buffer
    Info: Detected gated clock "cache_row:inst67|dirty_bit:inst1|inst" as buffer
    Info: Detected gated clock "cache_row:inst67|inst132~0" as buffer
    Info: Detected gated clock "cache_row:inst67|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0" as buffer
    Info: Detected gated clock "cache_row:inst67|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1" as buffer
    Info: Detected gated clock "cache_row:inst68|inst133~0" as buffer
    Info: Detected gated clock "cache_row:inst68|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1" as buffer
    Info: Detected gated clock "cache_row:inst68|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0" as buffer
    Info: Detected gated clock "cache_row:inst68|inst132~0" as buffer
    Info: Detected gated clock "cache_row:inst68|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0" as buffer
    Info: Detected gated clock "cache_row:inst68|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1" as buffer
    Info: Detected gated clock "cache_row:inst68|dirty_bit:inst|inst" as buffer
    Info: Detected gated clock "cache_row:inst68|dirty_bit:inst1|inst" as buffer
    Info: Detected ripple clock "cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "cache_row:inst64|dirty_bit:inst|inst" as buffer
    Info: Detected ripple clock "cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]" as buffer
    Info: Detected gated clock "cache_row:inst66|inst132~0" as buffer
    Info: Detected gated clock "cache_row:inst66|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1" as buffer
    Info: Detected gated clock "cache_row:inst66|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0" as buffer
    Info: Detected gated clock "cache_row:inst66|dirty_bit:inst|inst" as buffer
    Info: Detected gated clock "cache_row:inst66|inst133~0" as buffer
    Info: Detected gated clock "cache_row:inst66|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1" as buffer
    Info: Detected gated clock "cache_row:inst66|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0" as buffer
    Info: Detected gated clock "cache_row:inst66|dirty_bit:inst1|inst" as buffer
    Info: Detected gated clock "mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~1" as buffer
    Info: Detected ripple clock "cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "cache_row:inst64|dirty_bit:inst1|inst" as buffer
    Info: Detected ripple clock "cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~0" as buffer
    Info: Detected ripple clock "cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]" as buffer
    Info: Detected gated clock "tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "load_flush_enable_signals:inst227|inst224~0" as buffer
    Info: Detected gated clock "tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~0" as buffer
    Info: Detected ripple clock "counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[1]" as buffer
    Info: Detected gated clock "inst51~0" as buffer
    Info: Detected ripple clock "cache_row:inst67|dirty_bit:inst|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "cache_row:inst67|dirty_bit:inst1|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "cache_row:inst68|dirty_bit:inst|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "cache_row:inst68|dirty_bit:inst1|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "cache_row:inst68|inst55~0" as buffer
    Info: Detected gated clock "cache_row:inst64|inst133~0" as buffer
    Info: Detected gated clock "cache_row:inst64|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0" as buffer
    Info: Detected ripple clock "cache_row:inst64|dirty_bit:inst|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "cache_row:inst64|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1" as buffer
    Info: Detected ripple clock "cache_row:inst66|dirty_bit:inst|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "cache_row:inst66|inst55~0" as buffer
    Info: Detected ripple clock "cache_row:inst66|dirty_bit:inst1|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "cache_row:inst68|compare_8_eq:inst49|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~0" as buffer
    Info: Detected gated clock "cache_row:inst64|inst132~0" as buffer
    Info: Detected ripple clock "cache_row:inst64|dirty_bit:inst1|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "cache_row:inst64|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0" as buffer
    Info: Detected gated clock "cache_row:inst64|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1" as buffer
    Info: Detected gated clock "cache_row:inst64|inst55~0" as buffer
    Info: Detected ripple clock "counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "inst259" as buffer
    Info: Detected ripple clock "counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[5]" as buffer
Info: Clock "clk" has Internal fmax of 11.03 MHz between source register "cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" and destination register "cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]" (period= 90.636 ns)
    Info: + Longest register to register delay is 4.312 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: 2: + IC(1.164 ns) + CELL(0.357 ns) = 1.521 ns; Loc. = LCCOMB_X18_Y15_N16; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~1'
        Info: 3: + IC(0.209 ns) + CELL(0.053 ns) = 1.783 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
        Info: 4: + IC(0.365 ns) + CELL(0.272 ns) = 2.420 ns; Loc. = LCCOMB_X17_Y15_N12; Fanout = 4; COMB Node = 'cache_row:inst64|inst133~0'
        Info: 5: + IC(0.853 ns) + CELL(0.053 ns) = 3.326 ns; Loc. = LCCOMB_X22_Y14_N8; Fanout = 8; COMB Node = 'cache_row:inst64|inst133~1'
        Info: 6: + IC(0.589 ns) + CELL(0.397 ns) = 4.312 ns; Loc. = LCFF_X22_Y16_N9; Fanout = 4; REG Node = 'cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]'
        Info: Total cell delay = 1.132 ns ( 26.25 % )
        Info: Total interconnect delay = 3.180 ns ( 73.75 % )
    Info: - Smallest clock skew is -40.822 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.474 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 23; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 64; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X22_Y16_N9; Fanout = 4; REG Node = 'cache_count:inst|counter_8_async:inst1|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4]'
            Info: Total cell delay = 1.472 ns ( 59.50 % )
            Info: Total interconnect delay = 1.002 ns ( 40.50 % )
        Info: - Longest clock path from clock "clk" to source register is 43.296 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 23; CLK Node = 'clk'
            Info: 2: + IC(1.178 ns) + CELL(0.712 ns) = 2.744 ns; Loc. = LCFF_X18_Y11_N11; Fanout = 12; REG Node = 'counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[5]'
            Info: 3: + IC(0.558 ns) + CELL(0.228 ns) = 3.530 ns; Loc. = LCCOMB_X17_Y11_N24; Fanout = 12; COMB Node = 'load_flush_enable_signals:inst227|inst223~0'
            Info: 4: + IC(0.266 ns) + CELL(0.357 ns) = 4.153 ns; Loc. = LCCOMB_X17_Y11_N28; Fanout = 9; COMB Node = 'inst265'
            Info: 5: + IC(0.699 ns) + CELL(0.228 ns) = 5.080 ns; Loc. = LCCOMB_X17_Y14_N30; Fanout = 1; COMB Node = 'cache_row:inst67|dirty_bit:inst|inst'
            Info: 6: + IC(0.212 ns) + CELL(0.712 ns) = 6.004 ns; Loc. = LCFF_X17_Y14_N31; Fanout = 6; REG Node = 'cache_row:inst67|dirty_bit:inst|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]'
            Info: 7: + IC(0.570 ns) + CELL(0.366 ns) = 6.940 ns; Loc. = LCCOMB_X19_Y14_N22; Fanout = 1; COMB Node = 'cache_row:inst67|inst141~0'
            Info: 8: + IC(0.232 ns) + CELL(0.272 ns) = 7.444 ns; Loc. = LCCOMB_X19_Y14_N16; Fanout = 3; COMB Node = 'cache_row:inst67|inst141~1'
            Info: 9: + IC(1.576 ns) + CELL(0.000 ns) = 9.020 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'cache_row:inst67|inst141~1clkctrl'
            Info: 10: + IC(0.890 ns) + CELL(0.761 ns) = 10.671 ns; Loc. = LCFF_X19_Y9_N17; Fanout = 2; REG Node = 'cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 11: + IC(1.407 ns) + CELL(0.357 ns) = 12.435 ns; Loc. = LCCOMB_X18_Y14_N8; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~0'
            Info: 12: + IC(0.572 ns) + CELL(0.228 ns) = 13.235 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 13: + IC(0.669 ns) + CELL(0.272 ns) = 14.176 ns; Loc. = LCCOMB_X18_Y13_N14; Fanout = 3; COMB Node = 'cache_row:inst68|inst133~0'
            Info: 14: + IC(0.913 ns) + CELL(0.378 ns) = 15.467 ns; Loc. = LCCOMB_X21_Y14_N16; Fanout = 2; COMB Node = 'cache_row:inst68|inst141~1'
            Info: 15: + IC(0.242 ns) + CELL(0.761 ns) = 16.470 ns; Loc. = LCFF_X21_Y14_N21; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 16: + IC(0.555 ns) + CELL(0.272 ns) = 17.297 ns; Loc. = LCCOMB_X19_Y14_N4; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~0'
            Info: 17: + IC(0.268 ns) + CELL(0.357 ns) = 17.922 ns; Loc. = LCCOMB_X19_Y14_N28; Fanout = 3; COMB Node = 'cache_row:inst68|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 18: + IC(0.822 ns) + CELL(0.272 ns) = 19.016 ns; Loc. = LCCOMB_X17_Y15_N20; Fanout = 3; COMB Node = 'cache_row:inst68|inst138~1'
            Info: 19: + IC(0.787 ns) + CELL(0.761 ns) = 20.564 ns; Loc. = LCFF_X19_Y12_N15; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 20: + IC(0.774 ns) + CELL(0.272 ns) = 21.610 ns; Loc. = LCCOMB_X19_Y14_N8; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~0'
            Info: 21: + IC(0.682 ns) + CELL(0.378 ns) = 22.670 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 3; COMB Node = 'cache_row:inst66|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 22: + IC(0.806 ns) + CELL(0.272 ns) = 23.748 ns; Loc. = LCCOMB_X17_Y13_N4; Fanout = 2; COMB Node = 'cache_row:inst66|inst141~1'
            Info: 23: + IC(1.702 ns) + CELL(0.000 ns) = 25.450 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'cache_row:inst66|inst141~1clkctrl'
            Info: 24: + IC(0.919 ns) + CELL(0.761 ns) = 27.130 ns; Loc. = LCFF_X14_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 25: + IC(1.201 ns) + CELL(0.357 ns) = 28.688 ns; Loc. = LCCOMB_X18_Y15_N20; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w3_n0_mux_dataout~1'
            Info: 26: + IC(0.213 ns) + CELL(0.053 ns) = 28.954 ns; Loc. = LCCOMB_X18_Y15_N26; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~0'
            Info: 27: + IC(0.270 ns) + CELL(0.272 ns) = 29.496 ns; Loc. = LCCOMB_X18_Y15_N2; Fanout = 3; COMB Node = 'cache_row:inst66|inst132~0'
            Info: 28: + IC(0.655 ns) + CELL(0.272 ns) = 30.423 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 3; COMB Node = 'cache_row:inst66|inst138~1'
            Info: 29: + IC(1.482 ns) + CELL(0.000 ns) = 31.905 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'cache_row:inst66|inst138~1clkctrl'
            Info: 30: + IC(0.912 ns) + CELL(0.761 ns) = 33.578 ns; Loc. = LCFF_X23_Y10_N17; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 31: + IC(1.052 ns) + CELL(0.357 ns) = 34.987 ns; Loc. = LCCOMB_X19_Y12_N16; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~1'
            Info: 32: + IC(0.379 ns) + CELL(0.154 ns) = 35.520 ns; Loc. = LCCOMB_X19_Y12_N2; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 33: + IC(0.676 ns) + CELL(0.154 ns) = 36.350 ns; Loc. = LCCOMB_X19_Y11_N28; Fanout = 3; COMB Node = 'cache_row:inst64|inst141~1'
            Info: 34: + IC(0.833 ns) + CELL(0.761 ns) = 37.944 ns; Loc. = LCFF_X23_Y14_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 35: + IC(0.308 ns) + CELL(0.053 ns) = 38.305 ns; Loc. = LCCOMB_X22_Y14_N24; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~1'
            Info: 36: + IC(0.253 ns) + CELL(0.154 ns) = 38.712 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 37: + IC(0.898 ns) + CELL(0.272 ns) = 39.882 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 3; COMB Node = 'cache_row:inst64|inst138~1'
            Info: 38: + IC(1.834 ns) + CELL(0.000 ns) = 41.716 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'cache_row:inst64|inst138~1clkctrl'
            Info: 39: + IC(0.913 ns) + CELL(0.667 ns) = 43.296 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 14.118 ns ( 32.61 % )
            Info: Total interconnect delay = 29.178 ns ( 67.39 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "ctrl[3]" has Internal fmax of 22.42 MHz between source register "cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" and destination register "latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]" (period= 44.603 ns)
    Info: + Longest register to register delay is 4.747 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: 2: + IC(1.164 ns) + CELL(0.357 ns) = 1.521 ns; Loc. = LCCOMB_X18_Y15_N16; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~1'
        Info: 3: + IC(0.209 ns) + CELL(0.053 ns) = 1.783 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
        Info: 4: + IC(0.669 ns) + CELL(0.272 ns) = 2.724 ns; Loc. = LCCOMB_X18_Y13_N12; Fanout = 3; COMB Node = 'cache_row:inst67|inst133~0'
        Info: 5: + IC(0.803 ns) + CELL(0.053 ns) = 3.580 ns; Loc. = LCCOMB_X19_Y12_N10; Fanout = 2; COMB Node = 'cache_row:inst67|inst133~1'
        Info: 6: + IC(0.606 ns) + CELL(0.053 ns) = 4.239 ns; Loc. = LCCOMB_X18_Y14_N26; Fanout = 1; COMB Node = 'inst51~1'
        Info: 7: + IC(0.205 ns) + CELL(0.053 ns) = 4.497 ns; Loc. = LCCOMB_X18_Y14_N14; Fanout = 1; COMB Node = 'inst22~3'
        Info: 8: + IC(0.197 ns) + CELL(0.053 ns) = 4.747 ns; Loc. = LCCOMB_X18_Y14_N24; Fanout = 25; REG Node = 'latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]'
        Info: Total cell delay = 0.894 ns ( 18.83 % )
        Info: Total interconnect delay = 3.853 ns ( 81.17 % )
    Info: - Smallest clock skew is -38.942 ns
        Info: + Shortest clock path from clock "ctrl[3]" to destination register is 3.075 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA11; Fanout = 10; CLK Node = 'ctrl[3]'
            Info: 2: + IC(1.468 ns) + CELL(0.053 ns) = 2.330 ns; Loc. = LCCOMB_X21_Y14_N6; Fanout = 1; COMB Node = 'inst259'
            Info: 3: + IC(0.520 ns) + CELL(0.225 ns) = 3.075 ns; Loc. = LCCOMB_X18_Y14_N24; Fanout = 25; REG Node = 'latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]'
            Info: Total cell delay = 1.087 ns ( 35.35 % )
            Info: Total interconnect delay = 1.988 ns ( 64.65 % )
        Info: - Longest clock path from clock "ctrl[3]" to source register is 42.017 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA11; Fanout = 10; CLK Node = 'ctrl[3]'
            Info: 2: + IC(1.468 ns) + CELL(0.053 ns) = 2.330 ns; Loc. = LCCOMB_X21_Y14_N6; Fanout = 1; COMB Node = 'inst259'
            Info: 3: + IC(0.520 ns) + CELL(0.225 ns) = 3.075 ns; Loc. = LCCOMB_X18_Y14_N24; Fanout = 25; REG Node = 'latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]'
            Info: 4: + IC(0.700 ns) + CELL(0.228 ns) = 4.003 ns; Loc. = LCCOMB_X18_Y11_N30; Fanout = 10; COMB Node = 'other_enable_signals:inst236|compare_8_eq:inst121|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0'
            Info: 5: + IC(0.375 ns) + CELL(0.366 ns) = 4.744 ns; Loc. = LCCOMB_X19_Y11_N22; Fanout = 9; COMB Node = 'inst240~0'
            Info: 6: + IC(0.692 ns) + CELL(0.225 ns) = 5.661 ns; Loc. = LCCOMB_X19_Y14_N22; Fanout = 1; COMB Node = 'cache_row:inst67|inst141~0'
            Info: 7: + IC(0.232 ns) + CELL(0.272 ns) = 6.165 ns; Loc. = LCCOMB_X19_Y14_N16; Fanout = 3; COMB Node = 'cache_row:inst67|inst141~1'
            Info: 8: + IC(1.576 ns) + CELL(0.000 ns) = 7.741 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'cache_row:inst67|inst141~1clkctrl'
            Info: 9: + IC(0.890 ns) + CELL(0.761 ns) = 9.392 ns; Loc. = LCFF_X19_Y9_N17; Fanout = 2; REG Node = 'cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 10: + IC(1.407 ns) + CELL(0.357 ns) = 11.156 ns; Loc. = LCCOMB_X18_Y14_N8; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~0'
            Info: 11: + IC(0.572 ns) + CELL(0.228 ns) = 11.956 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 12: + IC(0.669 ns) + CELL(0.272 ns) = 12.897 ns; Loc. = LCCOMB_X18_Y13_N14; Fanout = 3; COMB Node = 'cache_row:inst68|inst133~0'
            Info: 13: + IC(0.913 ns) + CELL(0.378 ns) = 14.188 ns; Loc. = LCCOMB_X21_Y14_N16; Fanout = 2; COMB Node = 'cache_row:inst68|inst141~1'
            Info: 14: + IC(0.242 ns) + CELL(0.761 ns) = 15.191 ns; Loc. = LCFF_X21_Y14_N21; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 15: + IC(0.555 ns) + CELL(0.272 ns) = 16.018 ns; Loc. = LCCOMB_X19_Y14_N4; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~0'
            Info: 16: + IC(0.268 ns) + CELL(0.357 ns) = 16.643 ns; Loc. = LCCOMB_X19_Y14_N28; Fanout = 3; COMB Node = 'cache_row:inst68|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 17: + IC(0.822 ns) + CELL(0.272 ns) = 17.737 ns; Loc. = LCCOMB_X17_Y15_N20; Fanout = 3; COMB Node = 'cache_row:inst68|inst138~1'
            Info: 18: + IC(0.787 ns) + CELL(0.761 ns) = 19.285 ns; Loc. = LCFF_X19_Y12_N15; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 19: + IC(0.774 ns) + CELL(0.272 ns) = 20.331 ns; Loc. = LCCOMB_X19_Y14_N8; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~0'
            Info: 20: + IC(0.682 ns) + CELL(0.378 ns) = 21.391 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 3; COMB Node = 'cache_row:inst66|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 21: + IC(0.806 ns) + CELL(0.272 ns) = 22.469 ns; Loc. = LCCOMB_X17_Y13_N4; Fanout = 2; COMB Node = 'cache_row:inst66|inst141~1'
            Info: 22: + IC(1.702 ns) + CELL(0.000 ns) = 24.171 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'cache_row:inst66|inst141~1clkctrl'
            Info: 23: + IC(0.919 ns) + CELL(0.761 ns) = 25.851 ns; Loc. = LCFF_X14_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 24: + IC(1.201 ns) + CELL(0.357 ns) = 27.409 ns; Loc. = LCCOMB_X18_Y15_N20; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w3_n0_mux_dataout~1'
            Info: 25: + IC(0.213 ns) + CELL(0.053 ns) = 27.675 ns; Loc. = LCCOMB_X18_Y15_N26; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~0'
            Info: 26: + IC(0.270 ns) + CELL(0.272 ns) = 28.217 ns; Loc. = LCCOMB_X18_Y15_N2; Fanout = 3; COMB Node = 'cache_row:inst66|inst132~0'
            Info: 27: + IC(0.655 ns) + CELL(0.272 ns) = 29.144 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 3; COMB Node = 'cache_row:inst66|inst138~1'
            Info: 28: + IC(1.482 ns) + CELL(0.000 ns) = 30.626 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'cache_row:inst66|inst138~1clkctrl'
            Info: 29: + IC(0.912 ns) + CELL(0.761 ns) = 32.299 ns; Loc. = LCFF_X23_Y10_N17; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 30: + IC(1.052 ns) + CELL(0.357 ns) = 33.708 ns; Loc. = LCCOMB_X19_Y12_N16; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~1'
            Info: 31: + IC(0.379 ns) + CELL(0.154 ns) = 34.241 ns; Loc. = LCCOMB_X19_Y12_N2; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 32: + IC(0.676 ns) + CELL(0.154 ns) = 35.071 ns; Loc. = LCCOMB_X19_Y11_N28; Fanout = 3; COMB Node = 'cache_row:inst64|inst141~1'
            Info: 33: + IC(0.833 ns) + CELL(0.761 ns) = 36.665 ns; Loc. = LCFF_X23_Y14_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 34: + IC(0.308 ns) + CELL(0.053 ns) = 37.026 ns; Loc. = LCCOMB_X22_Y14_N24; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~1'
            Info: 35: + IC(0.253 ns) + CELL(0.154 ns) = 37.433 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 36: + IC(0.898 ns) + CELL(0.272 ns) = 38.603 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 3; COMB Node = 'cache_row:inst64|inst138~1'
            Info: 37: + IC(1.834 ns) + CELL(0.000 ns) = 40.437 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'cache_row:inst64|inst138~1clkctrl'
            Info: 38: + IC(0.913 ns) + CELL(0.667 ns) = 42.017 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 12.567 ns ( 29.91 % )
            Info: Total interconnect delay = 29.450 ns ( 70.09 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.820 ns
Info: Clock "cpu_addr[2]" has Internal fmax of 25.83 MHz between source register "cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" and destination register "cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" (period= 38.722 ns)
    Info: + Longest register to register delay is 2.922 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: 2: + IC(1.164 ns) + CELL(0.357 ns) = 1.521 ns; Loc. = LCCOMB_X18_Y15_N16; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~1'
        Info: 3: + IC(0.209 ns) + CELL(0.053 ns) = 1.783 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
        Info: 4: + IC(0.224 ns) + CELL(0.053 ns) = 2.060 ns; Loc. = LCCOMB_X18_Y15_N30; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~2'
        Info: 5: + IC(0.316 ns) + CELL(0.546 ns) = 2.922 ns; Loc. = LCFF_X18_Y15_N25; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: Total cell delay = 1.009 ns ( 34.53 % )
        Info: Total interconnect delay = 1.913 ns ( 65.47 % )
    Info: - Smallest clock skew is -35.616 ns
        Info: + Shortest clock path from clock "cpu_addr[2]" to destination register is 4.425 ns
            Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W10; Fanout = 11; CLK Node = 'cpu_addr[2]'
            Info: 2: + IC(1.520 ns) + CELL(0.053 ns) = 2.372 ns; Loc. = LCCOMB_X17_Y13_N8; Fanout = 4; COMB Node = 'cache_row:inst66|inst55~0'
            Info: 3: + IC(0.232 ns) + CELL(0.225 ns) = 2.829 ns; Loc. = LCCOMB_X17_Y13_N24; Fanout = 1; COMB Node = 'cache_row:inst66|inst138~0'
            Info: 4: + IC(0.211 ns) + CELL(0.154 ns) = 3.194 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 3; COMB Node = 'cache_row:inst66|inst138~1'
            Info: 5: + IC(0.564 ns) + CELL(0.667 ns) = 4.425 ns; Loc. = LCFF_X18_Y15_N25; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 1.898 ns ( 42.89 % )
            Info: Total interconnect delay = 2.527 ns ( 57.11 % )
        Info: - Longest clock path from clock "cpu_addr[2]" to source register is 40.041 ns
            Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W10; Fanout = 11; CLK Node = 'cpu_addr[2]'
            Info: 2: + IC(1.497 ns) + CELL(0.228 ns) = 2.524 ns; Loc. = LCCOMB_X18_Y8_N4; Fanout = 4; COMB Node = 'inst51~0'
            Info: 3: + IC(0.933 ns) + CELL(0.228 ns) = 3.685 ns; Loc. = LCCOMB_X19_Y14_N22; Fanout = 1; COMB Node = 'cache_row:inst67|inst141~0'
            Info: 4: + IC(0.232 ns) + CELL(0.272 ns) = 4.189 ns; Loc. = LCCOMB_X19_Y14_N16; Fanout = 3; COMB Node = 'cache_row:inst67|inst141~1'
            Info: 5: + IC(1.576 ns) + CELL(0.000 ns) = 5.765 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'cache_row:inst67|inst141~1clkctrl'
            Info: 6: + IC(0.890 ns) + CELL(0.761 ns) = 7.416 ns; Loc. = LCFF_X19_Y9_N17; Fanout = 2; REG Node = 'cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 7: + IC(1.407 ns) + CELL(0.357 ns) = 9.180 ns; Loc. = LCCOMB_X18_Y14_N8; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~0'
            Info: 8: + IC(0.572 ns) + CELL(0.228 ns) = 9.980 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 9: + IC(0.669 ns) + CELL(0.272 ns) = 10.921 ns; Loc. = LCCOMB_X18_Y13_N14; Fanout = 3; COMB Node = 'cache_row:inst68|inst133~0'
            Info: 10: + IC(0.913 ns) + CELL(0.378 ns) = 12.212 ns; Loc. = LCCOMB_X21_Y14_N16; Fanout = 2; COMB Node = 'cache_row:inst68|inst141~1'
            Info: 11: + IC(0.242 ns) + CELL(0.761 ns) = 13.215 ns; Loc. = LCFF_X21_Y14_N21; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 12: + IC(0.555 ns) + CELL(0.272 ns) = 14.042 ns; Loc. = LCCOMB_X19_Y14_N4; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~0'
            Info: 13: + IC(0.268 ns) + CELL(0.357 ns) = 14.667 ns; Loc. = LCCOMB_X19_Y14_N28; Fanout = 3; COMB Node = 'cache_row:inst68|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 14: + IC(0.822 ns) + CELL(0.272 ns) = 15.761 ns; Loc. = LCCOMB_X17_Y15_N20; Fanout = 3; COMB Node = 'cache_row:inst68|inst138~1'
            Info: 15: + IC(0.787 ns) + CELL(0.761 ns) = 17.309 ns; Loc. = LCFF_X19_Y12_N15; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 16: + IC(0.774 ns) + CELL(0.272 ns) = 18.355 ns; Loc. = LCCOMB_X19_Y14_N8; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~0'
            Info: 17: + IC(0.682 ns) + CELL(0.378 ns) = 19.415 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 3; COMB Node = 'cache_row:inst66|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 18: + IC(0.806 ns) + CELL(0.272 ns) = 20.493 ns; Loc. = LCCOMB_X17_Y13_N4; Fanout = 2; COMB Node = 'cache_row:inst66|inst141~1'
            Info: 19: + IC(1.702 ns) + CELL(0.000 ns) = 22.195 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'cache_row:inst66|inst141~1clkctrl'
            Info: 20: + IC(0.919 ns) + CELL(0.761 ns) = 23.875 ns; Loc. = LCFF_X14_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 21: + IC(1.201 ns) + CELL(0.357 ns) = 25.433 ns; Loc. = LCCOMB_X18_Y15_N20; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w3_n0_mux_dataout~1'
            Info: 22: + IC(0.213 ns) + CELL(0.053 ns) = 25.699 ns; Loc. = LCCOMB_X18_Y15_N26; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~0'
            Info: 23: + IC(0.270 ns) + CELL(0.272 ns) = 26.241 ns; Loc. = LCCOMB_X18_Y15_N2; Fanout = 3; COMB Node = 'cache_row:inst66|inst132~0'
            Info: 24: + IC(0.655 ns) + CELL(0.272 ns) = 27.168 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 3; COMB Node = 'cache_row:inst66|inst138~1'
            Info: 25: + IC(1.482 ns) + CELL(0.000 ns) = 28.650 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'cache_row:inst66|inst138~1clkctrl'
            Info: 26: + IC(0.912 ns) + CELL(0.761 ns) = 30.323 ns; Loc. = LCFF_X23_Y10_N17; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 27: + IC(1.052 ns) + CELL(0.357 ns) = 31.732 ns; Loc. = LCCOMB_X19_Y12_N16; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~1'
            Info: 28: + IC(0.379 ns) + CELL(0.154 ns) = 32.265 ns; Loc. = LCCOMB_X19_Y12_N2; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 29: + IC(0.676 ns) + CELL(0.154 ns) = 33.095 ns; Loc. = LCCOMB_X19_Y11_N28; Fanout = 3; COMB Node = 'cache_row:inst64|inst141~1'
            Info: 30: + IC(0.833 ns) + CELL(0.761 ns) = 34.689 ns; Loc. = LCFF_X23_Y14_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 31: + IC(0.308 ns) + CELL(0.053 ns) = 35.050 ns; Loc. = LCCOMB_X22_Y14_N24; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~1'
            Info: 32: + IC(0.253 ns) + CELL(0.154 ns) = 35.457 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 33: + IC(0.898 ns) + CELL(0.272 ns) = 36.627 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 3; COMB Node = 'cache_row:inst64|inst138~1'
            Info: 34: + IC(1.834 ns) + CELL(0.000 ns) = 38.461 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'cache_row:inst64|inst138~1clkctrl'
            Info: 35: + IC(0.913 ns) + CELL(0.667 ns) = 40.041 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 11.916 ns ( 29.76 % )
            Info: Total interconnect delay = 28.125 ns ( 70.24 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "cpu_addr[5]" has Internal fmax of 26.03 MHz between source register "cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" and destination register "cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" (period= 38.421 ns)
    Info: + Longest register to register delay is 2.922 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: 2: + IC(1.164 ns) + CELL(0.357 ns) = 1.521 ns; Loc. = LCCOMB_X18_Y15_N16; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~1'
        Info: 3: + IC(0.209 ns) + CELL(0.053 ns) = 1.783 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
        Info: 4: + IC(0.224 ns) + CELL(0.053 ns) = 2.060 ns; Loc. = LCCOMB_X18_Y15_N30; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~2'
        Info: 5: + IC(0.316 ns) + CELL(0.546 ns) = 2.922 ns; Loc. = LCFF_X18_Y15_N25; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: Total cell delay = 1.009 ns ( 34.53 % )
        Info: Total interconnect delay = 1.913 ns ( 65.47 % )
    Info: - Smallest clock skew is -35.315 ns
        Info: + Shortest clock path from clock "cpu_addr[5]" to destination register is 5.388 ns
            Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_B13; Fanout = 2; CLK Node = 'cpu_addr[5]'
            Info: 2: + IC(0.990 ns) + CELL(0.053 ns) = 1.862 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 12; COMB Node = 'cache_row:inst68|compare_8_eq:inst49|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~0'
            Info: 3: + IC(1.248 ns) + CELL(0.225 ns) = 3.335 ns; Loc. = LCCOMB_X17_Y13_N8; Fanout = 4; COMB Node = 'cache_row:inst66|inst55~0'
            Info: 4: + IC(0.232 ns) + CELL(0.225 ns) = 3.792 ns; Loc. = LCCOMB_X17_Y13_N24; Fanout = 1; COMB Node = 'cache_row:inst66|inst138~0'
            Info: 5: + IC(0.211 ns) + CELL(0.154 ns) = 4.157 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 3; COMB Node = 'cache_row:inst66|inst138~1'
            Info: 6: + IC(0.564 ns) + CELL(0.667 ns) = 5.388 ns; Loc. = LCFF_X18_Y15_N25; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 2.143 ns ( 39.77 % )
            Info: Total interconnect delay = 3.245 ns ( 60.23 % )
        Info: - Longest clock path from clock "cpu_addr[5]" to source register is 40.703 ns
            Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_B13; Fanout = 2; CLK Node = 'cpu_addr[5]'
            Info: 2: + IC(0.990 ns) + CELL(0.053 ns) = 1.862 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 12; COMB Node = 'cache_row:inst68|compare_8_eq:inst49|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~0'
            Info: 3: + IC(1.271 ns) + CELL(0.053 ns) = 3.186 ns; Loc. = LCCOMB_X18_Y8_N4; Fanout = 4; COMB Node = 'inst51~0'
            Info: 4: + IC(0.933 ns) + CELL(0.228 ns) = 4.347 ns; Loc. = LCCOMB_X19_Y14_N22; Fanout = 1; COMB Node = 'cache_row:inst67|inst141~0'
            Info: 5: + IC(0.232 ns) + CELL(0.272 ns) = 4.851 ns; Loc. = LCCOMB_X19_Y14_N16; Fanout = 3; COMB Node = 'cache_row:inst67|inst141~1'
            Info: 6: + IC(1.576 ns) + CELL(0.000 ns) = 6.427 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'cache_row:inst67|inst141~1clkctrl'
            Info: 7: + IC(0.890 ns) + CELL(0.761 ns) = 8.078 ns; Loc. = LCFF_X19_Y9_N17; Fanout = 2; REG Node = 'cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 8: + IC(1.407 ns) + CELL(0.357 ns) = 9.842 ns; Loc. = LCCOMB_X18_Y14_N8; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~0'
            Info: 9: + IC(0.572 ns) + CELL(0.228 ns) = 10.642 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 10: + IC(0.669 ns) + CELL(0.272 ns) = 11.583 ns; Loc. = LCCOMB_X18_Y13_N14; Fanout = 3; COMB Node = 'cache_row:inst68|inst133~0'
            Info: 11: + IC(0.913 ns) + CELL(0.378 ns) = 12.874 ns; Loc. = LCCOMB_X21_Y14_N16; Fanout = 2; COMB Node = 'cache_row:inst68|inst141~1'
            Info: 12: + IC(0.242 ns) + CELL(0.761 ns) = 13.877 ns; Loc. = LCFF_X21_Y14_N21; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 13: + IC(0.555 ns) + CELL(0.272 ns) = 14.704 ns; Loc. = LCCOMB_X19_Y14_N4; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~0'
            Info: 14: + IC(0.268 ns) + CELL(0.357 ns) = 15.329 ns; Loc. = LCCOMB_X19_Y14_N28; Fanout = 3; COMB Node = 'cache_row:inst68|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 15: + IC(0.822 ns) + CELL(0.272 ns) = 16.423 ns; Loc. = LCCOMB_X17_Y15_N20; Fanout = 3; COMB Node = 'cache_row:inst68|inst138~1'
            Info: 16: + IC(0.787 ns) + CELL(0.761 ns) = 17.971 ns; Loc. = LCFF_X19_Y12_N15; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 17: + IC(0.774 ns) + CELL(0.272 ns) = 19.017 ns; Loc. = LCCOMB_X19_Y14_N8; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~0'
            Info: 18: + IC(0.682 ns) + CELL(0.378 ns) = 20.077 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 3; COMB Node = 'cache_row:inst66|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 19: + IC(0.806 ns) + CELL(0.272 ns) = 21.155 ns; Loc. = LCCOMB_X17_Y13_N4; Fanout = 2; COMB Node = 'cache_row:inst66|inst141~1'
            Info: 20: + IC(1.702 ns) + CELL(0.000 ns) = 22.857 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'cache_row:inst66|inst141~1clkctrl'
            Info: 21: + IC(0.919 ns) + CELL(0.761 ns) = 24.537 ns; Loc. = LCFF_X14_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 22: + IC(1.201 ns) + CELL(0.357 ns) = 26.095 ns; Loc. = LCCOMB_X18_Y15_N20; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w3_n0_mux_dataout~1'
            Info: 23: + IC(0.213 ns) + CELL(0.053 ns) = 26.361 ns; Loc. = LCCOMB_X18_Y15_N26; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~0'
            Info: 24: + IC(0.270 ns) + CELL(0.272 ns) = 26.903 ns; Loc. = LCCOMB_X18_Y15_N2; Fanout = 3; COMB Node = 'cache_row:inst66|inst132~0'
            Info: 25: + IC(0.655 ns) + CELL(0.272 ns) = 27.830 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 3; COMB Node = 'cache_row:inst66|inst138~1'
            Info: 26: + IC(1.482 ns) + CELL(0.000 ns) = 29.312 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'cache_row:inst66|inst138~1clkctrl'
            Info: 27: + IC(0.912 ns) + CELL(0.761 ns) = 30.985 ns; Loc. = LCFF_X23_Y10_N17; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 28: + IC(1.052 ns) + CELL(0.357 ns) = 32.394 ns; Loc. = LCCOMB_X19_Y12_N16; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~1'
            Info: 29: + IC(0.379 ns) + CELL(0.154 ns) = 32.927 ns; Loc. = LCCOMB_X19_Y12_N2; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 30: + IC(0.676 ns) + CELL(0.154 ns) = 33.757 ns; Loc. = LCCOMB_X19_Y11_N28; Fanout = 3; COMB Node = 'cache_row:inst64|inst141~1'
            Info: 31: + IC(0.833 ns) + CELL(0.761 ns) = 35.351 ns; Loc. = LCFF_X23_Y14_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 32: + IC(0.308 ns) + CELL(0.053 ns) = 35.712 ns; Loc. = LCCOMB_X22_Y14_N24; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~1'
            Info: 33: + IC(0.253 ns) + CELL(0.154 ns) = 36.119 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 34: + IC(0.898 ns) + CELL(0.272 ns) = 37.289 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 3; COMB Node = 'cache_row:inst64|inst138~1'
            Info: 35: + IC(1.834 ns) + CELL(0.000 ns) = 39.123 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'cache_row:inst64|inst138~1clkctrl'
            Info: 36: + IC(0.913 ns) + CELL(0.667 ns) = 40.703 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 11.814 ns ( 29.02 % )
            Info: Total interconnect delay = 28.889 ns ( 70.98 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "cpu_addr[7]" has Internal fmax of 26.03 MHz between source register "cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" and destination register "cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" (period= 38.421 ns)
    Info: + Longest register to register delay is 2.922 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: 2: + IC(1.164 ns) + CELL(0.357 ns) = 1.521 ns; Loc. = LCCOMB_X18_Y15_N16; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~1'
        Info: 3: + IC(0.209 ns) + CELL(0.053 ns) = 1.783 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
        Info: 4: + IC(0.224 ns) + CELL(0.053 ns) = 2.060 ns; Loc. = LCCOMB_X18_Y15_N30; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~2'
        Info: 5: + IC(0.316 ns) + CELL(0.546 ns) = 2.922 ns; Loc. = LCFF_X18_Y15_N25; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: Total cell delay = 1.009 ns ( 34.53 % )
        Info: Total interconnect delay = 1.913 ns ( 65.47 % )
    Info: - Smallest clock skew is -35.315 ns
        Info: + Shortest clock path from clock "cpu_addr[7]" to destination register is 5.962 ns
            Info: 1: + IC(0.000 ns) + CELL(0.762 ns) = 0.762 ns; Loc. = PIN_D10; Fanout = 2; CLK Node = 'cpu_addr[7]'
            Info: 2: + IC(1.520 ns) + CELL(0.154 ns) = 2.436 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 12; COMB Node = 'cache_row:inst68|compare_8_eq:inst49|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~0'
            Info: 3: + IC(1.248 ns) + CELL(0.225 ns) = 3.909 ns; Loc. = LCCOMB_X17_Y13_N8; Fanout = 4; COMB Node = 'cache_row:inst66|inst55~0'
            Info: 4: + IC(0.232 ns) + CELL(0.225 ns) = 4.366 ns; Loc. = LCCOMB_X17_Y13_N24; Fanout = 1; COMB Node = 'cache_row:inst66|inst138~0'
            Info: 5: + IC(0.211 ns) + CELL(0.154 ns) = 4.731 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 3; COMB Node = 'cache_row:inst66|inst138~1'
            Info: 6: + IC(0.564 ns) + CELL(0.667 ns) = 5.962 ns; Loc. = LCFF_X18_Y15_N25; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 2.187 ns ( 36.68 % )
            Info: Total interconnect delay = 3.775 ns ( 63.32 % )
        Info: - Longest clock path from clock "cpu_addr[7]" to source register is 41.277 ns
            Info: 1: + IC(0.000 ns) + CELL(0.762 ns) = 0.762 ns; Loc. = PIN_D10; Fanout = 2; CLK Node = 'cpu_addr[7]'
            Info: 2: + IC(1.520 ns) + CELL(0.154 ns) = 2.436 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 12; COMB Node = 'cache_row:inst68|compare_8_eq:inst49|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~0'
            Info: 3: + IC(1.271 ns) + CELL(0.053 ns) = 3.760 ns; Loc. = LCCOMB_X18_Y8_N4; Fanout = 4; COMB Node = 'inst51~0'
            Info: 4: + IC(0.933 ns) + CELL(0.228 ns) = 4.921 ns; Loc. = LCCOMB_X19_Y14_N22; Fanout = 1; COMB Node = 'cache_row:inst67|inst141~0'
            Info: 5: + IC(0.232 ns) + CELL(0.272 ns) = 5.425 ns; Loc. = LCCOMB_X19_Y14_N16; Fanout = 3; COMB Node = 'cache_row:inst67|inst141~1'
            Info: 6: + IC(1.576 ns) + CELL(0.000 ns) = 7.001 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'cache_row:inst67|inst141~1clkctrl'
            Info: 7: + IC(0.890 ns) + CELL(0.761 ns) = 8.652 ns; Loc. = LCFF_X19_Y9_N17; Fanout = 2; REG Node = 'cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 8: + IC(1.407 ns) + CELL(0.357 ns) = 10.416 ns; Loc. = LCCOMB_X18_Y14_N8; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~0'
            Info: 9: + IC(0.572 ns) + CELL(0.228 ns) = 11.216 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 10: + IC(0.669 ns) + CELL(0.272 ns) = 12.157 ns; Loc. = LCCOMB_X18_Y13_N14; Fanout = 3; COMB Node = 'cache_row:inst68|inst133~0'
            Info: 11: + IC(0.913 ns) + CELL(0.378 ns) = 13.448 ns; Loc. = LCCOMB_X21_Y14_N16; Fanout = 2; COMB Node = 'cache_row:inst68|inst141~1'
            Info: 12: + IC(0.242 ns) + CELL(0.761 ns) = 14.451 ns; Loc. = LCFF_X21_Y14_N21; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 13: + IC(0.555 ns) + CELL(0.272 ns) = 15.278 ns; Loc. = LCCOMB_X19_Y14_N4; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~0'
            Info: 14: + IC(0.268 ns) + CELL(0.357 ns) = 15.903 ns; Loc. = LCCOMB_X19_Y14_N28; Fanout = 3; COMB Node = 'cache_row:inst68|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 15: + IC(0.822 ns) + CELL(0.272 ns) = 16.997 ns; Loc. = LCCOMB_X17_Y15_N20; Fanout = 3; COMB Node = 'cache_row:inst68|inst138~1'
            Info: 16: + IC(0.787 ns) + CELL(0.761 ns) = 18.545 ns; Loc. = LCFF_X19_Y12_N15; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 17: + IC(0.774 ns) + CELL(0.272 ns) = 19.591 ns; Loc. = LCCOMB_X19_Y14_N8; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~0'
            Info: 18: + IC(0.682 ns) + CELL(0.378 ns) = 20.651 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 3; COMB Node = 'cache_row:inst66|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 19: + IC(0.806 ns) + CELL(0.272 ns) = 21.729 ns; Loc. = LCCOMB_X17_Y13_N4; Fanout = 2; COMB Node = 'cache_row:inst66|inst141~1'
            Info: 20: + IC(1.702 ns) + CELL(0.000 ns) = 23.431 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'cache_row:inst66|inst141~1clkctrl'
            Info: 21: + IC(0.919 ns) + CELL(0.761 ns) = 25.111 ns; Loc. = LCFF_X14_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 22: + IC(1.201 ns) + CELL(0.357 ns) = 26.669 ns; Loc. = LCCOMB_X18_Y15_N20; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w3_n0_mux_dataout~1'
            Info: 23: + IC(0.213 ns) + CELL(0.053 ns) = 26.935 ns; Loc. = LCCOMB_X18_Y15_N26; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~0'
            Info: 24: + IC(0.270 ns) + CELL(0.272 ns) = 27.477 ns; Loc. = LCCOMB_X18_Y15_N2; Fanout = 3; COMB Node = 'cache_row:inst66|inst132~0'
            Info: 25: + IC(0.655 ns) + CELL(0.272 ns) = 28.404 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 3; COMB Node = 'cache_row:inst66|inst138~1'
            Info: 26: + IC(1.482 ns) + CELL(0.000 ns) = 29.886 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'cache_row:inst66|inst138~1clkctrl'
            Info: 27: + IC(0.912 ns) + CELL(0.761 ns) = 31.559 ns; Loc. = LCFF_X23_Y10_N17; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 28: + IC(1.052 ns) + CELL(0.357 ns) = 32.968 ns; Loc. = LCCOMB_X19_Y12_N16; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~1'
            Info: 29: + IC(0.379 ns) + CELL(0.154 ns) = 33.501 ns; Loc. = LCCOMB_X19_Y12_N2; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 30: + IC(0.676 ns) + CELL(0.154 ns) = 34.331 ns; Loc. = LCCOMB_X19_Y11_N28; Fanout = 3; COMB Node = 'cache_row:inst64|inst141~1'
            Info: 31: + IC(0.833 ns) + CELL(0.761 ns) = 35.925 ns; Loc. = LCFF_X23_Y14_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 32: + IC(0.308 ns) + CELL(0.053 ns) = 36.286 ns; Loc. = LCCOMB_X22_Y14_N24; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~1'
            Info: 33: + IC(0.253 ns) + CELL(0.154 ns) = 36.693 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 34: + IC(0.898 ns) + CELL(0.272 ns) = 37.863 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 3; COMB Node = 'cache_row:inst64|inst138~1'
            Info: 35: + IC(1.834 ns) + CELL(0.000 ns) = 39.697 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'cache_row:inst64|inst138~1clkctrl'
            Info: 36: + IC(0.913 ns) + CELL(0.667 ns) = 41.277 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 11.858 ns ( 28.73 % )
            Info: Total interconnect delay = 29.419 ns ( 71.27 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "cpu_addr[9]" has Internal fmax of 26.03 MHz between source register "cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" and destination register "cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" (period= 38.421 ns)
    Info: + Longest register to register delay is 2.922 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: 2: + IC(1.164 ns) + CELL(0.357 ns) = 1.521 ns; Loc. = LCCOMB_X18_Y15_N16; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~1'
        Info: 3: + IC(0.209 ns) + CELL(0.053 ns) = 1.783 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
        Info: 4: + IC(0.224 ns) + CELL(0.053 ns) = 2.060 ns; Loc. = LCCOMB_X18_Y15_N30; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~2'
        Info: 5: + IC(0.316 ns) + CELL(0.546 ns) = 2.922 ns; Loc. = LCFF_X18_Y15_N25; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: Total cell delay = 1.009 ns ( 34.53 % )
        Info: Total interconnect delay = 1.913 ns ( 65.47 % )
    Info: - Smallest clock skew is -35.315 ns
        Info: + Shortest clock path from clock "cpu_addr[9]" to destination register is 5.703 ns
            Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_H19; Fanout = 2; CLK Node = 'cpu_addr[9]'
            Info: 2: + IC(1.095 ns) + CELL(0.272 ns) = 2.177 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 12; COMB Node = 'cache_row:inst68|compare_8_eq:inst49|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~0'
            Info: 3: + IC(1.248 ns) + CELL(0.225 ns) = 3.650 ns; Loc. = LCCOMB_X17_Y13_N8; Fanout = 4; COMB Node = 'cache_row:inst66|inst55~0'
            Info: 4: + IC(0.232 ns) + CELL(0.225 ns) = 4.107 ns; Loc. = LCCOMB_X17_Y13_N24; Fanout = 1; COMB Node = 'cache_row:inst66|inst138~0'
            Info: 5: + IC(0.211 ns) + CELL(0.154 ns) = 4.472 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 3; COMB Node = 'cache_row:inst66|inst138~1'
            Info: 6: + IC(0.564 ns) + CELL(0.667 ns) = 5.703 ns; Loc. = LCFF_X18_Y15_N25; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 2.353 ns ( 41.26 % )
            Info: Total interconnect delay = 3.350 ns ( 58.74 % )
        Info: - Longest clock path from clock "cpu_addr[9]" to source register is 41.018 ns
            Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_H19; Fanout = 2; CLK Node = 'cpu_addr[9]'
            Info: 2: + IC(1.095 ns) + CELL(0.272 ns) = 2.177 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 12; COMB Node = 'cache_row:inst68|compare_8_eq:inst49|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~0'
            Info: 3: + IC(1.271 ns) + CELL(0.053 ns) = 3.501 ns; Loc. = LCCOMB_X18_Y8_N4; Fanout = 4; COMB Node = 'inst51~0'
            Info: 4: + IC(0.933 ns) + CELL(0.228 ns) = 4.662 ns; Loc. = LCCOMB_X19_Y14_N22; Fanout = 1; COMB Node = 'cache_row:inst67|inst141~0'
            Info: 5: + IC(0.232 ns) + CELL(0.272 ns) = 5.166 ns; Loc. = LCCOMB_X19_Y14_N16; Fanout = 3; COMB Node = 'cache_row:inst67|inst141~1'
            Info: 6: + IC(1.576 ns) + CELL(0.000 ns) = 6.742 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'cache_row:inst67|inst141~1clkctrl'
            Info: 7: + IC(0.890 ns) + CELL(0.761 ns) = 8.393 ns; Loc. = LCFF_X19_Y9_N17; Fanout = 2; REG Node = 'cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 8: + IC(1.407 ns) + CELL(0.357 ns) = 10.157 ns; Loc. = LCCOMB_X18_Y14_N8; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~0'
            Info: 9: + IC(0.572 ns) + CELL(0.228 ns) = 10.957 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 10: + IC(0.669 ns) + CELL(0.272 ns) = 11.898 ns; Loc. = LCCOMB_X18_Y13_N14; Fanout = 3; COMB Node = 'cache_row:inst68|inst133~0'
            Info: 11: + IC(0.913 ns) + CELL(0.378 ns) = 13.189 ns; Loc. = LCCOMB_X21_Y14_N16; Fanout = 2; COMB Node = 'cache_row:inst68|inst141~1'
            Info: 12: + IC(0.242 ns) + CELL(0.761 ns) = 14.192 ns; Loc. = LCFF_X21_Y14_N21; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 13: + IC(0.555 ns) + CELL(0.272 ns) = 15.019 ns; Loc. = LCCOMB_X19_Y14_N4; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~0'
            Info: 14: + IC(0.268 ns) + CELL(0.357 ns) = 15.644 ns; Loc. = LCCOMB_X19_Y14_N28; Fanout = 3; COMB Node = 'cache_row:inst68|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 15: + IC(0.822 ns) + CELL(0.272 ns) = 16.738 ns; Loc. = LCCOMB_X17_Y15_N20; Fanout = 3; COMB Node = 'cache_row:inst68|inst138~1'
            Info: 16: + IC(0.787 ns) + CELL(0.761 ns) = 18.286 ns; Loc. = LCFF_X19_Y12_N15; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 17: + IC(0.774 ns) + CELL(0.272 ns) = 19.332 ns; Loc. = LCCOMB_X19_Y14_N8; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~0'
            Info: 18: + IC(0.682 ns) + CELL(0.378 ns) = 20.392 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 3; COMB Node = 'cache_row:inst66|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 19: + IC(0.806 ns) + CELL(0.272 ns) = 21.470 ns; Loc. = LCCOMB_X17_Y13_N4; Fanout = 2; COMB Node = 'cache_row:inst66|inst141~1'
            Info: 20: + IC(1.702 ns) + CELL(0.000 ns) = 23.172 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'cache_row:inst66|inst141~1clkctrl'
            Info: 21: + IC(0.919 ns) + CELL(0.761 ns) = 24.852 ns; Loc. = LCFF_X14_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 22: + IC(1.201 ns) + CELL(0.357 ns) = 26.410 ns; Loc. = LCCOMB_X18_Y15_N20; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w3_n0_mux_dataout~1'
            Info: 23: + IC(0.213 ns) + CELL(0.053 ns) = 26.676 ns; Loc. = LCCOMB_X18_Y15_N26; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~0'
            Info: 24: + IC(0.270 ns) + CELL(0.272 ns) = 27.218 ns; Loc. = LCCOMB_X18_Y15_N2; Fanout = 3; COMB Node = 'cache_row:inst66|inst132~0'
            Info: 25: + IC(0.655 ns) + CELL(0.272 ns) = 28.145 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 3; COMB Node = 'cache_row:inst66|inst138~1'
            Info: 26: + IC(1.482 ns) + CELL(0.000 ns) = 29.627 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'cache_row:inst66|inst138~1clkctrl'
            Info: 27: + IC(0.912 ns) + CELL(0.761 ns) = 31.300 ns; Loc. = LCFF_X23_Y10_N17; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 28: + IC(1.052 ns) + CELL(0.357 ns) = 32.709 ns; Loc. = LCCOMB_X19_Y12_N16; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~1'
            Info: 29: + IC(0.379 ns) + CELL(0.154 ns) = 33.242 ns; Loc. = LCCOMB_X19_Y12_N2; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 30: + IC(0.676 ns) + CELL(0.154 ns) = 34.072 ns; Loc. = LCCOMB_X19_Y11_N28; Fanout = 3; COMB Node = 'cache_row:inst64|inst141~1'
            Info: 31: + IC(0.833 ns) + CELL(0.761 ns) = 35.666 ns; Loc. = LCFF_X23_Y14_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 32: + IC(0.308 ns) + CELL(0.053 ns) = 36.027 ns; Loc. = LCCOMB_X22_Y14_N24; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~1'
            Info: 33: + IC(0.253 ns) + CELL(0.154 ns) = 36.434 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 34: + IC(0.898 ns) + CELL(0.272 ns) = 37.604 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 3; COMB Node = 'cache_row:inst64|inst138~1'
            Info: 35: + IC(1.834 ns) + CELL(0.000 ns) = 39.438 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'cache_row:inst64|inst138~1clkctrl'
            Info: 36: + IC(0.913 ns) + CELL(0.667 ns) = 41.018 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 12.024 ns ( 29.31 % )
            Info: Total interconnect delay = 28.994 ns ( 70.69 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "cpu_addr[4]" has Internal fmax of 26.03 MHz between source register "cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" and destination register "cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" (period= 38.421 ns)
    Info: + Longest register to register delay is 2.922 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: 2: + IC(1.164 ns) + CELL(0.357 ns) = 1.521 ns; Loc. = LCCOMB_X18_Y15_N16; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~1'
        Info: 3: + IC(0.209 ns) + CELL(0.053 ns) = 1.783 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
        Info: 4: + IC(0.224 ns) + CELL(0.053 ns) = 2.060 ns; Loc. = LCCOMB_X18_Y15_N30; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~2'
        Info: 5: + IC(0.316 ns) + CELL(0.546 ns) = 2.922 ns; Loc. = LCFF_X18_Y15_N25; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: Total cell delay = 1.009 ns ( 34.53 % )
        Info: Total interconnect delay = 1.913 ns ( 65.47 % )
    Info: - Smallest clock skew is -35.315 ns
        Info: + Shortest clock path from clock "cpu_addr[4]" to destination register is 5.737 ns
            Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_G12; Fanout = 2; CLK Node = 'cpu_addr[4]'
            Info: 2: + IC(1.132 ns) + CELL(0.272 ns) = 2.211 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 12; COMB Node = 'cache_row:inst68|compare_8_eq:inst49|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~0'
            Info: 3: + IC(1.248 ns) + CELL(0.225 ns) = 3.684 ns; Loc. = LCCOMB_X17_Y13_N8; Fanout = 4; COMB Node = 'cache_row:inst66|inst55~0'
            Info: 4: + IC(0.232 ns) + CELL(0.225 ns) = 4.141 ns; Loc. = LCCOMB_X17_Y13_N24; Fanout = 1; COMB Node = 'cache_row:inst66|inst138~0'
            Info: 5: + IC(0.211 ns) + CELL(0.154 ns) = 4.506 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 3; COMB Node = 'cache_row:inst66|inst138~1'
            Info: 6: + IC(0.564 ns) + CELL(0.667 ns) = 5.737 ns; Loc. = LCFF_X18_Y15_N25; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 2.350 ns ( 40.96 % )
            Info: Total interconnect delay = 3.387 ns ( 59.04 % )
        Info: - Longest clock path from clock "cpu_addr[4]" to source register is 41.052 ns
            Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_G12; Fanout = 2; CLK Node = 'cpu_addr[4]'
            Info: 2: + IC(1.132 ns) + CELL(0.272 ns) = 2.211 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 12; COMB Node = 'cache_row:inst68|compare_8_eq:inst49|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~0'
            Info: 3: + IC(1.271 ns) + CELL(0.053 ns) = 3.535 ns; Loc. = LCCOMB_X18_Y8_N4; Fanout = 4; COMB Node = 'inst51~0'
            Info: 4: + IC(0.933 ns) + CELL(0.228 ns) = 4.696 ns; Loc. = LCCOMB_X19_Y14_N22; Fanout = 1; COMB Node = 'cache_row:inst67|inst141~0'
            Info: 5: + IC(0.232 ns) + CELL(0.272 ns) = 5.200 ns; Loc. = LCCOMB_X19_Y14_N16; Fanout = 3; COMB Node = 'cache_row:inst67|inst141~1'
            Info: 6: + IC(1.576 ns) + CELL(0.000 ns) = 6.776 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'cache_row:inst67|inst141~1clkctrl'
            Info: 7: + IC(0.890 ns) + CELL(0.761 ns) = 8.427 ns; Loc. = LCFF_X19_Y9_N17; Fanout = 2; REG Node = 'cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 8: + IC(1.407 ns) + CELL(0.357 ns) = 10.191 ns; Loc. = LCCOMB_X18_Y14_N8; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~0'
            Info: 9: + IC(0.572 ns) + CELL(0.228 ns) = 10.991 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 10: + IC(0.669 ns) + CELL(0.272 ns) = 11.932 ns; Loc. = LCCOMB_X18_Y13_N14; Fanout = 3; COMB Node = 'cache_row:inst68|inst133~0'
            Info: 11: + IC(0.913 ns) + CELL(0.378 ns) = 13.223 ns; Loc. = LCCOMB_X21_Y14_N16; Fanout = 2; COMB Node = 'cache_row:inst68|inst141~1'
            Info: 12: + IC(0.242 ns) + CELL(0.761 ns) = 14.226 ns; Loc. = LCFF_X21_Y14_N21; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 13: + IC(0.555 ns) + CELL(0.272 ns) = 15.053 ns; Loc. = LCCOMB_X19_Y14_N4; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~0'
            Info: 14: + IC(0.268 ns) + CELL(0.357 ns) = 15.678 ns; Loc. = LCCOMB_X19_Y14_N28; Fanout = 3; COMB Node = 'cache_row:inst68|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 15: + IC(0.822 ns) + CELL(0.272 ns) = 16.772 ns; Loc. = LCCOMB_X17_Y15_N20; Fanout = 3; COMB Node = 'cache_row:inst68|inst138~1'
            Info: 16: + IC(0.787 ns) + CELL(0.761 ns) = 18.320 ns; Loc. = LCFF_X19_Y12_N15; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 17: + IC(0.774 ns) + CELL(0.272 ns) = 19.366 ns; Loc. = LCCOMB_X19_Y14_N8; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~0'
            Info: 18: + IC(0.682 ns) + CELL(0.378 ns) = 20.426 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 3; COMB Node = 'cache_row:inst66|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 19: + IC(0.806 ns) + CELL(0.272 ns) = 21.504 ns; Loc. = LCCOMB_X17_Y13_N4; Fanout = 2; COMB Node = 'cache_row:inst66|inst141~1'
            Info: 20: + IC(1.702 ns) + CELL(0.000 ns) = 23.206 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'cache_row:inst66|inst141~1clkctrl'
            Info: 21: + IC(0.919 ns) + CELL(0.761 ns) = 24.886 ns; Loc. = LCFF_X14_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 22: + IC(1.201 ns) + CELL(0.357 ns) = 26.444 ns; Loc. = LCCOMB_X18_Y15_N20; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w3_n0_mux_dataout~1'
            Info: 23: + IC(0.213 ns) + CELL(0.053 ns) = 26.710 ns; Loc. = LCCOMB_X18_Y15_N26; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~0'
            Info: 24: + IC(0.270 ns) + CELL(0.272 ns) = 27.252 ns; Loc. = LCCOMB_X18_Y15_N2; Fanout = 3; COMB Node = 'cache_row:inst66|inst132~0'
            Info: 25: + IC(0.655 ns) + CELL(0.272 ns) = 28.179 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 3; COMB Node = 'cache_row:inst66|inst138~1'
            Info: 26: + IC(1.482 ns) + CELL(0.000 ns) = 29.661 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'cache_row:inst66|inst138~1clkctrl'
            Info: 27: + IC(0.912 ns) + CELL(0.761 ns) = 31.334 ns; Loc. = LCFF_X23_Y10_N17; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 28: + IC(1.052 ns) + CELL(0.357 ns) = 32.743 ns; Loc. = LCCOMB_X19_Y12_N16; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~1'
            Info: 29: + IC(0.379 ns) + CELL(0.154 ns) = 33.276 ns; Loc. = LCCOMB_X19_Y12_N2; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 30: + IC(0.676 ns) + CELL(0.154 ns) = 34.106 ns; Loc. = LCCOMB_X19_Y11_N28; Fanout = 3; COMB Node = 'cache_row:inst64|inst141~1'
            Info: 31: + IC(0.833 ns) + CELL(0.761 ns) = 35.700 ns; Loc. = LCFF_X23_Y14_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 32: + IC(0.308 ns) + CELL(0.053 ns) = 36.061 ns; Loc. = LCCOMB_X22_Y14_N24; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~1'
            Info: 33: + IC(0.253 ns) + CELL(0.154 ns) = 36.468 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 34: + IC(0.898 ns) + CELL(0.272 ns) = 37.638 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 3; COMB Node = 'cache_row:inst64|inst138~1'
            Info: 35: + IC(1.834 ns) + CELL(0.000 ns) = 39.472 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'cache_row:inst64|inst138~1clkctrl'
            Info: 36: + IC(0.913 ns) + CELL(0.667 ns) = 41.052 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 12.021 ns ( 29.28 % )
            Info: Total interconnect delay = 29.031 ns ( 70.72 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "cpu_addr[6]" has Internal fmax of 26.03 MHz between source register "cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" and destination register "cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" (period= 38.421 ns)
    Info: + Longest register to register delay is 2.922 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: 2: + IC(1.164 ns) + CELL(0.357 ns) = 1.521 ns; Loc. = LCCOMB_X18_Y15_N16; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~1'
        Info: 3: + IC(0.209 ns) + CELL(0.053 ns) = 1.783 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
        Info: 4: + IC(0.224 ns) + CELL(0.053 ns) = 2.060 ns; Loc. = LCCOMB_X18_Y15_N30; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~2'
        Info: 5: + IC(0.316 ns) + CELL(0.546 ns) = 2.922 ns; Loc. = LCFF_X18_Y15_N25; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: Total cell delay = 1.009 ns ( 34.53 % )
        Info: Total interconnect delay = 1.913 ns ( 65.47 % )
    Info: - Smallest clock skew is -35.315 ns
        Info: + Shortest clock path from clock "cpu_addr[6]" to destination register is 6.356 ns
            Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W13; Fanout = 2; CLK Node = 'cpu_addr[6]'
            Info: 2: + IC(1.636 ns) + CELL(0.357 ns) = 2.830 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 12; COMB Node = 'cache_row:inst68|compare_8_eq:inst49|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~0'
            Info: 3: + IC(1.248 ns) + CELL(0.225 ns) = 4.303 ns; Loc. = LCCOMB_X17_Y13_N8; Fanout = 4; COMB Node = 'cache_row:inst66|inst55~0'
            Info: 4: + IC(0.232 ns) + CELL(0.225 ns) = 4.760 ns; Loc. = LCCOMB_X17_Y13_N24; Fanout = 1; COMB Node = 'cache_row:inst66|inst138~0'
            Info: 5: + IC(0.211 ns) + CELL(0.154 ns) = 5.125 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 3; COMB Node = 'cache_row:inst66|inst138~1'
            Info: 6: + IC(0.564 ns) + CELL(0.667 ns) = 6.356 ns; Loc. = LCFF_X18_Y15_N25; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 2.465 ns ( 38.78 % )
            Info: Total interconnect delay = 3.891 ns ( 61.22 % )
        Info: - Longest clock path from clock "cpu_addr[6]" to source register is 41.671 ns
            Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W13; Fanout = 2; CLK Node = 'cpu_addr[6]'
            Info: 2: + IC(1.636 ns) + CELL(0.357 ns) = 2.830 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 12; COMB Node = 'cache_row:inst68|compare_8_eq:inst49|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~0'
            Info: 3: + IC(1.271 ns) + CELL(0.053 ns) = 4.154 ns; Loc. = LCCOMB_X18_Y8_N4; Fanout = 4; COMB Node = 'inst51~0'
            Info: 4: + IC(0.933 ns) + CELL(0.228 ns) = 5.315 ns; Loc. = LCCOMB_X19_Y14_N22; Fanout = 1; COMB Node = 'cache_row:inst67|inst141~0'
            Info: 5: + IC(0.232 ns) + CELL(0.272 ns) = 5.819 ns; Loc. = LCCOMB_X19_Y14_N16; Fanout = 3; COMB Node = 'cache_row:inst67|inst141~1'
            Info: 6: + IC(1.576 ns) + CELL(0.000 ns) = 7.395 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'cache_row:inst67|inst141~1clkctrl'
            Info: 7: + IC(0.890 ns) + CELL(0.761 ns) = 9.046 ns; Loc. = LCFF_X19_Y9_N17; Fanout = 2; REG Node = 'cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 8: + IC(1.407 ns) + CELL(0.357 ns) = 10.810 ns; Loc. = LCCOMB_X18_Y14_N8; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~0'
            Info: 9: + IC(0.572 ns) + CELL(0.228 ns) = 11.610 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 10: + IC(0.669 ns) + CELL(0.272 ns) = 12.551 ns; Loc. = LCCOMB_X18_Y13_N14; Fanout = 3; COMB Node = 'cache_row:inst68|inst133~0'
            Info: 11: + IC(0.913 ns) + CELL(0.378 ns) = 13.842 ns; Loc. = LCCOMB_X21_Y14_N16; Fanout = 2; COMB Node = 'cache_row:inst68|inst141~1'
            Info: 12: + IC(0.242 ns) + CELL(0.761 ns) = 14.845 ns; Loc. = LCFF_X21_Y14_N21; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 13: + IC(0.555 ns) + CELL(0.272 ns) = 15.672 ns; Loc. = LCCOMB_X19_Y14_N4; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~0'
            Info: 14: + IC(0.268 ns) + CELL(0.357 ns) = 16.297 ns; Loc. = LCCOMB_X19_Y14_N28; Fanout = 3; COMB Node = 'cache_row:inst68|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 15: + IC(0.822 ns) + CELL(0.272 ns) = 17.391 ns; Loc. = LCCOMB_X17_Y15_N20; Fanout = 3; COMB Node = 'cache_row:inst68|inst138~1'
            Info: 16: + IC(0.787 ns) + CELL(0.761 ns) = 18.939 ns; Loc. = LCFF_X19_Y12_N15; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 17: + IC(0.774 ns) + CELL(0.272 ns) = 19.985 ns; Loc. = LCCOMB_X19_Y14_N8; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~0'
            Info: 18: + IC(0.682 ns) + CELL(0.378 ns) = 21.045 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 3; COMB Node = 'cache_row:inst66|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 19: + IC(0.806 ns) + CELL(0.272 ns) = 22.123 ns; Loc. = LCCOMB_X17_Y13_N4; Fanout = 2; COMB Node = 'cache_row:inst66|inst141~1'
            Info: 20: + IC(1.702 ns) + CELL(0.000 ns) = 23.825 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'cache_row:inst66|inst141~1clkctrl'
            Info: 21: + IC(0.919 ns) + CELL(0.761 ns) = 25.505 ns; Loc. = LCFF_X14_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 22: + IC(1.201 ns) + CELL(0.357 ns) = 27.063 ns; Loc. = LCCOMB_X18_Y15_N20; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w3_n0_mux_dataout~1'
            Info: 23: + IC(0.213 ns) + CELL(0.053 ns) = 27.329 ns; Loc. = LCCOMB_X18_Y15_N26; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~0'
            Info: 24: + IC(0.270 ns) + CELL(0.272 ns) = 27.871 ns; Loc. = LCCOMB_X18_Y15_N2; Fanout = 3; COMB Node = 'cache_row:inst66|inst132~0'
            Info: 25: + IC(0.655 ns) + CELL(0.272 ns) = 28.798 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 3; COMB Node = 'cache_row:inst66|inst138~1'
            Info: 26: + IC(1.482 ns) + CELL(0.000 ns) = 30.280 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'cache_row:inst66|inst138~1clkctrl'
            Info: 27: + IC(0.912 ns) + CELL(0.761 ns) = 31.953 ns; Loc. = LCFF_X23_Y10_N17; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 28: + IC(1.052 ns) + CELL(0.357 ns) = 33.362 ns; Loc. = LCCOMB_X19_Y12_N16; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~1'
            Info: 29: + IC(0.379 ns) + CELL(0.154 ns) = 33.895 ns; Loc. = LCCOMB_X19_Y12_N2; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 30: + IC(0.676 ns) + CELL(0.154 ns) = 34.725 ns; Loc. = LCCOMB_X19_Y11_N28; Fanout = 3; COMB Node = 'cache_row:inst64|inst141~1'
            Info: 31: + IC(0.833 ns) + CELL(0.761 ns) = 36.319 ns; Loc. = LCFF_X23_Y14_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 32: + IC(0.308 ns) + CELL(0.053 ns) = 36.680 ns; Loc. = LCCOMB_X22_Y14_N24; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~1'
            Info: 33: + IC(0.253 ns) + CELL(0.154 ns) = 37.087 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 34: + IC(0.898 ns) + CELL(0.272 ns) = 38.257 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 3; COMB Node = 'cache_row:inst64|inst138~1'
            Info: 35: + IC(1.834 ns) + CELL(0.000 ns) = 40.091 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'cache_row:inst64|inst138~1clkctrl'
            Info: 36: + IC(0.913 ns) + CELL(0.667 ns) = 41.671 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 12.136 ns ( 29.12 % )
            Info: Total interconnect delay = 29.535 ns ( 70.88 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "cpu_addr[8]" has Internal fmax of 26.03 MHz between source register "cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" and destination register "cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" (period= 38.421 ns)
    Info: + Longest register to register delay is 2.922 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: 2: + IC(1.164 ns) + CELL(0.357 ns) = 1.521 ns; Loc. = LCCOMB_X18_Y15_N16; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~1'
        Info: 3: + IC(0.209 ns) + CELL(0.053 ns) = 1.783 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
        Info: 4: + IC(0.224 ns) + CELL(0.053 ns) = 2.060 ns; Loc. = LCCOMB_X18_Y15_N30; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~2'
        Info: 5: + IC(0.316 ns) + CELL(0.546 ns) = 2.922 ns; Loc. = LCFF_X18_Y15_N25; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: Total cell delay = 1.009 ns ( 34.53 % )
        Info: Total interconnect delay = 1.913 ns ( 65.47 % )
    Info: - Smallest clock skew is -35.315 ns
        Info: + Shortest clock path from clock "cpu_addr[8]" to destination register is 5.853 ns
            Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_E11; Fanout = 2; CLK Node = 'cpu_addr[8]'
            Info: 2: + IC(1.122 ns) + CELL(0.378 ns) = 2.327 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 12; COMB Node = 'cache_row:inst68|compare_8_eq:inst49|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~0'
            Info: 3: + IC(1.248 ns) + CELL(0.225 ns) = 3.800 ns; Loc. = LCCOMB_X17_Y13_N8; Fanout = 4; COMB Node = 'cache_row:inst66|inst55~0'
            Info: 4: + IC(0.232 ns) + CELL(0.225 ns) = 4.257 ns; Loc. = LCCOMB_X17_Y13_N24; Fanout = 1; COMB Node = 'cache_row:inst66|inst138~0'
            Info: 5: + IC(0.211 ns) + CELL(0.154 ns) = 4.622 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 3; COMB Node = 'cache_row:inst66|inst138~1'
            Info: 6: + IC(0.564 ns) + CELL(0.667 ns) = 5.853 ns; Loc. = LCFF_X18_Y15_N25; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 2.476 ns ( 42.30 % )
            Info: Total interconnect delay = 3.377 ns ( 57.70 % )
        Info: - Longest clock path from clock "cpu_addr[8]" to source register is 41.168 ns
            Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_E11; Fanout = 2; CLK Node = 'cpu_addr[8]'
            Info: 2: + IC(1.122 ns) + CELL(0.378 ns) = 2.327 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 12; COMB Node = 'cache_row:inst68|compare_8_eq:inst49|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~0'
            Info: 3: + IC(1.271 ns) + CELL(0.053 ns) = 3.651 ns; Loc. = LCCOMB_X18_Y8_N4; Fanout = 4; COMB Node = 'inst51~0'
            Info: 4: + IC(0.933 ns) + CELL(0.228 ns) = 4.812 ns; Loc. = LCCOMB_X19_Y14_N22; Fanout = 1; COMB Node = 'cache_row:inst67|inst141~0'
            Info: 5: + IC(0.232 ns) + CELL(0.272 ns) = 5.316 ns; Loc. = LCCOMB_X19_Y14_N16; Fanout = 3; COMB Node = 'cache_row:inst67|inst141~1'
            Info: 6: + IC(1.576 ns) + CELL(0.000 ns) = 6.892 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'cache_row:inst67|inst141~1clkctrl'
            Info: 7: + IC(0.890 ns) + CELL(0.761 ns) = 8.543 ns; Loc. = LCFF_X19_Y9_N17; Fanout = 2; REG Node = 'cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 8: + IC(1.407 ns) + CELL(0.357 ns) = 10.307 ns; Loc. = LCCOMB_X18_Y14_N8; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~0'
            Info: 9: + IC(0.572 ns) + CELL(0.228 ns) = 11.107 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 10: + IC(0.669 ns) + CELL(0.272 ns) = 12.048 ns; Loc. = LCCOMB_X18_Y13_N14; Fanout = 3; COMB Node = 'cache_row:inst68|inst133~0'
            Info: 11: + IC(0.913 ns) + CELL(0.378 ns) = 13.339 ns; Loc. = LCCOMB_X21_Y14_N16; Fanout = 2; COMB Node = 'cache_row:inst68|inst141~1'
            Info: 12: + IC(0.242 ns) + CELL(0.761 ns) = 14.342 ns; Loc. = LCFF_X21_Y14_N21; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 13: + IC(0.555 ns) + CELL(0.272 ns) = 15.169 ns; Loc. = LCCOMB_X19_Y14_N4; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~0'
            Info: 14: + IC(0.268 ns) + CELL(0.357 ns) = 15.794 ns; Loc. = LCCOMB_X19_Y14_N28; Fanout = 3; COMB Node = 'cache_row:inst68|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 15: + IC(0.822 ns) + CELL(0.272 ns) = 16.888 ns; Loc. = LCCOMB_X17_Y15_N20; Fanout = 3; COMB Node = 'cache_row:inst68|inst138~1'
            Info: 16: + IC(0.787 ns) + CELL(0.761 ns) = 18.436 ns; Loc. = LCFF_X19_Y12_N15; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 17: + IC(0.774 ns) + CELL(0.272 ns) = 19.482 ns; Loc. = LCCOMB_X19_Y14_N8; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~0'
            Info: 18: + IC(0.682 ns) + CELL(0.378 ns) = 20.542 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 3; COMB Node = 'cache_row:inst66|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 19: + IC(0.806 ns) + CELL(0.272 ns) = 21.620 ns; Loc. = LCCOMB_X17_Y13_N4; Fanout = 2; COMB Node = 'cache_row:inst66|inst141~1'
            Info: 20: + IC(1.702 ns) + CELL(0.000 ns) = 23.322 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'cache_row:inst66|inst141~1clkctrl'
            Info: 21: + IC(0.919 ns) + CELL(0.761 ns) = 25.002 ns; Loc. = LCFF_X14_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 22: + IC(1.201 ns) + CELL(0.357 ns) = 26.560 ns; Loc. = LCCOMB_X18_Y15_N20; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w3_n0_mux_dataout~1'
            Info: 23: + IC(0.213 ns) + CELL(0.053 ns) = 26.826 ns; Loc. = LCCOMB_X18_Y15_N26; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~0'
            Info: 24: + IC(0.270 ns) + CELL(0.272 ns) = 27.368 ns; Loc. = LCCOMB_X18_Y15_N2; Fanout = 3; COMB Node = 'cache_row:inst66|inst132~0'
            Info: 25: + IC(0.655 ns) + CELL(0.272 ns) = 28.295 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 3; COMB Node = 'cache_row:inst66|inst138~1'
            Info: 26: + IC(1.482 ns) + CELL(0.000 ns) = 29.777 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'cache_row:inst66|inst138~1clkctrl'
            Info: 27: + IC(0.912 ns) + CELL(0.761 ns) = 31.450 ns; Loc. = LCFF_X23_Y10_N17; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 28: + IC(1.052 ns) + CELL(0.357 ns) = 32.859 ns; Loc. = LCCOMB_X19_Y12_N16; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~1'
            Info: 29: + IC(0.379 ns) + CELL(0.154 ns) = 33.392 ns; Loc. = LCCOMB_X19_Y12_N2; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 30: + IC(0.676 ns) + CELL(0.154 ns) = 34.222 ns; Loc. = LCCOMB_X19_Y11_N28; Fanout = 3; COMB Node = 'cache_row:inst64|inst141~1'
            Info: 31: + IC(0.833 ns) + CELL(0.761 ns) = 35.816 ns; Loc. = LCFF_X23_Y14_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 32: + IC(0.308 ns) + CELL(0.053 ns) = 36.177 ns; Loc. = LCCOMB_X22_Y14_N24; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~1'
            Info: 33: + IC(0.253 ns) + CELL(0.154 ns) = 36.584 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 34: + IC(0.898 ns) + CELL(0.272 ns) = 37.754 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 3; COMB Node = 'cache_row:inst64|inst138~1'
            Info: 35: + IC(1.834 ns) + CELL(0.000 ns) = 39.588 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'cache_row:inst64|inst138~1clkctrl'
            Info: 36: + IC(0.913 ns) + CELL(0.667 ns) = 41.168 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 12.147 ns ( 29.51 % )
            Info: Total interconnect delay = 29.021 ns ( 70.49 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "ctrl[0]" has Internal fmax of 25.97 MHz between source register "cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" and destination register "cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" (period= 38.505 ns)
    Info: + Longest register to register delay is 2.922 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: 2: + IC(1.164 ns) + CELL(0.357 ns) = 1.521 ns; Loc. = LCCOMB_X18_Y15_N16; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~1'
        Info: 3: + IC(0.209 ns) + CELL(0.053 ns) = 1.783 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
        Info: 4: + IC(0.224 ns) + CELL(0.053 ns) = 2.060 ns; Loc. = LCCOMB_X18_Y15_N30; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~2'
        Info: 5: + IC(0.316 ns) + CELL(0.546 ns) = 2.922 ns; Loc. = LCFF_X18_Y15_N25; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: Total cell delay = 1.009 ns ( 34.53 % )
        Info: Total interconnect delay = 1.913 ns ( 65.47 % )
    Info: - Smallest clock skew is -35.399 ns
        Info: + Shortest clock path from clock "ctrl[0]" to destination register is 4.329 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AB13; Fanout = 18; CLK Node = 'ctrl[0]'
            Info: 2: + IC(1.239 ns) + CELL(0.228 ns) = 2.276 ns; Loc. = LCCOMB_X17_Y13_N8; Fanout = 4; COMB Node = 'cache_row:inst66|inst55~0'
            Info: 3: + IC(0.232 ns) + CELL(0.225 ns) = 2.733 ns; Loc. = LCCOMB_X17_Y13_N24; Fanout = 1; COMB Node = 'cache_row:inst66|inst138~0'
            Info: 4: + IC(0.211 ns) + CELL(0.154 ns) = 3.098 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 3; COMB Node = 'cache_row:inst66|inst138~1'
            Info: 5: + IC(0.564 ns) + CELL(0.667 ns) = 4.329 ns; Loc. = LCFF_X18_Y15_N25; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 2.083 ns ( 48.12 % )
            Info: Total interconnect delay = 2.246 ns ( 51.88 % )
        Info: - Longest clock path from clock "ctrl[0]" to source register is 39.728 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AB13; Fanout = 18; CLK Node = 'ctrl[0]'
            Info: 2: + IC(1.177 ns) + CELL(0.225 ns) = 2.211 ns; Loc. = LCCOMB_X18_Y8_N4; Fanout = 4; COMB Node = 'inst51~0'
            Info: 3: + IC(0.933 ns) + CELL(0.228 ns) = 3.372 ns; Loc. = LCCOMB_X19_Y14_N22; Fanout = 1; COMB Node = 'cache_row:inst67|inst141~0'
            Info: 4: + IC(0.232 ns) + CELL(0.272 ns) = 3.876 ns; Loc. = LCCOMB_X19_Y14_N16; Fanout = 3; COMB Node = 'cache_row:inst67|inst141~1'
            Info: 5: + IC(1.576 ns) + CELL(0.000 ns) = 5.452 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'cache_row:inst67|inst141~1clkctrl'
            Info: 6: + IC(0.890 ns) + CELL(0.761 ns) = 7.103 ns; Loc. = LCFF_X19_Y9_N17; Fanout = 2; REG Node = 'cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 7: + IC(1.407 ns) + CELL(0.357 ns) = 8.867 ns; Loc. = LCCOMB_X18_Y14_N8; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~0'
            Info: 8: + IC(0.572 ns) + CELL(0.228 ns) = 9.667 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 9: + IC(0.669 ns) + CELL(0.272 ns) = 10.608 ns; Loc. = LCCOMB_X18_Y13_N14; Fanout = 3; COMB Node = 'cache_row:inst68|inst133~0'
            Info: 10: + IC(0.913 ns) + CELL(0.378 ns) = 11.899 ns; Loc. = LCCOMB_X21_Y14_N16; Fanout = 2; COMB Node = 'cache_row:inst68|inst141~1'
            Info: 11: + IC(0.242 ns) + CELL(0.761 ns) = 12.902 ns; Loc. = LCFF_X21_Y14_N21; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 12: + IC(0.555 ns) + CELL(0.272 ns) = 13.729 ns; Loc. = LCCOMB_X19_Y14_N4; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~0'
            Info: 13: + IC(0.268 ns) + CELL(0.357 ns) = 14.354 ns; Loc. = LCCOMB_X19_Y14_N28; Fanout = 3; COMB Node = 'cache_row:inst68|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 14: + IC(0.822 ns) + CELL(0.272 ns) = 15.448 ns; Loc. = LCCOMB_X17_Y15_N20; Fanout = 3; COMB Node = 'cache_row:inst68|inst138~1'
            Info: 15: + IC(0.787 ns) + CELL(0.761 ns) = 16.996 ns; Loc. = LCFF_X19_Y12_N15; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 16: + IC(0.774 ns) + CELL(0.272 ns) = 18.042 ns; Loc. = LCCOMB_X19_Y14_N8; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~0'
            Info: 17: + IC(0.682 ns) + CELL(0.378 ns) = 19.102 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 3; COMB Node = 'cache_row:inst66|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 18: + IC(0.806 ns) + CELL(0.272 ns) = 20.180 ns; Loc. = LCCOMB_X17_Y13_N4; Fanout = 2; COMB Node = 'cache_row:inst66|inst141~1'
            Info: 19: + IC(1.702 ns) + CELL(0.000 ns) = 21.882 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'cache_row:inst66|inst141~1clkctrl'
            Info: 20: + IC(0.919 ns) + CELL(0.761 ns) = 23.562 ns; Loc. = LCFF_X14_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 21: + IC(1.201 ns) + CELL(0.357 ns) = 25.120 ns; Loc. = LCCOMB_X18_Y15_N20; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w3_n0_mux_dataout~1'
            Info: 22: + IC(0.213 ns) + CELL(0.053 ns) = 25.386 ns; Loc. = LCCOMB_X18_Y15_N26; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~0'
            Info: 23: + IC(0.270 ns) + CELL(0.272 ns) = 25.928 ns; Loc. = LCCOMB_X18_Y15_N2; Fanout = 3; COMB Node = 'cache_row:inst66|inst132~0'
            Info: 24: + IC(0.655 ns) + CELL(0.272 ns) = 26.855 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 3; COMB Node = 'cache_row:inst66|inst138~1'
            Info: 25: + IC(1.482 ns) + CELL(0.000 ns) = 28.337 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'cache_row:inst66|inst138~1clkctrl'
            Info: 26: + IC(0.912 ns) + CELL(0.761 ns) = 30.010 ns; Loc. = LCFF_X23_Y10_N17; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 27: + IC(1.052 ns) + CELL(0.357 ns) = 31.419 ns; Loc. = LCCOMB_X19_Y12_N16; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~1'
            Info: 28: + IC(0.379 ns) + CELL(0.154 ns) = 31.952 ns; Loc. = LCCOMB_X19_Y12_N2; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 29: + IC(0.676 ns) + CELL(0.154 ns) = 32.782 ns; Loc. = LCCOMB_X19_Y11_N28; Fanout = 3; COMB Node = 'cache_row:inst64|inst141~1'
            Info: 30: + IC(0.833 ns) + CELL(0.761 ns) = 34.376 ns; Loc. = LCFF_X23_Y14_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 31: + IC(0.308 ns) + CELL(0.053 ns) = 34.737 ns; Loc. = LCCOMB_X22_Y14_N24; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~1'
            Info: 32: + IC(0.253 ns) + CELL(0.154 ns) = 35.144 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 33: + IC(0.898 ns) + CELL(0.272 ns) = 36.314 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 3; COMB Node = 'cache_row:inst64|inst138~1'
            Info: 34: + IC(1.834 ns) + CELL(0.000 ns) = 38.148 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'cache_row:inst64|inst138~1clkctrl'
            Info: 35: + IC(0.913 ns) + CELL(0.667 ns) = 39.728 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 11.923 ns ( 30.01 % )
            Info: Total interconnect delay = 27.805 ns ( 69.99 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "cpu_addr[3]" has Internal fmax of 26.01 MHz between source register "cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" and destination register "cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" (period= 38.441 ns)
    Info: + Longest register to register delay is 2.922 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: 2: + IC(1.164 ns) + CELL(0.357 ns) = 1.521 ns; Loc. = LCCOMB_X18_Y15_N16; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~1'
        Info: 3: + IC(0.209 ns) + CELL(0.053 ns) = 1.783 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
        Info: 4: + IC(0.224 ns) + CELL(0.053 ns) = 2.060 ns; Loc. = LCCOMB_X18_Y15_N30; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~2'
        Info: 5: + IC(0.316 ns) + CELL(0.546 ns) = 2.922 ns; Loc. = LCFF_X18_Y15_N25; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: Total cell delay = 1.009 ns ( 34.53 % )
        Info: Total interconnect delay = 1.913 ns ( 65.47 % )
    Info: - Smallest clock skew is -35.335 ns
        Info: + Shortest clock path from clock "cpu_addr[3]" to destination register is 4.563 ns
            Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W11; Fanout = 11; CLK Node = 'cpu_addr[3]'
            Info: 2: + IC(1.307 ns) + CELL(0.366 ns) = 2.510 ns; Loc. = LCCOMB_X17_Y13_N8; Fanout = 4; COMB Node = 'cache_row:inst66|inst55~0'
            Info: 3: + IC(0.232 ns) + CELL(0.225 ns) = 2.967 ns; Loc. = LCCOMB_X17_Y13_N24; Fanout = 1; COMB Node = 'cache_row:inst66|inst138~0'
            Info: 4: + IC(0.211 ns) + CELL(0.154 ns) = 3.332 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 3; COMB Node = 'cache_row:inst66|inst138~1'
            Info: 5: + IC(0.564 ns) + CELL(0.667 ns) = 4.563 ns; Loc. = LCFF_X18_Y15_N25; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 2.249 ns ( 49.29 % )
            Info: Total interconnect delay = 2.314 ns ( 50.71 % )
        Info: - Longest clock path from clock "cpu_addr[3]" to source register is 39.898 ns
            Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W11; Fanout = 11; CLK Node = 'cpu_addr[3]'
            Info: 2: + IC(1.198 ns) + CELL(0.346 ns) = 2.381 ns; Loc. = LCCOMB_X18_Y8_N4; Fanout = 4; COMB Node = 'inst51~0'
            Info: 3: + IC(0.933 ns) + CELL(0.228 ns) = 3.542 ns; Loc. = LCCOMB_X19_Y14_N22; Fanout = 1; COMB Node = 'cache_row:inst67|inst141~0'
            Info: 4: + IC(0.232 ns) + CELL(0.272 ns) = 4.046 ns; Loc. = LCCOMB_X19_Y14_N16; Fanout = 3; COMB Node = 'cache_row:inst67|inst141~1'
            Info: 5: + IC(1.576 ns) + CELL(0.000 ns) = 5.622 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'cache_row:inst67|inst141~1clkctrl'
            Info: 6: + IC(0.890 ns) + CELL(0.761 ns) = 7.273 ns; Loc. = LCFF_X19_Y9_N17; Fanout = 2; REG Node = 'cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 7: + IC(1.407 ns) + CELL(0.357 ns) = 9.037 ns; Loc. = LCCOMB_X18_Y14_N8; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~0'
            Info: 8: + IC(0.572 ns) + CELL(0.228 ns) = 9.837 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 9: + IC(0.669 ns) + CELL(0.272 ns) = 10.778 ns; Loc. = LCCOMB_X18_Y13_N14; Fanout = 3; COMB Node = 'cache_row:inst68|inst133~0'
            Info: 10: + IC(0.913 ns) + CELL(0.378 ns) = 12.069 ns; Loc. = LCCOMB_X21_Y14_N16; Fanout = 2; COMB Node = 'cache_row:inst68|inst141~1'
            Info: 11: + IC(0.242 ns) + CELL(0.761 ns) = 13.072 ns; Loc. = LCFF_X21_Y14_N21; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 12: + IC(0.555 ns) + CELL(0.272 ns) = 13.899 ns; Loc. = LCCOMB_X19_Y14_N4; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~0'
            Info: 13: + IC(0.268 ns) + CELL(0.357 ns) = 14.524 ns; Loc. = LCCOMB_X19_Y14_N28; Fanout = 3; COMB Node = 'cache_row:inst68|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 14: + IC(0.822 ns) + CELL(0.272 ns) = 15.618 ns; Loc. = LCCOMB_X17_Y15_N20; Fanout = 3; COMB Node = 'cache_row:inst68|inst138~1'
            Info: 15: + IC(0.787 ns) + CELL(0.761 ns) = 17.166 ns; Loc. = LCFF_X19_Y12_N15; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 16: + IC(0.774 ns) + CELL(0.272 ns) = 18.212 ns; Loc. = LCCOMB_X19_Y14_N8; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~0'
            Info: 17: + IC(0.682 ns) + CELL(0.378 ns) = 19.272 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 3; COMB Node = 'cache_row:inst66|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 18: + IC(0.806 ns) + CELL(0.272 ns) = 20.350 ns; Loc. = LCCOMB_X17_Y13_N4; Fanout = 2; COMB Node = 'cache_row:inst66|inst141~1'
            Info: 19: + IC(1.702 ns) + CELL(0.000 ns) = 22.052 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'cache_row:inst66|inst141~1clkctrl'
            Info: 20: + IC(0.919 ns) + CELL(0.761 ns) = 23.732 ns; Loc. = LCFF_X14_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 21: + IC(1.201 ns) + CELL(0.357 ns) = 25.290 ns; Loc. = LCCOMB_X18_Y15_N20; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w3_n0_mux_dataout~1'
            Info: 22: + IC(0.213 ns) + CELL(0.053 ns) = 25.556 ns; Loc. = LCCOMB_X18_Y15_N26; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~0'
            Info: 23: + IC(0.270 ns) + CELL(0.272 ns) = 26.098 ns; Loc. = LCCOMB_X18_Y15_N2; Fanout = 3; COMB Node = 'cache_row:inst66|inst132~0'
            Info: 24: + IC(0.655 ns) + CELL(0.272 ns) = 27.025 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 3; COMB Node = 'cache_row:inst66|inst138~1'
            Info: 25: + IC(1.482 ns) + CELL(0.000 ns) = 28.507 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'cache_row:inst66|inst138~1clkctrl'
            Info: 26: + IC(0.912 ns) + CELL(0.761 ns) = 30.180 ns; Loc. = LCFF_X23_Y10_N17; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 27: + IC(1.052 ns) + CELL(0.357 ns) = 31.589 ns; Loc. = LCCOMB_X19_Y12_N16; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~1'
            Info: 28: + IC(0.379 ns) + CELL(0.154 ns) = 32.122 ns; Loc. = LCCOMB_X19_Y12_N2; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 29: + IC(0.676 ns) + CELL(0.154 ns) = 32.952 ns; Loc. = LCCOMB_X19_Y11_N28; Fanout = 3; COMB Node = 'cache_row:inst64|inst141~1'
            Info: 30: + IC(0.833 ns) + CELL(0.761 ns) = 34.546 ns; Loc. = LCFF_X23_Y14_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 31: + IC(0.308 ns) + CELL(0.053 ns) = 34.907 ns; Loc. = LCCOMB_X22_Y14_N24; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~1'
            Info: 32: + IC(0.253 ns) + CELL(0.154 ns) = 35.314 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 33: + IC(0.898 ns) + CELL(0.272 ns) = 36.484 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 3; COMB Node = 'cache_row:inst64|inst138~1'
            Info: 34: + IC(1.834 ns) + CELL(0.000 ns) = 38.318 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'cache_row:inst64|inst138~1clkctrl'
            Info: 35: + IC(0.913 ns) + CELL(0.667 ns) = 39.898 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 12.072 ns ( 30.26 % )
            Info: Total interconnect delay = 27.826 ns ( 69.74 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "cpu_addr[10]" has Internal fmax of 26.42 MHz between source register "cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]" and destination register "cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]" (period= 37.844 ns)
    Info: + Longest register to register delay is 2.710 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y13_N17; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
        Info: 2: + IC(0.603 ns) + CELL(0.357 ns) = 0.960 ns; Loc. = LCCOMB_X22_Y14_N24; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~1'
        Info: 3: + IC(0.312 ns) + CELL(0.053 ns) = 1.325 ns; Loc. = LCCOMB_X22_Y14_N14; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~2'
        Info: 4: + IC(0.212 ns) + CELL(0.053 ns) = 1.590 ns; Loc. = LCCOMB_X22_Y14_N6; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~0'
        Info: 5: + IC(0.574 ns) + CELL(0.546 ns) = 2.710 ns; Loc. = LCFF_X19_Y14_N13; Fanout = 2; REG Node = 'cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
        Info: Total cell delay = 1.009 ns ( 37.23 % )
        Info: Total interconnect delay = 1.701 ns ( 62.77 % )
    Info: - Smallest clock skew is -34.950 ns
        Info: + Shortest clock path from clock "cpu_addr[10]" to destination register is 4.474 ns
            Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B8; Fanout = 10; CLK Node = 'cpu_addr[10]'
            Info: 2: + IC(1.754 ns) + CELL(0.272 ns) = 2.883 ns; Loc. = LCCOMB_X19_Y12_N22; Fanout = 3; COMB Node = 'cache_row:inst67|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 3: + IC(0.636 ns) + CELL(0.053 ns) = 3.572 ns; Loc. = LCCOMB_X19_Y14_N16; Fanout = 3; COMB Node = 'cache_row:inst67|inst141~1'
            Info: 4: + IC(0.235 ns) + CELL(0.667 ns) = 4.474 ns; Loc. = LCFF_X19_Y14_N13; Fanout = 2; REG Node = 'cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: Total cell delay = 1.849 ns ( 41.33 % )
            Info: Total interconnect delay = 2.625 ns ( 58.67 % )
        Info: - Longest clock path from clock "cpu_addr[10]" to source register is 39.424 ns
            Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B8; Fanout = 10; CLK Node = 'cpu_addr[10]'
            Info: 2: + IC(1.754 ns) + CELL(0.272 ns) = 2.883 ns; Loc. = LCCOMB_X19_Y12_N22; Fanout = 3; COMB Node = 'cache_row:inst67|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 3: + IC(0.636 ns) + CELL(0.053 ns) = 3.572 ns; Loc. = LCCOMB_X19_Y14_N16; Fanout = 3; COMB Node = 'cache_row:inst67|inst141~1'
            Info: 4: + IC(1.576 ns) + CELL(0.000 ns) = 5.148 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'cache_row:inst67|inst141~1clkctrl'
            Info: 5: + IC(0.890 ns) + CELL(0.761 ns) = 6.799 ns; Loc. = LCFF_X19_Y9_N17; Fanout = 2; REG Node = 'cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 6: + IC(1.407 ns) + CELL(0.357 ns) = 8.563 ns; Loc. = LCCOMB_X18_Y14_N8; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~0'
            Info: 7: + IC(0.572 ns) + CELL(0.228 ns) = 9.363 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 8: + IC(0.669 ns) + CELL(0.272 ns) = 10.304 ns; Loc. = LCCOMB_X18_Y13_N14; Fanout = 3; COMB Node = 'cache_row:inst68|inst133~0'
            Info: 9: + IC(0.913 ns) + CELL(0.378 ns) = 11.595 ns; Loc. = LCCOMB_X21_Y14_N16; Fanout = 2; COMB Node = 'cache_row:inst68|inst141~1'
            Info: 10: + IC(0.242 ns) + CELL(0.761 ns) = 12.598 ns; Loc. = LCFF_X21_Y14_N21; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 11: + IC(0.555 ns) + CELL(0.272 ns) = 13.425 ns; Loc. = LCCOMB_X19_Y14_N4; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~0'
            Info: 12: + IC(0.268 ns) + CELL(0.357 ns) = 14.050 ns; Loc. = LCCOMB_X19_Y14_N28; Fanout = 3; COMB Node = 'cache_row:inst68|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 13: + IC(0.822 ns) + CELL(0.272 ns) = 15.144 ns; Loc. = LCCOMB_X17_Y15_N20; Fanout = 3; COMB Node = 'cache_row:inst68|inst138~1'
            Info: 14: + IC(0.787 ns) + CELL(0.761 ns) = 16.692 ns; Loc. = LCFF_X19_Y12_N15; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 15: + IC(0.774 ns) + CELL(0.272 ns) = 17.738 ns; Loc. = LCCOMB_X19_Y14_N8; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~0'
            Info: 16: + IC(0.682 ns) + CELL(0.378 ns) = 18.798 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 3; COMB Node = 'cache_row:inst66|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 17: + IC(0.806 ns) + CELL(0.272 ns) = 19.876 ns; Loc. = LCCOMB_X17_Y13_N4; Fanout = 2; COMB Node = 'cache_row:inst66|inst141~1'
            Info: 18: + IC(1.702 ns) + CELL(0.000 ns) = 21.578 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'cache_row:inst66|inst141~1clkctrl'
            Info: 19: + IC(0.919 ns) + CELL(0.761 ns) = 23.258 ns; Loc. = LCFF_X14_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 20: + IC(1.201 ns) + CELL(0.357 ns) = 24.816 ns; Loc. = LCCOMB_X18_Y15_N20; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w3_n0_mux_dataout~1'
            Info: 21: + IC(0.213 ns) + CELL(0.053 ns) = 25.082 ns; Loc. = LCCOMB_X18_Y15_N26; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~0'
            Info: 22: + IC(0.270 ns) + CELL(0.272 ns) = 25.624 ns; Loc. = LCCOMB_X18_Y15_N2; Fanout = 3; COMB Node = 'cache_row:inst66|inst132~0'
            Info: 23: + IC(0.655 ns) + CELL(0.272 ns) = 26.551 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 3; COMB Node = 'cache_row:inst66|inst138~1'
            Info: 24: + IC(1.482 ns) + CELL(0.000 ns) = 28.033 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'cache_row:inst66|inst138~1clkctrl'
            Info: 25: + IC(0.912 ns) + CELL(0.761 ns) = 29.706 ns; Loc. = LCFF_X23_Y10_N17; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 26: + IC(1.052 ns) + CELL(0.357 ns) = 31.115 ns; Loc. = LCCOMB_X19_Y12_N16; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~1'
            Info: 27: + IC(0.379 ns) + CELL(0.154 ns) = 31.648 ns; Loc. = LCCOMB_X19_Y12_N2; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 28: + IC(0.676 ns) + CELL(0.154 ns) = 32.478 ns; Loc. = LCCOMB_X19_Y11_N28; Fanout = 3; COMB Node = 'cache_row:inst64|inst141~1'
            Info: 29: + IC(0.833 ns) + CELL(0.761 ns) = 34.072 ns; Loc. = LCFF_X23_Y14_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 30: + IC(0.308 ns) + CELL(0.053 ns) = 34.433 ns; Loc. = LCCOMB_X22_Y14_N24; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~1'
            Info: 31: + IC(0.253 ns) + CELL(0.154 ns) = 34.840 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 32: + IC(0.898 ns) + CELL(0.272 ns) = 36.010 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 3; COMB Node = 'cache_row:inst64|inst138~1'
            Info: 33: + IC(1.834 ns) + CELL(0.000 ns) = 37.844 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'cache_row:inst64|inst138~1clkctrl'
            Info: 34: + IC(0.913 ns) + CELL(0.667 ns) = 39.424 ns; Loc. = LCFF_X23_Y13_N17; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: Total cell delay = 11.571 ns ( 29.35 % )
            Info: Total interconnect delay = 27.853 ns ( 70.65 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "cpu_addr[11]" has Internal fmax of 26.31 MHz between source register "cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" and destination register "cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" (period= 38.015 ns)
    Info: + Longest register to register delay is 3.184 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: 2: + IC(1.164 ns) + CELL(0.357 ns) = 1.521 ns; Loc. = LCCOMB_X18_Y15_N16; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~1'
        Info: 3: + IC(0.209 ns) + CELL(0.053 ns) = 1.783 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
        Info: 4: + IC(0.224 ns) + CELL(0.053 ns) = 2.060 ns; Loc. = LCCOMB_X18_Y15_N30; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~2'
        Info: 5: + IC(0.578 ns) + CELL(0.546 ns) = 3.184 ns; Loc. = LCFF_X18_Y14_N23; Fanout = 2; REG Node = 'cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: Total cell delay = 1.009 ns ( 31.69 % )
        Info: Total interconnect delay = 2.175 ns ( 68.31 % )
    Info: - Smallest clock skew is -34.647 ns
        Info: + Shortest clock path from clock "cpu_addr[11]" to destination register is 4.630 ns
            Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_N7; Fanout = 10; CLK Node = 'cpu_addr[11]'
            Info: 2: + IC(1.666 ns) + CELL(0.272 ns) = 2.728 ns; Loc. = LCCOMB_X19_Y14_N30; Fanout = 3; COMB Node = 'cache_row:inst67|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 3: + IC(0.549 ns) + CELL(0.154 ns) = 3.431 ns; Loc. = LCCOMB_X21_Y14_N8; Fanout = 2; COMB Node = 'cache_row:inst67|inst138~1'
            Info: 4: + IC(0.532 ns) + CELL(0.667 ns) = 4.630 ns; Loc. = LCFF_X18_Y14_N23; Fanout = 2; REG Node = 'cache_row:inst67|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 1.883 ns ( 40.67 % )
            Info: Total interconnect delay = 2.747 ns ( 59.33 % )
        Info: - Longest clock path from clock "cpu_addr[11]" to source register is 39.277 ns
            Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_N7; Fanout = 10; CLK Node = 'cpu_addr[11]'
            Info: 2: + IC(1.353 ns) + CELL(0.272 ns) = 2.415 ns; Loc. = LCCOMB_X18_Y13_N8; Fanout = 3; COMB Node = 'cache_row:inst67|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 3: + IC(0.653 ns) + CELL(0.357 ns) = 3.425 ns; Loc. = LCCOMB_X19_Y14_N16; Fanout = 3; COMB Node = 'cache_row:inst67|inst141~1'
            Info: 4: + IC(1.576 ns) + CELL(0.000 ns) = 5.001 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'cache_row:inst67|inst141~1clkctrl'
            Info: 5: + IC(0.890 ns) + CELL(0.761 ns) = 6.652 ns; Loc. = LCFF_X19_Y9_N17; Fanout = 2; REG Node = 'cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 6: + IC(1.407 ns) + CELL(0.357 ns) = 8.416 ns; Loc. = LCCOMB_X18_Y14_N8; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~0'
            Info: 7: + IC(0.572 ns) + CELL(0.228 ns) = 9.216 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 8: + IC(0.669 ns) + CELL(0.272 ns) = 10.157 ns; Loc. = LCCOMB_X18_Y13_N14; Fanout = 3; COMB Node = 'cache_row:inst68|inst133~0'
            Info: 9: + IC(0.913 ns) + CELL(0.378 ns) = 11.448 ns; Loc. = LCCOMB_X21_Y14_N16; Fanout = 2; COMB Node = 'cache_row:inst68|inst141~1'
            Info: 10: + IC(0.242 ns) + CELL(0.761 ns) = 12.451 ns; Loc. = LCFF_X21_Y14_N21; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 11: + IC(0.555 ns) + CELL(0.272 ns) = 13.278 ns; Loc. = LCCOMB_X19_Y14_N4; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~0'
            Info: 12: + IC(0.268 ns) + CELL(0.357 ns) = 13.903 ns; Loc. = LCCOMB_X19_Y14_N28; Fanout = 3; COMB Node = 'cache_row:inst68|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 13: + IC(0.822 ns) + CELL(0.272 ns) = 14.997 ns; Loc. = LCCOMB_X17_Y15_N20; Fanout = 3; COMB Node = 'cache_row:inst68|inst138~1'
            Info: 14: + IC(0.787 ns) + CELL(0.761 ns) = 16.545 ns; Loc. = LCFF_X19_Y12_N15; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 15: + IC(0.774 ns) + CELL(0.272 ns) = 17.591 ns; Loc. = LCCOMB_X19_Y14_N8; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~0'
            Info: 16: + IC(0.682 ns) + CELL(0.378 ns) = 18.651 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 3; COMB Node = 'cache_row:inst66|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 17: + IC(0.806 ns) + CELL(0.272 ns) = 19.729 ns; Loc. = LCCOMB_X17_Y13_N4; Fanout = 2; COMB Node = 'cache_row:inst66|inst141~1'
            Info: 18: + IC(1.702 ns) + CELL(0.000 ns) = 21.431 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'cache_row:inst66|inst141~1clkctrl'
            Info: 19: + IC(0.919 ns) + CELL(0.761 ns) = 23.111 ns; Loc. = LCFF_X14_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 20: + IC(1.201 ns) + CELL(0.357 ns) = 24.669 ns; Loc. = LCCOMB_X18_Y15_N20; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w3_n0_mux_dataout~1'
            Info: 21: + IC(0.213 ns) + CELL(0.053 ns) = 24.935 ns; Loc. = LCCOMB_X18_Y15_N26; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~0'
            Info: 22: + IC(0.270 ns) + CELL(0.272 ns) = 25.477 ns; Loc. = LCCOMB_X18_Y15_N2; Fanout = 3; COMB Node = 'cache_row:inst66|inst132~0'
            Info: 23: + IC(0.655 ns) + CELL(0.272 ns) = 26.404 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 3; COMB Node = 'cache_row:inst66|inst138~1'
            Info: 24: + IC(1.482 ns) + CELL(0.000 ns) = 27.886 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'cache_row:inst66|inst138~1clkctrl'
            Info: 25: + IC(0.912 ns) + CELL(0.761 ns) = 29.559 ns; Loc. = LCFF_X23_Y10_N17; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 26: + IC(1.052 ns) + CELL(0.357 ns) = 30.968 ns; Loc. = LCCOMB_X19_Y12_N16; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~1'
            Info: 27: + IC(0.379 ns) + CELL(0.154 ns) = 31.501 ns; Loc. = LCCOMB_X19_Y12_N2; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 28: + IC(0.676 ns) + CELL(0.154 ns) = 32.331 ns; Loc. = LCCOMB_X19_Y11_N28; Fanout = 3; COMB Node = 'cache_row:inst64|inst141~1'
            Info: 29: + IC(0.833 ns) + CELL(0.761 ns) = 33.925 ns; Loc. = LCFF_X23_Y14_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 30: + IC(0.308 ns) + CELL(0.053 ns) = 34.286 ns; Loc. = LCCOMB_X22_Y14_N24; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~1'
            Info: 31: + IC(0.253 ns) + CELL(0.154 ns) = 34.693 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 32: + IC(0.898 ns) + CELL(0.272 ns) = 35.863 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 3; COMB Node = 'cache_row:inst64|inst138~1'
            Info: 33: + IC(1.834 ns) + CELL(0.000 ns) = 37.697 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'cache_row:inst64|inst138~1clkctrl'
            Info: 34: + IC(0.913 ns) + CELL(0.667 ns) = 39.277 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 11.808 ns ( 30.06 % )
            Info: Total interconnect delay = 27.469 ns ( 69.94 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "cpu_addr[12]" has Internal fmax of 25.93 MHz between source register "cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" and destination register "cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" (period= 38.564 ns)
    Info: + Longest register to register delay is 3.090 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: 2: + IC(1.164 ns) + CELL(0.357 ns) = 1.521 ns; Loc. = LCCOMB_X18_Y15_N16; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~1'
        Info: 3: + IC(0.209 ns) + CELL(0.053 ns) = 1.783 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
        Info: 4: + IC(0.224 ns) + CELL(0.053 ns) = 2.060 ns; Loc. = LCCOMB_X18_Y15_N30; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~2'
        Info: 5: + IC(0.484 ns) + CELL(0.546 ns) = 3.090 ns; Loc. = LCFF_X17_Y15_N1; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: Total cell delay = 1.009 ns ( 32.65 % )
        Info: Total interconnect delay = 2.081 ns ( 67.35 % )
    Info: - Smallest clock skew is -35.290 ns
        Info: + Shortest clock path from clock "cpu_addr[12]" to destination register is 5.191 ns
            Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_U12; Fanout = 2; CLK Node = 'cpu_addr[12]'
            Info: 2: + IC(1.488 ns) + CELL(0.228 ns) = 2.543 ns; Loc. = LCCOMB_X17_Y14_N20; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~1'
            Info: 3: + IC(0.623 ns) + CELL(0.378 ns) = 3.544 ns; Loc. = LCCOMB_X17_Y15_N14; Fanout = 3; COMB Node = 'cache_row:inst68|inst132~0'
            Info: 4: + IC(0.372 ns) + CELL(0.378 ns) = 4.294 ns; Loc. = LCCOMB_X17_Y15_N20; Fanout = 3; COMB Node = 'cache_row:inst68|inst138~1'
            Info: 5: + IC(0.230 ns) + CELL(0.667 ns) = 5.191 ns; Loc. = LCFF_X17_Y15_N1; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 2.478 ns ( 47.74 % )
            Info: Total interconnect delay = 2.713 ns ( 52.26 % )
        Info: - Longest clock path from clock "cpu_addr[12]" to source register is 40.481 ns
            Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_U12; Fanout = 2; CLK Node = 'cpu_addr[12]'
            Info: 2: + IC(1.488 ns) + CELL(0.228 ns) = 2.543 ns; Loc. = LCCOMB_X17_Y14_N20; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~1'
            Info: 3: + IC(0.670 ns) + CELL(0.378 ns) = 3.591 ns; Loc. = LCCOMB_X18_Y13_N12; Fanout = 3; COMB Node = 'cache_row:inst67|inst133~0'
            Info: 4: + IC(0.660 ns) + CELL(0.378 ns) = 4.629 ns; Loc. = LCCOMB_X19_Y14_N16; Fanout = 3; COMB Node = 'cache_row:inst67|inst141~1'
            Info: 5: + IC(1.576 ns) + CELL(0.000 ns) = 6.205 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'cache_row:inst67|inst141~1clkctrl'
            Info: 6: + IC(0.890 ns) + CELL(0.761 ns) = 7.856 ns; Loc. = LCFF_X19_Y9_N17; Fanout = 2; REG Node = 'cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 7: + IC(1.407 ns) + CELL(0.357 ns) = 9.620 ns; Loc. = LCCOMB_X18_Y14_N8; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~0'
            Info: 8: + IC(0.572 ns) + CELL(0.228 ns) = 10.420 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 9: + IC(0.669 ns) + CELL(0.272 ns) = 11.361 ns; Loc. = LCCOMB_X18_Y13_N14; Fanout = 3; COMB Node = 'cache_row:inst68|inst133~0'
            Info: 10: + IC(0.913 ns) + CELL(0.378 ns) = 12.652 ns; Loc. = LCCOMB_X21_Y14_N16; Fanout = 2; COMB Node = 'cache_row:inst68|inst141~1'
            Info: 11: + IC(0.242 ns) + CELL(0.761 ns) = 13.655 ns; Loc. = LCFF_X21_Y14_N21; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 12: + IC(0.555 ns) + CELL(0.272 ns) = 14.482 ns; Loc. = LCCOMB_X19_Y14_N4; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~0'
            Info: 13: + IC(0.268 ns) + CELL(0.357 ns) = 15.107 ns; Loc. = LCCOMB_X19_Y14_N28; Fanout = 3; COMB Node = 'cache_row:inst68|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 14: + IC(0.822 ns) + CELL(0.272 ns) = 16.201 ns; Loc. = LCCOMB_X17_Y15_N20; Fanout = 3; COMB Node = 'cache_row:inst68|inst138~1'
            Info: 15: + IC(0.787 ns) + CELL(0.761 ns) = 17.749 ns; Loc. = LCFF_X19_Y12_N15; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 16: + IC(0.774 ns) + CELL(0.272 ns) = 18.795 ns; Loc. = LCCOMB_X19_Y14_N8; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~0'
            Info: 17: + IC(0.682 ns) + CELL(0.378 ns) = 19.855 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 3; COMB Node = 'cache_row:inst66|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 18: + IC(0.806 ns) + CELL(0.272 ns) = 20.933 ns; Loc. = LCCOMB_X17_Y13_N4; Fanout = 2; COMB Node = 'cache_row:inst66|inst141~1'
            Info: 19: + IC(1.702 ns) + CELL(0.000 ns) = 22.635 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'cache_row:inst66|inst141~1clkctrl'
            Info: 20: + IC(0.919 ns) + CELL(0.761 ns) = 24.315 ns; Loc. = LCFF_X14_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 21: + IC(1.201 ns) + CELL(0.357 ns) = 25.873 ns; Loc. = LCCOMB_X18_Y15_N20; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w3_n0_mux_dataout~1'
            Info: 22: + IC(0.213 ns) + CELL(0.053 ns) = 26.139 ns; Loc. = LCCOMB_X18_Y15_N26; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~0'
            Info: 23: + IC(0.270 ns) + CELL(0.272 ns) = 26.681 ns; Loc. = LCCOMB_X18_Y15_N2; Fanout = 3; COMB Node = 'cache_row:inst66|inst132~0'
            Info: 24: + IC(0.655 ns) + CELL(0.272 ns) = 27.608 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 3; COMB Node = 'cache_row:inst66|inst138~1'
            Info: 25: + IC(1.482 ns) + CELL(0.000 ns) = 29.090 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'cache_row:inst66|inst138~1clkctrl'
            Info: 26: + IC(0.912 ns) + CELL(0.761 ns) = 30.763 ns; Loc. = LCFF_X23_Y10_N17; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 27: + IC(1.052 ns) + CELL(0.357 ns) = 32.172 ns; Loc. = LCCOMB_X19_Y12_N16; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~1'
            Info: 28: + IC(0.379 ns) + CELL(0.154 ns) = 32.705 ns; Loc. = LCCOMB_X19_Y12_N2; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 29: + IC(0.676 ns) + CELL(0.154 ns) = 33.535 ns; Loc. = LCCOMB_X19_Y11_N28; Fanout = 3; COMB Node = 'cache_row:inst64|inst141~1'
            Info: 30: + IC(0.833 ns) + CELL(0.761 ns) = 35.129 ns; Loc. = LCFF_X23_Y14_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 31: + IC(0.308 ns) + CELL(0.053 ns) = 35.490 ns; Loc. = LCCOMB_X22_Y14_N24; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~1'
            Info: 32: + IC(0.253 ns) + CELL(0.154 ns) = 35.897 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 33: + IC(0.898 ns) + CELL(0.272 ns) = 37.067 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 3; COMB Node = 'cache_row:inst64|inst138~1'
            Info: 34: + IC(1.834 ns) + CELL(0.000 ns) = 38.901 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'cache_row:inst64|inst138~1clkctrl'
            Info: 35: + IC(0.913 ns) + CELL(0.667 ns) = 40.481 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 12.200 ns ( 30.14 % )
            Info: Total interconnect delay = 28.281 ns ( 69.86 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "cpu_addr[13]" has Internal fmax of 25.79 MHz between source register "cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" and destination register "cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" (period= 38.776 ns)
    Info: + Longest register to register delay is 3.090 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: 2: + IC(1.164 ns) + CELL(0.357 ns) = 1.521 ns; Loc. = LCCOMB_X18_Y15_N16; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~1'
        Info: 3: + IC(0.209 ns) + CELL(0.053 ns) = 1.783 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
        Info: 4: + IC(0.224 ns) + CELL(0.053 ns) = 2.060 ns; Loc. = LCCOMB_X18_Y15_N30; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~2'
        Info: 5: + IC(0.484 ns) + CELL(0.546 ns) = 3.090 ns; Loc. = LCFF_X17_Y15_N1; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: Total cell delay = 1.009 ns ( 32.65 % )
        Info: Total interconnect delay = 2.081 ns ( 67.35 % )
    Info: - Smallest clock skew is -35.502 ns
        Info: + Shortest clock path from clock "cpu_addr[13]" to destination register is 4.758 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_Y12; Fanout = 2; CLK Node = 'cpu_addr[13]'
            Info: 2: + IC(1.276 ns) + CELL(0.053 ns) = 2.138 ns; Loc. = LCCOMB_X17_Y14_N6; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~1'
            Info: 3: + IC(0.616 ns) + CELL(0.357 ns) = 3.111 ns; Loc. = LCCOMB_X17_Y15_N14; Fanout = 3; COMB Node = 'cache_row:inst68|inst132~0'
            Info: 4: + IC(0.372 ns) + CELL(0.378 ns) = 3.861 ns; Loc. = LCCOMB_X17_Y15_N20; Fanout = 3; COMB Node = 'cache_row:inst68|inst138~1'
            Info: 5: + IC(0.230 ns) + CELL(0.667 ns) = 4.758 ns; Loc. = LCFF_X17_Y15_N1; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 2.264 ns ( 47.58 % )
            Info: Total interconnect delay = 2.494 ns ( 52.42 % )
        Info: - Longest clock path from clock "cpu_addr[13]" to source register is 40.260 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_Y12; Fanout = 2; CLK Node = 'cpu_addr[13]'
            Info: 2: + IC(1.276 ns) + CELL(0.053 ns) = 2.138 ns; Loc. = LCCOMB_X17_Y14_N6; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~1'
            Info: 3: + IC(0.875 ns) + CELL(0.357 ns) = 3.370 ns; Loc. = LCCOMB_X18_Y13_N12; Fanout = 3; COMB Node = 'cache_row:inst67|inst133~0'
            Info: 4: + IC(0.660 ns) + CELL(0.378 ns) = 4.408 ns; Loc. = LCCOMB_X19_Y14_N16; Fanout = 3; COMB Node = 'cache_row:inst67|inst141~1'
            Info: 5: + IC(1.576 ns) + CELL(0.000 ns) = 5.984 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'cache_row:inst67|inst141~1clkctrl'
            Info: 6: + IC(0.890 ns) + CELL(0.761 ns) = 7.635 ns; Loc. = LCFF_X19_Y9_N17; Fanout = 2; REG Node = 'cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 7: + IC(1.407 ns) + CELL(0.357 ns) = 9.399 ns; Loc. = LCCOMB_X18_Y14_N8; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~0'
            Info: 8: + IC(0.572 ns) + CELL(0.228 ns) = 10.199 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 9: + IC(0.669 ns) + CELL(0.272 ns) = 11.140 ns; Loc. = LCCOMB_X18_Y13_N14; Fanout = 3; COMB Node = 'cache_row:inst68|inst133~0'
            Info: 10: + IC(0.913 ns) + CELL(0.378 ns) = 12.431 ns; Loc. = LCCOMB_X21_Y14_N16; Fanout = 2; COMB Node = 'cache_row:inst68|inst141~1'
            Info: 11: + IC(0.242 ns) + CELL(0.761 ns) = 13.434 ns; Loc. = LCFF_X21_Y14_N21; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 12: + IC(0.555 ns) + CELL(0.272 ns) = 14.261 ns; Loc. = LCCOMB_X19_Y14_N4; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~0'
            Info: 13: + IC(0.268 ns) + CELL(0.357 ns) = 14.886 ns; Loc. = LCCOMB_X19_Y14_N28; Fanout = 3; COMB Node = 'cache_row:inst68|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 14: + IC(0.822 ns) + CELL(0.272 ns) = 15.980 ns; Loc. = LCCOMB_X17_Y15_N20; Fanout = 3; COMB Node = 'cache_row:inst68|inst138~1'
            Info: 15: + IC(0.787 ns) + CELL(0.761 ns) = 17.528 ns; Loc. = LCFF_X19_Y12_N15; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 16: + IC(0.774 ns) + CELL(0.272 ns) = 18.574 ns; Loc. = LCCOMB_X19_Y14_N8; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~0'
            Info: 17: + IC(0.682 ns) + CELL(0.378 ns) = 19.634 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 3; COMB Node = 'cache_row:inst66|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 18: + IC(0.806 ns) + CELL(0.272 ns) = 20.712 ns; Loc. = LCCOMB_X17_Y13_N4; Fanout = 2; COMB Node = 'cache_row:inst66|inst141~1'
            Info: 19: + IC(1.702 ns) + CELL(0.000 ns) = 22.414 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'cache_row:inst66|inst141~1clkctrl'
            Info: 20: + IC(0.919 ns) + CELL(0.761 ns) = 24.094 ns; Loc. = LCFF_X14_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 21: + IC(1.201 ns) + CELL(0.357 ns) = 25.652 ns; Loc. = LCCOMB_X18_Y15_N20; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w3_n0_mux_dataout~1'
            Info: 22: + IC(0.213 ns) + CELL(0.053 ns) = 25.918 ns; Loc. = LCCOMB_X18_Y15_N26; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~0'
            Info: 23: + IC(0.270 ns) + CELL(0.272 ns) = 26.460 ns; Loc. = LCCOMB_X18_Y15_N2; Fanout = 3; COMB Node = 'cache_row:inst66|inst132~0'
            Info: 24: + IC(0.655 ns) + CELL(0.272 ns) = 27.387 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 3; COMB Node = 'cache_row:inst66|inst138~1'
            Info: 25: + IC(1.482 ns) + CELL(0.000 ns) = 28.869 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'cache_row:inst66|inst138~1clkctrl'
            Info: 26: + IC(0.912 ns) + CELL(0.761 ns) = 30.542 ns; Loc. = LCFF_X23_Y10_N17; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 27: + IC(1.052 ns) + CELL(0.357 ns) = 31.951 ns; Loc. = LCCOMB_X19_Y12_N16; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~1'
            Info: 28: + IC(0.379 ns) + CELL(0.154 ns) = 32.484 ns; Loc. = LCCOMB_X19_Y12_N2; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 29: + IC(0.676 ns) + CELL(0.154 ns) = 33.314 ns; Loc. = LCCOMB_X19_Y11_N28; Fanout = 3; COMB Node = 'cache_row:inst64|inst141~1'
            Info: 30: + IC(0.833 ns) + CELL(0.761 ns) = 34.908 ns; Loc. = LCFF_X23_Y14_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 31: + IC(0.308 ns) + CELL(0.053 ns) = 35.269 ns; Loc. = LCCOMB_X22_Y14_N24; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~1'
            Info: 32: + IC(0.253 ns) + CELL(0.154 ns) = 35.676 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 33: + IC(0.898 ns) + CELL(0.272 ns) = 36.846 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 3; COMB Node = 'cache_row:inst64|inst138~1'
            Info: 34: + IC(1.834 ns) + CELL(0.000 ns) = 38.680 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'cache_row:inst64|inst138~1clkctrl'
            Info: 35: + IC(0.913 ns) + CELL(0.667 ns) = 40.260 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 11.986 ns ( 29.77 % )
            Info: Total interconnect delay = 28.274 ns ( 70.23 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[5]" and destination pin or register "cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]" for clock "clk" (Hold time is 37.624 ns)
    Info: + Largest clock skew is 40.646 ns
        Info: + Longest clock path from clock "clk" to destination register is 43.296 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 23; CLK Node = 'clk'
            Info: 2: + IC(1.178 ns) + CELL(0.712 ns) = 2.744 ns; Loc. = LCFF_X18_Y11_N11; Fanout = 12; REG Node = 'counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[5]'
            Info: 3: + IC(0.558 ns) + CELL(0.228 ns) = 3.530 ns; Loc. = LCCOMB_X17_Y11_N24; Fanout = 12; COMB Node = 'load_flush_enable_signals:inst227|inst223~0'
            Info: 4: + IC(0.266 ns) + CELL(0.357 ns) = 4.153 ns; Loc. = LCCOMB_X17_Y11_N28; Fanout = 9; COMB Node = 'inst265'
            Info: 5: + IC(0.699 ns) + CELL(0.228 ns) = 5.080 ns; Loc. = LCCOMB_X17_Y14_N30; Fanout = 1; COMB Node = 'cache_row:inst67|dirty_bit:inst|inst'
            Info: 6: + IC(0.212 ns) + CELL(0.712 ns) = 6.004 ns; Loc. = LCFF_X17_Y14_N31; Fanout = 6; REG Node = 'cache_row:inst67|dirty_bit:inst|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]'
            Info: 7: + IC(0.570 ns) + CELL(0.366 ns) = 6.940 ns; Loc. = LCCOMB_X19_Y14_N22; Fanout = 1; COMB Node = 'cache_row:inst67|inst141~0'
            Info: 8: + IC(0.232 ns) + CELL(0.272 ns) = 7.444 ns; Loc. = LCCOMB_X19_Y14_N16; Fanout = 3; COMB Node = 'cache_row:inst67|inst141~1'
            Info: 9: + IC(1.576 ns) + CELL(0.000 ns) = 9.020 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'cache_row:inst67|inst141~1clkctrl'
            Info: 10: + IC(0.890 ns) + CELL(0.761 ns) = 10.671 ns; Loc. = LCFF_X19_Y9_N17; Fanout = 2; REG Node = 'cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 11: + IC(1.407 ns) + CELL(0.357 ns) = 12.435 ns; Loc. = LCCOMB_X18_Y14_N8; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~0'
            Info: 12: + IC(0.572 ns) + CELL(0.228 ns) = 13.235 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 13: + IC(0.669 ns) + CELL(0.272 ns) = 14.176 ns; Loc. = LCCOMB_X18_Y13_N14; Fanout = 3; COMB Node = 'cache_row:inst68|inst133~0'
            Info: 14: + IC(0.913 ns) + CELL(0.378 ns) = 15.467 ns; Loc. = LCCOMB_X21_Y14_N16; Fanout = 2; COMB Node = 'cache_row:inst68|inst141~1'
            Info: 15: + IC(0.242 ns) + CELL(0.761 ns) = 16.470 ns; Loc. = LCFF_X21_Y14_N21; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 16: + IC(0.555 ns) + CELL(0.272 ns) = 17.297 ns; Loc. = LCCOMB_X19_Y14_N4; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~0'
            Info: 17: + IC(0.268 ns) + CELL(0.357 ns) = 17.922 ns; Loc. = LCCOMB_X19_Y14_N28; Fanout = 3; COMB Node = 'cache_row:inst68|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 18: + IC(0.822 ns) + CELL(0.272 ns) = 19.016 ns; Loc. = LCCOMB_X17_Y15_N20; Fanout = 3; COMB Node = 'cache_row:inst68|inst138~1'
            Info: 19: + IC(0.787 ns) + CELL(0.761 ns) = 20.564 ns; Loc. = LCFF_X19_Y12_N15; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 20: + IC(0.774 ns) + CELL(0.272 ns) = 21.610 ns; Loc. = LCCOMB_X19_Y14_N8; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~0'
            Info: 21: + IC(0.682 ns) + CELL(0.378 ns) = 22.670 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 3; COMB Node = 'cache_row:inst66|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 22: + IC(0.806 ns) + CELL(0.272 ns) = 23.748 ns; Loc. = LCCOMB_X17_Y13_N4; Fanout = 2; COMB Node = 'cache_row:inst66|inst141~1'
            Info: 23: + IC(1.702 ns) + CELL(0.000 ns) = 25.450 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'cache_row:inst66|inst141~1clkctrl'
            Info: 24: + IC(0.919 ns) + CELL(0.761 ns) = 27.130 ns; Loc. = LCFF_X14_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 25: + IC(1.201 ns) + CELL(0.357 ns) = 28.688 ns; Loc. = LCCOMB_X18_Y15_N20; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w3_n0_mux_dataout~1'
            Info: 26: + IC(0.213 ns) + CELL(0.053 ns) = 28.954 ns; Loc. = LCCOMB_X18_Y15_N26; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~0'
            Info: 27: + IC(0.270 ns) + CELL(0.272 ns) = 29.496 ns; Loc. = LCCOMB_X18_Y15_N2; Fanout = 3; COMB Node = 'cache_row:inst66|inst132~0'
            Info: 28: + IC(0.655 ns) + CELL(0.272 ns) = 30.423 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 3; COMB Node = 'cache_row:inst66|inst138~1'
            Info: 29: + IC(1.482 ns) + CELL(0.000 ns) = 31.905 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'cache_row:inst66|inst138~1clkctrl'
            Info: 30: + IC(0.912 ns) + CELL(0.761 ns) = 33.578 ns; Loc. = LCFF_X23_Y10_N17; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 31: + IC(1.052 ns) + CELL(0.357 ns) = 34.987 ns; Loc. = LCCOMB_X19_Y12_N16; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~1'
            Info: 32: + IC(0.379 ns) + CELL(0.154 ns) = 35.520 ns; Loc. = LCCOMB_X19_Y12_N2; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 33: + IC(0.676 ns) + CELL(0.154 ns) = 36.350 ns; Loc. = LCCOMB_X19_Y11_N28; Fanout = 3; COMB Node = 'cache_row:inst64|inst141~1'
            Info: 34: + IC(0.833 ns) + CELL(0.761 ns) = 37.944 ns; Loc. = LCFF_X23_Y14_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 35: + IC(0.308 ns) + CELL(0.053 ns) = 38.305 ns; Loc. = LCCOMB_X22_Y14_N24; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~1'
            Info: 36: + IC(0.253 ns) + CELL(0.154 ns) = 38.712 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 37: + IC(0.898 ns) + CELL(0.272 ns) = 39.882 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 3; COMB Node = 'cache_row:inst64|inst138~1'
            Info: 38: + IC(1.834 ns) + CELL(0.000 ns) = 41.716 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'cache_row:inst64|inst138~1clkctrl'
            Info: 39: + IC(0.913 ns) + CELL(0.667 ns) = 43.296 ns; Loc. = LCFF_X23_Y13_N17; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: Total cell delay = 14.118 ns ( 32.61 % )
            Info: Total interconnect delay = 29.178 ns ( 67.39 % )
        Info: - Shortest clock path from clock "clk" to source register is 2.650 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 23; CLK Node = 'clk'
            Info: 2: + IC(1.178 ns) + CELL(0.618 ns) = 2.650 ns; Loc. = LCFF_X18_Y11_N11; Fanout = 12; REG Node = 'counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[5]'
            Info: Total cell delay = 1.472 ns ( 55.55 % )
            Info: Total interconnect delay = 1.178 ns ( 44.45 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 3.077 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y11_N11; Fanout = 12; REG Node = 'counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[5]'
        Info: 2: + IC(0.531 ns) + CELL(0.053 ns) = 0.584 ns; Loc. = LCCOMB_X17_Y11_N0; Fanout = 23; COMB Node = 'load_flush_enable_signals:inst227|inst224~0'
        Info: 3: + IC(0.907 ns) + CELL(0.228 ns) = 1.719 ns; Loc. = LCCOMB_X22_Y14_N6; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~0'
        Info: 4: + IC(0.812 ns) + CELL(0.546 ns) = 3.077 ns; Loc. = LCFF_X23_Y13_N17; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
        Info: Total cell delay = 0.827 ns ( 26.88 % )
        Info: Total interconnect delay = 2.250 ns ( 73.12 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "ctrl[3]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]" and destination pin or register "cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]" for clock "ctrl[3]" (Hold time is 37.622 ns)
    Info: + Largest clock skew is 39.683 ns
        Info: + Longest clock path from clock "ctrl[3]" to destination register is 42.017 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA11; Fanout = 10; CLK Node = 'ctrl[3]'
            Info: 2: + IC(1.468 ns) + CELL(0.053 ns) = 2.330 ns; Loc. = LCCOMB_X21_Y14_N6; Fanout = 1; COMB Node = 'inst259'
            Info: 3: + IC(0.520 ns) + CELL(0.225 ns) = 3.075 ns; Loc. = LCCOMB_X18_Y14_N24; Fanout = 25; REG Node = 'latch_1:inst43|lpm_latch:lpm_latch_component|latches[0]'
            Info: 4: + IC(0.700 ns) + CELL(0.228 ns) = 4.003 ns; Loc. = LCCOMB_X18_Y11_N30; Fanout = 10; COMB Node = 'other_enable_signals:inst236|compare_8_eq:inst121|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0'
            Info: 5: + IC(0.375 ns) + CELL(0.366 ns) = 4.744 ns; Loc. = LCCOMB_X19_Y11_N22; Fanout = 9; COMB Node = 'inst240~0'
            Info: 6: + IC(0.692 ns) + CELL(0.225 ns) = 5.661 ns; Loc. = LCCOMB_X19_Y14_N22; Fanout = 1; COMB Node = 'cache_row:inst67|inst141~0'
            Info: 7: + IC(0.232 ns) + CELL(0.272 ns) = 6.165 ns; Loc. = LCCOMB_X19_Y14_N16; Fanout = 3; COMB Node = 'cache_row:inst67|inst141~1'
            Info: 8: + IC(1.576 ns) + CELL(0.000 ns) = 7.741 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'cache_row:inst67|inst141~1clkctrl'
            Info: 9: + IC(0.890 ns) + CELL(0.761 ns) = 9.392 ns; Loc. = LCFF_X19_Y9_N17; Fanout = 2; REG Node = 'cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 10: + IC(1.407 ns) + CELL(0.357 ns) = 11.156 ns; Loc. = LCCOMB_X18_Y14_N8; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~0'
            Info: 11: + IC(0.572 ns) + CELL(0.228 ns) = 11.956 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 12: + IC(0.669 ns) + CELL(0.272 ns) = 12.897 ns; Loc. = LCCOMB_X18_Y13_N14; Fanout = 3; COMB Node = 'cache_row:inst68|inst133~0'
            Info: 13: + IC(0.913 ns) + CELL(0.378 ns) = 14.188 ns; Loc. = LCCOMB_X21_Y14_N16; Fanout = 2; COMB Node = 'cache_row:inst68|inst141~1'
            Info: 14: + IC(0.242 ns) + CELL(0.761 ns) = 15.191 ns; Loc. = LCFF_X21_Y14_N21; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 15: + IC(0.555 ns) + CELL(0.272 ns) = 16.018 ns; Loc. = LCCOMB_X19_Y14_N4; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~0'
            Info: 16: + IC(0.268 ns) + CELL(0.357 ns) = 16.643 ns; Loc. = LCCOMB_X19_Y14_N28; Fanout = 3; COMB Node = 'cache_row:inst68|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 17: + IC(0.822 ns) + CELL(0.272 ns) = 17.737 ns; Loc. = LCCOMB_X17_Y15_N20; Fanout = 3; COMB Node = 'cache_row:inst68|inst138~1'
            Info: 18: + IC(0.787 ns) + CELL(0.761 ns) = 19.285 ns; Loc. = LCFF_X19_Y12_N15; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 19: + IC(0.774 ns) + CELL(0.272 ns) = 20.331 ns; Loc. = LCCOMB_X19_Y14_N8; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~0'
            Info: 20: + IC(0.682 ns) + CELL(0.378 ns) = 21.391 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 3; COMB Node = 'cache_row:inst66|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 21: + IC(0.806 ns) + CELL(0.272 ns) = 22.469 ns; Loc. = LCCOMB_X17_Y13_N4; Fanout = 2; COMB Node = 'cache_row:inst66|inst141~1'
            Info: 22: + IC(1.702 ns) + CELL(0.000 ns) = 24.171 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'cache_row:inst66|inst141~1clkctrl'
            Info: 23: + IC(0.919 ns) + CELL(0.761 ns) = 25.851 ns; Loc. = LCFF_X14_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 24: + IC(1.201 ns) + CELL(0.357 ns) = 27.409 ns; Loc. = LCCOMB_X18_Y15_N20; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w3_n0_mux_dataout~1'
            Info: 25: + IC(0.213 ns) + CELL(0.053 ns) = 27.675 ns; Loc. = LCCOMB_X18_Y15_N26; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~0'
            Info: 26: + IC(0.270 ns) + CELL(0.272 ns) = 28.217 ns; Loc. = LCCOMB_X18_Y15_N2; Fanout = 3; COMB Node = 'cache_row:inst66|inst132~0'
            Info: 27: + IC(0.655 ns) + CELL(0.272 ns) = 29.144 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 3; COMB Node = 'cache_row:inst66|inst138~1'
            Info: 28: + IC(1.482 ns) + CELL(0.000 ns) = 30.626 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'cache_row:inst66|inst138~1clkctrl'
            Info: 29: + IC(0.912 ns) + CELL(0.761 ns) = 32.299 ns; Loc. = LCFF_X23_Y10_N17; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 30: + IC(1.052 ns) + CELL(0.357 ns) = 33.708 ns; Loc. = LCCOMB_X19_Y12_N16; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~1'
            Info: 31: + IC(0.379 ns) + CELL(0.154 ns) = 34.241 ns; Loc. = LCCOMB_X19_Y12_N2; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 32: + IC(0.676 ns) + CELL(0.154 ns) = 35.071 ns; Loc. = LCCOMB_X19_Y11_N28; Fanout = 3; COMB Node = 'cache_row:inst64|inst141~1'
            Info: 33: + IC(0.833 ns) + CELL(0.761 ns) = 36.665 ns; Loc. = LCFF_X23_Y14_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 34: + IC(0.308 ns) + CELL(0.053 ns) = 37.026 ns; Loc. = LCCOMB_X22_Y14_N24; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~1'
            Info: 35: + IC(0.253 ns) + CELL(0.154 ns) = 37.433 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 36: + IC(0.898 ns) + CELL(0.272 ns) = 38.603 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 3; COMB Node = 'cache_row:inst64|inst138~1'
            Info: 37: + IC(1.834 ns) + CELL(0.000 ns) = 40.437 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'cache_row:inst64|inst138~1clkctrl'
            Info: 38: + IC(0.913 ns) + CELL(0.667 ns) = 42.017 ns; Loc. = LCFF_X23_Y13_N17; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: Total cell delay = 12.567 ns ( 29.91 % )
            Info: Total interconnect delay = 29.450 ns ( 70.09 % )
        Info: - Shortest clock path from clock "ctrl[3]" to source register is 2.334 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA11; Fanout = 10; CLK Node = 'ctrl[3]'
            Info: 2: + IC(1.472 ns) + CELL(0.053 ns) = 2.334 ns; Loc. = LCCOMB_X21_Y14_N26; Fanout = 23; REG Node = 'latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]'
            Info: Total cell delay = 0.862 ns ( 36.93 % )
            Info: Total interconnect delay = 1.472 ns ( 63.07 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 2.210 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y14_N26; Fanout = 23; REG Node = 'latch_3:inst182|lpm_latch:lpm_latch_component|latches[2]'
        Info: 2: + IC(0.359 ns) + CELL(0.228 ns) = 0.587 ns; Loc. = LCCOMB_X22_Y14_N14; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~2'
        Info: 3: + IC(0.212 ns) + CELL(0.053 ns) = 0.852 ns; Loc. = LCCOMB_X22_Y14_N6; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~0'
        Info: 4: + IC(0.812 ns) + CELL(0.546 ns) = 2.210 ns; Loc. = LCFF_X23_Y13_N17; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
        Info: Total cell delay = 0.827 ns ( 37.42 % )
        Info: Total interconnect delay = 1.383 ns ( 62.58 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 99 non-operational path(s) clocked by clock "cpu_addr[2]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" and destination pin or register "cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" for clock "cpu_addr[2]" (Hold time is 32.703 ns)
    Info: + Largest clock skew is 35.616 ns
        Info: + Longest clock path from clock "cpu_addr[2]" to destination register is 40.041 ns
            Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W10; Fanout = 11; CLK Node = 'cpu_addr[2]'
            Info: 2: + IC(1.497 ns) + CELL(0.228 ns) = 2.524 ns; Loc. = LCCOMB_X18_Y8_N4; Fanout = 4; COMB Node = 'inst51~0'
            Info: 3: + IC(0.933 ns) + CELL(0.228 ns) = 3.685 ns; Loc. = LCCOMB_X19_Y14_N22; Fanout = 1; COMB Node = 'cache_row:inst67|inst141~0'
            Info: 4: + IC(0.232 ns) + CELL(0.272 ns) = 4.189 ns; Loc. = LCCOMB_X19_Y14_N16; Fanout = 3; COMB Node = 'cache_row:inst67|inst141~1'
            Info: 5: + IC(1.576 ns) + CELL(0.000 ns) = 5.765 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'cache_row:inst67|inst141~1clkctrl'
            Info: 6: + IC(0.890 ns) + CELL(0.761 ns) = 7.416 ns; Loc. = LCFF_X19_Y9_N17; Fanout = 2; REG Node = 'cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 7: + IC(1.407 ns) + CELL(0.357 ns) = 9.180 ns; Loc. = LCCOMB_X18_Y14_N8; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~0'
            Info: 8: + IC(0.572 ns) + CELL(0.228 ns) = 9.980 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 9: + IC(0.669 ns) + CELL(0.272 ns) = 10.921 ns; Loc. = LCCOMB_X18_Y13_N14; Fanout = 3; COMB Node = 'cache_row:inst68|inst133~0'
            Info: 10: + IC(0.913 ns) + CELL(0.378 ns) = 12.212 ns; Loc. = LCCOMB_X21_Y14_N16; Fanout = 2; COMB Node = 'cache_row:inst68|inst141~1'
            Info: 11: + IC(0.242 ns) + CELL(0.761 ns) = 13.215 ns; Loc. = LCFF_X21_Y14_N21; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 12: + IC(0.555 ns) + CELL(0.272 ns) = 14.042 ns; Loc. = LCCOMB_X19_Y14_N4; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~0'
            Info: 13: + IC(0.268 ns) + CELL(0.357 ns) = 14.667 ns; Loc. = LCCOMB_X19_Y14_N28; Fanout = 3; COMB Node = 'cache_row:inst68|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 14: + IC(0.822 ns) + CELL(0.272 ns) = 15.761 ns; Loc. = LCCOMB_X17_Y15_N20; Fanout = 3; COMB Node = 'cache_row:inst68|inst138~1'
            Info: 15: + IC(0.787 ns) + CELL(0.761 ns) = 17.309 ns; Loc. = LCFF_X19_Y12_N15; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 16: + IC(0.774 ns) + CELL(0.272 ns) = 18.355 ns; Loc. = LCCOMB_X19_Y14_N8; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~0'
            Info: 17: + IC(0.682 ns) + CELL(0.378 ns) = 19.415 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 3; COMB Node = 'cache_row:inst66|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 18: + IC(0.806 ns) + CELL(0.272 ns) = 20.493 ns; Loc. = LCCOMB_X17_Y13_N4; Fanout = 2; COMB Node = 'cache_row:inst66|inst141~1'
            Info: 19: + IC(1.702 ns) + CELL(0.000 ns) = 22.195 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'cache_row:inst66|inst141~1clkctrl'
            Info: 20: + IC(0.919 ns) + CELL(0.761 ns) = 23.875 ns; Loc. = LCFF_X14_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 21: + IC(1.201 ns) + CELL(0.357 ns) = 25.433 ns; Loc. = LCCOMB_X18_Y15_N20; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w3_n0_mux_dataout~1'
            Info: 22: + IC(0.213 ns) + CELL(0.053 ns) = 25.699 ns; Loc. = LCCOMB_X18_Y15_N26; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~0'
            Info: 23: + IC(0.270 ns) + CELL(0.272 ns) = 26.241 ns; Loc. = LCCOMB_X18_Y15_N2; Fanout = 3; COMB Node = 'cache_row:inst66|inst132~0'
            Info: 24: + IC(0.655 ns) + CELL(0.272 ns) = 27.168 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 3; COMB Node = 'cache_row:inst66|inst138~1'
            Info: 25: + IC(1.482 ns) + CELL(0.000 ns) = 28.650 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'cache_row:inst66|inst138~1clkctrl'
            Info: 26: + IC(0.912 ns) + CELL(0.761 ns) = 30.323 ns; Loc. = LCFF_X23_Y10_N17; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 27: + IC(1.052 ns) + CELL(0.357 ns) = 31.732 ns; Loc. = LCCOMB_X19_Y12_N16; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~1'
            Info: 28: + IC(0.379 ns) + CELL(0.154 ns) = 32.265 ns; Loc. = LCCOMB_X19_Y12_N2; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 29: + IC(0.676 ns) + CELL(0.154 ns) = 33.095 ns; Loc. = LCCOMB_X19_Y11_N28; Fanout = 3; COMB Node = 'cache_row:inst64|inst141~1'
            Info: 30: + IC(0.833 ns) + CELL(0.761 ns) = 34.689 ns; Loc. = LCFF_X23_Y14_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 31: + IC(0.308 ns) + CELL(0.053 ns) = 35.050 ns; Loc. = LCCOMB_X22_Y14_N24; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~1'
            Info: 32: + IC(0.253 ns) + CELL(0.154 ns) = 35.457 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 33: + IC(0.898 ns) + CELL(0.272 ns) = 36.627 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 3; COMB Node = 'cache_row:inst64|inst138~1'
            Info: 34: + IC(1.834 ns) + CELL(0.000 ns) = 38.461 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'cache_row:inst64|inst138~1clkctrl'
            Info: 35: + IC(0.913 ns) + CELL(0.667 ns) = 40.041 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 11.916 ns ( 29.76 % )
            Info: Total interconnect delay = 28.125 ns ( 70.24 % )
        Info: - Shortest clock path from clock "cpu_addr[2]" to source register is 4.425 ns
            Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W10; Fanout = 11; CLK Node = 'cpu_addr[2]'
            Info: 2: + IC(1.520 ns) + CELL(0.053 ns) = 2.372 ns; Loc. = LCCOMB_X17_Y13_N8; Fanout = 4; COMB Node = 'cache_row:inst66|inst55~0'
            Info: 3: + IC(0.232 ns) + CELL(0.225 ns) = 2.829 ns; Loc. = LCCOMB_X17_Y13_N24; Fanout = 1; COMB Node = 'cache_row:inst66|inst138~0'
            Info: 4: + IC(0.211 ns) + CELL(0.154 ns) = 3.194 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 3; COMB Node = 'cache_row:inst66|inst138~1'
            Info: 5: + IC(0.564 ns) + CELL(0.667 ns) = 4.425 ns; Loc. = LCFF_X18_Y15_N25; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 1.898 ns ( 42.89 % )
            Info: Total interconnect delay = 2.527 ns ( 57.11 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 2.968 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y15_N25; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: 2: + IC(0.249 ns) + CELL(0.272 ns) = 0.521 ns; Loc. = LCCOMB_X18_Y15_N16; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~1'
        Info: 3: + IC(0.209 ns) + CELL(0.053 ns) = 0.783 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
        Info: 4: + IC(0.224 ns) + CELL(0.053 ns) = 1.060 ns; Loc. = LCCOMB_X18_Y15_N30; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~2'
        Info: 5: + IC(1.362 ns) + CELL(0.546 ns) = 2.968 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: Total cell delay = 0.924 ns ( 31.13 % )
        Info: Total interconnect delay = 2.044 ns ( 68.87 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 97 non-operational path(s) clocked by clock "cpu_addr[5]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" and destination pin or register "cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" for clock "cpu_addr[5]" (Hold time is 32.402 ns)
    Info: + Largest clock skew is 35.315 ns
        Info: + Longest clock path from clock "cpu_addr[5]" to destination register is 40.703 ns
            Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_B13; Fanout = 2; CLK Node = 'cpu_addr[5]'
            Info: 2: + IC(0.990 ns) + CELL(0.053 ns) = 1.862 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 12; COMB Node = 'cache_row:inst68|compare_8_eq:inst49|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~0'
            Info: 3: + IC(1.271 ns) + CELL(0.053 ns) = 3.186 ns; Loc. = LCCOMB_X18_Y8_N4; Fanout = 4; COMB Node = 'inst51~0'
            Info: 4: + IC(0.933 ns) + CELL(0.228 ns) = 4.347 ns; Loc. = LCCOMB_X19_Y14_N22; Fanout = 1; COMB Node = 'cache_row:inst67|inst141~0'
            Info: 5: + IC(0.232 ns) + CELL(0.272 ns) = 4.851 ns; Loc. = LCCOMB_X19_Y14_N16; Fanout = 3; COMB Node = 'cache_row:inst67|inst141~1'
            Info: 6: + IC(1.576 ns) + CELL(0.000 ns) = 6.427 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'cache_row:inst67|inst141~1clkctrl'
            Info: 7: + IC(0.890 ns) + CELL(0.761 ns) = 8.078 ns; Loc. = LCFF_X19_Y9_N17; Fanout = 2; REG Node = 'cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 8: + IC(1.407 ns) + CELL(0.357 ns) = 9.842 ns; Loc. = LCCOMB_X18_Y14_N8; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~0'
            Info: 9: + IC(0.572 ns) + CELL(0.228 ns) = 10.642 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 10: + IC(0.669 ns) + CELL(0.272 ns) = 11.583 ns; Loc. = LCCOMB_X18_Y13_N14; Fanout = 3; COMB Node = 'cache_row:inst68|inst133~0'
            Info: 11: + IC(0.913 ns) + CELL(0.378 ns) = 12.874 ns; Loc. = LCCOMB_X21_Y14_N16; Fanout = 2; COMB Node = 'cache_row:inst68|inst141~1'
            Info: 12: + IC(0.242 ns) + CELL(0.761 ns) = 13.877 ns; Loc. = LCFF_X21_Y14_N21; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 13: + IC(0.555 ns) + CELL(0.272 ns) = 14.704 ns; Loc. = LCCOMB_X19_Y14_N4; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~0'
            Info: 14: + IC(0.268 ns) + CELL(0.357 ns) = 15.329 ns; Loc. = LCCOMB_X19_Y14_N28; Fanout = 3; COMB Node = 'cache_row:inst68|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 15: + IC(0.822 ns) + CELL(0.272 ns) = 16.423 ns; Loc. = LCCOMB_X17_Y15_N20; Fanout = 3; COMB Node = 'cache_row:inst68|inst138~1'
            Info: 16: + IC(0.787 ns) + CELL(0.761 ns) = 17.971 ns; Loc. = LCFF_X19_Y12_N15; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 17: + IC(0.774 ns) + CELL(0.272 ns) = 19.017 ns; Loc. = LCCOMB_X19_Y14_N8; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~0'
            Info: 18: + IC(0.682 ns) + CELL(0.378 ns) = 20.077 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 3; COMB Node = 'cache_row:inst66|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 19: + IC(0.806 ns) + CELL(0.272 ns) = 21.155 ns; Loc. = LCCOMB_X17_Y13_N4; Fanout = 2; COMB Node = 'cache_row:inst66|inst141~1'
            Info: 20: + IC(1.702 ns) + CELL(0.000 ns) = 22.857 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'cache_row:inst66|inst141~1clkctrl'
            Info: 21: + IC(0.919 ns) + CELL(0.761 ns) = 24.537 ns; Loc. = LCFF_X14_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 22: + IC(1.201 ns) + CELL(0.357 ns) = 26.095 ns; Loc. = LCCOMB_X18_Y15_N20; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w3_n0_mux_dataout~1'
            Info: 23: + IC(0.213 ns) + CELL(0.053 ns) = 26.361 ns; Loc. = LCCOMB_X18_Y15_N26; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~0'
            Info: 24: + IC(0.270 ns) + CELL(0.272 ns) = 26.903 ns; Loc. = LCCOMB_X18_Y15_N2; Fanout = 3; COMB Node = 'cache_row:inst66|inst132~0'
            Info: 25: + IC(0.655 ns) + CELL(0.272 ns) = 27.830 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 3; COMB Node = 'cache_row:inst66|inst138~1'
            Info: 26: + IC(1.482 ns) + CELL(0.000 ns) = 29.312 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'cache_row:inst66|inst138~1clkctrl'
            Info: 27: + IC(0.912 ns) + CELL(0.761 ns) = 30.985 ns; Loc. = LCFF_X23_Y10_N17; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 28: + IC(1.052 ns) + CELL(0.357 ns) = 32.394 ns; Loc. = LCCOMB_X19_Y12_N16; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~1'
            Info: 29: + IC(0.379 ns) + CELL(0.154 ns) = 32.927 ns; Loc. = LCCOMB_X19_Y12_N2; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 30: + IC(0.676 ns) + CELL(0.154 ns) = 33.757 ns; Loc. = LCCOMB_X19_Y11_N28; Fanout = 3; COMB Node = 'cache_row:inst64|inst141~1'
            Info: 31: + IC(0.833 ns) + CELL(0.761 ns) = 35.351 ns; Loc. = LCFF_X23_Y14_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 32: + IC(0.308 ns) + CELL(0.053 ns) = 35.712 ns; Loc. = LCCOMB_X22_Y14_N24; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~1'
            Info: 33: + IC(0.253 ns) + CELL(0.154 ns) = 36.119 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 34: + IC(0.898 ns) + CELL(0.272 ns) = 37.289 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 3; COMB Node = 'cache_row:inst64|inst138~1'
            Info: 35: + IC(1.834 ns) + CELL(0.000 ns) = 39.123 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'cache_row:inst64|inst138~1clkctrl'
            Info: 36: + IC(0.913 ns) + CELL(0.667 ns) = 40.703 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 11.814 ns ( 29.02 % )
            Info: Total interconnect delay = 28.889 ns ( 70.98 % )
        Info: - Shortest clock path from clock "cpu_addr[5]" to source register is 5.388 ns
            Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_B13; Fanout = 2; CLK Node = 'cpu_addr[5]'
            Info: 2: + IC(0.990 ns) + CELL(0.053 ns) = 1.862 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 12; COMB Node = 'cache_row:inst68|compare_8_eq:inst49|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~0'
            Info: 3: + IC(1.248 ns) + CELL(0.225 ns) = 3.335 ns; Loc. = LCCOMB_X17_Y13_N8; Fanout = 4; COMB Node = 'cache_row:inst66|inst55~0'
            Info: 4: + IC(0.232 ns) + CELL(0.225 ns) = 3.792 ns; Loc. = LCCOMB_X17_Y13_N24; Fanout = 1; COMB Node = 'cache_row:inst66|inst138~0'
            Info: 5: + IC(0.211 ns) + CELL(0.154 ns) = 4.157 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 3; COMB Node = 'cache_row:inst66|inst138~1'
            Info: 6: + IC(0.564 ns) + CELL(0.667 ns) = 5.388 ns; Loc. = LCFF_X18_Y15_N25; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 2.143 ns ( 39.77 % )
            Info: Total interconnect delay = 3.245 ns ( 60.23 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 2.968 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y15_N25; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: 2: + IC(0.249 ns) + CELL(0.272 ns) = 0.521 ns; Loc. = LCCOMB_X18_Y15_N16; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~1'
        Info: 3: + IC(0.209 ns) + CELL(0.053 ns) = 0.783 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
        Info: 4: + IC(0.224 ns) + CELL(0.053 ns) = 1.060 ns; Loc. = LCCOMB_X18_Y15_N30; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~2'
        Info: 5: + IC(1.362 ns) + CELL(0.546 ns) = 2.968 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: Total cell delay = 0.924 ns ( 31.13 % )
        Info: Total interconnect delay = 2.044 ns ( 68.87 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 97 non-operational path(s) clocked by clock "cpu_addr[7]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" and destination pin or register "cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" for clock "cpu_addr[7]" (Hold time is 32.402 ns)
    Info: + Largest clock skew is 35.315 ns
        Info: + Longest clock path from clock "cpu_addr[7]" to destination register is 41.277 ns
            Info: 1: + IC(0.000 ns) + CELL(0.762 ns) = 0.762 ns; Loc. = PIN_D10; Fanout = 2; CLK Node = 'cpu_addr[7]'
            Info: 2: + IC(1.520 ns) + CELL(0.154 ns) = 2.436 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 12; COMB Node = 'cache_row:inst68|compare_8_eq:inst49|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~0'
            Info: 3: + IC(1.271 ns) + CELL(0.053 ns) = 3.760 ns; Loc. = LCCOMB_X18_Y8_N4; Fanout = 4; COMB Node = 'inst51~0'
            Info: 4: + IC(0.933 ns) + CELL(0.228 ns) = 4.921 ns; Loc. = LCCOMB_X19_Y14_N22; Fanout = 1; COMB Node = 'cache_row:inst67|inst141~0'
            Info: 5: + IC(0.232 ns) + CELL(0.272 ns) = 5.425 ns; Loc. = LCCOMB_X19_Y14_N16; Fanout = 3; COMB Node = 'cache_row:inst67|inst141~1'
            Info: 6: + IC(1.576 ns) + CELL(0.000 ns) = 7.001 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'cache_row:inst67|inst141~1clkctrl'
            Info: 7: + IC(0.890 ns) + CELL(0.761 ns) = 8.652 ns; Loc. = LCFF_X19_Y9_N17; Fanout = 2; REG Node = 'cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 8: + IC(1.407 ns) + CELL(0.357 ns) = 10.416 ns; Loc. = LCCOMB_X18_Y14_N8; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~0'
            Info: 9: + IC(0.572 ns) + CELL(0.228 ns) = 11.216 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 10: + IC(0.669 ns) + CELL(0.272 ns) = 12.157 ns; Loc. = LCCOMB_X18_Y13_N14; Fanout = 3; COMB Node = 'cache_row:inst68|inst133~0'
            Info: 11: + IC(0.913 ns) + CELL(0.378 ns) = 13.448 ns; Loc. = LCCOMB_X21_Y14_N16; Fanout = 2; COMB Node = 'cache_row:inst68|inst141~1'
            Info: 12: + IC(0.242 ns) + CELL(0.761 ns) = 14.451 ns; Loc. = LCFF_X21_Y14_N21; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 13: + IC(0.555 ns) + CELL(0.272 ns) = 15.278 ns; Loc. = LCCOMB_X19_Y14_N4; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~0'
            Info: 14: + IC(0.268 ns) + CELL(0.357 ns) = 15.903 ns; Loc. = LCCOMB_X19_Y14_N28; Fanout = 3; COMB Node = 'cache_row:inst68|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 15: + IC(0.822 ns) + CELL(0.272 ns) = 16.997 ns; Loc. = LCCOMB_X17_Y15_N20; Fanout = 3; COMB Node = 'cache_row:inst68|inst138~1'
            Info: 16: + IC(0.787 ns) + CELL(0.761 ns) = 18.545 ns; Loc. = LCFF_X19_Y12_N15; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 17: + IC(0.774 ns) + CELL(0.272 ns) = 19.591 ns; Loc. = LCCOMB_X19_Y14_N8; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~0'
            Info: 18: + IC(0.682 ns) + CELL(0.378 ns) = 20.651 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 3; COMB Node = 'cache_row:inst66|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 19: + IC(0.806 ns) + CELL(0.272 ns) = 21.729 ns; Loc. = LCCOMB_X17_Y13_N4; Fanout = 2; COMB Node = 'cache_row:inst66|inst141~1'
            Info: 20: + IC(1.702 ns) + CELL(0.000 ns) = 23.431 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'cache_row:inst66|inst141~1clkctrl'
            Info: 21: + IC(0.919 ns) + CELL(0.761 ns) = 25.111 ns; Loc. = LCFF_X14_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 22: + IC(1.201 ns) + CELL(0.357 ns) = 26.669 ns; Loc. = LCCOMB_X18_Y15_N20; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w3_n0_mux_dataout~1'
            Info: 23: + IC(0.213 ns) + CELL(0.053 ns) = 26.935 ns; Loc. = LCCOMB_X18_Y15_N26; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~0'
            Info: 24: + IC(0.270 ns) + CELL(0.272 ns) = 27.477 ns; Loc. = LCCOMB_X18_Y15_N2; Fanout = 3; COMB Node = 'cache_row:inst66|inst132~0'
            Info: 25: + IC(0.655 ns) + CELL(0.272 ns) = 28.404 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 3; COMB Node = 'cache_row:inst66|inst138~1'
            Info: 26: + IC(1.482 ns) + CELL(0.000 ns) = 29.886 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'cache_row:inst66|inst138~1clkctrl'
            Info: 27: + IC(0.912 ns) + CELL(0.761 ns) = 31.559 ns; Loc. = LCFF_X23_Y10_N17; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 28: + IC(1.052 ns) + CELL(0.357 ns) = 32.968 ns; Loc. = LCCOMB_X19_Y12_N16; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~1'
            Info: 29: + IC(0.379 ns) + CELL(0.154 ns) = 33.501 ns; Loc. = LCCOMB_X19_Y12_N2; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 30: + IC(0.676 ns) + CELL(0.154 ns) = 34.331 ns; Loc. = LCCOMB_X19_Y11_N28; Fanout = 3; COMB Node = 'cache_row:inst64|inst141~1'
            Info: 31: + IC(0.833 ns) + CELL(0.761 ns) = 35.925 ns; Loc. = LCFF_X23_Y14_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 32: + IC(0.308 ns) + CELL(0.053 ns) = 36.286 ns; Loc. = LCCOMB_X22_Y14_N24; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~1'
            Info: 33: + IC(0.253 ns) + CELL(0.154 ns) = 36.693 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 34: + IC(0.898 ns) + CELL(0.272 ns) = 37.863 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 3; COMB Node = 'cache_row:inst64|inst138~1'
            Info: 35: + IC(1.834 ns) + CELL(0.000 ns) = 39.697 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'cache_row:inst64|inst138~1clkctrl'
            Info: 36: + IC(0.913 ns) + CELL(0.667 ns) = 41.277 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 11.858 ns ( 28.73 % )
            Info: Total interconnect delay = 29.419 ns ( 71.27 % )
        Info: - Shortest clock path from clock "cpu_addr[7]" to source register is 5.962 ns
            Info: 1: + IC(0.000 ns) + CELL(0.762 ns) = 0.762 ns; Loc. = PIN_D10; Fanout = 2; CLK Node = 'cpu_addr[7]'
            Info: 2: + IC(1.520 ns) + CELL(0.154 ns) = 2.436 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 12; COMB Node = 'cache_row:inst68|compare_8_eq:inst49|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~0'
            Info: 3: + IC(1.248 ns) + CELL(0.225 ns) = 3.909 ns; Loc. = LCCOMB_X17_Y13_N8; Fanout = 4; COMB Node = 'cache_row:inst66|inst55~0'
            Info: 4: + IC(0.232 ns) + CELL(0.225 ns) = 4.366 ns; Loc. = LCCOMB_X17_Y13_N24; Fanout = 1; COMB Node = 'cache_row:inst66|inst138~0'
            Info: 5: + IC(0.211 ns) + CELL(0.154 ns) = 4.731 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 3; COMB Node = 'cache_row:inst66|inst138~1'
            Info: 6: + IC(0.564 ns) + CELL(0.667 ns) = 5.962 ns; Loc. = LCFF_X18_Y15_N25; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 2.187 ns ( 36.68 % )
            Info: Total interconnect delay = 3.775 ns ( 63.32 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 2.968 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y15_N25; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: 2: + IC(0.249 ns) + CELL(0.272 ns) = 0.521 ns; Loc. = LCCOMB_X18_Y15_N16; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~1'
        Info: 3: + IC(0.209 ns) + CELL(0.053 ns) = 0.783 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
        Info: 4: + IC(0.224 ns) + CELL(0.053 ns) = 1.060 ns; Loc. = LCCOMB_X18_Y15_N30; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~2'
        Info: 5: + IC(1.362 ns) + CELL(0.546 ns) = 2.968 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: Total cell delay = 0.924 ns ( 31.13 % )
        Info: Total interconnect delay = 2.044 ns ( 68.87 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 97 non-operational path(s) clocked by clock "cpu_addr[9]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" and destination pin or register "cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" for clock "cpu_addr[9]" (Hold time is 32.402 ns)
    Info: + Largest clock skew is 35.315 ns
        Info: + Longest clock path from clock "cpu_addr[9]" to destination register is 41.018 ns
            Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_H19; Fanout = 2; CLK Node = 'cpu_addr[9]'
            Info: 2: + IC(1.095 ns) + CELL(0.272 ns) = 2.177 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 12; COMB Node = 'cache_row:inst68|compare_8_eq:inst49|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~0'
            Info: 3: + IC(1.271 ns) + CELL(0.053 ns) = 3.501 ns; Loc. = LCCOMB_X18_Y8_N4; Fanout = 4; COMB Node = 'inst51~0'
            Info: 4: + IC(0.933 ns) + CELL(0.228 ns) = 4.662 ns; Loc. = LCCOMB_X19_Y14_N22; Fanout = 1; COMB Node = 'cache_row:inst67|inst141~0'
            Info: 5: + IC(0.232 ns) + CELL(0.272 ns) = 5.166 ns; Loc. = LCCOMB_X19_Y14_N16; Fanout = 3; COMB Node = 'cache_row:inst67|inst141~1'
            Info: 6: + IC(1.576 ns) + CELL(0.000 ns) = 6.742 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'cache_row:inst67|inst141~1clkctrl'
            Info: 7: + IC(0.890 ns) + CELL(0.761 ns) = 8.393 ns; Loc. = LCFF_X19_Y9_N17; Fanout = 2; REG Node = 'cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 8: + IC(1.407 ns) + CELL(0.357 ns) = 10.157 ns; Loc. = LCCOMB_X18_Y14_N8; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~0'
            Info: 9: + IC(0.572 ns) + CELL(0.228 ns) = 10.957 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 10: + IC(0.669 ns) + CELL(0.272 ns) = 11.898 ns; Loc. = LCCOMB_X18_Y13_N14; Fanout = 3; COMB Node = 'cache_row:inst68|inst133~0'
            Info: 11: + IC(0.913 ns) + CELL(0.378 ns) = 13.189 ns; Loc. = LCCOMB_X21_Y14_N16; Fanout = 2; COMB Node = 'cache_row:inst68|inst141~1'
            Info: 12: + IC(0.242 ns) + CELL(0.761 ns) = 14.192 ns; Loc. = LCFF_X21_Y14_N21; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 13: + IC(0.555 ns) + CELL(0.272 ns) = 15.019 ns; Loc. = LCCOMB_X19_Y14_N4; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~0'
            Info: 14: + IC(0.268 ns) + CELL(0.357 ns) = 15.644 ns; Loc. = LCCOMB_X19_Y14_N28; Fanout = 3; COMB Node = 'cache_row:inst68|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 15: + IC(0.822 ns) + CELL(0.272 ns) = 16.738 ns; Loc. = LCCOMB_X17_Y15_N20; Fanout = 3; COMB Node = 'cache_row:inst68|inst138~1'
            Info: 16: + IC(0.787 ns) + CELL(0.761 ns) = 18.286 ns; Loc. = LCFF_X19_Y12_N15; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 17: + IC(0.774 ns) + CELL(0.272 ns) = 19.332 ns; Loc. = LCCOMB_X19_Y14_N8; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~0'
            Info: 18: + IC(0.682 ns) + CELL(0.378 ns) = 20.392 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 3; COMB Node = 'cache_row:inst66|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 19: + IC(0.806 ns) + CELL(0.272 ns) = 21.470 ns; Loc. = LCCOMB_X17_Y13_N4; Fanout = 2; COMB Node = 'cache_row:inst66|inst141~1'
            Info: 20: + IC(1.702 ns) + CELL(0.000 ns) = 23.172 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'cache_row:inst66|inst141~1clkctrl'
            Info: 21: + IC(0.919 ns) + CELL(0.761 ns) = 24.852 ns; Loc. = LCFF_X14_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 22: + IC(1.201 ns) + CELL(0.357 ns) = 26.410 ns; Loc. = LCCOMB_X18_Y15_N20; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w3_n0_mux_dataout~1'
            Info: 23: + IC(0.213 ns) + CELL(0.053 ns) = 26.676 ns; Loc. = LCCOMB_X18_Y15_N26; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~0'
            Info: 24: + IC(0.270 ns) + CELL(0.272 ns) = 27.218 ns; Loc. = LCCOMB_X18_Y15_N2; Fanout = 3; COMB Node = 'cache_row:inst66|inst132~0'
            Info: 25: + IC(0.655 ns) + CELL(0.272 ns) = 28.145 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 3; COMB Node = 'cache_row:inst66|inst138~1'
            Info: 26: + IC(1.482 ns) + CELL(0.000 ns) = 29.627 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'cache_row:inst66|inst138~1clkctrl'
            Info: 27: + IC(0.912 ns) + CELL(0.761 ns) = 31.300 ns; Loc. = LCFF_X23_Y10_N17; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 28: + IC(1.052 ns) + CELL(0.357 ns) = 32.709 ns; Loc. = LCCOMB_X19_Y12_N16; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~1'
            Info: 29: + IC(0.379 ns) + CELL(0.154 ns) = 33.242 ns; Loc. = LCCOMB_X19_Y12_N2; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 30: + IC(0.676 ns) + CELL(0.154 ns) = 34.072 ns; Loc. = LCCOMB_X19_Y11_N28; Fanout = 3; COMB Node = 'cache_row:inst64|inst141~1'
            Info: 31: + IC(0.833 ns) + CELL(0.761 ns) = 35.666 ns; Loc. = LCFF_X23_Y14_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 32: + IC(0.308 ns) + CELL(0.053 ns) = 36.027 ns; Loc. = LCCOMB_X22_Y14_N24; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~1'
            Info: 33: + IC(0.253 ns) + CELL(0.154 ns) = 36.434 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 34: + IC(0.898 ns) + CELL(0.272 ns) = 37.604 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 3; COMB Node = 'cache_row:inst64|inst138~1'
            Info: 35: + IC(1.834 ns) + CELL(0.000 ns) = 39.438 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'cache_row:inst64|inst138~1clkctrl'
            Info: 36: + IC(0.913 ns) + CELL(0.667 ns) = 41.018 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 12.024 ns ( 29.31 % )
            Info: Total interconnect delay = 28.994 ns ( 70.69 % )
        Info: - Shortest clock path from clock "cpu_addr[9]" to source register is 5.703 ns
            Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_H19; Fanout = 2; CLK Node = 'cpu_addr[9]'
            Info: 2: + IC(1.095 ns) + CELL(0.272 ns) = 2.177 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 12; COMB Node = 'cache_row:inst68|compare_8_eq:inst49|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~0'
            Info: 3: + IC(1.248 ns) + CELL(0.225 ns) = 3.650 ns; Loc. = LCCOMB_X17_Y13_N8; Fanout = 4; COMB Node = 'cache_row:inst66|inst55~0'
            Info: 4: + IC(0.232 ns) + CELL(0.225 ns) = 4.107 ns; Loc. = LCCOMB_X17_Y13_N24; Fanout = 1; COMB Node = 'cache_row:inst66|inst138~0'
            Info: 5: + IC(0.211 ns) + CELL(0.154 ns) = 4.472 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 3; COMB Node = 'cache_row:inst66|inst138~1'
            Info: 6: + IC(0.564 ns) + CELL(0.667 ns) = 5.703 ns; Loc. = LCFF_X18_Y15_N25; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 2.353 ns ( 41.26 % )
            Info: Total interconnect delay = 3.350 ns ( 58.74 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 2.968 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y15_N25; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: 2: + IC(0.249 ns) + CELL(0.272 ns) = 0.521 ns; Loc. = LCCOMB_X18_Y15_N16; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~1'
        Info: 3: + IC(0.209 ns) + CELL(0.053 ns) = 0.783 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
        Info: 4: + IC(0.224 ns) + CELL(0.053 ns) = 1.060 ns; Loc. = LCCOMB_X18_Y15_N30; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~2'
        Info: 5: + IC(1.362 ns) + CELL(0.546 ns) = 2.968 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: Total cell delay = 0.924 ns ( 31.13 % )
        Info: Total interconnect delay = 2.044 ns ( 68.87 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 97 non-operational path(s) clocked by clock "cpu_addr[4]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" and destination pin or register "cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" for clock "cpu_addr[4]" (Hold time is 32.402 ns)
    Info: + Largest clock skew is 35.315 ns
        Info: + Longest clock path from clock "cpu_addr[4]" to destination register is 41.052 ns
            Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_G12; Fanout = 2; CLK Node = 'cpu_addr[4]'
            Info: 2: + IC(1.132 ns) + CELL(0.272 ns) = 2.211 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 12; COMB Node = 'cache_row:inst68|compare_8_eq:inst49|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~0'
            Info: 3: + IC(1.271 ns) + CELL(0.053 ns) = 3.535 ns; Loc. = LCCOMB_X18_Y8_N4; Fanout = 4; COMB Node = 'inst51~0'
            Info: 4: + IC(0.933 ns) + CELL(0.228 ns) = 4.696 ns; Loc. = LCCOMB_X19_Y14_N22; Fanout = 1; COMB Node = 'cache_row:inst67|inst141~0'
            Info: 5: + IC(0.232 ns) + CELL(0.272 ns) = 5.200 ns; Loc. = LCCOMB_X19_Y14_N16; Fanout = 3; COMB Node = 'cache_row:inst67|inst141~1'
            Info: 6: + IC(1.576 ns) + CELL(0.000 ns) = 6.776 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'cache_row:inst67|inst141~1clkctrl'
            Info: 7: + IC(0.890 ns) + CELL(0.761 ns) = 8.427 ns; Loc. = LCFF_X19_Y9_N17; Fanout = 2; REG Node = 'cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 8: + IC(1.407 ns) + CELL(0.357 ns) = 10.191 ns; Loc. = LCCOMB_X18_Y14_N8; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~0'
            Info: 9: + IC(0.572 ns) + CELL(0.228 ns) = 10.991 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 10: + IC(0.669 ns) + CELL(0.272 ns) = 11.932 ns; Loc. = LCCOMB_X18_Y13_N14; Fanout = 3; COMB Node = 'cache_row:inst68|inst133~0'
            Info: 11: + IC(0.913 ns) + CELL(0.378 ns) = 13.223 ns; Loc. = LCCOMB_X21_Y14_N16; Fanout = 2; COMB Node = 'cache_row:inst68|inst141~1'
            Info: 12: + IC(0.242 ns) + CELL(0.761 ns) = 14.226 ns; Loc. = LCFF_X21_Y14_N21; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 13: + IC(0.555 ns) + CELL(0.272 ns) = 15.053 ns; Loc. = LCCOMB_X19_Y14_N4; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~0'
            Info: 14: + IC(0.268 ns) + CELL(0.357 ns) = 15.678 ns; Loc. = LCCOMB_X19_Y14_N28; Fanout = 3; COMB Node = 'cache_row:inst68|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 15: + IC(0.822 ns) + CELL(0.272 ns) = 16.772 ns; Loc. = LCCOMB_X17_Y15_N20; Fanout = 3; COMB Node = 'cache_row:inst68|inst138~1'
            Info: 16: + IC(0.787 ns) + CELL(0.761 ns) = 18.320 ns; Loc. = LCFF_X19_Y12_N15; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 17: + IC(0.774 ns) + CELL(0.272 ns) = 19.366 ns; Loc. = LCCOMB_X19_Y14_N8; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~0'
            Info: 18: + IC(0.682 ns) + CELL(0.378 ns) = 20.426 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 3; COMB Node = 'cache_row:inst66|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 19: + IC(0.806 ns) + CELL(0.272 ns) = 21.504 ns; Loc. = LCCOMB_X17_Y13_N4; Fanout = 2; COMB Node = 'cache_row:inst66|inst141~1'
            Info: 20: + IC(1.702 ns) + CELL(0.000 ns) = 23.206 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'cache_row:inst66|inst141~1clkctrl'
            Info: 21: + IC(0.919 ns) + CELL(0.761 ns) = 24.886 ns; Loc. = LCFF_X14_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 22: + IC(1.201 ns) + CELL(0.357 ns) = 26.444 ns; Loc. = LCCOMB_X18_Y15_N20; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w3_n0_mux_dataout~1'
            Info: 23: + IC(0.213 ns) + CELL(0.053 ns) = 26.710 ns; Loc. = LCCOMB_X18_Y15_N26; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~0'
            Info: 24: + IC(0.270 ns) + CELL(0.272 ns) = 27.252 ns; Loc. = LCCOMB_X18_Y15_N2; Fanout = 3; COMB Node = 'cache_row:inst66|inst132~0'
            Info: 25: + IC(0.655 ns) + CELL(0.272 ns) = 28.179 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 3; COMB Node = 'cache_row:inst66|inst138~1'
            Info: 26: + IC(1.482 ns) + CELL(0.000 ns) = 29.661 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'cache_row:inst66|inst138~1clkctrl'
            Info: 27: + IC(0.912 ns) + CELL(0.761 ns) = 31.334 ns; Loc. = LCFF_X23_Y10_N17; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 28: + IC(1.052 ns) + CELL(0.357 ns) = 32.743 ns; Loc. = LCCOMB_X19_Y12_N16; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~1'
            Info: 29: + IC(0.379 ns) + CELL(0.154 ns) = 33.276 ns; Loc. = LCCOMB_X19_Y12_N2; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 30: + IC(0.676 ns) + CELL(0.154 ns) = 34.106 ns; Loc. = LCCOMB_X19_Y11_N28; Fanout = 3; COMB Node = 'cache_row:inst64|inst141~1'
            Info: 31: + IC(0.833 ns) + CELL(0.761 ns) = 35.700 ns; Loc. = LCFF_X23_Y14_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 32: + IC(0.308 ns) + CELL(0.053 ns) = 36.061 ns; Loc. = LCCOMB_X22_Y14_N24; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~1'
            Info: 33: + IC(0.253 ns) + CELL(0.154 ns) = 36.468 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 34: + IC(0.898 ns) + CELL(0.272 ns) = 37.638 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 3; COMB Node = 'cache_row:inst64|inst138~1'
            Info: 35: + IC(1.834 ns) + CELL(0.000 ns) = 39.472 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'cache_row:inst64|inst138~1clkctrl'
            Info: 36: + IC(0.913 ns) + CELL(0.667 ns) = 41.052 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 12.021 ns ( 29.28 % )
            Info: Total interconnect delay = 29.031 ns ( 70.72 % )
        Info: - Shortest clock path from clock "cpu_addr[4]" to source register is 5.737 ns
            Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_G12; Fanout = 2; CLK Node = 'cpu_addr[4]'
            Info: 2: + IC(1.132 ns) + CELL(0.272 ns) = 2.211 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 12; COMB Node = 'cache_row:inst68|compare_8_eq:inst49|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~0'
            Info: 3: + IC(1.248 ns) + CELL(0.225 ns) = 3.684 ns; Loc. = LCCOMB_X17_Y13_N8; Fanout = 4; COMB Node = 'cache_row:inst66|inst55~0'
            Info: 4: + IC(0.232 ns) + CELL(0.225 ns) = 4.141 ns; Loc. = LCCOMB_X17_Y13_N24; Fanout = 1; COMB Node = 'cache_row:inst66|inst138~0'
            Info: 5: + IC(0.211 ns) + CELL(0.154 ns) = 4.506 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 3; COMB Node = 'cache_row:inst66|inst138~1'
            Info: 6: + IC(0.564 ns) + CELL(0.667 ns) = 5.737 ns; Loc. = LCFF_X18_Y15_N25; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 2.350 ns ( 40.96 % )
            Info: Total interconnect delay = 3.387 ns ( 59.04 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 2.968 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y15_N25; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: 2: + IC(0.249 ns) + CELL(0.272 ns) = 0.521 ns; Loc. = LCCOMB_X18_Y15_N16; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~1'
        Info: 3: + IC(0.209 ns) + CELL(0.053 ns) = 0.783 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
        Info: 4: + IC(0.224 ns) + CELL(0.053 ns) = 1.060 ns; Loc. = LCCOMB_X18_Y15_N30; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~2'
        Info: 5: + IC(1.362 ns) + CELL(0.546 ns) = 2.968 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: Total cell delay = 0.924 ns ( 31.13 % )
        Info: Total interconnect delay = 2.044 ns ( 68.87 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 97 non-operational path(s) clocked by clock "cpu_addr[6]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" and destination pin or register "cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" for clock "cpu_addr[6]" (Hold time is 32.402 ns)
    Info: + Largest clock skew is 35.315 ns
        Info: + Longest clock path from clock "cpu_addr[6]" to destination register is 41.671 ns
            Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W13; Fanout = 2; CLK Node = 'cpu_addr[6]'
            Info: 2: + IC(1.636 ns) + CELL(0.357 ns) = 2.830 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 12; COMB Node = 'cache_row:inst68|compare_8_eq:inst49|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~0'
            Info: 3: + IC(1.271 ns) + CELL(0.053 ns) = 4.154 ns; Loc. = LCCOMB_X18_Y8_N4; Fanout = 4; COMB Node = 'inst51~0'
            Info: 4: + IC(0.933 ns) + CELL(0.228 ns) = 5.315 ns; Loc. = LCCOMB_X19_Y14_N22; Fanout = 1; COMB Node = 'cache_row:inst67|inst141~0'
            Info: 5: + IC(0.232 ns) + CELL(0.272 ns) = 5.819 ns; Loc. = LCCOMB_X19_Y14_N16; Fanout = 3; COMB Node = 'cache_row:inst67|inst141~1'
            Info: 6: + IC(1.576 ns) + CELL(0.000 ns) = 7.395 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'cache_row:inst67|inst141~1clkctrl'
            Info: 7: + IC(0.890 ns) + CELL(0.761 ns) = 9.046 ns; Loc. = LCFF_X19_Y9_N17; Fanout = 2; REG Node = 'cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 8: + IC(1.407 ns) + CELL(0.357 ns) = 10.810 ns; Loc. = LCCOMB_X18_Y14_N8; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~0'
            Info: 9: + IC(0.572 ns) + CELL(0.228 ns) = 11.610 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 10: + IC(0.669 ns) + CELL(0.272 ns) = 12.551 ns; Loc. = LCCOMB_X18_Y13_N14; Fanout = 3; COMB Node = 'cache_row:inst68|inst133~0'
            Info: 11: + IC(0.913 ns) + CELL(0.378 ns) = 13.842 ns; Loc. = LCCOMB_X21_Y14_N16; Fanout = 2; COMB Node = 'cache_row:inst68|inst141~1'
            Info: 12: + IC(0.242 ns) + CELL(0.761 ns) = 14.845 ns; Loc. = LCFF_X21_Y14_N21; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 13: + IC(0.555 ns) + CELL(0.272 ns) = 15.672 ns; Loc. = LCCOMB_X19_Y14_N4; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~0'
            Info: 14: + IC(0.268 ns) + CELL(0.357 ns) = 16.297 ns; Loc. = LCCOMB_X19_Y14_N28; Fanout = 3; COMB Node = 'cache_row:inst68|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 15: + IC(0.822 ns) + CELL(0.272 ns) = 17.391 ns; Loc. = LCCOMB_X17_Y15_N20; Fanout = 3; COMB Node = 'cache_row:inst68|inst138~1'
            Info: 16: + IC(0.787 ns) + CELL(0.761 ns) = 18.939 ns; Loc. = LCFF_X19_Y12_N15; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 17: + IC(0.774 ns) + CELL(0.272 ns) = 19.985 ns; Loc. = LCCOMB_X19_Y14_N8; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~0'
            Info: 18: + IC(0.682 ns) + CELL(0.378 ns) = 21.045 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 3; COMB Node = 'cache_row:inst66|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 19: + IC(0.806 ns) + CELL(0.272 ns) = 22.123 ns; Loc. = LCCOMB_X17_Y13_N4; Fanout = 2; COMB Node = 'cache_row:inst66|inst141~1'
            Info: 20: + IC(1.702 ns) + CELL(0.000 ns) = 23.825 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'cache_row:inst66|inst141~1clkctrl'
            Info: 21: + IC(0.919 ns) + CELL(0.761 ns) = 25.505 ns; Loc. = LCFF_X14_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 22: + IC(1.201 ns) + CELL(0.357 ns) = 27.063 ns; Loc. = LCCOMB_X18_Y15_N20; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w3_n0_mux_dataout~1'
            Info: 23: + IC(0.213 ns) + CELL(0.053 ns) = 27.329 ns; Loc. = LCCOMB_X18_Y15_N26; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~0'
            Info: 24: + IC(0.270 ns) + CELL(0.272 ns) = 27.871 ns; Loc. = LCCOMB_X18_Y15_N2; Fanout = 3; COMB Node = 'cache_row:inst66|inst132~0'
            Info: 25: + IC(0.655 ns) + CELL(0.272 ns) = 28.798 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 3; COMB Node = 'cache_row:inst66|inst138~1'
            Info: 26: + IC(1.482 ns) + CELL(0.000 ns) = 30.280 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'cache_row:inst66|inst138~1clkctrl'
            Info: 27: + IC(0.912 ns) + CELL(0.761 ns) = 31.953 ns; Loc. = LCFF_X23_Y10_N17; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 28: + IC(1.052 ns) + CELL(0.357 ns) = 33.362 ns; Loc. = LCCOMB_X19_Y12_N16; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~1'
            Info: 29: + IC(0.379 ns) + CELL(0.154 ns) = 33.895 ns; Loc. = LCCOMB_X19_Y12_N2; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 30: + IC(0.676 ns) + CELL(0.154 ns) = 34.725 ns; Loc. = LCCOMB_X19_Y11_N28; Fanout = 3; COMB Node = 'cache_row:inst64|inst141~1'
            Info: 31: + IC(0.833 ns) + CELL(0.761 ns) = 36.319 ns; Loc. = LCFF_X23_Y14_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 32: + IC(0.308 ns) + CELL(0.053 ns) = 36.680 ns; Loc. = LCCOMB_X22_Y14_N24; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~1'
            Info: 33: + IC(0.253 ns) + CELL(0.154 ns) = 37.087 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 34: + IC(0.898 ns) + CELL(0.272 ns) = 38.257 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 3; COMB Node = 'cache_row:inst64|inst138~1'
            Info: 35: + IC(1.834 ns) + CELL(0.000 ns) = 40.091 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'cache_row:inst64|inst138~1clkctrl'
            Info: 36: + IC(0.913 ns) + CELL(0.667 ns) = 41.671 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 12.136 ns ( 29.12 % )
            Info: Total interconnect delay = 29.535 ns ( 70.88 % )
        Info: - Shortest clock path from clock "cpu_addr[6]" to source register is 6.356 ns
            Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W13; Fanout = 2; CLK Node = 'cpu_addr[6]'
            Info: 2: + IC(1.636 ns) + CELL(0.357 ns) = 2.830 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 12; COMB Node = 'cache_row:inst68|compare_8_eq:inst49|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~0'
            Info: 3: + IC(1.248 ns) + CELL(0.225 ns) = 4.303 ns; Loc. = LCCOMB_X17_Y13_N8; Fanout = 4; COMB Node = 'cache_row:inst66|inst55~0'
            Info: 4: + IC(0.232 ns) + CELL(0.225 ns) = 4.760 ns; Loc. = LCCOMB_X17_Y13_N24; Fanout = 1; COMB Node = 'cache_row:inst66|inst138~0'
            Info: 5: + IC(0.211 ns) + CELL(0.154 ns) = 5.125 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 3; COMB Node = 'cache_row:inst66|inst138~1'
            Info: 6: + IC(0.564 ns) + CELL(0.667 ns) = 6.356 ns; Loc. = LCFF_X18_Y15_N25; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 2.465 ns ( 38.78 % )
            Info: Total interconnect delay = 3.891 ns ( 61.22 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 2.968 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y15_N25; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: 2: + IC(0.249 ns) + CELL(0.272 ns) = 0.521 ns; Loc. = LCCOMB_X18_Y15_N16; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~1'
        Info: 3: + IC(0.209 ns) + CELL(0.053 ns) = 0.783 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
        Info: 4: + IC(0.224 ns) + CELL(0.053 ns) = 1.060 ns; Loc. = LCCOMB_X18_Y15_N30; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~2'
        Info: 5: + IC(1.362 ns) + CELL(0.546 ns) = 2.968 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: Total cell delay = 0.924 ns ( 31.13 % )
        Info: Total interconnect delay = 2.044 ns ( 68.87 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 97 non-operational path(s) clocked by clock "cpu_addr[8]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" and destination pin or register "cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" for clock "cpu_addr[8]" (Hold time is 32.402 ns)
    Info: + Largest clock skew is 35.315 ns
        Info: + Longest clock path from clock "cpu_addr[8]" to destination register is 41.168 ns
            Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_E11; Fanout = 2; CLK Node = 'cpu_addr[8]'
            Info: 2: + IC(1.122 ns) + CELL(0.378 ns) = 2.327 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 12; COMB Node = 'cache_row:inst68|compare_8_eq:inst49|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~0'
            Info: 3: + IC(1.271 ns) + CELL(0.053 ns) = 3.651 ns; Loc. = LCCOMB_X18_Y8_N4; Fanout = 4; COMB Node = 'inst51~0'
            Info: 4: + IC(0.933 ns) + CELL(0.228 ns) = 4.812 ns; Loc. = LCCOMB_X19_Y14_N22; Fanout = 1; COMB Node = 'cache_row:inst67|inst141~0'
            Info: 5: + IC(0.232 ns) + CELL(0.272 ns) = 5.316 ns; Loc. = LCCOMB_X19_Y14_N16; Fanout = 3; COMB Node = 'cache_row:inst67|inst141~1'
            Info: 6: + IC(1.576 ns) + CELL(0.000 ns) = 6.892 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'cache_row:inst67|inst141~1clkctrl'
            Info: 7: + IC(0.890 ns) + CELL(0.761 ns) = 8.543 ns; Loc. = LCFF_X19_Y9_N17; Fanout = 2; REG Node = 'cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 8: + IC(1.407 ns) + CELL(0.357 ns) = 10.307 ns; Loc. = LCCOMB_X18_Y14_N8; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~0'
            Info: 9: + IC(0.572 ns) + CELL(0.228 ns) = 11.107 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 10: + IC(0.669 ns) + CELL(0.272 ns) = 12.048 ns; Loc. = LCCOMB_X18_Y13_N14; Fanout = 3; COMB Node = 'cache_row:inst68|inst133~0'
            Info: 11: + IC(0.913 ns) + CELL(0.378 ns) = 13.339 ns; Loc. = LCCOMB_X21_Y14_N16; Fanout = 2; COMB Node = 'cache_row:inst68|inst141~1'
            Info: 12: + IC(0.242 ns) + CELL(0.761 ns) = 14.342 ns; Loc. = LCFF_X21_Y14_N21; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 13: + IC(0.555 ns) + CELL(0.272 ns) = 15.169 ns; Loc. = LCCOMB_X19_Y14_N4; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~0'
            Info: 14: + IC(0.268 ns) + CELL(0.357 ns) = 15.794 ns; Loc. = LCCOMB_X19_Y14_N28; Fanout = 3; COMB Node = 'cache_row:inst68|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 15: + IC(0.822 ns) + CELL(0.272 ns) = 16.888 ns; Loc. = LCCOMB_X17_Y15_N20; Fanout = 3; COMB Node = 'cache_row:inst68|inst138~1'
            Info: 16: + IC(0.787 ns) + CELL(0.761 ns) = 18.436 ns; Loc. = LCFF_X19_Y12_N15; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 17: + IC(0.774 ns) + CELL(0.272 ns) = 19.482 ns; Loc. = LCCOMB_X19_Y14_N8; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~0'
            Info: 18: + IC(0.682 ns) + CELL(0.378 ns) = 20.542 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 3; COMB Node = 'cache_row:inst66|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 19: + IC(0.806 ns) + CELL(0.272 ns) = 21.620 ns; Loc. = LCCOMB_X17_Y13_N4; Fanout = 2; COMB Node = 'cache_row:inst66|inst141~1'
            Info: 20: + IC(1.702 ns) + CELL(0.000 ns) = 23.322 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'cache_row:inst66|inst141~1clkctrl'
            Info: 21: + IC(0.919 ns) + CELL(0.761 ns) = 25.002 ns; Loc. = LCFF_X14_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 22: + IC(1.201 ns) + CELL(0.357 ns) = 26.560 ns; Loc. = LCCOMB_X18_Y15_N20; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w3_n0_mux_dataout~1'
            Info: 23: + IC(0.213 ns) + CELL(0.053 ns) = 26.826 ns; Loc. = LCCOMB_X18_Y15_N26; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~0'
            Info: 24: + IC(0.270 ns) + CELL(0.272 ns) = 27.368 ns; Loc. = LCCOMB_X18_Y15_N2; Fanout = 3; COMB Node = 'cache_row:inst66|inst132~0'
            Info: 25: + IC(0.655 ns) + CELL(0.272 ns) = 28.295 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 3; COMB Node = 'cache_row:inst66|inst138~1'
            Info: 26: + IC(1.482 ns) + CELL(0.000 ns) = 29.777 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'cache_row:inst66|inst138~1clkctrl'
            Info: 27: + IC(0.912 ns) + CELL(0.761 ns) = 31.450 ns; Loc. = LCFF_X23_Y10_N17; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 28: + IC(1.052 ns) + CELL(0.357 ns) = 32.859 ns; Loc. = LCCOMB_X19_Y12_N16; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~1'
            Info: 29: + IC(0.379 ns) + CELL(0.154 ns) = 33.392 ns; Loc. = LCCOMB_X19_Y12_N2; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 30: + IC(0.676 ns) + CELL(0.154 ns) = 34.222 ns; Loc. = LCCOMB_X19_Y11_N28; Fanout = 3; COMB Node = 'cache_row:inst64|inst141~1'
            Info: 31: + IC(0.833 ns) + CELL(0.761 ns) = 35.816 ns; Loc. = LCFF_X23_Y14_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 32: + IC(0.308 ns) + CELL(0.053 ns) = 36.177 ns; Loc. = LCCOMB_X22_Y14_N24; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~1'
            Info: 33: + IC(0.253 ns) + CELL(0.154 ns) = 36.584 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 34: + IC(0.898 ns) + CELL(0.272 ns) = 37.754 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 3; COMB Node = 'cache_row:inst64|inst138~1'
            Info: 35: + IC(1.834 ns) + CELL(0.000 ns) = 39.588 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'cache_row:inst64|inst138~1clkctrl'
            Info: 36: + IC(0.913 ns) + CELL(0.667 ns) = 41.168 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 12.147 ns ( 29.51 % )
            Info: Total interconnect delay = 29.021 ns ( 70.49 % )
        Info: - Shortest clock path from clock "cpu_addr[8]" to source register is 5.853 ns
            Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_E11; Fanout = 2; CLK Node = 'cpu_addr[8]'
            Info: 2: + IC(1.122 ns) + CELL(0.378 ns) = 2.327 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 12; COMB Node = 'cache_row:inst68|compare_8_eq:inst49|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~0'
            Info: 3: + IC(1.248 ns) + CELL(0.225 ns) = 3.800 ns; Loc. = LCCOMB_X17_Y13_N8; Fanout = 4; COMB Node = 'cache_row:inst66|inst55~0'
            Info: 4: + IC(0.232 ns) + CELL(0.225 ns) = 4.257 ns; Loc. = LCCOMB_X17_Y13_N24; Fanout = 1; COMB Node = 'cache_row:inst66|inst138~0'
            Info: 5: + IC(0.211 ns) + CELL(0.154 ns) = 4.622 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 3; COMB Node = 'cache_row:inst66|inst138~1'
            Info: 6: + IC(0.564 ns) + CELL(0.667 ns) = 5.853 ns; Loc. = LCFF_X18_Y15_N25; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 2.476 ns ( 42.30 % )
            Info: Total interconnect delay = 3.377 ns ( 57.70 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 2.968 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y15_N25; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: 2: + IC(0.249 ns) + CELL(0.272 ns) = 0.521 ns; Loc. = LCCOMB_X18_Y15_N16; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~1'
        Info: 3: + IC(0.209 ns) + CELL(0.053 ns) = 0.783 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
        Info: 4: + IC(0.224 ns) + CELL(0.053 ns) = 1.060 ns; Loc. = LCCOMB_X18_Y15_N30; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~2'
        Info: 5: + IC(1.362 ns) + CELL(0.546 ns) = 2.968 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: Total cell delay = 0.924 ns ( 31.13 % )
        Info: Total interconnect delay = 2.044 ns ( 68.87 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 119 non-operational path(s) clocked by clock "ctrl[0]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" and destination pin or register "cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" for clock "ctrl[0]" (Hold time is 32.486 ns)
    Info: + Largest clock skew is 35.399 ns
        Info: + Longest clock path from clock "ctrl[0]" to destination register is 39.728 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AB13; Fanout = 18; CLK Node = 'ctrl[0]'
            Info: 2: + IC(1.177 ns) + CELL(0.225 ns) = 2.211 ns; Loc. = LCCOMB_X18_Y8_N4; Fanout = 4; COMB Node = 'inst51~0'
            Info: 3: + IC(0.933 ns) + CELL(0.228 ns) = 3.372 ns; Loc. = LCCOMB_X19_Y14_N22; Fanout = 1; COMB Node = 'cache_row:inst67|inst141~0'
            Info: 4: + IC(0.232 ns) + CELL(0.272 ns) = 3.876 ns; Loc. = LCCOMB_X19_Y14_N16; Fanout = 3; COMB Node = 'cache_row:inst67|inst141~1'
            Info: 5: + IC(1.576 ns) + CELL(0.000 ns) = 5.452 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'cache_row:inst67|inst141~1clkctrl'
            Info: 6: + IC(0.890 ns) + CELL(0.761 ns) = 7.103 ns; Loc. = LCFF_X19_Y9_N17; Fanout = 2; REG Node = 'cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 7: + IC(1.407 ns) + CELL(0.357 ns) = 8.867 ns; Loc. = LCCOMB_X18_Y14_N8; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~0'
            Info: 8: + IC(0.572 ns) + CELL(0.228 ns) = 9.667 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 9: + IC(0.669 ns) + CELL(0.272 ns) = 10.608 ns; Loc. = LCCOMB_X18_Y13_N14; Fanout = 3; COMB Node = 'cache_row:inst68|inst133~0'
            Info: 10: + IC(0.913 ns) + CELL(0.378 ns) = 11.899 ns; Loc. = LCCOMB_X21_Y14_N16; Fanout = 2; COMB Node = 'cache_row:inst68|inst141~1'
            Info: 11: + IC(0.242 ns) + CELL(0.761 ns) = 12.902 ns; Loc. = LCFF_X21_Y14_N21; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 12: + IC(0.555 ns) + CELL(0.272 ns) = 13.729 ns; Loc. = LCCOMB_X19_Y14_N4; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~0'
            Info: 13: + IC(0.268 ns) + CELL(0.357 ns) = 14.354 ns; Loc. = LCCOMB_X19_Y14_N28; Fanout = 3; COMB Node = 'cache_row:inst68|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 14: + IC(0.822 ns) + CELL(0.272 ns) = 15.448 ns; Loc. = LCCOMB_X17_Y15_N20; Fanout = 3; COMB Node = 'cache_row:inst68|inst138~1'
            Info: 15: + IC(0.787 ns) + CELL(0.761 ns) = 16.996 ns; Loc. = LCFF_X19_Y12_N15; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 16: + IC(0.774 ns) + CELL(0.272 ns) = 18.042 ns; Loc. = LCCOMB_X19_Y14_N8; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~0'
            Info: 17: + IC(0.682 ns) + CELL(0.378 ns) = 19.102 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 3; COMB Node = 'cache_row:inst66|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 18: + IC(0.806 ns) + CELL(0.272 ns) = 20.180 ns; Loc. = LCCOMB_X17_Y13_N4; Fanout = 2; COMB Node = 'cache_row:inst66|inst141~1'
            Info: 19: + IC(1.702 ns) + CELL(0.000 ns) = 21.882 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'cache_row:inst66|inst141~1clkctrl'
            Info: 20: + IC(0.919 ns) + CELL(0.761 ns) = 23.562 ns; Loc. = LCFF_X14_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 21: + IC(1.201 ns) + CELL(0.357 ns) = 25.120 ns; Loc. = LCCOMB_X18_Y15_N20; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w3_n0_mux_dataout~1'
            Info: 22: + IC(0.213 ns) + CELL(0.053 ns) = 25.386 ns; Loc. = LCCOMB_X18_Y15_N26; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~0'
            Info: 23: + IC(0.270 ns) + CELL(0.272 ns) = 25.928 ns; Loc. = LCCOMB_X18_Y15_N2; Fanout = 3; COMB Node = 'cache_row:inst66|inst132~0'
            Info: 24: + IC(0.655 ns) + CELL(0.272 ns) = 26.855 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 3; COMB Node = 'cache_row:inst66|inst138~1'
            Info: 25: + IC(1.482 ns) + CELL(0.000 ns) = 28.337 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'cache_row:inst66|inst138~1clkctrl'
            Info: 26: + IC(0.912 ns) + CELL(0.761 ns) = 30.010 ns; Loc. = LCFF_X23_Y10_N17; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 27: + IC(1.052 ns) + CELL(0.357 ns) = 31.419 ns; Loc. = LCCOMB_X19_Y12_N16; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~1'
            Info: 28: + IC(0.379 ns) + CELL(0.154 ns) = 31.952 ns; Loc. = LCCOMB_X19_Y12_N2; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 29: + IC(0.676 ns) + CELL(0.154 ns) = 32.782 ns; Loc. = LCCOMB_X19_Y11_N28; Fanout = 3; COMB Node = 'cache_row:inst64|inst141~1'
            Info: 30: + IC(0.833 ns) + CELL(0.761 ns) = 34.376 ns; Loc. = LCFF_X23_Y14_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 31: + IC(0.308 ns) + CELL(0.053 ns) = 34.737 ns; Loc. = LCCOMB_X22_Y14_N24; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~1'
            Info: 32: + IC(0.253 ns) + CELL(0.154 ns) = 35.144 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 33: + IC(0.898 ns) + CELL(0.272 ns) = 36.314 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 3; COMB Node = 'cache_row:inst64|inst138~1'
            Info: 34: + IC(1.834 ns) + CELL(0.000 ns) = 38.148 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'cache_row:inst64|inst138~1clkctrl'
            Info: 35: + IC(0.913 ns) + CELL(0.667 ns) = 39.728 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 11.923 ns ( 30.01 % )
            Info: Total interconnect delay = 27.805 ns ( 69.99 % )
        Info: - Shortest clock path from clock "ctrl[0]" to source register is 4.329 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AB13; Fanout = 18; CLK Node = 'ctrl[0]'
            Info: 2: + IC(1.239 ns) + CELL(0.228 ns) = 2.276 ns; Loc. = LCCOMB_X17_Y13_N8; Fanout = 4; COMB Node = 'cache_row:inst66|inst55~0'
            Info: 3: + IC(0.232 ns) + CELL(0.225 ns) = 2.733 ns; Loc. = LCCOMB_X17_Y13_N24; Fanout = 1; COMB Node = 'cache_row:inst66|inst138~0'
            Info: 4: + IC(0.211 ns) + CELL(0.154 ns) = 3.098 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 3; COMB Node = 'cache_row:inst66|inst138~1'
            Info: 5: + IC(0.564 ns) + CELL(0.667 ns) = 4.329 ns; Loc. = LCFF_X18_Y15_N25; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 2.083 ns ( 48.12 % )
            Info: Total interconnect delay = 2.246 ns ( 51.88 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 2.968 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y15_N25; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: 2: + IC(0.249 ns) + CELL(0.272 ns) = 0.521 ns; Loc. = LCCOMB_X18_Y15_N16; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~1'
        Info: 3: + IC(0.209 ns) + CELL(0.053 ns) = 0.783 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
        Info: 4: + IC(0.224 ns) + CELL(0.053 ns) = 1.060 ns; Loc. = LCCOMB_X18_Y15_N30; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~2'
        Info: 5: + IC(1.362 ns) + CELL(0.546 ns) = 2.968 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: Total cell delay = 0.924 ns ( 31.13 % )
        Info: Total interconnect delay = 2.044 ns ( 68.87 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 97 non-operational path(s) clocked by clock "cpu_addr[3]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" and destination pin or register "cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" for clock "cpu_addr[3]" (Hold time is 32.422 ns)
    Info: + Largest clock skew is 35.335 ns
        Info: + Longest clock path from clock "cpu_addr[3]" to destination register is 39.898 ns
            Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W11; Fanout = 11; CLK Node = 'cpu_addr[3]'
            Info: 2: + IC(1.198 ns) + CELL(0.346 ns) = 2.381 ns; Loc. = LCCOMB_X18_Y8_N4; Fanout = 4; COMB Node = 'inst51~0'
            Info: 3: + IC(0.933 ns) + CELL(0.228 ns) = 3.542 ns; Loc. = LCCOMB_X19_Y14_N22; Fanout = 1; COMB Node = 'cache_row:inst67|inst141~0'
            Info: 4: + IC(0.232 ns) + CELL(0.272 ns) = 4.046 ns; Loc. = LCCOMB_X19_Y14_N16; Fanout = 3; COMB Node = 'cache_row:inst67|inst141~1'
            Info: 5: + IC(1.576 ns) + CELL(0.000 ns) = 5.622 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'cache_row:inst67|inst141~1clkctrl'
            Info: 6: + IC(0.890 ns) + CELL(0.761 ns) = 7.273 ns; Loc. = LCFF_X19_Y9_N17; Fanout = 2; REG Node = 'cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 7: + IC(1.407 ns) + CELL(0.357 ns) = 9.037 ns; Loc. = LCCOMB_X18_Y14_N8; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~0'
            Info: 8: + IC(0.572 ns) + CELL(0.228 ns) = 9.837 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 9: + IC(0.669 ns) + CELL(0.272 ns) = 10.778 ns; Loc. = LCCOMB_X18_Y13_N14; Fanout = 3; COMB Node = 'cache_row:inst68|inst133~0'
            Info: 10: + IC(0.913 ns) + CELL(0.378 ns) = 12.069 ns; Loc. = LCCOMB_X21_Y14_N16; Fanout = 2; COMB Node = 'cache_row:inst68|inst141~1'
            Info: 11: + IC(0.242 ns) + CELL(0.761 ns) = 13.072 ns; Loc. = LCFF_X21_Y14_N21; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 12: + IC(0.555 ns) + CELL(0.272 ns) = 13.899 ns; Loc. = LCCOMB_X19_Y14_N4; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~0'
            Info: 13: + IC(0.268 ns) + CELL(0.357 ns) = 14.524 ns; Loc. = LCCOMB_X19_Y14_N28; Fanout = 3; COMB Node = 'cache_row:inst68|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 14: + IC(0.822 ns) + CELL(0.272 ns) = 15.618 ns; Loc. = LCCOMB_X17_Y15_N20; Fanout = 3; COMB Node = 'cache_row:inst68|inst138~1'
            Info: 15: + IC(0.787 ns) + CELL(0.761 ns) = 17.166 ns; Loc. = LCFF_X19_Y12_N15; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 16: + IC(0.774 ns) + CELL(0.272 ns) = 18.212 ns; Loc. = LCCOMB_X19_Y14_N8; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~0'
            Info: 17: + IC(0.682 ns) + CELL(0.378 ns) = 19.272 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 3; COMB Node = 'cache_row:inst66|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 18: + IC(0.806 ns) + CELL(0.272 ns) = 20.350 ns; Loc. = LCCOMB_X17_Y13_N4; Fanout = 2; COMB Node = 'cache_row:inst66|inst141~1'
            Info: 19: + IC(1.702 ns) + CELL(0.000 ns) = 22.052 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'cache_row:inst66|inst141~1clkctrl'
            Info: 20: + IC(0.919 ns) + CELL(0.761 ns) = 23.732 ns; Loc. = LCFF_X14_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 21: + IC(1.201 ns) + CELL(0.357 ns) = 25.290 ns; Loc. = LCCOMB_X18_Y15_N20; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w3_n0_mux_dataout~1'
            Info: 22: + IC(0.213 ns) + CELL(0.053 ns) = 25.556 ns; Loc. = LCCOMB_X18_Y15_N26; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~0'
            Info: 23: + IC(0.270 ns) + CELL(0.272 ns) = 26.098 ns; Loc. = LCCOMB_X18_Y15_N2; Fanout = 3; COMB Node = 'cache_row:inst66|inst132~0'
            Info: 24: + IC(0.655 ns) + CELL(0.272 ns) = 27.025 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 3; COMB Node = 'cache_row:inst66|inst138~1'
            Info: 25: + IC(1.482 ns) + CELL(0.000 ns) = 28.507 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'cache_row:inst66|inst138~1clkctrl'
            Info: 26: + IC(0.912 ns) + CELL(0.761 ns) = 30.180 ns; Loc. = LCFF_X23_Y10_N17; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 27: + IC(1.052 ns) + CELL(0.357 ns) = 31.589 ns; Loc. = LCCOMB_X19_Y12_N16; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~1'
            Info: 28: + IC(0.379 ns) + CELL(0.154 ns) = 32.122 ns; Loc. = LCCOMB_X19_Y12_N2; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 29: + IC(0.676 ns) + CELL(0.154 ns) = 32.952 ns; Loc. = LCCOMB_X19_Y11_N28; Fanout = 3; COMB Node = 'cache_row:inst64|inst141~1'
            Info: 30: + IC(0.833 ns) + CELL(0.761 ns) = 34.546 ns; Loc. = LCFF_X23_Y14_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 31: + IC(0.308 ns) + CELL(0.053 ns) = 34.907 ns; Loc. = LCCOMB_X22_Y14_N24; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~1'
            Info: 32: + IC(0.253 ns) + CELL(0.154 ns) = 35.314 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 33: + IC(0.898 ns) + CELL(0.272 ns) = 36.484 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 3; COMB Node = 'cache_row:inst64|inst138~1'
            Info: 34: + IC(1.834 ns) + CELL(0.000 ns) = 38.318 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'cache_row:inst64|inst138~1clkctrl'
            Info: 35: + IC(0.913 ns) + CELL(0.667 ns) = 39.898 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 12.072 ns ( 30.26 % )
            Info: Total interconnect delay = 27.826 ns ( 69.74 % )
        Info: - Shortest clock path from clock "cpu_addr[3]" to source register is 4.563 ns
            Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W11; Fanout = 11; CLK Node = 'cpu_addr[3]'
            Info: 2: + IC(1.307 ns) + CELL(0.366 ns) = 2.510 ns; Loc. = LCCOMB_X17_Y13_N8; Fanout = 4; COMB Node = 'cache_row:inst66|inst55~0'
            Info: 3: + IC(0.232 ns) + CELL(0.225 ns) = 2.967 ns; Loc. = LCCOMB_X17_Y13_N24; Fanout = 1; COMB Node = 'cache_row:inst66|inst138~0'
            Info: 4: + IC(0.211 ns) + CELL(0.154 ns) = 3.332 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 3; COMB Node = 'cache_row:inst66|inst138~1'
            Info: 5: + IC(0.564 ns) + CELL(0.667 ns) = 4.563 ns; Loc. = LCFF_X18_Y15_N25; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: Total cell delay = 2.249 ns ( 49.29 % )
            Info: Total interconnect delay = 2.314 ns ( 50.71 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 2.968 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y15_N25; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: 2: + IC(0.249 ns) + CELL(0.272 ns) = 0.521 ns; Loc. = LCCOMB_X18_Y15_N16; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~1'
        Info: 3: + IC(0.209 ns) + CELL(0.053 ns) = 0.783 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
        Info: 4: + IC(0.224 ns) + CELL(0.053 ns) = 1.060 ns; Loc. = LCCOMB_X18_Y15_N30; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~2'
        Info: 5: + IC(1.362 ns) + CELL(0.546 ns) = 2.968 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: Total cell delay = 0.924 ns ( 31.13 % )
        Info: Total interconnect delay = 2.044 ns ( 68.87 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 96 non-operational path(s) clocked by clock "cpu_addr[10]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]" and destination pin or register "cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]" for clock "cpu_addr[10]" (Hold time is 32.07 ns)
    Info: + Largest clock skew is 34.950 ns
        Info: + Longest clock path from clock "cpu_addr[10]" to destination register is 39.424 ns
            Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B8; Fanout = 10; CLK Node = 'cpu_addr[10]'
            Info: 2: + IC(1.754 ns) + CELL(0.272 ns) = 2.883 ns; Loc. = LCCOMB_X19_Y12_N22; Fanout = 3; COMB Node = 'cache_row:inst67|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 3: + IC(0.636 ns) + CELL(0.053 ns) = 3.572 ns; Loc. = LCCOMB_X19_Y14_N16; Fanout = 3; COMB Node = 'cache_row:inst67|inst141~1'
            Info: 4: + IC(1.576 ns) + CELL(0.000 ns) = 5.148 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'cache_row:inst67|inst141~1clkctrl'
            Info: 5: + IC(0.890 ns) + CELL(0.761 ns) = 6.799 ns; Loc. = LCFF_X19_Y9_N17; Fanout = 2; REG Node = 'cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 6: + IC(1.407 ns) + CELL(0.357 ns) = 8.563 ns; Loc. = LCCOMB_X18_Y14_N8; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~0'
            Info: 7: + IC(0.572 ns) + CELL(0.228 ns) = 9.363 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 8: + IC(0.669 ns) + CELL(0.272 ns) = 10.304 ns; Loc. = LCCOMB_X18_Y13_N14; Fanout = 3; COMB Node = 'cache_row:inst68|inst133~0'
            Info: 9: + IC(0.913 ns) + CELL(0.378 ns) = 11.595 ns; Loc. = LCCOMB_X21_Y14_N16; Fanout = 2; COMB Node = 'cache_row:inst68|inst141~1'
            Info: 10: + IC(0.242 ns) + CELL(0.761 ns) = 12.598 ns; Loc. = LCFF_X21_Y14_N21; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 11: + IC(0.555 ns) + CELL(0.272 ns) = 13.425 ns; Loc. = LCCOMB_X19_Y14_N4; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~0'
            Info: 12: + IC(0.268 ns) + CELL(0.357 ns) = 14.050 ns; Loc. = LCCOMB_X19_Y14_N28; Fanout = 3; COMB Node = 'cache_row:inst68|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 13: + IC(0.822 ns) + CELL(0.272 ns) = 15.144 ns; Loc. = LCCOMB_X17_Y15_N20; Fanout = 3; COMB Node = 'cache_row:inst68|inst138~1'
            Info: 14: + IC(0.787 ns) + CELL(0.761 ns) = 16.692 ns; Loc. = LCFF_X19_Y12_N15; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 15: + IC(0.774 ns) + CELL(0.272 ns) = 17.738 ns; Loc. = LCCOMB_X19_Y14_N8; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~0'
            Info: 16: + IC(0.682 ns) + CELL(0.378 ns) = 18.798 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 3; COMB Node = 'cache_row:inst66|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 17: + IC(0.806 ns) + CELL(0.272 ns) = 19.876 ns; Loc. = LCCOMB_X17_Y13_N4; Fanout = 2; COMB Node = 'cache_row:inst66|inst141~1'
            Info: 18: + IC(1.702 ns) + CELL(0.000 ns) = 21.578 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'cache_row:inst66|inst141~1clkctrl'
            Info: 19: + IC(0.919 ns) + CELL(0.761 ns) = 23.258 ns; Loc. = LCFF_X14_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 20: + IC(1.201 ns) + CELL(0.357 ns) = 24.816 ns; Loc. = LCCOMB_X18_Y15_N20; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w3_n0_mux_dataout~1'
            Info: 21: + IC(0.213 ns) + CELL(0.053 ns) = 25.082 ns; Loc. = LCCOMB_X18_Y15_N26; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~0'
            Info: 22: + IC(0.270 ns) + CELL(0.272 ns) = 25.624 ns; Loc. = LCCOMB_X18_Y15_N2; Fanout = 3; COMB Node = 'cache_row:inst66|inst132~0'
            Info: 23: + IC(0.655 ns) + CELL(0.272 ns) = 26.551 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 3; COMB Node = 'cache_row:inst66|inst138~1'
            Info: 24: + IC(1.482 ns) + CELL(0.000 ns) = 28.033 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'cache_row:inst66|inst138~1clkctrl'
            Info: 25: + IC(0.912 ns) + CELL(0.761 ns) = 29.706 ns; Loc. = LCFF_X23_Y10_N17; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 26: + IC(1.052 ns) + CELL(0.357 ns) = 31.115 ns; Loc. = LCCOMB_X19_Y12_N16; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~1'
            Info: 27: + IC(0.379 ns) + CELL(0.154 ns) = 31.648 ns; Loc. = LCCOMB_X19_Y12_N2; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 28: + IC(0.676 ns) + CELL(0.154 ns) = 32.478 ns; Loc. = LCCOMB_X19_Y11_N28; Fanout = 3; COMB Node = 'cache_row:inst64|inst141~1'
            Info: 29: + IC(0.833 ns) + CELL(0.761 ns) = 34.072 ns; Loc. = LCFF_X23_Y14_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 30: + IC(0.308 ns) + CELL(0.053 ns) = 34.433 ns; Loc. = LCCOMB_X22_Y14_N24; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~1'
            Info: 31: + IC(0.253 ns) + CELL(0.154 ns) = 34.840 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 32: + IC(0.898 ns) + CELL(0.272 ns) = 36.010 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 3; COMB Node = 'cache_row:inst64|inst138~1'
            Info: 33: + IC(1.834 ns) + CELL(0.000 ns) = 37.844 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'cache_row:inst64|inst138~1clkctrl'
            Info: 34: + IC(0.913 ns) + CELL(0.667 ns) = 39.424 ns; Loc. = LCFF_X23_Y13_N17; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: Total cell delay = 11.571 ns ( 29.35 % )
            Info: Total interconnect delay = 27.853 ns ( 70.65 % )
        Info: - Shortest clock path from clock "cpu_addr[10]" to source register is 4.474 ns
            Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B8; Fanout = 10; CLK Node = 'cpu_addr[10]'
            Info: 2: + IC(1.754 ns) + CELL(0.272 ns) = 2.883 ns; Loc. = LCCOMB_X19_Y12_N22; Fanout = 3; COMB Node = 'cache_row:inst67|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 3: + IC(0.636 ns) + CELL(0.053 ns) = 3.572 ns; Loc. = LCCOMB_X19_Y14_N16; Fanout = 3; COMB Node = 'cache_row:inst67|inst141~1'
            Info: 4: + IC(0.235 ns) + CELL(0.667 ns) = 4.474 ns; Loc. = LCFF_X19_Y14_N13; Fanout = 2; REG Node = 'cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: Total cell delay = 1.849 ns ( 41.33 % )
            Info: Total interconnect delay = 2.625 ns ( 58.67 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 2.935 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y14_N13; Fanout = 2; REG Node = 'cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
        Info: 2: + IC(0.250 ns) + CELL(0.272 ns) = 0.522 ns; Loc. = LCCOMB_X19_Y14_N4; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~0'
        Info: 3: + IC(0.565 ns) + CELL(0.225 ns) = 1.312 ns; Loc. = LCCOMB_X22_Y14_N14; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~2'
        Info: 4: + IC(0.212 ns) + CELL(0.053 ns) = 1.577 ns; Loc. = LCCOMB_X22_Y14_N6; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~0'
        Info: 5: + IC(0.812 ns) + CELL(0.546 ns) = 2.935 ns; Loc. = LCFF_X23_Y13_N17; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
        Info: Total cell delay = 1.096 ns ( 37.34 % )
        Info: Total interconnect delay = 1.839 ns ( 62.66 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 96 non-operational path(s) clocked by clock "cpu_addr[11]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]" and destination pin or register "cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]" for clock "cpu_addr[11]" (Hold time is 32.07 ns)
    Info: + Largest clock skew is 34.950 ns
        Info: + Longest clock path from clock "cpu_addr[11]" to destination register is 39.277 ns
            Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_N7; Fanout = 10; CLK Node = 'cpu_addr[11]'
            Info: 2: + IC(1.353 ns) + CELL(0.272 ns) = 2.415 ns; Loc. = LCCOMB_X18_Y13_N8; Fanout = 3; COMB Node = 'cache_row:inst67|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 3: + IC(0.653 ns) + CELL(0.357 ns) = 3.425 ns; Loc. = LCCOMB_X19_Y14_N16; Fanout = 3; COMB Node = 'cache_row:inst67|inst141~1'
            Info: 4: + IC(1.576 ns) + CELL(0.000 ns) = 5.001 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'cache_row:inst67|inst141~1clkctrl'
            Info: 5: + IC(0.890 ns) + CELL(0.761 ns) = 6.652 ns; Loc. = LCFF_X19_Y9_N17; Fanout = 2; REG Node = 'cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 6: + IC(1.407 ns) + CELL(0.357 ns) = 8.416 ns; Loc. = LCCOMB_X18_Y14_N8; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~0'
            Info: 7: + IC(0.572 ns) + CELL(0.228 ns) = 9.216 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 8: + IC(0.669 ns) + CELL(0.272 ns) = 10.157 ns; Loc. = LCCOMB_X18_Y13_N14; Fanout = 3; COMB Node = 'cache_row:inst68|inst133~0'
            Info: 9: + IC(0.913 ns) + CELL(0.378 ns) = 11.448 ns; Loc. = LCCOMB_X21_Y14_N16; Fanout = 2; COMB Node = 'cache_row:inst68|inst141~1'
            Info: 10: + IC(0.242 ns) + CELL(0.761 ns) = 12.451 ns; Loc. = LCFF_X21_Y14_N21; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 11: + IC(0.555 ns) + CELL(0.272 ns) = 13.278 ns; Loc. = LCCOMB_X19_Y14_N4; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~0'
            Info: 12: + IC(0.268 ns) + CELL(0.357 ns) = 13.903 ns; Loc. = LCCOMB_X19_Y14_N28; Fanout = 3; COMB Node = 'cache_row:inst68|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 13: + IC(0.822 ns) + CELL(0.272 ns) = 14.997 ns; Loc. = LCCOMB_X17_Y15_N20; Fanout = 3; COMB Node = 'cache_row:inst68|inst138~1'
            Info: 14: + IC(0.787 ns) + CELL(0.761 ns) = 16.545 ns; Loc. = LCFF_X19_Y12_N15; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 15: + IC(0.774 ns) + CELL(0.272 ns) = 17.591 ns; Loc. = LCCOMB_X19_Y14_N8; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~0'
            Info: 16: + IC(0.682 ns) + CELL(0.378 ns) = 18.651 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 3; COMB Node = 'cache_row:inst66|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 17: + IC(0.806 ns) + CELL(0.272 ns) = 19.729 ns; Loc. = LCCOMB_X17_Y13_N4; Fanout = 2; COMB Node = 'cache_row:inst66|inst141~1'
            Info: 18: + IC(1.702 ns) + CELL(0.000 ns) = 21.431 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'cache_row:inst66|inst141~1clkctrl'
            Info: 19: + IC(0.919 ns) + CELL(0.761 ns) = 23.111 ns; Loc. = LCFF_X14_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 20: + IC(1.201 ns) + CELL(0.357 ns) = 24.669 ns; Loc. = LCCOMB_X18_Y15_N20; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w3_n0_mux_dataout~1'
            Info: 21: + IC(0.213 ns) + CELL(0.053 ns) = 24.935 ns; Loc. = LCCOMB_X18_Y15_N26; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~0'
            Info: 22: + IC(0.270 ns) + CELL(0.272 ns) = 25.477 ns; Loc. = LCCOMB_X18_Y15_N2; Fanout = 3; COMB Node = 'cache_row:inst66|inst132~0'
            Info: 23: + IC(0.655 ns) + CELL(0.272 ns) = 26.404 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 3; COMB Node = 'cache_row:inst66|inst138~1'
            Info: 24: + IC(1.482 ns) + CELL(0.000 ns) = 27.886 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'cache_row:inst66|inst138~1clkctrl'
            Info: 25: + IC(0.912 ns) + CELL(0.761 ns) = 29.559 ns; Loc. = LCFF_X23_Y10_N17; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 26: + IC(1.052 ns) + CELL(0.357 ns) = 30.968 ns; Loc. = LCCOMB_X19_Y12_N16; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~1'
            Info: 27: + IC(0.379 ns) + CELL(0.154 ns) = 31.501 ns; Loc. = LCCOMB_X19_Y12_N2; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 28: + IC(0.676 ns) + CELL(0.154 ns) = 32.331 ns; Loc. = LCCOMB_X19_Y11_N28; Fanout = 3; COMB Node = 'cache_row:inst64|inst141~1'
            Info: 29: + IC(0.833 ns) + CELL(0.761 ns) = 33.925 ns; Loc. = LCFF_X23_Y14_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 30: + IC(0.308 ns) + CELL(0.053 ns) = 34.286 ns; Loc. = LCCOMB_X22_Y14_N24; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~1'
            Info: 31: + IC(0.253 ns) + CELL(0.154 ns) = 34.693 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 32: + IC(0.898 ns) + CELL(0.272 ns) = 35.863 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 3; COMB Node = 'cache_row:inst64|inst138~1'
            Info: 33: + IC(1.834 ns) + CELL(0.000 ns) = 37.697 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'cache_row:inst64|inst138~1clkctrl'
            Info: 34: + IC(0.913 ns) + CELL(0.667 ns) = 39.277 ns; Loc. = LCFF_X23_Y13_N17; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: Total cell delay = 11.808 ns ( 30.06 % )
            Info: Total interconnect delay = 27.469 ns ( 69.94 % )
        Info: - Shortest clock path from clock "cpu_addr[11]" to source register is 4.327 ns
            Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_N7; Fanout = 10; CLK Node = 'cpu_addr[11]'
            Info: 2: + IC(1.353 ns) + CELL(0.272 ns) = 2.415 ns; Loc. = LCCOMB_X18_Y13_N8; Fanout = 3; COMB Node = 'cache_row:inst67|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 3: + IC(0.653 ns) + CELL(0.357 ns) = 3.425 ns; Loc. = LCCOMB_X19_Y14_N16; Fanout = 3; COMB Node = 'cache_row:inst67|inst141~1'
            Info: 4: + IC(0.235 ns) + CELL(0.667 ns) = 4.327 ns; Loc. = LCFF_X19_Y14_N13; Fanout = 2; REG Node = 'cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: Total cell delay = 2.086 ns ( 48.21 % )
            Info: Total interconnect delay = 2.241 ns ( 51.79 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 2.935 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y14_N13; Fanout = 2; REG Node = 'cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
        Info: 2: + IC(0.250 ns) + CELL(0.272 ns) = 0.522 ns; Loc. = LCCOMB_X19_Y14_N4; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~0'
        Info: 3: + IC(0.565 ns) + CELL(0.225 ns) = 1.312 ns; Loc. = LCCOMB_X22_Y14_N14; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~2'
        Info: 4: + IC(0.212 ns) + CELL(0.053 ns) = 1.577 ns; Loc. = LCCOMB_X22_Y14_N6; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~0'
        Info: 5: + IC(0.812 ns) + CELL(0.546 ns) = 2.935 ns; Loc. = LCFF_X23_Y13_N17; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
        Info: Total cell delay = 1.096 ns ( 37.34 % )
        Info: Total interconnect delay = 1.839 ns ( 62.66 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 96 non-operational path(s) clocked by clock "cpu_addr[12]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]" and destination pin or register "cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]" for clock "cpu_addr[12]" (Hold time is 32.07 ns)
    Info: + Largest clock skew is 34.950 ns
        Info: + Longest clock path from clock "cpu_addr[12]" to destination register is 40.481 ns
            Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_U12; Fanout = 2; CLK Node = 'cpu_addr[12]'
            Info: 2: + IC(1.488 ns) + CELL(0.228 ns) = 2.543 ns; Loc. = LCCOMB_X17_Y14_N20; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~1'
            Info: 3: + IC(0.670 ns) + CELL(0.378 ns) = 3.591 ns; Loc. = LCCOMB_X18_Y13_N12; Fanout = 3; COMB Node = 'cache_row:inst67|inst133~0'
            Info: 4: + IC(0.660 ns) + CELL(0.378 ns) = 4.629 ns; Loc. = LCCOMB_X19_Y14_N16; Fanout = 3; COMB Node = 'cache_row:inst67|inst141~1'
            Info: 5: + IC(1.576 ns) + CELL(0.000 ns) = 6.205 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'cache_row:inst67|inst141~1clkctrl'
            Info: 6: + IC(0.890 ns) + CELL(0.761 ns) = 7.856 ns; Loc. = LCFF_X19_Y9_N17; Fanout = 2; REG Node = 'cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 7: + IC(1.407 ns) + CELL(0.357 ns) = 9.620 ns; Loc. = LCCOMB_X18_Y14_N8; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~0'
            Info: 8: + IC(0.572 ns) + CELL(0.228 ns) = 10.420 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 9: + IC(0.669 ns) + CELL(0.272 ns) = 11.361 ns; Loc. = LCCOMB_X18_Y13_N14; Fanout = 3; COMB Node = 'cache_row:inst68|inst133~0'
            Info: 10: + IC(0.913 ns) + CELL(0.378 ns) = 12.652 ns; Loc. = LCCOMB_X21_Y14_N16; Fanout = 2; COMB Node = 'cache_row:inst68|inst141~1'
            Info: 11: + IC(0.242 ns) + CELL(0.761 ns) = 13.655 ns; Loc. = LCFF_X21_Y14_N21; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 12: + IC(0.555 ns) + CELL(0.272 ns) = 14.482 ns; Loc. = LCCOMB_X19_Y14_N4; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~0'
            Info: 13: + IC(0.268 ns) + CELL(0.357 ns) = 15.107 ns; Loc. = LCCOMB_X19_Y14_N28; Fanout = 3; COMB Node = 'cache_row:inst68|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 14: + IC(0.822 ns) + CELL(0.272 ns) = 16.201 ns; Loc. = LCCOMB_X17_Y15_N20; Fanout = 3; COMB Node = 'cache_row:inst68|inst138~1'
            Info: 15: + IC(0.787 ns) + CELL(0.761 ns) = 17.749 ns; Loc. = LCFF_X19_Y12_N15; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 16: + IC(0.774 ns) + CELL(0.272 ns) = 18.795 ns; Loc. = LCCOMB_X19_Y14_N8; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~0'
            Info: 17: + IC(0.682 ns) + CELL(0.378 ns) = 19.855 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 3; COMB Node = 'cache_row:inst66|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 18: + IC(0.806 ns) + CELL(0.272 ns) = 20.933 ns; Loc. = LCCOMB_X17_Y13_N4; Fanout = 2; COMB Node = 'cache_row:inst66|inst141~1'
            Info: 19: + IC(1.702 ns) + CELL(0.000 ns) = 22.635 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'cache_row:inst66|inst141~1clkctrl'
            Info: 20: + IC(0.919 ns) + CELL(0.761 ns) = 24.315 ns; Loc. = LCFF_X14_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 21: + IC(1.201 ns) + CELL(0.357 ns) = 25.873 ns; Loc. = LCCOMB_X18_Y15_N20; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w3_n0_mux_dataout~1'
            Info: 22: + IC(0.213 ns) + CELL(0.053 ns) = 26.139 ns; Loc. = LCCOMB_X18_Y15_N26; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~0'
            Info: 23: + IC(0.270 ns) + CELL(0.272 ns) = 26.681 ns; Loc. = LCCOMB_X18_Y15_N2; Fanout = 3; COMB Node = 'cache_row:inst66|inst132~0'
            Info: 24: + IC(0.655 ns) + CELL(0.272 ns) = 27.608 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 3; COMB Node = 'cache_row:inst66|inst138~1'
            Info: 25: + IC(1.482 ns) + CELL(0.000 ns) = 29.090 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'cache_row:inst66|inst138~1clkctrl'
            Info: 26: + IC(0.912 ns) + CELL(0.761 ns) = 30.763 ns; Loc. = LCFF_X23_Y10_N17; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 27: + IC(1.052 ns) + CELL(0.357 ns) = 32.172 ns; Loc. = LCCOMB_X19_Y12_N16; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~1'
            Info: 28: + IC(0.379 ns) + CELL(0.154 ns) = 32.705 ns; Loc. = LCCOMB_X19_Y12_N2; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 29: + IC(0.676 ns) + CELL(0.154 ns) = 33.535 ns; Loc. = LCCOMB_X19_Y11_N28; Fanout = 3; COMB Node = 'cache_row:inst64|inst141~1'
            Info: 30: + IC(0.833 ns) + CELL(0.761 ns) = 35.129 ns; Loc. = LCFF_X23_Y14_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 31: + IC(0.308 ns) + CELL(0.053 ns) = 35.490 ns; Loc. = LCCOMB_X22_Y14_N24; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~1'
            Info: 32: + IC(0.253 ns) + CELL(0.154 ns) = 35.897 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 33: + IC(0.898 ns) + CELL(0.272 ns) = 37.067 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 3; COMB Node = 'cache_row:inst64|inst138~1'
            Info: 34: + IC(1.834 ns) + CELL(0.000 ns) = 38.901 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'cache_row:inst64|inst138~1clkctrl'
            Info: 35: + IC(0.913 ns) + CELL(0.667 ns) = 40.481 ns; Loc. = LCFF_X23_Y13_N17; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: Total cell delay = 12.200 ns ( 30.14 % )
            Info: Total interconnect delay = 28.281 ns ( 69.86 % )
        Info: - Shortest clock path from clock "cpu_addr[12]" to source register is 5.531 ns
            Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_U12; Fanout = 2; CLK Node = 'cpu_addr[12]'
            Info: 2: + IC(1.488 ns) + CELL(0.228 ns) = 2.543 ns; Loc. = LCCOMB_X17_Y14_N20; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~1'
            Info: 3: + IC(0.670 ns) + CELL(0.378 ns) = 3.591 ns; Loc. = LCCOMB_X18_Y13_N12; Fanout = 3; COMB Node = 'cache_row:inst67|inst133~0'
            Info: 4: + IC(0.660 ns) + CELL(0.378 ns) = 4.629 ns; Loc. = LCCOMB_X19_Y14_N16; Fanout = 3; COMB Node = 'cache_row:inst67|inst141~1'
            Info: 5: + IC(0.235 ns) + CELL(0.667 ns) = 5.531 ns; Loc. = LCFF_X19_Y14_N13; Fanout = 2; REG Node = 'cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: Total cell delay = 2.478 ns ( 44.80 % )
            Info: Total interconnect delay = 3.053 ns ( 55.20 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 2.935 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y14_N13; Fanout = 2; REG Node = 'cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
        Info: 2: + IC(0.250 ns) + CELL(0.272 ns) = 0.522 ns; Loc. = LCCOMB_X19_Y14_N4; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~0'
        Info: 3: + IC(0.565 ns) + CELL(0.225 ns) = 1.312 ns; Loc. = LCCOMB_X22_Y14_N14; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~2'
        Info: 4: + IC(0.212 ns) + CELL(0.053 ns) = 1.577 ns; Loc. = LCCOMB_X22_Y14_N6; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~0'
        Info: 5: + IC(0.812 ns) + CELL(0.546 ns) = 2.935 ns; Loc. = LCFF_X23_Y13_N17; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
        Info: Total cell delay = 1.096 ns ( 37.34 % )
        Info: Total interconnect delay = 1.839 ns ( 62.66 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 96 non-operational path(s) clocked by clock "cpu_addr[13]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]" and destination pin or register "cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]" for clock "cpu_addr[13]" (Hold time is 32.07 ns)
    Info: + Largest clock skew is 34.950 ns
        Info: + Longest clock path from clock "cpu_addr[13]" to destination register is 40.260 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_Y12; Fanout = 2; CLK Node = 'cpu_addr[13]'
            Info: 2: + IC(1.276 ns) + CELL(0.053 ns) = 2.138 ns; Loc. = LCCOMB_X17_Y14_N6; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~1'
            Info: 3: + IC(0.875 ns) + CELL(0.357 ns) = 3.370 ns; Loc. = LCCOMB_X18_Y13_N12; Fanout = 3; COMB Node = 'cache_row:inst67|inst133~0'
            Info: 4: + IC(0.660 ns) + CELL(0.378 ns) = 4.408 ns; Loc. = LCCOMB_X19_Y14_N16; Fanout = 3; COMB Node = 'cache_row:inst67|inst141~1'
            Info: 5: + IC(1.576 ns) + CELL(0.000 ns) = 5.984 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'cache_row:inst67|inst141~1clkctrl'
            Info: 6: + IC(0.890 ns) + CELL(0.761 ns) = 7.635 ns; Loc. = LCFF_X19_Y9_N17; Fanout = 2; REG Node = 'cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
            Info: 7: + IC(1.407 ns) + CELL(0.357 ns) = 9.399 ns; Loc. = LCCOMB_X18_Y14_N8; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~0'
            Info: 8: + IC(0.572 ns) + CELL(0.228 ns) = 10.199 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 9: + IC(0.669 ns) + CELL(0.272 ns) = 11.140 ns; Loc. = LCCOMB_X18_Y13_N14; Fanout = 3; COMB Node = 'cache_row:inst68|inst133~0'
            Info: 10: + IC(0.913 ns) + CELL(0.378 ns) = 12.431 ns; Loc. = LCCOMB_X21_Y14_N16; Fanout = 2; COMB Node = 'cache_row:inst68|inst141~1'
            Info: 11: + IC(0.242 ns) + CELL(0.761 ns) = 13.434 ns; Loc. = LCFF_X21_Y14_N21; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 12: + IC(0.555 ns) + CELL(0.272 ns) = 14.261 ns; Loc. = LCCOMB_X19_Y14_N4; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~0'
            Info: 13: + IC(0.268 ns) + CELL(0.357 ns) = 14.886 ns; Loc. = LCCOMB_X19_Y14_N28; Fanout = 3; COMB Node = 'cache_row:inst68|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 14: + IC(0.822 ns) + CELL(0.272 ns) = 15.980 ns; Loc. = LCCOMB_X17_Y15_N20; Fanout = 3; COMB Node = 'cache_row:inst68|inst138~1'
            Info: 15: + IC(0.787 ns) + CELL(0.761 ns) = 17.528 ns; Loc. = LCFF_X19_Y12_N15; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 16: + IC(0.774 ns) + CELL(0.272 ns) = 18.574 ns; Loc. = LCCOMB_X19_Y14_N8; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~0'
            Info: 17: + IC(0.682 ns) + CELL(0.378 ns) = 19.634 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 3; COMB Node = 'cache_row:inst66|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 18: + IC(0.806 ns) + CELL(0.272 ns) = 20.712 ns; Loc. = LCCOMB_X17_Y13_N4; Fanout = 2; COMB Node = 'cache_row:inst66|inst141~1'
            Info: 19: + IC(1.702 ns) + CELL(0.000 ns) = 22.414 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'cache_row:inst66|inst141~1clkctrl'
            Info: 20: + IC(0.919 ns) + CELL(0.761 ns) = 24.094 ns; Loc. = LCFF_X14_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
            Info: 21: + IC(1.201 ns) + CELL(0.357 ns) = 25.652 ns; Loc. = LCCOMB_X18_Y15_N20; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w3_n0_mux_dataout~1'
            Info: 22: + IC(0.213 ns) + CELL(0.053 ns) = 25.918 ns; Loc. = LCCOMB_X18_Y15_N26; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~0'
            Info: 23: + IC(0.270 ns) + CELL(0.272 ns) = 26.460 ns; Loc. = LCCOMB_X18_Y15_N2; Fanout = 3; COMB Node = 'cache_row:inst66|inst132~0'
            Info: 24: + IC(0.655 ns) + CELL(0.272 ns) = 27.387 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 3; COMB Node = 'cache_row:inst66|inst138~1'
            Info: 25: + IC(1.482 ns) + CELL(0.000 ns) = 28.869 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'cache_row:inst66|inst138~1clkctrl'
            Info: 26: + IC(0.912 ns) + CELL(0.761 ns) = 30.542 ns; Loc. = LCFF_X23_Y10_N17; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
            Info: 27: + IC(1.052 ns) + CELL(0.357 ns) = 31.951 ns; Loc. = LCCOMB_X19_Y12_N16; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~1'
            Info: 28: + IC(0.379 ns) + CELL(0.154 ns) = 32.484 ns; Loc. = LCCOMB_X19_Y12_N2; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
            Info: 29: + IC(0.676 ns) + CELL(0.154 ns) = 33.314 ns; Loc. = LCCOMB_X19_Y11_N28; Fanout = 3; COMB Node = 'cache_row:inst64|inst141~1'
            Info: 30: + IC(0.833 ns) + CELL(0.761 ns) = 34.908 ns; Loc. = LCFF_X23_Y14_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: 31: + IC(0.308 ns) + CELL(0.053 ns) = 35.269 ns; Loc. = LCCOMB_X22_Y14_N24; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~1'
            Info: 32: + IC(0.253 ns) + CELL(0.154 ns) = 35.676 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
            Info: 33: + IC(0.898 ns) + CELL(0.272 ns) = 36.846 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 3; COMB Node = 'cache_row:inst64|inst138~1'
            Info: 34: + IC(1.834 ns) + CELL(0.000 ns) = 38.680 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'cache_row:inst64|inst138~1clkctrl'
            Info: 35: + IC(0.913 ns) + CELL(0.667 ns) = 40.260 ns; Loc. = LCFF_X23_Y13_N17; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: Total cell delay = 11.986 ns ( 29.77 % )
            Info: Total interconnect delay = 28.274 ns ( 70.23 % )
        Info: - Shortest clock path from clock "cpu_addr[13]" to source register is 5.310 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_Y12; Fanout = 2; CLK Node = 'cpu_addr[13]'
            Info: 2: + IC(1.276 ns) + CELL(0.053 ns) = 2.138 ns; Loc. = LCCOMB_X17_Y14_N6; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~1'
            Info: 3: + IC(0.875 ns) + CELL(0.357 ns) = 3.370 ns; Loc. = LCCOMB_X18_Y13_N12; Fanout = 3; COMB Node = 'cache_row:inst67|inst133~0'
            Info: 4: + IC(0.660 ns) + CELL(0.378 ns) = 4.408 ns; Loc. = LCCOMB_X19_Y14_N16; Fanout = 3; COMB Node = 'cache_row:inst67|inst141~1'
            Info: 5: + IC(0.235 ns) + CELL(0.667 ns) = 5.310 ns; Loc. = LCFF_X19_Y14_N13; Fanout = 2; REG Node = 'cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
            Info: Total cell delay = 2.264 ns ( 42.64 % )
            Info: Total interconnect delay = 3.046 ns ( 57.36 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 2.935 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y14_N13; Fanout = 2; REG Node = 'cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
        Info: 2: + IC(0.250 ns) + CELL(0.272 ns) = 0.522 ns; Loc. = LCCOMB_X19_Y14_N4; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~0'
        Info: 3: + IC(0.565 ns) + CELL(0.225 ns) = 1.312 ns; Loc. = LCCOMB_X22_Y14_N14; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~2'
        Info: 4: + IC(0.212 ns) + CELL(0.053 ns) = 1.577 ns; Loc. = LCCOMB_X22_Y14_N6; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~0'
        Info: 5: + IC(0.812 ns) + CELL(0.546 ns) = 2.935 ns; Loc. = LCFF_X23_Y13_N17; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
        Info: Total cell delay = 1.096 ns ( 37.34 % )
        Info: Total interconnect delay = 1.839 ns ( 62.66 % )
    Info: + Micro hold delay of destination is 0.149 ns
Info: tsu for register "latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]" (data pin = "cpu_addr[2]", clock pin = "ctrl[3]") is 7.758 ns
    Info: + Longest pin to register delay is 9.694 ns
        Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W10; Fanout = 11; CLK Node = 'cpu_addr[2]'
        Info: 2: + IC(5.635 ns) + CELL(0.346 ns) = 6.780 ns; Loc. = LCCOMB_X18_Y22_N10; Fanout = 1; COMB Node = 'cache_row:inst68|compare_8_eq:inst49|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~1'
        Info: 3: + IC(0.453 ns) + CELL(0.154 ns) = 7.387 ns; Loc. = LCCOMB_X18_Y22_N4; Fanout = 1; COMB Node = 'cache_count:inst|gdfx_temp0[0]~2'
        Info: 4: + IC(1.200 ns) + CELL(0.378 ns) = 8.965 ns; Loc. = LCCOMB_X21_Y14_N28; Fanout = 1; COMB Node = 'cache_count:inst|gdfx_temp0[0]~4'
        Info: 5: + IC(0.504 ns) + CELL(0.225 ns) = 9.694 ns; Loc. = LCCOMB_X19_Y14_N20; Fanout = 34; REG Node = 'latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]'
        Info: Total cell delay = 1.902 ns ( 19.62 % )
        Info: Total interconnect delay = 7.792 ns ( 80.38 % )
    Info: + Micro setup delay of destination is 0.562 ns
    Info: - Shortest clock path from clock "ctrl[3]" to destination register is 2.498 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA11; Fanout = 10; CLK Node = 'ctrl[3]'
        Info: 2: + IC(1.636 ns) + CELL(0.053 ns) = 2.498 ns; Loc. = LCCOMB_X19_Y14_N20; Fanout = 34; REG Node = 'latch_3:inst182|lpm_latch:lpm_latch_component|latches[0]'
        Info: Total cell delay = 0.862 ns ( 34.51 % )
        Info: Total interconnect delay = 1.636 ns ( 65.49 % )
Info: tco from clock "clk" to destination pin "address_bus[11]" through register "cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]" is 50.517 ns
    Info: + Longest clock path from clock "clk" to source register is 43.296 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 23; CLK Node = 'clk'
        Info: 2: + IC(1.178 ns) + CELL(0.712 ns) = 2.744 ns; Loc. = LCFF_X18_Y11_N11; Fanout = 12; REG Node = 'counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[5]'
        Info: 3: + IC(0.558 ns) + CELL(0.228 ns) = 3.530 ns; Loc. = LCCOMB_X17_Y11_N24; Fanout = 12; COMB Node = 'load_flush_enable_signals:inst227|inst223~0'
        Info: 4: + IC(0.266 ns) + CELL(0.357 ns) = 4.153 ns; Loc. = LCCOMB_X17_Y11_N28; Fanout = 9; COMB Node = 'inst265'
        Info: 5: + IC(0.699 ns) + CELL(0.228 ns) = 5.080 ns; Loc. = LCCOMB_X17_Y14_N30; Fanout = 1; COMB Node = 'cache_row:inst67|dirty_bit:inst|inst'
        Info: 6: + IC(0.212 ns) + CELL(0.712 ns) = 6.004 ns; Loc. = LCFF_X17_Y14_N31; Fanout = 6; REG Node = 'cache_row:inst67|dirty_bit:inst|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]'
        Info: 7: + IC(0.570 ns) + CELL(0.366 ns) = 6.940 ns; Loc. = LCCOMB_X19_Y14_N22; Fanout = 1; COMB Node = 'cache_row:inst67|inst141~0'
        Info: 8: + IC(0.232 ns) + CELL(0.272 ns) = 7.444 ns; Loc. = LCCOMB_X19_Y14_N16; Fanout = 3; COMB Node = 'cache_row:inst67|inst141~1'
        Info: 9: + IC(1.576 ns) + CELL(0.000 ns) = 9.020 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'cache_row:inst67|inst141~1clkctrl'
        Info: 10: + IC(0.890 ns) + CELL(0.761 ns) = 10.671 ns; Loc. = LCFF_X19_Y9_N17; Fanout = 2; REG Node = 'cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: 11: + IC(1.407 ns) + CELL(0.357 ns) = 12.435 ns; Loc. = LCCOMB_X18_Y14_N8; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~0'
        Info: 12: + IC(0.572 ns) + CELL(0.228 ns) = 13.235 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
        Info: 13: + IC(0.669 ns) + CELL(0.272 ns) = 14.176 ns; Loc. = LCCOMB_X18_Y13_N14; Fanout = 3; COMB Node = 'cache_row:inst68|inst133~0'
        Info: 14: + IC(0.913 ns) + CELL(0.378 ns) = 15.467 ns; Loc. = LCCOMB_X21_Y14_N16; Fanout = 2; COMB Node = 'cache_row:inst68|inst141~1'
        Info: 15: + IC(0.242 ns) + CELL(0.761 ns) = 16.470 ns; Loc. = LCFF_X21_Y14_N21; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
        Info: 16: + IC(0.555 ns) + CELL(0.272 ns) = 17.297 ns; Loc. = LCCOMB_X19_Y14_N4; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~0'
        Info: 17: + IC(0.268 ns) + CELL(0.357 ns) = 17.922 ns; Loc. = LCCOMB_X19_Y14_N28; Fanout = 3; COMB Node = 'cache_row:inst68|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
        Info: 18: + IC(0.822 ns) + CELL(0.272 ns) = 19.016 ns; Loc. = LCCOMB_X17_Y15_N20; Fanout = 3; COMB Node = 'cache_row:inst68|inst138~1'
        Info: 19: + IC(0.787 ns) + CELL(0.761 ns) = 20.564 ns; Loc. = LCFF_X19_Y12_N15; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
        Info: 20: + IC(0.774 ns) + CELL(0.272 ns) = 21.610 ns; Loc. = LCCOMB_X19_Y14_N8; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~0'
        Info: 21: + IC(0.682 ns) + CELL(0.378 ns) = 22.670 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 3; COMB Node = 'cache_row:inst66|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
        Info: 22: + IC(0.806 ns) + CELL(0.272 ns) = 23.748 ns; Loc. = LCCOMB_X17_Y13_N4; Fanout = 2; COMB Node = 'cache_row:inst66|inst141~1'
        Info: 23: + IC(1.702 ns) + CELL(0.000 ns) = 25.450 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'cache_row:inst66|inst141~1clkctrl'
        Info: 24: + IC(0.919 ns) + CELL(0.761 ns) = 27.130 ns; Loc. = LCFF_X14_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
        Info: 25: + IC(1.201 ns) + CELL(0.357 ns) = 28.688 ns; Loc. = LCCOMB_X18_Y15_N20; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w3_n0_mux_dataout~1'
        Info: 26: + IC(0.213 ns) + CELL(0.053 ns) = 28.954 ns; Loc. = LCCOMB_X18_Y15_N26; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~0'
        Info: 27: + IC(0.270 ns) + CELL(0.272 ns) = 29.496 ns; Loc. = LCCOMB_X18_Y15_N2; Fanout = 3; COMB Node = 'cache_row:inst66|inst132~0'
        Info: 28: + IC(0.655 ns) + CELL(0.272 ns) = 30.423 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 3; COMB Node = 'cache_row:inst66|inst138~1'
        Info: 29: + IC(1.482 ns) + CELL(0.000 ns) = 31.905 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'cache_row:inst66|inst138~1clkctrl'
        Info: 30: + IC(0.912 ns) + CELL(0.761 ns) = 33.578 ns; Loc. = LCFF_X23_Y10_N17; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
        Info: 31: + IC(1.052 ns) + CELL(0.357 ns) = 34.987 ns; Loc. = LCCOMB_X19_Y12_N16; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~1'
        Info: 32: + IC(0.379 ns) + CELL(0.154 ns) = 35.520 ns; Loc. = LCCOMB_X19_Y12_N2; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
        Info: 33: + IC(0.676 ns) + CELL(0.154 ns) = 36.350 ns; Loc. = LCCOMB_X19_Y11_N28; Fanout = 3; COMB Node = 'cache_row:inst64|inst141~1'
        Info: 34: + IC(0.833 ns) + CELL(0.761 ns) = 37.944 ns; Loc. = LCFF_X23_Y14_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
        Info: 35: + IC(0.308 ns) + CELL(0.053 ns) = 38.305 ns; Loc. = LCCOMB_X22_Y14_N24; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~1'
        Info: 36: + IC(0.253 ns) + CELL(0.154 ns) = 38.712 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
        Info: 37: + IC(0.898 ns) + CELL(0.272 ns) = 39.882 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 3; COMB Node = 'cache_row:inst64|inst138~1'
        Info: 38: + IC(1.834 ns) + CELL(0.000 ns) = 41.716 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'cache_row:inst64|inst138~1clkctrl'
        Info: 39: + IC(0.913 ns) + CELL(0.667 ns) = 43.296 ns; Loc. = LCFF_X23_Y13_N17; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
        Info: Total cell delay = 14.118 ns ( 32.61 % )
        Info: Total interconnect delay = 29.178 ns ( 67.39 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 7.127 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y13_N17; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
        Info: 2: + IC(0.603 ns) + CELL(0.357 ns) = 0.960 ns; Loc. = LCCOMB_X22_Y14_N24; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~1'
        Info: 3: + IC(0.312 ns) + CELL(0.053 ns) = 1.325 ns; Loc. = LCCOMB_X22_Y14_N14; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~2'
        Info: 4: + IC(1.549 ns) + CELL(0.225 ns) = 3.099 ns; Loc. = LCCOMB_X30_Y5_N18; Fanout = 1; COMB Node = 'mus_4:inst234|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~0'
        Info: 5: + IC(2.046 ns) + CELL(1.982 ns) = 7.127 ns; Loc. = PIN_B6; Fanout = 0; PIN Node = 'address_bus[11]'
        Info: Total cell delay = 2.617 ns ( 36.72 % )
        Info: Total interconnect delay = 4.510 ns ( 63.28 % )
Info: Longest tpd from source pin "ctrl[0]" to destination pin "cpu_data_out[7]" is 10.781 ns
    Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AB13; Fanout = 18; CLK Node = 'ctrl[0]'
    Info: 2: + IC(4.465 ns) + CELL(0.225 ns) = 5.499 ns; Loc. = LCCOMB_X18_Y8_N12; Fanout = 16; COMB Node = 'inst38~0'
    Info: 3: + IC(3.162 ns) + CELL(2.120 ns) = 10.781 ns; Loc. = PIN_G5; Fanout = 0; PIN Node = 'cpu_data_out[7]'
    Info: Total cell delay = 3.154 ns ( 29.26 % )
    Info: Total interconnect delay = 7.627 ns ( 70.74 % )
Info: th for register "cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]" (data pin = "cpu_addr[12]", clock pin = "clk") is 37.672 ns
    Info: + Longest clock path from clock "clk" to destination register is 43.296 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 23; CLK Node = 'clk'
        Info: 2: + IC(1.178 ns) + CELL(0.712 ns) = 2.744 ns; Loc. = LCFF_X18_Y11_N11; Fanout = 12; REG Node = 'counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[5]'
        Info: 3: + IC(0.558 ns) + CELL(0.228 ns) = 3.530 ns; Loc. = LCCOMB_X17_Y11_N24; Fanout = 12; COMB Node = 'load_flush_enable_signals:inst227|inst223~0'
        Info: 4: + IC(0.266 ns) + CELL(0.357 ns) = 4.153 ns; Loc. = LCCOMB_X17_Y11_N28; Fanout = 9; COMB Node = 'inst265'
        Info: 5: + IC(0.699 ns) + CELL(0.228 ns) = 5.080 ns; Loc. = LCCOMB_X17_Y14_N30; Fanout = 1; COMB Node = 'cache_row:inst67|dirty_bit:inst|inst'
        Info: 6: + IC(0.212 ns) + CELL(0.712 ns) = 6.004 ns; Loc. = LCFF_X17_Y14_N31; Fanout = 6; REG Node = 'cache_row:inst67|dirty_bit:inst|counter_2:inst60|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]'
        Info: 7: + IC(0.570 ns) + CELL(0.366 ns) = 6.940 ns; Loc. = LCCOMB_X19_Y14_N22; Fanout = 1; COMB Node = 'cache_row:inst67|inst141~0'
        Info: 8: + IC(0.232 ns) + CELL(0.272 ns) = 7.444 ns; Loc. = LCCOMB_X19_Y14_N16; Fanout = 3; COMB Node = 'cache_row:inst67|inst141~1'
        Info: 9: + IC(1.576 ns) + CELL(0.000 ns) = 9.020 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'cache_row:inst67|inst141~1clkctrl'
        Info: 10: + IC(0.890 ns) + CELL(0.761 ns) = 10.671 ns; Loc. = LCFF_X19_Y9_N17; Fanout = 2; REG Node = 'cache_row:inst67|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: 11: + IC(1.407 ns) + CELL(0.357 ns) = 12.435 ns; Loc. = LCCOMB_X18_Y14_N8; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w2_n0_mux_dataout~0'
        Info: 12: + IC(0.572 ns) + CELL(0.228 ns) = 13.235 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~0'
        Info: 13: + IC(0.669 ns) + CELL(0.272 ns) = 14.176 ns; Loc. = LCCOMB_X18_Y13_N14; Fanout = 3; COMB Node = 'cache_row:inst68|inst133~0'
        Info: 14: + IC(0.913 ns) + CELL(0.378 ns) = 15.467 ns; Loc. = LCCOMB_X21_Y14_N16; Fanout = 2; COMB Node = 'cache_row:inst68|inst141~1'
        Info: 15: + IC(0.242 ns) + CELL(0.761 ns) = 16.470 ns; Loc. = LCFF_X21_Y14_N21; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
        Info: 16: + IC(0.555 ns) + CELL(0.272 ns) = 17.297 ns; Loc. = LCCOMB_X19_Y14_N4; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~0'
        Info: 17: + IC(0.268 ns) + CELL(0.357 ns) = 17.922 ns; Loc. = LCCOMB_X19_Y14_N28; Fanout = 3; COMB Node = 'cache_row:inst68|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
        Info: 18: + IC(0.822 ns) + CELL(0.272 ns) = 19.016 ns; Loc. = LCCOMB_X17_Y15_N20; Fanout = 3; COMB Node = 'cache_row:inst68|inst138~1'
        Info: 19: + IC(0.787 ns) + CELL(0.761 ns) = 20.564 ns; Loc. = LCFF_X19_Y12_N15; Fanout = 2; REG Node = 'cache_row:inst68|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
        Info: 20: + IC(0.774 ns) + CELL(0.272 ns) = 21.610 ns; Loc. = LCCOMB_X19_Y14_N8; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~0'
        Info: 21: + IC(0.682 ns) + CELL(0.378 ns) = 22.670 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 3; COMB Node = 'cache_row:inst66|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
        Info: 22: + IC(0.806 ns) + CELL(0.272 ns) = 23.748 ns; Loc. = LCCOMB_X17_Y13_N4; Fanout = 2; COMB Node = 'cache_row:inst66|inst141~1'
        Info: 23: + IC(1.702 ns) + CELL(0.000 ns) = 25.450 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'cache_row:inst66|inst141~1clkctrl'
        Info: 24: + IC(0.919 ns) + CELL(0.761 ns) = 27.130 ns; Loc. = LCFF_X14_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3]'
        Info: 25: + IC(1.201 ns) + CELL(0.357 ns) = 28.688 ns; Loc. = LCCOMB_X18_Y15_N20; Fanout = 2; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w3_n0_mux_dataout~1'
        Info: 26: + IC(0.213 ns) + CELL(0.053 ns) = 28.954 ns; Loc. = LCCOMB_X18_Y15_N26; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~0'
        Info: 27: + IC(0.270 ns) + CELL(0.272 ns) = 29.496 ns; Loc. = LCCOMB_X18_Y15_N2; Fanout = 3; COMB Node = 'cache_row:inst66|inst132~0'
        Info: 28: + IC(0.655 ns) + CELL(0.272 ns) = 30.423 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 3; COMB Node = 'cache_row:inst66|inst138~1'
        Info: 29: + IC(1.482 ns) + CELL(0.000 ns) = 31.905 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'cache_row:inst66|inst138~1clkctrl'
        Info: 30: + IC(0.912 ns) + CELL(0.761 ns) = 33.578 ns; Loc. = LCFF_X23_Y10_N17; Fanout = 2; REG Node = 'cache_row:inst66|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0]'
        Info: 31: + IC(1.052 ns) + CELL(0.357 ns) = 34.987 ns; Loc. = LCCOMB_X19_Y12_N16; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w0_n0_mux_dataout~1'
        Info: 32: + IC(0.379 ns) + CELL(0.154 ns) = 35.520 ns; Loc. = LCCOMB_X19_Y12_N2; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst31|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0'
        Info: 33: + IC(0.676 ns) + CELL(0.154 ns) = 36.350 ns; Loc. = LCCOMB_X19_Y11_N28; Fanout = 3; COMB Node = 'cache_row:inst64|inst141~1'
        Info: 34: + IC(0.833 ns) + CELL(0.761 ns) = 37.944 ns; Loc. = LCFF_X23_Y14_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1]'
        Info: 35: + IC(0.308 ns) + CELL(0.053 ns) = 38.305 ns; Loc. = LCCOMB_X22_Y14_N24; Fanout = 9; COMB Node = 'tag_select:inst180|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l3_w1_n0_mux_dataout~1'
        Info: 36: + IC(0.253 ns) + CELL(0.154 ns) = 38.712 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 4; COMB Node = 'cache_row:inst64|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~1'
        Info: 37: + IC(0.898 ns) + CELL(0.272 ns) = 39.882 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 3; COMB Node = 'cache_row:inst64|inst138~1'
        Info: 38: + IC(1.834 ns) + CELL(0.000 ns) = 41.716 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'cache_row:inst64|inst138~1clkctrl'
        Info: 39: + IC(0.913 ns) + CELL(0.667 ns) = 43.296 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: Total cell delay = 14.118 ns ( 32.61 % )
        Info: Total interconnect delay = 29.178 ns ( 67.39 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.773 ns
        Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_U12; Fanout = 2; CLK Node = 'cpu_addr[12]'
        Info: 2: + IC(1.488 ns) + CELL(0.228 ns) = 2.543 ns; Loc. = LCCOMB_X17_Y14_N20; Fanout = 9; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~1'
        Info: 3: + IC(1.097 ns) + CELL(0.225 ns) = 3.865 ns; Loc. = LCCOMB_X18_Y15_N30; Fanout = 8; COMB Node = 'mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout~2'
        Info: 4: + IC(1.362 ns) + CELL(0.546 ns) = 5.773 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 2; REG Node = 'cache_row:inst64|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2]'
        Info: Total cell delay = 1.826 ns ( 31.63 % )
        Info: Total interconnect delay = 3.947 ns ( 68.37 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 179 megabytes
    Info: Processing ended: Thu May 09 21:43:03 2013
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:07


