int T_1 F_1 ( void )\r\n{\r\nV_1 -> V_2 . V_3 = 64 ;\r\nV_1 -> V_2 . V_4 = 0x10 ;\r\nV_1 -> V_2 . V_5 = V_6 | V_1 -> V_2 . V_4 ;\r\nV_1 -> V_2 . V_7 = V_1 -> V_2 . V_5 ;\r\nV_1 -> V_2 . V_8 = V_6 |\r\n( ( V_1 -> V_2 . V_3 - 1 ) *\r\nV_1 -> V_2 . V_4 ) ;\r\nV_1 -> V_9 . V_3 = 64 ;\r\nV_1 -> V_9 . V_4 = 0x10 ;\r\nV_1 -> V_9 . V_5 = V_10 | V_1 -> V_9 . V_4 ;\r\nV_1 -> V_9 . V_7 = V_1 -> V_9 . V_5 ;\r\nV_1 -> V_9 . V_8 = V_10 |\r\n( ( V_1 -> V_9 . V_3 - 1 ) *\r\nV_1 -> V_9 . V_4 ) ;\r\nreturn 0 ;\r\n}\r\nunsigned long long F_2 ( void )\r\n{\r\nreturn V_1 -> V_2 . V_7 ;\r\n}\r\nunsigned long long F_3 ( void )\r\n{\r\nunsigned long long V_11 = F_2 () ;\r\nV_1 -> V_2 . V_5 += V_1 -> V_2 . V_4 ;\r\nV_1 -> V_2 . V_7 += V_1 -> V_2 . V_4 ;\r\nreturn V_11 ;\r\n}\r\nint F_4 ( unsigned long long V_11 )\r\n{\r\nF_5 ( V_11 ) ;\r\nif ( V_11 <= V_6 )\r\nreturn - V_12 ;\r\nif ( V_11 < ( V_1 -> V_2 . V_5 - V_1 -> V_2 . V_4 ) )\r\nreturn - V_12 ;\r\nV_1 -> V_2 . V_5 -= V_1 -> V_2 . V_4 ;\r\nV_1 -> V_2 . V_7 = V_11 ;\r\nreturn 0 ;\r\n}\r\nvoid F_6 ( unsigned long long V_13 , unsigned long V_14 ,\r\nunsigned long V_15 , unsigned long V_16 )\r\n{\r\nunsigned long long V_17 , V_18 ;\r\nV_17 = F_7 ( V_14 ) ;\r\nV_17 &= V_19 ;\r\nV_17 |= ( V_15 << V_20 ) | V_21 ;\r\nV_18 = F_7 ( V_16 ) ;\r\nV_18 &= V_19 ;\r\nV_18 |= ( V_22 | V_23 | V_24 ) ;\r\nasm volatile("putcfg %0, 1, %1\n\t"\r\n"putcfg %0, 0, %2\n"\r\n: : "r" (config_addr), "r" (ptel), "r" (pteh));\r\n}\r\nvoid F_8 ( struct V_25 * V_26 , unsigned long V_27 , T_2 V_28 )\r\n{\r\nunsigned long long V_11 ;\r\nunsigned long V_16 , V_29 ;\r\nF_9 ( V_30 == F_10 ( V_31 ) ) ;\r\nF_11 ( V_29 ) ;\r\nV_11 = F_3 () ;\r\nV_31 [ V_30 ++ ] = V_11 ;\r\nV_16 = F_12 ( V_28 ) & V_32 ;\r\nV_16 &= ~ V_19 ;\r\nF_6 ( V_11 , V_27 , F_13 () , V_16 ) ;\r\nF_14 ( V_29 ) ;\r\n}\r\nvoid F_15 ( void )\r\n{\r\nunsigned long long V_11 ;\r\nunsigned long V_29 ;\r\nF_9 ( ! V_30 ) ;\r\nF_11 ( V_29 ) ;\r\nV_11 = V_31 [ V_30 -- ] ;\r\nF_16 ( V_11 ) ;\r\nF_4 ( V_11 ) ;\r\nF_14 ( V_29 ) ;\r\n}\r\nvoid F_17 ( struct V_25 * V_26 , unsigned long V_33 , T_2 V_28 )\r\n{\r\nunsigned long long V_18 ;\r\nunsigned long long V_17 = 0 ;\r\nstruct V_34 * V_35 ;\r\nunsigned long long V_7 ;\r\nunsigned int V_36 = F_18 () ;\r\nV_18 = V_28 . V_37 ;\r\nV_17 = F_7 ( V_33 & V_38 ) ;\r\nV_17 |= F_13 () << V_20 ;\r\nV_17 |= V_21 ;\r\nV_18 &= V_32 ;\r\nif ( V_36 & V_39 )\r\nV_35 = & V_1 -> V_9 ;\r\nelse\r\nV_35 = & V_1 -> V_2 ;\r\nV_7 = V_35 -> V_7 ;\r\nF_5 ( V_7 ) ;\r\nasm volatile ("putcfg %0,1,%2\n\n\t"\r\n"putcfg %0,0,%1\n"\r\n: : "r" (next), "r" (pteh), "r" (ptel) );\r\nV_7 += V_40 ;\r\nif ( V_7 > V_35 -> V_8 )\r\nV_7 = V_35 -> V_5 ;\r\nV_35 -> V_7 = V_7 ;\r\n}
