<html><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Architecture</title><style>
/* cspell:disable-file */
/* webkit printing magic: print all background colors */
html {
	-webkit-print-color-adjust: exact;
}
* {
	box-sizing: border-box;
	-webkit-print-color-adjust: exact;
}

html,
body {
	margin: 0;
	padding: 0;
}
@media only screen {
	body {
		margin: 2em auto;
		max-width: 900px;
		color: rgb(55, 53, 47);
	}
}

body {
	line-height: 1.5;
	white-space: pre-wrap;
}

a,
a.visited {
	color: inherit;
	text-decoration: underline;
}

.pdf-relative-link-path {
	font-size: 80%;
	color: #444;
}

h1,
h2,
h3 {
	letter-spacing: -0.01em;
	line-height: 1.2;
	font-weight: 600;
	margin-bottom: 0;
}

.page-title {
	font-size: 2.5rem;
	font-weight: 700;
	margin-top: 0;
	margin-bottom: 0.75em;
}

h1 {
	font-size: 1.875rem;
	margin-top: 1.875rem;
}

h2 {
	font-size: 1.5rem;
	margin-top: 1.5rem;
}

h3 {
	font-size: 1.25rem;
	margin-top: 1.25rem;
}

.source {
	border: 1px solid #ddd;
	border-radius: 3px;
	padding: 1.5em;
	word-break: break-all;
}

.callout {
	border-radius: 3px;
	padding: 1rem;
}

figure {
	margin: 1.25em 0;
	page-break-inside: avoid;
}

figcaption {
	opacity: 0.5;
	font-size: 85%;
	margin-top: 0.5em;
}

mark {
	background-color: transparent;
}

.indented {
	padding-left: 1.5em;
}

hr {
	background: transparent;
	display: block;
	width: 100%;
	height: 1px;
	visibility: visible;
	border: none;
	border-bottom: 1px solid rgba(55, 53, 47, 0.09);
}

img {
	max-width: 100%;
}

@media only print {
	img {
		max-height: 100vh;
		object-fit: contain;
	}
}

@page {
	margin: 1in;
}

.collection-content {
	font-size: 0.875rem;
}

.column-list {
	display: flex;
	justify-content: space-between;
}

.column {
	padding: 0 1em;
}

.column:first-child {
	padding-left: 0;
}

.column:last-child {
	padding-right: 0;
}

.table_of_contents-item {
	display: block;
	font-size: 0.875rem;
	line-height: 1.3;
	padding: 0.125rem;
}

.table_of_contents-indent-1 {
	margin-left: 1.5rem;
}

.table_of_contents-indent-2 {
	margin-left: 3rem;
}

.table_of_contents-indent-3 {
	margin-left: 4.5rem;
}

.table_of_contents-link {
	text-decoration: none;
	opacity: 0.7;
	border-bottom: 1px solid rgba(55, 53, 47, 0.18);
}

table,
th,
td {
	border: 1px solid rgba(55, 53, 47, 0.09);
	border-collapse: collapse;
}

table {
	border-left: none;
	border-right: none;
}

th,
td {
	font-weight: normal;
	padding: 0.25em 0.5em;
	line-height: 1.5;
	min-height: 1.5em;
	text-align: left;
}

th {
	color: rgba(55, 53, 47, 0.6);
}

ol,
ul {
	margin: 0;
	margin-block-start: 0.6em;
	margin-block-end: 0.6em;
}

li > ol:first-child,
li > ul:first-child {
	margin-block-start: 0.6em;
}

ul > li {
	list-style: disc;
}

ul.to-do-list {
	text-indent: -1.7em;
}

ul.to-do-list > li {
	list-style: none;
}

.to-do-children-checked {
	text-decoration: line-through;
	opacity: 0.375;
}

ul.toggle > li {
	list-style: none;
}

ul {
	padding-inline-start: 1.7em;
}

ul > li {
	padding-left: 0.1em;
}

ol {
	padding-inline-start: 1.6em;
}

ol > li {
	padding-left: 0.2em;
}

.mono ol {
	padding-inline-start: 2em;
}

.mono ol > li {
	text-indent: -0.4em;
}

.toggle {
	padding-inline-start: 0em;
	list-style-type: none;
}

/* Indent toggle children */
.toggle > li > details {
	padding-left: 1.7em;
}

.toggle > li > details > summary {
	margin-left: -1.1em;
}

.selected-value {
	display: inline-block;
	padding: 0 0.5em;
	background: rgba(206, 205, 202, 0.5);
	border-radius: 3px;
	margin-right: 0.5em;
	margin-top: 0.3em;
	margin-bottom: 0.3em;
	white-space: nowrap;
}

.collection-title {
	display: inline-block;
	margin-right: 1em;
}

.simple-table {
	margin-top: 1em;
	font-size: 0.875rem;
	empty-cells: show;
}
.simple-table td {
	height: 29px;
	min-width: 120px;
}

.simple-table th {
	height: 29px;
	min-width: 120px;
}

.simple-table-header-color {
	background: rgb(247, 246, 243);
	color: black;
}
.simple-table-header {
	font-weight: 500;
}

time {
	opacity: 0.5;
}

.icon {
	display: inline-block;
	max-width: 1.2em;
	max-height: 1.2em;
	text-decoration: none;
	vertical-align: text-bottom;
	margin-right: 0.5em;
}

img.icon {
	border-radius: 3px;
}

.user-icon {
	width: 1.5em;
	height: 1.5em;
	border-radius: 100%;
	margin-right: 0.5rem;
}

.user-icon-inner {
	font-size: 0.8em;
}

.text-icon {
	border: 1px solid #000;
	text-align: center;
}

.page-cover-image {
	display: block;
	object-fit: cover;
	width: 100%;
	max-height: 30vh;
}

.page-header-icon {
	font-size: 3rem;
	margin-bottom: 1rem;
}

.page-header-icon-with-cover {
	margin-top: -0.72em;
	margin-left: 0.07em;
}

.page-header-icon img {
	border-radius: 3px;
}

.link-to-page {
	margin: 1em 0;
	padding: 0;
	border: none;
	font-weight: 500;
}

p > .user {
	opacity: 0.5;
}

td > .user,
td > time {
	white-space: nowrap;
}

input[type="checkbox"] {
	transform: scale(1.5);
	margin-right: 0.6em;
	vertical-align: middle;
}

p {
	margin-top: 0.5em;
	margin-bottom: 0.5em;
}

.image {
	border: none;
	margin: 1.5em 0;
	padding: 0;
	border-radius: 0;
	text-align: center;
}

.code,
code {
	background: rgba(135, 131, 120, 0.15);
	border-radius: 3px;
	padding: 0.2em 0.4em;
	border-radius: 3px;
	font-size: 85%;
	tab-size: 2;
}

code {
	color: #eb5757;
}

.code {
	padding: 1.5em 1em;
}

.code-wrap {
	white-space: pre-wrap;
	word-break: break-all;
}

.code > code {
	background: none;
	padding: 0;
	font-size: 100%;
	color: inherit;
}

blockquote {
	font-size: 1.25em;
	margin: 1em 0;
	padding-left: 1em;
	border-left: 3px solid rgb(55, 53, 47);
}

.bookmark {
	text-decoration: none;
	max-height: 8em;
	padding: 0;
	display: flex;
	width: 100%;
	align-items: stretch;
}

.bookmark-title {
	font-size: 0.85em;
	overflow: hidden;
	text-overflow: ellipsis;
	height: 1.75em;
	white-space: nowrap;
}

.bookmark-text {
	display: flex;
	flex-direction: column;
}

.bookmark-info {
	flex: 4 1 180px;
	padding: 12px 14px 14px;
	display: flex;
	flex-direction: column;
	justify-content: space-between;
}

.bookmark-image {
	width: 33%;
	flex: 1 1 180px;
	display: block;
	position: relative;
	object-fit: cover;
	border-radius: 1px;
}

.bookmark-description {
	color: rgba(55, 53, 47, 0.6);
	font-size: 0.75em;
	overflow: hidden;
	max-height: 4.5em;
	word-break: break-word;
}

.bookmark-href {
	font-size: 0.75em;
	margin-top: 0.25em;
}

.sans { font-family: ui-sans-serif, -apple-system, BlinkMacSystemFont, "Segoe UI", Helvetica, "Apple Color Emoji", Arial, sans-serif, "Segoe UI Emoji", "Segoe UI Symbol"; }
.code { font-family: "SFMono-Regular", Menlo, Consolas, "PT Mono", "Liberation Mono", Courier, monospace; }
.serif { font-family: Lyon-Text, Georgia, ui-serif, serif; }
.mono { font-family: iawriter-mono, Nitti, Menlo, Courier, monospace; }
.pdf .sans { font-family: Inter, ui-sans-serif, -apple-system, BlinkMacSystemFont, "Segoe UI", Helvetica, "Apple Color Emoji", Arial, sans-serif, "Segoe UI Emoji", "Segoe UI Symbol", 'Twemoji', 'Noto Color Emoji', 'Noto Sans CJK JP'; }
.pdf:lang(zh-CN) .sans { font-family: Inter, ui-sans-serif, -apple-system, BlinkMacSystemFont, "Segoe UI", Helvetica, "Apple Color Emoji", Arial, sans-serif, "Segoe UI Emoji", "Segoe UI Symbol", 'Twemoji', 'Noto Color Emoji', 'Noto Sans CJK SC'; }
.pdf:lang(zh-TW) .sans { font-family: Inter, ui-sans-serif, -apple-system, BlinkMacSystemFont, "Segoe UI", Helvetica, "Apple Color Emoji", Arial, sans-serif, "Segoe UI Emoji", "Segoe UI Symbol", 'Twemoji', 'Noto Color Emoji', 'Noto Sans CJK TC'; }
.pdf:lang(ko-KR) .sans { font-family: Inter, ui-sans-serif, -apple-system, BlinkMacSystemFont, "Segoe UI", Helvetica, "Apple Color Emoji", Arial, sans-serif, "Segoe UI Emoji", "Segoe UI Symbol", 'Twemoji', 'Noto Color Emoji', 'Noto Sans CJK KR'; }
.pdf .code { font-family: Source Code Pro, "SFMono-Regular", Menlo, Consolas, "PT Mono", "Liberation Mono", Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK JP'; }
.pdf:lang(zh-CN) .code { font-family: Source Code Pro, "SFMono-Regular", Menlo, Consolas, "PT Mono", "Liberation Mono", Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK SC'; }
.pdf:lang(zh-TW) .code { font-family: Source Code Pro, "SFMono-Regular", Menlo, Consolas, "PT Mono", "Liberation Mono", Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK TC'; }
.pdf:lang(ko-KR) .code { font-family: Source Code Pro, "SFMono-Regular", Menlo, Consolas, "PT Mono", "Liberation Mono", Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK KR'; }
.pdf .serif { font-family: PT Serif, Lyon-Text, Georgia, ui-serif, serif, 'Twemoji', 'Noto Color Emoji', 'Noto Serif CJK JP'; }
.pdf:lang(zh-CN) .serif { font-family: PT Serif, Lyon-Text, Georgia, ui-serif, serif, 'Twemoji', 'Noto Color Emoji', 'Noto Serif CJK SC'; }
.pdf:lang(zh-TW) .serif { font-family: PT Serif, Lyon-Text, Georgia, ui-serif, serif, 'Twemoji', 'Noto Color Emoji', 'Noto Serif CJK TC'; }
.pdf:lang(ko-KR) .serif { font-family: PT Serif, Lyon-Text, Georgia, ui-serif, serif, 'Twemoji', 'Noto Color Emoji', 'Noto Serif CJK KR'; }
.pdf .mono { font-family: PT Mono, iawriter-mono, Nitti, Menlo, Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK JP'; }
.pdf:lang(zh-CN) .mono { font-family: PT Mono, iawriter-mono, Nitti, Menlo, Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK SC'; }
.pdf:lang(zh-TW) .mono { font-family: PT Mono, iawriter-mono, Nitti, Menlo, Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK TC'; }
.pdf:lang(ko-KR) .mono { font-family: PT Mono, iawriter-mono, Nitti, Menlo, Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK KR'; }
.highlight-default {
	color: rgba(55, 53, 47, 1);
}
.highlight-gray {
	color: rgba(120, 119, 116, 1);
	fill: rgba(120, 119, 116, 1);
}
.highlight-brown {
	color: rgba(159, 107, 83, 1);
	fill: rgba(159, 107, 83, 1);
}
.highlight-orange {
	color: rgba(217, 115, 13, 1);
	fill: rgba(217, 115, 13, 1);
}
.highlight-yellow {
	color: rgba(203, 145, 47, 1);
	fill: rgba(203, 145, 47, 1);
}
.highlight-teal {
	color: rgba(68, 131, 97, 1);
	fill: rgba(68, 131, 97, 1);
}
.highlight-blue {
	color: rgba(51, 126, 169, 1);
	fill: rgba(51, 126, 169, 1);
}
.highlight-purple {
	color: rgba(144, 101, 176, 1);
	fill: rgba(144, 101, 176, 1);
}
.highlight-pink {
	color: rgba(193, 76, 138, 1);
	fill: rgba(193, 76, 138, 1);
}
.highlight-red {
	color: rgba(212, 76, 71, 1);
	fill: rgba(212, 76, 71, 1);
}
.highlight-gray_background {
	background: rgba(241, 241, 239, 1);
}
.highlight-brown_background {
	background: rgba(244, 238, 238, 1);
}
.highlight-orange_background {
	background: rgba(251, 236, 221, 1);
}
.highlight-yellow_background {
	background: rgba(251, 243, 219, 1);
}
.highlight-teal_background {
	background: rgba(237, 243, 236, 1);
}
.highlight-blue_background {
	background: rgba(231, 243, 248, 1);
}
.highlight-purple_background {
	background: rgba(244, 240, 247, 0.8);
}
.highlight-pink_background {
	background: rgba(249, 238, 243, 0.8);
}
.highlight-red_background {
	background: rgba(253, 235, 236, 1);
}
.block-color-default {
	color: inherit;
	fill: inherit;
}
.block-color-gray {
	color: rgba(120, 119, 116, 1);
	fill: rgba(120, 119, 116, 1);
}
.block-color-brown {
	color: rgba(159, 107, 83, 1);
	fill: rgba(159, 107, 83, 1);
}
.block-color-orange {
	color: rgba(217, 115, 13, 1);
	fill: rgba(217, 115, 13, 1);
}
.block-color-yellow {
	color: rgba(203, 145, 47, 1);
	fill: rgba(203, 145, 47, 1);
}
.block-color-teal {
	color: rgba(68, 131, 97, 1);
	fill: rgba(68, 131, 97, 1);
}
.block-color-blue {
	color: rgba(51, 126, 169, 1);
	fill: rgba(51, 126, 169, 1);
}
.block-color-purple {
	color: rgba(144, 101, 176, 1);
	fill: rgba(144, 101, 176, 1);
}
.block-color-pink {
	color: rgba(193, 76, 138, 1);
	fill: rgba(193, 76, 138, 1);
}
.block-color-red {
	color: rgba(212, 76, 71, 1);
	fill: rgba(212, 76, 71, 1);
}
.block-color-gray_background {
	background: rgba(241, 241, 239, 1);
}
.block-color-brown_background {
	background: rgba(244, 238, 238, 1);
}
.block-color-orange_background {
	background: rgba(251, 236, 221, 1);
}
.block-color-yellow_background {
	background: rgba(251, 243, 219, 1);
}
.block-color-teal_background {
	background: rgba(237, 243, 236, 1);
}
.block-color-blue_background {
	background: rgba(231, 243, 248, 1);
}
.block-color-purple_background {
	background: rgba(244, 240, 247, 0.8);
}
.block-color-pink_background {
	background: rgba(249, 238, 243, 0.8);
}
.block-color-red_background {
	background: rgba(253, 235, 236, 1);
}
.select-value-color-pink { background-color: rgba(245, 224, 233, 1); }
.select-value-color-purple { background-color: rgba(232, 222, 238, 1); }
.select-value-color-green { background-color: rgba(219, 237, 219, 1); }
.select-value-color-gray { background-color: rgba(227, 226, 224, 1); }
.select-value-color-opaquegray { background-color: rgba(255, 255, 255, 0.0375); }
.select-value-color-orange { background-color: rgba(250, 222, 201, 1); }
.select-value-color-brown { background-color: rgba(238, 224, 218, 1); }
.select-value-color-red { background-color: rgba(255, 226, 221, 1); }
.select-value-color-yellow { background-color: rgba(253, 236, 200, 1); }
.select-value-color-blue { background-color: rgba(211, 229, 239, 1); }

.checkbox {
	display: inline-flex;
	vertical-align: text-bottom;
	width: 16;
	height: 16;
	background-size: 16px;
	margin-left: 2px;
	margin-right: 5px;
}

.checkbox-on {
	background-image: url("data:image/svg+xml;charset=UTF-8,%3Csvg%20width%3D%2216%22%20height%3D%2216%22%20viewBox%3D%220%200%2016%2016%22%20fill%3D%22none%22%20xmlns%3D%22http%3A%2F%2Fwww.w3.org%2F2000%2Fsvg%22%3E%0A%3Crect%20width%3D%2216%22%20height%3D%2216%22%20fill%3D%22%2358A9D7%22%2F%3E%0A%3Cpath%20d%3D%22M6.71429%2012.2852L14%204.9995L12.7143%203.71436L6.71429%209.71378L3.28571%206.2831L2%207.57092L6.71429%2012.2852Z%22%20fill%3D%22white%22%2F%3E%0A%3C%2Fsvg%3E");
}

.checkbox-off {
	background-image: url("data:image/svg+xml;charset=UTF-8,%3Csvg%20width%3D%2216%22%20height%3D%2216%22%20viewBox%3D%220%200%2016%2016%22%20fill%3D%22none%22%20xmlns%3D%22http%3A%2F%2Fwww.w3.org%2F2000%2Fsvg%22%3E%0A%3Crect%20x%3D%220.75%22%20y%3D%220.75%22%20width%3D%2214.5%22%20height%3D%2214.5%22%20fill%3D%22white%22%20stroke%3D%22%2336352F%22%20stroke-width%3D%221.5%22%2F%3E%0A%3C%2Fsvg%3E");
}
	
</style></head><body><article id="e7b6c536-4ca6-4070-8d9e-fe9eca1ba07e" class="page sans"><header><div class="page-header-icon undefined"><span class="icon">🧴</span></div><h1 class="page-title">Architecture</h1></header><div class="page-body"><nav id="10c28683-5477-467e-a7d3-d283125aa3ed" class="block-color-gray table_of_contents"><div class="table_of_contents-item table_of_contents-indent-0"><a class="table_of_contents-link" href="#44ce40b5-03e0-459c-af9b-46f77a486ebf">Introduction</a></div><div class="table_of_contents-item table_of_contents-indent-0"><a class="table_of_contents-link" href="#766b4b1e-eb03-4d41-8cba-f5b2e30ac4ca">Assembly Language</a></div><div class="table_of_contents-item table_of_contents-indent-1"><a class="table_of_contents-link" href="#d13b6daa-bcf2-462b-8d9d-2e2fcba1274e">Instructions</a></div><div class="table_of_contents-item table_of_contents-indent-1"><a class="table_of_contents-link" href="#8e6ea7f8-f861-42b7-a47d-e87ab2f75bd7">Operands: Registers, Memory, and Constants</a></div><div class="table_of_contents-item table_of_contents-indent-2"><a class="table_of_contents-link" href="#adaa6cbe-efb2-4f94-8249-b02731cc3519">Registers</a></div><div class="table_of_contents-item table_of_contents-indent-2"><a class="table_of_contents-link" href="#db516cd5-42e2-47d3-9315-a64c32b64774">The Register Set</a></div><div class="table_of_contents-item table_of_contents-indent-2"><a class="table_of_contents-link" href="#e961c58c-fcb6-45d2-b06a-c3e54dc1af14">Memory</a></div><div class="table_of_contents-item table_of_contents-indent-2"><a class="table_of_contents-link" href="#2df98ee9-c66b-4ad4-90df-a7e45f231e0f">Constants/Immediates</a></div><div class="table_of_contents-item table_of_contents-indent-0"><a class="table_of_contents-link" href="#e0781c65-3e14-4857-ba26-0ea2332869f4">Machine Language</a></div><div class="table_of_contents-item table_of_contents-indent-1"><a class="table_of_contents-link" href="#50a9b88e-8991-4110-928a-dc79cdcbb196">R-type Instructions</a></div><div class="table_of_contents-item table_of_contents-indent-0"><a class="table_of_contents-link" href="#8545b6a5-d12e-48b7-8b9d-4797cfadaa91">Programming</a></div><div class="table_of_contents-item table_of_contents-indent-0"><a class="table_of_contents-link" href="#15eac00a-92f7-4582-b5d0-4dbb3be05324">Addressing Modes</a></div><div class="table_of_contents-item table_of_contents-indent-0"><a class="table_of_contents-link" href="#05abe010-1da1-4595-9b16-1746603c6a5e">Compiling, Assembling, and Loading</a></div><div class="table_of_contents-item table_of_contents-indent-0"><a class="table_of_contents-link" href="#1b2b2219-5460-4a4d-8111-4670cdb9d225">Odds and Ends</a></div><div class="table_of_contents-item table_of_contents-indent-0"><a class="table_of_contents-link" href="#e7a85b0b-d080-4a3c-89a1-512a986f012b">IA-32 Architecture</a></div></nav><h1 id="44ce40b5-03e0-459c-af9b-46f77a486ebf" class="">Introduction</h1><p id="16e66c18-36f9-4925-8f62-fef294976644" class="">In this chapter we raise the level of abstraction to define the <em>architecture</em> of a computer. The architecture is the programmer’s view of a computer. It is defined by the instruction set (language) and operand locations (registers and memory). Many different architectures exist, such as IA-32, MIPS, SPARC, and PowerPC.</p><p id="431f3db2-e16f-4bad-86b0-2481697f3355" class="">The first step in understanding any computer architecture is to learn its language. The words in a computer’s language are called <em>instructions</em>. The computer’s vocabulary is called the instruction set. All programs running on a computer use the same <em>instruction set</em>. Even complex software applications are eventually compiled into a series of simple instructions such as add, subtract, and jump. Computer instructions indicate both the operation to perform and the operands to use. The operands may come from memory, from registers, or from the instruction itself.</p><p id="ebe8208e-2bb3-4cdd-aeff-b637159d464b" class="">Computer hardware only understands 1’s and 0’s, so instructions are encoded as binary numbers in a format called <em>machine language</em>. Just as we use letters to encode human language, computers use binary numbers to encode machine language. Microprocessors are digital systems that read and execute machine language instructions. However, humans consider reading machine language to be tedious, so we prefer to represent the instructions in a symbolic format, called <em>assembly language</em>.</p><p id="b13c6964-e665-4661-8b9e-914a59dbf3fa" class="">The instruction sets of different architectures are more like different dialects than different languages. Almost all architectures define basic instructions, such as add, subtract, and jump, that operate on memory or registers. </p><p id="42443436-a369-4390-81cc-cfb2d9669868" class="">A computer architecture does not define the underlying hardware implementation. Often, many different hardware implementations of a single architecture exist. For example, Intel and AMD sell various microprocessors belonging to the same IA-32 architecture. They all can run the same programs, but they use different underlying hardware and therefore offer trade-offs in performance, price, and power. Some microprocessors are optimized for high-performance servers, whereas others are optimized for long battery life in laptop computers. The specific arrangement of registers, memories, ALUs, and other building blocks to form a microprocessor is called the <em>microarchitecture</em>. Often, many different microarchitectures exist for a single architecture.</p><p id="4579d2f8-567d-4a82-809e-1d76697345c4" class="">On this page we introduce the MIPS architecture that was first developed by John Hennesssy and his colleagues at Stanford in the 1980’s. MIPS processors are used by, among others, Silicon Graphics, Nintendo, and Cisco. We start by introducing the basic instructions, operand locations, and machine language formats. We then introduce more instructions used in common programming constructs, such as branches, loops, array manipulations, and procedure calls.</p><p id="5ccb88fe-3200-4ef4-9086-e1c7a922c07d" class="">Throughout the page we motivate the design of the MIPS architecture using four principles articulated by Patterson and Hennessy:</p><ol type="1" id="bfa82e63-3aab-41d2-b941-2dd5f1d8b1d1" class="numbered-list" start="1"><li>simplicity favors regularity</li></ol><ol type="1" id="92385160-ec1e-4fdf-89fb-6594926b0252" class="numbered-list" start="2"><li>make the common case fast</li></ol><ol type="1" id="f904332a-936b-4a87-b2b4-3179f787b924" class="numbered-list" start="3"><li>smaller is faster</li></ol><ol type="1" id="bcbfc7d8-1a0d-4538-a11f-00c512fc2af5" class="numbered-list" start="4"><li>good design demands good compromises</li></ol><h1 id="766b4b1e-eb03-4d41-8cba-f5b2e30ac4ca" class="">Assembly Language</h1><p id="3df2acaf-0201-4d3a-8dba-69907c626f2f" class="">Assembly language is the human-readable representation of the computer’s native language. Each assembly language instruction specifies both the operation to perform and the operands on which to operate. We introduce simple arithmetic instructions and show how these operations are written in assembly language. We then define the MIPS instruction operands: registers, memory, and constants.</p><h2 id="d13b6daa-bcf2-462b-8d9d-2e2fcba1274e" class="">Instructions</h2><p id="c3424d6e-68ae-48e9-9a8b-f6416e7d9b49" class="">The most common operation computers perform is addition. The example shows code for adding variables <code>b</code> and <code>c</code> and writing the result to <code>a</code>. The program is shown first in a high-level language, and then rewritten on in MIPS assembly language.</p><div id="338182d3-2da1-4329-8d02-1e8d84097833" class="column-list"><div id="7608e8ac-5127-4382-b8b9-60b634ef8a44" style="width:50%" class="column"><pre id="6a6346d7-e2fc-4097-a6b7-e2e94eda869b" class="code"><code>a = b + c;</code></pre></div><div id="d97f1771-6368-4783-9c54-0d21205dc0b7" style="width:50%" class="column"><pre id="7de7d778-ebc0-488d-8dc6-cf7f7ce442bf" class="code"><code>add a, b, c</code></pre></div></div><p id="143737ec-abc0-4d6f-9f55-3348e6f8d550" class="">The first part of the assembly instruction, <code>add</code>, is called the <em>mnemonic</em> and indicates what operation to perform. The operation is performed on <code>b</code> and <code>c</code>, the <em>source operands</em>, and the result is written to <code>a</code>, the <em>destination operand</em>.</p><p id="0faab1c1-16cc-47f9-a1a1-f50e8094a2b0" class="">This example shows that subtraction is similar to addition. The instruction format is the same as the <code>add</code> instruction except for the operation specification, <code>sub</code>. This consistent instruction format is an example of the first design principle.</p><div id="9f8dc0a7-470f-4887-8e7f-af81e39bfe2d" class="column-list"><div id="61e4f373-f902-47bb-94a9-bc0db261e063" style="width:50%" class="column"><pre id="7fc6a246-a740-4017-afb2-c2182025b4fb" class="code"><code>a = b - c;</code></pre></div><div id="39b0eaa1-496d-4379-b830-79ad06d611df" style="width:50%" class="column"><pre id="88a9aa07-ec43-4ac6-9735-88dbe41907e9" class="code"><code>sub a, b, c</code></pre></div></div><p id="4e7ebb4f-dd2d-4702-8862-35c02801c37f" class="">Instructions with a consistent number of operands - in this case, two sources and one destination - are easier to encode and handle in hardware. More complex high-level code translates into multiple MIPS instructions, as shown in this example.</p><div id="53f0473a-f76f-4a78-9bb3-b415ecdcc33b" class="column-list"><div id="b664ecaa-3446-4f0c-8ea9-65c07d37a1d1" style="width:50%" class="column"><pre id="588abec1-6149-454e-8ea5-148cdb03b212" class="code"><code>a = b + c - d; // single-line comment
               /* multiple-line
                  comment */</code></pre></div><div id="1eb99068-49c0-43d7-9cb6-c66129385719" style="width:50%" class="column"><pre id="5ad6d10f-245a-44e0-b7c8-b7abe11c4cd0" class="code"><code>sub t, c, d # t = c - d
add a, b, t # a = b + t</code></pre></div></div><p id="eafa26ee-4598-4873-95a9-1511f2675df4" class="">In the high-level language examples, single-line comments begin with <code>//</code> and continue until the end of the line. Multiline comments begin with <code>/*</code> and end with <code>*/</code>. In assembly language, only single-line comments are used. They begin with <code>#</code> and continue until the end of the line. The assembly language program in the above example requires a temporary variable, <code>t</code>, to store the intermediate result. Using multiple assembly language instructions to perform more complex operations is an example of the second design principle of computer architecture.</p><p id="67024f10-c8ed-4140-be69-952413dd02bc" class="">The MIPS instruction set makes the common case fast by including only simple, commonly used instructions. The number of instructions is kept small so that the hardware required to decode the instruction and its operands can be simple, small, and fast. more elaborate operations that are less common are performed using sequences of multiple simple instructions. Thus, MIPS is a <em>reduced instruction set computer (RISC)</em> architecture. Architectures with many complex instructions, such as Intel’s IA-32 architecture, are <em>complex instruction set computers (CISC)</em>. For example, IA-32 defines a “string move” instruction that copies a string from one part of memory to another. Such an operation requires many, possibly even hundreds, of simple instructions in a RISC machine. However, the cost of implementing complex instructions in a CISC architecture is added hardware and overhead that slows down the simple instructions.</p><p id="f40f98b2-151d-41e4-93e9-bd83ce5f2d1d" class="">A RISC architecture minimizes the hardware complexity and the necessary instruction encoding by keeping the set of distinct instructions small. For example, an instruction set with 64 simple instructions would need <style>@import url('https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.13.2/katex.min.css')</style><span data-token-index="0" contenteditable="false" class="notion-text-equation-token" style="user-select:all;-webkit-user-select:all;-moz-user-select:all"><span></span><span><span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><msub><mrow><mi>log</mi><mo>⁡</mo></mrow><mn>2</mn></msub><mn>64</mn><mo>=</mo><mn>6</mn></mrow><annotation encoding="application/x-tex">\log_264=6</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.93858em;vertical-align:-0.24414em;"></span><span class="mop"><span class="mop">lo<span style="margin-right:0.01389em;">g</span></span><span class="msupsub"><span class="vlist-t vlist-t2"><span class="vlist-r"><span class="vlist" style="height:0.20696799999999996em;"><span style="top:-2.4558600000000004em;margin-right:0.05em;"><span class="pstrut" style="height:2.7em;"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight">2</span></span></span></span><span class="vlist-s">​</span></span><span class="vlist-r"><span class="vlist" style="height:0.24414em;"><span></span></span></span></span></span></span><span class="mspace" style="margin-right:0.16666666666666666em;"></span><span class="mord">64</span><span class="mspace" style="margin-right:0.2777777777777778em;"></span><span class="mrel">=</span><span class="mspace" style="margin-right:0.2777777777777778em;"></span></span><span class="base"><span class="strut" style="height:0.64444em;vertical-align:0em;"></span><span class="mord">6</span></span></span></span></span><span>﻿</span></span> bits to encode the operation. An instruction set with 256 complex instructions would need <style>@import url('https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.13.2/katex.min.css')</style><span data-token-index="0" contenteditable="false" class="notion-text-equation-token" style="user-select:all;-webkit-user-select:all;-moz-user-select:all"><span></span><span><span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><msub><mrow><mi>log</mi><mo>⁡</mo></mrow><mn>2</mn></msub><mn>256</mn><mo>=</mo><mn>8</mn></mrow><annotation encoding="application/x-tex">\log_2256=8</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.93858em;vertical-align:-0.24414em;"></span><span class="mop"><span class="mop">lo<span style="margin-right:0.01389em;">g</span></span><span class="msupsub"><span class="vlist-t vlist-t2"><span class="vlist-r"><span class="vlist" style="height:0.20696799999999996em;"><span style="top:-2.4558600000000004em;margin-right:0.05em;"><span class="pstrut" style="height:2.7em;"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight">2</span></span></span></span><span class="vlist-s">​</span></span><span class="vlist-r"><span class="vlist" style="height:0.24414em;"><span></span></span></span></span></span></span><span class="mspace" style="margin-right:0.16666666666666666em;"></span><span class="mord">256</span><span class="mspace" style="margin-right:0.2777777777777778em;"></span><span class="mrel">=</span><span class="mspace" style="margin-right:0.2777777777777778em;"></span></span><span class="base"><span class="strut" style="height:0.64444em;vertical-align:0em;"></span><span class="mord">8</span></span></span></span></span><span>﻿</span></span> bits of encoding per instruction. In a CISC machine, even though the complex instructions may be used only rarely, they add overhead to all instruction, even the simple ones.</p><h2 id="8e6ea7f8-f861-42b7-a47d-e87ab2f75bd7" class="">Operands: Registers, Memory, and Constants</h2><p id="6e3db48b-de71-482f-a4f3-59307b01a208" class="">An instruction operates on <em>operands</em>. But computers operate on 1’s and 0’s, not variable names. The instructions need a physical location from which to retrieve the binary data. Operands can be stored in registers or memory, or they may be <em>constants</em> stored in the instruction itself. Computers use various locations to hold operands, to optimize for speed and data capacity. Operands stored as constants or in registers are accessed quickly, but they hold only a small amount of data. Additional data must be accessed from memory, which is large but slow. MIPS is called a 32-bit architecture because it operates on 32-bit data. The MIPS architecture has been extended to 64 bits in commercial products, but for our purposes we will stick to the 32-bit one.</p><h3 id="adaa6cbe-efb2-4f94-8249-b02731cc3519" class="">Registers</h3><p id="bf7c09c3-f9d1-4925-a2a9-a788fb6deba4" class="">Instructions need to access operands quickly so that they can run fast. But operands stored in memory take a long time to retrieve. Therefore, most architectures specify a small number of registers that hold commonly used operands. The MIPS architecture uses 32 registers, called the <em>register set</em> or <em>register file</em>. The fewer the registers. the faster they can be accessed. This is an application of the third design principle.</p><p id="b5325977-4c7c-4c8a-8549-3cde20480ddc" class="">Looking up information from a small number of relevant books on your desk is a lot faster than searching for the information in the stacks at a library. Likewise, reading data from a mall set of registers is faster than reading it from 10000 registers or a large memory. A small register file is typically built from a small SRAM array. The SRAM array uses a small decoder and bitlines connected to relatively few memory cells, so it has a shorter critical path than a large memory does.</p><p id="7736e2a7-1d32-4db6-8dbe-b41e932eec2f" class="">The example shows the <code>add</code> instruction with register operands. MIPS register names are preceded by the <code>$</code> sign. The variables <code>a</code>, <code>b</code>, and <code>c</code> are arbitrarily placed in <code>$s0</code>, <code>$s1</code>, and <code>$s2</code>. The instruction adds the 32-bit values contained in <code>$s1</code> and <code>$s2</code> and writes the 32-bit result to <code>$s0</code>.</p><div id="ca150c1f-2f10-4681-ba48-af11bbd088c3" class="column-list"><div id="6907f641-ce26-4361-abec-311c673c65e8" style="width:50%" class="column"><pre id="0adbafc5-cf20-4e00-b614-7b1216808c13" class="code"><code>a = b + c;</code></pre></div><div id="1aacf72a-2dbd-4be6-a558-d3ee7375d8dc" style="width:50%" class="column"><pre id="bc1a8b92-8377-4b92-996f-873d938c4cf3" class="code"><code>add $s0, $s1, $s2</code></pre></div></div><p id="a1b929ec-1e1f-4a63-96f1-f80d3396a6ee" class="">MIPS generally stores variables in 18 of the 32 registers: <code>$s0 - $s7</code>, and <code>$t0 - $t9</code>. Register names beginning with <code>$s</code> are called <em>saved</em> registers. Following MIPS convention, these registers store variables such as <code>a</code>, <code>b</code>, and <code>c</code> above. Saved registers have special connotations when they are used with procedure calls. Register names beginning with <code>$t</code> are called <em>temporary</em> registers They are used for storing temporary variables. </p><p id="7cfe00b6-5224-4312-acfc-5501767741a7" class="">The example shows MIPS assembly code using a temporary register, <code>$t0</code>, to store the intermediate calculation of <code>c - d</code>. </p><div id="03f49d23-06e1-4cf6-88b7-8ba8b16a2812" class="column-list"><div id="19076659-6f03-4b83-8945-b73cb28b1bb4" style="width:50%" class="column"><pre id="955e4a1c-9b57-4840-a7ab-64caa3b7a24b" class="code"><code>a = b + c - d;</code></pre></div><div id="fac5c348-4d47-4daa-b244-6dc164b338c5" style="width:50%" class="column"><pre id="5ab9ef91-a42a-4c7a-acde-f2b8890fd324" class="code"><code>sub $t0, $s2, $s3
add $s0, $s1, $t0</code></pre></div></div><h3 id="db516cd5-42e2-47d3-9315-a64c32b64774" class="">The Register Set</h3><div id="851d37f8-ac61-4641-a94f-2e7790cce214" class="column-list"><div id="23668eb7-4d8c-4430-9a92-50ef0efa2372" style="width:68.75%" class="column"><p id="4ae72620-9aad-4c39-bb16-d8f4c4a3bb0c" class="">The MIPS architecture defines 32 registers. Each register has a name and a number ranging from 0 to 31. The table lists the name, number, and use for each register. <code>$0</code> always contains the value 0 because this constant is so frequently used in computer programs. </p></div><div id="040b90e7-5d9c-4e3c-b419-9fd50365c0bd" style="width:31.25%" class="column"><figure id="d4f4a952-7ded-434a-a7fe-5e55bd57e8f0" class="image"><a href="Architecture%20e7b6c5364ca640708d9efe9eca1ba07e/Untitled.png"><img style="width:986px" src="Architecture%20e7b6c5364ca640708d9efe9eca1ba07e/Untitled.png"/></a></figure></div></div><h3 id="e961c58c-fcb6-45d2-b06a-c3e54dc1af14" class="">Memory</h3><p id="24f6ef9c-dc97-4c0e-bf8c-a75771b17493" class="">If registers were the only storage space for operands we would be confined to simple programs with no more than 32 variables. However, data can also be stored in memory. When compared to the register file, memory has many data locations, but accessing it takes a longer amount of time. Whereas the register file is small and fast, memory is large and slow. For this reason, commonly used variables are kept in registers. By using a combination of memory and registers, a program can access a large amount of data fairly quickly. As previously described, memories are organized as an array of data words. The MIPS architecture uses 32-bit memory addresses and 32-bit data words.</p><p id="92763ba8-1162-47e5-aa06-2d33eb3b4770" class="">MIPS uses a byte-addressable memory. That is, each byte in memory has a unique address. However, for explanation purposes only, we first introduce a word-addressable memory and afterwards describe the MIPS byte-addressable memory.</p><div id="444cecdc-7389-4160-9bce-49978d60a4c9" class="column-list"><div id="91b6fb05-1f3c-4c10-b3fc-2131db9fef53" style="width:75%" class="column"><p id="eed36480-26a7-4710-a640-8c4f54578f9f" class="">The figure shows a memory array that is <em>word-addressable</em>. That is, each 32-bit data word has a unique 32-bit address. Both the 32-bit word address and the 32-bit data value are written in hexadecimal in the figure. By convention, memory is drawn with low memory addresses toward the bottom and high memory addresses toward the top.</p></div><div id="faba8ca0-abca-4ab9-8bdf-5256d8231788" style="width:25.000000000000007%" class="column"><figure id="0ddb472f-15de-4596-a3a0-94206300970c" class="image"><a href="Architecture%20e7b6c5364ca640708d9efe9eca1ba07e/Untitled%201.png"><img style="width:496px" src="Architecture%20e7b6c5364ca640708d9efe9eca1ba07e/Untitled%201.png"/></a></figure></div></div><p id="733975e7-9517-4fd3-98e3-4b76026f3789" class="">MIPS uses the <em>load word</em> instruction, <code>lw</code>, to read a data word from memory into a register. The example loads memory word 1 into <code>$s3</code>. The <code>lw</code> instruction specifies the <em>effective address</em> in memory as the sum of a <em>base address</em> and an <em>offset</em>. The base address (written in parentheses in the instruction) is a register. The offset is a constant (written before the parentheses). In the example, the base address is <code>$0</code>, which holds the value 0, and the offset is 1, so the <code>lw</code> instruction reads from memory address <code>($0 + 1) = 1</code>. After the load word instruction is executed, <code>$s3</code> holds the value 0xF2F1AC07, which is the data value stored at memory address 1 in the above figure.</p><pre id="ee34c86b-2f3c-410e-96ee-3076592ea2a2" class="code"><code>lw $s3, 1($0)</code></pre><p id="7adedddc-e072-4e98-b164-3cd4c72f7a12" class="">Similarly, MIPS uses the <em>store word</em> instruction, <code>sw</code>, to write a data word from a register into memory. The example writes the contents of register <code>$s7</code> into memory word 5. These examples have used <code>$0</code> as the base address, but remember that any register can be used to supply the base address.</p><pre id="1531315b-04f0-4254-bbd0-f8be4c4ebf91" class="code"><code>sw $s7, 5($0)</code></pre><div id="b31fd33a-2808-42e8-8641-ceeca98d873a" class="column-list"><div id="236413f4-0710-4506-b10a-1b23e8877503" style="width:75%" class="column"><p id="20bc045f-2de6-461c-870d-5ec2566d826e" class="">The previous two code examples have shown a computer architecture with a word-addressable memory. The MIPS memory model, however, is byte-addressable, <em>not</em> word-addressable. Each data byte has a unique address. A 32-bit word consists of four 8-bit bytes. So each word address is a multiple of 4, as shown in the figure. Again, both the 32-bit word address and the data value are given in hexadecimal.</p></div><div id="c10c5d7a-35a9-4afa-b31d-69a3ad6508e3" style="width:25.000000000000007%" class="column"><figure id="8f08cdda-1b99-4ce4-9994-af783622fd05" class="image"><a href="Architecture%20e7b6c5364ca640708d9efe9eca1ba07e/Untitled%202.png"><img style="width:499px" src="Architecture%20e7b6c5364ca640708d9efe9eca1ba07e/Untitled%202.png"/></a></figure></div></div><p id="bc124a23-c077-4ddb-9240-95a34bb513a7" class="">The example shows how to read and write words in the MIPS byte-addressable memory. The word address is four times the word number. The MIPS assembly code reads words 0, 2, and 3 and writes words 1, 8, and 100. </p><pre id="d622fe9b-2700-477d-ac8a-5e2159c37830" class="code"><code>1w $s0, 0($0) # read data word 0 (0xABCDEF78) into $s0
1w $s1, 8($0) # read data word 2 (0x01EE2842) into $s1
1w $s2, 0xC($0) # read data word 3 (0x40F30788) into $s2
sw $s3, 4($0) # write $s3 to data word 1
sw $s4, 0x20($0) # write $s4 to data word 8
sw $s5, 400($0) # write $s5 to data word 100</code></pre><div id="6120e4e7-a8d5-40d8-8b88-5f5fee1d4d1a" class="column-list"><div id="b2e46401-8237-4633-b090-cf0578e133c0" style="width:81.25%" class="column"><p id="dcd8c5bd-c85e-4d2e-af15-fcefec948a33" class="">Byte-addressable memories are organized in a <em>big-endian</em> or <em>little-endian</em> fashion, as shown in the figure. In both formats, the <em>most significant byte (MSB)</em> is on the left and the <em>least significant byte (LSB)</em> is on the right. In big-endian machines, bytes are numbered starting with 0 at the big (most significant) end. In little-endian machines, bytes are numbered starting with 0 at the little (least significant) end. Word addresses are the same in both formats and refer to the same four bytes. Only the addresses of bytes within a word differ.</p><p id="187d34ef-ced5-4ba8-bf11-4fa0c5d0ac1c" class="">IBMs PowerPC (formerly found in Macintosh computers) uses big-endian addressing. Intel’s IA-32 architecture (found in PCs) uses little-endian addressing. Some MIPS processors are little-endian, and some are big-endian. The choice of endianness is completely arbitrary, but it leads to hassles when sharing data between big-endian and little-endian computers. In examples in this wiki we will use little-endian format whenever byte ordering matters.</p><p id="2a74f86f-61f9-4cb2-aa63-007536243b2d" class="">In the MIPS architecture, word addresses for <code>lw</code> and <code>sw</code> must be <em>word aligned</em>. That is, the address must be divisible by 4. Thus, the instruction <code>lw $s0, 7($0)</code> is an illegal instruction. Some architectures, like IA-32 for example, allow non-word-aligned data reads and writes, but MIPS requires strict alignment for simplicity. Of course, byte addresses for load byte and store byte, <code>lb</code> and <code>sb</code> need not be word aligned.</p></div><div id="27d81bdd-6b04-4ed9-91ee-d8707a272596" style="width:18.750000000000004%" class="column"><figure id="23c6aed0-7476-420e-ab27-39a2b5cd0197" class="image"><a href="Architecture%20e7b6c5364ca640708d9efe9eca1ba07e/Untitled%203.png"><img style="width:390px" src="Architecture%20e7b6c5364ca640708d9efe9eca1ba07e/Untitled%203.png"/></a></figure></div></div><h3 id="2df98ee9-c66b-4ad4-90df-a7e45f231e0f" class="">Constants/Immediates</h3><p id="739c3a0a-843b-4cc6-802b-b1a73878186c" class="">Load word and store word, <code>lw</code> and <code>sw</code>, also illustrate the use of <em>constants</em> in MIPS instructions. These constants are called <em>immediates</em>, because their values are immediately available from the instruction and do not require a register or memory access. Add immediate, <code>addi</code>, is another common MIPS instruction that uses an immediate operand. <code>addi</code> adds the immediate specified in the instruction to a value in a register, as shown in the example.</p><div id="ad74ffa5-6ab0-4500-90b2-7bcc5be8f97c" class="column-list"><div id="0982a69f-8894-467c-9ca6-d82d367e00e5" style="width:50%" class="column"><pre id="395a54be-5930-4999-a37f-5793b4c0fc6a" class="code"><code>a = a + 4;
b = a - 12;</code></pre></div><div id="d0f3766c-4c05-4aae-a830-a43a6575710b" style="width:50%" class="column"><pre id="360b6e2a-bc0e-4cfb-be36-df2c553dd9f7" class="code"><code>addi $s0, $s0, 4
addi $s1, $s0, -12</code></pre></div></div><p id="358cadf4-99cc-4003-8163-1eda1cbe321b" class="">The immediate specified in an instruction is a 16-bit two’s complement number in the range <style>@import url('https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.13.2/katex.min.css')</style><span data-token-index="0" contenteditable="false" class="notion-text-equation-token" style="user-select:all;-webkit-user-select:all;-moz-user-select:all"><span></span><span><span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><mo stretchy="false">[</mo><mo>−</mo><mn>32768</mn><mo separator="true">,</mo><mn>32767</mn><mo stretchy="false">]</mo></mrow><annotation encoding="application/x-tex">[-32768, 32767]</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:1em;vertical-align:-0.25em;"></span><span class="mopen">[</span><span class="mord">−</span><span class="mord">32768</span><span class="mpunct">,</span><span class="mspace" style="margin-right:0.16666666666666666em;"></span><span class="mord">32767</span><span class="mclose">]</span></span></span></span></span><span>﻿</span></span>. Subtraction is equivalent to adding a negative number, so, in the interest of simplicity, there is no <code>subi</code> instruction in the MIPS architecture.</p><p id="b5187286-6c3c-4c46-8541-c2cae265d990" class="">Recall that the <code>add</code> and <code>sub</code> instructions use three register operands. But the <code>lw</code>, <code>sw</code>, and <code>addi</code> instructions use two register operands and a constant. Because the instruction formats differ, <code>lw</code> and <code>sw</code> instructions violate design principle 1. However, this issue allows us to introduce the last design principle.</p><p id="573a6d97-9319-45a8-9489-227dcbe34efe" class="">A single instruction format would be simple but not flexible. The MIPS instruction set makes the compromise of supporting three instruction formats. One format, used for instructions such as <code>add</code> and <code>sub</code>, has three register operands. Another, used for instructions such as <code>lw</code> and <code>addi</code>, has two register operands and a 16-bit immediate. A third, to be discussed later, has a 26-bit immediate and no registers.</p><h1 id="e0781c65-3e14-4857-ba26-0ea2332869f4" class="">Machine Language</h1><p id="4b9c72eb-725e-4001-84db-627b5e0a6f46" class="">Assembly language is convenient for humans to read. However, digital circuits understand only 1’s and 0’s. Therefore, a program written in assembly language is translated from mnemonics to a representation using only 1’s and 0’s, called <em>machine language</em>.</p><p id="f2b3214a-8e25-40b8-b1a7-5e16c04bbaef" class="">MIPS uses 32-bit instructions. Again, simplicity favors regularity, and the most regular choice is to encode all instructions as words that can be stored in memory. Even though some instructions may not require all 32 bits of encoding, variable-length instructions would add too much complexity. Simplicity would also encourage a single instruction format, but, as already mentioned, that is too restrictive. MIPS makes the compromise of defining three instruction formats: R-type, I-type, and J-type. This small number of formats allows for some regularity among all the types, and thus simpler hardware while also accommodating different instruction needs, such as the need to encode large constants in the instruction. <em>R-type</em> instructions operate on three registers. <em>I-type</em> instructions operate on two registers and a 16-bit immediate. <em>J-type</em> instructions (jump) operate on one 26-bit immediate.</p><h2 id="50a9b88e-8991-4110-928a-dc79cdcbb196" class="">R-type Instructions</h2><p id="dc4bfdf0-77ae-4bca-83e8-09cf501b85b5" class="">The name R-type is short for <em>register-type</em>. R-type instructions use three registers as operands: two as sources, and one as a destination. The figure shows</p><h1 id="8545b6a5-d12e-48b7-8b9d-4797cfadaa91" class="">Programming</h1><h1 id="15eac00a-92f7-4582-b5d0-4dbb3be05324" class="">Addressing Modes</h1><h1 id="05abe010-1da1-4595-9b16-1746603c6a5e" class="">Compiling, Assembling, and Loading</h1><h1 id="1b2b2219-5460-4a4d-8111-4670cdb9d225" class="">Odds and Ends</h1><h1 id="e7a85b0b-d080-4a3c-89a1-512a986f012b" class="">IA-32 Architecture</h1><p id="6b26277b-3f4d-4402-a1dc-960470f2218f" class="">
</p></div></article></body></html>