









module shift_register(
    input clk,
    input rst,
    input [7:0] data_in,
    output reg [7:0] data_out
);

always @(posedge clk or posedge rst)
begin
    if (rst)
        data_out <= 8'b00000000;
    else
        data_out <= {data_out[6:0], data_in[0]};
end

endmodule
