// Seed: 1497899824
module module_0 (
    input  tri0 id_0,
    output wire id_1,
    input  wand id_2,
    input  wand id_3,
    output tri1 id_4,
    input  tri0 id_5
);
  always id_4 = 1'b0;
endmodule
module module_1 (
    output uwire id_0,
    input  tri   id_1
);
  tri0 id_3;
  tri0 id_4;
  assign id_4 = id_3;
  module_0(
      id_1, id_0, id_1, id_1, id_0, id_1
  );
  wire id_5;
  wire id_6;
  wor  id_7;
  wire id_8;
  wire id_9;
  assign id_3 = 1'b0;
  always begin
    disable id_10;
  end
  assign id_4 = id_7;
  wire id_11, id_12;
endmodule
