#-----------------------------------------------------------
# xsim v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Fri Aug  1 20:19:55 2025
# Process ID         : 13380
# Current directory  : D:/Vitis/shaAccel/sha384Accel/sha384Accel/hls/sim/verilog
# Command line       : xsim.exe -mode tcl -source {xsim.dir/sha384Accel/xsim_script.tcl}
# Log file           : D:/Vitis/shaAccel/sha384Accel/sha384Accel/hls/sim/verilog/xsim.log
# Journal file       : D:/Vitis/shaAccel/sha384Accel/sha384Accel/hls/sim/verilog\xsim.jou
# Running On         : DESKTOP-E57T4BO
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : AMD Ryzen 9 5900X 12-Core Processor            
# CPU Frequency      : 3700 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 24
# Host memory        : 25691 MB
# Swap memory        : 14857 MB
# Total Virtual      : 40548 MB
# Available Virtual  : 6654 MB
#-----------------------------------------------------------
source xsim.dir/sha384Accel/xsim_script.tcl
# xsim {sha384Accel} -testplusarg UVM_VERBOSITY=UVM_NONE -testplusarg UVM_TESTNAME=sha384Accel_test_lib -testplusarg UVM_TIMEOUT=20000000000000 -autoloadwcfg -tclbatch {sha384Accel.tcl}
Time resolution is 1 ps
source sha384Accel.tcl
## run all
UVM_INFO C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18648) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
UVM_INFO C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18752) @ 0: reporter [UVMTOP] UVM testbench topology:
----------------------------------------------------------------------------------------------------------------
Name                                               Type                                   Size  Value           
----------------------------------------------------------------------------------------------------------------
uvm_test_top                                       sha384Accel_test_lib                   -     @356            
  top_env                                          sha384Accel_env                        -     @367            
    env_master_svr_bitstream                       uvm_env                                -     @388            
      m_agt                                        uvm_agent                              -     @611            
        drv                                        uvm_driver #(REQ,RSP)                  -     @759            
          rsp_port                                 uvm_analysis_port                      -     @778            
          seq_item_port                            uvm_seq_item_pull_port                 -     @768            
        mon                                        uvm_monitor                            -     @788            
          item_collect_port                        uvm_analysis_port                      -     @799            
        sqr                                        uvm_sequencer                          -     @622            
          rsp_export                               uvm_analysis_export                    -     @631            
          seq_item_export                          uvm_seq_item_pull_imp                  -     @749            
          arbitration_queue                        array                                  0     -               
          lock_queue                               array                                  0     -               
          num_last_reqs                            integral                               32    'd1             
          num_last_rsps                            integral                               32    'd1             
    env_master_svr_size                            uvm_env                                -     @401            
      m_agt                                        uvm_agent                              -     @817            
        drv                                        uvm_driver #(REQ,RSP)                  -     @965            
          rsp_port                                 uvm_analysis_port                      -     @984            
          seq_item_port                            uvm_seq_item_pull_port                 -     @974            
        mon                                        uvm_monitor                            -     @994            
          item_collect_port                        uvm_analysis_port                      -     @1005           
        sqr                                        uvm_sequencer                          -     @828            
          rsp_export                               uvm_analysis_export                    -     @837            
          seq_item_export                          uvm_seq_item_pull_imp                  -     @955            
          arbitration_queue                        array                                  0     -               
          lock_queue                               array                                  0     -               
          num_last_reqs                            integral                               32    'd1             
          num_last_rsps                            integral                               32    'd1             
    env_slave_svr_output_r                         uvm_env                                -     @411            
      s_agt                                        uvm_agent                              -     @1023           
        drv                                        uvm_driver #(REQ,RSP)                  -     @1171           
          rsp_port                                 uvm_analysis_port                      -     @1190           
          seq_item_port                            uvm_seq_item_pull_port                 -     @1180           
        mon                                        uvm_monitor                            -     @1200           
          item_collect_port                        uvm_analysis_port                      -     @1211           
        sqr                                        uvm_sequencer                          -     @1034           
          rsp_export                               uvm_analysis_export                    -     @1043           
          seq_item_export                          uvm_seq_item_pull_imp                  -     @1161           
          arbitration_queue                        array                                  0     -               
          lock_queue                               array                                  0     -               
          num_last_reqs                            integral                               32    'd1             
          num_last_rsps                            integral                               32    'd1             
    refm                                           sha384Accel_reference_model            -     @421            
      trans_num_idx                                integral                               32    'h0             
    sha384Accel_virtual_sqr                        sha384Accel_virtual_sequencer          -     @473            
      rsp_export                                   uvm_analysis_export                    -     @482            
      seq_item_export                              uvm_seq_item_pull_imp                  -     @600            
      arbitration_queue                            array                                  0     -               
      lock_queue                                   array                                  0     -               
      num_last_reqs                                integral                               32    'd1             
      num_last_rsps                                integral                               32    'd1             
    subsys_mon                                     sha384Accel_subsystem_monitor          -     @434            
      scbd                                         sha384Accel_scoreboard                 -     @1238           
        refm                                       sha384Accel_reference_model            -     @421            
          trans_num_idx                            integral                               32    'h0             
        TVOUT_transaction_size_queue               da(integral)                           0     -               
        file_wr_port_output_r_output_r             <unknown>                              -     @1248           
          TV_FILE                                  string                                 0     ""              
          fp                                       integral                               32    'hxxxxxxxx      
          file_open                                integral                               32    'h0             
          write_file_done                          integral                               32    'h0             
          write_section_done                       integral                               32    'h0             
          TRANSACTION_NUM                          integral                               32    'h0             
          transaction_num_idx                      integral                               32    'h0             
          TRANSACTION_DEPTH                        integral                               32    'h0             
          TRANSACTION_DEPTH_queue                  da(integral)                           0     -               
          TRANSACTION_DEPTH_queue_for_depth_check  da(integral)                           0     -               
          transaction_depth_idx                    integral                               32    'h0             
          ap_done_num_idx                          integral                               32    'h0             
          is_binary                                integral                               32    'h0             
        write_file_done_output_r_output_r          integral                               32    'h0             
        write_section_done_output_r_output_r       integral                               32    'h0             
      svr_master_bitstream_imp                     uvm_analysis_imp_svr_master_bitstream  -     @443            
      svr_master_size_imp                          uvm_analysis_imp_svr_master_size       -     @453            
      svr_slave_output_r_imp                       uvm_analysis_imp_svr_slave_output_r    -     @463            
    env_master_svr_bitstream                       uvm_env                                -     @388            
    env_master_svr_size                            uvm_env                                -     @401            
    env_slave_svr_output_r                         uvm_env                                -     @411            
    refm                                           sha384Accel_reference_model            -     @421            
    sha384Accel_virtual_sqr                        sha384Accel_virtual_sequencer          -     @473            
    sha384Accel_cfg                                sha384Accel_config                     -     @381            
      port_bitstream_cfg                           svr_config                             -     @382            
        svr_type                                   svr_inst_type                          32    SVR_MASTER      
        prt_type                                   svr_protocol_type                      32    AP_FIFO         
        is_active                                  svr_active_passive_enum                1     SVR_ACTIVE      
        reset_level                                svr_reset_level_enum                   1     RESET_LEVEL_HIGH
        spec_cfg                                   svr_spec_cfg_enum                      32    NORMAL          
        clatency                                   svr_latency                            -     @383            
          transfer_latency                         integral                               32    'h0             
      port_size_cfg                                svr_config                             -     @384            
        svr_type                                   svr_inst_type                          32    SVR_MASTER      
        prt_type                                   svr_protocol_type                      32    AP_NONE         
        is_active                                  svr_active_passive_enum                1     SVR_ACTIVE      
        reset_level                                svr_reset_level_enum                   1     RESET_LEVEL_HIGH
        spec_cfg                                   svr_spec_cfg_enum                      32    NORMAL          
        clatency                                   svr_latency                            -     @385            
          transfer_latency                         integral                               32    'h0             
      port_output_r_cfg                            svr_config                             -     @386            
        svr_type                                   svr_inst_type                          32    SVR_SLAVE       
        prt_type                                   svr_protocol_type                      32    AP_VLD          
        is_active                                  svr_active_passive_enum                1     SVR_ACTIVE      
        reset_level                                svr_reset_level_enum                   1     RESET_LEVEL_HIGH
        spec_cfg                                   svr_spec_cfg_enum                      32    NORMAL          
        clatency                                   svr_latency                            -     @387            
          transfer_latency                         integral                               32    'h0             
      check_ena                                    integral                               32    'h0             
      cover_ena                                    integral                               32    'h0             
----------------------------------------------------------------------------------------------------------------

UVM_INFO C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 106 [n/a] @ "125000"
// RTL Simulation : 1 / 106 [n/a] @ "14105000"
// RTL Simulation : 2 / 106 [n/a] @ "28055000"
// RTL Simulation : 3 / 106 [n/a] @ "42005000"
// RTL Simulation : 4 / 106 [n/a] @ "55955000"
// RTL Simulation : 5 / 106 [n/a] @ "83785000"
// RTL Simulation : 6 / 106 [n/a] @ "1860495000"
// RTL Simulation : 7 / 106 [n/a] @ "1874445000"
// RTL Simulation : 8 / 106 [n/a] @ "1971675000"
// RTL Simulation : 9 / 106 [n/a] @ "2096665000"
// RTL Simulation : 10 / 106 [n/a] @ "2124495000"
// RTL Simulation : 11 / 106 [n/a] @ "2152325000"
// RTL Simulation : 12 / 106 [n/a] @ "2180155000"
// RTL Simulation : 13 / 106 [n/a] @ "2263505000"
// RTL Simulation : 14 / 106 [n/a] @ "2374615000"
// RTL Simulation : 15 / 106 [n/a] @ "2416325000"
// RTL Simulation : 16 / 106 [n/a] @ "2499675000"
// RTL Simulation : 17 / 106 [n/a] @ "2513625000"
// RTL Simulation : 18 / 106 [n/a] @ "2624735000"
// RTL Simulation : 19 / 106 [n/a] @ "2708085000"
// RTL Simulation : 20 / 106 [n/a] @ "2805315000"
// RTL Simulation : 21 / 106 [n/a] @ "2833145000"
// RTL Simulation : 22 / 106 [n/a] @ "2860975000"
// RTL Simulation : 23 / 106 [n/a] @ "2902685000"
// RTL Simulation : 24 / 106 [n/a] @ "2930515000"
// RTL Simulation : 25 / 106 [n/a] @ "3027745000"
// RTL Simulation : 26 / 106 [n/a] @ "3124975000"
// RTL Simulation : 27 / 106 [n/a] @ "3180565000"
// RTL Simulation : 28 / 106 [n/a] @ "3250035000"
// RTL Simulation : 29 / 106 [n/a] @ "3361145000"
// RTL Simulation : 30 / 106 [n/a] @ "3416735000"
// RTL Simulation : 31 / 106 [n/a] @ "3500085000"
// RTL Simulation : 32 / 106 [n/a] @ "3583435000"
// RTL Simulation : 33 / 106 [n/a] @ "3694545000"
// RTL Simulation : 34 / 106 [n/a] @ "3805655000"
// RTL Simulation : 35 / 106 [n/a] @ "3819605000"
// RTL Simulation : 36 / 106 [n/a] @ "3889075000"
// RTL Simulation : 37 / 106 [n/a] @ "3958545000"
// RTL Simulation : 38 / 106 [n/a] @ "4000255000"
// RTL Simulation : 39 / 106 [n/a] @ "4014205000"
// RTL Simulation : 40 / 106 [n/a] @ "4069795000"
// RTL Simulation : 41 / 106 [n/a] @ "4167025000"
// RTL Simulation : 42 / 106 [n/a] @ "4264255000"
// RTL Simulation : 43 / 106 [n/a] @ "4319845000"
// RTL Simulation : 44 / 106 [n/a] @ "4430955000"
// RTL Simulation : 45 / 106 [n/a] @ "4444905000"
// RTL Simulation : 46 / 106 [n/a] @ "4556015000"
// RTL Simulation : 47 / 106 [n/a] @ "4653245000"
// RTL Simulation : 48 / 106 [n/a] @ "4708835000"
// RTL Simulation : 49 / 106 [n/a] @ "4806065000"
// RTL Simulation : 50 / 106 [n/a] @ "4875535000"
// RTL Simulation : 51 / 106 [n/a] @ "4972765000"
// RTL Simulation : 52 / 106 [n/a] @ "5056115000"
// RTL Simulation : 53 / 106 [n/a] @ "5097825000"
// RTL Simulation : 54 / 106 [n/a] @ "5153415000"
// RTL Simulation : 55 / 106 [n/a] @ "5167365000"
// RTL Simulation : 56 / 106 [n/a] @ "5181315000"
// RTL Simulation : 57 / 106 [n/a] @ "5223025000"
// RTL Simulation : 58 / 106 [n/a] @ "5334135000"
// RTL Simulation : 59 / 106 [n/a] @ "5445245000"
// RTL Simulation : 60 / 106 [n/a] @ "5459195000"
// RTL Simulation : 61 / 106 [n/a] @ "5556425000"
// RTL Simulation : 62 / 106 [n/a] @ "5667535000"
// RTL Simulation : 63 / 106 [n/a] @ "5681485000"
// RTL Simulation : 64 / 106 [n/a] @ "5737075000"
// RTL Simulation : 65 / 106 [n/a] @ "5764905000"
// RTL Simulation : 66 / 106 [n/a] @ "5848255000"
// RTL Simulation : 67 / 106 [n/a] @ "5862205000"
// RTL Simulation : 68 / 106 [n/a] @ "5987195000"
// RTL Simulation : 69 / 106 [n/a] @ "6056665000"
// RTL Simulation : 70 / 106 [n/a] @ "6084495000"
// RTL Simulation : 71 / 106 [n/a] @ "6153965000"
// RTL Simulation : 72 / 106 [n/a] @ "6167915000"
// RTL Simulation : 73 / 106 [n/a] @ "6237385000"
// RTL Simulation : 74 / 106 [n/a] @ "6265215000"
// RTL Simulation : 75 / 106 [n/a] @ "6334685000"
// RTL Simulation : 76 / 106 [n/a] @ "6431915000"
// RTL Simulation : 77 / 106 [n/a] @ "6515265000"
// RTL Simulation : 78 / 106 [n/a] @ "6556975000"
// RTL Simulation : 79 / 106 [n/a] @ "6584805000"
// RTL Simulation : 80 / 106 [n/a] @ "6668155000"
// RTL Simulation : 81 / 106 [n/a] @ "6779265000"
// RTL Simulation : 82 / 106 [n/a] @ "6807095000"
// RTL Simulation : 83 / 106 [n/a] @ "6918205000"
// RTL Simulation : 84 / 106 [n/a] @ "6959915000"
// RTL Simulation : 85 / 106 [n/a] @ "7015505000"
// RTL Simulation : 86 / 106 [n/a] @ "7029455000"
// RTL Simulation : 87 / 106 [n/a] @ "7071165000"
// RTL Simulation : 88 / 106 [n/a] @ "7112875000"
// RTL Simulation : 89 / 106 [n/a] @ "7182345000"
// RTL Simulation : 90 / 106 [n/a] @ "7293455000"
// RTL Simulation : 91 / 106 [n/a] @ "7390685000"
// RTL Simulation : 92 / 106 [n/a] @ "7418515000"
// RTL Simulation : 93 / 106 [n/a] @ "7529625000"
// RTL Simulation : 94 / 106 [n/a] @ "7585215000"
// RTL Simulation : 95 / 106 [n/a] @ "7696325000"
// RTL Simulation : 96 / 106 [n/a] @ "7710275000"
// RTL Simulation : 97 / 106 [n/a] @ "7765865000"
// RTL Simulation : 98 / 106 [n/a] @ "7793695000"
// RTL Simulation : 99 / 106 [n/a] @ "7904805000"
// RTL Simulation : 100 / 106 [n/a] @ "7974275000"
// RTL Simulation : 101 / 106 [n/a] @ "8043745000"
// RTL Simulation : 102 / 106 [n/a] @ "8127095000"
// RTL Simulation : 103 / 106 [n/a] @ "8182685000"
// RTL Simulation : 104 / 106 [n/a] @ "8196635000"
// RTL Simulation : 105 / 106 [n/a] @ "8210585000"
// RTL Simulation : 106 / 106 [n/a] @ "8280055000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 8280125 ns : File "C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 18699
run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:10 . Memory (MB): peak = 193.723 ; gain = 0.000
## quit
INFO: xsimkernel Simulation Memory Usage: 2500632 KB (Peak: 2500632 KB), Simulation CPU Usage: 69671 ms
INFO: [Common 17-206] Exiting xsim at Fri Aug  1 20:21:11 2025...
