// Seed: 1551930206
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input supply1 id_2,
    input tri0 id_3,
    input wor id_4,
    output tri0 id_5,
    input wire id_6
);
  assign id_5 = 1;
  assign id_5 = 1'h0;
endmodule
module module_1 (
    input tri1 id_0
    , id_13,
    output tri id_1,
    output wor id_2,
    output tri0 id_3,
    input wor id_4,
    input wor id_5,
    output supply1 id_6,
    input tri0 id_7,
    output tri1 id_8,
    input tri0 id_9,
    input uwire id_10,
    input tri1 id_11
);
  wire id_14;
  module_0(
      id_7, id_10, id_5, id_9, id_5, id_8, id_11
  );
endmodule
