   1                             		.file	"mcu_init.c"
   2                             		.section P,"ax"
   3                             	.Ltext0:
   4                             		.section	.text.bsp_non_existent_port_init,"ax",@progbits
   5                             		.global	_bsp_non_existent_port_init
   7                             	_bsp_non_existent_port_init:
   8                             	.LFB3:
   9                             		.file 1 "../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c"
   1:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** /**************************************************************************************************
   2:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** * DISCLAIMER
   3:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** * This software is supplied by Renesas Electronics Corporation and is only intended for use with Re
   4:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** * other uses are authorized. This software is owned by Renesas Electronics Corporation and is prote
   5:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** * applicable laws, including copyright laws.
   6:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** * THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING
   7:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** * THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF 
   8:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIM
   9:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** * EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AF
  10:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** * SHALL BE LIABLE FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY RE
  11:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** * SOFTWARE, EVEN IF RENESAS OR ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
  12:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** * Renesas reserves the right, without notice, to make changes to this software and to discontinue t
  13:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** * this software. By using this software, you agree to the additional terms and conditions found by 
  14:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** * following link:
  15:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** * http://www.renesas.com/disclaimer
  16:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** *
  17:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** * Copyright (C) 2019 Renesas Electronics Corporation. All rights reserved.
  18:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** ***************************************************************************************************
  19:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** /**************************************************************************************************
  20:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** * File Name    : mcu_init.c
  21:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** * Description  : Performs initialization common to all MCUs in this Group
  22:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** ***************************************************************************************************
  23:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** /**************************************************************************************************
  24:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** * History : DD.MM.YYYY Version  Description
  25:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** *         : 08.10.2019 1.00     First Release
  26:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** ***************************************************************************************************
  27:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** 
  28:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** /**************************************************************************************************
  29:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** Includes   <System Includes> , "Project Includes"
  30:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** ***************************************************************************************************
  31:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** /* Get specifics on this MCU. */
  32:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** #include "platform.h"
  33:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** 
  34:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** /**************************************************************************************************
  35:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** Macro definitions
  36:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** ***************************************************************************************************
  37:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** /* RX MCUs come in different packages and different pin counts.
  38:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****    Each bit of PORTm.PDR corresponds to each pin of port m; I/O direction can be specified in 1-bit
  39:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****    Each bit of PDR corresponding to port m that does not exist is reserved.
  40:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****    Also, each bit of PDR corresponding to P35 pins is reserved, because such pins are input only.
  41:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****    Make settings of the reserved bit according to the description in section 22.4, Initialization o
  42:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****    Register (PDR). These values are then ORed into the direction registers to set non-existent pins
  43:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****    inputs, which can help save power.
  44:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****  */
  45:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** #if BSP_PACKAGE_PINS == 224
  46:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     /* Refer User's Manual: Hardware Table 22.4. */
  47:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORT0_NE_PIN_MASK     (0x50)
  48:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORT1_NE_PIN_MASK     (0x00)
  49:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORT2_NE_PIN_MASK     (0x00)
  50:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORT3_NE_PIN_MASK     (0x00)
  51:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORT4_NE_PIN_MASK     (0x00)
  52:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORT5_NE_PIN_MASK     (0x00)
  53:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORT6_NE_PIN_MASK     (0x00)
  54:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORT7_NE_PIN_MASK     (0x00)
  55:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORT8_NE_PIN_MASK     (0x00)
  56:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORT9_NE_PIN_MASK     (0x00)
  57:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTA_NE_PIN_MASK     (0x00)
  58:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTB_NE_PIN_MASK     (0x00)
  59:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTC_NE_PIN_MASK     (0x00)
  60:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTD_NE_PIN_MASK     (0x00)
  61:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTE_NE_PIN_MASK     (0x00)
  62:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTF_NE_PIN_MASK     (0xC0)
  63:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTG_NE_PIN_MASK     (0x00)
  64:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTH_NE_PIN_MASK     (0x00)
  65:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTJ_NE_PIN_MASK     (0xD0)
  66:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTK_NE_PIN_MASK     (0x00)
  67:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTL_NE_PIN_MASK     (0x00)
  68:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTM_NE_PIN_MASK     (0x00)
  69:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTN_NE_PIN_MASK     (0xC0)
  70:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTQ_NE_PIN_MASK     (0x00)
  71:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** #elif BSP_PACKAGE_PINS == 176
  72:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     /* Refer User's Manual: Hardware Table 22.5. */
  73:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORT0_NE_PIN_MASK     (0x50)
  74:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORT1_NE_PIN_MASK     (0x00)
  75:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORT2_NE_PIN_MASK     (0x00)
  76:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORT3_NE_PIN_MASK     (0x00)
  77:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORT4_NE_PIN_MASK     (0x00)
  78:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORT5_NE_PIN_MASK     (0x00)
  79:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORT6_NE_PIN_MASK     (0x00)
  80:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORT7_NE_PIN_MASK     (0x00)
  81:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORT8_NE_PIN_MASK     (0x00)
  82:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORT9_NE_PIN_MASK     (0x00)
  83:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTA_NE_PIN_MASK     (0x00)
  84:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTB_NE_PIN_MASK     (0x00)
  85:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTC_NE_PIN_MASK     (0x00)
  86:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTD_NE_PIN_MASK     (0x00)
  87:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTE_NE_PIN_MASK     (0x00)
  88:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTF_NE_PIN_MASK     (0xC0)
  89:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTG_NE_PIN_MASK     (0x00)
  90:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTH_NE_PIN_MASK     (0xFF)
  91:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTJ_NE_PIN_MASK     (0xD0)
  92:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTK_NE_PIN_MASK     (0xFF)
  93:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTL_NE_PIN_MASK     (0xFF)
  94:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTM_NE_PIN_MASK     (0xFF)
  95:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTN_NE_PIN_MASK     (0xFF)
  96:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTQ_NE_PIN_MASK     (0xFF)
  97:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** #elif (BSP_PACKAGE_PINS == 145) || (BSP_PACKAGE_PINS == 144)
  98:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     /* Refer User's Manual: Hardware Table 22.6. */
  99:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORT0_NE_PIN_MASK     (0x50)
 100:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORT1_NE_PIN_MASK     (0x03)
 101:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORT2_NE_PIN_MASK     (0x00)
 102:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORT3_NE_PIN_MASK     (0x00)
 103:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORT4_NE_PIN_MASK     (0x00)
 104:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORT5_NE_PIN_MASK     (0x80)
 105:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORT6_NE_PIN_MASK     (0x00)
 106:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORT7_NE_PIN_MASK     (0x00)
 107:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORT8_NE_PIN_MASK     (0x30)
 108:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORT9_NE_PIN_MASK     (0xF0)
 109:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTA_NE_PIN_MASK     (0x00)
 110:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTB_NE_PIN_MASK     (0x00)
 111:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTC_NE_PIN_MASK     (0x00)
 112:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTD_NE_PIN_MASK     (0x00)
 113:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTE_NE_PIN_MASK     (0x00)
 114:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTF_NE_PIN_MASK     (0xDF)
 115:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTG_NE_PIN_MASK     (0xFF)
 116:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTH_NE_PIN_MASK     (0xFF)
 117:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTJ_NE_PIN_MASK     (0xD7)
 118:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTK_NE_PIN_MASK     (0xFF)
 119:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTL_NE_PIN_MASK     (0xFF)
 120:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTM_NE_PIN_MASK     (0xFF)
 121:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTN_NE_PIN_MASK     (0xFF)
 122:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTQ_NE_PIN_MASK     (0xFF)
 123:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** #elif BSP_PACKAGE_PINS == 100
 124:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     /* Refer User's Manual: Hardware Table 22.7. */
 125:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORT0_NE_PIN_MASK     (0x5F)
 126:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORT1_NE_PIN_MASK     (0x03)
 127:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORT2_NE_PIN_MASK     (0x00)
 128:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORT3_NE_PIN_MASK     (0x00)
 129:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORT4_NE_PIN_MASK     (0x00)
 130:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORT5_NE_PIN_MASK     (0xC0)
 131:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORT6_NE_PIN_MASK     (0xFF)
 132:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORT7_NE_PIN_MASK     (0xFF)
 133:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORT8_NE_PIN_MASK     (0xFF)
 134:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORT9_NE_PIN_MASK     (0xFF)
 135:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTA_NE_PIN_MASK     (0x00)
 136:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTB_NE_PIN_MASK     (0x00)
 137:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTC_NE_PIN_MASK     (0x00)
 138:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTD_NE_PIN_MASK     (0x00)
 139:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTE_NE_PIN_MASK     (0x00)
 140:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTF_NE_PIN_MASK     (0xFF)
 141:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTG_NE_PIN_MASK     (0xFF)
 142:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTH_NE_PIN_MASK     (0xFF)
 143:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTJ_NE_PIN_MASK     (0xF7)
 144:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTK_NE_PIN_MASK     (0xFF)
 145:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTL_NE_PIN_MASK     (0xFF)
 146:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTM_NE_PIN_MASK     (0xFF)
 147:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTN_NE_PIN_MASK     (0xFF)
 148:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #define BSP_PRV_PORTQ_NE_PIN_MASK     (0xFF)
 149:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** #else
 150:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     #error "ERROR - This package is not defined in mcu_init.c"
 151:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** #endif
 152:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** 
 153:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** /**************************************************************************************************
 154:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** Typedef definitions
 155:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** ***************************************************************************************************
 156:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** 
 157:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** /**************************************************************************************************
 158:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** Exported global variables (to be accessed by other files)
 159:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** ***************************************************************************************************
 160:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** 
 161:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** /**************************************************************************************************
 162:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** Private global variables and functions
 163:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** ***************************************************************************************************
 164:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** 
 165:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** /**************************************************************************************************
 166:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** * Function Name: bsp_non_existent_port_init
 167:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** * Description  : For MCUs that do not have the maximum number of pins for their group (e.g. MCU wit
 168:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** *                maximum is 224 pins) these 'non-existent' pins that are not bonded out need to be 
 169:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** *                power.
 170:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** * Arguments    : none
 171:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** * Return Value : none
 172:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** ***************************************************************************************************
 173:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** void bsp_non_existent_port_init (void)
 174:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** {
  10                             		.loc 1 174 1 view -0
 175:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     /* OR in missing pin masks from above. */
 176:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** 
 177:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     /* Set PORT0.PDR */
 178:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     PORT0.PDR.BYTE |= BSP_PRV_PORT0_NE_PIN_MASK;
  11                             		.loc 1 178 5 view .LVU1
  12                             		.loc 1 178 20 is_stmt 0 view .LVU2
  13 0000 FB 4E 00 C0 08          		mov.L	#0x8c000, r4
  14 0005 CC 45                   		mov.B	[r4], r5
  15 0007 75 35 5F                		or	#0x5f, r5
  16 000a C3 45                   		mov.B	r5, [r4]
 179:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** 
 180:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     /* Set PORT1.PDR */
 181:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     PORT1.PDR.BYTE |= BSP_PRV_PORT1_NE_PIN_MASK;
  17                             		.loc 1 181 5 is_stmt 1 view .LVU3
  18                             		.loc 1 181 20 is_stmt 0 view .LVU4
  19 000c FB 4E 01 C0 08          		mov.L	#0x8c001, r4
  20 0011 CC 45                   		mov.B	[r4], r5
  21 0013 65 35                   		or	#3, r5
  22 0015 C3 45                   		mov.B	r5, [r4]
 182:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** 
 183:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     /* Set PORT2.PDR */
 184:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     PORT2.PDR.BYTE |= BSP_PRV_PORT2_NE_PIN_MASK;
  23                             		.loc 1 184 5 is_stmt 1 view .LVU5
  24                             		.loc 1 184 20 is_stmt 0 view .LVU6
  25 0017 FB 5E 02 C0 08          		mov.L	#0x8c002, r5
  26 001c CC 54                   		mov.B	[r5], r4
  27 001e C3 54                   		mov.B	r4, [r5]
 185:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** 
 186:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     /* Set PORT3.PDR */
 187:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     PORT3.PDR.BYTE |= BSP_PRV_PORT3_NE_PIN_MASK;
  28                             		.loc 1 187 5 is_stmt 1 view .LVU7
  29                             		.loc 1 187 20 is_stmt 0 view .LVU8
  30 0020 FB 5E 03 C0 08          		mov.L	#0x8c003, r5
  31 0025 CC 54                   		mov.B	[r5], r4
  32 0027 C3 54                   		mov.B	r4, [r5]
 188:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** 
 189:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     /* Set PORT4.PDR */
 190:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     PORT4.PDR.BYTE |= BSP_PRV_PORT4_NE_PIN_MASK;
  33                             		.loc 1 190 5 is_stmt 1 view .LVU9
  34                             		.loc 1 190 20 is_stmt 0 view .LVU10
  35 0029 FB 5E 04 C0 08          		mov.L	#0x8c004, r5
  36 002e CC 54                   		mov.B	[r5], r4
  37 0030 C3 54                   		mov.B	r4, [r5]
 191:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** 
 192:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     /* Set PORT5.PDR */
 193:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     PORT5.PDR.BYTE |= BSP_PRV_PORT5_NE_PIN_MASK;
  38                             		.loc 1 193 5 is_stmt 1 view .LVU11
  39                             		.loc 1 193 20 is_stmt 0 view .LVU12
  40 0032 FB 4E 05 C0 08          		mov.L	#0x8c005, r4
  41 0037 CC 45                   		mov.B	[r4], r5
  42 0039 75 35 C0                		or	#-64, r5
  43 003c C3 45                   		mov.B	r5, [r4]
 194:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** 
 195:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     /* Set PORT6.PDR */
 196:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     PORT6.PDR.BYTE |= BSP_PRV_PORT6_NE_PIN_MASK;
  44                             		.loc 1 196 5 is_stmt 1 view .LVU13
  45                             		.loc 1 196 20 is_stmt 0 view .LVU14
  46 003e FB 5E 06 C0 08          		mov.L	#0x8c006, r5
  47 0043 CC 54                   		mov.B	[r5], r4
  48 0045 F8 54 FF                		mov.B	#-1, [r5]
 197:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** 
 198:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     /* Set PORT7.PDR */
 199:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     PORT7.PDR.BYTE |= BSP_PRV_PORT7_NE_PIN_MASK;
  49                             		.loc 1 199 5 is_stmt 1 view .LVU15
  50                             		.loc 1 199 20 is_stmt 0 view .LVU16
  51 0048 FB 5E 07 C0 08          		mov.L	#0x8c007, r5
  52 004d CC 54                   		mov.B	[r5], r4
  53 004f F8 54 FF                		mov.B	#-1, [r5]
 200:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** 
 201:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     /* Set PORT8.PDR */
 202:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     PORT8.PDR.BYTE |= BSP_PRV_PORT8_NE_PIN_MASK;
  54                             		.loc 1 202 5 is_stmt 1 view .LVU17
  55                             		.loc 1 202 20 is_stmt 0 view .LVU18
  56 0052 FB 5E 08 C0 08          		mov.L	#0x8c008, r5
  57 0057 CC 54                   		mov.B	[r5], r4
  58 0059 F8 54 FF                		mov.B	#-1, [r5]
 203:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** 
 204:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     /* Set PORT9.PDR */
 205:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     PORT9.PDR.BYTE |= BSP_PRV_PORT9_NE_PIN_MASK;
  59                             		.loc 1 205 5 is_stmt 1 view .LVU19
  60                             		.loc 1 205 20 is_stmt 0 view .LVU20
  61 005c FB 5E 09 C0 08          		mov.L	#0x8c009, r5
  62 0061 CC 54                   		mov.B	[r5], r4
  63 0063 F8 54 FF                		mov.B	#-1, [r5]
 206:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** 
 207:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     /* Set PORTA.PDR */
 208:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     PORTA.PDR.BYTE |= BSP_PRV_PORTA_NE_PIN_MASK;
  64                             		.loc 1 208 5 is_stmt 1 view .LVU21
  65                             		.loc 1 208 20 is_stmt 0 view .LVU22
  66 0066 FB 5E 0A C0 08          		mov.L	#0x8c00a, r5
  67 006b CC 54                   		mov.B	[r5], r4
  68 006d C3 54                   		mov.B	r4, [r5]
 209:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** 
 210:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     /* Set PORTB.PDR */
 211:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     PORTB.PDR.BYTE |= BSP_PRV_PORTB_NE_PIN_MASK;
  69                             		.loc 1 211 5 is_stmt 1 view .LVU23
  70                             		.loc 1 211 20 is_stmt 0 view .LVU24
  71 006f FB 5E 0B C0 08          		mov.L	#0x8c00b, r5
  72 0074 CC 54                   		mov.B	[r5], r4
  73 0076 C3 54                   		mov.B	r4, [r5]
 212:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** 
 213:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     /* Set PORTC.PDR */
 214:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     PORTC.PDR.BYTE |= BSP_PRV_PORTC_NE_PIN_MASK;
  74                             		.loc 1 214 5 is_stmt 1 view .LVU25
  75                             		.loc 1 214 20 is_stmt 0 view .LVU26
  76 0078 FB 5E 0C C0 08          		mov.L	#0x8c00c, r5
  77 007d CC 54                   		mov.B	[r5], r4
  78 007f C3 54                   		mov.B	r4, [r5]
 215:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** 
 216:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     /* Set PORTD.PDR */
 217:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     PORTD.PDR.BYTE |= BSP_PRV_PORTD_NE_PIN_MASK;
  79                             		.loc 1 217 5 is_stmt 1 view .LVU27
  80                             		.loc 1 217 20 is_stmt 0 view .LVU28
  81 0081 FB 5E 0D C0 08          		mov.L	#0x8c00d, r5
  82 0086 CC 54                   		mov.B	[r5], r4
  83 0088 C3 54                   		mov.B	r4, [r5]
 218:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** 
 219:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     /* Set PORTE.PDR */
 220:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     PORTE.PDR.BYTE |= BSP_PRV_PORTE_NE_PIN_MASK;
  84                             		.loc 1 220 5 is_stmt 1 view .LVU29
  85                             		.loc 1 220 20 is_stmt 0 view .LVU30
  86 008a FB 5E 0E C0 08          		mov.L	#0x8c00e, r5
  87 008f CC 54                   		mov.B	[r5], r4
  88 0091 C3 54                   		mov.B	r4, [r5]
 221:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** 
 222:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     /* Set PORTF.PDR */
 223:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     PORTF.PDR.BYTE |= BSP_PRV_PORTF_NE_PIN_MASK;
  89                             		.loc 1 223 5 is_stmt 1 view .LVU31
  90                             		.loc 1 223 20 is_stmt 0 view .LVU32
  91 0093 FB 5E 0F C0 08          		mov.L	#0x8c00f, r5
  92 0098 CC 54                   		mov.B	[r5], r4
  93 009a F8 54 FF                		mov.B	#-1, [r5]
 224:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** 
 225:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     /* Set PORTG.PDR */
 226:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     PORTG.PDR.BYTE |= BSP_PRV_PORTG_NE_PIN_MASK;
  94                             		.loc 1 226 5 is_stmt 1 view .LVU33
  95                             		.loc 1 226 20 is_stmt 0 view .LVU34
  96 009d FB 5E 10 C0 08          		mov.L	#0x8c010, r5
  97 00a2 CC 54                   		mov.B	[r5], r4
  98 00a4 F8 54 FF                		mov.B	#-1, [r5]
 227:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** 
 228:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     /* Set PORTH.PDR */
 229:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     PORTH.PDR.BYTE |= BSP_PRV_PORTH_NE_PIN_MASK;
  99                             		.loc 1 229 5 is_stmt 1 view .LVU35
 100                             		.loc 1 229 20 is_stmt 0 view .LVU36
 101 00a7 FB 5E 11 C0 08          		mov.L	#0x8c011, r5
 102 00ac CC 54                   		mov.B	[r5], r4
 103 00ae F8 54 FF                		mov.B	#-1, [r5]
 230:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** 
 231:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     /* Set PORTJ.PDR */
 232:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     PORTJ.PDR.BYTE |= BSP_PRV_PORTJ_NE_PIN_MASK;
 104                             		.loc 1 232 5 is_stmt 1 view .LVU37
 105                             		.loc 1 232 20 is_stmt 0 view .LVU38
 106 00b1 FB 4E 12 C0 08          		mov.L	#0x8c012, r4
 107 00b6 CC 45                   		mov.B	[r4], r5
 108 00b8 75 35 F7                		or	#-9, r5
 109 00bb C3 45                   		mov.B	r5, [r4]
 233:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** 
 234:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     /* Set PORTK.PDR */
 235:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     PORTK.PDR.BYTE |= BSP_PRV_PORTK_NE_PIN_MASK;
 110                             		.loc 1 235 5 is_stmt 1 view .LVU39
 111                             		.loc 1 235 20 is_stmt 0 view .LVU40
 112 00bd FB 5E 13 C0 08          		mov.L	#0x8c013, r5
 113 00c2 CC 54                   		mov.B	[r5], r4
 114 00c4 F8 54 FF                		mov.B	#-1, [r5]
 236:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** 
 237:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     /* Set PORTL.PDR */
 238:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     PORTL.PDR.BYTE |= BSP_PRV_PORTL_NE_PIN_MASK;
 115                             		.loc 1 238 5 is_stmt 1 view .LVU41
 116                             		.loc 1 238 20 is_stmt 0 view .LVU42
 117 00c7 FB 5E 14 C0 08          		mov.L	#0x8c014, r5
 118 00cc CC 54                   		mov.B	[r5], r4
 119 00ce F8 54 FF                		mov.B	#-1, [r5]
 239:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** 
 240:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     /* Set PORTM.PDR */
 241:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     PORTM.PDR.BYTE |= BSP_PRV_PORTM_NE_PIN_MASK;
 120                             		.loc 1 241 5 is_stmt 1 view .LVU43
 121                             		.loc 1 241 20 is_stmt 0 view .LVU44
 122 00d1 FB 5E 15 C0 08          		mov.L	#0x8c015, r5
 123 00d6 CC 54                   		mov.B	[r5], r4
 124 00d8 F8 54 FF                		mov.B	#-1, [r5]
 242:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** 
 243:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     /* Set PORTN.PDR */
 244:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     PORTN.PDR.BYTE |= BSP_PRV_PORTN_NE_PIN_MASK;
 125                             		.loc 1 244 5 is_stmt 1 view .LVU45
 126                             		.loc 1 244 20 is_stmt 0 view .LVU46
 127 00db FB 5E 16 C0 08          		mov.L	#0x8c016, r5
 128 00e0 CC 54                   		mov.B	[r5], r4
 129 00e2 F8 54 FF                		mov.B	#-1, [r5]
 245:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** 
 246:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     /* Set PORTQ.PDR */
 247:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c ****     PORTQ.PDR.BYTE |= BSP_PRV_PORTQ_NE_PIN_MASK;
 130                             		.loc 1 247 5 is_stmt 1 view .LVU47
 131                             		.loc 1 247 20 is_stmt 0 view .LVU48
 132 00e5 FB 5E 17 C0 08          		mov.L	#0x8c017, r5
 133 00ea CC 54                   		mov.B	[r5], r4
 134 00ec F8 54 FF                		mov.B	#-1, [r5]
 248:../src/smc_gen/r_bsp/mcu/rx72n/mcu_init.c **** } /* End of function bsp_non_existent_port_init() */
 135                             		.loc 1 248 1 view .LVU49
 136 00ef 02                      		rts
 137                             	.LFE3:
 165                             	.Letext0:
 166                             		.file 2 "c:\\programdata\\gcc for renesas rx 8.3.0.202311-gnurx-elf\\rx-elf\\rx-elf\\rx-elf\\inclu
 167                             		.file 3 "c:\\programdata\\gcc for renesas rx 8.3.0.202311-gnurx-elf\\rx-elf\\rx-elf\\rx-elf\\inclu
 168                             		.file 4 "c:\\programdata\\gcc for renesas rx 8.3.0.202311-gnurx-elf\\rx-elf\\rx-elf\\lib\\gcc\\rx-
 169                             		.file 5 "c:\\programdata\\gcc for renesas rx 8.3.0.202311-gnurx-elf\\rx-elf\\rx-elf\\rx-elf\\inclu
 170                             		.file 6 "c:\\programdata\\gcc for renesas rx 8.3.0.202311-gnurx-elf\\rx-elf\\rx-elf\\rx-elf\\inclu
 171                             		.file 7 "c:\\programdata\\gcc for renesas rx 8.3.0.202311-gnurx-elf\\rx-elf\\rx-elf\\rx-elf\\inclu
 172                             		.file 8 "D:\\e2_studio\\workspace\\FULLMONI_WIDE\\Firmware\\src\\smc_gen\\r_bsp/mcu/all/r_rx_compi
 173                             		.file 9 "D:\\e2_studio\\workspace\\FULLMONI_WIDE\\Firmware\\src\\smc_gen\\r_bsp/mcu/rx72n/register
 174                             		.file 10 "D:\\e2_studio\\workspace\\FULLMONI_WIDE\\Firmware\\src\\smc_gen\\r_bsp/mcu/rx72n/mcu_loc
