// Seed: 1034726174
module module_0 (
    input wand id_0#(.id_3(1)),
    input supply1 id_1
);
  assign id_4 = id_0;
  assign module_1.type_0 = 0;
  always id_3 <= -1;
  for (id_5 = 1'b0; 1; id_3 = 1) assign id_3 = id_3;
  supply0 id_6, id_7 = 1;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_0,
      id_4
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_1 (
    input wire id_0
);
  id_2 :
  assert property (@(posedge id_0 || id_2 or posedge -1'b0 or id_0) id_0) id_3 = -1;
  module_0 modCall_1 (
      id_0,
      id_2
  );
endmodule
module module_2 (
    input tri1 id_0,
    output tri id_1,
    output wand id_2,
    input supply1 id_3,
    output tri1 id_4
);
  wire id_6;
  wire id_7;
endmodule
