

================================================================
== Vitis HLS Report for 'conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4'
================================================================
* Date:           Tue Oct 28 17:21:36 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.601 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9250|     9250|  92.500 us|  92.500 us|  9250|  9250|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4  |     9248|     9248|         1|          1|          1|  9248|       yes|
        +--------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     232|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|     296|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|      43|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      43|     591|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+-----------------+---------+----+---+-----+-----+
    |        Instance       |      Module     | BRAM_18K| DSP| FF| LUT | URAM|
    +-----------------------+-----------------+---------+----+---+-----+-----+
    |mux_32_5_32_1_1_U1805  |mux_32_5_32_1_1  |        0|   0|  0|  148|    0|
    |mux_32_5_32_1_1_U1806  |mux_32_5_32_1_1  |        0|   0|  0|  148|    0|
    +-----------------------+-----------------+---------+----+---+-----+-----+
    |Total                  |                 |        0|   0|  0|  296|    0|
    +-----------------------+-----------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln42_26_fu_695_p2    |         +|   0|  0|  21|          14|           1|
    |add_ln42_fu_707_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln43_2_fu_903_p2     |         +|   0|  0|  17|          10|           1|
    |add_ln43_fu_838_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln44_fu_897_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln46_1_fu_870_p2     |         +|   0|  0|  18|          10|          10|
    |add_ln46_fu_747_p2       |         +|   0|  0|  18|          10|          10|
    |and_ln42_fu_832_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln42_fu_689_p2      |      icmp|   0|  0|  21|          14|          14|
    |icmp_ln43_fu_713_p2      |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln44_fu_826_p2      |      icmp|   0|  0|  12|           5|           5|
    |or_ln43_fu_844_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln42_3_fu_727_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln42_4_fu_795_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln42_fu_719_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln43_4_fu_858_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln43_5_fu_909_p3  |    select|   0|  0|  10|           1|           1|
    |select_ln43_fu_850_p3    |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln42_fu_820_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 232|          99|         105|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |i_2_fu_184                |   9|          2|    5|         10|
    |indvar_flatten104_fu_188  |   9|          2|   10|         20|
    |indvar_flatten117_fu_196  |   9|          2|   14|         28|
    |j_fu_180                  |   9|          2|    5|         10|
    |out_feat_fu_192           |   9|          2|    6|         12|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  63|         14|   42|         84|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   1|   0|    1|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |i_2_fu_184                |   5|   0|    5|          0|
    |indvar_flatten104_fu_188  |  10|   0|   10|          0|
    |indvar_flatten117_fu_196  |  14|   0|   14|          0|
    |j_fu_180                  |   5|   0|    5|          0|
    |out_feat_fu_192           |   6|   0|    6|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  43|   0|   43|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |                            Source Object                            |    C Type    |
+--------------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4|  return value|
|empty_32                        |   in|   32|     ap_none|                                                             empty_32|        scalar|
|empty_33                        |   in|   32|     ap_none|                                                             empty_33|        scalar|
|empty_34                        |   in|   32|     ap_none|                                                             empty_34|        scalar|
|empty_35                        |   in|   32|     ap_none|                                                             empty_35|        scalar|
|empty_36                        |   in|   32|     ap_none|                                                             empty_36|        scalar|
|empty_37                        |   in|   32|     ap_none|                                                             empty_37|        scalar|
|empty_38                        |   in|   32|     ap_none|                                                             empty_38|        scalar|
|empty_39                        |   in|   32|     ap_none|                                                             empty_39|        scalar|
|empty_40                        |   in|   32|     ap_none|                                                             empty_40|        scalar|
|empty_41                        |   in|   32|     ap_none|                                                             empty_41|        scalar|
|empty_42                        |   in|   32|     ap_none|                                                             empty_42|        scalar|
|empty_43                        |   in|   32|     ap_none|                                                             empty_43|        scalar|
|empty_44                        |   in|   32|     ap_none|                                                             empty_44|        scalar|
|empty_45                        |   in|   32|     ap_none|                                                             empty_45|        scalar|
|empty_46                        |   in|   32|     ap_none|                                                             empty_46|        scalar|
|empty_47                        |   in|   32|     ap_none|                                                             empty_47|        scalar|
|empty_48                        |   in|   32|     ap_none|                                                             empty_48|        scalar|
|empty_49                        |   in|   32|     ap_none|                                                             empty_49|        scalar|
|empty_50                        |   in|   32|     ap_none|                                                             empty_50|        scalar|
|empty_51                        |   in|   32|     ap_none|                                                             empty_51|        scalar|
|empty_52                        |   in|   32|     ap_none|                                                             empty_52|        scalar|
|empty_53                        |   in|   32|     ap_none|                                                             empty_53|        scalar|
|empty_54                        |   in|   32|     ap_none|                                                             empty_54|        scalar|
|empty_55                        |   in|   32|     ap_none|                                                             empty_55|        scalar|
|empty_56                        |   in|   32|     ap_none|                                                             empty_56|        scalar|
|empty_57                        |   in|   32|     ap_none|                                                             empty_57|        scalar|
|empty_58                        |   in|   32|     ap_none|                                                             empty_58|        scalar|
|empty_59                        |   in|   32|     ap_none|                                                             empty_59|        scalar|
|empty_60                        |   in|   32|     ap_none|                                                             empty_60|        scalar|
|empty_61                        |   in|   32|     ap_none|                                                             empty_61|        scalar|
|empty_62                        |   in|   32|     ap_none|                                                             empty_62|        scalar|
|empty                           |   in|   32|     ap_none|                                                                empty|        scalar|
|layer2_output_tile_address0     |  out|   10|   ap_memory|                                                   layer2_output_tile|         array|
|layer2_output_tile_ce0          |  out|    1|   ap_memory|                                                   layer2_output_tile|         array|
|layer2_output_tile_we0          |  out|    1|   ap_memory|                                                   layer2_output_tile|         array|
|layer2_output_tile_d0           |  out|   32|   ap_memory|                                                   layer2_output_tile|         array|
|layer2_output_tile_1_address0   |  out|   10|   ap_memory|                                                 layer2_output_tile_1|         array|
|layer2_output_tile_1_ce0        |  out|    1|   ap_memory|                                                 layer2_output_tile_1|         array|
|layer2_output_tile_1_we0        |  out|    1|   ap_memory|                                                 layer2_output_tile_1|         array|
|layer2_output_tile_1_d0         |  out|   32|   ap_memory|                                                 layer2_output_tile_1|         array|
|layer2_output_tile_2_address0   |  out|   10|   ap_memory|                                                 layer2_output_tile_2|         array|
|layer2_output_tile_2_ce0        |  out|    1|   ap_memory|                                                 layer2_output_tile_2|         array|
|layer2_output_tile_2_we0        |  out|    1|   ap_memory|                                                 layer2_output_tile_2|         array|
|layer2_output_tile_2_d0         |  out|   32|   ap_memory|                                                 layer2_output_tile_2|         array|
|layer2_output_tile_3_address0   |  out|   10|   ap_memory|                                                 layer2_output_tile_3|         array|
|layer2_output_tile_3_ce0        |  out|    1|   ap_memory|                                                 layer2_output_tile_3|         array|
|layer2_output_tile_3_we0        |  out|    1|   ap_memory|                                                 layer2_output_tile_3|         array|
|layer2_output_tile_3_d0         |  out|   32|   ap_memory|                                                 layer2_output_tile_3|         array|
|layer2_output_tile_4_address0   |  out|   10|   ap_memory|                                                 layer2_output_tile_4|         array|
|layer2_output_tile_4_ce0        |  out|    1|   ap_memory|                                                 layer2_output_tile_4|         array|
|layer2_output_tile_4_we0        |  out|    1|   ap_memory|                                                 layer2_output_tile_4|         array|
|layer2_output_tile_4_d0         |  out|   32|   ap_memory|                                                 layer2_output_tile_4|         array|
|layer2_output_tile_5_address0   |  out|   10|   ap_memory|                                                 layer2_output_tile_5|         array|
|layer2_output_tile_5_ce0        |  out|    1|   ap_memory|                                                 layer2_output_tile_5|         array|
|layer2_output_tile_5_we0        |  out|    1|   ap_memory|                                                 layer2_output_tile_5|         array|
|layer2_output_tile_5_d0         |  out|   32|   ap_memory|                                                 layer2_output_tile_5|         array|
|layer2_output_tile_6_address0   |  out|   10|   ap_memory|                                                 layer2_output_tile_6|         array|
|layer2_output_tile_6_ce0        |  out|    1|   ap_memory|                                                 layer2_output_tile_6|         array|
|layer2_output_tile_6_we0        |  out|    1|   ap_memory|                                                 layer2_output_tile_6|         array|
|layer2_output_tile_6_d0         |  out|   32|   ap_memory|                                                 layer2_output_tile_6|         array|
|layer2_output_tile_7_address0   |  out|   10|   ap_memory|                                                 layer2_output_tile_7|         array|
|layer2_output_tile_7_ce0        |  out|    1|   ap_memory|                                                 layer2_output_tile_7|         array|
|layer2_output_tile_7_we0        |  out|    1|   ap_memory|                                                 layer2_output_tile_7|         array|
|layer2_output_tile_7_d0         |  out|   32|   ap_memory|                                                 layer2_output_tile_7|         array|
|layer2_output_tile_8_address0   |  out|   10|   ap_memory|                                                 layer2_output_tile_8|         array|
|layer2_output_tile_8_ce0        |  out|    1|   ap_memory|                                                 layer2_output_tile_8|         array|
|layer2_output_tile_8_we0        |  out|    1|   ap_memory|                                                 layer2_output_tile_8|         array|
|layer2_output_tile_8_d0         |  out|   32|   ap_memory|                                                 layer2_output_tile_8|         array|
|layer2_output_tile_9_address0   |  out|   10|   ap_memory|                                                 layer2_output_tile_9|         array|
|layer2_output_tile_9_ce0        |  out|    1|   ap_memory|                                                 layer2_output_tile_9|         array|
|layer2_output_tile_9_we0        |  out|    1|   ap_memory|                                                 layer2_output_tile_9|         array|
|layer2_output_tile_9_d0         |  out|   32|   ap_memory|                                                 layer2_output_tile_9|         array|
|layer2_output_tile_10_address0  |  out|   10|   ap_memory|                                                layer2_output_tile_10|         array|
|layer2_output_tile_10_ce0       |  out|    1|   ap_memory|                                                layer2_output_tile_10|         array|
|layer2_output_tile_10_we0       |  out|    1|   ap_memory|                                                layer2_output_tile_10|         array|
|layer2_output_tile_10_d0        |  out|   32|   ap_memory|                                                layer2_output_tile_10|         array|
|layer2_output_tile_11_address0  |  out|   10|   ap_memory|                                                layer2_output_tile_11|         array|
|layer2_output_tile_11_ce0       |  out|    1|   ap_memory|                                                layer2_output_tile_11|         array|
|layer2_output_tile_11_we0       |  out|    1|   ap_memory|                                                layer2_output_tile_11|         array|
|layer2_output_tile_11_d0        |  out|   32|   ap_memory|                                                layer2_output_tile_11|         array|
|layer2_output_tile_12_address0  |  out|   10|   ap_memory|                                                layer2_output_tile_12|         array|
|layer2_output_tile_12_ce0       |  out|    1|   ap_memory|                                                layer2_output_tile_12|         array|
|layer2_output_tile_12_we0       |  out|    1|   ap_memory|                                                layer2_output_tile_12|         array|
|layer2_output_tile_12_d0        |  out|   32|   ap_memory|                                                layer2_output_tile_12|         array|
|layer2_output_tile_13_address0  |  out|   10|   ap_memory|                                                layer2_output_tile_13|         array|
|layer2_output_tile_13_ce0       |  out|    1|   ap_memory|                                                layer2_output_tile_13|         array|
|layer2_output_tile_13_we0       |  out|    1|   ap_memory|                                                layer2_output_tile_13|         array|
|layer2_output_tile_13_d0        |  out|   32|   ap_memory|                                                layer2_output_tile_13|         array|
|layer2_output_tile_14_address0  |  out|   10|   ap_memory|                                                layer2_output_tile_14|         array|
|layer2_output_tile_14_ce0       |  out|    1|   ap_memory|                                                layer2_output_tile_14|         array|
|layer2_output_tile_14_we0       |  out|    1|   ap_memory|                                                layer2_output_tile_14|         array|
|layer2_output_tile_14_d0        |  out|   32|   ap_memory|                                                layer2_output_tile_14|         array|
|layer2_output_tile_15_address0  |  out|   10|   ap_memory|                                                layer2_output_tile_15|         array|
|layer2_output_tile_15_ce0       |  out|    1|   ap_memory|                                                layer2_output_tile_15|         array|
|layer2_output_tile_15_we0       |  out|    1|   ap_memory|                                                layer2_output_tile_15|         array|
|layer2_output_tile_15_d0        |  out|   32|   ap_memory|                                                layer2_output_tile_15|         array|
|layer2_output_tile_16_address0  |  out|   10|   ap_memory|                                                layer2_output_tile_16|         array|
|layer2_output_tile_16_ce0       |  out|    1|   ap_memory|                                                layer2_output_tile_16|         array|
|layer2_output_tile_16_we0       |  out|    1|   ap_memory|                                                layer2_output_tile_16|         array|
|layer2_output_tile_16_d0        |  out|   32|   ap_memory|                                                layer2_output_tile_16|         array|
+--------------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+

