<!DOCTYPE html>
<html lang="en">
<head>
<meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1.0">
<title>Mohan Tanara | VLSI & Embedded Systems Portfolio</title>

<style>
:root {
    --bg-color: #0f172a;
    --text-color: #f8fafc;
    --accent-color: #38bdf8;
    --secondary-bg: #1e293b;
}

body {
    font-family: 'Segoe UI', Tahoma, Geneva, Verdana, sans-serif;
    background-color: var(--bg-color);
    color: var(--text-color);
    margin: 0;
    line-height: 1.6;
}

header {
    height: 60vh;
    display: flex;
    flex-direction: column;
    justify-content: center;
    align-items: center;
    text-align: center;
    background: linear-gradient(135deg, #0f172a, #1e293b);
    border-bottom: 2px solid var(--accent-color);
}

.container {
    width: 85%;
    max-width: 1000px;
    margin: auto;
    padding: 2rem 0;
}

h1 { font-size: 3rem; }
h2 {
    color: var(--accent-color);
    border-bottom: 1px solid #334155;
    padding-bottom: 0.5rem;
}

.skills-grid {
    display: grid;
    grid-template-columns: repeat(auto-fit, minmax(220px, 1fr));
    gap: 1.5rem;
}

.card, .project-item {
    background: var(--secondary-bg);
    padding: 1.5rem;
    border-radius: 8px;
    border-left: 4px solid var(--accent-color);
}

.tag {
    display: inline-block;
    background: #334155;
    color: var(--accent-color);
    padding: 0.3rem 0.6rem;
    border-radius: 4px;
    font-size: 0.8rem;
    margin-right: 0.4rem;
    margin-top: 0.4rem;
}

footer {
    text-align: center;
    padding: 2rem;
    color: #94a3b8;
}
</style>
</head>

<body>

<header>
    <h1>Mohan Tanara</h1>
    <p style="font-size:1.2rem;">Aspiring Digital VLSI & Embedded Systems Engineer</p>
    <p>RTL Design • Verilog • FPGA • Embedded Systems</p>
</header>

<div class="container">

<!-- ABOUT -->
<section>
<h2>About Me</h2>
<p>
I am a B.Tech Electronics and Communication Engineering student with strong interest in
<strong>Digital VLSI Design, FPGA-based systems, and Embedded Technologies</strong>.
I enjoy transforming theoretical digital concepts into practical hardware implementations
using Verilog and FPGA platforms.
</p>
</section>

<!-- SKILLS -->
<section>
<h2>Technical Skills</h2>
<div class="skills-grid">
    <div class="card">
        <h3>HDL & Digital</h3>
        <p>Verilog, VHDL, RTL Design, Digital Electronics, FPGA Fundamentals</p>
    </div>
    <div class="card">
        <h3>Embedded & Programming</h3>
        <p>C Programming, Embedded C, 8086 Microprocessor</p>
    </div>
    <div class="card">
        <h3>Tools</h3>
        <p>Xilinx Vivado, MATLAB, Proteus, Circuit Simulation</p>
    </div>
</div>
</section>

<!-- PROJECTS -->
<section>
<h2>Projects</h2>

<div class="project-item">
<h3>FPGA-Based Digital Clock</h3>
<p>
Designed and implemented a real-time digital clock on an FPGA board capable of displaying
hours, minutes, and seconds. The project involved clock division, synchronous counters,
and seven-segment display interfacing using <strong>Verilog/VHDL</strong>.
This project strengthened my understanding of <strong>RTL design flow, timing constraints,
and FPGA hardware debugging</strong>.
</p>
<span class="tag">FPGA</span>
<span class="tag">Verilog</span>
<span class="tag">RTL Design</span>
</div>

<div class="project-item">
<h3>Microplastic Detection Sensor (Smart India Hackathon)</h3>
<p>
Worked as a <strong>Team Lead</strong> in Smart India Hackathon on developing a sensor-based
solution for detecting microplastics in water bodies.
The project focused on system-level design, sensor integration concepts, and data analysis
approaches to address an important environmental problem.
</p>
<span class="tag">IoT</span>
<span class="tag">Sensors</span>
<span class="tag">Team Leadership</span>
</div>

</section>

<!-- ACHIEVEMENTS -->
<section>
<h2>Achievements</h2>
<ul>
    <li>Runner-up in National Level Seminar Competition on <strong>Smart Watches</strong></li>
    <li>Selected participant for <strong>ISRO Hackathon 2025</strong></li>
    <li>Team Lead in <strong>Smart India Hackathon</strong></li>
    <li>Participant in National Level Technical Meet <strong>Synergy 2024</strong></li>
</ul>
</section>

<!-- COLLABORATION -->
<section>
<h2>Collaboration & Industry Exposure</h2>
<ul>
    <li>Participated in a 5-day <strong>Industry–Academia Connect Program</strong> conducted by
        <strong>Infosys DC, Vizag</strong></li>
    <li>Collaborated with multidisciplinary teams during national-level hackathons</li>
    <li>Worked closely with peers on FPGA and embedded system projects</li>
</ul>
</section>

<!-- CONTACT -->
<section>
<h2>Contact</h2>
<p><strong>Email:</strong> tanaramohan@gmail.com</p>
<p><strong>Phone:</strong> +91 9390476063</p>
<p><strong>Location:</strong> Visakhapatnam, India</p>
</section>

</div>

<footer>
<p>© 2026 Mohan Tanara | VLSI & Embedded Systems Portfolio</p>
</footer>

</body>
</html>
