// Some helpers (the `Display` dump, primitive `from_raw` /
// `as_range` accessors, and `unreachable` builder) are reachable
// only from the `ryo ir --emit=tir` flag and from
// future phases (lazy sema, comptime). Allow until then so CI's
// `-Dwarnings` doesn't fire on shape-only scaffolding.
#![allow(dead_code)]

//! Typed Intermediate Representation (TIR).
//!
//! TIR is the direct structural analogue of Zig's AIR
//! (`src/Air.zig`): a flat instruction stream produced by `sema`
//! from UIR and consumed by `codegen`. Where UIR carried no types
//! and lived in a single program-wide arena, TIR is **per-function-
//! body** and every instruction carries its resolved [`TypeId`].
//!
//! ## Why per-function
//!
//! Phase 5 (lazy sema) and the comptime / generics milestones that
//! ride on top of it duplicate function bodies — one TIR per
//! generic instantiation, one per inline expansion. Keeping each
//! body in its own arena makes "make N typed copies of this body"
//! a `Tir::clone` away. A single program-wide arena (UIR's shape)
//! would force renumbering on every duplication.
//!
//! ## Storage shape
//!
//! Per [`Tir`]:
//!
//! - `instructions: Vec<TypedInst>` — fixed-size `(tag, ty, data)`
//!   triples, one per instruction. Sub-expressions live as their
//!   own entries and are reached via [`TirRef`] indices, never
//!   nested.
//! - `extra: Vec<u32>` — variable-size payloads (call argument
//!   lists, packed `VarDecl` headers, body statement lists). Mirrors
//!   the sidecar arena from UIR / `InternPool`.
//! - `spans: Vec<Span>` — parallel to `instructions`, one span per
//!   `TirRef`. Out-of-band so `TypedInst` itself stays compact.
//!
//! ## Why `NonZeroU32` for `TirRef`
//!
//! `TirRef(NonZeroU32)` makes `Option<TirRef>` a single 32-bit slot
//! via niche-filling. Slot 0 of `instructions` is reserved as a
//! never-emitted sentinel so all valid refs are non-zero. Same
//! invariant as [`crate::uir::InstRef`].
//!
//! ## Trusted producer
//!
//! TIR has exactly one producer (`sema`) and one consumer (`codegen`),
//! and the producer is trusted: view decoders and codegen's per-tag
//! dispatch `unreachable!` on malformed IR instead of returning an
//! error, because malformed TIR is a compiler bug, not user input. If
//! a second producer ever lands (cached IR, plugins, an alternative
//! front end), the decode paths must first be converted to report an
//! internal-error `Diag` — see the `unreachable!` sites in this file.

use crate::ast::CompoundOp;
use crate::types::{InternPool, StringId, TypeId};
use chumsky::span::{SimpleSpan, Span as _};
use std::collections::HashSet;
use std::fmt;
use std::num::NonZeroU32;

pub type Span = SimpleSpan;

// ---------- TirRef ----------

/// Index into a single [`Tir`]'s `instructions`. Refs are scoped to
/// the function body that produced them — a `TirRef` from one `Tir`
/// is meaningless in another.
#[derive(Debug, Clone, Copy, PartialEq, Eq, Hash)]
pub struct TirRef(NonZeroU32);

impl TirRef {
    fn from_index(idx: usize) -> Self {
        let raw = u32::try_from(idx).expect("TirRef index out of range (>= 2^32)");
        // Real indices must stay below the param-sentinel band
        // (`> u32::MAX / 2`); see the invariant on [`TirRef::param`].
        debug_assert!(
            raw <= u32::MAX / 2,
            "TirRef index entered the param-sentinel band: function bodies \
             must stay below 2^31 instructions"
        );
        TirRef(NonZeroU32::new(raw).expect("TirRef index must be >= 1"))
    }

    pub fn index(self) -> usize {
        self.0.get() as usize
    }

    pub fn raw(self) -> u32 {
        self.0.get()
    }

    pub fn from_raw(raw: u32) -> Self {
        TirRef(NonZeroU32::new(raw).expect("TirRef raw must be non-zero"))
    }

    /// Param sentinel: `u32::MAX - idx`, so sentinels occupy the top
    /// of the `u32` range and real instruction indices the bottom.
    /// Ownership / codegen use these as map keys for param-origin
    /// values; they are never valid indices into `instructions`.
    ///
    /// # Invariant
    ///
    /// Sentinels land at `> u32::MAX / 2`, so the encoding only stays
    /// collision-free while a function body has fewer than 2^31
    /// instructions (enforced by a `debug_assert!` in `from_index`,
    /// the arena-push path) and `idx` stays below 2^31.
    pub fn param(idx: usize) -> Self {
        // Same domain as `from_index`: `idx` must stay below 2^31 or the
        // sentinel collides with real instruction indices (and the
        // `u32::MAX - idx` subtraction wraps past the sentinel band).
        debug_assert!(
            idx < (1 << 31),
            "TirRef param index out of domain: param indices must stay below 2^31"
        );
        Self::from_raw(u32::MAX - idx as u32)
    }

    /// True for sentinel refs produced by [`TirRef::param`].
    pub const fn is_param(self) -> bool {
        self.0.get() > u32::MAX / 2
    }

    /// The param index for sentinel refs, `None` for real instructions.
    pub const fn as_param_index(self) -> Option<u32> {
        if self.is_param() {
            Some(u32::MAX - self.0.get())
        } else {
            None
        }
    }
}

// ---------- ExtraRange ----------

#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub struct ExtraRange {
    pub offset: u32,
    pub len: u32,
}

impl ExtraRange {
    pub fn as_range(self) -> std::ops::Range<usize> {
        let start = self.offset as usize;
        start..start + self.len as usize
    }
}

// ---------- Instruction tags ----------

/// All TIR instruction kinds.
///
/// Compared with [`crate::uir::InstTag`], TIR tags are *lowered*:
/// the type information that disambiguates polymorphic UIR ops
/// (`Add` works for any numeric type once we have floats) lives in
/// [`TypedInst::ty`], and the tag itself names the concrete machine
/// operation. Today the language only has `int`, `bool`, and `str`,
/// so the lowered set is mostly a 1:1 rename — `IAdd`, `INeg` —
/// but the shape is what lets float/SIMD variants slot in as new
/// arms without reshuffling sema or codegen.
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
#[repr(u8)]
pub enum TirTag {
    // Constants — terminal, no operands.
    IntConst,
    FloatConst,
    BoolConst,
    StrConst,
    /// `b"..."` literal (M8.4.2). Payload in `TirData::Str`.
    BytesConst,

    /// Read of a local (parameter or `let`-bound). Resolved to a
    /// `StringId` so codegen's `HashMap<StringId, Variable>` lookup
    /// is the same as today; future phases may swap this for a
    /// `LocalSlot(u32)` once we have a proper local table.
    Var,

    // Integer arithmetic / comparison. Both operands in
    // `TirData::BinOp`. `ICmpEq` / `ICmpNe` work for any operand
    // type that lowers to a Cranelift `icmp` (today: int, bool).
    IAdd,
    ISub,
    IMul,
    ISDiv,
    IMod,
    ICmpEq,
    ICmpNe,
    ICmpLt,
    ICmpLe,
    ICmpGt,
    ICmpGe,

    // String concatenation.
    StrConcat,

    // String equality.
    StrCmpEq,
    StrCmpNe,

    /// `bytes + bytes` concatenation (M8.4.2). Payload in `TirData::BinOp`.
    BytesConcat,

    /// `bytes`/`bytesview` equality (M8.4.2). Payload in `TirData::BinOp`.
    BytesCmpEq,
    /// `bytes`/`bytesview` inequality (M8.4.2). Payload in `TirData::BinOp`.
    BytesCmpNe,
    /// `bytes`/`bytesview` scalar indexing (M8.4.2): bounds-checked byte
    /// load → `int` (`u8` at M17.1). Payload in `TirData::BinOp`.
    BytesIndex,

    /// Read the `len` field of a str fat pointer. Operand in `TirData::UnOp`.
    StrLen,

    // Float arithmetic / comparison.
    FAdd,
    FSub,
    FMul,
    FDiv,
    FCmpEq,
    FCmpNe,
    FCmpLt,
    FCmpLe,
    FCmpGt,
    FCmpGe,

    /// Integer negation. Operand in `TirData::UnOp`.
    INeg,

    /// Float negation. Operand in `TirData::UnOp`.
    FNeg,

    /// Function call (user or builtin). Variable payload in `extra`
    /// — see [`call_extra`].
    Call,

    /// Variable declaration with an initializer. Variable payload in
    /// `extra` — see [`var_decl_extra`]. The `ty` slot of the
    /// `TypedInst` carries the *variable's* resolved type (matches
    /// the side-table behaviour from the Phase-3 interim sema).
    VarDecl,

    /// Reassignment to an existing mutable variable.
    /// Variable payload in `extra` — see [`assign_extra`].
    Assign,

    /// Compound assignment (`+=`, `-=`, etc.) to a mutable variable.
    /// Variable payload in `extra` — see [`compound_assign_extra`].
    CompoundAssign,

    /// Slice projection `base[start:end]` → `strview` (M8.4).
    Slice,
    /// Explicit owner → view representation conversion (drops `cap`),
    /// inserted by sema at view-parameter call sites and mixed
    /// owner/view equality operands. Operand in `data.un_op`. Owner
    /// pairs come from the pool's `owner_view` table: `str → strview`
    /// (M8.4), `bytes → bytesview` (M8.4.2).
    ToView,
    /// View → owner re-borrow (final spec P6'): materializes the cap=0
    /// fat triple — no allocation, call-scoped. Inserted by sema when a
    /// view is passed to an owned borrow parameter. Operand in
    /// `data.un_op`.
    ViewAsOwner,

    /// `return <expr>`. Operand in `TirData::UnOp`.
    Return,

    /// `return` with no expression.
    ReturnVoid,

    /// Top-level expression statement (value discarded). Operand in
    /// `TirData::UnOp`.
    ExprStmt,

    // Logical operators (short-circuit in codegen).
    BoolAnd,
    BoolOr,
    BoolNot,

    /// If/elif/else statement. Variable payload in `extra`.
    IfStmt,

    /// `while cond: body`. Variable payload in `extra` — see [`while_loop_extra`].
    WhileLoop,

    /// `for var in range(start, end): body`. Variable payload in `extra`
    /// — see [`for_range_extra`].
    ForRange,

    /// `break` statement.
    Break,

    /// `continue` statement.
    Continue,

    /// Inserted by sema at the point of an unrecoverable type error
    /// so the rest of the body still produces well-formed TIR. Has
    /// `ty == pool.error_type()`. Codegen must never see one — the
    /// driver short-circuits on `sink.has_errors()`.
    Unreachable,
}

// ---------- Per-argument call convention ----------

/// Per-argument call convention, stamped by sema and read by the
/// ownership pass. M8.3 adds `Inout` (mutable borrow, call-site `&x`).
#[derive(Copy, Clone, Debug, PartialEq, Eq)]
#[repr(u8)]
pub enum ParamMode {
    Borrow = 0,
    Move = 1,
    Inout = 2,
}

impl ParamMode {
    fn to_u32(self) -> u32 {
        self as u32
    }

    /// Strict decode: `None` for any word not produced by
    /// [`ParamMode::to_u32`]. Callers must treat `None` as producer
    /// corruption, never as `Borrow`.
    fn from_u32(v: u32) -> Option<Self> {
        match v {
            0 => Some(ParamMode::Borrow),
            1 => Some(ParamMode::Move),
            2 => Some(ParamMode::Inout),
            _ => None,
        }
    }
}

// ---------- Instruction data ----------

/// Per-instruction inline payload. Same shape as UIR's
/// [`crate::uir::InstData`] but parameterized over [`TirRef`].
#[derive(Debug, Clone, Copy)]
pub enum TirData {
    None,
    Int(i64),
    Float(f64),
    Str(StringId),
    Bool(bool),
    Var(StringId),
    UnOp(TirRef),
    BinOp {
        lhs: TirRef,
        rhs: TirRef,
    },
    /// Slice projection. Bounds `None` for shorthands (codegen
    /// substitutes 0 / len-of-base).
    Slice {
        base: TirRef,
        start: Option<TirRef>,
        end: Option<TirRef>,
    },
    Extra(ExtraRange),
}

#[derive(Debug, Clone, Copy)]
pub struct TypedInst {
    pub tag: TirTag,
    pub ty: TypeId,
    pub data: TirData,
}

// ---------- Function bodies ----------

#[derive(Debug, Clone)]
pub struct TirParam {
    pub name: StringId,
    pub ty: TypeId,
    pub mode: ParamMode,
    pub span: Span,
}

/// One function body's typed instruction stream.
///
/// Per the doc (§4.1): "TIR is per-function-body, not per-program."
/// Each `Tir` owns its own `instructions` / `extra` / `spans`
/// arenas; refs are scoped to the body. This is the shape that lets
/// monomorphization (Phase 5) clone-and-substitute one body without
/// renumbering everything else.
///
/// The body is tree-shaped: every instruction has at most one parent
/// (one incoming operand or body-statement edge), so the body roots
/// plus [`Tir::walk_operands`] edges form a forest, not a DAG.
/// Analyses that record one parent per instruction — e.g. the
/// ownership pass's first-parent-wins consumer map — rely on this;
/// [`TirBuilder::finish`] debug-asserts it on every built body.
#[derive(Debug, Clone)]
pub struct Tir {
    pub name: StringId,
    pub params: Vec<TirParam>,
    pub return_type: TypeId,
    pub instructions: Vec<TypedInst>,
    pub extra: Vec<u32>,
    pub spans: Vec<Span>,
    /// Range into `extra` of [`TirRef::raw`] handles for the body's
    /// top-level statements, in execution order.
    pub body: ExtraRange,
    pub span: Span,
}

impl Tir {
    /// Look up the instruction for `r`.
    ///
    /// # Panics
    ///
    /// Panics if `r` is a param sentinel ([`TirRef::param`]). Sentinels
    /// are map keys for param-origin values in ownership/codegen and
    /// are by construction never valid indices into `instructions`;
    /// callers must resolve them to their owning instruction first.
    /// This is a hard `assert!` (not debug-only) so a contract
    /// violation fails with a clear message in release builds too,
    /// instead of a cryptic index-out-of-bounds. A raw-0 ref needs no
    /// guard here: `TirRef` is a `NonZeroU32` newtype, so slot 0 (the
    /// reserved arena sentinel) is unconstructible — `from_raw(0)`
    /// and `from_index(0)` already panic at construction.
    pub fn inst(&self, r: TirRef) -> &TypedInst {
        assert!(
            !r.is_param(),
            "Tir::inst called with a param sentinel ref (raw={}); \
             param sentinels are not instruction indices",
            r.raw()
        );
        &self.instructions[r.index()]
    }

    /// Look up the source span for `r`. Same param-sentinel contract
    /// as [`Tir::inst`].
    pub fn span(&self, r: TirRef) -> Span {
        assert!(
            !r.is_param(),
            "Tir::span called with a param sentinel ref (raw={}); \
             param sentinels are not instruction indices",
            r.raw()
        );
        self.spans[r.index()]
    }

    pub fn body_stmts(&self) -> Vec<TirRef> {
        self.extra[self.body.as_range()]
            .iter()
            .copied()
            .map(TirRef::from_raw)
            .collect()
    }
}

// ---------- Variable-payload encoding ----------

/// Layout in `extra` for [`TirTag::Call`]:
///
/// ```text
///   [0]         name:  StringId
///   [1]         argc:  u32
///   [2..2+argc] args:  TirRef.raw()
///   [2+argc..2+2*argc] modes: ParamMode (one u32 per arg)
/// ```
///
/// `modes` is stamped by sema from each callee parameter's `mode`
/// field (user functions) or all-`Borrow` (builtins). The ownership
/// pass consumes these modes directly from the `CallView` payload to
/// determine parameter move/borrow conventions.
pub mod call_extra {
    pub const NAME: usize = 0;
    pub const ARGC: usize = 1;
    pub const ARGS: usize = 2;
    // MODES occupies ARGS+argc .. ARGS+2*argc (one u32 per arg).
}

/// Layout in `extra` for [`TirTag::VarDecl`]:
///
/// ```text
///   [0]  name:    StringId
///   [1]  flags:   u32  (bit 0 = mutable)
///   [2]  init:    TirRef.raw()
/// ```
///
/// Unlike UIR's `VarDecl`, there is no `TY_NONE_SENTINEL`: the
/// resolved variable type lives in the `TypedInst.ty` slot, never
/// `Option`-shaped at this layer.
pub mod var_decl_extra {
    pub const NAME: usize = 0;
    pub const FLAGS: usize = 1;
    pub const INIT: usize = 2;
    pub const LEN: usize = 3;

    pub const FLAG_MUTABLE: u32 = 1 << 0;
}

/// Layout in `extra` for [`TirTag::Assign`]:
///
/// ```text
///   [0]  name:  StringId
///   [1]  value: TirRef.raw()
/// ```
pub mod assign_extra {
    pub const NAME: usize = 0;
    pub const VALUE: usize = 1;
    pub const LEN: usize = 2;
}

/// Layout in `extra` for [`TirTag::CompoundAssign`]:
///
/// ```text
///   [0]  name:  StringId
///   [1]  op:    u32 (CompoundOp discriminant)
///   [2]  value: TirRef.raw()
/// ```
pub mod compound_assign_extra {
    pub const NAME: usize = 0;
    pub const OP: usize = 1;
    pub const VALUE: usize = 2;
    pub const LEN: usize = 3;
}

/// Layout in `extra` for [`TirTag::WhileLoop`]:
///
/// ```text
///   [0]       cond:       TirRef.raw()
///   [1]       body_count: u32
///   [2..2+n]  body stmts: TirRef.raw() each
/// ```
pub mod while_loop_extra {
    pub const COND: usize = 0;
    pub const BODY_COUNT: usize = 1;
    pub const BODY_START: usize = 2;
}

/// Layout in `extra` for [`TirTag::ForRange`]:
///
/// ```text
///   [0]       var_name:   StringId
///   [1]       start:      TirRef.raw()
///   [2]       end:        TirRef.raw()
///   [3]       body_count: u32
///   [4..4+n]  body stmts: TirRef.raw() each
/// ```
pub mod for_range_extra {
    pub const VAR_NAME: usize = 0;
    pub const START: usize = 1;
    pub const END: usize = 2;
    pub const BODY_COUNT: usize = 3;
    pub const BODY_START: usize = 4;
}

// ---------- Builder ----------

/// Mutable handle for emitting one function body's TIR. Sema is its
/// only caller in production; tests use it directly.
pub struct TirBuilder {
    name: StringId,
    params: Vec<TirParam>,
    return_type: TypeId,
    span: Span,
    instructions: Vec<TypedInst>,
    extra: Vec<u32>,
    spans: Vec<Span>,
}

impl TirBuilder {
    pub fn name(&self) -> StringId {
        self.name
    }

    pub fn new(name: StringId, params: Vec<TirParam>, return_type: TypeId, span: Span) -> Self {
        // Slot 0 is the reserved sentinel — never read, never
        // referenced. Pushing a placeholder keeps `TirRef` indices
        // 1-based without runtime checks on every read.
        let placeholder_span = SimpleSpan::new((), 0..0);
        let placeholder = TypedInst {
            tag: TirTag::Unreachable,
            ty: TypeId::from_raw(u32::MAX),
            data: TirData::None,
        };
        TirBuilder {
            name,
            params,
            return_type,
            span,
            instructions: vec![placeholder],
            extra: Vec::new(),
            spans: vec![placeholder_span],
        }
    }

    /// Type of an instruction the builder has already emitted.
    /// Sema needs this to type-check operands of sub-expressions
    /// it just translated, before the builder is `finish`ed into a
    /// `Tir`. Confined to type lookup so the builder's instruction
    /// arena stays an implementation detail.
    pub fn ty_of(&self, r: TirRef) -> TypeId {
        self.instructions[r.index()].ty
    }

    fn push(&mut self, tag: TirTag, ty: TypeId, data: TirData, span: Span) -> TirRef {
        let idx = self.instructions.len();
        self.instructions.push(TypedInst { tag, ty, data });
        self.spans.push(span);
        TirRef::from_index(idx)
    }

    pub fn int_const(&mut self, value: i64, ty: TypeId, span: Span) -> TirRef {
        self.push(TirTag::IntConst, ty, TirData::Int(value), span)
    }

    pub fn float_const(&mut self, value: f64, ty: TypeId, span: Span) -> TirRef {
        self.push(TirTag::FloatConst, ty, TirData::Float(value), span)
    }

    pub fn bool_const(&mut self, value: bool, ty: TypeId, span: Span) -> TirRef {
        self.push(TirTag::BoolConst, ty, TirData::Bool(value), span)
    }

    pub fn str_const(&mut self, value: StringId, ty: TypeId, span: Span) -> TirRef {
        self.push(TirTag::StrConst, ty, TirData::Str(value), span)
    }

    pub fn bytes_const(&mut self, value: StringId, ty: TypeId, span: Span) -> TirRef {
        self.push(TirTag::BytesConst, ty, TirData::Str(value), span)
    }

    pub fn var(&mut self, name: StringId, ty: TypeId, span: Span) -> TirRef {
        self.push(TirTag::Var, ty, TirData::Var(name), span)
    }

    pub fn unary(&mut self, tag: TirTag, ty: TypeId, operand: TirRef, span: Span) -> TirRef {
        debug_assert!(matches!(
            tag,
            TirTag::INeg | TirTag::FNeg | TirTag::BoolNot | TirTag::Return | TirTag::ExprStmt
        ));
        self.push(tag, ty, TirData::UnOp(operand), span)
    }

    pub fn binary(
        &mut self,
        tag: TirTag,
        ty: TypeId,
        lhs: TirRef,
        rhs: TirRef,
        span: Span,
    ) -> TirRef {
        debug_assert!(matches!(
            tag,
            TirTag::IAdd
                | TirTag::ISub
                | TirTag::IMul
                | TirTag::ISDiv
                | TirTag::IMod
                | TirTag::ICmpEq
                | TirTag::ICmpNe
                | TirTag::ICmpLt
                | TirTag::ICmpLe
                | TirTag::ICmpGt
                | TirTag::ICmpGe
                | TirTag::StrConcat
                | TirTag::StrCmpEq
                | TirTag::StrCmpNe
                | TirTag::BytesConcat
                | TirTag::BytesCmpEq
                | TirTag::BytesCmpNe
                | TirTag::BytesIndex
                | TirTag::FAdd
                | TirTag::FSub
                | TirTag::FMul
                | TirTag::FDiv
                | TirTag::FCmpEq
                | TirTag::FCmpNe
                | TirTag::FCmpLt
                | TirTag::FCmpLe
                | TirTag::FCmpGt
                | TirTag::FCmpGe
                | TirTag::BoolAnd
                | TirTag::BoolOr
        ));
        self.push(tag, ty, TirData::BinOp { lhs, rhs }, span)
    }

    pub fn return_void(&mut self, ty: TypeId, span: Span) -> TirRef {
        self.push(TirTag::ReturnVoid, ty, TirData::None, span)
    }

    pub fn unreachable(&mut self, ty: TypeId, span: Span) -> TirRef {
        self.push(TirTag::Unreachable, ty, TirData::None, span)
    }

    /// General-purpose instruction emit for tags that don't fit the
    /// `unary` / `binary` debug-assert gates. Sema uses this for
    /// method-call lowerings like `StrLen`.
    pub fn push_typed(&mut self, tag: TirTag, data: TirData, ty: TypeId, span: Span) -> TirRef {
        self.push(tag, ty, data, span)
    }

    /// Slice projection `base[start:end]` → `strview` (final spec §3.1).
    /// `start` / `end` are `None` for the `s[start:]`, `s[:end]`,
    /// `s[:]` shorthands; codegen substitutes 0 / len-of-base.
    /// `view_ty` is the pool's `str_view()` — the builder holds no pool.
    pub fn slice(
        &mut self,
        base: TirRef,
        start: Option<TirRef>,
        end: Option<TirRef>,
        view_ty: TypeId,
        span: Span,
    ) -> TirRef {
        self.push(
            TirTag::Slice,
            view_ty,
            TirData::Slice { base, start, end },
            span,
        )
    }

    /// Explicit owner → view representation conversion (final spec
    /// §3.4): drops the `cap` word. Inserted by sema at view-parameter
    /// call sites and on the owned side of mixed owner/view equality.
    /// `view_ty` comes from the pool's `owner_view` table.
    pub fn to_view(&mut self, inner: TirRef, view_ty: TypeId, span: Span) -> TirRef {
        self.push(TirTag::ToView, view_ty, TirData::UnOp(inner), span)
    }

    /// View → owner re-borrow (final spec P6'): materializes the cap=0
    /// fat triple at the call site — no allocation, call-scoped.
    /// Inserted by sema when a view is passed to an owned borrow
    /// parameter. `ty` is the pool's owner type for the view.
    pub fn view_as_owner(&mut self, inner: TirRef, ty: TypeId, span: Span) -> TirRef {
        self.push(TirTag::ViewAsOwner, ty, TirData::UnOp(inner), span)
    }

    fn extra_offset(&self) -> u32 {
        u32::try_from(self.extra.len()).expect("TIR extra arena exceeded u32::MAX words")
    }

    fn len_u32(len: usize) -> u32 {
        u32::try_from(len).expect("TIR list length exceeded u32::MAX")
    }

    fn push_ref_list(&mut self, refs: &[TirRef]) {
        self.extra.push(Self::len_u32(refs.len()));
        for r in refs {
            self.extra.push(r.raw());
        }
    }

    /// Emit a `Call` with name, arg list, and per-arg call conventions
    /// packed into `extra`. `ty` is the call's *return* type.
    /// `modes` carries one [`ParamMode`] per argument (borrow vs move),
    /// stamped by sema from the callee signature.
    pub fn call(
        &mut self,
        name: StringId,
        args: &[TirRef],
        modes: &[ParamMode],
        ty: TypeId,
        span: Span,
    ) -> TirRef {
        assert_eq!(
            modes.len(),
            args.len(),
            "TirBuilder::call: one ParamMode per arg"
        );
        let offset = self.extra_offset();
        self.extra.push(name.raw());
        self.extra.push(Self::len_u32(args.len()));
        for a in args {
            self.extra.push(a.raw());
        }
        for m in modes {
            self.extra.push(m.to_u32());
        }
        let len = Self::len_u32(call_extra::ARGS + 2 * args.len());
        self.push(
            TirTag::Call,
            ty,
            TirData::Extra(ExtraRange { offset, len }),
            span,
        )
    }

    /// Emit a `VarDecl`. `var_ty` is the variable's resolved type
    /// (post annotation / inference) and goes into the `TypedInst.ty`
    /// slot directly — there is no `None` shape here.
    pub fn var_decl(
        &mut self,
        name: StringId,
        mutable: bool,
        var_ty: TypeId,
        initializer: TirRef,
        span: Span,
    ) -> TirRef {
        let offset = self.extra_offset();
        self.extra.push(name.raw());
        self.extra.push(if mutable {
            var_decl_extra::FLAG_MUTABLE
        } else {
            0
        });
        self.extra.push(initializer.raw());
        self.push(
            TirTag::VarDecl,
            var_ty,
            TirData::Extra(ExtraRange {
                offset,
                len: Self::len_u32(var_decl_extra::LEN),
            }),
            span,
        )
    }

    pub fn assign(&mut self, name: StringId, var_ty: TypeId, value: TirRef, span: Span) -> TirRef {
        let offset = self.extra_offset();
        self.extra.push(name.raw());
        self.extra.push(value.raw());
        self.push(
            TirTag::Assign,
            var_ty,
            TirData::Extra(ExtraRange {
                offset,
                len: Self::len_u32(assign_extra::LEN),
            }),
            span,
        )
    }

    pub fn compound_assign(
        &mut self,
        name: StringId,
        op: CompoundOp,
        var_ty: TypeId,
        value: TirRef,
        span: Span,
    ) -> TirRef {
        let offset = self.extra_offset();
        self.extra.push(name.raw());
        self.extra.push(op as u32);
        self.extra.push(value.raw());
        self.push(
            TirTag::CompoundAssign,
            var_ty,
            TirData::Extra(ExtraRange {
                offset,
                len: Self::len_u32(compound_assign_extra::LEN),
            }),
            span,
        )
    }

    pub fn if_stmt(
        &mut self,
        cond: TirRef,
        then_stmts: &[TirRef],
        elif_branches: &[(TirRef, Vec<TirRef>)],
        else_stmts: Option<&[TirRef]>,
        ty: TypeId,
        span: Span,
    ) -> TirRef {
        let elif_words: usize = elif_branches.iter().map(|(_, body)| 2 + body.len()).sum();
        let total =
            1 + 1 + then_stmts.len() + 1 + elif_words + 1 + else_stmts.map_or(0, |s| 1 + s.len());
        self.extra.reserve(total);

        let offset = self.extra_offset();
        self.extra.push(cond.raw());
        self.push_ref_list(then_stmts);
        self.extra.push(Self::len_u32(elif_branches.len()));
        for (elif_cond, elif_body) in elif_branches {
            self.extra.push(elif_cond.raw());
            self.push_ref_list(elif_body);
        }
        match else_stmts {
            Some(stmts) => {
                self.extra.push(1);
                self.push_ref_list(stmts);
            }
            None => {
                self.extra.push(0);
            }
        }
        let len = Self::len_u32(self.extra.len() - offset as usize);
        self.push(
            TirTag::IfStmt,
            ty,
            TirData::Extra(ExtraRange { offset, len }),
            span,
        )
    }

    pub fn while_loop(&mut self, cond: TirRef, body: &[TirRef], ty: TypeId, span: Span) -> TirRef {
        let offset = self.extra_offset();
        self.extra.push(cond.raw());
        self.extra.push(Self::len_u32(body.len()));
        for &stmt in body {
            self.extra.push(stmt.raw());
        }
        let len = while_loop_extra::BODY_START + body.len();
        self.push(
            TirTag::WhileLoop,
            ty,
            TirData::Extra(ExtraRange {
                offset,
                len: Self::len_u32(len),
            }),
            span,
        )
    }

    pub fn for_range(
        &mut self,
        var_name: StringId,
        start: TirRef,
        end: TirRef,
        body: &[TirRef],
        ty: TypeId,
        span: Span,
    ) -> TirRef {
        let offset = self.extra_offset();
        self.extra.push(var_name.raw());
        self.extra.push(start.raw());
        self.extra.push(end.raw());
        self.extra.push(Self::len_u32(body.len()));
        for &stmt in body {
            self.extra.push(stmt.raw());
        }
        let len = for_range_extra::BODY_START + body.len();
        self.push(
            TirTag::ForRange,
            ty,
            TirData::Extra(ExtraRange {
                offset,
                len: Self::len_u32(len),
            }),
            span,
        )
    }

    pub fn break_stmt(&mut self, ty: TypeId, span: Span) -> TirRef {
        self.push(TirTag::Break, ty, TirData::None, span)
    }

    pub fn continue_stmt(&mut self, ty: TypeId, span: Span) -> TirRef {
        self.push(TirTag::Continue, ty, TirData::None, span)
    }

    /// Finish: bake in the body statement list and produce the
    /// finished [`Tir`].
    pub fn finish(mut self, stmts: &[TirRef]) -> Tir {
        let offset = self.extra_offset();
        for r in stmts {
            self.extra.push(r.raw());
        }
        let len = Self::len_u32(stmts.len());
        let tir = Tir {
            name: self.name,
            params: self.params,
            return_type: self.return_type,
            instructions: self.instructions,
            extra: self.extra,
            spans: self.spans,
            body: ExtraRange { offset, len },
            span: self.span,
        };
        #[cfg(debug_assertions)]
        tir.validate_tree_shape();
        tir
    }
}

// ---------- Read-side helpers ----------

pub struct CallView {
    pub name: StringId,
    pub args: Vec<TirRef>,
    /// Per-argument call convention, parallel to `args`. Stamped by
    /// sema from each callee parameter's `mode` field.
    pub modes: Vec<ParamMode>,
}

pub struct VarDeclView {
    pub name: StringId,
    pub mutable: bool,
    pub initializer: TirRef,
}

pub struct AssignView {
    pub name: StringId,
    pub value: TirRef,
}

pub struct CompoundAssignView {
    pub name: StringId,
    pub op: CompoundOp,
    pub value: TirRef,
}

pub struct TirElifView {
    pub cond: TirRef,
    pub body: Vec<TirRef>,
}

pub struct TirIfStmtView {
    pub cond: TirRef,
    pub then_stmts: Vec<TirRef>,
    pub elif_branches: Vec<TirElifView>,
    pub else_stmts: Option<Vec<TirRef>>,
}

pub struct WhileLoopView {
    pub cond: TirRef,
    pub body: Vec<TirRef>,
}

pub struct ForRangeView {
    pub var_name: StringId,
    pub start: TirRef,
    pub end: TirRef,
    pub body: Vec<TirRef>,
}

impl Tir {
    pub fn call_view(&self, r: TirRef) -> CallView {
        let inst = self.inst(r);
        debug_assert!(matches!(inst.tag, TirTag::Call));
        let range = match inst.data {
            TirData::Extra(rng) => rng,
            _ => unreachable!("Call must carry TirData::Extra"),
        };
        let slice = &self.extra[range.as_range()];
        let name = StringId::from_raw(slice[call_extra::NAME]);
        let argc = slice[call_extra::ARGC] as usize;
        let args = slice[call_extra::ARGS..call_extra::ARGS + argc]
            .iter()
            .copied()
            .map(TirRef::from_raw)
            .collect();
        let modes = slice[call_extra::ARGS + argc..call_extra::ARGS + 2 * argc]
            .iter()
            .copied()
            .map(|v| {
                ParamMode::from_u32(v).unwrap_or_else(|| {
                    unreachable!("call_extra mode word {v} not written by ParamMode::to_u32")
                })
            })
            .collect();
        CallView { name, args, modes }
    }

    pub fn var_decl_view(&self, r: TirRef) -> VarDeclView {
        let inst = self.inst(r);
        debug_assert!(matches!(inst.tag, TirTag::VarDecl));
        let range = match inst.data {
            TirData::Extra(rng) => rng,
            _ => unreachable!("VarDecl must carry TirData::Extra"),
        };
        let slice = &self.extra[range.as_range()];
        let name = StringId::from_raw(slice[var_decl_extra::NAME]);
        let mutable = slice[var_decl_extra::FLAGS] & var_decl_extra::FLAG_MUTABLE != 0;
        let initializer = TirRef::from_raw(slice[var_decl_extra::INIT]);
        VarDeclView {
            name,
            mutable,
            initializer,
        }
    }

    pub fn assign_view(&self, r: TirRef) -> AssignView {
        let inst = self.inst(r);
        debug_assert!(matches!(inst.tag, TirTag::Assign));
        let range = match inst.data {
            TirData::Extra(rng) => rng,
            _ => unreachable!("Assign must carry TirData::Extra"),
        };
        let slice = &self.extra[range.as_range()];
        AssignView {
            name: StringId::from_raw(slice[assign_extra::NAME]),
            value: TirRef::from_raw(slice[assign_extra::VALUE]),
        }
    }

    pub fn compound_assign_view(&self, r: TirRef) -> CompoundAssignView {
        let inst = self.inst(r);
        debug_assert!(matches!(inst.tag, TirTag::CompoundAssign));
        let range = match inst.data {
            TirData::Extra(rng) => rng,
            _ => unreachable!("CompoundAssign must carry TirData::Extra"),
        };
        let slice = &self.extra[range.as_range()];
        CompoundAssignView {
            name: StringId::from_raw(slice[compound_assign_extra::NAME]),
            op: CompoundOp::from_raw(slice[compound_assign_extra::OP]),
            value: TirRef::from_raw(slice[compound_assign_extra::VALUE]),
        }
    }

    pub fn if_stmt_view(&self, r: TirRef) -> TirIfStmtView {
        let inst = self.inst(r);
        debug_assert!(matches!(inst.tag, TirTag::IfStmt));
        let range = match inst.data {
            TirData::Extra(rng) => rng,
            _ => unreachable!("IfStmt must carry TirData::Extra"),
        };
        let slice = &self.extra[range.as_range()];
        let mut pos = 0;

        let cond = TirRef::from_raw(slice[pos]);
        pos += 1;

        let then_stmts = read_ref_list(slice, &mut pos);

        let elif_count = slice[pos] as usize;
        pos += 1;
        let mut elif_branches = Vec::with_capacity(elif_count);
        for _ in 0..elif_count {
            let elif_cond = TirRef::from_raw(slice[pos]);
            pos += 1;
            let body = read_ref_list(slice, &mut pos);
            elif_branches.push(TirElifView {
                cond: elif_cond,
                body,
            });
        }

        let has_else = slice[pos] != 0;
        pos += 1;
        let else_stmts = if has_else {
            Some(read_ref_list(slice, &mut pos))
        } else {
            None
        };

        TirIfStmtView {
            cond,
            then_stmts,
            elif_branches,
            else_stmts,
        }
    }

    pub fn while_loop_view(&self, r: TirRef) -> WhileLoopView {
        let inst = self.inst(r);
        debug_assert!(matches!(inst.tag, TirTag::WhileLoop));
        let range = match inst.data {
            TirData::Extra(rng) => rng,
            _ => unreachable!("WhileLoop must carry TirData::Extra"),
        };
        let slice = &self.extra[range.as_range()];
        let cond = TirRef::from_raw(slice[while_loop_extra::COND]);
        let mut pos = while_loop_extra::BODY_COUNT;
        let body = read_ref_list(slice, &mut pos);
        WhileLoopView { cond, body }
    }

    pub fn for_range_view(&self, r: TirRef) -> ForRangeView {
        let inst = self.inst(r);
        debug_assert!(matches!(inst.tag, TirTag::ForRange));
        let range = match inst.data {
            TirData::Extra(rng) => rng,
            _ => unreachable!("ForRange must carry TirData::Extra"),
        };
        let slice = &self.extra[range.as_range()];
        let var_name = StringId::from_raw(slice[for_range_extra::VAR_NAME]);
        let start = TirRef::from_raw(slice[for_range_extra::START]);
        let end = TirRef::from_raw(slice[for_range_extra::END]);
        let mut pos = for_range_extra::BODY_COUNT;
        let body = read_ref_list(slice, &mut pos);
        ForRangeView {
            var_name,
            start,
            end,
            body,
        }
    }
}

fn read_ref_list(slice: &[u32], pos: &mut usize) -> Vec<TirRef> {
    let count = slice[*pos] as usize;
    *pos += 1;
    let refs = slice[*pos..*pos + count]
        .iter()
        .copied()
        .map(TirRef::from_raw)
        .collect();
    *pos += count;
    refs
}

// ---------- Structural reachability ----------

/// Distinguishes the two kinds of (parent, child) edges announced
/// by [`Tir::walk_operands`]:
///
/// * [`ChildKind::Operand`] — a direct data dependency (e.g. a
///   binary-op LHS, a call arg, a `VarDecl`'s initializer, an
///   `if`/`while`/`for` condition or range bound). Consumer of
///   the parent.
/// * [`ChildKind::BodyStmt`] — a statement nested inside an
///   `if`/`while`/`for` body. Reachable from the parent for
///   traversal, but not a consumer of the parent.
#[derive(Clone, Copy)]
pub enum ChildKind {
    Operand,
    BodyStmt,
}

impl Tir {
    /// Visit every direct operand and body-statement edge of TIR
    /// instruction `r`, invoking `f(parent, child, kind)` for each
    /// `(parent, child)` edge in forward source order. **Shallow** —
    /// does not recurse on its own; callers' closures drive recursion
    /// (see [`Tir::collect_reachable`]). Avoids the O(2^N) re-walking
    /// that an internally-recursive walker would produce when callers
    /// also recurse via their closures.
    ///
    /// Single source of truth for TIR-shape coverage across the
    /// compiler's post-sema analyses (the ownership pass's last-use
    /// and consumer-of walks drive their recursion from here). Adding
    /// a new TIR shape requires updating exactly this function.
    pub fn walk_operands(&self, r: TirRef, f: &mut impl FnMut(TirRef, TirRef, ChildKind)) {
        let inst = *self.inst(r);
        match inst.data {
            TirData::UnOp(o) => {
                f(r, o, ChildKind::Operand);
            }
            TirData::BinOp { lhs, rhs } => {
                f(r, lhs, ChildKind::Operand);
                f(r, rhs, ChildKind::Operand);
            }
            TirData::Slice { base, start, end } => {
                // M8.4: a slice reads its base and bounds; the base read
                // is what keeps the owner live (final spec §3.2 P5).
                f(r, base, ChildKind::Operand);
                if let Some(s) = start {
                    f(r, s, ChildKind::Operand);
                }
                if let Some(e) = end {
                    f(r, e, ChildKind::Operand);
                }
            }
            TirData::Extra(_) => match inst.tag {
                TirTag::Call => {
                    let view = self.call_view(r);
                    for &arg in &view.args {
                        f(r, arg, ChildKind::Operand);
                    }
                }
                TirTag::VarDecl => {
                    let v = self.var_decl_view(r);
                    f(r, v.initializer, ChildKind::Operand);
                }
                TirTag::Assign => {
                    let v = self.assign_view(r);
                    f(r, v.value, ChildKind::Operand);
                }
                TirTag::CompoundAssign => {
                    let v = self.compound_assign_view(r);
                    f(r, v.value, ChildKind::Operand);
                }
                TirTag::IfStmt => {
                    let v = self.if_stmt_view(r);
                    f(r, v.cond, ChildKind::Operand);
                    for &s in &v.then_stmts {
                        f(r, s, ChildKind::BodyStmt);
                    }
                    for elif in &v.elif_branches {
                        f(r, elif.cond, ChildKind::Operand);
                        for &s in &elif.body {
                            f(r, s, ChildKind::BodyStmt);
                        }
                    }
                    if let Some(else_stmts) = &v.else_stmts {
                        for &s in else_stmts {
                            f(r, s, ChildKind::BodyStmt);
                        }
                    }
                }
                TirTag::WhileLoop => {
                    let v = self.while_loop_view(r);
                    f(r, v.cond, ChildKind::Operand);
                    for &s in &v.body {
                        f(r, s, ChildKind::BodyStmt);
                    }
                }
                TirTag::ForRange => {
                    let v = self.for_range_view(r);
                    f(r, v.start, ChildKind::Operand);
                    f(r, v.end, ChildKind::Operand);
                    for &s in &v.body {
                        f(r, s, ChildKind::BodyStmt);
                    }
                }
                _ => {}
            },
            TirData::None
            | TirData::Int(_)
            | TirData::Float(_)
            | TirData::Str(_)
            | TirData::Bool(_)
            | TirData::Var(_) => {}
        }
    }

    /// Debug-only check of the tree-shape invariant documented on
    /// [`Tir`]: walking every operand / body-statement edge from the
    /// body roots, no instruction may be reached twice — each inst has
    /// at most one parent. Called from [`TirBuilder::finish`]; costs
    /// one O(N) walk per built body in debug builds only.
    #[cfg(debug_assertions)]
    fn validate_tree_shape(&self) {
        fn walk(tir: &Tir, r: TirRef, seen: &mut HashSet<TirRef>) {
            tir.walk_operands(r, &mut |_parent, child, _kind| {
                debug_assert!(
                    seen.insert(child),
                    "TIR body is not tree-shaped: instruction raw={} has more than one parent",
                    child.raw()
                );
                walk(tir, child, seen);
            });
        }
        let mut seen: HashSet<TirRef> = HashSet::new();
        for stmt in self.body_stmts() {
            debug_assert!(
                seen.insert(stmt),
                "TIR body is not tree-shaped: statement raw={} is listed twice in the body roots",
                stmt.raw()
            );
            walk(self, stmt, &mut seen);
        }
    }

    /// Slice of body statements for a `WhileLoop`/`ForRange`
    /// instruction, materialized into an owned `Vec<TirRef>` so the
    /// caller can re-borrow `self` for recursive walks. Returns `None`
    /// for non-loop refs.
    pub fn loop_body(&self, loop_inst: TirRef) -> Option<Vec<TirRef>> {
        match self.inst(loop_inst).tag {
            TirTag::WhileLoop => Some(self.while_loop_view(loop_inst).body),
            TirTag::ForRange => Some(self.for_range_view(loop_inst).body),
            _ => None,
        }
    }

    /// Collect every `TirRef` reachable from `loop_inst`'s body —
    /// transitive operands AND nested body statements — into `set`.
    /// Used to classify instructions as inside-loop vs pre-loop
    /// without relying on raw-index comparisons (producer refs are
    /// emitted before their parent body stmt, so a producer's index
    /// can sit below the parent body-stmt's even though it's
    /// semantically inside).
    pub fn collect_loop_body_refs(&self, loop_inst: TirRef, set: &mut HashSet<TirRef>) {
        let Some(body) = self.loop_body(loop_inst) else {
            return;
        };
        for stmt in body {
            self.collect_reachable(stmt, set);
        }
    }

    /// Collect every `TirRef` reachable from `r` — transitive operands
    /// and nested body statements — into `set`.
    /// [`Tir::walk_operands`] is shallow; this helper drives the
    /// recursion.
    pub fn collect_reachable(&self, r: TirRef, set: &mut HashSet<TirRef>) {
        if !set.insert(r) {
            return;
        }
        self.walk_operands(r, &mut |_parent, child, _kind| {
            self.collect_reachable(child, set);
        });
    }

    /// Return `true` iff `target` is reachable from `root` — `target`
    /// is `root` itself or a transitive operand / nested body
    /// statement. Allocation-free short-circuiting DFS: returns at the
    /// first hit instead of materializing the reachable set the way
    /// [`Tir::collect_reachable`] does. Used for containment probes
    /// (e.g. `collect_jump_path`'s arm selection) where the set itself
    /// is never needed.
    pub fn contains_reachable(&self, root: TirRef, target: TirRef) -> bool {
        if root == target {
            return true;
        }
        let mut found = false;
        self.walk_operands(root, &mut |_parent, child, _kind| {
            if !found && self.contains_reachable(child, target) {
                found = true;
            }
        });
        found
    }

    /// Return `true` iff every execution path through `stmts` returns
    /// or diverges — i.e. control can never reach past the end of the
    /// block. Backs sema's return-flow analysis: a non-void function
    /// whose body block does not definitely return is rejected with
    /// `DiagCode::MissingReturn`.
    ///
    /// A block definitely returns when ANY of its statements does —
    /// everything after that point is unreachable.
    pub fn block_definitely_returns(&self, stmts: &[TirRef], pool: &InternPool) -> bool {
        stmts.iter().any(|&s| self.stmt_definitely_returns(s, pool))
    }

    /// Statement rules for [`Tir::block_definitely_returns`]:
    /// - `Return` / `ReturnVoid`: returns by construction.
    /// - `Unreachable`: error-recovery sentinel — treated as
    ///   returning so a body that already errored doesn't cascade a
    ///   spurious `MissingReturn`.
    /// - `ExprStmt` whose operand is `never`-typed (e.g. a `panic`
    ///   call): diverges, nothing past it executes.
    /// - `VarDecl` / `Assign` / `CompoundAssign` whose evaluated
    ///   initializer/value is `never`-typed: same divergence, the
    ///   binding never completes.
    /// - `IfStmt`: the then-block, every elif body, and the else
    ///   block must all definitely return; without an else the
    ///   not-taken path falls through.
    /// - Everything else — including loops, whose bodies can run
    ///   zero times — falls through.
    fn stmt_definitely_returns(&self, r: TirRef, pool: &InternPool) -> bool {
        let inst = self.inst(r);
        match inst.tag {
            TirTag::Return | TirTag::ReturnVoid | TirTag::Unreachable => true,
            TirTag::ExprStmt => {
                let TirData::UnOp(operand) = inst.data else {
                    unreachable!("ExprStmt must carry TirData::UnOp");
                };
                pool.is_never(self.inst(operand).ty)
            }
            TirTag::VarDecl => pool.is_never(self.inst(self.var_decl_view(r).initializer).ty),
            TirTag::Assign => pool.is_never(self.inst(self.assign_view(r).value).ty),
            TirTag::CompoundAssign => {
                pool.is_never(self.inst(self.compound_assign_view(r).value).ty)
            }
            TirTag::IfStmt => {
                let view = self.if_stmt_view(r);
                let Some(else_stmts) = view.else_stmts else {
                    return false;
                };
                self.block_definitely_returns(&view.then_stmts, pool)
                    && view
                        .elif_branches
                        .iter()
                        .all(|elif| self.block_definitely_returns(&elif.body, pool))
                    && self.block_definitely_returns(&else_stmts, pool)
            }
            _ => false,
        }
    }

    /// Collect the set of TirRefs evaluated on the path that reaches
    /// `target` within `body`. Returns `true` if `target` was located.
    ///
    /// Walk-down rule: a body-stmt that does NOT contain `target` runs
    /// to completion before the target's stmt is reached, so all of
    /// its operand-reachable refs are on-path. The body-stmt that DOES
    /// contain `target` recurses: into the right `IfStmt` arm, or into
    /// a nested loop's body. For an `IfStmt` we collect the cond
    /// unconditionally (it always runs); we then locate the single arm
    /// (then / a specific elif / else) that contains `target` and only
    /// recurse into that arm — sibling arms are off-path. For elif
    /// arms we also collect each preceding elif's cond (those conds
    /// executed; their bodies were skipped).
    ///
    /// Used by the ownership pass's jump/return-exit Free scheduling
    /// to decide whether an existing Free actually fires on the exit's
    /// path. A Free anchored in a sibling arm has its `after` ref
    /// outside this set, so it's correctly classified as not-covering.
    pub fn collect_jump_path(
        &self,
        body: &[TirRef],
        target: TirRef,
        set: &mut HashSet<TirRef>,
    ) -> bool {
        for &stmt in body {
            if stmt == target {
                set.insert(target);
                return true;
            }
            if self.contains_reachable(stmt, target) {
                // `stmt` contains the target. Descend along the right arm.
                match self.inst(stmt).tag {
                    TirTag::IfStmt => {
                        let view = self.if_stmt_view(stmt);
                        set.insert(stmt);
                        self.collect_reachable(view.cond, set);
                        // Locate the arm containing `target`; only that
                        // arm's statements are on-path. Earlier elif
                        // conds executed (their bodies skipped) so
                        // collect just the conds up to the chosen arm.
                        if view
                            .then_stmts
                            .iter()
                            .any(|&s| self.contains_reachable(s, target))
                        {
                            return self.collect_jump_path(&view.then_stmts, target, set);
                        }
                        for elif in &view.elif_branches {
                            self.collect_reachable(elif.cond, set);
                            if elif
                                .body
                                .iter()
                                .any(|&s| self.contains_reachable(s, target))
                            {
                                return self.collect_jump_path(&elif.body, target, set);
                            }
                        }
                        if let Some(else_stmts) = &view.else_stmts {
                            return self.collect_jump_path(else_stmts, target, set);
                        }
                        return true;
                    }
                    TirTag::WhileLoop | TirTag::ForRange => {
                        // Inner loop containing the target. The inner
                        // loop runs its own exit-path pass for a jump
                        // targeting it, so there is nothing on-path to
                        // collect here.
                        return true;
                    }
                    _ => {
                        // Other shapes (ExprStmt, etc.). The stmt's
                        // operands are evaluated as part of reaching
                        // `target`.
                        self.collect_reachable(stmt, set);
                        return true;
                    }
                }
            }
            // `stmt` does not contain target — fully evaluated before target.
            self.collect_reachable(stmt, set);
        }
        false
    }
}

// ---------- Pretty-printer ----------

/// Renderable wrapper for `Tir::dump`, modelled on Zig's
/// `Air.dumpAir` listing format. One section per function.
pub struct TirDump<'a> {
    pub tirs: &'a [Tir],
    pub pool: &'a InternPool,
}

pub fn dump<'a>(tirs: &'a [Tir], pool: &'a InternPool) -> TirDump<'a> {
    TirDump { tirs, pool }
}

impl<'a> fmt::Display for TirDump<'a> {
    fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::Result {
        for tir in self.tirs {
            write!(f, "fn {}(", self.pool.str(tir.name))?;
            for (i, p) in tir.params.iter().enumerate() {
                if i > 0 {
                    write!(f, ", ")?;
                }
                let prefix = match p.mode {
                    ParamMode::Move => "move ",
                    ParamMode::Inout => "inout ",
                    ParamMode::Borrow => "",
                };
                write!(f, "{prefix}")?;
                write!(f, "{}: {}", self.pool.str(p.name), self.pool.display(p.ty))?;
            }
            writeln!(f, ") -> {}", self.pool.display(tir.return_type))?;

            write!(f, "  body:")?;
            for r in tir.body_stmts() {
                write!(f, " %{}", r.index())?;
            }
            writeln!(f)?;

            // Skip slot 0 (reserved sentinel).
            for idx in 1..tir.instructions.len() {
                let r = TirRef::from_index(idx);
                write_inst(f, tir, self.pool, r)?;
            }
            writeln!(f)?;
        }
        Ok(())
    }
}

fn write_inst(f: &mut fmt::Formatter<'_>, tir: &Tir, pool: &InternPool, r: TirRef) -> fmt::Result {
    let inst = tir.inst(r);
    write!(f, "  %{} : {} = ", r.index(), pool.display(inst.ty))?;
    match (inst.tag, inst.data) {
        (TirTag::IntConst, TirData::Int(v)) => writeln!(f, "iconst {}", v),
        (TirTag::FloatConst, TirData::Float(v)) => writeln!(f, "fconst {}", v),
        (TirTag::BoolConst, TirData::Bool(b)) => writeln!(f, "bconst {}", b),
        (TirTag::StrConst, TirData::Str(s)) => writeln!(f, "sconst {:?}", pool.str(s)),
        (TirTag::BytesConst, TirData::Str(s)) => {
            writeln!(
                f,
                "bytes_const \"{}\"",
                pool.bytes_payload(s).escape_ascii()
            )
        }
        (TirTag::Var, TirData::Var(s)) => writeln!(f, "var {}", pool.str(s)),
        (TirTag::Slice, TirData::Slice { base, start, end }) => {
            let bound = |b: Option<TirRef>| match b {
                Some(b) => format!("%{}", b.index()),
                None => "_".to_string(),
            };
            writeln!(
                f,
                "slice %{}, {}..{}",
                base.index(),
                bound(start),
                bound(end)
            )
        }
        (op, TirData::BinOp { lhs, rhs }) => {
            writeln!(f, "{} %{}, %{}", bin_op_name(op), lhs.index(), rhs.index())
        }
        (op, TirData::UnOp(operand)) => writeln!(f, "{} %{}", un_op_name(op), operand.index()),
        (TirTag::ReturnVoid, TirData::None) => writeln!(f, "ret_void"),
        (TirTag::Unreachable, TirData::None) => writeln!(f, "unreachable"),
        (TirTag::Call, TirData::Extra(_)) => {
            let view = tir.call_view(r);
            write!(f, "call {}(", pool.str(view.name))?;
            for (i, a) in view.args.iter().enumerate() {
                if i > 0 {
                    write!(f, ", ")?;
                }
                write!(f, "%{}", a.index())?;
            }
            writeln!(f, ")")
        }
        (TirTag::VarDecl, TirData::Extra(_)) => {
            let view = tir.var_decl_view(r);
            let kw = if view.mutable { "mut " } else { "" };
            writeln!(
                f,
                "var_decl {}{} = %{}",
                kw,
                pool.str(view.name),
                view.initializer.index()
            )
        }
        (TirTag::Assign, TirData::Extra(_)) => {
            let v = tir.assign_view(r);
            writeln!(f, "assign {} = %{}", pool.str(v.name), v.value.index())
        }
        (TirTag::CompoundAssign, TirData::Extra(_)) => {
            let v = tir.compound_assign_view(r);
            writeln!(
                f,
                "compound_assign {} {} %{}",
                pool.str(v.name),
                v.op,
                v.value.index()
            )
        }
        (TirTag::IfStmt, TirData::Extra(_)) => {
            let view = tir.if_stmt_view(r);
            write!(f, "if_stmt cond=%{}", view.cond.index())?;
            write!(f, " then=[{}]", view.then_stmts.len())?;
            for elif in &view.elif_branches {
                write!(
                    f,
                    " elif(cond=%{}, body=[{}])",
                    elif.cond.index(),
                    elif.body.len()
                )?;
            }
            if let Some(else_s) = &view.else_stmts {
                write!(f, " else=[{}]", else_s.len())?;
            }
            writeln!(f)
        }
        (TirTag::WhileLoop, TirData::Extra(_)) => {
            let v = tir.while_loop_view(r);
            let body_refs: Vec<_> = v.body.iter().map(|b| format!("%{}", b.index())).collect();
            writeln!(
                f,
                "while_loop cond=%{} body=[{}]",
                v.cond.index(),
                body_refs.join(", ")
            )
        }
        (TirTag::ForRange, TirData::Extra(_)) => {
            let v = tir.for_range_view(r);
            let body_refs: Vec<_> = v.body.iter().map(|b| format!("%{}", b.index())).collect();
            writeln!(
                f,
                "for_range {} in range(%{}, %{}) body=[{}]",
                pool.str(v.var_name),
                v.start.index(),
                v.end.index(),
                body_refs.join(", ")
            )
        }
        (TirTag::Break, TirData::None) => writeln!(f, "break"),
        (TirTag::Continue, TirData::None) => writeln!(f, "continue"),
        (tag, data) => writeln!(f, "<malformed: {:?} / {:?}>", tag, data),
    }
}

fn bin_op_name(t: TirTag) -> &'static str {
    match t {
        TirTag::IAdd => "iadd",
        TirTag::ISub => "isub",
        TirTag::IMul => "imul",
        TirTag::ISDiv => "isdiv",
        TirTag::IMod => "imod",
        TirTag::ICmpEq => "icmp_eq",
        TirTag::ICmpNe => "icmp_ne",
        TirTag::ICmpLt => "icmp_lt",
        TirTag::ICmpLe => "icmp_le",
        TirTag::ICmpGt => "icmp_gt",
        TirTag::ICmpGe => "icmp_ge",
        TirTag::FAdd => "fadd",
        TirTag::FSub => "fsub",
        TirTag::FMul => "fmul",
        TirTag::FDiv => "fdiv",
        TirTag::FCmpEq => "fcmp_eq",
        TirTag::FCmpNe => "fcmp_ne",
        TirTag::FCmpLt => "fcmp_lt",
        TirTag::FCmpLe => "fcmp_le",
        TirTag::FCmpGt => "fcmp_gt",
        TirTag::FCmpGe => "fcmp_ge",
        TirTag::StrConcat => "str_concat",
        TirTag::StrCmpEq => "str_eq",
        TirTag::StrCmpNe => "str_ne",
        TirTag::BytesConcat => "bytes_concat",
        TirTag::BytesCmpEq => "bytes_eq",
        TirTag::BytesCmpNe => "bytes_ne",
        TirTag::BytesIndex => "bytes_index",
        TirTag::BoolAnd => "bool_and",
        TirTag::BoolOr => "bool_or",
        _ => "?bin",
    }
}

fn un_op_name(t: TirTag) -> &'static str {
    match t {
        TirTag::INeg => "ineg",
        TirTag::FNeg => "fneg",
        TirTag::BoolNot => "bool_not",
        TirTag::Return => "ret",
        TirTag::ExprStmt => "expr_stmt",
        TirTag::StrLen => "str_len",
        TirTag::ToView => "to_view",
        TirTag::ViewAsOwner => "view_as_owner",
        _ => "?un",
    }
}

#[cfg(test)]
mod tests;
