// Seed: 2816309376
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  id_7(
      -1'b0
  );
endmodule
module module_1;
  wire id_1;
  ;
  logic id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1
  );
endmodule
module module_2 #(
    parameter id_8 = 32'd32
) (
    id_1,
    id_2,
    id_3,
    id_4[1==(id_8) :-1],
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9
);
  output wire id_9;
  inout wire _id_8;
  output wire id_7;
  output wire id_6;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_6,
      id_1,
      id_1,
      id_5
  );
  input wire id_5;
  inout logic [7:0] id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_10 = id_3;
endmodule
