
---------- Begin Simulation Statistics ----------
final_tick                               158542545000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 310795                       # Simulator instruction rate (inst/s)
host_mem_usage                                 712364                       # Number of bytes of host memory used
host_op_rate                                   311415                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   321.76                       # Real time elapsed on the host
host_tick_rate                              492742433                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.158543                       # Number of seconds simulated
sim_ticks                                158542545000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.569221                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2104044                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2113147                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             83520                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3635484                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                297                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             792                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              495                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4389734                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66017                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199569                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.585425                       # CPI: cycles per instruction
system.cpu.discardedOps                        196821                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42627832                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43484969                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11033398                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        25996616                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.630746                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        158542545                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46443154     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42756988     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10978706     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199569                       # Class of committed instruction
system.cpu.tickCycles                       132545929                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       210648                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        437932                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           57                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       467939                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          909                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       938178                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            917                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 158542545000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              82083                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       140531                       # Transaction distribution
system.membus.trans_dist::CleanEvict            70111                       # Transaction distribution
system.membus.trans_dist::ReadExReq            145207                       # Transaction distribution
system.membus.trans_dist::ReadExResp           145207                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         82083                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       665222                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 665222                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     23540544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23540544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            227290                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  227290    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              227290                       # Request fanout histogram
system.membus.respLayer1.occupancy         1231330250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1000056000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 158542545000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            244107                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       525181                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          550                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          153744                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           226134                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          226134                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           806                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       243301                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2162                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1406257                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1408419                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        86784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     54661440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               54748224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          211538                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8993984                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           681779                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001443                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.038271                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 680803     99.86%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    968      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             681779                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1708578000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1408309995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2418000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 158542545000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  125                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               242821                       # number of demand (read+write) hits
system.l2.demand_hits::total                   242946                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 125                       # number of overall hits
system.l2.overall_hits::.cpu.data              242821                       # number of overall hits
system.l2.overall_hits::total                  242946                       # number of overall hits
system.l2.demand_misses::.cpu.inst                681                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             226614                       # number of demand (read+write) misses
system.l2.demand_misses::total                 227295                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               681                       # number of overall misses
system.l2.overall_misses::.cpu.data            226614                       # number of overall misses
system.l2.overall_misses::total                227295                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     67980000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  23855911000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      23923891000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     67980000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  23855911000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     23923891000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              806                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           469435                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               470241                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             806                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          469435                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              470241                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.844913                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.482738                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.483359                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.844913                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.482738                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.483359                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99823.788546                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 105271.126232                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105254.805429                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99823.788546                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 105271.126232                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105254.805429                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              140531                       # number of writebacks
system.l2.writebacks::total                    140531                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           681                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        226609                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            227290                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          681                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       226609                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           227290                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     54360000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  19323320000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  19377680000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     54360000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  19323320000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  19377680000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.844913                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.482727                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.483348                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.844913                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.482727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.483348                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79823.788546                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 85271.635284                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85255.312596                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79823.788546                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 85271.635284                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85255.312596                       # average overall mshr miss latency
system.l2.replacements                         211538                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       384650                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           384650                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       384650                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       384650                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          533                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              533                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          533                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          533                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           21                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            21                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             80927                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 80927                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          145207                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              145207                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  15637839000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15637839000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        226134                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            226134                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.642128                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.642128                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107693.423871                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107693.423871                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       145207                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         145207                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  12733699000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12733699000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.642128                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.642128                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87693.423871                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87693.423871                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            125                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                125                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          681                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              681                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     67980000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     67980000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          806                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            806                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.844913                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.844913                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99823.788546                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99823.788546                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          681                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          681                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     54360000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     54360000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.844913                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.844913                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79823.788546                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79823.788546                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        161894                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            161894                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        81407                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           81407                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   8218072000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8218072000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       243301                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        243301                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.334594                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.334594                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 100950.434238                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100950.434238                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        81402                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        81402                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6589621000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6589621000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.334573                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.334573                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80951.585956                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80951.585956                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 158542545000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16129.564188                       # Cycle average of tags in use
system.l2.tags.total_refs                      938095                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    227922                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.115860                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      92.324860                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        54.441560                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15982.797768                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005635                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003323                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.975513                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984470                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          220                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1389                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9190                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5560                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7732890                       # Number of tag accesses
system.l2.tags.data_accesses                  7732890                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 158542545000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          43584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       14502976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14546560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        43584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      8993984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8993984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             681                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          226609                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              227290                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       140531                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             140531                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            274904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          91476871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              91751776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       274904                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           274904                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       56729151                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             56729151                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       56729151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           274904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         91476871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            148480927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    140531.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       681.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    226431.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.016505710500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8305                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8305                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              625496                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             132358                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      227290                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     140531                       # Number of write requests accepted
system.mem_ctrls.readBursts                    227290                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   140531                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    178                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8693                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.51                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3429626750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1135560000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7687976750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15101.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33851.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   137201                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   84212                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.41                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                59.92                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                227290                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               140531                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  177344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   49519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      89                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       146201                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    160.923003                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    99.229061                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   226.953757                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       105248     71.99%     71.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        17781     12.16%     84.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4810      3.29%     87.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1720      1.18%     88.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8912      6.10%     94.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          677      0.46%     95.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          458      0.31%     95.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          494      0.34%     95.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6101      4.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       146201                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8305                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.343528                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     50.780226                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          8208     98.83%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           22      0.26%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           65      0.78%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            2      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8305                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8305                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.918001                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.886305                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.043327                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4560     54.91%     54.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              152      1.83%     56.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3344     40.26%     97.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              217      2.61%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               27      0.33%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8305                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14535168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8992256                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14546560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8993984                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        91.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        56.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     91.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     56.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  158542411000                       # Total gap between requests
system.mem_ctrls.avgGap                     431031.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        43584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     14491584                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      8992256                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 274904.127469380503                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 91405016.867869749665                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 56718251.873653218150                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          681                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       226609                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       140531                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     19380750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   7668596000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3748929902250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28459.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33840.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  26676889.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    60.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            518242620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            275444895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           808526460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          364966740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12514685040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      35386657350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      31081046880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        80949569985                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        510.585786                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  80421819000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5293860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  72826866000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            525646800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            279387900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           813053220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          368464140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12514685040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      35355657330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      31107152160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        80964046590                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        510.677097                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  80499745500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5293860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  72748939500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    158542545000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 158542545000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     10197651                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10197651                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10197651                       # number of overall hits
system.cpu.icache.overall_hits::total        10197651                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          806                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            806                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          806                       # number of overall misses
system.cpu.icache.overall_misses::total           806                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     74689000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     74689000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     74689000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     74689000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10198457                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10198457                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10198457                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10198457                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000079                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000079                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000079                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000079                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 92666.253102                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 92666.253102                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 92666.253102                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 92666.253102                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          550                       # number of writebacks
system.cpu.icache.writebacks::total               550                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          806                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          806                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          806                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          806                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     73077000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     73077000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     73077000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     73077000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000079                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000079                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000079                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000079                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 90666.253102                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90666.253102                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 90666.253102                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90666.253102                       # average overall mshr miss latency
system.cpu.icache.replacements                    550                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10197651                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10197651                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          806                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           806                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     74689000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     74689000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10198457                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10198457                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000079                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000079                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 92666.253102                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 92666.253102                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          806                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          806                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     73077000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     73077000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000079                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000079                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 90666.253102                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90666.253102                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 158542545000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           249.772566                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10198457                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               806                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12653.172457                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   249.772566                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.975674                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.975674                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20397720                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20397720                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 158542545000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 158542545000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 158542545000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51637005                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51637005                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51637512                       # number of overall hits
system.cpu.dcache.overall_hits::total        51637512                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       513990                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         513990                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       521902                       # number of overall misses
system.cpu.dcache.overall_misses::total        521902                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  32232413000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  32232413000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  32232413000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  32232413000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52150995                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52150995                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52159414                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52159414                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009856                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009856                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010006                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010006                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62710.194751                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62710.194751                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61759.512322                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61759.512322                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        89829                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3430                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.189213                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       384650                       # number of writebacks
system.cpu.dcache.writebacks::total            384650                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52466                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52466                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52466                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52466                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       461524                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       461524                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       469431                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       469431                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  29591174000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  29591174000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  30369763999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  30369763999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008850                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008850                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009000                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009000                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64116.219308                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64116.219308                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64694.841199                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64694.841199                       # average overall mshr miss latency
system.cpu.dcache.replacements                 467387                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40937136                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40937136                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       235680                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        235680                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12049888000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12049888000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41172816                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41172816                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005724                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005724                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 51128.173795                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51128.173795                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          290                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          290                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       235390                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       235390                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11569596000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11569596000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005717                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005717                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 49150.754068                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49150.754068                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10699869                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10699869                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       278310                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       278310                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  20182525000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  20182525000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.025351                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025351                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72518.145234                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72518.145234                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52176                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52176                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       226134                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       226134                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  18021578000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18021578000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.020598                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020598                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79694.243236                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79694.243236                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          507                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           507                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7912                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7912                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939779                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939779                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7907                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7907                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    778589999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    778589999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939185                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939185                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 98468.445555                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 98468.445555                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       311000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       311000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        77750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        77750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       303000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       303000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        75750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        75750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 158542545000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2022.810066                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52107019                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            469435                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            110.999433                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2022.810066                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987700                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987700                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          532                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1394                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         835021275                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        835021275                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 158542545000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 158542545000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
