\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e}{}\section{C\+H\+IP\+: L\+P\+C18xx Peripheral addresses and register set declarations}
\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e}\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsection*{\textquotesingle{}defines\textquotesingle{}}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gad39ca0e94488b4bee5510b2e8bc5a708}{L\+P\+C\+\_\+\+S\+C\+T\+\_\+\+B\+A\+SE}~0x40000000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga51ba8e3f33730fa2b78be3f892d8c278}{L\+P\+C\+\_\+\+G\+P\+D\+M\+A\+\_\+\+B\+A\+SE}~0x40002000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gad284a5971366e0a8b5fe9881fdb9aa0c}{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+B\+A\+SE}~0x40003000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga4175c6e418d0b209c42f789cfa9ff32b}{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+\+B\+A\+SE}~0x40004000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga52f586bf3c6855ad4ef03b1fee3f2f0d}{L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+B\+A\+SE}~0x40005000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga41d15fd328f821807d202d6c9feb096c}{L\+P\+C\+\_\+\+U\+S\+B0\+\_\+\+B\+A\+SE}~0x40006000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga72922dbb8f7e3016015922b225773710}{L\+P\+C\+\_\+\+U\+S\+B1\+\_\+\+B\+A\+SE}~0x40007000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gae1746cd618a1eb4f24f95255594f159a}{L\+P\+C\+\_\+\+L\+C\+D\+\_\+\+B\+A\+SE}~0x40008000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gaf59ae457b89f9991f1528a5625234445}{L\+P\+C\+\_\+\+F\+M\+C\+A\+\_\+\+B\+A\+SE}~0x4000\+C000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga9c9492ce5a1b5e99d6500db256f020c6}{L\+P\+C\+\_\+\+F\+M\+C\+B\+\_\+\+B\+A\+SE}~0x4000\+D000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga7da6912c1d137fdfb86cedc9efb8c8d6}{L\+P\+C\+\_\+\+E\+T\+H\+E\+R\+N\+E\+T\+\_\+\+B\+A\+SE}~0x40010000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gaccf3a9c6522b5cfc6d9ddc21f0500ec0}{L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+\+B\+A\+SE}~0x40040000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gad2674eff10cea9243ab060ad1fbac9d2}{L\+P\+C\+\_\+\+R\+E\+G\+F\+I\+L\+E\+\_\+\+B\+A\+SE}~0x40041000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gad729bfbe3e327b259732dd0817d6e34b}{L\+P\+C\+\_\+\+P\+M\+C\+\_\+\+B\+A\+SE}~0x40042000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga862ac15bfc87b2a8525acacccedfba61}{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+\+B\+A\+SE}~0x40043000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga921b2ba31c8defad6d1c44ca9406e893}{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+\+B\+A\+SE}~0x40044000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga611c7ec908d7802a811bd8a06163d05c}{L\+P\+C\+\_\+\+O\+T\+P\+\_\+\+B\+A\+SE}~0x40045000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga4618213cf968f8245814d7d3e7aa2e2e}{L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+B\+A\+SE}~0x40046000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga560da3a74764a9e89bef655f3daa8b0e}{L\+P\+C\+\_\+\+C\+G\+U\+\_\+\+B\+A\+SE}~0x40050000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gaf7df220ef74f9e793259c495db5e5956}{L\+P\+C\+\_\+\+C\+C\+U1\+\_\+\+B\+A\+SE}~0x40051000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gab3b7e06c5e7e1913c555e584e2092f21}{L\+P\+C\+\_\+\+C\+C\+U2\+\_\+\+B\+A\+SE}~0x40052000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gaff6de015a63620b4c552891c1ac9f756}{L\+P\+C\+\_\+\+R\+G\+U\+\_\+\+B\+A\+SE}~0x40053000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga9b83c39ba53f9c9e87974984c96e35de}{L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+\+B\+A\+SE}~0x40080000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gaa878cf5cffe359eaf1eba511ab537ba9}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T0\+\_\+\+B\+A\+SE}~0x40081000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gac377e7801bf13eb388b8f2cbdc61091f}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}~0x400\+C1000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gabe7b830995c08b4b9ecd941f14c2a593}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}~0x400\+C2000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga18e8f96b25e3f343bdd7ba552ae7a617}{L\+P\+C\+\_\+\+U\+A\+R\+T1\+\_\+\+B\+A\+SE}~0x40082000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga53fb1af80b541545988f2a966681abfd}{L\+P\+C\+\_\+\+S\+S\+P0\+\_\+\+B\+A\+SE}~0x40083000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga05d118997f53f596d3a087f8b91a1969}{L\+P\+C\+\_\+\+S\+S\+P1\+\_\+\+B\+A\+SE}~0x400\+C5000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga58d2cc2a6a4bd9319853ad5b62a20d43}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R0\+\_\+\+B\+A\+SE}~0x40084000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga077e94a95d95d79f6aeb0ea962377c46}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R1\+\_\+\+B\+A\+SE}~0x40085000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gab46122134a159b494e060ae3a7be0967}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R2\+\_\+\+B\+A\+SE}~0x400\+C3000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga002e95d51eef32473052ea2575440eac}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R3\+\_\+\+B\+A\+SE}~0x400\+C4000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gacd777eafbfcbc5701c9728c9261b1bd1}{L\+P\+C\+\_\+\+S\+C\+U\+\_\+\+B\+A\+SE}~0x40086000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga4941871b3be823925361fe29e1d7721f}{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+\+B\+A\+SE}~0x40087000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga4bb8560e4125ff2b4dca337887316977}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+G\+R\+O\+U\+P\+\_\+\+I\+N\+T0\+\_\+\+B\+A\+SE}~0x40088000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga198273b5c9e2dd57ffc28571c509f346}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+G\+R\+O\+U\+P\+\_\+\+I\+N\+T1\+\_\+\+B\+A\+SE}~0x40089000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gad8a41dc802e3ea0ba9457d42a6927c03}{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+\+B\+A\+SE}~0x400\+A0000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gab4476c9e874621194369f74fcf26ce92}{L\+P\+C\+\_\+\+I2\+C0\+\_\+\+B\+A\+SE}~0x400\+A1000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gae59f73cf24ff126be3b9a8b921926676}{L\+P\+C\+\_\+\+I2\+C1\+\_\+\+B\+A\+SE}~0x400\+E0000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gae77fe89f0abd4b4b73de7ab5adc822f5}{L\+P\+C\+\_\+\+I2\+S0\+\_\+\+B\+A\+SE}~0x400\+A2000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gad2702d06c20bbf06f072e29ec173e4ab}{L\+P\+C\+\_\+\+I2\+S1\+\_\+\+B\+A\+SE}~0x400\+A3000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga4715c87f8d58d962b5fa3d4e23e06328}{L\+P\+C\+\_\+\+C\+\_\+\+C\+A\+N1\+\_\+\+B\+A\+SE}~0x400\+A4000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga37e5300b78c57ef9d338291e79610971}{L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+E\+R\+\_\+\+B\+A\+SE}~0x400\+C0000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga80fa25b18324c10c8e5c26893e6f0a67}{L\+P\+C\+\_\+\+Q\+E\+I\+\_\+\+B\+A\+SE}~0x400\+C6000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga487598b990a1a910e078773fb461a9f9}{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+\+B\+A\+SE}~0x400\+C7000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga3bbaedad584252212d4704bb419489f6}{L\+P\+C\+\_\+\+D\+A\+C\+\_\+\+B\+A\+SE}~0x400\+E1000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gad8ad25cb93a229d94ba1de367cbb1fa3}{L\+P\+C\+\_\+\+C\+\_\+\+C\+A\+N0\+\_\+\+B\+A\+SE}~0x400\+E2000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gaeab1b71ab377bf49f50db80ea0c618a8}{L\+P\+C\+\_\+\+A\+D\+C0\+\_\+\+B\+A\+SE}~0x400\+E3000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga87b2b5b070b1fa91cf2f2bf243420e7d}{L\+P\+C\+\_\+\+A\+D\+C1\+\_\+\+B\+A\+SE}~0x400\+E4000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga7de0e57c07a6bd4ff8cf9f2b85249ed4}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}~0x400\+F4000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gaf611188188574ba805b6de71acc88c6c}{L\+P\+C\+\_\+\+S\+P\+I\+\_\+\+B\+A\+SE}~0x40100000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga3e50d6c46ad4612cde93035a12b204a8}{L\+P\+C\+\_\+\+S\+G\+P\+I\+O\+\_\+\+B\+A\+SE}~0x40101000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga9d1fcaafb9feb0f8253c3cef1edc7e9f}{L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+B\+A\+SE}~0x4000\+E000
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga2ae00d891b7603694f3a1eb640013f63}{L\+P\+C\+\_\+\+R\+O\+M\+\_\+\+A\+P\+I\+\_\+\+B\+A\+SE}~0x10400100
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gace25d349a4ffff2cd63e5f2c6d127509}{L\+P\+C\+\_\+\+S\+CT}~((\hyperlink{struct_l_p_c___s_c_t___t}{L\+P\+C\+\_\+\+S\+C\+T\+\_\+T}              $\ast$) \hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_gad39ca0e94488b4bee5510b2e8bc5a708}{L\+P\+C\+\_\+\+S\+C\+T\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gaf9d4b843ddff8d08a27880f90e2dbf18}{L\+P\+C\+\_\+\+G\+P\+D\+MA}~((\hyperlink{struct_l_p_c___g_p_d_m_a___t}{L\+P\+C\+\_\+\+G\+P\+D\+M\+A\+\_\+T}            $\ast$) \hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_ga51ba8e3f33730fa2b78be3f892d8c278}{L\+P\+C\+\_\+\+G\+P\+D\+M\+A\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gaa6445e9b3756a585e42bb068a305f879}{L\+P\+C\+\_\+\+S\+P\+I\+FI}~((\hyperlink{group___l_p_c_s_p_i_f_i_l_i_b___h_w___a_p_i_ga69ca4e6bace5ac7e7a2ae3cdc0d569b3}{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+T}            $\ast$) \hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_gad284a5971366e0a8b5fe9881fdb9aa0c}{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga0dad86ccae5b13170e0204ed651a2847}{L\+P\+C\+\_\+\+S\+D\+M\+MC}~((\hyperlink{struct_l_p_c___s_d_m_m_c___t}{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}            $\ast$) \hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_ga4175c6e418d0b209c42f789cfa9ff32b}{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga115afed5bd08559bbc4eba50e7c23495}{L\+P\+C\+\_\+\+E\+MC}~((\hyperlink{struct_l_p_c___e_m_c___t}{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}              $\ast$) \hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_ga52f586bf3c6855ad4ef03b1fee3f2f0d}{L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga25ec9d077b8c13aadf9ca3c872c5c8d1}{L\+P\+C\+\_\+\+U\+S\+B0}~((\hyperlink{struct_l_p_c___u_s_b_h_s___t}{L\+P\+C\+\_\+\+U\+S\+B\+H\+S\+\_\+T}            $\ast$) \hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_ga41d15fd328f821807d202d6c9feb096c}{L\+P\+C\+\_\+\+U\+S\+B0\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gab2ca840614a0bf9f3d042a75f49bc9c8}{L\+P\+C\+\_\+\+U\+S\+B1}~((\hyperlink{struct_l_p_c___u_s_b_h_s___t}{L\+P\+C\+\_\+\+U\+S\+B\+H\+S\+\_\+T}            $\ast$) \hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_ga72922dbb8f7e3016015922b225773710}{L\+P\+C\+\_\+\+U\+S\+B1\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga68cb24e38b29356c45f9bb634b35c677}{L\+P\+C\+\_\+\+L\+CD}~((\hyperlink{struct_l_p_c___l_c_d___t}{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}              $\ast$) \hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_gae1746cd618a1eb4f24f95255594f159a}{L\+P\+C\+\_\+\+L\+C\+D\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gaddb977e4442891b21ced3344c71440d7}{L\+P\+C\+\_\+\+E\+T\+H\+E\+R\+N\+ET}~((\hyperlink{struct_l_p_c___e_n_e_t___t}{L\+P\+C\+\_\+\+E\+N\+E\+T\+\_\+T}             $\ast$) \hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_ga7da6912c1d137fdfb86cedc9efb8c8d6}{L\+P\+C\+\_\+\+E\+T\+H\+E\+R\+N\+E\+T\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga3e623a85783fae5ce265530fc079841c}{L\+P\+C\+\_\+\+A\+T\+I\+M\+ER}~((\hyperlink{struct_l_p_c___a_t_i_m_e_r___t}{L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+T}           $\ast$) \hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_gaccf3a9c6522b5cfc6d9ddc21f0500ec0}{L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga2c74da31b7fd461d9b01e3241963f895}{L\+P\+C\+\_\+\+R\+E\+G\+F\+I\+LE}~((\hyperlink{struct_l_p_c___r_e_g_f_i_l_e___t}{L\+P\+C\+\_\+\+R\+E\+G\+F\+I\+L\+E\+\_\+T}          $\ast$) \hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_gad2674eff10cea9243ab060ad1fbac9d2}{L\+P\+C\+\_\+\+R\+E\+G\+F\+I\+L\+E\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga57d17d4e060482184443625602b43b7d}{L\+P\+C\+\_\+\+P\+MC}~((\hyperlink{struct_l_p_c___p_m_c___t}{L\+P\+C\+\_\+\+P\+M\+C\+\_\+T}              $\ast$) \hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_gad729bfbe3e327b259732dd0817d6e34b}{L\+P\+C\+\_\+\+P\+M\+C\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gaaf88f3cc7e8fe79bf75ead9e481ce650}{L\+P\+C\+\_\+\+E\+V\+RT}~((\hyperlink{struct_l_p_c___e_v_r_t___t}{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T}             $\ast$) \hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_ga921b2ba31c8defad6d1c44ca9406e893}{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga8303d3e5135b2a039f0dc5f93c194f78}{L\+P\+C\+\_\+\+R\+TC}~((\hyperlink{struct_l_p_c___r_t_c___t}{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}              $\ast$) \hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_ga4618213cf968f8245814d7d3e7aa2e2e}{L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga38d60a5a3029e4ebc3c5ffcd856a828d}{L\+P\+C\+\_\+\+C\+GU}~((\hyperlink{struct_l_p_c___c_g_u___t}{L\+P\+C\+\_\+\+C\+G\+U\+\_\+T}              $\ast$) \hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_ga560da3a74764a9e89bef655f3daa8b0e}{L\+P\+C\+\_\+\+C\+G\+U\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga7af049d852c4cd543c025d95b1237ddd}{L\+P\+C\+\_\+\+C\+C\+U1}~((\hyperlink{struct_l_p_c___c_c_u1___t}{L\+P\+C\+\_\+\+C\+C\+U1\+\_\+T}             $\ast$) \hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_gaf7df220ef74f9e793259c495db5e5956}{L\+P\+C\+\_\+\+C\+C\+U1\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga8e34c6693a17476d7e908fff3b9b6052}{L\+P\+C\+\_\+\+C\+C\+U2}~((\hyperlink{struct_l_p_c___c_c_u2___t}{L\+P\+C\+\_\+\+C\+C\+U2\+\_\+T}             $\ast$) \hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_gab3b7e06c5e7e1913c555e584e2092f21}{L\+P\+C\+\_\+\+C\+C\+U2\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gae0cf72a5b1a46bb8d426837a1d38804a}{L\+P\+C\+\_\+\+C\+R\+EG}~((\hyperlink{struct_l_p_c___c_r_e_g___t}{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}             $\ast$) \hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_ga862ac15bfc87b2a8525acacccedfba61}{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gab631e0dff2443a7a1e4fa99c9a6fe88e}{L\+P\+C\+\_\+\+R\+GU}~((\hyperlink{struct_l_p_c___r_g_u___t}{L\+P\+C\+\_\+\+R\+G\+U\+\_\+T}              $\ast$) \hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_gaff6de015a63620b4c552891c1ac9f756}{L\+P\+C\+\_\+\+R\+G\+U\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga235e068b1412366044449dba68194c55}{L\+P\+C\+\_\+\+W\+W\+DT}~((\hyperlink{struct_l_p_c___w_w_d_t___t}{L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+T}             $\ast$) \hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_ga9b83c39ba53f9c9e87974984c96e35de}{L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga3255c792adeee40643c8f5c32e852107}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T0}~((\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}            $\ast$) \hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_gaa878cf5cffe359eaf1eba511ab537ba9}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T0\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gae6539c90608a0da79ee287639201fc6c}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T2}~((\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}            $\ast$) \hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_gac377e7801bf13eb388b8f2cbdc61091f}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga206737c2cfff0f9dcaac507068711310}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T3}~((\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}            $\ast$) \hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_gabe7b830995c08b4b9ecd941f14c2a593}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga83ea0dab4dcb7411c2e1de20050a4d2d}{L\+P\+C\+\_\+\+U\+A\+R\+T1}~((\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}            $\ast$) \hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_ga18e8f96b25e3f343bdd7ba552ae7a617}{L\+P\+C\+\_\+\+U\+A\+R\+T1\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gac213e0325a8e8a972bd2e0dd6ccf353c}{L\+P\+C\+\_\+\+S\+S\+P0}~((\hyperlink{struct_l_p_c___s_s_p___t}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}              $\ast$) \hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_ga53fb1af80b541545988f2a966681abfd}{L\+P\+C\+\_\+\+S\+S\+P0\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga09c4610ada1d9aa18913963cbd1a6e52}{L\+P\+C\+\_\+\+S\+S\+P1}~((\hyperlink{struct_l_p_c___s_s_p___t}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}              $\ast$) \hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_ga05d118997f53f596d3a087f8b91a1969}{L\+P\+C\+\_\+\+S\+S\+P1\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga800f32a8a38d9e9c8f3b6ab161f6f2d2}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R0}~((\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}            $\ast$) \hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_ga58d2cc2a6a4bd9319853ad5b62a20d43}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R0\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga0d28200f11e877cece24025ebe7fe72a}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R1}~((\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}            $\ast$) \hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_ga077e94a95d95d79f6aeb0ea962377c46}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R1\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gae0a3c421e7e1ac3ffd7e740e33387dc5}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R2}~((\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}            $\ast$) \hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_gab46122134a159b494e060ae3a7be0967}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R2\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gab34ae64ea250497b5148b7ffb61d04f5}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R3}~((\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}            $\ast$) \hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_ga002e95d51eef32473052ea2575440eac}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R3\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga95e2a586609fde90e5ff88298208f269}{L\+P\+C\+\_\+\+S\+CU}~((\hyperlink{struct_l_p_c___s_c_u___t}{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T}              $\ast$) \hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_gacd777eafbfcbc5701c9728c9261b1bd1}{L\+P\+C\+\_\+\+S\+C\+U\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gaa58960983d95c688cd33ff8ca91f99f3}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+I\+NT}~((\hyperlink{struct_l_p_c___p_i_n___i_n_t___t}{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T}          $\ast$) \hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_ga4941871b3be823925361fe29e1d7721f}{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gab6060ccc34c97651f9f8baf8f75a98ea}{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+UP}~((\hyperlink{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T}     $\ast$) \hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_ga4bb8560e4125ff2b4dca337887316977}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+G\+R\+O\+U\+P\+\_\+\+I\+N\+T0\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga6fe8e415821195a786b3f0dc5e7fc9fa}{L\+P\+C\+\_\+\+M\+C\+P\+WM}~((\hyperlink{struct_l_p_c___m_c_p_w_m___t}{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}            $\ast$) \hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_gad8a41dc802e3ea0ba9457d42a6927c03}{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga14b6c56857e970a682a9bb22a0cb6716}{L\+P\+C\+\_\+\+I2\+C0}~((\hyperlink{struct_l_p_c___i2_c___t}{L\+P\+C\+\_\+\+I2\+C\+\_\+T}              $\ast$) \hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_gab4476c9e874621194369f74fcf26ce92}{L\+P\+C\+\_\+\+I2\+C0\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gad6d6333e47875813be171cffef258837}{L\+P\+C\+\_\+\+I2\+C1}~((\hyperlink{struct_l_p_c___i2_c___t}{L\+P\+C\+\_\+\+I2\+C\+\_\+T}              $\ast$) \hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_gae59f73cf24ff126be3b9a8b921926676}{L\+P\+C\+\_\+\+I2\+C1\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga4887dae88a015542b54639daf8ec5f61}{L\+P\+C\+\_\+\+I2\+S0}~((\hyperlink{struct_l_p_c___i2_s___t}{L\+P\+C\+\_\+\+I2\+S\+\_\+T}              $\ast$) \hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_gae77fe89f0abd4b4b73de7ab5adc822f5}{L\+P\+C\+\_\+\+I2\+S0\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga9bb3d01c98234fe6e7d12d171fe283b2}{L\+P\+C\+\_\+\+I2\+S1}~((\hyperlink{struct_l_p_c___i2_s___t}{L\+P\+C\+\_\+\+I2\+S\+\_\+T}              $\ast$) \hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_gad2702d06c20bbf06f072e29ec173e4ab}{L\+P\+C\+\_\+\+I2\+S1\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gaf34264b6322506295cc7b7e1ac903148}{L\+P\+C\+\_\+\+C\+\_\+\+C\+A\+N1}~((\hyperlink{struct_l_p_c___c_c_a_n___t}{L\+P\+C\+\_\+\+C\+C\+A\+N\+\_\+T}             $\ast$) \hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_ga4715c87f8d58d962b5fa3d4e23e06328}{L\+P\+C\+\_\+\+C\+\_\+\+C\+A\+N1\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gadf02cb70e7eb1a9e85e2b84ec1537fee}{L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+ER}~((\hyperlink{struct_l_p_c___r_i_t_i_m_e_r___t}{L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+E\+R\+\_\+T}          $\ast$) \hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_ga37e5300b78c57ef9d338291e79610971}{L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+E\+R\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga71347b58898f54f8e9f00a6c652c7d49}{L\+P\+C\+\_\+\+Q\+EI}~((\hyperlink{struct_l_p_c___q_e_i___t}{L\+P\+C\+\_\+\+Q\+E\+I\+\_\+T}              $\ast$) \hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_ga80fa25b18324c10c8e5c26893e6f0a67}{L\+P\+C\+\_\+\+Q\+E\+I\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga7f38efebba36596b031c3ca454a05344}{L\+P\+C\+\_\+\+G\+I\+MA}~((\hyperlink{struct_l_p_c___g_i_m_a___t}{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T}             $\ast$) \hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_ga487598b990a1a910e078773fb461a9f9}{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga5b94918e9ea326d84ab862a5d377903b}{L\+P\+C\+\_\+\+D\+AC}~((\hyperlink{struct_l_p_c___d_a_c___t}{L\+P\+C\+\_\+\+D\+A\+C\+\_\+T}              $\ast$) \hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_ga3bbaedad584252212d4704bb419489f6}{L\+P\+C\+\_\+\+D\+A\+C\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga0bbe56baee5457d261e664903772406a}{L\+P\+C\+\_\+\+C\+\_\+\+C\+A\+N0}~((\hyperlink{struct_l_p_c___c_c_a_n___t}{L\+P\+C\+\_\+\+C\+C\+A\+N\+\_\+T}             $\ast$) \hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_gad8ad25cb93a229d94ba1de367cbb1fa3}{L\+P\+C\+\_\+\+C\+\_\+\+C\+A\+N0\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gabbf7aa3d208a94071e0315856398a6cd}{L\+P\+C\+\_\+\+A\+D\+C0}~((\hyperlink{struct_l_p_c___a_d_c___t}{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T}              $\ast$) \hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_gaeab1b71ab377bf49f50db80ea0c618a8}{L\+P\+C\+\_\+\+A\+D\+C0\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gab6013140dd1f4ffdd1575ce747f8bb2b}{L\+P\+C\+\_\+\+A\+D\+C1}~((\hyperlink{struct_l_p_c___a_d_c___t}{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T}              $\ast$) \hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_ga87b2b5b070b1fa91cf2f2bf243420e7d}{L\+P\+C\+\_\+\+A\+D\+C1\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga401a76842ea88d6e311bba578f43b259}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+RT}~((\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}             $\ast$) \hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_ga7de0e57c07a6bd4ff8cf9f2b85249ed4}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga3af7cc9a426f661ac4deee8a9997a830}{L\+P\+C\+\_\+\+E\+E\+P\+R\+OM}~((\hyperlink{struct_l_p_c___e_e_p_r_o_m___t}{L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+T}           $\ast$) \hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_ga9d1fcaafb9feb0f8253c3cef1edc7e9f}{L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga3337d6fd79512d56b2c2362cb48b0ff5}{L\+P\+C\+\_\+\+F\+M\+CA}~((\hyperlink{struct_l_p_c___f_m_c___t}{L\+P\+C\+\_\+\+F\+M\+C\+\_\+T}              $\ast$) \hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_gaf59ae457b89f9991f1528a5625234445}{L\+P\+C\+\_\+\+F\+M\+C\+A\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga13ff7e03af04887218e740c984f0af3e}{L\+P\+C\+\_\+\+F\+M\+CB}~((\hyperlink{struct_l_p_c___f_m_c___t}{L\+P\+C\+\_\+\+F\+M\+C\+\_\+T}              $\ast$) \hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_ga9c9492ce5a1b5e99d6500db256f020c6}{L\+P\+C\+\_\+\+F\+M\+C\+B\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga93f07fc38c09c20a7141e175ce599ef7}{L\+P\+C\+\_\+\+R\+O\+M\+\_\+\+A\+PI}~((\hyperlink{struct_l_p_c___r_o_m___a_p_i___t}{L\+P\+C\+\_\+\+R\+O\+M\+\_\+\+A\+P\+I\+\_\+T}          $\ast$) \hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_ga2ae00d891b7603694f3a1eb640013f63}{L\+P\+C\+\_\+\+R\+O\+M\+\_\+\+A\+P\+I\+\_\+\+B\+A\+SE})
\end{DoxyCompactItemize}


\subsection{Descripción detallada}


\subsection{Documentación de los \textquotesingle{}defines\textquotesingle{}}
\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+A\+D\+C0@{L\+P\+C\+\_\+\+A\+D\+C0}}
\index{L\+P\+C\+\_\+\+A\+D\+C0@{L\+P\+C\+\_\+\+A\+D\+C0}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+A\+D\+C0}{LPC_ADC0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+A\+D\+C0~(({\bf L\+P\+C\+\_\+\+A\+D\+C\+\_\+T}              $\ast$) {\bf L\+P\+C\+\_\+\+A\+D\+C0\+\_\+\+B\+A\+SE})}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gabbf7aa3d208a94071e0315856398a6cd}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gabbf7aa3d208a94071e0315856398a6cd}


Definición en la línea 154 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+A\+D\+C0\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+A\+D\+C0\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+A\+D\+C0\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+A\+D\+C0\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+A\+D\+C0\+\_\+\+B\+A\+SE}{LPC_ADC0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+A\+D\+C0\+\_\+\+B\+A\+SE~0x400\+E3000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gaeab1b71ab377bf49f50db80ea0c618a8}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gaeab1b71ab377bf49f50db80ea0c618a8}


Definición en la línea 102 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+A\+D\+C1@{L\+P\+C\+\_\+\+A\+D\+C1}}
\index{L\+P\+C\+\_\+\+A\+D\+C1@{L\+P\+C\+\_\+\+A\+D\+C1}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+A\+D\+C1}{LPC_ADC1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+A\+D\+C1~(({\bf L\+P\+C\+\_\+\+A\+D\+C\+\_\+T}              $\ast$) {\bf L\+P\+C\+\_\+\+A\+D\+C1\+\_\+\+B\+A\+SE})}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gab6013140dd1f4ffdd1575ce747f8bb2b}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gab6013140dd1f4ffdd1575ce747f8bb2b}


Definición en la línea 155 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+A\+D\+C1\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+A\+D\+C1\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+A\+D\+C1\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+A\+D\+C1\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+A\+D\+C1\+\_\+\+B\+A\+SE}{LPC_ADC1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+A\+D\+C1\+\_\+\+B\+A\+SE~0x400\+E4000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga87b2b5b070b1fa91cf2f2bf243420e7d}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga87b2b5b070b1fa91cf2f2bf243420e7d}


Definición en la línea 103 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+A\+T\+I\+M\+ER@{L\+P\+C\+\_\+\+A\+T\+I\+M\+ER}}
\index{L\+P\+C\+\_\+\+A\+T\+I\+M\+ER@{L\+P\+C\+\_\+\+A\+T\+I\+M\+ER}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+A\+T\+I\+M\+ER}{LPC_ATIMER}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+A\+T\+I\+M\+ER~(({\bf L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+T}           $\ast$) {\bf L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+\+B\+A\+SE})}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga3e623a85783fae5ce265530fc079841c}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga3e623a85783fae5ce265530fc079841c}


Definición en la línea 119 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+\+B\+A\+SE}{LPC_ATIMER_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+\+B\+A\+SE~0x40040000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gaccf3a9c6522b5cfc6d9ddc21f0500ec0}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gaccf3a9c6522b5cfc6d9ddc21f0500ec0}


Definición en la línea 65 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+C\+\_\+\+C\+A\+N0@{L\+P\+C\+\_\+\+C\+\_\+\+C\+A\+N0}}
\index{L\+P\+C\+\_\+\+C\+\_\+\+C\+A\+N0@{L\+P\+C\+\_\+\+C\+\_\+\+C\+A\+N0}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+C\+\_\+\+C\+A\+N0}{LPC_C_CAN0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+C\+\_\+\+C\+A\+N0~(({\bf L\+P\+C\+\_\+\+C\+C\+A\+N\+\_\+T}             $\ast$) {\bf L\+P\+C\+\_\+\+C\+\_\+\+C\+A\+N0\+\_\+\+B\+A\+SE})}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga0bbe56baee5457d261e664903772406a}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga0bbe56baee5457d261e664903772406a}


Definición en la línea 153 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+C\+\_\+\+C\+A\+N0\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+C\+\_\+\+C\+A\+N0\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+C\+\_\+\+C\+A\+N0\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+C\+\_\+\+C\+A\+N0\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+C\+\_\+\+C\+A\+N0\+\_\+\+B\+A\+SE}{LPC_C_CAN0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+C\+\_\+\+C\+A\+N0\+\_\+\+B\+A\+SE~0x400\+E2000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gad8ad25cb93a229d94ba1de367cbb1fa3}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gad8ad25cb93a229d94ba1de367cbb1fa3}


Definición en la línea 101 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+C\+\_\+\+C\+A\+N1@{L\+P\+C\+\_\+\+C\+\_\+\+C\+A\+N1}}
\index{L\+P\+C\+\_\+\+C\+\_\+\+C\+A\+N1@{L\+P\+C\+\_\+\+C\+\_\+\+C\+A\+N1}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+C\+\_\+\+C\+A\+N1}{LPC_C_CAN1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+C\+\_\+\+C\+A\+N1~(({\bf L\+P\+C\+\_\+\+C\+C\+A\+N\+\_\+T}             $\ast$) {\bf L\+P\+C\+\_\+\+C\+\_\+\+C\+A\+N1\+\_\+\+B\+A\+SE})}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gaf34264b6322506295cc7b7e1ac903148}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gaf34264b6322506295cc7b7e1ac903148}


Definición en la línea 148 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+C\+\_\+\+C\+A\+N1\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+C\+\_\+\+C\+A\+N1\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+C\+\_\+\+C\+A\+N1\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+C\+\_\+\+C\+A\+N1\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+C\+\_\+\+C\+A\+N1\+\_\+\+B\+A\+SE}{LPC_C_CAN1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+C\+\_\+\+C\+A\+N1\+\_\+\+B\+A\+SE~0x400\+A4000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga4715c87f8d58d962b5fa3d4e23e06328}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga4715c87f8d58d962b5fa3d4e23e06328}


Definición en la línea 96 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+C\+C\+U1@{L\+P\+C\+\_\+\+C\+C\+U1}}
\index{L\+P\+C\+\_\+\+C\+C\+U1@{L\+P\+C\+\_\+\+C\+C\+U1}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+C\+C\+U1}{LPC_CCU1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+C\+C\+U1~(({\bf L\+P\+C\+\_\+\+C\+C\+U1\+\_\+T}             $\ast$) {\bf L\+P\+C\+\_\+\+C\+C\+U1\+\_\+\+B\+A\+SE})}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga7af049d852c4cd543c025d95b1237ddd}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga7af049d852c4cd543c025d95b1237ddd}


Definición en la línea 125 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+C\+C\+U1\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+C\+C\+U1\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+C\+C\+U1\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+C\+C\+U1\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+C\+C\+U1\+\_\+\+B\+A\+SE}{LPC_CCU1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+C\+C\+U1\+\_\+\+B\+A\+SE~0x40051000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gaf7df220ef74f9e793259c495db5e5956}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gaf7df220ef74f9e793259c495db5e5956}


Definición en la línea 73 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+C\+C\+U2@{L\+P\+C\+\_\+\+C\+C\+U2}}
\index{L\+P\+C\+\_\+\+C\+C\+U2@{L\+P\+C\+\_\+\+C\+C\+U2}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+C\+C\+U2}{LPC_CCU2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+C\+C\+U2~(({\bf L\+P\+C\+\_\+\+C\+C\+U2\+\_\+T}             $\ast$) {\bf L\+P\+C\+\_\+\+C\+C\+U2\+\_\+\+B\+A\+SE})}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga8e34c6693a17476d7e908fff3b9b6052}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga8e34c6693a17476d7e908fff3b9b6052}


Definición en la línea 126 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+C\+C\+U2\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+C\+C\+U2\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+C\+C\+U2\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+C\+C\+U2\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+C\+C\+U2\+\_\+\+B\+A\+SE}{LPC_CCU2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+C\+C\+U2\+\_\+\+B\+A\+SE~0x40052000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gab3b7e06c5e7e1913c555e584e2092f21}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gab3b7e06c5e7e1913c555e584e2092f21}


Definición en la línea 74 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+C\+GU@{L\+P\+C\+\_\+\+C\+GU}}
\index{L\+P\+C\+\_\+\+C\+GU@{L\+P\+C\+\_\+\+C\+GU}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+C\+GU}{LPC_CGU}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+C\+GU~(({\bf L\+P\+C\+\_\+\+C\+G\+U\+\_\+T}              $\ast$) {\bf L\+P\+C\+\_\+\+C\+G\+U\+\_\+\+B\+A\+SE})}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga38d60a5a3029e4ebc3c5ffcd856a828d}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga38d60a5a3029e4ebc3c5ffcd856a828d}


Definición en la línea 124 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+C\+G\+U\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+C\+G\+U\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+C\+G\+U\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+C\+G\+U\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+C\+G\+U\+\_\+\+B\+A\+SE}{LPC_CGU_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+C\+G\+U\+\_\+\+B\+A\+SE~0x40050000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga560da3a74764a9e89bef655f3daa8b0e}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga560da3a74764a9e89bef655f3daa8b0e}


Definición en la línea 72 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+C\+R\+EG@{L\+P\+C\+\_\+\+C\+R\+EG}}
\index{L\+P\+C\+\_\+\+C\+R\+EG@{L\+P\+C\+\_\+\+C\+R\+EG}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+C\+R\+EG}{LPC_CREG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+C\+R\+EG~(({\bf L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}             $\ast$) {\bf L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+\+B\+A\+SE})}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gae0cf72a5b1a46bb8d426837a1d38804a}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gae0cf72a5b1a46bb8d426837a1d38804a}


Definición en la línea 127 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+\+B\+A\+SE}{LPC_CREG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+\+B\+A\+SE~0x40043000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga862ac15bfc87b2a8525acacccedfba61}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga862ac15bfc87b2a8525acacccedfba61}


Definición en la línea 68 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+D\+AC@{L\+P\+C\+\_\+\+D\+AC}}
\index{L\+P\+C\+\_\+\+D\+AC@{L\+P\+C\+\_\+\+D\+AC}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+D\+AC}{LPC_DAC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+D\+AC~(({\bf L\+P\+C\+\_\+\+D\+A\+C\+\_\+T}              $\ast$) {\bf L\+P\+C\+\_\+\+D\+A\+C\+\_\+\+B\+A\+SE})}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga5b94918e9ea326d84ab862a5d377903b}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga5b94918e9ea326d84ab862a5d377903b}


Definición en la línea 152 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+D\+A\+C\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+D\+A\+C\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+D\+A\+C\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+D\+A\+C\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+D\+A\+C\+\_\+\+B\+A\+SE}{LPC_DAC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+D\+A\+C\+\_\+\+B\+A\+SE~0x400\+E1000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga3bbaedad584252212d4704bb419489f6}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga3bbaedad584252212d4704bb419489f6}


Definición en la línea 100 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+E\+E\+P\+R\+OM@{L\+P\+C\+\_\+\+E\+E\+P\+R\+OM}}
\index{L\+P\+C\+\_\+\+E\+E\+P\+R\+OM@{L\+P\+C\+\_\+\+E\+E\+P\+R\+OM}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+E\+E\+P\+R\+OM}{LPC_EEPROM}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+E\+E\+P\+R\+OM~(({\bf L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+T}           $\ast$) {\bf L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+B\+A\+SE})}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga3af7cc9a426f661ac4deee8a9997a830}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga3af7cc9a426f661ac4deee8a9997a830}


Definición en la línea 157 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+B\+A\+SE}{LPC_EEPROM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+B\+A\+SE~0x4000\+E000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga9d1fcaafb9feb0f8253c3cef1edc7e9f}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga9d1fcaafb9feb0f8253c3cef1edc7e9f}


Definición en la línea 107 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+E\+MC@{L\+P\+C\+\_\+\+E\+MC}}
\index{L\+P\+C\+\_\+\+E\+MC@{L\+P\+C\+\_\+\+E\+MC}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+E\+MC}{LPC_EMC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+E\+MC~(({\bf L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}              $\ast$) {\bf L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+B\+A\+SE})}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga115afed5bd08559bbc4eba50e7c23495}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga115afed5bd08559bbc4eba50e7c23495}


Definición en la línea 114 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+B\+A\+SE}{LPC_EMC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+B\+A\+SE~0x40005000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga52f586bf3c6855ad4ef03b1fee3f2f0d}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga52f586bf3c6855ad4ef03b1fee3f2f0d}


Definición en la línea 58 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+E\+T\+H\+E\+R\+N\+ET@{L\+P\+C\+\_\+\+E\+T\+H\+E\+R\+N\+ET}}
\index{L\+P\+C\+\_\+\+E\+T\+H\+E\+R\+N\+ET@{L\+P\+C\+\_\+\+E\+T\+H\+E\+R\+N\+ET}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+E\+T\+H\+E\+R\+N\+ET}{LPC_ETHERNET}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+E\+T\+H\+E\+R\+N\+ET~(({\bf L\+P\+C\+\_\+\+E\+N\+E\+T\+\_\+T}             $\ast$) {\bf L\+P\+C\+\_\+\+E\+T\+H\+E\+R\+N\+E\+T\+\_\+\+B\+A\+SE})}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gaddb977e4442891b21ced3344c71440d7}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gaddb977e4442891b21ced3344c71440d7}


Definición en la línea 118 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+E\+T\+H\+E\+R\+N\+E\+T\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+E\+T\+H\+E\+R\+N\+E\+T\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+E\+T\+H\+E\+R\+N\+E\+T\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+E\+T\+H\+E\+R\+N\+E\+T\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+E\+T\+H\+E\+R\+N\+E\+T\+\_\+\+B\+A\+SE}{LPC_ETHERNET_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+E\+T\+H\+E\+R\+N\+E\+T\+\_\+\+B\+A\+SE~0x40010000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga7da6912c1d137fdfb86cedc9efb8c8d6}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga7da6912c1d137fdfb86cedc9efb8c8d6}


Definición en la línea 64 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+E\+V\+RT@{L\+P\+C\+\_\+\+E\+V\+RT}}
\index{L\+P\+C\+\_\+\+E\+V\+RT@{L\+P\+C\+\_\+\+E\+V\+RT}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+E\+V\+RT}{LPC_EVRT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+E\+V\+RT~(({\bf L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T}             $\ast$) {\bf L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+\+B\+A\+SE})}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gaaf88f3cc7e8fe79bf75ead9e481ce650}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gaaf88f3cc7e8fe79bf75ead9e481ce650}


Definición en la línea 122 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+\+B\+A\+SE}{LPC_EVRT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+\+B\+A\+SE~0x40044000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga921b2ba31c8defad6d1c44ca9406e893}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga921b2ba31c8defad6d1c44ca9406e893}


Definición en la línea 69 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+F\+M\+CA@{L\+P\+C\+\_\+\+F\+M\+CA}}
\index{L\+P\+C\+\_\+\+F\+M\+CA@{L\+P\+C\+\_\+\+F\+M\+CA}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+F\+M\+CA}{LPC_FMCA}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+F\+M\+CA~(({\bf L\+P\+C\+\_\+\+F\+M\+C\+\_\+T}              $\ast$) {\bf L\+P\+C\+\_\+\+F\+M\+C\+A\+\_\+\+B\+A\+SE})}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga3337d6fd79512d56b2c2362cb48b0ff5}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga3337d6fd79512d56b2c2362cb48b0ff5}


Definición en la línea 158 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+F\+M\+C\+A\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+F\+M\+C\+A\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+F\+M\+C\+A\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+F\+M\+C\+A\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+F\+M\+C\+A\+\_\+\+B\+A\+SE}{LPC_FMCA_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+F\+M\+C\+A\+\_\+\+B\+A\+SE~0x4000\+C000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gaf59ae457b89f9991f1528a5625234445}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gaf59ae457b89f9991f1528a5625234445}


Definición en la línea 62 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+F\+M\+CB@{L\+P\+C\+\_\+\+F\+M\+CB}}
\index{L\+P\+C\+\_\+\+F\+M\+CB@{L\+P\+C\+\_\+\+F\+M\+CB}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+F\+M\+CB}{LPC_FMCB}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+F\+M\+CB~(({\bf L\+P\+C\+\_\+\+F\+M\+C\+\_\+T}              $\ast$) {\bf L\+P\+C\+\_\+\+F\+M\+C\+B\+\_\+\+B\+A\+SE})}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga13ff7e03af04887218e740c984f0af3e}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga13ff7e03af04887218e740c984f0af3e}


Definición en la línea 159 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+F\+M\+C\+B\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+F\+M\+C\+B\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+F\+M\+C\+B\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+F\+M\+C\+B\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+F\+M\+C\+B\+\_\+\+B\+A\+SE}{LPC_FMCB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+F\+M\+C\+B\+\_\+\+B\+A\+SE~0x4000\+D000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga9c9492ce5a1b5e99d6500db256f020c6}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga9c9492ce5a1b5e99d6500db256f020c6}


Definición en la línea 63 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+G\+I\+MA@{L\+P\+C\+\_\+\+G\+I\+MA}}
\index{L\+P\+C\+\_\+\+G\+I\+MA@{L\+P\+C\+\_\+\+G\+I\+MA}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+G\+I\+MA}{LPC_GIMA}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+G\+I\+MA~(({\bf L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T}             $\ast$) {\bf L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+\+B\+A\+SE})}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga7f38efebba36596b031c3ca454a05344}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga7f38efebba36596b031c3ca454a05344}


Definición en la línea 151 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+\+B\+A\+SE}{LPC_GIMA_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+\+B\+A\+SE~0x400\+C7000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga487598b990a1a910e078773fb461a9f9}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga487598b990a1a910e078773fb461a9f9}


Definición en la línea 99 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+G\+P\+D\+MA@{L\+P\+C\+\_\+\+G\+P\+D\+MA}}
\index{L\+P\+C\+\_\+\+G\+P\+D\+MA@{L\+P\+C\+\_\+\+G\+P\+D\+MA}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+G\+P\+D\+MA}{LPC_GPDMA}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+G\+P\+D\+MA~(({\bf L\+P\+C\+\_\+\+G\+P\+D\+M\+A\+\_\+T}            $\ast$) {\bf L\+P\+C\+\_\+\+G\+P\+D\+M\+A\+\_\+\+B\+A\+SE})}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gaf9d4b843ddff8d08a27880f90e2dbf18}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gaf9d4b843ddff8d08a27880f90e2dbf18}


Definición en la línea 111 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+G\+P\+D\+M\+A\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+G\+P\+D\+M\+A\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+G\+P\+D\+M\+A\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+G\+P\+D\+M\+A\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+G\+P\+D\+M\+A\+\_\+\+B\+A\+SE}{LPC_GPDMA_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+G\+P\+D\+M\+A\+\_\+\+B\+A\+SE~0x40002000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga51ba8e3f33730fa2b78be3f892d8c278}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga51ba8e3f33730fa2b78be3f892d8c278}


Definición en la línea 55 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+G\+R\+O\+U\+P\+\_\+\+I\+N\+T0\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+G\+R\+O\+U\+P\+\_\+\+I\+N\+T0\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+G\+R\+O\+U\+P\+\_\+\+I\+N\+T0\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+G\+R\+O\+U\+P\+\_\+\+I\+N\+T0\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+G\+R\+O\+U\+P\+\_\+\+I\+N\+T0\+\_\+\+B\+A\+SE}{LPC_GPIO_GROUP_INT0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+G\+R\+O\+U\+P\+\_\+\+I\+N\+T0\+\_\+\+B\+A\+SE~0x40088000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga4bb8560e4125ff2b4dca337887316977}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga4bb8560e4125ff2b4dca337887316977}


Definición en la línea 89 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+G\+R\+O\+U\+P\+\_\+\+I\+N\+T1\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+G\+R\+O\+U\+P\+\_\+\+I\+N\+T1\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+G\+R\+O\+U\+P\+\_\+\+I\+N\+T1\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+G\+R\+O\+U\+P\+\_\+\+I\+N\+T1\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+G\+R\+O\+U\+P\+\_\+\+I\+N\+T1\+\_\+\+B\+A\+SE}{LPC_GPIO_GROUP_INT1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+G\+R\+O\+U\+P\+\_\+\+I\+N\+T1\+\_\+\+B\+A\+SE~0x40089000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga198273b5c9e2dd57ffc28571c509f346}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga198273b5c9e2dd57ffc28571c509f346}


Definición en la línea 90 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+I\+NT@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+I\+NT}}
\index{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+I\+NT@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+I\+NT}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+I\+NT}{LPC_GPIO_PIN_INT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+I\+NT~(({\bf L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T}          $\ast$) {\bf L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+\+B\+A\+SE})}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gaa58960983d95c688cd33ff8ca91f99f3}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gaa58960983d95c688cd33ff8ca91f99f3}


Definición en la línea 141 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+RT@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+RT}}
\index{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+RT@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+RT}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+RT}{LPC_GPIO_PORT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+RT~(({\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}             $\ast$) {\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE})}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga401a76842ea88d6e311bba578f43b259}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga401a76842ea88d6e311bba578f43b259}


Definición en la línea 156 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}{LPC_GPIO_PORT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE~0x400\+F4000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga7de0e57c07a6bd4ff8cf9f2b85249ed4}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga7de0e57c07a6bd4ff8cf9f2b85249ed4}


Definición en la línea 104 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+UP@{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+UP}}
\index{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+UP@{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+UP}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+UP}{LPC_GPIOGROUP}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+UP~(({\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T}     $\ast$) {\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+G\+R\+O\+U\+P\+\_\+\+I\+N\+T0\+\_\+\+B\+A\+SE})}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gab6060ccc34c97651f9f8baf8f75a98ea}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gab6060ccc34c97651f9f8baf8f75a98ea}


Definición en la línea 142 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+I2\+C0@{L\+P\+C\+\_\+\+I2\+C0}}
\index{L\+P\+C\+\_\+\+I2\+C0@{L\+P\+C\+\_\+\+I2\+C0}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+I2\+C0}{LPC_I2C0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+I2\+C0~(({\bf L\+P\+C\+\_\+\+I2\+C\+\_\+T}              $\ast$) {\bf L\+P\+C\+\_\+\+I2\+C0\+\_\+\+B\+A\+SE})}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga14b6c56857e970a682a9bb22a0cb6716}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga14b6c56857e970a682a9bb22a0cb6716}


Definición en la línea 144 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+I2\+C0\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+I2\+C0\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+I2\+C0\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+I2\+C0\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+I2\+C0\+\_\+\+B\+A\+SE}{LPC_I2C0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+I2\+C0\+\_\+\+B\+A\+SE~0x400\+A1000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gab4476c9e874621194369f74fcf26ce92}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gab4476c9e874621194369f74fcf26ce92}


Definición en la línea 92 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+I2\+C1@{L\+P\+C\+\_\+\+I2\+C1}}
\index{L\+P\+C\+\_\+\+I2\+C1@{L\+P\+C\+\_\+\+I2\+C1}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+I2\+C1}{LPC_I2C1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+I2\+C1~(({\bf L\+P\+C\+\_\+\+I2\+C\+\_\+T}              $\ast$) {\bf L\+P\+C\+\_\+\+I2\+C1\+\_\+\+B\+A\+SE})}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gad6d6333e47875813be171cffef258837}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gad6d6333e47875813be171cffef258837}


Definición en la línea 145 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+I2\+C1\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+I2\+C1\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+I2\+C1\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+I2\+C1\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+I2\+C1\+\_\+\+B\+A\+SE}{LPC_I2C1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+I2\+C1\+\_\+\+B\+A\+SE~0x400\+E0000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gae59f73cf24ff126be3b9a8b921926676}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gae59f73cf24ff126be3b9a8b921926676}


Definición en la línea 93 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+I2\+S0@{L\+P\+C\+\_\+\+I2\+S0}}
\index{L\+P\+C\+\_\+\+I2\+S0@{L\+P\+C\+\_\+\+I2\+S0}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+I2\+S0}{LPC_I2S0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+I2\+S0~(({\bf L\+P\+C\+\_\+\+I2\+S\+\_\+T}              $\ast$) {\bf L\+P\+C\+\_\+\+I2\+S0\+\_\+\+B\+A\+SE})}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga4887dae88a015542b54639daf8ec5f61}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga4887dae88a015542b54639daf8ec5f61}


Definición en la línea 146 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+I2\+S0\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+I2\+S0\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+I2\+S0\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+I2\+S0\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+I2\+S0\+\_\+\+B\+A\+SE}{LPC_I2S0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+I2\+S0\+\_\+\+B\+A\+SE~0x400\+A2000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gae77fe89f0abd4b4b73de7ab5adc822f5}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gae77fe89f0abd4b4b73de7ab5adc822f5}


Definición en la línea 94 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+I2\+S1@{L\+P\+C\+\_\+\+I2\+S1}}
\index{L\+P\+C\+\_\+\+I2\+S1@{L\+P\+C\+\_\+\+I2\+S1}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+I2\+S1}{LPC_I2S1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+I2\+S1~(({\bf L\+P\+C\+\_\+\+I2\+S\+\_\+T}              $\ast$) {\bf L\+P\+C\+\_\+\+I2\+S1\+\_\+\+B\+A\+SE})}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga9bb3d01c98234fe6e7d12d171fe283b2}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga9bb3d01c98234fe6e7d12d171fe283b2}


Definición en la línea 147 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+I2\+S1\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+I2\+S1\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+I2\+S1\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+I2\+S1\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+I2\+S1\+\_\+\+B\+A\+SE}{LPC_I2S1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+I2\+S1\+\_\+\+B\+A\+SE~0x400\+A3000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gad2702d06c20bbf06f072e29ec173e4ab}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gad2702d06c20bbf06f072e29ec173e4ab}


Definición en la línea 95 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+L\+CD@{L\+P\+C\+\_\+\+L\+CD}}
\index{L\+P\+C\+\_\+\+L\+CD@{L\+P\+C\+\_\+\+L\+CD}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+L\+CD}{LPC_LCD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+L\+CD~(({\bf L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}              $\ast$) {\bf L\+P\+C\+\_\+\+L\+C\+D\+\_\+\+B\+A\+SE})}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga68cb24e38b29356c45f9bb634b35c677}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga68cb24e38b29356c45f9bb634b35c677}


Definición en la línea 117 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+L\+C\+D\+\_\+\+B\+A\+SE}{LPC_LCD_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+L\+C\+D\+\_\+\+B\+A\+SE~0x40008000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gae1746cd618a1eb4f24f95255594f159a}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gae1746cd618a1eb4f24f95255594f159a}


Definición en la línea 61 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+M\+C\+P\+WM@{L\+P\+C\+\_\+\+M\+C\+P\+WM}}
\index{L\+P\+C\+\_\+\+M\+C\+P\+WM@{L\+P\+C\+\_\+\+M\+C\+P\+WM}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+M\+C\+P\+WM}{LPC_MCPWM}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+M\+C\+P\+WM~(({\bf L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}            $\ast$) {\bf L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+\+B\+A\+SE})}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga6fe8e415821195a786b3f0dc5e7fc9fa}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga6fe8e415821195a786b3f0dc5e7fc9fa}


Definición en la línea 143 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+\+B\+A\+SE}{LPC_MCPWM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+\+B\+A\+SE~0x400\+A0000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gad8a41dc802e3ea0ba9457d42a6927c03}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gad8a41dc802e3ea0ba9457d42a6927c03}


Definición en la línea 91 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+O\+T\+P\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+O\+T\+P\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+O\+T\+P\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+O\+T\+P\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+O\+T\+P\+\_\+\+B\+A\+SE}{LPC_OTP_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+O\+T\+P\+\_\+\+B\+A\+SE~0x40045000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga611c7ec908d7802a811bd8a06163d05c}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga611c7ec908d7802a811bd8a06163d05c}


Definición en la línea 70 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+\+B\+A\+SE}{LPC_PIN_INT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+\+B\+A\+SE~0x40087000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga4941871b3be823925361fe29e1d7721f}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga4941871b3be823925361fe29e1d7721f}


Definición en la línea 88 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+P\+MC@{L\+P\+C\+\_\+\+P\+MC}}
\index{L\+P\+C\+\_\+\+P\+MC@{L\+P\+C\+\_\+\+P\+MC}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+P\+MC}{LPC_PMC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+P\+MC~(({\bf L\+P\+C\+\_\+\+P\+M\+C\+\_\+T}              $\ast$) {\bf L\+P\+C\+\_\+\+P\+M\+C\+\_\+\+B\+A\+SE})}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga57d17d4e060482184443625602b43b7d}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga57d17d4e060482184443625602b43b7d}


Definición en la línea 121 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+P\+M\+C\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+P\+M\+C\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+P\+M\+C\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+P\+M\+C\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+P\+M\+C\+\_\+\+B\+A\+SE}{LPC_PMC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+P\+M\+C\+\_\+\+B\+A\+SE~0x40042000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gad729bfbe3e327b259732dd0817d6e34b}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gad729bfbe3e327b259732dd0817d6e34b}


Definición en la línea 67 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+Q\+EI@{L\+P\+C\+\_\+\+Q\+EI}}
\index{L\+P\+C\+\_\+\+Q\+EI@{L\+P\+C\+\_\+\+Q\+EI}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+Q\+EI}{LPC_QEI}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+Q\+EI~(({\bf L\+P\+C\+\_\+\+Q\+E\+I\+\_\+T}              $\ast$) {\bf L\+P\+C\+\_\+\+Q\+E\+I\+\_\+\+B\+A\+SE})}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga71347b58898f54f8e9f00a6c652c7d49}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga71347b58898f54f8e9f00a6c652c7d49}


Definición en la línea 150 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+Q\+E\+I\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+Q\+E\+I\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+Q\+E\+I\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+Q\+E\+I\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+Q\+E\+I\+\_\+\+B\+A\+SE}{LPC_QEI_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+Q\+E\+I\+\_\+\+B\+A\+SE~0x400\+C6000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga80fa25b18324c10c8e5c26893e6f0a67}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga80fa25b18324c10c8e5c26893e6f0a67}


Definición en la línea 98 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+R\+E\+G\+F\+I\+LE@{L\+P\+C\+\_\+\+R\+E\+G\+F\+I\+LE}}
\index{L\+P\+C\+\_\+\+R\+E\+G\+F\+I\+LE@{L\+P\+C\+\_\+\+R\+E\+G\+F\+I\+LE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+R\+E\+G\+F\+I\+LE}{LPC_REGFILE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+R\+E\+G\+F\+I\+LE~(({\bf L\+P\+C\+\_\+\+R\+E\+G\+F\+I\+L\+E\+\_\+T}          $\ast$) {\bf L\+P\+C\+\_\+\+R\+E\+G\+F\+I\+L\+E\+\_\+\+B\+A\+SE})}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga2c74da31b7fd461d9b01e3241963f895}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga2c74da31b7fd461d9b01e3241963f895}


Definición en la línea 120 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+R\+E\+G\+F\+I\+L\+E\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+R\+E\+G\+F\+I\+L\+E\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+R\+E\+G\+F\+I\+L\+E\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+R\+E\+G\+F\+I\+L\+E\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+R\+E\+G\+F\+I\+L\+E\+\_\+\+B\+A\+SE}{LPC_REGFILE_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+R\+E\+G\+F\+I\+L\+E\+\_\+\+B\+A\+SE~0x40041000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gad2674eff10cea9243ab060ad1fbac9d2}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gad2674eff10cea9243ab060ad1fbac9d2}


Definición en la línea 66 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+R\+GU@{L\+P\+C\+\_\+\+R\+GU}}
\index{L\+P\+C\+\_\+\+R\+GU@{L\+P\+C\+\_\+\+R\+GU}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+R\+GU}{LPC_RGU}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+R\+GU~(({\bf L\+P\+C\+\_\+\+R\+G\+U\+\_\+T}              $\ast$) {\bf L\+P\+C\+\_\+\+R\+G\+U\+\_\+\+B\+A\+SE})}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gab631e0dff2443a7a1e4fa99c9a6fe88e}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gab631e0dff2443a7a1e4fa99c9a6fe88e}


Definición en la línea 128 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+R\+G\+U\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+R\+G\+U\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+R\+G\+U\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+R\+G\+U\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+R\+G\+U\+\_\+\+B\+A\+SE}{LPC_RGU_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+R\+G\+U\+\_\+\+B\+A\+SE~0x40053000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gaff6de015a63620b4c552891c1ac9f756}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gaff6de015a63620b4c552891c1ac9f756}


Definición en la línea 75 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+ER@{L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+ER}}
\index{L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+ER@{L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+ER}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+ER}{LPC_RITIMER}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+ER~(({\bf L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+E\+R\+\_\+T}          $\ast$) {\bf L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+E\+R\+\_\+\+B\+A\+SE})}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gadf02cb70e7eb1a9e85e2b84ec1537fee}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gadf02cb70e7eb1a9e85e2b84ec1537fee}


Definición en la línea 149 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+E\+R\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+E\+R\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+E\+R\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+E\+R\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+E\+R\+\_\+\+B\+A\+SE}{LPC_RITIMER_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+E\+R\+\_\+\+B\+A\+SE~0x400\+C0000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga37e5300b78c57ef9d338291e79610971}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga37e5300b78c57ef9d338291e79610971}


Definición en la línea 97 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+R\+O\+M\+\_\+\+A\+PI@{L\+P\+C\+\_\+\+R\+O\+M\+\_\+\+A\+PI}}
\index{L\+P\+C\+\_\+\+R\+O\+M\+\_\+\+A\+PI@{L\+P\+C\+\_\+\+R\+O\+M\+\_\+\+A\+PI}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+R\+O\+M\+\_\+\+A\+PI}{LPC_ROM_API}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+R\+O\+M\+\_\+\+A\+PI~(({\bf L\+P\+C\+\_\+\+R\+O\+M\+\_\+\+A\+P\+I\+\_\+T}          $\ast$) {\bf L\+P\+C\+\_\+\+R\+O\+M\+\_\+\+A\+P\+I\+\_\+\+B\+A\+SE})}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga93f07fc38c09c20a7141e175ce599ef7}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga93f07fc38c09c20a7141e175ce599ef7}


Definición en la línea 160 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+R\+O\+M\+\_\+\+A\+P\+I\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+R\+O\+M\+\_\+\+A\+P\+I\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+R\+O\+M\+\_\+\+A\+P\+I\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+R\+O\+M\+\_\+\+A\+P\+I\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+R\+O\+M\+\_\+\+A\+P\+I\+\_\+\+B\+A\+SE}{LPC_ROM_API_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+R\+O\+M\+\_\+\+A\+P\+I\+\_\+\+B\+A\+SE~0x10400100}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga2ae00d891b7603694f3a1eb640013f63}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga2ae00d891b7603694f3a1eb640013f63}


Definición en la línea 108 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+R\+TC@{L\+P\+C\+\_\+\+R\+TC}}
\index{L\+P\+C\+\_\+\+R\+TC@{L\+P\+C\+\_\+\+R\+TC}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+R\+TC}{LPC_RTC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+R\+TC~(({\bf L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}              $\ast$) {\bf L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+B\+A\+SE})}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga8303d3e5135b2a039f0dc5f93c194f78}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga8303d3e5135b2a039f0dc5f93c194f78}


Definición en la línea 123 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+B\+A\+SE}{LPC_RTC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+B\+A\+SE~0x40046000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga4618213cf968f8245814d7d3e7aa2e2e}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga4618213cf968f8245814d7d3e7aa2e2e}


Definición en la línea 71 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+S\+CT@{L\+P\+C\+\_\+\+S\+CT}}
\index{L\+P\+C\+\_\+\+S\+CT@{L\+P\+C\+\_\+\+S\+CT}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+S\+CT}{LPC_SCT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+S\+CT~(({\bf L\+P\+C\+\_\+\+S\+C\+T\+\_\+T}              $\ast$) {\bf L\+P\+C\+\_\+\+S\+C\+T\+\_\+\+B\+A\+SE})}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gace25d349a4ffff2cd63e5f2c6d127509}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gace25d349a4ffff2cd63e5f2c6d127509}


Definición en la línea 110 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+S\+C\+T\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+S\+C\+T\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+S\+C\+T\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+S\+C\+T\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+S\+C\+T\+\_\+\+B\+A\+SE}{LPC_SCT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+S\+C\+T\+\_\+\+B\+A\+SE~0x40000000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gad39ca0e94488b4bee5510b2e8bc5a708}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gad39ca0e94488b4bee5510b2e8bc5a708}


Definición en la línea 54 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+S\+CU@{L\+P\+C\+\_\+\+S\+CU}}
\index{L\+P\+C\+\_\+\+S\+CU@{L\+P\+C\+\_\+\+S\+CU}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+S\+CU}{LPC_SCU}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+S\+CU~(({\bf L\+P\+C\+\_\+\+S\+C\+U\+\_\+T}              $\ast$) {\bf L\+P\+C\+\_\+\+S\+C\+U\+\_\+\+B\+A\+SE})}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga95e2a586609fde90e5ff88298208f269}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga95e2a586609fde90e5ff88298208f269}


Definición en la línea 140 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+S\+C\+U\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+S\+C\+U\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+S\+C\+U\+\_\+\+B\+A\+SE}{LPC_SCU_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+S\+C\+U\+\_\+\+B\+A\+SE~0x40086000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gacd777eafbfcbc5701c9728c9261b1bd1}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gacd777eafbfcbc5701c9728c9261b1bd1}


Definición en la línea 87 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+S\+D\+M\+MC@{L\+P\+C\+\_\+\+S\+D\+M\+MC}}
\index{L\+P\+C\+\_\+\+S\+D\+M\+MC@{L\+P\+C\+\_\+\+S\+D\+M\+MC}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+S\+D\+M\+MC}{LPC_SDMMC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+S\+D\+M\+MC~(({\bf L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}            $\ast$) {\bf L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+\+B\+A\+SE})}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga0dad86ccae5b13170e0204ed651a2847}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga0dad86ccae5b13170e0204ed651a2847}


Definición en la línea 113 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+\+B\+A\+SE}{LPC_SDMMC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+\+B\+A\+SE~0x40004000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga4175c6e418d0b209c42f789cfa9ff32b}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga4175c6e418d0b209c42f789cfa9ff32b}


Definición en la línea 57 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+S\+G\+P\+I\+O\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+S\+G\+P\+I\+O\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+S\+G\+P\+I\+O\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+S\+G\+P\+I\+O\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+S\+G\+P\+I\+O\+\_\+\+B\+A\+SE}{LPC_SGPIO_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+S\+G\+P\+I\+O\+\_\+\+B\+A\+SE~0x40101000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga3e50d6c46ad4612cde93035a12b204a8}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga3e50d6c46ad4612cde93035a12b204a8}


Definición en la línea 106 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+S\+P\+I\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+S\+P\+I\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+S\+P\+I\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+S\+P\+I\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+S\+P\+I\+\_\+\+B\+A\+SE}{LPC_SPI_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+S\+P\+I\+\_\+\+B\+A\+SE~0x40100000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gaf611188188574ba805b6de71acc88c6c}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gaf611188188574ba805b6de71acc88c6c}


Definición en la línea 105 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+S\+P\+I\+FI@{L\+P\+C\+\_\+\+S\+P\+I\+FI}}
\index{L\+P\+C\+\_\+\+S\+P\+I\+FI@{L\+P\+C\+\_\+\+S\+P\+I\+FI}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+S\+P\+I\+FI}{LPC_SPIFI}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+S\+P\+I\+FI~(({\bf L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+T}            $\ast$) {\bf L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+B\+A\+SE})}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gaa6445e9b3756a585e42bb068a305f879}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gaa6445e9b3756a585e42bb068a305f879}


Definición en la línea 112 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+B\+A\+SE}{LPC_SPIFI_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+B\+A\+SE~0x40003000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gad284a5971366e0a8b5fe9881fdb9aa0c}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gad284a5971366e0a8b5fe9881fdb9aa0c}


Definición en la línea 56 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+S\+S\+P0@{L\+P\+C\+\_\+\+S\+S\+P0}}
\index{L\+P\+C\+\_\+\+S\+S\+P0@{L\+P\+C\+\_\+\+S\+S\+P0}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+S\+S\+P0}{LPC_SSP0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+S\+S\+P0~(({\bf L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}              $\ast$) {\bf L\+P\+C\+\_\+\+S\+S\+P0\+\_\+\+B\+A\+SE})}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gac213e0325a8e8a972bd2e0dd6ccf353c}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gac213e0325a8e8a972bd2e0dd6ccf353c}


Definición en la línea 134 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+S\+S\+P0\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+S\+S\+P0\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+S\+S\+P0\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+S\+S\+P0\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+S\+S\+P0\+\_\+\+B\+A\+SE}{LPC_SSP0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+S\+S\+P0\+\_\+\+B\+A\+SE~0x40083000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga53fb1af80b541545988f2a966681abfd}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga53fb1af80b541545988f2a966681abfd}


Definición en la línea 81 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+S\+S\+P1@{L\+P\+C\+\_\+\+S\+S\+P1}}
\index{L\+P\+C\+\_\+\+S\+S\+P1@{L\+P\+C\+\_\+\+S\+S\+P1}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+S\+S\+P1}{LPC_SSP1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+S\+S\+P1~(({\bf L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}              $\ast$) {\bf L\+P\+C\+\_\+\+S\+S\+P1\+\_\+\+B\+A\+SE})}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga09c4610ada1d9aa18913963cbd1a6e52}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga09c4610ada1d9aa18913963cbd1a6e52}


Definición en la línea 135 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+S\+S\+P1\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+S\+S\+P1\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+S\+S\+P1\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+S\+S\+P1\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+S\+S\+P1\+\_\+\+B\+A\+SE}{LPC_SSP1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+S\+S\+P1\+\_\+\+B\+A\+SE~0x400\+C5000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga05d118997f53f596d3a087f8b91a1969}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga05d118997f53f596d3a087f8b91a1969}


Definición en la línea 82 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+T\+I\+M\+E\+R0@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R0}}
\index{L\+P\+C\+\_\+\+T\+I\+M\+E\+R0@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R0}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+T\+I\+M\+E\+R0}{LPC_TIMER0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+T\+I\+M\+E\+R0~(({\bf L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}            $\ast$) {\bf L\+P\+C\+\_\+\+T\+I\+M\+E\+R0\+\_\+\+B\+A\+SE})}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga800f32a8a38d9e9c8f3b6ab161f6f2d2}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga800f32a8a38d9e9c8f3b6ab161f6f2d2}


Definición en la línea 136 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+T\+I\+M\+E\+R0\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R0\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+T\+I\+M\+E\+R0\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R0\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+T\+I\+M\+E\+R0\+\_\+\+B\+A\+SE}{LPC_TIMER0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+T\+I\+M\+E\+R0\+\_\+\+B\+A\+SE~0x40084000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga58d2cc2a6a4bd9319853ad5b62a20d43}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga58d2cc2a6a4bd9319853ad5b62a20d43}


Definición en la línea 83 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+T\+I\+M\+E\+R1@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R1}}
\index{L\+P\+C\+\_\+\+T\+I\+M\+E\+R1@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R1}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+T\+I\+M\+E\+R1}{LPC_TIMER1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+T\+I\+M\+E\+R1~(({\bf L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}            $\ast$) {\bf L\+P\+C\+\_\+\+T\+I\+M\+E\+R1\+\_\+\+B\+A\+SE})}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga0d28200f11e877cece24025ebe7fe72a}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga0d28200f11e877cece24025ebe7fe72a}


Definición en la línea 137 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+T\+I\+M\+E\+R1\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R1\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+T\+I\+M\+E\+R1\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R1\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+T\+I\+M\+E\+R1\+\_\+\+B\+A\+SE}{LPC_TIMER1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+T\+I\+M\+E\+R1\+\_\+\+B\+A\+SE~0x40085000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga077e94a95d95d79f6aeb0ea962377c46}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga077e94a95d95d79f6aeb0ea962377c46}


Definición en la línea 84 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+T\+I\+M\+E\+R2@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R2}}
\index{L\+P\+C\+\_\+\+T\+I\+M\+E\+R2@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R2}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+T\+I\+M\+E\+R2}{LPC_TIMER2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+T\+I\+M\+E\+R2~(({\bf L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}            $\ast$) {\bf L\+P\+C\+\_\+\+T\+I\+M\+E\+R2\+\_\+\+B\+A\+SE})}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gae0a3c421e7e1ac3ffd7e740e33387dc5}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gae0a3c421e7e1ac3ffd7e740e33387dc5}


Definición en la línea 138 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+T\+I\+M\+E\+R2\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R2\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+T\+I\+M\+E\+R2\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R2\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+T\+I\+M\+E\+R2\+\_\+\+B\+A\+SE}{LPC_TIMER2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+T\+I\+M\+E\+R2\+\_\+\+B\+A\+SE~0x400\+C3000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gab46122134a159b494e060ae3a7be0967}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gab46122134a159b494e060ae3a7be0967}


Definición en la línea 85 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+T\+I\+M\+E\+R3@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R3}}
\index{L\+P\+C\+\_\+\+T\+I\+M\+E\+R3@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R3}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+T\+I\+M\+E\+R3}{LPC_TIMER3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+T\+I\+M\+E\+R3~(({\bf L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}            $\ast$) {\bf L\+P\+C\+\_\+\+T\+I\+M\+E\+R3\+\_\+\+B\+A\+SE})}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gab34ae64ea250497b5148b7ffb61d04f5}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gab34ae64ea250497b5148b7ffb61d04f5}


Definición en la línea 139 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+T\+I\+M\+E\+R3\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R3\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+T\+I\+M\+E\+R3\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R3\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+T\+I\+M\+E\+R3\+\_\+\+B\+A\+SE}{LPC_TIMER3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+T\+I\+M\+E\+R3\+\_\+\+B\+A\+SE~0x400\+C4000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga002e95d51eef32473052ea2575440eac}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga002e95d51eef32473052ea2575440eac}


Definición en la línea 86 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+U\+A\+R\+T1@{L\+P\+C\+\_\+\+U\+A\+R\+T1}}
\index{L\+P\+C\+\_\+\+U\+A\+R\+T1@{L\+P\+C\+\_\+\+U\+A\+R\+T1}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+U\+A\+R\+T1}{LPC_UART1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+U\+A\+R\+T1~(({\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}            $\ast$) {\bf L\+P\+C\+\_\+\+U\+A\+R\+T1\+\_\+\+B\+A\+SE})}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga83ea0dab4dcb7411c2e1de20050a4d2d}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga83ea0dab4dcb7411c2e1de20050a4d2d}


Definición en la línea 133 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+U\+A\+R\+T1\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+U\+A\+R\+T1\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+U\+A\+R\+T1\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+U\+A\+R\+T1\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+U\+A\+R\+T1\+\_\+\+B\+A\+SE}{LPC_UART1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+U\+A\+R\+T1\+\_\+\+B\+A\+SE~0x40082000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga18e8f96b25e3f343bdd7ba552ae7a617}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga18e8f96b25e3f343bdd7ba552ae7a617}


Definición en la línea 80 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T0@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T0}}
\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T0@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T0}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+U\+S\+A\+R\+T0}{LPC_USART0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+U\+S\+A\+R\+T0~(({\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}            $\ast$) {\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T0\+\_\+\+B\+A\+SE})}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga3255c792adeee40643c8f5c32e852107}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga3255c792adeee40643c8f5c32e852107}


Definición en la línea 130 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T0\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T0\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T0\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T0\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+U\+S\+A\+R\+T0\+\_\+\+B\+A\+SE}{LPC_USART0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+U\+S\+A\+R\+T0\+\_\+\+B\+A\+SE~0x40081000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gaa878cf5cffe359eaf1eba511ab537ba9}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gaa878cf5cffe359eaf1eba511ab537ba9}


Definición en la línea 77 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T2@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T2}}
\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T2@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T2}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+U\+S\+A\+R\+T2}{LPC_USART2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+U\+S\+A\+R\+T2~(({\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}            $\ast$) {\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE})}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gae6539c90608a0da79ee287639201fc6c}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gae6539c90608a0da79ee287639201fc6c}


Definición en la línea 131 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}{LPC_USART2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE~0x400\+C1000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gac377e7801bf13eb388b8f2cbdc61091f}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gac377e7801bf13eb388b8f2cbdc61091f}


Definición en la línea 78 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T3@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T3}}
\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T3@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T3}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+U\+S\+A\+R\+T3}{LPC_USART3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+U\+S\+A\+R\+T3~(({\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}            $\ast$) {\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE})}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga206737c2cfff0f9dcaac507068711310}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga206737c2cfff0f9dcaac507068711310}


Definición en la línea 132 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}{LPC_USART3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE~0x400\+C2000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gabe7b830995c08b4b9ecd941f14c2a593}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gabe7b830995c08b4b9ecd941f14c2a593}


Definición en la línea 79 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+U\+S\+B0@{L\+P\+C\+\_\+\+U\+S\+B0}}
\index{L\+P\+C\+\_\+\+U\+S\+B0@{L\+P\+C\+\_\+\+U\+S\+B0}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+U\+S\+B0}{LPC_USB0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+U\+S\+B0~(({\bf L\+P\+C\+\_\+\+U\+S\+B\+H\+S\+\_\+T}            $\ast$) {\bf L\+P\+C\+\_\+\+U\+S\+B0\+\_\+\+B\+A\+SE})}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga25ec9d077b8c13aadf9ca3c872c5c8d1}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga25ec9d077b8c13aadf9ca3c872c5c8d1}


Definición en la línea 115 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+U\+S\+B0\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+U\+S\+B0\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+U\+S\+B0\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+U\+S\+B0\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+U\+S\+B0\+\_\+\+B\+A\+SE}{LPC_USB0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+U\+S\+B0\+\_\+\+B\+A\+SE~0x40006000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga41d15fd328f821807d202d6c9feb096c}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga41d15fd328f821807d202d6c9feb096c}


Definición en la línea 59 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+U\+S\+B1@{L\+P\+C\+\_\+\+U\+S\+B1}}
\index{L\+P\+C\+\_\+\+U\+S\+B1@{L\+P\+C\+\_\+\+U\+S\+B1}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+U\+S\+B1}{LPC_USB1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+U\+S\+B1~(({\bf L\+P\+C\+\_\+\+U\+S\+B\+H\+S\+\_\+T}            $\ast$) {\bf L\+P\+C\+\_\+\+U\+S\+B1\+\_\+\+B\+A\+SE})}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gab2ca840614a0bf9f3d042a75f49bc9c8}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_gab2ca840614a0bf9f3d042a75f49bc9c8}


Definición en la línea 116 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+U\+S\+B1\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+U\+S\+B1\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+U\+S\+B1\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+U\+S\+B1\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+U\+S\+B1\+\_\+\+B\+A\+SE}{LPC_USB1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+U\+S\+B1\+\_\+\+B\+A\+SE~0x40007000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga72922dbb8f7e3016015922b225773710}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga72922dbb8f7e3016015922b225773710}


Definición en la línea 60 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+W\+W\+DT@{L\+P\+C\+\_\+\+W\+W\+DT}}
\index{L\+P\+C\+\_\+\+W\+W\+DT@{L\+P\+C\+\_\+\+W\+W\+DT}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+W\+W\+DT}{LPC_WWDT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+W\+W\+DT~(({\bf L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+T}             $\ast$) {\bf L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+\+B\+A\+SE})}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga235e068b1412366044449dba68194c55}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga235e068b1412366044449dba68194c55}


Definición en la línea 129 del archivo chip\+\_\+lpc18xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C18xx Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+\+B\+A\+SE}{LPC_WWDT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+\+B\+A\+SE~0x40080000}\hypertarget{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga9b83c39ba53f9c9e87974984c96e35de}{}\label{group___p_e_r_i_p_h__18_x_x___b_a_s_e_ga9b83c39ba53f9c9e87974984c96e35de}


Definición en la línea 76 del archivo chip\+\_\+lpc18xx.\+h.

