module mux8_1(
input [7:0]d,
input [2:0]s,
output y
);
wire w1,w2,w3,w4,w5,w6,w7,w8;
assign w1=d[0]&~s[0]&~s[1]&~s[2];
assign w2=d[1]&s[0]&~s[1]&~s[2];
assign w3=d[2]&~s[0]&s[1]&~s[2];
assign w4=d[3]&s[0]&s[1]&~s[2];
assign w5=d[4]&~s[0]&~s[1]&s[2];
assign w6=d[5]&s[0]&~s[1]&s[2];
assign w7=d[6]&~s[0]&s[1]&s[2];
assign w8=d[7]&s[0]&s[1]&s[2];
assign y=w1|w2|w3|w4|w5|w6|w7|w8;
endmodule

