// Seed: 4187155159
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  parameter id_7 = 1;
  wire id_8 = id_2;
  parameter id_9 = 1;
  supply1 ["" : 1] id_10 = 1;
  wire id_11 = id_6;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd96
) (
    input wor id_0
    , _id_3,
    output supply0 id_1
);
  wire [id_3  ^  id_3  #  (  -1  ) : 1] id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
