module alu(
    input [31:0] A,B,
    input [1:0] control,
    output c_out,
    output Z, N, C, V,
    output reg [31:0] result
);
    wire [31:0] a_add_b, a_sub_b, a_and_b, a_or_b;
    reg [31:0] not_b;
    wire [32:0] arithmetic_result;

    assign arithmetic_result = {1'b0, A} + {1'b0, not_b} + control[0];
    assign c_out = arithmetic_result[32];
    assign a_add_b = arithmetic_result[31:0];
    assign a_sub_b = arithmetic_result[31:0];
    assign a_or_b = A | B;
    assign a_and_b = A & B;

    assign Z = &(~result);
    assign N = result[31];
    assign C = (~control[1]) & c_out;
    assign V = (~control[1]) & (arithmetic_result[31]^A[31]) & (control[0] ~^ A[31] ~^ B[31]);

    always @(*) begin
        case(control[0])
            1'b0 : not_b = B;
            1'b1 : not_b = (~B);
            default: not_b = B;
        endcase
    end

    always @(*) begin
        case(control)
            2'b00 : result = a_add_b;
            2'b01 : result = a_sub_b;
            2'b10 : result = a_and_b;
            2'b11 : result = a_or_b;
            default: result = 32'b0;
        endcase
    end

endmodule