//! Shared owner for one ESP32-S31 ordinary legacy/HT/HE TX transaction.
//!
//! Protocol layers encode an MPDU while this owner is free, then hand it a
//! compact publication plan. Descriptor ownership, EDCA state, retry state,
//! calibrated power, entropy and executor deadlines remain here across both
//! the pre-connected control path and the connected data path.

use core::pin::Pin;

use oer_time::{Clock, Instant, Timer};

pub use crate::tx::{WifiTxEntropy, WifiTxPowerPair, WifiTxPowerProfile, WifiTxResources};
use oer_esp32s31_ieee80211_mac::{
    MacInterface,
    edca::EdcaContentionParameters,
    tx::ampdu::HtBlockAckObservation,
    tx::protection::{ProtectedPpdu, TxProtection, TxProtectionDecision, TxPsdu, TxReceiver},
    tx::runtime::{
        OrdinaryFrameClass, OrdinaryMpduRetryState, OrdinaryRetryCounters, OrdinaryRetryDecision,
        OrdinaryRetryError, OrdinaryRetryRatePolicy, VENDOR_RTS_THRESHOLD_BYTES,
        WifiTxRuntimePolicy,
    },
    tx::{
        HeSmpduTxConfig, HtTxConfig, LegacyTxConfig, LegacyTxQueue, MacLegacyTxResponse,
        TxCompletion, TxControlFrame, TxCookie, TxError, TxHardware, TxPhyRate, TxSlot,
        TxSlotState,
    },
};
use oer_ieee80211_softmac::{MacTxPlan, MacTxQueueState, MacTxResult, MacTxStatus};

use crate::tx::{WifiTxProgress, WifiTxWake};

pub const TX_METADATA_SIZE: usize = 8;
/// Hardware-appended CCMP MIC bytes accounted for by descriptor publication.
pub const TX_CCMP_MIC_SIZE: usize = 8;
pub const TX_FCS_SIZE: usize = 4;
/// Settle interval between the forced-CCA edge of a queue's timeout abort
/// and its detach (`SOURCE[PROMOTED_LMAC_TX]`, see
/// `TxSlot::begin_timeout_abort`).
pub(crate) const TX_ABORT_SETTLE_US: u64 = 16;
/// Metadata bit set by the complete HE S-MPDU preparation leaf before DMA
/// publication. It selects the single-MPDU container geometry while the low
/// twenty bits retain MPDU+MIC+FCS length.
const HE_SMPDU_METADATA_FLAG: u32 = 1 << 24;
/// First Frame Control byte of a BlockAckReq: control type, subtype eight.
const BLOCK_ACK_REQUEST_FRAME_CONTROL: u8 = 0x84;

/// ESP32-S31 MAC interface context selected for one ordinary TX queue.
///
/// This selector is independent from the hardware key-slot number. Vendor
/// `ppInstallKey` installs station keys in context zero and AP keys in context
/// one; the TX queue must select the same context for hardware CCMP to find
/// the installed key.
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
pub enum OrdinaryTxInterface {
    Station,
    AccessPoint,
}

impl OrdinaryTxInterface {
    const fn hardware_index(self) -> u8 {
        match self {
            Self::Station => 0,
            Self::AccessPoint => 1,
        }
    }
}

/// Compact hardware route retained across retries.
///
/// Queue and interface each fit in two bits. Keeping them in one byte avoids
/// growing every suspended TX/supervisor future merely to retain the AP/STA
/// selector until a retry publication.
#[derive(Clone, Copy)]
struct ActiveTxRoute(u8);

impl ActiveTxRoute {
    const fn new(queue: LegacyTxQueue, interface: OrdinaryTxInterface) -> Self {
        Self((queue as u8) | (interface.hardware_index() << 2))
    }

    const fn queue(self) -> LegacyTxQueue {
        match self.0 & 0x03 {
            0 => LegacyTxQueue::Voice,
            1 => LegacyTxQueue::Video,
            2 => LegacyTxQueue::BestEffort,
            _ => LegacyTxQueue::Background,
        }
    }

    const fn mac_interface(self) -> MacInterface {
        match (self.0 >> 2) & 0x03 {
            0 => MacInterface::Station,
            1 => MacInterface::AccessPoint,
            _ => panic!("corrupt active TX interface route"),
        }
    }
}

#[derive(Clone, Copy, Debug, Eq, PartialEq)]
pub struct OrdinaryTxReport {
    /// Portable terminal exchange status consumed by HMAC policy.
    pub status: MacTxStatus<TxPhyRate>,
    /// Exact ESP32-S31 completion retained for low-level rate evidence.
    ///
    /// Timeout/collision terminal paths have no detached completion record.
    pub completion: Option<TxCompletion>,
    /// Re-publications performed while this transaction retained its MPDU.
    pub retries: OrdinaryTxRetryReport,
    /// Protection selected for the final publication.
    pub protection: TxProtectionDecision,
    /// BlockAck received for a BlockAckReq.
    pub block_ack: Option<HtBlockAckObservation>,
}

/// Exact causes of re-publication within one ordinary-MPDU transaction.
///
/// These counters exclude the initial publication and terminal failures that
/// are not re-published. Keeping the causes separate lets qualification
/// distinguish ordinary ACK failure, CTS failure and collision without
/// changing the recovered retry policy.
#[derive(Clone, Copy, Debug, Default, Eq, PartialEq)]
pub struct OrdinaryTxRetryReport {
    pub cts_timeouts: u8,
    pub ack_timeouts: u8,
    pub collisions: u8,
}

/// Read-only state of one active production ordinary-MPDU transaction.
///
/// This projection is intentionally narrower than [`OrdinaryTxOwner`]: it
/// exposes no descriptor, DMA buffer, PAC capability or mutation route. HIL
/// and compiled-vendor comparison use it to observe the retry state retained
/// by the real owner instead of maintaining a parallel verification model.
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
pub struct OrdinaryTxActiveSnapshot {
    pub counters: OrdinaryRetryCounters,
    pub publications: u8,
    pub current_rate: TxPhyRate,
    pub retry_bit_set: bool,
    pub retries: OrdinaryTxRetryReport,
    /// Protection selected for the current publication.
    pub protection: TxProtectionDecision,
}

impl OrdinaryTxRetryReport {
    pub const fn total(self) -> u8 {
        self.cts_timeouts
            .saturating_add(self.ack_timeouts)
            .saturating_add(self.collisions)
    }
}

#[derive(Clone, Copy, Debug, Eq, PartialEq)]
pub enum OrdinaryTxOutcome {
    Success(OrdinaryTxReport),
    HardwareFailure(OrdinaryTxReport),
    HardwareTimeout(OrdinaryTxReport),
    CollisionLimit(OrdinaryTxReport),
}

impl OrdinaryTxOutcome {
    pub const fn report(self) -> OrdinaryTxReport {
        match self {
            Self::Success(report)
            | Self::HardwareFailure(report)
            | Self::HardwareTimeout(report)
            | Self::CollisionLimit(report) => report,
        }
    }

    pub const fn is_success(self) -> bool {
        matches!(self, Self::Success(_))
    }
}

#[derive(Clone, Copy, Debug, Eq, PartialEq)]
pub enum TxResetReason {
    CompletionInterruptWithoutState,
    TimeoutInterruptWithoutState,
    CollisionInterruptWithoutState,
    ConflictingInterruptEvents(u32),
    ExecutorDeadline,
}

#[derive(Clone, Copy, Debug, Eq, PartialEq)]
pub enum OrdinaryTxError {
    Busy,
    BufferSizeOverflow,
    DeadlineOverflow,
    Tx(TxError),
    Retry(OrdinaryRetryError),
    RadioResetRequired(TxResetReason),
    /// A BlockAckReq was planned at a non-legacy rate; only the legacy
    /// publication program solicits a BlockAck for a single frame.
    BlockAckRequestRate,
}

impl From<TxError> for OrdinaryTxError {
    fn from(error: TxError) -> Self {
        Self::Tx(error)
    }
}

impl From<OrdinaryRetryError> for OrdinaryTxError {
    fn from(error: OrdinaryRetryError) -> Self {
        Self::Retry(error)
    }
}

/// Control frame for one PPDU: the selected protection and the calibrated
/// power of its control rate.
pub fn control_frame<P: WifiTxPowerProfile>(
    power: &P,
    data: TxPhyRate,
    decision: TxProtectionDecision,
) -> TxControlFrame {
    capped_control_frame(power, data, decision, None)
}

/// [`control_frame`] with its power codes bounded by `ceiling`.
fn capped_control_frame<P: WifiTxPowerProfile>(
    power: &P,
    data: TxPhyRate,
    decision: TxProtectionDecision,
    ceiling: Option<i8>,
) -> TxControlFrame {
    let mut control = TxControlFrame {
        protection: decision.protection,
        ..TxControlFrame::UNPROTECTED
    };
    let pair = capped_power(power.power_pair(control.rate(data).code()), ceiling);
    control.power_primary = pair.primary as u8;
    control.power_alternate = pair.alternate as u8;
    control
}

/// Bound a calibrated power pair by a caller's ceiling.
///
/// The S31 power code is the vendor's quarter-dBm target arithmetic-shifted
/// right by two (`phy/src/tx/power.rs`, `PhyTxTargetPowerProfile::pair`,
/// after `phy_get_max_pwr`), so one code step is one dBm of the calibrated
/// target and a ceiling in dBm compares with it directly. The codes are
/// the vendor's table convention, not a measured radiated power.
const fn capped_power(pair: WifiTxPowerPair, ceiling: Option<i8>) -> WifiTxPowerPair {
    match ceiling {
        None => pair,
        Some(ceiling) => WifiTxPowerPair {
            primary: if pair.primary < ceiling {
                pair.primary
            } else {
                ceiling
            },
            alternate: if pair.alternate < ceiling {
                pair.alternate
            } else {
                ceiling
            },
        },
    }
}

/// Everything needed to publish one already encoded MPDU.
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
pub struct OrdinaryTxPlan {
    pub frame_length: usize,
    pub descriptor_capacity: Option<u32>,
    /// Portable exchange policy translated by this ESP32-S31 adapter.
    pub exchange: MacTxPlan<TxPhyRate>,
    pub hardware_mic_length: usize,
    pub hardware_key_selector: u8,
    pub interface: OrdinaryTxInterface,
    pub scheduler_priority: u8,
    pub packet_priority: u8,
    /// The priority count `mac_tx_set_pti` publishes beside the packet
    /// priority: one for every frame, 4000 for a connection frame under the
    /// coexistence reconnect policy.
    pub priority_count: u16,
}

/// The protection exchange a caller chose for one single-attempt
/// publication ([`OrdinaryTxOwner::start_single_attempt`]).
///
/// The control frame's rate is still the BSS policy's
/// ([`WifiTxProtectionPolicy::control_rate`](oer_esp32s31_ieee80211_mac::tx::protection::WifiTxProtectionPolicy::control_rate));
/// only the choice of exchange moves to the caller.
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
pub enum SingleAttemptProtection {
    None,
    RtsCts,
    CtsToSelf,
}

/// The caller's choices for one single-attempt publication
/// ([`OrdinaryTxOwner::start_single_attempt`]).
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
pub struct SingleAttempt {
    pub protection: SingleAttemptProtection,
    /// Backoff slots the queue counts down after the AIFS: the value of its
    /// ten-bit contention-window field, at most
    /// [`MAX_SINGLE_ATTEMPT_BACKOFF_SLOTS`].
    pub backoff_slots: u16,
    /// Ceiling on the data and control power codes, in dBm (see
    /// [`WifiTxPowerProfile`]); `None` publishes the calibrated codes.
    pub power_ceiling_dbm: Option<i8>,
    /// Publish an individually addressed frame without soliciting an ACK.
    /// Only the legacy program carries the response field, so a non-legacy
    /// rate is refused. On-air behaviour of an unsolicited-ACK unicast is
    /// not confirmed on hardware.
    pub no_ack: bool,
}

impl SingleAttempt {
    /// The caller's protection at the calibrated power, with no backoff,
    /// soliciting the response the frame's addresses imply.
    pub const fn new(protection: SingleAttemptProtection) -> Self {
        Self {
            protection,
            backoff_slots: 0,
            power_ceiling_dbm: None,
            no_ack: false,
        }
    }
}

/// The largest backoff the ordinary queue's ten-bit contention-window field
/// holds.
pub const MAX_SINGLE_ATTEMPT_BACKOFF_SLOTS: u16 = 0x03ff;

/// A single attempt published on its EDCA queue and detached from the
/// owner, so that the owner can publish on another queue meanwhile
/// ([`OrdinaryTxOwner::start_queued_single_attempt`]).
///
/// It retains the slot the hardware reads and the transaction's cookie,
/// deadline and phase. Only [`OrdinaryTxOwner::service_queued_single_attempt`]
/// advances it; dropping it forgets a descriptor the hardware may still
/// own, which only a radio reset recovers.
pub struct QueuedSingleAttempt<'slot, const BUFFER_SIZE: usize> {
    slot: Pin<&'slot mut TxSlot<BUFFER_SIZE>>,
    active: ActiveTx,
}

impl<const BUFFER_SIZE: usize> QueuedSingleAttempt<'_, BUFFER_SIZE> {
    /// The ordinary queue the attempt is published on.
    pub const fn queue(&self) -> LegacyTxQueue {
        self.active.route.queue()
    }

    /// The publication deadline, or the end of the abort settle while one
    /// runs.
    pub const fn deadline_micros(&self) -> u64 {
        self.active.deadline_micros
    }

    /// Whether the queue's timeout abort is settling: CCA is forced until
    /// its detach.
    pub const fn abort_settling(&self) -> bool {
        matches!(self.active.phase, OrdinaryTxPhase::AbortSettling)
    }

    /// The slot the hardware reads, for observation.
    pub fn slot(&self) -> Pin<&TxSlot<BUFFER_SIZE>> {
        self.slot.as_ref()
    }
}

/// How a serviced [`QueuedSingleAttempt`] stands.
pub enum QueuedSingleAttemptProgress<'slot, const BUFFER_SIZE: usize> {
    /// The hardware still owns the attempt.
    Pending(QueuedSingleAttempt<'slot, BUFFER_SIZE>),
    /// The attempt ended; its slot is idle again.
    Complete {
        outcome: OrdinaryTxOutcome,
        slot: Pin<&'slot mut TxSlot<BUFFER_SIZE>>,
    },
}

/// A queued attempt that was not published; its slot comes back.
pub struct QueuedSingleAttemptRefused<'slot, const BUFFER_SIZE: usize> {
    pub error: OrdinaryTxError,
    pub slot: Pin<&'slot mut TxSlot<BUFFER_SIZE>>,
}

struct ActiveTx {
    cookie: TxCookie,
    /// `Some` for a single-attempt publication: the caller's protection,
    /// backoff and power ceiling, and no re-publication whatever the
    /// completion says.
    single_attempt: Option<SingleAttempt>,
    retry: OrdinaryMpduRetryState,
    frame_length: usize,
    descriptor_capacity: u32,
    transfer_length: u32,
    route: ActiveTxRoute,
    hardware_mic_length: usize,
    hardware_key_selector: u8,
    scheduler_priority: u8,
    packet_priority: u8,
    priority_count: u16,
    receiver: TxReceiver,
    /// Immediate response the publication solicits.
    response: MacLegacyTxResponse,
    /// Protection selected for the current publication.
    protection: TxProtectionDecision,
    completion_timeout_us: u64,
    /// Next service boundary: publication expiry or abort-settle expiry.
    /// The previous phase's deadline is no longer actionable after transition.
    deadline_micros: u64,
    phase: OrdinaryTxPhase,
    retries: OrdinaryTxRetryReport,
}

enum OrdinaryTxPhase {
    Published,
    AbortSettling,
}

/// Unique ordinary-MPDU descriptor and retry owner shared by protocol phases.
pub struct OrdinaryTxOwner<'slot, P, E, T, const BUFFER_SIZE: usize> {
    pub slot: Pin<&'slot mut TxSlot<BUFFER_SIZE>>,
    policy: WifiTxRuntimePolicy,
    power: P,
    entropy: E,
    pub timer: T,
    active: Option<ActiveTx>,
    last_outcome: Option<OrdinaryTxOutcome>,
}

/// The owner's timer, for phases that wait on the owner's clock.
impl<P, E, T: Clock, const BUFFER_SIZE: usize> Clock for OrdinaryTxOwner<'_, P, E, T, BUFFER_SIZE> {
    fn now(&self) -> Instant {
        self.timer.now()
    }
}

impl<P, E, T: Timer, const BUFFER_SIZE: usize> Timer for OrdinaryTxOwner<'_, P, E, T, BUFFER_SIZE> {
    fn wait_until(&self, deadline: Instant) -> impl Future<Output = ()> {
        self.timer.wait_until(deadline)
    }
}

/// Opaque logical completion state detached from idle physical TX resources.
///
/// There is intentionally no public constructor: only a real terminal owner
/// can produce this token, so a role handoff cannot fabricate an outcome.
pub struct OrdinaryTxParked {
    last_outcome: Option<OrdinaryTxOutcome>,
}

impl<'slot, P, E, T, const BUFFER_SIZE: usize> OrdinaryTxOwner<'slot, P, E, T, BUFFER_SIZE>
where
    P: WifiTxPowerProfile,
    E: WifiTxEntropy,
    T: Timer,
{
    pub fn new(resources: WifiTxResources<'slot, P, E, T, BUFFER_SIZE>) -> Self {
        let WifiTxResources {
            slot,
            policy,
            power,
            entropy,
            timer,
        } = resources;
        Self {
            slot,
            policy,
            power,
            entropy,
            timer,
            active: None,
            last_outcome: None,
        }
    }

    /// Rejoin idle physical resources with the exact opaque role-local state
    /// emitted by [`Self::try_park`].
    pub fn resume(
        resources: WifiTxResources<'slot, P, E, T, BUFFER_SIZE>,
        parked: OrdinaryTxParked,
    ) -> Self {
        let mut owner = Self::new(resources);
        owner.last_outcome = parked.last_outcome;
        owner
    }

    pub const fn active(&self) -> bool {
        self.active.is_some()
    }

    /// Observe the bounded retry state retained by the active TX owner.
    ///
    /// `retry_bit_set` follows from a completed ACK-timeout re-publication:
    /// the owner increments that counter, writes the Retry bit and publishes
    /// again before restoring `active`. If either write or publication fails,
    /// no active snapshot is returned for that failed transition.
    pub fn active_snapshot(&self) -> Result<Option<OrdinaryTxActiveSnapshot>, OrdinaryRetryError> {
        self.active
            .as_ref()
            .map(|active| {
                Ok(OrdinaryTxActiveSnapshot {
                    counters: active.retry.counters(),
                    publications: active.retry.publications(),
                    current_rate: active.retry.current_rate()?,
                    retry_bit_set: active.retries.ack_timeouts != 0,
                    retries: active.retries,
                    protection: active.protection,
                })
            })
            .transpose()
    }

    /// Exact descriptor lifecycle state retained for ownership diagnostics.
    pub fn slot_state(&self) -> TxSlotState {
        self.slot.as_ref().get_ref().state()
    }

    /// Current hardware-visible descriptor ownership word.
    pub fn descriptor_word0(&self) -> u32 {
        self.slot.as_ref().get_ref().descriptor_word0()
    }

    /// Portable distinction between normal queue pressure and a quarantined
    /// descriptor that requires a new radio epoch.
    pub fn queue_state(&self) -> MacTxQueueState {
        if self.slot.as_ref().get_ref().state() == TxSlotState::ResetRequired {
            MacTxQueueState::ResetRequired
        } else if self.active.is_some() || self.slot.as_ref().get_ref().state() != TxSlotState::Free
        {
            MacTxQueueState::Backpressured
        } else {
            MacTxQueueState::Ready
        }
    }

    pub const fn policy(&self) -> &WifiTxRuntimePolicy {
        &self.policy
    }

    pub fn policy_mut(&mut self) -> &mut WifiTxRuntimePolicy {
        &mut self.policy
    }

    pub const fn power(&self) -> &P {
        &self.power
    }

    /// Recover the phase-independent TX resources while DMA is idle.
    ///
    /// Returning `self` on failure preserves a live descriptor transaction;
    /// callers must drive it to a terminal outcome or reset the radio before
    /// attempting a station lifecycle transition again.
    #[allow(clippy::result_large_err)]
    pub fn try_into_resources(self) -> Result<WifiTxResources<'slot, P, E, T, BUFFER_SIZE>, Self> {
        self.try_park().map(|(resources, _)| resources)
    }

    /// Detach an idle descriptor owner without discarding its terminal
    /// observation. Physical resources and logical callback state become two
    /// distinct, uniquely owned capabilities.
    #[allow(clippy::result_large_err)]
    pub fn try_park(
        self,
    ) -> Result<
        (
            WifiTxResources<'slot, P, E, T, BUFFER_SIZE>,
            OrdinaryTxParked,
        ),
        Self,
    > {
        if self.queue_state() != MacTxQueueState::Ready {
            return Err(self);
        }
        let Self {
            slot,
            policy,
            power,
            entropy,
            timer,
            active: _,
            last_outcome,
        } = self;
        Ok((
            WifiTxResources {
                slot,
                policy,
                power,
                entropy,
                timer,
            },
            OrdinaryTxParked { last_outcome },
        ))
    }

    pub fn contention_publication(
        &mut self,
        queue: LegacyTxQueue,
    ) -> (EdcaContentionParameters, u16) {
        let parameters = self.policy.contention_parameters(queue);
        let backoff = self.policy.select_backoff(queue, self.entropy.next_u32());
        (parameters, backoff)
    }

    pub fn record_retry_failure(&mut self, queue: LegacyTxQueue) {
        self.policy.record_retry_failure(queue);
    }

    pub fn record_success(&mut self, queue: LegacyTxQueue) {
        self.policy.record_success(queue);
    }

    pub fn reset_terminal_exchange(&mut self, queue: LegacyTxQueue) {
        self.policy.reset_terminal_exchange(queue);
    }

    /// The next service deadline, including an in-progress hardware abort.
    pub fn next_deadline_micros(&self) -> Option<u64> {
        self.active.as_ref().map(|active| active.deadline_micros)
    }

    /// Wait for the next service deadline. A deadline already reached, and
    /// an idle owner, still yield to the executor once: the service loops
    /// poll again after this wait, and the time contract would otherwise end
    /// the wait at once and let them run without yielding.
    pub fn wait_deadline(&mut self) -> impl Future<Output = ()> + '_ {
        let deadline = self
            .next_deadline_micros()
            .map_or_else(|| self.timer.now(), Instant::from_micros);
        let reached = self.timer.now() >= deadline;
        async move {
            if reached {
                yield_once().await;
            }
            self.timer.wait_until(deadline).await;
        }
    }

    /// Submitted work for the current/last exchange, retained through retries
    /// and timeout detach; independent of terminal delivery status.
    pub fn work(&self) -> oer_ieee80211_softmac::MacTxWork {
        self.slot.as_ref().get_ref().work()
    }

    pub fn take_last_outcome(&mut self) -> Option<OrdinaryTxOutcome> {
        self.last_outcome.take()
    }

    /// Borrow the terminal outcome without consuming another owner's public
    /// observation of it.
    pub const fn last_outcome(&self) -> Option<OrdinaryTxOutcome> {
        self.last_outcome
    }

    pub fn buffer_mut(&mut self) -> Result<&mut [u8; BUFFER_SIZE], OrdinaryTxError> {
        if self.active.is_some() {
            return Err(OrdinaryTxError::Busy);
        }
        self.slot.as_mut().buffer_mut().map_err(Into::into)
    }

    pub fn start<H: TxHardware>(
        &mut self,
        hardware: &mut H,
        plan: OrdinaryTxPlan,
    ) -> Result<WifiTxProgress, OrdinaryTxError> {
        self.start_with_retry_rate_policy(hardware, plan, OrdinaryRetryRatePolicy::Normal)
    }

    /// Start one ordinary MPDU with an explicitly owned retry-rate policy.
    ///
    /// Protocols should use [`Self::start`] unless they have a distinct,
    /// reviewed rate arena such as the standard ESP-NOW P2P profile. DMA,
    /// EDCA and terminal ownership remain identical to the normal path.
    pub fn start_with_retry_rate_policy<H: TxHardware>(
        &mut self,
        hardware: &mut H,
        plan: OrdinaryTxPlan,
        retry_rate_policy: OrdinaryRetryRatePolicy,
    ) -> Result<WifiTxProgress, OrdinaryTxError> {
        self.start_transaction(hardware, plan, retry_rate_policy, None)
    }

    /// Start exactly one hardware publication of the encoded MPDU.
    ///
    /// This is the lower-MAC port's attempt: the owner publishes the MPDU
    /// once at `plan.exchange.initial_rate` with the caller's protection,
    /// and every completion, collision or timeout ends the transaction. No
    /// retry ladder, rate fallback, Retry-bit rewrite or BSS protection
    /// selection is applied, and `plan.exchange.publication_limit` is not
    /// consulted. The queue counts down the caller's `backoff_slots` rather
    /// than a draw from the owner's EDCA state: the contention window and
    /// its widening after failures belong to the caller's retry policy
    /// above the port. The owner's own EDCA state is left at its minimum.
    /// A power ceiling bounds the data and the protection control frame.
    pub fn start_single_attempt<H: TxHardware>(
        &mut self,
        hardware: &mut H,
        mut plan: OrdinaryTxPlan,
        attempt: SingleAttempt,
    ) -> Result<WifiTxProgress, OrdinaryTxError> {
        if attempt.backoff_slots > MAX_SINGLE_ATTEMPT_BACKOFF_SLOTS {
            return Err(OrdinaryTxError::Tx(TxError::Invalid));
        }
        plan.exchange.publication_limit = 1;
        self.start_transaction(
            hardware,
            plan,
            OrdinaryRetryRatePolicy::Normal,
            Some(attempt),
        )
    }

    /// Publish `slot`'s encoded MPDU as one single attempt on the queue of
    /// `plan.exchange.access_category`, then detach it from the owner.
    ///
    /// The publication is [`Self::start_single_attempt`]'s; the owner keeps
    /// its own idle slot and no active transaction, so it can publish another
    /// queued attempt on another queue while this one is in flight. The
    /// hardware keeps a descriptor, a completion bank and timeout and
    /// collision state per ordinary queue (`pac/src/wifi/mac/tx/queue.rs`),
    /// so each queued attempt is serviced on its own queue. An idle owner is
    /// required: a classic transaction and queued attempts do not mix.
    #[allow(
        clippy::result_large_err,
        reason = "the refusal hands the caller's pinned slot back by value"
    )]
    pub fn start_queued_single_attempt<H: TxHardware>(
        &mut self,
        hardware: &mut H,
        mut slot: Pin<&'slot mut TxSlot<BUFFER_SIZE>>,
        plan: OrdinaryTxPlan,
        attempt: SingleAttempt,
    ) -> Result<
        QueuedSingleAttempt<'slot, BUFFER_SIZE>,
        QueuedSingleAttemptRefused<'slot, BUFFER_SIZE>,
    > {
        if self.active.is_some() {
            return Err(QueuedSingleAttemptRefused {
                error: OrdinaryTxError::Busy,
                slot,
            });
        }
        core::mem::swap(&mut self.slot, &mut slot);
        let result = self.start_single_attempt(hardware, plan, attempt);
        // `slot` is the owner's idle slot again; hand the caller's back.
        core::mem::swap(&mut self.slot, &mut slot);
        match result {
            Ok(_) => Ok(QueuedSingleAttempt {
                slot,
                active: self
                    .active
                    .take()
                    .expect("a started single attempt is active"),
            }),
            Err(error) => Err(QueuedSingleAttemptRefused { error, slot }),
        }
    }

    /// Consume one interrupt or deadline edge for a queued attempt.
    ///
    /// Several queues share one MAC interrupt, and its task-side events
    /// (`EVENT_TX_COMPLETE`, `EVENT_TX_TIMEOUT`, `EVENT_COLLISION`) do not name
    /// a queue, so every queued attempt is serviced with the same edge and
    /// claims only its own queue's state: the completion bank, then (on a
    /// collision edge) the collision detach, then (on a timeout edge or its
    /// expired publication deadline) the timeout abort. An edge its queue does
    /// not show leaves the attempt pending; unlike [`Self::service`], several
    /// simultaneous causes are not a fault, since they may belong to different
    /// queues. An expired deadline without the queue's timeout edge still
    /// quarantines the descriptor.
    ///
    /// The timeout abort forces the MAC-wide CCA until its detach releases
    /// it, so `may_begin_timeout_abort` must be `false` while another queue's
    /// abort settles; the attempt then stays pending with its timeout latched
    /// in the queue state until it is serviced again.
    ///
    /// On an error the attempt is dropped: the owner poisoned or quarantined
    /// its descriptor, and only a radio reset recovers the slot.
    pub fn service_queued_single_attempt<H: TxHardware>(
        &mut self,
        hardware: &mut H,
        queued: QueuedSingleAttempt<'slot, BUFFER_SIZE>,
        wake: WifiTxWake,
        may_begin_timeout_abort: bool,
    ) -> Result<QueuedSingleAttemptProgress<'slot, BUFFER_SIZE>, OrdinaryTxError> {
        if self.active.is_some() {
            return Err(OrdinaryTxError::Busy);
        }
        let QueuedSingleAttempt { mut slot, active } = queued;
        core::mem::swap(&mut self.slot, &mut slot);
        self.active = Some(active);
        let result = self.service_shared_edge(hardware, wake, may_begin_timeout_abort);
        core::mem::swap(&mut self.slot, &mut slot);
        match result {
            Ok(WifiTxProgress::Pending) => {
                Ok(QueuedSingleAttemptProgress::Pending(QueuedSingleAttempt {
                    slot,
                    active: self
                        .active
                        .take()
                        .expect("a pending queued attempt stays active"),
                }))
            }
            Ok(WifiTxProgress::Complete) => Ok(QueuedSingleAttemptProgress::Complete {
                outcome: self
                    .last_outcome
                    .take()
                    .expect("a completed transaction records its outcome"),
                slot,
            }),
            Err(error) => {
                self.active = None;
                Err(error)
            }
        }
    }

    /// [`Self::service`] for an edge several queues share.
    fn service_shared_edge<H: TxHardware>(
        &mut self,
        hardware: &mut H,
        wake: WifiTxWake,
        may_begin_timeout_abort: bool,
    ) -> Result<WifiTxProgress, OrdinaryTxError> {
        use oer_esp32s31_ieee80211_mac::irq::{EVENT_COLLISION, EVENT_TX_TIMEOUT};

        let active = self.active.take().ok_or(OrdinaryTxError::Busy)?;
        if matches!(active.phase, OrdinaryTxPhase::AbortSettling) {
            return self.service_abort_settle(hardware, active);
        }
        let events = match wake {
            WifiTxWake::Interrupt { events } => events,
            WifiTxWake::Deadline => 0,
        };
        if let Some((completion, block_ack)) = self.acknowledge_completion(hardware, &active)? {
            self.slot
                .as_mut()
                .detach_completed(hardware, active.cookie)?;
            return self.finish_completion(hardware, active, completion, block_ack);
        }
        if events & EVENT_COLLISION != 0
            && self
                .slot
                .as_mut()
                .abort_collision(hardware, active.cookie)?
        {
            return self.finish_aborted_attempt(hardware, active, false);
        }
        let expired = matches!(wake, WifiTxWake::Deadline)
            && self.timer.now().as_micros() >= active.deadline_micros;
        if (events & EVENT_TX_TIMEOUT != 0 || expired) && may_begin_timeout_abort {
            if self
                .slot
                .as_mut()
                .begin_timeout_abort(hardware, active.cookie)?
            {
                return self.start_abort_settle(active);
            }
            if expired {
                return self.reset_required(active, TxResetReason::ExecutorDeadline);
            }
        }
        self.active = Some(active);
        Ok(WifiTxProgress::Pending)
    }

    /// The control frame of a single-attempt PPDU another owner publishes
    /// (an aggregate): the caller's protection at the BSS policy's control
    /// rate, its power codes bounded by `ceiling`, as
    /// [`Self::start_single_attempt`] selects them for an MPDU.
    pub fn single_attempt_control_frame(
        &self,
        data: TxPhyRate,
        protection: SingleAttemptProtection,
        ceiling: Option<i8>,
    ) -> TxControlFrame {
        let decision = self.select_protection(
            Some(SingleAttempt::new(protection)),
            TxReceiver::Individual,
            data,
            0,
        );
        self.control_frame(data, decision, ceiling)
    }

    /// The calibrated power pair of `rate_code` bounded by `ceiling`, as
    /// [`Self::start_single_attempt`] publishes it.
    pub fn single_attempt_power_pair(&self, rate_code: u8, ceiling: Option<i8>) -> WifiTxPowerPair {
        capped_power(self.power.power_pair(rate_code), ceiling)
    }

    fn start_transaction<H: TxHardware>(
        &mut self,
        hardware: &mut H,
        plan: OrdinaryTxPlan,
        retry_rate_policy: OrdinaryRetryRatePolicy,
        single_attempt: Option<SingleAttempt>,
    ) -> Result<WifiTxProgress, OrdinaryTxError> {
        if self.active.is_some() {
            return Err(OrdinaryTxError::Busy);
        }
        let hardware_frame_length = plan
            .frame_length
            .checked_add(plan.hardware_mic_length + TX_FCS_SIZE)
            .ok_or(OrdinaryTxError::BufferSizeOverflow)?;
        let transfer_length = TX_METADATA_SIZE
            .checked_add(hardware_frame_length)
            .ok_or(OrdinaryTxError::BufferSizeOverflow)?;
        let minimum_capacity = transfer_length
            .checked_add(3)
            .map(|length| length & !3)
            .ok_or(OrdinaryTxError::BufferSizeOverflow)?;
        let descriptor_capacity = plan.descriptor_capacity.unwrap_or(
            u32::try_from(minimum_capacity).map_err(|_| OrdinaryTxError::BufferSizeOverflow)?,
        );
        if usize::try_from(descriptor_capacity).map_err(|_| OrdinaryTxError::BufferSizeOverflow)?
            < transfer_length
            || descriptor_capacity as usize > BUFFER_SIZE
        {
            return Err(OrdinaryTxError::BufferSizeOverflow);
        }
        let hardware_frame_length = u32::try_from(hardware_frame_length)
            .map_err(|_| OrdinaryTxError::BufferSizeOverflow)?;
        let (receiver, response) = {
            let buffer = self.slot.as_mut().buffer_mut()?;
            let address1: [u8; 6] = buffer[TX_METADATA_SIZE + 4..TX_METADATA_SIZE + 10]
                .try_into()
                .expect("an encoded MPDU carries Address 1");
            let receiver = TxReceiver::from_address1(&address1);
            let no_ack = single_attempt.is_some_and(|attempt| attempt.no_ack);
            let response = if receiver == TxReceiver::Group || no_ack {
                MacLegacyTxResponse::None
            } else if buffer[TX_METADATA_SIZE] == BLOCK_ACK_REQUEST_FRAME_CONTROL {
                MacLegacyTxResponse::BlockAck
            } else {
                MacLegacyTxResponse::Ack
            };
            (receiver, response)
        };
        if response == MacLegacyTxResponse::BlockAck
            && !matches!(plan.exchange.initial_rate, TxPhyRate::Legacy(_))
        {
            return Err(OrdinaryTxError::BlockAckRequestRate);
        }
        // Only the legacy program publishes the response field; an HT or HE
        // publication of a unicast frame would still wait for its ACK.
        if receiver == TxReceiver::Individual
            && response == MacLegacyTxResponse::None
            && !matches!(plan.exchange.initial_rate, TxPhyRate::Legacy(_))
        {
            return Err(OrdinaryTxError::Tx(TxError::Invalid));
        }
        let retry = OrdinaryMpduRetryState::new_with_rate_policy(
            LegacyTxQueue::from_access_category(plan.exchange.access_category),
            plan.exchange.initial_rate,
            retry_rate_policy,
            plan.exchange.publication_limit,
            if hardware_frame_length > VENDOR_RTS_THRESHOLD_BYTES {
                OrdinaryFrameClass::Long
            } else {
                OrdinaryFrameClass::Short
            },
        )?;
        {
            let buffer = self.slot.as_mut().buffer_mut()?;
            buffer[..4].copy_from_slice(&hardware_frame_length.to_le_bytes());
            buffer[4..TX_METADATA_SIZE].fill(0);
            buffer[TX_METADATA_SIZE + plan.frame_length
                ..TX_METADATA_SIZE + hardware_frame_length as usize]
                .fill(0);
        }

        let mut active = ActiveTx {
            cookie: TxCookie(0),
            single_attempt,
            retry,
            frame_length: plan.frame_length,
            descriptor_capacity,
            transfer_length: u32::try_from(transfer_length)
                .map_err(|_| OrdinaryTxError::BufferSizeOverflow)?,
            route: ActiveTxRoute::new(
                LegacyTxQueue::from_access_category(plan.exchange.access_category),
                plan.interface,
            ),
            hardware_mic_length: plan.hardware_mic_length,
            hardware_key_selector: plan.hardware_key_selector,
            scheduler_priority: plan.scheduler_priority,
            packet_priority: plan.packet_priority,
            priority_count: plan.priority_count,
            receiver,
            response,
            protection: TxProtectionDecision::UNPROTECTED,
            completion_timeout_us: plan.exchange.publication_timeout_micros,
            deadline_micros: 0,
            phase: OrdinaryTxPhase::Published,
            retries: OrdinaryTxRetryReport::default(),
        };
        self.slot.as_mut().reset_work()?;
        self.publish_attempt(hardware, &mut active)?;
        self.last_outcome = None;
        self.active = Some(active);
        Ok(WifiTxProgress::Pending)
    }

    /// Consume one IRQ/deadline edge and retain or release DMA ownership.
    ///
    /// This call never waits. A timeout starts a retained abort-settle phase
    /// and returns `Pending`; the caller waits until `next_deadline_micros`
    /// (or another event) before servicing again. An early wake cannot finish
    /// abort or release the descriptor.
    pub fn service<H: TxHardware>(
        &mut self,
        hardware: &mut H,
        wake: WifiTxWake,
    ) -> Result<WifiTxProgress, OrdinaryTxError> {
        let active = self.active.take().ok_or(OrdinaryTxError::Busy)?;
        if matches!(active.phase, OrdinaryTxPhase::AbortSettling) {
            return self.service_abort_settle(hardware, active);
        }
        let interrupt_events = match wake {
            WifiTxWake::Interrupt { events } => events,
            WifiTxWake::Deadline => 0,
        };
        let tx_events = interrupt_events
            & (oer_esp32s31_ieee80211_mac::irq::EVENT_TX_COMPLETE
                | oer_esp32s31_ieee80211_mac::irq::EVENT_TX_TIMEOUT
                | oer_esp32s31_ieee80211_mac::irq::EVENT_COLLISION);
        if tx_events.count_ones() > 1 {
            return self
                .reset_required(active, TxResetReason::ConflictingInterruptEvents(tx_events));
        }

        if let Some((completion, block_ack)) = self.acknowledge_completion(hardware, &active)? {
            self.slot
                .as_mut()
                .detach_completed(hardware, active.cookie)?;
            return self.finish_completion(hardware, active, completion, block_ack);
        }

        use oer_esp32s31_ieee80211_mac::irq::{
            EVENT_COLLISION, EVENT_TX_COMPLETE, EVENT_TX_TIMEOUT,
        };
        if tx_events == EVENT_TX_COMPLETE {
            return self.reset_required(active, TxResetReason::CompletionInterruptWithoutState);
        }
        if tx_events == EVENT_TX_TIMEOUT || matches!(wake, WifiTxWake::Deadline) {
            if matches!(wake, WifiTxWake::Deadline)
                && self.timer.now().as_micros() < active.deadline_micros
            {
                self.active = Some(active);
                return Ok(WifiTxProgress::Pending);
            }
            if !self
                .slot
                .as_mut()
                .begin_timeout_abort(hardware, active.cookie)?
            {
                let reason = if matches!(wake, WifiTxWake::Deadline) {
                    TxResetReason::ExecutorDeadline
                } else {
                    TxResetReason::TimeoutInterruptWithoutState
                };
                return self.reset_required(active, reason);
            }
            return self.start_abort_settle(active);
        }
        if tx_events == EVENT_COLLISION {
            if !self
                .slot
                .as_mut()
                .abort_collision(hardware, active.cookie)?
            {
                return self.reset_required(active, TxResetReason::CollisionInterruptWithoutState);
            }
            return self.finish_aborted_attempt(hardware, active, false);
        }

        self.active = Some(active);
        Ok(WifiTxProgress::Pending)
    }

    /// Polling adapter used only before the production IRQ runner is active.
    ///
    /// It observes the same completion/timeout registers as the IRQ path and
    /// quarantines the descriptor when an executor deadline expires without a
    /// qualified hardware timeout edge.
    pub async fn service_polling<H: TxHardware>(
        &mut self,
        hardware: &mut H,
        poll_interval_us: u64,
    ) -> Result<WifiTxProgress, OrdinaryTxError> {
        let progress = self.poll_once(hardware)?;
        if progress == WifiTxProgress::Pending {
            let next_poll = self
                .timer
                .now()
                .as_micros()
                .saturating_add(poll_interval_us);
            let deadline = match self.active.as_ref() {
                Some(active) if matches!(active.phase, OrdinaryTxPhase::AbortSettling) => {
                    active.deadline_micros
                }
                _ => self
                    .next_deadline_micros()
                    .unwrap_or(next_poll)
                    .min(next_poll),
            };
            self.timer.wait_until(Instant::from_micros(deadline)).await;
        }
        Ok(progress)
    }

    /// Synchronous pre-IRQ observation using the same retained abort phase.
    fn poll_once<H: TxHardware>(
        &mut self,
        hardware: &mut H,
    ) -> Result<WifiTxProgress, OrdinaryTxError> {
        let active = self.active.take().ok_or(OrdinaryTxError::Busy)?;
        if matches!(active.phase, OrdinaryTxPhase::AbortSettling) {
            return self.service_abort_settle(hardware, active);
        }
        if let Some((completion, block_ack)) = self.acknowledge_completion(hardware, &active)? {
            self.slot
                .as_mut()
                .detach_completed(hardware, active.cookie)?;
            return self.finish_completion(hardware, active, completion, block_ack);
        }
        if self
            .slot
            .as_mut()
            .begin_timeout_abort(hardware, active.cookie)?
        {
            return self.start_abort_settle(active);
        }
        if self.timer.now().as_micros() >= active.deadline_micros {
            return self.reset_required(active, TxResetReason::ExecutorDeadline);
        }
        self.active = Some(active);
        Ok(WifiTxProgress::Pending)
    }

    /// Take the queue's completion; a BlockAckReq's completion carries the
    /// BlockAck it solicited, sampled before the edge is acknowledged.
    fn acknowledge_completion<H: TxHardware>(
        &mut self,
        hardware: &mut H,
        active: &ActiveTx,
    ) -> Result<Option<(TxCompletion, Option<HtBlockAckObservation>)>, OrdinaryTxError> {
        if active.response != MacLegacyTxResponse::BlockAck {
            return Ok(self
                .slot
                .as_mut()
                .acknowledge_completion(hardware)?
                .map(|completion| (completion, None)));
        }
        Ok(self
            .slot
            .as_mut()
            .acknowledge_block_ack_completion(hardware)?
            .map(|completion| {
                (
                    completion.tx,
                    completion
                        .block_ack_received
                        .then_some(completion.block_ack),
                )
            }))
    }

    fn start_abort_settle(
        &mut self,
        mut active: ActiveTx,
    ) -> Result<WifiTxProgress, OrdinaryTxError> {
        // Start the interval after the hardware abort request has completed.
        let Some(deadline_micros) = self.timer.now().as_micros().checked_add(TX_ABORT_SETTLE_US)
        else {
            self.slot.as_mut().require_reset(active.cookie)?;
            return Err(OrdinaryTxError::DeadlineOverflow);
        };
        active.phase = OrdinaryTxPhase::AbortSettling;
        active.deadline_micros = deadline_micros;
        self.active = Some(active);
        Ok(WifiTxProgress::Pending)
    }

    fn service_abort_settle<H: TxHardware>(
        &mut self,
        hardware: &mut H,
        active: ActiveTx,
    ) -> Result<WifiTxProgress, OrdinaryTxError> {
        // Late completion and repeated IRQs cannot bypass the hardware settle
        // interval. Abort detach, not completion acknowledgement, owns release.
        if self.timer.now().as_micros() < active.deadline_micros {
            self.active = Some(active);
            return Ok(WifiTxProgress::Pending);
        }
        self.slot
            .as_mut()
            .finish_timeout_abort(hardware, active.cookie)?;
        self.finish_aborted_attempt(hardware, active, true)
    }

    fn finish_completion<H: TxHardware>(
        &mut self,
        hardware: &mut H,
        mut active: ActiveTx,
        completion: TxCompletion,
        block_ack: Option<HtBlockAckObservation>,
    ) -> Result<WifiTxProgress, OrdinaryTxError> {
        let attempts = active.retry.publications();
        let final_rate = active.retry.current_rate()?;
        let disposition = completion.disposition();
        let decision = if active.single_attempt.is_some() {
            // One publication is the whole transaction: the retry state
            // never sees the completion, so it can never re-publish.
            if matches!(
                disposition,
                oer_esp32s31_ieee80211_mac::tx::TxCompletionDisposition::Success
            ) {
                self.policy.record_success(active.route.queue());
            } else {
                active.retry.abort(&mut self.policy);
            }
            OrdinaryRetryDecision::Complete
        } else {
            active
                .retry
                .observe_completion(&mut self.policy, disposition)
        };
        match decision {
            OrdinaryRetryDecision::Complete => {
                let success = matches!(
                    disposition,
                    oer_esp32s31_ieee80211_mac::tx::TxCompletionDisposition::Success
                );
                let report = OrdinaryTxReport {
                    status: MacTxStatus {
                        result: if success {
                            MacTxResult::Transmitted
                        } else {
                            MacTxResult::HardwareFailure(completion.tx_status())
                        },
                        attempts,
                        final_rate,
                        acknowledged: (active.receiver == TxReceiver::Individual
                            && active.response != MacLegacyTxResponse::None)
                            .then_some(success),
                        ack_snr_db: completion.ack_snr_sample(),
                        airtime_micros: None,
                    },
                    completion: Some(completion),
                    retries: active.retries,
                    protection: active.protection,
                    block_ack: if success { block_ack } else { None },
                };
                self.last_outcome = Some(if success {
                    OrdinaryTxOutcome::Success(report)
                } else {
                    OrdinaryTxOutcome::HardwareFailure(report)
                });
                Ok(WifiTxProgress::Complete)
            }
            OrdinaryRetryDecision::Retry { set_retry_bit } => {
                use oer_esp32s31_ieee80211_mac::tx::TxCompletionDisposition;
                match disposition {
                    TxCompletionDisposition::AckTimeout => {
                        active.retries.ack_timeouts = active.retries.ack_timeouts.saturating_add(1);
                    }
                    TxCompletionDisposition::CtsTimeout => {
                        active.retries.cts_timeouts = active.retries.cts_timeouts.saturating_add(1);
                    }
                    TxCompletionDisposition::Collision => {
                        active.retries.collisions = active.retries.collisions.saturating_add(1);
                    }
                    TxCompletionDisposition::Success | TxCompletionDisposition::Terminal(_) => {}
                }
                if set_retry_bit {
                    self.mark_retry_bit()?;
                }
                self.publish_attempt(hardware, &mut active)?;
                self.active = Some(active);
                Ok(WifiTxProgress::Pending)
            }
        }
    }

    fn finish_aborted_attempt<H: TxHardware>(
        &mut self,
        hardware: &mut H,
        mut active: ActiveTx,
        timeout: bool,
    ) -> Result<WifiTxProgress, OrdinaryTxError> {
        let attempts = active.retry.publications();
        let final_rate = active.retry.current_rate()?;
        if timeout {
            active.retry.abort(&mut self.policy);
            let report = OrdinaryTxReport {
                status: MacTxStatus {
                    result: MacTxResult::HardwareTimeout,
                    attempts,
                    final_rate,
                    acknowledged: (active.receiver == TxReceiver::Individual
                        && active.response != MacLegacyTxResponse::None)
                        .then_some(false),
                    ack_snr_db: None,
                    airtime_micros: None,
                },
                completion: None,
                retries: active.retries,
                protection: active.protection,
                block_ack: None,
            };
            self.last_outcome = Some(OrdinaryTxOutcome::HardwareTimeout(report));
            return Ok(WifiTxProgress::Complete);
        }

        let decision = if active.single_attempt.is_some() {
            active.retry.abort(&mut self.policy);
            OrdinaryRetryDecision::Complete
        } else {
            active.retry.observe_collision(&mut self.policy)
        };
        match decision {
            OrdinaryRetryDecision::Retry { set_retry_bit } => {
                debug_assert!(!set_retry_bit);
                active.retries.collisions = active.retries.collisions.saturating_add(1);
                self.publish_attempt(hardware, &mut active)?;
                self.active = Some(active);
                Ok(WifiTxProgress::Pending)
            }
            OrdinaryRetryDecision::Complete => {
                let report = OrdinaryTxReport {
                    status: MacTxStatus {
                        result: MacTxResult::CollisionLimit,
                        attempts,
                        final_rate,
                        acknowledged: None,
                        ack_snr_db: None,
                        airtime_micros: None,
                    },
                    completion: None,
                    retries: active.retries,
                    protection: active.protection,
                    block_ack: None,
                };
                self.last_outcome = Some(OrdinaryTxOutcome::CollisionLimit(report));
                Ok(WifiTxProgress::Complete)
            }
        }
    }

    fn mark_retry_bit(&mut self) -> Result<(), OrdinaryTxError> {
        self.slot.as_mut().buffer_mut()?[TX_METADATA_SIZE + 1] |= 0x08;
        Ok(())
    }

    fn publish_attempt<H: TxHardware>(
        &mut self,
        hardware: &mut H,
        active: &mut ActiveTx,
    ) -> Result<(), OrdinaryTxError> {
        let deadline_micros = self
            .timer
            .now()
            .as_micros()
            .checked_add(active.completion_timeout_us)
            .ok_or(OrdinaryTxError::DeadlineOverflow)?;
        let rate = active.retry.current_rate()?;
        let metadata = self.slot.as_mut().buffer_mut()?;
        let mut metadata_word = u32::from_le_bytes(
            metadata[..4]
                .try_into()
                .expect("TX metadata word has a fixed four-byte prefix"),
        );
        if matches!(rate, TxPhyRate::He(_)) {
            metadata_word |= HE_SMPDU_METADATA_FLAG;
        } else {
            metadata_word &= !HE_SMPDU_METADATA_FLAG;
        }
        metadata[..4].copy_from_slice(&metadata_word.to_le_bytes());
        let cookie = self
            .slot
            .as_mut()
            .reserve(active.descriptor_capacity, active.transfer_length)?;
        let protection = match self.submit_reserved_attempt(hardware, cookie, active) {
            Ok(protection) => protection,
            Err(error) => {
                self.slot.as_mut().cancel_reservation(cookie)?;
                return Err(error);
            }
        };
        active.protection = protection;
        active.cookie = cookie;
        active.deadline_micros = deadline_micros;
        Ok(())
    }

    /// Program one reserved publication and return its selected protection.
    fn submit_reserved_attempt<H: TxHardware>(
        &mut self,
        hardware: &mut H,
        cookie: TxCookie,
        active: &ActiveTx,
    ) -> Result<TxProtectionDecision, OrdinaryTxError> {
        let queue = active.route.queue();
        let rate = active.retry.current_rate()?;
        let contention = self.policy.contention_parameters(queue);
        let contention_window = match active.single_attempt {
            Some(attempt) => attempt.backoff_slots,
            None => self.policy.select_backoff(queue, self.entropy.next_u32()),
        };
        let ceiling = active
            .single_attempt
            .and_then(|attempt| attempt.power_ceiling_dbm);
        let psdu_length = u16::try_from(
            active
                .frame_length
                .checked_add(active.hardware_mic_length + TX_FCS_SIZE)
                .ok_or(OrdinaryTxError::BufferSizeOverflow)?,
        )
        .map_err(|_| OrdinaryTxError::BufferSizeOverflow)?;
        match rate {
            TxPhyRate::Legacy(rate) => {
                let decision = self.select_protection(
                    active.single_attempt,
                    active.receiver,
                    TxPhyRate::Legacy(rate),
                    psdu_length.into(),
                );
                let mut config = LegacyTxConfig::management_1m(psdu_length);
                config.rate = rate;
                config.control = self.control_frame(TxPhyRate::Legacy(rate), decision, ceiling);
                config.data_power =
                    capped_power(self.power.power_pair(rate.code()), ceiling).primary as u8;
                config.aifsn = contention.aifsn();
                config.contention_window = contention_window;
                config.scheduler_priority = active.scheduler_priority;
                config.pti = active.packet_priority;
                config.pti_count = active.priority_count;
                config.response = active.response;
                config.hardware_key_selector = active.hardware_key_selector;
                config.interface = active.route.mac_interface();
                self.slot
                    .as_mut()
                    .submit_legacy(hardware, cookie, queue, config)?;
                Ok(decision)
            }
            TxPhyRate::Ht(rate) => {
                let decision = self.select_protection(
                    active.single_attempt,
                    active.receiver,
                    TxPhyRate::Ht(rate),
                    psdu_length.into(),
                );
                let frame_length = u16::try_from(active.frame_length)
                    .map_err(|_| OrdinaryTxError::BufferSizeOverflow)?;
                let mic_length = u8::try_from(active.hardware_mic_length)
                    .map_err(|_| OrdinaryTxError::BufferSizeOverflow)?;
                let mut config = HtTxConfig::single_mpdu(rate, frame_length, mic_length)
                    .ok_or(OrdinaryTxError::BufferSizeOverflow)?;
                let data_power =
                    capped_power(self.power.power_pair(rate.power_lookup_code()), ceiling);
                config.data_power_primary = data_power.primary as u8;
                config.data_power_alternate = data_power.alternate as u8;
                config.control = self.control_frame(TxPhyRate::Ht(rate), decision, ceiling);
                config.protection_spacing = self.policy.ht_ampdu().protection_spacing();
                config.aifsn = contention.aifsn();
                config.contention_window = contention_window;
                config.scheduler_priority = active.scheduler_priority;
                config.pti = active.packet_priority;
                config.pti_count = active.priority_count;
                config.hardware_key_selector = active.hardware_key_selector;
                config.interface = active.route.mac_interface();
                self.slot
                    .as_mut()
                    .submit_ht(hardware, cookie, queue, config)?;
                Ok(decision)
            }
            TxPhyRate::He(rate) => {
                let mpdu_length = u16::try_from(
                    active
                        .frame_length
                        .checked_add(active.hardware_mic_length)
                        .ok_or(OrdinaryTxError::BufferSizeOverflow)?,
                )
                .map_err(|_| OrdinaryTxError::BufferSizeOverflow)?;
                let mut config =
                    HeSmpduTxConfig::new(rate, self.policy.he_bss_color(), mpdu_length)
                        .ok_or(OrdinaryTxError::BufferSizeOverflow)?;
                let decision = self.select_protection(
                    active.single_attempt,
                    active.receiver,
                    TxPhyRate::He(rate),
                    config.apep_length().into(),
                );
                let data_power =
                    capped_power(self.power.power_pair(rate.power_lookup_code()), ceiling);
                config.data_power_primary = data_power.primary as u8;
                config.data_power_alternate = data_power.alternate as u8;
                config.control = self.control_frame(TxPhyRate::He(rate), decision, ceiling);
                config.aifsn = contention.aifsn();
                config.contention_window = contention_window;
                config.scheduler_priority = active.scheduler_priority;
                config.pti = active.packet_priority;
                config.pti_count = active.priority_count;
                config.hardware_key_selector = active.hardware_key_selector;
                config.interface = active.route.mac_interface();
                self.slot
                    .as_mut()
                    .submit_he_smpdu(hardware, cookie, queue, config)?;
                Ok(decision)
            }
        }
    }

    /// Select protection and its control frame for one PPDU which another
    /// owner (an aggregate path) publishes under this BSS policy.
    pub fn control_frame_for(&self, ppdu: ProtectedPpdu) -> (TxProtectionDecision, TxControlFrame) {
        let decision = self.policy.protection().select(ppdu);
        (decision, control_frame(&self.power, ppdu.rate, decision))
    }

    fn select_protection(
        &self,
        single_attempt: Option<SingleAttempt>,
        receiver: TxReceiver,
        rate: TxPhyRate,
        psdu_length: u32,
    ) -> TxProtectionDecision {
        if let Some(chosen) = single_attempt {
            let protection = match chosen.protection {
                SingleAttemptProtection::None => TxProtection::None,
                SingleAttemptProtection::RtsCts => TxProtection::RtsCts {
                    rate: self.policy.protection().control_rate(rate),
                },
                SingleAttemptProtection::CtsToSelf => TxProtection::CtsToSelf {
                    rate: self.policy.protection().control_rate(rate),
                },
            };
            return TxProtectionDecision {
                protection,
                ..TxProtectionDecision::UNPROTECTED
            };
        }
        self.policy.protection().select(ProtectedPpdu {
            rate,
            receiver,
            psdu: TxPsdu::Mpdu {
                length: psdu_length,
            },
        })
    }

    fn control_frame(
        &self,
        data: TxPhyRate,
        decision: TxProtectionDecision,
        ceiling: Option<i8>,
    ) -> TxControlFrame {
        capped_control_frame(&self.power, data, decision, ceiling)
    }

    fn reset_required(
        &mut self,
        active: ActiveTx,
        reason: TxResetReason,
    ) -> Result<WifiTxProgress, OrdinaryTxError> {
        self.slot.as_mut().require_reset(active.cookie)?;
        Err(OrdinaryTxError::RadioResetRequired(reason))
    }
}

/// Return to the executor once, then complete.
fn yield_once() -> impl Future<Output = ()> {
    let mut yielded = false;
    core::future::poll_fn(move |context| {
        if yielded {
            core::task::Poll::Ready(())
        } else {
            yielded = true;
            context.waker().wake_by_ref();
            core::task::Poll::Pending
        }
    })
}
