cocci_test_suite() {
	u32 cocci_id/* drivers/phy/marvell/phy-pxa-28nm-hsic.c 93 */;
	struct platform_device *cocci_id/* drivers/phy/marvell/phy-pxa-28nm-hsic.c 61 */;
	bool cocci_id/* drivers/phy/marvell/phy-pxa-28nm-hsic.c 47 */;
	unsigned long cocci_id/* drivers/phy/marvell/phy-pxa-28nm-hsic.c 47 */;
	struct mv_hsic_phy {
		struct phy *phy;
		struct platform_device *pdev;
		void __iomem *base;
		struct clk *clk;
	} cocci_id/* drivers/phy/marvell/phy-pxa-28nm-hsic.c 40 */;
	struct platform_driver cocci_id/* drivers/phy/marvell/phy-pxa-28nm-hsic.c 200 */;
	const struct of_device_id cocci_id/* drivers/phy/marvell/phy-pxa-28nm-hsic.c 194 */[];
	struct resource *cocci_id/* drivers/phy/marvell/phy-pxa-28nm-hsic.c 165 */;
	struct phy_provider *cocci_id/* drivers/phy/marvell/phy-pxa-28nm-hsic.c 163 */;
	const struct phy_ops cocci_id/* drivers/phy/marvell/phy-pxa-28nm-hsic.c 153 */;
	void __iomem *cocci_id/* drivers/phy/marvell/phy-pxa-28nm-hsic.c 141 */;
	struct mv_hsic_phy *cocci_id/* drivers/phy/marvell/phy-pxa-28nm-hsic.c 140 */;
	struct phy *cocci_id/* drivers/phy/marvell/phy-pxa-28nm-hsic.c 138 */;
	int cocci_id/* drivers/phy/marvell/phy-pxa-28nm-hsic.c 138 */;
}
