<Results/membwl/dimm1/tcp_tx_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6a35
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8150.91 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  4880.39 --|
|-- Mem Ch  2: Reads (MB/s):  5658.25 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  1575.62 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  5658.25 --||-- NODE 1 Mem Read (MB/s) :  8150.91 --|
|-- NODE 0 Mem Write(MB/s) :  1575.62 --||-- NODE 1 Mem Write(MB/s) :  4880.39 --|
|-- NODE 0 P. Write (T/s):      70974 --||-- NODE 1 P. Write (T/s):     120568 --|
|-- NODE 0 Memory (MB/s):     7233.87 --||-- NODE 1 Memory (MB/s):    13031.30 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      13809.16                --|
            |--                System Write Throughput(MB/s):       6456.01                --|
            |--               System Memory Throughput(MB/s):      20265.16                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6b0a
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    9132          12      13 M    80 M     72     384     563 K
 1     156 M        24      18 M   109 M   1093 K     0     563 K
-----------------------------------------------------------------------
 *     156 M        36      31 M   190 M   1094 K   384    1126 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information

 Zeroed PMU registers
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.69        Core1: 29.88        
Core2: 33.65        Core3: 21.11        
Core4: 16.52        Core5: 31.10        
Core6: 33.28        Core7: 45.99        
Core8: 44.63        Core9: 32.88        
Core10: 16.93        Core11: 26.29        
Core12: 37.18        Core13: 19.92        
Core14: 39.01        Core15: 35.20        
Core16: 28.85        Core17: 40.10        
Core18: 29.05        Core19: 25.10        
Core20: 30.57        Core21: 43.20        
Core22: 17.48        Core23: 21.41        
Core24: 43.40        Core25: 25.78        
Core26: 25.28        Core27: 21.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.87
Socket1: 27.41
DDR read Latency(ns)
Socket0: 302.61
Socket1: 254.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.46        Core1: 35.47        
Core2: 31.95        Core3: 35.41        
Core4: 17.56        Core5: 34.96        
Core6: 30.31        Core7: 36.94        
Core8: 48.51        Core9: 34.47        
Core10: 17.97        Core11: 32.96        
Core12: 47.28        Core13: 31.88        
Core14: 43.55        Core15: 37.59        
Core16: 28.58        Core17: 53.67        
Core18: 28.79        Core19: 29.96        
Core20: 29.07        Core21: 52.28        
Core22: 18.87        Core23: 33.37        
Core24: 42.40        Core25: 34.83        
Core26: 26.16        Core27: 35.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.92
Socket1: 38.34
DDR read Latency(ns)
Socket0: 394.42
Socket1: 210.85
irq_total: 237500.177727403
cpu_total: 19.48
cpu_0: 25.66
cpu_1: 8.05
cpu_2: 6.25
cpu_3: 37.90
cpu_4: 29.65
cpu_5: 7.51
cpu_6: 6.85
cpu_7: 26.99
cpu_8: 0.07
cpu_9: 22.54
cpu_10: 24.47
cpu_11: 7.25
cpu_12: 0.07
cpu_13: 40.49
cpu_14: 17.69
cpu_15: 4.92
cpu_16: 13.10
cpu_17: 34.04
cpu_18: 18.15
cpu_19: 13.36
cpu_20: 17.02
cpu_21: 36.17
cpu_22: 29.06
cpu_23: 32.51
cpu_24: 7.71
cpu_25: 33.11
cpu_26: 12.37
cpu_27: 32.65
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 15860131
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 15860131
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 10496016444
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 10496016444
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1163896
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1163896
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 10491246504
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 10491246504
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1163883
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1163883
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 14944636
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 14944636
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 226585
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 226585
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 226433
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 226433


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.98        Core1: 34.24        
Core2: 30.22        Core3: 34.98        
Core4: 17.80        Core5: 31.36        
Core6: 29.71        Core7: 36.75        
Core8: 33.37        Core9: 34.51        
Core10: 17.57        Core11: 33.11        
Core12: 37.45        Core13: 30.54        
Core14: 43.45        Core15: 35.90        
Core16: 27.92        Core17: 54.44        
Core18: 29.10        Core19: 30.22        
Core20: 27.23        Core21: 52.97        
Core22: 18.77        Core23: 33.20        
Core24: 41.17        Core25: 35.69        
Core26: 26.31        Core27: 34.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.62
Socket1: 38.17
DDR read Latency(ns)
Socket0: 388.15
Socket1: 208.77


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.34        Core1: 33.82        
Core2: 33.18        Core3: 34.96        
Core4: 16.83        Core5: 34.18        
Core6: 29.66        Core7: 36.65        
Core8: 36.39        Core9: 34.21        
Core10: 17.35        Core11: 33.16        
Core12: 35.56        Core13: 31.07        
Core14: 42.90        Core15: 38.41        
Core16: 25.70        Core17: 54.09        
Core18: 27.20        Core19: 31.61        
Core20: 25.95        Core21: 52.52        
Core22: 20.94        Core23: 33.12        
Core24: 45.42        Core25: 33.87        
Core26: 26.25        Core27: 34.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.83
Socket1: 38.00
DDR read Latency(ns)
Socket0: 424.41
Socket1: 203.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.17        Core1: 34.81        
Core2: 34.30        Core3: 43.00        
Core4: 17.42        Core5: 34.16        
Core6: 29.27        Core7: 44.60        
Core8: 44.69        Core9: 35.00        
Core10: 16.91        Core11: 34.75        
Core12: 47.75        Core13: 35.87        
Core14: 44.26        Core15: 38.98        
Core16: 24.97        Core17: 61.96        
Core18: 26.10        Core19: 32.79        
Core20: 26.32        Core21: 44.09        
Core22: 18.53        Core23: 37.75        
Core24: 43.52        Core25: 40.74        
Core26: 25.29        Core27: 39.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.94
Socket1: 42.09
DDR read Latency(ns)
Socket0: 476.84
Socket1: 205.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.92        Core1: 36.55        
Core2: 31.25        Core3: 43.14        
Core4: 17.18        Core5: 32.43        
Core6: 29.18        Core7: 44.84        
Core8: 39.68        Core9: 35.90        
Core10: 17.31        Core11: 35.62        
Core12: 50.40        Core13: 36.03        
Core14: 44.25        Core15: 38.55        
Core16: 25.48        Core17: 64.61        
Core18: 26.69        Core19: 32.37        
Core20: 25.38        Core21: 44.91        
Core22: 19.01        Core23: 36.45        
Core24: 43.60        Core25: 42.19        
Core26: 25.17        Core27: 39.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.95
Socket1: 42.47
DDR read Latency(ns)
Socket0: 477.70
Socket1: 208.55
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 27818
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413415906; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413426086; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206718516; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206718516; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206807806; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206807806; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005686148; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4641208; Consumed Joules: 283.28; Watts: 47.17; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 1108848; Consumed DRAM Joules: 16.97; DRAM Watts: 2.82
S1P0; QPIClocks: 14413476746; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413481882; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206852942; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206852942; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206759466; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206759466; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005757502; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4878931; Consumed Joules: 297.79; Watts: 49.58; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1578440; Consumed DRAM Joules: 24.15; DRAM Watts: 4.02
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6d7b
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.07   0.34   0.20    0.62      19 M     26 M    0.27    0.47    0.03    0.04     5040     2911      322     69
   1    1     0.05   0.65   0.07    0.60    1680 K   2708 K    0.38    0.32    0.00    0.01       56       52       13     63
   2    0     0.04   0.67   0.06    0.60    2938 K   3015 K    0.03    0.26    0.01    0.01      112       51      130     67
   3    1     0.07   0.27   0.26    0.71      25 M     33 M    0.24    0.39    0.04    0.05     4704     5256        3     63
   4    0     0.09   0.40   0.23    0.66      20 M     27 M    0.28    0.47    0.02    0.03     4144     2693       71     68
   5    1     0.05   0.73   0.07    0.60    2725 K   3945 K    0.31    0.34    0.01    0.01        0       36       76     64
   6    0     0.04   0.70   0.06    0.60    1854 K   2214 K    0.16    0.30    0.00    0.01      280       67       30     68
   7    1     0.02   0.14   0.15    0.64      23 M     27 M    0.15    0.30    0.11    0.13     4648     3880       32     63
   8    0     0.00   0.31   0.00    0.60      55 K     83 K    0.33    0.09    0.02    0.02        0        0        1     68
   9    1     0.12   0.77   0.15    0.60    8828 K     10 M    0.15    0.38    0.01    0.01      280      118      165     62
  10    0     0.08   0.39   0.20    0.62      19 M     27 M    0.27    0.46    0.03    0.04     3976     2960       48     66
  11    1     0.05   0.79   0.07    0.60    1628 K   3567 K    0.54    0.32    0.00    0.01      168       51       57     62
  12    0     0.04   0.71   0.06    0.60    1491 K   2098 K    0.29    0.35    0.00    0.00      560       52       14     68
  13    1     0.12   0.37   0.32    0.79      29 M     38 M    0.22    0.38    0.03    0.03     3640     4801      153     62
  14    0     0.10   0.81   0.12    0.60    7568 K   8981 K    0.16    0.31    0.01    0.01      448      111      138     67
  15    1     0.04   0.70   0.06    0.60    2198 K   2498 K    0.12    0.21    0.01    0.01      112      100       11     62
  16    0     0.03   0.19   0.15    0.60      18 M     23 M    0.22    0.48    0.07    0.08     5152     3203        7     68
  17    1     0.11   0.40   0.27    0.73      30 M     36 M    0.17    0.27    0.03    0.03     5432     4008       95     62
  18    0     0.08   0.41   0.20    0.62      18 M     26 M    0.29    0.48    0.02    0.03     4144     2840      104     68
  19    1     0.08   0.73   0.11    0.61    3193 K   4666 K    0.32    0.43    0.00    0.01        0       91        2     64
  20    0     0.02   0.17   0.11    0.60      20 M     23 M    0.15    0.35    0.11    0.13     3808     2348       14     69
  21    1     0.04   0.17   0.25    0.74      42 M     48 M    0.12    0.22    0.10    0.11     3864     5830       32     64
  22    0     0.09   0.41   0.23    0.67      22 M     29 M    0.24    0.45    0.02    0.03     6104     2909      308     68
  23    1     0.03   0.16   0.18    0.62      24 M     29 M    0.19    0.40    0.08    0.10     3864     4976        1     64
  24    0     0.04   0.62   0.07    0.60    4339 K   4461 K    0.03    0.19    0.01    0.01      168       46       63     69
  25    1     0.03   0.16   0.19    0.62      24 M     29 M    0.18    0.40    0.08    0.10     3752     4847        2     64
  26    0     0.08   0.78   0.10    0.60    2856 K   3808 K    0.25    0.50    0.00    0.00       56       69      148     68
  27    1     0.03   0.16   0.18    0.62      24 M     30 M    0.19    0.40    0.09    0.11     4592     4735        2     64
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.45   0.13    0.62     160 M    209 M    0.24    0.44    0.02    0.03    33992    20260     1398     61
 SKT    1     0.06   0.36   0.17    0.67     245 M    301 M    0.19    0.34    0.03    0.04    35112    38781      644     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.40   0.15    0.65     405 M    511 M    0.21    0.39    0.02    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:   41 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 22.72 %

 C1 core residency: 55.98 %; C3 core residency: 2.46 %; C6 core residency: 18.83 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.40 => corresponds to 9.99 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.47 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       21 G     21 G   |   22%    22%   
 SKT    1     7977 M   7961 M   |    8%     8%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   58 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    34.68    14.28     237.08      16.17         158.87
 SKT   1    37.79    22.57     240.61      19.03         194.55
---------------------------------------------------------------------------------------------------------------
       *    72.46    36.85     477.70      35.20         180.61
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6e65
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  4979.17 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  3116.80 --|
|-- Mem Ch  2: Reads (MB/s):  8268.05 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  3774.63 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  8268.05 --||-- NODE 1 Mem Read (MB/s) :  4979.17 --|
|-- NODE 0 Mem Write(MB/s) :  3774.63 --||-- NODE 1 Mem Write(MB/s) :  3116.80 --|
|-- NODE 0 P. Write (T/s):     124707 --||-- NODE 1 P. Write (T/s):      70638 --|
|-- NODE 0 Memory (MB/s):    12042.68 --||-- NODE 1 Memory (MB/s):     8095.97 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      13247.22                --|
            |--                System Write Throughput(MB/s):       6891.43                --|
            |--               System Memory Throughput(MB/s):      20138.65                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6f3f
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8820          24      13 M    96 M     24      12     569 K
 1     170 M         0      18 M   116 M    908 K     0     488 K
-----------------------------------------------------------------------
 *     170 M        24      32 M   213 M    908 K    12    1057 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers

 This utility measures Latency information

Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.94        Core1: 29.16        
Core2: 32.65        Core3: 27.04        
Core4: 22.14        Core5: 38.39        
Core6: 29.30        Core7: 35.29        
Core8: 42.01        Core9: 43.36        
Core10: 22.20        Core11: 38.90        
Core12: 34.74        Core13: 41.32        
Core14: 39.38        Core15: 37.68        
Core16: 21.25        Core17: 23.59        
Core18: 37.35        Core19: 31.16        
Core20: 23.00        Core21: 41.60        
Core22: 22.69        Core23: 23.12        
Core24: 44.32        Core25: 24.47        
Core26: 34.52        Core27: 28.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.34
Socket1: 30.03
DDR read Latency(ns)
Socket0: 241.76
Socket1: 265.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.38        Core1: 29.33        
Core2: 31.36        Core3: 22.83        
Core4: 21.92        Core5: 41.58        
Core6: 30.31        Core7: 42.30        
Core8: 51.42        Core9: 39.87        
Core10: 23.38        Core11: 37.01        
Core12: 27.47        Core13: 37.40        
Core14: 35.91        Core15: 36.08        
Core16: 20.91        Core17: 20.92        
Core18: 38.67        Core19: 26.83        
Core20: 22.79        Core21: 38.89        
Core22: 23.38        Core23: 20.94        
Core24: 37.71        Core25: 21.33        
Core26: 31.71        Core27: 23.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.46
Socket1: 26.88
DDR read Latency(ns)
Socket0: 220.45
Socket1: 293.89
irq_total: 227768.484040412
cpu_total: 18.82
cpu_0: 24.58
cpu_1: 3.12
cpu_2: 9.90
cpu_3: 37.34
cpu_4: 30.17
cpu_5: 0.20
cpu_6: 6.58
cpu_7: 10.96
cpu_8: 0.13
cpu_9: 7.18
cpu_10: 29.37
cpu_11: 8.90
cpu_12: 18.14
cpu_13: 31.10
cpu_14: 7.24
cpu_15: 13.49
cpu_16: 32.82
cpu_17: 27.91
cpu_18: 28.64
cpu_19: 6.05
cpu_20: 28.44
cpu_21: 29.24
cpu_22: 28.64
cpu_23: 24.58
cpu_24: 6.51
cpu_25: 28.90
cpu_26: 19.14
cpu_27: 27.77
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 225109
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 225109
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 15788419
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 15788419
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 14857217
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 14857217
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1228532
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1228532
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 225590
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 225590
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 11073991646
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 11073991646
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 11078998018
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 11078998018
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1228542
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1228542


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.07        Core1: 29.22        
Core2: 32.94        Core3: 22.62        
Core4: 23.22        Core5: 42.54        
Core6: 24.48        Core7: 44.41        
Core8: 48.65        Core9: 41.36        
Core10: 24.32        Core11: 36.23        
Core12: 27.24        Core13: 29.93        
Core14: 37.88        Core15: 34.38        
Core16: 23.45        Core17: 23.61        
Core18: 31.51        Core19: 24.71        
Core20: 24.90        Core21: 40.51        
Core22: 25.28        Core23: 23.18        
Core24: 36.98        Core25: 24.47        
Core26: 32.83        Core27: 23.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.53
Socket1: 27.55
DDR read Latency(ns)
Socket0: 225.66
Socket1: 280.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.95        Core1: 30.39        
Core2: 35.22        Core3: 23.94        
Core4: 26.40        Core5: 49.34        
Core6: 28.20        Core7: 44.92        
Core8: 44.46        Core9: 46.33        
Core10: 27.96        Core11: 38.47        
Core12: 29.15        Core13: 23.95        
Core14: 41.23        Core15: 33.04        
Core16: 25.35        Core17: 24.83        
Core18: 25.75        Core19: 28.78        
Core20: 27.11        Core21: 40.81        
Core22: 27.00        Core23: 25.04        
Core24: 38.40        Core25: 25.62        
Core26: 34.42        Core27: 24.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.95
Socket1: 27.70
DDR read Latency(ns)
Socket0: 223.14
Socket1: 272.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.00        Core1: 30.43        
Core2: 32.60        Core3: 24.51        
Core4: 26.07        Core5: 48.77        
Core6: 30.08        Core7: 46.23        
Core8: 47.03        Core9: 42.16        
Core10: 26.87        Core11: 37.86        
Core12: 28.94        Core13: 23.82        
Core14: 37.51        Core15: 31.91        
Core16: 25.94        Core17: 25.30        
Core18: 26.12        Core19: 27.59        
Core20: 26.82        Core21: 40.47        
Core22: 27.15        Core23: 25.42        
Core24: 38.34        Core25: 26.80        
Core26: 33.54        Core27: 24.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.85
Socket1: 28.08
DDR read Latency(ns)
Socket0: 221.80
Socket1: 273.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.08        Core1: 30.21        
Core2: 32.77        Core3: 24.26        
Core4: 26.77        Core5: 48.00        
Core6: 29.25        Core7: 45.08        
Core8: 45.27        Core9: 41.96        
Core10: 28.07        Core11: 38.63        
Core12: 28.36        Core13: 23.98        
Core14: 37.17        Core15: 31.76        
Core16: 25.71        Core17: 25.35        
Core18: 26.57        Core19: 27.21        
Core20: 27.81        Core21: 40.84        
Core22: 27.54        Core23: 25.12        
Core24: 38.87        Core25: 26.28        
Core26: 33.53        Core27: 24.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.29
Socket1: 27.87
DDR read Latency(ns)
Socket0: 227.56
Socket1: 276.05
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 28896
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412399166; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412407502; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206206240; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206206240; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206290211; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206290211; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005261220; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4627797; Consumed Joules: 282.46; Watts: 47.04; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 1235332; Consumed DRAM Joules: 18.90; DRAM Watts: 3.15
S1P0; QPIClocks: 14412474902; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412479886; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206396095; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206396095; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206246356; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206246356; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005415489; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4755375; Consumed Joules: 290.25; Watts: 48.33; Thermal headroom below TjMax: 56
S1; Consumed DRAM energy units: 1541477; Consumed DRAM Joules: 23.58; DRAM Watts: 3.93
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 71b1
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.07   0.32   0.21    0.64      22 M     29 M    0.23    0.41    0.03    0.04     5096     3375      296     68
   1    1     0.05   0.65   0.07    0.60    1687 K   2786 K    0.39    0.33    0.00    0.01      224       43       26     63
   2    0     0.07   0.69   0.10    0.60    3456 K   4561 K    0.24    0.42    0.00    0.01      224       12      349     67
   3    1     0.11   0.34   0.32    0.79      26 M     35 M    0.23    0.37    0.02    0.03     4592     4873      109     64
   4    0     0.06   0.32   0.20    0.62      22 M     28 M    0.22    0.42    0.04    0.04     5600     3168       16     68
   5    1     0.00   0.27   0.00    0.60      62 K    108 K    0.42    0.11    0.01    0.02       56        7        1     64
   6    0     0.04   0.72   0.05    0.60    1282 K   1829 K    0.30    0.45    0.00    0.01      280       63       11     68
   7    1     0.02   0.14   0.15    0.61      25 M     29 M    0.14    0.31    0.12    0.14     4144     3973        6     63
   8    0     0.00   0.26   0.00    0.60      28 K     38 K    0.26    0.07    0.02    0.03        0        0        1     67
   9    1     0.04   0.63   0.06    0.60    3495 K   3688 K    0.05    0.20    0.01    0.01      112      127       91     63
  10    0     0.03   0.17   0.16    0.60      21 M     26 M    0.18    0.42    0.08    0.10     4312     3298        6     66
  11    1     0.09   0.73   0.12    0.60    6100 K   7064 K    0.14    0.39    0.01    0.01      280       28      238     62
  12    0     0.11   0.79   0.14    0.60    6224 K   7965 K    0.22    0.42    0.01    0.01      392      227      104     68
  13    1     0.11   0.36   0.29    0.75      29 M     37 M    0.20    0.34    0.03    0.04     3248     4713      179     62
  14    0     0.00   0.22   0.00    0.60      43 K     68 K    0.36    0.09    0.02    0.03       56        4        0     67
  15    1     0.09   0.76   0.11    0.60    3865 K   5226 K    0.26    0.43    0.00    0.01       56       31      126     62
  16    0     0.08   0.37   0.22    0.65      22 M     29 M    0.24    0.42    0.03    0.04     3472     3457       25     67
  17    1     0.03   0.15   0.18    0.62      26 M     31 M    0.16    0.36    0.10    0.11     4480     4486        4     63
  18    0     0.08   0.36   0.23    0.66      24 M     30 M    0.22    0.40    0.03    0.04     5264     3382      116     67
  19    1     0.04   0.72   0.05    0.60    1133 K   1579 K    0.28    0.30    0.00    0.00      168       36       27     64
  20    0     0.03   0.18   0.16    0.60      21 M     26 M    0.18    0.41    0.08    0.10     4480     3148        8     68
  21    1     0.12   0.30   0.39    0.89      47 M     56 M    0.16    0.25    0.04    0.05     3416     6280      149     64
  22    0     0.03   0.17   0.16    0.60      21 M     26 M    0.18    0.42    0.08    0.10     4088     3327       10     68
  23    1     0.10   0.38   0.27    0.73      26 M     34 M    0.21    0.32    0.03    0.03     4368     4366      116     64
  24    0     0.04   0.63   0.06    0.61    3650 K   3750 K    0.03    0.20    0.01    0.01      224       86       42     68
  25    1     0.06   0.26   0.25    0.69      27 M     34 M    0.20    0.35    0.04    0.05     3136     4604      262     64
  26    0     0.10   0.74   0.14    0.60    7211 K   7741 K    0.07    0.40    0.01    0.01      280       47      406     67
  27    1     0.03   0.15   0.17    0.61      26 M     31 M    0.15    0.36    0.10    0.12     5768     4479        4     64
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.05   0.40   0.13    0.62     178 M    223 M    0.20    0.41    0.02    0.03    33768    23594     1390     60
 SKT    1     0.06   0.36   0.17    0.70     253 M    310 M    0.18    0.33    0.03    0.04    34048    38046     1338     56
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.38   0.15    0.67     431 M    533 M    0.19    0.37    0.03    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:   42 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 22.82 %

 C1 core residency: 50.72 %; C3 core residency: 1.73 %; C6 core residency: 24.73 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.38 => corresponds to 9.40 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.43 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       21 G     21 G   |   22%    22%   
 SKT    1     8358 M   8353 M   |    8%     8%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   59 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    35.77    17.08     237.15      16.72         177.53
 SKT   1    38.60    22.97     240.67      19.15         194.71
---------------------------------------------------------------------------------------------------------------
       *    74.37    40.05     477.83      35.87         187.77
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7295
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8416.11 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  4982.70 --|
|-- Mem Ch  2: Reads (MB/s):  5713.60 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  1963.46 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  5713.60 --||-- NODE 1 Mem Read (MB/s) :  8416.11 --|
|-- NODE 0 Mem Write(MB/s) :  1963.46 --||-- NODE 1 Mem Write(MB/s) :  4982.70 --|
|-- NODE 0 P. Write (T/s):      74188 --||-- NODE 1 P. Write (T/s):     128273 --|
|-- NODE 0 Memory (MB/s):     7677.06 --||-- NODE 1 Memory (MB/s):    13398.82 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      14129.71                --|
            |--                System Write Throughput(MB/s):       6946.17                --|
            |--               System Memory Throughput(MB/s):      21075.88                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 736f
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8244          72      13 M    98 M    252       0     675 K
 1     168 M         0      17 M   110 M   1076 K     0     410 K
-----------------------------------------------------------------------
 *     168 M        72      31 M   208 M   1076 K     0    1085 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.97        Core1: 34.64        
Core2: 35.76        Core3: 23.00        
Core4: 23.51        Core5: 37.38        
Core6: 25.50        Core7: 46.41        
Core8: 41.33        Core9: 35.81        
Core10: 25.71        Core11: 44.96        
Core12: 35.87        Core13: 25.29        
Core14: 28.87        Core15: 40.33        
Core16: 25.54        Core17: 25.16        
Core18: 20.54        Core19: 37.65        
Core20: 21.45        Core21: 44.48        
Core22: 21.21        Core23: 24.90        
Core24: 37.14        Core25: 26.17        
Core26: 36.95        Core27: 25.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.59
Socket1: 28.36
DDR read Latency(ns)
Socket0: 265.86
Socket1: 242.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.00        Core1: 37.74        
Core2: 34.60        Core3: 22.34        
Core4: 24.71        Core5: 39.60        
Core6: 24.94        Core7: 45.70        
Core8: 46.50        Core9: 37.61        
Core10: 25.00        Core11: 49.88        
Core12: 39.46        Core13: 24.93        
Core14: 28.95        Core15: 39.92        
Core16: 25.04        Core17: 26.93        
Core18: 25.03        Core19: 35.69        
Core20: 28.20        Core21: 43.56        
Core22: 26.68        Core23: 24.92        
Core24: 35.56        Core25: 25.81        
Core26: 35.53        Core27: 24.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.77
Socket1: 28.15
DDR read Latency(ns)
Socket0: 225.81
Socket1: 271.51
irq_total: 230205.423360217
cpu_total: 19.51
cpu_0: 33.91
cpu_1: 16.22
cpu_2: 6.78
cpu_3: 39.43
cpu_4: 20.21
cpu_5: 0.40
cpu_6: 13.70
cpu_7: 23.87
cpu_8: 0.20
cpu_9: 3.26
cpu_10: 22.81
cpu_11: 1.40
cpu_12: 7.45
cpu_13: 30.85
cpu_14: 16.29
cpu_15: 11.90
cpu_16: 22.21
cpu_17: 30.85
cpu_18: 19.88
cpu_19: 6.65
cpu_20: 27.99
cpu_21: 35.24
cpu_22: 23.67
cpu_23: 32.05
cpu_24: 13.56
cpu_25: 32.85
cpu_26: 13.76
cpu_27: 38.83
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 14095645
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 14095645
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 201255
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 201255
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 201376
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 201376
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 13282842
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 13282842
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1136012
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1136012
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1136025
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1136025
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 10240131472
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 10240131472
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 10244558329
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 10244558329


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.17        Core1: 39.55        
Core2: 38.04        Core3: 29.84        
Core4: 20.20        Core5: 36.81        
Core6: 24.07        Core7: 36.27        
Core8: 32.97        Core9: 40.90        
Core10: 19.92        Core11: 71.98        
Core12: 36.52        Core13: 33.89        
Core14: 30.83        Core15: 39.43        
Core16: 20.40        Core17: 58.43        
Core18: 18.97        Core19: 38.93        
Core20: 32.73        Core21: 38.87        
Core22: 19.52        Core23: 34.57        
Core24: 41.77        Core25: 36.30        
Core26: 40.87        Core27: 35.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.52
Socket1: 36.72
DDR read Latency(ns)
Socket0: 345.19
Socket1: 200.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.88        Core1: 39.80        
Core2: 41.99        Core3: 36.55        
Core4: 22.54        Core5: 37.38        
Core6: 23.44        Core7: 39.35        
Core8: 31.65        Core9: 50.73        
Core10: 22.43        Core11: 72.34        
Core12: 37.23        Core13: 40.39        
Core14: 31.11        Core15: 43.09        
Core16: 22.72        Core17: 44.08        
Core18: 21.82        Core19: 47.00        
Core20: 24.87        Core21: 42.91        
Core22: 22.53        Core23: 40.49        
Core24: 42.99        Core25: 43.38        
Core26: 39.72        Core27: 39.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.17
Socket1: 40.95
DDR read Latency(ns)
Socket0: 342.97
Socket1: 198.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.81        Core1: 39.16        
Core2: 40.56        Core3: 36.74        
Core4: 23.12        Core5: 37.48        
Core6: 23.55        Core7: 40.77        
Core8: 36.14        Core9: 48.20        
Core10: 23.57        Core11: 75.61        
Core12: 35.21        Core13: 40.60        
Core14: 31.13        Core15: 43.05        
Core16: 22.78        Core17: 41.71        
Core18: 21.90        Core19: 53.36        
Core20: 23.57        Core21: 42.87        
Core22: 22.72        Core23: 40.32        
Core24: 43.19        Core25: 40.46        
Core26: 40.23        Core27: 39.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.37
Socket1: 40.60
DDR read Latency(ns)
Socket0: 336.09
Socket1: 192.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.15        Core1: 38.93        
Core2: 40.32        Core3: 36.73        
Core4: 23.28        Core5: 38.91        
Core6: 22.99        Core7: 39.68        
Core8: 32.50        Core9: 47.60        
Core10: 22.99        Core11: 57.60        
Core12: 36.35        Core13: 41.01        
Core14: 30.03        Core15: 41.91        
Core16: 23.26        Core17: 41.34        
Core18: 22.25        Core19: 48.91        
Core20: 23.21        Core21: 42.62        
Core22: 23.23        Core23: 41.06        
Core24: 42.93        Core25: 41.88        
Core26: 40.90        Core27: 40.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.46
Socket1: 40.76
DDR read Latency(ns)
Socket0: 337.18
Socket1: 194.81
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 29972
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412453666; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412460066; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206232103; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206232103; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206325732; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206325732; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005264437; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4644266; Consumed Joules: 283.46; Watts: 47.20; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 1188103; Consumed DRAM Joules: 18.18; DRAM Watts: 3.03
S1P0; QPIClocks: 14412475794; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412480226; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206363542; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206363542; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206246700; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206246700; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005293784; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4694401; Consumed Joules: 286.52; Watts: 47.71; Thermal headroom below TjMax: 56
S1; Consumed DRAM energy units: 1572547; Consumed DRAM Joules: 24.06; DRAM Watts: 4.01
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 75e6
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.15   0.44   0.33    0.81      29 M     38 M    0.24    0.39    0.02    0.03     4424     3683      436     67
   1    1     0.09   0.69   0.13    0.60    7184 K   8305 K    0.14    0.35    0.01    0.01      504      144      121     64
   2    0     0.04   0.68   0.06    0.60    2431 K   2785 K    0.13    0.25    0.01    0.01        0       35      139     66
   3    1     0.12   0.37   0.31    0.78      25 M     33 M    0.26    0.43    0.02    0.03     5208     4530       44     64
   4    0     0.09   0.34   0.27    0.71      23 M     31 M    0.25    0.41    0.03    0.04     4480     4113      111     67
   5    1     0.00   0.22   0.00    0.60     125 K    250 K    0.50    0.10    0.01    0.02       56        7        6     65
   6    0     0.08   0.82   0.10    0.60    2410 K   4176 K    0.42    0.49    0.00    0.01      224       97       31     67
   7    1     0.01   0.16   0.08    0.60      17 M     19 M    0.09    0.21    0.14    0.15      336     2099       21     63
   8    0     0.00   0.24   0.00    0.60      54 K     85 K    0.37    0.09    0.02    0.03        0        1        1     67
   9    1     0.04   0.67   0.06    0.60    3224 K   3401 K    0.05    0.21    0.01    0.01      224      114       64     63
  10    0     0.08   0.34   0.23    0.66      24 M     32 M    0.24    0.41    0.03    0.04     5544     4237       85     65
  11    1     0.00   0.49   0.00    0.60      59 K     82 K    0.27    0.17    0.01    0.02      280        3        0     63
  12    0     0.04   0.63   0.07    0.60    3357 K   3697 K    0.09    0.24    0.01    0.01       56       87       25     67
  13    1     0.07   0.29   0.23    0.66      24 M     31 M    0.23    0.40    0.04    0.05     5880     4258       89     63
  14    0     0.09   0.78   0.12    0.60    5227 K   6898 K    0.24    0.42    0.01    0.01      392      212      131     67
  15    1     0.08   0.68   0.11    0.60    6917 K   7354 K    0.06    0.29    0.01    0.01      168      124      135     63
  16    0     0.07   0.31   0.21    0.64      25 M     32 M    0.22    0.40    0.04    0.05     4424     4111       42     67
  17    1     0.03   0.17   0.17    0.61      23 M     28 M    0.17    0.42    0.08    0.10     5208     4011        7     64
  18    0     0.03   0.18   0.17    0.61      23 M     28 M    0.17    0.42    0.08    0.10     5376     4272       18     68
  19    1     0.04   0.69   0.06    0.60    2466 K   2858 K    0.14    0.22    0.01    0.01       56       91        4     65
  20    0     0.07   0.31   0.23    0.65      23 M     31 M    0.24    0.41    0.03    0.05     5264     4209      135     67
  21    1     0.02   0.12   0.14    0.61      34 M     37 M    0.09    0.22    0.20    0.23     2240     4049        5     65
  22    0     0.03   0.17   0.17    0.60      23 M     28 M    0.19    0.41    0.08    0.10     3752     3866        9     68
  23    1     0.03   0.17   0.18    0.61      21 M     26 M    0.20    0.43    0.07    0.09     4760     4200        1     65
  24    0     0.07   0.66   0.10    0.60    5015 K   5515 K    0.09    0.33    0.01    0.01      112        6      189     68
  25    1     0.03   0.16   0.18    0.61      23 M     28 M    0.18    0.42    0.08    0.10     4480     4015        2     64
  26    0     0.08   0.71   0.11    0.60    5888 K   6510 K    0.10    0.36    0.01    0.01      504       30      300     67
  27    1     0.10   0.37   0.26    0.71      26 M     33 M    0.22    0.40    0.03    0.03     6440     4502       94     64
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.42   0.15    0.65     198 M    254 M    0.22    0.40    0.02    0.03    34552    28959     1652     60
 SKT    1     0.05   0.34   0.14    0.65     215 M    261 M    0.18    0.37    0.03    0.04    35840    32147      593     56
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.38   0.15    0.65     414 M    515 M    0.20    0.39    0.03    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:   40 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 22.36 %

 C1 core residency: 49.13 %; C3 core residency: 1.59 %; C6 core residency: 26.92 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.38 => corresponds to 9.59 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.40 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       22 G     22 G   |   22%    22%   
 SKT    1     8294 M   8278 M   |    8%     8%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   60 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    38.07    18.42     238.94      17.21         180.16
 SKT   1    32.91    20.53     236.35      18.10         172.86
---------------------------------------------------------------------------------------------------------------
       *    70.99    38.95     475.28      35.32         176.32
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 76ca
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7894.98 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  4655.88 --|
|-- Mem Ch  2: Reads (MB/s):  6328.39 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  2600.77 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  6328.39 --||-- NODE 1 Mem Read (MB/s) :  7894.98 --|
|-- NODE 0 Mem Write(MB/s) :  2600.77 --||-- NODE 1 Mem Write(MB/s) :  4655.88 --|
|-- NODE 0 P. Write (T/s):      86393 --||-- NODE 1 P. Write (T/s):     117216 --|
|-- NODE 0 Memory (MB/s):     8929.16 --||-- NODE 1 Memory (MB/s):    12550.85 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      14223.37                --|
            |--                System Write Throughput(MB/s):       7256.64                --|
            |--               System Memory Throughput(MB/s):      21480.01                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 77a3
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8604           0      13 M    86 M    252       0     596 K
 1     158 M         0      17 M    99 M    881 K     0     480 K
-----------------------------------------------------------------------
 *     158 M         0      30 M   186 M    882 K     0    1076 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.50        Core1: 37.03        
Core2: 41.15        Core3: 36.91        
Core4: 26.41        Core5: 34.72        
Core6: 37.66        Core7: 35.60        
Core8: 47.44        Core9: 54.64        
Core10: 26.92        Core11: 36.16        
Core12: 39.48        Core13: 34.91        
Core14: 35.23        Core15: 39.34        
Core16: 25.39        Core17: 37.20        
Core18: 25.83        Core19: 30.64        
Core20: 26.69        Core21: 51.92        
Core22: 27.41        Core23: 35.68        
Core24: 35.62        Core25: 35.98        
Core26: 44.90        Core27: 37.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.42
Socket1: 38.02
DDR read Latency(ns)
Socket0: 286.89
Socket1: 218.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.78        Core1: 40.59        
Core2: 38.88        Core3: 37.39        
Core4: 24.56        Core5: 33.45        
Core6: 36.72        Core7: 42.14        
Core8: 47.61        Core9: 61.13        
Core10: 24.22        Core11: 40.57        
Core12: 33.01        Core13: 36.97        
Core14: 32.33        Core15: 37.75        
Core16: 23.22        Core17: 39.78        
Core18: 23.33        Core19: 34.12        
Core20: 24.18        Core21: 44.87        
Core22: 24.20        Core23: 39.17        
Core24: 36.96        Core25: 39.42        
Core26: 49.01        Core27: 43.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.98
Socket1: 40.21
DDR read Latency(ns)
Socket0: 315.18
Socket1: 217.83
irq_total: 225263.627576364
cpu_total: 19.86
cpu_0: 25.58
cpu_1: 7.91
cpu_2: 16.74
cpu_3: 34.88
cpu_4: 25.25
cpu_5: 6.84
cpu_6: 13.82
cpu_7: 32.23
cpu_8: 0.20
cpu_9: 3.92
cpu_10: 21.59
cpu_11: 7.97
cpu_12: 10.90
cpu_13: 39.47
cpu_14: 11.76
cpu_15: 5.32
cpu_16: 19.07
cpu_17: 30.96
cpu_18: 24.45
cpu_19: 17.21
cpu_20: 24.65
cpu_21: 37.34
cpu_22: 23.79
cpu_23: 30.50
cpu_24: 10.56
cpu_25: 34.95
cpu_26: 6.51
cpu_27: 31.96
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 9876266934
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 9876266934
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1095676
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1095676
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 175671
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 175671
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 175184
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 175184
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 9880811301
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 9880811301
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12294129
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12294129
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1095658
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1095658
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 11562190
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 11562190


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.01        Core1: 41.71        
Core2: 39.49        Core3: 38.54        
Core4: 23.01        Core5: 32.71        
Core6: 38.18        Core7: 41.38        
Core8: 40.67        Core9: 58.30        
Core10: 23.11        Core11: 42.82        
Core12: 34.17        Core13: 37.99        
Core14: 32.74        Core15: 37.70        
Core16: 21.40        Core17: 43.03        
Core18: 22.02        Core19: 34.84        
Core20: 22.79        Core21: 44.14        
Core22: 23.65        Core23: 40.09        
Core24: 36.63        Core25: 42.77        
Core26: 49.06        Core27: 47.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.41
Socket1: 41.66
DDR read Latency(ns)
Socket0: 340.64
Socket1: 197.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.90        Core1: 40.08        
Core2: 40.49        Core3: 39.13        
Core4: 23.33        Core5: 34.88        
Core6: 38.78        Core7: 42.72        
Core8: 33.49        Core9: 63.64        
Core10: 22.22        Core11: 42.69        
Core12: 36.20        Core13: 41.02        
Core14: 33.06        Core15: 38.23        
Core16: 21.33        Core17: 45.11        
Core18: 21.63        Core19: 35.19        
Core20: 22.66        Core21: 43.33        
Core22: 22.89        Core23: 43.23        
Core24: 37.74        Core25: 43.52        
Core26: 47.54        Core27: 48.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.14
Socket1: 42.90
DDR read Latency(ns)
Socket0: 347.82
Socket1: 200.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.00        Core1: 41.64        
Core2: 39.11        Core3: 40.22        
Core4: 23.15        Core5: 35.19        
Core6: 37.89        Core7: 44.16        
Core8: 34.16        Core9: 77.89        
Core10: 23.04        Core11: 42.86        
Core12: 34.22        Core13: 41.53        
Core14: 32.58        Core15: 41.25        
Core16: 21.28        Core17: 44.26        
Core18: 22.37        Core19: 35.73        
Core20: 22.72        Core21: 44.50        
Core22: 23.41        Core23: 40.83        
Core24: 39.75        Core25: 41.66        
Core26: 50.62        Core27: 47.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.33
Socket1: 42.83
DDR read Latency(ns)
Socket0: 348.70
Socket1: 201.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.77        Core1: 42.21        
Core2: 39.79        Core3: 43.15        
Core4: 23.88        Core5: 34.56        
Core6: 37.95        Core7: 43.91        
Core8: 48.86        Core9: 63.18        
Core10: 22.61        Core11: 43.17        
Core12: 34.42        Core13: 39.49        
Core14: 32.49        Core15: 39.06        
Core16: 21.70        Core17: 44.76        
Core18: 22.11        Core19: 35.27        
Core20: 23.22        Core21: 43.52        
Core22: 23.41        Core23: 42.54        
Core24: 37.95        Core25: 43.41        
Core26: 47.67        Core27: 52.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.48
Socket1: 43.61
DDR read Latency(ns)
Socket0: 355.21
Socket1: 203.82
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 
1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 31042
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413989398; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413994134; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207000084; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207000084; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207085158; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207085158; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005930627; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4642838; Consumed Joules: 283.38; Watts: 47.18; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 1177515; Consumed DRAM Joules: 18.02; DRAM Watts: 3.00
S1P0; QPIClocks: 14414102230; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14414106946; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207157364; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207157364; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207063404; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207063404; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006010728; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4798230; Consumed Joules: 292.86; Watts: 48.76; Thermal headroom below TjMax: 56
S1; Consumed DRAM energy units: 1573972; Consumed DRAM Joules: 24.08; DRAM Watts: 4.01
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7a13
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.06   0.32   0.18    0.63      21 M     26 M    0.20    0.37    0.04    0.05     3360     2741      212     68
   1    1     0.04   0.60   0.07    0.60    2927 K   3655 K    0.20    0.25    0.01    0.01      224       84       14     63
   2    0     0.09   0.69   0.13    0.60    7686 K   8456 K    0.09    0.35    0.01    0.01      224       45      300     66
   3    1     0.06   0.25   0.25    0.70      27 M     34 M    0.20    0.35    0.04    0.06     4480     4549      150     63
   4    0     0.06   0.32   0.19    0.62      20 M     26 M    0.22    0.43    0.03    0.04     6104     3385      154     67
   5    1     0.04   0.69   0.06    0.60    2201 K   3405 K    0.35    0.33    0.01    0.01       56       15       68     64
   6    0     0.08   0.73   0.11    0.60    5698 K   6283 K    0.09    0.38    0.01    0.01      168       58      145     67
   7    1     0.06   0.26   0.21    0.67      26 M     31 M    0.16    0.29    0.05    0.06     4032     3818       97     63
   8    0     0.00   0.27   0.00    0.60      45 K     73 K    0.39    0.09    0.01    0.02        0        2        2     66
   9    1     0.04   0.65   0.06    0.60    3196 K   3372 K    0.05    0.22    0.01    0.01       56      137       77     63
  10    0     0.02   0.17   0.15    0.60      19 M     24 M    0.18    0.44    0.08    0.10     3864     3217        6     66
  11    1     0.04   0.64   0.07    0.60    3450 K   4981 K    0.31    0.21    0.01    0.01      168       99      132     63
  12    0     0.08   0.73   0.10    0.60    4804 K   5525 K    0.13    0.41    0.01    0.01       56      119      141     67
  13    1     0.12   0.32   0.37    0.85      32 M     40 M    0.19    0.35    0.03    0.03     4648     4815      158     62
  14    0     0.07   0.69   0.10    0.60    4129 K   5080 K    0.19    0.38    0.01    0.01      168      136       80     67
  15    1     0.04   0.68   0.06    0.60    2239 K   2645 K    0.15    0.22    0.01    0.01      336       51       84     62
  16    0     0.03   0.18   0.14    0.60      19 M     23 M    0.19    0.45    0.07    0.09     6160     3430        9     67
  17    1     0.03   0.14   0.19    0.62      26 M     31 M    0.16    0.35    0.10    0.12     3920     4455        2     63
  18    0     0.07   0.35   0.20    0.64      22 M     28 M    0.21    0.43    0.03    0.04     5432     3264       83     67
  19    1     0.09   0.75   0.12    0.60    6066 K   7520 K    0.19    0.37    0.01    0.01      336      196       40     64
  20    0     0.06   0.32   0.19    0.62      20 M     26 M    0.23    0.43    0.03    0.04     4032     3474       58     68
  21    1     0.05   0.16   0.29    0.79      42 M     49 M    0.14    0.23    0.09    0.11     4872     5921       24     64
  22    0     0.03   0.17   0.15    0.61      19 M     24 M    0.19    0.43    0.08    0.09     4424     3077       11     67
  23    1     0.03   0.14   0.19    0.64      25 M     30 M    0.17    0.36    0.09    0.11     4312     4702       28     64
  24    0     0.07   0.71   0.09    0.60    3198 K   4010 K    0.20    0.42    0.00    0.01      280       29      132     68
  25    1     0.06   0.25   0.25    0.69      29 M     35 M    0.18    0.34    0.05    0.06     3360     4273      132     64
  26    0     0.04   0.64   0.06    0.60    3529 K   3633 K    0.03    0.17    0.01    0.01      112        5      170     67
  27    1     0.03   0.14   0.20    0.64      27 M     32 M    0.16    0.34    0.10    0.12     4256     4905        3     64
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.05   0.41   0.13    0.61     172 M    212 M    0.19    0.42    0.02    0.03    34384    22982     1503     60
 SKT    1     0.05   0.30   0.17    0.69     257 M    311 M    0.17    0.32    0.04    0.04    35056    38020     1009     56
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.35   0.15    0.65     429 M    524 M    0.18    0.37    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   14 G ; Active cycles:   41 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 22.79 %

 C1 core residency: 56.10 %; C3 core residency: 2.04 %; C6 core residency: 19.07 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.35 => corresponds to 8.77 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.31 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       20 G     20 G   |   21%    21%   
 SKT    1     8369 M   8386 M   |    8%     8%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   58 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    33.68    15.61     237.82      16.14         173.97
 SKT   1    39.44    23.13     241.57      19.35         207.13
---------------------------------------------------------------------------------------------------------------
       *    73.12    38.74     479.39      35.49         194.17
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7af7
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7544.81 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  4794.10 --|
|-- Mem Ch  2: Reads (MB/s):  5998.07 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  1872.80 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  5998.07 --||-- NODE 1 Mem Read (MB/s) :  7544.81 --|
|-- NODE 0 Mem Write(MB/s) :  1872.80 --||-- NODE 1 Mem Write(MB/s) :  4794.10 --|
|-- NODE 0 P. Write (T/s):      75404 --||-- NODE 1 P. Write (T/s):     107488 --|
|-- NODE 0 Memory (MB/s):     7870.88 --||-- NODE 1 Memory (MB/s):    12338.91 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      13542.89                --|
            |--                System Write Throughput(MB/s):       6666.90                --|
            |--               System Memory Throughput(MB/s):      20209.79                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7bcc
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8640          48      12 M    83 M    288       0     509 K
 1     156 M         0      17 M   109 M    963 K     0     521 K
-----------------------------------------------------------------------
 *     156 M        48      30 M   192 M    963 K     0    1030 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.08        Core1: 34.19        
Core2: 41.01        Core3: 27.75        
Core4: 20.18        Core5: 36.81        
Core6: 34.39        Core7: 43.00        
Core8: 41.91        Core9: 33.68        
Core10: 20.14        Core11: 35.91        
Core12: 30.19        Core13: 61.29        
Core14: 31.43        Core15: 37.75        
Core16: 21.03        Core17: 32.55        
Core18: 33.67        Core19: 33.55        
Core20: 33.03        Core21: 44.31        
Core22: 20.15        Core23: 29.67        
Core24: 35.81        Core25: 32.43        
Core26: 45.52        Core27: 34.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.68
Socket1: 36.58
DDR read Latency(ns)
Socket0: 326.72
Socket1: 213.37


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.16        Core1: 34.48        
Core2: 39.76        Core3: 28.77        
Core4: 19.40        Core5: 37.76        
Core6: 34.94        Core7: 40.80        
Core8: 54.73        Core9: 32.77        
Core10: 19.53        Core11: 40.27        
Core12: 28.99        Core13: 62.40        
Core14: 30.16        Core15: 37.92        
Core16: 21.00        Core17: 34.06        
Core18: 32.69        Core19: 32.12        
Core20: 31.86        Core21: 42.04        
Core22: 19.67        Core23: 31.52        
Core24: 31.46        Core25: 33.44        
Core26: 44.25        Core27: 36.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.97
Socket1: 37.05
DDR read Latency(ns)
Socket0: 340.16
Socket1: 210.48
irq_total: 223147.723017312
cpu_total: 19.24
cpu_0: 18.75
cpu_1: 15.82
cpu_2: 15.23
cpu_3: 37.90
cpu_4: 23.67
cpu_5: 12.03
cpu_6: 0.33
cpu_7: 32.98
cpu_8: 0.07
cpu_9: 20.41
cpu_10: 22.21
cpu_11: 3.06
cpu_12: 13.50
cpu_13: 17.89
cpu_14: 13.30
cpu_15: 6.05
cpu_16: 31.72
cpu_17: 32.45
cpu_18: 18.15
cpu_19: 6.05
cpu_20: 18.28
cpu_21: 47.67
cpu_22: 22.41
cpu_23: 33.84
cpu_24: 3.86
cpu_25: 31.72
cpu_26: 6.78
cpu_27: 32.31
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 10371925240
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 10371925240
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 13331575
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 13331575
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1150115
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1150115
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12559372
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12559372
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 190465
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 190465
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 10367138235
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 10367138235
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1150135
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1150135
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 190293
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 190293


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.69        Core1: 34.01        
Core2: 39.64        Core3: 29.59        
Core4: 19.86        Core5: 38.63        
Core6: 31.80        Core7: 40.53        
Core8: 36.80        Core9: 32.98        
Core10: 20.01        Core11: 37.03        
Core12: 29.30        Core13: 60.47        
Core14: 30.20        Core15: 35.54        
Core16: 21.65        Core17: 35.32        
Core18: 32.86        Core19: 32.85        
Core20: 33.14        Core21: 40.81        
Core22: 20.15        Core23: 32.23        
Core24: 31.81        Core25: 34.99        
Core26: 42.36        Core27: 37.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.54
Socket1: 37.38
DDR read Latency(ns)
Socket0: 337.06
Socket1: 209.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.16        Core1: 34.06        
Core2: 42.11        Core3: 31.00        
Core4: 19.39        Core5: 37.81        
Core6: 34.52        Core7: 37.02        
Core8: 39.44        Core9: 32.85        
Core10: 19.44        Core11: 37.25        
Core12: 29.97        Core13: 60.96        
Core14: 30.25        Core15: 35.44        
Core16: 21.72        Core17: 37.00        
Core18: 33.46        Core19: 33.78        
Core20: 32.63        Core21: 40.20        
Core22: 19.55        Core23: 33.04        
Core24: 32.53        Core25: 34.51        
Core26: 44.53        Core27: 38.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.23
Socket1: 37.48
DDR read Latency(ns)
Socket0: 355.90
Socket1: 203.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.57        Core1: 34.00        
Core2: 40.70        Core3: 31.73        
Core4: 19.88        Core5: 37.71        
Core6: 35.16        Core7: 38.85        
Core8: 40.18        Core9: 32.84        
Core10: 19.96        Core11: 39.73        
Core12: 30.27        Core13: 61.98        
Core14: 30.39        Core15: 37.89        
Core16: 21.67        Core17: 37.53        
Core18: 32.52        Core19: 33.65        
Core20: 32.18        Core21: 41.19        
Core22: 19.95        Core23: 33.20        
Core24: 31.94        Core25: 35.73        
Core26: 44.95        Core27: 38.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.43
Socket1: 38.26
DDR read Latency(ns)
Socket0: 350.24
Socket1: 207.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.34        Core1: 34.16        
Core2: 41.16        Core3: 31.50        
Core4: 19.83        Core5: 37.96        
Core6: 34.89        Core7: 37.63        
Core8: 40.31        Core9: 33.23        
Core10: 19.58        Core11: 41.15        
Core12: 28.90        Core13: 66.44        
Core14: 30.34        Core15: 36.89        
Core16: 21.73        Core17: 38.58        
Core18: 32.75        Core19: 34.02        
Core20: 32.02        Core21: 40.43        
Core22: 19.87        Core23: 34.49        
Core24: 32.58        Core25: 37.15        
Core26: 42.93        Core27: 40.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.28
Socket1: 38.82
DDR read Latency(ns)
Socket0: 353.40
Socket1: 207.87
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 32107
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14415487778; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14415495898; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207753313; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207753313; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207838510; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207838510; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006544668; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4679485; Consumed Joules: 285.61; Watts: 47.55; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 1259866; Consumed DRAM Joules: 19.28; DRAM Watts: 3.21
S1P0; QPIClocks: 14415561286; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14415565390; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207879943; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207879943; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207789544; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207789544; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006612453; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4688633; Consumed Joules: 286.17; Watts: 47.65; Thermal headroom below TjMax: 56
S1; Consumed DRAM energy units: 1486447; Consumed DRAM Joules: 22.74; DRAM Watts: 3.79
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7e3d
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.08   0.37   0.22    0.66      16 M     24 M    0.34    0.54    0.02    0.03     6328     2469      119     67
   1    1     0.10   0.72   0.14    0.60    5736 K   7564 K    0.24    0.38    0.01    0.01      224      129       98     64
   2    0     0.10   0.68   0.14    0.60    8359 K   8844 K    0.05    0.35    0.01    0.01      504        3      374     66
   3    1     0.13   0.41   0.32    0.78      20 M     31 M    0.36    0.50    0.02    0.02     5264     3830        4     64
   4    0     0.06   0.48   0.12    0.60      15 M     17 M    0.14    0.30    0.03    0.03     3136     1524       19     67
   5    1     0.07   0.83   0.09    0.60    4687 K   6656 K    0.30    0.28    0.01    0.01      168      177       11     64
   6    0     0.00   0.32   0.00    0.60     126 K    235 K    0.46    0.13    0.01    0.02       56        5        4     67
   7    1     0.06   0.43   0.13    0.60      20 M     23 M    0.11    0.24    0.04    0.04      952     1886      109     63
   8    0     0.00   0.27   0.00    0.61      40 K     60 K    0.32    0.08    0.02    0.03        0        1        1     67
   9    1     0.15   0.82   0.18    0.60    9895 K     12 M    0.18    0.40    0.01    0.01      280      141      217     63
  10    0     0.04   0.22   0.17    0.60      16 M     22 M    0.27    0.57    0.04    0.06     5320     2585       14     66
  11    1     0.00   0.23   0.00    0.60      76 K    137 K    0.44    0.10    0.01    0.02      168        1        4     63
  12    0     0.10   0.74   0.13    0.60    4693 K   6123 K    0.23    0.43    0.00    0.01      336       42       72     67
  13    1     0.02   0.14   0.12    0.60      26 M     29 M    0.11    0.26    0.16    0.18     2744     3164        5     63
  14    0     0.07   0.70   0.10    0.60    3692 K   4470 K    0.17    0.39    0.01    0.01      224      119       46     67
  15    1     0.05   0.70   0.07    0.60    2963 K   3560 K    0.17    0.21    0.01    0.01      224       39       97     63
  16    0     0.12   0.44   0.26    0.71      20 M     28 M    0.30    0.51    0.02    0.02     5544     2676      235     67
  17    1     0.04   0.22   0.20    0.62      20 M     27 M    0.24    0.51    0.05    0.06     5208     3818       33     63
  18    0     0.03   0.21   0.12    0.60      20 M     24 M    0.17    0.40    0.08    0.10     2632     2121       17     68
  19    1     0.05   0.74   0.07    0.60    1355 K   2310 K    0.41    0.33    0.00    0.00      112       67        1     65
  20    0     0.12   0.48   0.26    0.71      19 M     29 M    0.32    0.48    0.02    0.02     5208     2717      128     67
  21    1     0.07   0.36   0.19    0.63      35 M     41 M    0.14    0.22    0.05    0.06     2072     3602        8     65
  22    0     0.04   0.22   0.18    0.60      16 M     22 M    0.28    0.56    0.04    0.06     3696     2599        8     68
  23    1     0.04   0.20   0.19    0.61      19 M     26 M    0.26    0.52    0.05    0.07     5208     3842        7     65
  24    0     0.06   0.69   0.08    0.60    2035 K   2748 K    0.26    0.36    0.00    0.00        0       50       60     68
  25    1     0.04   0.19   0.19    0.61      20 M     26 M    0.23    0.51    0.06    0.07     5712     3864        4     64
  26    0     0.05   0.68   0.07    0.60    3752 K   3845 K    0.02    0.21    0.01    0.01      280        4      186     67
  27    1     0.04   0.20   0.20    0.63      22 M     28 M    0.21    0.48    0.06    0.07     5712     3874        3     64
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.46   0.13    0.64     147 M    197 M    0.25    0.48    0.02    0.02    33264    16915     1283     61
 SKT    1     0.06   0.41   0.15    0.63     211 M    266 M    0.21    0.42    0.02    0.03    34048    28434      601     56
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.43   0.14    0.63     358 M    463 M    0.23    0.45    0.02    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   39 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 22.17 %

 C1 core residency: 48.59 %; C3 core residency: 1.86 %; C6 core residency: 27.38 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.43 => corresponds to 10.81 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.52 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       22 G     22 G   |   23%    23%   
 SKT    1     7648 M   7639 M   |    7%     7%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   60 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    35.70    13.38     236.37      15.92         154.08
 SKT   1    31.03    19.84     237.41      17.95         163.80
---------------------------------------------------------------------------------------------------------------
       *    66.73    33.22     473.78      33.87         159.91
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7f21
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7777.53 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  4699.58 --|
|-- Mem Ch  2: Reads (MB/s):  6403.08 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  2424.26 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  6403.08 --||-- NODE 1 Mem Read (MB/s) :  7777.53 --|
|-- NODE 0 Mem Write(MB/s) :  2424.26 --||-- NODE 1 Mem Write(MB/s) :  4699.58 --|
|-- NODE 0 P. Write (T/s):      89042 --||-- NODE 1 P. Write (T/s):     115665 --|
|-- NODE 0 Memory (MB/s):     8827.34 --||-- NODE 1 Memory (MB/s):    12477.10 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      14180.61                --|
            |--                System Write Throughput(MB/s):       7123.83                --|
            |--               System Memory Throughput(MB/s):      21304.45                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7ff7
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    9156          24      15 M    92 M     48       0     532 K
 1     167 M        24      16 M   105 M    886 K     0     544 K
-----------------------------------------------------------------------
 *     167 M        48      31 M   197 M    886 K     0    1076 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.30        Core1: 33.87        
Core2: 34.74        Core3: 33.93        
Core4: 25.79        Core5: 38.62        
Core6: 32.29        Core7: 30.23        
Core8: 33.91        Core9: 31.19        
Core10: 26.54        Core11: 35.68        
Core12: 36.19        Core13: 32.55        
Core14: 35.58        Core15: 39.62        
Core16: 27.18        Core17: 34.20        
Core18: 25.99        Core19: 40.96        
Core20: 26.92        Core21: 39.74        
Core22: 26.75        Core23: 48.62        
Core24: 44.97        Core25: 35.47        
Core26: 40.65        Core27: 37.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.29
Socket1: 35.89
DDR read Latency(ns)
Socket0: 289.54
Socket1: 207.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.18        Core1: 34.18        
Core2: 36.42        Core3: 35.25        
Core4: 26.02        Core5: 39.14        
Core6: 31.85        Core7: 32.61        
Core8: 31.06        Core9: 29.59        
Core10: 25.99        Core11: 45.39        
Core12: 33.28        Core13: 33.03        
Core14: 32.99        Core15: 39.01        
Core16: 26.55        Core17: 36.07        
Core18: 27.14        Core19: 41.16        
Core20: 26.15        Core21: 37.93        
Core22: 27.23        Core23: 51.81        
Core24: 39.20        Core25: 35.72        
Core26: 39.31        Core27: 38.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.78
Socket1: 36.70
DDR read Latency(ns)
Socket0: 279.18
Socket1: 204.52
irq_total: 233612.636506515
cpu_total: 19.30
cpu_0: 28.59
cpu_1: 7.78
cpu_2: 11.57
cpu_3: 30.52
cpu_4: 29.92
cpu_5: 7.18
cpu_6: 13.43
cpu_7: 35.11
cpu_8: 7.85
cpu_9: 16.49
cpu_10: 24.40
cpu_11: 0.27
cpu_12: 5.85
cpu_13: 25.53
cpu_14: 5.98
cpu_15: 13.50
cpu_16: 24.20
cpu_17: 30.19
cpu_18: 14.69
cpu_19: 4.99
cpu_20: 28.32
cpu_21: 36.24
cpu_22: 30.65
cpu_23: 31.25
cpu_24: 7.38
cpu_25: 31.05
cpu_26: 6.25
cpu_27: 30.98
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 13206633
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 13206633
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12423561
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12423561
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 188235
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 188235
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1173238
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1173238
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 10575619684
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 10575619684
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1173243
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1173243
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 188706
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 188706
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 10580263515
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 10580263515


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.56        Core1: 34.51        
Core2: 31.81        Core3: 34.78        
Core4: 25.91        Core5: 35.86        
Core6: 31.33        Core7: 33.24        
Core8: 35.14        Core9: 29.98        
Core10: 26.53        Core11: 34.54        
Core12: 32.72        Core13: 34.06        
Core14: 32.30        Core15: 39.08        
Core16: 27.80        Core17: 35.65        
Core18: 27.40        Core19: 40.85        
Core20: 26.90        Core21: 36.89        
Core22: 27.32        Core23: 51.46        
Core24: 38.50        Core25: 35.77        
Core26: 38.73        Core27: 39.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.18
Socket1: 36.75
DDR read Latency(ns)
Socket0: 282.10
Socket1: 204.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.30        Core1: 35.01        
Core2: 35.22        Core3: 35.17        
Core4: 26.01        Core5: 38.48        
Core6: 30.72        Core7: 32.89        
Core8: 35.55        Core9: 30.91        
Core10: 25.75        Core11: 51.26        
Core12: 35.42        Core13: 33.20        
Core14: 34.39        Core15: 41.19        
Core16: 27.74        Core17: 36.59        
Core18: 28.06        Core19: 41.53        
Core20: 26.95        Core21: 36.74        
Core22: 27.54        Core23: 48.00        
Core24: 41.39        Core25: 35.72        
Core26: 37.97        Core27: 39.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.36
Socket1: 36.48
DDR read Latency(ns)
Socket0: 286.13
Socket1: 204.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.26        Core1: 35.14        
Core2: 34.15        Core3: 35.73        
Core4: 26.62        Core5: 39.12        
Core6: 32.88        Core7: 33.73        
Core8: 35.67        Core9: 30.03        
Core10: 27.07        Core11: 51.36        
Core12: 34.54        Core13: 34.50        
Core14: 33.49        Core15: 39.16        
Core16: 28.25        Core17: 36.13        
Core18: 28.17        Core19: 40.67        
Core20: 26.63        Core21: 37.20        
Core22: 27.93        Core23: 50.20        
Core24: 40.02        Core25: 35.61        
Core26: 41.36        Core27: 40.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.73
Socket1: 37.10
DDR read Latency(ns)
Socket0: 284.12
Socket1: 205.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.04        Core1: 35.09        
Core2: 34.25        Core3: 34.39        
Core4: 26.02        Core5: 38.94        
Core6: 32.05        Core7: 32.25        
Core8: 36.81        Core9: 29.85        
Core10: 26.54        Core11: 46.20        
Core12: 33.48        Core13: 33.12        
Core14: 33.53        Core15: 38.40        
Core16: 27.70        Core17: 36.58        
Core18: 27.94        Core19: 40.63        
Core20: 27.08        Core21: 36.71        
Core22: 27.04        Core23: 50.96        
Core24: 38.33        Core25: 34.86        
Core26: 41.31        Core27: 38.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.38
Socket1: 36.26
DDR read Latency(ns)
Socket0: 285.60
Socket1: 203.72
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 721
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413814750; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413819198; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206911661; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206911661; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207003454; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207003454; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005834459; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4708494; Consumed Joules: 287.38; Watts: 47.86; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 1274987; Consumed DRAM Joules: 19.51; DRAM Watts: 3.25
S1P0; QPIClocks: 14413844890; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413847618; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207028547; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207028547; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206929679; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206929679; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005894474; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4716268; Consumed Joules: 287.86; Watts: 47.94; Thermal headroom below TjMax: 56
S1; Consumed DRAM energy units: 1528418; Consumed DRAM Joules: 23.38; DRAM Watts: 3.89
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3a3
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.10   0.45   0.22    0.66      24 M     29 M    0.17    0.34    0.03    0.03     4592     2186      341     67
   1    1     0.05   0.63   0.08    0.60    1831 K   2921 K    0.37    0.32    0.00    0.01      112       85       43     64
   2    0     0.07   0.70   0.11    0.60    3894 K   4867 K    0.20    0.42    0.01    0.01       56        4      247     66
   3    1     0.07   0.24   0.28    0.74      29 M     36 M    0.20    0.36    0.04    0.05     4704     5639       13     63
   4    0     0.08   0.45   0.17    0.61      23 M     28 M    0.18    0.33    0.03    0.04     4872     2353      142     67
   5    1     0.04   0.67   0.06    0.60    3848 K   4428 K    0.13    0.29    0.01    0.01      224       16      114     64
   6    0     0.08   0.72   0.12    0.60    5913 K   6884 K    0.14    0.37    0.01    0.01      280       90      138     66
   7    1     0.11   0.34   0.32    0.78      32 M     40 M    0.20    0.34    0.03    0.04     5096     5562      199     63
   8    0     0.05   0.72   0.07    0.60    2706 K   4044 K    0.33    0.35    0.01    0.01      336      131      149     66
   9    1     0.10   0.78   0.13    0.60    4174 K   6208 K    0.33    0.46    0.00    0.01      168      149       75     63
  10    0     0.03   0.21   0.14    0.60      14 M     18 M    0.23    0.54    0.05    0.07     4256     2610        6     66
  11    1     0.00   0.41   0.00    0.60      66 K     91 K    0.27    0.15    0.01    0.01        0        2        1     63
  12    0     0.04   0.70   0.06    0.60    2451 K   2727 K    0.10    0.29    0.01    0.01      168       56       10     67
  13    1     0.07   0.30   0.24    0.72      29 M     35 M    0.16    0.29    0.04    0.05     2184     4682       60     63
  14    0     0.04   0.72   0.06    0.60    1962 K   2230 K    0.12    0.26    0.00    0.01      560       76       45     67
  15    1     0.07   0.66   0.11    0.60    5734 K   6134 K    0.07    0.32    0.01    0.01      224      165       64     62
  16    0     0.03   0.20   0.14    0.60      13 M     18 M    0.24    0.55    0.05    0.07     5656     2794       13     67
  17    1     0.03   0.15   0.21    0.65      28 M     33 M    0.15    0.36    0.09    0.11     3752     5263       10     63
  18    0     0.02   0.18   0.10    0.60      17 M     20 M    0.16    0.41    0.09    0.11     2632     2291        3     68
  19    1     0.04   0.69   0.06    0.60    1793 K   2132 K    0.16    0.24    0.00    0.01        0       82        4     65
  20    0     0.06   0.35   0.18    0.61      15 M     21 M    0.29    0.52    0.02    0.03     5208     2792      151     68
  21    1     0.07   0.17   0.40    0.91      48 M     57 M    0.16    0.25    0.07    0.08     5376     7817       37     64
  22    0     0.07   0.39   0.19    0.61      16 M     22 M    0.28    0.51    0.02    0.03     3808     2569      261     68
  23    1     0.06   0.27   0.21    0.66      26 M     31 M    0.18    0.32    0.05    0.06     4032     4724        4     65
  24    0     0.04   0.69   0.06    0.60    2130 K   2559 K    0.17    0.33    0.01    0.01      336       22       96     68
  25    1     0.03   0.14   0.21    0.65      28 M     33 M    0.16    0.35    0.10    0.11     4872     5406       80     64
  26    0     0.04   0.68   0.06    0.60    2399 K   2634 K    0.09    0.23    0.01    0.01      336        3      149     67
  27    1     0.03   0.15   0.21    0.65      30 M     36 M    0.16    0.33    0.10    0.12     4872     5538       37     64
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.05   0.46   0.12    0.61     146 M    185 M    0.21    0.44    0.02    0.02    33096    17977     1751     60
 SKT    1     0.05   0.30   0.18    0.70     270 M    328 M    0.17    0.32    0.04    0.04    35616    45130      741     56
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.36   0.15    0.66     417 M    513 M    0.19    0.37    0.03    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:   41 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 22.53 %

 C1 core residency: 55.99 %; C3 core residency: 3.44 %; C6 core residency: 18.03 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.36 => corresponds to 9.11 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.36 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       19 G     19 G   |   20%    20%   
 SKT    1     8203 M   8214 M   |    8%     8%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   56 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    30.50    12.73     236.82      15.26         156.85
 SKT   1    41.90    24.74     241.65      19.89         211.97
---------------------------------------------------------------------------------------------------------------
       *    72.40    37.46     478.47      35.15         193.25
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time
perl: warning: Setting locale failed.

perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4aa
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  6548.91 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  3909.25 --|
|-- Mem Ch  2: Reads (MB/s):  6865.35 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  1899.30 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  6865.35 --||-- NODE 1 Mem Read (MB/s) :  6548.91 --|
|-- NODE 0 Mem Write(MB/s) :  1899.30 --||-- NODE 1 Mem Write(MB/s) :  3909.25 --|
|-- NODE 0 P. Write (T/s):      87600 --||-- NODE 1 P. Write (T/s):      92879 --|
|-- NODE 0 Memory (MB/s):     8764.65 --||-- NODE 1 Memory (MB/s):    10458.16 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      13414.26                --|
            |--                System Write Throughput(MB/s):       5808.55                --|
            |--               System Memory Throughput(MB/s):      19222.81                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 57f
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8604         120      15 M   102 M     24      36     614 K
 1     176 M        12      18 M   117 M   1195 K     0     445 K
-----------------------------------------------------------------------
 *     176 M       132      33 M   220 M   1195 K    36    1060 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.58        Core1: 45.88        
Core2: 29.54        Core3: 19.52        
Core4: 15.67        Core5: 48.76        
Core6: 26.93        Core7: 23.38        
Core8: 30.25        Core9: 38.21        
Core10: 22.90        Core11: 45.84        
Core12: 38.40        Core13: 47.63        
Core14: 24.89        Core15: 40.54        
Core16: 22.60        Core17: 46.97        
Core18: 33.02        Core19: 29.15        
Core20: 15.63        Core21: 39.66        
Core22: 16.21        Core23: 21.78        
Core24: 31.27        Core25: 24.11        
Core26: 32.76        Core27: 25.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.85
Socket1: 28.02
DDR read Latency(ns)
Socket0: 381.63
Socket1: 236.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.74        Core1: 45.71        
Core2: 28.22        Core3: 19.65        
Core4: 15.77        Core5: 50.80        
Core6: 25.81        Core7: 23.52        
Core8: 28.83        Core9: 36.00        
Core10: 22.21        Core11: 51.82        
Core12: 38.82        Core13: 48.82        
Core14: 24.69        Core15: 40.05        
Core16: 22.37        Core17: 48.00        
Core18: 34.29        Core19: 27.57        
Core20: 15.77        Core21: 39.19        
Core22: 16.48        Core23: 21.82        
Core24: 32.35        Core25: 24.17        
Core26: 32.42        Core27: 25.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.02
Socket1: 27.99
DDR read Latency(ns)
Socket0: 382.24
Socket1: 235.88
irq_total: 235280.618353522
cpu_total: 18.49
cpu_0: 17.49
cpu_1: 1.20
cpu_2: 8.24
cpu_3: 39.23
cpu_4: 23.01
cpu_5: 0.13
cpu_6: 5.05
cpu_7: 24.53
cpu_8: 16.42
cpu_9: 8.64
cpu_10: 28.32
cpu_11: 0.07
cpu_12: 14.89
cpu_13: 18.48
cpu_14: 18.95
cpu_15: 8.31
cpu_16: 26.73
cpu_17: 19.35
cpu_18: 16.95
cpu_19: 7.25
cpu_20: 22.81
cpu_21: 34.91
cpu_22: 30.65
cpu_23: 33.38
cpu_24: 18.09
cpu_25: 36.97
cpu_26: 5.72
cpu_27: 31.91
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 11563530083
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 11563530083
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1282900
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1282900
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 15839562
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 15839562
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1282880
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1282880
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 16810819
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 16810819
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 239993
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 239993
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 11568835966
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 11568835966
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 240170
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 240170


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.32        Core1: 43.40        
Core2: 28.41        Core3: 18.80        
Core4: 15.78        Core5: 42.38        
Core6: 26.28        Core7: 23.53        
Core8: 28.59        Core9: 36.18        
Core10: 22.58        Core11: 61.64        
Core12: 38.10        Core13: 47.05        
Core14: 25.27        Core15: 39.46        
Core16: 22.65        Core17: 45.08        
Core18: 33.05        Core19: 26.45        
Core20: 15.79        Core21: 38.32        
Core22: 16.25        Core23: 21.58        
Core24: 32.45        Core25: 23.29        
Core26: 32.21        Core27: 24.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.98
Socket1: 27.22
DDR read Latency(ns)
Socket0: 369.29
Socket1: 240.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.85        Core1: 40.09        
Core2: 27.96        Core3: 14.62        
Core4: 16.39        Core5: 47.39        
Core6: 29.74        Core7: 37.09        
Core8: 26.86        Core9: 35.24        
Core10: 22.90        Core11: 54.21        
Core12: 32.38        Core13: 40.69        
Core14: 26.18        Core15: 38.41        
Core16: 22.51        Core17: 38.77        
Core18: 33.64        Core19: 25.45        
Core20: 15.28        Core21: 36.49        
Core22: 15.42        Core23: 16.79        
Core24: 30.72        Core25: 19.60        
Core26: 30.37        Core27: 18.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.80
Socket1: 23.63
DDR read Latency(ns)
Socket0: 309.41
Socket1: 296.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.95        Core1: 41.15        
Core2: 29.91        Core3: 15.80        
Core4: 17.24        Core5: 46.73        
Core6: 28.03        Core7: 36.75        
Core8: 29.15        Core9: 36.73        
Core10: 30.07        Core11: 53.40        
Core12: 32.79        Core13: 38.49        
Core14: 27.04        Core15: 40.76        
Core16: 30.55        Core17: 37.02        
Core18: 17.54        Core19: 25.02        
Core20: 16.99        Core21: 37.45        
Core22: 16.96        Core23: 18.12        
Core24: 32.81        Core25: 19.05        
Core26: 31.59        Core27: 20.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.91
Socket1: 24.60
DDR read Latency(ns)
Socket0: 261.63
Socket1: 296.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.30        Core1: 44.34        
Core2: 28.31        Core3: 19.46        
Core4: 15.65        Core5: 40.60        
Core6: 25.67        Core7: 23.77        
Core8: 29.01        Core9: 36.28        
Core10: 22.65        Core11: 42.24        
Core12: 38.26        Core13: 46.92        
Core14: 24.64        Core15: 40.77        
Core16: 22.77        Core17: 45.23        
Core18: 33.12        Core19: 26.65        
Core20: 15.90        Core21: 40.00        
Core22: 16.53        Core23: 21.96        
Core24: 32.25        Core25: 24.39        
Core26: 32.56        Core27: 25.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.01
Socket1: 28.07
DDR read Latency(ns)
Socket0: 372.38
Socket1: 235.74
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1829
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414019522; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414025418; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207027940; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207027940; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207118073; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207118073; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005947402; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4635663; Consumed Joules: 282.94; Watts: 47.11; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 1182697; Consumed DRAM Joules: 18.10; DRAM Watts: 3.01
S1P0; QPIClocks: 14414143362; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14414148050; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207165144; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207165144; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207086891; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207086891; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006025904; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4685535; Consumed Joules: 285.98; Watts: 47.62; Thermal headroom below TjMax: 56
S1; Consumed DRAM energy units: 1474818; Consumed DRAM Joules: 22.56; DRAM Watts: 3.76
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7f9
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.09   0.37   0.24    0.68      11 M     20 M    0.45    0.60    0.01    0.02     7392     2604      153     67
   1    1     0.06   0.63   0.09    0.60    2606 K   3428 K    0.24    0.27    0.00    0.01      336       50       11     64
   2    0     0.06   0.70   0.08    0.60    3572 K   3974 K    0.10    0.35    0.01    0.01      504      109       72     66
   3    1     0.09   0.34   0.26    0.75      27 M     35 M    0.23    0.37    0.03    0.04     4704     4496        0     64
   4    0     0.06   0.43   0.15    0.62      18 M     21 M    0.18    0.38    0.03    0.03     6216     1957       18     67
   5    1     0.00   0.29   0.00    0.60      47 K     76 K    0.38    0.10    0.01    0.02      112        7        0     65
   6    0     0.01   0.67   0.02    0.60     463 K    614 K    0.25    0.33    0.00    0.01      504       17        4     67
   7    1     0.03   0.16   0.21    0.68      24 M     30 M    0.20    0.43    0.07    0.09     5936     4807      101     64
   8    0     0.06   0.73   0.08    0.60    4784 K   6293 K    0.24    0.19    0.01    0.01      336       66      221     67
   9    1     0.06   0.68   0.08    0.60    4555 K   4813 K    0.05    0.28    0.01    0.01      448      132      117     63
  10    0     0.02   0.19   0.09    0.60      17 M     20 M    0.15    0.39    0.10    0.12     2240     1740        4     66
  11    1     0.00   0.31   0.00    0.60      37 K     50 K    0.25    0.11    0.02    0.02        0        1        0     63
  12    0     0.07   0.77   0.09    0.60    5282 K   6724 K    0.21    0.27    0.01    0.01      280      109      143     67
  13    1     0.16   0.34   0.47    1.01      35 M     45 M    0.21    0.35    0.02    0.03     3528     4721      191     63
  14    0     0.08   0.85   0.09    0.60    4507 K   7092 K    0.36    0.26    0.01    0.01      784      119       19     67
  15    1     0.05   0.70   0.08    0.60    3291 K   3497 K    0.06    0.19    0.01    0.01      280       54       61     63
  16    0     0.02   0.18   0.09    0.60      17 M     20 M    0.15    0.40    0.11    0.12     3528     2059        2     67
  17    1     0.09   0.29   0.31    0.77      25 M     35 M    0.28    0.45    0.03    0.04     4200     5196        1     63
  18    0     0.10   0.45   0.22    0.67      16 M     23 M    0.30    0.53    0.02    0.02     2800     2249      272     68
  19    1     0.06   0.63   0.09    0.66    1552 K   2513 K    0.38    0.30    0.00    0.00      224       69        0     64
  20    0     0.01   0.16   0.07    0.60      17 M     19 M    0.12    0.31    0.14    0.16     3696     1886        5     67
  21    1     0.07   0.18   0.39    0.90      53 M     62 M    0.15    0.24    0.08    0.09     4088     6856       16     64
  22    0     0.09   0.42   0.22    0.64      10 M     19 M    0.42    0.63    0.01    0.02     4704     2427       97     67
  23    1     0.04   0.17   0.24    0.68      23 M     30 M    0.23    0.47    0.06    0.07     3696     5093       57     65
  24    0     0.09   0.73   0.12    0.60    4819 K   5637 K    0.15    0.45    0.01    0.01      728       96       82     68
  25    1     0.07   0.38   0.18    0.62      27 M     31 M    0.12    0.24    0.04    0.05     1960     2682      188     64
  26    0     0.09   0.68   0.13    0.60    5804 K   6593 K    0.12    0.36    0.01    0.01      112       25      233     67
  27    1     0.03   0.15   0.18    0.64      29 M     34 M    0.15    0.32    0.11    0.13     5264     4329        1     64
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.49   0.12    0.63     138 M    183 M    0.24    0.46    0.02    0.02    33824    15463     1325     60
 SKT    1     0.06   0.31   0.18    0.75     258 M    320 M    0.19    0.36    0.03    0.04    34776    38493      744     56
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.38   0.15    0.70     396 M    503 M    0.21    0.40    0.02    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:   43 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.93 %

 C1 core residency: 48.49 %; C3 core residency: 3.56 %; C6 core residency: 26.02 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.38 => corresponds to 9.57 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.46 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       20 G     20 G   |   20%    20%   
 SKT    1     7876 M   7864 M   |    8%     8%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   56 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    30.74    10.81     235.47      14.85         147.15
 SKT   1    38.87    23.70     241.60      19.38         196.65
---------------------------------------------------------------------------------------------------------------
       *    69.61    34.51     477.07      34.23         179.79
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 8ed
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7885.59 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  4775.45 --|
|-- Mem Ch  2: Reads (MB/s):  5894.87 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  1658.78 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  5894.87 --||-- NODE 1 Mem Read (MB/s) :  7885.59 --|
|-- NODE 0 Mem Write(MB/s) :  1658.78 --||-- NODE 1 Mem Write(MB/s) :  4775.45 --|
|-- NODE 0 P. Write (T/s):      73732 --||-- NODE 1 P. Write (T/s):     114905 --|
|-- NODE 0 Memory (MB/s):     7553.65 --||-- NODE 1 Memory (MB/s):    12661.04 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      13780.46                --|
            |--                System Write Throughput(MB/s):       6434.23                --|
            |--               System Memory Throughput(MB/s):      20214.69                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 9c5
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8292         132      16 M   105 M    324       0     625 K
 1     170 M         0      14 M   100 M   1015 K     0     412 K
-----------------------------------------------------------------------
 *     170 M       132      31 M   205 M   1015 K     0    1038 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.72        Core1: 27.74        
Core2: 29.55        Core3: 21.27        
Core4: 18.08        Core5: 39.24        
Core6: 27.36        Core7: 41.80        
Core8: 40.70        Core9: 33.38        
Core10: 18.91        Core11: 43.81        
Core12: 24.75        Core13: 23.27        
Core14: 27.32        Core15: 34.32        
Core16: 19.78        Core17: 43.43        
Core18: 31.06        Core19: 37.51        
Core20: 19.29        Core21: 39.15        
Core22: 19.03        Core23: 22.65        
Core24: 35.66        Core25: 42.71        
Core26: 23.92        Core27: 24.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.55
Socket1: 30.58
DDR read Latency(ns)
Socket0: 301.39
Socket1: 234.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.28        Core1: 29.08        
Core2: 29.51        Core3: 24.72        
Core4: 19.33        Core5: 39.37        
Core6: 26.69        Core7: 46.62        
Core8: 37.47        Core9: 36.77        
Core10: 20.03        Core11: 52.80        
Core12: 22.67        Core13: 26.35        
Core14: 28.11        Core15: 34.10        
Core16: 18.46        Core17: 45.89        
Core18: 32.78        Core19: 36.77        
Core20: 20.28        Core21: 29.76        
Core22: 20.01        Core23: 27.02        
Core24: 35.36        Core25: 46.94        
Core26: 24.45        Core27: 28.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.27
Socket1: 32.15
DDR read Latency(ns)
Socket0: 307.62
Socket1: 213.45
irq_total: 233097.718877171
cpu_total: 19.12
cpu_0: 27.59
cpu_1: 14.03
cpu_2: 16.89
cpu_3: 34.97
cpu_4: 29.52
cpu_5: 6.32
cpu_6: 12.77
cpu_7: 26.46
cpu_8: 0.20
cpu_9: 2.73
cpu_10: 23.74
cpu_11: 0.07
cpu_12: 6.45
cpu_13: 31.25
cpu_14: 6.38
cpu_15: 17.35
cpu_16: 25.53
cpu_17: 19.55
cpu_18: 14.30
cpu_19: 6.65
cpu_20: 30.85
cpu_21: 39.30
cpu_22: 29.85
cpu_23: 31.18
cpu_24: 6.58
cpu_25: 25.60
cpu_26: 17.55
cpu_27: 31.72
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1193409
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1193409
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 10757392598
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 10757392598
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12772647
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12772647
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 10762048453
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 10762048453
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 193524
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 193524
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1193396
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1193396
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 193601
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 193601
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 13551564
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 13551564


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.81        Core1: 29.12        
Core2: 30.40        Core3: 24.83        
Core4: 19.55        Core5: 40.03        
Core6: 26.64        Core7: 46.32        
Core8: 34.59        Core9: 32.02        
Core10: 19.92        Core11: 60.42        
Core12: 22.83        Core13: 26.46        
Core14: 27.66        Core15: 34.21        
Core16: 18.57        Core17: 46.82        
Core18: 33.22        Core19: 37.11        
Core20: 20.00        Core21: 30.43        
Core22: 20.17        Core23: 27.25        
Core24: 35.47        Core25: 46.72        
Core26: 24.87        Core27: 29.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.32
Socket1: 32.48
DDR read Latency(ns)
Socket0: 308.27
Socket1: 211.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.31        Core1: 29.51        
Core2: 30.28        Core3: 24.80        
Core4: 19.22        Core5: 38.62        
Core6: 27.57        Core7: 47.26        
Core8: 37.15        Core9: 33.61        
Core10: 19.74        Core11: 46.88        
Core12: 22.71        Core13: 26.85        
Core14: 28.17        Core15: 35.74        
Core16: 18.74        Core17: 48.48        
Core18: 33.59        Core19: 42.69        
Core20: 20.44        Core21: 30.60        
Core22: 20.02        Core23: 26.84        
Core24: 36.67        Core25: 48.08        
Core26: 24.92        Core27: 28.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.39
Socket1: 32.76
DDR read Latency(ns)
Socket0: 309.75
Socket1: 215.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.85        Core1: 30.06        
Core2: 30.14        Core3: 24.64        
Core4: 19.43        Core5: 39.46        
Core6: 26.87        Core7: 45.68        
Core8: 35.38        Core9: 38.20        
Core10: 19.92        Core11: 49.20        
Core12: 24.17        Core13: 26.31        
Core14: 27.58        Core15: 34.95        
Core16: 18.27        Core17: 47.90        
Core18: 32.56        Core19: 37.71        
Core20: 19.78        Core21: 30.66        
Core22: 20.12        Core23: 27.32        
Core24: 36.70        Core25: 46.89        
Core26: 24.93        Core27: 28.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.25
Socket1: 32.49
DDR read Latency(ns)
Socket0: 306.29
Socket1: 212.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.95        Core1: 28.23        
Core2: 30.05        Core3: 24.67        
Core4: 19.19        Core5: 39.15        
Core6: 26.89        Core7: 47.23        
Core8: 32.27        Core9: 35.19        
Core10: 20.11        Core11: 53.29        
Core12: 23.05        Core13: 26.94        
Core14: 27.58        Core15: 34.40        
Core16: 18.54        Core17: 48.23        
Core18: 33.24        Core19: 37.35        
Core20: 20.62        Core21: 30.62        
Core22: 19.96        Core23: 27.25        
Core24: 35.57        Core25: 46.79        
Core26: 24.70        Core27: 29.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.37
Socket1: 32.72
DDR read Latency(ns)
Socket0: 305.06
Socket1: 215.37
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2917
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14416511438; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14416527814; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208271337; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208271337; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208344664; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208344664; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006974003; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4673951; Consumed Joules: 285.28; Watts: 47.49; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 1264638; Consumed DRAM Joules: 19.35; DRAM Watts: 3.22
S1P0; QPIClocks: 14416575818; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14416581294; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208413415; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208413415; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208305216; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208305216; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007065730; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4667061; Consumed Joules: 284.85; Watts: 47.42; Thermal headroom below TjMax: 56
S1; Consumed DRAM energy units: 1488326; Consumed DRAM Joules: 22.77; DRAM Watts: 3.79
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: c37
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.07   0.34   0.22    0.65      20 M     28 M    0.29    0.45    0.03    0.04     5712     3225      148     67
   1    1     0.08   0.70   0.12    0.60    3407 K   5325 K    0.36    0.42    0.00    0.01      336      116        1     64
   2    0     0.10   0.74   0.13    0.60    5443 K   6891 K    0.21    0.43    0.01    0.01       56       61      221     66
   3    1     0.07   0.30   0.25    0.69      21 M     29 M    0.28    0.45    0.03    0.04     4256     4995       40     64
   4    0     0.07   0.35   0.21    0.64      18 M     26 M    0.31    0.49    0.02    0.04     5376     3749       18     67
   5    1     0.00   0.23   0.00    0.60     122 K    241 K    0.49    0.11    0.01    0.02      112       13        5     65
   6    0     0.12   0.83   0.14    0.60    4492 K   7377 K    0.39    0.46    0.00    0.01      672       88       82     67
   7    1     0.07   0.37   0.18    0.61      27 M     32 M    0.14    0.26    0.04    0.05     4144     3672      155     63
   8    0     0.00   0.22   0.00    0.60      70 K    120 K    0.42    0.08    0.02    0.03      224        2        0     67
   9    1     0.05   0.70   0.07    0.60    3220 K   3406 K    0.05    0.28    0.01    0.01      392      198        9     63
  10    0     0.08   0.34   0.22    0.65      22 M     29 M    0.25    0.46    0.03    0.04     5208     3403      167     65
  11    1     0.00   0.29   0.00    0.60      31 K     48 K    0.35    0.10    0.01    0.02        0        2        0     63
  12    0     0.05   0.74   0.06    0.60    1419 K   1869 K    0.24    0.41    0.00    0.00      224       15       39     66
  13    1     0.03   0.17   0.19    0.62      23 M     29 M    0.19    0.44    0.07    0.09     4872     4984        3     63
  14    0     0.04   0.70   0.06    0.60    1437 K   2088 K    0.31    0.34    0.00    0.00      112       71       41     66
  15    1     0.10   0.72   0.14    0.60    6395 K   7690 K    0.17    0.39    0.01    0.01      168      199       27     63
  16    0     0.12   0.45   0.26    0.71      23 M     31 M    0.27    0.44    0.02    0.03     3024     3723      122     67
  17    1     0.01   0.13   0.11    0.60      25 M     28 M    0.11    0.24    0.17    0.20     1064     3398        2     64
  18    0     0.01   0.15   0.10    0.60      22 M     25 M    0.13    0.27    0.15    0.17     2128     2352       10     67
  19    1     0.05   0.69   0.07    0.60    2480 K   2873 K    0.14    0.21    0.01    0.01       56       80        5     65
  20    0     0.08   0.36   0.22    0.64      21 M     29 M    0.26    0.46    0.03    0.04     4984     3604      218     67
  21    1     0.03   0.12   0.26    0.73      49 M     56 M    0.12    0.25    0.16    0.18     5880     7241        6     64
  22    0     0.07   0.33   0.21    0.64      20 M     28 M    0.26    0.47    0.03    0.04     5824     3384      160     67
  23    1     0.03   0.17   0.18    0.61      21 M     26 M    0.20    0.46    0.07    0.09     5040     4971        7     65
  24    0     0.04   0.69   0.06    0.60    2576 K   2932 K    0.12    0.27    0.01    0.01      280        4      108     68
  25    1     0.05   0.34   0.16    0.60      27 M     31 M    0.13    0.26    0.05    0.06     4424     3361       18     64
  26    0     0.11   0.84   0.13    0.60    4631 K   6463 K    0.28    0.49    0.00    0.01      392       98      255     67
  27    1     0.03   0.17   0.18    0.61      24 M     30 M    0.19    0.43    0.08    0.10     3864     4794        3     65
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.47   0.15    0.64     169 M    227 M    0.26    0.44    0.02    0.02    34216    23779     1589     60
 SKT    1     0.04   0.32   0.14    0.63     236 M    283 M    0.17    0.35    0.04    0.05    34608    38024      281     57
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.40   0.14    0.63     405 M    511 M    0.21    0.39    0.03    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:   39 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 22.25 %

 C1 core residency: 52.37 %; C3 core residency: 1.58 %; C6 core residency: 23.81 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.40 => corresponds to 9.98 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.41 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       21 G     21 G   |   22%    22%   
 SKT    1     7994 M   7962 M   |    8%     8%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   59 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    35.58    15.74     238.13      16.42         165.18
 SKT   1    37.13    21.76     237.21      18.81         183.35
---------------------------------------------------------------------------------------------------------------
       *    72.71    37.50     475.34      35.23         175.99
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: d1a
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  6258.65 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  3789.30 --|
|-- Mem Ch  2: Reads (MB/s):  7557.49 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  2990.58 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  7557.49 --||-- NODE 1 Mem Read (MB/s) :  6258.65 --|
|-- NODE 0 Mem Write(MB/s) :  2990.58 --||-- NODE 1 Mem Write(MB/s) :  3789.30 --|
|-- NODE 0 P. Write (T/s):     109525 --||-- NODE 1 P. Write (T/s):      86500 --|
|-- NODE 0 Memory (MB/s):    10548.07 --||-- NODE 1 Memory (MB/s):    10047.95 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      13816.14                --|
            |--                System Write Throughput(MB/s):       6779.88                --|
            |--               System Memory Throughput(MB/s):      20596.02                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: df1
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8100          60      15 M   103 M    396       0     608 K
 1     157 M         0      14 M   101 M    995 K     0     586 K
-----------------------------------------------------------------------
 *     157 M        60      30 M   205 M    995 K     0    1195 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.19        Core1: 38.39        
Core2: 34.89        Core3: 35.98        
Core4: 24.76        Core5: 31.28        
Core6: 28.73        Core7: 38.76        
Core8: 26.72        Core9: 43.08        
Core10: 25.06        Core11: 65.94        
Core12: 35.10        Core13: 38.51        
Core14: 40.01        Core15: 38.69        
Core16: 25.65        Core17: 36.93        
Core18: 26.26        Core19: 31.86        
Core20: 25.38        Core21: 49.43        
Core22: 25.42        Core23: 35.04        
Core24: 40.29        Core25: 35.45        
Core26: 42.61        Core27: 39.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.11
Socket1: 38.75
DDR read Latency(ns)
Socket0: 292.70
Socket1: 218.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.56        Core1: 32.01        
Core2: 31.78        Core3: 25.30        
Core4: 26.38        Core5: 27.70        
Core6: 27.93        Core7: 43.99        
Core8: 27.76        Core9: 44.05        
Core10: 26.68        Core11: 43.65        
Core12: 33.06        Core13: 27.05        
Core14: 38.68        Core15: 38.40        
Core16: 26.22        Core17: 27.44        
Core18: 27.01        Core19: 28.74        
Core20: 25.82        Core21: 43.02        
Core22: 25.67        Core23: 26.16        
Core24: 45.07        Core25: 27.31        
Core26: 37.32        Core27: 27.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.77
Socket1: 29.77
DDR read Latency(ns)
Socket0: 234.00
Socket1: 258.10
irq_total: 258239.390903471
cpu_total: 19.25
cpu_0: 29.06
cpu_1: 7.78
cpu_2: 14.63
cpu_3: 31.52
cpu_4: 30.78
cpu_5: 7.05
cpu_6: 6.12
cpu_7: 15.43
cpu_8: 6.91
cpu_9: 6.78
cpu_10: 26.66
cpu_11: 0.07
cpu_12: 11.44
cpu_13: 27.46
cpu_14: 3.99
cpu_15: 19.22
cpu_16: 34.51
cpu_17: 28.66
cpu_18: 32.51
cpu_19: 13.23
cpu_20: 26.06
cpu_21: 33.91
cpu_22: 31.05
cpu_23: 27.46
cpu_24: 3.19
cpu_25: 21.81
cpu_26: 6.72
cpu_27: 34.97
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 10702592619
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 10702592619
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 183875
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 183875
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1187330
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1187330
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1187337
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1187337
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 10707410956
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 10707410956
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 183685
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 183685
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12870139
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12870139
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12123216
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12123216


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.20        Core1: 31.70        
Core2: 30.31        Core3: 24.67        
Core4: 25.33        Core5: 27.09        
Core6: 27.80        Core7: 45.49        
Core8: 28.02        Core9: 39.55        
Core10: 26.41        Core11: 49.42        
Core12: 32.63        Core13: 27.11        
Core14: 37.08        Core15: 38.68        
Core16: 26.03        Core17: 26.95        
Core18: 26.45        Core19: 29.09        
Core20: 26.28        Core21: 43.90        
Core22: 25.36        Core23: 25.89        
Core24: 43.64        Core25: 26.47        
Core26: 37.32        Core27: 28.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.56
Socket1: 29.71
DDR read Latency(ns)
Socket0: 236.36
Socket1: 262.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.81        Core1: 34.97        
Core2: 33.16        Core3: 29.87        
Core4: 22.41        Core5: 30.75        
Core6: 26.75        Core7: 51.10        
Core8: 26.04        Core9: 40.31        
Core10: 22.01        Core11: 46.76        
Core12: 35.03        Core13: 32.42        
Core14: 37.48        Core15: 37.72        
Core16: 23.54        Core17: 33.20        
Core18: 23.34        Core19: 30.41        
Core20: 21.90        Core21: 47.05        
Core22: 22.84        Core23: 31.16        
Core24: 44.02        Core25: 32.20        
Core26: 38.45        Core27: 31.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.56
Socket1: 35.20
DDR read Latency(ns)
Socket0: 289.39
Socket1: 207.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.23        Core1: 34.06        
Core2: 33.66        Core3: 30.30        
Core4: 21.92        Core5: 31.41        
Core6: 26.51        Core7: 51.46        
Core8: 25.55        Core9: 41.00        
Core10: 21.27        Core11: 53.36        
Core12: 34.00        Core13: 31.10        
Core14: 37.04        Core15: 37.25        
Core16: 23.15        Core17: 32.22        
Core18: 22.74        Core19: 30.10        
Core20: 21.91        Core21: 47.49        
Core22: 22.24        Core23: 30.08        
Core24: 47.44        Core25: 31.29        
Core26: 38.73        Core27: 33.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.16
Socket1: 35.10
DDR read Latency(ns)
Socket0: 289.66
Socket1: 209.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.73        Core1: 32.40        
Core2: 31.77        Core3: 27.32        
Core4: 23.73        Core5: 30.15        
Core6: 26.42        Core7: 48.78        
Core8: 26.54        Core9: 42.17        
Core10: 24.15        Core11: 59.09        
Core12: 33.05        Core13: 30.74        
Core14: 36.47        Core15: 38.08        
Core16: 24.69        Core17: 31.25        
Core18: 25.14        Core19: 30.33        
Core20: 23.76        Core21: 46.91        
Core22: 23.89        Core23: 29.28        
Core24: 44.99        Core25: 29.65        
Core26: 37.68        Core27: 29.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.65
Socket1: 33.23
DDR read Latency(ns)
Socket0: 268.76
Socket1: 226.04
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4007
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413180582; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413185962; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206605940; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206605940; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206679566; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206679566; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005574844; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4693119; Consumed Joules: 286.45; Watts: 47.70; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 1324808; Consumed DRAM Joules: 20.27; DRAM Watts: 3.38
S1P0; QPIClocks: 14413249398; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413255522; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206719395; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206719395; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206635624; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206635624; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005619787; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4667147; Consumed Joules: 284.86; Watts: 47.44; Thermal headroom below TjMax: 56
S1; Consumed DRAM energy units: 1424913; Consumed DRAM Joules: 21.80; DRAM Watts: 3.63
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1082
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.07   0.29   0.24    0.68      24 M     32 M    0.23    0.40    0.04    0.05     4256     3708      209     67
   1    1     0.05   0.64   0.07    0.60    2600 K   3489 K    0.25    0.28    0.01    0.01      280       53       35     64
   2    0     0.09   0.72   0.13    0.60    4617 K   6199 K    0.26    0.43    0.00    0.01       56        2      259     66
   3    1     0.07   0.31   0.22    0.65      22 M     29 M    0.25    0.42    0.03    0.04     5880     4076        2     64
   4    0     0.07   0.30   0.22    0.64      22 M     29 M    0.25    0.43    0.03    0.04     5712     3744       15     67
   5    1     0.06   0.82   0.08    0.60    1753 K   3156 K    0.44    0.42    0.00    0.00      616       57        0     64
   6    0     0.04   0.72   0.06    0.60    1442 K   1945 K    0.26    0.35    0.00    0.00      280       76       12     66
   7    1     0.01   0.12   0.07    0.60      16 M     18 M    0.10    0.22    0.20    0.22     2296     2089        2     64
   8    0     0.04   0.71   0.06    0.60    1605 K   3896 K    0.59    0.27    0.00    0.01      168       87       68     66
   9    1     0.04   0.66   0.06    0.60    3223 K   3405 K    0.05    0.21    0.01    0.01       56      114       81     64
  10    0     0.03   0.16   0.17    0.60      23 M     28 M    0.18    0.42    0.08    0.10     4984     3687       11     66
  11    1     0.00   0.26   0.00    0.60      28 K     39 K    0.28    0.10    0.02    0.03      112        0        0     63
  12    0     0.06   0.70   0.09    0.60    3253 K   3909 K    0.17    0.39    0.01    0.01      112       24       57     66
  13    1     0.07   0.28   0.25    0.69      26 M     33 M    0.21    0.38    0.04    0.05     4592     4241       89     63
  14    0     0.04   0.64   0.07    0.60    3326 K   3639 K    0.09    0.21    0.01    0.01      392      139       10     66
  15    1     0.11   0.72   0.16    0.60    9774 K     10 M    0.09    0.34    0.01    0.01      504       78      236     63
  16    0     0.13   0.37   0.34    0.82      29 M     37 M    0.24    0.39    0.02    0.03     4144     3798      257     66
  17    1     0.03   0.17   0.18    0.61      24 M     29 M    0.18    0.40    0.08    0.10     3808     3906        2     64
  18    0     0.07   0.31   0.24    0.67      26 M     33 M    0.22    0.39    0.04    0.05     3640     4033       98     66
  19    1     0.08   0.75   0.11    0.60    3168 K   4451 K    0.29    0.44    0.00    0.01      168       61       63     65
  20    0     0.07   0.30   0.23    0.67      24 M     31 M    0.23    0.41    0.04    0.05     4928     4092       41     66
  21    1     0.08   0.37   0.21    0.64      36 M     41 M    0.12    0.25    0.05    0.05     2184     4159       35     65
  22    0     0.09   0.34   0.25    0.70      24 M     32 M    0.24    0.41    0.03    0.04     4872     3460      201     67
  23    1     0.03   0.17   0.16    0.60      22 M     28 M    0.19    0.42    0.08    0.10     3584     3972        4     65
  24    0     0.00   0.23   0.00    0.60      43 K     60 K    0.28    0.06    0.02    0.03        0        3        1     68
  25    1     0.05   0.25   0.22    0.65      24 M     31 M    0.22    0.40    0.05    0.06     5152     4077        3     64
  26    0     0.04   0.66   0.06    0.60    2499 K   3011 K    0.17    0.23    0.01    0.01      224        1      136     67
  27    1     0.09   0.34   0.25    0.69      25 M     34 M    0.25    0.39    0.03    0.04     5264     4141        3     65
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.39   0.15    0.67     190 M    248 M    0.23    0.40    0.02    0.03    33768    26854     1375     60
 SKT    1     0.05   0.38   0.14    0.64     219 M    272 M    0.19    0.37    0.03    0.04    34496    31024      555     56
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.38   0.15    0.65     410 M    520 M    0.21    0.38    0.03    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:   41 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 22.92 %

 C1 core residency: 59.15 %; C3 core residency: 1.16 %; C6 core residency: 16.77 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.38 => corresponds to 9.61 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.44 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       21 G     21 G   |   22%    22%   
 SKT    1     8140 M   8085 M   |    8%     8%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   59 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    37.82    18.24     240.31      17.00         183.11
 SKT   1    33.71    20.43     237.59      18.14         173.12
---------------------------------------------------------------------------------------------------------------
       *    71.53    38.67     477.90      35.14         177.66
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 117d
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7243.18 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  4414.15 --|
|-- Mem Ch  2: Reads (MB/s):  6849.12 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  2404.74 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  6849.12 --||-- NODE 1 Mem Read (MB/s) :  7243.18 --|
|-- NODE 0 Mem Write(MB/s) :  2404.74 --||-- NODE 1 Mem Write(MB/s) :  4414.15 --|
|-- NODE 0 P. Write (T/s):      91572 --||-- NODE 1 P. Write (T/s):     101940 --|
|-- NODE 0 Memory (MB/s):     9253.86 --||-- NODE 1 Memory (MB/s):    11657.33 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      14092.30                --|
            |--                System Write Throughput(MB/s):       6818.89                --|
            |--               System Memory Throughput(MB/s):      20911.19                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1252
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8628          84      18 M   110 M    504     372     665 K
 1     170 M        12      17 M   114 M   1181 K    48     482 K
-----------------------------------------------------------------------
 *     170 M        96      36 M   224 M   1181 K   420    1148 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.86        Core1: 27.61        
Core2: 38.76        Core3: 26.54        
Core4: 18.69        Core5: 44.55        
Core6: 23.58        Core7: 26.91        
Core8: 31.22        Core9: 38.34        
Core10: 19.26        Core11: 44.63        
Core12: 24.18        Core13: 25.68        
Core14: 27.59        Core15: 39.72        
Core16: 18.50        Core17: 23.53        
Core18: 34.02        Core19: 41.84        
Core20: 18.38        Core21: 45.68        
Core22: 34.27        Core23: 25.57        
Core24: 36.42        Core25: 45.35        
Core26: 35.74        Core27: 30.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.01
Socket1: 29.97
DDR read Latency(ns)
Socket0: 309.74
Socket1: 225.78


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.97        Core1: 29.41        
Core2: 34.83        Core3: 20.95        
Core4: 18.90        Core5: 41.83        
Core6: 26.08        Core7: 41.79        
Core8: 30.52        Core9: 36.34        
Core10: 19.93        Core11: 46.12        
Core12: 24.04        Core13: 22.04        
Core14: 27.56        Core15: 37.77        
Core16: 19.99        Core17: 22.22        
Core18: 23.41        Core19: 38.26        
Core20: 19.61        Core21: 44.89        
Core22: 36.28        Core23: 22.16        
Core24: 36.63        Core25: 26.98        
Core26: 30.06        Core27: 23.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.82
Socket1: 26.04
DDR read Latency(ns)
Socket0: 272.73
Socket1: 279.98
irq_total: 254520.006817603
cpu_total: 19.16
cpu_0: 30.72
cpu_1: 7.98
cpu_2: 13.36
cpu_3: 34.64
cpu_4: 35.57
cpu_5: 0.13
cpu_6: 6.58
cpu_7: 22.81
cpu_8: 3.99
cpu_9: 6.52
cpu_10: 28.79
cpu_11: 0.86
cpu_12: 11.97
cpu_13: 34.11
cpu_14: 3.39
cpu_15: 16.62
cpu_16: 30.72
cpu_17: 35.24
cpu_18: 22.14
cpu_19: 7.11
cpu_20: 21.74
cpu_21: 28.32
cpu_22: 25.13
cpu_23: 33.58
cpu_24: 6.45
cpu_25: 22.01
cpu_26: 14.83
cpu_27: 31.25
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 228043
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 228043
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1231290
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1231290
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 11098628857
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 11098628857
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1231265
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1231265
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 11103777355
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 11103777355
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 15042802
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 15042802
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 227921
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 227921
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 15962303
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 15962303


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.67        Core1: 29.83        
Core2: 35.41        Core3: 23.04        
Core4: 20.17        Core5: 31.63        
Core6: 26.51        Core7: 42.48        
Core8: 31.21        Core9: 32.96        
Core10: 21.46        Core11: 44.24        
Core12: 25.37        Core13: 24.66        
Core14: 25.67        Core15: 36.37        
Core16: 21.43        Core17: 24.28        
Core18: 21.62        Core19: 40.30        
Core20: 21.23        Core21: 43.14        
Core22: 32.55        Core23: 24.23        
Core24: 33.72        Core25: 24.98        
Core26: 29.38        Core27: 25.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.08
Socket1: 27.50
DDR read Latency(ns)
Socket0: 259.67
Socket1: 252.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.17        Core1: 28.98        
Core2: 34.49        Core3: 22.31        
Core4: 19.49        Core5: 38.22        
Core6: 28.59        Core7: 40.92        
Core8: 30.00        Core9: 41.10        
Core10: 20.94        Core11: 51.49        
Core12: 24.31        Core13: 23.89        
Core14: 26.22        Core15: 37.09        
Core16: 21.14        Core17: 23.25        
Core18: 21.32        Core19: 36.44        
Core20: 20.94        Core21: 42.47        
Core22: 37.65        Core23: 23.66        
Core24: 33.51        Core25: 24.07        
Core26: 28.70        Core27: 24.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.40
Socket1: 26.36
DDR read Latency(ns)
Socket0: 268.70
Socket1: 268.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.64        Core1: 28.51        
Core2: 35.17        Core3: 22.72        
Core4: 19.57        Core5: 48.89        
Core6: 27.28        Core7: 42.38        
Core8: 31.11        Core9: 38.90        
Core10: 20.48        Core11: 43.61        
Core12: 24.93        Core13: 24.79        
Core14: 28.10        Core15: 37.41        
Core16: 20.40        Core17: 24.18        
Core18: 21.32        Core19: 40.59        
Core20: 20.27        Core21: 45.69        
Core22: 34.69        Core23: 23.98        
Core24: 36.28        Core25: 25.43        
Core26: 31.02        Core27: 25.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.99
Socket1: 27.84
DDR read Latency(ns)
Socket0: 275.91
Socket1: 243.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.84        Core1: 28.98        
Core2: 35.47        Core3: 23.79        
Core4: 19.26        Core5: 41.36        
Core6: 26.53        Core7: 46.68        
Core8: 31.78        Core9: 38.71        
Core10: 19.97        Core11: 44.60        
Core12: 24.09        Core13: 25.81        
Core14: 26.41        Core15: 38.23        
Core16: 19.75        Core17: 24.96        
Core18: 20.45        Core19: 41.44        
Core20: 19.23        Core21: 45.11        
Core22: 33.44        Core23: 25.57        
Core24: 35.28        Core25: 25.97        
Core26: 30.32        Core27: 26.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.09
Socket1: 29.07
DDR read Latency(ns)
Socket0: 280.41
Socket1: 227.69
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5113
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412179918; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412186594; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206095806; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206095806; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206183921; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206183921; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005163974; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4692236; Consumed Joules: 286.39; Watts: 47.69; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 1291098; Consumed DRAM Joules: 19.75; DRAM Watts: 3.29
S1P0; QPIClocks: 14412239390; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412243742; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206221825; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206221825; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206126724; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206126724; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005264789; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4672200; Consumed Joules: 285.17; Watts: 47.49; Thermal headroom below TjMax: 57
S1; Consumed DRAM energy units: 1470993; Consumed DRAM Joules: 22.51; DRAM Watts: 3.75
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
Package thermal spec power: STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 14df
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.06   0.36   0.16    0.61      25 M     29 M    0.15    0.27    0.04    0.05     4088     2961      157     67
   1    1     0.05   0.66   0.08    0.60    1624 K   2619 K    0.38    0.32    0.00    0.01      336       43       37     64
   2    0     0.10   0.74   0.13    0.60    7675 K   8266 K    0.07    0.38    0.01    0.01      168        3      339     66
   3    1     0.07   0.31   0.24    0.68      24 M     32 M    0.24    0.41    0.03    0.04     4256     4959       29     64
   4    0     0.08   0.37   0.23    0.66      22 M     30 M    0.25    0.45    0.03    0.04     4144     3894      152     67
   5    1     0.00   0.27   0.00    0.60      43 K     60 K    0.27    0.06    0.02    0.03      112        8        1     65
   6    0     0.05   0.70   0.06    0.60    1388 K   2200 K    0.37    0.36    0.00    0.00      224       57       41     66
   7    1     0.07   0.35   0.19    0.66      23 M     29 M    0.20    0.31    0.04    0.04     4704     3679       27     63
   8    0     0.03   0.62   0.05    0.60    1418 K   2774 K    0.49    0.30    0.00    0.01      168       43       67     66
   9    1     0.04   0.66   0.06    0.60    3457 K   3637 K    0.05    0.20    0.01    0.01       56      161       37     63
  10    0     0.07   0.34   0.20    0.62      21 M     28 M    0.24    0.47    0.03    0.04     4872     3646       79     65
  11    1     0.00   0.25   0.00    0.60      32 K     43 K    0.27    0.08    0.02    0.03        0        1        0     63
  12    0     0.10   0.80   0.12    0.60    4333 K   6000 K    0.28    0.44    0.00    0.01      224       63       29     66
  13    1     0.07   0.28   0.26    0.71      27 M     34 M    0.21    0.40    0.04    0.05     4984     4917       18     63
  14    0     0.04   0.74   0.06    0.60    1509 K   1890 K    0.20    0.36    0.00    0.00      280      115       10     66
  15    1     0.14   0.85   0.16    0.60    8943 K     10 M    0.18    0.37    0.01    0.01      560       70      190     63
  16    0     0.08   0.36   0.22    0.65      22 M     30 M    0.25    0.45    0.03    0.04     5040     3960       57     66
  17    1     0.06   0.37   0.16    0.60      27 M     31 M    0.12    0.26    0.05    0.05     2968     3004     3943     64
  18    0     0.09   0.38   0.23    0.66      23 M     31 M    0.24    0.43    0.03    0.04     4872     3961      249     67
  19    1     0.00   0.25   0.00    0.60      80 K    111 K    0.28    0.19    0.03    0.04      112       11        1     65
  20    0     0.03   0.20   0.15    0.60      19 M     24 M    0.20    0.47    0.06    0.08     5488     4085        9     67
  21    1     0.09   0.30   0.30    0.78      43 M     50 M    0.14    0.25    0.05    0.06     3696     5658       98     64
  22    0     0.13   0.47   0.27    0.73      24 M     32 M    0.26    0.43    0.02    0.03     3528     3756      223     67
  23    1     0.07   0.29   0.23    0.67      24 M     31 M    0.22    0.42    0.04    0.05     3584     4865       26     65
  24    0     0.04   0.70   0.06    0.60    2483 K   2677 K    0.07    0.26    0.01    0.01      280        6      110     67
  25    1     0.04   0.19   0.19    0.64      24 M     30 M    0.18    0.42    0.07    0.08     4424     4897       18     64
  26    0     0.09   0.72   0.12    0.60    4867 K   5328 K    0.09    0.45    0.01    0.01      392     3581      188     67
  27    1     0.07   0.28   0.26    0.71      28 M     36 M    0.21    0.39    0.04    0.05     5096     4911        7     64
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.47   0.15    0.64     183 M    236 M    0.22    0.42    0.02    0.02    33768    30131     1710     60
 SKT    1     0.06   0.36   0.15    0.67     239 M    294 M    0.19    0.36    0.03    0.04    34888    37184     4432     56
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.42   0.15    0.65     422 M    530 M    0.20    0.39    0.02    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   42 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 22.98 %

 C1 core residency: 58.05 %; C3 core residency: 2.99 %; C6 core residency: 15.99 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.42 => corresponds to 10.38 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.56 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       22 G     22 G   |   23%    23%   
 SKT    1     8535 M   8484 M   |    8%     8%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   61 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    36.42    16.13     239.37      16.57         162.61
 SKT   1    36.27    21.86     237.71      18.81         181.31
---------------------------------------------------------------------------------------------------------------
       *    72.69    37.99     477.08      35.37         173.34
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
