<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<part_info part_name="xcau25p-ffvb676-1-i">
<pins> 

  <pin index="1" name ="reset"        iostandard="LVCMOS33" loc="AF13"/>
  <pin index="2" name ="usb_uart_rxd" iostandard="LVCMOS33" loc="G12"/>
  <pin index="3" name ="usb_uart_txd" iostandard="LVCMOS33" loc="F12"/>
  <pin index="4" name ="eth_mdio_i"  iostandard="LVCMOS18" loc="P26"/>
  <pin index="5" name ="eth_mdc"     iostandard="LVCMOS18" loc="P25"/>
  <pin index="6" name ="eth_rst"     iostandard="LVCMOS18" loc="U26"/>
  <pin index="7" name ="eth_txd_0"   iostandard="LVCMOS18" loc="P24"/>
  <pin index="8" name = "eth_txd_1"  iostandard="LVCMOS18" loc="N24"/>
  <pin index="9" name ="eth_txd_2"   iostandard="LVCMOS18" loc="U24"/>
  <pin index="10" name ="eth_txd_3"  iostandard="LVCMOS18" loc="T24"/>
  <pin index="11" name ="eth_tx_ctl" iostandard="LVCMOS18" loc="U25"/>
  <pin index="12" name ="eth_tx_clk" iostandard="LVCMOS18" loc="T25"/>
  <pin index="13" name ="eth_rxd_0"  iostandard="LVCMOS18" loc="AA24"/>
  <pin index="14" name ="eth_rxd_1"  iostandard="LVCMOS18" loc="AA25"/>  
  <pin index="15" name ="eth_rxd_2"  iostandard="LVCMOS18" loc="W25"/>
  <pin index="16" name ="eth_rxd_3"  iostandard="LVCMOS18" loc="W26"/>
  <pin index="17" name ="eth_rx_ctl" iostandard="LVCMOS18" loc="W23"/>
  <pin index="18" name ="eth_rx_clk" iostandard="LVCMOS18" loc="V23"/>
  <pin index="19" name="ddr4_rtl_0_act_n" iostandard="SSTL12_DCI" loc="Y18"/>
  <pin index="20" name="ddr4_rtl_0_adr[0]"  iostandard="SSTL12_DCI" loc="AD18"/>
  <pin index="21" name="ddr4_rtl_0_adr[1]"  iostandard="SSTL12_DCI" loc="AE17"/>
  <pin index="22" name="ddr4_rtl_0_adr[2]"  iostandard="SSTL12_DCI" loc="AB17"/>
  <pin index="23" name="ddr4_rtl_0_adr[3]"  iostandard="SSTL12_DCI" loc="AE18"/>
  <pin index="24" name="ddr4_rtl_0_adr[4]"  iostandard="SSTL12_DCI" loc="AD19"/>
  <pin index="25" name="ddr4_rtl_0_adr[5]"  iostandard="SSTL12_DCI" loc="AF17"/>
  <pin index="26" name="ddr4_rtl_0_adr[6]"  iostandard="SSTL12_DCI" loc="Y17"/>
  <pin index="27" name="ddr4_rtl_0_adr[7]"  iostandard="SSTL12_DCI" loc="AE16"/>
  <pin index="28" name="ddr4_rtl_0_adr[8]"  iostandard="SSTL12_DCI" loc="AA17"/>
  <pin index="29" name="ddr4_rtl_0_adr[9]"  iostandard="SSTL12_DCI" loc="AC17"/>
  <pin index="30" name="ddr4_rtl_0_adr[10]" iostandard="SSTL12_DCI" loc="AC19"/>
  <pin index="31" name="ddr4_rtl_0_adr[11]" iostandard="SSTL12_DCI" loc="AC16"/>
  <pin index="32" name="ddr4_rtl_0_adr[12]" iostandard="SSTL12_DCI" loc="AF20"/>
  <pin index="33" name="ddr4_rtl_0_adr[13]" iostandard="SSTL12_DCI" loc="AD16"/>
  <pin index="34" name="ddr4_rtl_0_adr[14]" iostandard="SSTL12_DCI" loc="AA19"/>
  <pin index="35" name="ddr4_rtl_0_adr[15]" iostandard="SSTL12_DCI" loc="AF19"/>
  <pin index="36" name="ddr4_rtl_0_adr[16]" iostandard="SSTL12_DCI" loc="AA18"/>
  <pin index="37" name="ddr4_rtl_0_ba[0]"  iostandard="SSTL12_DCI" loc="AC18"/>
  <pin index="38" name="ddr4_rtl_0_ba[1]"  iostandard="SSTL12_DCI" loc="AF18"/>
  <pin index="39" name="ddr4_rtl_0_bg[0]"  iostandard="SSTL12_DCI" loc="AB19"/>
  <pin index="40" name="ddr4_rtl_0_ck_t[0]" iostandard="DIFF_SSTL12_DCI"  loc="Y20"/>
  <pin index="41" name="ddr4_rtl_0_ck_c[0]" iostandard="DIFF_SSTL12_DCI" loc="Y21"/>
  <pin index="42" name="ddr4_rtl_0_cke[0]"  iostandard="SSTL12_DCI"  loc="AA20"/>
  <pin index="43" name="ddr4_rtl_0_cs_n[0]" iostandard="SSTL12_DCI"  loc="AF22"/>
  <pin index="44" name="ddr4_rtl_0_dm_n[0]" iostandard="POD12_DCI"  loc="AE25"/>
  <pin index="45" name="ddr4_rtl_0_dm_n[1]" iostandard="POD12_DCI"  loc="AE22"/>
  <pin index="46" name="ddr4_rtl_0_dq[0]"   iostandard="POD12_DCI"  loc="AF24"/>
  <pin index="47" name="ddr4_rtl_0_dq[1]"   iostandard="POD12_DCI"  loc="AB25"/>
  <pin index="48" name="ddr4_rtl_0_dq[2]"   iostandard="POD12_DCI"  loc="AB26"/>
  <pin index="49" name="ddr4_rtl_0_dq[3]"   iostandard="POD12_DCI"  loc="AC24"/>
  <pin index="50" name="ddr4_rtl_0_dq[4]"   iostandard="POD12_DCI"  loc="AF25"/>
  <pin index="51" name="ddr4_rtl_0_dq[5]"   iostandard="POD12_DCI"  loc="AB24"/>
  <pin index="52" name="ddr4_rtl_0_dq[6]"   iostandard="POD12_DCI"  loc="AD24"/>
  <pin index="53" name="ddr4_rtl_0_dq[7]"   iostandard="POD12_DCI"  loc="AD25"/>
  <pin index="54" name="ddr4_rtl_0_dq[8]"   iostandard="POD12_DCI"  loc="AB21"/>
  <pin index="55" name="ddr4_rtl_0_dq[9]"   iostandard="POD12_DCI"  loc="AE21"/>
  <pin index="56" name="ddr4_rtl_0_dq[10]"  iostandard="POD12_DCI"  loc="AE23"/>
  <pin index="57" name="ddr4_rtl_0_dq[11]"  iostandard="POD12_DCI"  loc="AD23"/>
  <pin index="58" name="ddr4_rtl_0_dq[12]"  iostandard="POD12_DCI"  loc="AC23"/>
  <pin index="59" name="ddr4_rtl_0_dq[13]"  iostandard="POD12_DCI"  loc="AD21"/>
  <pin index="60" name="ddr4_rtl_0_dq[14]"  iostandard="POD12_DCI"  loc="AC22"/>
  <pin index="61" name="ddr4_rtl_0_dq[15]"  iostandard="POD12_DCI"  loc="AC21"/>
  <pin index="62" name="ddr4_rtl_0_dqs_c[0]" iostandard="DIFF_POD12_DCI"  loc="AD26"/>
  <pin index="63" name="ddr4_rtl_0_dqs_t[0]" iostandard="DIFF_POD12_DCI"  loc="AC26"/>
  <pin index="64" name="ddr4_rtl_0_dqs_c[1]" iostandard="DIFF_POD12_DCI"  loc="AB22"/>
  <pin index="65" name="ddr4_rtl_0_dqs_t[1]" iostandard="DIFF_POD12_DCI"  loc="AA22"/>
  <pin index="66" name="ddr4_rtl_0_odt[0]"   iostandard="SSTL12_DCI"  loc="AB20"/>
  <pin index="67" name="ddr4_rtl_0_reset_n"  iostandard="LVCMOS12"  loc="AE26"/>
  <pin index="68" name="fixed_fabric_100mhz_clk_p" iostandard="LVDS" diff_term="FALSE" loc="V24"/>
  <pin index="69" name="fixed_fabric_100mhz_clk_n" iostandard="LVDS" diff_term="FALSE" loc="W24"/>
  <pin index="70" name="fixed_ddr4_100mhz_clk_p" iostandard="LVDS" diff_term="FALSE" loc="AD20" />
  <pin index="71" name="fixed_ddr4_100mhz_clk_n" iostandard="LVDS" diff_term="FALSE" loc="AE20" />
  <pin index="72" name="fixed_gt_125mhz_clk_p" loc="V7" />
  <pin index="73" name="fixed_gt_125mhz_clk_n" loc="V6" />


</pins>
</part_info>
