{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 05 10:57:31 2023 " "Info: Processing started: Tue Sep 05 10:57:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off test -c test --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test -c test --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "iclk " "Info: Assuming node \"iclk\" is an undefined clock" {  } { { "test.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Demo/Test/test.v" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "iclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk1\|divide_by_50:d6\|Q " "Info: Detected ripple clock \"clk_1hz:clk1\|divide_by_50:d6\|Q\" as buffer" {  } { { "clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Demo/Test/clk50M_1hz.v" 50 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk1\|divide_by_50:d6\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk1\|divide_by_10:d5\|Q " "Info: Detected ripple clock \"clk_1hz:clk1\|divide_by_10:d5\|Q\" as buffer" {  } { { "clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Demo/Test/clk50M_1hz.v" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk1\|divide_by_10:d5\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk1\|divide_by_10:d4\|Q " "Info: Detected ripple clock \"clk_1hz:clk1\|divide_by_10:d4\|Q\" as buffer" {  } { { "clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Demo/Test/clk50M_1hz.v" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk1\|divide_by_10:d4\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk1\|divide_by_10:d3\|Q " "Info: Detected ripple clock \"clk_1hz:clk1\|divide_by_10:d3\|Q\" as buffer" {  } { { "clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Demo/Test/clk50M_1hz.v" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk1\|divide_by_10:d3\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk1\|divide_by_10:d2\|Q " "Info: Detected ripple clock \"clk_1hz:clk1\|divide_by_10:d2\|Q\" as buffer" {  } { { "clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Demo/Test/clk50M_1hz.v" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk1\|divide_by_10:d2\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk1\|divide_by_10:d1\|Q " "Info: Detected ripple clock \"clk_1hz:clk1\|divide_by_10:d1\|Q\" as buffer" {  } { { "clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Demo/Test/clk50M_1hz.v" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk1\|divide_by_10:d1\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk1\|divide_by_10:d0\|Q " "Info: Detected ripple clock \"clk_1hz:clk1\|divide_by_10:d0\|Q\" as buffer" {  } { { "clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Demo/Test/clk50M_1hz.v" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk1\|divide_by_10:d0\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "iclk register clk_1hz:clk1\|divide_by_10:d5\|count\[2\] register clk_1hz:clk1\|divide_by_10:d5\|Q 417.54 MHz 2.395 ns Internal " "Info: Clock \"iclk\" has Internal fmax of 417.54 MHz between source register \"clk_1hz:clk1\|divide_by_10:d5\|count\[2\]\" and destination register \"clk_1hz:clk1\|divide_by_10:d5\|Q\" (period= 2.395 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.544 ns + Longest register register " "Info: + Longest register to register delay is 0.544 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_1hz:clk1\|divide_by_10:d5\|count\[2\] 1 REG LCFF_X1_Y25_N19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y25_N19; Fanout = 4; REG Node = 'clk_1hz:clk1\|divide_by_10:d5\|count\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk1|divide_by_10:d5|count[2] } "NODE_NAME" } } { "clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Demo/Test/clk50M_1hz.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.150 ns) 0.460 ns clk_1hz:clk1\|divide_by_10:d5\|Q~0 2 COMB LCCOMB_X1_Y25_N16 1 " "Info: 2: + IC(0.310 ns) + CELL(0.150 ns) = 0.460 ns; Loc. = LCCOMB_X1_Y25_N16; Fanout = 1; COMB Node = 'clk_1hz:clk1\|divide_by_10:d5\|Q~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.460 ns" { clk_1hz:clk1|divide_by_10:d5|count[2] clk_1hz:clk1|divide_by_10:d5|Q~0 } "NODE_NAME" } } { "clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Demo/Test/clk50M_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.544 ns clk_1hz:clk1\|divide_by_10:d5\|Q 3 REG LCFF_X1_Y25_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.544 ns; Loc. = LCFF_X1_Y25_N17; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d5\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { clk_1hz:clk1|divide_by_10:d5|Q~0 clk_1hz:clk1|divide_by_10:d5|Q } "NODE_NAME" } } { "clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Demo/Test/clk50M_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 43.01 % ) " "Info: Total cell delay = 0.234 ns ( 43.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.310 ns ( 56.99 % ) " "Info: Total interconnect delay = 0.310 ns ( 56.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { clk_1hz:clk1|divide_by_10:d5|count[2] clk_1hz:clk1|divide_by_10:d5|Q~0 clk_1hz:clk1|divide_by_10:d5|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.544 ns" { clk_1hz:clk1|divide_by_10:d5|count[2] {} clk_1hz:clk1|divide_by_10:d5|Q~0 {} clk_1hz:clk1|divide_by_10:d5|Q {} } { 0.000ns 0.310ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.637 ns - Smallest " "Info: - Smallest clock skew is -1.637 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iclk destination 3.296 ns + Shortest register " "Info: + Shortest clock path from clock \"iclk\" to destination register is 3.296 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns iclk 1 CLK PIN_T2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 2; CLK Node = 'iclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iclk } "NODE_NAME" } } { "test.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Demo/Test/test.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.547 ns) + CELL(0.787 ns) 2.323 ns clk_1hz:clk1\|divide_by_50:d6\|Q 2 REG LCFF_X2_Y25_N31 3 " "Info: 2: + IC(0.547 ns) + CELL(0.787 ns) = 2.323 ns; Loc. = LCFF_X2_Y25_N31; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_50:d6\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.334 ns" { iclk clk_1hz:clk1|divide_by_50:d6|Q } "NODE_NAME" } } { "clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Demo/Test/clk50M_1hz.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.537 ns) 3.296 ns clk_1hz:clk1\|divide_by_10:d5\|Q 3 REG LCFF_X1_Y25_N17 3 " "Info: 3: + IC(0.436 ns) + CELL(0.537 ns) = 3.296 ns; Loc. = LCFF_X1_Y25_N17; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d5\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { clk_1hz:clk1|divide_by_50:d6|Q clk_1hz:clk1|divide_by_10:d5|Q } "NODE_NAME" } } { "clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Demo/Test/clk50M_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.313 ns ( 70.18 % ) " "Info: Total cell delay = 2.313 ns ( 70.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.983 ns ( 29.82 % ) " "Info: Total interconnect delay = 0.983 ns ( 29.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.296 ns" { iclk clk_1hz:clk1|divide_by_50:d6|Q clk_1hz:clk1|divide_by_10:d5|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.296 ns" { iclk {} iclk~combout {} clk_1hz:clk1|divide_by_50:d6|Q {} clk_1hz:clk1|divide_by_10:d5|Q {} } { 0.000ns 0.000ns 0.547ns 0.436ns } { 0.000ns 0.989ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iclk source 4.933 ns - Longest register " "Info: - Longest clock path from clock \"iclk\" to source register is 4.933 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns iclk 1 CLK PIN_T2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 2; CLK Node = 'iclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iclk } "NODE_NAME" } } { "test.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Demo/Test/test.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.547 ns) + CELL(0.787 ns) 2.323 ns clk_1hz:clk1\|divide_by_50:d6\|Q 2 REG LCFF_X2_Y25_N31 3 " "Info: 2: + IC(0.547 ns) + CELL(0.787 ns) = 2.323 ns; Loc. = LCFF_X2_Y25_N31; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_50:d6\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.334 ns" { iclk clk_1hz:clk1|divide_by_50:d6|Q } "NODE_NAME" } } { "clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Demo/Test/clk50M_1hz.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 3.160 ns clk_1hz:clk1\|divide_by_50:d6\|Q~clkctrl 3 COMB CLKCTRL_G0 3 " "Info: 3: + IC(0.837 ns) + CELL(0.000 ns) = 3.160 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'clk_1hz:clk1\|divide_by_50:d6\|Q~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { clk_1hz:clk1|divide_by_50:d6|Q clk_1hz:clk1|divide_by_50:d6|Q~clkctrl } "NODE_NAME" } } { "clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Demo/Test/clk50M_1hz.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.537 ns) 4.933 ns clk_1hz:clk1\|divide_by_10:d5\|count\[2\] 4 REG LCFF_X1_Y25_N19 4 " "Info: 4: + IC(1.236 ns) + CELL(0.537 ns) = 4.933 ns; Loc. = LCFF_X1_Y25_N19; Fanout = 4; REG Node = 'clk_1hz:clk1\|divide_by_10:d5\|count\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.773 ns" { clk_1hz:clk1|divide_by_50:d6|Q~clkctrl clk_1hz:clk1|divide_by_10:d5|count[2] } "NODE_NAME" } } { "clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Demo/Test/clk50M_1hz.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.313 ns ( 46.89 % ) " "Info: Total cell delay = 2.313 ns ( 46.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.620 ns ( 53.11 % ) " "Info: Total interconnect delay = 2.620 ns ( 53.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.933 ns" { iclk clk_1hz:clk1|divide_by_50:d6|Q clk_1hz:clk1|divide_by_50:d6|Q~clkctrl clk_1hz:clk1|divide_by_10:d5|count[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.933 ns" { iclk {} iclk~combout {} clk_1hz:clk1|divide_by_50:d6|Q {} clk_1hz:clk1|divide_by_50:d6|Q~clkctrl {} clk_1hz:clk1|divide_by_10:d5|count[2] {} } { 0.000ns 0.000ns 0.547ns 0.837ns 1.236ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.296 ns" { iclk clk_1hz:clk1|divide_by_50:d6|Q clk_1hz:clk1|divide_by_10:d5|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.296 ns" { iclk {} iclk~combout {} clk_1hz:clk1|divide_by_50:d6|Q {} clk_1hz:clk1|divide_by_10:d5|Q {} } { 0.000ns 0.000ns 0.547ns 0.436ns } { 0.000ns 0.989ns 0.787ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.933 ns" { iclk clk_1hz:clk1|divide_by_50:d6|Q clk_1hz:clk1|divide_by_50:d6|Q~clkctrl clk_1hz:clk1|divide_by_10:d5|count[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.933 ns" { iclk {} iclk~combout {} clk_1hz:clk1|divide_by_50:d6|Q {} clk_1hz:clk1|divide_by_50:d6|Q~clkctrl {} clk_1hz:clk1|divide_by_10:d5|count[2] {} } { 0.000ns 0.000ns 0.547ns 0.837ns 1.236ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Demo/Test/clk50M_1hz.v" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Demo/Test/clk50M_1hz.v" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { clk_1hz:clk1|divide_by_10:d5|count[2] clk_1hz:clk1|divide_by_10:d5|Q~0 clk_1hz:clk1|divide_by_10:d5|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.544 ns" { clk_1hz:clk1|divide_by_10:d5|count[2] {} clk_1hz:clk1|divide_by_10:d5|Q~0 {} clk_1hz:clk1|divide_by_10:d5|Q {} } { 0.000ns 0.310ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.296 ns" { iclk clk_1hz:clk1|divide_by_50:d6|Q clk_1hz:clk1|divide_by_10:d5|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.296 ns" { iclk {} iclk~combout {} clk_1hz:clk1|divide_by_50:d6|Q {} clk_1hz:clk1|divide_by_10:d5|Q {} } { 0.000ns 0.000ns 0.547ns 0.436ns } { 0.000ns 0.989ns 0.787ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.933 ns" { iclk clk_1hz:clk1|divide_by_50:d6|Q clk_1hz:clk1|divide_by_50:d6|Q~clkctrl clk_1hz:clk1|divide_by_10:d5|count[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.933 ns" { iclk {} iclk~combout {} clk_1hz:clk1|divide_by_50:d6|Q {} clk_1hz:clk1|divide_by_50:d6|Q~clkctrl {} clk_1hz:clk1|divide_by_10:d5|count[2] {} } { 0.000ns 0.000ns 0.547ns 0.837ns 1.236ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "iclk seg\[0\] q\[2\]~reg0 20.820 ns register " "Info: tco from clock \"iclk\" to destination pin \"seg\[0\]\" through register \"q\[2\]~reg0\" is 20.820 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iclk source 15.762 ns + Longest register " "Info: + Longest clock path from clock \"iclk\" to source register is 15.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns iclk 1 CLK PIN_T2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 2; CLK Node = 'iclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iclk } "NODE_NAME" } } { "test.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Demo/Test/test.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.547 ns) + CELL(0.787 ns) 2.323 ns clk_1hz:clk1\|divide_by_50:d6\|Q 2 REG LCFF_X2_Y25_N31 3 " "Info: 2: + IC(0.547 ns) + CELL(0.787 ns) = 2.323 ns; Loc. = LCFF_X2_Y25_N31; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_50:d6\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.334 ns" { iclk clk_1hz:clk1|divide_by_50:d6|Q } "NODE_NAME" } } { "clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Demo/Test/clk50M_1hz.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.787 ns) 3.546 ns clk_1hz:clk1\|divide_by_10:d5\|Q 3 REG LCFF_X1_Y25_N17 3 " "Info: 3: + IC(0.436 ns) + CELL(0.787 ns) = 3.546 ns; Loc. = LCFF_X1_Y25_N17; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d5\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { clk_1hz:clk1|divide_by_50:d6|Q clk_1hz:clk1|divide_by_10:d5|Q } "NODE_NAME" } } { "clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Demo/Test/clk50M_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.062 ns) + CELL(0.787 ns) 6.395 ns clk_1hz:clk1\|divide_by_10:d4\|Q 4 REG LCFF_X48_Y27_N21 3 " "Info: 4: + IC(2.062 ns) + CELL(0.787 ns) = 6.395 ns; Loc. = LCFF_X48_Y27_N21; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d4\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { clk_1hz:clk1|divide_by_10:d5|Q clk_1hz:clk1|divide_by_10:d4|Q } "NODE_NAME" } } { "clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Demo/Test/clk50M_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.898 ns) + CELL(0.787 ns) 9.080 ns clk_1hz:clk1\|divide_by_10:d3\|Q 5 REG LCFF_X49_Y3_N19 3 " "Info: 5: + IC(1.898 ns) + CELL(0.787 ns) = 9.080 ns; Loc. = LCFF_X49_Y3_N19; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d3\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { clk_1hz:clk1|divide_by_10:d4|Q clk_1hz:clk1|divide_by_10:d3|Q } "NODE_NAME" } } { "clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Demo/Test/clk50M_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.787 ns) 10.636 ns clk_1hz:clk1\|divide_by_10:d2\|Q 6 REG LCFF_X50_Y1_N31 3 " "Info: 6: + IC(0.769 ns) + CELL(0.787 ns) = 10.636 ns; Loc. = LCFF_X50_Y1_N31; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d2\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { clk_1hz:clk1|divide_by_10:d3|Q clk_1hz:clk1|divide_by_10:d2|Q } "NODE_NAME" } } { "clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Demo/Test/clk50M_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.787 ns) 11.863 ns clk_1hz:clk1\|divide_by_10:d1\|Q 7 REG LCFF_X49_Y1_N7 3 " "Info: 7: + IC(0.440 ns) + CELL(0.787 ns) = 11.863 ns; Loc. = LCFF_X49_Y1_N7; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.227 ns" { clk_1hz:clk1|divide_by_10:d2|Q clk_1hz:clk1|divide_by_10:d1|Q } "NODE_NAME" } } { "clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Demo/Test/clk50M_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.492 ns) + CELL(0.787 ns) 13.142 ns clk_1hz:clk1\|divide_by_10:d0\|Q 8 REG LCFF_X48_Y1_N17 2 " "Info: 8: + IC(0.492 ns) + CELL(0.787 ns) = 13.142 ns; Loc. = LCFF_X48_Y1_N17; Fanout = 2; REG Node = 'clk_1hz:clk1\|divide_by_10:d0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { clk_1hz:clk1|divide_by_10:d1|Q clk_1hz:clk1|divide_by_10:d0|Q } "NODE_NAME" } } { "clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Demo/Test/clk50M_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.000 ns) 14.020 ns clk_1hz:clk1\|divide_by_10:d0\|Q~clkctrl 9 COMB CLKCTRL_G15 4 " "Info: 9: + IC(0.878 ns) + CELL(0.000 ns) = 14.020 ns; Loc. = CLKCTRL_G15; Fanout = 4; COMB Node = 'clk_1hz:clk1\|divide_by_10:d0\|Q~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { clk_1hz:clk1|divide_by_10:d0|Q clk_1hz:clk1|divide_by_10:d0|Q~clkctrl } "NODE_NAME" } } { "clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Demo/Test/clk50M_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.537 ns) 15.762 ns q\[2\]~reg0 10 REG LCFF_X1_Y8_N13 12 " "Info: 10: + IC(1.205 ns) + CELL(0.537 ns) = 15.762 ns; Loc. = LCFF_X1_Y8_N13; Fanout = 12; REG Node = 'q\[2\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { clk_1hz:clk1|divide_by_10:d0|Q~clkctrl q[2]~reg0 } "NODE_NAME" } } { "test.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Demo/Test/test.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.035 ns ( 44.63 % ) " "Info: Total cell delay = 7.035 ns ( 44.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.727 ns ( 55.37 % ) " "Info: Total interconnect delay = 8.727 ns ( 55.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.762 ns" { iclk clk_1hz:clk1|divide_by_50:d6|Q clk_1hz:clk1|divide_by_10:d5|Q clk_1hz:clk1|divide_by_10:d4|Q clk_1hz:clk1|divide_by_10:d3|Q clk_1hz:clk1|divide_by_10:d2|Q clk_1hz:clk1|divide_by_10:d1|Q clk_1hz:clk1|divide_by_10:d0|Q clk_1hz:clk1|divide_by_10:d0|Q~clkctrl q[2]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.762 ns" { iclk {} iclk~combout {} clk_1hz:clk1|divide_by_50:d6|Q {} clk_1hz:clk1|divide_by_10:d5|Q {} clk_1hz:clk1|divide_by_10:d4|Q {} clk_1hz:clk1|divide_by_10:d3|Q {} clk_1hz:clk1|divide_by_10:d2|Q {} clk_1hz:clk1|divide_by_10:d1|Q {} clk_1hz:clk1|divide_by_10:d0|Q {} clk_1hz:clk1|divide_by_10:d0|Q~clkctrl {} q[2]~reg0 {} } { 0.000ns 0.000ns 0.547ns 0.436ns 2.062ns 1.898ns 0.769ns 0.440ns 0.492ns 0.878ns 1.205ns } { 0.000ns 0.989ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "test.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Demo/Test/test.v" 21 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.808 ns + Longest register pin " "Info: + Longest register to pin delay is 4.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns q\[2\]~reg0 1 REG LCFF_X1_Y8_N13 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y8_N13; Fanout = 12; REG Node = 'q\[2\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[2]~reg0 } "NODE_NAME" } } { "test.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Demo/Test/test.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.438 ns) 1.265 ns WideOr6~0 2 COMB LCCOMB_X1_Y8_N16 1 " "Info: 2: + IC(0.827 ns) + CELL(0.438 ns) = 1.265 ns; Loc. = LCCOMB_X1_Y8_N16; Fanout = 1; COMB Node = 'WideOr6~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { q[2]~reg0 WideOr6~0 } "NODE_NAME" } } { "test.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Demo/Test/test.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(2.612 ns) 4.808 ns seg\[0\] 3 PIN PIN_Y9 0 " "Info: 3: + IC(0.931 ns) + CELL(2.612 ns) = 4.808 ns; Loc. = PIN_Y9; Fanout = 0; PIN Node = 'seg\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.543 ns" { WideOr6~0 seg[0] } "NODE_NAME" } } { "test.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Demo/Test/test.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.050 ns ( 63.44 % ) " "Info: Total cell delay = 3.050 ns ( 63.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.758 ns ( 36.56 % ) " "Info: Total interconnect delay = 1.758 ns ( 36.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.808 ns" { q[2]~reg0 WideOr6~0 seg[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.808 ns" { q[2]~reg0 {} WideOr6~0 {} seg[0] {} } { 0.000ns 0.827ns 0.931ns } { 0.000ns 0.438ns 2.612ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.762 ns" { iclk clk_1hz:clk1|divide_by_50:d6|Q clk_1hz:clk1|divide_by_10:d5|Q clk_1hz:clk1|divide_by_10:d4|Q clk_1hz:clk1|divide_by_10:d3|Q clk_1hz:clk1|divide_by_10:d2|Q clk_1hz:clk1|divide_by_10:d1|Q clk_1hz:clk1|divide_by_10:d0|Q clk_1hz:clk1|divide_by_10:d0|Q~clkctrl q[2]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.762 ns" { iclk {} iclk~combout {} clk_1hz:clk1|divide_by_50:d6|Q {} clk_1hz:clk1|divide_by_10:d5|Q {} clk_1hz:clk1|divide_by_10:d4|Q {} clk_1hz:clk1|divide_by_10:d3|Q {} clk_1hz:clk1|divide_by_10:d2|Q {} clk_1hz:clk1|divide_by_10:d1|Q {} clk_1hz:clk1|divide_by_10:d0|Q {} clk_1hz:clk1|divide_by_10:d0|Q~clkctrl {} q[2]~reg0 {} } { 0.000ns 0.000ns 0.547ns 0.436ns 2.062ns 1.898ns 0.769ns 0.440ns 0.492ns 0.878ns 1.205ns } { 0.000ns 0.989ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.808 ns" { q[2]~reg0 WideOr6~0 seg[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.808 ns" { q[2]~reg0 {} WideOr6~0 {} seg[0] {} } { 0.000ns 0.827ns 0.931ns } { 0.000ns 0.438ns 2.612ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 05 10:57:32 2023 " "Info: Processing ended: Tue Sep 05 10:57:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
