[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/CondOpPattern/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/CondOpPattern/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<112> s<111> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<17> s<3> l<1:1> el<1:7>
n<Example> u<3> t<StringConst> p<17> s<16> l<1:8> el<1:15>
n<flag> u<4> t<StringConst> p<7> s<6> l<1:16> el<1:20>
n<> u<5> t<Constant_bit_select> p<6> l<1:20> el<1:20>
n<> u<6> t<Constant_select> p<7> c<5> l<1:20> el<1:20>
n<> u<7> t<Port_reference> p<8> c<4> l<1:16> el<1:20>
n<> u<8> t<Port_expression> p<9> c<7> l<1:16> el<1:20>
n<> u<9> t<Port> p<16> c<8> s<15> l<1:16> el<1:20>
n<out> u<10> t<StringConst> p<13> s<12> l<1:22> el<1:25>
n<> u<11> t<Constant_bit_select> p<12> l<1:25> el<1:25>
n<> u<12> t<Constant_select> p<13> c<11> l<1:25> el<1:25>
n<> u<13> t<Port_reference> p<14> c<10> l<1:22> el<1:25>
n<> u<14> t<Port_expression> p<15> c<13> l<1:22> el<1:25>
n<> u<15> t<Port> p<16> c<14> l<1:22> el<1:25>
n<> u<16> t<List_of_ports> p<17> c<9> l<1:15> el<1:26>
n<> u<17> t<Module_nonansi_header> p<109> c<2> s<39> l<1:1> el<1:27>
n<> u<18> t<Struct_keyword> p<19> l<2:9> el<2:15>
n<> u<19> t<Struct_union> p<30> c<18> s<20> l<2:9> el<2:15>
n<> u<20> t<Packed_keyword> p<30> s<29> l<2:16> el<2:22>
n<> u<21> t<IntVec_TypeLogic> p<22> l<3:5> el<3:10>
n<> u<22> t<Data_type> p<23> c<21> l<3:5> el<3:10>
n<> u<23> t<Data_type_or_void> p<29> c<22> s<28> l<3:5> el<3:10>
n<a> u<24> t<StringConst> p<25> l<3:11> el<3:12>
n<> u<25> t<Variable_decl_assignment> p<28> c<24> s<27> l<3:11> el<3:12>
n<b> u<26> t<StringConst> p<27> l<3:14> el<3:15>
n<> u<27> t<Variable_decl_assignment> p<28> c<26> l<3:14> el<3:15>
n<> u<28> t<List_of_variable_decl_assignments> p<29> c<25> l<3:11> el<3:15>
n<> u<29> t<Struct_union_member> p<30> c<23> l<3:5> el<3:16>
n<> u<30> t<Data_type> p<32> c<19> s<31> l<2:9> el<4:2>
n<T> u<31> t<StringConst> p<32> l<4:3> el<4:4>
n<> u<32> t<Type_declaration> p<33> c<30> l<2:1> el<4:5>
n<> u<33> t<Data_declaration> p<34> c<32> l<2:1> el<4:5>
n<> u<34> t<Package_or_generate_item_declaration> p<35> c<33> l<2:1> el<4:5>
n<> u<35> t<Module_or_generate_item_declaration> p<36> c<34> l<2:1> el<4:5>
n<> u<36> t<Module_common_item> p<37> c<35> l<2:1> el<4:5>
n<> u<37> t<Module_or_generate_item> p<38> c<36> l<2:1> el<4:5>
n<> u<38> t<Non_port_module_item> p<39> c<37> l<2:1> el<4:5>
n<> u<39> t<Module_item> p<109> c<38> s<48> l<2:1> el<4:5>
n<T> u<40> t<StringConst> p<41> l<5:8> el<5:9>
n<> u<41> t<Data_type> p<42> c<40> l<5:8> el<5:9>
n<> u<42> t<Data_type_or_implicit> p<43> c<41> l<5:8> el<5:9>
n<> u<43> t<Net_port_type> p<46> c<42> s<45> l<5:8> el<5:9>
n<out> u<44> t<StringConst> p<45> l<5:10> el<5:13>
n<> u<45> t<List_of_port_identifiers> p<46> c<44> l<5:10> el<5:13>
n<> u<46> t<Output_declaration> p<47> c<43> l<5:1> el<5:13>
n<> u<47> t<Port_declaration> p<48> c<46> l<5:1> el<5:13>
n<> u<48> t<Module_item> p<109> c<47> s<57> l<5:1> el<5:14>
n<> u<49> t<IntVec_TypeLogic> p<50> l<6:7> el<6:12>
n<> u<50> t<Data_type> p<51> c<49> l<6:7> el<6:12>
n<> u<51> t<Data_type_or_implicit> p<52> c<50> l<6:7> el<6:12>
n<> u<52> t<Net_port_type> p<55> c<51> s<54> l<6:7> el<6:12>
n<flag> u<53> t<StringConst> p<54> l<6:13> el<6:17>
n<> u<54> t<List_of_port_identifiers> p<55> c<53> l<6:13> el<6:17>
n<> u<55> t<Input_declaration> p<56> c<52> l<6:1> el<6:17>
n<> u<56> t<Port_declaration> p<57> c<55> l<6:1> el<6:17>
n<> u<57> t<Module_item> p<109> c<56> s<107> l<6:1> el<6:18>
n<out> u<58> t<StringConst> p<59> l<7:8> el<7:11>
n<> u<59> t<Ps_or_hierarchical_identifier> p<62> c<58> s<61> l<7:8> el<7:11>
n<> u<60> t<Constant_bit_select> p<61> l<7:12> el<7:12>
n<> u<61> t<Constant_select> p<62> c<60> l<7:12> el<7:12>
n<> u<62> t<Net_lvalue> p<101> c<59> s<100> l<7:8> el<7:11>
n<flag> u<63> t<StringConst> p<64> l<8:5> el<8:9>
n<> u<64> t<Primary_literal> p<65> c<63> l<8:5> el<8:9>
n<> u<65> t<Primary> p<66> c<64> l<8:5> el<8:9>
n<> u<66> t<Expression> p<100> c<65> s<99> l<8:5> el<8:9>
n<a> u<67> t<StringConst> p<68> l<9:10> el<9:11>
n<> u<68> t<Structure_pattern_key> p<79> c<67> s<72> l<9:10> el<9:11>
n<> u<69> t<Number_1Tickb1> p<70> l<9:13> el<9:17>
n<> u<70> t<Primary_literal> p<71> c<69> l<9:13> el<9:17>
n<> u<71> t<Primary> p<72> c<70> l<9:13> el<9:17>
n<> u<72> t<Expression> p<79> c<71> s<74> l<9:13> el<9:17>
n<b> u<73> t<StringConst> p<74> l<9:19> el<9:20>
n<> u<74> t<Structure_pattern_key> p<79> c<73> s<78> l<9:19> el<9:20>
n<> u<75> t<Number_1Tickb0> p<76> l<9:22> el<9:26>
n<> u<76> t<Primary_literal> p<77> c<75> l<9:22> el<9:26>
n<> u<77> t<Primary> p<78> c<76> l<9:22> el<9:26>
n<> u<78> t<Expression> p<79> c<77> l<9:22> el<9:26>
n<> u<79> t<Assignment_pattern> p<80> c<68> l<9:7> el<9:28>
n<> u<80> t<Assignment_pattern_expression> p<81> c<79> l<9:7> el<9:28>
n<> u<81> t<Primary> p<82> c<80> l<9:7> el<9:28>
n<> u<82> t<Expression> p<100> c<81> s<98> l<9:7> el<9:28>
n<a> u<83> t<StringConst> p<84> l<10:10> el<10:11>
n<> u<84> t<Structure_pattern_key> p<95> c<83> s<88> l<10:10> el<10:11>
n<> u<85> t<Number_1Tickb1> p<86> l<10:13> el<10:17>
n<> u<86> t<Primary_literal> p<87> c<85> l<10:13> el<10:17>
n<> u<87> t<Primary> p<88> c<86> l<10:13> el<10:17>
n<> u<88> t<Expression> p<95> c<87> s<90> l<10:13> el<10:17>
n<b> u<89> t<StringConst> p<90> l<10:19> el<10:20>
n<> u<90> t<Structure_pattern_key> p<95> c<89> s<94> l<10:19> el<10:20>
n<> u<91> t<Number_1Tickb1> p<92> l<10:22> el<10:26>
n<> u<92> t<Primary_literal> p<93> c<91> l<10:22> el<10:26>
n<> u<93> t<Primary> p<94> c<92> l<10:22> el<10:26>
n<> u<94> t<Expression> p<95> c<93> l<10:22> el<10:26>
n<> u<95> t<Assignment_pattern> p<96> c<84> l<10:7> el<10:28>
n<> u<96> t<Assignment_pattern_expression> p<97> c<95> l<10:7> el<10:28>
n<> u<97> t<Primary> p<98> c<96> l<10:7> el<10:28>
n<> u<98> t<Expression> p<100> c<97> l<10:7> el<10:28>
n<> u<99> t<QMARK> p<100> s<82> l<9:5> el<9:6>
n<> u<100> t<Expression> p<101> c<66> l<8:5> el<10:28>
n<> u<101> t<Net_assignment> p<102> c<62> l<7:8> el<10:28>
n<> u<102> t<List_of_net_assignments> p<103> c<101> l<7:8> el<10:28>
n<> u<103> t<Continuous_assign> p<104> c<102> l<7:1> el<11:6>
n<> u<104> t<Module_common_item> p<105> c<103> l<7:1> el<11:6>
n<> u<105> t<Module_or_generate_item> p<106> c<104> l<7:1> el<11:6>
n<> u<106> t<Non_port_module_item> p<107> c<105> l<7:1> el<11:6>
n<> u<107> t<Module_item> p<109> c<106> s<108> l<7:1> el<11:6>
n<> u<108> t<ENDMODULE> p<109> l<12:1> el<12:10>
n<> u<109> t<Module_declaration> p<110> c<17> l<1:1> el<12:10>
n<> u<110> t<Description> p<111> c<109> l<1:1> el<12:10>
n<> u<111> t<Source_text> p<112> c<110> l<1:1> el<12:10>
n<> u<112> t<Top_level_rule> c<1> l<1:1> el<14:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/CondOpPattern/dut.sv:1:1: No timescale set for "Example".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/CondOpPattern/dut.sv:1:1: Compile module "work@Example".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/CondOpPattern/dut.sv:1:1: Top level module "work@Example".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                              20
cont_assign                                            2
design                                                 1
logic_net                                              3
logic_typespec                                         5
module_inst                                            3
operation                                             12
port                                                   4
ref_obj                                               28
string_typespec                                       12
struct_net                                             1
struct_typespec                                        1
tagged_pattern                                        12
typespec_member                                        2
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                              20
cont_assign                                            3
design                                                 1
logic_net                                              3
logic_typespec                                         5
module_inst                                            3
operation                                             15
port                                                   6
ref_obj                                               34
string_typespec                                       12
struct_net                                             1
struct_typespec                                        1
tagged_pattern                                        12
typespec_member                                        2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/CondOpPattern/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/CondOpPattern/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/CondOpPattern/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@Example)
|vpiElaborated:1
|vpiName:work@Example
|uhdmallModules:
\_module_inst: work@Example (work@Example), file:${SURELOG_DIR}/tests/CondOpPattern/dut.sv, line:1:1, endln:12:10
  |vpiParent:
  \_design: (work@Example)
  |vpiFullName:work@Example
  |vpiTypedef:
  \_struct_typespec: (T), line:2:9, endln:4:2
    |vpiName:T
    |vpiInstance:
    \_module_inst: work@Example (work@Example), file:${SURELOG_DIR}/tests/CondOpPattern/dut.sv, line:1:1, endln:12:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (a), line:3:11, endln:3:12
      |vpiParent:
      \_struct_typespec: (T), line:2:9, endln:4:2
      |vpiName:a
      |vpiTypespec:
      \_ref_obj: (T.a)
        |vpiParent:
        \_typespec_member: (a), line:3:11, endln:3:12
        |vpiFullName:T.a
        |vpiActual:
        \_logic_typespec: , line:3:5, endln:3:10
      |vpiRefFile:${SURELOG_DIR}/tests/CondOpPattern/dut.sv
      |vpiRefLineNo:3
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:3
      |vpiRefEndColumnNo:10
    |vpiTypespecMember:
    \_typespec_member: (b), line:3:14, endln:3:15
      |vpiParent:
      \_struct_typespec: (T), line:2:9, endln:4:2
      |vpiName:b
      |vpiTypespec:
      \_ref_obj: (T.b)
        |vpiParent:
        \_typespec_member: (b), line:3:14, endln:3:15
        |vpiFullName:T.b
        |vpiActual:
        \_logic_typespec: , line:3:5, endln:3:10
      |vpiRefFile:${SURELOG_DIR}/tests/CondOpPattern/dut.sv
      |vpiRefLineNo:3
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:3
      |vpiRefEndColumnNo:10
  |vpiDefName:work@Example
  |vpiNet:
  \_logic_net: (work@Example.flag), line:1:16, endln:1:20
    |vpiParent:
    \_module_inst: work@Example (work@Example), file:${SURELOG_DIR}/tests/CondOpPattern/dut.sv, line:1:1, endln:12:10
    |vpiName:flag
    |vpiFullName:work@Example.flag
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@Example.out), line:1:22, endln:1:25
    |vpiParent:
    \_module_inst: work@Example (work@Example), file:${SURELOG_DIR}/tests/CondOpPattern/dut.sv, line:1:1, endln:12:10
    |vpiName:out
    |vpiFullName:work@Example.out
  |vpiPort:
  \_port: (flag), line:1:16, endln:1:20
    |vpiParent:
    \_module_inst: work@Example (work@Example), file:${SURELOG_DIR}/tests/CondOpPattern/dut.sv, line:1:1, endln:12:10
    |vpiName:flag
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@Example.flag.flag), line:1:16, endln:1:20
      |vpiParent:
      \_port: (flag), line:1:16, endln:1:20
      |vpiName:flag
      |vpiFullName:work@Example.flag.flag
      |vpiActual:
      \_logic_net: (work@Example.flag), line:1:16, endln:1:20
    |vpiTypedef:
    \_ref_obj: (work@Example.flag)
      |vpiParent:
      \_port: (flag), line:1:16, endln:1:20
      |vpiFullName:work@Example.flag
      |vpiActual:
      \_logic_typespec: , line:6:7, endln:6:12
  |vpiPort:
  \_port: (out), line:1:22, endln:1:25
    |vpiParent:
    \_module_inst: work@Example (work@Example), file:${SURELOG_DIR}/tests/CondOpPattern/dut.sv, line:1:1, endln:12:10
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@Example.out.out), line:1:22, endln:1:25
      |vpiParent:
      \_port: (out), line:1:22, endln:1:25
      |vpiName:out
      |vpiFullName:work@Example.out.out
      |vpiActual:
      \_logic_net: (work@Example.out), line:1:22, endln:1:25
    |vpiTypedef:
    \_ref_obj: (work@Example.out)
      |vpiParent:
      \_port: (out), line:1:22, endln:1:25
      |vpiFullName:work@Example.out
      |vpiActual:
      \_struct_typespec: (T), line:2:9, endln:4:2
  |vpiContAssign:
  \_cont_assign: , line:7:8, endln:10:28
    |vpiParent:
    \_module_inst: work@Example (work@Example), file:${SURELOG_DIR}/tests/CondOpPattern/dut.sv, line:1:1, endln:12:10
    |vpiRhs:
    \_operation: , line:8:5, endln:10:28
      |vpiParent:
      \_cont_assign: , line:7:8, endln:10:28
      |vpiOpType:32
      |vpiOperand:
      \_ref_obj: (work@Example.flag), line:8:5, endln:8:9
        |vpiParent:
        \_operation: , line:8:5, endln:10:28
        |vpiName:flag
        |vpiFullName:work@Example.flag
        |vpiActual:
        \_logic_net: (work@Example.flag), line:1:16, endln:1:20
      |vpiOperand:
      \_operation: , line:9:7, endln:9:28
        |vpiParent:
        \_operation: , line:8:5, endln:10:28
        |vpiOpType:75
        |vpiOperand:
        \_tagged_pattern: , line:9:13, endln:9:17
          |vpiParent:
          \_operation: , line:9:7, endln:9:28
          |vpiPattern:
          \_constant: , line:9:13, endln:9:17
            |vpiDecompile:1'b1
            |vpiSize:1
            |BIN:1
            |vpiConstType:3
          |vpiTypespec:
          \_ref_obj: (work@Example)
            |vpiParent:
            \_tagged_pattern: , line:9:13, endln:9:17
            |vpiFullName:work@Example
            |vpiActual:
            \_string_typespec: (a), line:9:10, endln:9:11
        |vpiOperand:
        \_tagged_pattern: , line:9:22, endln:9:26
          |vpiParent:
          \_operation: , line:9:7, endln:9:28
          |vpiPattern:
          \_constant: , line:9:22, endln:9:26
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
          |vpiTypespec:
          \_ref_obj: (work@Example)
            |vpiParent:
            \_tagged_pattern: , line:9:22, endln:9:26
            |vpiFullName:work@Example
            |vpiActual:
            \_string_typespec: (b), line:9:19, endln:9:20
      |vpiOperand:
      \_operation: , line:10:7, endln:10:28
        |vpiParent:
        \_operation: , line:8:5, endln:10:28
        |vpiOpType:75
        |vpiOperand:
        \_tagged_pattern: , line:10:13, endln:10:17
          |vpiParent:
          \_operation: , line:10:7, endln:10:28
          |vpiPattern:
          \_constant: , line:10:13, endln:10:17
            |vpiDecompile:1'b1
            |vpiSize:1
            |BIN:1
            |vpiConstType:3
          |vpiTypespec:
          \_ref_obj: (work@Example)
            |vpiParent:
            \_tagged_pattern: , line:10:13, endln:10:17
            |vpiFullName:work@Example
            |vpiActual:
            \_string_typespec: (a), line:10:10, endln:10:11
        |vpiOperand:
        \_tagged_pattern: , line:10:22, endln:10:26
          |vpiParent:
          \_operation: , line:10:7, endln:10:28
          |vpiPattern:
          \_constant: , line:10:22, endln:10:26
            |vpiDecompile:1'b1
            |vpiSize:1
            |BIN:1
            |vpiConstType:3
          |vpiTypespec:
          \_ref_obj: (work@Example)
            |vpiParent:
            \_tagged_pattern: , line:10:22, endln:10:26
            |vpiFullName:work@Example
            |vpiActual:
            \_string_typespec: (b), line:10:19, endln:10:20
    |vpiLhs:
    \_ref_obj: (work@Example.out), line:7:8, endln:7:11
      |vpiParent:
      \_cont_assign: , line:7:8, endln:10:28
      |vpiName:out
      |vpiFullName:work@Example.out
      |vpiActual:
      \_logic_net: (work@Example.out), line:1:22, endln:1:25
|uhdmtopModules:
\_module_inst: work@Example (work@Example), file:${SURELOG_DIR}/tests/CondOpPattern/dut.sv, line:1:1, endln:12:10
  |vpiName:work@Example
  |vpiTypedef:
  \_struct_typespec: (T), line:2:9, endln:4:2
  |vpiDefName:work@Example
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@Example.flag), line:1:16, endln:1:20
    |vpiParent:
    \_module_inst: work@Example (work@Example), file:${SURELOG_DIR}/tests/CondOpPattern/dut.sv, line:1:1, endln:12:10
    |vpiTypespec:
    \_ref_obj: (work@Example.flag)
      |vpiParent:
      \_logic_net: (work@Example.flag), line:1:16, endln:1:20
      |vpiFullName:work@Example.flag
      |vpiActual:
      \_logic_typespec: , line:6:7, endln:6:12
    |vpiName:flag
    |vpiFullName:work@Example.flag
    |vpiNetType:36
  |vpiNet:
  \_struct_net: (work@Example.out), line:1:22, endln:1:25
    |vpiParent:
    \_module_inst: work@Example (work@Example), file:${SURELOG_DIR}/tests/CondOpPattern/dut.sv, line:1:1, endln:12:10
    |vpiTypespec:
    \_ref_obj: (work@Example.out)
      |vpiParent:
      \_struct_net: (work@Example.out), line:1:22, endln:1:25
      |vpiFullName:work@Example.out
      |vpiActual:
      \_struct_typespec: (T), line:2:9, endln:4:2
    |vpiName:out
    |vpiFullName:work@Example.out
  |vpiTopModule:1
  |vpiPort:
  \_port: (flag), line:1:16, endln:1:20
    |vpiParent:
    \_module_inst: work@Example (work@Example), file:${SURELOG_DIR}/tests/CondOpPattern/dut.sv, line:1:1, endln:12:10
    |vpiName:flag
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@Example.flag), line:1:16, endln:1:20
      |vpiParent:
      \_port: (flag), line:1:16, endln:1:20
      |vpiName:flag
      |vpiFullName:work@Example.flag
      |vpiActual:
      \_logic_net: (work@Example.flag), line:1:16, endln:1:20
    |vpiTypedef:
    \_ref_obj: (work@Example.flag)
      |vpiParent:
      \_port: (flag), line:1:16, endln:1:20
      |vpiFullName:work@Example.flag
      |vpiActual:
      \_logic_typespec: , line:6:7, endln:6:12
    |vpiInstance:
    \_module_inst: work@Example (work@Example), file:${SURELOG_DIR}/tests/CondOpPattern/dut.sv, line:1:1, endln:12:10
  |vpiPort:
  \_port: (out), line:1:22, endln:1:25
    |vpiParent:
    \_module_inst: work@Example (work@Example), file:${SURELOG_DIR}/tests/CondOpPattern/dut.sv, line:1:1, endln:12:10
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@Example.out), line:1:22, endln:1:25
      |vpiParent:
      \_port: (out), line:1:22, endln:1:25
      |vpiName:out
      |vpiFullName:work@Example.out
      |vpiActual:
      \_struct_net: (work@Example.out), line:1:22, endln:1:25
    |vpiTypedef:
    \_ref_obj: (work@Example.out)
      |vpiParent:
      \_port: (out), line:1:22, endln:1:25
      |vpiFullName:work@Example.out
      |vpiActual:
      \_struct_typespec: (T), line:2:9, endln:4:2
    |vpiInstance:
    \_module_inst: work@Example (work@Example), file:${SURELOG_DIR}/tests/CondOpPattern/dut.sv, line:1:1, endln:12:10
  |vpiContAssign:
  \_cont_assign: , line:7:8, endln:10:28
    |vpiParent:
    \_module_inst: work@Example (work@Example), file:${SURELOG_DIR}/tests/CondOpPattern/dut.sv, line:1:1, endln:12:10
    |vpiRhs:
    \_operation: , line:8:5, endln:10:28
      |vpiParent:
      \_cont_assign: , line:7:8, endln:10:28
      |vpiOpType:32
      |vpiOperand:
      \_ref_obj: (work@Example.flag), line:8:5, endln:8:9
        |vpiParent:
        \_operation: , line:8:5, endln:10:28
        |vpiName:flag
        |vpiFullName:work@Example.flag
        |vpiActual:
        \_logic_net: (work@Example.flag), line:1:16, endln:1:20
      |vpiOperand:
      \_operation: , line:9:7, endln:9:28
        |vpiParent:
        \_operation: , line:8:5, endln:10:28
        |vpiOpType:75
        |vpiOperand:
        \_constant: , line:9:13, endln:9:17
          |vpiParent:
          \_operation: , line:9:7, endln:9:28
          |vpiDecompile:1'b1
          |vpiSize:1
          |BIN:1
          |vpiConstType:3
        |vpiOperand:
        \_constant: , line:9:22, endln:9:26
          |vpiParent:
          \_operation: , line:9:7, endln:9:28
          |vpiDecompile:1'b0
          |vpiSize:1
          |BIN:0
          |vpiConstType:3
      |vpiOperand:
      \_operation: , line:10:7, endln:10:28
        |vpiParent:
        \_operation: , line:8:5, endln:10:28
        |vpiOpType:75
        |vpiOperand:
        \_constant: , line:10:13, endln:10:17
          |vpiParent:
          \_operation: , line:10:7, endln:10:28
          |vpiDecompile:1'b1
          |vpiSize:1
          |BIN:1
          |vpiConstType:3
        |vpiOperand:
        \_constant: , line:10:22, endln:10:26
          |vpiParent:
          \_operation: , line:10:7, endln:10:28
          |vpiDecompile:1'b1
          |vpiSize:1
          |BIN:1
          |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@Example.out), line:7:8, endln:7:11
      |vpiParent:
      \_cont_assign: , line:7:8, endln:10:28
      |vpiName:out
      |vpiFullName:work@Example.out
      |vpiActual:
      \_struct_net: (work@Example.out), line:1:22, endln:1:25
\_weaklyReferenced:
\_logic_typespec: , line:3:5, endln:3:10
  |vpiParent:
  \_typespec_member: (a), line:3:11, endln:3:12
\_logic_typespec: , line:3:5, endln:3:10
  |vpiParent:
  \_typespec_member: (b), line:3:14, endln:3:15
\_string_typespec: (a), line:9:10, endln:9:11
  |vpiParent:
  \_tagged_pattern: , line:9:13, endln:9:17
  |vpiName:a
\_string_typespec: (b), line:9:19, endln:9:20
  |vpiParent:
  \_tagged_pattern: , line:9:22, endln:9:26
  |vpiName:b
\_string_typespec: (a), line:10:10, endln:10:11
  |vpiParent:
  \_tagged_pattern: , line:10:13, endln:10:17
  |vpiName:a
\_string_typespec: (b), line:10:19, endln:10:20
  |vpiParent:
  \_tagged_pattern: , line:10:22, endln:10:26
  |vpiName:b
\_logic_typespec: , line:6:7, endln:6:12
\_logic_typespec: , line:6:7, endln:6:12
  |vpiParent:
  \_logic_net: (work@Example.flag), line:1:16, endln:1:20
\_logic_typespec: , line:6:7, endln:6:12
\_operation: , line:9:7, endln:9:28
  |vpiParent:
  \_operation: , line:8:5, endln:10:28
  |vpiOpType:75
  |vpiOperand:
  \_constant: , line:9:13, endln:9:17
  |vpiOperand:
  \_constant: , line:9:22, endln:9:26
\_operation: , line:8:5, endln:10:28
  |vpiParent:
  \_cont_assign: , line:7:8, endln:10:28
  |vpiOpType:32
  |vpiOperand:
  \_ref_obj: (work@Example.flag), line:8:5, endln:8:9
    |vpiParent:
    \_operation: , line:8:5, endln:10:28
    |vpiName:flag
    |vpiFullName:work@Example.flag
    |vpiActual:
    \_logic_net: (work@Example.flag), line:1:16, endln:1:20
  |vpiOperand:
  \_operation: , line:9:7, endln:9:28
    |vpiParent:
    \_operation: , line:8:5, endln:10:28
    |vpiOpType:75
    |vpiOperand:
    \_constant: , line:9:13, endln:9:17
    |vpiOperand:
    \_constant: , line:9:22, endln:9:26
  |vpiOperand:
  \_operation: , line:10:7, endln:10:28
    |vpiParent:
    \_operation: , line:8:5, endln:10:28
    |vpiOpType:75
    |vpiOperand:
    \_constant: , line:10:13, endln:10:17
    |vpiOperand:
    \_constant: , line:10:22, endln:10:26
\_cont_assign: , line:7:8, endln:10:28
  |vpiParent:
  \_module_inst: work@Example (work@Example), file:${SURELOG_DIR}/tests/CondOpPattern/dut.sv, line:1:1, endln:12:10
  |vpiRhs:
  \_operation: , line:8:5, endln:10:28
  |vpiLhs:
  \_ref_obj: (work@Example.out), line:7:8, endln:7:11
    |vpiParent:
    \_cont_assign: , line:7:8, endln:10:28
    |vpiName:out
    |vpiFullName:work@Example.out
    |vpiActual:
    \_struct_net: (work@Example.out), line:1:22, endln:1:25
\_operation: , line:10:7, endln:10:28
  |vpiParent:
  \_operation: , line:8:5, endln:10:28
  |vpiOpType:75
  |vpiOperand:
  \_constant: , line:10:13, endln:10:17
  |vpiOperand:
  \_constant: , line:10:22, endln:10:26
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/CondOpPattern/dut.sv | ${SURELOG_DIR}/build/regression/CondOpPattern/roundtrip/dut_000.sv | 6 | 12 |