// Seed: 1866636796
module module_0 (
    input  tri   id_0,
    input  uwire id_1,
    output tri1  id_2,
    input  tri   id_3,
    output wor   id_4
);
  wire id_6;
  wire id_7;
  parameter id_8 = -1'h0;
  assign module_2.id_13 = 0;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1
);
  assign id_1 = 1'd0 ? 1 : -1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_0,
      id_1
  );
endmodule
module module_2 #(
    parameter id_26 = 32'd25,
    parameter id_5  = 32'd90
) (
    input tri0 id_0,
    output tri id_1,
    output supply1 id_2,
    output tri0 id_3,
    input supply0 id_4,
    input tri _id_5,
    input wor id_6,
    input wor id_7,
    output supply1 id_8,
    input tri1 id_9,
    output wire id_10,
    input wand id_11,
    output wor id_12,
    output wor id_13,
    input tri1 id_14,
    input wire id_15,
    input uwire id_16,
    output wire id_17,
    input wor id_18,
    input wand id_19,
    input supply1 id_20,
    input tri0 id_21,
    input tri0 id_22,
    output wire id_23,
    output uwire id_24
);
  logic _id_26;
  ;
  module_0 modCall_1 (
      id_7,
      id_18,
      id_13,
      id_4,
      id_12
  );
  wire [id_5 : -1] id_27;
  logic [-1  -  1 'b0 : (  id_26  )] id_28;
  ;
endmodule
