Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Sep 25 21:35:57 2018
| Host         : DESKTOP-J9CTS4D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SSB_timing_summary_routed.rpt -rpx SSB_timing_summary_routed.rpx -warn_on_violation
| Design       : SSB
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.912        0.000                      0                    2        0.555        0.000                      0                    2        4.500        0.000                       0                     9  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
primary_clk            {0.000 41.666}       83.333          12.000          
  clk_out1_clk_100MHz  {0.000 5.000}        10.000          100.000         
  clkfbout_clk_100MHz  {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
primary_clk                                                                                                                                                             16.667        0.000                       0                     1  
  clk_out1_clk_100MHz        7.912        0.000                      0                    2        0.555        0.000                      0                    2        4.500        0.000                       0                     5  
  clkfbout_clk_100MHz                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  primary_clk
  To Clock:  primary_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         primary_clk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { primary_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  generate_100MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  generate_100MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  generate_100MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  generate_100MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  generate_100MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  generate_100MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_100MHz
  To Clock:  clk_out1_clk_100MHz

Setup :            0  Failing Endpoints,  Worst Slack        7.912ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.555ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.912ns  (required time - arrival time)
  Source:                 u12/btnC_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u12/enable_reg_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_100MHz rise@10.000ns - clk_out1_clk_100MHz rise@0.000ns)
  Data Path Delay:        1.619ns  (logic 0.580ns (35.827%)  route 1.039ns (64.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 8.704 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  primary_clk (IN)
                         net (fo=0)                   0.000     0.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=3, routed)           1.806    -0.687    u12/clk_out1
    SLICE_X0Y111         FDCE                                         r  u12/btnC_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.456    -0.231 f  u12/btnC_flag_reg/Q
                         net (fo=1, routed)           0.510     0.279    u12/btnC_flag
    SLICE_X0Y111         LUT2 (Prop_lut2_I1_O)        0.124     0.403 r  u12/enable_i_1/O
                         net (fo=2, routed)           0.529     0.932    u12/enable_i_1_n_0
    SLICE_X1Y111         FDCE                                         r  u12/enable_reg_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100MHz rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  primary_clk (IN)
                         net (fo=0)                   0.000    10.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=3, routed)           1.680     8.704    u12/clk_out1
    SLICE_X1Y111         FDCE                                         r  u12/enable_reg_lopt_replica/C
                         clock pessimism              0.587     9.291    
                         clock uncertainty           -0.243     9.049    
    SLICE_X1Y111         FDCE (Setup_fdce_C_CE)      -0.205     8.844    u12/enable_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.844    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                  7.912    

Slack (MET) :             7.957ns  (required time - arrival time)
  Source:                 u12/btnC_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u12/enable_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_100MHz rise@10.000ns - clk_out1_clk_100MHz rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.580ns (36.955%)  route 0.989ns (63.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 8.703 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  primary_clk (IN)
                         net (fo=0)                   0.000     0.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=3, routed)           1.806    -0.687    u12/clk_out1
    SLICE_X0Y111         FDCE                                         r  u12/btnC_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.456    -0.231 f  u12/btnC_flag_reg/Q
                         net (fo=1, routed)           0.510     0.279    u12/btnC_flag
    SLICE_X0Y111         LUT2 (Prop_lut2_I1_O)        0.124     0.403 r  u12/enable_i_1/O
                         net (fo=2, routed)           0.480     0.883    u12/enable_i_1_n_0
    SLICE_X0Y112         FDCE                                         r  u12/enable_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100MHz rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  primary_clk (IN)
                         net (fo=0)                   0.000    10.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=3, routed)           1.679     8.703    u12/clk_out1
    SLICE_X0Y112         FDCE                                         r  u12/enable_reg/C
                         clock pessimism              0.584     9.287    
                         clock uncertainty           -0.243     9.045    
    SLICE_X0Y112         FDCE (Setup_fdce_C_CE)      -0.205     8.840    u12/enable_reg
  -------------------------------------------------------------------
                         required time                          8.840    
                         arrival time                          -0.883    
  -------------------------------------------------------------------
                         slack                                  7.957    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 u12/btnC_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u12/enable_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100MHz rise@0.000ns - clk_out1_clk_100MHz rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.062%)  route 0.344ns (64.938%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  primary_clk (IN)
                         net (fo=0)                   0.000     0.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=3, routed)           0.673    -0.490    u12/clk_out1
    SLICE_X0Y111         FDCE                                         r  u12/btnC_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.349 f  u12/btnC_flag_reg/Q
                         net (fo=1, routed)           0.173    -0.177    u12/btnC_flag
    SLICE_X0Y111         LUT2 (Prop_lut2_I1_O)        0.045    -0.132 r  u12/enable_i_1/O
                         net (fo=2, routed)           0.172     0.040    u12/enable_i_1_n_0
    SLICE_X0Y112         FDCE                                         r  u12/enable_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  primary_clk (IN)
                         net (fo=0)                   0.000     0.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=3, routed)           0.946    -0.725    u12/clk_out1
    SLICE_X0Y112         FDCE                                         r  u12/enable_reg/C
                         clock pessimism              0.248    -0.476    
    SLICE_X0Y112         FDCE (Hold_fdce_C_CE)       -0.039    -0.515    u12/enable_reg
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 u12/btnC_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u12/enable_reg_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100MHz rise@0.000ns - clk_out1_clk_100MHz rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.580%)  route 0.352ns (65.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  primary_clk (IN)
                         net (fo=0)                   0.000     0.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=3, routed)           0.673    -0.490    u12/clk_out1
    SLICE_X0Y111         FDCE                                         r  u12/btnC_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.349 f  u12/btnC_flag_reg/Q
                         net (fo=1, routed)           0.173    -0.177    u12/btnC_flag
    SLICE_X0Y111         LUT2 (Prop_lut2_I1_O)        0.045    -0.132 r  u12/enable_i_1/O
                         net (fo=2, routed)           0.179     0.048    u12/enable_i_1_n_0
    SLICE_X1Y111         FDCE                                         r  u12/enable_reg_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  primary_clk (IN)
                         net (fo=0)                   0.000     0.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=3, routed)           0.948    -0.723    u12/clk_out1
    SLICE_X1Y111         FDCE                                         r  u12/enable_reg_lopt_replica/C
                         clock pessimism              0.245    -0.477    
    SLICE_X1Y111         FDCE (Hold_fdce_C_CE)       -0.039    -0.516    u12/enable_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.564    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generate_100MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    generate_100MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y111     u12/btnC_flag_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y112     u12/enable_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y111     u12/enable_reg_lopt_replica/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y111     u12/btnC_flag_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y111     u12/btnC_flag_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y112     u12/enable_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y111     u12/enable_reg_lopt_replica/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y111     u12/enable_reg_lopt_replica/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y112     u12/enable_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y112     u12/enable_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y111     u12/btnC_flag_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y111     u12/btnC_flag_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y112     u12/enable_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y111     u12/enable_reg_lopt_replica/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y111     u12/enable_reg_lopt_replica/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_100MHz
  To Clock:  clkfbout_clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_100MHz
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { generate_100MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    generate_100MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  generate_100MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  generate_100MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  generate_100MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  generate_100MHz/inst/mmcm_adv_inst/CLKFBOUT



