# do PONG_GAME_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/itvchi/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/itvchi/Pulpit/PONG {/home/itvchi/Pulpit/PONG/layer0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:35 on Sep 07,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/itvchi/Pulpit/PONG" /home/itvchi/Pulpit/PONG/layer0.v 
# -- Compiling module layer0
# 
# Top level modules:
# 	layer0
# End time: 23:40:35 on Sep 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/itvchi/Pulpit/PONG {/home/itvchi/Pulpit/PONG/color_mixer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:35 on Sep 07,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/itvchi/Pulpit/PONG" /home/itvchi/Pulpit/PONG/color_mixer.v 
# -- Compiling module color_mixer
# 
# Top level modules:
# 	color_mixer
# End time: 23:40:35 on Sep 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/itvchi/Pulpit/PONG {/home/itvchi/Pulpit/PONG/data_enable.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:35 on Sep 07,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/itvchi/Pulpit/PONG" /home/itvchi/Pulpit/PONG/data_enable.v 
# -- Compiling module data_enable
# 
# Top level modules:
# 	data_enable
# End time: 23:40:36 on Sep 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/itvchi/Pulpit/PONG {/home/itvchi/Pulpit/PONG/ROM_2PORT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:36 on Sep 07,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/itvchi/Pulpit/PONG" /home/itvchi/Pulpit/PONG/ROM_2PORT.v 
# -- Compiling module ROM_2PORT
# 
# Top level modules:
# 	ROM_2PORT
# End time: 23:40:36 on Sep 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/itvchi/Pulpit/PONG {/home/itvchi/Pulpit/PONG/layer1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:36 on Sep 07,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/itvchi/Pulpit/PONG" /home/itvchi/Pulpit/PONG/layer1.v 
# -- Compiling module layer1
# 
# Top level modules:
# 	layer1
# End time: 23:40:36 on Sep 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/itvchi/Pulpit/PONG {/home/itvchi/Pulpit/PONG/lcd_driver.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:36 on Sep 07,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/itvchi/Pulpit/PONG" /home/itvchi/Pulpit/PONG/lcd_driver.v 
# -- Compiling module lcd_driver
# 
# Top level modules:
# 	lcd_driver
# End time: 23:40:36 on Sep 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/itvchi/Pulpit/PONG {/home/itvchi/Pulpit/PONG/clk_div4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:36 on Sep 07,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/itvchi/Pulpit/PONG" /home/itvchi/Pulpit/PONG/clk_div4.v 
# -- Compiling module clk_div4
# 
# Top level modules:
# 	clk_div4
# End time: 23:40:36 on Sep 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/itvchi/Pulpit/PONG {/home/itvchi/Pulpit/PONG/PONG_GAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:36 on Sep 07,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/itvchi/Pulpit/PONG" /home/itvchi/Pulpit/PONG/PONG_GAME.v 
# -- Compiling module PONG_GAME
# 
# Top level modules:
# 	PONG_GAME
# End time: 23:40:36 on Sep 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/itvchi/Pulpit/PONG {/home/itvchi/Pulpit/PONG/PLL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:36 on Sep 07,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/itvchi/Pulpit/PONG" /home/itvchi/Pulpit/PONG/PLL.v 
# -- Compiling module PLL
# 
# Top level modules:
# 	PLL
# End time: 23:40:36 on Sep 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/itvchi/Pulpit/PONG {/home/itvchi/Pulpit/PONG/RAM_2PORT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:36 on Sep 07,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/itvchi/Pulpit/PONG" /home/itvchi/Pulpit/PONG/RAM_2PORT.v 
# -- Compiling module RAM_2PORT
# 
# Top level modules:
# 	RAM_2PORT
# End time: 23:40:36 on Sep 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/itvchi/Pulpit/PONG/db {/home/itvchi/Pulpit/PONG/db/PLL_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:36 on Sep 07,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/itvchi/Pulpit/PONG/db" /home/itvchi/Pulpit/PONG/db/PLL_altpll.v 
# -- Compiling module PLL_altpll
# 
# Top level modules:
# 	PLL_altpll
# End time: 23:40:36 on Sep 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/itvchi/Pulpit/PONG {/home/itvchi/Pulpit/PONG/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:36 on Sep 07,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/itvchi/Pulpit/PONG" /home/itvchi/Pulpit/PONG/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 23:40:36 on Sep 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 23:40:36 on Sep 07,2020
# Loading work.tb
# Loading work.PLL
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.ROM_2PORT
# Loading altera_mf_ver.altsyncram
# Loading work.layer0
# Loading work.lcd_driver
# Loading work.clk_div4
# Loading work.data_enable
# Loading work.RAM_2PORT
# Loading work.layer1
# Loading work.color_mixer
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) /home/itvchi/Pulpit/PONG/tb.v(35): [PCDPC] - Port size (8) does not match connection size (1) for port 'o_red'. The port definition is at: /home/itvchi/Pulpit/PONG/lcd_driver.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb/lcd File: /home/itvchi/Pulpit/PONG/lcd_driver.v
# ** Warning: (vsim-3015) /home/itvchi/Pulpit/PONG/tb.v(35): [PCDPC] - Port size (8) does not match connection size (1) for port 'o_green'. The port definition is at: /home/itvchi/Pulpit/PONG/lcd_driver.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb/lcd File: /home/itvchi/Pulpit/PONG/lcd_driver.v
# ** Warning: (vsim-3015) /home/itvchi/Pulpit/PONG/tb.v(35): [PCDPC] - Port size (8) does not match connection size (1) for port 'o_blue'. The port definition is at: /home/itvchi/Pulpit/PONG/lcd_driver.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /tb/lcd File: /home/itvchi/Pulpit/PONG/lcd_driver.v
# ** Warning: (vsim-3017) /home/itvchi/Pulpit/PONG/tb.v(37): [TFMPC] - Too few port connections. Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb/ram File: /home/itvchi/Pulpit/PONG/RAM_2PORT.v
# ** Warning: (vsim-3722) /home/itvchi/Pulpit/PONG/tb.v(37): [TFMPC] - Missing connection for port 'data'.
# ** Warning: (vsim-3722) /home/itvchi/Pulpit/PONG/tb.v(37): [TFMPC] - Missing connection for port 'wraddress'.
# ** Warning: (vsim-3722) /home/itvchi/Pulpit/PONG/tb.v(37): [TFMPC] - Missing connection for port 'wrclock'.
# ** Warning: (vsim-3722) /home/itvchi/Pulpit/PONG/tb.v(37): [TFMPC] - Missing connection for port 'wren'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb.tiles.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb.ram.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: tb.pll.altpll_component.cycloneiii_pll.pll3
# Break key hit
# Break in Module MF_cycloneiii_pll at /build/swbuild/SJ/nightly/19.1std/670/l64/work/modelsim/eda/sim_lib/altera_mf.v line 17576
# End time: 23:41:43 on Sep 07,2020, Elapsed time: 0:01:07
# Errors: 0, Warnings: 15
