
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_table>:
	return cb(str, strl, ctx);
}

int cbvprintf_package(void *packaged, size_t len, uint32_t flags,
		      const char *fmt, va_list ap)
{
   0:	08 1a 00 20 e9 18 00 00 dd 5b 00 00 a1 18 00 00     ... .....[......
	const char *s;
	bool parsing = false;
	/* Flag indicates that rw strings are stored as array with positions,
	 * instead of appending them to the package.
	 */
	bool rws_pos_en = !!(flags & CBPRINTF_PACKAGE_ADD_RW_STR_POS);
  10:	a1 18 00 00 a1 18 00 00 a1 18 00 00 a1 18 00 00     ................
	...

	/*
	 * Otherwise we must ensure we can store at least
	 * the pointer to the format string itself.
	 */
	if (buf0 != NULL && BUF_OFFSET + sizeof(char *) > len) {
  2c:	65 15 00 00 a1 18 00 00 00 00 00 00 09 15 00 00     e...............
	unsigned int s_ro_cnt = 0; /* number of ro strings */
  3c:	a1 18 00 00                                         ....

00000040 <_irq_vector_table>:
	unsigned int s_rw_cnt = 0; /* number of rw strings */
  40:	f5 15 00 00 f5 15 00 00 f5 15 00 00 f5 15 00 00     ................

		/* copy va_list data over to our buffer */
		if (is_str_arg) {
			s = va_arg(ap, char *);
process_string:
			if (buf0 != NULL) {
  50:	f5 15 00 00 f5 15 00 00 f5 15 00 00 f5 15 00 00     ................
			}

			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
			bool do_ro = !!(flags & CBPRINTF_PACKAGE_ADD_RO_STR_POS);

			if (is_ro && !do_ro) {
  60:	f5 15 00 00 f5 15 00 00 f5 15 00 00 f5 15 00 00     ................
				 * In the do_ro case we must consider
				 * room for possible STR_POS_RO_FLAG.
				 * Otherwise the index range is 8 bits
				 * and any overflow is caught later.
				 */
				if (do_ro && s_ptr_idx > STR_POS_MASK) {
  70:	f5 15 00 00 f5 15 00 00 f5 15 00 00 f5 15 00 00     ................
				if (s_idx >= ARRAY_SIZE(str_ptr_pos)) {
					__ASSERT(false, "str_ptr_pos[] too small");
					return -EINVAL;
				}

				if (buf0 != NULL) {
  80:	f5 15 00 00 f5 15 00 00 f5 15 00 00 f5 15 00 00     ................
					/*
					 * Remember string pointer location.
					 * We will append non-ro strings later.
					 */
					str_ptr_pos[s_idx] = s_ptr_idx;
  90:	f5 15 00 00 f5 15 00 00 f5 15 00 00 f5 15 00 00     ................
					str_ptr_arg[s_idx] = arg_idx;
					if (is_ro) {
						/* flag read-only string. */
						str_ptr_pos[s_idx] |= STR_POS_RO_FLAG;
  a0:	f5 15 00 00 f5 15 00 00 f5 15 00 00 f5 15 00 00     ................
					 * and size of the pointer position prefix.
					 */
					len += strlen(s) + 1 + 1;
				}

				s_idx++;
  b0:	f5 15 00 00 f5 15 00 00 f5 15 00 00 f5 15 00 00     ................
		buf += len % CBPRINTF_PACKAGE_ALIGNMENT;
  c0:	f5 15 00 00 f5 15 00 00 f5 15 00 00 f5 15 00 00     ................
				parsing = false;
  d0:	f5 15 00 00 f5 15 00 00 f5 15 00 00 f5 15 00 00     ................
					arg_idx++;
  e0:	f5 15 00 00 f5 15 00 00 f5 15 00 00 f5 15 00 00     ................
			switch (*fmt) {
  f0:	f5 15 00 00 f5 15 00 00 f5 15 00 00 f5 15 00 00     ................
 100:	f5 15 00 00 f5 15 00 00 f5 15 00 00 f5 15 00 00     ................
 110:	f5 15 00 00 f5 15 00 00 f5 15 00 00 f5 15 00 00     ................
				arg_idx--;
 120:	f5 15 00 00 f5 15 00 00 f5 15 00 00 f5 15 00 00     ................
			switch (*fmt) {
 130:	f5 15 00 00 f5 15 00 00 f5 15 00 00 f5 15 00 00     ................
			if (*++fmt == '\0') {
 140:	f5 15 00 00 f5 15 00 00 f5 15 00 00 f5 15 00 00     ................
			switch (*fmt) {
 150:	f5 15 00 00                                         ....

Disassembly of section text:

00000154 <__aeabi_uldivmod>:
     154:	b953      	cbnz	r3, 16c <__aeabi_uldivmod+0x18>
     156:	b94a      	cbnz	r2, 16c <__aeabi_uldivmod+0x18>
     158:	2900      	cmp	r1, #0
     15a:	bf08      	it	eq
     15c:	2800      	cmpeq	r0, #0
     15e:	bf1c      	itt	ne
     160:	f04f 31ff 	movne.w	r1, #4294967295
     164:	f04f 30ff 	movne.w	r0, #4294967295
     168:	f000 b80c 	b.w	184 <__aeabi_idiv0>
     16c:	f1ad 0c08 	sub.w	ip, sp, #8
     170:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     174:	f000 f808 	bl	188 <__udivmoddi4>
     178:	f8dd e004 	ldr.w	lr, [sp, #4]
     17c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     180:	b004      	add	sp, #16
     182:	4770      	bx	lr

00000184 <__aeabi_idiv0>:
     184:	4770      	bx	lr
     186:	bf00      	nop

00000188 <__udivmoddi4>:
     188:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     18c:	4686      	mov	lr, r0
     18e:	468c      	mov	ip, r1
     190:	4608      	mov	r0, r1
     192:	9e08      	ldr	r6, [sp, #32]
     194:	4615      	mov	r5, r2
     196:	4674      	mov	r4, lr
     198:	4619      	mov	r1, r3
     19a:	2b00      	cmp	r3, #0
     19c:	f040 80c1 	bne.w	322 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xa2>
     1a0:	4285      	cmp	r5, r0
     1a2:	fab2 f282 	clz	r2, r2
     1a6:	d945      	bls.n	234 <CONFIG_SRAM_SIZE+0x74>
     1a8:	b14a      	cbz	r2, 1be <__udivmoddi4+0x36>
     1aa:	f1c2 0320 	rsb	r3, r2, #32
     1ae:	fa00 fc02 	lsl.w	ip, r0, r2
     1b2:	4095      	lsls	r5, r2
     1b4:	4094      	lsls	r4, r2
     1b6:	fa2e f303 	lsr.w	r3, lr, r3
     1ba:	ea43 0c0c 	orr.w	ip, r3, ip
     1be:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     1c2:	b2a8      	uxth	r0, r5
     1c4:	0c23      	lsrs	r3, r4, #16
     1c6:	fbbc f8fe 	udiv	r8, ip, lr
     1ca:	fb0e cc18 	mls	ip, lr, r8, ip
     1ce:	fb08 f900 	mul.w	r9, r8, r0
     1d2:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
     1d6:	4599      	cmp	r9, r3
     1d8:	d928      	bls.n	22c <CONFIG_SRAM_SIZE+0x6c>
     1da:	18eb      	adds	r3, r5, r3
     1dc:	f108 37ff 	add.w	r7, r8, #4294967295
     1e0:	d204      	bcs.n	1ec <CONFIG_SRAM_SIZE+0x2c>
     1e2:	4599      	cmp	r9, r3
     1e4:	d902      	bls.n	1ec <CONFIG_SRAM_SIZE+0x2c>
     1e6:	f1a8 0702 	sub.w	r7, r8, #2
     1ea:	442b      	add	r3, r5
     1ec:	eba3 0309 	sub.w	r3, r3, r9
     1f0:	b2a4      	uxth	r4, r4
     1f2:	fbb3 fcfe 	udiv	ip, r3, lr
     1f6:	fb0e 331c 	mls	r3, lr, ip, r3
     1fa:	fb0c f000 	mul.w	r0, ip, r0
     1fe:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     202:	42a0      	cmp	r0, r4
     204:	d914      	bls.n	230 <CONFIG_SRAM_SIZE+0x70>
     206:	192c      	adds	r4, r5, r4
     208:	f10c 33ff 	add.w	r3, ip, #4294967295
     20c:	d204      	bcs.n	218 <CONFIG_SRAM_SIZE+0x58>
     20e:	42a0      	cmp	r0, r4
     210:	d902      	bls.n	218 <CONFIG_SRAM_SIZE+0x58>
     212:	f1ac 0302 	sub.w	r3, ip, #2
     216:	442c      	add	r4, r5
				parsing = false;
     218:	1a24      	subs	r4, r4, r0
     21a:	ea43 4007 	orr.w	r0, r3, r7, lsl #16
				align = VA_STACK_ALIGN(size_t);
     21e:	b11e      	cbz	r6, 228 <CONFIG_SRAM_SIZE+0x68>
				size = sizeof(size_t);
     220:	40d4      	lsrs	r4, r2
				continue;
     222:	2300      	movs	r3, #0
				align = VA_STACK_ALIGN(ptrdiff_t);
     224:	6034      	str	r4, [r6, #0]
     226:	6073      	str	r3, [r6, #4]
				size = sizeof(ptrdiff_t);
     228:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				if (fmt[-1] == 'l') {
     22c:	4647      	mov	r7, r8
     22e:	e7dd      	b.n	1ec <CONFIG_SRAM_SIZE+0x2c>
     230:	4663      	mov	r3, ip
				parsing = false;
     232:	e7f1      	b.n	218 <CONFIG_SRAM_SIZE+0x58>
		buf = (void *) ROUND_UP(buf, align);
     234:	bb92      	cbnz	r2, 29c <CONFIG_PM_PARTITION_SIZE_PROVISION+0x1c>
     236:	1b43      	subs	r3, r0, r5
     238:	2101      	movs	r1, #1
     23a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     23e:	b2af      	uxth	r7, r5
		if (buf0 != NULL && BUF_OFFSET + size > len) {
     240:	0c20      	lsrs	r0, r4, #16
     242:	fbb3 fcfe 	udiv	ip, r3, lr
     246:	fb0e 331c 	mls	r3, lr, ip, r3
     24a:	fb0c f807 	mul.w	r8, ip, r7
		if (is_str_arg) {
     24e:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
			}
			buf += sizeof(char *);

			is_str_arg = false;
		} else if (size == sizeof(int)) {
     252:	4598      	cmp	r8, r3
     254:	d961      	bls.n	31a <CONFIG_PM_PARTITION_SIZE_PROVISION+0x9a>
     256:	18eb      	adds	r3, r5, r3

			if (buf0 != NULL) {
				*(long *)buf = v;
			}
			buf += sizeof(long);
		} else if (size == sizeof(long long)) {
     258:	f10c 30ff 	add.w	r0, ip, #4294967295
     25c:	d204      	bcs.n	268 <CONFIG_SRAM_SIZE+0xa8>
     25e:	4598      	cmp	r8, r3
			long long v = va_arg(ap, long long);
     260:	d902      	bls.n	268 <CONFIG_SRAM_SIZE+0xa8>
     262:	f1ac 0002 	sub.w	r0, ip, #2
     266:	442b      	add	r3, r5
     268:	eba3 0308 	sub.w	r3, r3, r8
     26c:	b2a4      	uxth	r4, r4
     26e:	fbb3 fcfe 	udiv	ip, r3, lr

			if (buf0 != NULL) {
     272:	fb0e 331c 	mls	r3, lr, ip, r3
				if (Z_CBPRINTF_VA_STACK_LL_DBL_MEMCPY) {
					memcpy(buf, &v, sizeof(long long));
				} else {
					*(long long *)buf = v;
     276:	fb0c f707 	mul.w	r7, ip, r7
				}
			}
			buf += sizeof(long long);
     27a:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
					if (fmt[-2] == 'l') {
     27e:	42a7      	cmp	r7, r4
     280:	d94d      	bls.n	31e <CONFIG_PM_PARTITION_SIZE_PROVISION+0x9e>
     282:	192c      	adds	r4, r5, r4
				parsing = false;
     284:	f10c 33ff 	add.w	r3, ip, #4294967295
						align = VA_STACK_ALIGN(long);
     288:	d204      	bcs.n	294 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x14>
						size = sizeof(long);
     28a:	42a7      	cmp	r7, r4
     28c:	d902      	bls.n	294 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x14>
				parsing = false;
     28e:	f1ac 0302 	sub.w	r3, ip, #2
						align = VA_STACK_ALIGN(long long);
     292:	442c      	add	r4, r5
						size = sizeof(long long);
     294:	1be4      	subs	r4, r4, r7
     296:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
				if (fmt[-1] == 'L') {
     29a:	e7c0      	b.n	21e <CONFIG_SRAM_SIZE+0x5e>
     29c:	f1c2 0320 	rsb	r3, r2, #32
					v.d = va_arg(ap, double);
     2a0:	4095      	lsls	r5, r2
     2a2:	4094      	lsls	r4, r2
     2a4:	fa20 f103 	lsr.w	r1, r0, r3
     2a8:	fa2e f303 	lsr.w	r3, lr, r3
     2ac:	ea4f 4e15 	mov.w	lr, r5, lsr #16
				buf = (void *) ROUND_UP(buf, align);
     2b0:	4090      	lsls	r0, r2
     2b2:	b2af      	uxth	r7, r5
     2b4:	4303      	orrs	r3, r0
				if (buf0 != NULL) {
     2b6:	fbb1 fcfe 	udiv	ip, r1, lr
					if (BUF_OFFSET + size > len) {
     2ba:	fb0e 101c 	mls	r0, lr, ip, r1
     2be:	0c19      	lsrs	r1, r3, #16
					} else if (fmt[-1] == 'L') {
     2c0:	fb0c f807 	mul.w	r8, ip, r7
     2c4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
						*(double *)buf = v.d;
     2c8:	4588      	cmp	r8, r1
				buf += size;
     2ca:	d922      	bls.n	312 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x92>
				parsing = false;
     2cc:	1869      	adds	r1, r5, r1
				continue;
     2ce:	f10c 30ff 	add.w	r0, ip, #4294967295
     2d2:	d204      	bcs.n	2de <CONFIG_PM_PARTITION_SIZE_PROVISION+0x5e>
     2d4:	4588      	cmp	r8, r1
					v.ld = va_arg(ap, long double);
     2d6:	d902      	bls.n	2de <CONFIG_PM_PARTITION_SIZE_PROVISION+0x5e>
     2d8:	f1ac 0002 	sub.w	r0, ip, #2
     2dc:	4429      	add	r1, r5
     2de:	eba1 0108 	sub.w	r1, r1, r8
     2e2:	b29b      	uxth	r3, r3
     2e4:	fbb1 fcfe 	udiv	ip, r1, lr
					size = sizeof(long double);
     2e8:	fb0e 111c 	mls	r1, lr, ip, r1
						return -ENOSPC;
     2ec:	fb0c f707 	mul.w	r7, ip, r7
						*(long double *)buf = v.ld;
     2f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
     2f4:	429f      	cmp	r7, r3
				parsing = false;
     2f6:	d90e      	bls.n	316 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x96>
				align = VA_STACK_ALIGN(void *);
     2f8:	18eb      	adds	r3, r5, r3
     2fa:	f10c 31ff 	add.w	r1, ip, #4294967295
				size = sizeof(void *);
     2fe:	d204      	bcs.n	30a <CONFIG_PM_PARTITION_SIZE_PROVISION+0x8a>
				is_str_arg = true;
     300:	429f      	cmp	r7, r3
				parsing = false;
     302:	d902      	bls.n	30a <CONFIG_PM_PARTITION_SIZE_PROVISION+0x8a>
				align = VA_STACK_ALIGN(void *);
     304:	f1ac 0102 	sub.w	r1, ip, #2
				size = sizeof(void *);
     308:	442b      	add	r3, r5
     30a:	1bdb      	subs	r3, r3, r7
			s = va_arg(ap, char *);
     30c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
     310:	e793      	b.n	23a <CONFIG_SRAM_SIZE+0x7a>
     312:	4660      	mov	r0, ip
     314:	e7e3      	b.n	2de <CONFIG_PM_PARTITION_SIZE_PROVISION+0x5e>
     316:	4661      	mov	r1, ip
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
     318:	e7f7      	b.n	30a <CONFIG_PM_PARTITION_SIZE_PROVISION+0x8a>
			if (*++fmt == '\0') {
     31a:	4660      	mov	r0, ip
     31c:	e7a4      	b.n	268 <CONFIG_SRAM_SIZE+0xa8>
#else
	#define RO_START 0
	#define RO_END 0
#endif

	return (((const char *)addr >= (const char *)RO_START) &&
     31e:	4663      	mov	r3, ip
     320:	e7b8      	b.n	294 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x14>
     322:	4283      	cmp	r3, r0
     324:	d906      	bls.n	334 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xb4>
     326:	b916      	cbnz	r6, 32e <CONFIG_PM_PARTITION_SIZE_PROVISION+0xae>
     328:	2100      	movs	r1, #0
     32a:	4608      	mov	r0, r1
     32c:	e77c      	b.n	228 <CONFIG_SRAM_SIZE+0x68>
     32e:	e9c6 e000 	strd	lr, r0, [r6]
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
     332:	e7f9      	b.n	328 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xa8>
     334:	fab3 f783 	clz	r7, r3
			bool do_ro = !!(flags & CBPRINTF_PACKAGE_ADD_RO_STR_POS);
     338:	b98f      	cbnz	r7, 35e <CONFIG_PM_PARTITION_SIZE_PROVISION+0xde>
     33a:	4283      	cmp	r3, r0
     33c:	d301      	bcc.n	342 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xc2>
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
     33e:	4572      	cmp	r2, lr
     340:	d808      	bhi.n	354 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xd4>
     342:	ebbe 0402 	subs.w	r4, lr, r2
						s_rw_cnt++;
     346:	eb60 0303 	sbc.w	r3, r0, r3
     34a:	2001      	movs	r0, #1
     34c:	469c      	mov	ip, r3
				} else if (is_ro) {
     34e:	b91e      	cbnz	r6, 358 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xd8>
					len += 1;
     350:	2100      	movs	r1, #0
     352:	e769      	b.n	228 <CONFIG_SRAM_SIZE+0x68>
     354:	4638      	mov	r0, r7
				} else if (rws_pos_en) {
     356:	e7fa      	b.n	34e <CONFIG_PM_PARTITION_SIZE_PROVISION+0xce>
     358:	e9c6 4c00 	strd	r4, ip, [r6]
					len += 2;
     35c:	e7f8      	b.n	350 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xd0>
     35e:	f1c7 0c20 	rsb	ip, r7, #32
					len += strlen(s) + 1 + 1;
     362:	40bb      	lsls	r3, r7
     364:	fa0e f507 	lsl.w	r5, lr, r7
     368:	fa22 f40c 	lsr.w	r4, r2, ip
			int v = va_arg(ap, int);
     36c:	fa2e f10c 	lsr.w	r1, lr, ip
     370:	40ba      	lsls	r2, r7
     372:	431c      	orrs	r4, r3
			if (buf0 != NULL) {
     374:	fa20 f30c 	lsr.w	r3, r0, ip
			buf += sizeof(int);
     378:	40b8      	lsls	r0, r7
     37a:	ea4f 4914 	mov.w	r9, r4, lsr #16
	 * We remember the size of the argument list as a multiple of
	 * sizeof(int) and limit it to a 8-bit field. That means 1020 bytes
	 * worth of va_list, or about 127 arguments on a 64-bit system
	 * (twice that on 32-bit systems). That ought to be good enough.
	 */
	if (BUF_OFFSET / sizeof(int) > 255) {
     37e:	4301      	orrs	r1, r0
     380:	fa1f fe84 	uxth.w	lr, r4
     384:	fbb3 f8f9 	udiv	r8, r3, r9
	if (buf0 == NULL) {
		return BUF_OFFSET + len - CBPRINTF_PACKAGE_ALIGNMENT;
	}

	/* Clear our buffer header. We made room for it initially. */
	*(char **)buf0 = NULL;
     388:	fb09 3018 	mls	r0, r9, r8, r3

	/* Record end of argument list. */
	pkg_hdr->desc.len = BUF_OFFSET / sizeof(int);
     38c:	0c0b      	lsrs	r3, r1, #16
     38e:	fb08 fa0e 	mul.w	sl, r8, lr

	if (rws_pos_en) {
     392:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
		/* Strings are appended, update location counter. */
		pkg_hdr->desc.str_cnt = 0;
		pkg_hdr->desc.rw_str_cnt = s_rw_cnt;
     396:	459a      	cmp	sl, r3
		/* Strings are appended, update append counter. */
		pkg_hdr->desc.str_cnt = s_rw_cnt;
		pkg_hdr->desc.rw_str_cnt = 0;
	}

	pkg_hdr->desc.ro_str_cnt = s_ro_cnt;
     398:	d940      	bls.n	41c <CONFIG_FLASH_SIZE+0x1c>
     39a:	18e3      	adds	r3, r4, r3
#ifdef CONFIG_CBPRINTF_PACKAGE_HEADER_STORE_CREATION_FLAGS
	pkg_hdr->desc.pkg_flags = flags;
#endif

	/* Store strings pointer locations of read only strings. */
	if (s_ro_cnt) {
     39c:	f108 30ff 	add.w	r0, r8, #4294967295
			/* retrieve the string pointer */
			s = *(char **)(buf0 + str_ptr_pos[i] * sizeof(int));
			/* clear the in-buffer pointer (less entropy if compressed) */
			*(char **)(buf0 + str_ptr_pos[i] * sizeof(int)) = NULL;
			/* find the string length including terminating '\0' */
			size = strlen(s) + 1;
     3a0:	d204      	bcs.n	3ac <CONFIG_PM_PARTITION_SIZE_PROVISION+0x12c>
     3a2:	459a      	cmp	sl, r3
     3a4:	d902      	bls.n	3ac <CONFIG_PM_PARTITION_SIZE_PROVISION+0x12c>
     3a6:	f1a8 0002 	sub.w	r0, r8, #2
     3aa:	4423      	add	r3, r4
     3ac:	eba3 030a 	sub.w	r3, r3, sl
		return BUF_OFFSET + len - CBPRINTF_PACKAGE_ALIGNMENT;
     3b0:	b289      	uxth	r1, r1
     3b2:	fbb3 f8f9 	udiv	r8, r3, r9
		pkg_hdr->desc.str_cnt = s_rw_cnt;
     3b6:	fb09 3318 	mls	r3, r9, r8, r3
		pkg_hdr->desc.rw_str_cnt = 0;
     3ba:	fb08 fe0e 	mul.w	lr, r8, lr
		for (i = 0; i < s_idx; i++) {
     3be:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
			if (!(str_ptr_pos[i] & STR_POS_RO_FLAG)) {
     3c2:	458e      	cmp	lr, r1
     3c4:	d92c      	bls.n	420 <CONFIG_FLASH_SIZE+0x20>
     3c6:	1861      	adds	r1, r4, r1
     3c8:	f108 33ff 	add.w	r3, r8, #4294967295
     3cc:	d204      	bcs.n	3d8 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x158>
     3ce:	458e      	cmp	lr, r1
     3d0:	d902      	bls.n	3d8 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x158>
     3d2:	f1a8 0302 	sub.w	r3, r8, #2
			uint8_t pos = str_ptr_pos[i] & STR_POS_MASK;
     3d6:	4421      	add	r1, r4
			if (BUF_OFFSET + 1 > len) {
     3d8:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
     3dc:	eba1 010e 	sub.w	r1, r1, lr
			*buf++ = pos;
     3e0:	fba0 9802 	umull	r9, r8, r0, r2
     3e4:	4541      	cmp	r1, r8
		for (i = 0; i < s_idx; i++) {
     3e6:	46ce      	mov	lr, r9
     3e8:	4643      	mov	r3, r8
     3ea:	d302      	bcc.n	3f2 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x172>
		if (rws_pos_en) {
     3ec:	d106      	bne.n	3fc <CONFIG_PM_PARTITION_SIZE_PROVISION+0x17c>
     3ee:	454d      	cmp	r5, r9
			*buf++ = str_ptr_arg[i];
     3f0:	d204      	bcs.n	3fc <CONFIG_PM_PARTITION_SIZE_PROVISION+0x17c>
     3f2:	3801      	subs	r0, #1
     3f4:	ebb9 0e02 	subs.w	lr, r9, r2
     3f8:	eb68 0304 	sbc.w	r3, r8, r4
     3fc:	2e00      	cmp	r6, #0
			size = 0;
     3fe:	d0a7      	beq.n	350 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xd0>
		}

		/* make sure it fits */
		if (BUF_OFFSET + 1 + size > len) {
     400:	ebb5 020e 	subs.w	r2, r5, lr
     404:	eb61 0103 	sbc.w	r1, r1, r3
     408:	fa01 fc0c 	lsl.w	ip, r1, ip
			return -ENOSPC;
		}
		/* store the pointer position prefix */
		*buf++ = str_ptr_pos[i];
     40c:	fa22 f307 	lsr.w	r3, r2, r7
     410:	40f9      	lsrs	r1, r7
     412:	ea4c 0303 	orr.w	r3, ip, r3
     416:	e9c6 3100 	strd	r3, r1, [r6]
		/* copy the string with its terminating '\0' */
		memcpy(buf, s, size);
     41a:	e799      	b.n	350 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xd0>
     41c:	4640      	mov	r0, r8
     41e:	e7c5      	b.n	3ac <CONFIG_PM_PARTITION_SIZE_PROVISION+0x12c>
     420:	4643      	mov	r3, r8
		buf += size;
     422:	e7d9      	b.n	3d8 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x158>

00000424 <button_changed>:
#define ClearBit(x, y) (x &= ~(1<<y))     // 特定位清0
#define GetBit(x, y)   (x &= (1<<y))      // 特定位取值
#define ReveBit(x, y)  (x ^= (1<<y))      // 特定位取反

static void button_changed(uint32_t button_state, uint32_t has_changed)
{
     424:	b510      	push	{r4, lr}
	uint32_t buttons = button_state & has_changed;
     426:	ea00 0401 	and.w	r4, r0, r1
    static uint8_t state = 0;

    if (buttons & DK_BTN1_MSK) {
     42a:	f014 0f01 	tst.w	r4, #1
     42e:	d109      	bne.n	444 <button_changed+0x20>
            dk_set_led_off(DK_LED1);
            ClearBit(state, 1);
        }
    }

    if (buttons & DK_BTN2_MSK) {
     430:	f014 0f02 	tst.w	r4, #2
     434:	d121      	bne.n	47a <button_changed+0x56>
            dk_set_led_off(DK_LED2);
            ClearBit(state, 2);
        }
    }

    if (buttons & DK_BTN3_MSK) {
     436:	f014 0f04 	tst.w	r4, #4
     43a:	d139      	bne.n	4b0 <button_changed+0x8c>
            dk_set_led_off(DK_LED3);
            ClearBit(state, 3);
        }
    }

    if (buttons & DK_BTN4_MSK) {
     43c:	f014 0f08 	tst.w	r4, #8
     440:	d151      	bne.n	4e6 <button_changed+0xc2>
        {
            dk_set_led_off(DK_LED4);
            ClearBit(state, 4);
        }
    }
}
     442:	bd10      	pop	{r4, pc}
        printk("Button_1 Click\r\n");
     444:	4835      	ldr	r0, [pc, #212]	; (51c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x34>)
     446:	f004 ffa8 	bl	539a <printk>
        if(GetBit(state, 1) == 0)
     44a:	4a35      	ldr	r2, [pc, #212]	; (520 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x38>)
     44c:	7813      	ldrb	r3, [r2, #0]
     44e:	f003 0302 	and.w	r3, r3, #2
     452:	7013      	strb	r3, [r2, #0]
     454:	b943      	cbnz	r3, 468 <button_changed+0x44>
            dk_set_led_on(DK_LED1);
     456:	2000      	movs	r0, #0
     458:	f006 f9bd 	bl	67d6 <dk_set_led_on>
            SetBit(state, 1);
     45c:	4a30      	ldr	r2, [pc, #192]	; (520 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x38>)
     45e:	7813      	ldrb	r3, [r2, #0]
     460:	f043 0302 	orr.w	r3, r3, #2
     464:	7013      	strb	r3, [r2, #0]
     466:	e7e3      	b.n	430 <button_changed+0xc>
            dk_set_led_off(DK_LED1);
     468:	2000      	movs	r0, #0
     46a:	f006 f9b9 	bl	67e0 <dk_set_led_off>
            ClearBit(state, 1);
     46e:	4a2c      	ldr	r2, [pc, #176]	; (520 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x38>)
     470:	7813      	ldrb	r3, [r2, #0]
     472:	f023 0302 	bic.w	r3, r3, #2
     476:	7013      	strb	r3, [r2, #0]
     478:	e7da      	b.n	430 <button_changed+0xc>
        printk("Button_2 Click\r\n");
     47a:	482a      	ldr	r0, [pc, #168]	; (524 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x3c>)
     47c:	f004 ff8d 	bl	539a <printk>
        if(GetBit(state, 2) == 0)
     480:	4a27      	ldr	r2, [pc, #156]	; (520 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x38>)
     482:	7813      	ldrb	r3, [r2, #0]
     484:	f003 0304 	and.w	r3, r3, #4
     488:	7013      	strb	r3, [r2, #0]
     48a:	b943      	cbnz	r3, 49e <button_changed+0x7a>
            dk_set_led_on(DK_LED2);
     48c:	2001      	movs	r0, #1
     48e:	f006 f9a2 	bl	67d6 <dk_set_led_on>
            SetBit(state, 2);
     492:	4a23      	ldr	r2, [pc, #140]	; (520 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x38>)
     494:	7813      	ldrb	r3, [r2, #0]
     496:	f043 0304 	orr.w	r3, r3, #4
     49a:	7013      	strb	r3, [r2, #0]
     49c:	e7cb      	b.n	436 <button_changed+0x12>
            dk_set_led_off(DK_LED2);
     49e:	2001      	movs	r0, #1
     4a0:	f006 f99e 	bl	67e0 <dk_set_led_off>
            ClearBit(state, 2);
     4a4:	4a1e      	ldr	r2, [pc, #120]	; (520 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x38>)
     4a6:	7813      	ldrb	r3, [r2, #0]
     4a8:	f023 0304 	bic.w	r3, r3, #4
     4ac:	7013      	strb	r3, [r2, #0]
     4ae:	e7c2      	b.n	436 <button_changed+0x12>
        printk("Button_3 Click\r\n");
     4b0:	481d      	ldr	r0, [pc, #116]	; (528 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x40>)
     4b2:	f004 ff72 	bl	539a <printk>
        if(GetBit(state, 3) == 0)
     4b6:	4a1a      	ldr	r2, [pc, #104]	; (520 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x38>)
     4b8:	7813      	ldrb	r3, [r2, #0]
     4ba:	f003 0308 	and.w	r3, r3, #8
     4be:	7013      	strb	r3, [r2, #0]
     4c0:	b943      	cbnz	r3, 4d4 <button_changed+0xb0>
            dk_set_led_on(DK_LED3);
     4c2:	2002      	movs	r0, #2
     4c4:	f006 f987 	bl	67d6 <dk_set_led_on>
            SetBit(state, 3);
     4c8:	4a15      	ldr	r2, [pc, #84]	; (520 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x38>)
     4ca:	7813      	ldrb	r3, [r2, #0]
     4cc:	f043 0308 	orr.w	r3, r3, #8
     4d0:	7013      	strb	r3, [r2, #0]
     4d2:	e7b3      	b.n	43c <button_changed+0x18>
            dk_set_led_off(DK_LED3);
     4d4:	2002      	movs	r0, #2
     4d6:	f006 f983 	bl	67e0 <dk_set_led_off>
            ClearBit(state, 3);
     4da:	4a11      	ldr	r2, [pc, #68]	; (520 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x38>)
     4dc:	7813      	ldrb	r3, [r2, #0]
     4de:	f023 0308 	bic.w	r3, r3, #8
     4e2:	7013      	strb	r3, [r2, #0]
     4e4:	e7aa      	b.n	43c <button_changed+0x18>
        printk("Button_4 Click\r\n");
     4e6:	4811      	ldr	r0, [pc, #68]	; (52c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x44>)
     4e8:	f004 ff57 	bl	539a <printk>
        if(GetBit(state, 4) == 0)
     4ec:	4a0c      	ldr	r2, [pc, #48]	; (520 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x38>)
     4ee:	7813      	ldrb	r3, [r2, #0]
     4f0:	f003 0310 	and.w	r3, r3, #16
     4f4:	7013      	strb	r3, [r2, #0]
     4f6:	b943      	cbnz	r3, 50a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x22>
            dk_set_led_on(DK_LED4);
     4f8:	2003      	movs	r0, #3
     4fa:	f006 f96c 	bl	67d6 <dk_set_led_on>
            SetBit(state, 4);
     4fe:	4a08      	ldr	r2, [pc, #32]	; (520 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x38>)
     500:	7813      	ldrb	r3, [r2, #0]
     502:	f043 0310 	orr.w	r3, r3, #16
     506:	7013      	strb	r3, [r2, #0]
     508:	e79b      	b.n	442 <button_changed+0x1e>
            dk_set_led_off(DK_LED4);
     50a:	2003      	movs	r0, #3
     50c:	f006 f968 	bl	67e0 <dk_set_led_off>
            ClearBit(state, 4);
     510:	4a03      	ldr	r2, [pc, #12]	; (520 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x38>)
     512:	7813      	ldrb	r3, [r2, #0]
     514:	f023 0310 	bic.w	r3, r3, #16
     518:	7013      	strb	r3, [r2, #0]
}
     51a:	e792      	b.n	442 <button_changed+0x1e>
     51c:	00007738 	.word	0x00007738
     520:	20000cb8 	.word	0x20000cb8
     524:	0000774c 	.word	0x0000774c
     528:	00007760 	.word	0x00007760
     52c:	00007774 	.word	0x00007774

00000530 <led_key_gpio_init>:

void led_key_gpio_init(void)
{
     530:	b508      	push	{r3, lr}
	int err;

	err = dk_buttons_init(button_changed);
     532:	4809      	ldr	r0, [pc, #36]	; (558 <led_key_gpio_init+0x28>)
     534:	f002 fc6c 	bl	2e10 <dk_buttons_init>
	if (err) {
     538:	b920      	cbnz	r0, 544 <led_key_gpio_init+0x14>
		printk("Cannot init buttons (err: %d)", err);
	}

	err = dk_leds_init();
     53a:	f002 fd13 	bl	2f64 <dk_leds_init>
	if (err) {
     53e:	4601      	mov	r1, r0
     540:	b928      	cbnz	r0, 54e <led_key_gpio_init+0x1e>
		printk("Cannot init LEDs (err: %d)", err);
	}
}
     542:	bd08      	pop	{r3, pc}
     544:	4601      	mov	r1, r0
		printk("Cannot init buttons (err: %d)", err);
     546:	4805      	ldr	r0, [pc, #20]	; (55c <led_key_gpio_init+0x2c>)
     548:	f004 ff27 	bl	539a <printk>
     54c:	e7f5      	b.n	53a <led_key_gpio_init+0xa>
		printk("Cannot init LEDs (err: %d)", err);
     54e:	4804      	ldr	r0, [pc, #16]	; (560 <led_key_gpio_init+0x30>)
     550:	f004 ff23 	bl	539a <printk>
}
     554:	e7f5      	b.n	542 <led_key_gpio_init+0x12>
     556:	bf00      	nop
     558:	00000425 	.word	0x00000425
     55c:	00007788 	.word	0x00007788
     560:	000077a8 	.word	0x000077a8

00000564 <char_out>:

	return c;
}

static int char_out(int c, void *ctx_p)
{
     564:	b508      	push	{r3, lr}
	(void) ctx_p;
	return _char_out(c);
     566:	4b02      	ldr	r3, [pc, #8]	; (570 <char_out+0xc>)
     568:	681b      	ldr	r3, [r3, #0]
     56a:	4798      	blx	r3
}
     56c:	bd08      	pop	{r3, pc}
     56e:	bf00      	nop
     570:	20000000 	.word	0x20000000

00000574 <__printk_hook_install>:
	_char_out = fn;
     574:	4b01      	ldr	r3, [pc, #4]	; (57c <__printk_hook_install+0x8>)
     576:	6018      	str	r0, [r3, #0]
}
     578:	4770      	bx	lr
     57a:	bf00      	nop
     57c:	20000000 	.word	0x20000000

00000580 <vprintk>:

void vprintk(const char *fmt, va_list ap)
{
     580:	b500      	push	{lr}
     582:	b083      	sub	sp, #12
     584:	4602      	mov	r2, r0
     586:	460b      	mov	r3, r1
int cbvprintf(cbprintf_cb out, void *ctx, const char *format, va_list ap);
#else
static inline
int cbvprintf(cbprintf_cb out, void *ctx, const char *format, va_list ap)
{
	return z_cbvprintf_impl(out, ctx, format, ap, 0);
     588:	2100      	movs	r1, #0
     58a:	9100      	str	r1, [sp, #0]
     58c:	4802      	ldr	r0, [pc, #8]	; (598 <vprintk+0x18>)
     58e:	f000 f91d 	bl	7cc <z_cbvprintf_impl>

#ifdef CONFIG_PRINTK_SYNC
		k_spin_unlock(&lock, key);
#endif
	}
}
     592:	b003      	add	sp, #12
     594:	f85d fb04 	ldr.w	pc, [sp], #4
     598:	00000565 	.word	0x00000565

0000059c <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
     59c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
     5a0:	b083      	sub	sp, #12
     5a2:	4604      	mov	r4, r0
     5a4:	4608      	mov	r0, r1
     5a6:	4615      	mov	r5, r2
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     5a8:	8b23      	ldrh	r3, [r4, #24]
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
     5aa:	f013 0f08 	tst.w	r3, #8
     5ae:	d105      	bne.n	5bc <process_event+0x20>
     5b0:	f003 0607 	and.w	r6, r3, #7
 *
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
     5b4:	2300      	movs	r3, #0
     5b6:	9300      	str	r3, [sp, #0]
	list->tail = NULL;
     5b8:	9301      	str	r3, [sp, #4]
}
     5ba:	e055      	b.n	668 <process_event+0xcc>
		if (evt == EVT_COMPLETE) {
     5bc:	2901      	cmp	r1, #1
     5be:	d009      	beq.n	5d4 <process_event+0x38>
			mgr->flags |= ONOFF_FLAG_COMPLETE;
		} else {
			__ASSERT_NO_MSG(evt == EVT_RECHECK);

			mgr->flags |= ONOFF_FLAG_RECHECK;
     5c0:	f043 0320 	orr.w	r3, r3, #32
     5c4:	8323      	strh	r3, [r4, #24]
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
     5c6:	f385 8811 	msr	BASEPRI, r5
     5ca:	f3bf 8f6f 	isb	sy
		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
}
     5ce:	b003      	add	sp, #12
     5d0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			mgr->flags |= ONOFF_FLAG_COMPLETE;
     5d4:	f043 0310 	orr.w	r3, r3, #16
     5d8:	8323      	strh	r3, [r4, #24]
     5da:	e7f4      	b.n	5c6 <process_event+0x2a>
			evt = process_recheck(mgr);
     5dc:	4620      	mov	r0, r4
     5de:	f004 ff1e 	bl	541e <process_recheck>
     5e2:	e043      	b.n	66c <process_event+0xd0>
			res = mgr->last_res;
     5e4:	f8d4 9014 	ldr.w	r9, [r4, #20]
			process_complete(mgr, &clients, res);
     5e8:	464a      	mov	r2, r9
     5ea:	4669      	mov	r1, sp
     5ec:	4620      	mov	r0, r4
     5ee:	f004 ff2f 	bl	5450 <process_complete>
		onoff_transition_fn transit = NULL;
     5f2:	f04f 0800 	mov.w	r8, #0
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     5f6:	8b23      	ldrh	r3, [r4, #24]
     5f8:	f003 0707 	and.w	r7, r3, #7
				   && !sys_slist_is_empty(&mgr->monitors);
     5fc:	42b7      	cmp	r7, r6
     5fe:	d069      	beq.n	6d4 <process_event+0x138>
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
     600:	68a2      	ldr	r2, [r4, #8]
     602:	2a00      	cmp	r2, #0
     604:	d066      	beq.n	6d4 <process_event+0x138>
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     606:	2201      	movs	r2, #1
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
     608:	f043 0308 	orr.w	r3, r3, #8
			mgr->flags = flags;
     60c:	8323      	strh	r3, [r4, #24]
     60e:	f385 8811 	msr	BASEPRI, r5
     612:	f3bf 8f6f 	isb	sy
			if (do_monitors) {
     616:	2a00      	cmp	r2, #0
     618:	d164      	bne.n	6e4 <process_event+0x148>
     61a:	9b00      	ldr	r3, [sp, #0]
			if (!sys_slist_is_empty(&clients)) {
     61c:	b12b      	cbz	r3, 62a <process_event+0x8e>
				notify_all(mgr, &clients, state, res);
     61e:	464b      	mov	r3, r9
     620:	463a      	mov	r2, r7
     622:	4669      	mov	r1, sp
     624:	4620      	mov	r0, r4
     626:	f004 ff8c 	bl	5542 <notify_all>
			if (transit != NULL) {
     62a:	f1b8 0f00 	cmp.w	r8, #0
     62e:	d002      	beq.n	636 <process_event+0x9a>
				transit(mgr, transition_complete);
     630:	4934      	ldr	r1, [pc, #208]	; (704 <process_event+0x168>)
     632:	4620      	mov	r0, r4
     634:	47c0      	blx	r8
	__asm__ volatile(
     636:	f04f 0320 	mov.w	r3, #32
     63a:	f3ef 8511 	mrs	r5, BASEPRI
     63e:	f383 8812 	msr	BASEPRI_MAX, r3
     642:	f3bf 8f6f 	isb	sy
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
     646:	8b23      	ldrh	r3, [r4, #24]
     648:	f023 0308 	bic.w	r3, r3, #8
     64c:	8323      	strh	r3, [r4, #24]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
     64e:	8b23      	ldrh	r3, [r4, #24]
     650:	f013 0f10 	tst.w	r3, #16
     654:	d04c      	beq.n	6f0 <process_event+0x154>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
     656:	f023 0310 	bic.w	r3, r3, #16
     65a:	8323      	strh	r3, [r4, #24]
			evt = EVT_COMPLETE;
     65c:	2001      	movs	r0, #1
		state = mgr->flags & ONOFF_STATE_MASK;
     65e:	8b26      	ldrh	r6, [r4, #24]
     660:	f006 0607 	and.w	r6, r6, #7
	} while (evt != EVT_NOP);
     664:	2800      	cmp	r0, #0
     666:	d0ae      	beq.n	5c6 <process_event+0x2a>
		if (evt == EVT_RECHECK) {
     668:	2802      	cmp	r0, #2
     66a:	d0b7      	beq.n	5dc <process_event+0x40>
		if (evt == EVT_NOP) {
     66c:	2800      	cmp	r0, #0
     66e:	d0aa      	beq.n	5c6 <process_event+0x2a>
		if (evt == EVT_COMPLETE) {
     670:	3801      	subs	r0, #1
     672:	2804      	cmp	r0, #4
     674:	d82a      	bhi.n	6cc <process_event+0x130>
     676:	a301      	add	r3, pc, #4	; (adr r3, 67c <process_event+0xe0>)
     678:	f853 f020 	ldr.w	pc, [r3, r0, lsl #2]
     67c:	000005e5 	.word	0x000005e5
     680:	000006cd 	.word	0x000006cd
     684:	00000691 	.word	0x00000691
     688:	000006a5 	.word	0x000006a5
     68c:	000006b9 	.word	0x000006b9
			transit = mgr->transitions->start;
     690:	6923      	ldr	r3, [r4, #16]
     692:	f8d3 8000 	ldr.w	r8, [r3]
			set_state(mgr, ONOFF_STATE_TO_ON);
     696:	2106      	movs	r1, #6
     698:	4620      	mov	r0, r4
     69a:	f004 fe96 	bl	53ca <set_state>
		res = 0;
     69e:	f04f 0900 	mov.w	r9, #0
     6a2:	e7a8      	b.n	5f6 <process_event+0x5a>
			transit = mgr->transitions->stop;
     6a4:	6923      	ldr	r3, [r4, #16]
     6a6:	f8d3 8004 	ldr.w	r8, [r3, #4]
			set_state(mgr, ONOFF_STATE_TO_OFF);
     6aa:	2104      	movs	r1, #4
     6ac:	4620      	mov	r0, r4
     6ae:	f004 fe8c 	bl	53ca <set_state>
		res = 0;
     6b2:	f04f 0900 	mov.w	r9, #0
     6b6:	e79e      	b.n	5f6 <process_event+0x5a>
			transit = mgr->transitions->reset;
     6b8:	6923      	ldr	r3, [r4, #16]
     6ba:	f8d3 8008 	ldr.w	r8, [r3, #8]
			set_state(mgr, ONOFF_STATE_RESETTING);
     6be:	2105      	movs	r1, #5
     6c0:	4620      	mov	r0, r4
     6c2:	f004 fe82 	bl	53ca <set_state>
		res = 0;
     6c6:	f04f 0900 	mov.w	r9, #0
     6ca:	e794      	b.n	5f6 <process_event+0x5a>
		if (evt == EVT_NOP) {
     6cc:	f04f 0800 	mov.w	r8, #0
     6d0:	46c1      	mov	r9, r8
     6d2:	e790      	b.n	5f6 <process_event+0x5a>
     6d4:	9a00      	ldr	r2, [sp, #0]
		    || !sys_slist_is_empty(&clients)
     6d6:	b10a      	cbz	r2, 6dc <process_event+0x140>
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     6d8:	2200      	movs	r2, #0
     6da:	e795      	b.n	608 <process_event+0x6c>
		    || (transit != NULL)) {
     6dc:	f1b8 0f00 	cmp.w	r8, #0
     6e0:	d192      	bne.n	608 <process_event+0x6c>
     6e2:	e7b4      	b.n	64e <process_event+0xb2>
				notify_monitors(mgr, state, res);
     6e4:	464a      	mov	r2, r9
     6e6:	4639      	mov	r1, r7
     6e8:	4620      	mov	r0, r4
     6ea:	f004 fe76 	bl	53da <notify_monitors>
     6ee:	e794      	b.n	61a <process_event+0x7e>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
     6f0:	f013 0f20 	tst.w	r3, #32
     6f4:	d004      	beq.n	700 <process_event+0x164>
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
     6f6:	f023 0320 	bic.w	r3, r3, #32
     6fa:	8323      	strh	r3, [r4, #24]
			evt = EVT_RECHECK;
     6fc:	2002      	movs	r0, #2
     6fe:	e7ae      	b.n	65e <process_event+0xc2>
		evt = EVT_NOP;
     700:	2000      	movs	r0, #0
     702:	e7ac      	b.n	65e <process_event+0xc2>
     704:	00005571 	.word	0x00005571

00000708 <extract_flags>:
 *
 * @return a pointer the first character that follows the flags.
 */
static inline const char *extract_flags(struct conversion *conv,
					const char *sp)
{
     708:	4684      	mov	ip, r0
     70a:	4608      	mov	r0, r1
	bool loop = true;
     70c:	2201      	movs	r2, #1
     70e:	e026      	b.n	75e <extract_flags+0x56>

	do {
		switch (*sp) {
		case '-':
			conv->flag_dash = true;
     710:	f89c 3000 	ldrb.w	r3, [ip]
     714:	f043 0304 	orr.w	r3, r3, #4
     718:	f88c 3000 	strb.w	r3, [ip]
			conv->flag_zero = true;
			break;
		default:
			loop = false;
		}
		if (loop) {
     71c:	b1f2      	cbz	r2, 75c <extract_flags+0x54>
			++sp;
     71e:	3001      	adds	r0, #1
     720:	e01c      	b.n	75c <extract_flags+0x54>
			conv->flag_plus = true;
     722:	f89c 3000 	ldrb.w	r3, [ip]
     726:	f043 0308 	orr.w	r3, r3, #8
     72a:	f88c 3000 	strb.w	r3, [ip]
			break;
     72e:	e7f5      	b.n	71c <extract_flags+0x14>
			conv->flag_space = true;
     730:	f89c 3000 	ldrb.w	r3, [ip]
     734:	f043 0310 	orr.w	r3, r3, #16
     738:	f88c 3000 	strb.w	r3, [ip]
			break;
     73c:	e7ee      	b.n	71c <extract_flags+0x14>
			conv->flag_hash = true;
     73e:	f89c 3000 	ldrb.w	r3, [ip]
     742:	f043 0320 	orr.w	r3, r3, #32
     746:	f88c 3000 	strb.w	r3, [ip]
			break;
     74a:	e7e7      	b.n	71c <extract_flags+0x14>
			conv->flag_zero = true;
     74c:	f89c 3000 	ldrb.w	r3, [ip]
     750:	f043 0340 	orr.w	r3, r3, #64	; 0x40
     754:	f88c 3000 	strb.w	r3, [ip]
			break;
     758:	e7e0      	b.n	71c <extract_flags+0x14>
		switch (*sp) {
     75a:	2200      	movs	r2, #0
		}
	} while (loop);
     75c:	b342      	cbz	r2, 7b0 <extract_flags+0xa8>
		switch (*sp) {
     75e:	7803      	ldrb	r3, [r0, #0]
     760:	3b20      	subs	r3, #32
     762:	2b10      	cmp	r3, #16
     764:	d8f9      	bhi.n	75a <extract_flags+0x52>
     766:	a101      	add	r1, pc, #4	; (adr r1, 76c <extract_flags+0x64>)
     768:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
     76c:	00000731 	.word	0x00000731
     770:	0000075b 	.word	0x0000075b
     774:	0000075b 	.word	0x0000075b
     778:	0000073f 	.word	0x0000073f
     77c:	0000075b 	.word	0x0000075b
     780:	0000075b 	.word	0x0000075b
     784:	0000075b 	.word	0x0000075b
     788:	0000075b 	.word	0x0000075b
     78c:	0000075b 	.word	0x0000075b
     790:	0000075b 	.word	0x0000075b
     794:	0000075b 	.word	0x0000075b
     798:	00000723 	.word	0x00000723
     79c:	0000075b 	.word	0x0000075b
     7a0:	00000711 	.word	0x00000711
     7a4:	0000075b 	.word	0x0000075b
     7a8:	0000075b 	.word	0x0000075b
     7ac:	0000074d 	.word	0x0000074d

	/* zero && dash => !zero */
	if (conv->flag_zero && conv->flag_dash) {
     7b0:	f89c 3000 	ldrb.w	r3, [ip]
     7b4:	f003 0344 	and.w	r3, r3, #68	; 0x44
     7b8:	2b44      	cmp	r3, #68	; 0x44
     7ba:	d000      	beq.n	7be <extract_flags+0xb6>
	}

	/* space && plus => !plus, handled in emitter code */

	return sp;
}
     7bc:	4770      	bx	lr
		conv->flag_zero = false;
     7be:	f89c 3000 	ldrb.w	r3, [ip]
     7c2:	f36f 1386 	bfc	r3, #6, #1
     7c6:	f88c 3000 	strb.w	r3, [ip]
     7ca:	e7f7      	b.n	7bc <extract_flags+0xb4>

000007cc <z_cbvprintf_impl>:
	return (int)count;
}

int z_cbvprintf_impl(cbprintf_cb out, void *ctx, const char *fp,
		     va_list ap, uint32_t flags)
{
     7cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     7d0:	b091      	sub	sp, #68	; 0x44
     7d2:	4606      	mov	r6, r0
     7d4:	460d      	mov	r5, r1
     7d6:	4691      	mov	r9, r2
     7d8:	9303      	str	r3, [sp, #12]
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
     7da:	2400      	movs	r4, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
     7dc:	f899 0000 	ldrb.w	r0, [r9]
     7e0:	2800      	cmp	r0, #0
     7e2:	f000 82b9 	beq.w	d58 <CONFIG_ISR_STACK_SIZE+0x558>
		if (*fp != '%') {
     7e6:	2825      	cmp	r0, #37	; 0x25
     7e8:	d008      	beq.n	7fc <z_cbvprintf_impl+0x30>
			OUTC(*fp++);
     7ea:	f109 0901 	add.w	r9, r9, #1
     7ee:	4629      	mov	r1, r5
     7f0:	47b0      	blx	r6
     7f2:	2800      	cmp	r0, #0
     7f4:	f2c0 82b1 	blt.w	d5a <CONFIG_ISR_STACK_SIZE+0x55a>
     7f8:	3401      	adds	r4, #1
			continue;
     7fa:	e7ef      	b.n	7dc <z_cbvprintf_impl+0x10>
		 * mitigate LLVM code generation bug.
		 */
		struct {
			union argument_value value;
			struct conversion conv;
		} state = {
     7fc:	2300      	movs	r3, #0
     7fe:	9304      	str	r3, [sp, #16]
     800:	9305      	str	r3, [sp, #20]
     802:	9306      	str	r3, [sp, #24]
     804:	9307      	str	r3, [sp, #28]
     806:	9308      	str	r3, [sp, #32]
     808:	9309      	str	r3, [sp, #36]	; 0x24
		int precision = -1;
		const char *bps = NULL;
		const char *bpe = buf + sizeof(buf);
		char sign = 0;

		fp = extract_conversion(conv, sp);
     80a:	4649      	mov	r1, r9
     80c:	a806      	add	r0, sp, #24
     80e:	f005 f8cb 	bl	59a8 <extract_conversion>
     812:	9002      	str	r0, [sp, #8]

		/* If dynamic width is specified, process it,
		 * otherwise set width if present.
		 */
		if (conv->width_star) {
     814:	f89d 3019 	ldrb.w	r3, [sp, #25]
     818:	f013 0f01 	tst.w	r3, #1
     81c:	f000 8097 	beq.w	94e <CONFIG_ISR_STACK_SIZE+0x14e>
			width = va_arg(ap, int);
     820:	9b03      	ldr	r3, [sp, #12]
     822:	1d1a      	adds	r2, r3, #4
     824:	9203      	str	r2, [sp, #12]
     826:	681f      	ldr	r7, [r3, #0]

			if (width < 0) {
     828:	2f00      	cmp	r7, #0
     82a:	f2c0 8088 	blt.w	93e <CONFIG_ISR_STACK_SIZE+0x13e>

		/* If dynamic precision is specified, process it, otherwise
		 * set precision if present.  For floating point where
		 * precision is not present use 6.
		 */
		if (conv->prec_star) {
     82e:	f89d 3019 	ldrb.w	r3, [sp, #25]
     832:	f013 0f04 	tst.w	r3, #4
     836:	f000 809c 	beq.w	972 <CONFIG_ISR_STACK_SIZE+0x172>
			int arg = va_arg(ap, int);
     83a:	9b03      	ldr	r3, [sp, #12]
     83c:	1d1a      	adds	r2, r3, #4
     83e:	9203      	str	r2, [sp, #12]
     840:	f8d3 a000 	ldr.w	sl, [r3]

			if (arg < 0) {
     844:	f1ba 0f00 	cmp.w	sl, #0
     848:	f2c0 808a 	blt.w	960 <CONFIG_ISR_STACK_SIZE+0x160>
		}

		/* Reuse width and precision memory in conv for value
		 * padding counts.
		 */
		conv->pad0_value = 0;
     84c:	2300      	movs	r3, #0
     84e:	9307      	str	r3, [sp, #28]
		conv->pad0_pre_exp = 0;
     850:	9308      	str	r3, [sp, #32]
		 * This can't be extracted to a helper function because
		 * passing a pointer to va_list doesn't work on x86_64.  See
		 * https://stackoverflow.com/a/8048892.
		 */
		enum specifier_cat_enum specifier_cat
			= (enum specifier_cat_enum)conv->specifier_cat;
     852:	f89d 301a 	ldrb.w	r3, [sp, #26]
     856:	f003 0307 	and.w	r3, r3, #7
		enum length_mod_enum length_mod
			= (enum length_mod_enum)conv->length_mod;
     85a:	f89d 1019 	ldrb.w	r1, [sp, #25]
     85e:	f3c1 01c3 	ubfx	r1, r1, #3, #4
		/* Extract the value based on the argument category and length.
		 *
		 * Note that the length modifier doesn't affect the value of a
		 * pointer argument.
		 */
		if (specifier_cat == SPECIFIER_SINT) {
     862:	2b01      	cmp	r3, #1
     864:	f000 808e 	beq.w	984 <CONFIG_ISR_STACK_SIZE+0x184>
			if (length_mod == LENGTH_HH) {
				value->sint = (signed char)value->sint;
			} else if (length_mod == LENGTH_H) {
				value->sint = (short)value->sint;
			}
		} else if (specifier_cat == SPECIFIER_UINT) {
     868:	2b02      	cmp	r3, #2
     86a:	f000 80d3 	beq.w	a14 <CONFIG_ISR_STACK_SIZE+0x214>
			if (length_mod == LENGTH_HH) {
				value->uint = (unsigned char)value->uint;
			} else if (length_mod == LENGTH_H) {
				value->uint = (unsigned short)value->uint;
			}
		} else if (specifier_cat == SPECIFIER_FP) {
     86e:	2b04      	cmp	r3, #4
     870:	f000 8124 	beq.w	abc <CONFIG_ISR_STACK_SIZE+0x2bc>
			if (length_mod == LENGTH_UPPER_L) {
				value->ldbl = va_arg(ap, long double);
			} else {
				value->dbl = va_arg(ap, double);
			}
		} else if (specifier_cat == SPECIFIER_PTR) {
     874:	2b03      	cmp	r3, #3
     876:	f000 813b 	beq.w	af0 <CONFIG_ISR_STACK_SIZE+0x2f0>
		/* We've now consumed all arguments related to this
		 * specification.  If the conversion is invalid, or is
		 * something we don't support, then output the original
		 * specification and move on.
		 */
		if (conv->invalid || conv->unsupported) {
     87a:	f89d 8018 	ldrb.w	r8, [sp, #24]
     87e:	f018 0b03 	ands.w	fp, r8, #3
     882:	f040 813b 	bne.w	afc <CONFIG_ISR_STACK_SIZE+0x2fc>
		}

		/* Do formatting, either into the buffer or
		 * referencing external data.
		 */
		switch (conv->specifier) {
     886:	f89d 301b 	ldrb.w	r3, [sp, #27]
     88a:	3b25      	subs	r3, #37	; 0x25
     88c:	2b53      	cmp	r3, #83	; 0x53
     88e:	f200 81ca 	bhi.w	c26 <CONFIG_ISR_STACK_SIZE+0x426>
     892:	e8df f013 	tbh	[pc, r3, lsl #1]
     896:	0140      	.short	0x0140
     898:	01c801c8 	.word	0x01c801c8
     89c:	01c801c8 	.word	0x01c801c8
     8a0:	01c801c8 	.word	0x01c801c8
     8a4:	01c801c8 	.word	0x01c801c8
     8a8:	01c801c8 	.word	0x01c801c8
     8ac:	01c801c8 	.word	0x01c801c8
     8b0:	01c801c8 	.word	0x01c801c8
     8b4:	01c801c8 	.word	0x01c801c8
     8b8:	01c801c8 	.word	0x01c801c8
     8bc:	01c801c8 	.word	0x01c801c8
     8c0:	01c801c8 	.word	0x01c801c8
     8c4:	01c801c8 	.word	0x01c801c8
     8c8:	01c801c8 	.word	0x01c801c8
     8cc:	01c801c8 	.word	0x01c801c8
     8d0:	01c801c8 	.word	0x01c801c8
     8d4:	01c801c8 	.word	0x01c801c8
     8d8:	01c801c8 	.word	0x01c801c8
     8dc:	01c801c8 	.word	0x01c801c8
     8e0:	01c801c8 	.word	0x01c801c8
     8e4:	01c801c8 	.word	0x01c801c8
     8e8:	01c801c8 	.word	0x01c801c8
     8ec:	01c801c8 	.word	0x01c801c8
     8f0:	01c801c8 	.word	0x01c801c8
     8f4:	01c801c8 	.word	0x01c801c8
     8f8:	01c801c8 	.word	0x01c801c8
     8fc:	01c80181 	.word	0x01c80181
     900:	01c801c8 	.word	0x01c801c8
     904:	01c801c8 	.word	0x01c801c8
     908:	01c801c8 	.word	0x01c801c8
     90c:	01c801c8 	.word	0x01c801c8
     910:	015e01c8 	.word	0x015e01c8
     914:	01c80167 	.word	0x01c80167
     918:	01c801c8 	.word	0x01c801c8
     91c:	016701c8 	.word	0x016701c8
     920:	01c801c8 	.word	0x01c801c8
     924:	01c801c8 	.word	0x01c801c8
     928:	018101bd 	.word	0x018101bd
     92c:	01c801a1 	.word	0x01c801a1
     930:	014d01c8 	.word	0x014d01c8
     934:	018101c8 	.word	0x018101c8
     938:	01c801c8 	.word	0x01c801c8
     93c:	0181      	.short	0x0181
				conv->flag_dash = true;
     93e:	f89d 3018 	ldrb.w	r3, [sp, #24]
     942:	f043 0304 	orr.w	r3, r3, #4
     946:	f88d 3018 	strb.w	r3, [sp, #24]
				width = -width;
     94a:	427f      	negs	r7, r7
     94c:	e76f      	b.n	82e <CONFIG_ISR_STACK_SIZE+0x2e>
		} else if (conv->width_present) {
     94e:	f99d 3018 	ldrsb.w	r3, [sp, #24]
     952:	2b00      	cmp	r3, #0
     954:	db02      	blt.n	95c <CONFIG_ISR_STACK_SIZE+0x15c>
		int width = -1;
     956:	f04f 37ff 	mov.w	r7, #4294967295
     95a:	e768      	b.n	82e <CONFIG_ISR_STACK_SIZE+0x2e>
			width = conv->width_value;
     95c:	9f07      	ldr	r7, [sp, #28]
     95e:	e766      	b.n	82e <CONFIG_ISR_STACK_SIZE+0x2e>
				conv->prec_present = false;
     960:	f89d 3019 	ldrb.w	r3, [sp, #25]
     964:	f36f 0341 	bfc	r3, #1, #1
     968:	f88d 3019 	strb.w	r3, [sp, #25]
		int precision = -1;
     96c:	f04f 3aff 	mov.w	sl, #4294967295
     970:	e76c      	b.n	84c <CONFIG_ISR_STACK_SIZE+0x4c>
		} else if (conv->prec_present) {
     972:	f013 0f02 	tst.w	r3, #2
     976:	d002      	beq.n	97e <CONFIG_ISR_STACK_SIZE+0x17e>
			precision = conv->prec_value;
     978:	f8dd a020 	ldr.w	sl, [sp, #32]
     97c:	e766      	b.n	84c <CONFIG_ISR_STACK_SIZE+0x4c>
		int precision = -1;
     97e:	f04f 3aff 	mov.w	sl, #4294967295
     982:	e763      	b.n	84c <CONFIG_ISR_STACK_SIZE+0x4c>
			switch (length_mod) {
     984:	1ecb      	subs	r3, r1, #3
     986:	2b04      	cmp	r3, #4
     988:	d804      	bhi.n	994 <CONFIG_ISR_STACK_SIZE+0x194>
     98a:	e8df f003 	tbb	[pc, r3]
     98e:	1d0b      	.short	0x1d0b
     990:	3529      	.short	0x3529
     992:	35          	.byte	0x35
     993:	00          	.byte	0x00
				value->sint = va_arg(ap, int);
     994:	9b03      	ldr	r3, [sp, #12]
     996:	1d1a      	adds	r2, r3, #4
     998:	9203      	str	r2, [sp, #12]
     99a:	681b      	ldr	r3, [r3, #0]
     99c:	17da      	asrs	r2, r3, #31
     99e:	9304      	str	r3, [sp, #16]
     9a0:	9205      	str	r2, [sp, #20]
				break;
     9a2:	e006      	b.n	9b2 <CONFIG_ISR_STACK_SIZE+0x1b2>
					value->sint = va_arg(ap, long);
     9a4:	9b03      	ldr	r3, [sp, #12]
     9a6:	1d1a      	adds	r2, r3, #4
     9a8:	9203      	str	r2, [sp, #12]
     9aa:	681b      	ldr	r3, [r3, #0]
     9ac:	17da      	asrs	r2, r3, #31
     9ae:	9304      	str	r3, [sp, #16]
     9b0:	9205      	str	r2, [sp, #20]
			if (length_mod == LENGTH_HH) {
     9b2:	2901      	cmp	r1, #1
     9b4:	d028      	beq.n	a08 <CONFIG_ISR_STACK_SIZE+0x208>
			} else if (length_mod == LENGTH_H) {
     9b6:	2902      	cmp	r1, #2
     9b8:	f47f af5f 	bne.w	87a <CONFIG_ISR_STACK_SIZE+0x7a>
				value->sint = (short)value->sint;
     9bc:	f9bd 3010 	ldrsh.w	r3, [sp, #16]
     9c0:	17da      	asrs	r2, r3, #31
     9c2:	9304      	str	r3, [sp, #16]
     9c4:	9205      	str	r2, [sp, #20]
     9c6:	e758      	b.n	87a <CONFIG_ISR_STACK_SIZE+0x7a>
					(sint_value_type)va_arg(ap, long long);
     9c8:	9b03      	ldr	r3, [sp, #12]
     9ca:	3307      	adds	r3, #7
     9cc:	f023 0307 	bic.w	r3, r3, #7
     9d0:	f103 0208 	add.w	r2, r3, #8
     9d4:	9203      	str	r2, [sp, #12]
     9d6:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->sint =
     9da:	e9cd 2304 	strd	r2, r3, [sp, #16]
				break;
     9de:	e7e8      	b.n	9b2 <CONFIG_ISR_STACK_SIZE+0x1b2>
					(sint_value_type)va_arg(ap, intmax_t);
     9e0:	9b03      	ldr	r3, [sp, #12]
     9e2:	3307      	adds	r3, #7
     9e4:	f023 0307 	bic.w	r3, r3, #7
     9e8:	f103 0208 	add.w	r2, r3, #8
     9ec:	9203      	str	r2, [sp, #12]
     9ee:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->sint =
     9f2:	e9cd 2304 	strd	r2, r3, [sp, #16]
				break;
     9f6:	e7dc      	b.n	9b2 <CONFIG_ISR_STACK_SIZE+0x1b2>
					(sint_value_type)va_arg(ap, ptrdiff_t);
     9f8:	9b03      	ldr	r3, [sp, #12]
     9fa:	1d1a      	adds	r2, r3, #4
     9fc:	9203      	str	r2, [sp, #12]
     9fe:	681b      	ldr	r3, [r3, #0]
     a00:	17da      	asrs	r2, r3, #31
				value->sint =
     a02:	9304      	str	r3, [sp, #16]
     a04:	9205      	str	r2, [sp, #20]
				break;
     a06:	e7d4      	b.n	9b2 <CONFIG_ISR_STACK_SIZE+0x1b2>
				value->sint = (signed char)value->sint;
     a08:	f99d 3010 	ldrsb.w	r3, [sp, #16]
     a0c:	17da      	asrs	r2, r3, #31
     a0e:	9304      	str	r3, [sp, #16]
     a10:	9205      	str	r2, [sp, #20]
     a12:	e732      	b.n	87a <CONFIG_ISR_STACK_SIZE+0x7a>
			switch (length_mod) {
     a14:	1ecb      	subs	r3, r1, #3
     a16:	2b04      	cmp	r3, #4
     a18:	d804      	bhi.n	a24 <CONFIG_ISR_STACK_SIZE+0x224>
     a1a:	e8df f003 	tbb	[pc, r3]
     a1e:	1f0b      	.short	0x1f0b
     a20:	4135      	.short	0x4135
     a22:	41          	.byte	0x41
     a23:	00          	.byte	0x00
				value->uint = va_arg(ap, unsigned int);
     a24:	9b03      	ldr	r3, [sp, #12]
     a26:	1d1a      	adds	r2, r3, #4
     a28:	9203      	str	r2, [sp, #12]
     a2a:	681b      	ldr	r3, [r3, #0]
     a2c:	9304      	str	r3, [sp, #16]
     a2e:	2300      	movs	r3, #0
     a30:	9305      	str	r3, [sp, #20]
				break;
     a32:	e01e      	b.n	a72 <CONFIG_ISR_STACK_SIZE+0x272>
				    && (conv->specifier == 'c')) {
     a34:	f89d 301b 	ldrb.w	r3, [sp, #27]
				if ((!WCHAR_IS_SIGNED)
     a38:	2b63      	cmp	r3, #99	; 0x63
     a3a:	d007      	beq.n	a4c <CONFIG_ISR_STACK_SIZE+0x24c>
					value->uint = va_arg(ap, unsigned long);
     a3c:	9b03      	ldr	r3, [sp, #12]
     a3e:	1d1a      	adds	r2, r3, #4
     a40:	9203      	str	r2, [sp, #12]
     a42:	681b      	ldr	r3, [r3, #0]
     a44:	9304      	str	r3, [sp, #16]
     a46:	2300      	movs	r3, #0
     a48:	9305      	str	r3, [sp, #20]
     a4a:	e012      	b.n	a72 <CONFIG_ISR_STACK_SIZE+0x272>
					value->uint = (wchar_t)va_arg(ap,
     a4c:	9b03      	ldr	r3, [sp, #12]
     a4e:	1d1a      	adds	r2, r3, #4
     a50:	9203      	str	r2, [sp, #12]
     a52:	681b      	ldr	r3, [r3, #0]
     a54:	9304      	str	r3, [sp, #16]
     a56:	2300      	movs	r3, #0
     a58:	9305      	str	r3, [sp, #20]
     a5a:	e00a      	b.n	a72 <CONFIG_ISR_STACK_SIZE+0x272>
					(uint_value_type)va_arg(ap,
     a5c:	9b03      	ldr	r3, [sp, #12]
     a5e:	3307      	adds	r3, #7
     a60:	f023 0307 	bic.w	r3, r3, #7
     a64:	f103 0208 	add.w	r2, r3, #8
     a68:	9203      	str	r2, [sp, #12]
     a6a:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->uint =
     a6e:	e9cd 2304 	strd	r2, r3, [sp, #16]
			if (length_mod == LENGTH_HH) {
     a72:	2901      	cmp	r1, #1
     a74:	d01c      	beq.n	ab0 <CONFIG_ISR_STACK_SIZE+0x2b0>
			} else if (length_mod == LENGTH_H) {
     a76:	2902      	cmp	r1, #2
     a78:	f47f aeff 	bne.w	87a <CONFIG_ISR_STACK_SIZE+0x7a>
				value->uint = (unsigned short)value->uint;
     a7c:	f8bd 3010 	ldrh.w	r3, [sp, #16]
     a80:	9304      	str	r3, [sp, #16]
     a82:	2300      	movs	r3, #0
     a84:	9305      	str	r3, [sp, #20]
     a86:	e6f8      	b.n	87a <CONFIG_ISR_STACK_SIZE+0x7a>
					(uint_value_type)va_arg(ap,
     a88:	9b03      	ldr	r3, [sp, #12]
     a8a:	3307      	adds	r3, #7
     a8c:	f023 0307 	bic.w	r3, r3, #7
     a90:	f103 0208 	add.w	r2, r3, #8
     a94:	9203      	str	r2, [sp, #12]
     a96:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->uint =
     a9a:	e9cd 2304 	strd	r2, r3, [sp, #16]
				break;
     a9e:	e7e8      	b.n	a72 <CONFIG_ISR_STACK_SIZE+0x272>
					(uint_value_type)va_arg(ap, size_t);
     aa0:	9b03      	ldr	r3, [sp, #12]
     aa2:	1d1a      	adds	r2, r3, #4
     aa4:	9203      	str	r2, [sp, #12]
     aa6:	681b      	ldr	r3, [r3, #0]
				value->uint =
     aa8:	9304      	str	r3, [sp, #16]
     aaa:	2300      	movs	r3, #0
     aac:	9305      	str	r3, [sp, #20]
				break;
     aae:	e7e0      	b.n	a72 <CONFIG_ISR_STACK_SIZE+0x272>
				value->uint = (unsigned char)value->uint;
     ab0:	f89d 3010 	ldrb.w	r3, [sp, #16]
     ab4:	9304      	str	r3, [sp, #16]
     ab6:	2300      	movs	r3, #0
     ab8:	9305      	str	r3, [sp, #20]
     aba:	e6de      	b.n	87a <CONFIG_ISR_STACK_SIZE+0x7a>
			if (length_mod == LENGTH_UPPER_L) {
     abc:	2908      	cmp	r1, #8
     abe:	d00b      	beq.n	ad8 <CONFIG_ISR_STACK_SIZE+0x2d8>
				value->dbl = va_arg(ap, double);
     ac0:	9b03      	ldr	r3, [sp, #12]
     ac2:	3307      	adds	r3, #7
     ac4:	f023 0307 	bic.w	r3, r3, #7
     ac8:	f103 0208 	add.w	r2, r3, #8
     acc:	9203      	str	r2, [sp, #12]
     ace:	e9d3 2300 	ldrd	r2, r3, [r3]
     ad2:	e9cd 2304 	strd	r2, r3, [sp, #16]
     ad6:	e6d0      	b.n	87a <CONFIG_ISR_STACK_SIZE+0x7a>
				value->ldbl = va_arg(ap, long double);
     ad8:	9b03      	ldr	r3, [sp, #12]
     ada:	3307      	adds	r3, #7
     adc:	f023 0307 	bic.w	r3, r3, #7
     ae0:	f103 0208 	add.w	r2, r3, #8
     ae4:	9203      	str	r2, [sp, #12]
     ae6:	e9d3 2300 	ldrd	r2, r3, [r3]
     aea:	e9cd 2304 	strd	r2, r3, [sp, #16]
     aee:	e6c4      	b.n	87a <CONFIG_ISR_STACK_SIZE+0x7a>
			value->ptr = va_arg(ap, void *);
     af0:	9b03      	ldr	r3, [sp, #12]
     af2:	1d1a      	adds	r2, r3, #4
     af4:	9203      	str	r2, [sp, #12]
     af6:	681b      	ldr	r3, [r3, #0]
     af8:	9304      	str	r3, [sp, #16]
     afa:	e6be      	b.n	87a <CONFIG_ISR_STACK_SIZE+0x7a>
			OUTS(sp, fp);
     afc:	9f02      	ldr	r7, [sp, #8]
     afe:	463b      	mov	r3, r7
     b00:	464a      	mov	r2, r9
     b02:	4629      	mov	r1, r5
     b04:	4630      	mov	r0, r6
     b06:	f004 fff5 	bl	5af4 <outs>
     b0a:	2800      	cmp	r0, #0
     b0c:	f2c0 8125 	blt.w	d5a <CONFIG_ISR_STACK_SIZE+0x55a>
     b10:	4404      	add	r4, r0
		fp = extract_conversion(conv, sp);
     b12:	46b9      	mov	r9, r7
			continue;
     b14:	e662      	b.n	7dc <z_cbvprintf_impl+0x10>
		case '%':
			OUTC('%');
     b16:	4629      	mov	r1, r5
     b18:	2025      	movs	r0, #37	; 0x25
     b1a:	47b0      	blx	r6
     b1c:	2800      	cmp	r0, #0
     b1e:	f2c0 811c 	blt.w	d5a <CONFIG_ISR_STACK_SIZE+0x55a>
     b22:	3401      	adds	r4, #1
		char sign = 0;
     b24:	46d8      	mov	r8, fp
		const char *bpe = buf + sizeof(buf);
     b26:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
		const char *bps = NULL;
     b2a:	f04f 0900 	mov.w	r9, #0
			break;
     b2e:	e07f      	b.n	c30 <CONFIG_ISR_STACK_SIZE+0x430>
		case 's': {
			bps = (const char *)value->ptr;
     b30:	f8dd 9010 	ldr.w	r9, [sp, #16]

			size_t len;

			if (precision >= 0) {
     b34:	f1ba 0f00 	cmp.w	sl, #0
     b38:	db07      	blt.n	b4a <CONFIG_ISR_STACK_SIZE+0x34a>
				len = strnlen(bps, precision);
     b3a:	4651      	mov	r1, sl
     b3c:	4648      	mov	r0, r9
     b3e:	f005 f919 	bl	5d74 <strnlen>
			} else {
				len = strlen(bps);
			}

			bpe = bps + len;
     b42:	eb09 0a00 	add.w	sl, r9, r0
		char sign = 0;
     b46:	46d8      	mov	r8, fp
			precision = -1;

			break;
     b48:	e072      	b.n	c30 <CONFIG_ISR_STACK_SIZE+0x430>
				len = strlen(bps);
     b4a:	4648      	mov	r0, r9
     b4c:	f005 f909 	bl	5d62 <strlen>
     b50:	e7f7      	b.n	b42 <CONFIG_ISR_STACK_SIZE+0x342>
		}
		case 'c':
			bps = buf;
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
     b52:	9b04      	ldr	r3, [sp, #16]
     b54:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
		char sign = 0;
     b58:	46d8      	mov	r8, fp
			bpe = buf + 1;
     b5a:	f10d 0a29 	add.w	sl, sp, #41	; 0x29
			bps = buf;
     b5e:	f10d 0928 	add.w	r9, sp, #40	; 0x28
			break;
     b62:	e065      	b.n	c30 <CONFIG_ISR_STACK_SIZE+0x430>
		case 'd':
		case 'i':
			if (conv->flag_plus) {
     b64:	f018 0f08 	tst.w	r8, #8
     b68:	d105      	bne.n	b76 <CONFIG_ISR_STACK_SIZE+0x376>
				sign = '+';
			} else if (conv->flag_space) {
     b6a:	f018 0810 	ands.w	r8, r8, #16
     b6e:	d004      	beq.n	b7a <CONFIG_ISR_STACK_SIZE+0x37a>
				sign = ' ';
     b70:	f04f 0820 	mov.w	r8, #32
     b74:	e001      	b.n	b7a <CONFIG_ISR_STACK_SIZE+0x37a>
				sign = '+';
     b76:	f04f 082b 	mov.w	r8, #43	; 0x2b

			/* sint/uint overlay in the union, and so
			 * can't appear in read and write operations
			 * in the same statement.
			 */
			sint = value->sint;
     b7a:	9a04      	ldr	r2, [sp, #16]
     b7c:	9b05      	ldr	r3, [sp, #20]
			if (sint < 0) {
     b7e:	2b00      	cmp	r3, #0
     b80:	db02      	blt.n	b88 <CONFIG_ISR_STACK_SIZE+0x388>
				sign = '-';
				value->uint = (uint_value_type)-sint;
			} else {
				value->uint = (uint_value_type)sint;
     b82:	9204      	str	r2, [sp, #16]
     b84:	9305      	str	r3, [sp, #20]
     b86:	e008      	b.n	b9a <CONFIG_ISR_STACK_SIZE+0x39a>
				value->uint = (uint_value_type)-sint;
     b88:	4252      	negs	r2, r2
     b8a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     b8e:	9204      	str	r2, [sp, #16]
     b90:	9305      	str	r3, [sp, #20]
				sign = '-';
     b92:	f04f 082d 	mov.w	r8, #45	; 0x2d
     b96:	e000      	b.n	b9a <CONFIG_ISR_STACK_SIZE+0x39a>
		switch (conv->specifier) {
     b98:	46d8      	mov	r8, fp
			__fallthrough;
		case 'o':
		case 'u':
		case 'x':
		case 'X':
			bps = encode_uint(value->uint, conv, buf, bpe);
     b9a:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
     b9e:	9300      	str	r3, [sp, #0]
     ba0:	ab0a      	add	r3, sp, #40	; 0x28
     ba2:	aa06      	add	r2, sp, #24
     ba4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
     ba8:	f004 ff35 	bl	5a16 <encode_uint>
     bac:	4681      	mov	r9, r0
			/* Update pad0 values based on precision and converted
			 * length.  Note that a non-empty sign is not in the
			 * converted sequence, but it does not affect the
			 * padding size.
			 */
			if (precision >= 0) {
     bae:	f1ba 0f00 	cmp.w	sl, #0
     bb2:	db6c      	blt.n	c8e <CONFIG_ISR_STACK_SIZE+0x48e>
				size_t len = bpe - bps;
     bb4:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
     bb8:	eba3 0309 	sub.w	r3, r3, r9

				/* Zero-padding flag is ignored for integer
				 * conversions with precision.
				 */
				conv->flag_zero = false;
     bbc:	f89d 2018 	ldrb.w	r2, [sp, #24]
     bc0:	f36f 1286 	bfc	r2, #6, #1
     bc4:	f88d 2018 	strb.w	r2, [sp, #24]

				/* Set pad0_value to satisfy precision */
				if (len < (size_t)precision) {
     bc8:	459a      	cmp	sl, r3
     bca:	d963      	bls.n	c94 <CONFIG_ISR_STACK_SIZE+0x494>
					conv->pad0_value = precision - (int)len;
     bcc:	ebaa 0303 	sub.w	r3, sl, r3
     bd0:	9307      	str	r3, [sp, #28]
		const char *bpe = buf + sizeof(buf);
     bd2:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
     bd6:	e02b      	b.n	c30 <CONFIG_ISR_STACK_SIZE+0x430>
		case 'p':
			/* Implementation-defined: null is "(nil)", non-null
			 * has 0x prefix followed by significant address hex
			 * digits, no leading zeros.
			 */
			if (value->ptr != NULL) {
     bd8:	9804      	ldr	r0, [sp, #16]
     bda:	b928      	cbnz	r0, be8 <CONFIG_ISR_STACK_SIZE+0x3e8>
		char sign = 0;
     bdc:	46d8      	mov	r8, fp

				goto prec_int_pad0;
			}

			bps = "(nil)";
			bpe = bps + 5;
     bde:	f8df a180 	ldr.w	sl, [pc, #384]	; d60 <CONFIG_ISR_STACK_SIZE+0x560>
			bps = "(nil)";
     be2:	f1aa 0905 	sub.w	r9, sl, #5
     be6:	e023      	b.n	c30 <CONFIG_ISR_STACK_SIZE+0x430>
				bps = encode_uint((uintptr_t)value->ptr, conv,
     be8:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
     bec:	9300      	str	r3, [sp, #0]
     bee:	ab0a      	add	r3, sp, #40	; 0x28
     bf0:	aa06      	add	r2, sp, #24
     bf2:	2100      	movs	r1, #0
     bf4:	f004 ff0f 	bl	5a16 <encode_uint>
     bf8:	4681      	mov	r9, r0
				conv->altform_0c = true;
     bfa:	f89d 301a 	ldrb.w	r3, [sp, #26]
     bfe:	f043 0310 	orr.w	r3, r3, #16
     c02:	f88d 301a 	strb.w	r3, [sp, #26]
				conv->specifier = 'x';
     c06:	2378      	movs	r3, #120	; 0x78
     c08:	f88d 301b 	strb.w	r3, [sp, #27]
		char sign = 0;
     c0c:	46d8      	mov	r8, fp
				goto prec_int_pad0;
     c0e:	e7ce      	b.n	bae <CONFIG_ISR_STACK_SIZE+0x3ae>

			break;
		case 'n':
			if (IS_ENABLED(CONFIG_CBPRINTF_N_SPECIFIER)) {
				store_count(conv, value->ptr, count);
     c10:	4622      	mov	r2, r4
     c12:	9904      	ldr	r1, [sp, #16]
     c14:	a806      	add	r0, sp, #24
     c16:	f004 ff4e 	bl	5ab6 <store_count>
		char sign = 0;
     c1a:	46d8      	mov	r8, fp
		const char *bpe = buf + sizeof(buf);
     c1c:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
		const char *bps = NULL;
     c20:	f04f 0900 	mov.w	r9, #0
			}

			break;
     c24:	e004      	b.n	c30 <CONFIG_ISR_STACK_SIZE+0x430>
		switch (conv->specifier) {
     c26:	46d8      	mov	r8, fp
     c28:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
     c2c:	f04f 0900 	mov.w	r9, #0
		}

		/* If we don't have a converted value to emit, move
		 * on.
		 */
		if (bps == NULL) {
     c30:	f1b9 0f00 	cmp.w	r9, #0
     c34:	f000 808d 	beq.w	d52 <CONFIG_ISR_STACK_SIZE+0x552>
		 *   * any exponent content from the converted value
		 * * for non-FP:
		 *   * any pad0_prefix
		 *   * the converted value
		 */
		size_t nj_len = (bpe - bps);
     c38:	ebaa 0309 	sub.w	r3, sl, r9
		int pad_len = 0;

		if (sign != 0) {
     c3c:	f1b8 0f00 	cmp.w	r8, #0
     c40:	d000      	beq.n	c44 <CONFIG_ISR_STACK_SIZE+0x444>
			nj_len += 1U;
     c42:	3301      	adds	r3, #1
		}

		if (conv->altform_0c) {
     c44:	f89d 201a 	ldrb.w	r2, [sp, #26]
     c48:	f012 0f10 	tst.w	r2, #16
     c4c:	d025      	beq.n	c9a <CONFIG_ISR_STACK_SIZE+0x49a>
			nj_len += 2U;
     c4e:	3302      	adds	r3, #2
		} else if (conv->altform_0) {
			nj_len += 1U;
		}

		nj_len += conv->pad0_value;
     c50:	9907      	ldr	r1, [sp, #28]
     c52:	440b      	add	r3, r1
		if (conv->pad_fp) {
     c54:	f012 0f40 	tst.w	r2, #64	; 0x40
     c58:	d001      	beq.n	c5e <CONFIG_ISR_STACK_SIZE+0x45e>
			nj_len += conv->pad0_pre_exp;
     c5a:	9a08      	ldr	r2, [sp, #32]
     c5c:	4413      	add	r3, r2
		 * result in no padding.
		 *
		 * If a non-negative padding width is present and we're doing
		 * right-justification, emit the padding now.
		 */
		if (width > 0) {
     c5e:	2f00      	cmp	r7, #0
     c60:	dd31      	ble.n	cc6 <CONFIG_ISR_STACK_SIZE+0x4c6>
			width -= (int)nj_len;
     c62:	1aff      	subs	r7, r7, r3

			if (!conv->flag_dash) {
     c64:	f89d 3018 	ldrb.w	r3, [sp, #24]
     c68:	f013 0f04 	tst.w	r3, #4
     c6c:	d12b      	bne.n	cc6 <CONFIG_ISR_STACK_SIZE+0x4c6>
				char pad = ' ';

				/* If we're zero-padding we have to emit the
				 * sign first.
				 */
				if (conv->flag_zero) {
     c6e:	f013 0f40 	tst.w	r3, #64	; 0x40
     c72:	d017      	beq.n	ca4 <CONFIG_ISR_STACK_SIZE+0x4a4>
					if (sign != 0) {
     c74:	f1b8 0f00 	cmp.w	r8, #0
     c78:	d017      	beq.n	caa <CONFIG_ISR_STACK_SIZE+0x4aa>
						OUTC(sign);
     c7a:	4629      	mov	r1, r5
     c7c:	4640      	mov	r0, r8
     c7e:	47b0      	blx	r6
     c80:	2800      	cmp	r0, #0
     c82:	db6a      	blt.n	d5a <CONFIG_ISR_STACK_SIZE+0x55a>
     c84:	3401      	adds	r4, #1
						sign = 0;
     c86:	46d8      	mov	r8, fp
					}
					pad = '0';
     c88:	f04f 0b30 	mov.w	fp, #48	; 0x30
     c8c:	e00f      	b.n	cae <CONFIG_ISR_STACK_SIZE+0x4ae>
		const char *bpe = buf + sizeof(buf);
     c8e:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
     c92:	e7cd      	b.n	c30 <CONFIG_ISR_STACK_SIZE+0x430>
     c94:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
     c98:	e7ca      	b.n	c30 <CONFIG_ISR_STACK_SIZE+0x430>
		} else if (conv->altform_0) {
     c9a:	f012 0f08 	tst.w	r2, #8
     c9e:	d0d7      	beq.n	c50 <CONFIG_ISR_STACK_SIZE+0x450>
			nj_len += 1U;
     ca0:	3301      	adds	r3, #1
     ca2:	e7d5      	b.n	c50 <CONFIG_ISR_STACK_SIZE+0x450>
				char pad = ' ';
     ca4:	f04f 0b20 	mov.w	fp, #32
     ca8:	e001      	b.n	cae <CONFIG_ISR_STACK_SIZE+0x4ae>
					pad = '0';
     caa:	f04f 0b30 	mov.w	fp, #48	; 0x30
     cae:	463b      	mov	r3, r7
				}

				while (width-- > 0) {
     cb0:	1e5f      	subs	r7, r3, #1
     cb2:	2b00      	cmp	r3, #0
     cb4:	dd07      	ble.n	cc6 <CONFIG_ISR_STACK_SIZE+0x4c6>
					OUTC(pad);
     cb6:	4629      	mov	r1, r5
     cb8:	4658      	mov	r0, fp
     cba:	47b0      	blx	r6
     cbc:	2800      	cmp	r0, #0
     cbe:	db4c      	blt.n	d5a <CONFIG_ISR_STACK_SIZE+0x55a>
     cc0:	3401      	adds	r4, #1
				while (width-- > 0) {
     cc2:	463b      	mov	r3, r7
     cc4:	e7f4      	b.n	cb0 <CONFIG_ISR_STACK_SIZE+0x4b0>
		}

		/* If we have a sign that hasn't been emitted, now's the
		 * time....
		 */
		if (sign != 0) {
     cc6:	f1b8 0f00 	cmp.w	r8, #0
     cca:	d005      	beq.n	cd8 <CONFIG_ISR_STACK_SIZE+0x4d8>
			OUTC(sign);
     ccc:	4629      	mov	r1, r5
     cce:	4640      	mov	r0, r8
     cd0:	47b0      	blx	r6
     cd2:	2800      	cmp	r0, #0
     cd4:	db41      	blt.n	d5a <CONFIG_ISR_STACK_SIZE+0x55a>
     cd6:	3401      	adds	r4, #1
				OUTC('0');
			}

			OUTS(cp, bpe);
		} else {
			if (conv->altform_0c | conv->altform_0) {
     cd8:	f89d 301a 	ldrb.w	r3, [sp, #26]
     cdc:	f3c3 1200 	ubfx	r2, r3, #4, #1
     ce0:	f3c3 03c0 	ubfx	r3, r3, #3, #1
     ce4:	431a      	orrs	r2, r3
     ce6:	d005      	beq.n	cf4 <CONFIG_ISR_STACK_SIZE+0x4f4>
				OUTC('0');
     ce8:	4629      	mov	r1, r5
     cea:	2030      	movs	r0, #48	; 0x30
     cec:	47b0      	blx	r6
     cee:	2800      	cmp	r0, #0
     cf0:	db33      	blt.n	d5a <CONFIG_ISR_STACK_SIZE+0x55a>
     cf2:	3401      	adds	r4, #1
			}

			if (conv->altform_0c) {
     cf4:	f89d 301a 	ldrb.w	r3, [sp, #26]
     cf8:	f013 0f10 	tst.w	r3, #16
     cfc:	d006      	beq.n	d0c <CONFIG_ISR_STACK_SIZE+0x50c>
				OUTC(conv->specifier);
     cfe:	4629      	mov	r1, r5
     d00:	f89d 001b 	ldrb.w	r0, [sp, #27]
     d04:	47b0      	blx	r6
     d06:	2800      	cmp	r0, #0
     d08:	db27      	blt.n	d5a <CONFIG_ISR_STACK_SIZE+0x55a>
     d0a:	3401      	adds	r4, #1
			}

			pad_len = conv->pad0_value;
     d0c:	9b07      	ldr	r3, [sp, #28]
			while (pad_len-- > 0) {
     d0e:	f103 38ff 	add.w	r8, r3, #4294967295
     d12:	2b00      	cmp	r3, #0
     d14:	dd07      	ble.n	d26 <CONFIG_ISR_STACK_SIZE+0x526>
				OUTC('0');
     d16:	4629      	mov	r1, r5
     d18:	2030      	movs	r0, #48	; 0x30
     d1a:	47b0      	blx	r6
     d1c:	2800      	cmp	r0, #0
     d1e:	db1c      	blt.n	d5a <CONFIG_ISR_STACK_SIZE+0x55a>
     d20:	3401      	adds	r4, #1
			while (pad_len-- > 0) {
     d22:	4643      	mov	r3, r8
     d24:	e7f3      	b.n	d0e <CONFIG_ISR_STACK_SIZE+0x50e>
			}

			OUTS(bps, bpe);
     d26:	4653      	mov	r3, sl
     d28:	464a      	mov	r2, r9
     d2a:	4629      	mov	r1, r5
     d2c:	4630      	mov	r0, r6
     d2e:	f004 fee1 	bl	5af4 <outs>
     d32:	2800      	cmp	r0, #0
     d34:	db11      	blt.n	d5a <CONFIG_ISR_STACK_SIZE+0x55a>
     d36:	4404      	add	r4, r0
		}

		/* Finish left justification */
		while (width > 0) {
     d38:	2f00      	cmp	r7, #0
     d3a:	dd07      	ble.n	d4c <CONFIG_ISR_STACK_SIZE+0x54c>
			OUTC(' ');
     d3c:	4629      	mov	r1, r5
     d3e:	2020      	movs	r0, #32
     d40:	47b0      	blx	r6
     d42:	2800      	cmp	r0, #0
     d44:	db09      	blt.n	d5a <CONFIG_ISR_STACK_SIZE+0x55a>
     d46:	3401      	adds	r4, #1
			--width;
     d48:	3f01      	subs	r7, #1
     d4a:	e7f5      	b.n	d38 <CONFIG_ISR_STACK_SIZE+0x538>
		fp = extract_conversion(conv, sp);
     d4c:	f8dd 9008 	ldr.w	r9, [sp, #8]
     d50:	e544      	b.n	7dc <z_cbvprintf_impl+0x10>
     d52:	f8dd 9008 	ldr.w	r9, [sp, #8]
     d56:	e541      	b.n	7dc <z_cbvprintf_impl+0x10>
		}
	}

	return count;
     d58:	4620      	mov	r0, r4
#undef OUTS
#undef OUTC
}
     d5a:	b011      	add	sp, #68	; 0x44
     d5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     d60:	000077dd 	.word	0x000077dd

00000d64 <sys_reboot>:
#include <zephyr/sys/printk.h>

extern void sys_arch_reboot(int type);

FUNC_NORETURN void sys_reboot(int type)
{
     d64:	b508      	push	{r3, lr}
     d66:	f04f 0220 	mov.w	r2, #32
     d6a:	f3ef 8311 	mrs	r3, BASEPRI
     d6e:	f382 8812 	msr	BASEPRI_MAX, r2
     d72:	f3bf 8f6f 	isb	sy
	(void)irq_lock();
	sys_clock_disable();

	sys_arch_reboot(type);
     d76:	f004 ff64 	bl	5c42 <sys_arch_reboot>

	/* should never get here */
	printk("Failed to reboot: spinning endlessly...\n");
     d7a:	4803      	ldr	r0, [pc, #12]	; (d88 <sys_reboot+0x24>)
     d7c:	f004 fb0d 	bl	539a <printk>
 * @note In some architectures, before returning, the function unmasks interrupts
 * unconditionally.
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
     d80:	f000 fb30 	bl	13e4 <arch_cpu_idle>
     d84:	e7fc      	b.n	d80 <sys_reboot+0x1c>
     d86:	bf00      	nop
     d88:	000077e0 	.word	0x000077e0

00000d8c <nrfx_coredep_delay_us>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
     d8c:	b168      	cbz	r0, daa <nrfx_coredep_delay_us+0x1e>
{
     d8e:	b508      	push	{r3, lr}
    };

    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
     d90:	4a06      	ldr	r2, [pc, #24]	; (dac <nrfx_coredep_delay_us+0x20>)
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
     d92:	4b07      	ldr	r3, [pc, #28]	; (db0 <nrfx_coredep_delay_us+0x24>)
     d94:	681b      	ldr	r3, [r3, #0]
     d96:	4907      	ldr	r1, [pc, #28]	; (db4 <nrfx_coredep_delay_us+0x28>)
     d98:	fba1 1303 	umull	r1, r3, r1, r3
     d9c:	0c9b      	lsrs	r3, r3, #18
    delay_cycles(cycles);
     d9e:	fb00 f003 	mul.w	r0, r0, r3
     da2:	f042 0301 	orr.w	r3, r2, #1
     da6:	4798      	blx	r3
}
     da8:	bd08      	pop	{r3, pc}
     daa:	4770      	bx	lr
     dac:	00007730 	.word	0x00007730
     db0:	20000048 	.word	0x20000048
     db4:	431bde83 	.word	0x431bde83

00000db8 <nrf53_anomaly_160_workaround>:
{
	/* This part is supposed to be removed once the writes are available
	 * in hal_nordic/nrfx/MDK.
	 */
#if defined(CONFIG_SOC_NRF5340_CPUAPP) && !defined(CONFIG_TRUSTED_EXECUTION_NONSECURE)
	*((volatile uint32_t *)0x5000470C) = 0x7Eul;
     db8:	4b0f      	ldr	r3, [pc, #60]	; (df8 <nrf53_anomaly_160_workaround+0x40>)
     dba:	227e      	movs	r2, #126	; 0x7e
     dbc:	f8c3 270c 	str.w	r2, [r3, #1804]	; 0x70c
	*((volatile uint32_t *)0x5000493C) = 0x7Eul;
     dc0:	f8c3 293c 	str.w	r2, [r3, #2364]	; 0x93c
	*((volatile uint32_t *)0x50002118) = 0x7Ful;
     dc4:	4a0d      	ldr	r2, [pc, #52]	; (dfc <nrf53_anomaly_160_workaround+0x44>)
     dc6:	237f      	movs	r3, #127	; 0x7f
     dc8:	f8c2 3118 	str.w	r3, [r2, #280]	; 0x118
	*((volatile uint32_t *)0x50039E04) = 0x0ul;
     dcc:	490c      	ldr	r1, [pc, #48]	; (e00 <nrf53_anomaly_160_workaround+0x48>)
     dce:	2300      	movs	r3, #0
     dd0:	f8c1 3e04 	str.w	r3, [r1, #3588]	; 0xe04
	*((volatile uint32_t *)0x50039E08) = 0x0ul;
     dd4:	f8c1 3e08 	str.w	r3, [r1, #3592]	; 0xe08
	*((volatile uint32_t *)0x50101110) = 0x0ul;
     dd8:	f501 2148 	add.w	r1, r1, #819200	; 0xc8000
     ddc:	f8c1 3110 	str.w	r3, [r1, #272]	; 0x110
	*((volatile uint32_t *)0x50002124) = 0x0ul;
     de0:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
	*((volatile uint32_t *)0x5000212C) = 0x0ul;
     de4:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c
	*((volatile uint32_t *)0x502012A0) = 0x0ul;
     de8:	f502 12ff 	add.w	r2, r2, #2088960	; 0x1fe000
     dec:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
     df0:	f8c2 32a0 	str.w	r3, [r2, #672]	; 0x2a0
	*((volatile uint32_t *)0x41080E08) = 0x0ul;
	*((volatile uint32_t *)0x41002124) = 0x0ul;
	*((volatile uint32_t *)0x4100212C) = 0x0ul;
	*((volatile uint32_t *)0x41101110) = 0x0ul;
#endif
}
     df4:	4770      	bx	lr
     df6:	bf00      	nop
     df8:	50004000 	.word	0x50004000
     dfc:	50002000 	.word	0x50002000
     e00:	50039000 	.word	0x50039000

00000e04 <nordicsemi_nrf53_init>:
	return true;
}
#endif /* CONFIG_SOC_NRF53_ANOMALY_160_WORKAROUND */

static int nordicsemi_nrf53_init(const struct device *arg)
{
     e04:	b570      	push	{r4, r5, r6, lr}
     e06:	f04f 0320 	mov.w	r3, #32
     e0a:	f3ef 8611 	mrs	r6, BASEPRI
     e0e:	f383 8812 	msr	BASEPRI_MAX, r3
     e12:	f3bf 8f6f 	isb	sy

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_cache_enable(NRF_CACHE_Type * p_reg)
{
    p_reg->ENABLE = CACHE_ENABLE_ENABLE_Enabled;
     e16:	2501      	movs	r5, #1
     e18:	4b12      	ldr	r3, [pc, #72]	; (e64 <nordicsemi_nrf53_init+0x60>)
     e1a:	f8c3 5500 	str.w	r5, [r3, #1280]	; 0x500
}

NRF_STATIC_INLINE void nrf_oscillators_lfxo_cap_set(NRF_OSCILLATORS_Type *     p_reg,
                                                    nrf_oscillators_lfxo_cap_t cap)
{
    p_reg->XOSC32KI.INTCAP = (uint32_t)cap;
     e1e:	4c12      	ldr	r4, [pc, #72]	; (e68 <nordicsemi_nrf53_init+0x64>)
     e20:	2302      	movs	r3, #2
     e22:	f8c4 36d0 	str.w	r3, [r4, #1744]	; 0x6d0

#if NRF_GPIO_HAS_SEL
NRF_STATIC_INLINE void nrf_gpio_pin_control_select(uint32_t pin_number, nrf_gpio_pin_sel_t ctrl)
{
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_MCUSEL_Msk;
     e26:	4a11      	ldr	r2, [pc, #68]	; (e6c <nordicsemi_nrf53_init+0x68>)
     e28:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
     e2c:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
    reg->PIN_CNF[pin_number] = cnf | (ctrl << GPIO_PIN_CNF_MCUSEL_Pos);
     e30:	f043 5340 	orr.w	r3, r3, #805306368	; 0x30000000
     e34:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_MCUSEL_Msk;
     e38:	f8d2 3204 	ldr.w	r3, [r2, #516]	; 0x204
     e3c:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
    reg->PIN_CNF[pin_number] = cnf | (ctrl << GPIO_PIN_CNF_MCUSEL_Pos);
     e40:	f043 5340 	orr.w	r3, r3, #805306368	; 0x30000000
     e44:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
	nrf_oscillators_hfxo_cap_set(NRF_OSCILLATORS, false, 0);
#endif

#if defined(CONFIG_SOC_NRF53_ANOMALY_160_WORKAROUND)
	/* This needs to be done before DC/DC operation is enabled. */
	nrf53_anomaly_160_workaround();
     e48:	f7ff ffb6 	bl	db8 <nrf53_anomaly_160_workaround>
NRF_STATIC_INLINE void nrf_regulators_dcdcen_set(NRF_REGULATORS_Type * p_reg, bool enable)
{
#if defined(REGULATORS_DCDCEN_DCDCEN_Msk)
    p_reg->DCDCEN = (enable ? REGULATORS_DCDCEN_DCDCEN_Msk : 0);
#else
    p_reg->VREGMAIN.DCDCEN = (enable ? REGULATORS_VREGMAIN_DCDCEN_DCDCEN_Msk : 0);
     e4c:	f8c4 5704 	str.w	r5, [r4, #1796]	; 0x704
#endif

#if NRF_REGULATORS_HAS_DCDCEN_RADIO
NRF_STATIC_INLINE void nrf_regulators_dcdcen_radio_set(NRF_REGULATORS_Type * p_reg, bool enable)
{
    p_reg->VREGRADIO.DCDCEN = (enable) ? REGULATORS_VREGRADIO_DCDCEN_DCDCEN_Enabled :
     e50:	f8c4 5904 	str.w	r5, [r4, #2308]	; 0x904
    p_reg->VREGH.DCDCEN = (enable) ? REGULATORS_VREGH_DCDCEN_DCDCEN_Enabled :
     e54:	f8c4 5b00 	str.w	r5, [r4, #2816]	; 0xb00
	__asm__ volatile(
     e58:	f386 8811 	msr	BASEPRI, r6
     e5c:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
     e60:	2000      	movs	r0, #0
     e62:	bd70      	pop	{r4, r5, r6, pc}
     e64:	50001000 	.word	0x50001000
     e68:	50004000 	.word	0x50004000
     e6c:	50842500 	.word	0x50842500

00000e70 <z_arm_on_enter_cpu_idle>:
{
     e70:	b538      	push	{r3, r4, r5, lr}
	uint8_t oldest = (current + 1) % ARRAY_SIZE(timestamps);
     e72:	4b1e      	ldr	r3, [pc, #120]	; (eec <z_arm_on_enter_cpu_idle+0x7c>)
     e74:	781b      	ldrb	r3, [r3, #0]
     e76:	3301      	adds	r3, #1
     e78:	4a1d      	ldr	r2, [pc, #116]	; (ef0 <z_arm_on_enter_cpu_idle+0x80>)
     e7a:	fba2 1203 	umull	r1, r2, r2, r3
     e7e:	f402 71fe 	and.w	r1, r2, #508	; 0x1fc
     e82:	eb01 0292 	add.w	r2, r1, r2, lsr #2
     e86:	1a9c      	subs	r4, r3, r2
     e88:	b2e5      	uxtb	r5, r4
#ifndef _ASMLANGUAGE
extern uint32_t sys_clock_cycle_get_32(void);

static inline uint32_t arch_k_cycle_get_32(void)
{
	return sys_clock_cycle_get_32();
     e8a:	f005 fbfd 	bl	6688 <sys_clock_cycle_get_32>
	if (timestamps_filled &&
     e8e:	4b19      	ldr	r3, [pc, #100]	; (ef4 <z_arm_on_enter_cpu_idle+0x84>)
     e90:	781b      	ldrb	r3, [r3, #0]
     e92:	b12b      	cbz	r3, ea0 <z_arm_on_enter_cpu_idle+0x30>
	    (now - timestamps[oldest]) < (window_cycles + 1)) {
     e94:	4a18      	ldr	r2, [pc, #96]	; (ef8 <z_arm_on_enter_cpu_idle+0x88>)
     e96:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
     e9a:	1ac0      	subs	r0, r0, r3
	if (timestamps_filled &&
     e9c:	2807      	cmp	r0, #7
     e9e:	d91c      	bls.n	eda <z_arm_on_enter_cpu_idle+0x6a>
	suppress_warning = false;
     ea0:	4b16      	ldr	r3, [pc, #88]	; (efc <z_arm_on_enter_cpu_idle+0x8c>)
     ea2:	2200      	movs	r2, #0
     ea4:	701a      	strb	r2, [r3, #0]
    nrf_event_readback((uint8_t *)p_reg + (uint32_t)event);
}

NRF_STATIC_INLINE bool nrf_power_event_check(NRF_POWER_Type const * p_reg, nrf_power_event_t event)
{
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
     ea6:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
     eaa:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
	if (nrf_power_event_check(NRF_POWER, NRF_POWER_EVENT_SLEEPENTER)) {
     eae:	b15b      	cbz	r3, ec8 <z_arm_on_enter_cpu_idle+0x58>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
     eb0:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
     eb4:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
     eb8:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
		current = oldest;
     ebc:	4b0b      	ldr	r3, [pc, #44]	; (eec <z_arm_on_enter_cpu_idle+0x7c>)
     ebe:	701d      	strb	r5, [r3, #0]
		if (current == 0) {
     ec0:	b915      	cbnz	r5, ec8 <z_arm_on_enter_cpu_idle+0x58>
			timestamps_filled = true;
     ec2:	4b0c      	ldr	r3, [pc, #48]	; (ef4 <z_arm_on_enter_cpu_idle+0x84>)
     ec4:	2201      	movs	r2, #1
     ec6:	701a      	strb	r2, [r3, #0]
	timestamps[current] = k_cycle_get_32();
     ec8:	4b08      	ldr	r3, [pc, #32]	; (eec <z_arm_on_enter_cpu_idle+0x7c>)
     eca:	781c      	ldrb	r4, [r3, #0]
     ecc:	f005 fbdc 	bl	6688 <sys_clock_cycle_get_32>
     ed0:	4b09      	ldr	r3, [pc, #36]	; (ef8 <z_arm_on_enter_cpu_idle+0x88>)
     ed2:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
	return true;
     ed6:	2001      	movs	r0, #1
}
     ed8:	bd38      	pop	{r3, r4, r5, pc}
		if (!suppress_warning) {
     eda:	4b08      	ldr	r3, [pc, #32]	; (efc <z_arm_on_enter_cpu_idle+0x8c>)
     edc:	781b      	ldrb	r3, [r3, #0]
     ede:	b913      	cbnz	r3, ee6 <z_arm_on_enter_cpu_idle+0x76>
			suppress_warning = true;
     ee0:	4b06      	ldr	r3, [pc, #24]	; (efc <z_arm_on_enter_cpu_idle+0x8c>)
     ee2:	2201      	movs	r2, #1
     ee4:	701a      	strb	r2, [r3, #0]
		return false;
     ee6:	2000      	movs	r0, #0
     ee8:	e7f6      	b.n	ed8 <z_arm_on_enter_cpu_idle+0x68>
     eea:	bf00      	nop
     eec:	20000cbb 	.word	0x20000cbb
     ef0:	cccccccd 	.word	0xcccccccd
     ef4:	20000cba 	.word	0x20000cba
     ef8:	20000418 	.word	0x20000418
     efc:	20000cb9 	.word	0x20000cb9

00000f00 <pm_state_set>:
/* Invoke Low Power/System Off specific Tasks */
__weak void pm_state_set(enum pm_state state, uint8_t substate_id)
{
	ARG_UNUSED(substate_id);

	switch (state) {
     f00:	2806      	cmp	r0, #6
     f02:	d000      	beq.n	f06 <pm_state_set+0x6>
     f04:	4770      	bx	lr
{
     f06:	b508      	push	{r3, lr}
	case PM_STATE_SOFT_OFF:
		nrf_regulators_system_off(NRF_REGULATORS);
     f08:	4801      	ldr	r0, [pc, #4]	; (f10 <pm_state_set+0x10>)
     f0a:	f004 fe12 	bl	5b32 <nrf_regulators_system_off>
     f0e:	bf00      	nop
     f10:	50004000 	.word	0x50004000

00000f14 <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
     f14:	f002 b860 	b.w	2fd8 <SystemInit>

00000f18 <pm_state_notify>:
/*
 * Function called to notify when the system is entering / exiting a
 * power state
 */
static inline void pm_state_notify(bool entering_state)
{
     f18:	b570      	push	{r4, r5, r6, lr}
     f1a:	4605      	mov	r5, r0
	__asm__ volatile(
     f1c:	f04f 0320 	mov.w	r3, #32
     f20:	f3ef 8611 	mrs	r6, BASEPRI
     f24:	f383 8812 	msr	BASEPRI_MAX, r3
     f28:	f3bf 8f6f 	isb	sy
     f2c:	4b0e      	ldr	r3, [pc, #56]	; (f68 <pm_state_notify+0x50>)
     f2e:	681c      	ldr	r4, [r3, #0]
     f30:	e00d      	b.n	f4e <pm_state_notify+0x36>
	pm_notifier_key = k_spin_lock(&pm_notifier_lock);
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
		if (entering_state) {
			callback = notifier->state_entry;
		} else {
			callback = notifier->state_exit;
     f32:	68a2      	ldr	r2, [r4, #8]
		}

		if (callback) {
     f34:	b13a      	cbz	r2, f46 <pm_state_notify+0x2e>
			callback(z_cpus_pm_state[_current_cpu->id].state);
     f36:	4b0d      	ldr	r3, [pc, #52]	; (f6c <pm_state_notify+0x54>)
     f38:	7d1b      	ldrb	r3, [r3, #20]
     f3a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
     f3e:	490c      	ldr	r1, [pc, #48]	; (f70 <pm_state_notify+0x58>)
     f40:	f811 0023 	ldrb.w	r0, [r1, r3, lsl #2]
     f44:	4790      	blx	r2
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
     f46:	4623      	mov	r3, r4
	return node->next;
     f48:	6824      	ldr	r4, [r4, #0]
     f4a:	b104      	cbz	r4, f4e <pm_state_notify+0x36>
 *
 * @return a pointer on the next node (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_next(sys_snode_t *node);

Z_GENLIST_PEEK_NEXT(slist, snode)
     f4c:	b123      	cbz	r3, f58 <pm_state_notify+0x40>
     f4e:	b12c      	cbz	r4, f5c <pm_state_notify+0x44>
		if (entering_state) {
     f50:	2d00      	cmp	r5, #0
     f52:	d0ee      	beq.n	f32 <pm_state_notify+0x1a>
			callback = notifier->state_entry;
     f54:	6862      	ldr	r2, [r4, #4]
     f56:	e7ed      	b.n	f34 <pm_state_notify+0x1c>
     f58:	461c      	mov	r4, r3
     f5a:	e7f8      	b.n	f4e <pm_state_notify+0x36>
	__asm__ volatile(
     f5c:	f386 8811 	msr	BASEPRI, r6
     f60:	f3bf 8f6f 	isb	sy
		}
	}
	k_spin_unlock(&pm_notifier_lock, pm_notifier_key);
}
     f64:	bd70      	pop	{r4, r5, r6, pc}
     f66:	bf00      	nop
     f68:	20000444 	.word	0x20000444
     f6c:	20000a9c 	.word	0x20000a9c
     f70:	20000438 	.word	0x20000438

00000f74 <pm_exit_pos_ops>:
{
     f74:	b508      	push	{r3, lr}
	if (pm_state_exit_post_ops != NULL) {
     f76:	4b06      	ldr	r3, [pc, #24]	; (f90 <pm_exit_pos_ops+0x1c>)
     f78:	b123      	cbz	r3, f84 <pm_exit_pos_ops+0x10>
		pm_state_exit_post_ops(info->state, info->substate_id);
     f7a:	7841      	ldrb	r1, [r0, #1]
     f7c:	7800      	ldrb	r0, [r0, #0]
     f7e:	f004 fddf 	bl	5b40 <pm_state_exit_post_ops>
}
     f82:	bd08      	pop	{r3, pc}
     f84:	2300      	movs	r3, #0
     f86:	f383 8811 	msr	BASEPRI, r3
     f8a:	f3bf 8f6f 	isb	sy
     f8e:	e7f8      	b.n	f82 <pm_exit_pos_ops+0xe>
     f90:	00005b41 	.word	0x00005b41

00000f94 <pm_system_resume>:

void pm_system_resume(void)
{
     f94:	b570      	push	{r4, r5, r6, lr}
	uint8_t id = CURRENT_CPU;
     f96:	4b0e      	ldr	r3, [pc, #56]	; (fd0 <pm_system_resume+0x3c>)
     f98:	7d1c      	ldrb	r4, [r3, #20]
	 * that caused the wake. This hook will be called from the ISR.
	 * For such CPU LPS states, do post operations and restores here.
	 * The kernel scheduler will get control after the ISR finishes
	 * and it may schedule another thread.
	 */
	if (atomic_test_and_clear_bit(z_post_ops_required, id)) {
     f9a:	4621      	mov	r1, r4
     f9c:	480d      	ldr	r0, [pc, #52]	; (fd4 <pm_system_resume+0x40>)
     f9e:	f004 fdd5 	bl	5b4c <atomic_test_and_clear_bit>
     fa2:	b900      	cbnz	r0, fa6 <pm_system_resume+0x12>
		pm_exit_pos_ops(&z_cpus_pm_state[id]);
		pm_state_notify(false);
		z_cpus_pm_state[id] = (struct pm_state_info){PM_STATE_ACTIVE,
			0, 0};
	}
}
     fa4:	bd70      	pop	{r4, r5, r6, pc}
		pm_exit_pos_ops(&z_cpus_pm_state[id]);
     fa6:	0065      	lsls	r5, r4, #1
     fa8:	eb04 0044 	add.w	r0, r4, r4, lsl #1
     fac:	4e0a      	ldr	r6, [pc, #40]	; (fd8 <pm_system_resume+0x44>)
     fae:	eb06 0080 	add.w	r0, r6, r0, lsl #2
     fb2:	f7ff ffdf 	bl	f74 <pm_exit_pos_ops>
		pm_state_notify(false);
     fb6:	2000      	movs	r0, #0
     fb8:	f7ff ffae 	bl	f18 <pm_state_notify>
		z_cpus_pm_state[id] = (struct pm_state_info){PM_STATE_ACTIVE,
     fbc:	192b      	adds	r3, r5, r4
     fbe:	0099      	lsls	r1, r3, #2
     fc0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
     fc4:	2200      	movs	r2, #0
     fc6:	5072      	str	r2, [r6, r1]
     fc8:	605a      	str	r2, [r3, #4]
     fca:	609a      	str	r2, [r3, #8]
}
     fcc:	e7ea      	b.n	fa4 <pm_system_resume+0x10>
     fce:	bf00      	nop
     fd0:	20000a9c 	.word	0x20000a9c
     fd4:	2000044c 	.word	0x2000044c
     fd8:	20000438 	.word	0x20000438

00000fdc <pm_system_suspend>:

	return true;
}

bool pm_system_suspend(int32_t ticks)
{
     fdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     fde:	4605      	mov	r5, r0
	uint8_t id = CURRENT_CPU;
     fe0:	4b38      	ldr	r3, [pc, #224]	; (10c4 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0xc4>)
     fe2:	7d1c      	ldrb	r4, [r3, #20]
	__asm__ volatile(
     fe4:	f04f 0320 	mov.w	r3, #32
     fe8:	f3ef 8611 	mrs	r6, BASEPRI
     fec:	f383 8812 	msr	BASEPRI_MAX, r3
     ff0:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key;

	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);

	key = k_spin_lock(&pm_forced_state_lock);
	if (z_cpus_pm_forced_state[id].state != PM_STATE_ACTIVE) {
     ff4:	eb04 0244 	add.w	r2, r4, r4, lsl #1
     ff8:	4b33      	ldr	r3, [pc, #204]	; (10c8 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0xc8>)
     ffa:	f813 3022 	ldrb.w	r3, [r3, r2, lsl #2]
     ffe:	2b00      	cmp	r3, #0
    1000:	d039      	beq.n	1076 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x76>
		z_cpus_pm_state[id] = z_cpus_pm_forced_state[id];
    1002:	4b32      	ldr	r3, [pc, #200]	; (10cc <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0xcc>)
    1004:	eb03 0c82 	add.w	ip, r3, r2, lsl #2
    1008:	4f2f      	ldr	r7, [pc, #188]	; (10c8 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0xc8>)
    100a:	ea4f 0e82 	mov.w	lr, r2, lsl #2
    100e:	eb07 0382 	add.w	r3, r7, r2, lsl #2
    1012:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
    1016:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
		z_cpus_pm_forced_state[id].state = PM_STATE_ACTIVE;
    101a:	2300      	movs	r3, #0
    101c:	f807 300e 	strb.w	r3, [r7, lr]
	__asm__ volatile(
    1020:	f386 8811 	msr	BASEPRI, r6
    1024:	f3bf 8f6f 	isb	sy
			z_cpus_pm_state[id] = *info;
		}
	}
	k_spin_unlock(&pm_forced_state_lock, key);

	if (z_cpus_pm_state[id].state == PM_STATE_ACTIVE) {
    1028:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    102c:	4a27      	ldr	r2, [pc, #156]	; (10cc <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0xcc>)
    102e:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
    1032:	2b00      	cmp	r3, #0
    1034:	d044      	beq.n	10c0 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0xc0>
		SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);
		return false;
	}

	if (ticks != K_TICKS_FOREVER) {
    1036:	f1b5 3fff 	cmp.w	r5, #4294967295
    103a:	d12b      	bne.n	1094 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x94>
	 * state. We don't want to be scheduled out yet, first we need
	 * to send a notification about leaving the idle state. So,
	 * we lock the scheduler here and unlock just after we have
	 * sent the notification in pm_system_resume().
	 */
	k_sched_lock();
    103c:	f003 fb12 	bl	4664 <k_sched_lock>
	pm_stats_start();
	/* Enter power state */
	pm_state_notify(true);
    1040:	2001      	movs	r0, #1
    1042:	f7ff ff69 	bl	f18 <pm_state_notify>
	atomic_set_bit(z_post_ops_required, id);
    1046:	4621      	mov	r1, r4
    1048:	4821      	ldr	r0, [pc, #132]	; (10d0 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0xd0>)
    104a:	f004 fd97 	bl	5b7c <atomic_set_bit>
	if (pm_state_set != NULL) {
    104e:	4b21      	ldr	r3, [pc, #132]	; (10d4 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0xd4>)
    1050:	b15b      	cbz	r3, 106a <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x6a>
		pm_state_set(info->state, info->substate_id);
    1052:	4a1e      	ldr	r2, [pc, #120]	; (10cc <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0xcc>)
    1054:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    1058:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    105c:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    1060:	7859      	ldrb	r1, [r3, #1]
    1062:	f812 0024 	ldrb.w	r0, [r2, r4, lsl #2]
    1066:	f7ff ff4b 	bl	f00 <pm_state_set>
	if (atomic_add(&z_cpus_active, 1) == 0) {
		pm_resume_devices();
	}
#endif
	pm_stats_update(z_cpus_pm_state[id].state);
	pm_system_resume();
    106a:	f7ff ff93 	bl	f94 <pm_system_resume>
	k_sched_unlock();
    106e:	f003 fcfb 	bl	4a68 <k_sched_unlock>
	SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);

	return true;
    1072:	2001      	movs	r0, #1
}
    1074:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		info = pm_policy_next_state(id, ticks);
    1076:	4601      	mov	r1, r0
    1078:	4620      	mov	r0, r4
    107a:	f000 f831 	bl	10e0 <pm_policy_next_state>
		if (info != NULL) {
    107e:	2800      	cmp	r0, #0
    1080:	d0ce      	beq.n	1020 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x20>
			z_cpus_pm_state[id] = *info;
    1082:	eb04 0144 	add.w	r1, r4, r4, lsl #1
    1086:	4b11      	ldr	r3, [pc, #68]	; (10cc <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0xcc>)
    1088:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    108c:	c807      	ldmia	r0, {r0, r1, r2}
    108e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    1092:	e7c5      	b.n	1020 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x20>
		     k_us_to_ticks_ceil32(
    1094:	eb04 0244 	add.w	r2, r4, r4, lsl #1
    1098:	4b0c      	ldr	r3, [pc, #48]	; (10cc <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0xcc>)
    109a:	eb03 0382 	add.w	r3, r3, r2, lsl #2
    109e:	6898      	ldr	r0, [r3, #8]
		} else {
			return t * ((uint64_t)to_hz / from_hz);
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
    10a0:	0c41      	lsrs	r1, r0, #17
    10a2:	03c0      	lsls	r0, r0, #15
    10a4:	4b0c      	ldr	r3, [pc, #48]	; (10d8 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0xd8>)
    10a6:	18c0      	adds	r0, r0, r3
    10a8:	4a0c      	ldr	r2, [pc, #48]	; (10dc <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0xdc>)
    10aa:	f04f 0300 	mov.w	r3, #0
    10ae:	f141 0100 	adc.w	r1, r1, #0
    10b2:	f7ff f84f 	bl	154 <__aeabi_uldivmod>
		z_set_timeout_expiry(ticks -
    10b6:	2101      	movs	r1, #1
    10b8:	1a28      	subs	r0, r5, r0
    10ba:	f006 f925 	bl	7308 <z_set_timeout_expiry>
    10be:	e7bd      	b.n	103c <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x3c>
		return false;
    10c0:	2000      	movs	r0, #0
    10c2:	e7d7      	b.n	1074 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x74>
    10c4:	20000a9c 	.word	0x20000a9c
    10c8:	2000042c 	.word	0x2000042c
    10cc:	20000438 	.word	0x20000438
    10d0:	2000044c 	.word	0x2000044c
    10d4:	00000f01 	.word	0x00000f01
    10d8:	000f423f 	.word	0x000f423f
    10dc:	000f4240 	.word	0x000f4240

000010e0 <pm_policy_next_state>:
	}
}

#ifdef CONFIG_PM_POLICY_DEFAULT
const struct pm_state_info *pm_policy_next_state(uint8_t cpu, int32_t ticks)
{
    10e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    10e4:	b082      	sub	sp, #8
    10e6:	460e      	mov	r6, r1
	uint8_t num_cpu_states;
	const struct pm_state_info *cpu_states;

	num_cpu_states = pm_state_cpu_get_all(cpu, &cpu_states);
    10e8:	a901      	add	r1, sp, #4
    10ea:	f000 f845 	bl	1178 <pm_state_cpu_get_all>

	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    10ee:	1e44      	subs	r4, r0, #1
    10f0:	b224      	sxth	r4, r4
    10f2:	e007      	b.n	1104 <pm_policy_next_state+0x24>
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
		    (exit_latency >= max_latency_ticks)) {
			continue;
		}

		if ((ticks == K_TICKS_FOREVER) ||
    10f4:	f1b6 3fff 	cmp.w	r6, #4294967295
    10f8:	d033      	beq.n	1162 <pm_policy_next_state+0x82>
		    (ticks >= (min_residency + exit_latency))) {
    10fa:	4480      	add	r8, r0
		if ((ticks == K_TICKS_FOREVER) ||
    10fc:	45b0      	cmp	r8, r6
    10fe:	d930      	bls.n	1162 <pm_policy_next_state+0x82>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    1100:	3c01      	subs	r4, #1
    1102:	b224      	sxth	r4, r4
    1104:	2c00      	cmp	r4, #0
    1106:	db2b      	blt.n	1160 <pm_policy_next_state+0x80>
		const struct pm_state_info *state = &cpu_states[i];
    1108:	9b01      	ldr	r3, [sp, #4]
    110a:	eb04 0244 	add.w	r2, r4, r4, lsl #1
    110e:	eb03 0582 	add.w	r5, r3, r2, lsl #2
		if (pm_policy_state_lock_is_active(state->state, state->substate_id)) {
    1112:	7869      	ldrb	r1, [r5, #1]
    1114:	f813 0022 	ldrb.w	r0, [r3, r2, lsl #2]
    1118:	f004 fd3f 	bl	5b9a <pm_policy_state_lock_is_active>
    111c:	2800      	cmp	r0, #0
    111e:	d1ef      	bne.n	1100 <pm_policy_next_state+0x20>
		min_residency = k_us_to_ticks_ceil32(state->min_residency_us);
    1120:	6868      	ldr	r0, [r5, #4]
    1122:	0c41      	lsrs	r1, r0, #17
    1124:	03c0      	lsls	r0, r0, #15
    1126:	4f11      	ldr	r7, [pc, #68]	; (116c <pm_policy_next_state+0x8c>)
    1128:	19c0      	adds	r0, r0, r7
    112a:	4a11      	ldr	r2, [pc, #68]	; (1170 <pm_policy_next_state+0x90>)
    112c:	f04f 0300 	mov.w	r3, #0
    1130:	f141 0100 	adc.w	r1, r1, #0
    1134:	f7ff f80e 	bl	154 <__aeabi_uldivmod>
    1138:	4680      	mov	r8, r0
		exit_latency = k_us_to_ticks_ceil32(state->exit_latency_us);
    113a:	68ab      	ldr	r3, [r5, #8]
    113c:	0c59      	lsrs	r1, r3, #17
    113e:	03db      	lsls	r3, r3, #15
    1140:	19d8      	adds	r0, r3, r7
    1142:	4a0b      	ldr	r2, [pc, #44]	; (1170 <pm_policy_next_state+0x90>)
    1144:	f04f 0300 	mov.w	r3, #0
    1148:	f141 0100 	adc.w	r1, r1, #0
    114c:	f7ff f802 	bl	154 <__aeabi_uldivmod>
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
    1150:	4b08      	ldr	r3, [pc, #32]	; (1174 <pm_policy_next_state+0x94>)
    1152:	681b      	ldr	r3, [r3, #0]
    1154:	f1b3 3fff 	cmp.w	r3, #4294967295
    1158:	d0cc      	beq.n	10f4 <pm_policy_next_state+0x14>
    115a:	4283      	cmp	r3, r0
    115c:	d8ca      	bhi.n	10f4 <pm_policy_next_state+0x14>
    115e:	e7cf      	b.n	1100 <pm_policy_next_state+0x20>
			return state;
		}
	}

	return NULL;
    1160:	2500      	movs	r5, #0
}
    1162:	4628      	mov	r0, r5
    1164:	b002      	add	sp, #8
    1166:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    116a:	bf00      	nop
    116c:	000f423f 	.word	0x000f423f
    1170:	000f4240 	.word	0x000f4240
    1174:	20000004 	.word	0x20000004

00001178 <pm_state_cpu_get_all>:
	DT_FOREACH_CHILD_SEP(DT_PATH(cpus), DT_NUM_CPU_POWER_STATES, (,))
};

uint8_t pm_state_cpu_get_all(uint8_t cpu, const struct pm_state_info **states)
{
	if (cpu >= ARRAY_SIZE(cpus_states)) {
    1178:	b908      	cbnz	r0, 117e <pm_state_cpu_get_all+0x6>
		return 0;
	}

	*states = cpus_states[cpu];
    117a:	4b02      	ldr	r3, [pc, #8]	; (1184 <pm_state_cpu_get_all+0xc>)
    117c:	600b      	str	r3, [r1, #0]

	return states_per_cpu[cpu];
}
    117e:	2000      	movs	r0, #0
    1180:	4770      	bx	lr
    1182:	bf00      	nop
    1184:	00007814 	.word	0x00007814

00001188 <nrf_cc3xx_platform_abort_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform abort APIs.
 */
void nrf_cc3xx_platform_abort_init(void)
{
    1188:	b508      	push	{r3, lr}
	nrf_cc3xx_platform_set_abort(&apis);
    118a:	4802      	ldr	r0, [pc, #8]	; (1194 <nrf_cc3xx_platform_abort_init+0xc>)
    118c:	f003 ffb8 	bl	5100 <nrf_cc3xx_platform_set_abort>
}
    1190:	bd08      	pop	{r3, pc}
    1192:	bf00      	nop
    1194:	00007814 	.word	0x00007814

00001198 <mutex_flags_unknown>:
                    NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_HW_MUTEX :
                    NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_VALID
};

static bool mutex_flags_unknown(uint32_t flags){
    switch(flags){
    1198:	f5b0 0f68 	cmp.w	r0, #15204352	; 0xe80000
    119c:	d017      	beq.n	11ce <mutex_flags_unknown+0x36>
    119e:	d80c      	bhi.n	11ba <mutex_flags_unknown+0x22>
    11a0:	f640 63ba 	movw	r3, #3770	; 0xeba
    11a4:	4298      	cmp	r0, r3
    11a6:	d014      	beq.n	11d2 <mutex_flags_unknown+0x3a>
    11a8:	f5b0 3f68 	cmp.w	r0, #237568	; 0x3a000
    11ac:	d013      	beq.n	11d6 <mutex_flags_unknown+0x3e>
    11ae:	283a      	cmp	r0, #58	; 0x3a
    11b0:	d001      	beq.n	11b6 <mutex_flags_unknown+0x1e>
        case NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID:
        case NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_HW_MUTEX:
        case NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC:
            return false;
        default:
            return true;
    11b2:	2001      	movs	r0, #1
    11b4:	4770      	bx	lr
    switch(flags){
    11b6:	2000      	movs	r0, #0
    11b8:	4770      	bx	lr
    11ba:	4b09      	ldr	r3, [pc, #36]	; (11e0 <mutex_flags_unknown+0x48>)
    11bc:	4298      	cmp	r0, r3
    11be:	d00c      	beq.n	11da <mutex_flags_unknown+0x42>
    11c0:	4b08      	ldr	r3, [pc, #32]	; (11e4 <mutex_flags_unknown+0x4c>)
    11c2:	4298      	cmp	r0, r3
    11c4:	d001      	beq.n	11ca <mutex_flags_unknown+0x32>
            return true;
    11c6:	2001      	movs	r0, #1
    }
}
    11c8:	4770      	bx	lr
    switch(flags){
    11ca:	2000      	movs	r0, #0
    11cc:	4770      	bx	lr
    11ce:	2000      	movs	r0, #0
    11d0:	4770      	bx	lr
    11d2:	2000      	movs	r0, #0
    11d4:	4770      	bx	lr
    11d6:	2000      	movs	r0, #0
    11d8:	4770      	bx	lr
    11da:	2000      	movs	r0, #0
    11dc:	4770      	bx	lr
    11de:	bf00      	nop
    11e0:	3a00003a 	.word	0x3a00003a
    11e4:	a95c5f2c 	.word	0xa95c5f2c

000011e8 <mutex_unlock_platform>:
 */
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    11e8:	b328      	cbz	r0, 1236 <mutex_unlock_platform+0x4e>
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    11ea:	b508      	push	{r3, lr}
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    switch (mutex->flags)
    11ec:	6843      	ldr	r3, [r0, #4]
    11ee:	f5b3 3f68 	cmp.w	r3, #237568	; 0x3a000
    11f2:	d00a      	beq.n	120a <mutex_unlock_platform+0x22>
    11f4:	f5b3 0f68 	cmp.w	r3, #15204352	; 0xe80000
    11f8:	d014      	beq.n	1224 <mutex_unlock_platform+0x3c>

#endif /* defined(NRF5340_XXAA_APPLICATION) */

    default:
        /* Ensure that the mutex has been initialized */
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    11fa:	4912      	ldr	r1, [pc, #72]	; (1244 <mutex_unlock_platform+0x5c>)
    11fc:	428b      	cmp	r3, r1
    11fe:	d01f      	beq.n	1240 <mutex_unlock_platform+0x58>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
        }

        p_mutex = (struct k_mutex *)mutex->mutex;
    1200:	6800      	ldr	r0, [r0, #0]
		union { uintptr_t x; struct k_mutex * val; } parm0 = { .val = mutex };
		return (int) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_MUTEX_UNLOCK);
	}
#endif
	compiler_barrier();
	return z_impl_k_mutex_unlock(mutex);
    1202:	f002 ffc5 	bl	4190 <z_impl_k_mutex_unlock>

        k_mutex_unlock(p_mutex);
        return NRF_CC3XX_PLATFORM_SUCCESS;
    1206:	2000      	movs	r0, #0
    1208:	e014      	b.n	1234 <mutex_unlock_platform+0x4c>
        return atomic_cas((atomic_t *)mutex->mutex, 1, 0) ?
    120a:	6803      	ldr	r3, [r0, #0]
 * @return true if @a new_value is written, false otherwise.
 */
static inline bool atomic_cas(atomic_t *target, atomic_val_t old_value,
			  atomic_val_t new_value)
{
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    120c:	2200      	movs	r2, #0
    120e:	e8d3 1fef 	ldaex	r1, [r3]
    1212:	2901      	cmp	r1, #1
    1214:	d103      	bne.n	121e <mutex_unlock_platform+0x36>
    1216:	e8c3 2fe0 	stlex	r0, r2, [r3]
    121a:	2800      	cmp	r0, #0
    121c:	d1f7      	bne.n	120e <mutex_unlock_platform+0x26>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    121e:	d10d      	bne.n	123c <mutex_unlock_platform+0x54>
    1220:	4610      	mov	r0, r2
    1222:	e007      	b.n	1234 <mutex_unlock_platform+0x4c>
        nrf_mutex_unlock(NRF_MUTEX, *((uint8_t *)mutex->mutex));
    1224:	6803      	ldr	r3, [r0, #0]
    1226:	781b      	ldrb	r3, [r3, #0]
    return (p_reg->MUTEX[mutex] == MUTEX_MUTEX_MUTEX_Unlocked);
}

NRF_STATIC_INLINE void nrf_mutex_unlock(NRF_MUTEX_Type * p_reg, uint8_t mutex)
{
    p_reg->MUTEX[mutex] = MUTEX_MUTEX_MUTEX_Unlocked;
    1228:	f503 7380 	add.w	r3, r3, #256	; 0x100
    122c:	2000      	movs	r0, #0
    122e:	4a06      	ldr	r2, [pc, #24]	; (1248 <mutex_unlock_platform+0x60>)
    1230:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
    }
}
    1234:	bd08      	pop	{r3, pc}
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    1236:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
}
    123a:	4770      	bx	lr
                       NRF_CC3XX_PLATFORM_SUCCESS :
    123c:	4803      	ldr	r0, [pc, #12]	; (124c <mutex_unlock_platform+0x64>)
    123e:	e7f9      	b.n	1234 <mutex_unlock_platform+0x4c>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    1240:	4803      	ldr	r0, [pc, #12]	; (1250 <mutex_unlock_platform+0x68>)
    1242:	e7f7      	b.n	1234 <mutex_unlock_platform+0x4c>
    1244:	a95c5f2c 	.word	0xa95c5f2c
    1248:	50030000 	.word	0x50030000
    124c:	ffff8fe9 	.word	0xffff8fe9
    1250:	ffff8fea 	.word	0xffff8fea

00001254 <mutex_lock_platform>:
    if(mutex == NULL) {
    1254:	b388      	cbz	r0, 12ba <mutex_lock_platform+0x66>
static int32_t mutex_lock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1256:	b508      	push	{r3, lr}
    switch (mutex->flags) {
    1258:	6843      	ldr	r3, [r0, #4]
    125a:	f5b3 3f68 	cmp.w	r3, #237568	; 0x3a000
    125e:	d00f      	beq.n	1280 <mutex_lock_platform+0x2c>
    1260:	f5b3 0f68 	cmp.w	r3, #15204352	; 0xe80000
    1264:	d019      	beq.n	129a <mutex_lock_platform+0x46>
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    1266:	4916      	ldr	r1, [pc, #88]	; (12c0 <mutex_lock_platform+0x6c>)
    1268:	428b      	cmp	r3, r1
    126a:	d024      	beq.n	12b6 <mutex_lock_platform+0x62>
        p_mutex = (struct k_mutex *)mutex->mutex;
    126c:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_lock(mutex, timeout);
    126e:	f04f 32ff 	mov.w	r2, #4294967295
    1272:	f04f 33ff 	mov.w	r3, #4294967295
    1276:	f002 ff07 	bl	4088 <z_impl_k_mutex_lock>
        if (ret == 0) {
    127a:	b168      	cbz	r0, 1298 <mutex_lock_platform+0x44>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_FAILED;
    127c:	4811      	ldr	r0, [pc, #68]	; (12c4 <mutex_lock_platform+0x70>)
    127e:	e00b      	b.n	1298 <mutex_lock_platform+0x44>
        return atomic_cas((atomic_t *)mutex->mutex, 0, 1) ?
    1280:	6803      	ldr	r3, [r0, #0]
    1282:	2201      	movs	r2, #1
    1284:	e8d3 1fef 	ldaex	r1, [r3]
    1288:	2900      	cmp	r1, #0
    128a:	d103      	bne.n	1294 <mutex_lock_platform+0x40>
    128c:	e8c3 2fe0 	stlex	r0, r2, [r3]
    1290:	2800      	cmp	r0, #0
    1292:	d1f7      	bne.n	1284 <mutex_lock_platform+0x30>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    1294:	d10b      	bne.n	12ae <mutex_lock_platform+0x5a>
    1296:	2000      	movs	r0, #0
}
    1298:	bd08      	pop	{r3, pc}
        return nrf_mutex_lock(NRF_MUTEX, *((uint8_t *)mutex->mutex)) ?
    129a:	6803      	ldr	r3, [r0, #0]
    129c:	781b      	ldrb	r3, [r3, #0]
    return (p_reg->MUTEX[mutex] == MUTEX_MUTEX_MUTEX_Unlocked);
    129e:	f503 7380 	add.w	r3, r3, #256	; 0x100
    12a2:	4a09      	ldr	r2, [pc, #36]	; (12c8 <mutex_lock_platform+0x74>)
    12a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
                       NRF_CC3XX_PLATFORM_SUCCESS :
    12a8:	b91b      	cbnz	r3, 12b2 <mutex_lock_platform+0x5e>
    12aa:	2000      	movs	r0, #0
    12ac:	e7f4      	b.n	1298 <mutex_lock_platform+0x44>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    12ae:	4805      	ldr	r0, [pc, #20]	; (12c4 <mutex_lock_platform+0x70>)
    12b0:	e7f2      	b.n	1298 <mutex_lock_platform+0x44>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    12b2:	4804      	ldr	r0, [pc, #16]	; (12c4 <mutex_lock_platform+0x70>)
    12b4:	e7f0      	b.n	1298 <mutex_lock_platform+0x44>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    12b6:	4805      	ldr	r0, [pc, #20]	; (12cc <mutex_lock_platform+0x78>)
    12b8:	e7ee      	b.n	1298 <mutex_lock_platform+0x44>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    12ba:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
}
    12be:	4770      	bx	lr
    12c0:	a95c5f2c 	.word	0xa95c5f2c
    12c4:	ffff8fe9 	.word	0xffff8fe9
    12c8:	50030000 	.word	0x50030000
    12cc:	ffff8fea 	.word	0xffff8fea

000012d0 <mutex_free_platform>:
static void mutex_free_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    12d0:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    12d2:	4604      	mov	r4, r0
    12d4:	b1a8      	cbz	r0, 1302 <mutex_free_platform+0x32>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    12d6:	6863      	ldr	r3, [r4, #4]
    12d8:	f5b3 3f68 	cmp.w	r3, #237568	; 0x3a000
    12dc:	d010      	beq.n	1300 <mutex_free_platform+0x30>
    12de:	f5b3 0f68 	cmp.w	r3, #15204352	; 0xe80000
    12e2:	d00d      	beq.n	1300 <mutex_free_platform+0x30>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    12e4:	4a0c      	ldr	r2, [pc, #48]	; (1318 <mutex_free_platform+0x48>)
    12e6:	4293      	cmp	r3, r2
    12e8:	d00a      	beq.n	1300 <mutex_free_platform+0x30>
    if ((mutex->flags & NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED) != 0) {
    12ea:	f413 6f68 	tst.w	r3, #3712	; 0xe80
    12ee:	d00d      	beq.n	130c <mutex_free_platform+0x3c>
        k_mem_slab_free(&mutex_slab, &mutex->mutex);
    12f0:	4621      	mov	r1, r4
    12f2:	480a      	ldr	r0, [pc, #40]	; (131c <mutex_free_platform+0x4c>)
    12f4:	f005 fd35 	bl	6d62 <k_mem_slab_free>
        mutex->mutex = NULL;
    12f8:	2300      	movs	r3, #0
    12fa:	6023      	str	r3, [r4, #0]
    mutex->flags = NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID;
    12fc:	4b06      	ldr	r3, [pc, #24]	; (1318 <mutex_free_platform+0x48>)
    12fe:	6063      	str	r3, [r4, #4]
}
    1300:	bd10      	pop	{r4, pc}
        platform_abort_apis.abort_fn(
    1302:	4b07      	ldr	r3, [pc, #28]	; (1320 <mutex_free_platform+0x50>)
    1304:	685b      	ldr	r3, [r3, #4]
    1306:	4807      	ldr	r0, [pc, #28]	; (1324 <mutex_free_platform+0x54>)
    1308:	4798      	blx	r3
    130a:	e7e4      	b.n	12d6 <mutex_free_platform+0x6>
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    130c:	2214      	movs	r2, #20
    130e:	2100      	movs	r1, #0
    1310:	6820      	ldr	r0, [r4, #0]
    1312:	f004 fd68 	bl	5de6 <memset>
    1316:	e7f1      	b.n	12fc <mutex_free_platform+0x2c>
    1318:	a95c5f2c 	.word	0xa95c5f2c
    131c:	20000950 	.word	0x20000950
    1320:	200000d4 	.word	0x200000d4
    1324:	0000781c 	.word	0x0000781c

00001328 <mutex_init_platform>:
static void mutex_init_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1328:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    132a:	4604      	mov	r4, r0
    132c:	b368      	cbz	r0, 138a <mutex_init_platform+0x62>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    132e:	6860      	ldr	r0, [r4, #4]
    1330:	f5b0 3f68 	cmp.w	r0, #237568	; 0x3a000
    1334:	d028      	beq.n	1388 <mutex_init_platform+0x60>
    1336:	f5b0 0f68 	cmp.w	r0, #15204352	; 0xe80000
    133a:	d025      	beq.n	1388 <mutex_init_platform+0x60>
    if ((mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID && mutex->mutex == NULL) ||
    133c:	4b17      	ldr	r3, [pc, #92]	; (139c <mutex_init_platform+0x74>)
    133e:	4298      	cmp	r0, r3
    1340:	d028      	beq.n	1394 <mutex_init_platform+0x6c>
        mutex_flags_unknown(mutex->flags)) {
    1342:	f7ff ff29 	bl	1198 <mutex_flags_unknown>
    if ((mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID && mutex->mutex == NULL) ||
    1346:	b1c0      	cbz	r0, 137a <mutex_init_platform+0x52>
        ret = k_mem_slab_alloc(&mutex_slab, &mutex->mutex, K_FOREVER);
    1348:	f04f 32ff 	mov.w	r2, #4294967295
    134c:	f04f 33ff 	mov.w	r3, #4294967295
    1350:	4621      	mov	r1, r4
    1352:	4813      	ldr	r0, [pc, #76]	; (13a0 <mutex_init_platform+0x78>)
    1354:	f002 fd58 	bl	3e08 <k_mem_slab_alloc>
        if(ret != 0 || mutex->mutex == NULL)
    1358:	b908      	cbnz	r0, 135e <mutex_init_platform+0x36>
    135a:	6823      	ldr	r3, [r4, #0]
    135c:	b91b      	cbnz	r3, 1366 <mutex_init_platform+0x3e>
            platform_abort_apis.abort_fn(
    135e:	4b11      	ldr	r3, [pc, #68]	; (13a4 <mutex_init_platform+0x7c>)
    1360:	685b      	ldr	r3, [r3, #4]
    1362:	4811      	ldr	r0, [pc, #68]	; (13a8 <mutex_init_platform+0x80>)
    1364:	4798      	blx	r3
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    1366:	2214      	movs	r2, #20
    1368:	2100      	movs	r1, #0
    136a:	6820      	ldr	r0, [r4, #0]
    136c:	f004 fd3b 	bl	5de6 <memset>
        mutex->flags = 0;
    1370:	2300      	movs	r3, #0
    1372:	6063      	str	r3, [r4, #4]
        mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED;
    1374:	f44f 6368 	mov.w	r3, #3712	; 0xe80
    1378:	6063      	str	r3, [r4, #4]
    p_mutex = (struct k_mutex *)mutex->mutex;
    137a:	6820      	ldr	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
    137c:	f005 fd7f 	bl	6e7e <z_impl_k_mutex_init>
    mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_VALID;
    1380:	6863      	ldr	r3, [r4, #4]
    1382:	f043 033a 	orr.w	r3, r3, #58	; 0x3a
    1386:	6063      	str	r3, [r4, #4]
}
    1388:	bd10      	pop	{r4, pc}
        platform_abort_apis.abort_fn(
    138a:	4b06      	ldr	r3, [pc, #24]	; (13a4 <mutex_init_platform+0x7c>)
    138c:	685b      	ldr	r3, [r3, #4]
    138e:	4807      	ldr	r0, [pc, #28]	; (13ac <mutex_init_platform+0x84>)
    1390:	4798      	blx	r3
    1392:	e7cc      	b.n	132e <mutex_init_platform+0x6>
    if ((mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID && mutex->mutex == NULL) ||
    1394:	6823      	ldr	r3, [r4, #0]
    1396:	2b00      	cmp	r3, #0
    1398:	d1d3      	bne.n	1342 <mutex_init_platform+0x1a>
    139a:	e7d5      	b.n	1348 <mutex_init_platform+0x20>
    139c:	a95c5f2c 	.word	0xa95c5f2c
    13a0:	20000950 	.word	0x20000950
    13a4:	200000d4 	.word	0x200000d4
    13a8:	00007844 	.word	0x00007844
    13ac:	0000781c 	.word	0x0000781c

000013b0 <nrf_cc3xx_platform_mutex_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform mutex APIs
 */
void nrf_cc3xx_platform_mutex_init(void)
{
    13b0:	b508      	push	{r3, lr}
    k_mem_slab_init(&mutex_slab,
    13b2:	2340      	movs	r3, #64	; 0x40
    13b4:	2214      	movs	r2, #20
    13b6:	4904      	ldr	r1, [pc, #16]	; (13c8 <nrf_cc3xx_platform_mutex_init+0x18>)
    13b8:	4804      	ldr	r0, [pc, #16]	; (13cc <nrf_cc3xx_platform_mutex_init+0x1c>)
    13ba:	f005 fcc4 	bl	6d46 <k_mem_slab_init>
                mutex_slab_buffer,
                sizeof(struct k_mutex),
                NUM_MUTEXES);

    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
    13be:	4904      	ldr	r1, [pc, #16]	; (13d0 <nrf_cc3xx_platform_mutex_init+0x20>)
    13c0:	4804      	ldr	r0, [pc, #16]	; (13d4 <nrf_cc3xx_platform_mutex_init+0x24>)
    13c2:	f003 ff0f 	bl	51e4 <nrf_cc3xx_platform_set_mutexes>
}
    13c6:	bd08      	pop	{r3, pc}
    13c8:	20000450 	.word	0x20000450
    13cc:	20000950 	.word	0x20000950
    13d0:	00007874 	.word	0x00007874
    13d4:	00007888 	.word	0x00007888

000013d8 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    13d8:	4901      	ldr	r1, [pc, #4]	; (13e0 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    13da:	2210      	movs	r2, #16
	str	r2, [r1]
    13dc:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    13de:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    13e0:	e000ed10 	.word	0xe000ed10

000013e4 <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    13e4:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    13e6:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    13e8:	f380 8811 	msr	BASEPRI, r0
	isb
    13ec:	f3bf 8f6f 	isb	sy
	 * (i.e. if the caller sets _kernel.idle).
	 */
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */

	/* Enter low power state */
	_sleep_if_allowed wfi
    13f0:	b501      	push	{r0, lr}
    13f2:	f7ff fd3d 	bl	e70 <z_arm_on_enter_cpu_idle>
    13f6:	2800      	cmp	r0, #0
    13f8:	d002      	beq.n	1400 <_skip_0>
    13fa:	f3bf 8f4f 	dsb	sy
    13fe:	bf30      	wfi

00001400 <_skip_0>:
    1400:	e8bd 4001 	ldmia.w	sp!, {r0, lr}

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    1404:	b662      	cpsie	i
	isb
    1406:	f3bf 8f6f 	isb	sy

	bx	lr
    140a:	4770      	bx	lr

0000140c <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    140c:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    140e:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    1410:	f381 8811 	msr	BASEPRI, r1

	_sleep_if_allowed wfe
    1414:	b501      	push	{r0, lr}
    1416:	f7ff fd2b 	bl	e70 <z_arm_on_enter_cpu_idle>
    141a:	2800      	cmp	r0, #0
    141c:	d002      	beq.n	1424 <_skip_1>
    141e:	f3bf 8f4f 	dsb	sy
    1422:	bf20      	wfe

00001424 <_skip_1>:
    1424:	e8bd 4001 	ldmia.w	sp!, {r0, lr}

	msr	BASEPRI, r0
    1428:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    142c:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    142e:	4770      	bx	lr

00001430 <__NVIC_EnableIRQ>:
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    1430:	2800      	cmp	r0, #0
    1432:	db07      	blt.n	1444 <__NVIC_EnableIRQ+0x14>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1434:	f000 021f 	and.w	r2, r0, #31
    1438:	0940      	lsrs	r0, r0, #5
    143a:	2301      	movs	r3, #1
    143c:	4093      	lsls	r3, r2
    143e:	4a02      	ldr	r2, [pc, #8]	; (1448 <__NVIC_EnableIRQ+0x18>)
    1440:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    __COMPILER_BARRIER();
  }
}
    1444:	4770      	bx	lr
    1446:	bf00      	nop
    1448:	e000e100 	.word	0xe000e100

0000144c <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    144c:	2800      	cmp	r0, #0
    144e:	db08      	blt.n	1462 <__NVIC_SetPriority+0x16>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1450:	0149      	lsls	r1, r1, #5
    1452:	b2c9      	uxtb	r1, r1
    1454:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
    1458:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
    145c:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
    1460:	4770      	bx	lr
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1462:	f000 000f 	and.w	r0, r0, #15
    1466:	0149      	lsls	r1, r1, #5
    1468:	b2c9      	uxtb	r1, r1
    146a:	4b01      	ldr	r3, [pc, #4]	; (1470 <__NVIC_SetPriority+0x24>)
    146c:	5419      	strb	r1, [r3, r0]
  }
}
    146e:	4770      	bx	lr
    1470:	e000ed14 	.word	0xe000ed14

00001474 <arch_irq_is_enabled>:
	NVIC_DisableIRQ((IRQn_Type)irq);
}

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    1474:	0942      	lsrs	r2, r0, #5
    1476:	4b05      	ldr	r3, [pc, #20]	; (148c <arch_irq_is_enabled+0x18>)
    1478:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    147c:	f000 001f 	and.w	r0, r0, #31
    1480:	2301      	movs	r3, #1
    1482:	fa03 f000 	lsl.w	r0, r3, r0
}
    1486:	4010      	ands	r0, r2
    1488:	4770      	bx	lr
    148a:	bf00      	nop
    148c:	e000e100 	.word	0xe000e100

00001490 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    1490:	bf30      	wfi
    b z_SysNmiOnReset
    1492:	f7ff bffd 	b.w	1490 <z_SysNmiOnReset>
    1496:	bf00      	nop

00001498 <z_arm_prep_c>:
 *
 * This routine prepares for the execution of and runs C code.
 *
 */
void z_arm_prep_c(void)
{
    1498:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    149a:	4b0b      	ldr	r3, [pc, #44]	; (14c8 <z_arm_prep_c+0x30>)
    149c:	4a0b      	ldr	r2, [pc, #44]	; (14cc <z_arm_prep_c+0x34>)
    149e:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    14a2:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    14a4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    14a8:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    14ac:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    14b0:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    14b4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    14b8:	f002 fbf2 	bl	3ca0 <z_bss_zero>
	z_data_copy();
    14bc:	f003 fc40 	bl	4d40 <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    14c0:	f000 f9f8 	bl	18b4 <z_arm_interrupt_init>
	z_cstart();
    14c4:	f002 fc48 	bl	3d58 <z_cstart>
    14c8:	e000ed00 	.word	0xe000ed00
    14cc:	00000000 	.word	0x00000000

000014d0 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    14d0:	4a0a      	ldr	r2, [pc, #40]	; (14fc <arch_swap+0x2c>)
    14d2:	6893      	ldr	r3, [r2, #8]
    14d4:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
	_current->arch.swap_return_value = _k_neg_eagain;
    14d8:	4909      	ldr	r1, [pc, #36]	; (1500 <arch_swap+0x30>)
    14da:	6809      	ldr	r1, [r1, #0]
    14dc:	f8c3 10ac 	str.w	r1, [r3, #172]	; 0xac

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    14e0:	4908      	ldr	r1, [pc, #32]	; (1504 <arch_swap+0x34>)
    14e2:	684b      	ldr	r3, [r1, #4]
    14e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    14e8:	604b      	str	r3, [r1, #4]
    14ea:	2300      	movs	r3, #0
    14ec:	f383 8811 	msr	BASEPRI, r3
    14f0:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    14f4:	6893      	ldr	r3, [r2, #8]
}
    14f6:	f8d3 00ac 	ldr.w	r0, [r3, #172]	; 0xac
    14fa:	4770      	bx	lr
    14fc:	20000a9c 	.word	0x20000a9c
    1500:	00007a88 	.word	0x00007a88
    1504:	e000ed00 	.word	0xe000ed00

00001508 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    1508:	4914      	ldr	r1, [pc, #80]	; (155c <z_arm_pendsv+0x54>)
    ldr r2, [r1, #_kernel_offset_to_current]
    150a:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    150c:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    1510:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    1512:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    1516:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    151a:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
    151c:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    1520:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    1524:	4f0e      	ldr	r7, [pc, #56]	; (1560 <z_arm_pendsv+0x58>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    1526:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    152a:	69ca      	ldr	r2, [r1, #28]

    str r2, [r1, #_kernel_offset_to_current]
    152c:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    152e:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    1530:	f8d2 00a8 	ldr.w	r0, [r2, #168]	; 0xa8
    movs r3, #0
    1534:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    1536:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    153a:	f380 8811 	msr	BASEPRI, r0
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    153e:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    1542:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    1546:	f38c 8809 	msr	PSP, ip
#endif

#ifdef CONFIG_BUILTIN_STACK_GUARD
    /* r2 contains k_thread */
    add r0, r2, #0
    154a:	f102 0000 	add.w	r0, r2, #0
    push {r2, lr}
    154e:	b504      	push	{r2, lr}
    bl configure_builtin_stack_guard
    1550:	f004 fb4a 	bl	5be8 <configure_builtin_stack_guard>
    pop {r2, lr}
    1554:	e8bd 4004 	ldmia.w	sp!, {r2, lr}

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    1558:	4770      	bx	lr
    155a:	0000      	.short	0x0000
    ldr r1, =_kernel
    155c:	20000a9c 	.word	0x20000a9c
    ldr v4, =_SCS_ICSR
    1560:	e000ed04 	.word	0xe000ed04

00001564 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    1564:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    1568:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    156a:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    156e:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    1572:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    1574:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    1578:	2902      	cmp	r1, #2
    beq _oops
    157a:	d0ff      	beq.n	157c <_oops>

0000157c <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    157c:	b501      	push	{r0, lr}
    push {r1, r2}
    push {r4-r11}
    mov  r1, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
    bl z_do_kernel_oops
    157e:	f004 fb16 	bl	5bae <z_do_kernel_oops>
     * the MSP to its value prior to entering the function
     */
    add sp, #40
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
    pop {r0, pc}
    1582:	bd01      	pop	{r0, pc}

00001584 <arch_new_thread>:
 * of the ESF.
 */
void arch_new_thread(struct k_thread *thread, k_thread_stack_t *stack,
		     char *stack_ptr, k_thread_entry_t entry,
		     void *p1, void *p2, void *p3)
{
    1584:	b410      	push	{r4}
		thread->stack_info.size -= FP_GUARD_EXTRA_SIZE;
	}
#endif /* FP_GUARD_EXTRA_SIZE */
#endif /* CONFIG_MPU_STACK_GUARD */

	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    1586:	f1a2 0420 	sub.w	r4, r2, #32
		iframe->pc = (uint32_t)arch_user_mode_enter;
	} else {
		iframe->pc = (uint32_t)z_thread_entry;
	}
#else
	iframe->pc = (uint32_t)z_thread_entry;
    158a:	490e      	ldr	r1, [pc, #56]	; (15c4 <arch_new_thread+0x40>)
    158c:	f842 1c08 	str.w	r1, [r2, #-8]
#endif

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
    1590:	f021 0101 	bic.w	r1, r1, #1
    1594:	f842 1c08 	str.w	r1, [r2, #-8]
#endif
	iframe->a1 = (uint32_t)entry;
    1598:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    159c:	9b01      	ldr	r3, [sp, #4]
    159e:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->a3 = (uint32_t)p2;
    15a2:	9b02      	ldr	r3, [sp, #8]
    15a4:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    15a8:	9b03      	ldr	r3, [sp, #12]
    15aa:	f842 3c14 	str.w	r3, [r2, #-20]

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    15ae:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    15b2:	f842 3c04 	str.w	r3, [r2, #-4]
	iframe = (struct __basic_sf *)
		((uintptr_t)iframe - sizeof(struct __fpu_sf));
	memset(iframe, 0, sizeof(struct __fpu_sf));
#endif

	thread->callee_saved.psp = (uint32_t)iframe;
    15b6:	6504      	str	r4, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    15b8:	2300      	movs	r3, #0
    15ba:	f8c0 30a8 	str.w	r3, [r0, #168]	; 0xa8
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    15be:	bc10      	pop	{r4}
    15c0:	4770      	bx	lr
    15c2:	bf00      	nop
    15c4:	000053b7 	.word	0x000053b7

000015c8 <arch_switch_to_main_thread>:
void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    15c8:	4b09      	ldr	r3, [pc, #36]	; (15f0 <arch_switch_to_main_thread+0x28>)
    15ca:	6098      	str	r0, [r3, #8]
#endif

#if defined(CONFIG_BUILTIN_STACK_GUARD)
	/* Set PSPLIM register for built-in stack guarding of main thread. */
#if defined(CONFIG_CPU_CORTEX_M_HAS_SPLIM)
	__set_PSPLIM(main_thread->stack_info.start);
    15cc:	f8d0 3098 	ldr.w	r3, [r0, #152]	; 0x98
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
  // without main extensions, the non-secure PSPLIM is RAZ/WI
  (void)ProcStackPtrLimit;
#else
  __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
    15d0:	f383 880b 	msr	PSPLIM, r3

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    15d4:	4610      	mov	r0, r2
    15d6:	f381 8809 	msr	PSP, r1
    15da:	2100      	movs	r1, #0
    15dc:	b663      	cpsie	if
    15de:	f381 8811 	msr	BASEPRI, r1
    15e2:	f3bf 8f6f 	isb	sy
    15e6:	2200      	movs	r2, #0
    15e8:	2300      	movs	r3, #0
    15ea:	f003 fee4 	bl	53b6 <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    15ee:	bf00      	nop
    15f0:	20000a9c 	.word	0x20000a9c

000015f4 <_isr_wrapper>:
 *
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    15f4:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    15f6:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    15f8:	4a0b      	ldr	r2, [pc, #44]	; (1628 <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    15fa:	6990      	ldr	r0, [r2, #24]
	cmp r0, #0
    15fc:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    15fe:	bf1e      	ittt	ne
	movne	r1, #0
    1600:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    1602:	6191      	strne	r1, [r2, #24]
		blne	z_pm_save_idle_exit
    1604:	f005 fc1f 	blne	6e46 <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    1608:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    160a:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    160e:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    1612:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    1616:	4905      	ldr	r1, [pc, #20]	; (162c <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    1618:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    161a:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    161c:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    161e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    1622:	4903      	ldr	r1, [pc, #12]	; (1630 <_isr_wrapper+0x3c>)
	bx r1
    1624:	4708      	bx	r1
    1626:	0000      	.short	0x0000
	ldr r2, =_kernel
    1628:	20000a9c 	.word	0x20000a9c
	ldr r1, =_sw_isr_table
    162c:	00007434 	.word	0x00007434
	ldr r1, =z_arm_int_exit
    1630:	00001635 	.word	0x00001635

00001634 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    1634:	4b04      	ldr	r3, [pc, #16]	; (1648 <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    1636:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    1638:	69d8      	ldr	r0, [r3, #28]
	cmp r0, r1
    163a:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    163c:	d003      	beq.n	1646 <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    163e:	4903      	ldr	r1, [pc, #12]	; (164c <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    1640:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    1644:	600a      	str	r2, [r1, #0]

00001646 <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    1646:	4770      	bx	lr
	ldr r3, =_kernel
    1648:	20000a9c 	.word	0x20000a9c
	ldr r1, =_SCS_ICSR
    164c:	e000ed04 	.word	0xe000ed04

00001650 <mem_manage_fault>:
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
			      bool *recoverable)
{
    1650:	b510      	push	{r4, lr}
    1652:	4614      	mov	r4, r2
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	uint32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    1654:	4b18      	ldr	r3, [pc, #96]	; (16b8 <mem_manage_fault+0x68>)
    1656:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error (context area might be"
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    1658:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    165a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    165c:	f013 0f02 	tst.w	r3, #2
    1660:	d00b      	beq.n	167a <mem_manage_fault+0x2a>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		uint32_t temp = SCB->MMFAR;
    1662:	4b15      	ldr	r3, [pc, #84]	; (16b8 <mem_manage_fault+0x68>)
    1664:	6b5a      	ldr	r2, [r3, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    1666:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1668:	f013 0f80 	tst.w	r3, #128	; 0x80
    166c:	d005      	beq.n	167a <mem_manage_fault+0x2a>
			mmfar = temp;
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
			if (from_hard_fault != 0) {
    166e:	b121      	cbz	r1, 167a <mem_manage_fault+0x2a>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    1670:	4a11      	ldr	r2, [pc, #68]	; (16b8 <mem_manage_fault+0x68>)
    1672:	6a93      	ldr	r3, [r2, #40]	; 0x28
    1674:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    1678:	6293      	str	r3, [r2, #40]	; 0x28
			}
		}
	}
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    167a:	4b0f      	ldr	r3, [pc, #60]	; (16b8 <mem_manage_fault+0x68>)
    167c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Instruction Access Violation");
	}
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    167e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	 * crossed into an area beyond the thread stack.]
	 *
	 * Data Access Violation errors may or may not be caused by
	 * thread stack overflows.
	 */
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    1680:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1682:	f013 0f10 	tst.w	r3, #16
    1686:	d101      	bne.n	168c <mem_manage_fault+0x3c>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    1688:	4b0b      	ldr	r3, [pc, #44]	; (16b8 <mem_manage_fault+0x68>)
    168a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	 * lazy stacking Memory Manage fault. At the time of writing, this
	 * can happen when printing.  If that's true, we should clear the
	 * pending flag in addition to the clearing the reason for the fault
	 */
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    168c:	4b0a      	ldr	r3, [pc, #40]	; (16b8 <mem_manage_fault+0x68>)
    168e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1690:	f013 0f20 	tst.w	r3, #32
    1694:	d004      	beq.n	16a0 <mem_manage_fault+0x50>
		SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTPENDED_Msk;
    1696:	4a08      	ldr	r2, [pc, #32]	; (16b8 <mem_manage_fault+0x68>)
    1698:	6a53      	ldr	r3, [r2, #36]	; 0x24
    169a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    169e:	6253      	str	r3, [r2, #36]	; 0x24
	}
#endif /* CONFIG_ARMV7_M_ARMV8_M_FP */

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    16a0:	4a05      	ldr	r2, [pc, #20]	; (16b8 <mem_manage_fault+0x68>)
    16a2:	6a93      	ldr	r3, [r2, #40]	; 0x28
    16a4:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
    16a8:	6293      	str	r3, [r2, #40]	; 0x28

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf, true);
    16aa:	2101      	movs	r1, #1
    16ac:	f004 faa1 	bl	5bf2 <memory_fault_recoverable>
    16b0:	7020      	strb	r0, [r4, #0]

	return reason;
}
    16b2:	2000      	movs	r0, #0
    16b4:	bd10      	pop	{r4, pc}
    16b6:	bf00      	nop
    16b8:	e000ed00 	.word	0xe000ed00

000016bc <bus_fault>:
 *
 * @return error code to identify the fatal error reason.
 *
 */
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
{
    16bc:	b510      	push	{r4, lr}
    16be:	4614      	mov	r4, r2
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    16c0:	4b12      	ldr	r3, [pc, #72]	; (170c <bus_fault+0x50>)
    16c2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    16c4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    16c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    16c8:	f413 7f00 	tst.w	r3, #512	; 0x200
    16cc:	d00b      	beq.n	16e6 <bus_fault+0x2a>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    16ce:	4b0f      	ldr	r3, [pc, #60]	; (170c <bus_fault+0x50>)
    16d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    16d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    16d4:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    16d8:	d005      	beq.n	16e6 <bus_fault+0x2a>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault != 0) {
    16da:	b121      	cbz	r1, 16e6 <bus_fault+0x2a>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    16dc:	4a0b      	ldr	r2, [pc, #44]	; (170c <bus_fault+0x50>)
    16de:	6a93      	ldr	r3, [r2, #40]	; 0x28
    16e0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    16e4:	6293      	str	r3, [r2, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    16e6:	4b09      	ldr	r3, [pc, #36]	; (170c <bus_fault+0x50>)
    16e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Imprecise data bus error");
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    16ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    16ec:	f413 7f80 	tst.w	r3, #256	; 0x100
    16f0:	d101      	bne.n	16f6 <bus_fault+0x3a>
		PR_FAULT_INFO("  Instruction bus error");
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    16f2:	4b06      	ldr	r3, [pc, #24]	; (170c <bus_fault+0x50>)
    16f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    16f6:	4a05      	ldr	r2, [pc, #20]	; (170c <bus_fault+0x50>)
    16f8:	6a93      	ldr	r3, [r2, #40]	; 0x28
    16fa:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
    16fe:	6293      	str	r3, [r2, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf, true);
    1700:	2101      	movs	r1, #1
    1702:	f004 fa76 	bl	5bf2 <memory_fault_recoverable>
    1706:	7020      	strb	r0, [r4, #0]

	return reason;
}
    1708:	2000      	movs	r0, #0
    170a:	bd10      	pop	{r4, pc}
    170c:	e000ed00 	.word	0xe000ed00

00001710 <usage_fault>:
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    1710:	4b0a      	ldr	r3, [pc, #40]	; (173c <usage_fault+0x2c>)
    1712:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Division by zero");
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    1714:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unaligned memory access");
	}
#if defined(CONFIG_ARMV8_M_MAINLINE)
	if ((SCB->CFSR & SCB_CFSR_STKOF_Msk) != 0) {
    1716:	6a98      	ldr	r0, [r3, #40]	; 0x28
    1718:	f410 1080 	ands.w	r0, r0, #1048576	; 0x100000
    171c:	d10b      	bne.n	1736 <usage_fault+0x26>
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    171e:	4b07      	ldr	r3, [pc, #28]	; (173c <usage_fault+0x2c>)
    1720:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  No coprocessor instructions");
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    1722:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    1724:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal use of the EPSR");
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    1726:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    1728:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    172a:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    172e:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    1732:	629a      	str	r2, [r3, #40]	; 0x28

	return reason;
}
    1734:	4770      	bx	lr
		reason = K_ERR_STACK_CHK_FAIL;
    1736:	2002      	movs	r0, #2
    1738:	e7f1      	b.n	171e <usage_fault+0xe>
    173a:	bf00      	nop
    173c:	e000ed00 	.word	0xe000ed00

00001740 <z_arm_is_synchronous_svc>:
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

static inline bool z_arm_is_synchronous_svc(z_arch_esf_t *esf)
{
	uint16_t *ret_addr = (uint16_t *)esf->basic.pc;
    1740:	6981      	ldr	r1, [r0, #24]
	/* Note: ARMv6-M does not support CCR.BFHFNMIGN so this access
	 * could generate a fault if the pc was invalid.
	 */
	uint16_t fault_insn = *(ret_addr - 1);
#else
	SCB->CCR |= SCB_CCR_BFHFNMIGN_Msk;
    1742:	4b0d      	ldr	r3, [pc, #52]	; (1778 <z_arm_is_synchronous_svc+0x38>)
    1744:	695a      	ldr	r2, [r3, #20]
    1746:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    174a:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
    174c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1750:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();

	uint16_t fault_insn = *(ret_addr - 1);
    1754:	f831 1c02 	ldrh.w	r1, [r1, #-2]

	SCB->CCR &= ~SCB_CCR_BFHFNMIGN_Msk;
    1758:	695a      	ldr	r2, [r3, #20]
    175a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    175e:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
    1760:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1764:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
#endif /* ARMV6_M_ARMV8_M_BASELINE && !ARMV8_M_BASELINE */

	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    1768:	f64d 7302 	movw	r3, #57090	; 0xdf02
    176c:	4299      	cmp	r1, r3
    176e:	d001      	beq.n	1774 <z_arm_is_synchronous_svc+0x34>
		((fault_insn & 0x00ff) == _SVC_CALL_RUNTIME_EXCEPT)) {
		return true;
	}
#undef _SVC_OPCODE
	return false;
    1770:	2000      	movs	r0, #0
    1772:	4770      	bx	lr
		return true;
    1774:	2001      	movs	r0, #1
}
    1776:	4770      	bx	lr
    1778:	e000ed00 	.word	0xe000ed00

0000177c <hard_fault>:
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t hard_fault(z_arch_esf_t *esf, bool *recoverable)
{
    177c:	b538      	push	{r3, r4, r5, lr}
    177e:	4605      	mov	r5, r0
		reason = esf->basic.r0;
	}

	*recoverable = memory_fault_recoverable(esf, true);
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	*recoverable = false;
    1780:	2300      	movs	r3, #0
    1782:	700b      	strb	r3, [r1, #0]

	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    1784:	4b1a      	ldr	r3, [pc, #104]	; (17f0 <hard_fault+0x74>)
    1786:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
    1788:	f010 0002 	ands.w	r0, r0, #2
    178c:	d12d      	bne.n	17ea <hard_fault+0x6e>
    178e:	460c      	mov	r4, r1
		PR_EXC("  Bus fault on vector table read");
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    1790:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    1792:	2b00      	cmp	r3, #0
    1794:	db2a      	blt.n	17ec <hard_fault+0x70>
		PR_EXC("  Debug event");
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    1796:	4b16      	ldr	r3, [pc, #88]	; (17f0 <hard_fault+0x74>)
    1798:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
    179a:	f010 4080 	ands.w	r0, r0, #1073741824	; 0x40000000
    179e:	d025      	beq.n	17ec <hard_fault+0x70>
		PR_EXC("  Fault escalation (see below)");
		if (z_arm_is_synchronous_svc(esf)) {
    17a0:	4628      	mov	r0, r5
    17a2:	f7ff ffcd 	bl	1740 <z_arm_is_synchronous_svc>
    17a6:	b108      	cbz	r0, 17ac <hard_fault+0x30>
			PR_EXC("ARCH_EXCEPT with reason %x\n", esf->basic.r0);
			reason = esf->basic.r0;
    17a8:	6828      	ldr	r0, [r5, #0]
    17aa:	e01f      	b.n	17ec <hard_fault+0x70>
		} else if ((SCB->CFSR & SCB_CFSR_MEMFAULTSR_Msk) != 0) {
    17ac:	4b10      	ldr	r3, [pc, #64]	; (17f0 <hard_fault+0x74>)
    17ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    17b0:	f013 0fff 	tst.w	r3, #255	; 0xff
    17b4:	d10d      	bne.n	17d2 <hard_fault+0x56>
			reason = mem_manage_fault(esf, 1, recoverable);
		} else if ((SCB->CFSR & SCB_CFSR_BUSFAULTSR_Msk) != 0) {
    17b6:	4b0e      	ldr	r3, [pc, #56]	; (17f0 <hard_fault+0x74>)
    17b8:	6a98      	ldr	r0, [r3, #40]	; 0x28
    17ba:	f410 407f 	ands.w	r0, r0, #65280	; 0xff00
    17be:	d10e      	bne.n	17de <hard_fault+0x62>
			reason = bus_fault(esf, 1, recoverable);
		} else if ((SCB->CFSR & SCB_CFSR_USGFAULTSR_Msk) != 0) {
    17c0:	4b0b      	ldr	r3, [pc, #44]	; (17f0 <hard_fault+0x74>)
    17c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    17c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
    17c8:	d310      	bcc.n	17ec <hard_fault+0x70>
			reason = usage_fault(esf);
    17ca:	4628      	mov	r0, r5
    17cc:	f7ff ffa0 	bl	1710 <usage_fault>
    17d0:	e00c      	b.n	17ec <hard_fault+0x70>
			reason = mem_manage_fault(esf, 1, recoverable);
    17d2:	4622      	mov	r2, r4
    17d4:	2101      	movs	r1, #1
    17d6:	4628      	mov	r0, r5
    17d8:	f7ff ff3a 	bl	1650 <mem_manage_fault>
    17dc:	e006      	b.n	17ec <hard_fault+0x70>
			reason = bus_fault(esf, 1, recoverable);
    17de:	4622      	mov	r2, r4
    17e0:	2101      	movs	r1, #1
    17e2:	4628      	mov	r0, r5
    17e4:	f7ff ff6a 	bl	16bc <bus_fault>
    17e8:	e000      	b.n	17ec <hard_fault+0x70>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    17ea:	2000      	movs	r0, #0
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	return reason;
}
    17ec:	bd38      	pop	{r3, r4, r5, pc}
    17ee:	bf00      	nop
    17f0:	e000ed00 	.word	0xe000ed00

000017f4 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    17f4:	b570      	push	{r4, r5, r6, lr}
    17f6:	b08a      	sub	sp, #40	; 0x28
    17f8:	460c      	mov	r4, r1
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    17fa:	4b22      	ldr	r3, [pc, #136]	; (1884 <z_arm_fault+0x90>)
    17fc:	6859      	ldr	r1, [r3, #4]
    17fe:	f3c1 0108 	ubfx	r1, r1, #0, #9
    1802:	2300      	movs	r3, #0
    1804:	f383 8811 	msr	BASEPRI, r3
    1808:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    180c:	f002 437f 	and.w	r3, r2, #4278190080	; 0xff000000
    1810:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
    1814:	d115      	bne.n	1842 <z_arm_fault+0x4e>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    1816:	f002 030c 	and.w	r3, r2, #12
    181a:	2b08      	cmp	r3, #8
    181c:	d014      	beq.n	1848 <z_arm_fault+0x54>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    181e:	f012 0f08 	tst.w	r2, #8
    1822:	d00b      	beq.n	183c <z_arm_fault+0x48>
	*nested_exc = false;
    1824:	2600      	movs	r6, #0

#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
    1826:	f10d 0227 	add.w	r2, sp, #39	; 0x27
    182a:	4620      	mov	r0, r4
    182c:	f004 f9e6 	bl	5bfc <fault_handle>
    1830:	4605      	mov	r5, r0
	if (recoverable) {
    1832:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
    1836:	b153      	cbz	r3, 184e <z_arm_fault+0x5a>
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
	}

	z_arm_fatal_error(reason, &esf_copy);
}
    1838:	b00a      	add	sp, #40	; 0x28
    183a:	bd70      	pop	{r4, r5, r6, pc}
			ptr_esf = (z_arch_esf_t *)msp;
    183c:	4604      	mov	r4, r0
			*nested_exc = true;
    183e:	2601      	movs	r6, #1
    1840:	e7f1      	b.n	1826 <z_arm_fault+0x32>
	*nested_exc = false;
    1842:	2600      	movs	r6, #0
		return NULL;
    1844:	4634      	mov	r4, r6
    1846:	e7ee      	b.n	1826 <z_arm_fault+0x32>
	*nested_exc = false;
    1848:	2600      	movs	r6, #0
		return NULL;
    184a:	4634      	mov	r4, r6
    184c:	e7eb      	b.n	1826 <z_arm_fault+0x32>
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    184e:	2220      	movs	r2, #32
    1850:	4621      	mov	r1, r4
    1852:	a801      	add	r0, sp, #4
    1854:	f004 fa98 	bl	5d88 <memcpy>
	if (nested_exc) {
    1858:	b14e      	cbz	r6, 186e <z_arm_fault+0x7a>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    185a:	9b08      	ldr	r3, [sp, #32]
    185c:	f3c3 0208 	ubfx	r2, r3, #0, #9
    1860:	b95a      	cbnz	r2, 187a <z_arm_fault+0x86>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    1862:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    1866:	ea6f 2343 	mvn.w	r3, r3, lsl #9
    186a:	9308      	str	r3, [sp, #32]
    186c:	e005      	b.n	187a <z_arm_fault+0x86>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    186e:	9b08      	ldr	r3, [sp, #32]
    1870:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    1874:	f023 0301 	bic.w	r3, r3, #1
    1878:	9308      	str	r3, [sp, #32]
	z_arm_fatal_error(reason, &esf_copy);
    187a:	a901      	add	r1, sp, #4
    187c:	4628      	mov	r0, r5
    187e:	f004 f992 	bl	5ba6 <z_arm_fatal_error>
    1882:	e7d9      	b.n	1838 <z_arm_fault+0x44>
    1884:	e000ed00 	.word	0xe000ed00

00001888 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    1888:	4b04      	ldr	r3, [pc, #16]	; (189c <z_arm_fault_init+0x14>)
    188a:	695a      	ldr	r2, [r3, #20]
    188c:	f042 0210 	orr.w	r2, r2, #16
    1890:	615a      	str	r2, [r3, #20]
	 *
	 * For Non-Secure Firmware this could allow the Non-Secure Main
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
    1892:	695a      	ldr	r2, [r3, #20]
    1894:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    1898:	615a      	str	r2, [r3, #20]
#endif /* CONFIG_BUILTIN_STACK_GUARD */
#ifdef CONFIG_TRAP_UNALIGNED_ACCESS
	SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
#endif /* CONFIG_TRAP_UNALIGNED_ACCESS */
}
    189a:	4770      	bx	lr
    189c:	e000ed00 	.word	0xe000ed00

000018a0 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    18a0:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    18a4:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    18a8:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    18aa:	4672      	mov	r2, lr
	bl z_arm_fault
    18ac:	f7ff ffa2 	bl	17f4 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    18b0:	bd01      	pop	{r0, pc}
    18b2:	bf00      	nop

000018b4 <z_arm_interrupt_init>:
 *
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    18b4:	2200      	movs	r2, #0

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    18b6:	e007      	b.n	18c8 <z_arm_interrupt_init+0x14>
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    18b8:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    18bc:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    18c0:	2120      	movs	r1, #32
    18c2:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
    18c6:	3201      	adds	r2, #1
    18c8:	2a44      	cmp	r2, #68	; 0x44
    18ca:	dc09      	bgt.n	18e0 <z_arm_interrupt_init+0x2c>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
    18cc:	b253      	sxtb	r3, r2
  if ((int32_t)(IRQn) >= 0)
    18ce:	2b00      	cmp	r3, #0
    18d0:	daf2      	bge.n	18b8 <z_arm_interrupt_init+0x4>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    18d2:	f003 030f 	and.w	r3, r3, #15
    18d6:	4903      	ldr	r1, [pc, #12]	; (18e4 <z_arm_interrupt_init+0x30>)
    18d8:	4419      	add	r1, r3
    18da:	2320      	movs	r3, #32
    18dc:	760b      	strb	r3, [r1, #24]
    18de:	e7f2      	b.n	18c6 <z_arm_interrupt_init+0x12>
	}
}
    18e0:	4770      	bx	lr
    18e2:	bf00      	nop
    18e4:	e000ecfc 	.word	0xe000ecfc

000018e8 <__start>:
 */
SECTION_SUBSEC_FUNC(TEXT,_reset_section,__start)

#if defined(CONFIG_DEBUG_THREAD_INFO)
    /* Clear z_sys_post_kernel flag for RTOS aware debuggers */
    movs.n r0, #0
    18e8:	2000      	movs	r0, #0
    ldr r1, =z_sys_post_kernel
    18ea:	4915      	ldr	r1, [pc, #84]	; (1940 <__start+0x58>)
    strb r0, [r1]
    18ec:	7008      	strb	r0, [r1, #0]
#endif /* CONFIG_DEBUG_THREAD_INFO */

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    18ee:	2000      	movs	r0, #0
    msr CONTROL, r0
    18f0:	f380 8814 	msr	CONTROL, r0
    isb
    18f4:	f3bf 8f6f 	isb	sy
#if defined(CONFIG_CPU_CORTEX_M_HAS_SPLIM)
    /* Clear SPLIM registers */
    movs.n r0, #0
    18f8:	2000      	movs	r0, #0
    msr MSPLIM, r0
    18fa:	f380 880a 	msr	MSPLIM, r0
    msr PSPLIM, r0
    18fe:	f380 880b 	msr	PSPLIM, r0
#if defined(CONFIG_PM_S2RAM)
    bl arch_pm_s2ram_resume
#endif /* CONFIG_PM_S2RAM */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    1902:	f7ff fb07 	bl	f14 <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    1906:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    1908:	490e      	ldr	r1, [pc, #56]	; (1944 <__start+0x5c>)
    str r0, [r1]
    190a:	6008      	str	r0, [r1, #0]
    dsb
    190c:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    1910:	480d      	ldr	r0, [pc, #52]	; (1948 <__start+0x60>)
    msr msp, r0
    1912:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    1916:	f000 f841 	bl	199c <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    191a:	2020      	movs	r0, #32
    msr BASEPRI, r0
    191c:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    1920:	480a      	ldr	r0, [pc, #40]	; (194c <__start+0x64>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    1922:	f44f 6100 	mov.w	r1, #2048	; 0x800
    adds r0, r0, r1
    1926:	1840      	adds	r0, r0, r1
    msr PSP, r0
    1928:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    192c:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    1930:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    1932:	4308      	orrs	r0, r1
    msr CONTROL, r0
    1934:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    1938:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    193c:	f7ff fdac 	bl	1498 <z_arm_prep_c>
    ldr r1, =z_sys_post_kernel
    1940:	20000cc1 	.word	0x20000cc1
    ldr r1, =_SCS_MPU_CTRL
    1944:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    1948:	20001a08 	.word	0x20001a08
    ldr r0, =z_interrupt_stacks
    194c:	20000cc8 	.word	0x20000cc8

00001950 <__NVIC_SystemReset>:
  __ASM volatile ("dsb 0xF":::"memory");
    1950:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    1954:	4905      	ldr	r1, [pc, #20]	; (196c <__NVIC_SystemReset+0x1c>)
    1956:	68ca      	ldr	r2, [r1, #12]
    1958:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    195c:	4b04      	ldr	r3, [pc, #16]	; (1970 <__NVIC_SystemReset+0x20>)
    195e:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    1960:	60cb      	str	r3, [r1, #12]
    1962:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    1966:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    1968:	e7fd      	b.n	1966 <__NVIC_SystemReset+0x16>
    196a:	bf00      	nop
    196c:	e000ed00 	.word	0xe000ed00
    1970:	05fa0004 	.word	0x05fa0004

00001974 <z_arm_clear_arm_mpu_config>:
void z_arm_clear_arm_mpu_config(void)
{
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    1974:	4b08      	ldr	r3, [pc, #32]	; (1998 <z_arm_clear_arm_mpu_config+0x24>)
    1976:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
	int num_regions =
    197a:	f3c0 2007 	ubfx	r0, r0, #8, #8

	for (i = 0; i < num_regions; i++) {
    197e:	2300      	movs	r3, #0
    1980:	e006      	b.n	1990 <z_arm_clear_arm_mpu_config+0x1c>
* \param mpu Pointer to MPU to be used.
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegionEx(MPU_Type* mpu, uint32_t rnr)
{
  mpu->RNR = rnr;
    1982:	4a05      	ldr	r2, [pc, #20]	; (1998 <z_arm_clear_arm_mpu_config+0x24>)
    1984:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
  mpu->RLAR = 0U;
    1988:	2100      	movs	r1, #0
    198a:	f8c2 10a0 	str.w	r1, [r2, #160]	; 0xa0
    198e:	3301      	adds	r3, #1
    1990:	4283      	cmp	r3, r0
    1992:	dbf6      	blt.n	1982 <z_arm_clear_arm_mpu_config+0xe>
		ARM_MPU_ClrRegion(i);
	}
}
    1994:	4770      	bx	lr
    1996:	bf00      	nop
    1998:	e000ed00 	.word	0xe000ed00

0000199c <z_arm_init_arch_hw_at_boot>:
 * This routine resets Cortex-M system control block
 * components and core registers.
 *
 */
void z_arm_init_arch_hw_at_boot(void)
{
    199c:	b510      	push	{r4, lr}
  __ASM volatile ("cpsid i" : : : "memory");
    199e:	b672      	cpsid	i
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    19a0:	2400      	movs	r4, #0
    19a2:	f384 8813 	msr	FAULTMASK, r4

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    19a6:	f7ff ffe5 	bl	1974 <z_arm_clear_arm_mpu_config>
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
    19aa:	4623      	mov	r3, r4
    19ac:	e008      	b.n	19c0 <z_arm_init_arch_hw_at_boot+0x24>
		NVIC->ICER[i] = 0xFFFFFFFF;
    19ae:	f103 0120 	add.w	r1, r3, #32
    19b2:	4a0e      	ldr	r2, [pc, #56]	; (19ec <z_arm_init_arch_hw_at_boot+0x50>)
    19b4:	f04f 30ff 	mov.w	r0, #4294967295
    19b8:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
    19bc:	3301      	adds	r3, #1
    19be:	b2db      	uxtb	r3, r3
    19c0:	2b0f      	cmp	r3, #15
    19c2:	d9f4      	bls.n	19ae <z_arm_init_arch_hw_at_boot+0x12>
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
    19c4:	2300      	movs	r3, #0
    19c6:	e008      	b.n	19da <z_arm_init_arch_hw_at_boot+0x3e>
		NVIC->ICPR[i] = 0xFFFFFFFF;
    19c8:	f103 0160 	add.w	r1, r3, #96	; 0x60
    19cc:	4a07      	ldr	r2, [pc, #28]	; (19ec <z_arm_init_arch_hw_at_boot+0x50>)
    19ce:	f04f 30ff 	mov.w	r0, #4294967295
    19d2:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
    19d6:	3301      	adds	r3, #1
    19d8:	b2db      	uxtb	r3, r3
    19da:	2b0f      	cmp	r3, #15
    19dc:	d9f4      	bls.n	19c8 <z_arm_init_arch_hw_at_boot+0x2c>
  __ASM volatile ("cpsie i" : : : "memory");
    19de:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    19e0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    19e4:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    19e8:	bd10      	pop	{r4, pc}
    19ea:	bf00      	nop
    19ec:	e000e100 	.word	0xe000e100

000019f0 <z_impl_k_thread_abort>:
#include <kswap.h>
#include <zephyr/wait_q.h>
#include <zephyr/sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
    19f0:	b508      	push	{r3, lr}
	if (_current == thread) {
    19f2:	4b0a      	ldr	r3, [pc, #40]	; (1a1c <z_impl_k_thread_abort+0x2c>)
    19f4:	689b      	ldr	r3, [r3, #8]
    19f6:	4283      	cmp	r3, r0
    19f8:	d002      	beq.n	1a00 <z_impl_k_thread_abort+0x10>
			 */
			SCB->SHCSR &= ~SCB_SHCSR_SVCALLPENDED_Msk;
		}
	}

	z_thread_abort(thread);
    19fa:	f003 f955 	bl	4ca8 <z_thread_abort>
}
    19fe:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    1a00:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    1a04:	2b00      	cmp	r3, #0
    1a06:	d0f8      	beq.n	19fa <z_impl_k_thread_abort+0xa>
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    1a08:	4b05      	ldr	r3, [pc, #20]	; (1a20 <z_impl_k_thread_abort+0x30>)
    1a0a:	685a      	ldr	r2, [r3, #4]
    1a0c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    1a10:	605a      	str	r2, [r3, #4]
			SCB->SHCSR &= ~SCB_SHCSR_SVCALLPENDED_Msk;
    1a12:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    1a14:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    1a18:	625a      	str	r2, [r3, #36]	; 0x24
    1a1a:	e7ee      	b.n	19fa <z_impl_k_thread_abort+0xa>
    1a1c:	20000a9c 	.word	0x20000a9c
    1a20:	e000ed00 	.word	0xe000ed00

00001a24 <z_arm_configure_static_mpu_regions>:
 *
 * For some MPU architectures, such as the unmodified ARMv8-M MPU,
 * the function must execute with MPU enabled.
 */
void z_arm_configure_static_mpu_regions(void)
{
    1a24:	b510      	push	{r4, lr}
    1a26:	b084      	sub	sp, #16
	 * into account the unused SRAM area, as well.
	 */
#ifdef CONFIG_AARCH32_ARMV8_R
	arm_core_mpu_disable();
#endif
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    1a28:	4c0a      	ldr	r4, [pc, #40]	; (1a54 <z_arm_configure_static_mpu_regions+0x30>)
    1a2a:	4623      	mov	r3, r4
    1a2c:	4a0a      	ldr	r2, [pc, #40]	; (1a58 <z_arm_configure_static_mpu_regions+0x34>)
    1a2e:	2101      	movs	r1, #1
    1a30:	480a      	ldr	r0, [pc, #40]	; (1a5c <z_arm_configure_static_mpu_regions+0x38>)
    1a32:	f004 f974 	bl	5d1e <arm_core_mpu_configure_static_mpu_regions>
	/* Define a constant array of z_arm_mpu_partition objects that holds the
	 * boundaries of the areas, inside which dynamic region programming
	 * is allowed. The information is passed to the underlying driver at
	 * initialization.
	 */
	const struct z_arm_mpu_partition dyn_region_areas[] = {
    1a36:	2300      	movs	r3, #0
    1a38:	9301      	str	r3, [sp, #4]
    1a3a:	9302      	str	r3, [sp, #8]
    1a3c:	9303      	str	r3, [sp, #12]
		{
		.start = _MPU_DYNAMIC_REGIONS_AREA_START,
    1a3e:	4b08      	ldr	r3, [pc, #32]	; (1a60 <z_arm_configure_static_mpu_regions+0x3c>)
	const struct z_arm_mpu_partition dyn_region_areas[] = {
    1a40:	9301      	str	r3, [sp, #4]
		.size =  _MPU_DYNAMIC_REGIONS_AREA_SIZE,
    1a42:	1ae4      	subs	r4, r4, r3
	const struct z_arm_mpu_partition dyn_region_areas[] = {
    1a44:	9402      	str	r4, [sp, #8]
		}
	};

	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
    1a46:	2101      	movs	r1, #1
    1a48:	a801      	add	r0, sp, #4
    1a4a:	f004 f96c 	bl	5d26 <arm_core_mpu_mark_areas_for_dynamic_regions>
		ARRAY_SIZE(dyn_region_areas));
#endif /* CONFIG_MPU_REQUIRES_NON_OVERLAPPING_REGIONS */
}
    1a4e:	b004      	add	sp, #16
    1a50:	bd10      	pop	{r4, pc}
    1a52:	bf00      	nop
    1a54:	20070000 	.word	0x20070000
    1a58:	20000000 	.word	0x20000000
    1a5c:	00007898 	.word	0x00007898
    1a60:	20000190 	.word	0x20000190

00001a64 <mpu_init>:
static struct dynamic_region_info dyn_reg_info[MPU_DYNAMIC_REGION_AREAS_NUM];
#if defined(CONFIG_CPU_CORTEX_M23) || defined(CONFIG_CPU_CORTEX_M33) || \
	defined(CONFIG_CPU_CORTEX_M55)
static inline void mpu_set_mair0(uint32_t mair0)
{
	MPU->MAIR0 = mair0;
    1a64:	4b02      	ldr	r3, [pc, #8]	; (1a70 <mpu_init+0xc>)
    1a66:	4a03      	ldr	r2, [pc, #12]	; (1a74 <mpu_init+0x10>)
    1a68:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
{
	/* Configure the cache-ability attributes for all the
	 * different types of memory regions.
	 */
	mpu_set_mair0(MPU_MAIR_ATTRS);
}
    1a6c:	4770      	bx	lr
    1a6e:	bf00      	nop
    1a70:	e000ed00 	.word	0xe000ed00
    1a74:	0044ffaa 	.word	0x0044ffaa

00001a78 <mpu_set_region>:
	MPU->RNR = rnr;
    1a78:	4b03      	ldr	r3, [pc, #12]	; (1a88 <mpu_set_region+0x10>)
    1a7a:	f8c3 0098 	str.w	r0, [r3, #152]	; 0x98
	MPU->RBAR = rbar;
    1a7e:	f8c3 109c 	str.w	r1, [r3, #156]	; 0x9c
	MPU->RLAR = rlar;
    1a82:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
static void mpu_set_region(uint32_t rnr, uint32_t rbar, uint32_t rlar)
{
	mpu_set_rnr(rnr);
	mpu_set_rbar(rbar);
	mpu_set_rlar(rlar);
}
    1a86:	4770      	bx	lr
    1a88:	e000ed00 	.word	0xe000ed00

00001a8c <mpu_region_get_conf>:
	MPU->RNR = rnr;
    1a8c:	4b0e      	ldr	r3, [pc, #56]	; (1ac8 <mpu_region_get_conf+0x3c>)
    1a8e:	f8c3 0098 	str.w	r0, [r3, #152]	; 0x98
    1a92:	f8c3 0098 	str.w	r0, [r3, #152]	; 0x98
	return MPU->RBAR;
    1a96:	f8d3 009c 	ldr.w	r0, [r3, #156]	; 0x9c
static inline void mpu_region_get_access_attr(const uint32_t index,
	arm_mpu_region_attr_t *attr)
{
	mpu_set_rnr(index);

	attr->rbar = mpu_get_rbar() &
    1a9a:	7a0a      	ldrb	r2, [r1, #8]
    1a9c:	f360 0204 	bfi	r2, r0, #0, #5
    1aa0:	720a      	strb	r2, [r1, #8]
	return MPU->RLAR;
    1aa2:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
		(MPU_RBAR_XN_Msk | MPU_RBAR_AP_Msk | MPU_RBAR_SH_Msk);
	attr->mair_idx = (mpu_get_rlar() & MPU_RLAR_AttrIndx_Msk) >>
    1aa6:	f3c2 0242 	ubfx	r2, r2, #1, #3
    1aaa:	7a08      	ldrb	r0, [r1, #8]
    1aac:	f362 1047 	bfi	r0, r2, #5, #3
    1ab0:	7208      	strb	r0, [r1, #8]
	return MPU->RBAR;
    1ab2:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
	 * - Access Permissions
	 */
	mpu_region_get_access_attr(index, &region_conf->attr);

	/* Region base address */
	region_conf->base = mpu_get_rbar() & MPU_RBAR_BASE_Msk;
    1ab6:	f022 021f 	bic.w	r2, r2, #31
    1aba:	600a      	str	r2, [r1, #0]
	return MPU->RLAR;
    1abc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0

	/* Region limit address */
	region_conf->attr.r_limit = mpu_get_rlar() & MPU_RLAR_LIMIT_Msk;
    1ac0:	f023 031f 	bic.w	r3, r3, #31
    1ac4:	60cb      	str	r3, [r1, #12]
}
    1ac6:	4770      	bx	lr
    1ac8:	e000ed00 	.word	0xe000ed00

00001acc <mpu_configure_regions_and_partition>:
 * area, effectively, leaving no space in this area uncovered by MPU.
 */
static int mpu_configure_regions_and_partition(const struct z_arm_mpu_partition
	regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
    1acc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1ad0:	b087      	sub	sp, #28
    1ad2:	4681      	mov	r9, r0
    1ad4:	9100      	str	r1, [sp, #0]
    1ad6:	9301      	str	r3, [sp, #4]
	int i;
	int reg_index = start_reg_index;
    1ad8:	4614      	mov	r4, r2

	for (i = 0; i < regions_num; i++) {
    1ada:	2700      	movs	r7, #0
    1adc:	e034      	b.n	1b48 <mpu_configure_regions_and_partition+0x7c>
		 */
		uint32_t u_reg_base = mpu_region_get_base(u_reg_index);
		uint32_t u_reg_last = mpu_region_get_last_addr(u_reg_index);
		uint32_t reg_last = regions[i].start + regions[i].size - 1;

		if ((regions[i].start == u_reg_base) &&
    1ade:	45d8      	cmp	r8, fp
    1ae0:	d165      	bne.n	1bae <mpu_configure_regions_and_partition+0xe2>
			 * underlying region. In this case we simply
			 * update the partition attributes of the
			 * underlying region with those of the new
			 * region.
			 */
			mpu_configure_region(u_reg_index, &regions[i]);
    1ae2:	4629      	mov	r1, r5
    1ae4:	b2c0      	uxtb	r0, r0
    1ae6:	f004 f8ea 	bl	5cbe <mpu_configure_region>
    1aea:	e02c      	b.n	1b46 <mpu_configure_regions_and_partition+0x7a>
	MPU->RNR = rnr;
    1aec:	4a58      	ldr	r2, [pc, #352]	; (1c50 <mpu_configure_regions_and_partition+0x184>)
    1aee:	f8c2 6098 	str.w	r6, [r2, #152]	; 0x98
	return MPU->RBAR;
    1af2:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
	mpu_set_rbar((mpu_get_rbar() & (~MPU_RBAR_BASE_Msk))
    1af6:	f003 031f 	and.w	r3, r3, #31
		     | (base & MPU_RBAR_BASE_Msk));
    1afa:	f021 011f 	bic.w	r1, r1, #31
    1afe:	430b      	orrs	r3, r1
	MPU->RBAR = rbar;
    1b00:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
			 */
			mpu_region_set_base(u_reg_index,
				regions[i].start + regions[i].size);

			reg_index =
				mpu_configure_region(reg_index, &regions[i]);
    1b04:	4629      	mov	r1, r5
    1b06:	b2e0      	uxtb	r0, r4
    1b08:	f004 f8d9 	bl	5cbe <mpu_configure_region>
    1b0c:	4604      	mov	r4, r0

			if (reg_index == -EINVAL) {
    1b0e:	f110 0f16 	cmn.w	r0, #22
    1b12:	f000 8096 	beq.w	1c42 <mpu_configure_regions_and_partition+0x176>
				return reg_index;
			}

			reg_index++;
    1b16:	3401      	adds	r4, #1
    1b18:	e015      	b.n	1b46 <mpu_configure_regions_and_partition+0x7a>
			 * underlying region; the end of the underlying
			 * region needs to be set to the start of the
			 * new region.
			 */
			mpu_region_set_limit(u_reg_index,
				regions[i].start - 1);
    1b1a:	3b01      	subs	r3, #1
	MPU->RNR = rnr;
    1b1c:	494c      	ldr	r1, [pc, #304]	; (1c50 <mpu_configure_regions_and_partition+0x184>)
    1b1e:	f8c1 6098 	str.w	r6, [r1, #152]	; 0x98
	return MPU->RLAR;
    1b22:	f8d1 20a0 	ldr.w	r2, [r1, #160]	; 0xa0
	mpu_set_rlar((mpu_get_rlar() & (~MPU_RLAR_LIMIT_Msk))
    1b26:	f002 021f 	and.w	r2, r2, #31
		     | (limit & MPU_RLAR_LIMIT_Msk));
    1b2a:	f023 031f 	bic.w	r3, r3, #31
    1b2e:	4313      	orrs	r3, r2
	MPU->RLAR = rlar;
    1b30:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0

			reg_index =
				mpu_configure_region(reg_index, &regions[i]);
    1b34:	4629      	mov	r1, r5
    1b36:	b2e0      	uxtb	r0, r4
    1b38:	f004 f8c1 	bl	5cbe <mpu_configure_region>
    1b3c:	4604      	mov	r4, r0

			if (reg_index == -EINVAL) {
    1b3e:	f110 0f16 	cmn.w	r0, #22
    1b42:	d07e      	beq.n	1c42 <mpu_configure_regions_and_partition+0x176>
				return reg_index;
			}

			reg_index++;
    1b44:	3401      	adds	r4, #1
	for (i = 0; i < regions_num; i++) {
    1b46:	3701      	adds	r7, #1
    1b48:	9b00      	ldr	r3, [sp, #0]
    1b4a:	429f      	cmp	r7, r3
    1b4c:	da79      	bge.n	1c42 <mpu_configure_regions_and_partition+0x176>
		if (regions[i].size == 0U) {
    1b4e:	eb07 0547 	add.w	r5, r7, r7, lsl #1
    1b52:	ea4f 0a85 	mov.w	sl, r5, lsl #2
    1b56:	eb09 0585 	add.w	r5, r9, r5, lsl #2
    1b5a:	686e      	ldr	r6, [r5, #4]
    1b5c:	2e00      	cmp	r6, #0
    1b5e:	d0f2      	beq.n	1b46 <mpu_configure_regions_and_partition+0x7a>
		if (do_sanity_check &&
    1b60:	9b01      	ldr	r3, [sp, #4]
    1b62:	b123      	cbz	r3, 1b6e <mpu_configure_regions_and_partition+0xa2>
			(!mpu_partition_is_valid(&regions[i]))) {
    1b64:	4628      	mov	r0, r5
    1b66:	f004 f88d 	bl	5c84 <mpu_partition_is_valid>
		if (do_sanity_check &&
    1b6a:	2800      	cmp	r0, #0
    1b6c:	d065      	beq.n	1c3a <mpu_configure_regions_and_partition+0x16e>
			get_region_index(regions[i].start, regions[i].size);
    1b6e:	4631      	mov	r1, r6
    1b70:	f859 000a 	ldr.w	r0, [r9, sl]
    1b74:	f004 f8c2 	bl	5cfc <get_region_index>
    1b78:	4606      	mov	r6, r0
		if ((u_reg_index == -EINVAL) ||
    1b7a:	f110 0f16 	cmn.w	r0, #22
    1b7e:	d05f      	beq.n	1c40 <mpu_configure_regions_and_partition+0x174>
    1b80:	42a0      	cmp	r0, r4
    1b82:	da62      	bge.n	1c4a <mpu_configure_regions_and_partition+0x17e>
	MPU->RNR = rnr;
    1b84:	4b32      	ldr	r3, [pc, #200]	; (1c50 <mpu_configure_regions_and_partition+0x184>)
    1b86:	f8c3 0098 	str.w	r0, [r3, #152]	; 0x98
	return MPU->RBAR;
    1b8a:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
	return mpu_get_rbar() & MPU_RBAR_BASE_Msk;
    1b8e:	f022 021f 	bic.w	r2, r2, #31
	MPU->RNR = rnr;
    1b92:	f8c3 0098 	str.w	r0, [r3, #152]	; 0x98
	return MPU->RLAR;
    1b96:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
	return (mpu_get_rlar() & MPU_RLAR_LIMIT_Msk) | (~MPU_RLAR_LIMIT_Msk);
    1b9a:	f043 081f 	orr.w	r8, r3, #31
		uint32_t reg_last = regions[i].start + regions[i].size - 1;
    1b9e:	f859 300a 	ldr.w	r3, [r9, sl]
    1ba2:	6869      	ldr	r1, [r5, #4]
    1ba4:	4419      	add	r1, r3
    1ba6:	f101 3bff 	add.w	fp, r1, #4294967295
		if ((regions[i].start == u_reg_base) &&
    1baa:	429a      	cmp	r2, r3
    1bac:	d097      	beq.n	1ade <mpu_configure_regions_and_partition+0x12>
		} else if (regions[i].start == u_reg_base) {
    1bae:	429a      	cmp	r2, r3
    1bb0:	d09c      	beq.n	1aec <mpu_configure_regions_and_partition+0x20>
		} else if (reg_last == u_reg_last) {
    1bb2:	45d8      	cmp	r8, fp
    1bb4:	d0b1      	beq.n	1b1a <mpu_configure_regions_and_partition+0x4e>
			/* The new regions lies strictly inside the
			 * underlying region, which needs to split
			 * into two regions.
			 */
			mpu_region_set_limit(u_reg_index,
				regions[i].start - 1);
    1bb6:	3b01      	subs	r3, #1
	MPU->RNR = rnr;
    1bb8:	4925      	ldr	r1, [pc, #148]	; (1c50 <mpu_configure_regions_and_partition+0x184>)
    1bba:	f8c1 6098 	str.w	r6, [r1, #152]	; 0x98
	return MPU->RLAR;
    1bbe:	f8d1 20a0 	ldr.w	r2, [r1, #160]	; 0xa0
	mpu_set_rlar((mpu_get_rlar() & (~MPU_RLAR_LIMIT_Msk))
    1bc2:	f002 021f 	and.w	r2, r2, #31
		     | (limit & MPU_RLAR_LIMIT_Msk));
    1bc6:	f023 031f 	bic.w	r3, r3, #31
    1bca:	4313      	orrs	r3, r2
	MPU->RLAR = rlar;
    1bcc:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0

			reg_index =
				mpu_configure_region(reg_index, &regions[i]);
    1bd0:	4629      	mov	r1, r5
    1bd2:	b2e0      	uxtb	r0, r4
    1bd4:	f004 f873 	bl	5cbe <mpu_configure_region>
    1bd8:	4604      	mov	r4, r0

			if (reg_index == -EINVAL) {
    1bda:	f110 0f16 	cmn.w	r0, #22
    1bde:	d030      	beq.n	1c42 <mpu_configure_regions_and_partition+0x176>
				return reg_index;
			}
			reg_index++;
    1be0:	3001      	adds	r0, #1
	MPU->RNR = rnr;
    1be2:	4b1b      	ldr	r3, [pc, #108]	; (1c50 <mpu_configure_regions_and_partition+0x184>)
    1be4:	f8c3 6098 	str.w	r6, [r3, #152]	; 0x98
	return MPU->RBAR;
    1be8:	f8d3 109c 	ldr.w	r1, [r3, #156]	; 0x9c
	attr->rbar = mpu_get_rbar() &
    1bec:	f89d 2010 	ldrb.w	r2, [sp, #16]
    1bf0:	f361 0204 	bfi	r2, r1, #0, #5
    1bf4:	f88d 2010 	strb.w	r2, [sp, #16]
	return MPU->RLAR;
    1bf8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
	attr->mair_idx = (mpu_get_rlar() & MPU_RLAR_AttrIndx_Msk) >>
    1bfc:	f3c3 0342 	ubfx	r3, r3, #1, #3
    1c00:	b2d2      	uxtb	r2, r2
    1c02:	f363 1247 	bfi	r2, r3, #5, #3
    1c06:	f88d 2010 	strb.w	r2, [sp, #16]
			 */
			struct arm_mpu_region fill_region;

			mpu_region_get_access_attr(u_reg_index,
				&fill_region.attr);
			fill_region.base = regions[i].start +
    1c0a:	f859 300a 	ldr.w	r3, [r9, sl]
				regions[i].size;
    1c0e:	686a      	ldr	r2, [r5, #4]
			fill_region.base = regions[i].start +
    1c10:	4413      	add	r3, r2
    1c12:	9302      	str	r3, [sp, #8]
			fill_region.attr.r_limit =
			REGION_LIMIT_ADDR((regions[i].start +
    1c14:	f023 031f 	bic.w	r3, r3, #31
    1c18:	eba8 080b 	sub.w	r8, r8, fp
    1c1c:	4443      	add	r3, r8
    1c1e:	3b01      	subs	r3, #1
    1c20:	f023 031f 	bic.w	r3, r3, #31
			fill_region.attr.r_limit =
    1c24:	9305      	str	r3, [sp, #20]
				regions[i].size), (u_reg_last - reg_last));

			reg_index =
				region_allocate_and_init(reg_index,
    1c26:	a902      	add	r1, sp, #8
    1c28:	b2c0      	uxtb	r0, r0
    1c2a:	f004 f83d 	bl	5ca8 <region_allocate_and_init>
    1c2e:	4604      	mov	r4, r0
					(const struct arm_mpu_region *)
						&fill_region);

			if (reg_index == -EINVAL) {
    1c30:	f110 0f16 	cmn.w	r0, #22
    1c34:	d005      	beq.n	1c42 <mpu_configure_regions_and_partition+0x176>
				return reg_index;
			}

			reg_index++;
    1c36:	3401      	adds	r4, #1
    1c38:	e785      	b.n	1b46 <mpu_configure_regions_and_partition+0x7a>
			return -EINVAL;
    1c3a:	f06f 0415 	mvn.w	r4, #21
    1c3e:	e000      	b.n	1c42 <mpu_configure_regions_and_partition+0x176>
			return -EINVAL;
    1c40:	4604      	mov	r4, r0
		}
	}

	return reg_index;
}
    1c42:	4620      	mov	r0, r4
    1c44:	b007      	add	sp, #28
    1c46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			return -EINVAL;
    1c4a:	f06f 0415 	mvn.w	r4, #21
    1c4e:	e7f8      	b.n	1c42 <mpu_configure_regions_and_partition+0x176>
    1c50:	e000ed00 	.word	0xe000ed00

00001c54 <mpu_configure_static_mpu_regions>:
 */
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
    1c54:	b510      	push	{r4, lr}
	int mpu_reg_index = static_regions_num;
    1c56:	4c03      	ldr	r4, [pc, #12]	; (1c64 <mpu_configure_static_mpu_regions+0x10>)
	 * given boundaries.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions_and_partition(static_regions,
    1c58:	2301      	movs	r3, #1
    1c5a:	7822      	ldrb	r2, [r4, #0]
    1c5c:	f7ff ff36 	bl	1acc <mpu_configure_regions_and_partition>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    1c60:	7020      	strb	r0, [r4, #0]

	return mpu_reg_index;
}
    1c62:	bd10      	pop	{r4, pc}
    1c64:	20000cbc 	.word	0x20000cbc

00001c68 <mpu_mark_areas_for_dynamic_regions>:
 * -EINVAL on error.
 */
static int mpu_mark_areas_for_dynamic_regions(
		const struct z_arm_mpu_partition dyn_region_areas[],
		const uint8_t dyn_region_areas_num)
{
    1c68:	b570      	push	{r4, r5, r6, lr}
    1c6a:	4605      	mov	r5, r0
    1c6c:	460e      	mov	r6, r1
	/* In ARMv8-M architecture we need to store the index values
	 * and the default configuration of the MPU regions, inside
	 * which dynamic memory regions may be programmed at run-time.
	 */
	for (int i = 0; i < dyn_region_areas_num; i++) {
    1c6e:	2400      	movs	r4, #0
    1c70:	e000      	b.n	1c74 <mpu_mark_areas_for_dynamic_regions+0xc>
    1c72:	3401      	adds	r4, #1
    1c74:	42a6      	cmp	r6, r4
    1c76:	dd1e      	ble.n	1cb6 <mpu_mark_areas_for_dynamic_regions+0x4e>
		if (dyn_region_areas[i].size == 0U) {
    1c78:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    1c7c:	009a      	lsls	r2, r3, #2
    1c7e:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    1c82:	6859      	ldr	r1, [r3, #4]
    1c84:	2900      	cmp	r1, #0
    1c86:	d0f4      	beq.n	1c72 <mpu_mark_areas_for_dynamic_regions+0xa>
		}
		/* Non-empty area */

		/* Retrieve HW MPU region index */
		dyn_reg_info[i].index =
			get_region_index(dyn_region_areas[i].start,
    1c88:	58a8      	ldr	r0, [r5, r2]
    1c8a:	f004 f837 	bl	5cfc <get_region_index>
		dyn_reg_info[i].index =
    1c8e:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    1c92:	4a0b      	ldr	r2, [pc, #44]	; (1cc0 <mpu_mark_areas_for_dynamic_regions+0x58>)
    1c94:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
					dyn_region_areas[i].size);

		if (dyn_reg_info[i].index == -EINVAL) {
    1c98:	f110 0f16 	cmn.w	r0, #22
    1c9c:	d00c      	beq.n	1cb8 <mpu_mark_areas_for_dynamic_regions+0x50>

			return -EINVAL;
		}

		if (dyn_reg_info[i].index >= static_regions_num) {
    1c9e:	4b09      	ldr	r3, [pc, #36]	; (1cc4 <mpu_mark_areas_for_dynamic_regions+0x5c>)
    1ca0:	781b      	ldrb	r3, [r3, #0]
    1ca2:	4298      	cmp	r0, r3
    1ca4:	da09      	bge.n	1cba <mpu_mark_areas_for_dynamic_regions+0x52>

			return -EINVAL;
		}

		/* Store default configuration */
		mpu_region_get_conf(dyn_reg_info[i].index,
    1ca6:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    1caa:	eb02 0183 	add.w	r1, r2, r3, lsl #2
    1cae:	3104      	adds	r1, #4
    1cb0:	f7ff feec 	bl	1a8c <mpu_region_get_conf>
    1cb4:	e7dd      	b.n	1c72 <mpu_mark_areas_for_dynamic_regions+0xa>
			&dyn_reg_info[i].region_conf);
	}

	return 0;
    1cb6:	2000      	movs	r0, #0
}
    1cb8:	bd70      	pop	{r4, r5, r6, pc}
			return -EINVAL;
    1cba:	f06f 0015 	mvn.w	r0, #21
    1cbe:	e7fb      	b.n	1cb8 <mpu_mark_areas_for_dynamic_regions+0x50>
    1cc0:	2000096c 	.word	0x2000096c
    1cc4:	20000cbc 	.word	0x20000cbc

00001cc8 <arm_core_mpu_enable>:
	 * background region for privileged software access if desired.
	 */
#if defined(CONFIG_MPU_DISABLE_BACKGROUND_MAP)
	MPU->CTRL = MPU_CTRL_ENABLE_Msk;
#else
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    1cc8:	4b04      	ldr	r3, [pc, #16]	; (1cdc <arm_core_mpu_enable+0x14>)
    1cca:	2205      	movs	r2, #5
    1ccc:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  __ASM volatile ("dsb 0xF":::"memory");
    1cd0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1cd4:	f3bf 8f6f 	isb	sy
#endif

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    1cd8:	4770      	bx	lr
    1cda:	bf00      	nop
    1cdc:	e000ed00 	.word	0xe000ed00

00001ce0 <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    1ce0:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    1ce4:	4b02      	ldr	r3, [pc, #8]	; (1cf0 <arm_core_mpu_disable+0x10>)
    1ce6:	2200      	movs	r2, #0
    1ce8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
    1cec:	4770      	bx	lr
    1cee:	bf00      	nop
    1cf0:	e000ed00 	.word	0xe000ed00

00001cf4 <z_arm_mpu_init>:
 *
 * This function provides the default configuration mechanism for the Memory
 * Protection Unit (MPU).
 */
int z_arm_mpu_init(void)
{
    1cf4:	b538      	push	{r3, r4, r5, lr}
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    1cf6:	4b0e      	ldr	r3, [pc, #56]	; (1d30 <z_arm_mpu_init+0x3c>)
    1cf8:	681d      	ldr	r5, [r3, #0]
    1cfa:	2d08      	cmp	r5, #8
    1cfc:	d815      	bhi.n	1d2a <z_arm_mpu_init+0x36>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
    1cfe:	f7ff ffef 	bl	1ce0 <arm_core_mpu_disable>
#endif
#endif
#endif /* CONFIG_NOCACHE_MEMORY */

	/* Architecture-specific configuration */
	mpu_init();
    1d02:	f7ff feaf 	bl	1a64 <mpu_init>

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    1d06:	2400      	movs	r4, #0
    1d08:	e007      	b.n	1d1a <z_arm_mpu_init+0x26>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
    1d0a:	4b09      	ldr	r3, [pc, #36]	; (1d30 <z_arm_mpu_init+0x3c>)
    1d0c:	6859      	ldr	r1, [r3, #4]
    1d0e:	eb01 1104 	add.w	r1, r1, r4, lsl #4
    1d12:	4620      	mov	r0, r4
    1d14:	f003 ffa2 	bl	5c5c <region_init>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    1d18:	3401      	adds	r4, #1
    1d1a:	42a5      	cmp	r5, r4
    1d1c:	d8f5      	bhi.n	1d0a <z_arm_mpu_init+0x16>
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    1d1e:	4b05      	ldr	r3, [pc, #20]	; (1d34 <z_arm_mpu_init+0x40>)
    1d20:	701d      	strb	r5, [r3, #0]


	arm_core_mpu_enable();
    1d22:	f7ff ffd1 	bl	1cc8 <arm_core_mpu_enable>
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
    1d26:	2000      	movs	r0, #0
}
    1d28:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
    1d2a:	f04f 30ff 	mov.w	r0, #4294967295
    1d2e:	e7fb      	b.n	1d28 <z_arm_mpu_init+0x34>
    1d30:	000078a8 	.word	0x000078a8
    1d34:	20000cbc 	.word	0x20000cbc

00001d38 <__stdout_hook_install>:

static int (*_stdout_hook)(int c) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int c))
{
	_stdout_hook = hook;
    1d38:	4b01      	ldr	r3, [pc, #4]	; (1d40 <__stdout_hook_install+0x8>)
    1d3a:	6018      	str	r0, [r3, #0]
}
    1d3c:	4770      	bx	lr
    1d3e:	bf00      	nop
    1d40:	20000028 	.word	0x20000028

00001d44 <get_hf_flags>:
static uint32_t *get_hf_flags(void)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;

	return &data->subsys[CLOCK_CONTROL_NRF_TYPE_HFCLK].flags;
}
    1d44:	4800      	ldr	r0, [pc, #0]	; (1d48 <get_hf_flags+0x4>)
    1d46:	4770      	bx	lr
    1d48:	20000a0c 	.word	0x20000a0c

00001d4c <get_subsys>:
}

static clock_control_subsys_t get_subsys(struct onoff_manager *mgr)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;
	size_t offset = (size_t)(mgr - data->mgr);
    1d4c:	4b03      	ldr	r3, [pc, #12]	; (1d5c <get_subsys+0x10>)
    1d4e:	1ac0      	subs	r0, r0, r3
    1d50:	1080      	asrs	r0, r0, #2

	return (clock_control_subsys_t)offset;
}
    1d52:	4b03      	ldr	r3, [pc, #12]	; (1d60 <get_subsys+0x14>)
    1d54:	fb03 f000 	mul.w	r0, r3, r0
    1d58:	4770      	bx	lr
    1d5a:	bf00      	nop
    1d5c:	20000994 	.word	0x20000994
    1d60:	b6db6db7 	.word	0xb6db6db7

00001d64 <onoff_stop>:

static void onoff_stop(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    1d64:	b538      	push	{r3, r4, r5, lr}
    1d66:	4605      	mov	r5, r0
    1d68:	460c      	mov	r4, r1
	int res;

	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    1d6a:	f7ff ffef 	bl	1d4c <get_subsys>
    1d6e:	4601      	mov	r1, r0
    1d70:	2240      	movs	r2, #64	; 0x40
    1d72:	4803      	ldr	r0, [pc, #12]	; (1d80 <onoff_stop+0x1c>)
    1d74:	f004 f907 	bl	5f86 <stop>
    1d78:	4601      	mov	r1, r0
	notify(mgr, res);
    1d7a:	4628      	mov	r0, r5
    1d7c:	47a0      	blx	r4
}
    1d7e:	bd38      	pop	{r3, r4, r5, pc}
    1d80:	000073d4 	.word	0x000073d4

00001d84 <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    1d84:	b530      	push	{r4, r5, lr}
    1d86:	b083      	sub	sp, #12
    1d88:	4605      	mov	r5, r0
    1d8a:	460c      	mov	r4, r1
	int err;

	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    1d8c:	f7ff ffde 	bl	1d4c <get_subsys>
    1d90:	4601      	mov	r1, r0
    1d92:	2340      	movs	r3, #64	; 0x40
    1d94:	9300      	str	r3, [sp, #0]
    1d96:	4623      	mov	r3, r4
    1d98:	4a05      	ldr	r2, [pc, #20]	; (1db0 <onoff_start+0x2c>)
    1d9a:	4806      	ldr	r0, [pc, #24]	; (1db4 <onoff_start+0x30>)
    1d9c:	f004 f90d 	bl	5fba <async_start>
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
    1da0:	1e01      	subs	r1, r0, #0
    1da2:	db01      	blt.n	1da8 <onoff_start+0x24>
		notify(mgr, err);
	}
}
    1da4:	b003      	add	sp, #12
    1da6:	bd30      	pop	{r4, r5, pc}
		notify(mgr, err);
    1da8:	4628      	mov	r0, r5
    1daa:	47a0      	blx	r4
}
    1dac:	e7fa      	b.n	1da4 <onoff_start+0x20>
    1dae:	bf00      	nop
    1db0:	00006003 	.word	0x00006003
    1db4:	000073d4 	.word	0x000073d4

00001db8 <clock_event_handler>:
		__ASSERT_NO_MSG(false);
	}
}

static void clock_event_handler(nrfx_clock_evt_type_t event)
{
    1db8:	b508      	push	{r3, lr}
	const struct device *dev = CLOCK_DEVICE;

	switch (event) {
    1dba:	2805      	cmp	r0, #5
    1dbc:	d815      	bhi.n	1dea <clock_event_handler+0x32>
    1dbe:	e8df f000 	tbb	[pc, r0]
    1dc2:	1a03      	.short	0x1a03
    1dc4:	10151414 	.word	0x10151414
	case NRFX_CLOCK_EVT_HFCLK_STARTED:
	{
		struct nrf_clock_control_sub_data *data =
				get_sub_data(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK);
    1dc8:	2100      	movs	r1, #0
    1dca:	480d      	ldr	r0, [pc, #52]	; (1e00 <clock_event_handler+0x48>)
    1dcc:	f004 f866 	bl	5e9c <get_sub_data>

		/* Check needed due to anomaly 201:
		 * HFCLKSTARTED may be generated twice.
		 */
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    1dd0:	6883      	ldr	r3, [r0, #8]
    1dd2:	f013 0f07 	tst.w	r3, #7
    1dd6:	d108      	bne.n	1dea <clock_event_handler+0x32>
			clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK);
    1dd8:	2100      	movs	r1, #0
    1dda:	4809      	ldr	r0, [pc, #36]	; (1e00 <clock_event_handler+0x48>)
    1ddc:	f004 f8c1 	bl	5f62 <clkstarted_handle>
    1de0:	e003      	b.n	1dea <clock_event_handler+0x32>

		break;
	}
#if NRF_CLOCK_HAS_HFCLK192M
	case NRFX_CLOCK_EVT_HFCLK192M_STARTED:
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK192M);
    1de2:	2102      	movs	r1, #2
    1de4:	4806      	ldr	r0, [pc, #24]	; (1e00 <clock_event_handler+0x48>)
    1de6:	f004 f8bc 	bl	5f62 <clkstarted_handle>
		break;
	default:
		__ASSERT_NO_MSG(0);
		break;
	}
}
    1dea:	bd08      	pop	{r3, pc}
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_HFCLKAUDIO);
    1dec:	2103      	movs	r1, #3
    1dee:	4804      	ldr	r0, [pc, #16]	; (1e00 <clock_event_handler+0x48>)
    1df0:	f004 f8b7 	bl	5f62 <clkstarted_handle>
		break;
    1df4:	e7f9      	b.n	1dea <clock_event_handler+0x32>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    1df6:	2101      	movs	r1, #1
    1df8:	4801      	ldr	r0, [pc, #4]	; (1e00 <clock_event_handler+0x48>)
    1dfa:	f004 f8b2 	bl	5f62 <clkstarted_handle>
}
    1dfe:	e7f4      	b.n	1dea <clock_event_handler+0x32>
    1e00:	000073d4 	.word	0x000073d4

00001e04 <generic_hfclk_start>:
{
    1e04:	b510      	push	{r4, lr}
    1e06:	b082      	sub	sp, #8
	__asm__ volatile(
    1e08:	f04f 0320 	mov.w	r3, #32
    1e0c:	f3ef 8411 	mrs	r4, BASEPRI
    1e10:	f383 8812 	msr	BASEPRI_MAX, r3
    1e14:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    1e18:	4a14      	ldr	r2, [pc, #80]	; (1e6c <generic_hfclk_start+0x68>)
    1e1a:	6813      	ldr	r3, [r2, #0]
    1e1c:	f043 0102 	orr.w	r1, r3, #2
    1e20:	6011      	str	r1, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    1e22:	f013 0f01 	tst.w	r3, #1
    1e26:	d109      	bne.n	1e3c <generic_hfclk_start+0x38>
	bool already_started = false;
    1e28:	2300      	movs	r3, #0
	__asm__ volatile(
    1e2a:	f384 8811 	msr	BASEPRI, r4
    1e2e:	f3bf 8f6f 	isb	sy
	if (already_started) {
    1e32:	b9b3      	cbnz	r3, 1e62 <generic_hfclk_start+0x5e>
	hfclk_start();
    1e34:	f004 f8ed 	bl	6012 <hfclk_start>
}
    1e38:	b002      	add	sp, #8
    1e3a:	bd10      	pop	{r4, pc}
    return nrf_clock_event_address_get(NRF_CLOCK, event);
}

NRFX_STATIC_INLINE bool nrfx_clock_is_running(nrf_clock_domain_t domain, void * p_clk_src)
{
    return nrf_clock_is_running(NRF_CLOCK, domain, p_clk_src);
    1e3c:	f10d 0207 	add.w	r2, sp, #7
    1e40:	2101      	movs	r1, #1
    1e42:	f04f 2050 	mov.w	r0, #1342197760	; 0x50005000
    1e46:	f003 ffef 	bl	5e28 <nrf_clock_is_running>
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    1e4a:	f89d 3007 	ldrb.w	r3, [sp, #7]
    1e4e:	2b01      	cmp	r3, #1
    1e50:	d001      	beq.n	1e56 <generic_hfclk_start+0x52>
	bool already_started = false;
    1e52:	2300      	movs	r3, #0
    1e54:	e7e9      	b.n	1e2a <generic_hfclk_start+0x26>
			set_on_state(get_hf_flags());
    1e56:	f7ff ff75 	bl	1d44 <get_hf_flags>
    1e5a:	f004 f86f 	bl	5f3c <set_on_state>
			already_started = true;
    1e5e:	2301      	movs	r3, #1
    1e60:	e7e3      	b.n	1e2a <generic_hfclk_start+0x26>
		clkstarted_handle(CLOCK_DEVICE,
    1e62:	2100      	movs	r1, #0
    1e64:	4802      	ldr	r0, [pc, #8]	; (1e70 <generic_hfclk_start+0x6c>)
    1e66:	f004 f87c 	bl	5f62 <clkstarted_handle>
		return;
    1e6a:	e7e5      	b.n	1e38 <generic_hfclk_start+0x34>
    1e6c:	20000a34 	.word	0x20000a34
    1e70:	000073d4 	.word	0x000073d4

00001e74 <generic_hfclk_stop>:
{
    1e74:	b510      	push	{r4, lr}
	__asm__ volatile(
    1e76:	f04f 0320 	mov.w	r3, #32
    1e7a:	f3ef 8411 	mrs	r4, BASEPRI
    1e7e:	f383 8812 	msr	BASEPRI_MAX, r3
    1e82:	f3bf 8f6f 	isb	sy
	hfclk_users &= ~HF_USER_GENERIC;
    1e86:	4a08      	ldr	r2, [pc, #32]	; (1ea8 <generic_hfclk_stop+0x34>)
    1e88:	6813      	ldr	r3, [r2, #0]
    1e8a:	f023 0102 	bic.w	r1, r3, #2
    1e8e:	6011      	str	r1, [r2, #0]
	if (!(hfclk_users & HF_USER_BT)) {
    1e90:	f013 0f01 	tst.w	r3, #1
    1e94:	d004      	beq.n	1ea0 <generic_hfclk_stop+0x2c>
	__asm__ volatile(
    1e96:	f384 8811 	msr	BASEPRI, r4
    1e9a:	f3bf 8f6f 	isb	sy
}
    1e9e:	bd10      	pop	{r4, pc}
		hfclk_stop();
    1ea0:	f004 f8cb 	bl	603a <hfclk_stop>
    1ea4:	e7f7      	b.n	1e96 <generic_hfclk_stop+0x22>
    1ea6:	bf00      	nop
    1ea8:	20000a34 	.word	0x20000a34

00001eac <lfclk_spinwait>:
{
    1eac:	b570      	push	{r4, r5, r6, lr}
    1eae:	b082      	sub	sp, #8
    1eb0:	4605      	mov	r5, r0
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    1eb2:	2801      	cmp	r0, #1
    1eb4:	d107      	bne.n	1ec6 <lfclk_spinwait+0x1a>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    1eb6:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    1eba:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    1ebe:	f003 0303 	and.w	r3, r3, #3
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    1ec2:	2b02      	cmp	r3, #2
    1ec4:	d037      	beq.n	1f36 <lfclk_spinwait+0x8a>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    1ec6:	f004 ff87 	bl	6dd8 <k_is_in_isr>
    1eca:	4604      	mov	r4, r0
    1ecc:	b910      	cbnz	r0, 1ed4 <lfclk_spinwait+0x28>
	return !z_sys_post_kernel;
    1ece:	4b2b      	ldr	r3, [pc, #172]	; (1f7c <lfclk_spinwait+0xd0>)
    1ed0:	781b      	ldrb	r3, [r3, #0]
    1ed2:	b97b      	cbnz	r3, 1ef4 <lfclk_spinwait+0x48>
	__asm__ volatile(
    1ed4:	f04f 0320 	mov.w	r3, #32
    1ed8:	f3ef 8611 	mrs	r6, BASEPRI
    1edc:	f383 8812 	msr	BASEPRI_MAX, r3
    1ee0:	f3bf 8f6f 	isb	sy
    1ee4:	2401      	movs	r4, #1
	if (!isr_mode) {
    1ee6:	b994      	cbnz	r4, 1f0e <lfclk_spinwait+0x62>
    p_reg->INTENCLR = mask;
    1ee8:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    1eec:	2202      	movs	r2, #2
    1eee:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
}
    1ef2:	e00c      	b.n	1f0e <lfclk_spinwait+0x62>
	int key = isr_mode ? irq_lock() : 0;
    1ef4:	2600      	movs	r6, #0
    1ef6:	e7f6      	b.n	1ee6 <lfclk_spinwait+0x3a>
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    1ef8:	b1fc      	cbz	r4, 1f3a <lfclk_spinwait+0x8e>
 *
 * @param key Interrupt locking key obtained from irq_lock().
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    1efa:	4630      	mov	r0, r6
    1efc:	f7ff fa86 	bl	140c <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    1f00:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    1f04:	f8d3 3518 	ldr.w	r3, [r3, #1304]	; 0x518
    1f08:	b2db      	uxtb	r3, r3
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    1f0a:	2b01      	cmp	r3, #1
    1f0c:	d019      	beq.n	1f42 <lfclk_spinwait+0x96>
    1f0e:	f10d 0207 	add.w	r2, sp, #7
    1f12:	2100      	movs	r1, #0
    1f14:	f04f 2050 	mov.w	r0, #1342197760	; 0x50005000
    1f18:	f003 ff86 	bl	5e28 <nrf_clock_is_running>
	while (!(nrfx_clock_is_running(d, (void *)&type)
    1f1c:	2800      	cmp	r0, #0
    1f1e:	d0eb      	beq.n	1ef8 <lfclk_spinwait+0x4c>
		 && ((type == target_type)
    1f20:	f89d 3007 	ldrb.w	r3, [sp, #7]
	while (!(nrfx_clock_is_running(d, (void *)&type)
    1f24:	2b02      	cmp	r3, #2
    1f26:	d001      	beq.n	1f2c <lfclk_spinwait+0x80>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    1f28:	2d01      	cmp	r5, #1
    1f2a:	d1e5      	bne.n	1ef8 <lfclk_spinwait+0x4c>
	if (isr_mode) {
    1f2c:	b304      	cbz	r4, 1f70 <lfclk_spinwait+0xc4>
	__asm__ volatile(
    1f2e:	f386 8811 	msr	BASEPRI, r6
    1f32:	f3bf 8f6f 	isb	sy
}
    1f36:	b002      	add	sp, #8
    1f38:	bd70      	pop	{r4, r5, r6, pc}
				k_msleep(1);
    1f3a:	2001      	movs	r0, #1
    1f3c:	f004 f891 	bl	6062 <k_msleep>
    1f40:	e7de      	b.n	1f00 <lfclk_spinwait+0x54>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    1f42:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    1f46:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
		    && nrf_clock_event_check(NRF_CLOCK,
    1f4a:	2b00      	cmp	r3, #0
    1f4c:	d0df      	beq.n	1f0e <lfclk_spinwait+0x62>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    1f4e:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    1f52:	2200      	movs	r2, #0
    1f54:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    1f58:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    p_reg->LFCLKSRC = (uint32_t)(source);
    1f5c:	2202      	movs	r2, #2
    1f5e:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1f62:	4a07      	ldr	r2, [pc, #28]	; (1f80 <lfclk_spinwait+0xd4>)
    1f64:	2120      	movs	r1, #32
    1f66:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    1f6a:	2201      	movs	r2, #1
    1f6c:	609a      	str	r2, [r3, #8]
}
    1f6e:	e7ce      	b.n	1f0e <lfclk_spinwait+0x62>
    p_reg->INTENSET = mask;
    1f70:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    1f74:	2202      	movs	r2, #2
    1f76:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    1f7a:	e7dc      	b.n	1f36 <lfclk_spinwait+0x8a>
    1f7c:	20000cc1 	.word	0x20000cc1
    1f80:	e000e100 	.word	0xe000e100

00001f84 <api_blocking_start>:
{
    1f84:	b500      	push	{lr}
    1f86:	b085      	sub	sp, #20
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    1f88:	f8cd d000 	str.w	sp, [sp]
    1f8c:	f8cd d004 	str.w	sp, [sp, #4]
    1f90:	2300      	movs	r3, #0
    1f92:	9302      	str	r3, [sp, #8]
    1f94:	2301      	movs	r3, #1
    1f96:	9303      	str	r3, [sp, #12]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    1f98:	466b      	mov	r3, sp
    1f9a:	4a07      	ldr	r2, [pc, #28]	; (1fb8 <api_blocking_start+0x34>)
    1f9c:	f004 f829 	bl	5ff2 <api_start>
	if (err < 0) {
    1fa0:	2800      	cmp	r0, #0
    1fa2:	db05      	blt.n	1fb0 <api_blocking_start+0x2c>
		union { struct { uintptr_t lo, hi; } split; k_timeout_t val; } parm1 = { .val = timeout };
		return (int) arch_syscall_invoke3(parm0.x, parm1.split.lo, parm1.split.hi, K_SYSCALL_K_SEM_TAKE);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_take(sem, timeout);
    1fa4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    1fa8:	2300      	movs	r3, #0
    1faa:	4668      	mov	r0, sp
    1fac:	f002 f952 	bl	4254 <z_impl_k_sem_take>
}
    1fb0:	b005      	add	sp, #20
    1fb2:	f85d fb04 	ldr.w	pc, [sp], #4
    1fb6:	bf00      	nop
    1fb8:	0000608f 	.word	0x0000608f

00001fbc <clk_init>:
#endif /* NRF_CLOCK_HAS_HFCLKAUDIO */
#endif
}

static int clk_init(const struct device *dev)
{
    1fbc:	b570      	push	{r4, r5, r6, lr}
    1fbe:	4606      	mov	r6, r0
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    1fc0:	2200      	movs	r2, #0
    1fc2:	2101      	movs	r1, #1
    1fc4:	2005      	movs	r0, #5
    1fc6:	f003 fdfd 	bl	5bc4 <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);

	nrfx_err = nrfx_clock_init(clock_event_handler);
    1fca:	4811      	ldr	r0, [pc, #68]	; (2010 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x10>)
    1fcc:	f001 f8f6 	bl	31bc <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    1fd0:	4b10      	ldr	r3, [pc, #64]	; (2014 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x14>)
    1fd2:	4298      	cmp	r0, r3
    1fd4:	d119      	bne.n	200a <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xa>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    1fd6:	f004 fd6d 	bl	6ab4 <nrfx_clock_enable>

	for (enum clock_control_nrf_type i = 0;
    1fda:	2400      	movs	r4, #0
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
    1fdc:	2c03      	cmp	r4, #3
    1fde:	d812      	bhi.n	2006 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x6>
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);
    1fe0:	4621      	mov	r1, r4
    1fe2:	4630      	mov	r0, r6
    1fe4:	f003 ff5a 	bl	5e9c <get_sub_data>
    1fe8:	4605      	mov	r5, r0

		err = onoff_manager_init(get_onoff_manager(dev, i),
    1fea:	4621      	mov	r1, r4
    1fec:	4630      	mov	r0, r6
    1fee:	f003 ff60 	bl	5eb2 <get_onoff_manager>
    1ff2:	4909      	ldr	r1, [pc, #36]	; (2018 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x18>)
    1ff4:	f003 faca 	bl	558c <onoff_manager_init>
					 &transitions);
		if (err < 0) {
    1ff8:	2800      	cmp	r0, #0
    1ffa:	db05      	blt.n	2008 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x8>
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    1ffc:	2301      	movs	r3, #1
    1ffe:	60ab      	str	r3, [r5, #8]
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
    2000:	441c      	add	r4, r3
    2002:	b2e4      	uxtb	r4, r4
    2004:	e7ea      	b.n	1fdc <clk_init+0x20>
	}

	return 0;
    2006:	2000      	movs	r0, #0
}
    2008:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    200a:	f06f 0004 	mvn.w	r0, #4
    200e:	e7fb      	b.n	2008 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x8>
    2010:	00001db9 	.word	0x00001db9
    2014:	0bad0000 	.word	0x0bad0000
    2018:	000078e0 	.word	0x000078e0

0000201c <z_nrf_clock_control_lf_on>:
{
    201c:	b510      	push	{r4, lr}
    201e:	4604      	mov	r4, r0
{
	/* This builtin, as described by Intel, is not a traditional
	 * test-and-set operation, but rather an atomic exchange operation. It
	 * writes value into *ptr, and returns the previous contents of *ptr.
	 */
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    2020:	4b0e      	ldr	r3, [pc, #56]	; (205c <z_nrf_clock_control_lf_on+0x40>)
    2022:	2101      	movs	r1, #1
    2024:	e8d3 2fef 	ldaex	r2, [r3]
    2028:	e8c3 1fe0 	stlex	r0, r1, [r3]
    202c:	2800      	cmp	r0, #0
    202e:	d1f9      	bne.n	2024 <z_nrf_clock_control_lf_on+0x8>
	if (atomic_set(&on, 1) == 0) {
    2030:	b11a      	cbz	r2, 203a <z_nrf_clock_control_lf_on+0x1e>
	switch (start_mode) {
    2032:	1e63      	subs	r3, r4, #1
    2034:	2b01      	cmp	r3, #1
    2036:	d90d      	bls.n	2054 <z_nrf_clock_control_lf_on+0x38>
}
    2038:	bd10      	pop	{r4, pc}
				get_onoff_manager(CLOCK_DEVICE,
    203a:	4809      	ldr	r0, [pc, #36]	; (2060 <z_nrf_clock_control_lf_on+0x44>)
    203c:	f003 ff39 	bl	5eb2 <get_onoff_manager>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    2040:	4908      	ldr	r1, [pc, #32]	; (2064 <z_nrf_clock_control_lf_on+0x48>)
    2042:	2300      	movs	r3, #0
    2044:	604b      	str	r3, [r1, #4]
    2046:	608b      	str	r3, [r1, #8]
    2048:	60cb      	str	r3, [r1, #12]
    204a:	2301      	movs	r3, #1
    204c:	608b      	str	r3, [r1, #8]
		err = onoff_request(mgr, &cli);
    204e:	f003 faba 	bl	55c6 <onoff_request>
    2052:	e7ee      	b.n	2032 <z_nrf_clock_control_lf_on+0x16>
		lfclk_spinwait(start_mode);
    2054:	4620      	mov	r0, r4
    2056:	f7ff ff29 	bl	1eac <lfclk_spinwait>
		break;
    205a:	e7ed      	b.n	2038 <z_nrf_clock_control_lf_on+0x1c>
    205c:	20000990 	.word	0x20000990
    2060:	000073d4 	.word	0x000073d4
    2064:	20000980 	.word	0x20000980

00002068 <console_out>:
 *
 * @return The character passed as input.
 */

static int console_out(int c)
{
    2068:	b510      	push	{r4, lr}
    206a:	4604      	mov	r4, r0
		return c;
	}

#endif  /* CONFIG_UART_CONSOLE_DEBUG_SERVER_HOOKS */

	if ('\n' == c) {
    206c:	280a      	cmp	r0, #10
    206e:	d006      	beq.n	207e <console_out+0x16>
		uart_poll_out(uart_console_dev, '\r');
	}
	uart_poll_out(uart_console_dev, c);
    2070:	b2e1      	uxtb	r1, r4
			     unsigned char out_char);

static inline void z_impl_uart_poll_out(const struct device *dev,
					unsigned char out_char)
{
	const struct uart_driver_api *api =
    2072:	4806      	ldr	r0, [pc, #24]	; (208c <console_out+0x24>)
    2074:	6883      	ldr	r3, [r0, #8]
		(const struct uart_driver_api *)dev->api;

	api->poll_out(dev, out_char);
    2076:	685b      	ldr	r3, [r3, #4]
    2078:	4798      	blx	r3

	return c;
}
    207a:	4620      	mov	r0, r4
    207c:	bd10      	pop	{r4, pc}
	const struct uart_driver_api *api =
    207e:	4803      	ldr	r0, [pc, #12]	; (208c <console_out+0x24>)
    2080:	6883      	ldr	r3, [r0, #8]
	api->poll_out(dev, out_char);
    2082:	685b      	ldr	r3, [r3, #4]
    2084:	210d      	movs	r1, #13
    2086:	4798      	blx	r3
		return;
	}
#endif
	compiler_barrier();
	z_impl_uart_poll_out(dev, out_char);
}
    2088:	e7f2      	b.n	2070 <console_out+0x8>
    208a:	bf00      	nop
    208c:	0000741c 	.word	0x0000741c

00002090 <uart_console_hook_install>:
/**
 * @brief Install printk/stdout hook for UART console output
 */

static void uart_console_hook_install(void)
{
    2090:	b510      	push	{r4, lr}
#if defined(CONFIG_STDOUT_CONSOLE)
	__stdout_hook_install(console_out);
    2092:	4c04      	ldr	r4, [pc, #16]	; (20a4 <uart_console_hook_install+0x14>)
    2094:	4620      	mov	r0, r4
    2096:	f7ff fe4f 	bl	1d38 <__stdout_hook_install>
#endif
#if defined(CONFIG_PRINTK)
	__printk_hook_install(console_out);
    209a:	4620      	mov	r0, r4
    209c:	f7fe fa6a 	bl	574 <__printk_hook_install>
#endif
}
    20a0:	bd10      	pop	{r4, pc}
    20a2:	bf00      	nop
    20a4:	00002069 	.word	0x00002069

000020a8 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
    20a8:	b508      	push	{r3, lr}
 */
__syscall bool device_is_ready(const struct device *dev);

static inline bool z_impl_device_is_ready(const struct device *dev)
{
	return z_device_is_ready(dev);
    20aa:	4805      	ldr	r0, [pc, #20]	; (20c0 <uart_console_init+0x18>)
    20ac:	f004 fe02 	bl	6cb4 <z_device_is_ready>

	ARG_UNUSED(arg);

	if (!device_is_ready(uart_console_dev)) {
    20b0:	b118      	cbz	r0, 20ba <uart_console_init+0x12>
		return -ENODEV;
	}

	uart_console_hook_install();
    20b2:	f7ff ffed 	bl	2090 <uart_console_hook_install>

	return 0;
    20b6:	2000      	movs	r0, #0
}
    20b8:	bd08      	pop	{r3, pc}
		return -ENODEV;
    20ba:	f06f 0012 	mvn.w	r0, #18
    20be:	e7fb      	b.n	20b8 <uart_console_init+0x10>
    20c0:	0000741c 	.word	0x0000741c

000020c4 <get_dev>:
			dev = DEVICE_DT_INST_GET(i); \
		}

	if (0) {
	} /* Followed by else if from FOREACH macro. Done to avoid return statement in macro.  */
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    20c4:	b128      	cbz	r0, 20d2 <get_dev+0xe>
    20c6:	2801      	cmp	r0, #1
    20c8:	d101      	bne.n	20ce <get_dev+0xa>
    20ca:	4803      	ldr	r0, [pc, #12]	; (20d8 <get_dev+0x14>)
	#undef GPIO_NRF_GET_DEV

	return dev;
}
    20cc:	4770      	bx	lr
	const struct device *dev = NULL;
    20ce:	2000      	movs	r0, #0
    20d0:	4770      	bx	lr
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    20d2:	4802      	ldr	r0, [pc, #8]	; (20dc <get_dev+0x18>)
    20d4:	4770      	bx	lr
    20d6:	bf00      	nop
    20d8:	000073ec 	.word	0x000073ec
    20dc:	00007404 	.word	0x00007404

000020e0 <gpio_nrfx_pin_interrupt_configure>:
{
    20e0:	b5f0      	push	{r4, r5, r6, r7, lr}
    20e2:	b085      	sub	sp, #20
    20e4:	460e      	mov	r6, r1
    20e6:	4619      	mov	r1, r3
	return port->config;
    20e8:	6843      	ldr	r3, [r0, #4]
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    20ea:	7b1b      	ldrb	r3, [r3, #12]
    20ec:	f006 051f 	and.w	r5, r6, #31
    20f0:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
	if (mode == GPIO_INT_MODE_DISABLED) {
    20f4:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
    20f8:	d022      	beq.n	2140 <gpio_nrfx_pin_interrupt_configure+0x60>
    20fa:	4607      	mov	r7, r0
    20fc:	4614      	mov	r4, r2
	nrfx_gpiote_trigger_config_t trigger_config = {
    20fe:	2300      	movs	r3, #0
    2100:	9301      	str	r3, [sp, #4]
    2102:	9302      	str	r3, [sp, #8]
		.trigger = get_trigger(mode, trig),
    2104:	4610      	mov	r0, r2
    2106:	f004 f89c 	bl	6242 <get_trigger>
	nrfx_gpiote_trigger_config_t trigger_config = {
    210a:	f88d 0004 	strb.w	r0, [sp, #4]
	return port->config;
    210e:	687b      	ldr	r3, [r7, #4]
	if (!(BIT(pin) & get_port_cfg(port)->edge_sense) &&
    2110:	6899      	ldr	r1, [r3, #8]
    2112:	40f1      	lsrs	r1, r6
    2114:	f011 0f01 	tst.w	r1, #1
    2118:	d102      	bne.n	2120 <gpio_nrfx_pin_interrupt_configure+0x40>
    211a:	f1b4 7fa0 	cmp.w	r4, #20971520	; 0x1400000
    211e:	d014      	beq.n	214a <gpio_nrfx_pin_interrupt_configure+0x6a>
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    2120:	2300      	movs	r3, #0
    2122:	aa01      	add	r2, sp, #4
    2124:	4619      	mov	r1, r3
    2126:	4628      	mov	r0, r5
    2128:	f001 fb34 	bl	3794 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    212c:	4b1a      	ldr	r3, [pc, #104]	; (2198 <gpio_nrfx_pin_interrupt_configure+0xb8>)
    212e:	4298      	cmp	r0, r3
    2130:	d12f      	bne.n	2192 <gpio_nrfx_pin_interrupt_configure+0xb2>
	nrfx_gpiote_trigger_enable(abs_pin, true);
    2132:	2101      	movs	r1, #1
    2134:	4628      	mov	r0, r5
    2136:	f001 fc91 	bl	3a5c <nrfx_gpiote_trigger_enable>
	return 0;
    213a:	2000      	movs	r0, #0
}
    213c:	b005      	add	sp, #20
    213e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrfx_gpiote_trigger_disable(abs_pin);
    2140:	4628      	mov	r0, r5
    2142:	f001 fcbd 	bl	3ac0 <nrfx_gpiote_trigger_disable>
		return 0;
    2146:	2000      	movs	r0, #0
    2148:	e7f8      	b.n	213c <gpio_nrfx_pin_interrupt_configure+0x5c>
}

NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;
    214a:	f005 031f 	and.w	r3, r5, #31

    return pin_number >> 5;
    214e:	096a      	lsrs	r2, r5, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2150:	2a01      	cmp	r2, #1
    2152:	d012      	beq.n	217a <gpio_nrfx_pin_interrupt_configure+0x9a>
        case 0: return NRF_P0;
    2154:	4a11      	ldr	r2, [pc, #68]	; (219c <gpio_nrfx_pin_interrupt_configure+0xbc>)
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    2156:	3380      	adds	r3, #128	; 0x80
    2158:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
    215c:	f013 0f01 	tst.w	r3, #1
    2160:	d1de      	bne.n	2120 <gpio_nrfx_pin_interrupt_configure+0x40>
		err = nrfx_gpiote_channel_get(abs_pin, &ch);
    2162:	f10d 010f 	add.w	r1, sp, #15
    2166:	4628      	mov	r0, r5
    2168:	f001 fc1c 	bl	39a4 <nrfx_gpiote_channel_get>
		if (err == NRFX_ERROR_INVALID_PARAM) {
    216c:	4b0c      	ldr	r3, [pc, #48]	; (21a0 <gpio_nrfx_pin_interrupt_configure+0xc0>)
    216e:	4298      	cmp	r0, r3
    2170:	d005      	beq.n	217e <gpio_nrfx_pin_interrupt_configure+0x9e>
		trigger_config.p_in_channel = &ch;
    2172:	f10d 030f 	add.w	r3, sp, #15
    2176:	9302      	str	r3, [sp, #8]
    2178:	e7d2      	b.n	2120 <gpio_nrfx_pin_interrupt_configure+0x40>
        case 1: return NRF_P1;
    217a:	4a0a      	ldr	r2, [pc, #40]	; (21a4 <gpio_nrfx_pin_interrupt_configure+0xc4>)
    217c:	e7eb      	b.n	2156 <gpio_nrfx_pin_interrupt_configure+0x76>
			err = nrfx_gpiote_channel_alloc(&ch);
    217e:	f10d 000f 	add.w	r0, sp, #15
    2182:	f001 fc63 	bl	3a4c <nrfx_gpiote_channel_alloc>
			if (err != NRFX_SUCCESS) {
    2186:	4b04      	ldr	r3, [pc, #16]	; (2198 <gpio_nrfx_pin_interrupt_configure+0xb8>)
    2188:	4298      	cmp	r0, r3
    218a:	d0f2      	beq.n	2172 <gpio_nrfx_pin_interrupt_configure+0x92>
				return -ENOMEM;
    218c:	f06f 000b 	mvn.w	r0, #11
    2190:	e7d4      	b.n	213c <gpio_nrfx_pin_interrupt_configure+0x5c>
		return -EINVAL;
    2192:	f06f 0015 	mvn.w	r0, #21
    2196:	e7d1      	b.n	213c <gpio_nrfx_pin_interrupt_configure+0x5c>
    2198:	0bad0000 	.word	0x0bad0000
    219c:	50842500 	.word	0x50842500
    21a0:	0bad0004 	.word	0x0bad0004
    21a4:	50842800 	.word	0x50842800

000021a8 <gpio_nrfx_pin_configure>:
{
    21a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    21ac:	b086      	sub	sp, #24
    21ae:	460e      	mov	r6, r1
    21b0:	4614      	mov	r4, r2
	return port->config;
    21b2:	f8d0 8004 	ldr.w	r8, [r0, #4]
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    21b6:	f898 300c 	ldrb.w	r3, [r8, #12]
    21ba:	f001 051f 	and.w	r5, r1, #31
    21be:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
	err = nrfx_gpiote_channel_get(abs_pin, &ch);
    21c2:	f10d 0117 	add.w	r1, sp, #23
    21c6:	4628      	mov	r0, r5
    21c8:	f001 fbec 	bl	39a4 <nrfx_gpiote_channel_get>
    21cc:	4607      	mov	r7, r0
	if ((flags & (GPIO_INPUT | GPIO_OUTPUT)) == GPIO_DISCONNECTED) {
    21ce:	f414 3f40 	tst.w	r4, #196608	; 0x30000
    21d2:	d039      	beq.n	2248 <gpio_nrfx_pin_configure+0xa0>
	nrfx_gpiote_trigger_config_t trigger_config = {
    21d4:	2100      	movs	r1, #0
    21d6:	9103      	str	r1, [sp, #12]
    21d8:	9104      	str	r1, [sp, #16]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    21da:	460b      	mov	r3, r1
    21dc:	aa03      	add	r2, sp, #12
    21de:	4628      	mov	r0, r5
    21e0:	f001 fad8 	bl	3794 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    21e4:	4b32      	ldr	r3, [pc, #200]	; (22b0 <gpio_nrfx_pin_configure+0x108>)
    21e6:	4298      	cmp	r0, r3
    21e8:	d15f      	bne.n	22aa <gpio_nrfx_pin_configure+0x102>
	if (free_ch) {
    21ea:	429f      	cmp	r7, r3
    21ec:	d03c      	beq.n	2268 <gpio_nrfx_pin_configure+0xc0>
	if (flags & GPIO_OUTPUT) {
    21ee:	f414 3f00 	tst.w	r4, #131072	; 0x20000
    21f2:	d047      	beq.n	2284 <gpio_nrfx_pin_configure+0xdc>
		int rv = get_drive(flags, &drive);
    21f4:	f10d 0103 	add.w	r1, sp, #3
    21f8:	4620      	mov	r0, r4
    21fa:	f003 ffaf 	bl	615c <get_drive>
		if (rv != 0) {
    21fe:	4607      	mov	r7, r0
    2200:	bb48      	cbnz	r0, 2256 <gpio_nrfx_pin_configure+0xae>
		nrfx_gpiote_output_config_t output_config = {
    2202:	f89d 3003 	ldrb.w	r3, [sp, #3]
    2206:	f88d 3004 	strb.w	r3, [sp, #4]
				NRF_GPIO_PIN_INPUT_CONNECT :
    220a:	f414 3f80 	tst.w	r4, #65536	; 0x10000
    220e:	bf0c      	ite	eq
    2210:	2301      	moveq	r3, #1
    2212:	2300      	movne	r3, #0
		nrfx_gpiote_output_config_t output_config = {
    2214:	f88d 3005 	strb.w	r3, [sp, #5]
			.pull = get_pull(flags)
    2218:	4620      	mov	r0, r4
    221a:	f003 ffe2 	bl	61e2 <get_pull>
		nrfx_gpiote_output_config_t output_config = {
    221e:	f88d 0006 	strb.w	r0, [sp, #6]
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    2222:	f414 2f00 	tst.w	r4, #524288	; 0x80000
    2226:	d024      	beq.n	2272 <gpio_nrfx_pin_configure+0xca>
			nrf_gpio_port_out_set(cfg->port, BIT(pin));
    2228:	f8d8 2004 	ldr.w	r2, [r8, #4]
    222c:	2301      	movs	r3, #1
    222e:	40b3      	lsls	r3, r6
    p_reg->OUTSET = set_mask;
    2230:	6093      	str	r3, [r2, #8]
		err = nrfx_gpiote_output_configure(abs_pin, &output_config, NULL);
    2232:	2200      	movs	r2, #0
    2234:	a901      	add	r1, sp, #4
    2236:	4628      	mov	r0, r5
    2238:	f001 fb42 	bl	38c0 <nrfx_gpiote_output_configure>
		return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    223c:	4b1c      	ldr	r3, [pc, #112]	; (22b0 <gpio_nrfx_pin_configure+0x108>)
    223e:	4298      	cmp	r0, r3
    2240:	d009      	beq.n	2256 <gpio_nrfx_pin_configure+0xae>
    2242:	f06f 0715 	mvn.w	r7, #21
    2246:	e006      	b.n	2256 <gpio_nrfx_pin_configure+0xae>
		(void)nrfx_gpiote_pin_uninit(abs_pin);
    2248:	4628      	mov	r0, r5
    224a:	f001 fc5b 	bl	3b04 <nrfx_gpiote_pin_uninit>
		if (free_ch) {
    224e:	4b18      	ldr	r3, [pc, #96]	; (22b0 <gpio_nrfx_pin_configure+0x108>)
    2250:	429f      	cmp	r7, r3
    2252:	d004      	beq.n	225e <gpio_nrfx_pin_configure+0xb6>
		return 0;
    2254:	2700      	movs	r7, #0
}
    2256:	4638      	mov	r0, r7
    2258:	b006      	add	sp, #24
    225a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			err = nrfx_gpiote_channel_free(ch);
    225e:	f89d 0017 	ldrb.w	r0, [sp, #23]
    2262:	f001 fbeb 	bl	3a3c <nrfx_gpiote_channel_free>
    2266:	e7f5      	b.n	2254 <gpio_nrfx_pin_configure+0xac>
		err = nrfx_gpiote_channel_free(ch);
    2268:	f89d 0017 	ldrb.w	r0, [sp, #23]
    226c:	f001 fbe6 	bl	3a3c <nrfx_gpiote_channel_free>
    2270:	e7bd      	b.n	21ee <gpio_nrfx_pin_configure+0x46>
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
    2272:	f414 2f80 	tst.w	r4, #262144	; 0x40000
    2276:	d0dc      	beq.n	2232 <gpio_nrfx_pin_configure+0x8a>
			nrf_gpio_port_out_clear(cfg->port, BIT(pin));
    2278:	f8d8 2004 	ldr.w	r2, [r8, #4]
    227c:	2301      	movs	r3, #1
    227e:	40b3      	lsls	r3, r6
    p_reg->OUTCLR = clr_mask;
    2280:	60d3      	str	r3, [r2, #12]
}
    2282:	e7d6      	b.n	2232 <gpio_nrfx_pin_configure+0x8a>
		.pull = get_pull(flags)
    2284:	4620      	mov	r0, r4
    2286:	f003 ffac 	bl	61e2 <get_pull>
	nrfx_gpiote_input_config_t input_config = {
    228a:	f88d 0008 	strb.w	r0, [sp, #8]
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    228e:	2300      	movs	r3, #0
    2290:	461a      	mov	r2, r3
    2292:	a902      	add	r1, sp, #8
    2294:	4628      	mov	r0, r5
    2296:	f001 fa7d 	bl	3794 <nrfx_gpiote_input_configure>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    229a:	4b05      	ldr	r3, [pc, #20]	; (22b0 <gpio_nrfx_pin_configure+0x108>)
    229c:	4298      	cmp	r0, r3
    229e:	d101      	bne.n	22a4 <gpio_nrfx_pin_configure+0xfc>
    22a0:	2700      	movs	r7, #0
    22a2:	e7d8      	b.n	2256 <gpio_nrfx_pin_configure+0xae>
    22a4:	f06f 0715 	mvn.w	r7, #21
    22a8:	e7d5      	b.n	2256 <gpio_nrfx_pin_configure+0xae>
		return -EINVAL;
    22aa:	f06f 0715 	mvn.w	r7, #21
    22ae:	e7d2      	b.n	2256 <gpio_nrfx_pin_configure+0xae>
    22b0:	0bad0000 	.word	0x0bad0000

000022b4 <gpio_nrfx_init>:
}

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    22b4:	b508      	push	{r3, lr}
	nrfx_err_t err;

	if (nrfx_gpiote_is_init()) {
    22b6:	f001 fbb7 	bl	3a28 <nrfx_gpiote_is_init>
    22ba:	b108      	cbz	r0, 22c0 <gpio_nrfx_init+0xc>
		return 0;
    22bc:	2000      	movs	r0, #0

	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
		    nrfx_isr, nrfx_gpiote_irq_handler, 0);

	return 0;
}
    22be:	bd08      	pop	{r3, pc}
	err = nrfx_gpiote_init(0/*not used*/);
    22c0:	f001 fb88 	bl	39d4 <nrfx_gpiote_init>
	if (err != NRFX_SUCCESS) {
    22c4:	4b08      	ldr	r3, [pc, #32]	; (22e8 <gpio_nrfx_init+0x34>)
    22c6:	4298      	cmp	r0, r3
    22c8:	d10a      	bne.n	22e0 <gpio_nrfx_init+0x2c>
	nrfx_gpiote_global_callback_set(nrfx_gpio_handler, NULL);
    22ca:	2100      	movs	r1, #0
    22cc:	4807      	ldr	r0, [pc, #28]	; (22ec <gpio_nrfx_init+0x38>)
    22ce:	f001 fb63 	bl	3998 <nrfx_gpiote_global_callback_set>
	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    22d2:	2200      	movs	r2, #0
    22d4:	2105      	movs	r1, #5
    22d6:	200d      	movs	r0, #13
    22d8:	f003 fc74 	bl	5bc4 <z_arm_irq_priority_set>
	return 0;
    22dc:	2000      	movs	r0, #0
    22de:	e7ee      	b.n	22be <gpio_nrfx_init+0xa>
		return -EIO;
    22e0:	f06f 0004 	mvn.w	r0, #4
    22e4:	e7eb      	b.n	22be <gpio_nrfx_init+0xa>
    22e6:	bf00      	nop
    22e8:	0bad0000 	.word	0x0bad0000
    22ec:	0000627b 	.word	0x0000627b

000022f0 <baudrate_set>:
#endif
};

static inline NRF_UARTE_Type *get_uarte_instance(const struct device *dev)
{
	const struct uarte_nrfx_config *config = dev->config;
    22f0:	6843      	ldr	r3, [r0, #4]

	return config->uarte_regs;
    22f2:	681a      	ldr	r2, [r3, #0]
static int baudrate_set(const struct device *dev, uint32_t baudrate)
{
	nrf_uarte_baudrate_t nrf_baudrate; /* calculated baudrate divisor */
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);

	switch (baudrate) {
    22f4:	f5b1 4f16 	cmp.w	r1, #38400	; 0x9600
    22f8:	d06f      	beq.n	23da <baudrate_set+0xea>
    22fa:	d83a      	bhi.n	2372 <baudrate_set+0x82>
    22fc:	f5b1 5f16 	cmp.w	r1, #9600	; 0x2580
    2300:	d06e      	beq.n	23e0 <baudrate_set+0xf0>
    2302:	d90a      	bls.n	231a <baudrate_set+0x2a>
    2304:	f5b1 4fe1 	cmp.w	r1, #28800	; 0x7080
    2308:	d075      	beq.n	23f6 <baudrate_set+0x106>
    230a:	d924      	bls.n	2356 <baudrate_set+0x66>
    230c:	f647 2312 	movw	r3, #31250	; 0x7a12
    2310:	4299      	cmp	r1, r3
    2312:	d12b      	bne.n	236c <baudrate_set+0x7c>
		break;
	case 28800:
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
		break;
	case 31250:
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    2314:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    2318:	e013      	b.n	2342 <baudrate_set+0x52>
	switch (baudrate) {
    231a:	f5b1 6f96 	cmp.w	r1, #1200	; 0x4b0
    231e:	d061      	beq.n	23e4 <baudrate_set+0xf4>
    2320:	d907      	bls.n	2332 <baudrate_set+0x42>
    2322:	f5b1 6f16 	cmp.w	r1, #2400	; 0x960
    2326:	d063      	beq.n	23f0 <baudrate_set+0x100>
    2328:	f5b1 5f96 	cmp.w	r1, #4800	; 0x12c0
    232c:	d110      	bne.n	2350 <baudrate_set+0x60>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    232e:	4b3c      	ldr	r3, [pc, #240]	; (2420 <baudrate_set+0x130>)
    2330:	e007      	b.n	2342 <baudrate_set+0x52>
	switch (baudrate) {
    2332:	f5b1 7f96 	cmp.w	r1, #300	; 0x12c
    2336:	d058      	beq.n	23ea <baudrate_set+0xfa>
    2338:	f5b1 7f16 	cmp.w	r1, #600	; 0x258
    233c:	d105      	bne.n	234a <baudrate_set+0x5a>
		nrf_baudrate = 0x00027000;
    233e:	f44f 331c 	mov.w	r3, #159744	; 0x27000
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    2342:	f8c2 3524 	str.w	r3, [r2, #1316]	; 0x524
		return -EINVAL;
	}

	nrf_uarte_baudrate_set(uarte, nrf_baudrate);

	return 0;
    2346:	2000      	movs	r0, #0
    2348:	4770      	bx	lr
	switch (baudrate) {
    234a:	f06f 0015 	mvn.w	r0, #21
    234e:	4770      	bx	lr
    2350:	f06f 0015 	mvn.w	r0, #21
    2354:	4770      	bx	lr
    2356:	f5b1 5f61 	cmp.w	r1, #14400	; 0x3840
    235a:	d04e      	beq.n	23fa <baudrate_set+0x10a>
    235c:	f5b1 4f96 	cmp.w	r1, #19200	; 0x4b00
    2360:	d101      	bne.n	2366 <baudrate_set+0x76>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    2362:	4b30      	ldr	r3, [pc, #192]	; (2424 <baudrate_set+0x134>)
    2364:	e7ed      	b.n	2342 <baudrate_set+0x52>
	switch (baudrate) {
    2366:	f06f 0015 	mvn.w	r0, #21
    236a:	4770      	bx	lr
    236c:	f06f 0015 	mvn.w	r0, #21
    2370:	4770      	bx	lr
    2372:	f5b1 3f61 	cmp.w	r1, #230400	; 0x38400
    2376:	d042      	beq.n	23fe <baudrate_set+0x10e>
    2378:	d909      	bls.n	238e <baudrate_set+0x9e>
    237a:	f5b1 2f61 	cmp.w	r1, #921600	; 0xe1000
    237e:	d046      	beq.n	240e <baudrate_set+0x11e>
    2380:	d91f      	bls.n	23c2 <baudrate_set+0xd2>
    2382:	4b29      	ldr	r3, [pc, #164]	; (2428 <baudrate_set+0x138>)
    2384:	4299      	cmp	r1, r3
    2386:	d148      	bne.n	241a <baudrate_set+0x12a>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    2388:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    238c:	e7d9      	b.n	2342 <baudrate_set+0x52>
	switch (baudrate) {
    238e:	f5b1 3f96 	cmp.w	r1, #76800	; 0x12c00
    2392:	d037      	beq.n	2404 <baudrate_set+0x114>
    2394:	d905      	bls.n	23a2 <baudrate_set+0xb2>
    2396:	f5b1 3fe1 	cmp.w	r1, #115200	; 0x1c200
    239a:	d10f      	bne.n	23bc <baudrate_set+0xcc>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    239c:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    23a0:	e7cf      	b.n	2342 <baudrate_set+0x52>
	switch (baudrate) {
    23a2:	f64d 23c0 	movw	r3, #56000	; 0xdac0
    23a6:	4299      	cmp	r1, r3
    23a8:	d02e      	beq.n	2408 <baudrate_set+0x118>
    23aa:	f5b1 4f61 	cmp.w	r1, #57600	; 0xe100
    23ae:	d102      	bne.n	23b6 <baudrate_set+0xc6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    23b0:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    23b4:	e7c5      	b.n	2342 <baudrate_set+0x52>
	switch (baudrate) {
    23b6:	f06f 0015 	mvn.w	r0, #21
    23ba:	4770      	bx	lr
    23bc:	f06f 0015 	mvn.w	r0, #21
    23c0:	4770      	bx	lr
    23c2:	4b1a      	ldr	r3, [pc, #104]	; (242c <baudrate_set+0x13c>)
    23c4:	4299      	cmp	r1, r3
    23c6:	d025      	beq.n	2414 <baudrate_set+0x124>
    23c8:	f5b1 2fe1 	cmp.w	r1, #460800	; 0x70800
    23cc:	d102      	bne.n	23d4 <baudrate_set+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    23ce:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    23d2:	e7b6      	b.n	2342 <baudrate_set+0x52>
	switch (baudrate) {
    23d4:	f06f 0015 	mvn.w	r0, #21
    23d8:	4770      	bx	lr
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    23da:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    23de:	e7b0      	b.n	2342 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    23e0:	4b13      	ldr	r3, [pc, #76]	; (2430 <baudrate_set+0x140>)
    23e2:	e7ae      	b.n	2342 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    23e4:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    23e8:	e7ab      	b.n	2342 <baudrate_set+0x52>
	switch (baudrate) {
    23ea:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    23ee:	e7a8      	b.n	2342 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    23f0:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    23f4:	e7a5      	b.n	2342 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    23f6:	4b0f      	ldr	r3, [pc, #60]	; (2434 <baudrate_set+0x144>)
    23f8:	e7a3      	b.n	2342 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    23fa:	4b0f      	ldr	r3, [pc, #60]	; (2438 <baudrate_set+0x148>)
    23fc:	e7a1      	b.n	2342 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    23fe:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    2402:	e79e      	b.n	2342 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    2404:	4b0d      	ldr	r3, [pc, #52]	; (243c <baudrate_set+0x14c>)
    2406:	e79c      	b.n	2342 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    2408:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    240c:	e799      	b.n	2342 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    240e:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    2412:	e796      	b.n	2342 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    2414:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    2418:	e793      	b.n	2342 <baudrate_set+0x52>
	switch (baudrate) {
    241a:	f06f 0015 	mvn.w	r0, #21
}
    241e:	4770      	bx	lr
    2420:	0013b000 	.word	0x0013b000
    2424:	004ea000 	.word	0x004ea000
    2428:	000f4240 	.word	0x000f4240
    242c:	0003d090 	.word	0x0003d090
    2430:	00275000 	.word	0x00275000
    2434:	0075c000 	.word	0x0075c000
    2438:	003af000 	.word	0x003af000
    243c:	013a9000 	.word	0x013a9000

00002440 <uarte_nrfx_poll_out>:
 *
 * @param dev UARTE device struct
 * @param c Character to send
 */
static void uarte_nrfx_poll_out(const struct device *dev, unsigned char c)
{
    2440:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2442:	4605      	mov	r5, r0
    2444:	460e      	mov	r6, r1
	struct uarte_nrfx_data *data = dev->data;
    2446:	6907      	ldr	r7, [r0, #16]
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    2448:	f004 fcc6 	bl	6dd8 <k_is_in_isr>
    244c:	b910      	cbnz	r0, 2454 <uarte_nrfx_poll_out+0x14>
	return !z_sys_post_kernel;
    244e:	4b12      	ldr	r3, [pc, #72]	; (2498 <uarte_nrfx_poll_out+0x58>)
    2450:	781b      	ldrb	r3, [r3, #0]
    2452:	b983      	cbnz	r3, 2476 <uarte_nrfx_poll_out+0x36>
	__asm__ volatile(
    2454:	f04f 0320 	mov.w	r3, #32
    2458:	f3ef 8411 	mrs	r4, BASEPRI
    245c:	f383 8812 	msr	BASEPRI_MAX, r3
    2460:	f3bf 8f6f 	isb	sy
#endif

	if (isr_mode) {
		while (1) {
			key = irq_lock();
			if (is_tx_ready(dev)) {
    2464:	4628      	mov	r0, r5
    2466:	f003 ffcb 	bl	6400 <is_tx_ready>
    246a:	b940      	cbnz	r0, 247e <uarte_nrfx_poll_out+0x3e>
	__asm__ volatile(
    246c:	f384 8811 	msr	BASEPRI, r4
    2470:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
    2474:	e7ee      	b.n	2454 <uarte_nrfx_poll_out+0x14>
			}

			irq_unlock(key);
		}
	} else {
		key = wait_tx_ready(dev);
    2476:	4628      	mov	r0, r5
    2478:	f004 f827 	bl	64ca <wait_tx_ready>
    247c:	4604      	mov	r4, r0
	}

	*data->char_out = c;
    247e:	693b      	ldr	r3, [r7, #16]
    2480:	701e      	strb	r6, [r3, #0]
	tx_start(dev, data->char_out, 1);
    2482:	2201      	movs	r2, #1
    2484:	6939      	ldr	r1, [r7, #16]
    2486:	4628      	mov	r0, r5
    2488:	f003 ffd4 	bl	6434 <tx_start>
	__asm__ volatile(
    248c:	f384 8811 	msr	BASEPRI, r4
    2490:	f3bf 8f6f 	isb	sy

	irq_unlock(key);
}
    2494:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2496:	bf00      	nop
    2498:	20000cc1 	.word	0x20000cc1

0000249c <endtx_stoptx_ppi_init>:
#endif /* UARTE_INTERRUPT_DRIVEN */
};

static int endtx_stoptx_ppi_init(NRF_UARTE_Type *uarte,
				 struct uarte_nrfx_data *data)
{
    249c:	b538      	push	{r3, r4, r5, lr}
    249e:	4605      	mov	r5, r0
    24a0:	460c      	mov	r4, r1
	nrfx_err_t ret;

	ret = gppi_channel_alloc(&data->ppi_ch_endtx);
    24a2:	f101 0018 	add.w	r0, r1, #24
    24a6:	f000 feff 	bl	32a8 <nrfx_dppi_channel_alloc>
	if (ret != NRFX_SUCCESS) {
    24aa:	4b0a      	ldr	r3, [pc, #40]	; (24d4 <endtx_stoptx_ppi_init+0x38>)
    24ac:	4298      	cmp	r0, r3
    24ae:	d10e      	bne.n	24ce <endtx_stoptx_ppi_init+0x32>
		LOG_ERR("Failed to allocate PPI Channel");
		return -EIO;
	}

	nrfx_gppi_channel_endpoints_setup(data->ppi_ch_endtx,
    24b0:	7e23      	ldrb	r3, [r4, #24]
}

__STATIC_INLINE void nrfx_gppi_event_endpoint_setup(uint8_t channel, uint32_t eep)
{
    NRFX_ASSERT(eep);
    *((volatile uint32_t *)(eep + 0x80uL)) = ((uint32_t)channel | DPPIC_SUBSCRIBE_CHG_EN_EN_Msk);
    24b2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    24b6:	f8c5 31a0 	str.w	r3, [r5, #416]	; 0x1a0
}

__STATIC_INLINE void nrfx_gppi_task_endpoint_setup(uint8_t channel, uint32_t tep)
{
    NRFX_ASSERT(tep);
    *((volatile uint32_t *)(tep + 0x80uL)) = ((uint32_t)channel | DPPIC_SUBSCRIBE_CHG_EN_EN_Msk);
    24ba:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
		nrf_uarte_event_address_get(uarte, NRF_UARTE_EVENT_ENDTX),
		nrf_uarte_task_address_get(uarte, NRF_UARTE_TASK_STOPTX));
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));
    24be:	7e22      	ldrb	r2, [r4, #24]
    24c0:	2301      	movs	r3, #1
    24c2:	4093      	lsls	r3, r2
    p_reg->CHENCLR = 0xFFFFFFFFuL;
}

NRF_STATIC_INLINE void nrf_dppi_channels_enable(NRF_DPPIC_Type * p_reg, uint32_t mask)
{
    p_reg->CHENSET = mask;
    24c4:	4a04      	ldr	r2, [pc, #16]	; (24d8 <endtx_stoptx_ppi_init+0x3c>)
    24c6:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504

	return 0;
    24ca:	2000      	movs	r0, #0
}
    24cc:	bd38      	pop	{r3, r4, r5, pc}
		return -EIO;
    24ce:	f06f 0004 	mvn.w	r0, #4
    24d2:	e7fb      	b.n	24cc <endtx_stoptx_ppi_init+0x30>
    24d4:	0bad0000 	.word	0x0bad0000
    24d8:	50017000 	.word	0x50017000

000024dc <set_comparator>:
	return (a - b) & COUNTER_MAX;
}

static void set_comparator(int32_t chan, uint32_t cyc)
{
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    24dc:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE  void nrf_rtc_cc_set(NRF_RTC_Type * p_reg, uint32_t ch, uint32_t cc_val)
{
    p_reg->CC[ch] = cc_val;
    24e0:	f500 70a8 	add.w	r0, r0, #336	; 0x150
    24e4:	4b01      	ldr	r3, [pc, #4]	; (24ec <set_comparator+0x10>)
    24e6:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
}
    24ea:	4770      	bx	lr
    24ec:	50015000 	.word	0x50015000

000024f0 <event_enable>:
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
}

static void event_enable(int32_t chan)
{
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    24f0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    24f4:	4083      	lsls	r3, r0
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
    24f6:	4a02      	ldr	r2, [pc, #8]	; (2500 <event_enable+0x10>)
    24f8:	f8c2 3344 	str.w	r3, [r2, #836]	; 0x344
}
    24fc:	4770      	bx	lr
    24fe:	bf00      	nop
    2500:	50015000 	.word	0x50015000

00002504 <event_disable>:

static void event_disable(int32_t chan)
{
	nrf_rtc_event_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    2504:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    2508:	4083      	lsls	r3, r0
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    250a:	4a02      	ldr	r2, [pc, #8]	; (2514 <event_disable+0x10>)
    250c:	f8c2 3348 	str.w	r3, [r2, #840]	; 0x348
}
    2510:	4770      	bx	lr
    2512:	bf00      	nop
    2514:	50015000 	.word	0x50015000

00002518 <counter>:
     return p_reg->COUNTER;
    2518:	4b01      	ldr	r3, [pc, #4]	; (2520 <counter+0x8>)
    251a:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504

static uint32_t counter(void)
{
	return nrf_rtc_counter_get(RTC);
}
    251e:	4770      	bx	lr
    2520:	50015000 	.word	0x50015000

00002524 <set_alarm>:
 * @param[in] chan A channel for which a new CC value is to be set.
 *
 * @param[in] req_cc Requested CC register value to be set.
 */
static void set_alarm(int32_t chan, uint32_t req_cc)
{
    2524:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    2528:	4606      	mov	r6, r0
    252a:	4688      	mov	r8, r1
	 * (however, even if such spurious event was generated, it would be
	 * properly filtered out in process_channel(), where the target time
	 * is checked).
	 * Clear also the event as it may already be generated at this point.
	 */
	event_disable(chan);
    252c:	f7ff ffea 	bl	2504 <event_disable>
	event_clear(chan);
    2530:	4630      	mov	r0, r6
    2532:	f004 f873 	bl	661c <event_clear>
	uint32_t cc_val = req_cc;
    2536:	4645      	mov	r5, r8
	uint32_t cc_inc = MIN_CYCLES_FROM_NOW;
    2538:	2703      	movs	r7, #3
    253a:	e001      	b.n	2540 <set_alarm+0x1c>
				} else {
					break;
				}
			}

			cc_val = now + cc_inc;
    253c:	193d      	adds	r5, r7, r4
			cc_inc++;
    253e:	3701      	adds	r7, #1
		set_comparator(chan, cc_val);
    2540:	4629      	mov	r1, r5
    2542:	4630      	mov	r0, r6
    2544:	f7ff ffca 	bl	24dc <set_comparator>
		event_enable(chan);
    2548:	4630      	mov	r0, r6
    254a:	f7ff ffd1 	bl	24f0 <event_enable>
		now = counter();
    254e:	f7ff ffe3 	bl	2518 <counter>
    2552:	4604      	mov	r4, r0
		if (counter_sub(cc_val, now + MIN_CYCLES_FROM_NOW) >
    2554:	1cc1      	adds	r1, r0, #3
    2556:	4628      	mov	r0, r5
    2558:	f004 f84f 	bl	65fa <counter_sub>
    255c:	4b0b      	ldr	r3, [pc, #44]	; (258c <set_alarm+0x68>)
    255e:	4298      	cmp	r0, r3
    2560:	d911      	bls.n	2586 <set_alarm+0x62>
			if (event_check(chan)) {
    2562:	4630      	mov	r0, r6
    2564:	f004 f84d 	bl	6602 <event_check>
    2568:	2800      	cmp	r0, #0
    256a:	d0e7      	beq.n	253c <set_alarm+0x18>
				now = counter();
    256c:	f7ff ffd4 	bl	2518 <counter>
    2570:	4604      	mov	r4, r0
				if (counter_sub(now, req_cc) > COUNTER_HALF_SPAN) {
    2572:	4641      	mov	r1, r8
    2574:	f004 f841 	bl	65fa <counter_sub>
    2578:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    257c:	d903      	bls.n	2586 <set_alarm+0x62>
					event_clear(chan);
    257e:	4630      	mov	r0, r6
    2580:	f004 f84c 	bl	661c <event_clear>
    2584:	e7da      	b.n	253c <set_alarm+0x18>
		} else {
			break;
		}
	}
}
    2586:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    258a:	bf00      	nop
    258c:	007ffffd 	.word	0x007ffffd

00002590 <compare_int_lock>:
{
    2590:	b510      	push	{r4, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    2592:	2301      	movs	r3, #1
    2594:	4083      	lsls	r3, r0
    2596:	ea6f 0c03 	mvn.w	ip, r3
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    259a:	4a0c      	ldr	r2, [pc, #48]	; (25cc <compare_int_lock+0x3c>)
    259c:	e8d2 1fef 	ldaex	r1, [r2]
    25a0:	ea01 0e0c 	and.w	lr, r1, ip
    25a4:	e8c2 efe4 	stlex	r4, lr, [r2]
    25a8:	2c00      	cmp	r4, #0
    25aa:	d1f7      	bne.n	259c <compare_int_lock+0xc>
	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    25ac:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    25b0:	4082      	lsls	r2, r0
    p_reg->INTENCLR = mask;
    25b2:	4807      	ldr	r0, [pc, #28]	; (25d0 <compare_int_lock+0x40>)
    25b4:	f8c0 2308 	str.w	r2, [r0, #776]	; 0x308
    25b8:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
    25bc:	f3bf 8f6f 	isb	sy
	return prev & BIT(chan);
    25c0:	420b      	tst	r3, r1
}
    25c2:	bf14      	ite	ne
    25c4:	2001      	movne	r0, #1
    25c6:	2000      	moveq	r0, #0
    25c8:	bd10      	pop	{r4, pc}
    25ca:	bf00      	nop
    25cc:	20000a54 	.word	0x20000a54
    25d0:	50015000 	.word	0x50015000

000025d4 <channel_processing_check_and_clear>:
	sys_clock_announce(dticks);
}

static bool channel_processing_check_and_clear(int32_t chan)
{
	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
    25d4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    25d8:	4083      	lsls	r3, r0
    return p_reg->INTENSET & mask;
    25da:	4a12      	ldr	r2, [pc, #72]	; (2624 <channel_processing_check_and_clear+0x50>)
    25dc:	f8d2 2304 	ldr.w	r2, [r2, #772]	; 0x304
    25e0:	4213      	tst	r3, r2
    25e2:	d101      	bne.n	25e8 <channel_processing_check_and_clear+0x14>
			event_clear(chan);
			return true;
		}
	}

	return false;
    25e4:	2000      	movs	r0, #0
}
    25e6:	4770      	bx	lr
{
    25e8:	b510      	push	{r4, lr}
    25ea:	4604      	mov	r4, r0
		if ((atomic_and(&force_isr_mask, ~BIT(chan)) & BIT(chan)) ||
    25ec:	2301      	movs	r3, #1
    25ee:	4083      	lsls	r3, r0
    25f0:	43db      	mvns	r3, r3
    25f2:	490d      	ldr	r1, [pc, #52]	; (2628 <channel_processing_check_and_clear+0x54>)
    25f4:	e8d1 2fef 	ldaex	r2, [r1]
    25f8:	ea02 0003 	and.w	r0, r2, r3
    25fc:	e8c1 0fec 	stlex	ip, r0, [r1]
    2600:	f1bc 0f00 	cmp.w	ip, #0
    2604:	d1f6      	bne.n	25f4 <channel_processing_check_and_clear+0x20>
    2606:	fa22 f304 	lsr.w	r3, r2, r4
    260a:	f013 0f01 	tst.w	r3, #1
    260e:	d103      	bne.n	2618 <channel_processing_check_and_clear+0x44>
		    event_check(chan)) {
    2610:	4620      	mov	r0, r4
    2612:	f003 fff6 	bl	6602 <event_check>
		if ((atomic_and(&force_isr_mask, ~BIT(chan)) & BIT(chan)) ||
    2616:	b118      	cbz	r0, 2620 <channel_processing_check_and_clear+0x4c>
			event_clear(chan);
    2618:	4620      	mov	r0, r4
    261a:	f003 ffff 	bl	661c <event_clear>
			return true;
    261e:	2001      	movs	r0, #1
}
    2620:	bd10      	pop	{r4, pc}
    2622:	bf00      	nop
    2624:	50015000 	.word	0x50015000
    2628:	20000a50 	.word	0x20000a50

0000262c <compare_int_unlock>:
	if (key) {
    262c:	b901      	cbnz	r1, 2630 <compare_int_unlock+0x4>
}
    262e:	4770      	bx	lr
		atomic_or(&int_mask, BIT(chan));
    2630:	2301      	movs	r3, #1
    2632:	4083      	lsls	r3, r0
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    2634:	4a0d      	ldr	r2, [pc, #52]	; (266c <compare_int_unlock+0x40>)
    2636:	e8d2 cfef 	ldaex	ip, [r2]
    263a:	ea4c 0c03 	orr.w	ip, ip, r3
    263e:	e8c2 cfe1 	stlex	r1, ip, [r2]
    2642:	2900      	cmp	r1, #0
    2644:	d1f7      	bne.n	2636 <compare_int_unlock+0xa>
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    2646:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    264a:	4083      	lsls	r3, r0
    p_reg->INTENSET = mask;
    264c:	4a08      	ldr	r2, [pc, #32]	; (2670 <compare_int_unlock+0x44>)
    264e:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    2652:	4b08      	ldr	r3, [pc, #32]	; (2674 <compare_int_unlock+0x48>)
    2654:	e8d3 3faf 	lda	r3, [r3]
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
    2658:	40c3      	lsrs	r3, r0
    265a:	f013 0f01 	tst.w	r3, #1
    265e:	d0e6      	beq.n	262e <compare_int_unlock+0x2>
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2660:	4b05      	ldr	r3, [pc, #20]	; (2678 <compare_int_unlock+0x4c>)
    2662:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    2666:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
}
    266a:	e7e0      	b.n	262e <compare_int_unlock+0x2>
    266c:	20000a54 	.word	0x20000a54
    2670:	50015000 	.word	0x50015000
    2674:	20000a50 	.word	0x20000a50
    2678:	e000e100 	.word	0xe000e100

0000267c <sys_clock_timeout_handler>:
{
    267c:	b538      	push	{r3, r4, r5, lr}
    267e:	4614      	mov	r4, r2
	uint32_t cc_value = absolute_time_to_cc(expire_time);
    2680:	4610      	mov	r0, r2
    2682:	4619      	mov	r1, r3
    2684:	f003 ffd6 	bl	6634 <absolute_time_to_cc>
    2688:	4602      	mov	r2, r0
	uint32_t dticks = (uint32_t)(expire_time - last_count) / CYC_PER_TICK;
    268a:	490d      	ldr	r1, [pc, #52]	; (26c0 <sys_clock_timeout_handler+0x44>)
    268c:	680b      	ldr	r3, [r1, #0]
    268e:	1ae0      	subs	r0, r4, r3
	last_count += dticks * CYC_PER_TICK;
    2690:	181b      	adds	r3, r3, r0
    2692:	684c      	ldr	r4, [r1, #4]
    2694:	f144 0400 	adc.w	r4, r4, #0
    2698:	600b      	str	r3, [r1, #0]
    269a:	604c      	str	r4, [r1, #4]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
    269c:	f5a2 1300 	sub.w	r3, r2, #2097152	; 0x200000
	if (in_anchor_range(cc_value)) {
    26a0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
    26a4:	d209      	bcs.n	26ba <sys_clock_timeout_handler+0x3e>
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
    26a6:	4b07      	ldr	r3, [pc, #28]	; (26c4 <sys_clock_timeout_handler+0x48>)
    26a8:	681b      	ldr	r3, [r3, #0]
    26aa:	0a19      	lsrs	r1, r3, #8
    26ac:	061b      	lsls	r3, r3, #24
    26ae:	18d4      	adds	r4, r2, r3
    26b0:	f141 0500 	adc.w	r5, r1, #0
    26b4:	4b04      	ldr	r3, [pc, #16]	; (26c8 <sys_clock_timeout_handler+0x4c>)
    26b6:	e9c3 4500 	strd	r4, r5, [r3]
	sys_clock_announce(dticks);
    26ba:	f002 fc2d 	bl	4f18 <sys_clock_announce>
}
    26be:	bd38      	pop	{r3, r4, r5, pc}
    26c0:	200001a0 	.word	0x200001a0
    26c4:	20000a58 	.word	0x20000a58
    26c8:	200001a8 	.word	0x200001a8

000026cc <z_nrf_rtc_timer_read>:
{
    26cc:	b538      	push	{r3, r4, r5, lr}
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
    26ce:	4b0d      	ldr	r3, [pc, #52]	; (2704 <z_nrf_rtc_timer_read+0x38>)
    26d0:	681c      	ldr	r4, [r3, #0]
    26d2:	0a25      	lsrs	r5, r4, #8
    26d4:	0624      	lsls	r4, r4, #24
  __ASM volatile ("dmb 0xF":::"memory");
    26d6:	f3bf 8f5f 	dmb	sy
	uint32_t cntr = counter();
    26da:	f7ff ff1d 	bl	2518 <counter>
    26de:	4603      	mov	r3, r0
	val += cntr;
    26e0:	1900      	adds	r0, r0, r4
    26e2:	f145 0100 	adc.w	r1, r5, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
    26e6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    26ea:	d20a      	bcs.n	2702 <z_nrf_rtc_timer_read+0x36>
		if (val < anchor) {
    26ec:	4b06      	ldr	r3, [pc, #24]	; (2708 <z_nrf_rtc_timer_read+0x3c>)
    26ee:	e9d3 2300 	ldrd	r2, r3, [r3]
    26f2:	4290      	cmp	r0, r2
    26f4:	eb71 0303 	sbcs.w	r3, r1, r3
    26f8:	d203      	bcs.n	2702 <z_nrf_rtc_timer_read+0x36>
			val += COUNTER_SPAN;
    26fa:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
    26fe:	f141 0100 	adc.w	r1, r1, #0
}
    2702:	bd38      	pop	{r3, r4, r5, pc}
    2704:	20000a58 	.word	0x20000a58
    2708:	200001a8 	.word	0x200001a8

0000270c <compare_set_nolocks>:
{
    270c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    270e:	4606      	mov	r6, r0
    2710:	4614      	mov	r4, r2
    2712:	461d      	mov	r5, r3
	uint32_t cc_value = absolute_time_to_cc(target_time);
    2714:	4610      	mov	r0, r2
    2716:	4619      	mov	r1, r3
    2718:	f003 ff8c 	bl	6634 <absolute_time_to_cc>
    271c:	4607      	mov	r7, r0
	uint64_t curr_time = z_nrf_rtc_timer_read();
    271e:	f7ff ffd5 	bl	26cc <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
    2722:	42a0      	cmp	r0, r4
    2724:	eb71 0305 	sbcs.w	r3, r1, r5
    2728:	d215      	bcs.n	2756 <compare_set_nolocks+0x4a>
		if (target_time - curr_time > COUNTER_HALF_SPAN) {
    272a:	1a20      	subs	r0, r4, r0
    272c:	eb65 0101 	sbc.w	r1, r5, r1
    2730:	4b15      	ldr	r3, [pc, #84]	; (2788 <compare_set_nolocks+0x7c>)
    2732:	4298      	cmp	r0, r3
    2734:	f171 0100 	sbcs.w	r1, r1, #0
    2738:	d223      	bcs.n	2782 <compare_set_nolocks+0x76>
		if (target_time != cc_data[chan].target_time) {
    273a:	4b14      	ldr	r3, [pc, #80]	; (278c <compare_set_nolocks+0x80>)
    273c:	eb03 1306 	add.w	r3, r3, r6, lsl #4
    2740:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
    2744:	42ab      	cmp	r3, r5
    2746:	bf08      	it	eq
    2748:	42a2      	cmpeq	r2, r4
    274a:	d00e      	beq.n	276a <compare_set_nolocks+0x5e>
			set_alarm(chan, cc_value);
    274c:	4639      	mov	r1, r7
    274e:	4630      	mov	r0, r6
    2750:	f7ff fee8 	bl	2524 <set_alarm>
    2754:	e009      	b.n	276a <compare_set_nolocks+0x5e>
		atomic_or(&force_isr_mask, BIT(chan));
    2756:	2301      	movs	r3, #1
    2758:	40b3      	lsls	r3, r6
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    275a:	4a0d      	ldr	r2, [pc, #52]	; (2790 <compare_set_nolocks+0x84>)
    275c:	e8d2 0fef 	ldaex	r0, [r2]
    2760:	4318      	orrs	r0, r3
    2762:	e8c2 0fe1 	stlex	r1, r0, [r2]
    2766:	2900      	cmp	r1, #0
    2768:	d1f8      	bne.n	275c <compare_set_nolocks+0x50>
	cc_data[chan].target_time = target_time;
    276a:	4b08      	ldr	r3, [pc, #32]	; (278c <compare_set_nolocks+0x80>)
    276c:	0132      	lsls	r2, r6, #4
    276e:	eb03 1606 	add.w	r6, r3, r6, lsl #4
    2772:	e9c6 4502 	strd	r4, r5, [r6, #8]
	cc_data[chan].callback = handler;
    2776:	9906      	ldr	r1, [sp, #24]
    2778:	5099      	str	r1, [r3, r2]
	cc_data[chan].user_context = user_data;
    277a:	9b07      	ldr	r3, [sp, #28]
    277c:	6073      	str	r3, [r6, #4]
	return ret;
    277e:	2000      	movs	r0, #0
}
    2780:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			return -EINVAL;
    2782:	f06f 0015 	mvn.w	r0, #21
    2786:	e7fb      	b.n	2780 <compare_set_nolocks+0x74>
    2788:	00800001 	.word	0x00800001
    278c:	20000190 	.word	0x20000190
    2790:	20000a50 	.word	0x20000a50

00002794 <sys_clock_driver_init>:
{
	return (uint32_t)z_nrf_rtc_timer_read();
}

static int sys_clock_driver_init(const struct device *dev)
{
    2794:	b530      	push	{r4, r5, lr}
    2796:	b083      	sub	sp, #12
    p_reg->PRESCALER = val;
    2798:	2300      	movs	r3, #0
    279a:	4a1d      	ldr	r2, [pc, #116]	; (2810 <sys_clock_driver_init+0x7c>)
    279c:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
			CLOCK_CONTROL_NRF_LF_START_AVAILABLE :
			CLOCK_CONTROL_NRF_LF_START_STABLE);

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    27a0:	2b00      	cmp	r3, #0
    27a2:	dd24      	ble.n	27ee <sys_clock_driver_init+0x5a>
    p_reg->INTENSET = mask;
    27a4:	4c1a      	ldr	r4, [pc, #104]	; (2810 <sys_clock_driver_init+0x7c>)
    27a6:	2502      	movs	r5, #2
    27a8:	f8c4 5304 	str.w	r5, [r4, #772]	; 0x304
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    27ac:	4b19      	ldr	r3, [pc, #100]	; (2814 <sys_clock_driver_init+0x80>)
    27ae:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    27b2:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    27b6:	2200      	movs	r2, #0
    27b8:	2101      	movs	r1, #1
    27ba:	2015      	movs	r0, #21
    27bc:	f003 fa02 	bl	5bc4 <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    27c0:	2015      	movs	r0, #21
    27c2:	f003 f9fa 	bl	5bba <arch_irq_enable>
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    27c6:	2301      	movs	r3, #1
    27c8:	60a3      	str	r3, [r4, #8]
    27ca:	6023      	str	r3, [r4, #0]

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
    27cc:	4a12      	ldr	r2, [pc, #72]	; (2818 <sys_clock_driver_init+0x84>)
    27ce:	6013      	str	r3, [r2, #0]
	}

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
		MAX_CYCLES : CYC_PER_TICK;

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
    27d0:	2400      	movs	r4, #0
    27d2:	9401      	str	r4, [sp, #4]
    27d4:	4b11      	ldr	r3, [pc, #68]	; (281c <sys_clock_driver_init+0x88>)
    27d6:	9300      	str	r3, [sp, #0]
    27d8:	4a11      	ldr	r2, [pc, #68]	; (2820 <sys_clock_driver_init+0x8c>)
    27da:	2300      	movs	r3, #0
    27dc:	4620      	mov	r0, r4
    27de:	f003 ff3a 	bl	6656 <compare_set>

	z_nrf_clock_control_lf_on(mode);
    27e2:	4628      	mov	r0, r5
    27e4:	f7ff fc1a 	bl	201c <z_nrf_clock_control_lf_on>

	return 0;
}
    27e8:	4620      	mov	r0, r4
    27ea:	b003      	add	sp, #12
    27ec:	bd30      	pop	{r4, r5, pc}
		cc_data[chan].target_time = TARGET_TIME_INVALID;
    27ee:	4a0d      	ldr	r2, [pc, #52]	; (2824 <sys_clock_driver_init+0x90>)
    27f0:	eb02 1203 	add.w	r2, r2, r3, lsl #4
    27f4:	f04f 30ff 	mov.w	r0, #4294967295
    27f8:	f04f 31ff 	mov.w	r1, #4294967295
    27fc:	e9c2 0102 	strd	r0, r1, [r2, #8]
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    2800:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    2804:	409a      	lsls	r2, r3
    p_reg->INTENSET = mask;
    2806:	4902      	ldr	r1, [pc, #8]	; (2810 <sys_clock_driver_init+0x7c>)
    2808:	f8c1 2304 	str.w	r2, [r1, #772]	; 0x304
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    280c:	3301      	adds	r3, #1
    280e:	e7c7      	b.n	27a0 <sys_clock_driver_init+0xc>
    2810:	50015000 	.word	0x50015000
    2814:	e000e100 	.word	0xe000e100
    2818:	20000a54 	.word	0x20000a54
    281c:	0000267d 	.word	0x0000267d
    2820:	007fffff 	.word	0x007fffff
    2824:	20000190 	.word	0x20000190

00002828 <process_channel>:
{
    2828:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    282c:	b082      	sub	sp, #8
    282e:	4604      	mov	r4, r0
	if (channel_processing_check_and_clear(chan)) {
    2830:	f7ff fed0 	bl	25d4 <channel_processing_check_and_clear>
    2834:	b910      	cbnz	r0, 283c <process_channel+0x14>
}
    2836:	b002      	add	sp, #8
    2838:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		curr_time = z_nrf_rtc_timer_read();
    283c:	f7ff ff46 	bl	26cc <z_nrf_rtc_timer_read>
    2840:	4682      	mov	sl, r0
    2842:	460d      	mov	r5, r1
		mcu_critical_state = full_int_lock();
    2844:	f003 fef9 	bl	663a <full_int_lock>
    2848:	4606      	mov	r6, r0
		expire_time = cc_data[chan].target_time;
    284a:	4b15      	ldr	r3, [pc, #84]	; (28a0 <process_channel+0x78>)
    284c:	eb03 1304 	add.w	r3, r3, r4, lsl #4
    2850:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
		if (curr_time >= expire_time) {
    2854:	45c2      	cmp	sl, r8
    2856:	eb75 0509 	sbcs.w	r5, r5, r9
    285a:	d20b      	bcs.n	2874 <process_channel+0x4c>
		z_nrf_rtc_timer_compare_handler_t handler = NULL;
    285c:	2500      	movs	r5, #0
		full_int_unlock(mcu_critical_state);
    285e:	4630      	mov	r0, r6
    2860:	f003 fef4 	bl	664c <full_int_unlock>
		if (handler) {
    2864:	2d00      	cmp	r5, #0
    2866:	d0e6      	beq.n	2836 <process_channel+0xe>
			handler(chan, expire_time, user_context);
    2868:	9700      	str	r7, [sp, #0]
    286a:	4642      	mov	r2, r8
    286c:	464b      	mov	r3, r9
    286e:	4620      	mov	r0, r4
    2870:	47a8      	blx	r5
}
    2872:	e7e0      	b.n	2836 <process_channel+0xe>
			handler = cc_data[chan].callback;
    2874:	4a0a      	ldr	r2, [pc, #40]	; (28a0 <process_channel+0x78>)
    2876:	0123      	lsls	r3, r4, #4
    2878:	eb02 1104 	add.w	r1, r2, r4, lsl #4
    287c:	58d5      	ldr	r5, [r2, r3]
			user_context = cc_data[chan].user_context;
    287e:	684f      	ldr	r7, [r1, #4]
			cc_data[chan].callback = NULL;
    2880:	2000      	movs	r0, #0
    2882:	50d0      	str	r0, [r2, r3]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    2884:	f04f 32ff 	mov.w	r2, #4294967295
    2888:	f04f 33ff 	mov.w	r3, #4294967295
    288c:	e9c1 2302 	strd	r2, r3, [r1, #8]
			event_disable(chan);
    2890:	4620      	mov	r0, r4
    2892:	f7ff fe37 	bl	2504 <event_disable>
			event_clear(chan);
    2896:	4620      	mov	r0, r4
    2898:	f003 fec0 	bl	661c <event_clear>
    289c:	e7df      	b.n	285e <process_channel+0x36>
    289e:	bf00      	nop
    28a0:	20000190 	.word	0x20000190

000028a4 <rtc_nrf_isr>:
{
    28a4:	b510      	push	{r4, lr}
    return p_reg->INTENSET & mask;
    28a6:	4b0e      	ldr	r3, [pc, #56]	; (28e0 <rtc_nrf_isr+0x3c>)
    28a8:	f8d3 3304 	ldr.w	r3, [r3, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
    28ac:	f013 0f02 	tst.w	r3, #2
    28b0:	d00d      	beq.n	28ce <rtc_nrf_isr+0x2a>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    28b2:	4b0b      	ldr	r3, [pc, #44]	; (28e0 <rtc_nrf_isr+0x3c>)
    28b4:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
    28b8:	b14b      	cbz	r3, 28ce <rtc_nrf_isr+0x2a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    28ba:	4b09      	ldr	r3, [pc, #36]	; (28e0 <rtc_nrf_isr+0x3c>)
    28bc:	2200      	movs	r2, #0
    28be:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    28c2:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
		overflow_cnt++;
    28c6:	4a07      	ldr	r2, [pc, #28]	; (28e4 <rtc_nrf_isr+0x40>)
    28c8:	6813      	ldr	r3, [r2, #0]
    28ca:	3301      	adds	r3, #1
    28cc:	6013      	str	r3, [r2, #0]
{
    28ce:	2400      	movs	r4, #0
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    28d0:	2c00      	cmp	r4, #0
    28d2:	dd00      	ble.n	28d6 <rtc_nrf_isr+0x32>
}
    28d4:	bd10      	pop	{r4, pc}
		process_channel(chan);
    28d6:	4620      	mov	r0, r4
    28d8:	f7ff ffa6 	bl	2828 <process_channel>
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    28dc:	3401      	adds	r4, #1
    28de:	e7f7      	b.n	28d0 <rtc_nrf_isr+0x2c>
    28e0:	50015000 	.word	0x50015000
    28e4:	20000a58 	.word	0x20000a58

000028e8 <sys_clock_set_timeout>:
{
    28e8:	b510      	push	{r4, lr}
    28ea:	b082      	sub	sp, #8
	if (ticks == K_TICKS_FOREVER) {
    28ec:	f1b0 3fff 	cmp.w	r0, #4294967295
    28f0:	d006      	beq.n	2900 <sys_clock_set_timeout+0x18>
		cyc = CLAMP(ticks, 1, (int32_t)MAX_TICKS);
    28f2:	2801      	cmp	r0, #1
    28f4:	dd09      	ble.n	290a <sys_clock_set_timeout+0x22>
    28f6:	4b15      	ldr	r3, [pc, #84]	; (294c <sys_clock_set_timeout+0x64>)
    28f8:	4298      	cmp	r0, r3
    28fa:	dc24      	bgt.n	2946 <sys_clock_set_timeout+0x5e>
    28fc:	4604      	mov	r4, r0
    28fe:	e005      	b.n	290c <sys_clock_set_timeout+0x24>
		sys_busy = false;
    2900:	4b13      	ldr	r3, [pc, #76]	; (2950 <sys_clock_set_timeout+0x68>)
    2902:	2200      	movs	r2, #0
    2904:	701a      	strb	r2, [r3, #0]
		cyc = MAX_TICKS * CYC_PER_TICK;
    2906:	4c13      	ldr	r4, [pc, #76]	; (2954 <sys_clock_set_timeout+0x6c>)
    2908:	e003      	b.n	2912 <sys_clock_set_timeout+0x2a>
		cyc = CLAMP(ticks, 1, (int32_t)MAX_TICKS);
    290a:	2401      	movs	r4, #1
		sys_busy = true;
    290c:	4b10      	ldr	r3, [pc, #64]	; (2950 <sys_clock_set_timeout+0x68>)
    290e:	2201      	movs	r2, #1
    2910:	701a      	strb	r2, [r3, #0]
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    2912:	f7ff fedb 	bl	26cc <z_nrf_rtc_timer_read>
    2916:	4b10      	ldr	r3, [pc, #64]	; (2958 <sys_clock_set_timeout+0x70>)
    2918:	681a      	ldr	r2, [r3, #0]
    291a:	685b      	ldr	r3, [r3, #4]
    291c:	1a80      	subs	r0, r0, r2
	if (unannounced >= COUNTER_HALF_SPAN) {
    291e:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    2922:	d300      	bcc.n	2926 <sys_clock_set_timeout+0x3e>
		cyc = 0;
    2924:	2400      	movs	r4, #0
	cyc += unannounced;
    2926:	4404      	add	r4, r0
	if (cyc > MAX_CYCLES) {
    2928:	f5b4 0f00 	cmp.w	r4, #8388608	; 0x800000
    292c:	d300      	bcc.n	2930 <sys_clock_set_timeout+0x48>
		cyc = MAX_CYCLES;
    292e:	4c09      	ldr	r4, [pc, #36]	; (2954 <sys_clock_set_timeout+0x6c>)
	uint64_t target_time = cyc + last_count;
    2930:	2000      	movs	r0, #0
    2932:	1912      	adds	r2, r2, r4
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    2934:	9001      	str	r0, [sp, #4]
    2936:	4909      	ldr	r1, [pc, #36]	; (295c <sys_clock_set_timeout+0x74>)
    2938:	9100      	str	r1, [sp, #0]
    293a:	f143 0300 	adc.w	r3, r3, #0
    293e:	f003 fe8a 	bl	6656 <compare_set>
}
    2942:	b002      	add	sp, #8
    2944:	bd10      	pop	{r4, pc}
		cyc = CLAMP(ticks, 1, (int32_t)MAX_TICKS);
    2946:	4c03      	ldr	r4, [pc, #12]	; (2954 <sys_clock_set_timeout+0x6c>)
    2948:	e7e0      	b.n	290c <sys_clock_set_timeout+0x24>
    294a:	bf00      	nop
    294c:	007ffffe 	.word	0x007ffffe
    2950:	20000cbf 	.word	0x20000cbf
    2954:	007fffff 	.word	0x007fffff
    2958:	200001a0 	.word	0x200001a0
    295c:	0000267d 	.word	0x0000267d

00002960 <sys_clock_elapsed>:
{
    2960:	b508      	push	{r3, lr}
	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
    2962:	f7ff feb3 	bl	26cc <z_nrf_rtc_timer_read>
    2966:	4b02      	ldr	r3, [pc, #8]	; (2970 <sys_clock_elapsed+0x10>)
    2968:	681b      	ldr	r3, [r3, #0]
}
    296a:	1ac0      	subs	r0, r0, r3
    296c:	bd08      	pop	{r3, pc}
    296e:	bf00      	nop
    2970:	200001a0 	.word	0x200001a0

00002974 <nrf_gpio_cfg>:
{
    2974:	b430      	push	{r4, r5}
    *p_pin = pin_number & 0x1F;
    2976:	f000 0c1f 	and.w	ip, r0, #31
    return pin_number >> 5;
    297a:	0940      	lsrs	r0, r0, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    297c:	2801      	cmp	r0, #1
    297e:	d018      	beq.n	29b2 <nrf_gpio_cfg+0x3e>
        case 0: return NRF_P0;
    2980:	4d0d      	ldr	r5, [pc, #52]	; (29b8 <nrf_gpio_cfg+0x44>)
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
    2982:	f10c 0080 	add.w	r0, ip, #128	; 0x80
    2986:	f855 4020 	ldr.w	r4, [r5, r0, lsl #2]
    298a:	f004 4ce0 	and.w	ip, r4, #1879048192	; 0x70000000
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
    298e:	ea41 0142 	orr.w	r1, r1, r2, lsl #1
           ((uint32_t)input << GPIO_PIN_CNF_INPUT_Pos) |
    2992:	ea41 0383 	orr.w	r3, r1, r3, lsl #2
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    2996:	f89d 2008 	ldrb.w	r2, [sp, #8]
    299a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
           ((uint32_t)drive << GPIO_PIN_CNF_DRIVE_Pos) |
    299e:	f89d 200c 	ldrb.w	r2, [sp, #12]
    29a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
    29a6:	ea43 030c 	orr.w	r3, r3, ip
    reg->PIN_CNF[pin_number] = cnf;
    29aa:	f845 3020 	str.w	r3, [r5, r0, lsl #2]
}
    29ae:	bc30      	pop	{r4, r5}
    29b0:	4770      	bx	lr
        case 1: return NRF_P1;
    29b2:	4d02      	ldr	r5, [pc, #8]	; (29bc <nrf_gpio_cfg+0x48>)
    29b4:	e7e5      	b.n	2982 <nrf_gpio_cfg+0xe>
    29b6:	bf00      	nop
    29b8:	50842500 	.word	0x50842500
    29bc:	50842800 	.word	0x50842800

000029c0 <nrf_gpio_pin_write>:
    if (value == 0)
    29c0:	b959      	cbnz	r1, 29da <nrf_gpio_pin_write+0x1a>
    *p_pin = pin_number & 0x1F;
    29c2:	f000 011f 	and.w	r1, r0, #31
    return pin_number >> 5;
    29c6:	0940      	lsrs	r0, r0, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    29c8:	2801      	cmp	r0, #1
    29ca:	d004      	beq.n	29d6 <nrf_gpio_pin_write+0x16>
        case 0: return NRF_P0;
    29cc:	4a09      	ldr	r2, [pc, #36]	; (29f4 <nrf_gpio_pin_write+0x34>)
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    29ce:	2301      	movs	r3, #1
    29d0:	408b      	lsls	r3, r1
    p_reg->OUTCLR = clr_mask;
    29d2:	60d3      	str	r3, [r2, #12]
}
    29d4:	4770      	bx	lr
        case 1: return NRF_P1;
    29d6:	4a08      	ldr	r2, [pc, #32]	; (29f8 <nrf_gpio_pin_write+0x38>)
    29d8:	e7f9      	b.n	29ce <nrf_gpio_pin_write+0xe>
    *p_pin = pin_number & 0x1F;
    29da:	f000 011f 	and.w	r1, r0, #31
    return pin_number >> 5;
    29de:	0940      	lsrs	r0, r0, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    29e0:	2801      	cmp	r0, #1
    29e2:	d004      	beq.n	29ee <nrf_gpio_pin_write+0x2e>
        case 0: return NRF_P0;
    29e4:	4a03      	ldr	r2, [pc, #12]	; (29f4 <nrf_gpio_pin_write+0x34>)
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    29e6:	2301      	movs	r3, #1
    29e8:	408b      	lsls	r3, r1
    p_reg->OUTSET = set_mask;
    29ea:	6093      	str	r3, [r2, #8]
}
    29ec:	4770      	bx	lr
        case 1: return NRF_P1;
    29ee:	4a02      	ldr	r2, [pc, #8]	; (29f8 <nrf_gpio_pin_write+0x38>)
    29f0:	e7f9      	b.n	29e6 <nrf_gpio_pin_write+0x26>
    29f2:	bf00      	nop
    29f4:	50842500 	.word	0x50842500
    29f8:	50842800 	.word	0x50842800

000029fc <pinctrl_configure_pins>:
#define NRF_PSEL_QSPI(reg, line) ((NRF_QSPI_Type *)reg)->PSEL.line
#endif

int pinctrl_configure_pins(const pinctrl_soc_pin_t *pins, uint8_t pin_cnt,
			   uintptr_t reg)
{
    29fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2a00:	b085      	sub	sp, #20
    2a02:	4607      	mov	r7, r0
    2a04:	468b      	mov	fp, r1
    2a06:	4690      	mov	r8, r2
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    2a08:	2400      	movs	r4, #0
    2a0a:	e022      	b.n	2a52 <pinctrl_configure_pins+0x56>
		uint32_t write = NO_WRITE;
		nrf_gpio_pin_dir_t dir;
		nrf_gpio_pin_input_t input;

		if (pin == NRF_PIN_DISCONNECTED) {
			pin = 0xFFFFFFFFU;
    2a0c:	f04f 35ff 	mov.w	r5, #4294967295
    2a10:	e02c      	b.n	2a6c <pinctrl_configure_pins+0x70>
		}

		switch (NRF_GET_FUN(pins[i])) {
#if defined(NRF_PSEL_UART)
		case NRF_FUN_UART_TX:
			NRF_PSEL_UART(reg, TXD) = pin;
    2a12:	f8c8 550c 	str.w	r5, [r8, #1292]	; 0x50c
			write = 1U;
			dir = NRF_GPIO_PIN_DIR_OUTPUT;
			input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    2a16:	2601      	movs	r6, #1
			dir = NRF_GPIO_PIN_DIR_OUTPUT;
    2a18:	9603      	str	r6, [sp, #12]
			write = 1U;
    2a1a:	4631      	mov	r1, r6
		default:
			return -ENOTSUP;
		}

		/* configure GPIO properties */
		if (pin != NRF_PIN_DISCONNECTED) {
    2a1c:	2d7f      	cmp	r5, #127	; 0x7f
    2a1e:	d016      	beq.n	2a4e <pinctrl_configure_pins+0x52>
			if (write != NO_WRITE) {
    2a20:	f1b1 3fff 	cmp.w	r1, #4294967295
    2a24:	f040 810e 	bne.w	2c44 <pinctrl_configure_pins+0x248>
				nrf_gpio_pin_write(pin, write);
			}

			/* force input and disconnected buffer for low power */
			if (NRF_GET_LP(pins[i]) == NRF_LP_ENABLE) {
    2a28:	f857 300a 	ldr.w	r3, [r7, sl]
    2a2c:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    2a30:	d002      	beq.n	2a38 <pinctrl_configure_pins+0x3c>
				dir = NRF_GPIO_PIN_DIR_INPUT;
				input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    2a32:	2601      	movs	r6, #1
				dir = NRF_GPIO_PIN_DIR_INPUT;
    2a34:	2200      	movs	r2, #0
    2a36:	9203      	str	r2, [sp, #12]
			}

			nrf_gpio_cfg(pin, dir, input, NRF_GET_PULL(pins[i]),
    2a38:	2200      	movs	r2, #0
    2a3a:	9201      	str	r2, [sp, #4]
    2a3c:	f8cd 9000 	str.w	r9, [sp]
    2a40:	f3c3 13c1 	ubfx	r3, r3, #7, #2
    2a44:	4632      	mov	r2, r6
    2a46:	9903      	ldr	r1, [sp, #12]
    2a48:	4628      	mov	r0, r5
    2a4a:	f7ff ff93 	bl	2974 <nrf_gpio_cfg>
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    2a4e:	3401      	adds	r4, #1
    2a50:	b2e4      	uxtb	r4, r4
    2a52:	455c      	cmp	r4, fp
    2a54:	f080 80fa 	bcs.w	2c4c <pinctrl_configure_pins+0x250>
		nrf_gpio_pin_drive_t drive = NRF_GET_DRIVE(pins[i]);
    2a58:	ea4f 0a84 	mov.w	sl, r4, lsl #2
    2a5c:	f857 3024 	ldr.w	r3, [r7, r4, lsl #2]
    2a60:	f3c3 2943 	ubfx	r9, r3, #9, #4
		uint32_t pin = NRF_GET_PIN(pins[i]);
    2a64:	f003 057f 	and.w	r5, r3, #127	; 0x7f
		if (pin == NRF_PIN_DISCONNECTED) {
    2a68:	2d7f      	cmp	r5, #127	; 0x7f
    2a6a:	d0cf      	beq.n	2a0c <pinctrl_configure_pins+0x10>
		switch (NRF_GET_FUN(pins[i])) {
    2a6c:	0c1b      	lsrs	r3, r3, #16
    2a6e:	2b22      	cmp	r3, #34	; 0x22
    2a70:	f200 80ee 	bhi.w	2c50 <pinctrl_configure_pins+0x254>
    2a74:	a201      	add	r2, pc, #4	; (adr r2, 2a7c <pinctrl_configure_pins+0x80>)
    2a76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    2a7a:	bf00      	nop
    2a7c:	00002a13 	.word	0x00002a13
    2a80:	00002b09 	.word	0x00002b09
    2a84:	00002b17 	.word	0x00002b17
    2a88:	00002b23 	.word	0x00002b23
    2a8c:	00002b31 	.word	0x00002b31
    2a90:	00002b3f 	.word	0x00002b3f
    2a94:	00002b4b 	.word	0x00002b4b
    2a98:	00002c51 	.word	0x00002c51
    2a9c:	00002c51 	.word	0x00002c51
    2aa0:	00002c51 	.word	0x00002c51
    2aa4:	00002c51 	.word	0x00002c51
    2aa8:	00002b59 	.word	0x00002b59
    2aac:	00002b6d 	.word	0x00002b6d
    2ab0:	00002c51 	.word	0x00002c51
    2ab4:	00002c51 	.word	0x00002c51
    2ab8:	00002c51 	.word	0x00002c51
    2abc:	00002c51 	.word	0x00002c51
    2ac0:	00002c51 	.word	0x00002c51
    2ac4:	00002c51 	.word	0x00002c51
    2ac8:	00002c51 	.word	0x00002c51
    2acc:	00002c51 	.word	0x00002c51
    2ad0:	00002c51 	.word	0x00002c51
    2ad4:	00002b81 	.word	0x00002b81
    2ad8:	00002b93 	.word	0x00002b93
    2adc:	00002ba5 	.word	0x00002ba5
    2ae0:	00002bb7 	.word	0x00002bb7
    2ae4:	00002c51 	.word	0x00002c51
    2ae8:	00002c51 	.word	0x00002c51
    2aec:	00002c51 	.word	0x00002c51
    2af0:	00002bc9 	.word	0x00002bc9
    2af4:	00002bd9 	.word	0x00002bd9
    2af8:	00002be5 	.word	0x00002be5
    2afc:	00002bf5 	.word	0x00002bf5
    2b00:	00002c05 	.word	0x00002c05
    2b04:	00002c15 	.word	0x00002c15
			NRF_PSEL_UART(reg, RXD) = pin;
    2b08:	f8c8 5514 	str.w	r5, [r8, #1300]	; 0x514
			input = NRF_GPIO_PIN_INPUT_CONNECT;
    2b0c:	2600      	movs	r6, #0
			dir = NRF_GPIO_PIN_DIR_INPUT;
    2b0e:	9603      	str	r6, [sp, #12]
		uint32_t write = NO_WRITE;
    2b10:	f04f 31ff 	mov.w	r1, #4294967295
			break;
    2b14:	e782      	b.n	2a1c <pinctrl_configure_pins+0x20>
			NRF_PSEL_UART(reg, RTS) = pin;
    2b16:	f8c8 5508 	str.w	r5, [r8, #1288]	; 0x508
			input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    2b1a:	2601      	movs	r6, #1
			dir = NRF_GPIO_PIN_DIR_OUTPUT;
    2b1c:	9603      	str	r6, [sp, #12]
			write = 1U;
    2b1e:	4631      	mov	r1, r6
			break;
    2b20:	e77c      	b.n	2a1c <pinctrl_configure_pins+0x20>
			NRF_PSEL_UART(reg, CTS) = pin;
    2b22:	f8c8 5510 	str.w	r5, [r8, #1296]	; 0x510
			input = NRF_GPIO_PIN_INPUT_CONNECT;
    2b26:	2600      	movs	r6, #0
			dir = NRF_GPIO_PIN_DIR_INPUT;
    2b28:	9603      	str	r6, [sp, #12]
		uint32_t write = NO_WRITE;
    2b2a:	f04f 31ff 	mov.w	r1, #4294967295
			break;
    2b2e:	e775      	b.n	2a1c <pinctrl_configure_pins+0x20>
			NRF_PSEL_SPIM(reg, SCK) = pin;
    2b30:	f8c8 5508 	str.w	r5, [r8, #1288]	; 0x508
			input = NRF_GPIO_PIN_INPUT_CONNECT;
    2b34:	2600      	movs	r6, #0
			dir = NRF_GPIO_PIN_DIR_OUTPUT;
    2b36:	2301      	movs	r3, #1
    2b38:	9303      	str	r3, [sp, #12]
			write = 0U;
    2b3a:	4631      	mov	r1, r6
			break;
    2b3c:	e76e      	b.n	2a1c <pinctrl_configure_pins+0x20>
			NRF_PSEL_SPIM(reg, MOSI) = pin;
    2b3e:	f8c8 550c 	str.w	r5, [r8, #1292]	; 0x50c
			input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    2b42:	2601      	movs	r6, #1
			dir = NRF_GPIO_PIN_DIR_OUTPUT;
    2b44:	9603      	str	r6, [sp, #12]
			write = 0U;
    2b46:	2100      	movs	r1, #0
			break;
    2b48:	e768      	b.n	2a1c <pinctrl_configure_pins+0x20>
			NRF_PSEL_SPIM(reg, MISO) = pin;
    2b4a:	f8c8 5510 	str.w	r5, [r8, #1296]	; 0x510
			input = NRF_GPIO_PIN_INPUT_CONNECT;
    2b4e:	2600      	movs	r6, #0
			dir = NRF_GPIO_PIN_DIR_INPUT;
    2b50:	9603      	str	r6, [sp, #12]
		uint32_t write = NO_WRITE;
    2b52:	f04f 31ff 	mov.w	r1, #4294967295
			break;
    2b56:	e761      	b.n	2a1c <pinctrl_configure_pins+0x20>
			NRF_PSEL_TWIM(reg, SCL) = pin;
    2b58:	f8c8 5508 	str.w	r5, [r8, #1288]	; 0x508
			if (drive == NRF_DRIVE_S0S1) {
    2b5c:	f1b9 0f00 	cmp.w	r9, #0
    2b60:	d060      	beq.n	2c24 <pinctrl_configure_pins+0x228>
			input = NRF_GPIO_PIN_INPUT_CONNECT;
    2b62:	2600      	movs	r6, #0
			dir = NRF_GPIO_PIN_DIR_INPUT;
    2b64:	9603      	str	r6, [sp, #12]
		uint32_t write = NO_WRITE;
    2b66:	f04f 31ff 	mov.w	r1, #4294967295
    2b6a:	e757      	b.n	2a1c <pinctrl_configure_pins+0x20>
			NRF_PSEL_TWIM(reg, SDA) = pin;
    2b6c:	f8c8 550c 	str.w	r5, [r8, #1292]	; 0x50c
			if (drive == NRF_DRIVE_S0S1) {
    2b70:	f1b9 0f00 	cmp.w	r9, #0
    2b74:	d05e      	beq.n	2c34 <pinctrl_configure_pins+0x238>
			input = NRF_GPIO_PIN_INPUT_CONNECT;
    2b76:	2600      	movs	r6, #0
			dir = NRF_GPIO_PIN_DIR_INPUT;
    2b78:	9603      	str	r6, [sp, #12]
		uint32_t write = NO_WRITE;
    2b7a:	f04f 31ff 	mov.w	r1, #4294967295
    2b7e:	e74d      	b.n	2a1c <pinctrl_configure_pins+0x20>
			NRF_PSEL_PWM(reg, OUT[0]) = pin;
    2b80:	f8c8 5560 	str.w	r5, [r8, #1376]	; 0x560
			write = NRF_GET_INVERT(pins[i]);
    2b84:	f857 100a 	ldr.w	r1, [r7, sl]
    2b88:	f3c1 3180 	ubfx	r1, r1, #14, #1
			input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    2b8c:	2601      	movs	r6, #1
			dir = NRF_GPIO_PIN_DIR_OUTPUT;
    2b8e:	9603      	str	r6, [sp, #12]
			break;
    2b90:	e744      	b.n	2a1c <pinctrl_configure_pins+0x20>
			NRF_PSEL_PWM(reg, OUT[1]) = pin;
    2b92:	f8c8 5564 	str.w	r5, [r8, #1380]	; 0x564
			write = NRF_GET_INVERT(pins[i]);
    2b96:	f857 100a 	ldr.w	r1, [r7, sl]
    2b9a:	f3c1 3180 	ubfx	r1, r1, #14, #1
			input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    2b9e:	2601      	movs	r6, #1
			dir = NRF_GPIO_PIN_DIR_OUTPUT;
    2ba0:	9603      	str	r6, [sp, #12]
			break;
    2ba2:	e73b      	b.n	2a1c <pinctrl_configure_pins+0x20>
			NRF_PSEL_PWM(reg, OUT[2]) = pin;
    2ba4:	f8c8 5568 	str.w	r5, [r8, #1384]	; 0x568
			write = NRF_GET_INVERT(pins[i]);
    2ba8:	f857 100a 	ldr.w	r1, [r7, sl]
    2bac:	f3c1 3180 	ubfx	r1, r1, #14, #1
			input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    2bb0:	2601      	movs	r6, #1
			dir = NRF_GPIO_PIN_DIR_OUTPUT;
    2bb2:	9603      	str	r6, [sp, #12]
			break;
    2bb4:	e732      	b.n	2a1c <pinctrl_configure_pins+0x20>
			NRF_PSEL_PWM(reg, OUT[3]) = pin;
    2bb6:	f8c8 556c 	str.w	r5, [r8, #1388]	; 0x56c
			write = NRF_GET_INVERT(pins[i]);
    2bba:	f857 100a 	ldr.w	r1, [r7, sl]
    2bbe:	f3c1 3180 	ubfx	r1, r1, #14, #1
			input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    2bc2:	2601      	movs	r6, #1
			dir = NRF_GPIO_PIN_DIR_OUTPUT;
    2bc4:	9603      	str	r6, [sp, #12]
			break;
    2bc6:	e729      	b.n	2a1c <pinctrl_configure_pins+0x20>
			NRF_PSEL_QSPI(reg, SCK) = pin;
    2bc8:	f8c8 5524 	str.w	r5, [r8, #1316]	; 0x524
			input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    2bcc:	2601      	movs	r6, #1
			dir = NRF_GPIO_PIN_DIR_INPUT;
    2bce:	2300      	movs	r3, #0
    2bd0:	9303      	str	r3, [sp, #12]
		uint32_t write = NO_WRITE;
    2bd2:	f04f 31ff 	mov.w	r1, #4294967295
			break;
    2bd6:	e721      	b.n	2a1c <pinctrl_configure_pins+0x20>
			NRF_PSEL_QSPI(reg, CSN) = pin;
    2bd8:	f8c8 5528 	str.w	r5, [r8, #1320]	; 0x528
			input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    2bdc:	2601      	movs	r6, #1
			dir = NRF_GPIO_PIN_DIR_OUTPUT;
    2bde:	9603      	str	r6, [sp, #12]
			write = 1U;
    2be0:	4631      	mov	r1, r6
			break;
    2be2:	e71b      	b.n	2a1c <pinctrl_configure_pins+0x20>
			NRF_PSEL_QSPI(reg, IO0) = pin;
    2be4:	f8c8 5530 	str.w	r5, [r8, #1328]	; 0x530
			input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    2be8:	2601      	movs	r6, #1
			dir = NRF_GPIO_PIN_DIR_INPUT;
    2bea:	2300      	movs	r3, #0
    2bec:	9303      	str	r3, [sp, #12]
		uint32_t write = NO_WRITE;
    2bee:	f04f 31ff 	mov.w	r1, #4294967295
			break;
    2bf2:	e713      	b.n	2a1c <pinctrl_configure_pins+0x20>
			NRF_PSEL_QSPI(reg, IO1) = pin;
    2bf4:	f8c8 5534 	str.w	r5, [r8, #1332]	; 0x534
			input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    2bf8:	2601      	movs	r6, #1
			dir = NRF_GPIO_PIN_DIR_INPUT;
    2bfa:	2300      	movs	r3, #0
    2bfc:	9303      	str	r3, [sp, #12]
		uint32_t write = NO_WRITE;
    2bfe:	f04f 31ff 	mov.w	r1, #4294967295
			break;
    2c02:	e70b      	b.n	2a1c <pinctrl_configure_pins+0x20>
			NRF_PSEL_QSPI(reg, IO2) = pin;
    2c04:	f8c8 5538 	str.w	r5, [r8, #1336]	; 0x538
			input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    2c08:	2601      	movs	r6, #1
			dir = NRF_GPIO_PIN_DIR_INPUT;
    2c0a:	2300      	movs	r3, #0
    2c0c:	9303      	str	r3, [sp, #12]
		uint32_t write = NO_WRITE;
    2c0e:	f04f 31ff 	mov.w	r1, #4294967295
			break;
    2c12:	e703      	b.n	2a1c <pinctrl_configure_pins+0x20>
			NRF_PSEL_QSPI(reg, IO3) = pin;
    2c14:	f8c8 553c 	str.w	r5, [r8, #1340]	; 0x53c
			input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    2c18:	2601      	movs	r6, #1
			dir = NRF_GPIO_PIN_DIR_INPUT;
    2c1a:	2300      	movs	r3, #0
    2c1c:	9303      	str	r3, [sp, #12]
		uint32_t write = NO_WRITE;
    2c1e:	f04f 31ff 	mov.w	r1, #4294967295
			break;
    2c22:	e6fb      	b.n	2a1c <pinctrl_configure_pins+0x20>
			input = NRF_GPIO_PIN_INPUT_CONNECT;
    2c24:	464e      	mov	r6, r9
			dir = NRF_GPIO_PIN_DIR_INPUT;
    2c26:	f8cd 900c 	str.w	r9, [sp, #12]
		uint32_t write = NO_WRITE;
    2c2a:	f04f 31ff 	mov.w	r1, #4294967295
				drive = NRF_DRIVE_S0D1;
    2c2e:	f04f 0906 	mov.w	r9, #6
    2c32:	e6f3      	b.n	2a1c <pinctrl_configure_pins+0x20>
			input = NRF_GPIO_PIN_INPUT_CONNECT;
    2c34:	464e      	mov	r6, r9
			dir = NRF_GPIO_PIN_DIR_INPUT;
    2c36:	f8cd 900c 	str.w	r9, [sp, #12]
		uint32_t write = NO_WRITE;
    2c3a:	f04f 31ff 	mov.w	r1, #4294967295
				drive = NRF_DRIVE_S0D1;
    2c3e:	f04f 0906 	mov.w	r9, #6
    2c42:	e6eb      	b.n	2a1c <pinctrl_configure_pins+0x20>
				nrf_gpio_pin_write(pin, write);
    2c44:	4628      	mov	r0, r5
    2c46:	f7ff febb 	bl	29c0 <nrf_gpio_pin_write>
    2c4a:	e6ed      	b.n	2a28 <pinctrl_configure_pins+0x2c>
				     drive, NRF_GPIO_PIN_NOSENSE);
		}
	}

	return 0;
    2c4c:	2000      	movs	r0, #0
    2c4e:	e001      	b.n	2c54 <pinctrl_configure_pins+0x258>
		switch (NRF_GET_FUN(pins[i])) {
    2c50:	f06f 0085 	mvn.w	r0, #133	; 0x85
}
    2c54:	b005      	add	sp, #20
    2c56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2c5a:	bf00      	nop

00002c5c <callback_ctrl>:
static struct k_spinlock lock;
static sys_slist_t button_handlers;
static struct k_mutex button_handler_mut;

static int callback_ctrl(bool enable)
{
    2c5c:	b538      	push	{r3, r4, r5, lr}
	gpio_flags_t flags = enable ? GPIO_INT_LEVEL_ACTIVE : GPIO_INT_DISABLE;
    2c5e:	b120      	cbz	r0, 2c6a <callback_ctrl+0xe>
    2c60:	f04f 6598 	mov.w	r5, #79691776	; 0x4c00000
	int err = 0;

	/* This must be done with irqs disabled to avoid pin callback
	 * being fired before others are still not activated.
	 */
	for (size_t i = 0; (i < ARRAY_SIZE(buttons)) && !err; i++) {
    2c64:	2400      	movs	r4, #0
	int err = 0;
    2c66:	4620      	mov	r0, r4
	for (size_t i = 0; (i < ARRAY_SIZE(buttons)) && !err; i++) {
    2c68:	e00c      	b.n	2c84 <callback_ctrl+0x28>
	gpio_flags_t flags = enable ? GPIO_INT_LEVEL_ACTIVE : GPIO_INT_DISABLE;
    2c6a:	f44f 1500 	mov.w	r5, #2097152	; 0x200000
    2c6e:	e7f9      	b.n	2c64 <callback_ctrl+0x8>
 * @return a value from gpio_pin_interrupt_configure()
 */
static inline int gpio_pin_interrupt_configure_dt(const struct gpio_dt_spec *spec,
						  gpio_flags_t flags)
{
	return gpio_pin_interrupt_configure(spec->port, spec->pin, flags);
    2c70:	4b07      	ldr	r3, [pc, #28]	; (2c90 <callback_ctrl+0x34>)
    2c72:	f853 0034 	ldr.w	r0, [r3, r4, lsl #3]
    2c76:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
    2c7a:	7919      	ldrb	r1, [r3, #4]
		union { uintptr_t x; gpio_flags_t val; } parm2 = { .val = flags };
		return (int) arch_syscall_invoke3(parm0.x, parm1.x, parm2.x, K_SYSCALL_GPIO_PIN_INTERRUPT_CONFIGURE);
	}
#endif
	compiler_barrier();
	return z_impl_gpio_pin_interrupt_configure(port, pin, flags);
    2c7c:	462a      	mov	r2, r5
    2c7e:	f003 fd20 	bl	66c2 <z_impl_gpio_pin_interrupt_configure>
	for (size_t i = 0; (i < ARRAY_SIZE(buttons)) && !err; i++) {
    2c82:	3401      	adds	r4, #1
    2c84:	2c03      	cmp	r4, #3
    2c86:	d801      	bhi.n	2c8c <callback_ctrl+0x30>
    2c88:	2800      	cmp	r0, #0
    2c8a:	d0f1      	beq.n	2c70 <callback_ctrl+0x14>
		err = gpio_pin_interrupt_configure_dt(&buttons[i], flags);
	}

	return err;
}
    2c8c:	bd38      	pop	{r3, r4, r5, pc}
    2c8e:	bf00      	nop
    2c90:	00007a24 	.word	0x00007a24

00002c94 <get_buttons>:

static uint32_t get_buttons(void)
{
    2c94:	b538      	push	{r3, r4, r5, lr}
	uint32_t ret = 0;
	for (size_t i = 0; i < ARRAY_SIZE(buttons); i++) {
    2c96:	2400      	movs	r4, #0
	uint32_t ret = 0;
    2c98:	4625      	mov	r5, r4
	for (size_t i = 0; i < ARRAY_SIZE(buttons); i++) {
    2c9a:	e000      	b.n	2c9e <get_buttons+0xa>
    2c9c:	3401      	adds	r4, #1
    2c9e:	2c03      	cmp	r4, #3
    2ca0:	d810      	bhi.n	2cc4 <get_buttons+0x30>
 * @param spec GPIO specification from devicetree
 * @return a value from gpio_pin_get()
 */
static inline int gpio_pin_get_dt(const struct gpio_dt_spec *spec)
{
	return gpio_pin_get(spec->port, spec->pin);
    2ca2:	4b09      	ldr	r3, [pc, #36]	; (2cc8 <get_buttons+0x34>)
    2ca4:	eb03 02c4 	add.w	r2, r3, r4, lsl #3
    2ca8:	7911      	ldrb	r1, [r2, #4]
    2caa:	f853 0034 	ldr.w	r0, [r3, r4, lsl #3]
    2cae:	f003 fd5b 	bl	6768 <gpio_pin_get>
		int val;

		val = gpio_pin_get_dt(&buttons[i]);
		if (val < 0) {
    2cb2:	2800      	cmp	r0, #0
    2cb4:	db05      	blt.n	2cc2 <get_buttons+0x2e>
			LOG_ERR("Cannot read gpio pin");
			return 0;
		}
		if (val) {
    2cb6:	2800      	cmp	r0, #0
    2cb8:	d0f0      	beq.n	2c9c <get_buttons+0x8>
			ret |= 1U << i;
    2cba:	2301      	movs	r3, #1
    2cbc:	40a3      	lsls	r3, r4
    2cbe:	431d      	orrs	r5, r3
    2cc0:	e7ec      	b.n	2c9c <get_buttons+0x8>
			return 0;
    2cc2:	2500      	movs	r5, #0
		}
	}

	return ret;
}
    2cc4:	4628      	mov	r0, r5
    2cc6:	bd38      	pop	{r3, r4, r5, pc}
    2cc8:	00007a24 	.word	0x00007a24

00002ccc <button_pressed>:
	return dk_set_leds_state(DK_NO_LEDS_MSK, DK_ALL_LEDS_MSK);
}

static void button_pressed(const struct device *gpio_dev, struct gpio_callback *cb,
		    uint32_t pins)
{
    2ccc:	b510      	push	{r4, lr}
	__asm__ volatile(
    2cce:	f04f 0320 	mov.w	r3, #32
    2cd2:	f3ef 8411 	mrs	r4, BASEPRI
    2cd6:	f383 8812 	msr	BASEPRI_MAX, r3
    2cda:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock); // 自旋锁，上锁
	/***********临界区开始***********/

	/* Disable GPIO interrupt */
	int err = callback_ctrl(false);
    2cde:	2000      	movs	r0, #0
    2ce0:	f7ff ffbc 	bl	2c5c <callback_ctrl>

	if (err) {
		LOG_ERR("Cannot disable callbacks");
	}

	switch (state) {
    2ce4:	4b08      	ldr	r3, [pc, #32]	; (2d08 <button_pressed+0x3c>)
    2ce6:	781b      	ldrb	r3, [r3, #0]
    2ce8:	b123      	cbz	r3, 2cf4 <button_pressed+0x28>
	__asm__ volatile(
    2cea:	f384 8811 	msr	BASEPRI, r4
    2cee:	f3bf 8f6f 	isb	sy
		__ASSERT_NO_MSG(false);
		break;
	}
	/**********临界区结束***********/
	k_spin_unlock(&lock, key); // 自旋锁，开锁
}
    2cf2:	bd10      	pop	{r4, pc}
		state = STATE_SCANNING;
    2cf4:	4b04      	ldr	r3, [pc, #16]	; (2d08 <button_pressed+0x3c>)
    2cf6:	2201      	movs	r2, #1
    2cf8:	701a      	strb	r2, [r3, #0]
		k_work_reschedule(&buttons_scan, K_MSEC(1));
    2cfa:	2221      	movs	r2, #33	; 0x21
    2cfc:	2300      	movs	r3, #0
    2cfe:	4803      	ldr	r0, [pc, #12]	; (2d0c <button_pressed+0x40>)
    2d00:	f001 fc16 	bl	4530 <k_work_reschedule>
		break;
    2d04:	e7f1      	b.n	2cea <button_pressed+0x1e>
    2d06:	bf00      	nop
    2d08:	20000cc0 	.word	0x20000cc0
    2d0c:	200001b0 	.word	0x200001b0

00002d10 <button_handlers_call>:
{
    2d10:	b570      	push	{r4, r5, r6, lr}
    2d12:	4605      	mov	r5, r0
    2d14:	460e      	mov	r6, r1
	if (button_handler_cb != NULL) {
    2d16:	4b0f      	ldr	r3, [pc, #60]	; (2d54 <button_handlers_call+0x44>)
    2d18:	681b      	ldr	r3, [r3, #0]
    2d1a:	b103      	cbz	r3, 2d1e <button_handlers_call+0xe>
		button_handler_cb(button_state, has_changed);
    2d1c:	4798      	blx	r3
	return z_impl_k_mutex_lock(mutex, timeout);
    2d1e:	f04f 32ff 	mov.w	r2, #4294967295
    2d22:	f04f 33ff 	mov.w	r3, #4294967295
    2d26:	480c      	ldr	r0, [pc, #48]	; (2d58 <button_handlers_call+0x48>)
    2d28:	f001 f9ae 	bl	4088 <z_impl_k_mutex_lock>
	return list->head;
    2d2c:	4b0b      	ldr	r3, [pc, #44]	; (2d5c <button_handlers_call+0x4c>)
    2d2e:	681c      	ldr	r4, [r3, #0]
		SYS_SLIST_FOR_EACH_CONTAINER(&button_handlers, handler, node) {
    2d30:	b114      	cbz	r4, 2d38 <button_handlers_call+0x28>
    2d32:	3c04      	subs	r4, #4
    2d34:	e000      	b.n	2d38 <button_handlers_call+0x28>
    2d36:	3c04      	subs	r4, #4
    2d38:	b13c      	cbz	r4, 2d4a <button_handlers_call+0x3a>
			handler->cb(button_state, has_changed);
    2d3a:	6823      	ldr	r3, [r4, #0]
    2d3c:	4631      	mov	r1, r6
    2d3e:	4628      	mov	r0, r5
    2d40:	4798      	blx	r3
	return node->next;
    2d42:	6864      	ldr	r4, [r4, #4]
		SYS_SLIST_FOR_EACH_CONTAINER(&button_handlers, handler, node) {
    2d44:	2c00      	cmp	r4, #0
    2d46:	d1f6      	bne.n	2d36 <button_handlers_call+0x26>
    2d48:	e7f6      	b.n	2d38 <button_handlers_call+0x28>
	return z_impl_k_mutex_unlock(mutex);
    2d4a:	4803      	ldr	r0, [pc, #12]	; (2d58 <button_handlers_call+0x48>)
    2d4c:	f001 fa20 	bl	4190 <z_impl_k_mutex_unlock>
}
    2d50:	bd70      	pop	{r4, r5, r6, pc}
    2d52:	bf00      	nop
    2d54:	20000a90 	.word	0x20000a90
    2d58:	20000a64 	.word	0x20000a64
    2d5c:	20000a78 	.word	0x20000a78

00002d60 <buttons_scan_fn>:
{
    2d60:	b510      	push	{r4, lr}
	button_scan = get_buttons();
    2d62:	f7ff ff97 	bl	2c94 <get_buttons>
    2d66:	4604      	mov	r4, r0
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    2d68:	4b1b      	ldr	r3, [pc, #108]	; (2dd8 <buttons_scan_fn+0x78>)
    2d6a:	e8d3 2fef 	ldaex	r2, [r3]
    2d6e:	e8c3 4fe1 	stlex	r1, r4, [r3]
    2d72:	2900      	cmp	r1, #0
    2d74:	d1f9      	bne.n	2d6a <buttons_scan_fn+0xa>
	if (!initial_run) {
    2d76:	4b19      	ldr	r3, [pc, #100]	; (2ddc <buttons_scan_fn+0x7c>)
    2d78:	781b      	ldrb	r3, [r3, #0]
    2d7a:	b943      	cbnz	r3, 2d8e <buttons_scan_fn+0x2e>
		if (button_scan != last_button_scan) {
    2d7c:	4b18      	ldr	r3, [pc, #96]	; (2de0 <buttons_scan_fn+0x80>)
    2d7e:	6819      	ldr	r1, [r3, #0]
    2d80:	42a1      	cmp	r1, r4
    2d82:	d007      	beq.n	2d94 <buttons_scan_fn+0x34>
			button_handlers_call(button_scan, has_changed);
    2d84:	4061      	eors	r1, r4
    2d86:	4620      	mov	r0, r4
    2d88:	f7ff ffc2 	bl	2d10 <button_handlers_call>
    2d8c:	e002      	b.n	2d94 <buttons_scan_fn+0x34>
		initial_run = false;
    2d8e:	4b13      	ldr	r3, [pc, #76]	; (2ddc <buttons_scan_fn+0x7c>)
    2d90:	2200      	movs	r2, #0
    2d92:	701a      	strb	r2, [r3, #0]
	last_button_scan = button_scan;
    2d94:	4b12      	ldr	r3, [pc, #72]	; (2de0 <buttons_scan_fn+0x80>)
    2d96:	601c      	str	r4, [r3, #0]
	if (button_scan != 0) {
    2d98:	b984      	cbnz	r4, 2dbc <buttons_scan_fn+0x5c>
	__asm__ volatile(
    2d9a:	f04f 0320 	mov.w	r3, #32
    2d9e:	f3ef 8411 	mrs	r4, BASEPRI
    2da2:	f383 8812 	msr	BASEPRI_MAX, r3
    2da6:	f3bf 8f6f 	isb	sy
		switch (state) {
    2daa:	4b0e      	ldr	r3, [pc, #56]	; (2de4 <buttons_scan_fn+0x84>)
    2dac:	781b      	ldrb	r3, [r3, #0]
    2dae:	2b01      	cmp	r3, #1
    2db0:	d00b      	beq.n	2dca <buttons_scan_fn+0x6a>
	__asm__ volatile(
    2db2:	f384 8811 	msr	BASEPRI, r4
    2db6:	f3bf 8f6f 	isb	sy
}
    2dba:	bd10      	pop	{r4, pc}
		k_work_reschedule(&buttons_scan,
    2dbc:	f44f 72a4 	mov.w	r2, #328	; 0x148
    2dc0:	2300      	movs	r3, #0
    2dc2:	4809      	ldr	r0, [pc, #36]	; (2de8 <buttons_scan_fn+0x88>)
    2dc4:	f001 fbb4 	bl	4530 <k_work_reschedule>
    2dc8:	e7f7      	b.n	2dba <buttons_scan_fn+0x5a>
			state = STATE_WAITING;
    2dca:	4b06      	ldr	r3, [pc, #24]	; (2de4 <buttons_scan_fn+0x84>)
    2dcc:	2200      	movs	r2, #0
    2dce:	701a      	strb	r2, [r3, #0]
			err = callback_ctrl(true);
    2dd0:	2001      	movs	r0, #1
    2dd2:	f7ff ff43 	bl	2c5c <callback_ctrl>
			break;
    2dd6:	e7ec      	b.n	2db2 <buttons_scan_fn+0x52>
    2dd8:	20000a8c 	.word	0x20000a8c
    2ddc:	20000134 	.word	0x20000134
    2de0:	20000a60 	.word	0x20000a60
    2de4:	20000cc0 	.word	0x20000cc0
    2de8:	200001b0 	.word	0x200001b0

00002dec <dk_read_buttons>:
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    2dec:	4b06      	ldr	r3, [pc, #24]	; (2e08 <dk_read_buttons+0x1c>)
    2dee:	e8d3 3faf 	lda	r3, [r3]
void dk_read_buttons(uint32_t *button_state, uint32_t *has_changed)
{
	static uint32_t last_state;
	uint32_t current_state = atomic_get(&my_buttons);

	if (button_state != NULL) {
    2df2:	b100      	cbz	r0, 2df6 <dk_read_buttons+0xa>
		*button_state = current_state;
    2df4:	6003      	str	r3, [r0, #0]
	}

	if (has_changed != NULL) {
    2df6:	b119      	cbz	r1, 2e00 <dk_read_buttons+0x14>
		*has_changed = (current_state ^ last_state);
    2df8:	4a04      	ldr	r2, [pc, #16]	; (2e0c <dk_read_buttons+0x20>)
    2dfa:	6812      	ldr	r2, [r2, #0]
    2dfc:	405a      	eors	r2, r3
    2dfe:	600a      	str	r2, [r1, #0]
	}

	last_state = current_state;
    2e00:	4a02      	ldr	r2, [pc, #8]	; (2e0c <dk_read_buttons+0x20>)
    2e02:	6013      	str	r3, [r2, #0]
}
    2e04:	4770      	bx	lr
    2e06:	bf00      	nop
    2e08:	20000a8c 	.word	0x20000a8c
    2e0c:	20000a5c 	.word	0x20000a5c

00002e10 <dk_buttons_init>:
{
    2e10:	b538      	push	{r3, r4, r5, lr}
	button_handler_cb = button_handler;
    2e12:	4b33      	ldr	r3, [pc, #204]	; (2ee0 <dk_buttons_init+0xd0>)
    2e14:	6018      	str	r0, [r3, #0]
	return z_impl_k_mutex_init(mutex);
    2e16:	4833      	ldr	r0, [pc, #204]	; (2ee4 <dk_buttons_init+0xd4>)
    2e18:	f004 f831 	bl	6e7e <z_impl_k_mutex_init>
	for (size_t i = 0; i < ARRAY_SIZE(buttons); i++) {
    2e1c:	2400      	movs	r4, #0
    2e1e:	e00b      	b.n	2e38 <dk_buttons_init+0x28>
			GPIO_PULL_UP : GPIO_PULL_DOWN;
    2e20:	2120      	movs	r1, #32
		err = gpio_pin_configure_dt(&buttons[i], GPIO_INPUT | flags);
    2e22:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
    2e26:	4830      	ldr	r0, [pc, #192]	; (2ee8 <dk_buttons_init+0xd8>)
    2e28:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
    2e2c:	f003 fc85 	bl	673a <gpio_pin_configure_dt>
		if (err) {
    2e30:	4603      	mov	r3, r0
    2e32:	2800      	cmp	r0, #0
    2e34:	d152      	bne.n	2edc <dk_buttons_init+0xcc>
	for (size_t i = 0; i < ARRAY_SIZE(buttons); i++) {
    2e36:	3401      	adds	r4, #1
    2e38:	2c03      	cmp	r4, #3
    2e3a:	d808      	bhi.n	2e4e <dk_buttons_init+0x3e>
			buttons[i].dt_flags & GPIO_ACTIVE_LOW ?
    2e3c:	4b2a      	ldr	r3, [pc, #168]	; (2ee8 <dk_buttons_init+0xd8>)
    2e3e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
    2e42:	88db      	ldrh	r3, [r3, #6]
			GPIO_PULL_UP : GPIO_PULL_DOWN;
    2e44:	f013 0f01 	tst.w	r3, #1
    2e48:	d0ea      	beq.n	2e20 <dk_buttons_init+0x10>
    2e4a:	2110      	movs	r1, #16
    2e4c:	e7e9      	b.n	2e22 <dk_buttons_init+0x12>
	for (size_t i = 0; i < ARRAY_SIZE(buttons); i++) {
    2e4e:	2400      	movs	r4, #0
	uint32_t pin_mask = 0;
    2e50:	4625      	mov	r5, r4
    2e52:	e007      	b.n	2e64 <dk_buttons_init+0x54>
		pin_mask |= BIT(buttons[i].pin);
    2e54:	4b24      	ldr	r3, [pc, #144]	; (2ee8 <dk_buttons_init+0xd8>)
    2e56:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
    2e5a:	791a      	ldrb	r2, [r3, #4]
    2e5c:	2301      	movs	r3, #1
    2e5e:	4093      	lsls	r3, r2
    2e60:	431d      	orrs	r5, r3
	for (size_t i = 0; i < ARRAY_SIZE(buttons); i++) {
    2e62:	3401      	adds	r4, #1
    2e64:	2c03      	cmp	r4, #3
    2e66:	d80d      	bhi.n	2e84 <dk_buttons_init+0x74>
	return gpio_pin_interrupt_configure(spec->port, spec->pin, flags);
    2e68:	4b1f      	ldr	r3, [pc, #124]	; (2ee8 <dk_buttons_init+0xd8>)
    2e6a:	f853 0034 	ldr.w	r0, [r3, r4, lsl #3]
    2e6e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
    2e72:	7919      	ldrb	r1, [r3, #4]
    2e74:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    2e78:	f003 fc23 	bl	66c2 <z_impl_gpio_pin_interrupt_configure>
		if (err) {
    2e7c:	4603      	mov	r3, r0
    2e7e:	2800      	cmp	r0, #0
    2e80:	d0e8      	beq.n	2e54 <dk_buttons_init+0x44>
    2e82:	e02b      	b.n	2edc <dk_buttons_init+0xcc>
				      gpio_port_pins_t pin_mask)
{
	__ASSERT(callback, "Callback pointer should not be NULL");
	__ASSERT(handler, "Callback handler pointer should not be NULL");

	callback->handler = handler;
    2e84:	4b19      	ldr	r3, [pc, #100]	; (2eec <dk_buttons_init+0xdc>)
    2e86:	4a1a      	ldr	r2, [pc, #104]	; (2ef0 <dk_buttons_init+0xe0>)
    2e88:	605a      	str	r2, [r3, #4]
	callback->pin_mask = pin_mask;
    2e8a:	609d      	str	r5, [r3, #8]
	for (size_t i = 0; i < ARRAY_SIZE(buttons); i++) {
    2e8c:	2400      	movs	r4, #0
    2e8e:	2c03      	cmp	r4, #3
    2e90:	d809      	bhi.n	2ea6 <dk_buttons_init+0x96>
		err = gpio_add_callback(buttons[i].port, &gpio_cb);
    2e92:	4916      	ldr	r1, [pc, #88]	; (2eec <dk_buttons_init+0xdc>)
    2e94:	4b14      	ldr	r3, [pc, #80]	; (2ee8 <dk_buttons_init+0xd8>)
    2e96:	f853 0034 	ldr.w	r0, [r3, r4, lsl #3]
    2e9a:	f003 fc92 	bl	67c2 <gpio_add_callback>
		if (err) {
    2e9e:	4603      	mov	r3, r0
    2ea0:	b9e0      	cbnz	r0, 2edc <dk_buttons_init+0xcc>
	for (size_t i = 0; i < ARRAY_SIZE(buttons); i++) {
    2ea2:	3401      	adds	r4, #1
    2ea4:	e7f3      	b.n	2e8e <dk_buttons_init+0x7e>
	k_work_init_delayable(&buttons_scan, buttons_scan_fn);
    2ea6:	4c13      	ldr	r4, [pc, #76]	; (2ef4 <dk_buttons_init+0xe4>)
    2ea8:	4913      	ldr	r1, [pc, #76]	; (2ef8 <dk_buttons_init+0xe8>)
    2eaa:	4620      	mov	r0, r4
    2eac:	f004 f86d 	bl	6f8a <k_work_init_delayable>
	state = STATE_SCANNING;
    2eb0:	4b12      	ldr	r3, [pc, #72]	; (2efc <dk_buttons_init+0xec>)
    2eb2:	2201      	movs	r2, #1
    2eb4:	701a      	strb	r2, [r3, #0]
	k_work_schedule(&buttons_scan, K_NO_WAIT);
    2eb6:	2200      	movs	r2, #0
    2eb8:	2300      	movs	r3, #0
    2eba:	4620      	mov	r0, r4
    2ebc:	f001 fb30 	bl	4520 <k_work_schedule>
	dk_read_buttons(NULL, NULL);
    2ec0:	2100      	movs	r1, #0
    2ec2:	4608      	mov	r0, r1
    2ec4:	f7ff ff92 	bl	2dec <dk_read_buttons>
	atomic_set(&my_buttons, (atomic_val_t)get_buttons());// 原子操作赋值：get_buttons() 原子赋值给 my_buttons
    2ec8:	f7ff fee4 	bl	2c94 <get_buttons>
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    2ecc:	4b0c      	ldr	r3, [pc, #48]	; (2f00 <dk_buttons_init+0xf0>)
    2ece:	e8d3 2fef 	ldaex	r2, [r3]
    2ed2:	e8c3 0fe1 	stlex	r1, r0, [r3]
    2ed6:	2900      	cmp	r1, #0
    2ed8:	d1f9      	bne.n	2ece <dk_buttons_init+0xbe>
	return 0;
    2eda:	2300      	movs	r3, #0
}
    2edc:	4618      	mov	r0, r3
    2ede:	bd38      	pop	{r3, r4, r5, pc}
    2ee0:	20000a90 	.word	0x20000a90
    2ee4:	20000a64 	.word	0x20000a64
    2ee8:	00007a24 	.word	0x00007a24
    2eec:	20000a80 	.word	0x20000a80
    2ef0:	00002ccd 	.word	0x00002ccd
    2ef4:	200001b0 	.word	0x200001b0
    2ef8:	00002d61 	.word	0x00002d61
    2efc:	20000cc0 	.word	0x20000cc0
    2f00:	20000a8c 	.word	0x20000a8c

00002f04 <dk_set_leds_state>:
	return dk_set_leds_state(leds, DK_ALL_LEDS_MSK);
}

int dk_set_leds_state(uint32_t leds_on_mask, uint32_t leds_off_mask)
{
	if ((leds_on_mask & ~DK_ALL_LEDS_MSK) != 0 ||
    2f04:	280f      	cmp	r0, #15
    2f06:	d823      	bhi.n	2f50 <dk_set_leds_state+0x4c>
{
    2f08:	b570      	push	{r4, r5, r6, lr}
    2f0a:	4605      	mov	r5, r0
    2f0c:	460e      	mov	r6, r1
	if ((leds_on_mask & ~DK_ALL_LEDS_MSK) != 0 ||
    2f0e:	290f      	cmp	r1, #15
    2f10:	d822      	bhi.n	2f58 <dk_set_leds_state+0x54>
	   (leds_off_mask & ~DK_ALL_LEDS_MSK) != 0) {
		return -EINVAL;
	}

	for (size_t i = 0; i < ARRAY_SIZE(leds); i++) {
    2f12:	2400      	movs	r4, #0
    2f14:	e00b      	b.n	2f2e <dk_set_leds_state+0x2a>
		int val, err;

		if (BIT(i) & leds_on_mask) {
			val = 1;
    2f16:	2201      	movs	r2, #1
	return gpio_pin_set(spec->port, spec->pin, value);
    2f18:	4b11      	ldr	r3, [pc, #68]	; (2f60 <dk_set_leds_state+0x5c>)
    2f1a:	eb03 01c4 	add.w	r1, r3, r4, lsl #3
    2f1e:	7909      	ldrb	r1, [r1, #4]
    2f20:	f853 0034 	ldr.w	r0, [r3, r4, lsl #3]
    2f24:	f003 fc40 	bl	67a8 <gpio_pin_set>
		} else {
			continue;
		}

		err = gpio_pin_set_dt(&leds[i], val);
		if (err) {
    2f28:	4603      	mov	r3, r0
    2f2a:	b978      	cbnz	r0, 2f4c <dk_set_leds_state+0x48>
	for (size_t i = 0; i < ARRAY_SIZE(leds); i++) {
    2f2c:	3401      	adds	r4, #1
    2f2e:	2c03      	cmp	r4, #3
    2f30:	d80b      	bhi.n	2f4a <dk_set_leds_state+0x46>
		if (BIT(i) & leds_on_mask) {
    2f32:	fa25 f304 	lsr.w	r3, r5, r4
    2f36:	f013 0f01 	tst.w	r3, #1
    2f3a:	d1ec      	bne.n	2f16 <dk_set_leds_state+0x12>
		} else if (BIT(i) & leds_off_mask) {
    2f3c:	fa26 f304 	lsr.w	r3, r6, r4
    2f40:	f013 0f01 	tst.w	r3, #1
    2f44:	d0f2      	beq.n	2f2c <dk_set_leds_state+0x28>
			val = 0;
    2f46:	2200      	movs	r2, #0
    2f48:	e7e6      	b.n	2f18 <dk_set_leds_state+0x14>
			LOG_ERR("Cannot write LED gpio");
			return err;
		}
	}

	return 0;
    2f4a:	2300      	movs	r3, #0
}
    2f4c:	4618      	mov	r0, r3
    2f4e:	bd70      	pop	{r4, r5, r6, pc}
		return -EINVAL;
    2f50:	f06f 0315 	mvn.w	r3, #21
}
    2f54:	4618      	mov	r0, r3
    2f56:	4770      	bx	lr
		return -EINVAL;
    2f58:	f06f 0315 	mvn.w	r3, #21
    2f5c:	e7f6      	b.n	2f4c <dk_set_leds_state+0x48>
    2f5e:	bf00      	nop
    2f60:	00007a04 	.word	0x00007a04

00002f64 <dk_leds_init>:
{
    2f64:	b510      	push	{r4, lr}
	for (size_t i = 0; i < ARRAY_SIZE(leds); i++) {
    2f66:	2400      	movs	r4, #0
    2f68:	2c03      	cmp	r4, #3
    2f6a:	d80a      	bhi.n	2f82 <dk_leds_init+0x1e>
		err = gpio_pin_configure_dt(&leds[i], GPIO_OUTPUT);
    2f6c:	f44f 3100 	mov.w	r1, #131072	; 0x20000
    2f70:	4807      	ldr	r0, [pc, #28]	; (2f90 <dk_leds_init+0x2c>)
    2f72:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
    2f76:	f003 fbe0 	bl	673a <gpio_pin_configure_dt>
		if (err) {
    2f7a:	4603      	mov	r3, r0
    2f7c:	b930      	cbnz	r0, 2f8c <dk_leds_init+0x28>
	for (size_t i = 0; i < ARRAY_SIZE(leds); i++) {
    2f7e:	3401      	adds	r4, #1
    2f80:	e7f2      	b.n	2f68 <dk_leds_init+0x4>
	return dk_set_leds_state(DK_NO_LEDS_MSK, DK_ALL_LEDS_MSK);
    2f82:	210f      	movs	r1, #15
    2f84:	2000      	movs	r0, #0
    2f86:	f7ff ffbd 	bl	2f04 <dk_set_leds_state>
    2f8a:	4603      	mov	r3, r0
}
    2f8c:	4618      	mov	r0, r3
    2f8e:	bd10      	pop	{r4, pc}
    2f90:	00007a04 	.word	0x00007a04

00002f94 <dk_set_led>:

int dk_set_led(uint8_t led_idx, uint32_t val)
{
	int err;

	if (led_idx >= ARRAY_SIZE(leds)) {
    2f94:	2803      	cmp	r0, #3
    2f96:	d80a      	bhi.n	2fae <dk_set_led+0x1a>
{
    2f98:	b508      	push	{r3, lr}
    2f9a:	460a      	mov	r2, r1
    2f9c:	4b05      	ldr	r3, [pc, #20]	; (2fb4 <dk_set_led+0x20>)
    2f9e:	eb03 01c0 	add.w	r1, r3, r0, lsl #3
    2fa2:	7909      	ldrb	r1, [r1, #4]
    2fa4:	f853 0030 	ldr.w	r0, [r3, r0, lsl #3]
    2fa8:	f003 fbfe 	bl	67a8 <gpio_pin_set>
	err = gpio_pin_set_dt(&leds[led_idx], val);
	if (err) {
		LOG_ERR("Cannot write LED gpio");
	}
	return err;
}
    2fac:	bd08      	pop	{r3, pc}
		return -EINVAL;
    2fae:	f06f 0015 	mvn.w	r0, #21
}
    2fb2:	4770      	bx	lr
    2fb4:	00007a04 	.word	0x00007a04

00002fb8 <SystemCoreClockUpdate>:
void SystemCoreClockUpdate(void)
{
#if defined(NRF_TRUSTZONE_NONSECURE)
    SystemCoreClock = __SYSTEM_CLOCK_MAX >> (NRF_CLOCK_NS->HFCLKCTRL & (CLOCK_HFCLKCTRL_HCLK_Msk));
#else
    SystemCoreClock = __SYSTEM_CLOCK_MAX >> (NRF_CLOCK_S->HFCLKCTRL & (CLOCK_HFCLKCTRL_HCLK_Msk));
    2fb8:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2fbc:	f8d3 2558 	ldr.w	r2, [r3, #1368]	; 0x558
    2fc0:	f002 0203 	and.w	r2, r2, #3
    2fc4:	4b02      	ldr	r3, [pc, #8]	; (2fd0 <SystemCoreClockUpdate+0x18>)
    2fc6:	40d3      	lsrs	r3, r2
    2fc8:	4a02      	ldr	r2, [pc, #8]	; (2fd4 <SystemCoreClockUpdate+0x1c>)
    2fca:	6013      	str	r3, [r2, #0]
#endif
}
    2fcc:	4770      	bx	lr
    2fce:	bf00      	nop
    2fd0:	07a12000 	.word	0x07a12000
    2fd4:	20000048 	.word	0x20000048

00002fd8 <SystemInit>:

void SystemInit(void)
{
    2fd8:	b508      	push	{r3, lr}
            SAU->CTRL |= (1 << SAU_CTRL_ALLNS_Pos);
        #endif

        /* Workaround for Errata 97 "ERASEPROTECT, APPROTECT, or startup problems" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_97())
    2fda:	f003 fc8c 	bl	68f6 <nrf53_errata_97>
    2fde:	b168      	cbz	r0, 2ffc <SystemInit+0x24>
        {
            if (*((volatile uint32_t *)0x50004A20ul) == 0)
    2fe0:	4b4e      	ldr	r3, [pc, #312]	; (311c <SystemInit+0x144>)
    2fe2:	f8d3 3a20 	ldr.w	r3, [r3, #2592]	; 0xa20
    2fe6:	b94b      	cbnz	r3, 2ffc <SystemInit+0x24>
            {
                *((volatile uint32_t *)0x50004A20ul) = 0xDul;
    2fe8:	4b4c      	ldr	r3, [pc, #304]	; (311c <SystemInit+0x144>)
    2fea:	220d      	movs	r2, #13
    2fec:	f8c3 2a20 	str.w	r2, [r3, #2592]	; 0xa20
                *((volatile uint32_t *)0x5000491Cul) = 0x1ul;
    2ff0:	2201      	movs	r2, #1
    2ff2:	f8c3 291c 	str.w	r2, [r3, #2332]	; 0x91c
                *((volatile uint32_t *)0x5000491Cul) = 0x0ul;
    2ff6:	2200      	movs	r2, #0
    2ff8:	f8c3 291c 	str.w	r2, [r3, #2332]	; 0x91c
{
    2ffc:	2200      	movs	r2, #0
    2ffe:	e00b      	b.n	3018 <SystemInit+0x40>
        for (index = 0; index < 32ul && NRF_FICR_S->TRIMCNF[index].ADDR != (uint32_t *)0xFFFFFFFFul; index++){
            #if defined ( __ICCARM__ )
                /* IAR will complain about the order of volatile pointer accesses. */
                #pragma diag_suppress=Pa082
            #endif
            *((volatile uint32_t *)NRF_FICR_S->TRIMCNF[index].ADDR) = NRF_FICR_S->TRIMCNF[index].DATA;
    3000:	f102 0360 	add.w	r3, r2, #96	; 0x60
    3004:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
    3008:	f851 1033 	ldr.w	r1, [r1, r3, lsl #3]
    300c:	00db      	lsls	r3, r3, #3
    300e:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
    3012:	685b      	ldr	r3, [r3, #4]
    3014:	600b      	str	r3, [r1, #0]
        for (index = 0; index < 32ul && NRF_FICR_S->TRIMCNF[index].ADDR != (uint32_t *)0xFFFFFFFFul; index++){
    3016:	3201      	adds	r2, #1
    3018:	2a1f      	cmp	r2, #31
    301a:	d808      	bhi.n	302e <SystemInit+0x56>
    301c:	f102 0360 	add.w	r3, r2, #96	; 0x60
    3020:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
    3024:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
    3028:	f1b3 3fff 	cmp.w	r3, #4294967295
    302c:	d1e8      	bne.n	3000 <SystemInit+0x28>
        }

        /* errata 64 must be before errata 42, as errata 42 is dependant on the changes in errata 64*/
        /* Workaround for Errata 64 "VREGMAIN has invalid configuration when CPU is running at 128 MHz" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_64())
    302e:	f003 fc3a 	bl	68a6 <nrf53_errata_64>
    3032:	b130      	cbz	r0, 3042 <SystemInit+0x6a>
        {
            *((volatile uint32_t *)0x5000470Cul) = 0x29ul;
    3034:	4b39      	ldr	r3, [pc, #228]	; (311c <SystemInit+0x144>)
    3036:	2229      	movs	r2, #41	; 0x29
    3038:	f8c3 270c 	str.w	r2, [r3, #1804]	; 0x70c
            *((volatile uint32_t *)0x5000473Cul) = 0x3ul;
    303c:	2203      	movs	r2, #3
    303e:	f8c3 273c 	str.w	r2, [r3, #1852]	; 0x73c
        }

        /* Workaround for Errata 42 "Reset value of HFCLKCTRL is invalid" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_42())
    3042:	f003 fbe4 	bl	680e <nrf53_errata_42>
    3046:	b140      	cbz	r0, 305a <SystemInit+0x82>
        {
            *((volatile uint32_t *)0x50039530ul) = 0xBEEF0044ul;
    3048:	4b35      	ldr	r3, [pc, #212]	; (3120 <SystemInit+0x148>)
    304a:	4a36      	ldr	r2, [pc, #216]	; (3124 <SystemInit+0x14c>)
    304c:	f8c3 2530 	str.w	r2, [r3, #1328]	; 0x530
            NRF_CLOCK_S->HFCLKCTRL = CLOCK_HFCLKCTRL_HCLK_Div2 << CLOCK_HFCLKCTRL_HCLK_Pos;
    3050:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    3054:	2201      	movs	r2, #1
    3056:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558
        }

        /* Workaround for Errata 46 "Higher power consumption of LFRC" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_46())
    305a:	f003 fbec 	bl	6836 <nrf53_errata_46>
    305e:	b118      	cbz	r0, 3068 <SystemInit+0x90>
        {
            *((volatile uint32_t *)0x5003254Cul) = 0;
    3060:	4b31      	ldr	r3, [pc, #196]	; (3128 <SystemInit+0x150>)
    3062:	2200      	movs	r2, #0
    3064:	f8c3 254c 	str.w	r2, [r3, #1356]	; 0x54c
        }

        /* Workaround for Errata 49 "SLEEPENTER and SLEEPEXIT events asserted after pin reset" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_49())
    3068:	f003 fbfd 	bl	6866 <nrf53_errata_49>
    306c:	b168      	cbz	r0, 308a <SystemInit+0xb2>
        {
            if (NRF_RESET_S->RESETREAS & RESET_RESETREAS_RESETPIN_Msk)
    306e:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    3072:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    3076:	f013 0f01 	tst.w	r3, #1
    307a:	d006      	beq.n	308a <SystemInit+0xb2>
            {
                NRF_POWER_S->EVENTS_SLEEPENTER = 0;
    307c:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    3080:	2200      	movs	r2, #0
    3082:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
                NRF_POWER_S->EVENTS_SLEEPEXIT = 0;
    3086:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
            }
        }

        /* Workaround for Errata 55 "Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_55())
    308a:	f003 fc00 	bl	688e <nrf53_errata_55>
    308e:	b160      	cbz	r0, 30aa <SystemInit+0xd2>
        {
            if (NRF_RESET_S->RESETREAS & RESET_RESETREAS_RESETPIN_Msk){
    3090:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    3094:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    3098:	f013 0f01 	tst.w	r3, #1
    309c:	d005      	beq.n	30aa <SystemInit+0xd2>
                NRF_RESET_S->RESETREAS = ~RESET_RESETREAS_RESETPIN_Msk;
    309e:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    30a2:	f06f 0201 	mvn.w	r2, #1
    30a6:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
            }
        }

        /* Workaround for Errata 69 "VREGMAIN configuration is not retained in System OFF" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_69())
    30aa:	f003 fc10 	bl	68ce <nrf53_errata_69>
    30ae:	b118      	cbz	r0, 30b8 <SystemInit+0xe0>
        {
            *((volatile uint32_t *)0x5000470Cul) =0x65ul;
    30b0:	4b1a      	ldr	r3, [pc, #104]	; (311c <SystemInit+0x144>)
    30b2:	2265      	movs	r2, #101	; 0x65
    30b4:	f8c3 270c 	str.w	r2, [r3, #1804]	; 0x70c
        }

        if (nrf53_errata_140())
    30b8:	f003 fc31 	bl	691e <nrf53_errata_140>
    30bc:	b120      	cbz	r0, 30c8 <SystemInit+0xf0>
        {
            if (*(volatile uint32_t *)0x50032420 & 0x80000000)
    30be:	4b1a      	ldr	r3, [pc, #104]	; (3128 <SystemInit+0x150>)
    30c0:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
    30c4:	2b00      	cmp	r3, #0
    30c6:	db11      	blt.n	30ec <SystemInit+0x114>

        #endif

        /* Allow Non-Secure code to run FPU instructions.
         * If only the secure code should control FPU power state these registers should be configured accordingly in the secure application code. */
        SCB->NSACR |= (3UL << 10);
    30c8:	4a18      	ldr	r2, [pc, #96]	; (312c <SystemInit+0x154>)
    30ca:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
    30ce:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
    30d2:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
                /* Do nothing, allow user code to handle APPROTECT. Use this if you want to enable authenticated debug. */

        #else
            /* Load APPROTECT soft branch from UICR.
               If UICR->APPROTECT is disabled, CTRLAP->APPROTECT will be disabled. */
            NRF_CTRLAP_S->APPROTECT.DISABLE = NRF_UICR_S->APPROTECT;
    30d6:	4a16      	ldr	r2, [pc, #88]	; (3130 <SystemInit+0x158>)
    30d8:	6811      	ldr	r1, [r2, #0]
    30da:	4b16      	ldr	r3, [pc, #88]	; (3134 <SystemInit+0x15c>)
    30dc:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
                /* Do nothing, allow user code to handle SECURE APPROTECT. Use this if you want to enable authenticated debug. */

        #else
            /* Load SECURE APPROTECT soft branch from UICR.
               If UICR->SECUREAPPROTECT is disabled, CTRLAP->SECUREAPPROTECT will be disabled. */
            NRF_CTRLAP_S->SECUREAPPROTECT.DISABLE = NRF_UICR_S->SECUREAPPROTECT;
    30e0:	69d2      	ldr	r2, [r2, #28]
    30e2:	f8c3 254c 	str.w	r2, [r3, #1356]	; 0x54c
        SCB->CPACR |= (3UL << 20) | (3UL << 22);
        __DSB();
        __ISB();
    #endif

    SystemCoreClockUpdate();
    30e6:	f7ff ff67 	bl	2fb8 <SystemCoreClockUpdate>
}
    30ea:	bd08      	pop	{r3, pc}
                NRF_CLOCK_S->LFCLKSRC = CLOCK_LFCLKSRC_SRC_LFSYNT;
    30ec:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    30f0:	2203      	movs	r2, #3
    30f2:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
                NRF_CLOCK_S->TASKS_LFCLKSTART = 1;
    30f6:	2201      	movs	r2, #1
    30f8:	609a      	str	r2, [r3, #8]
                while (NRF_CLOCK_S->EVENTS_LFCLKSTARTED == 0) {}
    30fa:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    30fe:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
    3102:	2b00      	cmp	r3, #0
    3104:	d0f9      	beq.n	30fa <SystemInit+0x122>
                NRF_CLOCK_S->EVENTS_LFCLKSTARTED = 0;
    3106:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    310a:	2200      	movs	r2, #0
    310c:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
                NRF_CLOCK_S->TASKS_LFCLKSTOP = 1;
    3110:	2201      	movs	r2, #1
    3112:	60da      	str	r2, [r3, #12]
                NRF_CLOCK_S->LFCLKSRC = CLOCK_LFCLKSRC_SRC_LFRC;
    3114:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    3118:	e7d6      	b.n	30c8 <SystemInit+0xf0>
    311a:	bf00      	nop
    311c:	50004000 	.word	0x50004000
    3120:	50039000 	.word	0x50039000
    3124:	beef0044 	.word	0xbeef0044
    3128:	50032000 	.word	0x50032000
    312c:	e000ed00 	.word	0xe000ed00
    3130:	00ff8000 	.word	0x00ff8000
    3134:	50006000 	.word	0x50006000

00003138 <nrfx_flag32_alloc>:
{
    return (mask & NRFX_BIT(bitpos)) ? false : true;
}

nrfx_err_t nrfx_flag32_alloc(nrfx_atomic_t * p_mask, uint8_t *p_flag)
{
    3138:	b510      	push	{r4, lr}
    int8_t idx;
    uint32_t new_mask, prev_mask;

    do {
        prev_mask = *p_mask;
    313a:	6804      	ldr	r4, [r0, #0]
        idx = 31 - NRF_CLZ(prev_mask);
    313c:	fab4 f384 	clz	r3, r4
    3140:	f1c3 031f 	rsb	r3, r3, #31
    3144:	fa5f fc83 	uxtb.w	ip, r3
        if (idx < 0) {
    3148:	2b00      	cmp	r3, #0
    314a:	db12      	blt.n	3172 <nrfx_flag32_alloc+0x3a>
            return NRFX_ERROR_NO_MEM;
        }

        new_mask = prev_mask & ~NRFX_BIT(idx);
    314c:	2201      	movs	r2, #1
    314e:	fa02 f303 	lsl.w	r3, r2, r3
    3152:	ea24 0303 	bic.w	r3, r4, r3
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    3156:	e8d0 2fef 	ldaex	r2, [r0]
    315a:	42a2      	cmp	r2, r4
    315c:	d104      	bne.n	3168 <nrfx_flag32_alloc+0x30>
    315e:	e8c0 3fee 	stlex	lr, r3, [r0]
    3162:	f1be 0f00 	cmp.w	lr, #0
    3166:	d1f6      	bne.n	3156 <nrfx_flag32_alloc+0x1e>
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    3168:	d1e7      	bne.n	313a <nrfx_flag32_alloc+0x2>

    *p_flag = idx;
    316a:	f881 c000 	strb.w	ip, [r1]

    return NRFX_SUCCESS;
    316e:	4802      	ldr	r0, [pc, #8]	; (3178 <nrfx_flag32_alloc+0x40>)
}
    3170:	bd10      	pop	{r4, pc}
            return NRFX_ERROR_NO_MEM;
    3172:	4802      	ldr	r0, [pc, #8]	; (317c <nrfx_flag32_alloc+0x44>)
    3174:	e7fc      	b.n	3170 <nrfx_flag32_alloc+0x38>
    3176:	bf00      	nop
    3178:	0bad0000 	.word	0x0bad0000
    317c:	0bad0002 	.word	0x0bad0002

00003180 <nrfx_flag32_free>:

nrfx_err_t nrfx_flag32_free(nrfx_atomic_t * p_mask, uint8_t flag)
{
    uint32_t new_mask, prev_mask;

    if ((NRFX_BIT(flag) & *p_mask))
    3180:	6803      	ldr	r3, [r0, #0]
    3182:	40cb      	lsrs	r3, r1
    3184:	f013 0f01 	tst.w	r3, #1
    3188:	d111      	bne.n	31ae <nrfx_flag32_free+0x2e>
{
    318a:	b500      	push	{lr}
    {
        return NRFX_ERROR_INVALID_PARAM;
    }

    do {
        prev_mask = *p_mask;
    318c:	6802      	ldr	r2, [r0, #0]
        new_mask = prev_mask | NRFX_BIT(flag);
    318e:	2301      	movs	r3, #1
    3190:	408b      	lsls	r3, r1
    3192:	4313      	orrs	r3, r2
    3194:	e8d0 cfef 	ldaex	ip, [r0]
    3198:	4594      	cmp	ip, r2
    319a:	d104      	bne.n	31a6 <nrfx_flag32_free+0x26>
    319c:	e8c0 3fee 	stlex	lr, r3, [r0]
    31a0:	f1be 0f00 	cmp.w	lr, #0
    31a4:	d1f6      	bne.n	3194 <nrfx_flag32_free+0x14>
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    31a6:	d1f1      	bne.n	318c <nrfx_flag32_free+0xc>

    return NRFX_SUCCESS;
    31a8:	4802      	ldr	r0, [pc, #8]	; (31b4 <nrfx_flag32_free+0x34>)
}
    31aa:	f85d fb04 	ldr.w	pc, [sp], #4
        return NRFX_ERROR_INVALID_PARAM;
    31ae:	4802      	ldr	r0, [pc, #8]	; (31b8 <nrfx_flag32_free+0x38>)
}
    31b0:	4770      	bx	lr
    31b2:	bf00      	nop
    31b4:	0bad0000 	.word	0x0bad0000
    31b8:	0bad0004 	.word	0x0bad0004

000031bc <nrfx_clock_init>:
nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    NRFX_ASSERT(event_handler);

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    31bc:	4b05      	ldr	r3, [pc, #20]	; (31d4 <nrfx_clock_init+0x18>)
    31be:	791b      	ldrb	r3, [r3, #4]
    31c0:	b92b      	cbnz	r3, 31ce <nrfx_clock_init+0x12>
    else
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
    31c2:	4b04      	ldr	r3, [pc, #16]	; (31d4 <nrfx_clock_init+0x18>)
    31c4:	6018      	str	r0, [r3, #0]
        m_clock_cb.module_initialized = true;
    31c6:	2201      	movs	r2, #1
    31c8:	711a      	strb	r2, [r3, #4]
    nrfx_err_t err_code = NRFX_SUCCESS;
    31ca:	4803      	ldr	r0, [pc, #12]	; (31d8 <nrfx_clock_init+0x1c>)
    31cc:	4770      	bx	lr
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    31ce:	4803      	ldr	r0, [pc, #12]	; (31dc <nrfx_clock_init+0x20>)
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    31d0:	4770      	bx	lr
    31d2:	bf00      	nop
    31d4:	20000a94 	.word	0x20000a94
    31d8:	0bad0000 	.word	0x0bad0000
    31dc:	0bad000c 	.word	0x0bad000c

000031e0 <nrfx_power_clock_irq_handler>:
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    31e0:	b508      	push	{r3, lr}
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    31e2:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    31e6:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    31ea:	b163      	cbz	r3, 3206 <nrfx_power_clock_irq_handler+0x26>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    31ec:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    31f0:	2000      	movs	r0, #0
    31f2:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
    31f6:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENCLR = mask;
    31fa:	2201      	movs	r2, #1
    31fc:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        {
            m_clock_cb.hfclk_started = true;
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    3200:	4b28      	ldr	r3, [pc, #160]	; (32a4 <nrfx_power_clock_irq_handler+0xc4>)
    3202:	681b      	ldr	r3, [r3, #0]
    3204:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    3206:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    320a:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    320e:	b1bb      	cbz	r3, 3240 <nrfx_power_clock_irq_handler+0x60>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3210:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    3214:	2200      	movs	r2, #0
    3216:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    321a:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    321e:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
    3222:	f002 0203 	and.w	r2, r2, #3
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    3226:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    322a:	2a01      	cmp	r2, #1
    322c:	d031      	beq.n	3292 <nrfx_power_clock_irq_handler+0xb2>
    p_reg->INTENCLR = mask;
    322e:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    3232:	2202      	movs	r2, #2
    3234:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        else
#endif
        {
            // After the LF clock external source start invoke user callback.
            nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_LF_STARTED_MASK);
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    3238:	4b1a      	ldr	r3, [pc, #104]	; (32a4 <nrfx_power_clock_irq_handler+0xc4>)
    323a:	681b      	ldr	r3, [r3, #0]
    323c:	2001      	movs	r0, #1
    323e:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    3240:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    3244:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_CAL_DONE);
    }
#endif // NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)

#if NRF_CLOCK_HAS_HFCLKAUDIO
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED))
    3248:	b173      	cbz	r3, 3268 <nrfx_power_clock_irq_handler+0x88>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    324a:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    324e:	2200      	movs	r2, #0
    3250:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    3254:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    p_reg->INTENCLR = mask;
    3258:	f44f 7280 	mov.w	r2, #256	; 0x100
    325c:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    {
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HFAUDIO_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLKAUDIO_STARTED);
    3260:	4b10      	ldr	r3, [pc, #64]	; (32a4 <nrfx_power_clock_irq_handler+0xc4>)
    3262:	681b      	ldr	r3, [r3, #0]
    3264:	2004      	movs	r0, #4
    3266:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    3268:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    326c:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
    }
#endif

#if NRF_CLOCK_HAS_HFCLK192M
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLK192MSTARTED))
    3270:	b173      	cbz	r3, 3290 <nrfx_power_clock_irq_handler+0xb0>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3272:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    3276:	2200      	movs	r2, #0
    3278:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
    327c:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
    p_reg->INTENCLR = mask;
    3280:	f44f 7200 	mov.w	r2, #512	; 0x200
    3284:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    {
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLK192MSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLK192MSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    3288:	4b06      	ldr	r3, [pc, #24]	; (32a4 <nrfx_power_clock_irq_handler+0xc4>)
    328a:	681b      	ldr	r3, [r3, #0]
    328c:	2005      	movs	r0, #5
    328e:	4798      	blx	r3
    }
#endif
}
    3290:	bd08      	pop	{r3, pc}
    p_reg->LFCLKSRC = (uint32_t)(source);
    3292:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    3296:	2202      	movs	r2, #2
    3298:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    329c:	2201      	movs	r2, #1
    329e:	609a      	str	r2, [r3, #8]
}
    32a0:	e7ce      	b.n	3240 <nrfx_power_clock_irq_handler+0x60>
    32a2:	bf00      	nop
    32a4:	20000a94 	.word	0x20000a94

000032a8 <nrfx_dppi_channel_alloc>:
    // Clear all allocated groups.
    m_allocated_groups = DPPI_AVAILABLE_GROUPS_MASK;
}

nrfx_err_t nrfx_dppi_channel_alloc(uint8_t * p_channel)
{
    32a8:	b508      	push	{r3, lr}
    32aa:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_allocated_channels, p_channel);
    32ac:	4801      	ldr	r0, [pc, #4]	; (32b4 <nrfx_dppi_channel_alloc+0xc>)
    32ae:	f7ff ff43 	bl	3138 <nrfx_flag32_alloc>
}
    32b2:	bd08      	pop	{r3, pc}
    32b4:	2000004c 	.word	0x2000004c

000032b8 <nrf_gpio_reconfigure>:
{
    32b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    32ba:	461c      	mov	r4, r3
    32bc:	9f05      	ldr	r7, [sp, #20]
    32be:	9e06      	ldr	r6, [sp, #24]
    *p_pin = pin_number & 0x1F;
    32c0:	f000 0c1f 	and.w	ip, r0, #31
    return pin_number >> 5;
    32c4:	0940      	lsrs	r0, r0, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    32c6:	2801      	cmp	r0, #1
    32c8:	d034      	beq.n	3334 <nrf_gpio_reconfigure+0x7c>
        case 0: return NRF_P0;
    32ca:	4d27      	ldr	r5, [pc, #156]	; (3368 <nrf_gpio_reconfigure+0xb0>)
    uint32_t cnf = reg->PIN_CNF[pin_number];
    32cc:	f10c 0380 	add.w	r3, ip, #128	; 0x80
    32d0:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    32d4:	b381      	cbz	r1, 3338 <nrf_gpio_reconfigure+0x80>
    32d6:	2001      	movs	r0, #1
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    32d8:	b382      	cbz	r2, 333c <nrf_gpio_reconfigure+0x84>
    32da:	f04f 0e02 	mov.w	lr, #2
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    32de:	ea40 000e 	orr.w	r0, r0, lr
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    32e2:	b374      	cbz	r4, 3342 <nrf_gpio_reconfigure+0x8a>
    32e4:	f04f 0e0c 	mov.w	lr, #12
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    32e8:	ea40 000e 	orr.w	r0, r0, lr
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    32ec:	b367      	cbz	r7, 3348 <nrf_gpio_reconfigure+0x90>
    32ee:	f44f 6e70 	mov.w	lr, #3840	; 0xf00
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    32f2:	ea40 000e 	orr.w	r0, r0, lr
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    32f6:	b356      	cbz	r6, 334e <nrf_gpio_reconfigure+0x96>
    32f8:	f44f 3e40 	mov.w	lr, #196608	; 0x30000
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    32fc:	ea40 000e 	orr.w	r0, r0, lr
    cnf &= ~to_update;
    3300:	ea23 0000 	bic.w	r0, r3, r0
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    3304:	b331      	cbz	r1, 3354 <nrf_gpio_reconfigure+0x9c>
    3306:	780b      	ldrb	r3, [r1, #0]
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    3308:	b332      	cbz	r2, 3358 <nrf_gpio_reconfigure+0xa0>
    330a:	7812      	ldrb	r2, [r2, #0]
    330c:	0052      	lsls	r2, r2, #1
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    330e:	4313      	orrs	r3, r2
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    3310:	b324      	cbz	r4, 335c <nrf_gpio_reconfigure+0xa4>
    3312:	7822      	ldrb	r2, [r4, #0]
    3314:	0092      	lsls	r2, r2, #2
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    3316:	4313      	orrs	r3, r2
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    3318:	b317      	cbz	r7, 3360 <nrf_gpio_reconfigure+0xa8>
    331a:	783a      	ldrb	r2, [r7, #0]
    331c:	0212      	lsls	r2, r2, #8
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    331e:	4313      	orrs	r3, r2
           ((uint32_t)(p_sense ? *p_sense : 0)<< GPIO_PIN_CNF_SENSE_Pos);
    3320:	b306      	cbz	r6, 3364 <nrf_gpio_reconfigure+0xac>
    3322:	7832      	ldrb	r2, [r6, #0]
    3324:	0412      	lsls	r2, r2, #16
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    3326:	4313      	orrs	r3, r2
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    3328:	4303      	orrs	r3, r0
    reg->PIN_CNF[pin_number] = cnf;
    332a:	f10c 0c80 	add.w	ip, ip, #128	; 0x80
    332e:	f845 302c 	str.w	r3, [r5, ip, lsl #2]
}
    3332:	bdf0      	pop	{r4, r5, r6, r7, pc}
        case 1: return NRF_P1;
    3334:	4d0d      	ldr	r5, [pc, #52]	; (336c <nrf_gpio_reconfigure+0xb4>)
    3336:	e7c9      	b.n	32cc <nrf_gpio_reconfigure+0x14>
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    3338:	2000      	movs	r0, #0
    333a:	e7cd      	b.n	32d8 <nrf_gpio_reconfigure+0x20>
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    333c:	f04f 0e00 	mov.w	lr, #0
    3340:	e7cd      	b.n	32de <nrf_gpio_reconfigure+0x26>
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    3342:	f04f 0e00 	mov.w	lr, #0
    3346:	e7cf      	b.n	32e8 <nrf_gpio_reconfigure+0x30>
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    3348:	f04f 0e00 	mov.w	lr, #0
    334c:	e7d1      	b.n	32f2 <nrf_gpio_reconfigure+0x3a>
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    334e:	f04f 0e00 	mov.w	lr, #0
    3352:	e7d3      	b.n	32fc <nrf_gpio_reconfigure+0x44>
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    3354:	2300      	movs	r3, #0
    3356:	e7d7      	b.n	3308 <nrf_gpio_reconfigure+0x50>
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    3358:	2200      	movs	r2, #0
    335a:	e7d8      	b.n	330e <nrf_gpio_reconfigure+0x56>
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    335c:	2200      	movs	r2, #0
    335e:	e7da      	b.n	3316 <nrf_gpio_reconfigure+0x5e>
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    3360:	2200      	movs	r2, #0
    3362:	e7dc      	b.n	331e <nrf_gpio_reconfigure+0x66>
           ((uint32_t)(p_sense ? *p_sense : 0)<< GPIO_PIN_CNF_SENSE_Pos);
    3364:	2200      	movs	r2, #0
    3366:	e7de      	b.n	3326 <nrf_gpio_reconfigure+0x6e>
    3368:	50842500 	.word	0x50842500
    336c:	50842800 	.word	0x50842800

00003370 <nrf_gpio_cfg_default>:
    *p_pin = pin_number & 0x1F;
    3370:	f000 021f 	and.w	r2, r0, #31
    return pin_number >> 5;
    3374:	0940      	lsrs	r0, r0, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3376:	2801      	cmp	r0, #1
    3378:	d00a      	beq.n	3390 <nrf_gpio_cfg_default+0x20>
        case 0: return NRF_P0;
    337a:	4906      	ldr	r1, [pc, #24]	; (3394 <nrf_gpio_cfg_default+0x24>)
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
    337c:	3280      	adds	r2, #128	; 0x80
    337e:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
    3382:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
    3386:	f043 0302 	orr.w	r3, r3, #2
    reg->PIN_CNF[pin_number] = cnf;
    338a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
}
    338e:	4770      	bx	lr
        case 1: return NRF_P1;
    3390:	4901      	ldr	r1, [pc, #4]	; (3398 <nrf_gpio_cfg_default+0x28>)
    3392:	e7f3      	b.n	337c <nrf_gpio_cfg_default+0xc>
    3394:	50842500 	.word	0x50842500
    3398:	50842800 	.word	0x50842800

0000339c <nrf_gpio_latches_read_and_clear>:
{
    339c:	b500      	push	{lr}
    339e:	b083      	sub	sp, #12
    33a0:	4684      	mov	ip, r0
    33a2:	468e      	mov	lr, r1
    NRF_GPIO_Type * gpio_regs[GPIO_COUNT] = GPIO_REG_LIST;
    33a4:	4b0c      	ldr	r3, [pc, #48]	; (33d8 <nrf_gpio_latches_read_and_clear+0x3c>)
    33a6:	e893 0003 	ldmia.w	r3, {r0, r1}
    33aa:	ab02      	add	r3, sp, #8
    33ac:	e903 0003 	stmdb	r3, {r0, r1}
    for (i = start_port; i < (start_port + length); i++)
    33b0:	4663      	mov	r3, ip
    33b2:	e009      	b.n	33c8 <nrf_gpio_latches_read_and_clear+0x2c>
        *p_masks = gpio_regs[i]->LATCH;
    33b4:	a902      	add	r1, sp, #8
    33b6:	eb01 0183 	add.w	r1, r1, r3, lsl #2
    33ba:	f851 1c08 	ldr.w	r1, [r1, #-8]
    33be:	6a08      	ldr	r0, [r1, #32]
    33c0:	f842 0b04 	str.w	r0, [r2], #4
        gpio_regs[i]->LATCH = *p_masks;
    33c4:	6208      	str	r0, [r1, #32]
    for (i = start_port; i < (start_port + length); i++)
    33c6:	3301      	adds	r3, #1
    33c8:	eb0c 000e 	add.w	r0, ip, lr
    33cc:	4298      	cmp	r0, r3
    33ce:	d8f1      	bhi.n	33b4 <nrf_gpio_latches_read_and_clear+0x18>
}
    33d0:	b003      	add	sp, #12
    33d2:	f85d fb04 	ldr.w	pc, [sp], #4
    33d6:	bf00      	nop
    33d8:	00007720 	.word	0x00007720

000033dc <pin_in_use>:
 *
 * @return True if pin is in use.
 */
static bool pin_in_use(uint32_t pin)
{
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    33dc:	3008      	adds	r0, #8
    33de:	4b03      	ldr	r3, [pc, #12]	; (33ec <pin_in_use+0x10>)
    33e0:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    33e4:	f000 0001 	and.w	r0, r0, #1
    33e8:	4770      	bx	lr
    33ea:	bf00      	nop
    33ec:	20000050 	.word	0x20000050

000033f0 <pin_in_use_by_te>:
 *
 * @return True if pin uses GPIOTE task/event.
 */
static bool pin_in_use_by_te(uint32_t pin)
{
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    33f0:	3008      	adds	r0, #8
    33f2:	4b03      	ldr	r3, [pc, #12]	; (3400 <pin_in_use_by_te+0x10>)
    33f4:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    33f8:	f3c0 1040 	ubfx	r0, r0, #5, #1
    33fc:	4770      	bx	lr
    33fe:	bf00      	nop
    3400:	20000050 	.word	0x20000050

00003404 <pin_has_trigger>:
 *
 * @return True if pin has trigger.
 */
static bool pin_has_trigger(uint32_t pin)
{
    return PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]) != NRFX_GPIOTE_TRIGGER_NONE;
    3404:	3008      	adds	r0, #8
    3406:	4b04      	ldr	r3, [pc, #16]	; (3418 <pin_has_trigger+0x14>)
    3408:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    340c:	f010 001c 	ands.w	r0, r0, #28
    3410:	bf18      	it	ne
    3412:	2001      	movne	r0, #1
    3414:	4770      	bx	lr
    3416:	bf00      	nop
    3418:	20000050 	.word	0x20000050

0000341c <pin_is_output>:
 *
 * @return True if pin is output.
 */
static bool pin_is_output(uint32_t pin)
{
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    341c:	3008      	adds	r0, #8
    341e:	4b03      	ldr	r3, [pc, #12]	; (342c <pin_is_output+0x10>)
    3420:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    3424:	f3c0 0040 	ubfx	r0, r0, #1, #1
    3428:	4770      	bx	lr
    342a:	bf00      	nop
    342c:	20000050 	.word	0x20000050

00003430 <pin_te_get>:
}

/* Returns gpiote TE channel associated with the pin */
static uint8_t pin_te_get(nrfx_gpiote_pin_t pin)
{
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    3430:	3008      	adds	r0, #8
    3432:	4b02      	ldr	r3, [pc, #8]	; (343c <pin_te_get+0xc>)
    3434:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    3438:	0b40      	lsrs	r0, r0, #13
    343a:	4770      	bx	lr
    343c:	20000050 	.word	0x20000050

00003440 <handler_in_use>:
}

static bool handler_in_use(int32_t handler_id)
{

    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    3440:	2200      	movs	r2, #0
    3442:	e004      	b.n	344e <handler_in_use+0xe>
    {
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    3444:	f04f 33ff 	mov.w	r3, #4294967295
    3448:	4283      	cmp	r3, r0
    344a:	d00f      	beq.n	346c <handler_in_use+0x2c>
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    344c:	3201      	adds	r2, #1
    344e:	2a2f      	cmp	r2, #47	; 0x2f
    3450:	d80a      	bhi.n	3468 <handler_in_use+0x28>
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    3452:	f102 0308 	add.w	r3, r2, #8
    3456:	4906      	ldr	r1, [pc, #24]	; (3470 <handler_in_use+0x30>)
    3458:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
    345c:	f413 7f80 	tst.w	r3, #256	; 0x100
    3460:	d0f0      	beq.n	3444 <handler_in_use+0x4>
    3462:	f3c3 2343 	ubfx	r3, r3, #9, #4
    3466:	e7ef      	b.n	3448 <handler_in_use+0x8>
        {
            return true;
        }
    }

    return false;
    3468:	2000      	movs	r0, #0
    346a:	4770      	bx	lr
            return true;
    346c:	2001      	movs	r0, #1
}
    346e:	4770      	bx	lr
    3470:	20000050 	.word	0x20000050

00003474 <find_handler>:
    return NRFX_SUCCESS;
}

static int32_t find_handler(nrfx_gpiote_interrupt_handler_t handler, void * p_context)
{
    for (uint32_t i = 0; i < NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS; i++)
    3474:	2300      	movs	r3, #0
    3476:	b113      	cbz	r3, 347e <find_handler+0xa>
        {
            return i;
        }
    }

    return -1;
    3478:	f04f 30ff 	mov.w	r0, #4294967295
}
    347c:	4770      	bx	lr
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    347e:	4a07      	ldr	r2, [pc, #28]	; (349c <find_handler+0x28>)
    3480:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
    3484:	4282      	cmp	r2, r0
    3486:	d001      	beq.n	348c <find_handler+0x18>
    for (uint32_t i = 0; i < NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS; i++)
    3488:	3301      	adds	r3, #1
    348a:	e7f4      	b.n	3476 <find_handler+0x2>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    348c:	4a03      	ldr	r2, [pc, #12]	; (349c <find_handler+0x28>)
    348e:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
    3492:	6852      	ldr	r2, [r2, #4]
    3494:	428a      	cmp	r2, r1
    3496:	d1f7      	bne.n	3488 <find_handler+0x14>
            return i;
    3498:	4618      	mov	r0, r3
    349a:	4770      	bx	lr
    349c:	20000050 	.word	0x20000050

000034a0 <get_initial_sense>:
    return NRFX_SUCCESS;
}

static inline nrf_gpio_pin_sense_t get_initial_sense(nrfx_gpiote_pin_t pin)
{
    nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    34a0:	f100 0208 	add.w	r2, r0, #8
    34a4:	4b0e      	ldr	r3, [pc, #56]	; (34e0 <get_initial_sense+0x40>)
    34a6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    34aa:	f3c3 0382 	ubfx	r3, r3, #2, #3
    nrf_gpio_pin_sense_t sense;

    if (trigger == NRFX_GPIOTE_TRIGGER_LOW)
    34ae:	2b04      	cmp	r3, #4
    34b0:	d010      	beq.n	34d4 <get_initial_sense+0x34>
    {
        sense = NRF_GPIO_PIN_SENSE_LOW;
    }
    else if (trigger == NRFX_GPIOTE_TRIGGER_HIGH)
    34b2:	2b05      	cmp	r3, #5
    34b4:	d010      	beq.n	34d8 <get_initial_sense+0x38>
    *p_pin = pin_number & 0x1F;
    34b6:	f000 021f 	and.w	r2, r0, #31
    return pin_number >> 5;
    34ba:	0940      	lsrs	r0, r0, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    34bc:	2801      	cmp	r0, #1
    34be:	d007      	beq.n	34d0 <get_initial_sense+0x30>
        case 0: return NRF_P0;
    34c0:	4b08      	ldr	r3, [pc, #32]	; (34e4 <get_initial_sense+0x44>)
    return p_reg->IN;
    34c2:	691b      	ldr	r3, [r3, #16]
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    34c4:	40d3      	lsrs	r3, r2
        sense = NRF_GPIO_PIN_SENSE_HIGH;
    }
    else
    {
        /* If edge detection start with sensing opposite state. */
        sense = nrf_gpio_pin_read(pin) ? NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    34c6:	f013 0f01 	tst.w	r3, #1
    34ca:	d007      	beq.n	34dc <get_initial_sense+0x3c>
    34cc:	2003      	movs	r0, #3
    34ce:	4770      	bx	lr
        case 1: return NRF_P1;
    34d0:	4b05      	ldr	r3, [pc, #20]	; (34e8 <get_initial_sense+0x48>)
    34d2:	e7f6      	b.n	34c2 <get_initial_sense+0x22>
        sense = NRF_GPIO_PIN_SENSE_LOW;
    34d4:	2003      	movs	r0, #3
    34d6:	4770      	bx	lr
        sense = NRF_GPIO_PIN_SENSE_HIGH;
    34d8:	2002      	movs	r0, #2
    34da:	4770      	bx	lr
        sense = nrf_gpio_pin_read(pin) ? NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    34dc:	2002      	movs	r0, #2
    }

    return sense;
}
    34de:	4770      	bx	lr
    34e0:	20000050 	.word	0x20000050
    34e4:	50842500 	.word	0x50842500
    34e8:	50842800 	.word	0x50842800

000034ec <channel_handler_get>:
}

/* Return handler associated with given pin or null. */
static nrfx_gpiote_handler_config_t const * channel_handler_get(nrfx_gpiote_pin_t pin)
{
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    34ec:	3008      	adds	r0, #8
    34ee:	4b06      	ldr	r3, [pc, #24]	; (3508 <channel_handler_get+0x1c>)
    34f0:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
    34f4:	f410 7f80 	tst.w	r0, #256	; 0x100
    34f8:	d004      	beq.n	3504 <channel_handler_get+0x18>
    34fa:	f3c0 2043 	ubfx	r0, r0, #9, #4
    if (handler_id == PIN_FLAG_NO_HANDLER)
    {
        return NULL;
    }

    return &m_cb.handlers[handler_id];
    34fe:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    3502:	4770      	bx	lr
        return NULL;
    3504:	2000      	movs	r0, #0
}
    3506:	4770      	bx	lr
    3508:	20000050 	.word	0x20000050

0000350c <call_handler>:
    nrf_gpiote_event_t event = nrfx_gpiote_in_event_get(pin);
    return nrf_gpiote_event_address_get(NRF_GPIOTE, event);
}

static void call_handler(nrfx_gpiote_pin_t pin, nrfx_gpiote_trigger_t trigger)
{
    350c:	b570      	push	{r4, r5, r6, lr}
    350e:	4604      	mov	r4, r0
    3510:	460d      	mov	r5, r1
    nrfx_gpiote_handler_config_t const * handler = channel_handler_get(pin);
    3512:	f7ff ffeb 	bl	34ec <channel_handler_get>

    if (handler)
    3516:	b120      	cbz	r0, 3522 <call_handler+0x16>
    {
        handler->handler(pin, trigger, handler->p_context);
    3518:	6806      	ldr	r6, [r0, #0]
    351a:	6842      	ldr	r2, [r0, #4]
    351c:	4629      	mov	r1, r5
    351e:	4620      	mov	r0, r4
    3520:	47b0      	blx	r6
    }
    if (m_cb.global_handler.handler)
    3522:	4b04      	ldr	r3, [pc, #16]	; (3534 <call_handler+0x28>)
    3524:	689b      	ldr	r3, [r3, #8]
    3526:	b123      	cbz	r3, 3532 <call_handler+0x26>
    {
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    3528:	4a02      	ldr	r2, [pc, #8]	; (3534 <call_handler+0x28>)
    352a:	68d2      	ldr	r2, [r2, #12]
    352c:	4629      	mov	r1, r5
    352e:	4620      	mov	r0, r4
    3530:	4798      	blx	r3
    }
}
    3532:	bd70      	pop	{r4, r5, r6, pc}
    3534:	20000050 	.word	0x20000050

00003538 <next_sense_cond_call_handler>:

static void next_sense_cond_call_handler(nrfx_gpiote_pin_t     pin,
                                         nrfx_gpiote_trigger_t trigger,
                                         nrf_gpio_pin_sense_t  sense)
{
    3538:	b570      	push	{r4, r5, r6, lr}
    353a:	4606      	mov	r6, r0
    353c:	460c      	mov	r4, r1
    353e:	4615      	mov	r5, r2
    if (is_level(trigger))
    3540:	4608      	mov	r0, r1
    3542:	f003 fb9f 	bl	6c84 <is_level>
    3546:	b960      	cbnz	r0, 3562 <next_sense_cond_call_handler+0x2a>
    {
        /* Reconfigure sense to the opposite level, so the internal PINx.DETECT signal
         * can be deasserted. Therefore PORT event can be generated again,
         * unless some other PINx.DETECT signal is still active. */
        nrf_gpio_pin_sense_t next_sense = (sense == NRF_GPIO_PIN_SENSE_HIGH) ?
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    3548:	2d02      	cmp	r5, #2
    354a:	d026      	beq.n	359a <next_sense_cond_call_handler+0x62>
    354c:	2102      	movs	r1, #2

        nrf_gpio_cfg_sense_set(pin, next_sense);
    354e:	4630      	mov	r0, r6
    3550:	f003 fb70 	bl	6c34 <nrf_gpio_cfg_sense_set>

        /* Invoke user handler only if the sensed pin level matches its polarity
         * configuration. Call handler unconditionally in case of toggle trigger or
         * level trigger. */
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    3554:	2c03      	cmp	r4, #3
    3556:	d024      	beq.n	35a2 <next_sense_cond_call_handler+0x6a>
    3558:	2d02      	cmp	r5, #2
    355a:	d020      	beq.n	359e <next_sense_cond_call_handler+0x66>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    355c:	2d03      	cmp	r5, #3
    355e:	d025      	beq.n	35ac <next_sense_cond_call_handler+0x74>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
        {
            call_handler(pin, trigger);
        }
    }
}
    3560:	bd70      	pop	{r4, r5, r6, pc}
        call_handler(pin, trigger);
    3562:	4621      	mov	r1, r4
    3564:	4630      	mov	r0, r6
    3566:	f7ff ffd1 	bl	350c <call_handler>
    *p_pin = pin_number & 0x1F;
    356a:	f006 031f 	and.w	r3, r6, #31
    return pin_number >> 5;
    356e:	0972      	lsrs	r2, r6, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3570:	2a01      	cmp	r2, #1
    3572:	d010      	beq.n	3596 <next_sense_cond_call_handler+0x5e>
        case 0: return NRF_P0;
    3574:	4a0f      	ldr	r2, [pc, #60]	; (35b4 <next_sense_cond_call_handler+0x7c>)
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    3576:	3380      	adds	r3, #128	; 0x80
    3578:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    357c:	f3c3 4301 	ubfx	r3, r3, #16, #2
        if (nrf_gpio_pin_sense_get(pin) == sense)
    3580:	429d      	cmp	r5, r3
    3582:	d1ed      	bne.n	3560 <next_sense_cond_call_handler+0x28>
            nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    3584:	2100      	movs	r1, #0
    3586:	4630      	mov	r0, r6
    3588:	f003 fb54 	bl	6c34 <nrf_gpio_cfg_sense_set>
            nrf_gpio_cfg_sense_set(pin, sense);
    358c:	4629      	mov	r1, r5
    358e:	4630      	mov	r0, r6
    3590:	f003 fb50 	bl	6c34 <nrf_gpio_cfg_sense_set>
    3594:	e7e4      	b.n	3560 <next_sense_cond_call_handler+0x28>
        case 1: return NRF_P1;
    3596:	4a08      	ldr	r2, [pc, #32]	; (35b8 <next_sense_cond_call_handler+0x80>)
    3598:	e7ed      	b.n	3576 <next_sense_cond_call_handler+0x3e>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    359a:	2103      	movs	r1, #3
    359c:	e7d7      	b.n	354e <next_sense_cond_call_handler+0x16>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    359e:	2c01      	cmp	r4, #1
    35a0:	d1dc      	bne.n	355c <next_sense_cond_call_handler+0x24>
            call_handler(pin, trigger);
    35a2:	4621      	mov	r1, r4
    35a4:	4630      	mov	r0, r6
    35a6:	f7ff ffb1 	bl	350c <call_handler>
}
    35aa:	e7d9      	b.n	3560 <next_sense_cond_call_handler+0x28>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    35ac:	2c02      	cmp	r4, #2
    35ae:	d1d7      	bne.n	3560 <next_sense_cond_call_handler+0x28>
    35b0:	e7f7      	b.n	35a2 <next_sense_cond_call_handler+0x6a>
    35b2:	bf00      	nop
    35b4:	50842500 	.word	0x50842500
    35b8:	50842800 	.word	0x50842800

000035bc <release_handler>:
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    35bc:	f100 0208 	add.w	r2, r0, #8
    35c0:	4b0e      	ldr	r3, [pc, #56]	; (35fc <release_handler+0x40>)
    35c2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    35c6:	f413 7f80 	tst.w	r3, #256	; 0x100
    35ca:	d016      	beq.n	35fa <release_handler+0x3e>
{
    35cc:	b510      	push	{r4, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    35ce:	f3c3 2443 	ubfx	r4, r3, #9, #4
    m_cb.pin_flags[pin] &= ~PIN_HANDLER_MASK;
    35d2:	4610      	mov	r0, r2
    35d4:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    35d8:	4a08      	ldr	r2, [pc, #32]	; (35fc <release_handler+0x40>)
    35da:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
    if (!handler_in_use(handler_id))
    35de:	4620      	mov	r0, r4
    35e0:	f7ff ff2e 	bl	3440 <handler_in_use>
    35e4:	b100      	cbz	r0, 35e8 <release_handler+0x2c>
}
    35e6:	bd10      	pop	{r4, pc}
        m_cb.handlers[handler_id].handler = NULL;
    35e8:	4804      	ldr	r0, [pc, #16]	; (35fc <release_handler+0x40>)
    35ea:	2300      	movs	r3, #0
    35ec:	f840 3034 	str.w	r3, [r0, r4, lsl #3]
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    35f0:	4621      	mov	r1, r4
    35f2:	3074      	adds	r0, #116	; 0x74
    35f4:	f7ff fdc4 	bl	3180 <nrfx_flag32_free>
        NRFX_ASSERT(err == NRFX_SUCCESS);
    35f8:	e7f5      	b.n	35e6 <release_handler+0x2a>
    35fa:	4770      	bx	lr
    35fc:	20000050 	.word	0x20000050

00003600 <pin_handler_trigger_uninit>:
{
    3600:	b510      	push	{r4, lr}
    3602:	4604      	mov	r4, r0
    if (pin_in_use_by_te(pin))
    3604:	f7ff fef4 	bl	33f0 <pin_in_use_by_te>
    3608:	b150      	cbz	r0, 3620 <pin_handler_trigger_uninit+0x20>
        nrf_gpiote_te_default(NRF_GPIOTE, pin_te_get(pin));
    360a:	4620      	mov	r0, r4
    360c:	f7ff ff10 	bl	3430 <pin_te_get>
                         ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
}

NRF_STATIC_INLINE void nrf_gpiote_te_default(NRF_GPIOTE_Type * p_reg, uint32_t idx)
{
    p_reg->CONFIG[idx] = 0;
    3610:	4b08      	ldr	r3, [pc, #32]	; (3634 <pin_handler_trigger_uninit+0x34>)
    3612:	f500 70a2 	add.w	r0, r0, #324	; 0x144
    3616:	2200      	movs	r2, #0
    3618:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
#if defined(NRF9160_XXAA) || defined(NRF5340_XXAA)
    p_reg->CONFIG[idx] = 0;
    361c:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    release_handler(pin);
    3620:	4620      	mov	r0, r4
    3622:	f7ff ffcb 	bl	35bc <release_handler>
    m_cb.pin_flags[pin] = PIN_FLAG_NOT_USED;
    3626:	3408      	adds	r4, #8
    3628:	4b03      	ldr	r3, [pc, #12]	; (3638 <pin_handler_trigger_uninit+0x38>)
    362a:	2200      	movs	r2, #0
    362c:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
}
    3630:	bd10      	pop	{r4, pc}
    3632:	bf00      	nop
    3634:	5000d000 	.word	0x5000d000
    3638:	20000050 	.word	0x20000050

0000363c <pin_handler_set>:
{
    363c:	b570      	push	{r4, r5, r6, lr}
    363e:	b082      	sub	sp, #8
    3640:	4605      	mov	r5, r0
    3642:	460e      	mov	r6, r1
    3644:	4614      	mov	r4, r2
    release_handler(pin);
    3646:	f7ff ffb9 	bl	35bc <release_handler>
    if (!handler)
    364a:	b326      	cbz	r6, 3696 <pin_handler_set+0x5a>
    handler_id = find_handler(handler, p_context);
    364c:	4621      	mov	r1, r4
    364e:	4630      	mov	r0, r6
    3650:	f7ff ff10 	bl	3474 <find_handler>
    if (handler_id < 0)
    3654:	1e03      	subs	r3, r0, #0
    3656:	db13      	blt.n	3680 <pin_handler_set+0x44>
    m_cb.handlers[handler_id].handler = handler;
    3658:	4910      	ldr	r1, [pc, #64]	; (369c <pin_handler_set+0x60>)
    365a:	f841 6033 	str.w	r6, [r1, r3, lsl #3]
    m_cb.handlers[handler_id].p_context = p_context;
    365e:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
    3662:	6054      	str	r4, [r2, #4]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    3664:	f105 0008 	add.w	r0, r5, #8
    3668:	f831 2010 	ldrh.w	r2, [r1, r0, lsl #1]
    366c:	025b      	lsls	r3, r3, #9
    366e:	b29b      	uxth	r3, r3
    3670:	4313      	orrs	r3, r2
    3672:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    3676:	f821 3010 	strh.w	r3, [r1, r0, lsl #1]
    return NRFX_SUCCESS;
    367a:	4809      	ldr	r0, [pc, #36]	; (36a0 <pin_handler_set+0x64>)
}
    367c:	b002      	add	sp, #8
    367e:	bd70      	pop	{r4, r5, r6, pc}
        err = nrfx_flag32_alloc(&m_cb.available_evt_handlers, &id);
    3680:	f10d 0107 	add.w	r1, sp, #7
    3684:	4807      	ldr	r0, [pc, #28]	; (36a4 <pin_handler_set+0x68>)
    3686:	f7ff fd57 	bl	3138 <nrfx_flag32_alloc>
        if (err != NRFX_SUCCESS)
    368a:	4b05      	ldr	r3, [pc, #20]	; (36a0 <pin_handler_set+0x64>)
    368c:	4298      	cmp	r0, r3
    368e:	d1f5      	bne.n	367c <pin_handler_set+0x40>
        handler_id = (int32_t)id;
    3690:	f89d 3007 	ldrb.w	r3, [sp, #7]
    3694:	e7e0      	b.n	3658 <pin_handler_set+0x1c>
        return NRFX_SUCCESS;
    3696:	4802      	ldr	r0, [pc, #8]	; (36a0 <pin_handler_set+0x64>)
    3698:	e7f0      	b.n	367c <pin_handler_set+0x40>
    369a:	bf00      	nop
    369c:	20000050 	.word	0x20000050
    36a0:	0bad0000 	.word	0x0bad0000
    36a4:	200000c4 	.word	0x200000c4

000036a8 <port_event_handle>:
    }
    return false;
}

static void port_event_handle(void)
{
    36a8:	b570      	push	{r4, r5, r6, lr}
    36aa:	b082      	sub	sp, #8
    uint32_t latch[GPIO_COUNT];

    nrf_gpio_latches_read_and_clear(0, GPIO_COUNT, latch);
    36ac:	466a      	mov	r2, sp
    36ae:	2102      	movs	r1, #2
    36b0:	2000      	movs	r0, #0
    36b2:	f7ff fe73 	bl	339c <nrf_gpio_latches_read_and_clear>
    36b6:	e03e      	b.n	3736 <port_event_handle+0x8e>
    36b8:	4e21      	ldr	r6, [pc, #132]	; (3740 <port_event_handle+0x98>)
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    36ba:	f105 0380 	add.w	r3, r5, #128	; 0x80
    36be:	f856 2023 	ldr.w	r2, [r6, r3, lsl #2]
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);

                nrf_bitmask_bit_clear(pin, latch);
                sense = nrf_gpio_pin_sense_get(pin);

                next_sense_cond_call_handler(pin, trigger, sense);
    36c2:	f3c2 4201 	ubfx	r2, r2, #16, #2
    36c6:	f7ff ff37 	bl	3538 <next_sense_cond_call_handler>
    reg->LATCH = (1 << pin_number);
    36ca:	2301      	movs	r3, #1
    36cc:	40ab      	lsls	r3, r5
    36ce:	6233      	str	r3, [r6, #32]
            while (latch[i])
    36d0:	ab02      	add	r3, sp, #8
    36d2:	eb03 0384 	add.w	r3, r3, r4, lsl #2
    36d6:	f853 0c08 	ldr.w	r0, [r3, #-8]
    36da:	b1f8      	cbz	r0, 371c <port_event_handle+0x74>
                uint32_t pin = NRF_CTZ(latch[i]);
    36dc:	fa90 f0a0 	rbit	r0, r0
    36e0:	fab0 f080 	clz	r0, r0
                pin += 32 * i;
    36e4:	eb00 1044 	add.w	r0, r0, r4, lsl #5
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    36e8:	f100 0208 	add.w	r2, r0, #8
    36ec:	4b15      	ldr	r3, [pc, #84]	; (3744 <port_event_handle+0x9c>)
    36ee:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
    36f2:	f3c1 0182 	ubfx	r1, r1, #2, #3
 * @param[in,out] p_mask Pointer to mask with bit fields.
 */
__STATIC_INLINE void nrf_bitmask_bit_clear(uint32_t bit, void * p_mask)
{
    uint8_t * p_mask8 = (uint8_t *)p_mask;
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    36f6:	08c5      	lsrs	r5, r0, #3
    bit = BITMASK_RELBIT_GET(bit);
    36f8:	f000 0607 	and.w	r6, r0, #7
    p_mask8[byte_idx] &= ~(1 << bit);
    36fc:	f81d 2005 	ldrb.w	r2, [sp, r5]
    3700:	2301      	movs	r3, #1
    3702:	40b3      	lsls	r3, r6
    3704:	43db      	mvns	r3, r3
    3706:	b25b      	sxtb	r3, r3
    3708:	4013      	ands	r3, r2
    370a:	f80d 3005 	strb.w	r3, [sp, r5]
    *p_pin = pin_number & 0x1F;
    370e:	f000 051f 	and.w	r5, r0, #31
    return pin_number >> 5;
    3712:	0943      	lsrs	r3, r0, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3714:	2b01      	cmp	r3, #1
    3716:	d0cf      	beq.n	36b8 <port_event_handle+0x10>
        case 0: return NRF_P0;
    3718:	4e0b      	ldr	r6, [pc, #44]	; (3748 <port_event_handle+0xa0>)
    371a:	e7ce      	b.n	36ba <port_event_handle+0x12>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    371c:	3401      	adds	r4, #1
    371e:	2c01      	cmp	r4, #1
    3720:	d9d6      	bls.n	36d0 <port_event_handle+0x28>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    3722:	4b0a      	ldr	r3, [pc, #40]	; (374c <port_event_handle+0xa4>)
    3724:	2200      	movs	r2, #0
    3726:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
    372a:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
        }

        /* All pins have been handled, clear PORT, check latch again in case
         * something came between deciding to exit and clearing PORT event. */
        nrf_gpiote_event_clear(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT);
    } while (latch_pending_read_and_check(latch));
    372e:	4668      	mov	r0, sp
    3730:	f003 faad 	bl	6c8e <latch_pending_read_and_check>
    3734:	b108      	cbz	r0, 373a <port_event_handle+0x92>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    3736:	2400      	movs	r4, #0
    3738:	e7f1      	b.n	371e <port_event_handle+0x76>
}
    373a:	b002      	add	sp, #8
    373c:	bd70      	pop	{r4, r5, r6, pc}
    373e:	bf00      	nop
    3740:	50842800 	.word	0x50842800
    3744:	20000050 	.word	0x20000050
    3748:	50842500 	.word	0x50842500
    374c:	5000d000 	.word	0x5000d000

00003750 <gpiote_evt_handle>:
    } while (input_read_and_check(input, pins_to_check));
}
#endif // defined(NRF_GPIO_LATCH_PRESENT)

static void gpiote_evt_handle(uint32_t mask)
{
    3750:	b538      	push	{r3, r4, r5, lr}
    3752:	4604      	mov	r4, r0
    while (mask)
    3754:	e018      	b.n	3788 <gpiote_evt_handle+0x38>
    {
        uint32_t ch = NRF_CTZ(mask);
    3756:	fa94 f3a4 	rbit	r3, r4
    375a:	fab3 f383 	clz	r3, r3
        mask &= ~NRFX_BIT(ch);
    375e:	2201      	movs	r2, #1
    3760:	409a      	lsls	r2, r3
    3762:	ea24 0402 	bic.w	r4, r4, r2
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    3766:	4a0a      	ldr	r2, [pc, #40]	; (3790 <gpiote_evt_handle+0x40>)
    3768:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    376c:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
    3770:	f3c5 2505 	ubfx	r5, r5, #8, #6
    return (nrf_gpiote_polarity_t)((p_reg->CONFIG[idx] & GPIOTE_CONFIG_POLARITY_Msk) >>
    3774:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
        nrfx_gpiote_pin_t pin = nrf_gpiote_event_pin_get(NRF_GPIOTE, ch);
        nrf_gpiote_polarity_t polarity = nrf_gpiote_event_polarity_get(NRF_GPIOTE, ch);

        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    3778:	f3c0 4001 	ubfx	r0, r0, #16, #2
    377c:	f003 fa80 	bl	6c80 <gpiote_polarity_to_trigger>
    3780:	4601      	mov	r1, r0
    3782:	4628      	mov	r0, r5
    3784:	f7ff fec2 	bl	350c <call_handler>
    while (mask)
    3788:	2c00      	cmp	r4, #0
    378a:	d1e4      	bne.n	3756 <gpiote_evt_handle+0x6>
    }
}
    378c:	bd38      	pop	{r3, r4, r5, pc}
    378e:	bf00      	nop
    3790:	5000d000 	.word	0x5000d000

00003794 <nrfx_gpiote_input_configure>:
{
    3794:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3798:	b084      	sub	sp, #16
    379a:	4604      	mov	r4, r0
    379c:	4615      	mov	r5, r2
    379e:	461e      	mov	r6, r3
    if (p_input_config)
    37a0:	b309      	cbz	r1, 37e6 <nrfx_gpiote_input_configure+0x52>
    37a2:	460f      	mov	r7, r1
        if (pin_is_task_output(pin))
    37a4:	f003 fa56 	bl	6c54 <pin_is_task_output>
    37a8:	2800      	cmp	r0, #0
    37aa:	d13f      	bne.n	382c <nrfx_gpiote_input_configure+0x98>
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_INPUT;
    37ac:	2300      	movs	r3, #0
    37ae:	f88d 300e 	strb.w	r3, [sp, #14]
        nrf_gpio_pin_input_t input_connect = NRF_GPIO_PIN_INPUT_CONNECT;
    37b2:	f88d 300f 	strb.w	r3, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    37b6:	9301      	str	r3, [sp, #4]
    37b8:	9300      	str	r3, [sp, #0]
    37ba:	463b      	mov	r3, r7
    37bc:	f10d 020f 	add.w	r2, sp, #15
    37c0:	f10d 010e 	add.w	r1, sp, #14
    37c4:	4620      	mov	r0, r4
    37c6:	f7ff fd77 	bl	32b8 <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_OUTPUT;
    37ca:	4a39      	ldr	r2, [pc, #228]	; (38b0 <nrfx_gpiote_input_configure+0x11c>)
    37cc:	f104 0108 	add.w	r1, r4, #8
    37d0:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    37d4:	f023 0302 	bic.w	r3, r3, #2
    37d8:	b29b      	uxth	r3, r3
    37da:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    37de:	f043 0301 	orr.w	r3, r3, #1
    37e2:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_trigger_config)
    37e6:	b1bd      	cbz	r5, 3818 <nrfx_gpiote_input_configure+0x84>
        nrfx_gpiote_trigger_t trigger = p_trigger_config->trigger;
    37e8:	782f      	ldrb	r7, [r5, #0]
        bool use_evt = p_trigger_config->p_in_channel ? true : false;
    37ea:	f8d5 8004 	ldr.w	r8, [r5, #4]
        if (pin_is_output(pin))
    37ee:	4620      	mov	r0, r4
    37f0:	f7ff fe14 	bl	341c <pin_is_output>
    37f4:	b1e0      	cbz	r0, 3830 <nrfx_gpiote_input_configure+0x9c>
            if (use_evt)
    37f6:	f1b8 0f00 	cmp.w	r8, #0
    37fa:	d153      	bne.n	38a4 <nrfx_gpiote_input_configure+0x110>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_TRIG_MODE_MASK;
    37fc:	4a2c      	ldr	r2, [pc, #176]	; (38b0 <nrfx_gpiote_input_configure+0x11c>)
    37fe:	f104 0108 	add.w	r1, r4, #8
    3802:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    3806:	f023 031c 	bic.w	r3, r3, #28
    380a:	b29b      	uxth	r3, r3
    380c:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
    3810:	ea43 0387 	orr.w	r3, r3, r7, lsl #2
    3814:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_handler_config)
    3818:	2e00      	cmp	r6, #0
    381a:	d047      	beq.n	38ac <nrfx_gpiote_input_configure+0x118>
        err = pin_handler_set(pin, p_handler_config->handler, p_handler_config->p_context);
    381c:	6872      	ldr	r2, [r6, #4]
    381e:	6831      	ldr	r1, [r6, #0]
    3820:	4620      	mov	r0, r4
    3822:	f7ff ff0b 	bl	363c <pin_handler_set>
}
    3826:	b004      	add	sp, #16
    3828:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            return NRFX_ERROR_INVALID_PARAM;
    382c:	4821      	ldr	r0, [pc, #132]	; (38b4 <nrfx_gpiote_input_configure+0x120>)
    382e:	e7fa      	b.n	3826 <nrfx_gpiote_input_configure+0x92>
            m_cb.pin_flags[pin] &= ~(PIN_TE_ID_MASK | PIN_FLAG_TE_USED);
    3830:	4a1f      	ldr	r2, [pc, #124]	; (38b0 <nrfx_gpiote_input_configure+0x11c>)
    3832:	f104 0108 	add.w	r1, r4, #8
    3836:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    383a:	f023 0320 	bic.w	r3, r3, #32
    383e:	04db      	lsls	r3, r3, #19
    3840:	0cdb      	lsrs	r3, r3, #19
    3842:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
            if (use_evt)
    3846:	f1b8 0f00 	cmp.w	r8, #0
    384a:	d0d7      	beq.n	37fc <nrfx_gpiote_input_configure+0x68>
                if (!edge)
    384c:	2f03      	cmp	r7, #3
    384e:	d82b      	bhi.n	38a8 <nrfx_gpiote_input_configure+0x114>
                uint8_t ch = *p_trigger_config->p_in_channel;
    3850:	686b      	ldr	r3, [r5, #4]
    3852:	781d      	ldrb	r5, [r3, #0]
                if (trigger == NRFX_GPIOTE_TRIGGER_NONE)
    3854:	b947      	cbnz	r7, 3868 <nrfx_gpiote_input_configure+0xd4>
    p_reg->CONFIG[idx] = 0;
    3856:	4b18      	ldr	r3, [pc, #96]	; (38b8 <nrfx_gpiote_input_configure+0x124>)
    3858:	f505 75a2 	add.w	r5, r5, #324	; 0x144
    385c:	2200      	movs	r2, #0
    385e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
    p_reg->CONFIG[idx] = 0;
    3862:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
#endif
}
    3866:	e7c9      	b.n	37fc <nrfx_gpiote_input_configure+0x68>
                    nrf_gpiote_polarity_t polarity = gpiote_trigger_to_polarity(trigger);
    3868:	4638      	mov	r0, r7
    386a:	f003 fa0a 	bl	6c82 <gpiote_trigger_to_polarity>
    386e:	4603      	mov	r3, r0
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    3870:	4811      	ldr	r0, [pc, #68]	; (38b8 <nrfx_gpiote_input_configure+0x124>)
    3872:	f505 71a2 	add.w	r1, r5, #324	; 0x144
    3876:	f850 2021 	ldr.w	r2, [r0, r1, lsl #2]
    387a:	f022 0203 	bic.w	r2, r2, #3
    387e:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
                    nrf_gpiote_event_configure(NRF_GPIOTE, ch, pin, polarity);
    3882:	4622      	mov	r2, r4
    3884:	4629      	mov	r1, r5
    3886:	f003 f99d 	bl	6bc4 <nrf_gpiote_event_configure>
                    m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    388a:	4a09      	ldr	r2, [pc, #36]	; (38b0 <nrfx_gpiote_input_configure+0x11c>)
    388c:	f104 0108 	add.w	r1, r4, #8
    3890:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    3894:	036d      	lsls	r5, r5, #13
    3896:	b2ad      	uxth	r5, r5
    3898:	432b      	orrs	r3, r5
    389a:	f043 0320 	orr.w	r3, r3, #32
    389e:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    38a2:	e7ab      	b.n	37fc <nrfx_gpiote_input_configure+0x68>
                return NRFX_ERROR_INVALID_PARAM;
    38a4:	4803      	ldr	r0, [pc, #12]	; (38b4 <nrfx_gpiote_input_configure+0x120>)
    38a6:	e7be      	b.n	3826 <nrfx_gpiote_input_configure+0x92>
                    return NRFX_ERROR_INVALID_PARAM;
    38a8:	4802      	ldr	r0, [pc, #8]	; (38b4 <nrfx_gpiote_input_configure+0x120>)
    38aa:	e7bc      	b.n	3826 <nrfx_gpiote_input_configure+0x92>
        err = NRFX_SUCCESS;
    38ac:	4803      	ldr	r0, [pc, #12]	; (38bc <nrfx_gpiote_input_configure+0x128>)
    38ae:	e7ba      	b.n	3826 <nrfx_gpiote_input_configure+0x92>
    38b0:	20000050 	.word	0x20000050
    38b4:	0bad0004 	.word	0x0bad0004
    38b8:	5000d000 	.word	0x5000d000
    38bc:	0bad0000 	.word	0x0bad0000

000038c0 <nrfx_gpiote_output_configure>:
{
    38c0:	b570      	push	{r4, r5, r6, lr}
    38c2:	b084      	sub	sp, #16
    38c4:	4604      	mov	r4, r0
    38c6:	4615      	mov	r5, r2
    if (p_config)
    38c8:	b329      	cbz	r1, 3916 <nrfx_gpiote_output_configure+0x56>
    38ca:	460e      	mov	r6, r1
        if (pin_is_input(pin) && pin_in_use_by_te(pin))
    38cc:	f003 f9d1 	bl	6c72 <pin_is_input>
    38d0:	b120      	cbz	r0, 38dc <nrfx_gpiote_output_configure+0x1c>
    38d2:	4620      	mov	r0, r4
    38d4:	f7ff fd8c 	bl	33f0 <pin_in_use_by_te>
    38d8:	2800      	cmp	r0, #0
    38da:	d13a      	bne.n	3952 <nrfx_gpiote_output_configure+0x92>
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
    38dc:	4620      	mov	r0, r4
    38de:	f7ff fd91 	bl	3404 <pin_has_trigger>
    38e2:	b110      	cbz	r0, 38ea <nrfx_gpiote_output_configure+0x2a>
    38e4:	7873      	ldrb	r3, [r6, #1]
    38e6:	2b01      	cmp	r3, #1
    38e8:	d033      	beq.n	3952 <nrfx_gpiote_output_configure+0x92>
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_OUTPUT;
    38ea:	2301      	movs	r3, #1
    38ec:	f88d 300f 	strb.w	r3, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &p_config->input_connect, &p_config->pull,
    38f0:	2300      	movs	r3, #0
    38f2:	9301      	str	r3, [sp, #4]
    38f4:	9600      	str	r6, [sp, #0]
    38f6:	1cb3      	adds	r3, r6, #2
    38f8:	1c72      	adds	r2, r6, #1
    38fa:	f10d 010f 	add.w	r1, sp, #15
    38fe:	4620      	mov	r0, r4
    3900:	f7ff fcda 	bl	32b8 <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE | PIN_FLAG_OUTPUT;
    3904:	4a20      	ldr	r2, [pc, #128]	; (3988 <nrfx_gpiote_output_configure+0xc8>)
    3906:	f104 0108 	add.w	r1, r4, #8
    390a:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    390e:	f043 0303 	orr.w	r3, r3, #3
    3912:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_task_config)
    3916:	b395      	cbz	r5, 397e <nrfx_gpiote_output_configure+0xbe>
        if (pin_is_input(pin))
    3918:	4620      	mov	r0, r4
    391a:	f003 f9aa 	bl	6c72 <pin_is_input>
    391e:	bb80      	cbnz	r0, 3982 <nrfx_gpiote_output_configure+0xc2>
        uint32_t ch = p_task_config->task_ch;
    3920:	782e      	ldrb	r6, [r5, #0]
    p_reg->CONFIG[idx] = 0;
    3922:	4b1a      	ldr	r3, [pc, #104]	; (398c <nrfx_gpiote_output_configure+0xcc>)
    3924:	f506 72a2 	add.w	r2, r6, #324	; 0x144
    3928:	2100      	movs	r1, #0
    392a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    p_reg->CONFIG[idx] = 0;
    392e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
    3932:	4a15      	ldr	r2, [pc, #84]	; (3988 <nrfx_gpiote_output_configure+0xc8>)
    3934:	f104 0108 	add.w	r1, r4, #8
    3938:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    393c:	f023 0320 	bic.w	r3, r3, #32
    3940:	04db      	lsls	r3, r3, #19
    3942:	0cdb      	lsrs	r3, r3, #19
    3944:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
        if (p_task_config->polarity != NRF_GPIOTE_POLARITY_NONE)
    3948:	786b      	ldrb	r3, [r5, #1]
    394a:	b923      	cbnz	r3, 3956 <nrfx_gpiote_output_configure+0x96>
    return NRFX_SUCCESS;
    394c:	4810      	ldr	r0, [pc, #64]	; (3990 <nrfx_gpiote_output_configure+0xd0>)
}
    394e:	b004      	add	sp, #16
    3950:	bd70      	pop	{r4, r5, r6, pc}
            return NRFX_ERROR_INVALID_PARAM;
    3952:	4810      	ldr	r0, [pc, #64]	; (3994 <nrfx_gpiote_output_configure+0xd4>)
    3954:	e7fb      	b.n	394e <nrfx_gpiote_output_configure+0x8e>
                                      p_task_config->init_val);
    3956:	78aa      	ldrb	r2, [r5, #2]
            nrf_gpiote_task_configure(NRF_GPIOTE, ch, pin,
    3958:	9200      	str	r2, [sp, #0]
    395a:	4622      	mov	r2, r4
    395c:	4631      	mov	r1, r6
    395e:	480b      	ldr	r0, [pc, #44]	; (398c <nrfx_gpiote_output_configure+0xcc>)
    3960:	f003 f949 	bl	6bf6 <nrf_gpiote_task_configure>
            m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    3964:	4a08      	ldr	r2, [pc, #32]	; (3988 <nrfx_gpiote_output_configure+0xc8>)
    3966:	3408      	adds	r4, #8
    3968:	f832 3014 	ldrh.w	r3, [r2, r4, lsl #1]
    396c:	0376      	lsls	r6, r6, #13
    396e:	b2b6      	uxth	r6, r6
    3970:	4333      	orrs	r3, r6
    3972:	f043 0320 	orr.w	r3, r3, #32
    3976:	f822 3014 	strh.w	r3, [r2, r4, lsl #1]
    return NRFX_SUCCESS;
    397a:	4805      	ldr	r0, [pc, #20]	; (3990 <nrfx_gpiote_output_configure+0xd0>)
    397c:	e7e7      	b.n	394e <nrfx_gpiote_output_configure+0x8e>
    397e:	4804      	ldr	r0, [pc, #16]	; (3990 <nrfx_gpiote_output_configure+0xd0>)
    3980:	e7e5      	b.n	394e <nrfx_gpiote_output_configure+0x8e>
            return NRFX_ERROR_INVALID_PARAM;
    3982:	4804      	ldr	r0, [pc, #16]	; (3994 <nrfx_gpiote_output_configure+0xd4>)
    3984:	e7e3      	b.n	394e <nrfx_gpiote_output_configure+0x8e>
    3986:	bf00      	nop
    3988:	20000050 	.word	0x20000050
    398c:	5000d000 	.word	0x5000d000
    3990:	0bad0000 	.word	0x0bad0000
    3994:	0bad0004 	.word	0x0bad0004

00003998 <nrfx_gpiote_global_callback_set>:
    m_cb.global_handler.handler = handler;
    3998:	4b01      	ldr	r3, [pc, #4]	; (39a0 <nrfx_gpiote_global_callback_set+0x8>)
    399a:	6098      	str	r0, [r3, #8]
    m_cb.global_handler.p_context = p_context;
    399c:	60d9      	str	r1, [r3, #12]
}
    399e:	4770      	bx	lr
    39a0:	20000050 	.word	0x20000050

000039a4 <nrfx_gpiote_channel_get>:
{
    39a4:	b538      	push	{r3, r4, r5, lr}
    39a6:	4604      	mov	r4, r0
    39a8:	460d      	mov	r5, r1
    if (pin_in_use_by_te(pin))
    39aa:	f7ff fd21 	bl	33f0 <pin_in_use_by_te>
    39ae:	b140      	cbz	r0, 39c2 <nrfx_gpiote_channel_get+0x1e>
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    39b0:	f104 0008 	add.w	r0, r4, #8
    39b4:	4b04      	ldr	r3, [pc, #16]	; (39c8 <nrfx_gpiote_channel_get+0x24>)
    39b6:	f833 3010 	ldrh.w	r3, [r3, r0, lsl #1]
    39ba:	0b5b      	lsrs	r3, r3, #13
    39bc:	702b      	strb	r3, [r5, #0]
        return NRFX_SUCCESS;
    39be:	4803      	ldr	r0, [pc, #12]	; (39cc <nrfx_gpiote_channel_get+0x28>)
}
    39c0:	bd38      	pop	{r3, r4, r5, pc}
        return NRFX_ERROR_INVALID_PARAM;
    39c2:	4803      	ldr	r0, [pc, #12]	; (39d0 <nrfx_gpiote_channel_get+0x2c>)
    39c4:	e7fc      	b.n	39c0 <nrfx_gpiote_channel_get+0x1c>
    39c6:	bf00      	nop
    39c8:	20000050 	.word	0x20000050
    39cc:	0bad0000 	.word	0x0bad0000
    39d0:	0bad0004 	.word	0x0bad0004

000039d4 <nrfx_gpiote_init>:
    if (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
    39d4:	4b0f      	ldr	r3, [pc, #60]	; (3a14 <nrfx_gpiote_init+0x40>)
    39d6:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
    39da:	b10b      	cbz	r3, 39e0 <nrfx_gpiote_init+0xc>
        return err_code;
    39dc:	480e      	ldr	r0, [pc, #56]	; (3a18 <nrfx_gpiote_init+0x44>)
}
    39de:	4770      	bx	lr
{
    39e0:	b510      	push	{r4, lr}
    memset(m_cb.pin_flags, 0, sizeof(m_cb.pin_flags));
    39e2:	4c0e      	ldr	r4, [pc, #56]	; (3a1c <nrfx_gpiote_init+0x48>)
    39e4:	2260      	movs	r2, #96	; 0x60
    39e6:	2100      	movs	r1, #0
    39e8:	4620      	mov	r0, r4
    39ea:	f002 f9fc 	bl	5de6 <memset>
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_GPIOTE));
    39ee:	200d      	movs	r0, #13
    39f0:	f002 f8e3 	bl	5bba <arch_irq_enable>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    39f4:	4b0a      	ldr	r3, [pc, #40]	; (3a20 <nrfx_gpiote_init+0x4c>)
    39f6:	2200      	movs	r2, #0
    39f8:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
    39fc:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
    p_reg->INTENSET = mask;
    3a00:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    3a04:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    m_cb.state = NRFX_DRV_STATE_INITIALIZED;
    3a08:	2301      	movs	r3, #1
    3a0a:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
    m_cb.available_evt_handlers = NRFX_BIT_MASK(NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS);
    3a0e:	6663      	str	r3, [r4, #100]	; 0x64
    return err_code;
    3a10:	4804      	ldr	r0, [pc, #16]	; (3a24 <nrfx_gpiote_init+0x50>)
}
    3a12:	bd10      	pop	{r4, pc}
    3a14:	20000050 	.word	0x20000050
    3a18:	0bad0005 	.word	0x0bad0005
    3a1c:	20000060 	.word	0x20000060
    3a20:	5000d000 	.word	0x5000d000
    3a24:	0bad0000 	.word	0x0bad0000

00003a28 <nrfx_gpiote_is_init>:
    return (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED) ? true : false;
    3a28:	4b03      	ldr	r3, [pc, #12]	; (3a38 <nrfx_gpiote_is_init+0x10>)
    3a2a:	f893 0078 	ldrb.w	r0, [r3, #120]	; 0x78
}
    3a2e:	3800      	subs	r0, #0
    3a30:	bf18      	it	ne
    3a32:	2001      	movne	r0, #1
    3a34:	4770      	bx	lr
    3a36:	bf00      	nop
    3a38:	20000050 	.word	0x20000050

00003a3c <nrfx_gpiote_channel_free>:
{
    3a3c:	b508      	push	{r3, lr}
    3a3e:	4601      	mov	r1, r0
    return nrfx_flag32_free(&m_cb.available_channels_mask, channel);
    3a40:	4801      	ldr	r0, [pc, #4]	; (3a48 <nrfx_gpiote_channel_free+0xc>)
    3a42:	f7ff fb9d 	bl	3180 <nrfx_flag32_free>
}
    3a46:	bd08      	pop	{r3, pc}
    3a48:	200000c0 	.word	0x200000c0

00003a4c <nrfx_gpiote_channel_alloc>:
{
    3a4c:	b508      	push	{r3, lr}
    3a4e:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_cb.available_channels_mask, p_channel);
    3a50:	4801      	ldr	r0, [pc, #4]	; (3a58 <nrfx_gpiote_channel_alloc+0xc>)
    3a52:	f7ff fb71 	bl	3138 <nrfx_flag32_alloc>
}
    3a56:	bd08      	pop	{r3, pc}
    3a58:	200000c0 	.word	0x200000c0

00003a5c <nrfx_gpiote_trigger_enable>:
{
    3a5c:	b538      	push	{r3, r4, r5, lr}
    3a5e:	4604      	mov	r4, r0
    3a60:	460d      	mov	r5, r1
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    3a62:	f7ff fcc5 	bl	33f0 <pin_in_use_by_te>
    3a66:	b300      	cbz	r0, 3aaa <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x12>
    3a68:	4620      	mov	r0, r4
    3a6a:	f003 f902 	bl	6c72 <pin_is_input>
    3a6e:	b1e0      	cbz	r0, 3aaa <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x12>
        uint8_t ch = pin_te_get(pin);
    3a70:	4620      	mov	r0, r4
    3a72:	f7ff fcdd 	bl	3430 <pin_te_get>
#endif

NRF_STATIC_INLINE nrf_gpiote_event_t nrf_gpiote_in_event_get(uint8_t index)
{
    NRFX_ASSERT(index < GPIOTE_CH_NUM);
    return (nrf_gpiote_event_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, EVENTS_IN[index]);
    3a76:	0083      	lsls	r3, r0, #2
    3a78:	f503 7380 	add.w	r3, r3, #256	; 0x100
    return ((uint32_t)p_reg + event);
    3a7c:	b29b      	uxth	r3, r3
    3a7e:	f103 43a0 	add.w	r3, r3, #1342177280	; 0x50000000
    3a82:	f503 4350 	add.w	r3, r3, #53248	; 0xd000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    3a86:	2200      	movs	r2, #0
    3a88:	601a      	str	r2, [r3, #0]
    3a8a:	681b      	ldr	r3, [r3, #0]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    3a8c:	4a0b      	ldr	r2, [pc, #44]	; (3abc <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x24>)
    3a8e:	f500 71a2 	add.w	r1, r0, #324	; 0x144
    3a92:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
    3a96:	f043 0301 	orr.w	r3, r3, #1
    3a9a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
        if (int_enable)
    3a9e:	b15d      	cbz	r5, 3ab8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x20>
            nrf_gpiote_int_enable(NRF_GPIOTE, NRFX_BIT(ch));
    3aa0:	2301      	movs	r3, #1
    3aa2:	4083      	lsls	r3, r0
    p_reg->INTENSET = mask;
    3aa4:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
}
    3aa8:	e006      	b.n	3ab8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x20>
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
    3aaa:	4620      	mov	r0, r4
    3aac:	f7ff fcf8 	bl	34a0 <get_initial_sense>
    3ab0:	4601      	mov	r1, r0
    3ab2:	4620      	mov	r0, r4
    3ab4:	f003 f8be 	bl	6c34 <nrf_gpio_cfg_sense_set>
}
    3ab8:	bd38      	pop	{r3, r4, r5, pc}
    3aba:	bf00      	nop
    3abc:	5000d000 	.word	0x5000d000

00003ac0 <nrfx_gpiote_trigger_disable>:
{
    3ac0:	b510      	push	{r4, lr}
    3ac2:	4604      	mov	r4, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    3ac4:	f7ff fc94 	bl	33f0 <pin_in_use_by_te>
    3ac8:	b1a0      	cbz	r0, 3af4 <nrfx_gpiote_trigger_disable+0x34>
    3aca:	4620      	mov	r0, r4
    3acc:	f003 f8d1 	bl	6c72 <pin_is_input>
    3ad0:	b180      	cbz	r0, 3af4 <nrfx_gpiote_trigger_disable+0x34>
        uint8_t ch = pin_te_get(pin);
    3ad2:	4620      	mov	r0, r4
    3ad4:	f7ff fcac 	bl	3430 <pin_te_get>
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
    3ad8:	2201      	movs	r2, #1
    3ada:	4082      	lsls	r2, r0
    p_reg->INTENCLR = mask;
    3adc:	4b08      	ldr	r3, [pc, #32]	; (3b00 <nrfx_gpiote_trigger_disable+0x40>)
    3ade:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    3ae2:	f500 70a2 	add.w	r0, r0, #324	; 0x144
    3ae6:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
    3aea:	f022 0203 	bic.w	r2, r2, #3
    3aee:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
}
    3af2:	e003      	b.n	3afc <nrfx_gpiote_trigger_disable+0x3c>
        nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    3af4:	2100      	movs	r1, #0
    3af6:	4620      	mov	r0, r4
    3af8:	f003 f89c 	bl	6c34 <nrf_gpio_cfg_sense_set>
}
    3afc:	bd10      	pop	{r4, pc}
    3afe:	bf00      	nop
    3b00:	5000d000 	.word	0x5000d000

00003b04 <nrfx_gpiote_pin_uninit>:
{
    3b04:	b510      	push	{r4, lr}
    3b06:	4604      	mov	r4, r0
    if (!pin_in_use(pin))
    3b08:	f7ff fc68 	bl	33dc <pin_in_use>
    3b0c:	b908      	cbnz	r0, 3b12 <nrfx_gpiote_pin_uninit+0xe>
        return NRFX_ERROR_INVALID_PARAM;
    3b0e:	4806      	ldr	r0, [pc, #24]	; (3b28 <nrfx_gpiote_pin_uninit+0x24>)
}
    3b10:	bd10      	pop	{r4, pc}
    nrfx_gpiote_trigger_disable(pin);
    3b12:	4620      	mov	r0, r4
    3b14:	f7ff ffd4 	bl	3ac0 <nrfx_gpiote_trigger_disable>
    pin_handler_trigger_uninit(pin);
    3b18:	4620      	mov	r0, r4
    3b1a:	f7ff fd71 	bl	3600 <pin_handler_trigger_uninit>
    nrf_gpio_cfg_default(pin);
    3b1e:	4620      	mov	r0, r4
    3b20:	f7ff fc26 	bl	3370 <nrf_gpio_cfg_default>
    return NRFX_SUCCESS;
    3b24:	4801      	ldr	r0, [pc, #4]	; (3b2c <nrfx_gpiote_pin_uninit+0x28>)
    3b26:	e7f3      	b.n	3b10 <nrfx_gpiote_pin_uninit+0xc>
    3b28:	0bad0004 	.word	0x0bad0004
    3b2c:	0bad0000 	.word	0x0bad0000

00003b30 <nrfx_gpiote_irq_handler>:

void nrfx_gpiote_irq_handler(void)
{
    3b30:	b538      	push	{r3, r4, r5, lr}
    uint32_t status = 0;
    uint32_t i;
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;
    3b32:	2001      	movs	r0, #1
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    3b34:	f44f 7380 	mov.w	r3, #256	; 0x100

    /* collect status of all GPIOTE pin events. Processing is done once all are collected and cleared.*/
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    3b38:	2100      	movs	r1, #0
    uint32_t status = 0;
    3b3a:	460c      	mov	r4, r1
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    3b3c:	e003      	b.n	3b46 <nrfx_gpiote_irq_handler+0x16>
            nrf_gpiote_int_enable_check(NRF_GPIOTE, mask))
        {
            nrf_gpiote_event_clear(NRF_GPIOTE, event);
            status |= mask;
        }
        mask <<= 1;
    3b3e:	0040      	lsls	r0, r0, #1
        /* Incrementing to next event, utilizing the fact that events are grouped together
         * in ascending order. */
        event = (nrf_gpiote_event_t)((uint32_t)event + sizeof(uint32_t));
    3b40:	3304      	adds	r3, #4
    3b42:	b29b      	uxth	r3, r3
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    3b44:	3101      	adds	r1, #1
    3b46:	2907      	cmp	r1, #7
    3b48:	d814      	bhi.n	3b74 <nrfx_gpiote_irq_handler+0x44>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3b4a:	f103 42a0 	add.w	r2, r3, #1342177280	; 0x50000000
    3b4e:	f502 4250 	add.w	r2, r2, #53248	; 0xd000
    3b52:	6812      	ldr	r2, [r2, #0]
        if (nrf_gpiote_event_check(NRF_GPIOTE, event) &&
    3b54:	2a00      	cmp	r2, #0
    3b56:	d0f2      	beq.n	3b3e <nrfx_gpiote_irq_handler+0xe>
    return p_reg->INTENSET & mask;
    3b58:	4a0c      	ldr	r2, [pc, #48]	; (3b8c <nrfx_gpiote_irq_handler+0x5c>)
    3b5a:	f8d2 2304 	ldr.w	r2, [r2, #772]	; 0x304
    3b5e:	4210      	tst	r0, r2
    3b60:	d0ed      	beq.n	3b3e <nrfx_gpiote_irq_handler+0xe>
    return ((uint32_t)p_reg + event);
    3b62:	f103 42a0 	add.w	r2, r3, #1342177280	; 0x50000000
    3b66:	f502 4250 	add.w	r2, r2, #53248	; 0xd000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    3b6a:	2500      	movs	r5, #0
    3b6c:	6015      	str	r5, [r2, #0]
    3b6e:	6812      	ldr	r2, [r2, #0]
            status |= mask;
    3b70:	4304      	orrs	r4, r0
    3b72:	e7e4      	b.n	3b3e <nrfx_gpiote_irq_handler+0xe>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3b74:	4b05      	ldr	r3, [pc, #20]	; (3b8c <nrfx_gpiote_irq_handler+0x5c>)
    3b76:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
    }

    /* handle PORT event */
    if (nrf_gpiote_event_check(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT))
    3b7a:	b91b      	cbnz	r3, 3b84 <nrfx_gpiote_irq_handler+0x54>
    {
        port_event_handle();
    }

    /* Process pin events. */
    gpiote_evt_handle(status);
    3b7c:	4620      	mov	r0, r4
    3b7e:	f7ff fde7 	bl	3750 <gpiote_evt_handle>
}
    3b82:	bd38      	pop	{r3, r4, r5, pc}
        port_event_handle();
    3b84:	f7ff fd90 	bl	36a8 <port_event_handle>
    3b88:	e7f8      	b.n	3b7c <nrfx_gpiote_irq_handler+0x4c>
    3b8a:	bf00      	nop
    3b8c:	5000d000 	.word	0x5000d000

00003b90 <z_device_state_init>:
 * The state object is always zero-initialized, but this may not be
 * sufficient.
 */
void z_device_state_init(void)
{
	const struct device *dev = __device_start;
    3b90:	4b03      	ldr	r3, [pc, #12]	; (3ba0 <z_device_state_init+0x10>)

	while (dev < __device_end) {
    3b92:	e000      	b.n	3b96 <z_device_state_init+0x6>
		z_object_init(dev);
		++dev;
    3b94:	3318      	adds	r3, #24
	while (dev < __device_end) {
    3b96:	4a03      	ldr	r2, [pc, #12]	; (3ba4 <z_device_state_init+0x14>)
    3b98:	4293      	cmp	r3, r2
    3b9a:	d3fb      	bcc.n	3b94 <z_device_state_init+0x4>
	}
}
    3b9c:	4770      	bx	lr
    3b9e:	bf00      	nop
    3ba0:	000073d4 	.word	0x000073d4
    3ba4:	00007434 	.word	0x00007434

00003ba8 <z_sys_init_run_level>:
 * off and the next one begins.
 *
 * @param level init level to run.
 */
static void z_sys_init_run_level(enum init_level level)
{
    3ba8:	b570      	push	{r4, r5, r6, lr}
    3baa:	4606      	mov	r6, r0
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    3bac:	4b11      	ldr	r3, [pc, #68]	; (3bf4 <z_sys_init_run_level+0x4c>)
    3bae:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    3bb2:	e009      	b.n	3bc8 <z_sys_init_run_level+0x20>
			/* Mark device initialized.  If initialization
			 * failed, record the error condition.
			 */
			if (rc != 0) {
				if (rc < 0) {
					rc = -rc;
    3bb4:	4240      	negs	r0, r0
    3bb6:	e017      	b.n	3be8 <z_sys_init_run_level+0x40>
				}
				if (rc > UINT8_MAX) {
					rc = UINT8_MAX;
				}
				dev->state->init_res = rc;
    3bb8:	68eb      	ldr	r3, [r5, #12]
    3bba:	7018      	strb	r0, [r3, #0]
			}
			dev->state->initialized = true;
    3bbc:	68ea      	ldr	r2, [r5, #12]
    3bbe:	7853      	ldrb	r3, [r2, #1]
    3bc0:	f043 0301 	orr.w	r3, r3, #1
    3bc4:	7053      	strb	r3, [r2, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    3bc6:	3408      	adds	r4, #8
    3bc8:	1c73      	adds	r3, r6, #1
    3bca:	4a0a      	ldr	r2, [pc, #40]	; (3bf4 <z_sys_init_run_level+0x4c>)
    3bcc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    3bd0:	42a3      	cmp	r3, r4
    3bd2:	d90d      	bls.n	3bf0 <z_sys_init_run_level+0x48>
		const struct device *dev = entry->dev;
    3bd4:	6865      	ldr	r5, [r4, #4]
		int rc = entry->init(dev);
    3bd6:	6823      	ldr	r3, [r4, #0]
    3bd8:	4628      	mov	r0, r5
    3bda:	4798      	blx	r3
		if (dev != NULL) {
    3bdc:	2d00      	cmp	r5, #0
    3bde:	d0f2      	beq.n	3bc6 <z_sys_init_run_level+0x1e>
			if (rc != 0) {
    3be0:	2800      	cmp	r0, #0
    3be2:	d0eb      	beq.n	3bbc <z_sys_init_run_level+0x14>
				if (rc < 0) {
    3be4:	2800      	cmp	r0, #0
    3be6:	dbe5      	blt.n	3bb4 <z_sys_init_run_level+0xc>
				if (rc > UINT8_MAX) {
    3be8:	28ff      	cmp	r0, #255	; 0xff
    3bea:	dde5      	ble.n	3bb8 <z_sys_init_run_level+0x10>
					rc = UINT8_MAX;
    3bec:	20ff      	movs	r0, #255	; 0xff
    3bee:	e7e3      	b.n	3bb8 <z_sys_init_run_level+0x10>
		}
	}
}
    3bf0:	bd70      	pop	{r4, r5, r6, pc}
    3bf2:	bf00      	nop
    3bf4:	00007a9c 	.word	0x00007a9c

00003bf8 <init_idle_thread>:
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */

#if defined(CONFIG_MULTITHREADING)
__boot_func
static void init_idle_thread(int i)
{
    3bf8:	b510      	push	{r4, lr}
    3bfa:	b086      	sub	sp, #24
	struct k_thread *thread = &z_idle_threads[i];
    3bfc:	23b0      	movs	r3, #176	; 0xb0
    3bfe:	4c11      	ldr	r4, [pc, #68]	; (3c44 <init_idle_thread+0x4c>)
    3c00:	fb03 4400 	mla	r4, r3, r0, r4
	k_thread_stack_t *stack = z_idle_stacks[i];
    3c04:	eb00 0c80 	add.w	ip, r0, r0, lsl #2
#else
	char *tname = NULL;
#endif /* CONFIG_THREAD_NAME */

	z_setup_new_thread(thread, stack,
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    3c08:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    3c0c:	4b0e      	ldr	r3, [pc, #56]	; (3c48 <init_idle_thread+0x50>)
    3c0e:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
	z_setup_new_thread(thread, stack,
    3c12:	4a0e      	ldr	r2, [pc, #56]	; (3c4c <init_idle_thread+0x54>)
    3c14:	9205      	str	r2, [sp, #20]
    3c16:	2201      	movs	r2, #1
    3c18:	9204      	str	r2, [sp, #16]
    3c1a:	220f      	movs	r2, #15
    3c1c:	9203      	str	r2, [sp, #12]
    3c1e:	2200      	movs	r2, #0
    3c20:	9202      	str	r2, [sp, #8]
    3c22:	9201      	str	r2, [sp, #4]
    3c24:	9300      	str	r3, [sp, #0]
    3c26:	4b0a      	ldr	r3, [pc, #40]	; (3c50 <init_idle_thread+0x58>)
    3c28:	f44f 72a0 	mov.w	r2, #320	; 0x140
    3c2c:	4909      	ldr	r1, [pc, #36]	; (3c54 <init_idle_thread+0x5c>)
    3c2e:	eb01 118c 	add.w	r1, r1, ip, lsl #6
    3c32:	4620      	mov	r0, r4
    3c34:	f000 f95c 	bl	3ef0 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    3c38:	7b63      	ldrb	r3, [r4, #13]
    3c3a:	f023 0304 	bic.w	r3, r3, #4
    3c3e:	7363      	strb	r3, [r4, #13]
	z_mark_thread_as_started(thread);

#ifdef CONFIG_SMP
	thread->base.is_idle = 1U;
#endif
}
    3c40:	b006      	add	sp, #24
    3c42:	bd10      	pop	{r4, pc}
    3c44:	200001e0 	.word	0x200001e0
    3c48:	20000a9c 	.word	0x20000a9c
    3c4c:	00007a8c 	.word	0x00007a8c
    3c50:	0000404d 	.word	0x0000404d
    3c54:	200014c8 	.word	0x200014c8

00003c58 <bg_thread_main>:
{
    3c58:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
    3c5a:	4b0a      	ldr	r3, [pc, #40]	; (3c84 <bg_thread_main+0x2c>)
    3c5c:	2201      	movs	r2, #1
    3c5e:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(INIT_LEVEL_POST_KERNEL);
    3c60:	2003      	movs	r0, #3
    3c62:	f7ff ffa1 	bl	3ba8 <z_sys_init_run_level>
	boot_banner();
    3c66:	f001 f9d9 	bl	501c <boot_banner>
	z_sys_init_run_level(INIT_LEVEL_APPLICATION);
    3c6a:	2004      	movs	r0, #4
    3c6c:	f7ff ff9c 	bl	3ba8 <z_sys_init_run_level>
	z_init_static_threads();
    3c70:	f000 f9a2 	bl	3fb8 <z_init_static_threads>
	(void)main();
    3c74:	f001 fb86 	bl	5384 <main>
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    3c78:	4a03      	ldr	r2, [pc, #12]	; (3c88 <bg_thread_main+0x30>)
    3c7a:	7b13      	ldrb	r3, [r2, #12]
    3c7c:	f023 0301 	bic.w	r3, r3, #1
    3c80:	7313      	strb	r3, [r2, #12]
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    3c82:	bd08      	pop	{r3, pc}
    3c84:	20000cc1 	.word	0x20000cc1
    3c88:	20000290 	.word	0x20000290

00003c8c <switch_to_main_thread>:
	return stack_ptr;
}

__boot_func
static FUNC_NORETURN void switch_to_main_thread(char *stack_ptr)
{
    3c8c:	b508      	push	{r3, lr}
    3c8e:	4601      	mov	r1, r0
#ifdef CONFIG_ARCH_HAS_CUSTOM_SWAP_TO_MAIN
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    3c90:	4a01      	ldr	r2, [pc, #4]	; (3c98 <switch_to_main_thread+0xc>)
    3c92:	4802      	ldr	r0, [pc, #8]	; (3c9c <switch_to_main_thread+0x10>)
    3c94:	f7fd fc98 	bl	15c8 <arch_switch_to_main_thread>
	 * current fake thread is not on a wait queue or ready queue, so it
	 * will never be rescheduled in.
	 */
	z_swap_unlocked();
#endif
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    3c98:	00003c59 	.word	0x00003c59
    3c9c:	20000290 	.word	0x20000290

00003ca0 <z_bss_zero>:
{
    3ca0:	b508      	push	{r3, lr}
	z_early_memset(__bss_start, 0, __bss_end - __bss_start);
    3ca2:	4803      	ldr	r0, [pc, #12]	; (3cb0 <z_bss_zero+0x10>)
    3ca4:	4a03      	ldr	r2, [pc, #12]	; (3cb4 <z_bss_zero+0x14>)
    3ca6:	1a12      	subs	r2, r2, r0
    3ca8:	2100      	movs	r1, #0
    3caa:	f003 f82d 	bl	6d08 <z_early_memset>
}
    3cae:	bd08      	pop	{r3, pc}
    3cb0:	20000190 	.word	0x20000190
    3cb4:	20000cc4 	.word	0x20000cc4

00003cb8 <z_init_cpu>:
{
    3cb8:	b510      	push	{r4, lr}
    3cba:	4604      	mov	r4, r0
	init_idle_thread(id);
    3cbc:	f7ff ff9c 	bl	3bf8 <init_idle_thread>
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
    3cc0:	23b0      	movs	r3, #176	; 0xb0
    3cc2:	490a      	ldr	r1, [pc, #40]	; (3cec <z_init_cpu+0x34>)
    3cc4:	fb03 1104 	mla	r1, r3, r4, r1
    3cc8:	4a09      	ldr	r2, [pc, #36]	; (3cf0 <z_init_cpu+0x38>)
    3cca:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    3cce:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    3cd2:	60d9      	str	r1, [r3, #12]
	_kernel.cpus[id].id = id;
    3cd4:	751c      	strb	r4, [r3, #20]
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
    3cd6:	4b07      	ldr	r3, [pc, #28]	; (3cf4 <z_init_cpu+0x3c>)
    3cd8:	eb03 23c4 	add.w	r3, r3, r4, lsl #11
    3cdc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
	_kernel.cpus[id].irq_stack =
    3ce0:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    3ce4:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
    3ce8:	6053      	str	r3, [r2, #4]
}
    3cea:	bd10      	pop	{r4, pc}
    3cec:	200001e0 	.word	0x200001e0
    3cf0:	20000a9c 	.word	0x20000a9c
    3cf4:	20000cc8 	.word	0x20000cc8

00003cf8 <prepare_multithreading>:
{
    3cf8:	b570      	push	{r4, r5, r6, lr}
    3cfa:	b086      	sub	sp, #24
	z_sched_init();
    3cfc:	f000 ff06 	bl	4b0c <z_sched_init>
	_kernel.ready_q.cache = &z_main_thread;
    3d00:	4d10      	ldr	r5, [pc, #64]	; (3d44 <prepare_multithreading+0x4c>)
    3d02:	4b11      	ldr	r3, [pc, #68]	; (3d48 <prepare_multithreading+0x50>)
    3d04:	61dd      	str	r5, [r3, #28]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    3d06:	4b11      	ldr	r3, [pc, #68]	; (3d4c <prepare_multithreading+0x54>)
    3d08:	9305      	str	r3, [sp, #20]
    3d0a:	2301      	movs	r3, #1
    3d0c:	9304      	str	r3, [sp, #16]
    3d0e:	2400      	movs	r4, #0
    3d10:	9403      	str	r4, [sp, #12]
    3d12:	9402      	str	r4, [sp, #8]
    3d14:	9401      	str	r4, [sp, #4]
    3d16:	9400      	str	r4, [sp, #0]
    3d18:	4b0d      	ldr	r3, [pc, #52]	; (3d50 <prepare_multithreading+0x58>)
    3d1a:	f44f 6280 	mov.w	r2, #1024	; 0x400
    3d1e:	490d      	ldr	r1, [pc, #52]	; (3d54 <prepare_multithreading+0x5c>)
    3d20:	4628      	mov	r0, r5
    3d22:	f000 f8e5 	bl	3ef0 <z_setup_new_thread>
    3d26:	4606      	mov	r6, r0
    3d28:	7b6b      	ldrb	r3, [r5, #13]
    3d2a:	f023 0304 	bic.w	r3, r3, #4
    3d2e:	736b      	strb	r3, [r5, #13]
	z_ready_thread(&z_main_thread);
    3d30:	4628      	mov	r0, r5
    3d32:	f003 f9b2 	bl	709a <z_ready_thread>
	z_init_cpu(0);
    3d36:	4620      	mov	r0, r4
    3d38:	f7ff ffbe 	bl	3cb8 <z_init_cpu>
}
    3d3c:	4630      	mov	r0, r6
    3d3e:	b006      	add	sp, #24
    3d40:	bd70      	pop	{r4, r5, r6, pc}
    3d42:	bf00      	nop
    3d44:	20000290 	.word	0x20000290
    3d48:	20000a9c 	.word	0x20000a9c
    3d4c:	00007a94 	.word	0x00007a94
    3d50:	00003c59 	.word	0x00003c59
    3d54:	20001608 	.word	0x20001608

00003d58 <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
    3d58:	b500      	push	{lr}
    3d5a:	b0ad      	sub	sp, #180	; 0xb4
	/* gcov hook needed to get the coverage report.*/
	gcov_static_init();

	/* initialize early init calls */
	z_sys_init_run_level(INIT_LEVEL_EARLY);
    3d5c:	2000      	movs	r0, #0
    3d5e:	f7ff ff23 	bl	3ba8 <z_sys_init_run_level>
 *
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
		(uint32_t)(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[0])) +
    3d62:	4b1d      	ldr	r3, [pc, #116]	; (3dd8 <z_cstart+0x80>)
	uint32_t msp =
    3d64:	f503 6200 	add.w	r2, r3, #2048	; 0x800
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    3d68:	f382 8808 	msr	MSP, r2
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
  // without main extensions, the non-secure MSPLIM is RAZ/WI
  (void)MainStackPtrLimit;
#else
  __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
    3d6c:	f383 880a 	msr	MSPLIM, r3
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    3d70:	4c1a      	ldr	r4, [pc, #104]	; (3ddc <z_cstart+0x84>)
    3d72:	23e0      	movs	r3, #224	; 0xe0
    3d74:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
    3d78:	2500      	movs	r5, #0
    3d7a:	77e5      	strb	r5, [r4, #31]
    3d7c:	7625      	strb	r5, [r4, #24]
    3d7e:	7665      	strb	r5, [r4, #25]
    3d80:	76a5      	strb	r5, [r4, #26]
    3d82:	f884 5020 	strb.w	r5, [r4, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    3d86:	6a63      	ldr	r3, [r4, #36]	; 0x24
    3d88:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    3d8c:	6263      	str	r3, [r4, #36]	; 0x24
    3d8e:	f884 5023 	strb.w	r5, [r4, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    3d92:	f7fd fd79 	bl	1888 <z_arm_fault_init>
	z_arm_cpu_idle_init();
    3d96:	f7fd fb1f 	bl	13d8 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    3d9a:	f04f 33ff 	mov.w	r3, #4294967295
    3d9e:	62a3      	str	r3, [r4, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    3da0:	62e3      	str	r3, [r4, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    3da2:	f7fd ffa7 	bl	1cf4 <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    3da6:	f7fd fe3d 	bl	1a24 <z_arm_configure_static_mpu_regions>
 *
 * The memory of the dummy thread can be completely uninitialized.
 */
static inline void z_dummy_thread_init(struct k_thread *dummy_thread)
{
	dummy_thread->base.thread_state = _THREAD_DUMMY;
    3daa:	2401      	movs	r4, #1
    3dac:	f88d 400d 	strb.w	r4, [sp, #13]
#ifdef CONFIG_SCHED_CPU_MASK
	dummy_thread->base.cpu_mask = -1;
#endif
	dummy_thread->base.user_options = K_ESSENTIAL;
    3db0:	f88d 400c 	strb.w	r4, [sp, #12]
#ifdef CONFIG_THREAD_STACK_INFO
	dummy_thread->stack_info.start = 0U;
    3db4:	9526      	str	r5, [sp, #152]	; 0x98
	dummy_thread->stack_info.size = 0U;
    3db6:	9527      	str	r5, [sp, #156]	; 0x9c
	dummy_thread->mem_domain_info.mem_domain = &k_mem_domain_default;
#endif
#if (CONFIG_HEAP_MEM_POOL_SIZE > 0)
	k_thread_system_pool_assign(dummy_thread);
#else
	dummy_thread->resource_pool = NULL;
    3db8:	9529      	str	r5, [sp, #164]	; 0xa4

#ifdef CONFIG_TIMESLICE_PER_THREAD
	dummy_thread->base.slice_ticks = 0;
#endif

	_current_cpu->current = dummy_thread;
    3dba:	4b09      	ldr	r3, [pc, #36]	; (3de0 <z_cstart+0x88>)
    3dbc:	f8c3 d008 	str.w	sp, [r3, #8]
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    3dc0:	f7ff fee6 	bl	3b90 <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_1);
    3dc4:	4620      	mov	r0, r4
    3dc6:	f7ff feef 	bl	3ba8 <z_sys_init_run_level>
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_2);
    3dca:	2002      	movs	r0, #2
    3dcc:	f7ff feec 	bl	3ba8 <z_sys_init_run_level>
	timing_init();
	timing_start();
#endif

#ifdef CONFIG_MULTITHREADING
	switch_to_main_thread(prepare_multithreading());
    3dd0:	f7ff ff92 	bl	3cf8 <prepare_multithreading>
    3dd4:	f7ff ff5a 	bl	3c8c <switch_to_main_thread>
    3dd8:	20000cc8 	.word	0x20000cc8
    3ddc:	e000ed00 	.word	0xe000ed00
    3de0:	20000a9c 	.word	0x20000a9c

00003de4 <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return 0 on success, fails otherwise.
 */
static int init_mem_slab_module(const struct device *dev)
{
    3de4:	b510      	push	{r4, lr}
	int rc = 0;
	ARG_UNUSED(dev);

	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    3de6:	4c06      	ldr	r4, [pc, #24]	; (3e00 <init_mem_slab_module+0x1c>)
	int rc = 0;
    3de8:	2000      	movs	r0, #0
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    3dea:	e000      	b.n	3dee <init_mem_slab_module+0xa>
    3dec:	341c      	adds	r4, #28
    3dee:	4b05      	ldr	r3, [pc, #20]	; (3e04 <init_mem_slab_module+0x20>)
    3df0:	429c      	cmp	r4, r3
    3df2:	d204      	bcs.n	3dfe <init_mem_slab_module+0x1a>
		rc = create_free_list(slab);
    3df4:	4620      	mov	r0, r4
    3df6:	f002 ff8f 	bl	6d18 <create_free_list>
		if (rc < 0) {
    3dfa:	2800      	cmp	r0, #0
    3dfc:	daf6      	bge.n	3dec <init_mem_slab_module+0x8>
		z_object_init(slab);
	}

out:
	return rc;
}
    3dfe:	bd10      	pop	{r4, pc}
    3e00:	2000013d 	.word	0x2000013d
    3e04:	2000013d 	.word	0x2000013d

00003e08 <k_mem_slab_alloc>:

	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
    3e08:	b530      	push	{r4, r5, lr}
    3e0a:	b083      	sub	sp, #12
    3e0c:	460d      	mov	r5, r1
	__asm__ volatile(
    3e0e:	f04f 0120 	mov.w	r1, #32
    3e12:	f3ef 8c11 	mrs	ip, BASEPRI
    3e16:	f381 8812 	msr	BASEPRI_MAX, r1
    3e1a:	f3bf 8f6f 	isb	sy
    3e1e:	4661      	mov	r1, ip
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
	int result;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, alloc, slab, timeout);

	if (slab->free_list != NULL) {
    3e20:	6944      	ldr	r4, [r0, #20]
    3e22:	b164      	cbz	r4, 3e3e <k_mem_slab_alloc+0x36>
		/* take a free block */
		*mem = slab->free_list;
    3e24:	602c      	str	r4, [r5, #0]
		slab->free_list = *(char **)(slab->free_list);
    3e26:	6823      	ldr	r3, [r4, #0]
    3e28:	6143      	str	r3, [r0, #20]
		slab->num_used++;
    3e2a:	6983      	ldr	r3, [r0, #24]
    3e2c:	3301      	adds	r3, #1
    3e2e:	6183      	str	r3, [r0, #24]

#ifdef CONFIG_MEM_SLAB_TRACE_MAX_UTILIZATION
		slab->max_used = MAX(slab->num_used, slab->max_used);
#endif

		result = 0;
    3e30:	2000      	movs	r0, #0
	__asm__ volatile(
    3e32:	f381 8811 	msr	BASEPRI, r1
    3e36:	f3bf 8f6f 	isb	sy
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, alloc, slab, timeout, result);

	k_spin_unlock(&slab->lock, key);

	return result;
}
    3e3a:	b003      	add	sp, #12
    3e3c:	bd30      	pop	{r4, r5, pc}
    3e3e:	f100 0e08 	add.w	lr, r0, #8
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT) ||
    3e42:	ea53 0402 	orrs.w	r4, r3, r2
    3e46:	d104      	bne.n	3e52 <k_mem_slab_alloc+0x4a>
		*mem = NULL;
    3e48:	2300      	movs	r3, #0
    3e4a:	602b      	str	r3, [r5, #0]
		result = -ENOMEM;
    3e4c:	f06f 000b 	mvn.w	r0, #11
    3e50:	e7ef      	b.n	3e32 <k_mem_slab_alloc+0x2a>
		result = z_pend_curr(&slab->lock, key, &slab->wait_q, timeout);
    3e52:	9200      	str	r2, [sp, #0]
    3e54:	9301      	str	r3, [sp, #4]
    3e56:	4602      	mov	r2, r0
    3e58:	4670      	mov	r0, lr
    3e5a:	f000 fd51 	bl	4900 <z_pend_curr>
		if (result == 0) {
    3e5e:	2800      	cmp	r0, #0
    3e60:	d1eb      	bne.n	3e3a <k_mem_slab_alloc+0x32>
			*mem = _current->base.swap_data;
    3e62:	4b02      	ldr	r3, [pc, #8]	; (3e6c <k_mem_slab_alloc+0x64>)
    3e64:	689b      	ldr	r3, [r3, #8]
    3e66:	695b      	ldr	r3, [r3, #20]
    3e68:	602b      	str	r3, [r5, #0]
		return result;
    3e6a:	e7e6      	b.n	3e3a <k_mem_slab_alloc+0x32>
    3e6c:	20000a9c 	.word	0x20000a9c

00003e70 <z_thread_monitor_exit>:
	__asm__ volatile(
    3e70:	f04f 0320 	mov.w	r3, #32
    3e74:	f3ef 8111 	mrs	r1, BASEPRI
    3e78:	f383 8812 	msr	BASEPRI_MAX, r3
    3e7c:	f3bf 8f6f 	isb	sy
 */
void z_thread_monitor_exit(struct k_thread *thread)
{
	k_spinlock_key_t key = k_spin_lock(&z_thread_monitor_lock);

	if (thread == _kernel.threads) {
    3e80:	4b0a      	ldr	r3, [pc, #40]	; (3eac <z_thread_monitor_exit+0x3c>)
    3e82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3e84:	4283      	cmp	r3, r0
    3e86:	d104      	bne.n	3e92 <z_thread_monitor_exit+0x22>
		_kernel.threads = _kernel.threads->next_thread;
    3e88:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    3e8a:	4b08      	ldr	r3, [pc, #32]	; (3eac <z_thread_monitor_exit+0x3c>)
    3e8c:	629a      	str	r2, [r3, #40]	; 0x28
    3e8e:	e007      	b.n	3ea0 <z_thread_monitor_exit+0x30>
		struct k_thread *prev_thread;

		prev_thread = _kernel.threads;
		while ((prev_thread != NULL) &&
			(thread != prev_thread->next_thread)) {
			prev_thread = prev_thread->next_thread;
    3e90:	4613      	mov	r3, r2
		while ((prev_thread != NULL) &&
    3e92:	b113      	cbz	r3, 3e9a <z_thread_monitor_exit+0x2a>
			(thread != prev_thread->next_thread)) {
    3e94:	6f1a      	ldr	r2, [r3, #112]	; 0x70
		while ((prev_thread != NULL) &&
    3e96:	4282      	cmp	r2, r0
    3e98:	d1fa      	bne.n	3e90 <z_thread_monitor_exit+0x20>
		}
		if (prev_thread != NULL) {
    3e9a:	b10b      	cbz	r3, 3ea0 <z_thread_monitor_exit+0x30>
			prev_thread->next_thread = thread->next_thread;
    3e9c:	6f02      	ldr	r2, [r0, #112]	; 0x70
    3e9e:	671a      	str	r2, [r3, #112]	; 0x70
	__asm__ volatile(
    3ea0:	f381 8811 	msr	BASEPRI, r1
    3ea4:	f3bf 8f6f 	isb	sy
		}
	}

	k_spin_unlock(&z_thread_monitor_lock, key);
}
    3ea8:	4770      	bx	lr
    3eaa:	bf00      	nop
    3eac:	20000a9c 	.word	0x20000a9c

00003eb0 <z_impl_k_thread_name_set>:
#endif

int z_impl_k_thread_name_set(struct k_thread *thread, const char *value)
{
    3eb0:	b510      	push	{r4, lr}
#ifdef CONFIG_THREAD_NAME
	if (thread == NULL) {
    3eb2:	4604      	mov	r4, r0
    3eb4:	b140      	cbz	r0, 3ec8 <z_impl_k_thread_name_set+0x18>
		thread = _current;
	}

	strncpy(thread->name, value, CONFIG_THREAD_MAX_NAME_LEN - 1);
    3eb6:	221f      	movs	r2, #31
    3eb8:	f104 0074 	add.w	r0, r4, #116	; 0x74
    3ebc:	f001 ff37 	bl	5d2e <strncpy>
	thread->name[CONFIG_THREAD_MAX_NAME_LEN - 1] = '\0';
    3ec0:	2000      	movs	r0, #0
    3ec2:	f884 0093 	strb.w	r0, [r4, #147]	; 0x93

	SYS_PORT_TRACING_OBJ_FUNC(k_thread, name_set, thread, -ENOSYS);

	return -ENOSYS;
#endif /* CONFIG_THREAD_NAME */
}
    3ec6:	bd10      	pop	{r4, pc}
		thread = _current;
    3ec8:	4b01      	ldr	r3, [pc, #4]	; (3ed0 <z_impl_k_thread_name_set+0x20>)
    3eca:	689c      	ldr	r4, [r3, #8]
    3ecc:	e7f3      	b.n	3eb6 <z_impl_k_thread_name_set+0x6>
    3ece:	bf00      	nop
    3ed0:	20000a9c 	.word	0x20000a9c

00003ed4 <schedule_new_thread>:
#endif
#endif

#ifdef CONFIG_MULTITHREADING
static void schedule_new_thread(struct k_thread *thread, k_timeout_t delay)
{
    3ed4:	b508      	push	{r3, lr}
#ifdef CONFIG_SYS_CLOCK_EXISTS
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    3ed6:	ea53 0102 	orrs.w	r1, r3, r2
    3eda:	d102      	bne.n	3ee2 <schedule_new_thread+0xe>
	z_impl_k_thread_start(thread);
    3edc:	f002 ff82 	bl	6de4 <z_impl_k_thread_start>
	}
#else
	ARG_UNUSED(delay);
	k_thread_start(thread);
#endif
}
    3ee0:	bd08      	pop	{r3, pc}

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    3ee2:	4902      	ldr	r1, [pc, #8]	; (3eec <schedule_new_thread+0x18>)
    3ee4:	3018      	adds	r0, #24
    3ee6:	f000 ff8d 	bl	4e04 <z_add_timeout>
    3eea:	e7f9      	b.n	3ee0 <schedule_new_thread+0xc>
    3eec:	000070d3 	.word	0x000070d3

00003ef0 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    3ef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3ef4:	b085      	sub	sp, #20
    3ef6:	4604      	mov	r4, r0
    3ef8:	460f      	mov	r7, r1
    3efa:	4615      	mov	r5, r2
    3efc:	461e      	mov	r6, r3
    3efe:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
    3f02:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
    3f06:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
    3f0a:	f8dd b04c 	ldr.w	fp, [sp, #76]	; 0x4c
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
    3f0e:	f100 0358 	add.w	r3, r0, #88	; 0x58
 * @param list the doubly-linked list
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
    3f12:	6583      	str	r3, [r0, #88]	; 0x58
	list->tail = (sys_dnode_t *)list;
    3f14:	65c3      	str	r3, [r0, #92]	; 0x5c
	k_object_access_grant(new_thread, new_thread);
#endif
	z_waitq_init(&new_thread->join_queue);

	/* Initialize various struct k_thread members */
	z_init_thread_base(&new_thread->base, prio, _THREAD_PRESTART, options);
    3f16:	9b12      	ldr	r3, [sp, #72]	; 0x48
    3f18:	2204      	movs	r2, #4
    3f1a:	9911      	ldr	r1, [sp, #68]	; 0x44
    3f1c:	f002 ff66 	bl	6dec <z_init_thread_base>
	stack_ptr = setup_thread_stack(new_thread, stack, stack_size);
    3f20:	462a      	mov	r2, r5
    3f22:	4639      	mov	r1, r7
    3f24:	4620      	mov	r0, r4
    3f26:	f002 ff4b 	bl	6dc0 <setup_thread_stack>
    3f2a:	4605      	mov	r5, r0
	 */
	__ASSERT_NO_MSG(arch_mem_coherent(new_thread));
	__ASSERT_NO_MSG(!arch_mem_coherent(stack));
#endif

	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    3f2c:	f8cd 8008 	str.w	r8, [sp, #8]
    3f30:	f8cd 9004 	str.w	r9, [sp, #4]
    3f34:	f8cd a000 	str.w	sl, [sp]
    3f38:	4633      	mov	r3, r6
    3f3a:	4602      	mov	r2, r0
    3f3c:	4639      	mov	r1, r7
    3f3e:	4620      	mov	r0, r4
    3f40:	f7fd fb20 	bl	1584 <arch_new_thread>

	/* static threads overwrite it afterwards with real value */
	new_thread->init_data = NULL;
    3f44:	2300      	movs	r3, #0
    3f46:	6563      	str	r3, [r4, #84]	; 0x54
#ifdef CONFIG_THREAD_CUSTOM_DATA
	/* Initialize custom data field (value is opaque to kernel) */
	new_thread->custom_data = NULL;
#endif
#ifdef CONFIG_THREAD_MONITOR
	new_thread->entry.pEntry = entry;
    3f48:	6626      	str	r6, [r4, #96]	; 0x60
	new_thread->entry.parameter1 = p1;
    3f4a:	f8c4 a064 	str.w	sl, [r4, #100]	; 0x64
	new_thread->entry.parameter2 = p2;
    3f4e:	f8c4 9068 	str.w	r9, [r4, #104]	; 0x68
	new_thread->entry.parameter3 = p3;
    3f52:	f8c4 806c 	str.w	r8, [r4, #108]	; 0x6c
	__asm__ volatile(
    3f56:	f04f 0320 	mov.w	r3, #32
    3f5a:	f3ef 8211 	mrs	r2, BASEPRI
    3f5e:	f383 8812 	msr	BASEPRI_MAX, r3
    3f62:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&z_thread_monitor_lock);

	new_thread->next_thread = _kernel.threads;
    3f66:	4b13      	ldr	r3, [pc, #76]	; (3fb4 <z_setup_new_thread+0xc4>)
    3f68:	6a99      	ldr	r1, [r3, #40]	; 0x28
    3f6a:	6721      	str	r1, [r4, #112]	; 0x70
	_kernel.threads = new_thread;
    3f6c:	629c      	str	r4, [r3, #40]	; 0x28
	__asm__ volatile(
    3f6e:	f382 8811 	msr	BASEPRI, r2
    3f72:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&z_thread_monitor_lock, key);
#endif
#ifdef CONFIG_THREAD_NAME
	if (name != NULL) {
    3f76:	f1bb 0f00 	cmp.w	fp, #0
    3f7a:	d013      	beq.n	3fa4 <z_setup_new_thread+0xb4>
		strncpy(new_thread->name, name,
    3f7c:	221f      	movs	r2, #31
    3f7e:	4659      	mov	r1, fp
    3f80:	f104 0074 	add.w	r0, r4, #116	; 0x74
    3f84:	f001 fed3 	bl	5d2e <strncpy>
			CONFIG_THREAD_MAX_NAME_LEN - 1);
		/* Ensure NULL termination, truncate if longer */
		new_thread->name[CONFIG_THREAD_MAX_NAME_LEN - 1] = '\0';
    3f88:	2300      	movs	r3, #0
    3f8a:	f884 3093 	strb.w	r3, [r4, #147]	; 0x93
		new_thread->base.cpu_mask = -1; /* allow all cpus */
	}
#endif
#ifdef CONFIG_ARCH_HAS_CUSTOM_SWAP_TO_MAIN
	/* _current may be null if the dummy thread is not used */
	if (!_current) {
    3f8e:	4b09      	ldr	r3, [pc, #36]	; (3fb4 <z_setup_new_thread+0xc4>)
    3f90:	689b      	ldr	r3, [r3, #8]
    3f92:	b15b      	cbz	r3, 3fac <z_setup_new_thread+0xbc>
	}
#endif
#ifdef CONFIG_SCHED_DEADLINE
	new_thread->base.prio_deadline = 0;
#endif
	new_thread->resource_pool = _current->resource_pool;
    3f94:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    3f98:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
#endif

	SYS_PORT_TRACING_OBJ_FUNC(k_thread, create, new_thread);

	return stack_ptr;
}
    3f9c:	4628      	mov	r0, r5
    3f9e:	b005      	add	sp, #20
    3fa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		new_thread->name[0] = '\0';
    3fa4:	2300      	movs	r3, #0
    3fa6:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
    3faa:	e7f0      	b.n	3f8e <z_setup_new_thread+0x9e>
		new_thread->resource_pool = NULL;
    3fac:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
		return stack_ptr;
    3fb0:	e7f4      	b.n	3f9c <z_setup_new_thread+0xac>
    3fb2:	bf00      	nop
    3fb4:	20000a9c 	.word	0x20000a9c

00003fb8 <z_init_static_threads>:
	}
}
#endif /* CONFIG_USERSPACE */

void z_init_static_threads(void)
{
    3fb8:	b530      	push	{r4, r5, lr}
    3fba:	b087      	sub	sp, #28
	_FOREACH_STATIC_THREAD(thread_data) {
    3fbc:	4c21      	ldr	r4, [pc, #132]	; (4044 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x44>)
    3fbe:	e014      	b.n	3fea <z_init_static_threads+0x32>
		z_setup_new_thread(
    3fc0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    3fc2:	9305      	str	r3, [sp, #20]
    3fc4:	6a23      	ldr	r3, [r4, #32]
    3fc6:	9304      	str	r3, [sp, #16]
    3fc8:	69e3      	ldr	r3, [r4, #28]
    3fca:	9303      	str	r3, [sp, #12]
    3fcc:	69a3      	ldr	r3, [r4, #24]
    3fce:	9302      	str	r3, [sp, #8]
    3fd0:	6963      	ldr	r3, [r4, #20]
    3fd2:	9301      	str	r3, [sp, #4]
    3fd4:	6923      	ldr	r3, [r4, #16]
    3fd6:	9300      	str	r3, [sp, #0]
    3fd8:	68e3      	ldr	r3, [r4, #12]
    3fda:	68a2      	ldr	r2, [r4, #8]
    3fdc:	6861      	ldr	r1, [r4, #4]
    3fde:	6820      	ldr	r0, [r4, #0]
    3fe0:	f7ff ff86 	bl	3ef0 <z_setup_new_thread>
			thread_data->init_p3,
			thread_data->init_prio,
			thread_data->init_options,
			thread_data->init_name);

		thread_data->init_thread->init_data = thread_data;
    3fe4:	6823      	ldr	r3, [r4, #0]
    3fe6:	655c      	str	r4, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
    3fe8:	3430      	adds	r4, #48	; 0x30
    3fea:	4b17      	ldr	r3, [pc, #92]	; (4048 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x48>)
    3fec:	429c      	cmp	r4, r3
    3fee:	d3e7      	bcc.n	3fc0 <z_init_static_threads+0x8>
	 * until they are all started.
	 *
	 * Note that static threads defined using the legacy API have a
	 * delay of K_FOREVER.
	 */
	k_sched_lock();
    3ff0:	f000 fb38 	bl	4664 <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
    3ff4:	4c13      	ldr	r4, [pc, #76]	; (4044 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x44>)
    3ff6:	e000      	b.n	3ffa <z_init_static_threads+0x42>
    3ff8:	3430      	adds	r4, #48	; 0x30
    3ffa:	4b13      	ldr	r3, [pc, #76]	; (4048 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x48>)
    3ffc:	429c      	cmp	r4, r3
    3ffe:	d21c      	bcs.n	403a <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x3a>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    4000:	6a60      	ldr	r0, [r4, #36]	; 0x24
    4002:	f1b0 3fff 	cmp.w	r0, #4294967295
    4006:	d0f7      	beq.n	3ff8 <z_init_static_threads+0x40>
			schedule_new_thread(thread_data->init_thread,
    4008:	6825      	ldr	r5, [r4, #0]
					    K_MSEC(thread_data->init_delay));
    400a:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
    400e:	17c1      	asrs	r1, r0, #31
			/* Faster algorithm but source is first multiplied by target frequency
			 * and it can overflow even though final result would not overflow.
			 * Kconfig option shall prevent use of this algorithm when there is a
			 * risk of overflow.
			 */
			return ((t * to_hz + off) / from_hz);
    4010:	03c9      	lsls	r1, r1, #15
    4012:	ea41 4150 	orr.w	r1, r1, r0, lsr #17
    4016:	03c0      	lsls	r0, r0, #15
    4018:	f240 33e7 	movw	r3, #999	; 0x3e7
    401c:	18c0      	adds	r0, r0, r3
    401e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    4022:	f04f 0300 	mov.w	r3, #0
    4026:	f141 0100 	adc.w	r1, r1, #0
    402a:	f7fc f893 	bl	154 <__aeabi_uldivmod>
    402e:	4602      	mov	r2, r0
    4030:	460b      	mov	r3, r1
			schedule_new_thread(thread_data->init_thread,
    4032:	4628      	mov	r0, r5
    4034:	f7ff ff4e 	bl	3ed4 <schedule_new_thread>
    4038:	e7de      	b.n	3ff8 <z_init_static_threads+0x40>
		}
	}
	k_sched_unlock();
    403a:	f000 fd15 	bl	4a68 <k_sched_unlock>
}
    403e:	b007      	add	sp, #28
    4040:	bd30      	pop	{r4, r5, pc}
    4042:	bf00      	nop
    4044:	0000765c 	.word	0x0000765c
    4048:	0000765c 	.word	0x0000765c

0000404c <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
    404c:	b508      	push	{r3, lr}
    404e:	e001      	b.n	4054 <idle+0x8>
	arch_cpu_idle();
    4050:	f7fd f9c8 	bl	13e4 <arch_cpu_idle>
	__asm__ volatile(
    4054:	f04f 0220 	mov.w	r2, #32
    4058:	f3ef 8311 	mrs	r3, BASEPRI
    405c:	f382 8812 	msr	BASEPRI_MAX, r2
    4060:	f3bf 8f6f 	isb	sy
		 * higher level construct.
		 */
		(void) arch_irq_lock();

#ifdef CONFIG_PM
		_kernel.idle = z_get_next_timeout_expiry();
    4064:	f003 f939 	bl	72da <z_get_next_timeout_expiry>
    4068:	4b05      	ldr	r3, [pc, #20]	; (4080 <idle+0x34>)
    406a:	6198      	str	r0, [r3, #24]
	return !z_sys_post_kernel;
    406c:	4b05      	ldr	r3, [pc, #20]	; (4084 <idle+0x38>)
    406e:	781b      	ldrb	r3, [r3, #0]
		 * processing in those cases i.e. skips k_cpu_idle().
		 * The kernel's idle processing re-enables interrupts
		 * which is essential for the kernel's scheduling
		 * logic.
		 */
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
    4070:	2b00      	cmp	r3, #0
    4072:	d0ed      	beq.n	4050 <idle+0x4>
    4074:	f7fc ffb2 	bl	fdc <pm_system_suspend>
    4078:	2800      	cmp	r0, #0
    407a:	d1eb      	bne.n	4054 <idle+0x8>
    407c:	e7e8      	b.n	4050 <idle+0x4>
    407e:	bf00      	nop
    4080:	20000a9c 	.word	0x20000a9c
    4084:	20000cc1 	.word	0x20000cc1

00004088 <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
    4088:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    408c:	b082      	sub	sp, #8
    408e:	4604      	mov	r4, r0
    4090:	461e      	mov	r6, r3
    4092:	f04f 0320 	mov.w	r3, #32
    4096:	f3ef 8511 	mrs	r5, BASEPRI
    409a:	f383 8812 	msr	BASEPRI_MAX, r3
    409e:	f3bf 8f6f 	isb	sy
    40a2:	462b      	mov	r3, r5

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    40a4:	68c1      	ldr	r1, [r0, #12]
    40a6:	b999      	cbnz	r1, 40d0 <z_impl_k_mutex_lock+0x48>

		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
					_current->base.prio :
    40a8:	2900      	cmp	r1, #0
    40aa:	d151      	bne.n	4150 <z_impl_k_mutex_lock+0xc8>
    40ac:	4a36      	ldr	r2, [pc, #216]	; (4188 <z_impl_k_mutex_lock+0x100>)
    40ae:	6892      	ldr	r2, [r2, #8]
    40b0:	f992 200e 	ldrsb.w	r2, [r2, #14]
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    40b4:	6122      	str	r2, [r4, #16]
					mutex->owner_orig_prio;

		mutex->lock_count++;
    40b6:	3101      	adds	r1, #1
    40b8:	60e1      	str	r1, [r4, #12]
		mutex->owner = _current;
    40ba:	4a33      	ldr	r2, [pc, #204]	; (4188 <z_impl_k_mutex_lock+0x100>)
    40bc:	6892      	ldr	r2, [r2, #8]
    40be:	60a2      	str	r2, [r4, #8]
	__asm__ volatile(
    40c0:	f383 8811 	msr	BASEPRI, r3
    40c4:	f3bf 8f6f 	isb	sy

		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
    40c8:	2000      	movs	r0, #0
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
    40ca:	b002      	add	sp, #8
    40cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    40d0:	4617      	mov	r7, r2
	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    40d2:	6880      	ldr	r0, [r0, #8]
    40d4:	4a2c      	ldr	r2, [pc, #176]	; (4188 <z_impl_k_mutex_lock+0x100>)
    40d6:	6892      	ldr	r2, [r2, #8]
    40d8:	4290      	cmp	r0, r2
    40da:	d0e5      	beq.n	40a8 <z_impl_k_mutex_lock+0x20>
	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
    40dc:	ea56 0107 	orrs.w	r1, r6, r7
    40e0:	d038      	beq.n	4154 <z_impl_k_mutex_lock+0xcc>
					    mutex->owner->base.prio);
    40e2:	f990 800e 	ldrsb.w	r8, [r0, #14]
	new_prio = new_prio_for_inheritance(_current->base.prio,
    40e6:	4641      	mov	r1, r8
    40e8:	f992 000e 	ldrsb.w	r0, [r2, #14]
    40ec:	f002 feb1 	bl	6e52 <new_prio_for_inheritance>
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    40f0:	4580      	cmp	r8, r0
    40f2:	dc36      	bgt.n	4162 <z_impl_k_mutex_lock+0xda>
	bool resched = false;
    40f4:	f04f 0800 	mov.w	r8, #0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    40f8:	9700      	str	r7, [sp, #0]
    40fa:	9601      	str	r6, [sp, #4]
    40fc:	4622      	mov	r2, r4
    40fe:	4629      	mov	r1, r5
    4100:	4822      	ldr	r0, [pc, #136]	; (418c <z_impl_k_mutex_lock+0x104>)
    4102:	f000 fbfd 	bl	4900 <z_pend_curr>
	if (got_mutex == 0) {
    4106:	2800      	cmp	r0, #0
    4108:	d0df      	beq.n	40ca <z_impl_k_mutex_lock+0x42>
	__asm__ volatile(
    410a:	f04f 0320 	mov.w	r3, #32
    410e:	f3ef 8511 	mrs	r5, BASEPRI
    4112:	f383 8812 	msr	BASEPRI_MAX, r3
    4116:	f3bf 8f6f 	isb	sy
    411a:	462e      	mov	r6, r5
	if (likely(mutex->owner != NULL)) {
    411c:	68a3      	ldr	r3, [r4, #8]
    411e:	b343      	cbz	r3, 4172 <z_impl_k_mutex_lock+0xea>
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    4120:	6823      	ldr	r3, [r4, #0]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4122:	429c      	cmp	r4, r3
    4124:	d023      	beq.n	416e <z_impl_k_mutex_lock+0xe6>
			new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    4126:	b313      	cbz	r3, 416e <z_impl_k_mutex_lock+0xe6>
    4128:	6921      	ldr	r1, [r4, #16]
    412a:	f993 000e 	ldrsb.w	r0, [r3, #14]
    412e:	f002 fe90 	bl	6e52 <new_prio_for_inheritance>
    4132:	4601      	mov	r1, r0
		resched = adjust_owner_prio(mutex, new_prio) || resched;
    4134:	4620      	mov	r0, r4
    4136:	f002 fe97 	bl	6e68 <adjust_owner_prio>
    413a:	b9e8      	cbnz	r0, 4178 <z_impl_k_mutex_lock+0xf0>
    413c:	f1b8 0f00 	cmp.w	r8, #0
    4140:	d11a      	bne.n	4178 <z_impl_k_mutex_lock+0xf0>
	__asm__ volatile(
    4142:	f386 8811 	msr	BASEPRI, r6
    4146:	f3bf 8f6f 	isb	sy
	return -EAGAIN;
    414a:	f06f 000a 	mvn.w	r0, #10
    414e:	e7bc      	b.n	40ca <z_impl_k_mutex_lock+0x42>
					_current->base.prio :
    4150:	6922      	ldr	r2, [r4, #16]
    4152:	e7af      	b.n	40b4 <z_impl_k_mutex_lock+0x2c>
    4154:	f385 8811 	msr	BASEPRI, r5
    4158:	f3bf 8f6f 	isb	sy
		return -EBUSY;
    415c:	f06f 000f 	mvn.w	r0, #15
    4160:	e7b3      	b.n	40ca <z_impl_k_mutex_lock+0x42>
		resched = adjust_owner_prio(mutex, new_prio);
    4162:	4601      	mov	r1, r0
    4164:	4620      	mov	r0, r4
    4166:	f002 fe7f 	bl	6e68 <adjust_owner_prio>
    416a:	4680      	mov	r8, r0
    416c:	e7c4      	b.n	40f8 <z_impl_k_mutex_lock+0x70>
			new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    416e:	6921      	ldr	r1, [r4, #16]
    4170:	e7e0      	b.n	4134 <z_impl_k_mutex_lock+0xac>
	if (resched) {
    4172:	f1b8 0f00 	cmp.w	r8, #0
    4176:	d0e4      	beq.n	4142 <z_impl_k_mutex_lock+0xba>
		z_reschedule(&lock, key);
    4178:	4629      	mov	r1, r5
    417a:	4804      	ldr	r0, [pc, #16]	; (418c <z_impl_k_mutex_lock+0x104>)
    417c:	f000 fa5c 	bl	4638 <z_reschedule>
	return -EAGAIN;
    4180:	f06f 000a 	mvn.w	r0, #10
    4184:	e7a1      	b.n	40ca <z_impl_k_mutex_lock+0x42>
    4186:	bf00      	nop
    4188:	20000a9c 	.word	0x20000a9c
    418c:	20000ac8 	.word	0x20000ac8

00004190 <z_impl_k_mutex_unlock>:

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, unlock, mutex);

	CHECKIF(mutex->owner == NULL) {
    4190:	6883      	ldr	r3, [r0, #8]
    4192:	b38b      	cbz	r3, 41f8 <z_impl_k_mutex_unlock+0x68>
{
    4194:	b570      	push	{r4, r5, r6, lr}
    4196:	4604      	mov	r4, r0
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
    4198:	4a1a      	ldr	r2, [pc, #104]	; (4204 <z_impl_k_mutex_unlock+0x74>)
    419a:	6892      	ldr	r2, [r2, #8]
    419c:	4293      	cmp	r3, r2
    419e:	d12e      	bne.n	41fe <z_impl_k_mutex_unlock+0x6e>

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
    41a0:	68c3      	ldr	r3, [r0, #12]
    41a2:	2b01      	cmp	r3, #1
    41a4:	d903      	bls.n	41ae <z_impl_k_mutex_unlock+0x1e>
		mutex->lock_count--;
    41a6:	3b01      	subs	r3, #1
    41a8:	60c3      	str	r3, [r0, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	return 0;
    41aa:	2000      	movs	r0, #0
}
    41ac:	bd70      	pop	{r4, r5, r6, pc}
	__asm__ volatile(
    41ae:	f04f 0320 	mov.w	r3, #32
    41b2:	f3ef 8511 	mrs	r5, BASEPRI
    41b6:	f383 8812 	msr	BASEPRI_MAX, r3
    41ba:	f3bf 8f6f 	isb	sy
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    41be:	6901      	ldr	r1, [r0, #16]
    41c0:	f002 fe52 	bl	6e68 <adjust_owner_prio>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    41c4:	4620      	mov	r0, r4
    41c6:	f002 ffff 	bl	71c8 <z_unpend_first_thread>
	mutex->owner = new_owner;
    41ca:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    41cc:	b168      	cbz	r0, 41ea <z_impl_k_mutex_unlock+0x5a>
		mutex->owner_orig_prio = new_owner->base.prio;
    41ce:	f990 300e 	ldrsb.w	r3, [r0, #14]
    41d2:	6123      	str	r3, [r4, #16]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    41d4:	2400      	movs	r4, #0
    41d6:	f8c0 40ac 	str.w	r4, [r0, #172]	; 0xac
		z_ready_thread(new_owner);
    41da:	f002 ff5e 	bl	709a <z_ready_thread>
		z_reschedule(&lock, key);
    41de:	4629      	mov	r1, r5
    41e0:	4809      	ldr	r0, [pc, #36]	; (4208 <z_impl_k_mutex_unlock+0x78>)
    41e2:	f000 fa29 	bl	4638 <z_reschedule>
	return 0;
    41e6:	4620      	mov	r0, r4
    41e8:	e7e0      	b.n	41ac <z_impl_k_mutex_unlock+0x1c>
		mutex->lock_count = 0U;
    41ea:	2000      	movs	r0, #0
    41ec:	60e0      	str	r0, [r4, #12]
	__asm__ volatile(
    41ee:	f385 8811 	msr	BASEPRI, r5
    41f2:	f3bf 8f6f 	isb	sy
    41f6:	e7d9      	b.n	41ac <z_impl_k_mutex_unlock+0x1c>
		return -EINVAL;
    41f8:	f06f 0015 	mvn.w	r0, #21
}
    41fc:	4770      	bx	lr
		return -EPERM;
    41fe:	f04f 30ff 	mov.w	r0, #4294967295
    4202:	e7d3      	b.n	41ac <z_impl_k_mutex_unlock+0x1c>
    4204:	20000a9c 	.word	0x20000a9c
    4208:	20000ac8 	.word	0x20000ac8

0000420c <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    420c:	b538      	push	{r3, r4, r5, lr}
    420e:	4604      	mov	r4, r0
	__asm__ volatile(
    4210:	f04f 0320 	mov.w	r3, #32
    4214:	f3ef 8511 	mrs	r5, BASEPRI
    4218:	f383 8812 	msr	BASEPRI_MAX, r3
    421c:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    4220:	f002 ffd2 	bl	71c8 <z_unpend_first_thread>

	if (thread != NULL) {
    4224:	b148      	cbz	r0, 423a <z_impl_k_sem_give+0x2e>
    4226:	2200      	movs	r2, #0
    4228:	f8c0 20ac 	str.w	r2, [r0, #172]	; 0xac
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    422c:	f002 ff35 	bl	709a <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    4230:	4629      	mov	r1, r5
    4232:	4807      	ldr	r0, [pc, #28]	; (4250 <z_impl_k_sem_give+0x44>)
    4234:	f000 fa00 	bl	4638 <z_reschedule>

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    4238:	bd38      	pop	{r3, r4, r5, pc}
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    423a:	68a3      	ldr	r3, [r4, #8]
    423c:	68e2      	ldr	r2, [r4, #12]
    423e:	4293      	cmp	r3, r2
    4240:	d003      	beq.n	424a <z_impl_k_sem_give+0x3e>
    4242:	2201      	movs	r2, #1
    4244:	4413      	add	r3, r2
    4246:	60a3      	str	r3, [r4, #8]
}
    4248:	e7f2      	b.n	4230 <z_impl_k_sem_give+0x24>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    424a:	2200      	movs	r2, #0
    424c:	e7fa      	b.n	4244 <z_impl_k_sem_give+0x38>
    424e:	bf00      	nop
    4250:	20000ac8 	.word	0x20000ac8

00004254 <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    4254:	b510      	push	{r4, lr}
    4256:	b082      	sub	sp, #8
    4258:	f04f 0420 	mov.w	r4, #32
    425c:	f3ef 8111 	mrs	r1, BASEPRI
    4260:	f384 8812 	msr	BASEPRI_MAX, r4
    4264:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    4268:	6884      	ldr	r4, [r0, #8]
    426a:	b144      	cbz	r4, 427e <z_impl_k_sem_take+0x2a>
		sem->count--;
    426c:	3c01      	subs	r4, #1
    426e:	6084      	str	r4, [r0, #8]
	__asm__ volatile(
    4270:	f381 8811 	msr	BASEPRI, r1
    4274:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    4278:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    427a:	b002      	add	sp, #8
    427c:	bd10      	pop	{r4, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    427e:	ea53 0402 	orrs.w	r4, r3, r2
    4282:	d006      	beq.n	4292 <z_impl_k_sem_take+0x3e>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    4284:	9200      	str	r2, [sp, #0]
    4286:	9301      	str	r3, [sp, #4]
    4288:	4602      	mov	r2, r0
    428a:	4805      	ldr	r0, [pc, #20]	; (42a0 <z_impl_k_sem_take+0x4c>)
    428c:	f000 fb38 	bl	4900 <z_pend_curr>
	return ret;
    4290:	e7f3      	b.n	427a <z_impl_k_sem_take+0x26>
    4292:	f381 8811 	msr	BASEPRI, r1
    4296:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    429a:	f06f 000f 	mvn.w	r0, #15
    429e:	e7ec      	b.n	427a <z_impl_k_sem_take+0x26>
    42a0:	20000ac8 	.word	0x20000ac8

000042a4 <queue_submit_locked>:
 * @retval -EBUSY if the submission was rejected (draining, plugged)
 */
static inline int queue_submit_locked(struct k_work_q *queue,
				      struct k_work *work)
{
	if (queue == NULL) {
    42a4:	b370      	cbz	r0, 4304 <queue_submit_locked+0x60>
{
    42a6:	b538      	push	{r3, r4, r5, lr}
    42a8:	460d      	mov	r5, r1
    42aa:	4604      	mov	r4, r0
		return -EINVAL;
	}

	int ret = -EBUSY;
	bool chained = (_current == &queue->thread) && !k_is_in_isr();
    42ac:	4b1b      	ldr	r3, [pc, #108]	; (431c <queue_submit_locked+0x78>)
    42ae:	689b      	ldr	r3, [r3, #8]
    42b0:	4283      	cmp	r3, r0
    42b2:	d01b      	beq.n	42ec <queue_submit_locked+0x48>
    42b4:	2300      	movs	r3, #0
    42b6:	461a      	mov	r2, r3
	return (*flagp & BIT(bit)) != 0U;
    42b8:	f8d4 30c8 	ldr.w	r3, [r4, #200]	; 0xc8
    42bc:	f3c3 0180 	ubfx	r1, r3, #2, #1
    42c0:	f3c3 00c0 	ubfx	r0, r3, #3, #1
	 * * -ENODEV if the queue isn't running.
	 * * -EBUSY if draining and not chained
	 * * -EBUSY if plugged and not draining
	 * * otherwise OK
	 */
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
    42c4:	f013 0f01 	tst.w	r3, #1
    42c8:	d01f      	beq.n	430a <queue_submit_locked+0x66>
		ret = -ENODEV;
	} else if (draining && !chained) {
    42ca:	b101      	cbz	r1, 42ce <queue_submit_locked+0x2a>
    42cc:	b302      	cbz	r2, 4310 <queue_submit_locked+0x6c>
		ret = -EBUSY;
	} else if (plugged && !draining) {
    42ce:	b100      	cbz	r0, 42d2 <queue_submit_locked+0x2e>
    42d0:	b309      	cbz	r1, 4316 <queue_submit_locked+0x72>
	parent->next = child;
    42d2:	2300      	movs	r3, #0
    42d4:	602b      	str	r3, [r5, #0]
	return list->tail;
    42d6:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
 * @param node A pointer on the node to append
 */
static inline void sys_slist_append(sys_slist_t *list,
				    sys_snode_t *node);

Z_GENLIST_APPEND(slist, snode)
    42da:	b173      	cbz	r3, 42fa <queue_submit_locked+0x56>
	parent->next = child;
    42dc:	601d      	str	r5, [r3, #0]
	list->tail = node;
    42de:	f8c4 50b4 	str.w	r5, [r4, #180]	; 0xb4
		ret = -EBUSY;
	} else {
		sys_slist_append(&queue->pending, &work->node);
		ret = 1;
		(void)notify_queue_locked(queue);
    42e2:	4620      	mov	r0, r4
    42e4:	f002 fde5 	bl	6eb2 <notify_queue_locked>
		ret = 1;
    42e8:	2001      	movs	r0, #1
	}

	return ret;
}
    42ea:	bd38      	pop	{r3, r4, r5, pc}
	bool chained = (_current == &queue->thread) && !k_is_in_isr();
    42ec:	f002 fd74 	bl	6dd8 <k_is_in_isr>
    42f0:	b908      	cbnz	r0, 42f6 <queue_submit_locked+0x52>
    42f2:	2301      	movs	r3, #1
    42f4:	e7df      	b.n	42b6 <queue_submit_locked+0x12>
    42f6:	2300      	movs	r3, #0
    42f8:	e7dd      	b.n	42b6 <queue_submit_locked+0x12>
    42fa:	f8c4 50b4 	str.w	r5, [r4, #180]	; 0xb4
	list->head = node;
    42fe:	f8c4 50b0 	str.w	r5, [r4, #176]	; 0xb0
}
    4302:	e7ee      	b.n	42e2 <queue_submit_locked+0x3e>
		return -EINVAL;
    4304:	f06f 0015 	mvn.w	r0, #21
}
    4308:	4770      	bx	lr
		ret = -ENODEV;
    430a:	f06f 0012 	mvn.w	r0, #18
    430e:	e7ec      	b.n	42ea <queue_submit_locked+0x46>
		ret = -EBUSY;
    4310:	f06f 000f 	mvn.w	r0, #15
    4314:	e7e9      	b.n	42ea <queue_submit_locked+0x46>
		ret = -EBUSY;
    4316:	f06f 000f 	mvn.w	r0, #15
    431a:	e7e6      	b.n	42ea <queue_submit_locked+0x46>
    431c:	20000a9c 	.word	0x20000a9c

00004320 <finalize_cancel_locked>:
{
    4320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4322:	4606      	mov	r6, r0
	*flagp &= ~BIT(bit);
    4324:	68c3      	ldr	r3, [r0, #12]
    4326:	f023 0302 	bic.w	r3, r3, #2
    432a:	60c3      	str	r3, [r0, #12]
	return list->head;
    432c:	4b13      	ldr	r3, [pc, #76]	; (437c <finalize_cancel_locked+0x5c>)
    432e:	681d      	ldr	r5, [r3, #0]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
    4330:	b185      	cbz	r5, 4354 <finalize_cancel_locked+0x34>
	return node->next;
    4332:	682c      	ldr	r4, [r5, #0]
    4334:	b104      	cbz	r4, 4338 <finalize_cancel_locked+0x18>
Z_GENLIST_PEEK_NEXT(slist, snode)
    4336:	b10d      	cbz	r5, 433c <finalize_cancel_locked+0x1c>
    4338:	2700      	movs	r7, #0
    433a:	e010      	b.n	435e <finalize_cancel_locked+0x3e>
    433c:	462c      	mov	r4, r5
    433e:	e7fb      	b.n	4338 <finalize_cancel_locked+0x18>
			sys_slist_remove(&pending_cancels, prev, &wc->node);
    4340:	462a      	mov	r2, r5
    4342:	4639      	mov	r1, r7
    4344:	480d      	ldr	r0, [pc, #52]	; (437c <finalize_cancel_locked+0x5c>)
    4346:	f002 fda1 	bl	6e8c <sys_slist_remove>
			k_sem_give(&wc->sem);
    434a:	f105 0008 	add.w	r0, r5, #8
		(void) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    434e:	f7ff ff5d 	bl	420c <z_impl_k_sem_give>
}
    4352:	e009      	b.n	4368 <finalize_cancel_locked+0x48>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
    4354:	462c      	mov	r4, r5
    4356:	e7ef      	b.n	4338 <finalize_cancel_locked+0x18>
    4358:	4623      	mov	r3, r4
    435a:	4625      	mov	r5, r4
    435c:	461c      	mov	r4, r3
    435e:	b165      	cbz	r5, 437a <finalize_cancel_locked+0x5a>
		if (wc->work == work) {
    4360:	686b      	ldr	r3, [r5, #4]
    4362:	42b3      	cmp	r3, r6
    4364:	d0ec      	beq.n	4340 <finalize_cancel_locked+0x20>
			prev = &wc->node;
    4366:	462f      	mov	r7, r5
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
    4368:	2c00      	cmp	r4, #0
    436a:	d0f5      	beq.n	4358 <finalize_cancel_locked+0x38>
	return node->next;
    436c:	6823      	ldr	r3, [r4, #0]
    436e:	2b00      	cmp	r3, #0
    4370:	d0f3      	beq.n	435a <finalize_cancel_locked+0x3a>
Z_GENLIST_PEEK_NEXT(slist, snode)
    4372:	2c00      	cmp	r4, #0
    4374:	d1f1      	bne.n	435a <finalize_cancel_locked+0x3a>
    4376:	4623      	mov	r3, r4
    4378:	e7ef      	b.n	435a <finalize_cancel_locked+0x3a>
}
    437a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    437c:	20000ac8 	.word	0x20000ac8

00004380 <work_queue_main>:
/* Loop executed by a work queue thread.
 *
 * @param workq_ptr pointer to the work queue structure
 */
static void work_queue_main(void *workq_ptr, void *p2, void *p3)
{
    4380:	b570      	push	{r4, r5, r6, lr}
    4382:	b084      	sub	sp, #16
    4384:	4605      	mov	r5, r0
	struct k_work_q *queue = (struct k_work_q *)workq_ptr;
    4386:	e016      	b.n	43b6 <work_queue_main+0x36>
	return (*flagp & BIT(bit)) != 0U;
    4388:	f8d5 30c8 	ldr.w	r3, [r5, #200]	; 0xc8
	*flagp &= ~BIT(bit);
    438c:	f023 0204 	bic.w	r2, r3, #4
    4390:	f8c5 20c8 	str.w	r2, [r5, #200]	; 0xc8
			 * which should never happen, even line 'if (work != NULL)'
			 * ensures that.
			 * This means that if node is not NULL, then work will not be NULL.
			 */
			handler = work->handler;
		} else if (flag_test_and_clear(&queue->flags,
    4394:	f013 0f04 	tst.w	r3, #4
    4398:	d15a      	bne.n	4450 <work_queue_main+0xd0>
			 * the lock, and we didn't find work nor got asked to
			 * stop.  Just go to sleep: when something happens the
			 * work thread will be woken and we can check again.
			 */

			(void)z_sched_wait(&lock, key, &queue->notifyq,
    439a:	2300      	movs	r3, #0
    439c:	9302      	str	r3, [sp, #8]
    439e:	f04f 32ff 	mov.w	r2, #4294967295
    43a2:	f04f 33ff 	mov.w	r3, #4294967295
    43a6:	e9cd 2300 	strd	r2, r3, [sp]
    43aa:	f105 02b8 	add.w	r2, r5, #184	; 0xb8
    43ae:	4631      	mov	r1, r6
    43b0:	482e      	ldr	r0, [pc, #184]	; (446c <work_queue_main+0xec>)
    43b2:	f000 fcb1 	bl	4d18 <z_sched_wait>
	__asm__ volatile(
    43b6:	f04f 0320 	mov.w	r3, #32
    43ba:	f3ef 8611 	mrs	r6, BASEPRI
    43be:	f383 8812 	msr	BASEPRI_MAX, r3
    43c2:	f3bf 8f6f 	isb	sy
    43c6:	4632      	mov	r2, r6
	return list->head;
    43c8:	f8d5 40b0 	ldr.w	r4, [r5, #176]	; 0xb0
 *
 * @return A pointer to the first node of the list (or NULL if empty)
 */
static inline sys_snode_t *sys_slist_get(sys_slist_t *list);

Z_GENLIST_GET(slist, snode)
    43cc:	2c00      	cmp	r4, #0
    43ce:	d0db      	beq.n	4388 <work_queue_main+0x8>
	return node->next;
    43d0:	6823      	ldr	r3, [r4, #0]
	list->head = node;
    43d2:	f8c5 30b0 	str.w	r3, [r5, #176]	; 0xb0
	return list->tail;
    43d6:	f8d5 10b4 	ldr.w	r1, [r5, #180]	; 0xb4
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    43da:	428c      	cmp	r4, r1
    43dc:	d035      	beq.n	444a <work_queue_main+0xca>
	*flagp |= BIT(bit);
    43de:	f8d5 30c8 	ldr.w	r3, [r5, #200]	; 0xc8
    43e2:	f043 0302 	orr.w	r3, r3, #2
    43e6:	f8c5 30c8 	str.w	r3, [r5, #200]	; 0xc8
    43ea:	68e3      	ldr	r3, [r4, #12]
    43ec:	f043 0101 	orr.w	r1, r3, #1
    43f0:	60e1      	str	r1, [r4, #12]
	*flagp &= ~BIT(bit);
    43f2:	f023 0304 	bic.w	r3, r3, #4
    43f6:	f043 0301 	orr.w	r3, r3, #1
    43fa:	60e3      	str	r3, [r4, #12]
			handler = work->handler;
    43fc:	6863      	ldr	r3, [r4, #4]
	__asm__ volatile(
    43fe:	f382 8811 	msr	BASEPRI, r2
    4402:	f3bf 8f6f 	isb	sy
		}

		k_spin_unlock(&lock, key);

		__ASSERT_NO_MSG(handler != NULL);
		handler(work);
    4406:	4620      	mov	r0, r4
    4408:	4798      	blx	r3
	__asm__ volatile(
    440a:	f04f 0320 	mov.w	r3, #32
    440e:	f3ef 8611 	mrs	r6, BASEPRI
    4412:	f383 8812 	msr	BASEPRI_MAX, r3
    4416:	f3bf 8f6f 	isb	sy
	*flagp &= ~BIT(bit);
    441a:	68e3      	ldr	r3, [r4, #12]
    441c:	f023 0301 	bic.w	r3, r3, #1
    4420:	60e3      	str	r3, [r4, #12]
		 * starving other threads.
		 */
		key = k_spin_lock(&lock);

		flag_clear(&work->flags, K_WORK_RUNNING_BIT);
		if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    4422:	f013 0f02 	tst.w	r3, #2
    4426:	d11d      	bne.n	4464 <work_queue_main+0xe4>
	*flagp &= ~BIT(bit);
    4428:	f8d5 30c8 	ldr.w	r3, [r5, #200]	; 0xc8
    442c:	f023 0302 	bic.w	r3, r3, #2
    4430:	f8c5 30c8 	str.w	r3, [r5, #200]	; 0xc8
	return (*flagp & BIT(bit)) != 0U;
    4434:	f3c3 2300 	ubfx	r3, r3, #8, #1
	__asm__ volatile(
    4438:	f386 8811 	msr	BASEPRI, r6
    443c:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		/* Optionally yield to prevent the work queue from
		 * starving other threads.
		 */
		if (yield) {
    4440:	2b00      	cmp	r3, #0
    4442:	d1b8      	bne.n	43b6 <work_queue_main+0x36>
	z_impl_k_yield();
    4444:	f000 fb6e 	bl	4b24 <z_impl_k_yield>
}
    4448:	e7b5      	b.n	43b6 <work_queue_main+0x36>
	list->tail = node;
    444a:	f8c5 30b4 	str.w	r3, [r5, #180]	; 0xb4
		if (node != NULL) {
    444e:	e7c6      	b.n	43de <work_queue_main+0x5e>
			(void)z_sched_wake_all(&queue->drainq, 1, NULL);
    4450:	f105 04c0 	add.w	r4, r5, #192	; 0xc0
static inline bool z_sched_wake_all(_wait_q_t *wait_q, int swap_retval,
				    void *swap_data)
{
	bool woken = false;

	while (z_sched_wake(wait_q, swap_retval, swap_data)) {
    4454:	2200      	movs	r2, #0
    4456:	2101      	movs	r1, #1
    4458:	4620      	mov	r0, r4
    445a:	f002 fedb 	bl	7214 <z_sched_wake>
    445e:	2800      	cmp	r0, #0
    4460:	d1f8      	bne.n	4454 <work_queue_main+0xd4>
    4462:	e79a      	b.n	439a <work_queue_main+0x1a>
			finalize_cancel_locked(work);
    4464:	4620      	mov	r0, r4
    4466:	f7ff ff5b 	bl	4320 <finalize_cancel_locked>
    446a:	e7dd      	b.n	4428 <work_queue_main+0xa8>
    446c:	20000ad0 	.word	0x20000ad0

00004470 <schedule_for_queue_locked>:
 * @retval 1 to indicate successfully scheduled.
 */
static int schedule_for_queue_locked(struct k_work_q **queuep,
				     struct k_work_delayable *dwork,
				     k_timeout_t delay)
{
    4470:	b508      	push	{r3, lr}
    4472:	4684      	mov	ip, r0
    4474:	4608      	mov	r0, r1
	int ret = 1;
	struct k_work *work = &dwork->work;

	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    4476:	ea53 0102 	orrs.w	r1, r3, r2
    447a:	d00c      	beq.n	4496 <schedule_for_queue_locked+0x26>
	*flagp |= BIT(bit);
    447c:	68c1      	ldr	r1, [r0, #12]
    447e:	f041 0108 	orr.w	r1, r1, #8
    4482:	60c1      	str	r1, [r0, #12]
		return submit_to_queue_locked(work, queuep);
	}

	flag_set(&work->flags, K_WORK_DELAYED_BIT);
	dwork->queue = *queuep;
    4484:	f8dc 1000 	ldr.w	r1, [ip]
    4488:	6281      	str	r1, [r0, #40]	; 0x28

	/* Add timeout */
	z_add_timeout(&dwork->timeout, work_timeout, delay);
    448a:	4905      	ldr	r1, [pc, #20]	; (44a0 <schedule_for_queue_locked+0x30>)
    448c:	3010      	adds	r0, #16
    448e:	f000 fcb9 	bl	4e04 <z_add_timeout>

	return ret;
    4492:	2001      	movs	r0, #1
}
    4494:	bd08      	pop	{r3, pc}
		return submit_to_queue_locked(work, queuep);
    4496:	4661      	mov	r1, ip
    4498:	f002 fd15 	bl	6ec6 <submit_to_queue_locked>
    449c:	e7fa      	b.n	4494 <schedule_for_queue_locked+0x24>
    449e:	bf00      	nop
    44a0:	00006f27 	.word	0x00006f27

000044a4 <k_work_queue_start>:
{
    44a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    44a6:	b089      	sub	sp, #36	; 0x24
    44a8:	4604      	mov	r4, r0
    44aa:	9d0e      	ldr	r5, [sp, #56]	; 0x38
	list->head = NULL;
    44ac:	2000      	movs	r0, #0
    44ae:	f8c4 00b0 	str.w	r0, [r4, #176]	; 0xb0
	list->tail = NULL;
    44b2:	f8c4 00b4 	str.w	r0, [r4, #180]	; 0xb4
    44b6:	f104 00b8 	add.w	r0, r4, #184	; 0xb8
	list->head = (sys_dnode_t *)list;
    44ba:	f8c4 00b8 	str.w	r0, [r4, #184]	; 0xb8
	list->tail = (sys_dnode_t *)list;
    44be:	f8c4 00bc 	str.w	r0, [r4, #188]	; 0xbc
    44c2:	f104 00c0 	add.w	r0, r4, #192	; 0xc0
	list->head = (sys_dnode_t *)list;
    44c6:	f8c4 00c0 	str.w	r0, [r4, #192]	; 0xc0
	list->tail = (sys_dnode_t *)list;
    44ca:	f8c4 00c4 	str.w	r0, [r4, #196]	; 0xc4
	if ((cfg != NULL) && cfg->no_yield) {
    44ce:	b1fd      	cbz	r5, 4510 <k_work_queue_start+0x6c>
    44d0:	7928      	ldrb	r0, [r5, #4]
    44d2:	b9f8      	cbnz	r0, 4514 <k_work_queue_start+0x70>
	uint32_t flags = K_WORK_QUEUE_STARTED;
    44d4:	2001      	movs	r0, #1
	*flagp = flags;
    44d6:	f8c4 00c8 	str.w	r0, [r4, #200]	; 0xc8
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
    44da:	f04f 36ff 	mov.w	r6, #4294967295
    44de:	f04f 37ff 	mov.w	r7, #4294967295
    44e2:	e9cd 6706 	strd	r6, r7, [sp, #24]
    44e6:	2000      	movs	r0, #0
    44e8:	9004      	str	r0, [sp, #16]
    44ea:	9303      	str	r3, [sp, #12]
    44ec:	9002      	str	r0, [sp, #8]
    44ee:	9001      	str	r0, [sp, #4]
    44f0:	9400      	str	r4, [sp, #0]
    44f2:	4b0a      	ldr	r3, [pc, #40]	; (451c <k_work_queue_start+0x78>)
    44f4:	4620      	mov	r0, r4
    44f6:	f002 fc84 	bl	6e02 <z_impl_k_thread_create>
	if ((cfg != NULL) && (cfg->name != NULL)) {
    44fa:	b125      	cbz	r5, 4506 <k_work_queue_start+0x62>
    44fc:	6829      	ldr	r1, [r5, #0]
    44fe:	b111      	cbz	r1, 4506 <k_work_queue_start+0x62>
	return z_impl_k_thread_name_set(thread, str);
    4500:	4620      	mov	r0, r4
    4502:	f7ff fcd5 	bl	3eb0 <z_impl_k_thread_name_set>
	z_impl_k_thread_start(thread);
    4506:	4620      	mov	r0, r4
    4508:	f002 fc6c 	bl	6de4 <z_impl_k_thread_start>
}
    450c:	b009      	add	sp, #36	; 0x24
    450e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32_t flags = K_WORK_QUEUE_STARTED;
    4510:	2001      	movs	r0, #1
    4512:	e7e0      	b.n	44d6 <k_work_queue_start+0x32>
		flags |= K_WORK_QUEUE_NO_YIELD;
    4514:	f240 1001 	movw	r0, #257	; 0x101
    4518:	e7dd      	b.n	44d6 <k_work_queue_start+0x32>
    451a:	bf00      	nop
    451c:	00004381 	.word	0x00004381

00004520 <k_work_schedule>:
	return ret;
}

int k_work_schedule(struct k_work_delayable *dwork,
				   k_timeout_t delay)
{
    4520:	b508      	push	{r3, lr}
    4522:	4601      	mov	r1, r0
	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_work, schedule, dwork, delay);

	int ret = k_work_schedule_for_queue(&k_sys_work_q, dwork, delay);
    4524:	4801      	ldr	r0, [pc, #4]	; (452c <k_work_schedule+0xc>)
    4526:	f002 fd3c 	bl	6fa2 <k_work_schedule_for_queue>

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_work, schedule, dwork, delay, ret);

	return ret;
}
    452a:	bd08      	pop	{r3, pc}
    452c:	20000348 	.word	0x20000348

00004530 <k_work_reschedule>:
	return ret;
}

int k_work_reschedule(struct k_work_delayable *dwork,
				     k_timeout_t delay)
{
    4530:	b508      	push	{r3, lr}
    4532:	4601      	mov	r1, r0
	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_work, reschedule, dwork, delay);

	int ret = k_work_reschedule_for_queue(&k_sys_work_q, dwork, delay);
    4534:	4801      	ldr	r0, [pc, #4]	; (453c <k_work_reschedule+0xc>)
    4536:	f002 fd4e 	bl	6fd6 <k_work_reschedule_for_queue>

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_work, reschedule, dwork, delay, ret);

	return ret;
}
    453a:	bd08      	pop	{r3, pc}
    453c:	20000348 	.word	0x20000348

00004540 <sliceable>:


static inline int is_preempt(struct k_thread *thread)
{
	/* explanation in kernel_struct.h */
	return thread->base.preempt <= _PREEMPT_THRESHOLD;
    4540:	89c3      	ldrh	r3, [r0, #14]
static inline bool sliceable(struct k_thread *thread)
{
	bool ret = is_preempt(thread)
		&& !z_is_thread_prevented_from_running(thread)
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
		&& !z_is_idle_thread_object(thread);
    4542:	2b7f      	cmp	r3, #127	; 0x7f
    4544:	d80e      	bhi.n	4564 <sliceable+0x24>
	uint8_t state = thread->base.thread_state;
    4546:	7b43      	ldrb	r3, [r0, #13]
		&& !z_is_thread_prevented_from_running(thread)
    4548:	f013 0f1f 	tst.w	r3, #31
    454c:	d10c      	bne.n	4568 <sliceable+0x28>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    454e:	f990 200e 	ldrsb.w	r2, [r0, #14]
    4552:	4b08      	ldr	r3, [pc, #32]	; (4574 <sliceable+0x34>)
    4554:	681b      	ldr	r3, [r3, #0]
    4556:	429a      	cmp	r2, r3
    4558:	db08      	blt.n	456c <sliceable+0x2c>
		&& !z_is_idle_thread_object(thread);
    455a:	4b07      	ldr	r3, [pc, #28]	; (4578 <sliceable+0x38>)
    455c:	4298      	cmp	r0, r3
    455e:	d007      	beq.n	4570 <sliceable+0x30>
    4560:	2001      	movs	r0, #1
    4562:	4770      	bx	lr
    4564:	2000      	movs	r0, #0
    4566:	4770      	bx	lr
    4568:	2000      	movs	r0, #0
    456a:	4770      	bx	lr
    456c:	2000      	movs	r0, #0
    456e:	4770      	bx	lr
    4570:	2000      	movs	r0, #0
#ifdef CONFIG_TIMESLICE_PER_THREAD
	ret |= thread->base.slice_ticks != 0;
#endif

	return ret;
}
    4572:	4770      	bx	lr
    4574:	20000ad4 	.word	0x20000ad4
    4578:	200001e0 	.word	0x200001e0

0000457c <add_thread_timeout>:
	}
}

static void add_thread_timeout(struct k_thread *thread, k_timeout_t timeout)
{
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    457c:	f1b3 3fff 	cmp.w	r3, #4294967295
    4580:	bf08      	it	eq
    4582:	f1b2 3fff 	cmpeq.w	r2, #4294967295
    4586:	d100      	bne.n	458a <add_thread_timeout+0xe>
    4588:	4770      	bx	lr
{
    458a:	b508      	push	{r3, lr}
    458c:	4902      	ldr	r1, [pc, #8]	; (4598 <add_thread_timeout+0x1c>)
    458e:	3018      	adds	r0, #24
    4590:	f000 fc38 	bl	4e04 <z_add_timeout>
		z_add_thread_timeout(thread, timeout);
	}
}
    4594:	bd08      	pop	{r3, pc}
    4596:	bf00      	nop
    4598:	000070d3 	.word	0x000070d3

0000459c <z_reset_time_slice>:
{
    459c:	b510      	push	{r4, lr}
	int ret = slice_ticks;
    459e:	4b07      	ldr	r3, [pc, #28]	; (45bc <z_reset_time_slice+0x20>)
    45a0:	681c      	ldr	r4, [r3, #0]
	if (slice_time(curr) != 0) {
    45a2:	b904      	cbnz	r4, 45a6 <z_reset_time_slice+0xa>
}
    45a4:	bd10      	pop	{r4, pc}
		_current_cpu->slice_ticks = slice_time(curr) + sys_clock_elapsed();
    45a6:	f7fe f9db 	bl	2960 <sys_clock_elapsed>
    45aa:	4404      	add	r4, r0
    45ac:	4b04      	ldr	r3, [pc, #16]	; (45c0 <z_reset_time_slice+0x24>)
    45ae:	611c      	str	r4, [r3, #16]
		z_set_timeout_expiry(slice_time(curr), false);
    45b0:	2100      	movs	r1, #0
    45b2:	4b02      	ldr	r3, [pc, #8]	; (45bc <z_reset_time_slice+0x20>)
    45b4:	6818      	ldr	r0, [r3, #0]
    45b6:	f002 fea7 	bl	7308 <z_set_timeout_expiry>
}
    45ba:	e7f3      	b.n	45a4 <z_reset_time_slice+0x8>
    45bc:	20000ad8 	.word	0x20000ad8
    45c0:	20000a9c 	.word	0x20000a9c

000045c4 <k_sched_time_slice_set>:
{
    45c4:	b570      	push	{r4, r5, r6, lr}
    45c6:	4604      	mov	r4, r0
    45c8:	460e      	mov	r6, r1
	LOCKED(&sched_spinlock) {
    45ca:	2300      	movs	r3, #0
	__asm__ volatile(
    45cc:	f04f 0220 	mov.w	r2, #32
    45d0:	f3ef 8511 	mrs	r5, BASEPRI
    45d4:	f382 8812 	msr	BASEPRI_MAX, r2
    45d8:	f3bf 8f6f 	isb	sy
	z_spin_lock_set_owner(l);
#if defined(CONFIG_SPIN_LOCK_TIME_LIMIT) && (CONFIG_SPIN_LOCK_TIME_LIMIT != 0)
	l->lock_time = sys_clock_cycle_get_32();
#endif /* CONFIG_SPIN_LOCK_TIME_LIMIT */
#endif/* CONFIG_SPIN_VALIDATE */
	return k;
    45dc:	e00e      	b.n	45fc <k_sched_time_slice_set+0x38>
			slice_ticks = MAX(2, slice_ticks);
    45de:	2802      	cmp	r0, #2
    45e0:	bfb8      	it	lt
    45e2:	2002      	movlt	r0, #2
    45e4:	6018      	str	r0, [r3, #0]
		slice_max_prio = prio;
    45e6:	4b11      	ldr	r3, [pc, #68]	; (462c <k_sched_time_slice_set+0x68>)
    45e8:	601e      	str	r6, [r3, #0]
		z_reset_time_slice(_current);
    45ea:	4b11      	ldr	r3, [pc, #68]	; (4630 <k_sched_time_slice_set+0x6c>)
    45ec:	6898      	ldr	r0, [r3, #8]
    45ee:	f7ff ffd5 	bl	459c <z_reset_time_slice>
	__asm__ volatile(
    45f2:	f385 8811 	msr	BASEPRI, r5
    45f6:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    45fa:	2301      	movs	r3, #1
    45fc:	b9a3      	cbnz	r3, 4628 <k_sched_time_slice_set+0x64>
		_current_cpu->slice_ticks = 0;
    45fe:	4b0c      	ldr	r3, [pc, #48]	; (4630 <k_sched_time_slice_set+0x6c>)
    4600:	2200      	movs	r2, #0
    4602:	611a      	str	r2, [r3, #16]
			return (uint32_t)((t * to_hz + off) / from_hz);
    4604:	0c61      	lsrs	r1, r4, #17
    4606:	03e0      	lsls	r0, r4, #15
    4608:	f240 33e7 	movw	r3, #999	; 0x3e7
    460c:	18c0      	adds	r0, r0, r3
    460e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    4612:	f04f 0300 	mov.w	r3, #0
    4616:	f141 0100 	adc.w	r1, r1, #0
    461a:	f7fb fd9b 	bl	154 <__aeabi_uldivmod>
		slice_ticks = k_ms_to_ticks_ceil32(slice);
    461e:	4b05      	ldr	r3, [pc, #20]	; (4634 <k_sched_time_slice_set+0x70>)
    4620:	6018      	str	r0, [r3, #0]
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
    4622:	2c00      	cmp	r4, #0
    4624:	dcdb      	bgt.n	45de <k_sched_time_slice_set+0x1a>
    4626:	e7de      	b.n	45e6 <k_sched_time_slice_set+0x22>
}
    4628:	bd70      	pop	{r4, r5, r6, pc}
    462a:	bf00      	nop
    462c:	20000ad4 	.word	0x20000ad4
    4630:	20000a9c 	.word	0x20000a9c
    4634:	20000ad8 	.word	0x20000ad8

00004638 <z_reschedule>:
	return new_thread != _current;
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
    4638:	b508      	push	{r3, lr}
	if (resched(key.key) && need_swap()) {
    463a:	460b      	mov	r3, r1
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    463c:	b959      	cbnz	r1, 4656 <z_reschedule+0x1e>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    463e:	f3ef 8205 	mrs	r2, IPSR
    4642:	b942      	cbnz	r2, 4656 <z_reschedule+0x1e>
	new_thread = _kernel.ready_q.cache;
    4644:	4a06      	ldr	r2, [pc, #24]	; (4660 <z_reschedule+0x28>)
    4646:	69d0      	ldr	r0, [r2, #28]
	return new_thread != _current;
    4648:	6892      	ldr	r2, [r2, #8]
	if (resched(key.key) && need_swap()) {
    464a:	4290      	cmp	r0, r2
    464c:	d003      	beq.n	4656 <z_reschedule+0x1e>
	ret = arch_swap(key);
    464e:	4608      	mov	r0, r1
    4650:	f7fc ff3e 	bl	14d0 <arch_swap>
		z_swap(lock, key);
    4654:	e003      	b.n	465e <z_reschedule+0x26>
    4656:	f383 8811 	msr	BASEPRI, r3
    465a:	f3bf 8f6f 	isb	sy
	} else {
		k_spin_unlock(lock, key);
		signal_pending_ipi();
	}
}
    465e:	bd08      	pop	{r3, pc}
    4660:	20000a9c 	.word	0x20000a9c

00004664 <k_sched_lock>:
	}
}

void k_sched_lock(void)
{
	LOCKED(&sched_spinlock) {
    4664:	2300      	movs	r3, #0
	__asm__ volatile(
    4666:	f04f 0220 	mov.w	r2, #32
    466a:	f3ef 8111 	mrs	r1, BASEPRI
    466e:	f382 8812 	msr	BASEPRI_MAX, r2
    4672:	f3bf 8f6f 	isb	sy
    4676:	e009      	b.n	468c <k_sched_lock+0x28>
	--_current->base.sched_locked;
    4678:	4b06      	ldr	r3, [pc, #24]	; (4694 <k_sched_lock+0x30>)
    467a:	689a      	ldr	r2, [r3, #8]
    467c:	7bd3      	ldrb	r3, [r2, #15]
    467e:	3b01      	subs	r3, #1
    4680:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
    4682:	f381 8811 	msr	BASEPRI, r1
    4686:	f3bf 8f6f 	isb	sy
    468a:	2301      	movs	r3, #1
    468c:	2b00      	cmp	r3, #0
    468e:	d0f3      	beq.n	4678 <k_sched_lock+0x14>
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
    4690:	4770      	bx	lr
    4692:	bf00      	nop
    4694:	20000a9c 	.word	0x20000a9c

00004698 <update_cache>:
{
    4698:	b538      	push	{r3, r4, r5, lr}
    469a:	4604      	mov	r4, r0
	return _priq_run_best(curr_cpu_runq());
    469c:	4810      	ldr	r0, [pc, #64]	; (46e0 <update_cache+0x48>)
    469e:	f002 fcf5 	bl	708c <z_priq_dumb_best>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    46a2:	4605      	mov	r5, r0
    46a4:	b170      	cbz	r0, 46c4 <update_cache+0x2c>
	if (preempt_ok != 0) {
    46a6:	b984      	cbnz	r4, 46ca <update_cache+0x32>
	if (z_is_thread_prevented_from_running(_current)) {
    46a8:	4b0e      	ldr	r3, [pc, #56]	; (46e4 <update_cache+0x4c>)
    46aa:	689b      	ldr	r3, [r3, #8]
	uint8_t state = thread->base.thread_state;
    46ac:	7b5a      	ldrb	r2, [r3, #13]
    46ae:	f012 0f1f 	tst.w	r2, #31
    46b2:	d10a      	bne.n	46ca <update_cache+0x32>
	return node->next != NULL;
    46b4:	69aa      	ldr	r2, [r5, #24]
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    46b6:	b942      	cbnz	r2, 46ca <update_cache+0x32>
	return thread->base.preempt <= _PREEMPT_THRESHOLD;
    46b8:	89da      	ldrh	r2, [r3, #14]
	if (is_preempt(_current) || is_metairq(thread)) {
    46ba:	2a7f      	cmp	r2, #127	; 0x7f
    46bc:	d905      	bls.n	46ca <update_cache+0x32>
		_kernel.ready_q.cache = _current;
    46be:	4a09      	ldr	r2, [pc, #36]	; (46e4 <update_cache+0x4c>)
    46c0:	61d3      	str	r3, [r2, #28]
    46c2:	e00b      	b.n	46dc <update_cache+0x44>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    46c4:	4b07      	ldr	r3, [pc, #28]	; (46e4 <update_cache+0x4c>)
    46c6:	68dd      	ldr	r5, [r3, #12]
    46c8:	e7ed      	b.n	46a6 <update_cache+0xe>
		if (thread != _current) {
    46ca:	4b06      	ldr	r3, [pc, #24]	; (46e4 <update_cache+0x4c>)
    46cc:	689b      	ldr	r3, [r3, #8]
    46ce:	42ab      	cmp	r3, r5
    46d0:	d002      	beq.n	46d8 <update_cache+0x40>
			z_reset_time_slice(thread);
    46d2:	4628      	mov	r0, r5
    46d4:	f7ff ff62 	bl	459c <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
    46d8:	4b02      	ldr	r3, [pc, #8]	; (46e4 <update_cache+0x4c>)
    46da:	61dd      	str	r5, [r3, #28]
}
    46dc:	bd38      	pop	{r3, r4, r5, pc}
    46de:	bf00      	nop
    46e0:	20000abc 	.word	0x20000abc
    46e4:	20000a9c 	.word	0x20000a9c

000046e8 <move_thread_to_end_of_prio_q>:
{
    46e8:	b538      	push	{r3, r4, r5, lr}
    46ea:	4605      	mov	r5, r0
	return (thread->base.thread_state & state) != 0U;
    46ec:	7b42      	ldrb	r2, [r0, #13]
	if (z_is_thread_queued(thread)) {
    46ee:	f990 300d 	ldrsb.w	r3, [r0, #13]
    46f2:	2b00      	cmp	r3, #0
    46f4:	db0a      	blt.n	470c <move_thread_to_end_of_prio_q+0x24>
	thread->base.thread_state |= _THREAD_QUEUED;
    46f6:	7b6b      	ldrb	r3, [r5, #13]
    46f8:	f063 037f 	orn	r3, r3, #127	; 0x7f
    46fc:	736b      	strb	r3, [r5, #13]
	return list->head == list;
    46fe:	4b1b      	ldr	r3, [pc, #108]	; (476c <move_thread_to_end_of_prio_q+0x84>)
    4700:	f853 4f20 	ldr.w	r4, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4704:	429c      	cmp	r4, r3
    4706:	d110      	bne.n	472a <move_thread_to_end_of_prio_q+0x42>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    4708:	2400      	movs	r4, #0
    470a:	e00e      	b.n	472a <move_thread_to_end_of_prio_q+0x42>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    470c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    4710:	7342      	strb	r2, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    4712:	4601      	mov	r1, r0
    4714:	4816      	ldr	r0, [pc, #88]	; (4770 <move_thread_to_end_of_prio_q+0x88>)
    4716:	f002 fca3 	bl	7060 <z_priq_dumb_remove>
}
    471a:	e7ec      	b.n	46f6 <move_thread_to_end_of_prio_q+0xe>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
    471c:	6863      	ldr	r3, [r4, #4]

	node->prev = prev;
    471e:	606b      	str	r3, [r5, #4]
	node->next = successor;
    4720:	602c      	str	r4, [r5, #0]
	prev->next = node;
    4722:	601d      	str	r5, [r3, #0]
	successor->prev = node;
    4724:	6065      	str	r5, [r4, #4]
}
    4726:	e017      	b.n	4758 <move_thread_to_end_of_prio_q+0x70>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    4728:	2400      	movs	r4, #0
    472a:	b16c      	cbz	r4, 4748 <move_thread_to_end_of_prio_q+0x60>
		if (z_sched_prio_cmp(thread, t) > 0) {
    472c:	4621      	mov	r1, r4
    472e:	4628      	mov	r0, r5
    4730:	f002 fc72 	bl	7018 <z_sched_prio_cmp>
    4734:	2800      	cmp	r0, #0
    4736:	dcf1      	bgt.n	471c <move_thread_to_end_of_prio_q+0x34>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    4738:	2c00      	cmp	r4, #0
    473a:	d0f6      	beq.n	472a <move_thread_to_end_of_prio_q+0x42>
	return (node == list->tail) ? NULL : node->next;
    473c:	4b0b      	ldr	r3, [pc, #44]	; (476c <move_thread_to_end_of_prio_q+0x84>)
    473e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    4740:	429c      	cmp	r4, r3
    4742:	d0f1      	beq.n	4728 <move_thread_to_end_of_prio_q+0x40>
    4744:	6824      	ldr	r4, [r4, #0]
    4746:	e7f0      	b.n	472a <move_thread_to_end_of_prio_q+0x42>
	sys_dnode_t *const tail = list->tail;
    4748:	4b08      	ldr	r3, [pc, #32]	; (476c <move_thread_to_end_of_prio_q+0x84>)
    474a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
    474c:	f103 0120 	add.w	r1, r3, #32
    4750:	6029      	str	r1, [r5, #0]
	node->prev = tail;
    4752:	606a      	str	r2, [r5, #4]
	tail->next = node;
    4754:	6015      	str	r5, [r2, #0]
	list->tail = node;
    4756:	625d      	str	r5, [r3, #36]	; 0x24
	update_cache(thread == _current);
    4758:	4b04      	ldr	r3, [pc, #16]	; (476c <move_thread_to_end_of_prio_q+0x84>)
    475a:	6898      	ldr	r0, [r3, #8]
    475c:	42a8      	cmp	r0, r5
    475e:	bf14      	ite	ne
    4760:	2000      	movne	r0, #0
    4762:	2001      	moveq	r0, #1
    4764:	f7ff ff98 	bl	4698 <update_cache>
}
    4768:	bd38      	pop	{r3, r4, r5, pc}
    476a:	bf00      	nop
    476c:	20000a9c 	.word	0x20000a9c
    4770:	20000abc 	.word	0x20000abc

00004774 <slice_expired_locked>:
{
    4774:	b538      	push	{r3, r4, r5, lr}
    4776:	4604      	mov	r4, r0
	struct k_thread *curr = _current;
    4778:	4b07      	ldr	r3, [pc, #28]	; (4798 <slice_expired_locked+0x24>)
    477a:	689d      	ldr	r5, [r3, #8]
	uint8_t state = thread->base.thread_state;
    477c:	7b6b      	ldrb	r3, [r5, #13]
	if (!z_is_thread_prevented_from_running(curr)) {
    477e:	f013 0f1f 	tst.w	r3, #31
    4782:	d004      	beq.n	478e <slice_expired_locked+0x1a>
	z_reset_time_slice(curr);
    4784:	4628      	mov	r0, r5
    4786:	f7ff ff09 	bl	459c <z_reset_time_slice>
}
    478a:	4620      	mov	r0, r4
    478c:	bd38      	pop	{r3, r4, r5, pc}
		move_thread_to_end_of_prio_q(curr);
    478e:	4628      	mov	r0, r5
    4790:	f7ff ffaa 	bl	46e8 <move_thread_to_end_of_prio_q>
    4794:	e7f6      	b.n	4784 <slice_expired_locked+0x10>
    4796:	bf00      	nop
    4798:	20000a9c 	.word	0x20000a9c

0000479c <z_time_slice>:
{
    479c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    479e:	4605      	mov	r5, r0
	__asm__ volatile(
    47a0:	f04f 0320 	mov.w	r3, #32
    47a4:	f3ef 8611 	mrs	r6, BASEPRI
    47a8:	f383 8812 	msr	BASEPRI_MAX, r3
    47ac:	f3bf 8f6f 	isb	sy
	if (pending_current == _current) {
    47b0:	4b15      	ldr	r3, [pc, #84]	; (4808 <z_time_slice+0x6c>)
    47b2:	6898      	ldr	r0, [r3, #8]
    47b4:	4b15      	ldr	r3, [pc, #84]	; (480c <z_time_slice+0x70>)
    47b6:	681b      	ldr	r3, [r3, #0]
    47b8:	4298      	cmp	r0, r3
    47ba:	d011      	beq.n	47e0 <z_time_slice+0x44>
    47bc:	4634      	mov	r4, r6
	pending_current = NULL;
    47be:	4b13      	ldr	r3, [pc, #76]	; (480c <z_time_slice+0x70>)
    47c0:	2200      	movs	r2, #0
    47c2:	601a      	str	r2, [r3, #0]
	int ret = slice_ticks;
    47c4:	4b12      	ldr	r3, [pc, #72]	; (4810 <z_time_slice+0x74>)
    47c6:	681b      	ldr	r3, [r3, #0]
	if (slice_time(_current) && sliceable(_current)) {
    47c8:	b1b3      	cbz	r3, 47f8 <z_time_slice+0x5c>
    47ca:	f7ff feb9 	bl	4540 <sliceable>
    47ce:	b198      	cbz	r0, 47f8 <z_time_slice+0x5c>
		if (ticks >= _current_cpu->slice_ticks) {
    47d0:	4b0d      	ldr	r3, [pc, #52]	; (4808 <z_time_slice+0x6c>)
    47d2:	691b      	ldr	r3, [r3, #16]
    47d4:	42ab      	cmp	r3, r5
    47d6:	dd0a      	ble.n	47ee <z_time_slice+0x52>
			_current_cpu->slice_ticks -= ticks;
    47d8:	1b5b      	subs	r3, r3, r5
    47da:	4a0b      	ldr	r2, [pc, #44]	; (4808 <z_time_slice+0x6c>)
    47dc:	6113      	str	r3, [r2, #16]
    47de:	e00e      	b.n	47fe <z_time_slice+0x62>
		z_reset_time_slice(_current);
    47e0:	f7ff fedc 	bl	459c <z_reset_time_slice>
	__asm__ volatile(
    47e4:	f386 8811 	msr	BASEPRI, r6
    47e8:	f3bf 8f6f 	isb	sy
		return;
    47ec:	e00b      	b.n	4806 <z_time_slice+0x6a>
			key = slice_expired_locked(key);
    47ee:	4630      	mov	r0, r6
    47f0:	f7ff ffc0 	bl	4774 <slice_expired_locked>
    47f4:	4604      	mov	r4, r0
    47f6:	e002      	b.n	47fe <z_time_slice+0x62>
		_current_cpu->slice_ticks = 0;
    47f8:	4b03      	ldr	r3, [pc, #12]	; (4808 <z_time_slice+0x6c>)
    47fa:	2200      	movs	r2, #0
    47fc:	611a      	str	r2, [r3, #16]
    47fe:	f384 8811 	msr	BASEPRI, r4
    4802:	f3bf 8f6f 	isb	sy
}
    4806:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4808:	20000a9c 	.word	0x20000a9c
    480c:	20000ad0 	.word	0x20000ad0
    4810:	20000ad8 	.word	0x20000ad8

00004814 <ready_thread>:
	return (thread->base.thread_state & state) != 0U;
    4814:	7b42      	ldrb	r2, [r0, #13]
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    4816:	f990 300d 	ldrsb.w	r3, [r0, #13]
    481a:	2b00      	cmp	r3, #0
    481c:	db33      	blt.n	4886 <ready_thread+0x72>
{
    481e:	b570      	push	{r4, r5, r6, lr}
    4820:	4604      	mov	r4, r0
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    4822:	f012 0f1f 	tst.w	r2, #31
    4826:	d101      	bne.n	482c <ready_thread+0x18>
	return node->next != NULL;
    4828:	6986      	ldr	r6, [r0, #24]
    482a:	b106      	cbz	r6, 482e <ready_thread+0x1a>
}
    482c:	bd70      	pop	{r4, r5, r6, pc}
	thread->base.thread_state |= _THREAD_QUEUED;
    482e:	f062 027f 	orn	r2, r2, #127	; 0x7f
    4832:	7342      	strb	r2, [r0, #13]
	return list->head == list;
    4834:	4b14      	ldr	r3, [pc, #80]	; (4888 <ready_thread+0x74>)
    4836:	f853 5f20 	ldr.w	r5, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    483a:	429d      	cmp	r5, r3
    483c:	d108      	bne.n	4850 <ready_thread+0x3c>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    483e:	4635      	mov	r5, r6
    4840:	e006      	b.n	4850 <ready_thread+0x3c>
	sys_dnode_t *const prev = successor->prev;
    4842:	686b      	ldr	r3, [r5, #4]
	node->prev = prev;
    4844:	6063      	str	r3, [r4, #4]
	node->next = successor;
    4846:	6025      	str	r5, [r4, #0]
	prev->next = node;
    4848:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    484a:	606c      	str	r4, [r5, #4]
}
    484c:	e017      	b.n	487e <ready_thread+0x6a>
    484e:	4635      	mov	r5, r6
    4850:	b16d      	cbz	r5, 486e <ready_thread+0x5a>
		if (z_sched_prio_cmp(thread, t) > 0) {
    4852:	4629      	mov	r1, r5
    4854:	4620      	mov	r0, r4
    4856:	f002 fbdf 	bl	7018 <z_sched_prio_cmp>
    485a:	2800      	cmp	r0, #0
    485c:	dcf1      	bgt.n	4842 <ready_thread+0x2e>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    485e:	2d00      	cmp	r5, #0
    4860:	d0f6      	beq.n	4850 <ready_thread+0x3c>
	return (node == list->tail) ? NULL : node->next;
    4862:	4b09      	ldr	r3, [pc, #36]	; (4888 <ready_thread+0x74>)
    4864:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    4866:	429d      	cmp	r5, r3
    4868:	d0f1      	beq.n	484e <ready_thread+0x3a>
    486a:	682d      	ldr	r5, [r5, #0]
    486c:	e7f0      	b.n	4850 <ready_thread+0x3c>
	sys_dnode_t *const tail = list->tail;
    486e:	4b06      	ldr	r3, [pc, #24]	; (4888 <ready_thread+0x74>)
    4870:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
    4872:	f103 0120 	add.w	r1, r3, #32
    4876:	6021      	str	r1, [r4, #0]
	node->prev = tail;
    4878:	6062      	str	r2, [r4, #4]
	tail->next = node;
    487a:	6014      	str	r4, [r2, #0]
	list->tail = node;
    487c:	625c      	str	r4, [r3, #36]	; 0x24
		update_cache(0);
    487e:	2000      	movs	r0, #0
    4880:	f7ff ff0a 	bl	4698 <update_cache>
}
    4884:	e7d2      	b.n	482c <ready_thread+0x18>
    4886:	4770      	bx	lr
    4888:	20000a9c 	.word	0x20000a9c

0000488c <z_sched_start>:
{
    488c:	b510      	push	{r4, lr}
	__asm__ volatile(
    488e:	f04f 0320 	mov.w	r3, #32
    4892:	f3ef 8411 	mrs	r4, BASEPRI
    4896:	f383 8812 	msr	BASEPRI_MAX, r3
    489a:	f3bf 8f6f 	isb	sy
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
    489e:	7b43      	ldrb	r3, [r0, #13]
	if (z_has_thread_started(thread)) {
    48a0:	f013 0f04 	tst.w	r3, #4
    48a4:	d104      	bne.n	48b0 <z_sched_start+0x24>
	__asm__ volatile(
    48a6:	f384 8811 	msr	BASEPRI, r4
    48aa:	f3bf 8f6f 	isb	sy
}
    48ae:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    48b0:	f023 0304 	bic.w	r3, r3, #4
    48b4:	7343      	strb	r3, [r0, #13]
	ready_thread(thread);
    48b6:	f7ff ffad 	bl	4814 <ready_thread>
	z_reschedule(&sched_spinlock, key);
    48ba:	4621      	mov	r1, r4
    48bc:	4801      	ldr	r0, [pc, #4]	; (48c4 <z_sched_start+0x38>)
    48be:	f7ff febb 	bl	4638 <z_reschedule>
    48c2:	e7f4      	b.n	48ae <z_sched_start+0x22>
    48c4:	20000adc 	.word	0x20000adc

000048c8 <unready_thread>:
{
    48c8:	b510      	push	{r4, lr}
    48ca:	4604      	mov	r4, r0
	return (thread->base.thread_state & state) != 0U;
    48cc:	7b42      	ldrb	r2, [r0, #13]
	if (z_is_thread_queued(thread)) {
    48ce:	f990 300d 	ldrsb.w	r3, [r0, #13]
    48d2:	2b00      	cmp	r3, #0
    48d4:	db08      	blt.n	48e8 <unready_thread+0x20>
	update_cache(thread == _current);
    48d6:	4b08      	ldr	r3, [pc, #32]	; (48f8 <unready_thread+0x30>)
    48d8:	6898      	ldr	r0, [r3, #8]
    48da:	42a0      	cmp	r0, r4
    48dc:	bf14      	ite	ne
    48de:	2000      	movne	r0, #0
    48e0:	2001      	moveq	r0, #1
    48e2:	f7ff fed9 	bl	4698 <update_cache>
}
    48e6:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_QUEUED;
    48e8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    48ec:	7342      	strb	r2, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    48ee:	4601      	mov	r1, r0
    48f0:	4802      	ldr	r0, [pc, #8]	; (48fc <unready_thread+0x34>)
    48f2:	f002 fbb5 	bl	7060 <z_priq_dumb_remove>
}
    48f6:	e7ee      	b.n	48d6 <unready_thread+0xe>
    48f8:	20000a9c 	.word	0x20000a9c
    48fc:	20000abc 	.word	0x20000abc

00004900 <z_pend_curr>:
{
    4900:	b510      	push	{r4, lr}
    4902:	460c      	mov	r4, r1
    4904:	4611      	mov	r1, r2
	pending_current = _current;
    4906:	480a      	ldr	r0, [pc, #40]	; (4930 <z_pend_curr+0x30>)
    4908:	6882      	ldr	r2, [r0, #8]
    490a:	4b0a      	ldr	r3, [pc, #40]	; (4934 <z_pend_curr+0x34>)
    490c:	601a      	str	r2, [r3, #0]
	__asm__ volatile(
    490e:	f04f 0220 	mov.w	r2, #32
    4912:	f3ef 8311 	mrs	r3, BASEPRI
    4916:	f382 8812 	msr	BASEPRI_MAX, r2
    491a:	f3bf 8f6f 	isb	sy
	pend_locked(_current, wait_q, timeout);
    491e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    4922:	6880      	ldr	r0, [r0, #8]
    4924:	f002 fc44 	bl	71b0 <pend_locked>
    4928:	4620      	mov	r0, r4
    492a:	f7fc fdd1 	bl	14d0 <arch_swap>
}
    492e:	bd10      	pop	{r4, pc}
    4930:	20000a9c 	.word	0x20000a9c
    4934:	20000ad0 	.word	0x20000ad0

00004938 <z_set_prio>:
{
    4938:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    493c:	4605      	mov	r5, r0
    493e:	460f      	mov	r7, r1
	LOCKED(&sched_spinlock) {
    4940:	2300      	movs	r3, #0
    4942:	f04f 0220 	mov.w	r2, #32
    4946:	f3ef 8611 	mrs	r6, BASEPRI
    494a:	f382 8812 	msr	BASEPRI_MAX, r2
    494e:	f3bf 8f6f 	isb	sy
	bool need_sched = 0;
    4952:	4618      	mov	r0, r3
    4954:	e029      	b.n	49aa <z_set_prio+0x72>
	sys_dnode_t *const prev = successor->prev;
    4956:	6863      	ldr	r3, [r4, #4]
	node->prev = prev;
    4958:	606b      	str	r3, [r5, #4]
	node->next = successor;
    495a:	602c      	str	r4, [r5, #0]
	prev->next = node;
    495c:	601d      	str	r5, [r3, #0]
	successor->prev = node;
    495e:	6065      	str	r5, [r4, #4]
}
    4960:	e017      	b.n	4992 <z_set_prio+0x5a>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    4962:	4644      	mov	r4, r8
    4964:	b16c      	cbz	r4, 4982 <z_set_prio+0x4a>
		if (z_sched_prio_cmp(thread, t) > 0) {
    4966:	4621      	mov	r1, r4
    4968:	4628      	mov	r0, r5
    496a:	f002 fb55 	bl	7018 <z_sched_prio_cmp>
    496e:	2800      	cmp	r0, #0
    4970:	dcf1      	bgt.n	4956 <z_set_prio+0x1e>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    4972:	2c00      	cmp	r4, #0
    4974:	d0f6      	beq.n	4964 <z_set_prio+0x2c>
	return (node == list->tail) ? NULL : node->next;
    4976:	4b1d      	ldr	r3, [pc, #116]	; (49ec <z_set_prio+0xb4>)
    4978:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    497a:	429c      	cmp	r4, r3
    497c:	d0f1      	beq.n	4962 <z_set_prio+0x2a>
    497e:	6824      	ldr	r4, [r4, #0]
    4980:	e7f0      	b.n	4964 <z_set_prio+0x2c>
	sys_dnode_t *const tail = list->tail;
    4982:	4b1a      	ldr	r3, [pc, #104]	; (49ec <z_set_prio+0xb4>)
    4984:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
    4986:	f103 0120 	add.w	r1, r3, #32
    498a:	6029      	str	r1, [r5, #0]
	node->prev = tail;
    498c:	606a      	str	r2, [r5, #4]
	tail->next = node;
    498e:	6015      	str	r5, [r2, #0]
	list->tail = node;
    4990:	625d      	str	r5, [r3, #36]	; 0x24
			update_cache(1);
    4992:	2001      	movs	r0, #1
    4994:	f7ff fe80 	bl	4698 <update_cache>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    4998:	2001      	movs	r0, #1
    499a:	e001      	b.n	49a0 <z_set_prio+0x68>
			thread->base.prio = prio;
    499c:	73af      	strb	r7, [r5, #14]
    499e:	2000      	movs	r0, #0
	__asm__ volatile(
    49a0:	f386 8811 	msr	BASEPRI, r6
    49a4:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    49a8:	2301      	movs	r3, #1
    49aa:	b9e3      	cbnz	r3, 49e6 <z_set_prio+0xae>
	uint8_t state = thread->base.thread_state;
    49ac:	7b6b      	ldrb	r3, [r5, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    49ae:	f013 0f1f 	tst.w	r3, #31
    49b2:	d1f3      	bne.n	499c <z_set_prio+0x64>
	return node->next != NULL;
    49b4:	f8d5 8018 	ldr.w	r8, [r5, #24]
    49b8:	f1b8 0f00 	cmp.w	r8, #0
    49bc:	d1ee      	bne.n	499c <z_set_prio+0x64>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    49be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    49c2:	736b      	strb	r3, [r5, #13]
	_priq_run_remove(thread_runq(thread), thread);
    49c4:	f8df 9028 	ldr.w	r9, [pc, #40]	; 49f0 <z_set_prio+0xb8>
    49c8:	4629      	mov	r1, r5
    49ca:	4648      	mov	r0, r9
    49cc:	f002 fb48 	bl	7060 <z_priq_dumb_remove>
				thread->base.prio = prio;
    49d0:	73af      	strb	r7, [r5, #14]
	thread->base.thread_state |= _THREAD_QUEUED;
    49d2:	7b6b      	ldrb	r3, [r5, #13]
    49d4:	f063 037f 	orn	r3, r3, #127	; 0x7f
    49d8:	736b      	strb	r3, [r5, #13]
	return list->head == list;
    49da:	f8d9 4000 	ldr.w	r4, [r9]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    49de:	454c      	cmp	r4, r9
    49e0:	d1c0      	bne.n	4964 <z_set_prio+0x2c>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    49e2:	4644      	mov	r4, r8
    49e4:	e7be      	b.n	4964 <z_set_prio+0x2c>
}
    49e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    49ea:	bf00      	nop
    49ec:	20000a9c 	.word	0x20000a9c
    49f0:	20000abc 	.word	0x20000abc

000049f4 <z_impl_k_thread_suspend>:
{
    49f4:	b538      	push	{r3, r4, r5, lr}
    49f6:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    49f8:	3018      	adds	r0, #24
    49fa:	f002 fc50 	bl	729e <z_abort_timeout>
	LOCKED(&sched_spinlock) {
    49fe:	2300      	movs	r3, #0
	__asm__ volatile(
    4a00:	f04f 0220 	mov.w	r2, #32
    4a04:	f3ef 8511 	mrs	r5, BASEPRI
    4a08:	f382 8812 	msr	BASEPRI_MAX, r2
    4a0c:	f3bf 8f6f 	isb	sy
    4a10:	e010      	b.n	4a34 <z_impl_k_thread_suspend+0x40>
	thread->base.thread_state |= _THREAD_SUSPENDED;
    4a12:	7b63      	ldrb	r3, [r4, #13]
    4a14:	f043 0310 	orr.w	r3, r3, #16
    4a18:	7363      	strb	r3, [r4, #13]
		update_cache(thread == _current);
    4a1a:	4b11      	ldr	r3, [pc, #68]	; (4a60 <z_impl_k_thread_suspend+0x6c>)
    4a1c:	6898      	ldr	r0, [r3, #8]
    4a1e:	42a0      	cmp	r0, r4
    4a20:	bf14      	ite	ne
    4a22:	2000      	movne	r0, #0
    4a24:	2001      	moveq	r0, #1
    4a26:	f7ff fe37 	bl	4698 <update_cache>
	__asm__ volatile(
    4a2a:	f385 8811 	msr	BASEPRI, r5
    4a2e:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    4a32:	2301      	movs	r3, #1
    4a34:	b963      	cbnz	r3, 4a50 <z_impl_k_thread_suspend+0x5c>
	return (thread->base.thread_state & state) != 0U;
    4a36:	7b62      	ldrb	r2, [r4, #13]
		if (z_is_thread_queued(thread)) {
    4a38:	f994 300d 	ldrsb.w	r3, [r4, #13]
    4a3c:	2b00      	cmp	r3, #0
    4a3e:	dae8      	bge.n	4a12 <z_impl_k_thread_suspend+0x1e>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    4a40:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    4a44:	7362      	strb	r2, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
    4a46:	4621      	mov	r1, r4
    4a48:	4806      	ldr	r0, [pc, #24]	; (4a64 <z_impl_k_thread_suspend+0x70>)
    4a4a:	f002 fb09 	bl	7060 <z_priq_dumb_remove>
}
    4a4e:	e7e0      	b.n	4a12 <z_impl_k_thread_suspend+0x1e>
	if (thread == _current) {
    4a50:	4b03      	ldr	r3, [pc, #12]	; (4a60 <z_impl_k_thread_suspend+0x6c>)
    4a52:	689b      	ldr	r3, [r3, #8]
    4a54:	42a3      	cmp	r3, r4
    4a56:	d000      	beq.n	4a5a <z_impl_k_thread_suspend+0x66>
}
    4a58:	bd38      	pop	{r3, r4, r5, pc}
		z_reschedule_unlocked();
    4a5a:	f002 faf5 	bl	7048 <z_reschedule_unlocked>
}
    4a5e:	e7fb      	b.n	4a58 <z_impl_k_thread_suspend+0x64>
    4a60:	20000a9c 	.word	0x20000a9c
    4a64:	20000abc 	.word	0x20000abc

00004a68 <k_sched_unlock>:

void k_sched_unlock(void)
{
    4a68:	b510      	push	{r4, lr}
	LOCKED(&sched_spinlock) {
    4a6a:	2300      	movs	r3, #0
	__asm__ volatile(
    4a6c:	f04f 0220 	mov.w	r2, #32
    4a70:	f3ef 8411 	mrs	r4, BASEPRI
    4a74:	f382 8812 	msr	BASEPRI_MAX, r2
    4a78:	f3bf 8f6f 	isb	sy
    4a7c:	e00c      	b.n	4a98 <k_sched_unlock+0x30>
		__ASSERT(_current->base.sched_locked != 0U, "");
		__ASSERT(!arch_is_in_isr(), "");

		++_current->base.sched_locked;
    4a7e:	4b09      	ldr	r3, [pc, #36]	; (4aa4 <k_sched_unlock+0x3c>)
    4a80:	689a      	ldr	r2, [r3, #8]
    4a82:	7bd3      	ldrb	r3, [r2, #15]
    4a84:	3301      	adds	r3, #1
    4a86:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    4a88:	2000      	movs	r0, #0
    4a8a:	f7ff fe05 	bl	4698 <update_cache>
	__asm__ volatile(
    4a8e:	f384 8811 	msr	BASEPRI, r4
    4a92:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    4a96:	2301      	movs	r3, #1
    4a98:	2b00      	cmp	r3, #0
    4a9a:	d0f0      	beq.n	4a7e <k_sched_unlock+0x16>
	LOG_DBG("scheduler unlocked (%p:%d)",
		_current, _current->base.sched_locked);

	SYS_PORT_TRACING_FUNC(k_thread, sched_unlock);

	z_reschedule_unlocked();
    4a9c:	f002 fad4 	bl	7048 <z_reschedule_unlocked>
}
    4aa0:	bd10      	pop	{r4, pc}
    4aa2:	bf00      	nop
    4aa4:	20000a9c 	.word	0x20000a9c

00004aa8 <end_thread>:
static void end_thread(struct k_thread *thread)
{
	/* We hold the lock, and the thread is known not to be running
	 * anywhere.
	 */
	if ((thread->base.thread_state & _THREAD_DEAD) == 0U) {
    4aa8:	7b43      	ldrb	r3, [r0, #13]
    4aaa:	f013 0f08 	tst.w	r3, #8
    4aae:	d12a      	bne.n	4b06 <end_thread+0x5e>
{
    4ab0:	b510      	push	{r4, lr}
    4ab2:	4604      	mov	r4, r0
		thread->base.thread_state |= _THREAD_DEAD;
    4ab4:	f043 0208 	orr.w	r2, r3, #8
    4ab8:	7342      	strb	r2, [r0, #13]
		thread->base.thread_state &= ~_THREAD_ABORTING;
    4aba:	f023 0220 	bic.w	r2, r3, #32
    4abe:	f042 0208 	orr.w	r2, r2, #8
    4ac2:	7342      	strb	r2, [r0, #13]
		if (z_is_thread_queued(thread)) {
    4ac4:	f012 0f80 	tst.w	r2, #128	; 0x80
    4ac8:	d113      	bne.n	4af2 <end_thread+0x4a>
			dequeue_thread(thread);
		}
		if (thread->base.pended_on != NULL) {
    4aca:	68a3      	ldr	r3, [r4, #8]
    4acc:	b113      	cbz	r3, 4ad4 <end_thread+0x2c>
			unpend_thread_no_timeout(thread);
    4ace:	4620      	mov	r0, r4
    4ad0:	f002 face 	bl	7070 <unpend_thread_no_timeout>
    4ad4:	f104 0018 	add.w	r0, r4, #24
    4ad8:	f002 fbe1 	bl	729e <z_abort_timeout>
		}
		(void)z_abort_thread_timeout(thread);
		unpend_all(&thread->join_queue);
    4adc:	f104 0058 	add.w	r0, r4, #88	; 0x58
    4ae0:	f002 fb26 	bl	7130 <unpend_all>
		update_cache(1);
    4ae4:	2001      	movs	r0, #1
    4ae6:	f7ff fdd7 	bl	4698 <update_cache>

		SYS_PORT_TRACING_FUNC(k_thread, sched_abort, thread);

		z_thread_monitor_exit(thread);
    4aea:	4620      	mov	r0, r4
    4aec:	f7ff f9c0 	bl	3e70 <z_thread_monitor_exit>
		z_thread_perms_all_clear(thread);
		z_object_uninit(thread->stack_obj);
		z_object_uninit(thread);
#endif
	}
}
    4af0:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_QUEUED;
    4af2:	f003 035f 	and.w	r3, r3, #95	; 0x5f
    4af6:	f043 0308 	orr.w	r3, r3, #8
    4afa:	7343      	strb	r3, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    4afc:	4601      	mov	r1, r0
    4afe:	4802      	ldr	r0, [pc, #8]	; (4b08 <end_thread+0x60>)
    4b00:	f002 faae 	bl	7060 <z_priq_dumb_remove>
}
    4b04:	e7e1      	b.n	4aca <end_thread+0x22>
    4b06:	4770      	bx	lr
    4b08:	20000abc 	.word	0x20000abc

00004b0c <z_sched_init>:
{
    4b0c:	b508      	push	{r3, lr}
	init_ready_q(&_kernel.ready_q);
    4b0e:	4804      	ldr	r0, [pc, #16]	; (4b20 <z_sched_init+0x14>)
    4b10:	f002 fb7c 	bl	720c <init_ready_q>
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    4b14:	2100      	movs	r1, #0
    4b16:	4608      	mov	r0, r1
    4b18:	f7ff fd54 	bl	45c4 <k_sched_time_slice_set>
}
    4b1c:	bd08      	pop	{r3, pc}
    4b1e:	bf00      	nop
    4b20:	20000ab8 	.word	0x20000ab8

00004b24 <z_impl_k_yield>:
{
    4b24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	__asm__ volatile(
    4b26:	f04f 0320 	mov.w	r3, #32
    4b2a:	f3ef 8611 	mrs	r6, BASEPRI
    4b2e:	f383 8812 	msr	BASEPRI_MAX, r3
    4b32:	f3bf 8f6f 	isb	sy
		dequeue_thread(_current);
    4b36:	4c1d      	ldr	r4, [pc, #116]	; (4bac <z_impl_k_yield+0x88>)
    4b38:	68a1      	ldr	r1, [r4, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
    4b3a:	7b4b      	ldrb	r3, [r1, #13]
    4b3c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    4b40:	734b      	strb	r3, [r1, #13]
	_priq_run_remove(thread_runq(thread), thread);
    4b42:	f104 0720 	add.w	r7, r4, #32
    4b46:	4638      	mov	r0, r7
    4b48:	f002 fa8a 	bl	7060 <z_priq_dumb_remove>
	queue_thread(_current);
    4b4c:	68a5      	ldr	r5, [r4, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
    4b4e:	7b6b      	ldrb	r3, [r5, #13]
    4b50:	f063 037f 	orn	r3, r3, #127	; 0x7f
    4b54:	736b      	strb	r3, [r5, #13]
	return list->head == list;
    4b56:	6a24      	ldr	r4, [r4, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4b58:	42bc      	cmp	r4, r7
    4b5a:	d108      	bne.n	4b6e <z_impl_k_yield+0x4a>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    4b5c:	2400      	movs	r4, #0
    4b5e:	e006      	b.n	4b6e <z_impl_k_yield+0x4a>
	sys_dnode_t *const prev = successor->prev;
    4b60:	6863      	ldr	r3, [r4, #4]
	node->prev = prev;
    4b62:	606b      	str	r3, [r5, #4]
	node->next = successor;
    4b64:	602c      	str	r4, [r5, #0]
	prev->next = node;
    4b66:	601d      	str	r5, [r3, #0]
	successor->prev = node;
    4b68:	6065      	str	r5, [r4, #4]
}
    4b6a:	e017      	b.n	4b9c <z_impl_k_yield+0x78>
    4b6c:	2400      	movs	r4, #0
    4b6e:	b16c      	cbz	r4, 4b8c <z_impl_k_yield+0x68>
		if (z_sched_prio_cmp(thread, t) > 0) {
    4b70:	4621      	mov	r1, r4
    4b72:	4628      	mov	r0, r5
    4b74:	f002 fa50 	bl	7018 <z_sched_prio_cmp>
    4b78:	2800      	cmp	r0, #0
    4b7a:	dcf1      	bgt.n	4b60 <z_impl_k_yield+0x3c>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    4b7c:	2c00      	cmp	r4, #0
    4b7e:	d0f6      	beq.n	4b6e <z_impl_k_yield+0x4a>
	return (node == list->tail) ? NULL : node->next;
    4b80:	4b0a      	ldr	r3, [pc, #40]	; (4bac <z_impl_k_yield+0x88>)
    4b82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    4b84:	429c      	cmp	r4, r3
    4b86:	d0f1      	beq.n	4b6c <z_impl_k_yield+0x48>
    4b88:	6824      	ldr	r4, [r4, #0]
    4b8a:	e7f0      	b.n	4b6e <z_impl_k_yield+0x4a>
	sys_dnode_t *const tail = list->tail;
    4b8c:	4b07      	ldr	r3, [pc, #28]	; (4bac <z_impl_k_yield+0x88>)
    4b8e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
    4b90:	f103 0120 	add.w	r1, r3, #32
    4b94:	6029      	str	r1, [r5, #0]
	node->prev = tail;
    4b96:	606a      	str	r2, [r5, #4]
	tail->next = node;
    4b98:	6015      	str	r5, [r2, #0]
	list->tail = node;
    4b9a:	625d      	str	r5, [r3, #36]	; 0x24
	update_cache(1);
    4b9c:	2001      	movs	r0, #1
    4b9e:	f7ff fd7b 	bl	4698 <update_cache>
    4ba2:	4630      	mov	r0, r6
    4ba4:	f7fc fc94 	bl	14d0 <arch_swap>
}
    4ba8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4baa:	bf00      	nop
    4bac:	20000a9c 	.word	0x20000a9c

00004bb0 <z_tick_sleep>:
{
    4bb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (ticks == 0) {
    4bb4:	ea50 0301 	orrs.w	r3, r0, r1
    4bb8:	d038      	beq.n	4c2c <z_tick_sleep+0x7c>
    4bba:	4604      	mov	r4, r0
    4bbc:	460e      	mov	r6, r1
	if (Z_TICK_ABS(ticks) <= 0) {
    4bbe:	f06f 0301 	mvn.w	r3, #1
    4bc2:	1a1b      	subs	r3, r3, r0
    4bc4:	f04f 32ff 	mov.w	r2, #4294967295
    4bc8:	eb62 0201 	sbc.w	r2, r2, r1
    4bcc:	2b01      	cmp	r3, #1
    4bce:	f172 0200 	sbcs.w	r2, r2, #0
    4bd2:	db2f      	blt.n	4c34 <z_tick_sleep+0x84>
		expected_wakeup_ticks = Z_TICK_ABS(ticks);
    4bd4:	f06f 0501 	mvn.w	r5, #1
    4bd8:	1a2d      	subs	r5, r5, r0
    4bda:	f04f 0320 	mov.w	r3, #32
    4bde:	f3ef 8811 	mrs	r8, BASEPRI
    4be2:	f383 8812 	msr	BASEPRI_MAX, r3
    4be6:	f3bf 8f6f 	isb	sy
	pending_current = _current;
    4bea:	4f14      	ldr	r7, [pc, #80]	; (4c3c <z_tick_sleep+0x8c>)
    4bec:	68b8      	ldr	r0, [r7, #8]
    4bee:	4b14      	ldr	r3, [pc, #80]	; (4c40 <z_tick_sleep+0x90>)
    4bf0:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
    4bf2:	f7ff fe69 	bl	48c8 <unready_thread>
	z_add_thread_timeout(_current, timeout);
    4bf6:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    4bf8:	4622      	mov	r2, r4
    4bfa:	4633      	mov	r3, r6
    4bfc:	4911      	ldr	r1, [pc, #68]	; (4c44 <z_tick_sleep+0x94>)
    4bfe:	3018      	adds	r0, #24
    4c00:	f000 f900 	bl	4e04 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    4c04:	68ba      	ldr	r2, [r7, #8]
	thread->base.thread_state |= _THREAD_SUSPENDED;
    4c06:	7b53      	ldrb	r3, [r2, #13]
    4c08:	f043 0310 	orr.w	r3, r3, #16
    4c0c:	7353      	strb	r3, [r2, #13]
    4c0e:	4640      	mov	r0, r8
    4c10:	f7fc fc5e 	bl	14d0 <arch_swap>
	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    4c14:	f002 fba3 	bl	735e <sys_clock_tick_get_32>
    4c18:	1a28      	subs	r0, r5, r0
    4c1a:	eb63 0303 	sbc.w	r3, r3, r3
	if (ticks > 0) {
    4c1e:	2801      	cmp	r0, #1
    4c20:	f173 0300 	sbcs.w	r3, r3, #0
    4c24:	da00      	bge.n	4c28 <z_tick_sleep+0x78>
	return 0;
    4c26:	2000      	movs	r0, #0
}
    4c28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	z_impl_k_yield();
    4c2c:	f7ff ff7a 	bl	4b24 <z_impl_k_yield>
		return 0;
    4c30:	2000      	movs	r0, #0
    4c32:	e7f9      	b.n	4c28 <z_tick_sleep+0x78>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    4c34:	f002 fb93 	bl	735e <sys_clock_tick_get_32>
    4c38:	1905      	adds	r5, r0, r4
    4c3a:	e7ce      	b.n	4bda <z_tick_sleep+0x2a>
    4c3c:	20000a9c 	.word	0x20000a9c
    4c40:	20000ad0 	.word	0x20000ad0
    4c44:	000070d3 	.word	0x000070d3

00004c48 <z_impl_k_sleep>:
{
    4c48:	b508      	push	{r3, lr}
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    4c4a:	f1b1 3fff 	cmp.w	r1, #4294967295
    4c4e:	bf08      	it	eq
    4c50:	f1b0 3fff 	cmpeq.w	r0, #4294967295
    4c54:	d018      	beq.n	4c88 <z_impl_k_sleep+0x40>
	ticks = z_tick_sleep(ticks);
    4c56:	f7ff ffab 	bl	4bb0 <z_tick_sleep>
	int32_t ret = k_ticks_to_ms_floor64(ticks);
    4c5a:	17c2      	asrs	r2, r0, #31
			return ((t * to_hz + off) / from_hz);
    4c5c:	0151      	lsls	r1, r2, #5
    4c5e:	ea41 61d0 	orr.w	r1, r1, r0, lsr #27
    4c62:	0143      	lsls	r3, r0, #5
    4c64:	1a1b      	subs	r3, r3, r0
    4c66:	eb61 0102 	sbc.w	r1, r1, r2
    4c6a:	0089      	lsls	r1, r1, #2
    4c6c:	ea41 7193 	orr.w	r1, r1, r3, lsr #30
    4c70:	009b      	lsls	r3, r3, #2
    4c72:	181b      	adds	r3, r3, r0
    4c74:	eb42 0201 	adc.w	r2, r2, r1
    4c78:	00d2      	lsls	r2, r2, #3
    4c7a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
    4c7e:	f3c3 3310 	ubfx	r3, r3, #12, #17
    4c82:	ea43 4042 	orr.w	r0, r3, r2, lsl #17
}
    4c86:	bd08      	pop	{r3, pc}
		k_thread_suspend(_current);
    4c88:	4b03      	ldr	r3, [pc, #12]	; (4c98 <z_impl_k_sleep+0x50>)
    4c8a:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    4c8c:	f7ff feb2 	bl	49f4 <z_impl_k_thread_suspend>
		return (int32_t) K_TICKS_FOREVER;
    4c90:	f04f 30ff 	mov.w	r0, #4294967295
    4c94:	e7f7      	b.n	4c86 <z_impl_k_sleep+0x3e>
    4c96:	bf00      	nop
    4c98:	20000a9c 	.word	0x20000a9c

00004c9c <z_impl_z_current_get>:
}
    4c9c:	4b01      	ldr	r3, [pc, #4]	; (4ca4 <z_impl_z_current_get+0x8>)
    4c9e:	6898      	ldr	r0, [r3, #8]
    4ca0:	4770      	bx	lr
    4ca2:	bf00      	nop
    4ca4:	20000a9c 	.word	0x20000a9c

00004ca8 <z_thread_abort>:

void z_thread_abort(struct k_thread *thread)
{
    4ca8:	b570      	push	{r4, r5, r6, lr}
    4caa:	f04f 0320 	mov.w	r3, #32
    4cae:	f3ef 8511 	mrs	r5, BASEPRI
    4cb2:	f383 8812 	msr	BASEPRI_MAX, r3
    4cb6:	f3bf 8f6f 	isb	sy
    4cba:	462e      	mov	r6, r5
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.user_options & K_ESSENTIAL) != 0) {
    4cbc:	7b03      	ldrb	r3, [r0, #12]
    4cbe:	f013 0f01 	tst.w	r3, #1
    4cc2:	d109      	bne.n	4cd8 <z_thread_abort+0x30>
    4cc4:	4604      	mov	r4, r0
		__ASSERT(false, "aborting essential thread %p", thread);
		k_panic();
		return;
	}

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    4cc6:	7b43      	ldrb	r3, [r0, #13]
    4cc8:	f013 0f08 	tst.w	r3, #8
    4ccc:	d00f      	beq.n	4cee <z_thread_abort+0x46>
	__asm__ volatile(
    4cce:	f385 8811 	msr	BASEPRI, r5
    4cd2:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&sched_spinlock, key);
		return;
    4cd6:	e009      	b.n	4cec <z_thread_abort+0x44>
    4cd8:	f385 8811 	msr	BASEPRI, r5
    4cdc:	f3bf 8f6f 	isb	sy
		k_panic();
    4ce0:	4040      	eors	r0, r0
    4ce2:	f380 8811 	msr	BASEPRI, r0
    4ce6:	f04f 0004 	mov.w	r0, #4
    4cea:	df02      	svc	2
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    4cec:	bd70      	pop	{r4, r5, r6, pc}
	end_thread(thread);
    4cee:	f7ff fedb 	bl	4aa8 <end_thread>
	if (thread == _current && !arch_is_in_isr()) {
    4cf2:	4b08      	ldr	r3, [pc, #32]	; (4d14 <z_thread_abort+0x6c>)
    4cf4:	689b      	ldr	r3, [r3, #8]
    4cf6:	42a3      	cmp	r3, r4
    4cf8:	d004      	beq.n	4d04 <z_thread_abort+0x5c>
    4cfa:	f386 8811 	msr	BASEPRI, r6
    4cfe:	f3bf 8f6f 	isb	sy
    4d02:	e7f3      	b.n	4cec <z_thread_abort+0x44>
    4d04:	f3ef 8305 	mrs	r3, IPSR
    4d08:	2b00      	cmp	r3, #0
    4d0a:	d1f6      	bne.n	4cfa <z_thread_abort+0x52>
    4d0c:	4628      	mov	r0, r5
    4d0e:	f7fc fbdf 	bl	14d0 <arch_swap>
	return ret;
    4d12:	e7f2      	b.n	4cfa <z_thread_abort+0x52>
    4d14:	20000a9c 	.word	0x20000a9c

00004d18 <z_sched_wait>:
	return ret;
}

int z_sched_wait(struct k_spinlock *lock, k_spinlock_key_t key,
		 _wait_q_t *wait_q, k_timeout_t timeout, void **data)
{
    4d18:	e92d 4810 	stmdb	sp!, {r4, fp, lr}
    4d1c:	b083      	sub	sp, #12
    4d1e:	9c08      	ldr	r4, [sp, #32]
	int ret = z_pend_curr(lock, key, wait_q, timeout);
    4d20:	e9dd bc06 	ldrd	fp, ip, [sp, #24]
    4d24:	e9cd bc00 	strd	fp, ip, [sp]
    4d28:	f7ff fdea 	bl	4900 <z_pend_curr>

	if (data != NULL) {
    4d2c:	b11c      	cbz	r4, 4d36 <z_sched_wait+0x1e>
		*data = _current->base.swap_data;
    4d2e:	4b03      	ldr	r3, [pc, #12]	; (4d3c <z_sched_wait+0x24>)
    4d30:	689b      	ldr	r3, [r3, #8]
    4d32:	695b      	ldr	r3, [r3, #20]
    4d34:	6023      	str	r3, [r4, #0]
	}
	return ret;
}
    4d36:	b003      	add	sp, #12
    4d38:	e8bd 8810 	ldmia.w	sp!, {r4, fp, pc}
    4d3c:	20000a9c 	.word	0x20000a9c

00004d40 <z_data_copy>:
 * @brief Copy the data section from ROM to RAM
 *
 * This routine copies the data section from ROM to RAM.
 */
void z_data_copy(void)
{
    4d40:	b508      	push	{r3, lr}
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
		       __data_region_end - __data_region_start);
    4d42:	4806      	ldr	r0, [pc, #24]	; (4d5c <z_data_copy+0x1c>)
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
    4d44:	4a06      	ldr	r2, [pc, #24]	; (4d60 <z_data_copy+0x20>)
    4d46:	1a12      	subs	r2, r2, r0
    4d48:	4906      	ldr	r1, [pc, #24]	; (4d64 <z_data_copy+0x24>)
    4d4a:	f001 ffe1 	bl	6d10 <z_early_memcpy>
#ifdef CONFIG_ARCH_HAS_RAMFUNC_SUPPORT
	z_early_memcpy(&__ramfunc_start, &__ramfunc_load_start,
    4d4e:	4a06      	ldr	r2, [pc, #24]	; (4d68 <z_data_copy+0x28>)
    4d50:	4906      	ldr	r1, [pc, #24]	; (4d6c <z_data_copy+0x2c>)
    4d52:	4807      	ldr	r0, [pc, #28]	; (4d70 <z_data_copy+0x30>)
    4d54:	f001 ffdc 	bl	6d10 <z_early_memcpy>
#else
	z_early_memcpy(&_app_smem_start, &_app_smem_rom_start,
		       _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    4d58:	bd08      	pop	{r3, pc}
    4d5a:	bf00      	nop
    4d5c:	20000000 	.word	0x20000000
    4d60:	20000190 	.word	0x20000190
    4d64:	00007b80 	.word	0x00007b80
    4d68:	00000000 	.word	0x00000000
    4d6c:	00007b80 	.word	0x00007b80
    4d70:	20000000 	.word	0x20000000

00004d74 <first>:
	return list->head == list;
    4d74:	4b03      	ldr	r3, [pc, #12]	; (4d84 <first+0x10>)
    4d76:	6818      	ldr	r0, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4d78:	4298      	cmp	r0, r3
    4d7a:	d000      	beq.n	4d7e <first+0xa>
static struct _timeout *first(void)
{
	sys_dnode_t *t = sys_dlist_peek_head(&timeout_list);

	return t == NULL ? NULL : CONTAINER_OF(t, struct _timeout, node);
}
    4d7c:	4770      	bx	lr
    4d7e:	2000      	movs	r0, #0
	return t == NULL ? NULL : CONTAINER_OF(t, struct _timeout, node);
    4d80:	e7fc      	b.n	4d7c <first+0x8>
    4d82:	bf00      	nop
    4d84:	200000cc 	.word	0x200000cc

00004d88 <next>:
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    4d88:	b130      	cbz	r0, 4d98 <next+0x10>
	return (node == list->tail) ? NULL : node->next;
    4d8a:	4a04      	ldr	r2, [pc, #16]	; (4d9c <next+0x14>)
    4d8c:	6852      	ldr	r2, [r2, #4]
    4d8e:	4290      	cmp	r0, r2
    4d90:	d001      	beq.n	4d96 <next+0xe>
    4d92:	6800      	ldr	r0, [r0, #0]
    4d94:	4770      	bx	lr
    4d96:	2000      	movs	r0, #0
static struct _timeout *next(struct _timeout *t)
{
	sys_dnode_t *n = sys_dlist_peek_next(&timeout_list, &t->node);

	return n == NULL ? NULL : CONTAINER_OF(n, struct _timeout, node);
}
    4d98:	4770      	bx	lr
    4d9a:	bf00      	nop
    4d9c:	200000cc 	.word	0x200000cc

00004da0 <elapsed>:

	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
    4da0:	b508      	push	{r3, lr}
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    4da2:	4b04      	ldr	r3, [pc, #16]	; (4db4 <elapsed+0x14>)
    4da4:	681b      	ldr	r3, [r3, #0]
    4da6:	b10b      	cbz	r3, 4dac <elapsed+0xc>
    4da8:	2000      	movs	r0, #0
}
    4daa:	bd08      	pop	{r3, pc}
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    4dac:	f7fd fdd8 	bl	2960 <sys_clock_elapsed>
    4db0:	e7fb      	b.n	4daa <elapsed+0xa>
    4db2:	bf00      	nop
    4db4:	20000adc 	.word	0x20000adc

00004db8 <next_timeout>:

static int32_t next_timeout(void)
{
    4db8:	b510      	push	{r4, lr}
	struct _timeout *to = first();
    4dba:	f7ff ffdb 	bl	4d74 <first>
    4dbe:	4604      	mov	r4, r0
	int32_t ticks_elapsed = elapsed();
    4dc0:	f7ff ffee 	bl	4da0 <elapsed>
	int32_t ret;

	if ((to == NULL) ||
    4dc4:	b17c      	cbz	r4, 4de6 <next_timeout+0x2e>
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
    4dc6:	6923      	ldr	r3, [r4, #16]
    4dc8:	6962      	ldr	r2, [r4, #20]
    4dca:	1a1b      	subs	r3, r3, r0
    4dcc:	eb62 72e0 	sbc.w	r2, r2, r0, asr #31
	if ((to == NULL) ||
    4dd0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    4dd4:	f172 0100 	sbcs.w	r1, r2, #0
    4dd8:	da08      	bge.n	4dec <next_timeout+0x34>
		ret = MAX_WAIT;
	} else {
		ret = MAX(0, to->dticks - ticks_elapsed);
    4dda:	2a00      	cmp	r2, #0
    4ddc:	db01      	blt.n	4de2 <next_timeout+0x2a>
    4dde:	4618      	mov	r0, r3
    4de0:	e006      	b.n	4df0 <next_timeout+0x38>
    4de2:	2300      	movs	r3, #0
    4de4:	e7fb      	b.n	4dde <next_timeout+0x26>
		ret = MAX_WAIT;
    4de6:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    4dea:	e001      	b.n	4df0 <next_timeout+0x38>
    4dec:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
	}

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    4df0:	4b03      	ldr	r3, [pc, #12]	; (4e00 <next_timeout+0x48>)
    4df2:	691b      	ldr	r3, [r3, #16]
    4df4:	b113      	cbz	r3, 4dfc <next_timeout+0x44>
    4df6:	4283      	cmp	r3, r0
    4df8:	da00      	bge.n	4dfc <next_timeout+0x44>
		ret = _current_cpu->slice_ticks;
    4dfa:	4618      	mov	r0, r3
	}
#endif
	return ret;
}
    4dfc:	bd10      	pop	{r4, pc}
    4dfe:	bf00      	nop
    4e00:	20000a9c 	.word	0x20000a9c

00004e04 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    4e04:	f1b3 3fff 	cmp.w	r3, #4294967295
    4e08:	bf08      	it	eq
    4e0a:	f1b2 3fff 	cmpeq.w	r2, #4294967295
    4e0e:	d07b      	beq.n	4f08 <z_add_timeout+0x104>
{
    4e10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    4e14:	4604      	mov	r4, r0
    4e16:	4692      	mov	sl, r2
    4e18:	461d      	mov	r5, r3
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
    4e1a:	6081      	str	r1, [r0, #8]

	LOCKED(&timeout_lock) {
    4e1c:	2300      	movs	r3, #0
	__asm__ volatile(
    4e1e:	f04f 0220 	mov.w	r2, #32
    4e22:	f3ef 8711 	mrs	r7, BASEPRI
    4e26:	f382 8812 	msr	BASEPRI_MAX, r2
    4e2a:	f3bf 8f6f 	isb	sy
    4e2e:	e026      	b.n	4e7e <z_add_timeout+0x7a>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;

			to->dticks = MAX(1, ticks);
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
    4e30:	f11a 0801 	adds.w	r8, sl, #1
    4e34:	f145 0900 	adc.w	r9, r5, #0
    4e38:	f7ff ffb2 	bl	4da0 <elapsed>
    4e3c:	eb18 0300 	adds.w	r3, r8, r0
    4e40:	eb49 70e0 	adc.w	r0, r9, r0, asr #31
    4e44:	6123      	str	r3, [r4, #16]
    4e46:	6160      	str	r0, [r4, #20]
    4e48:	e03b      	b.n	4ec2 <z_add_timeout+0xbe>
		}

		for (t = first(); t != NULL; t = next(t)) {
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
    4e4a:	1a52      	subs	r2, r2, r1
    4e4c:	eb66 0303 	sbc.w	r3, r6, r3
    4e50:	6102      	str	r2, [r0, #16]
    4e52:	6143      	str	r3, [r0, #20]
	sys_dnode_t *const prev = successor->prev;
    4e54:	6843      	ldr	r3, [r0, #4]
	node->prev = prev;
    4e56:	6063      	str	r3, [r4, #4]
	node->next = successor;
    4e58:	6020      	str	r0, [r4, #0]
	prev->next = node;
    4e5a:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    4e5c:	6044      	str	r4, [r0, #4]
				break;
			}
			to->dticks -= t->dticks;
		}

		if (t == NULL) {
    4e5e:	e005      	b.n	4e6c <z_add_timeout+0x68>
	sys_dnode_t *const tail = list->tail;
    4e60:	4b2a      	ldr	r3, [pc, #168]	; (4f0c <z_add_timeout+0x108>)
    4e62:	685a      	ldr	r2, [r3, #4]
	node->next = list;
    4e64:	6023      	str	r3, [r4, #0]
	node->prev = tail;
    4e66:	6062      	str	r2, [r4, #4]
	tail->next = node;
    4e68:	6014      	str	r4, [r2, #0]
	list->tail = node;
    4e6a:	605c      	str	r4, [r3, #4]
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    4e6c:	f7ff ff82 	bl	4d74 <first>
    4e70:	4284      	cmp	r4, r0
    4e72:	d03a      	beq.n	4eea <z_add_timeout+0xe6>
	__asm__ volatile(
    4e74:	f387 8811 	msr	BASEPRI, r7
    4e78:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    4e7c:	2301      	movs	r3, #1
    4e7e:	2b00      	cmp	r3, #0
    4e80:	d140      	bne.n	4f04 <z_add_timeout+0x100>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
    4e82:	4653      	mov	r3, sl
    4e84:	f06f 0101 	mvn.w	r1, #1
    4e88:	ebb1 010a 	subs.w	r1, r1, sl
    4e8c:	f04f 30ff 	mov.w	r0, #4294967295
    4e90:	eb60 0205 	sbc.w	r2, r0, r5
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
    4e94:	2a00      	cmp	r2, #0
    4e96:	dbcb      	blt.n	4e30 <z_add_timeout+0x2c>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
    4e98:	4a1d      	ldr	r2, [pc, #116]	; (4f10 <z_add_timeout+0x10c>)
    4e9a:	6811      	ldr	r1, [r2, #0]
    4e9c:	6852      	ldr	r2, [r2, #4]
    4e9e:	185b      	adds	r3, r3, r1
    4ea0:	eb42 0205 	adc.w	r2, r2, r5
    4ea4:	f06f 0101 	mvn.w	r1, #1
    4ea8:	1ac9      	subs	r1, r1, r3
    4eaa:	eb60 0302 	sbc.w	r3, r0, r2
			to->dticks = MAX(1, ticks);
    4eae:	4608      	mov	r0, r1
    4eb0:	461a      	mov	r2, r3
    4eb2:	2901      	cmp	r1, #1
    4eb4:	f173 0300 	sbcs.w	r3, r3, #0
    4eb8:	da01      	bge.n	4ebe <z_add_timeout+0xba>
    4eba:	2001      	movs	r0, #1
    4ebc:	2200      	movs	r2, #0
    4ebe:	6120      	str	r0, [r4, #16]
    4ec0:	6162      	str	r2, [r4, #20]
		for (t = first(); t != NULL; t = next(t)) {
    4ec2:	f7ff ff57 	bl	4d74 <first>
    4ec6:	2800      	cmp	r0, #0
    4ec8:	d0ca      	beq.n	4e60 <z_add_timeout+0x5c>
			if (t->dticks > to->dticks) {
    4eca:	6902      	ldr	r2, [r0, #16]
    4ecc:	6946      	ldr	r6, [r0, #20]
    4ece:	6921      	ldr	r1, [r4, #16]
    4ed0:	6963      	ldr	r3, [r4, #20]
    4ed2:	4291      	cmp	r1, r2
    4ed4:	eb73 0e06 	sbcs.w	lr, r3, r6
    4ed8:	dbb7      	blt.n	4e4a <z_add_timeout+0x46>
			to->dticks -= t->dticks;
    4eda:	1a89      	subs	r1, r1, r2
    4edc:	eb63 0306 	sbc.w	r3, r3, r6
    4ee0:	6121      	str	r1, [r4, #16]
    4ee2:	6163      	str	r3, [r4, #20]
		for (t = first(); t != NULL; t = next(t)) {
    4ee4:	f7ff ff50 	bl	4d88 <next>
    4ee8:	e7ed      	b.n	4ec6 <z_add_timeout+0xc2>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
    4eea:	f7ff ff65 	bl	4db8 <next_timeout>

			if (next_time == 0 ||
    4eee:	4603      	mov	r3, r0
    4ef0:	b118      	cbz	r0, 4efa <z_add_timeout+0xf6>
			    _current_cpu->slice_ticks != next_time) {
    4ef2:	4a08      	ldr	r2, [pc, #32]	; (4f14 <z_add_timeout+0x110>)
    4ef4:	6912      	ldr	r2, [r2, #16]
			if (next_time == 0 ||
    4ef6:	4282      	cmp	r2, r0
    4ef8:	d0bc      	beq.n	4e74 <z_add_timeout+0x70>
				sys_clock_set_timeout(next_time, false);
    4efa:	2100      	movs	r1, #0
    4efc:	4618      	mov	r0, r3
    4efe:	f7fd fcf3 	bl	28e8 <sys_clock_set_timeout>
    4f02:	e7b7      	b.n	4e74 <z_add_timeout+0x70>
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
    4f04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    4f08:	4770      	bx	lr
    4f0a:	bf00      	nop
    4f0c:	200000cc 	.word	0x200000cc
    4f10:	20000340 	.word	0x20000340
    4f14:	20000a9c 	.word	0x20000a9c

00004f18 <sys_clock_announce>:
		}
	}
}

void sys_clock_announce(int32_t ticks)
{
    4f18:	b570      	push	{r4, r5, r6, lr}
    4f1a:	4604      	mov	r4, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    4f1c:	f7ff fc3e 	bl	479c <z_time_slice>
	__asm__ volatile(
    4f20:	f04f 0320 	mov.w	r3, #32
    4f24:	f3ef 8611 	mrs	r6, BASEPRI
    4f28:	f383 8812 	msr	BASEPRI_MAX, r3
    4f2c:	f3bf 8f6f 	isb	sy
		announce_remaining += ticks;
		k_spin_unlock(&timeout_lock, key);
		return;
	}

	announce_remaining = ticks;
    4f30:	4b28      	ldr	r3, [pc, #160]	; (4fd4 <sys_clock_announce+0xbc>)
    4f32:	601c      	str	r4, [r3, #0]

	while (first() != NULL && first()->dticks <= announce_remaining) {
    4f34:	e021      	b.n	4f7a <sys_clock_announce+0x62>
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
    4f36:	4a28      	ldr	r2, [pc, #160]	; (4fd8 <sys_clock_announce+0xc0>)
    4f38:	6813      	ldr	r3, [r2, #0]
    4f3a:	6851      	ldr	r1, [r2, #4]
    4f3c:	195b      	adds	r3, r3, r5
    4f3e:	eb41 71e5 	adc.w	r1, r1, r5, asr #31
    4f42:	6013      	str	r3, [r2, #0]
    4f44:	6051      	str	r1, [r2, #4]
		t->dticks = 0;
    4f46:	2200      	movs	r2, #0
    4f48:	2300      	movs	r3, #0
    4f4a:	e9c4 2304 	strd	r2, r3, [r4, #16]
		remove_timeout(t);
    4f4e:	4620      	mov	r0, r4
    4f50:	f002 f98e 	bl	7270 <remove_timeout>
	__asm__ volatile(
    4f54:	f386 8811 	msr	BASEPRI, r6
    4f58:	f3bf 8f6f 	isb	sy

		k_spin_unlock(&timeout_lock, key);
		t->fn(t);
    4f5c:	68a3      	ldr	r3, [r4, #8]
    4f5e:	4620      	mov	r0, r4
    4f60:	4798      	blx	r3
	__asm__ volatile(
    4f62:	f04f 0320 	mov.w	r3, #32
    4f66:	f3ef 8611 	mrs	r6, BASEPRI
    4f6a:	f383 8812 	msr	BASEPRI_MAX, r3
    4f6e:	f3bf 8f6f 	isb	sy
		key = k_spin_lock(&timeout_lock);
		announce_remaining -= dt;
    4f72:	4a18      	ldr	r2, [pc, #96]	; (4fd4 <sys_clock_announce+0xbc>)
    4f74:	6813      	ldr	r3, [r2, #0]
    4f76:	1b5b      	subs	r3, r3, r5
    4f78:	6013      	str	r3, [r2, #0]
	while (first() != NULL && first()->dticks <= announce_remaining) {
    4f7a:	f7ff fefb 	bl	4d74 <first>
    4f7e:	4604      	mov	r4, r0
    4f80:	b138      	cbz	r0, 4f92 <sys_clock_announce+0x7a>
    4f82:	6905      	ldr	r5, [r0, #16]
    4f84:	6941      	ldr	r1, [r0, #20]
    4f86:	4b13      	ldr	r3, [pc, #76]	; (4fd4 <sys_clock_announce+0xbc>)
    4f88:	681a      	ldr	r2, [r3, #0]
    4f8a:	17d3      	asrs	r3, r2, #31
    4f8c:	42aa      	cmp	r2, r5
    4f8e:	418b      	sbcs	r3, r1
    4f90:	dad1      	bge.n	4f36 <sys_clock_announce+0x1e>
	}

	if (first() != NULL) {
    4f92:	b144      	cbz	r4, 4fa6 <sys_clock_announce+0x8e>
		first()->dticks -= announce_remaining;
    4f94:	6923      	ldr	r3, [r4, #16]
    4f96:	6962      	ldr	r2, [r4, #20]
    4f98:	490e      	ldr	r1, [pc, #56]	; (4fd4 <sys_clock_announce+0xbc>)
    4f9a:	6809      	ldr	r1, [r1, #0]
    4f9c:	1a5b      	subs	r3, r3, r1
    4f9e:	eb62 72e1 	sbc.w	r2, r2, r1, asr #31
    4fa2:	6123      	str	r3, [r4, #16]
    4fa4:	6162      	str	r2, [r4, #20]
	}

	curr_tick += announce_remaining;
    4fa6:	4a0c      	ldr	r2, [pc, #48]	; (4fd8 <sys_clock_announce+0xc0>)
    4fa8:	4d0a      	ldr	r5, [pc, #40]	; (4fd4 <sys_clock_announce+0xbc>)
    4faa:	6828      	ldr	r0, [r5, #0]
    4fac:	6813      	ldr	r3, [r2, #0]
    4fae:	6851      	ldr	r1, [r2, #4]
    4fb0:	181b      	adds	r3, r3, r0
    4fb2:	eb41 71e0 	adc.w	r1, r1, r0, asr #31
    4fb6:	6013      	str	r3, [r2, #0]
    4fb8:	6051      	str	r1, [r2, #4]
	announce_remaining = 0;
    4fba:	2400      	movs	r4, #0
    4fbc:	602c      	str	r4, [r5, #0]

	sys_clock_set_timeout(next_timeout(), false);
    4fbe:	f7ff fefb 	bl	4db8 <next_timeout>
    4fc2:	4621      	mov	r1, r4
    4fc4:	f7fd fc90 	bl	28e8 <sys_clock_set_timeout>
	__asm__ volatile(
    4fc8:	f386 8811 	msr	BASEPRI, r6
    4fcc:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    4fd0:	bd70      	pop	{r4, r5, r6, pc}
    4fd2:	bf00      	nop
    4fd4:	20000adc 	.word	0x20000adc
    4fd8:	20000340 	.word	0x20000340

00004fdc <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
    4fdc:	b510      	push	{r4, lr}
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
    4fde:	2200      	movs	r2, #0
	__asm__ volatile(
    4fe0:	f04f 0320 	mov.w	r3, #32
    4fe4:	f3ef 8411 	mrs	r4, BASEPRI
    4fe8:	f383 8812 	msr	BASEPRI_MAX, r3
    4fec:	f3bf 8f6f 	isb	sy
	uint64_t t = 0U;
    4ff0:	4613      	mov	r3, r2
    4ff2:	4611      	mov	r1, r2
    4ff4:	e00c      	b.n	5010 <sys_clock_tick_get+0x34>
		t = curr_tick + elapsed();
    4ff6:	f7ff fed3 	bl	4da0 <elapsed>
    4ffa:	4a07      	ldr	r2, [pc, #28]	; (5018 <sys_clock_tick_get+0x3c>)
    4ffc:	6813      	ldr	r3, [r2, #0]
    4ffe:	6851      	ldr	r1, [r2, #4]
    5000:	18c3      	adds	r3, r0, r3
    5002:	eb41 71e0 	adc.w	r1, r1, r0, asr #31
	__asm__ volatile(
    5006:	f384 8811 	msr	BASEPRI, r4
    500a:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    500e:	2201      	movs	r2, #1
    5010:	2a00      	cmp	r2, #0
    5012:	d0f0      	beq.n	4ff6 <sys_clock_tick_get+0x1a>
	}
	return t;
}
    5014:	4618      	mov	r0, r3
    5016:	bd10      	pop	{r4, pc}
    5018:	20000340 	.word	0x20000340

0000501c <boot_banner>:
#else
#define BANNER_VERSION KERNEL_VERSION_STRING
#endif

void boot_banner(void)
{
    501c:	b508      	push	{r3, lr}
	printk("***** delaying boot " DELAY_STR "ms (per build configuration) *****\n");
	k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
#endif /* defined(CONFIG_BOOT_DELAY) && (CONFIG_BOOT_DELAY > 0) */

#if CONFIG_BOOT_BANNER
	printk("*** Booting Zephyr OS build " BANNER_VERSION BANNER_POSTFIX " ***\n");
    501e:	4802      	ldr	r0, [pc, #8]	; (5028 <boot_banner+0xc>)
    5020:	f000 f9bb 	bl	539a <printk>
#endif /* CONFIG_BOOT_BANNER */
}
    5024:	bd08      	pop	{r3, pc}
    5026:	bf00      	nop
    5028:	00007ab8 	.word	0x00007ab8

0000502c <k_sys_work_q_init>:
			     CONFIG_SYSTEM_WORKQUEUE_STACK_SIZE);

struct k_work_q k_sys_work_q;

static int k_sys_work_q_init(const struct device *dev)
{
    502c:	b510      	push	{r4, lr}
    502e:	b084      	sub	sp, #16
	ARG_UNUSED(dev);
	struct k_work_queue_config cfg = {
    5030:	4b08      	ldr	r3, [pc, #32]	; (5054 <k_sys_work_q_init+0x28>)
    5032:	9302      	str	r3, [sp, #8]
    5034:	2400      	movs	r4, #0
    5036:	f88d 400c 	strb.w	r4, [sp, #12]
		.name = "sysworkq",
		.no_yield = IS_ENABLED(CONFIG_SYSTEM_WORKQUEUE_NO_YIELD),
	};

	k_work_queue_start(&k_sys_work_q,
    503a:	ab02      	add	r3, sp, #8
    503c:	9300      	str	r3, [sp, #0]
    503e:	f04f 33ff 	mov.w	r3, #4294967295
    5042:	f44f 6280 	mov.w	r2, #1024	; 0x400
    5046:	4904      	ldr	r1, [pc, #16]	; (5058 <k_sys_work_q_init+0x2c>)
    5048:	4804      	ldr	r0, [pc, #16]	; (505c <k_sys_work_q_init+0x30>)
    504a:	f7ff fa2b 	bl	44a4 <k_work_queue_start>
			    sys_work_q_stack,
			    K_KERNEL_STACK_SIZEOF(sys_work_q_stack),
			    CONFIG_SYSTEM_WORKQUEUE_PRIORITY, &cfg);
	return 0;
}
    504e:	4620      	mov	r0, r4
    5050:	b004      	add	sp, #16
    5052:	bd10      	pop	{r4, pc}
    5054:	00007ae8 	.word	0x00007ae8
    5058:	20001a08 	.word	0x20001a08
    505c:	20000348 	.word	0x20000348

00005060 <nrf_cc3xx_platform_init_no_rng>:
    5060:	b510      	push	{r4, lr}
    5062:	4c0a      	ldr	r4, [pc, #40]	; (508c <nrf_cc3xx_platform_init_no_rng+0x2c>)
    5064:	6823      	ldr	r3, [r4, #0]
    5066:	b11b      	cbz	r3, 5070 <nrf_cc3xx_platform_init_no_rng+0x10>
    5068:	2301      	movs	r3, #1
    506a:	2000      	movs	r0, #0
    506c:	6023      	str	r3, [r4, #0]
    506e:	bd10      	pop	{r4, pc}
    5070:	f000 f8f4 	bl	525c <CC_LibInitNoRng>
    5074:	2800      	cmp	r0, #0
    5076:	d0f7      	beq.n	5068 <nrf_cc3xx_platform_init_no_rng+0x8>
    5078:	3801      	subs	r0, #1
    507a:	2807      	cmp	r0, #7
    507c:	d803      	bhi.n	5086 <nrf_cc3xx_platform_init_no_rng+0x26>
    507e:	4b04      	ldr	r3, [pc, #16]	; (5090 <nrf_cc3xx_platform_init_no_rng+0x30>)
    5080:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    5084:	bd10      	pop	{r4, pc}
    5086:	4803      	ldr	r0, [pc, #12]	; (5094 <nrf_cc3xx_platform_init_no_rng+0x34>)
    5088:	bd10      	pop	{r4, pc}
    508a:	bf00      	nop
    508c:	20000ae0 	.word	0x20000ae0
    5090:	00007af4 	.word	0x00007af4
    5094:	ffff8ffe 	.word	0xffff8ffe

00005098 <nrf_cc3xx_platform_abort>:
    5098:	f3bf 8f4f 	dsb	sy
    509c:	4905      	ldr	r1, [pc, #20]	; (50b4 <nrf_cc3xx_platform_abort+0x1c>)
    509e:	4b06      	ldr	r3, [pc, #24]	; (50b8 <nrf_cc3xx_platform_abort+0x20>)
    50a0:	68ca      	ldr	r2, [r1, #12]
    50a2:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    50a6:	4313      	orrs	r3, r2
    50a8:	60cb      	str	r3, [r1, #12]
    50aa:	f3bf 8f4f 	dsb	sy
    50ae:	bf00      	nop
    50b0:	e7fd      	b.n	50ae <nrf_cc3xx_platform_abort+0x16>
    50b2:	bf00      	nop
    50b4:	e000ed00 	.word	0xe000ed00
    50b8:	05fa0004 	.word	0x05fa0004

000050bc <CC_PalAbort>:
    50bc:	b430      	push	{r4, r5}
    50be:	f04f 32fe 	mov.w	r2, #4278124286	; 0xfefefefe
    50c2:	2500      	movs	r5, #0
    50c4:	4b0b      	ldr	r3, [pc, #44]	; (50f4 <CC_PalAbort+0x38>)
    50c6:	4c0c      	ldr	r4, [pc, #48]	; (50f8 <CC_PalAbort+0x3c>)
    50c8:	490c      	ldr	r1, [pc, #48]	; (50fc <CC_PalAbort+0x40>)
    50ca:	6849      	ldr	r1, [r1, #4]
    50cc:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
    50d0:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
    50d4:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
    50d8:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
    50dc:	f8c3 2410 	str.w	r2, [r3, #1040]	; 0x410
    50e0:	f8c3 2414 	str.w	r2, [r3, #1044]	; 0x414
    50e4:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
    50e8:	f8c3 241c 	str.w	r2, [r3, #1052]	; 0x41c
    50ec:	f8c4 5500 	str.w	r5, [r4, #1280]	; 0x500
    50f0:	bc30      	pop	{r4, r5}
    50f2:	4708      	bx	r1
    50f4:	50845000 	.word	0x50845000
    50f8:	50844000 	.word	0x50844000
    50fc:	200000d4 	.word	0x200000d4

00005100 <nrf_cc3xx_platform_set_abort>:
    5100:	4b02      	ldr	r3, [pc, #8]	; (510c <nrf_cc3xx_platform_set_abort+0xc>)
    5102:	e9d0 1200 	ldrd	r1, r2, [r0]
    5106:	e9c3 1200 	strd	r1, r2, [r3]
    510a:	4770      	bx	lr
    510c:	200000d4 	.word	0x200000d4

00005110 <mutex_free>:
    5110:	b510      	push	{r4, lr}
    5112:	4604      	mov	r4, r0
    5114:	b150      	cbz	r0, 512c <mutex_free+0x1c>
    5116:	6863      	ldr	r3, [r4, #4]
    5118:	f013 5f68 	tst.w	r3, #973078528	; 0x3a000000
    511c:	d005      	beq.n	512a <mutex_free+0x1a>
    511e:	4a06      	ldr	r2, [pc, #24]	; (5138 <mutex_free+0x28>)
    5120:	4293      	cmp	r3, r2
    5122:	d002      	beq.n	512a <mutex_free+0x1a>
    5124:	2300      	movs	r3, #0
    5126:	6062      	str	r2, [r4, #4]
    5128:	6023      	str	r3, [r4, #0]
    512a:	bd10      	pop	{r4, pc}
    512c:	4b03      	ldr	r3, [pc, #12]	; (513c <mutex_free+0x2c>)
    512e:	4804      	ldr	r0, [pc, #16]	; (5140 <mutex_free+0x30>)
    5130:	685b      	ldr	r3, [r3, #4]
    5132:	4798      	blx	r3
    5134:	e7ef      	b.n	5116 <mutex_free+0x6>
    5136:	bf00      	nop
    5138:	a95c5f2c 	.word	0xa95c5f2c
    513c:	200000d4 	.word	0x200000d4
    5140:	00007b14 	.word	0x00007b14

00005144 <mutex_lock>:
    5144:	b1c8      	cbz	r0, 517a <mutex_lock+0x36>
    5146:	6843      	ldr	r3, [r0, #4]
    5148:	4a0d      	ldr	r2, [pc, #52]	; (5180 <mutex_lock+0x3c>)
    514a:	4293      	cmp	r3, r2
    514c:	d013      	beq.n	5176 <mutex_lock+0x32>
    514e:	f013 5f68 	tst.w	r3, #973078528	; 0x3a000000
    5152:	d00e      	beq.n	5172 <mutex_lock+0x2e>
    5154:	2301      	movs	r3, #1
    5156:	e850 2f00 	ldrex	r2, [r0]
    515a:	4619      	mov	r1, r3
    515c:	e840 1c00 	strex	ip, r1, [r0]
    5160:	f09c 0f00 	teq	ip, #0
    5164:	d1f7      	bne.n	5156 <mutex_lock+0x12>
    5166:	2a01      	cmp	r2, #1
    5168:	d0f5      	beq.n	5156 <mutex_lock+0x12>
    516a:	f3bf 8f5f 	dmb	sy
    516e:	2000      	movs	r0, #0
    5170:	4770      	bx	lr
    5172:	4804      	ldr	r0, [pc, #16]	; (5184 <mutex_lock+0x40>)
    5174:	4770      	bx	lr
    5176:	4804      	ldr	r0, [pc, #16]	; (5188 <mutex_lock+0x44>)
    5178:	4770      	bx	lr
    517a:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    517e:	4770      	bx	lr
    5180:	a95c5f2c 	.word	0xa95c5f2c
    5184:	ffff8fe9 	.word	0xffff8fe9
    5188:	ffff8fea 	.word	0xffff8fea

0000518c <mutex_unlock>:
    518c:	4603      	mov	r3, r0
    518e:	b180      	cbz	r0, 51b2 <mutex_unlock+0x26>
    5190:	6842      	ldr	r2, [r0, #4]
    5192:	4909      	ldr	r1, [pc, #36]	; (51b8 <mutex_unlock+0x2c>)
    5194:	428a      	cmp	r2, r1
    5196:	d00a      	beq.n	51ae <mutex_unlock+0x22>
    5198:	f012 5f68 	tst.w	r2, #973078528	; 0x3a000000
    519c:	d005      	beq.n	51aa <mutex_unlock+0x1e>
    519e:	f3bf 8f5f 	dmb	sy
    51a2:	2200      	movs	r2, #0
    51a4:	4610      	mov	r0, r2
    51a6:	601a      	str	r2, [r3, #0]
    51a8:	4770      	bx	lr
    51aa:	4804      	ldr	r0, [pc, #16]	; (51bc <mutex_unlock+0x30>)
    51ac:	4770      	bx	lr
    51ae:	4804      	ldr	r0, [pc, #16]	; (51c0 <mutex_unlock+0x34>)
    51b0:	4770      	bx	lr
    51b2:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    51b6:	4770      	bx	lr
    51b8:	a95c5f2c 	.word	0xa95c5f2c
    51bc:	ffff8fe9 	.word	0xffff8fe9
    51c0:	ffff8fea 	.word	0xffff8fea

000051c4 <mutex_init>:
    51c4:	b510      	push	{r4, lr}
    51c6:	4604      	mov	r4, r0
    51c8:	b120      	cbz	r0, 51d4 <mutex_init+0x10>
    51ca:	2300      	movs	r3, #0
    51cc:	4a03      	ldr	r2, [pc, #12]	; (51dc <mutex_init+0x18>)
    51ce:	6023      	str	r3, [r4, #0]
    51d0:	6062      	str	r2, [r4, #4]
    51d2:	bd10      	pop	{r4, pc}
    51d4:	4802      	ldr	r0, [pc, #8]	; (51e0 <mutex_init+0x1c>)
    51d6:	f7ff ff71 	bl	50bc <CC_PalAbort>
    51da:	e7f6      	b.n	51ca <mutex_init+0x6>
    51dc:	3a00003a 	.word	0x3a00003a
    51e0:	00007b3c 	.word	0x00007b3c

000051e4 <nrf_cc3xx_platform_set_mutexes>:
    51e4:	b570      	push	{r4, r5, r6, lr}
    51e6:	4c19      	ldr	r4, [pc, #100]	; (524c <nrf_cc3xx_platform_set_mutexes+0x68>)
    51e8:	f8d0 c004 	ldr.w	ip, [r0, #4]
    51ec:	6806      	ldr	r6, [r0, #0]
    51ee:	f8c4 c004 	str.w	ip, [r4, #4]
    51f2:	f8d0 c008 	ldr.w	ip, [r0, #8]
    51f6:	68c0      	ldr	r0, [r0, #12]
    51f8:	f8c4 c008 	str.w	ip, [r4, #8]
    51fc:	60e0      	str	r0, [r4, #12]
    51fe:	6026      	str	r6, [r4, #0]
    5200:	6808      	ldr	r0, [r1, #0]
    5202:	4b13      	ldr	r3, [pc, #76]	; (5250 <nrf_cc3xx_platform_set_mutexes+0x6c>)
    5204:	4d13      	ldr	r5, [pc, #76]	; (5254 <nrf_cc3xx_platform_set_mutexes+0x70>)
    5206:	6018      	str	r0, [r3, #0]
    5208:	6848      	ldr	r0, [r1, #4]
    520a:	f8d5 2118 	ldr.w	r2, [r5, #280]	; 0x118
    520e:	6058      	str	r0, [r3, #4]
    5210:	6888      	ldr	r0, [r1, #8]
    5212:	f012 5f68 	tst.w	r2, #973078528	; 0x3a000000
    5216:	6098      	str	r0, [r3, #8]
    5218:	68c8      	ldr	r0, [r1, #12]
    521a:	6909      	ldr	r1, [r1, #16]
    521c:	60d8      	str	r0, [r3, #12]
    521e:	6119      	str	r1, [r3, #16]
    5220:	d012      	beq.n	5248 <nrf_cc3xx_platform_set_mutexes+0x64>
    5222:	2300      	movs	r3, #0
    5224:	4a0c      	ldr	r2, [pc, #48]	; (5258 <nrf_cc3xx_platform_set_mutexes+0x74>)
    5226:	f505 708a 	add.w	r0, r5, #276	; 0x114
    522a:	f8c5 3114 	str.w	r3, [r5, #276]	; 0x114
    522e:	f8c5 31b8 	str.w	r3, [r5, #440]	; 0x1b8
    5232:	f8c5 2118 	str.w	r2, [r5, #280]	; 0x118
    5236:	f8c5 21bc 	str.w	r2, [r5, #444]	; 0x1bc
    523a:	47b0      	blx	r6
    523c:	6823      	ldr	r3, [r4, #0]
    523e:	f505 70dc 	add.w	r0, r5, #440	; 0x1b8
    5242:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    5246:	4718      	bx	r3
    5248:	bd70      	pop	{r4, r5, r6, pc}
    524a:	bf00      	nop
    524c:	200000e4 	.word	0x200000e4
    5250:	200000f4 	.word	0x200000f4
    5254:	20000af8 	.word	0x20000af8
    5258:	a95c5f2c 	.word	0xa95c5f2c

0000525c <CC_LibInitNoRng>:
    525c:	b508      	push	{r3, lr}
    525e:	f000 f811 	bl	5284 <CC_HalInit>
    5262:	b930      	cbnz	r0, 5272 <CC_LibInitNoRng+0x16>
    5264:	f000 f810 	bl	5288 <CC_PalInit>
    5268:	b938      	cbnz	r0, 527a <CC_LibInitNoRng+0x1e>
    526a:	4a05      	ldr	r2, [pc, #20]	; (5280 <CC_LibInitNoRng+0x24>)
    526c:	f8c2 0a0c 	str.w	r0, [r2, #2572]	; 0xa0c
    5270:	bd08      	pop	{r3, pc}
    5272:	f000 f837 	bl	52e4 <CC_PalTerminate>
    5276:	2003      	movs	r0, #3
    5278:	bd08      	pop	{r3, pc}
    527a:	2004      	movs	r0, #4
    527c:	bd08      	pop	{r3, pc}
    527e:	bf00      	nop
    5280:	50845000 	.word	0x50845000

00005284 <CC_HalInit>:
    5284:	2000      	movs	r0, #0
    5286:	4770      	bx	lr

00005288 <CC_PalInit>:
    5288:	b510      	push	{r4, lr}
    528a:	4811      	ldr	r0, [pc, #68]	; (52d0 <CC_PalInit+0x48>)
    528c:	f000 f848 	bl	5320 <CC_PalMutexCreate>
    5290:	b100      	cbz	r0, 5294 <CC_PalInit+0xc>
    5292:	bd10      	pop	{r4, pc}
    5294:	480f      	ldr	r0, [pc, #60]	; (52d4 <CC_PalInit+0x4c>)
    5296:	f000 f843 	bl	5320 <CC_PalMutexCreate>
    529a:	2800      	cmp	r0, #0
    529c:	d1f9      	bne.n	5292 <CC_PalInit+0xa>
    529e:	4c0e      	ldr	r4, [pc, #56]	; (52d8 <CC_PalInit+0x50>)
    52a0:	4620      	mov	r0, r4
    52a2:	f000 f83d 	bl	5320 <CC_PalMutexCreate>
    52a6:	2800      	cmp	r0, #0
    52a8:	d1f3      	bne.n	5292 <CC_PalInit+0xa>
    52aa:	4b0c      	ldr	r3, [pc, #48]	; (52dc <CC_PalInit+0x54>)
    52ac:	480c      	ldr	r0, [pc, #48]	; (52e0 <CC_PalInit+0x58>)
    52ae:	601c      	str	r4, [r3, #0]
    52b0:	f000 f836 	bl	5320 <CC_PalMutexCreate>
    52b4:	4601      	mov	r1, r0
    52b6:	2800      	cmp	r0, #0
    52b8:	d1eb      	bne.n	5292 <CC_PalInit+0xa>
    52ba:	f000 f82d 	bl	5318 <CC_PalDmaInit>
    52be:	4604      	mov	r4, r0
    52c0:	b108      	cbz	r0, 52c6 <CC_PalInit+0x3e>
    52c2:	4620      	mov	r0, r4
    52c4:	bd10      	pop	{r4, pc}
    52c6:	f000 f83f 	bl	5348 <CC_PalPowerSaveModeInit>
    52ca:	4620      	mov	r0, r4
    52cc:	e7fa      	b.n	52c4 <CC_PalInit+0x3c>
    52ce:	bf00      	nop
    52d0:	2000012c 	.word	0x2000012c
    52d4:	20000120 	.word	0x20000120
    52d8:	20000128 	.word	0x20000128
    52dc:	20000130 	.word	0x20000130
    52e0:	20000124 	.word	0x20000124

000052e4 <CC_PalTerminate>:
    52e4:	b508      	push	{r3, lr}
    52e6:	4808      	ldr	r0, [pc, #32]	; (5308 <CC_PalTerminate+0x24>)
    52e8:	f000 f824 	bl	5334 <CC_PalMutexDestroy>
    52ec:	4807      	ldr	r0, [pc, #28]	; (530c <CC_PalTerminate+0x28>)
    52ee:	f000 f821 	bl	5334 <CC_PalMutexDestroy>
    52f2:	4807      	ldr	r0, [pc, #28]	; (5310 <CC_PalTerminate+0x2c>)
    52f4:	f000 f81e 	bl	5334 <CC_PalMutexDestroy>
    52f8:	4806      	ldr	r0, [pc, #24]	; (5314 <CC_PalTerminate+0x30>)
    52fa:	f000 f81b 	bl	5334 <CC_PalMutexDestroy>
    52fe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    5302:	f000 b80b 	b.w	531c <CC_PalDmaTerminate>
    5306:	bf00      	nop
    5308:	2000012c 	.word	0x2000012c
    530c:	20000120 	.word	0x20000120
    5310:	20000128 	.word	0x20000128
    5314:	20000124 	.word	0x20000124

00005318 <CC_PalDmaInit>:
    5318:	2000      	movs	r0, #0
    531a:	4770      	bx	lr

0000531c <CC_PalDmaTerminate>:
    531c:	4770      	bx	lr
    531e:	bf00      	nop

00005320 <CC_PalMutexCreate>:
    5320:	b508      	push	{r3, lr}
    5322:	4b03      	ldr	r3, [pc, #12]	; (5330 <CC_PalMutexCreate+0x10>)
    5324:	6802      	ldr	r2, [r0, #0]
    5326:	681b      	ldr	r3, [r3, #0]
    5328:	6810      	ldr	r0, [r2, #0]
    532a:	4798      	blx	r3
    532c:	2000      	movs	r0, #0
    532e:	bd08      	pop	{r3, pc}
    5330:	200000e4 	.word	0x200000e4

00005334 <CC_PalMutexDestroy>:
    5334:	b508      	push	{r3, lr}
    5336:	4b03      	ldr	r3, [pc, #12]	; (5344 <CC_PalMutexDestroy+0x10>)
    5338:	6802      	ldr	r2, [r0, #0]
    533a:	685b      	ldr	r3, [r3, #4]
    533c:	6810      	ldr	r0, [r2, #0]
    533e:	4798      	blx	r3
    5340:	2000      	movs	r0, #0
    5342:	bd08      	pop	{r3, pc}
    5344:	200000e4 	.word	0x200000e4

00005348 <CC_PalPowerSaveModeInit>:
    5348:	b570      	push	{r4, r5, r6, lr}
    534a:	4c09      	ldr	r4, [pc, #36]	; (5370 <CC_PalPowerSaveModeInit+0x28>)
    534c:	4d09      	ldr	r5, [pc, #36]	; (5374 <CC_PalPowerSaveModeInit+0x2c>)
    534e:	6920      	ldr	r0, [r4, #16]
    5350:	68ab      	ldr	r3, [r5, #8]
    5352:	4798      	blx	r3
    5354:	b118      	cbz	r0, 535e <CC_PalPowerSaveModeInit+0x16>
    5356:	4b08      	ldr	r3, [pc, #32]	; (5378 <CC_PalPowerSaveModeInit+0x30>)
    5358:	4808      	ldr	r0, [pc, #32]	; (537c <CC_PalPowerSaveModeInit+0x34>)
    535a:	685b      	ldr	r3, [r3, #4]
    535c:	4798      	blx	r3
    535e:	2100      	movs	r1, #0
    5360:	4a07      	ldr	r2, [pc, #28]	; (5380 <CC_PalPowerSaveModeInit+0x38>)
    5362:	68eb      	ldr	r3, [r5, #12]
    5364:	6011      	str	r1, [r2, #0]
    5366:	6920      	ldr	r0, [r4, #16]
    5368:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    536c:	4718      	bx	r3
    536e:	bf00      	nop
    5370:	200000f4 	.word	0x200000f4
    5374:	200000e4 	.word	0x200000e4
    5378:	200000d4 	.word	0x200000d4
    537c:	00007b60 	.word	0x00007b60
    5380:	20000af4 	.word	0x20000af4

00005384 <main>:
#include <zephyr/kernel.h>

#include "led_key_logic.h"

void main(void)
{
    5384:	b508      	push	{r3, lr}
    led_key_gpio_init();
    5386:	f7fb f8d3 	bl	530 <led_key_gpio_init>
	return z_impl_k_sleep(timeout);
    538a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    538e:	2100      	movs	r1, #0
    5390:	f7ff fc5a 	bl	4c48 <z_impl_k_sleep>

    for(;;)
    5394:	e7f9      	b.n	538a <main+0x6>

00005396 <arch_printk_char_out>:
}
    5396:	2000      	movs	r0, #0
    5398:	4770      	bx	lr

0000539a <printk>:
 *
 * @param fmt formatted string to output
 */

void printk(const char *fmt, ...)
{
    539a:	b40f      	push	{r0, r1, r2, r3}
    539c:	b500      	push	{lr}
    539e:	b083      	sub	sp, #12
    53a0:	a904      	add	r1, sp, #16
    53a2:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    53a6:	9101      	str	r1, [sp, #4]

	vprintk(fmt, ap);
    53a8:	f7fb f8ea 	bl	580 <vprintk>

	va_end(ap);
}
    53ac:	b003      	add	sp, #12
    53ae:	f85d eb04 	ldr.w	lr, [sp], #4
    53b2:	b004      	add	sp, #16
    53b4:	4770      	bx	lr

000053b6 <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    53b6:	b508      	push	{r3, lr}
    53b8:	4604      	mov	r4, r0
    53ba:	4608      	mov	r0, r1
    53bc:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
    53be:	461a      	mov	r2, r3
    53c0:	47a0      	blx	r4
	return z_impl_z_current_get();
    53c2:	f7ff fc6b 	bl	4c9c <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
    53c6:	f7fc fb13 	bl	19f0 <z_impl_k_thread_abort>

000053ca <set_state>:
	mgr->flags = (state & ONOFF_STATE_MASK)
    53ca:	f001 0107 	and.w	r1, r1, #7
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    53ce:	8b03      	ldrh	r3, [r0, #24]
    53d0:	f023 0307 	bic.w	r3, r3, #7
    53d4:	430b      	orrs	r3, r1
	mgr->flags = (state & ONOFF_STATE_MASK)
    53d6:	8303      	strh	r3, [r0, #24]
}
    53d8:	4770      	bx	lr

000053da <notify_monitors>:
{
    53da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    53de:	4606      	mov	r6, r0
    53e0:	460f      	mov	r7, r1
    53e2:	4690      	mov	r8, r2
	return list->head;
    53e4:	6881      	ldr	r1, [r0, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    53e6:	b121      	cbz	r1, 53f2 <notify_monitors+0x18>
	return node->next;
    53e8:	680c      	ldr	r4, [r1, #0]
    53ea:	b13c      	cbz	r4, 53fc <notify_monitors+0x22>
Z_GENLIST_PEEK_NEXT(slist, snode)
    53ec:	b931      	cbnz	r1, 53fc <notify_monitors+0x22>
    53ee:	460c      	mov	r4, r1
    53f0:	e004      	b.n	53fc <notify_monitors+0x22>
    53f2:	460c      	mov	r4, r1
    53f4:	e002      	b.n	53fc <notify_monitors+0x22>
    53f6:	4623      	mov	r3, r4
    53f8:	4621      	mov	r1, r4
    53fa:	461c      	mov	r4, r3
    53fc:	b169      	cbz	r1, 541a <notify_monitors+0x40>
		mon->callback(mgr, mon, state, res);
    53fe:	684d      	ldr	r5, [r1, #4]
    5400:	4643      	mov	r3, r8
    5402:	463a      	mov	r2, r7
    5404:	4630      	mov	r0, r6
    5406:	47a8      	blx	r5
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    5408:	2c00      	cmp	r4, #0
    540a:	d0f4      	beq.n	53f6 <notify_monitors+0x1c>
	return node->next;
    540c:	6823      	ldr	r3, [r4, #0]
    540e:	2b00      	cmp	r3, #0
    5410:	d0f2      	beq.n	53f8 <notify_monitors+0x1e>
Z_GENLIST_PEEK_NEXT(slist, snode)
    5412:	2c00      	cmp	r4, #0
    5414:	d1f0      	bne.n	53f8 <notify_monitors+0x1e>
    5416:	4623      	mov	r3, r4
    5418:	e7ee      	b.n	53f8 <notify_monitors+0x1e>
}
    541a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000541e <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    541e:	8b03      	ldrh	r3, [r0, #24]
	if ((state == ONOFF_STATE_OFF)
    5420:	f013 0307 	ands.w	r3, r3, #7
    5424:	d103      	bne.n	542e <process_recheck+0x10>
	return list->head;
    5426:	6802      	ldr	r2, [r0, #0]
	    && !sys_slist_is_empty(&mgr->clients)) {
    5428:	b10a      	cbz	r2, 542e <process_recheck+0x10>
		evt = EVT_START;
    542a:	2003      	movs	r0, #3
    542c:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    542e:	2b02      	cmp	r3, #2
    5430:	d003      	beq.n	543a <process_recheck+0x1c>
	} else if ((state == ONOFF_STATE_ERROR)
    5432:	2b01      	cmp	r3, #1
    5434:	d006      	beq.n	5444 <process_recheck+0x26>
	int evt = EVT_NOP;
    5436:	2000      	movs	r0, #0
    5438:	4770      	bx	lr
		   && (mgr->refs == 0U)) {
    543a:	8b42      	ldrh	r2, [r0, #26]
    543c:	2a00      	cmp	r2, #0
    543e:	d1f8      	bne.n	5432 <process_recheck+0x14>
		evt = EVT_STOP;
    5440:	2004      	movs	r0, #4
    5442:	4770      	bx	lr
    5444:	6803      	ldr	r3, [r0, #0]
		   && !sys_slist_is_empty(&mgr->clients)) {
    5446:	b10b      	cbz	r3, 544c <process_recheck+0x2e>
		evt = EVT_RESET;
    5448:	2005      	movs	r0, #5
}
    544a:	4770      	bx	lr
	int evt = EVT_NOP;
    544c:	2000      	movs	r0, #0
    544e:	4770      	bx	lr

00005450 <process_complete>:
{
    5450:	b510      	push	{r4, lr}
    5452:	4604      	mov	r4, r0
    5454:	468c      	mov	ip, r1
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    5456:	8b03      	ldrh	r3, [r0, #24]
	if (res < 0) {
    5458:	2a00      	cmp	r2, #0
    545a:	db07      	blt.n	546c <process_complete+0x1c>
    545c:	f003 0307 	and.w	r3, r3, #7
		   || (state == ONOFF_STATE_RESETTING)) {
    5460:	1f5a      	subs	r2, r3, #5
	} else if ((state == ONOFF_STATE_TO_ON)
    5462:	2a01      	cmp	r2, #1
    5464:	d90e      	bls.n	5484 <process_complete+0x34>
	} else if (state == ONOFF_STATE_TO_OFF) {
    5466:	2b04      	cmp	r3, #4
    5468:	d036      	beq.n	54d8 <process_complete+0x88>
}
    546a:	bd10      	pop	{r4, pc}
		*clients = mgr->clients;
    546c:	e9d0 0100 	ldrd	r0, r1, [r0]
    5470:	e88c 0003 	stmia.w	ip, {r0, r1}
	list->head = NULL;
    5474:	2300      	movs	r3, #0
    5476:	6023      	str	r3, [r4, #0]
	list->tail = NULL;
    5478:	6063      	str	r3, [r4, #4]
		set_state(mgr, ONOFF_STATE_ERROR);
    547a:	2101      	movs	r1, #1
    547c:	4620      	mov	r0, r4
    547e:	f7ff ffa4 	bl	53ca <set_state>
    5482:	e7f2      	b.n	546a <process_complete+0x1a>
		*clients = mgr->clients;
    5484:	e9d0 0100 	ldrd	r0, r1, [r0]
    5488:	e88c 0003 	stmia.w	ip, {r0, r1}
	list->head = NULL;
    548c:	2200      	movs	r2, #0
    548e:	6022      	str	r2, [r4, #0]
	list->tail = NULL;
    5490:	6062      	str	r2, [r4, #4]
		if (state == ONOFF_STATE_TO_ON) {
    5492:	2b06      	cmp	r3, #6
    5494:	d11b      	bne.n	54ce <process_complete+0x7e>
	return list->head;
    5496:	f8dc 3000 	ldr.w	r3, [ip]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    549a:	b153      	cbz	r3, 54b2 <process_complete+0x62>
				mgr->refs += 1U;
    549c:	8b62      	ldrh	r2, [r4, #26]
    549e:	3201      	adds	r2, #1
    54a0:	8362      	strh	r2, [r4, #26]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    54a2:	461a      	mov	r2, r3
	return node->next;
    54a4:	681b      	ldr	r3, [r3, #0]
    54a6:	2b00      	cmp	r3, #0
    54a8:	d0f7      	beq.n	549a <process_complete+0x4a>
Z_GENLIST_PEEK_NEXT(slist, snode)
    54aa:	2a00      	cmp	r2, #0
    54ac:	d1f5      	bne.n	549a <process_complete+0x4a>
    54ae:	4613      	mov	r3, r2
    54b0:	e7f3      	b.n	549a <process_complete+0x4a>
			set_state(mgr, ONOFF_STATE_ON);
    54b2:	2102      	movs	r1, #2
    54b4:	4620      	mov	r0, r4
    54b6:	f7ff ff88 	bl	53ca <set_state>
		if (process_recheck(mgr) != EVT_NOP) {
    54ba:	4620      	mov	r0, r4
    54bc:	f7ff ffaf 	bl	541e <process_recheck>
    54c0:	2800      	cmp	r0, #0
    54c2:	d0d2      	beq.n	546a <process_complete+0x1a>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    54c4:	8b23      	ldrh	r3, [r4, #24]
    54c6:	f043 0320 	orr.w	r3, r3, #32
    54ca:	8323      	strh	r3, [r4, #24]
    54cc:	e7cd      	b.n	546a <process_complete+0x1a>
			set_state(mgr, ONOFF_STATE_OFF);
    54ce:	2100      	movs	r1, #0
    54d0:	4620      	mov	r0, r4
    54d2:	f7ff ff7a 	bl	53ca <set_state>
    54d6:	e7f0      	b.n	54ba <process_complete+0x6a>
		set_state(mgr, ONOFF_STATE_OFF);
    54d8:	2100      	movs	r1, #0
    54da:	f7ff ff76 	bl	53ca <set_state>
		if (process_recheck(mgr) != EVT_NOP) {
    54de:	4620      	mov	r0, r4
    54e0:	f7ff ff9d 	bl	541e <process_recheck>
    54e4:	2800      	cmp	r0, #0
    54e6:	d0c0      	beq.n	546a <process_complete+0x1a>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    54e8:	8b23      	ldrh	r3, [r4, #24]
    54ea:	f043 0320 	orr.w	r3, r3, #32
    54ee:	8323      	strh	r3, [r4, #24]
}
    54f0:	e7bb      	b.n	546a <process_complete+0x1a>

000054f2 <validate_args>:
	if ((mgr == NULL) || (cli == NULL)) {
    54f2:	b150      	cbz	r0, 550a <validate_args+0x18>
{
    54f4:	b510      	push	{r4, lr}
    54f6:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    54f8:	b151      	cbz	r1, 5510 <validate_args+0x1e>
	int rv = sys_notify_validate(&cli->notify);
    54fa:	1d08      	adds	r0, r1, #4
    54fc:	f000 f8c4 	bl	5688 <sys_notify_validate>
	if ((rv == 0)
    5500:	b910      	cbnz	r0, 5508 <validate_args+0x16>
	    && ((cli->notify.flags
    5502:	68a3      	ldr	r3, [r4, #8]
    5504:	2b03      	cmp	r3, #3
    5506:	d806      	bhi.n	5516 <validate_args+0x24>
}
    5508:	bd10      	pop	{r4, pc}
		return -EINVAL;
    550a:	f06f 0015 	mvn.w	r0, #21
}
    550e:	4770      	bx	lr
		return -EINVAL;
    5510:	f06f 0015 	mvn.w	r0, #21
    5514:	e7f8      	b.n	5508 <validate_args+0x16>
		rv = -EINVAL;
    5516:	f06f 0015 	mvn.w	r0, #21
    551a:	e7f5      	b.n	5508 <validate_args+0x16>

0000551c <notify_one>:
{
    551c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5520:	4607      	mov	r7, r0
    5522:	460c      	mov	r4, r1
    5524:	4616      	mov	r6, r2
    5526:	461d      	mov	r5, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    5528:	4619      	mov	r1, r3
    552a:	1d20      	adds	r0, r4, #4
    552c:	f000 f8c3 	bl	56b6 <sys_notify_finalize>
	if (cb) {
    5530:	b128      	cbz	r0, 553e <notify_one+0x22>
    5532:	4680      	mov	r8, r0
		cb(mgr, cli, state, res);
    5534:	462b      	mov	r3, r5
    5536:	4632      	mov	r2, r6
    5538:	4621      	mov	r1, r4
    553a:	4638      	mov	r0, r7
    553c:	47c0      	blx	r8
}
    553e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00005542 <notify_all>:
{
    5542:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5546:	4680      	mov	r8, r0
    5548:	460c      	mov	r4, r1
    554a:	4617      	mov	r7, r2
    554c:	461e      	mov	r6, r3
	while (!sys_slist_is_empty(list)) {
    554e:	e004      	b.n	555a <notify_all+0x18>
		notify_one(mgr, cli, state, res);
    5550:	4633      	mov	r3, r6
    5552:	463a      	mov	r2, r7
    5554:	4640      	mov	r0, r8
    5556:	f7ff ffe1 	bl	551c <notify_one>
	return list->head;
    555a:	6821      	ldr	r1, [r4, #0]
	while (!sys_slist_is_empty(list)) {
    555c:	b131      	cbz	r1, 556c <notify_all+0x2a>
	return node->next;
    555e:	680d      	ldr	r5, [r1, #0]
	list->head = node;
    5560:	6025      	str	r5, [r4, #0]
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    5562:	6863      	ldr	r3, [r4, #4]
    5564:	428b      	cmp	r3, r1
    5566:	d1f3      	bne.n	5550 <notify_all+0xe>
	list->tail = node;
    5568:	6065      	str	r5, [r4, #4]
}
    556a:	e7f1      	b.n	5550 <notify_all+0xe>
}
    556c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00005570 <transition_complete>:
{
    5570:	b508      	push	{r3, lr}
	__asm__ volatile(
    5572:	f04f 0c20 	mov.w	ip, #32
    5576:	f3ef 8211 	mrs	r2, BASEPRI
    557a:	f38c 8812 	msr	BASEPRI_MAX, ip
    557e:	f3bf 8f6f 	isb	sy
	mgr->last_res = res;
    5582:	6141      	str	r1, [r0, #20]
	process_event(mgr, EVT_COMPLETE, key);
    5584:	2101      	movs	r1, #1
    5586:	f7fb f809 	bl	59c <process_event>
}
    558a:	bd08      	pop	{r3, pc}

0000558c <onoff_manager_init>:
	if ((mgr == NULL)
    558c:	4603      	mov	r3, r0
    558e:	b170      	cbz	r0, 55ae <onoff_manager_init+0x22>
	    || (transitions == NULL)
    5590:	b181      	cbz	r1, 55b4 <onoff_manager_init+0x28>
	    || (transitions->start == NULL)
    5592:	680a      	ldr	r2, [r1, #0]
    5594:	b18a      	cbz	r2, 55ba <onoff_manager_init+0x2e>
	    || (transitions->stop == NULL)) {
    5596:	684a      	ldr	r2, [r1, #4]
    5598:	b192      	cbz	r2, 55c0 <onoff_manager_init+0x34>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    559a:	2000      	movs	r0, #0
    559c:	6018      	str	r0, [r3, #0]
    559e:	6058      	str	r0, [r3, #4]
    55a0:	6098      	str	r0, [r3, #8]
    55a2:	60d8      	str	r0, [r3, #12]
    55a4:	6118      	str	r0, [r3, #16]
    55a6:	6158      	str	r0, [r3, #20]
    55a8:	6198      	str	r0, [r3, #24]
    55aa:	6119      	str	r1, [r3, #16]
	return 0;
    55ac:	4770      	bx	lr
		return -EINVAL;
    55ae:	f06f 0015 	mvn.w	r0, #21
    55b2:	4770      	bx	lr
    55b4:	f06f 0015 	mvn.w	r0, #21
    55b8:	4770      	bx	lr
    55ba:	f06f 0015 	mvn.w	r0, #21
    55be:	4770      	bx	lr
    55c0:	f06f 0015 	mvn.w	r0, #21
}
    55c4:	4770      	bx	lr

000055c6 <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    55c6:	b570      	push	{r4, r5, r6, lr}
    55c8:	4605      	mov	r5, r0
    55ca:	460e      	mov	r6, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    55cc:	f7ff ff91 	bl	54f2 <validate_args>

	if (rv < 0) {
    55d0:	1e04      	subs	r4, r0, #0
    55d2:	db30      	blt.n	5636 <onoff_request+0x70>
    55d4:	f04f 0320 	mov.w	r3, #32
    55d8:	f3ef 8211 	mrs	r2, BASEPRI
    55dc:	f383 8812 	msr	BASEPRI_MAX, r3
    55e0:	f3bf 8f6f 	isb	sy
    55e4:	4696      	mov	lr, r2
		return rv;
	}

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    55e6:	f8b5 c018 	ldrh.w	ip, [r5, #24]
    55ea:	f00c 0c07 	and.w	ip, ip, #7

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    55ee:	8b6b      	ldrh	r3, [r5, #26]
    55f0:	f64f 71ff 	movw	r1, #65535	; 0xffff
    55f4:	428b      	cmp	r3, r1
    55f6:	d02c      	beq.n	5652 <onoff_request+0x8c>
		rv = -EAGAIN;
		goto out;
	}

	rv = state;
    55f8:	4664      	mov	r4, ip
	if (state == ONOFF_STATE_ON) {
    55fa:	f1bc 0f02 	cmp.w	ip, #2
    55fe:	d008      	beq.n	5612 <onoff_request+0x4c>
		/* Increment reference count, notify in exit */
		notify = true;
		mgr->refs += 1U;
	} else if ((state == ONOFF_STATE_OFF)
    5600:	f1bc 0f06 	cmp.w	ip, #6
    5604:	d819      	bhi.n	563a <onoff_request+0x74>
    5606:	e8df f00c 	tbb	[pc, ip]
    560a:	181e      	.short	0x181e
    560c:	2a1e1818 	.word	0x2a1e1818
    5610:	1e          	.byte	0x1e
    5611:	00          	.byte	0x00
		mgr->refs += 1U;
    5612:	3301      	adds	r3, #1
    5614:	836b      	strh	r3, [r5, #26]
		notify = true;
    5616:	2301      	movs	r3, #1
	bool start = false;             /* trigger a start transition */
    5618:	2100      	movs	r1, #0
	bool add_client = false;        /* add client to pending list */
    561a:	4608      	mov	r0, r1
		__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
		rv = -EIO;
	}

out:
	if (add_client) {
    561c:	b128      	cbz	r0, 562a <onoff_request+0x64>
	parent->next = child;
    561e:	2000      	movs	r0, #0
    5620:	6030      	str	r0, [r6, #0]
	return list->tail;
    5622:	6868      	ldr	r0, [r5, #4]
Z_GENLIST_APPEND(slist, snode)
    5624:	b308      	cbz	r0, 566a <onoff_request+0xa4>
	parent->next = child;
    5626:	6006      	str	r6, [r0, #0]
	list->tail = node;
    5628:	606e      	str	r6, [r5, #4]
		sys_slist_append(&mgr->clients, &cli->node);
	}

	if (start) {
    562a:	bb09      	cbnz	r1, 5670 <onoff_request+0xaa>
	__asm__ volatile(
    562c:	f38e 8811 	msr	BASEPRI, lr
    5630:	f3bf 8f6f 	isb	sy
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);

		if (notify) {
    5634:	bb0b      	cbnz	r3, 567a <onoff_request+0xb4>
			notify_one(mgr, cli, state, 0);
		}
	}

	return rv;
}
    5636:	4620      	mov	r0, r4
    5638:	bd70      	pop	{r4, r5, r6, pc}
	if (state == ONOFF_STATE_ON) {
    563a:	f06f 0404 	mvn.w	r4, #4
    563e:	2300      	movs	r3, #0
    5640:	4619      	mov	r1, r3
    5642:	4618      	mov	r0, r3
    5644:	e7ea      	b.n	561c <onoff_request+0x56>
		start = (state == ONOFF_STATE_OFF);
    5646:	fabc f18c 	clz	r1, ip
    564a:	0949      	lsrs	r1, r1, #5
	bool notify = false;            /* do client notification */
    564c:	2300      	movs	r3, #0
		add_client = true;
    564e:	2001      	movs	r0, #1
    5650:	e7e4      	b.n	561c <onoff_request+0x56>
		rv = -EAGAIN;
    5652:	f06f 040a 	mvn.w	r4, #10
	bool notify = false;            /* do client notification */
    5656:	2300      	movs	r3, #0
	bool start = false;             /* trigger a start transition */
    5658:	4619      	mov	r1, r3
	bool add_client = false;        /* add client to pending list */
    565a:	4618      	mov	r0, r3
    565c:	e7de      	b.n	561c <onoff_request+0x56>
	if (state == ONOFF_STATE_ON) {
    565e:	f06f 0485 	mvn.w	r4, #133	; 0x85
    5662:	2300      	movs	r3, #0
    5664:	4619      	mov	r1, r3
    5666:	4618      	mov	r0, r3
    5668:	e7d8      	b.n	561c <onoff_request+0x56>
    566a:	606e      	str	r6, [r5, #4]
	list->head = node;
    566c:	602e      	str	r6, [r5, #0]
}
    566e:	e7dc      	b.n	562a <onoff_request+0x64>
		process_event(mgr, EVT_RECHECK, key);
    5670:	2102      	movs	r1, #2
    5672:	4628      	mov	r0, r5
    5674:	f7fa ff92 	bl	59c <process_event>
    5678:	e7dd      	b.n	5636 <onoff_request+0x70>
			notify_one(mgr, cli, state, 0);
    567a:	2300      	movs	r3, #0
    567c:	4662      	mov	r2, ip
    567e:	4631      	mov	r1, r6
    5680:	4628      	mov	r0, r5
    5682:	f7ff ff4b 	bl	551c <notify_one>
    5686:	e7d6      	b.n	5636 <onoff_request+0x70>

00005688 <sys_notify_validate>:

int sys_notify_validate(struct sys_notify *notify)
{
	int rv = 0;

	if (notify == NULL) {
    5688:	4602      	mov	r2, r0
    568a:	b158      	cbz	r0, 56a4 <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    568c:	6843      	ldr	r3, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    568e:	f003 0303 	and.w	r3, r3, #3
		return -EINVAL;
	}

	/* Validate configuration based on mode */
	switch (sys_notify_get_method(notify)) {
    5692:	2b01      	cmp	r3, #1
    5694:	d003      	beq.n	569e <sys_notify_validate+0x16>
    5696:	2b03      	cmp	r3, #3
    5698:	d107      	bne.n	56aa <sys_notify_validate+0x22>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		if (notify->method.callback == NULL) {
    569a:	6803      	ldr	r3, [r0, #0]
    569c:	b143      	cbz	r3, 56b0 <sys_notify_validate+0x28>
		break;
	}

	/* Clear the result here instead of in all callers. */
	if (rv == 0) {
		notify->result = 0;
    569e:	2000      	movs	r0, #0
    56a0:	6090      	str	r0, [r2, #8]
    56a2:	4770      	bx	lr
		return -EINVAL;
    56a4:	f06f 0015 	mvn.w	r0, #21
    56a8:	4770      	bx	lr
	switch (sys_notify_get_method(notify)) {
    56aa:	f06f 0015 	mvn.w	r0, #21
    56ae:	4770      	bx	lr
			rv = -EINVAL;
    56b0:	f06f 0015 	mvn.w	r0, #21
	}

	return rv;
}
    56b4:	4770      	bx	lr

000056b6 <sys_notify_finalize>:

sys_notify_generic_callback sys_notify_finalize(struct sys_notify *notify,
						    int res)
{
    56b6:	4603      	mov	r3, r0
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    56b8:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    56ba:	f002 0203 	and.w	r2, r2, #3
	uint32_t method = sys_notify_get_method(notify);

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
    56be:	6081      	str	r1, [r0, #8]
	switch (method) {
    56c0:	2a03      	cmp	r2, #3
    56c2:	d103      	bne.n	56cc <sys_notify_finalize+0x16>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
    56c4:	6800      	ldr	r0, [r0, #0]
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    56c6:	2200      	movs	r2, #0
    56c8:	605a      	str	r2, [r3, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    56ca:	4770      	bx	lr
	sys_notify_generic_callback rv = NULL;
    56cc:	2000      	movs	r0, #0
    56ce:	e7fa      	b.n	56c6 <sys_notify_finalize+0x10>

000056d0 <extract_decimal>:
{
    56d0:	4684      	mov	ip, r0
	const char *sp = *str;
    56d2:	6802      	ldr	r2, [r0, #0]
	size_t val = 0;
    56d4:	2000      	movs	r0, #0
	while (isdigit((int)(unsigned char)*sp)) {
    56d6:	e006      	b.n	56e6 <extract_decimal+0x16>
		val = 10U * val + *sp++ - '0';
    56d8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    56dc:	3201      	adds	r2, #1
    56de:	eb03 0340 	add.w	r3, r3, r0, lsl #1
    56e2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
    56e6:	7813      	ldrb	r3, [r2, #0]
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
    56e8:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
    56ec:	2909      	cmp	r1, #9
    56ee:	d9f3      	bls.n	56d8 <extract_decimal+0x8>
	*str = sp;
    56f0:	f8cc 2000 	str.w	r2, [ip]
}
    56f4:	4770      	bx	lr

000056f6 <extract_width>:
{
    56f6:	b530      	push	{r4, r5, lr}
    56f8:	b083      	sub	sp, #12
    56fa:	4604      	mov	r4, r0
    56fc:	9101      	str	r1, [sp, #4]
	conv->width_present = true;
    56fe:	7803      	ldrb	r3, [r0, #0]
    5700:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    5704:	7003      	strb	r3, [r0, #0]
	if (*sp == '*') {
    5706:	460d      	mov	r5, r1
    5708:	780b      	ldrb	r3, [r1, #0]
    570a:	2b2a      	cmp	r3, #42	; 0x2a
    570c:	d018      	beq.n	5740 <extract_width+0x4a>
	size_t width = extract_decimal(&sp);
    570e:	a801      	add	r0, sp, #4
    5710:	f7ff ffde 	bl	56d0 <extract_decimal>
	if (sp != wp) {
    5714:	9b01      	ldr	r3, [sp, #4]
    5716:	429d      	cmp	r5, r3
    5718:	d00f      	beq.n	573a <extract_width+0x44>
		conv->width_present = true;
    571a:	7823      	ldrb	r3, [r4, #0]
    571c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    5720:	7023      	strb	r3, [r4, #0]
		conv->width_value = width;
    5722:	6060      	str	r0, [r4, #4]
		conv->unsupported |= ((conv->width_value < 0)
    5724:	b2db      	uxtb	r3, r3
    5726:	f3c3 0340 	ubfx	r3, r3, #1, #1
				      || (width != (size_t)conv->width_value));
    572a:	2800      	cmp	r0, #0
    572c:	db10      	blt.n	5750 <extract_width+0x5a>
    572e:	2200      	movs	r2, #0
		conv->unsupported |= ((conv->width_value < 0)
    5730:	4313      	orrs	r3, r2
    5732:	7822      	ldrb	r2, [r4, #0]
    5734:	f363 0241 	bfi	r2, r3, #1, #1
    5738:	7022      	strb	r2, [r4, #0]
	return sp;
    573a:	9801      	ldr	r0, [sp, #4]
}
    573c:	b003      	add	sp, #12
    573e:	bd30      	pop	{r4, r5, pc}
		conv->width_star = true;
    5740:	7843      	ldrb	r3, [r0, #1]
    5742:	f043 0301 	orr.w	r3, r3, #1
    5746:	7043      	strb	r3, [r0, #1]
		return ++sp;
    5748:	4608      	mov	r0, r1
    574a:	3001      	adds	r0, #1
    574c:	9001      	str	r0, [sp, #4]
    574e:	e7f5      	b.n	573c <extract_width+0x46>
				      || (width != (size_t)conv->width_value));
    5750:	2201      	movs	r2, #1
    5752:	e7ed      	b.n	5730 <extract_width+0x3a>

00005754 <extract_prec>:
{
    5754:	b510      	push	{r4, lr}
    5756:	b082      	sub	sp, #8
    5758:	9101      	str	r1, [sp, #4]
	conv->prec_present = (*sp == '.');
    575a:	780b      	ldrb	r3, [r1, #0]
    575c:	2b2e      	cmp	r3, #46	; 0x2e
    575e:	bf14      	ite	ne
    5760:	2300      	movne	r3, #0
    5762:	2301      	moveq	r3, #1
    5764:	7842      	ldrb	r2, [r0, #1]
    5766:	f363 0241 	bfi	r2, r3, #1, #1
    576a:	7042      	strb	r2, [r0, #1]
	if (!conv->prec_present) {
    576c:	b1c3      	cbz	r3, 57a0 <extract_prec+0x4c>
    576e:	4604      	mov	r4, r0
	++sp;
    5770:	9b01      	ldr	r3, [sp, #4]
    5772:	1c5a      	adds	r2, r3, #1
    5774:	9201      	str	r2, [sp, #4]
	if (*sp == '*') {
    5776:	785b      	ldrb	r3, [r3, #1]
    5778:	2b2a      	cmp	r3, #42	; 0x2a
    577a:	d013      	beq.n	57a4 <extract_prec+0x50>
	size_t prec = extract_decimal(&sp);
    577c:	a801      	add	r0, sp, #4
    577e:	f7ff ffa7 	bl	56d0 <extract_decimal>
	conv->prec_value = prec;
    5782:	60a0      	str	r0, [r4, #8]
	conv->unsupported |= ((conv->prec_value < 0)
    5784:	7823      	ldrb	r3, [r4, #0]
    5786:	f3c3 0340 	ubfx	r3, r3, #1, #1
			      || (prec != (size_t)conv->prec_value));
    578a:	2800      	cmp	r0, #0
    578c:	db12      	blt.n	57b4 <extract_prec+0x60>
    578e:	2200      	movs	r2, #0
	conv->unsupported |= ((conv->prec_value < 0)
    5790:	4313      	orrs	r3, r2
    5792:	7822      	ldrb	r2, [r4, #0]
    5794:	f363 0241 	bfi	r2, r3, #1, #1
    5798:	7022      	strb	r2, [r4, #0]
	return sp;
    579a:	9801      	ldr	r0, [sp, #4]
}
    579c:	b002      	add	sp, #8
    579e:	bd10      	pop	{r4, pc}
		return sp;
    57a0:	4608      	mov	r0, r1
    57a2:	e7fb      	b.n	579c <extract_prec+0x48>
		conv->prec_star = true;
    57a4:	7843      	ldrb	r3, [r0, #1]
    57a6:	f043 0304 	orr.w	r3, r3, #4
    57aa:	7043      	strb	r3, [r0, #1]
		return ++sp;
    57ac:	4610      	mov	r0, r2
    57ae:	3001      	adds	r0, #1
    57b0:	9001      	str	r0, [sp, #4]
    57b2:	e7f3      	b.n	579c <extract_prec+0x48>
			      || (prec != (size_t)conv->prec_value));
    57b4:	2201      	movs	r2, #1
    57b6:	e7eb      	b.n	5790 <extract_prec+0x3c>

000057b8 <extract_length>:
{
    57b8:	4602      	mov	r2, r0
	switch (*sp) {
    57ba:	780b      	ldrb	r3, [r1, #0]
    57bc:	3b4c      	subs	r3, #76	; 0x4c
    57be:	2b2e      	cmp	r3, #46	; 0x2e
    57c0:	d85b      	bhi.n	587a <extract_length+0xc2>
    57c2:	e8df f003 	tbb	[pc, r3]
    57c6:	5a4f      	.short	0x5a4f
    57c8:	5a5a5a5a 	.word	0x5a5a5a5a
    57cc:	5a5a5a5a 	.word	0x5a5a5a5a
    57d0:	5a5a5a5a 	.word	0x5a5a5a5a
    57d4:	5a5a5a5a 	.word	0x5a5a5a5a
    57d8:	5a5a5a5a 	.word	0x5a5a5a5a
    57dc:	5a5a5a5a 	.word	0x5a5a5a5a
    57e0:	5a185a5a 	.word	0x5a185a5a
    57e4:	5a295a3a 	.word	0x5a295a3a
    57e8:	5a5a5a5a 	.word	0x5a5a5a5a
    57ec:	5a485a5a 	.word	0x5a485a5a
    57f0:	5a5a5a5a 	.word	0x5a5a5a5a
    57f4:	41          	.byte	0x41
    57f5:	00          	.byte	0x00
		if (*++sp == 'h') {
    57f6:	1c48      	adds	r0, r1, #1
    57f8:	784b      	ldrb	r3, [r1, #1]
    57fa:	2b68      	cmp	r3, #104	; 0x68
    57fc:	d005      	beq.n	580a <extract_length+0x52>
			conv->length_mod = LENGTH_H;
    57fe:	7853      	ldrb	r3, [r2, #1]
    5800:	2102      	movs	r1, #2
    5802:	f361 03c6 	bfi	r3, r1, #3, #4
    5806:	7053      	strb	r3, [r2, #1]
    5808:	4770      	bx	lr
			conv->length_mod = LENGTH_HH;
    580a:	7853      	ldrb	r3, [r2, #1]
    580c:	2001      	movs	r0, #1
    580e:	f360 03c6 	bfi	r3, r0, #3, #4
    5812:	7053      	strb	r3, [r2, #1]
			++sp;
    5814:	1c88      	adds	r0, r1, #2
    5816:	4770      	bx	lr
		if (*++sp == 'l') {
    5818:	1c48      	adds	r0, r1, #1
    581a:	784b      	ldrb	r3, [r1, #1]
    581c:	2b6c      	cmp	r3, #108	; 0x6c
    581e:	d005      	beq.n	582c <extract_length+0x74>
			conv->length_mod = LENGTH_L;
    5820:	7853      	ldrb	r3, [r2, #1]
    5822:	2103      	movs	r1, #3
    5824:	f361 03c6 	bfi	r3, r1, #3, #4
    5828:	7053      	strb	r3, [r2, #1]
    582a:	4770      	bx	lr
			conv->length_mod = LENGTH_LL;
    582c:	7853      	ldrb	r3, [r2, #1]
    582e:	2004      	movs	r0, #4
    5830:	f360 03c6 	bfi	r3, r0, #3, #4
    5834:	7053      	strb	r3, [r2, #1]
			++sp;
    5836:	1c88      	adds	r0, r1, #2
    5838:	4770      	bx	lr
		conv->length_mod = LENGTH_J;
    583a:	7853      	ldrb	r3, [r2, #1]
    583c:	2005      	movs	r0, #5
    583e:	f360 03c6 	bfi	r3, r0, #3, #4
    5842:	7053      	strb	r3, [r2, #1]
		++sp;
    5844:	1c48      	adds	r0, r1, #1
		break;
    5846:	4770      	bx	lr
		conv->length_mod = LENGTH_Z;
    5848:	7853      	ldrb	r3, [r2, #1]
    584a:	2006      	movs	r0, #6
    584c:	f360 03c6 	bfi	r3, r0, #3, #4
    5850:	7053      	strb	r3, [r2, #1]
		++sp;
    5852:	1c48      	adds	r0, r1, #1
		break;
    5854:	4770      	bx	lr
		conv->length_mod = LENGTH_T;
    5856:	7853      	ldrb	r3, [r2, #1]
    5858:	2007      	movs	r0, #7
    585a:	f360 03c6 	bfi	r3, r0, #3, #4
    585e:	7053      	strb	r3, [r2, #1]
		++sp;
    5860:	1c48      	adds	r0, r1, #1
		break;
    5862:	4770      	bx	lr
		conv->length_mod = LENGTH_UPPER_L;
    5864:	7853      	ldrb	r3, [r2, #1]
    5866:	2008      	movs	r0, #8
    5868:	f360 03c6 	bfi	r3, r0, #3, #4
    586c:	7053      	strb	r3, [r2, #1]
		++sp;
    586e:	1c48      	adds	r0, r1, #1
		conv->unsupported = true;
    5870:	7813      	ldrb	r3, [r2, #0]
    5872:	f043 0302 	orr.w	r3, r3, #2
    5876:	7013      	strb	r3, [r2, #0]
		break;
    5878:	4770      	bx	lr
		conv->length_mod = LENGTH_NONE;
    587a:	7853      	ldrb	r3, [r2, #1]
    587c:	f36f 03c6 	bfc	r3, #3, #4
    5880:	7053      	strb	r3, [r2, #1]
		break;
    5882:	4608      	mov	r0, r1
}
    5884:	4770      	bx	lr

00005886 <extract_specifier>:
{
    5886:	b500      	push	{lr}
    5888:	4602      	mov	r2, r0
	conv->specifier = *sp++;
    588a:	4608      	mov	r0, r1
    588c:	f810 3b01 	ldrb.w	r3, [r0], #1
    5890:	70d3      	strb	r3, [r2, #3]
	switch (conv->specifier) {
    5892:	2b78      	cmp	r3, #120	; 0x78
    5894:	d817      	bhi.n	58c6 <extract_specifier+0x40>
    5896:	2b6e      	cmp	r3, #110	; 0x6e
    5898:	d229      	bcs.n	58ee <extract_specifier+0x68>
    589a:	2b69      	cmp	r3, #105	; 0x69
    589c:	d813      	bhi.n	58c6 <extract_specifier+0x40>
    589e:	2b58      	cmp	r3, #88	; 0x58
    58a0:	d317      	bcc.n	58d2 <extract_specifier+0x4c>
    58a2:	f1a3 0c58 	sub.w	ip, r3, #88	; 0x58
    58a6:	fa5f fc8c 	uxtb.w	ip, ip
    58aa:	2101      	movs	r1, #1
    58ac:	fa01 f10c 	lsl.w	r1, r1, ip
    58b0:	f411 4f62 	tst.w	r1, #57856	; 0xe200
    58b4:	d114      	bne.n	58e0 <extract_specifier+0x5a>
    58b6:	f640 0c01 	movw	ip, #2049	; 0x801
    58ba:	ea11 0f0c 	tst.w	r1, ip
    58be:	d155      	bne.n	596c <extract_specifier+0xe6>
    58c0:	f411 3f04 	tst.w	r1, #135168	; 0x21000
    58c4:	d13a      	bne.n	593c <extract_specifier+0xb6>
		conv->invalid = true;
    58c6:	7813      	ldrb	r3, [r2, #0]
    58c8:	f043 0301 	orr.w	r3, r3, #1
    58cc:	7013      	strb	r3, [r2, #0]
	bool unsupported = false;
    58ce:	2100      	movs	r1, #0
		break;
    58d0:	e042      	b.n	5958 <extract_specifier+0xd2>
	switch (conv->specifier) {
    58d2:	2b41      	cmp	r3, #65	; 0x41
    58d4:	d004      	beq.n	58e0 <extract_specifier+0x5a>
    58d6:	d3f6      	bcc.n	58c6 <extract_specifier+0x40>
    58d8:	3b45      	subs	r3, #69	; 0x45
    58da:	b2db      	uxtb	r3, r3
    58dc:	2b02      	cmp	r3, #2
    58de:	d8f2      	bhi.n	58c6 <extract_specifier+0x40>
		conv->specifier_cat = SPECIFIER_FP;
    58e0:	7893      	ldrb	r3, [r2, #2]
    58e2:	2104      	movs	r1, #4
    58e4:	f361 0302 	bfi	r3, r1, #0, #3
    58e8:	7093      	strb	r3, [r2, #2]
			unsupported = true;
    58ea:	2101      	movs	r1, #1
			break;
    58ec:	e034      	b.n	5958 <extract_specifier+0xd2>
	switch (conv->specifier) {
    58ee:	f1a3 016e 	sub.w	r1, r3, #110	; 0x6e
    58f2:	b2c9      	uxtb	r1, r1
    58f4:	f04f 0c01 	mov.w	ip, #1
    58f8:	fa0c fc01 	lsl.w	ip, ip, r1
    58fc:	f240 4182 	movw	r1, #1154	; 0x482
    5900:	ea1c 0f01 	tst.w	ip, r1
    5904:	bf14      	ite	ne
    5906:	f04f 0e01 	movne.w	lr, #1
    590a:	f04f 0e00 	moveq.w	lr, #0
    590e:	d12d      	bne.n	596c <extract_specifier+0xe6>
    5910:	f01c 0f24 	tst.w	ip, #36	; 0x24
    5914:	bf14      	ite	ne
    5916:	2101      	movne	r1, #1
    5918:	2100      	moveq	r1, #0
    591a:	d139      	bne.n	5990 <extract_specifier+0x10a>
    591c:	f01c 0c01 	ands.w	ip, ip, #1
    5920:	d0d1      	beq.n	58c6 <extract_specifier+0x40>
		conv->specifier_cat = SPECIFIER_PTR;
    5922:	7893      	ldrb	r3, [r2, #2]
    5924:	f04f 0e03 	mov.w	lr, #3
    5928:	f36e 0302 	bfi	r3, lr, #0, #3
    592c:	7093      	strb	r3, [r2, #2]
		if (conv->length_mod == LENGTH_UPPER_L) {
    592e:	7853      	ldrb	r3, [r2, #1]
    5930:	f003 0378 	and.w	r3, r3, #120	; 0x78
    5934:	2b40      	cmp	r3, #64	; 0x40
    5936:	d10f      	bne.n	5958 <extract_specifier+0xd2>
			unsupported = true;
    5938:	4661      	mov	r1, ip
    593a:	e00d      	b.n	5958 <extract_specifier+0xd2>
		conv->specifier_cat = SPECIFIER_SINT;
    593c:	7891      	ldrb	r1, [r2, #2]
    593e:	f04f 0c01 	mov.w	ip, #1
    5942:	f36c 0102 	bfi	r1, ip, #0, #3
    5946:	7091      	strb	r1, [r2, #2]
		if (conv->length_mod == LENGTH_UPPER_L) {
    5948:	7851      	ldrb	r1, [r2, #1]
    594a:	f001 0178 	and.w	r1, r1, #120	; 0x78
    594e:	2940      	cmp	r1, #64	; 0x40
    5950:	d013      	beq.n	597a <extract_specifier+0xf4>
		if (conv->specifier == 'c') {
    5952:	2b63      	cmp	r3, #99	; 0x63
    5954:	d018      	beq.n	5988 <extract_specifier+0x102>
	bool unsupported = false;
    5956:	2100      	movs	r1, #0
	conv->unsupported |= unsupported;
    5958:	7813      	ldrb	r3, [r2, #0]
    595a:	f3c3 0c40 	ubfx	ip, r3, #1, #1
    595e:	ea41 010c 	orr.w	r1, r1, ip
    5962:	f361 0341 	bfi	r3, r1, #1, #1
    5966:	7013      	strb	r3, [r2, #0]
}
    5968:	f85d fb04 	ldr.w	pc, [sp], #4
		conv->specifier_cat = SPECIFIER_UINT;
    596c:	7891      	ldrb	r1, [r2, #2]
    596e:	f04f 0c02 	mov.w	ip, #2
    5972:	f36c 0102 	bfi	r1, ip, #0, #3
    5976:	7091      	strb	r1, [r2, #2]
    5978:	e7e6      	b.n	5948 <extract_specifier+0xc2>
			conv->invalid = true;
    597a:	f892 c000 	ldrb.w	ip, [r2]
    597e:	f04c 0c01 	orr.w	ip, ip, #1
    5982:	f882 c000 	strb.w	ip, [r2]
    5986:	e7e4      	b.n	5952 <extract_specifier+0xcc>
			unsupported = (conv->length_mod != LENGTH_NONE);
    5988:	3900      	subs	r1, #0
    598a:	bf18      	it	ne
    598c:	2101      	movne	r1, #1
    598e:	e7e3      	b.n	5958 <extract_specifier+0xd2>
		conv->specifier_cat = SPECIFIER_PTR;
    5990:	7893      	ldrb	r3, [r2, #2]
    5992:	f04f 0c03 	mov.w	ip, #3
    5996:	f36c 0302 	bfi	r3, ip, #0, #3
    599a:	7093      	strb	r3, [r2, #2]
		if (conv->length_mod != LENGTH_NONE) {
    599c:	7853      	ldrb	r3, [r2, #1]
    599e:	f013 0f78 	tst.w	r3, #120	; 0x78
    59a2:	d1d9      	bne.n	5958 <extract_specifier+0xd2>
	bool unsupported = false;
    59a4:	4671      	mov	r1, lr
    59a6:	e7d7      	b.n	5958 <extract_specifier+0xd2>

000059a8 <extract_conversion>:
{
    59a8:	b510      	push	{r4, lr}
    59aa:	4604      	mov	r4, r0
    59ac:	4608      	mov	r0, r1
	*conv = (struct conversion) {
    59ae:	2300      	movs	r3, #0
    59b0:	6023      	str	r3, [r4, #0]
    59b2:	6063      	str	r3, [r4, #4]
    59b4:	60a3      	str	r3, [r4, #8]
	if (*sp == '%') {
    59b6:	784b      	ldrb	r3, [r1, #1]
    59b8:	2b25      	cmp	r3, #37	; 0x25
    59ba:	d014      	beq.n	59e6 <extract_conversion+0x3e>
    59bc:	3101      	adds	r1, #1
	sp = extract_flags(conv, sp);
    59be:	4620      	mov	r0, r4
    59c0:	f7fa fea2 	bl	708 <extract_flags>
    59c4:	4601      	mov	r1, r0
	sp = extract_width(conv, sp);
    59c6:	4620      	mov	r0, r4
    59c8:	f7ff fe95 	bl	56f6 <extract_width>
    59cc:	4601      	mov	r1, r0
	sp = extract_prec(conv, sp);
    59ce:	4620      	mov	r0, r4
    59d0:	f7ff fec0 	bl	5754 <extract_prec>
    59d4:	4601      	mov	r1, r0
	sp = extract_length(conv, sp);
    59d6:	4620      	mov	r0, r4
    59d8:	f7ff feee 	bl	57b8 <extract_length>
    59dc:	4601      	mov	r1, r0
	sp = extract_specifier(conv, sp);
    59de:	4620      	mov	r0, r4
    59e0:	f7ff ff51 	bl	5886 <extract_specifier>
}
    59e4:	bd10      	pop	{r4, pc}
		conv->specifier = *sp++;
    59e6:	3002      	adds	r0, #2
    59e8:	70e3      	strb	r3, [r4, #3]
		return sp;
    59ea:	e7fb      	b.n	59e4 <extract_conversion+0x3c>

000059ec <conversion_radix>:
	switch (specifier) {
    59ec:	286f      	cmp	r0, #111	; 0x6f
    59ee:	d00c      	beq.n	5a0a <conversion_radix+0x1e>
    59f0:	d905      	bls.n	59fe <conversion_radix+0x12>
    59f2:	2870      	cmp	r0, #112	; 0x70
    59f4:	d00b      	beq.n	5a0e <conversion_radix+0x22>
    59f6:	2878      	cmp	r0, #120	; 0x78
    59f8:	d10b      	bne.n	5a12 <conversion_radix+0x26>
		return 16;
    59fa:	2010      	movs	r0, #16
    59fc:	4770      	bx	lr
	switch (specifier) {
    59fe:	2858      	cmp	r0, #88	; 0x58
    5a00:	d001      	beq.n	5a06 <conversion_radix+0x1a>
    5a02:	200a      	movs	r0, #10
    5a04:	4770      	bx	lr
		return 16;
    5a06:	2010      	movs	r0, #16
    5a08:	4770      	bx	lr
		return 8;
    5a0a:	2008      	movs	r0, #8
    5a0c:	4770      	bx	lr
		return 16;
    5a0e:	2010      	movs	r0, #16
    5a10:	4770      	bx	lr
	switch (specifier) {
    5a12:	200a      	movs	r0, #10
}
    5a14:	4770      	bx	lr

00005a16 <encode_uint>:
{
    5a16:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5a1a:	4605      	mov	r5, r0
    5a1c:	460c      	mov	r4, r1
    5a1e:	4693      	mov	fp, r2
    5a20:	4699      	mov	r9, r3
    5a22:	9f0a      	ldr	r7, [sp, #40]	; 0x28
	bool upcase = isupper((int)conv->specifier);
    5a24:	78d0      	ldrb	r0, [r2, #3]
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
    5a26:	f1a0 0a41 	sub.w	sl, r0, #65	; 0x41
	const unsigned int radix = conversion_radix(conv->specifier);
    5a2a:	f7ff ffdf 	bl	59ec <conversion_radix>
    5a2e:	4606      	mov	r6, r0
	char *bp = bps + (bpe - bps);
    5a30:	e015      	b.n	5a5e <encode_uint+0x48>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    5a32:	f1ba 0f19 	cmp.w	sl, #25
    5a36:	d820      	bhi.n	5a7a <encode_uint+0x64>
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
    5a38:	b2d2      	uxtb	r2, r2
		*--bp = (lsv <= 9) ? ('0' + lsv)
    5a3a:	3237      	adds	r2, #55	; 0x37
    5a3c:	b2d2      	uxtb	r2, r2
    5a3e:	f807 2d01 	strb.w	r2, [r7, #-1]!
		value /= radix;
    5a42:	4632      	mov	r2, r6
    5a44:	4643      	mov	r3, r8
    5a46:	4628      	mov	r0, r5
    5a48:	4621      	mov	r1, r4
    5a4a:	f7fa fb83 	bl	154 <__aeabi_uldivmod>
	} while ((value != 0) && (bps < bp));
    5a4e:	42b5      	cmp	r5, r6
    5a50:	f174 0400 	sbcs.w	r4, r4, #0
    5a54:	d315      	bcc.n	5a82 <encode_uint+0x6c>
    5a56:	454f      	cmp	r7, r9
    5a58:	d913      	bls.n	5a82 <encode_uint+0x6c>
		value /= radix;
    5a5a:	4605      	mov	r5, r0
    5a5c:	460c      	mov	r4, r1
		unsigned int lsv = (unsigned int)(value % radix);
    5a5e:	f04f 0800 	mov.w	r8, #0
    5a62:	4632      	mov	r2, r6
    5a64:	4643      	mov	r3, r8
    5a66:	4628      	mov	r0, r5
    5a68:	4621      	mov	r1, r4
    5a6a:	f7fa fb73 	bl	154 <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    5a6e:	2a09      	cmp	r2, #9
    5a70:	d8df      	bhi.n	5a32 <encode_uint+0x1c>
    5a72:	b2d2      	uxtb	r2, r2
    5a74:	3230      	adds	r2, #48	; 0x30
    5a76:	b2d2      	uxtb	r2, r2
    5a78:	e7e1      	b.n	5a3e <encode_uint+0x28>
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
    5a7a:	b2d2      	uxtb	r2, r2
		*--bp = (lsv <= 9) ? ('0' + lsv)
    5a7c:	3257      	adds	r2, #87	; 0x57
    5a7e:	b2d2      	uxtb	r2, r2
    5a80:	e7dd      	b.n	5a3e <encode_uint+0x28>
	if (conv->flag_hash) {
    5a82:	f89b 3000 	ldrb.w	r3, [fp]
    5a86:	f013 0f20 	tst.w	r3, #32
    5a8a:	d003      	beq.n	5a94 <encode_uint+0x7e>
		if (radix == 8) {
    5a8c:	2e08      	cmp	r6, #8
    5a8e:	d004      	beq.n	5a9a <encode_uint+0x84>
		} else if (radix == 16) {
    5a90:	2e10      	cmp	r6, #16
    5a92:	d009      	beq.n	5aa8 <encode_uint+0x92>
}
    5a94:	4638      	mov	r0, r7
    5a96:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			conv->altform_0 = true;
    5a9a:	f89b 3002 	ldrb.w	r3, [fp, #2]
    5a9e:	f043 0308 	orr.w	r3, r3, #8
    5aa2:	f88b 3002 	strb.w	r3, [fp, #2]
    5aa6:	e7f5      	b.n	5a94 <encode_uint+0x7e>
			conv->altform_0c = true;
    5aa8:	f89b 3002 	ldrb.w	r3, [fp, #2]
    5aac:	f043 0310 	orr.w	r3, r3, #16
    5ab0:	f88b 3002 	strb.w	r3, [fp, #2]
    5ab4:	e7ee      	b.n	5a94 <encode_uint+0x7e>

00005ab6 <store_count>:
	switch ((enum length_mod_enum)conv->length_mod) {
    5ab6:	7843      	ldrb	r3, [r0, #1]
    5ab8:	f3c3 03c3 	ubfx	r3, r3, #3, #4
    5abc:	2b07      	cmp	r3, #7
    5abe:	d818      	bhi.n	5af2 <store_count+0x3c>
    5ac0:	e8df f003 	tbb	[pc, r3]
    5ac4:	0a080604 	.word	0x0a080604
    5ac8:	1614100c 	.word	0x1614100c
		*(int *)dp = count;
    5acc:	600a      	str	r2, [r1, #0]
		break;
    5ace:	4770      	bx	lr
		*(signed char *)dp = (signed char)count;
    5ad0:	700a      	strb	r2, [r1, #0]
		break;
    5ad2:	4770      	bx	lr
		*(short *)dp = (short)count;
    5ad4:	800a      	strh	r2, [r1, #0]
		break;
    5ad6:	4770      	bx	lr
		*(long *)dp = (long)count;
    5ad8:	600a      	str	r2, [r1, #0]
		break;
    5ada:	4770      	bx	lr
		*(long long *)dp = (long long)count;
    5adc:	17d3      	asrs	r3, r2, #31
    5ade:	600a      	str	r2, [r1, #0]
    5ae0:	604b      	str	r3, [r1, #4]
		break;
    5ae2:	4770      	bx	lr
		*(intmax_t *)dp = (intmax_t)count;
    5ae4:	17d3      	asrs	r3, r2, #31
    5ae6:	600a      	str	r2, [r1, #0]
    5ae8:	604b      	str	r3, [r1, #4]
		break;
    5aea:	4770      	bx	lr
		*(size_t *)dp = (size_t)count;
    5aec:	600a      	str	r2, [r1, #0]
		break;
    5aee:	4770      	bx	lr
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
    5af0:	600a      	str	r2, [r1, #0]
}
    5af2:	4770      	bx	lr

00005af4 <outs>:
{
    5af4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5af8:	4607      	mov	r7, r0
    5afa:	460e      	mov	r6, r1
    5afc:	4614      	mov	r4, r2
    5afe:	4698      	mov	r8, r3
	size_t count = 0;
    5b00:	2500      	movs	r5, #0
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    5b02:	e006      	b.n	5b12 <outs+0x1e>
		int rc = out((int)*sp++, ctx);
    5b04:	4631      	mov	r1, r6
    5b06:	f814 0b01 	ldrb.w	r0, [r4], #1
    5b0a:	47b8      	blx	r7
		if (rc < 0) {
    5b0c:	2800      	cmp	r0, #0
    5b0e:	db09      	blt.n	5b24 <outs+0x30>
		++count;
    5b10:	3501      	adds	r5, #1
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    5b12:	4544      	cmp	r4, r8
    5b14:	d3f6      	bcc.n	5b04 <outs+0x10>
    5b16:	f1b8 0f00 	cmp.w	r8, #0
    5b1a:	d102      	bne.n	5b22 <outs+0x2e>
    5b1c:	7823      	ldrb	r3, [r4, #0]
    5b1e:	2b00      	cmp	r3, #0
    5b20:	d1f0      	bne.n	5b04 <outs+0x10>
	return (int)count;
    5b22:	4628      	mov	r0, r5
}
    5b24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00005b28 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_WARN_DEPRECATED, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_ENFORCE_ZEPHYR_STDINT, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
    5b28:	4770      	bx	lr

00005b2a <arch_busy_wait>:

void arch_busy_wait(uint32_t time_us)
{
    5b2a:	b508      	push	{r3, lr}
	nrfx_coredep_delay_us(time_us);
    5b2c:	f7fb f92e 	bl	d8c <nrfx_coredep_delay_us>
}
    5b30:	bd08      	pop	{r3, pc}

00005b32 <nrf_regulators_system_off>:
    p_reg->SYSTEMOFF = REGULATORS_SYSTEMOFF_SYSTEMOFF_Msk;
    5b32:	2301      	movs	r3, #1
    5b34:	f8c0 3500 	str.w	r3, [r0, #1280]	; 0x500
  __ASM volatile ("dsb 0xF":::"memory");
    5b38:	f3bf 8f4f 	dsb	sy
        __WFE();
    5b3c:	bf20      	wfe
    while (true)
    5b3e:	e7fd      	b.n	5b3c <nrf_regulators_system_off+0xa>

00005b40 <pm_state_exit_post_ops>:
    5b40:	2300      	movs	r3, #0
    5b42:	f383 8811 	msr	BASEPRI, r3
    5b46:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
    5b4a:	4770      	bx	lr

00005b4c <atomic_test_and_clear_bit>:
 * @param bit Bit number (starting from 0).
 *
 * @return true if the bit was set, false if it wasn't.
 */
static inline bool atomic_test_and_clear_bit(atomic_t *target, int bit)
{
    5b4c:	b500      	push	{lr}
	atomic_val_t mask = ATOMIC_MASK(bit);
    5b4e:	f001 021f 	and.w	r2, r1, #31
    5b52:	2301      	movs	r3, #1
    5b54:	4093      	lsls	r3, r2
	atomic_val_t old;

	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    5b56:	0949      	lsrs	r1, r1, #5
    5b58:	eb00 0081 	add.w	r0, r0, r1, lsl #2
    5b5c:	43d9      	mvns	r1, r3
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    5b5e:	e8d0 2fef 	ldaex	r2, [r0]
    5b62:	ea02 0c01 	and.w	ip, r2, r1
    5b66:	e8c0 cfee 	stlex	lr, ip, [r0]
    5b6a:	f1be 0f00 	cmp.w	lr, #0
    5b6e:	d1f6      	bne.n	5b5e <atomic_test_and_clear_bit+0x12>

	return (old & mask) != 0;
    5b70:	4213      	tst	r3, r2
}
    5b72:	bf14      	ite	ne
    5b74:	2001      	movne	r0, #1
    5b76:	2000      	moveq	r0, #0
    5b78:	f85d fb04 	ldr.w	pc, [sp], #4

00005b7c <atomic_set_bit>:
 * @param target Address of atomic variable or array.
 * @param bit Bit number (starting from 0).
 */
static inline void atomic_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    5b7c:	f001 021f 	and.w	r2, r1, #31
    5b80:	2301      	movs	r3, #1
    5b82:	4093      	lsls	r3, r2

	(void)atomic_or(ATOMIC_ELEM(target, bit), mask);
    5b84:	0949      	lsrs	r1, r1, #5
    5b86:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    5b8a:	e8d0 2fef 	ldaex	r2, [r0]
    5b8e:	431a      	orrs	r2, r3
    5b90:	e8c0 2fe1 	stlex	r1, r2, [r0]
    5b94:	2900      	cmp	r1, #0
    5b96:	d1f8      	bne.n	5b8a <atomic_set_bit+0xe>
}
    5b98:	4770      	bx	lr

00005b9a <pm_policy_state_lock_is_active>:
			return (atomic_get(&substate_lock_t[i].lock) != 0);
		}
	}

	return false;
}
    5b9a:	2000      	movs	r0, #0
    5b9c:	4770      	bx	lr

00005b9e <abort_function>:
{
    5b9e:	b508      	push	{r3, lr}
	sys_reboot(SYS_REBOOT_WARM);
    5ba0:	2000      	movs	r0, #0
    5ba2:	f7fb f8df 	bl	d64 <sys_reboot>

00005ba6 <z_arm_fatal_error>:
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
		esf->basic.pc);
}

void z_arm_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    5ba6:	b508      	push	{r3, lr}

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    5ba8:	f001 f894 	bl	6cd4 <z_fatal_error>
}
    5bac:	bd08      	pop	{r3, pc}

00005bae <z_do_kernel_oops>:
 *
 * @param esf exception frame
 * @param callee_regs Callee-saved registers (R4-R11)
 */
void z_do_kernel_oops(const z_arch_esf_t *esf, _callee_saved_t *callee_regs)
{
    5bae:	b508      	push	{r3, lr}
    5bb0:	4601      	mov	r1, r0
	}

#endif /* CONFIG_USERSPACE */

#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	z_arm_fatal_error(reason, esf);
    5bb2:	6800      	ldr	r0, [r0, #0]
    5bb4:	f7ff fff7 	bl	5ba6 <z_arm_fatal_error>
	esf_copy.extra_info = (struct __extra_esf_info) { 0 };
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */

	z_arm_fatal_error(reason, &esf_copy);
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
}
    5bb8:	bd08      	pop	{r3, pc}

00005bba <arch_irq_enable>:
{
    5bba:	b508      	push	{r3, lr}
	NVIC_EnableIRQ((IRQn_Type)irq);
    5bbc:	b240      	sxtb	r0, r0
    5bbe:	f7fb fc37 	bl	1430 <__NVIC_EnableIRQ>
}
    5bc2:	bd08      	pop	{r3, pc}

00005bc4 <z_arm_irq_priority_set>:
 * The priority is verified if ASSERT_ON is enabled. The maximum number
 * of priority levels is a little complex, as there are some hardware
 * priority levels which are reserved.
 */
void z_arm_irq_priority_set(unsigned int irq, unsigned int prio, uint32_t flags)
{
    5bc4:	b508      	push	{r3, lr}
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    5bc6:	3101      	adds	r1, #1
    5bc8:	b240      	sxtb	r0, r0
    5bca:	f7fb fc3f 	bl	144c <__NVIC_SetPriority>
}
    5bce:	bd08      	pop	{r3, pc}

00005bd0 <z_irq_spurious>:
 * Installed in all _sw_isr_table slots at boot time. Throws an error if
 * called.
 *
 */
void z_irq_spurious(const void *unused)
{
    5bd0:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    5bd2:	2100      	movs	r1, #0
    5bd4:	2001      	movs	r0, #1
    5bd6:	f7ff ffe6 	bl	5ba6 <z_arm_fatal_error>
}
    5bda:	bd08      	pop	{r3, pc}

00005bdc <z_arm_nmi>:
 * Simply call what is installed in 'static void(*handler)(void)'.
 *
 */

void z_arm_nmi(void)
{
    5bdc:	b508      	push	{r3, lr}
	handler();
    5bde:	f7fb fc57 	bl	1490 <z_SysNmiOnReset>
	z_arm_int_exit();
    5be2:	f7fb fd27 	bl	1634 <z_arm_exc_exit>
}
    5be6:	bd08      	pop	{r3, pc}

00005be8 <configure_builtin_stack_guard>:
	uint32_t guard_start = thread->stack_info.start;
    5be8:	f8d0 3098 	ldr.w	r3, [r0, #152]	; 0x98
  __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
    5bec:	f383 880b 	msr	PSPLIM, r3
}
    5bf0:	4770      	bx	lr

00005bf2 <memory_fault_recoverable>:
}
    5bf2:	2000      	movs	r0, #0
    5bf4:	4770      	bx	lr

00005bf6 <debug_monitor>:
	*recoverable = false;
    5bf6:	2300      	movs	r3, #0
    5bf8:	700b      	strb	r3, [r1, #0]
}
    5bfa:	4770      	bx	lr

00005bfc <fault_handle>:
{
    5bfc:	b508      	push	{r3, lr}
	*recoverable = false;
    5bfe:	2300      	movs	r3, #0
    5c00:	7013      	strb	r3, [r2, #0]
	switch (fault) {
    5c02:	1ecb      	subs	r3, r1, #3
    5c04:	2b09      	cmp	r3, #9
    5c06:	d81a      	bhi.n	5c3e <fault_handle+0x42>
    5c08:	e8df f003 	tbb	[pc, r3]
    5c0c:	110d0905 	.word	0x110d0905
    5c10:	19191919 	.word	0x19191919
    5c14:	1419      	.short	0x1419
		reason = hard_fault(esf, recoverable);
    5c16:	4611      	mov	r1, r2
    5c18:	f7fb fdb0 	bl	177c <hard_fault>
		break;
    5c1c:	e010      	b.n	5c40 <fault_handle+0x44>
		reason = mem_manage_fault(esf, 0, recoverable);
    5c1e:	2100      	movs	r1, #0
    5c20:	f7fb fd16 	bl	1650 <mem_manage_fault>
		break;
    5c24:	e00c      	b.n	5c40 <fault_handle+0x44>
		reason = bus_fault(esf, 0, recoverable);
    5c26:	2100      	movs	r1, #0
    5c28:	f7fb fd48 	bl	16bc <bus_fault>
		break;
    5c2c:	e008      	b.n	5c40 <fault_handle+0x44>
		reason = usage_fault(esf);
    5c2e:	f7fb fd6f 	bl	1710 <usage_fault>
		break;
    5c32:	e005      	b.n	5c40 <fault_handle+0x44>
		debug_monitor(esf, recoverable);
    5c34:	4611      	mov	r1, r2
    5c36:	f7ff ffde 	bl	5bf6 <debug_monitor>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    5c3a:	2000      	movs	r0, #0
		break;
    5c3c:	e000      	b.n	5c40 <fault_handle+0x44>
	switch (fault) {
    5c3e:	2000      	movs	r0, #0
}
    5c40:	bd08      	pop	{r3, pc}

00005c42 <sys_arch_reboot>:
{
    5c42:	b508      	push	{r3, lr}
	NVIC_SystemReset();
    5c44:	f7fb fe84 	bl	1950 <__NVIC_SystemReset>

00005c48 <arm_cmse_mpu_region_get>:
__CMSE_TT_ASM ()

__extension__ static __inline __attribute__ ((__always_inline__))
cmse_address_info_t
cmse_TT (void *__p)
__CMSE_TT_ASM ()
    5c48:	e840 f000 	tt	r0, r0

int arm_cmse_mpu_region_get(uint32_t addr)
{
	cmse_address_info_t addr_info =	cmse_TT((void *)addr);

	if (addr_info.flags.mpu_region_valid) {
    5c4c:	f410 3f80 	tst.w	r0, #65536	; 0x10000
    5c50:	d001      	beq.n	5c56 <arm_cmse_mpu_region_get+0xe>
		return addr_info.flags.mpu_region;
    5c52:	b2c0      	uxtb	r0, r0
    5c54:	4770      	bx	lr
	}

	return -EINVAL;
    5c56:	f06f 0015 	mvn.w	r0, #21
}
    5c5a:	4770      	bx	lr

00005c5c <region_init>:
{
    5c5c:	b508      	push	{r3, lr}
		(region_conf->base & MPU_RBAR_BASE_Msk)
    5c5e:	680b      	ldr	r3, [r1, #0]
    5c60:	f023 0c1f 	bic.w	ip, r3, #31
		| (region_conf->attr.rbar &
    5c64:	7a0b      	ldrb	r3, [r1, #8]
    5c66:	f003 0e1f 	and.w	lr, r3, #31
		(region_conf->attr.r_limit & MPU_RLAR_LIMIT_Msk)
    5c6a:	68ca      	ldr	r2, [r1, #12]
    5c6c:	f022 021f 	bic.w	r2, r2, #31
		| ((region_conf->attr.mair_idx << MPU_RLAR_AttrIndx_Pos)
    5c70:	095b      	lsrs	r3, r3, #5
    5c72:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
	mpu_set_region(
    5c76:	f042 0201 	orr.w	r2, r2, #1
    5c7a:	ea4c 010e 	orr.w	r1, ip, lr
    5c7e:	f7fb fefb 	bl	1a78 <mpu_set_region>
}
    5c82:	bd08      	pop	{r3, pc}

00005c84 <mpu_partition_is_valid>:
		(part->size >= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE)
    5c84:	6843      	ldr	r3, [r0, #4]
		&&
    5c86:	2b1f      	cmp	r3, #31
    5c88:	d908      	bls.n	5c9c <mpu_partition_is_valid+0x18>
		&&
    5c8a:	f013 0f1f 	tst.w	r3, #31
    5c8e:	d107      	bne.n	5ca0 <mpu_partition_is_valid+0x1c>
		((part->start &
    5c90:	6803      	ldr	r3, [r0, #0]
		&&
    5c92:	f013 0f1f 	tst.w	r3, #31
    5c96:	d005      	beq.n	5ca4 <mpu_partition_is_valid+0x20>
    5c98:	2000      	movs	r0, #0
    5c9a:	4770      	bx	lr
    5c9c:	2000      	movs	r0, #0
    5c9e:	4770      	bx	lr
    5ca0:	2000      	movs	r0, #0
    5ca2:	4770      	bx	lr
    5ca4:	2001      	movs	r0, #1
}
    5ca6:	4770      	bx	lr

00005ca8 <region_allocate_and_init>:
	if (index > (get_num_regions() - 1U)) {
    5ca8:	2807      	cmp	r0, #7
    5caa:	d805      	bhi.n	5cb8 <region_allocate_and_init+0x10>
{
    5cac:	b510      	push	{r4, lr}
    5cae:	4604      	mov	r4, r0
	region_init(index, region_conf);
    5cb0:	f7ff ffd4 	bl	5c5c <region_init>
	return index;
    5cb4:	4620      	mov	r0, r4
}
    5cb6:	bd10      	pop	{r4, pc}
		return -EINVAL;
    5cb8:	f06f 0015 	mvn.w	r0, #21
}
    5cbc:	4770      	bx	lr

00005cbe <mpu_configure_region>:
{
    5cbe:	b510      	push	{r4, lr}
    5cc0:	b084      	sub	sp, #16
	region_conf.base = new_region->start;
    5cc2:	680b      	ldr	r3, [r1, #0]
    5cc4:	9300      	str	r3, [sp, #0]
		&new_region->attr, new_region->start, new_region->size);
    5cc6:	684c      	ldr	r4, [r1, #4]
	p_attr->rbar = attr->rbar &
    5cc8:	f8b1 c008 	ldrh.w	ip, [r1, #8]
    5ccc:	f89d 2008 	ldrb.w	r2, [sp, #8]
    5cd0:	f36c 0204 	bfi	r2, ip, #0, #5
    5cd4:	f88d 2008 	strb.w	r2, [sp, #8]
	p_attr->mair_idx = attr->mair_idx;
    5cd8:	8949      	ldrh	r1, [r1, #10]
    5cda:	b2d2      	uxtb	r2, r2
    5cdc:	f361 1247 	bfi	r2, r1, #5, #3
    5ce0:	f88d 2008 	strb.w	r2, [sp, #8]
	p_attr->r_limit = REGION_LIMIT_ADDR(base, size);
    5ce4:	f023 031f 	bic.w	r3, r3, #31
    5ce8:	4423      	add	r3, r4
    5cea:	3b01      	subs	r3, #1
    5cec:	f023 031f 	bic.w	r3, r3, #31
    5cf0:	9303      	str	r3, [sp, #12]
	return region_allocate_and_init(index,
    5cf2:	4669      	mov	r1, sp
    5cf4:	f7ff ffd8 	bl	5ca8 <region_allocate_and_init>
}
    5cf8:	b004      	add	sp, #16
    5cfa:	bd10      	pop	{r4, pc}

00005cfc <get_region_index>:
{
    5cfc:	b570      	push	{r4, r5, r6, lr}
    5cfe:	4604      	mov	r4, r0
    5d00:	460e      	mov	r6, r1
	uint32_t region_start_addr = arm_cmse_mpu_region_get(start);
    5d02:	f7ff ffa1 	bl	5c48 <arm_cmse_mpu_region_get>
    5d06:	4605      	mov	r5, r0
	uint32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    5d08:	4434      	add	r4, r6
    5d0a:	1e60      	subs	r0, r4, #1
    5d0c:	f7ff ff9c 	bl	5c48 <arm_cmse_mpu_region_get>
	if (region_start_addr == region_end_addr) {
    5d10:	4285      	cmp	r5, r0
    5d12:	d101      	bne.n	5d18 <get_region_index+0x1c>
}
    5d14:	4628      	mov	r0, r5
    5d16:	bd70      	pop	{r4, r5, r6, pc}
	return -EINVAL;
    5d18:	f06f 0515 	mvn.w	r5, #21
    5d1c:	e7fa      	b.n	5d14 <get_region_index+0x18>

00005d1e <arm_core_mpu_configure_static_mpu_regions>:
{
    5d1e:	b508      	push	{r3, lr}
	if (mpu_configure_static_mpu_regions(static_regions, regions_num,
    5d20:	f7fb ff98 	bl	1c54 <mpu_configure_static_mpu_regions>
}
    5d24:	bd08      	pop	{r3, pc}

00005d26 <arm_core_mpu_mark_areas_for_dynamic_regions>:
{
    5d26:	b508      	push	{r3, lr}
	if (mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
    5d28:	f7fb ff9e 	bl	1c68 <mpu_mark_areas_for_dynamic_regions>
}
    5d2c:	bd08      	pop	{r3, pc}

00005d2e <strncpy>:

char *strncpy(char *ZRESTRICT d, const char *ZRESTRICT s, size_t n)
{
	char *dest = d;

	while ((n > 0) && *s != '\0') {
    5d2e:	4603      	mov	r3, r0
    5d30:	b1a2      	cbz	r2, 5d5c <strncpy+0x2e>
{
    5d32:	b410      	push	{r4}
	while ((n > 0) && *s != '\0') {
    5d34:	780c      	ldrb	r4, [r1, #0]
    5d36:	b12c      	cbz	r4, 5d44 <strncpy+0x16>
		*d = *s;
    5d38:	f803 4b01 	strb.w	r4, [r3], #1
		s++;
    5d3c:	3101      	adds	r1, #1
		d++;
		n--;
    5d3e:	3a01      	subs	r2, #1
	while ((n > 0) && *s != '\0') {
    5d40:	2a00      	cmp	r2, #0
    5d42:	d1f7      	bne.n	5d34 <strncpy+0x6>
	}

	while (n > 0) {
    5d44:	b122      	cbz	r2, 5d50 <strncpy+0x22>
		*d = '\0';
    5d46:	2100      	movs	r1, #0
    5d48:	f803 1b01 	strb.w	r1, [r3], #1
		d++;
		n--;
    5d4c:	3a01      	subs	r2, #1
    5d4e:	e7f9      	b.n	5d44 <strncpy+0x16>
	}

	return dest;
}
    5d50:	bc10      	pop	{r4}
    5d52:	4770      	bx	lr
		*d = '\0';
    5d54:	2100      	movs	r1, #0
    5d56:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    5d5a:	3a01      	subs	r2, #1
	while (n > 0) {
    5d5c:	2a00      	cmp	r2, #0
    5d5e:	d1f9      	bne.n	5d54 <strncpy+0x26>
    5d60:	4770      	bx	lr

00005d62 <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
    5d62:	4603      	mov	r3, r0
	size_t n = 0;
    5d64:	2000      	movs	r0, #0

	while (*s != '\0') {
    5d66:	e001      	b.n	5d6c <strlen+0xa>
		s++;
    5d68:	3301      	adds	r3, #1
		n++;
    5d6a:	3001      	adds	r0, #1
	while (*s != '\0') {
    5d6c:	781a      	ldrb	r2, [r3, #0]
    5d6e:	2a00      	cmp	r2, #0
    5d70:	d1fa      	bne.n	5d68 <strlen+0x6>
	}

	return n;
}
    5d72:	4770      	bx	lr

00005d74 <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
    5d74:	4603      	mov	r3, r0
	size_t n = 0;
    5d76:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
    5d78:	e001      	b.n	5d7e <strnlen+0xa>
		s++;
    5d7a:	3301      	adds	r3, #1
		n++;
    5d7c:	3001      	adds	r0, #1
	while (*s != '\0' && n < maxlen) {
    5d7e:	781a      	ldrb	r2, [r3, #0]
    5d80:	b10a      	cbz	r2, 5d86 <strnlen+0x12>
    5d82:	4288      	cmp	r0, r1
    5d84:	d3f9      	bcc.n	5d7a <strnlen+0x6>
	}

	return n;
}
    5d86:	4770      	bx	lr

00005d88 <memcpy>:
	const unsigned char *s_byte = (const unsigned char *)s;

#if !defined(CONFIG_MINIMAL_LIBC_OPTIMIZE_STRING_FOR_SIZE)
	const uintptr_t mask = sizeof(mem_word_t) - 1;

	if ((((uintptr_t)d ^ (uintptr_t)s_byte) & mask) == 0) {
    5d88:	ea80 0301 	eor.w	r3, r0, r1
    5d8c:	f013 0f03 	tst.w	r3, #3
    5d90:	d001      	beq.n	5d96 <memcpy+0xe>
	unsigned char *d_byte = (unsigned char *)d;
    5d92:	4603      	mov	r3, r0
    5d94:	e023      	b.n	5dde <memcpy+0x56>
    5d96:	4603      	mov	r3, r0

		/* do byte-sized copying until word-aligned or finished */

		while (((uintptr_t)d_byte) & mask) {
    5d98:	f013 0f03 	tst.w	r3, #3
    5d9c:	d00f      	beq.n	5dbe <memcpy+0x36>
			if (n == 0) {
    5d9e:	b30a      	cbz	r2, 5de4 <memcpy+0x5c>
				return d;
			}
			*(d_byte++) = *(s_byte++);
    5da0:	f811 cb01 	ldrb.w	ip, [r1], #1
    5da4:	f803 cb01 	strb.w	ip, [r3], #1
			n--;
    5da8:	3a01      	subs	r2, #1
    5daa:	e7f5      	b.n	5d98 <memcpy+0x10>
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
		*(d_byte++) = *(s_byte++);
    5dac:	f811 cb01 	ldrb.w	ip, [r1], #1
    5db0:	f803 cb01 	strb.w	ip, [r3], #1
		n--;
    5db4:	3a01      	subs	r2, #1
	while (n > 0) {
    5db6:	2a00      	cmp	r2, #0
    5db8:	d1f8      	bne.n	5dac <memcpy+0x24>
	}

	return d;
}
    5dba:	bc10      	pop	{r4}
    5dbc:	4770      	bx	lr
		while (n >= sizeof(mem_word_t)) {
    5dbe:	2a03      	cmp	r2, #3
    5dc0:	d90d      	bls.n	5dde <memcpy+0x56>
{
    5dc2:	b410      	push	{r4}
			*(d_word++) = *(s_word++);
    5dc4:	f851 4b04 	ldr.w	r4, [r1], #4
    5dc8:	f843 4b04 	str.w	r4, [r3], #4
			n -= sizeof(mem_word_t);
    5dcc:	3a04      	subs	r2, #4
		while (n >= sizeof(mem_word_t)) {
    5dce:	2a03      	cmp	r2, #3
    5dd0:	d8f8      	bhi.n	5dc4 <memcpy+0x3c>
    5dd2:	e7f0      	b.n	5db6 <memcpy+0x2e>
		*(d_byte++) = *(s_byte++);
    5dd4:	f811 cb01 	ldrb.w	ip, [r1], #1
    5dd8:	f803 cb01 	strb.w	ip, [r3], #1
		n--;
    5ddc:	3a01      	subs	r2, #1
	while (n > 0) {
    5dde:	2a00      	cmp	r2, #0
    5de0:	d1f8      	bne.n	5dd4 <memcpy+0x4c>
    5de2:	4770      	bx	lr
}
    5de4:	4770      	bx	lr

00005de6 <memset>:
void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
    5de6:	fa5f fc81 	uxtb.w	ip, r1
	unsigned char *d_byte = (unsigned char *)buf;
    5dea:	4603      	mov	r3, r0

#if !defined(CONFIG_MINIMAL_LIBC_OPTIMIZE_STRING_FOR_SIZE)
	while (((uintptr_t)d_byte) & (sizeof(mem_word_t) - 1)) {
    5dec:	e002      	b.n	5df4 <memset+0xe>
		if (n == 0) {
			return buf;
		}
		*(d_byte++) = c_byte;
    5dee:	f803 cb01 	strb.w	ip, [r3], #1
		n--;
    5df2:	3a01      	subs	r2, #1
	while (((uintptr_t)d_byte) & (sizeof(mem_word_t) - 1)) {
    5df4:	f013 0f03 	tst.w	r3, #3
    5df8:	d002      	beq.n	5e00 <memset+0x1a>
		if (n == 0) {
    5dfa:	2a00      	cmp	r2, #0
    5dfc:	d1f7      	bne.n	5dee <memset+0x8>
    5dfe:	e00f      	b.n	5e20 <memset+0x3a>
	}

	/* do word-sized initialization as long as possible */

	mem_word_t *d_word = (mem_word_t *)d_byte;
	mem_word_t c_word = (mem_word_t)c_byte;
    5e00:	b2c9      	uxtb	r1, r1

	c_word |= c_word << 8;
    5e02:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
	c_word |= c_word << 16;
    5e06:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
#if Z_MEM_WORD_T_WIDTH > 32
	c_word |= c_word << 32;
#endif

	while (n >= sizeof(mem_word_t)) {
    5e0a:	2a03      	cmp	r2, #3
    5e0c:	d906      	bls.n	5e1c <memset+0x36>
		*(d_word++) = c_word;
    5e0e:	f843 1b04 	str.w	r1, [r3], #4
		n -= sizeof(mem_word_t);
    5e12:	3a04      	subs	r2, #4
    5e14:	e7f9      	b.n	5e0a <memset+0x24>

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
		*(d_byte++) = c_byte;
    5e16:	f803 cb01 	strb.w	ip, [r3], #1
		n--;
    5e1a:	3a01      	subs	r2, #1
	while (n > 0) {
    5e1c:	2a00      	cmp	r2, #0
    5e1e:	d1fa      	bne.n	5e16 <memset+0x30>
	}

	return buf;
}
    5e20:	4770      	bx	lr

00005e22 <_stdout_hook_default>:
}
    5e22:	f04f 30ff 	mov.w	r0, #4294967295
    5e26:	4770      	bx	lr

00005e28 <nrf_clock_is_running>:
    switch (domain)
    5e28:	2903      	cmp	r1, #3
    5e2a:	d82f      	bhi.n	5e8c <nrf_clock_is_running+0x64>
    5e2c:	e8df f001 	tbb	[pc, r1]
    5e30:	291c0f02 	.word	0x291c0f02
            if (p_clk_src != NULL)
    5e34:	b122      	cbz	r2, 5e40 <nrf_clock_is_running+0x18>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    5e36:	f8d0 3418 	ldr.w	r3, [r0, #1048]	; 0x418
    5e3a:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
    5e3e:	7013      	strb	r3, [r2, #0]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    5e40:	f8d0 3418 	ldr.w	r3, [r0, #1048]	; 0x418
    5e44:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    5e48:	d122      	bne.n	5e90 <nrf_clock_is_running+0x68>
    return false;
    5e4a:	2000      	movs	r0, #0
    5e4c:	4770      	bx	lr
            if (p_clk_src != NULL)
    5e4e:	b122      	cbz	r2, 5e5a <nrf_clock_is_running+0x32>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    5e50:	f8d0 340c 	ldr.w	r3, [r0, #1036]	; 0x40c
    5e54:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
    5e58:	7013      	strb	r3, [r2, #0]
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    5e5a:	f8d0 340c 	ldr.w	r3, [r0, #1036]	; 0x40c
    5e5e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    5e62:	d117      	bne.n	5e94 <nrf_clock_is_running+0x6c>
    return false;
    5e64:	2000      	movs	r0, #0
    5e66:	4770      	bx	lr
            if (p_clk_src != NULL)
    5e68:	b122      	cbz	r2, 5e74 <nrf_clock_is_running+0x4c>
                    (nrf_clock_hfclk_t)((p_reg->HFCLK192MSTAT & CLOCK_HFCLK192MSTAT_SRC_Msk)
    5e6a:	f8d0 345c 	ldr.w	r3, [r0, #1116]	; 0x45c
    5e6e:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
    5e72:	7013      	strb	r3, [r2, #0]
            if ((p_reg->HFCLK192MSTAT & CLOCK_HFCLK192MSTAT_STATE_Msk)
    5e74:	f8d0 345c 	ldr.w	r3, [r0, #1116]	; 0x45c
    5e78:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    5e7c:	d10c      	bne.n	5e98 <nrf_clock_is_running+0x70>
    return false;
    5e7e:	2000      	movs	r0, #0
    5e80:	4770      	bx	lr
            return (p_reg->HFCLKAUDIOSTAT & CLOCK_HFCLKAUDIOSTAT_STATE_Msk) ==
    5e82:	f8d0 0454 	ldr.w	r0, [r0, #1108]	; 0x454
    5e86:	f3c0 4000 	ubfx	r0, r0, #16, #1
    5e8a:	4770      	bx	lr
    switch (domain)
    5e8c:	2000      	movs	r0, #0
    5e8e:	4770      	bx	lr
                return true;
    5e90:	2001      	movs	r0, #1
    5e92:	4770      	bx	lr
                return true;
    5e94:	2001      	movs	r0, #1
    5e96:	4770      	bx	lr
                return true;
    5e98:	2001      	movs	r0, #1
}
    5e9a:	4770      	bx	lr

00005e9c <get_sub_data>:
	struct nrf_clock_control_data *data = dev->data;
    5e9c:	6900      	ldr	r0, [r0, #16]
	return &data->subsys[type];
    5e9e:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    5ea2:	0089      	lsls	r1, r1, #2
    5ea4:	3170      	adds	r1, #112	; 0x70
}
    5ea6:	4408      	add	r0, r1
    5ea8:	4770      	bx	lr

00005eaa <get_sub_config>:
	const struct nrf_clock_control_config *config =
    5eaa:	6840      	ldr	r0, [r0, #4]
}
    5eac:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
    5eb0:	4770      	bx	lr

00005eb2 <get_onoff_manager>:
	struct nrf_clock_control_data *data = dev->data;
    5eb2:	6900      	ldr	r0, [r0, #16]
	return &data->mgr[type];
    5eb4:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
}
    5eb8:	eb00 0081 	add.w	r0, r0, r1, lsl #2
    5ebc:	4770      	bx	lr

00005ebe <get_status>:
{
    5ebe:	b508      	push	{r3, lr}
	return GET_STATUS(get_sub_data(dev, type)->flags);
    5ec0:	b2c9      	uxtb	r1, r1
    5ec2:	f7ff ffeb 	bl	5e9c <get_sub_data>
    5ec6:	6880      	ldr	r0, [r0, #8]
}
    5ec8:	f000 0007 	and.w	r0, r0, #7
    5ecc:	bd08      	pop	{r3, pc}

00005ece <set_off_state>:
	__asm__ volatile(
    5ece:	f04f 0320 	mov.w	r3, #32
    5ed2:	f3ef 8211 	mrs	r2, BASEPRI
    5ed6:	f383 8812 	msr	BASEPRI_MAX, r3
    5eda:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    5ede:	6803      	ldr	r3, [r0, #0]
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    5ee0:	f013 03c0 	ands.w	r3, r3, #192	; 0xc0
    5ee4:	d001      	beq.n	5eea <set_off_state+0x1c>
    5ee6:	428b      	cmp	r3, r1
    5ee8:	d107      	bne.n	5efa <set_off_state+0x2c>
		*flags = CLOCK_CONTROL_STATUS_OFF;
    5eea:	2301      	movs	r3, #1
    5eec:	6003      	str	r3, [r0, #0]
	int err = 0;
    5eee:	2000      	movs	r0, #0
	__asm__ volatile(
    5ef0:	f382 8811 	msr	BASEPRI, r2
    5ef4:	f3bf 8f6f 	isb	sy
}
    5ef8:	4770      	bx	lr
		err = -EPERM;
    5efa:	f04f 30ff 	mov.w	r0, #4294967295
    5efe:	e7f7      	b.n	5ef0 <set_off_state+0x22>

00005f00 <set_starting_state>:
	__asm__ volatile(
    5f00:	f04f 0320 	mov.w	r3, #32
    5f04:	f3ef 8211 	mrs	r2, BASEPRI
    5f08:	f383 8812 	msr	BASEPRI_MAX, r3
    5f0c:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    5f10:	6803      	ldr	r3, [r0, #0]
    5f12:	f003 0cc0 	and.w	ip, r3, #192	; 0xc0
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    5f16:	f003 0307 	and.w	r3, r3, #7
    5f1a:	2b01      	cmp	r3, #1
    5f1c:	d008      	beq.n	5f30 <set_starting_state+0x30>
	} else if (current_ctx != ctx) {
    5f1e:	458c      	cmp	ip, r1
    5f20:	d009      	beq.n	5f36 <set_starting_state+0x36>
		err = -EPERM;
    5f22:	f04f 30ff 	mov.w	r0, #4294967295
	__asm__ volatile(
    5f26:	f382 8811 	msr	BASEPRI, r2
    5f2a:	f3bf 8f6f 	isb	sy
}
    5f2e:	4770      	bx	lr
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    5f30:	6001      	str	r1, [r0, #0]
	int err = 0;
    5f32:	2000      	movs	r0, #0
    5f34:	e7f7      	b.n	5f26 <set_starting_state+0x26>
		err = -EALREADY;
    5f36:	f06f 0077 	mvn.w	r0, #119	; 0x77
    5f3a:	e7f4      	b.n	5f26 <set_starting_state+0x26>

00005f3c <set_on_state>:
	__asm__ volatile(
    5f3c:	f04f 0320 	mov.w	r3, #32
    5f40:	f3ef 8211 	mrs	r2, BASEPRI
    5f44:	f383 8812 	msr	BASEPRI_MAX, r3
    5f48:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    5f4c:	6803      	ldr	r3, [r0, #0]
    5f4e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    5f52:	f043 0302 	orr.w	r3, r3, #2
    5f56:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    5f58:	f382 8811 	msr	BASEPRI, r2
    5f5c:	f3bf 8f6f 	isb	sy
}
    5f60:	4770      	bx	lr

00005f62 <clkstarted_handle>:
{
    5f62:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5f64:	4606      	mov	r6, r0
    5f66:	460c      	mov	r4, r1
	struct nrf_clock_control_sub_data *sub_data = get_sub_data(dev, type);
    5f68:	f7ff ff98 	bl	5e9c <get_sub_data>
	clock_control_cb_t callback = sub_data->cb;
    5f6c:	6805      	ldr	r5, [r0, #0]
	void *user_data = sub_data->user_data;
    5f6e:	6847      	ldr	r7, [r0, #4]
	sub_data->cb = NULL;
    5f70:	2300      	movs	r3, #0
    5f72:	f840 3b08 	str.w	r3, [r0], #8
	set_on_state(&sub_data->flags);
    5f76:	f7ff ffe1 	bl	5f3c <set_on_state>
	if (callback) {
    5f7a:	b11d      	cbz	r5, 5f84 <clkstarted_handle+0x22>
		callback(dev, (clock_control_subsys_t)type, user_data);
    5f7c:	463a      	mov	r2, r7
    5f7e:	4621      	mov	r1, r4
    5f80:	4630      	mov	r0, r6
    5f82:	47a8      	blx	r5
}
    5f84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00005f86 <stop>:
{
    5f86:	b570      	push	{r4, r5, r6, lr}
    5f88:	4606      	mov	r6, r0
    5f8a:	4615      	mov	r5, r2
	enum clock_control_nrf_type type = (enum clock_control_nrf_type)subsys;
    5f8c:	b2cc      	uxtb	r4, r1
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    5f8e:	4621      	mov	r1, r4
    5f90:	f7ff ff84 	bl	5e9c <get_sub_data>
	err = set_off_state(&subdata->flags, ctx);
    5f94:	4629      	mov	r1, r5
    5f96:	3008      	adds	r0, #8
    5f98:	f7ff ff99 	bl	5ece <set_off_state>
	if (err < 0) {
    5f9c:	2800      	cmp	r0, #0
    5f9e:	db06      	blt.n	5fae <stop+0x28>
	get_sub_config(dev, type)->stop();
    5fa0:	4621      	mov	r1, r4
    5fa2:	4630      	mov	r0, r6
    5fa4:	f7ff ff81 	bl	5eaa <get_sub_config>
    5fa8:	6843      	ldr	r3, [r0, #4]
    5faa:	4798      	blx	r3
	return 0;
    5fac:	2000      	movs	r0, #0
}
    5fae:	bd70      	pop	{r4, r5, r6, pc}

00005fb0 <api_stop>:
{
    5fb0:	b508      	push	{r3, lr}
	return stop(dev, subsys, CTX_API);
    5fb2:	2280      	movs	r2, #128	; 0x80
    5fb4:	f7ff ffe7 	bl	5f86 <stop>
}
    5fb8:	bd08      	pop	{r3, pc}

00005fba <async_start>:
{
    5fba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5fbe:	4606      	mov	r6, r0
    5fc0:	4690      	mov	r8, r2
    5fc2:	461f      	mov	r7, r3
	enum clock_control_nrf_type type = (enum clock_control_nrf_type)subsys;
    5fc4:	b2cd      	uxtb	r5, r1
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    5fc6:	4629      	mov	r1, r5
    5fc8:	f7ff ff68 	bl	5e9c <get_sub_data>
    5fcc:	4604      	mov	r4, r0
	err = set_starting_state(&subdata->flags, ctx);
    5fce:	9906      	ldr	r1, [sp, #24]
    5fd0:	3008      	adds	r0, #8
    5fd2:	f7ff ff95 	bl	5f00 <set_starting_state>
	if (err < 0) {
    5fd6:	2800      	cmp	r0, #0
    5fd8:	db09      	blt.n	5fee <async_start+0x34>
	subdata->cb = cb;
    5fda:	f8c4 8000 	str.w	r8, [r4]
	subdata->user_data = user_data;
    5fde:	6067      	str	r7, [r4, #4]
	 get_sub_config(dev, type)->start();
    5fe0:	4629      	mov	r1, r5
    5fe2:	4630      	mov	r0, r6
    5fe4:	f7ff ff61 	bl	5eaa <get_sub_config>
    5fe8:	6803      	ldr	r3, [r0, #0]
    5fea:	4798      	blx	r3
	return 0;
    5fec:	2000      	movs	r0, #0
}
    5fee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00005ff2 <api_start>:
{
    5ff2:	b510      	push	{r4, lr}
    5ff4:	b082      	sub	sp, #8
	return async_start(dev, subsys, cb, user_data, CTX_API);
    5ff6:	2480      	movs	r4, #128	; 0x80
    5ff8:	9400      	str	r4, [sp, #0]
    5ffa:	f7ff ffde 	bl	5fba <async_start>
}
    5ffe:	b002      	add	sp, #8
    6000:	bd10      	pop	{r4, pc}

00006002 <onoff_started_callback>:
{
    6002:	b510      	push	{r4, lr}
    6004:	4614      	mov	r4, r2
	struct onoff_manager *mgr = get_onoff_manager(dev, type);
    6006:	b2c9      	uxtb	r1, r1
    6008:	f7ff ff53 	bl	5eb2 <get_onoff_manager>
	notify(mgr, 0);
    600c:	2100      	movs	r1, #0
    600e:	47a0      	blx	r4
}
    6010:	bd10      	pop	{r4, pc}

00006012 <hfclk_start>:
{
    6012:	b508      	push	{r3, lr}
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    6014:	2001      	movs	r0, #1
    6016:	f000 fd5c 	bl	6ad2 <nrfx_clock_start>
}
    601a:	bd08      	pop	{r3, pc}

0000601c <hfclkaudio_start>:
{
    601c:	b508      	push	{r3, lr}
	nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLKAUDIO);
    601e:	2003      	movs	r0, #3
    6020:	f000 fd57 	bl	6ad2 <nrfx_clock_start>
}
    6024:	bd08      	pop	{r3, pc}

00006026 <hfclk192m_start>:
{
    6026:	b508      	push	{r3, lr}
	nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK192M);
    6028:	2002      	movs	r0, #2
    602a:	f000 fd52 	bl	6ad2 <nrfx_clock_start>
}
    602e:	bd08      	pop	{r3, pc}

00006030 <lfclk_start>:
{
    6030:	b508      	push	{r3, lr}
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    6032:	2000      	movs	r0, #0
    6034:	f000 fd4d 	bl	6ad2 <nrfx_clock_start>
}
    6038:	bd08      	pop	{r3, pc}

0000603a <hfclk_stop>:
{
    603a:	b508      	push	{r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    603c:	2001      	movs	r0, #1
    603e:	f000 fdbd 	bl	6bbc <nrfx_clock_stop>
}
    6042:	bd08      	pop	{r3, pc}

00006044 <hfclkaudio_stop>:
{
    6044:	b508      	push	{r3, lr}
	nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLKAUDIO);
    6046:	2003      	movs	r0, #3
    6048:	f000 fdb8 	bl	6bbc <nrfx_clock_stop>
}
    604c:	bd08      	pop	{r3, pc}

0000604e <hfclk192m_stop>:
{
    604e:	b508      	push	{r3, lr}
	nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK192M);
    6050:	2002      	movs	r0, #2
    6052:	f000 fdb3 	bl	6bbc <nrfx_clock_stop>
}
    6056:	bd08      	pop	{r3, pc}

00006058 <lfclk_stop>:
{
    6058:	b508      	push	{r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    605a:	2000      	movs	r0, #0
    605c:	f000 fdae 	bl	6bbc <nrfx_clock_stop>
}
    6060:	bd08      	pop	{r3, pc}

00006062 <k_msleep>:
{
    6062:	b508      	push	{r3, lr}
	return k_sleep(Z_TIMEOUT_MS(ms));
    6064:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
    6068:	17c1      	asrs	r1, r0, #31
    606a:	03c9      	lsls	r1, r1, #15
    606c:	ea41 4150 	orr.w	r1, r1, r0, lsr #17
    6070:	03c0      	lsls	r0, r0, #15
    6072:	f240 33e7 	movw	r3, #999	; 0x3e7
    6076:	18c0      	adds	r0, r0, r3
    6078:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    607c:	f04f 0300 	mov.w	r3, #0
    6080:	f141 0100 	adc.w	r1, r1, #0
    6084:	f7fa f866 	bl	154 <__aeabi_uldivmod>
	return z_impl_k_sleep(timeout);
    6088:	f7fe fdde 	bl	4c48 <z_impl_k_sleep>
}
    608c:	bd08      	pop	{r3, pc}

0000608e <blocking_start_callback>:
{
    608e:	b508      	push	{r3, lr}
    6090:	4610      	mov	r0, r2
	z_impl_k_sem_give(sem);
    6092:	f7fe f8bb 	bl	420c <z_impl_k_sem_give>
}
    6096:	bd08      	pop	{r3, pc}

00006098 <sys_slist_remove>:
 */
static inline void sys_slist_remove(sys_slist_t *list,
				    sys_snode_t *prev_node,
				    sys_snode_t *node);

Z_GENLIST_REMOVE(slist, snode)
    6098:	460b      	mov	r3, r1
    609a:	b139      	cbz	r1, 60ac <sys_slist_remove+0x14>
	return node->next;
    609c:	6811      	ldr	r1, [r2, #0]
	parent->next = child;
    609e:	6019      	str	r1, [r3, #0]
	return list->tail;
    60a0:	6841      	ldr	r1, [r0, #4]
Z_GENLIST_REMOVE(slist, snode)
    60a2:	428a      	cmp	r2, r1
    60a4:	d009      	beq.n	60ba <sys_slist_remove+0x22>
	parent->next = child;
    60a6:	2300      	movs	r3, #0
    60a8:	6013      	str	r3, [r2, #0]
Z_GENLIST_REMOVE(slist, snode)
    60aa:	4770      	bx	lr
	return node->next;
    60ac:	6813      	ldr	r3, [r2, #0]
	list->head = node;
    60ae:	6003      	str	r3, [r0, #0]
	return list->tail;
    60b0:	6841      	ldr	r1, [r0, #4]
Z_GENLIST_REMOVE(slist, snode)
    60b2:	428a      	cmp	r2, r1
    60b4:	d1f7      	bne.n	60a6 <sys_slist_remove+0xe>
	list->tail = node;
    60b6:	6043      	str	r3, [r0, #4]
}
    60b8:	e7f5      	b.n	60a6 <sys_slist_remove+0xe>
	list->tail = node;
    60ba:	6043      	str	r3, [r0, #4]
}
    60bc:	e7f3      	b.n	60a6 <sys_slist_remove+0xe>

000060be <sys_slist_find_and_remove>:
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    60be:	b508      	push	{r3, lr}
    60c0:	460a      	mov	r2, r1
	return list->head;
    60c2:	6803      	ldr	r3, [r0, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    60c4:	2100      	movs	r1, #0
    60c6:	e001      	b.n	60cc <sys_slist_find_and_remove+0xe>
    60c8:	4619      	mov	r1, r3
    60ca:	681b      	ldr	r3, [r3, #0]
    60cc:	b12b      	cbz	r3, 60da <sys_slist_find_and_remove+0x1c>
    60ce:	4293      	cmp	r3, r2
    60d0:	d1fa      	bne.n	60c8 <sys_slist_find_and_remove+0xa>
    60d2:	f7ff ffe1 	bl	6098 <sys_slist_remove>
    60d6:	2001      	movs	r0, #1
    60d8:	e000      	b.n	60dc <sys_slist_find_and_remove+0x1e>
    60da:	2000      	movs	r0, #0
    60dc:	bd08      	pop	{r3, pc}

000060de <gpio_manage_callback>:
 * @return 0 on success, negative errno otherwise.
 */
static inline int gpio_manage_callback(sys_slist_t *callbacks,
					struct gpio_callback *callback,
					bool set)
{
    60de:	b570      	push	{r4, r5, r6, lr}
    60e0:	4604      	mov	r4, r0
    60e2:	460d      	mov	r5, r1
    60e4:	4616      	mov	r6, r2
	return list->head;
    60e6:	6803      	ldr	r3, [r0, #0]
	__ASSERT(callback, "No callback!");
	__ASSERT(callback->handler, "No callback handler!");

	if (!sys_slist_is_empty(callbacks)) {
    60e8:	b133      	cbz	r3, 60f8 <gpio_manage_callback+0x1a>
		if (!sys_slist_find_and_remove(callbacks, &callback->node)) {
    60ea:	f7ff ffe8 	bl	60be <sys_slist_find_and_remove>
    60ee:	b970      	cbnz	r0, 610e <gpio_manage_callback+0x30>
			if (!set) {
    60f0:	b91e      	cbnz	r6, 60fa <gpio_manage_callback+0x1c>
				return -EINVAL;
    60f2:	f06f 0015 	mvn.w	r0, #21
    60f6:	e006      	b.n	6106 <gpio_manage_callback+0x28>
			}
		}
	} else if (!set) {
    60f8:	b132      	cbz	r2, 6108 <gpio_manage_callback+0x2a>
    60fa:	6823      	ldr	r3, [r4, #0]
	parent->next = child;
    60fc:	602b      	str	r3, [r5, #0]
	list->head = node;
    60fe:	6025      	str	r5, [r4, #0]
	return list->tail;
    6100:	6863      	ldr	r3, [r4, #4]
Z_GENLIST_PREPEND(slist, snode)
    6102:	b143      	cbz	r3, 6116 <gpio_manage_callback+0x38>

	if (set) {
		sys_slist_prepend(callbacks, &callback->node);
	}

	return 0;
    6104:	2000      	movs	r0, #0
}
    6106:	bd70      	pop	{r4, r5, r6, pc}
		return -EINVAL;
    6108:	f06f 0015 	mvn.w	r0, #21
    610c:	e7fb      	b.n	6106 <gpio_manage_callback+0x28>
	if (set) {
    610e:	2e00      	cmp	r6, #0
    6110:	d1f3      	bne.n	60fa <gpio_manage_callback+0x1c>
	return 0;
    6112:	2000      	movs	r0, #0
    6114:	e7f7      	b.n	6106 <gpio_manage_callback+0x28>
	list->tail = node;
    6116:	6065      	str	r5, [r4, #4]
    6118:	2000      	movs	r0, #0
}
    611a:	e7f4      	b.n	6106 <gpio_manage_callback+0x28>

0000611c <gpio_fire_callbacks>:
 * @param pins The actual pin mask that triggered the interrupt
 */
static inline void gpio_fire_callbacks(sys_slist_t *list,
					const struct device *port,
					uint32_t pins)
{
    611c:	b570      	push	{r4, r5, r6, lr}
    611e:	460e      	mov	r6, r1
    6120:	4615      	mov	r5, r2
	return list->head;
    6122:	6801      	ldr	r1, [r0, #0]
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    6124:	b121      	cbz	r1, 6130 <gpio_fire_callbacks+0x14>
	return node->next;
    6126:	680c      	ldr	r4, [r1, #0]
    6128:	b13c      	cbz	r4, 613a <gpio_fire_callbacks+0x1e>
Z_GENLIST_PEEK_NEXT(slist, snode)
    612a:	b931      	cbnz	r1, 613a <gpio_fire_callbacks+0x1e>
    612c:	460c      	mov	r4, r1
    612e:	e004      	b.n	613a <gpio_fire_callbacks+0x1e>
    6130:	460c      	mov	r4, r1
    6132:	e002      	b.n	613a <gpio_fire_callbacks+0x1e>
    6134:	4623      	mov	r3, r4
    6136:	4621      	mov	r1, r4
    6138:	461c      	mov	r4, r3
    613a:	b171      	cbz	r1, 615a <gpio_fire_callbacks+0x3e>
		if (cb->pin_mask & pins) {
    613c:	688a      	ldr	r2, [r1, #8]
    613e:	402a      	ands	r2, r5
    6140:	d002      	beq.n	6148 <gpio_fire_callbacks+0x2c>
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
    6142:	684b      	ldr	r3, [r1, #4]
    6144:	4630      	mov	r0, r6
    6146:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    6148:	2c00      	cmp	r4, #0
    614a:	d0f3      	beq.n	6134 <gpio_fire_callbacks+0x18>
	return node->next;
    614c:	6823      	ldr	r3, [r4, #0]
    614e:	2b00      	cmp	r3, #0
    6150:	d0f1      	beq.n	6136 <gpio_fire_callbacks+0x1a>
Z_GENLIST_PEEK_NEXT(slist, snode)
    6152:	2c00      	cmp	r4, #0
    6154:	d1ef      	bne.n	6136 <gpio_fire_callbacks+0x1a>
    6156:	4623      	mov	r3, r4
    6158:	e7ed      	b.n	6136 <gpio_fire_callbacks+0x1a>
		}
	}
}
    615a:	bd70      	pop	{r4, r5, r6, pc}

0000615c <get_drive>:
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    615c:	f020 00f9 	bic.w	r0, r0, #249	; 0xf9
    6160:	0580      	lsls	r0, r0, #22
    6162:	0d80      	lsrs	r0, r0, #22
    6164:	f5b0 7f83 	cmp.w	r0, #262	; 0x106
    6168:	d033      	beq.n	61d2 <get_drive+0x76>
    616a:	d816      	bhi.n	619a <get_drive+0x3e>
    616c:	2806      	cmp	r0, #6
    616e:	d02c      	beq.n	61ca <get_drive+0x6e>
    6170:	d906      	bls.n	6180 <get_drive+0x24>
    6172:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
    6176:	d10d      	bne.n	6194 <get_drive+0x38>
		*drive = NRF_GPIO_PIN_H0S1;
    6178:	2301      	movs	r3, #1
    617a:	700b      	strb	r3, [r1, #0]
	return 0;
    617c:	2000      	movs	r0, #0
		break;
    617e:	4770      	bx	lr
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    6180:	b300      	cbz	r0, 61c4 <get_drive+0x68>
    6182:	2802      	cmp	r0, #2
    6184:	d103      	bne.n	618e <get_drive+0x32>
		*drive = NRF_GPIO_PIN_D0S1;
    6186:	2304      	movs	r3, #4
    6188:	700b      	strb	r3, [r1, #0]
	return 0;
    618a:	2000      	movs	r0, #0
		break;
    618c:	4770      	bx	lr
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    618e:	f06f 0015 	mvn.w	r0, #21
    6192:	4770      	bx	lr
    6194:	f06f 0015 	mvn.w	r0, #21
    6198:	4770      	bx	lr
    619a:	f240 2302 	movw	r3, #514	; 0x202
    619e:	4298      	cmp	r0, r3
    61a0:	d01b      	beq.n	61da <get_drive+0x7e>
    61a2:	f5b0 7f40 	cmp.w	r0, #768	; 0x300
    61a6:	d103      	bne.n	61b0 <get_drive+0x54>
		*drive = NRF_GPIO_PIN_H0H1;
    61a8:	2303      	movs	r3, #3
    61aa:	700b      	strb	r3, [r1, #0]
	return 0;
    61ac:	2000      	movs	r0, #0
		break;
    61ae:	4770      	bx	lr
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    61b0:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    61b4:	d103      	bne.n	61be <get_drive+0x62>
		*drive = NRF_GPIO_PIN_S0H1;
    61b6:	2302      	movs	r3, #2
    61b8:	700b      	strb	r3, [r1, #0]
	return 0;
    61ba:	2000      	movs	r0, #0
		break;
    61bc:	4770      	bx	lr
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    61be:	f06f 0015 	mvn.w	r0, #21
    61c2:	4770      	bx	lr
		*drive = NRF_GPIO_PIN_S0S1;
    61c4:	2000      	movs	r0, #0
    61c6:	7008      	strb	r0, [r1, #0]
		break;
    61c8:	4770      	bx	lr
		*drive = NRF_GPIO_PIN_S0D1;
    61ca:	2306      	movs	r3, #6
    61cc:	700b      	strb	r3, [r1, #0]
	return 0;
    61ce:	2000      	movs	r0, #0
		break;
    61d0:	4770      	bx	lr
		*drive = NRF_GPIO_PIN_H0D1;
    61d2:	2307      	movs	r3, #7
    61d4:	700b      	strb	r3, [r1, #0]
	return 0;
    61d6:	2000      	movs	r0, #0
		break;
    61d8:	4770      	bx	lr
		*drive = NRF_GPIO_PIN_D0H1;
    61da:	2305      	movs	r3, #5
    61dc:	700b      	strb	r3, [r1, #0]
	return 0;
    61de:	2000      	movs	r0, #0
}
    61e0:	4770      	bx	lr

000061e2 <get_pull>:
	if (flags & GPIO_PULL_UP) {
    61e2:	f010 0f10 	tst.w	r0, #16
    61e6:	d104      	bne.n	61f2 <get_pull+0x10>
	} else if (flags & GPIO_PULL_DOWN) {
    61e8:	f010 0f20 	tst.w	r0, #32
    61ec:	d103      	bne.n	61f6 <get_pull+0x14>
	return NRF_GPIO_PIN_NOPULL;
    61ee:	2000      	movs	r0, #0
    61f0:	4770      	bx	lr
		return NRF_GPIO_PIN_PULLUP;
    61f2:	2003      	movs	r0, #3
    61f4:	4770      	bx	lr
		return NRF_GPIO_PIN_PULLDOWN;
    61f6:	2001      	movs	r0, #1
}
    61f8:	4770      	bx	lr

000061fa <gpio_nrfx_port_get_raw>:
	return port->config;
    61fa:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    61fc:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
    61fe:	691b      	ldr	r3, [r3, #16]
	*value = nrf_gpio_port_in_read(reg);
    6200:	600b      	str	r3, [r1, #0]
}
    6202:	2000      	movs	r0, #0
    6204:	4770      	bx	lr

00006206 <gpio_nrfx_port_set_masked_raw>:
	return port->config;
    6206:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    6208:	685b      	ldr	r3, [r3, #4]
	const uint32_t set_mask = value & mask;
    620a:	ea02 0001 	and.w	r0, r2, r1
	const uint32_t clear_mask = (~set_mask) & mask;
    620e:	ea21 0102 	bic.w	r1, r1, r2
    p_reg->OUTSET = set_mask;
    6212:	6098      	str	r0, [r3, #8]
    p_reg->OUTCLR = clr_mask;
    6214:	60d9      	str	r1, [r3, #12]
}
    6216:	2000      	movs	r0, #0
    6218:	4770      	bx	lr

0000621a <gpio_nrfx_port_set_bits_raw>:
	return port->config;
    621a:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    621c:	685b      	ldr	r3, [r3, #4]
    p_reg->OUTSET = set_mask;
    621e:	6099      	str	r1, [r3, #8]
}
    6220:	2000      	movs	r0, #0
    6222:	4770      	bx	lr

00006224 <gpio_nrfx_port_clear_bits_raw>:
	return port->config;
    6224:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    6226:	685b      	ldr	r3, [r3, #4]
    p_reg->OUTCLR = clr_mask;
    6228:	60d9      	str	r1, [r3, #12]
}
    622a:	2000      	movs	r0, #0
    622c:	4770      	bx	lr

0000622e <gpio_nrfx_port_toggle_bits>:
	return port->config;
    622e:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    6230:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
    6232:	6853      	ldr	r3, [r2, #4]
	const uint32_t set_mask = value & mask;
    6234:	ea21 0003 	bic.w	r0, r1, r3
	const uint32_t clear_mask = (~value) & mask;
    6238:	400b      	ands	r3, r1
    p_reg->OUTSET = set_mask;
    623a:	6090      	str	r0, [r2, #8]
    p_reg->OUTCLR = clr_mask;
    623c:	60d3      	str	r3, [r2, #12]
}
    623e:	2000      	movs	r0, #0
    6240:	4770      	bx	lr

00006242 <get_trigger>:
	if (mode == GPIO_INT_MODE_LEVEL) {
    6242:	f5b0 0f80 	cmp.w	r0, #4194304	; 0x400000
    6246:	d007      	beq.n	6258 <get_trigger+0x16>
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    6248:	f1b1 6fc0 	cmp.w	r1, #100663296	; 0x6000000
    624c:	d00d      	beq.n	626a <get_trigger+0x28>
    624e:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
    6252:	d008      	beq.n	6266 <get_trigger+0x24>
    6254:	2001      	movs	r0, #1
}
    6256:	4770      	bx	lr
		return trig == GPIO_INT_TRIG_LOW ? NRFX_GPIOTE_TRIGGER_LOW :
    6258:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
    625c:	d001      	beq.n	6262 <get_trigger+0x20>
    625e:	2005      	movs	r0, #5
    6260:	4770      	bx	lr
    6262:	2004      	movs	r0, #4
    6264:	4770      	bx	lr
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    6266:	2002      	movs	r0, #2
    6268:	4770      	bx	lr
    626a:	2003      	movs	r0, #3
    626c:	4770      	bx	lr

0000626e <gpio_nrfx_manage_callback>:
{
    626e:	b508      	push	{r3, lr}
	return port->data;
    6270:	6900      	ldr	r0, [r0, #16]
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    6272:	3004      	adds	r0, #4
    6274:	f7ff ff33 	bl	60de <gpio_manage_callback>
}
    6278:	bd08      	pop	{r3, pc}

0000627a <nrfx_gpio_handler>:
{
    627a:	b510      	push	{r4, lr}
    *p_pin = pin_number & 0x1F;
    627c:	f000 041f 	and.w	r4, r0, #31
	const struct device *port = get_dev(port_id);
    6280:	0940      	lsrs	r0, r0, #5
    6282:	f7fb ff1f 	bl	20c4 <get_dev>
	if (port == NULL) {
    6286:	b130      	cbz	r0, 6296 <nrfx_gpio_handler+0x1c>
    6288:	4601      	mov	r1, r0
	return port->data;
    628a:	6900      	ldr	r0, [r0, #16]
	gpio_fire_callbacks(list, port, BIT(pin));
    628c:	2201      	movs	r2, #1
    628e:	40a2      	lsls	r2, r4
    6290:	3004      	adds	r0, #4
    6292:	f7ff ff43 	bl	611c <gpio_fire_callbacks>
}
    6296:	bd10      	pop	{r4, pc}

00006298 <endtx_isr>:
	const struct uarte_nrfx_config *config = dev->config;
    6298:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    629a:	681a      	ldr	r2, [r3, #0]
	__asm__ volatile(
    629c:	f04f 0120 	mov.w	r1, #32
    62a0:	f3ef 8311 	mrs	r3, BASEPRI
    62a4:	f381 8812 	msr	BASEPRI_MAX, r1
    62a8:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    62ac:	f8d2 1120 	ldr.w	r1, [r2, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
    62b0:	b131      	cbz	r1, 62c0 <endtx_isr+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    62b2:	2100      	movs	r1, #0
    62b4:	f8c2 1120 	str.w	r1, [r2, #288]	; 0x120
    62b8:	f8d2 1120 	ldr.w	r1, [r2, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    62bc:	2101      	movs	r1, #1
    62be:	60d1      	str	r1, [r2, #12]
	__asm__ volatile(
    62c0:	f383 8811 	msr	BASEPRI, r3
    62c4:	f3bf 8f6f 	isb	sy
}
    62c8:	4770      	bx	lr

000062ca <uarte_nrfx_isr_int>:
{
    62ca:	b538      	push	{r3, r4, r5, lr}
	const struct uarte_nrfx_config *config = dev->config;
    62cc:	6845      	ldr	r5, [r0, #4]
	return config->uarte_regs;
    62ce:	682c      	ldr	r4, [r5, #0]
    return p_reg->INTENSET & mask;
    62d0:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK) &&
    62d4:	f413 7f80 	tst.w	r3, #256	; 0x100
    62d8:	d002      	beq.n	62e0 <uarte_nrfx_isr_int+0x16>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    62da:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
    62de:	b9d3      	cbnz	r3, 6316 <uarte_nrfx_isr_int+0x4c>
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
    62e0:	686b      	ldr	r3, [r5, #4]
    62e2:	f013 0f10 	tst.w	r3, #16
    62e6:	d015      	beq.n	6314 <uarte_nrfx_isr_int+0x4a>
	__asm__ volatile(
    62e8:	f04f 0220 	mov.w	r2, #32
    62ec:	f3ef 8311 	mrs	r3, BASEPRI
    62f0:	f382 8812 	msr	BASEPRI_MAX, r2
    62f4:	f3bf 8f6f 	isb	sy
    62f8:	f8d4 2158 	ldr.w	r2, [r4, #344]	; 0x158
		if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)) {
    62fc:	b112      	cbz	r2, 6304 <uarte_nrfx_isr_int+0x3a>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    62fe:	2200      	movs	r2, #0
    6300:	f8c4 2500 	str.w	r2, [r4, #1280]	; 0x500
    p_reg->INTENCLR = mask;
    6304:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
    6308:	f8c4 2308 	str.w	r2, [r4, #776]	; 0x308
	__asm__ volatile(
    630c:	f383 8811 	msr	BASEPRI, r3
    6310:	f3bf 8f6f 	isb	sy
}
    6314:	bd38      	pop	{r3, r4, r5, pc}
		endtx_isr(dev);
    6316:	f7ff ffbf 	bl	6298 <endtx_isr>
    631a:	e7e1      	b.n	62e0 <uarte_nrfx_isr_int+0x16>

0000631c <uarte_nrfx_configure>:
{
    631c:	b570      	push	{r4, r5, r6, lr}
    631e:	b082      	sub	sp, #8
    6320:	4605      	mov	r5, r0
    6322:	460c      	mov	r4, r1
	struct uarte_nrfx_data *data = dev->data;
    6324:	6906      	ldr	r6, [r0, #16]
	switch (cfg->stop_bits) {
    6326:	794b      	ldrb	r3, [r1, #5]
    6328:	2b01      	cmp	r3, #1
    632a:	d006      	beq.n	633a <uarte_nrfx_configure+0x1e>
    632c:	2b03      	cmp	r3, #3
    632e:	d011      	beq.n	6354 <uarte_nrfx_configure+0x38>
    6330:	f06f 0285 	mvn.w	r2, #133	; 0x85
}
    6334:	4610      	mov	r0, r2
    6336:	b002      	add	sp, #8
    6338:	bd70      	pop	{r4, r5, r6, pc}
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
    633a:	2300      	movs	r3, #0
    633c:	f88d 3002 	strb.w	r3, [sp, #2]
	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    6340:	79a3      	ldrb	r3, [r4, #6]
    6342:	2b03      	cmp	r3, #3
    6344:	d146      	bne.n	63d4 <uarte_nrfx_configure+0xb8>
	switch (cfg->flow_ctrl) {
    6346:	79e3      	ldrb	r3, [r4, #7]
    6348:	b143      	cbz	r3, 635c <uarte_nrfx_configure+0x40>
    634a:	2b01      	cmp	r3, #1
    634c:	d015      	beq.n	637a <uarte_nrfx_configure+0x5e>
    634e:	f06f 0285 	mvn.w	r2, #133	; 0x85
    6352:	e7ef      	b.n	6334 <uarte_nrfx_configure+0x18>
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
    6354:	2310      	movs	r3, #16
    6356:	f88d 3002 	strb.w	r3, [sp, #2]
		break;
    635a:	e7f1      	b.n	6340 <uarte_nrfx_configure+0x24>
		uarte_cfg.hwfc = NRF_UARTE_HWFC_DISABLED;
    635c:	2300      	movs	r3, #0
    635e:	f88d 3000 	strb.w	r3, [sp]
	uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_EVEN;
    6362:	2300      	movs	r3, #0
    6364:	f8ad 3004 	strh.w	r3, [sp, #4]
	switch (cfg->parity) {
    6368:	7923      	ldrb	r3, [r4, #4]
    636a:	2b01      	cmp	r3, #1
    636c:	d02a      	beq.n	63c4 <uarte_nrfx_configure+0xa8>
    636e:	2b02      	cmp	r3, #2
    6370:	d024      	beq.n	63bc <uarte_nrfx_configure+0xa0>
    6372:	b133      	cbz	r3, 6382 <uarte_nrfx_configure+0x66>
    6374:	f06f 0285 	mvn.w	r2, #133	; 0x85
    6378:	e7dc      	b.n	6334 <uarte_nrfx_configure+0x18>
		uarte_cfg.hwfc = NRF_UARTE_HWFC_ENABLED;
    637a:	2301      	movs	r3, #1
    637c:	f88d 3000 	strb.w	r3, [sp]
		break;
    6380:	e7ef      	b.n	6362 <uarte_nrfx_configure+0x46>
		uarte_cfg.parity = NRF_UARTE_PARITY_EXCLUDED;
    6382:	f88d 3001 	strb.w	r3, [sp, #1]
	if (baudrate_set(dev, cfg->baudrate) != 0) {
    6386:	6821      	ldr	r1, [r4, #0]
    6388:	4628      	mov	r0, r5
    638a:	f7fb ffb1 	bl	22f0 <baudrate_set>
    638e:	4602      	mov	r2, r0
    6390:	bb18      	cbnz	r0, 63da <uarte_nrfx_configure+0xbe>
	const struct uarte_nrfx_config *config = dev->config;
    6392:	686b      	ldr	r3, [r5, #4]
	return config->uarte_regs;
    6394:	6819      	ldr	r1, [r3, #0]
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    6396:	f89d 3001 	ldrb.w	r3, [sp, #1]
                    | (uint32_t)p_cfg->stop
    639a:	f89d 0002 	ldrb.w	r0, [sp, #2]
    639e:	4303      	orrs	r3, r0
                    | (uint32_t)p_cfg->paritytype
    63a0:	f8bd 0004 	ldrh.w	r0, [sp, #4]
    63a4:	4303      	orrs	r3, r0
                    | (uint32_t)p_cfg->hwfc;
    63a6:	f89d 0000 	ldrb.w	r0, [sp]
    63aa:	4303      	orrs	r3, r0
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    63ac:	f8c1 356c 	str.w	r3, [r1, #1388]	; 0x56c
	data->uart_config = *cfg;
    63b0:	3604      	adds	r6, #4
    63b2:	e894 0003 	ldmia.w	r4, {r0, r1}
    63b6:	e886 0003 	stmia.w	r6, {r0, r1}
	return 0;
    63ba:	e7bb      	b.n	6334 <uarte_nrfx_configure+0x18>
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    63bc:	230e      	movs	r3, #14
    63be:	f88d 3001 	strb.w	r3, [sp, #1]
		break;
    63c2:	e7e0      	b.n	6386 <uarte_nrfx_configure+0x6a>
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    63c4:	230e      	movs	r3, #14
    63c6:	f88d 3001 	strb.w	r3, [sp, #1]
		uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_ODD;
    63ca:	f44f 7380 	mov.w	r3, #256	; 0x100
    63ce:	f8ad 3004 	strh.w	r3, [sp, #4]
		break;
    63d2:	e7d8      	b.n	6386 <uarte_nrfx_configure+0x6a>
		return -ENOTSUP;
    63d4:	f06f 0285 	mvn.w	r2, #133	; 0x85
    63d8:	e7ac      	b.n	6334 <uarte_nrfx_configure+0x18>
		return -ENOTSUP;
    63da:	f06f 0285 	mvn.w	r2, #133	; 0x85
    63de:	e7a9      	b.n	6334 <uarte_nrfx_configure+0x18>

000063e0 <uarte_nrfx_config_get>:
{
    63e0:	460a      	mov	r2, r1
	struct uarte_nrfx_data *data = dev->data;
    63e2:	6903      	ldr	r3, [r0, #16]
	*cfg = data->uart_config;
    63e4:	3304      	adds	r3, #4
    63e6:	e893 0003 	ldmia.w	r3, {r0, r1}
    63ea:	e882 0003 	stmia.w	r2, {r0, r1}
}
    63ee:	2000      	movs	r0, #0
    63f0:	4770      	bx	lr

000063f2 <uarte_nrfx_err_check>:
	const struct uarte_nrfx_config *config = dev->config;
    63f2:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    63f4:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    63f6:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    63fa:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
    63fe:	4770      	bx	lr

00006400 <is_tx_ready>:
	const struct uarte_nrfx_config *config = dev->config;
    6400:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    6402:	681a      	ldr	r2, [r3, #0]
	bool ppi_endtx = config->flags & UARTE_CFG_FLAG_PPI_ENDTX;
    6404:	685b      	ldr	r3, [r3, #4]
    6406:	f003 0302 	and.w	r3, r3, #2
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    640a:	f8d2 1158 	ldr.w	r1, [r2, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    640e:	b929      	cbnz	r1, 641c <is_tx_ready+0x1c>
    6410:	b933      	cbnz	r3, 6420 <is_tx_ready+0x20>
    6412:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
    6416:	b92b      	cbnz	r3, 6424 <is_tx_ready+0x24>
    6418:	2000      	movs	r0, #0
    641a:	4770      	bx	lr
    641c:	2001      	movs	r0, #1
    641e:	4770      	bx	lr
    6420:	2000      	movs	r0, #0
    6422:	4770      	bx	lr
    6424:	2001      	movs	r0, #1
}
    6426:	4770      	bx	lr

00006428 <uarte_enable>:
	const struct uarte_nrfx_config *config = dev->config;
    6428:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    642a:	681b      	ldr	r3, [r3, #0]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    642c:	2208      	movs	r2, #8
    642e:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
}
    6432:	4770      	bx	lr

00006434 <tx_start>:
{
    6434:	b510      	push	{r4, lr}
	const struct uarte_nrfx_config *config = dev->config;
    6436:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    6438:	681c      	ldr	r4, [r3, #0]

NRF_STATIC_INLINE void nrf_uarte_tx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t  const * p_buffer,
                                               size_t           length)
{
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    643a:	f8c4 1544 	str.w	r1, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    643e:	f8c4 2548 	str.w	r2, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6442:	2200      	movs	r2, #0
    6444:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
    6448:	f8d4 1120 	ldr.w	r1, [r4, #288]	; 0x120
    644c:	f8c4 2158 	str.w	r2, [r4, #344]	; 0x158
    6450:	f8d4 2158 	ldr.w	r2, [r4, #344]	; 0x158
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
    6454:	685b      	ldr	r3, [r3, #4]
    6456:	f013 0f10 	tst.w	r3, #16
    645a:	d102      	bne.n	6462 <tx_start+0x2e>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    645c:	2301      	movs	r3, #1
    645e:	60a3      	str	r3, [r4, #8]
}
    6460:	bd10      	pop	{r4, pc}
		uarte_enable(dev, UARTE_LOW_POWER_TX);
    6462:	2101      	movs	r1, #1
    6464:	f7ff ffe0 	bl	6428 <uarte_enable>
    p_reg->INTENSET = mask;
    6468:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
    646c:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
}
    6470:	e7f4      	b.n	645c <tx_start+0x28>

00006472 <uarte_nrfx_poll_in>:
{
    6472:	b410      	push	{r4}
	const struct uarte_nrfx_data *data = dev->data;
    6474:	6904      	ldr	r4, [r0, #16]
	const struct uarte_nrfx_config *config = dev->config;
    6476:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    6478:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    647a:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    647e:	b15a      	cbz	r2, 6498 <uarte_nrfx_poll_in+0x26>
	*c = *data->rx_data;
    6480:	6962      	ldr	r2, [r4, #20]
    6482:	7812      	ldrb	r2, [r2, #0]
    6484:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6486:	2000      	movs	r0, #0
    6488:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    648c:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6490:	2201      	movs	r2, #1
    6492:	601a      	str	r2, [r3, #0]
}
    6494:	bc10      	pop	{r4}
    6496:	4770      	bx	lr
		return -1;
    6498:	f04f 30ff 	mov.w	r0, #4294967295
    649c:	e7fa      	b.n	6494 <uarte_nrfx_poll_in+0x22>

0000649e <k_msleep>:
{
    649e:	b508      	push	{r3, lr}
	return k_sleep(Z_TIMEOUT_MS(ms));
    64a0:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
    64a4:	17c1      	asrs	r1, r0, #31
    64a6:	03c9      	lsls	r1, r1, #15
    64a8:	ea41 4150 	orr.w	r1, r1, r0, lsr #17
    64ac:	03c0      	lsls	r0, r0, #15
    64ae:	f240 33e7 	movw	r3, #999	; 0x3e7
    64b2:	18c0      	adds	r0, r0, r3
    64b4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    64b8:	f04f 0300 	mov.w	r3, #0
    64bc:	f141 0100 	adc.w	r1, r1, #0
    64c0:	f7f9 fe48 	bl	154 <__aeabi_uldivmod>
	return z_impl_k_sleep(timeout);
    64c4:	f7fe fbc0 	bl	4c48 <z_impl_k_sleep>
}
    64c8:	bd08      	pop	{r3, pc}

000064ca <wait_tx_ready>:
{
    64ca:	b570      	push	{r4, r5, r6, lr}
    64cc:	4606      	mov	r6, r0
    64ce:	e013      	b.n	64f8 <wait_tx_ready+0x2e>
		if (res) {
    64d0:	b17d      	cbz	r5, 64f2 <wait_tx_ready+0x28>
	__asm__ volatile(
    64d2:	f04f 0320 	mov.w	r3, #32
    64d6:	f3ef 8411 	mrs	r4, BASEPRI
    64da:	f383 8812 	msr	BASEPRI_MAX, r3
    64de:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    64e2:	4630      	mov	r0, r6
    64e4:	f7ff ff8c 	bl	6400 <is_tx_ready>
    64e8:	b998      	cbnz	r0, 6512 <wait_tx_ready+0x48>
	__asm__ volatile(
    64ea:	f384 8811 	msr	BASEPRI, r4
    64ee:	f3bf 8f6f 	isb	sy
			k_msleep(1);
    64f2:	2001      	movs	r0, #1
    64f4:	f7ff ffd3 	bl	649e <k_msleep>
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
    64f8:	2464      	movs	r4, #100	; 0x64
    64fa:	4630      	mov	r0, r6
    64fc:	f7ff ff80 	bl	6400 <is_tx_ready>
    6500:	4605      	mov	r5, r0
    6502:	2800      	cmp	r0, #0
    6504:	d1e4      	bne.n	64d0 <wait_tx_ready+0x6>
    6506:	2001      	movs	r0, #1
    6508:	f000 fa18 	bl	693c <nrfx_busy_wait>
    650c:	3c01      	subs	r4, #1
    650e:	d1f4      	bne.n	64fa <wait_tx_ready+0x30>
    6510:	e7de      	b.n	64d0 <wait_tx_ready+0x6>
}
    6512:	4620      	mov	r0, r4
    6514:	bd70      	pop	{r4, r5, r6, pc}

00006516 <pinctrl_apply_state>:
 * @retval -ENOENT If given state id does not exist.
 * @retval -errno Negative errno for other failures.
 */
static inline int pinctrl_apply_state(const struct pinctrl_dev_config *config,
				      uint8_t id)
{
    6516:	b510      	push	{r4, lr}
    6518:	b082      	sub	sp, #8
    651a:	4604      	mov	r4, r0
	int ret;
	const struct pinctrl_state *state;

	ret = pinctrl_lookup_state(config, id, &state);
    651c:	aa01      	add	r2, sp, #4
    651e:	f000 f8b7 	bl	6690 <pinctrl_lookup_state>
	if (ret < 0) {
    6522:	2800      	cmp	r0, #0
    6524:	db05      	blt.n	6532 <pinctrl_apply_state+0x1c>
		return ret;
	}

	return pinctrl_apply_state_direct(config, state);
    6526:	9b01      	ldr	r3, [sp, #4]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
    6528:	6822      	ldr	r2, [r4, #0]
    652a:	7919      	ldrb	r1, [r3, #4]
    652c:	6818      	ldr	r0, [r3, #0]
    652e:	f7fc fa65 	bl	29fc <pinctrl_configure_pins>
}
    6532:	b002      	add	sp, #8
    6534:	bd10      	pop	{r4, pc}

00006536 <uarte_instance_init>:

static int uarte_instance_init(const struct device *dev,
			       uint8_t interrupts_active)
{
    6536:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    653a:	4604      	mov	r4, r0
	const struct uarte_nrfx_config *config = dev->config;
    653c:	6847      	ldr	r7, [r0, #4]
	return config->uarte_regs;
    653e:	683e      	ldr	r6, [r7, #0]
	int err;
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);
	struct uarte_nrfx_data *data = dev->data;
    6540:	f8d0 8010 	ldr.w	r8, [r0, #16]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    6544:	2100      	movs	r1, #0
    6546:	f8c6 1500 	str.w	r1, [r6, #1280]	; 0x500
	const struct uarte_nrfx_config *cfg = dev->config;

	nrf_uarte_disable(uarte);

	data->dev = dev;
    654a:	f8c8 0000 	str.w	r0, [r8]

#ifdef CONFIG_PINCTRL
	err = pinctrl_apply_state(cfg->pcfg, PINCTRL_STATE_DEFAULT);
    654e:	68f8      	ldr	r0, [r7, #12]
    6550:	f7ff ffe1 	bl	6516 <pinctrl_apply_state>
	if (err < 0) {
    6554:	1e05      	subs	r5, r0, #0
    6556:	db35      	blt.n	65c4 <uarte_instance_init+0x8e>
	}
#else
	uarte_nrfx_pins_configure(dev, false);
#endif /* CONFIG_PINCTRL */

	err = uarte_nrfx_configure(dev, &data->uart_config);
    6558:	f108 0104 	add.w	r1, r8, #4
    655c:	4620      	mov	r0, r4
    655e:	f7ff fedd 	bl	631c <uarte_nrfx_configure>
	if (err) {
    6562:	4605      	mov	r5, r0
    6564:	bb70      	cbnz	r0, 65c4 <uarte_instance_init+0x8e>
		return err;
	}

	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
	    cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX) {
    6566:	687b      	ldr	r3, [r7, #4]
	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
    6568:	f013 0f02 	tst.w	r3, #2
    656c:	d12d      	bne.n	65ca <uarte_instance_init+0x94>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    656e:	2308      	movs	r3, #8
    6570:	f8c6 3500 	str.w	r3, [r6, #1280]	; 0x500
#endif
	{
		/* Enable receiver and transmitter */
		nrf_uarte_enable(uarte);

		if (!cfg->disable_rx) {
    6574:	7a3b      	ldrb	r3, [r7, #8]
    6576:	b95b      	cbnz	r3, 6590 <uarte_instance_init+0x5a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6578:	f8c6 3110 	str.w	r3, [r6, #272]	; 0x110
    657c:	f8d6 3110 	ldr.w	r3, [r6, #272]	; 0x110
			nrf_uarte_event_clear(uarte, NRF_UARTE_EVENT_ENDRX);

			nrf_uarte_rx_buffer_set(uarte, data->rx_data, 1);
    6580:	f8d8 3014 	ldr.w	r3, [r8, #20]

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    6584:	f8c6 3534 	str.w	r3, [r6, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    6588:	2301      	movs	r3, #1
    658a:	f8c6 3538 	str.w	r3, [r6, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    658e:	6033      	str	r3, [r6, #0]
			nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STARTRX);
		}
	}

	if (!(cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
    6590:	687b      	ldr	r3, [r7, #4]
    6592:	f013 0f02 	tst.w	r3, #2
    6596:	d103      	bne.n	65a0 <uarte_instance_init+0x6a>
    p_reg->INTENSET = mask;
    6598:	f44f 7380 	mov.w	r3, #256	; 0x100
    659c:	f8c6 3304 	str.w	r3, [r6, #772]	; 0x304
		nrf_uarte_int_enable(uarte, NRF_UARTE_INT_ENDTX_MASK);
	}

	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    65a0:	687b      	ldr	r3, [r7, #4]
    65a2:	f013 0f10 	tst.w	r3, #16
    65a6:	d003      	beq.n	65b0 <uarte_instance_init+0x7a>
    65a8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
    65ac:	f8c6 3304 	str.w	r3, [r6, #772]	; 0x304

	/* Set TXSTOPPED event by requesting fake (zero-length) transfer.
	 * Pointer to RAM variable (data->tx_buffer) is set because otherwise
	 * such operation may result in HardFault or RAM corruption.
	 */
	nrf_uarte_tx_buffer_set(uarte, data->char_out, 0);
    65b0:	f8d8 3010 	ldr.w	r3, [r8, #16]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    65b4:	f8c6 3544 	str.w	r3, [r6, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    65b8:	2300      	movs	r3, #0
    65ba:	f8c6 3548 	str.w	r3, [r6, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    65be:	2301      	movs	r3, #1
    65c0:	60b3      	str	r3, [r6, #8]
    65c2:	60f3      	str	r3, [r6, #12]

	/* switch off transmitter to save an energy */
	nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STOPTX);

	return 0;
}
    65c4:	4628      	mov	r0, r5
    65c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		err = endtx_stoptx_ppi_init(uarte, data);
    65ca:	4641      	mov	r1, r8
    65cc:	4630      	mov	r0, r6
    65ce:	f7fb ff65 	bl	249c <endtx_stoptx_ppi_init>
		if (err < 0) {
    65d2:	2800      	cmp	r0, #0
    65d4:	dacb      	bge.n	656e <uarte_instance_init+0x38>
			return err;
    65d6:	4605      	mov	r5, r0
    65d8:	e7f4      	b.n	65c4 <uarte_instance_init+0x8e>

000065da <uarte_0_init>:
		(__attribute__((__section__(LINKER_DT_NODE_REGION_NAME(	       \
			DT_PHANDLE(UARTE(idx), memory_regions)))))),	       \
		())

#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
    65da:	b510      	push	{r4, lr}
    65dc:	4604      	mov	r4, r0
    65de:	2200      	movs	r2, #0
    65e0:	2101      	movs	r1, #1
    65e2:	2008      	movs	r0, #8
    65e4:	f7ff faee 	bl	5bc4 <z_arm_irq_priority_set>
    65e8:	2008      	movs	r0, #8
    65ea:	f7ff fae6 	bl	5bba <arch_irq_enable>
    65ee:	2100      	movs	r1, #0
    65f0:	4620      	mov	r0, r4
    65f2:	f7ff ffa0 	bl	6536 <uarte_instance_init>
    65f6:	bd10      	pop	{r4, pc}

000065f8 <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
    65f8:	4770      	bx	lr

000065fa <counter_sub>:
	return (a - b) & COUNTER_MAX;
    65fa:	1a40      	subs	r0, r0, r1
}
    65fc:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    6600:	4770      	bx	lr

00006602 <event_check>:
	return nrf_rtc_event_check(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    6602:	f100 0350 	add.w	r3, r0, #80	; 0x50
    6606:	009b      	lsls	r3, r3, #2
    6608:	b29b      	uxth	r3, r3
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    660a:	f103 2350 	add.w	r3, r3, #1342197760	; 0x50005000
    660e:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
    6612:	6818      	ldr	r0, [r3, #0]
}
    6614:	3800      	subs	r0, #0
    6616:	bf18      	it	ne
    6618:	2001      	movne	r0, #1
    661a:	4770      	bx	lr

0000661c <event_clear>:
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    661c:	f100 0350 	add.w	r3, r0, #80	; 0x50
    6620:	009b      	lsls	r3, r3, #2
    6622:	b29b      	uxth	r3, r3
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    6624:	f103 2350 	add.w	r3, r3, #1342197760	; 0x50005000
    6628:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
    662c:	2200      	movs	r2, #0
    662e:	601a      	str	r2, [r3, #0]
    6630:	681b      	ldr	r3, [r3, #0]
}
    6632:	4770      	bx	lr

00006634 <absolute_time_to_cc>:
}
    6634:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    6638:	4770      	bx	lr

0000663a <full_int_lock>:
	__asm__ volatile(
    663a:	f04f 0320 	mov.w	r3, #32
    663e:	f3ef 8011 	mrs	r0, BASEPRI
    6642:	f383 8812 	msr	BASEPRI_MAX, r3
    6646:	f3bf 8f6f 	isb	sy
}
    664a:	4770      	bx	lr

0000664c <full_int_unlock>:
	__asm__ volatile(
    664c:	f380 8811 	msr	BASEPRI, r0
    6650:	f3bf 8f6f 	isb	sy
}
    6654:	4770      	bx	lr

00006656 <compare_set>:
{
    6656:	b5f0      	push	{r4, r5, r6, r7, lr}
    6658:	b083      	sub	sp, #12
    665a:	4604      	mov	r4, r0
    665c:	4617      	mov	r7, r2
    665e:	461d      	mov	r5, r3
	key = compare_int_lock(chan);
    6660:	f7fb ff96 	bl	2590 <compare_int_lock>
    6664:	4606      	mov	r6, r0
	int ret = compare_set_nolocks(chan, target_time, handler, user_data);
    6666:	9b09      	ldr	r3, [sp, #36]	; 0x24
    6668:	9301      	str	r3, [sp, #4]
    666a:	9b08      	ldr	r3, [sp, #32]
    666c:	9300      	str	r3, [sp, #0]
    666e:	463a      	mov	r2, r7
    6670:	462b      	mov	r3, r5
    6672:	4620      	mov	r0, r4
    6674:	f7fc f84a 	bl	270c <compare_set_nolocks>
    6678:	4605      	mov	r5, r0
	compare_int_unlock(chan, key);
    667a:	4631      	mov	r1, r6
    667c:	4620      	mov	r0, r4
    667e:	f7fb ffd5 	bl	262c <compare_int_unlock>
}
    6682:	4628      	mov	r0, r5
    6684:	b003      	add	sp, #12
    6686:	bdf0      	pop	{r4, r5, r6, r7, pc}

00006688 <sys_clock_cycle_get_32>:
{
    6688:	b508      	push	{r3, lr}
	return (uint32_t)z_nrf_rtc_timer_read();
    668a:	f7fc f81f 	bl	26cc <z_nrf_rtc_timer_read>
}
    668e:	bd08      	pop	{r3, pc}

00006690 <pinctrl_lookup_state>:

#include <zephyr/drivers/pinctrl.h>

int pinctrl_lookup_state(const struct pinctrl_dev_config *config, uint8_t id,
			 const struct pinctrl_state **state)
{
    6690:	b500      	push	{lr}
	*state = &config->states[0];
    6692:	6843      	ldr	r3, [r0, #4]
    6694:	6013      	str	r3, [r2, #0]
	while (*state < &config->states[config->state_cnt]) {
    6696:	e001      	b.n	669c <pinctrl_lookup_state+0xc>
		if (id == (*state)->id) {
			return 0;
		}

		(*state)++;
    6698:	3308      	adds	r3, #8
    669a:	6013      	str	r3, [r2, #0]
	while (*state < &config->states[config->state_cnt]) {
    669c:	6813      	ldr	r3, [r2, #0]
    669e:	f890 c008 	ldrb.w	ip, [r0, #8]
    66a2:	f8d0 e004 	ldr.w	lr, [r0, #4]
    66a6:	eb0e 0ccc 	add.w	ip, lr, ip, lsl #3
    66aa:	4563      	cmp	r3, ip
    66ac:	d205      	bcs.n	66ba <pinctrl_lookup_state+0x2a>
		if (id == (*state)->id) {
    66ae:	f893 c005 	ldrb.w	ip, [r3, #5]
    66b2:	458c      	cmp	ip, r1
    66b4:	d1f0      	bne.n	6698 <pinctrl_lookup_state+0x8>
			return 0;
    66b6:	2000      	movs	r0, #0
    66b8:	e001      	b.n	66be <pinctrl_lookup_state+0x2e>
	}

	return -ENOENT;
    66ba:	f06f 0001 	mvn.w	r0, #1
}
    66be:	f85d fb04 	ldr.w	pc, [sp], #4

000066c2 <z_impl_gpio_pin_interrupt_configure>:
{
    66c2:	b538      	push	{r3, r4, r5, lr}
	const struct gpio_driver_api *api =
    66c4:	6883      	ldr	r3, [r0, #8]
	const struct gpio_driver_data *const data =
    66c6:	6904      	ldr	r4, [r0, #16]
	if (((flags & GPIO_INT_LEVELS_LOGICAL) != 0) &&
    66c8:	f412 0f00 	tst.w	r2, #8388608	; 0x800000
    66cc:	d006      	beq.n	66dc <z_impl_gpio_pin_interrupt_configure+0x1a>
	    ((data->invert & (gpio_port_pins_t)BIT(pin)) != 0)) {
    66ce:	6825      	ldr	r5, [r4, #0]
    66d0:	2401      	movs	r4, #1
    66d2:	408c      	lsls	r4, r1
	if (((flags & GPIO_INT_LEVELS_LOGICAL) != 0) &&
    66d4:	4225      	tst	r5, r4
    66d6:	d001      	beq.n	66dc <z_impl_gpio_pin_interrupt_configure+0x1a>
		flags ^= (GPIO_INT_LOW_0 | GPIO_INT_HIGH_1);
    66d8:	f082 62c0 	eor.w	r2, r2, #100663296	; 0x6000000
	return api->pin_interrupt_configure(port, pin, mode, trig);
    66dc:	699c      	ldr	r4, [r3, #24]
    66de:	f002 63c0 	and.w	r3, r2, #100663296	; 0x6000000
    66e2:	f002 72b0 	and.w	r2, r2, #23068672	; 0x1600000
    66e6:	47a0      	blx	r4
}
    66e8:	bd38      	pop	{r3, r4, r5, pc}

000066ea <z_impl_gpio_pin_configure>:
{
    66ea:	b538      	push	{r3, r4, r5, lr}
    66ec:	4613      	mov	r3, r2
	const struct gpio_driver_api *api =
    66ee:	6885      	ldr	r5, [r0, #8]
	struct gpio_driver_data *data =
    66f0:	6904      	ldr	r4, [r0, #16]
	if (((flags & GPIO_OUTPUT_INIT_LOGICAL) != 0)
    66f2:	f412 1f80 	tst.w	r2, #1048576	; 0x100000
    66f6:	d007      	beq.n	6708 <z_impl_gpio_pin_configure+0x1e>
	    && ((flags & (GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH)) != 0)
    66f8:	f412 2f40 	tst.w	r2, #786432	; 0xc0000
    66fc:	d004      	beq.n	6708 <z_impl_gpio_pin_configure+0x1e>
	    && ((flags & GPIO_ACTIVE_LOW) != 0)) {
    66fe:	f012 0f01 	tst.w	r2, #1
    6702:	d001      	beq.n	6708 <z_impl_gpio_pin_configure+0x1e>
		flags ^= GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH;
    6704:	f482 2340 	eor.w	r3, r2, #786432	; 0xc0000
	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;
    6708:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
    670c:	f013 0f01 	tst.w	r3, #1
    6710:	d00a      	beq.n	6728 <z_impl_gpio_pin_configure+0x3e>
		data->invert |= (gpio_port_pins_t)BIT(pin);
    6712:	6823      	ldr	r3, [r4, #0]
    6714:	f04f 0c01 	mov.w	ip, #1
    6718:	fa0c fc01 	lsl.w	ip, ip, r1
    671c:	ea43 030c 	orr.w	r3, r3, ip
    6720:	6023      	str	r3, [r4, #0]
	return api->pin_configure(port, pin, flags);
    6722:	682b      	ldr	r3, [r5, #0]
    6724:	4798      	blx	r3
}
    6726:	bd38      	pop	{r3, r4, r5, pc}
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
    6728:	6823      	ldr	r3, [r4, #0]
    672a:	f04f 0c01 	mov.w	ip, #1
    672e:	fa0c fc01 	lsl.w	ip, ip, r1
    6732:	ea23 030c 	bic.w	r3, r3, ip
    6736:	6023      	str	r3, [r4, #0]
    6738:	e7f3      	b.n	6722 <z_impl_gpio_pin_configure+0x38>

0000673a <gpio_pin_configure_dt>:
{
    673a:	b508      	push	{r3, lr}
    673c:	4603      	mov	r3, r0
    673e:	468c      	mov	ip, r1
	return gpio_pin_configure(spec->port,
    6740:	6800      	ldr	r0, [r0, #0]
				  spec->pin,
    6742:	7919      	ldrb	r1, [r3, #4]
				  spec->dt_flags | extra_flags);
    6744:	88da      	ldrh	r2, [r3, #6]
	return gpio_pin_configure(spec->port,
    6746:	ea42 020c 	orr.w	r2, r2, ip
		union { uintptr_t x; gpio_flags_t val; } parm2 = { .val = flags };
		return (int) arch_syscall_invoke3(parm0.x, parm1.x, parm2.x, K_SYSCALL_GPIO_PIN_CONFIGURE);
	}
#endif
	compiler_barrier();
	return z_impl_gpio_pin_configure(port, pin, flags);
    674a:	f7ff ffce 	bl	66ea <z_impl_gpio_pin_configure>
}
    674e:	bd08      	pop	{r3, pc}

00006750 <gpio_port_get>:
{
    6750:	b538      	push	{r3, r4, r5, lr}
    6752:	460c      	mov	r4, r1
	const struct gpio_driver_data *const data =
    6754:	6905      	ldr	r5, [r0, #16]
	const struct gpio_driver_api *api =
    6756:	6883      	ldr	r3, [r0, #8]
	return api->port_get_raw(port, value);
    6758:	685b      	ldr	r3, [r3, #4]
    675a:	4798      	blx	r3
	if (ret == 0) {
    675c:	b918      	cbnz	r0, 6766 <gpio_port_get+0x16>
		*value ^= data->invert;
    675e:	6823      	ldr	r3, [r4, #0]
    6760:	682a      	ldr	r2, [r5, #0]
    6762:	4053      	eors	r3, r2
    6764:	6023      	str	r3, [r4, #0]
}
    6766:	bd38      	pop	{r3, r4, r5, pc}

00006768 <gpio_pin_get>:
{
    6768:	b510      	push	{r4, lr}
    676a:	b082      	sub	sp, #8
    676c:	460c      	mov	r4, r1
	ret = gpio_port_get(port, &value);
    676e:	a901      	add	r1, sp, #4
    6770:	f7ff ffee 	bl	6750 <gpio_port_get>
	if (ret == 0) {
    6774:	b930      	cbnz	r0, 6784 <gpio_pin_get+0x1c>
		ret = (value & (gpio_port_pins_t)BIT(pin)) != 0 ? 1 : 0;
    6776:	2301      	movs	r3, #1
    6778:	40a3      	lsls	r3, r4
    677a:	9a01      	ldr	r2, [sp, #4]
    677c:	4213      	tst	r3, r2
    677e:	bf14      	ite	ne
    6780:	2001      	movne	r0, #1
    6782:	2000      	moveq	r0, #0
}
    6784:	b002      	add	sp, #8
    6786:	bd10      	pop	{r4, pc}

00006788 <gpio_pin_set_raw>:
{
    6788:	b508      	push	{r3, lr}
	if (value != 0)	{
    678a:	b132      	cbz	r2, 679a <gpio_pin_set_raw+0x12>
		ret = gpio_port_set_bits_raw(port, (gpio_port_pins_t)BIT(pin));
    678c:	2301      	movs	r3, #1
    678e:	fa03 f101 	lsl.w	r1, r3, r1
	const struct gpio_driver_api *api =
    6792:	6883      	ldr	r3, [r0, #8]
	return api->port_set_bits_raw(port, pins);
    6794:	68db      	ldr	r3, [r3, #12]
    6796:	4798      	blx	r3
}
    6798:	bd08      	pop	{r3, pc}
		ret = gpio_port_clear_bits_raw(port, (gpio_port_pins_t)BIT(pin));
    679a:	2301      	movs	r3, #1
    679c:	fa03 f101 	lsl.w	r1, r3, r1
	const struct gpio_driver_api *api =
    67a0:	6883      	ldr	r3, [r0, #8]
	return api->port_clear_bits_raw(port, pins);
    67a2:	691b      	ldr	r3, [r3, #16]
    67a4:	4798      	blx	r3
	return ret;
    67a6:	e7f7      	b.n	6798 <gpio_pin_set_raw+0x10>

000067a8 <gpio_pin_set>:
{
    67a8:	b510      	push	{r4, lr}
	const struct gpio_driver_data *const data =
    67aa:	6903      	ldr	r3, [r0, #16]
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
    67ac:	681c      	ldr	r4, [r3, #0]
    67ae:	2301      	movs	r3, #1
    67b0:	408b      	lsls	r3, r1
    67b2:	421c      	tst	r4, r3
    67b4:	d002      	beq.n	67bc <gpio_pin_set+0x14>
		value = (value != 0) ? 0 : 1;
    67b6:	fab2 f282 	clz	r2, r2
    67ba:	0952      	lsrs	r2, r2, #5
	return gpio_pin_set_raw(port, pin, value);
    67bc:	f7ff ffe4 	bl	6788 <gpio_pin_set_raw>
}
    67c0:	bd10      	pop	{r4, pc}

000067c2 <gpio_add_callback>:
 *
 * Note: enables to add as many callback as needed on the same port.
 */
static inline int gpio_add_callback(const struct device *port,
				    struct gpio_callback *callback)
{
    67c2:	b508      	push	{r3, lr}
	const struct gpio_driver_api *api =
    67c4:	6883      	ldr	r3, [r0, #8]
		(const struct gpio_driver_api *)port->api;

	if (api->manage_callback == NULL) {
    67c6:	69db      	ldr	r3, [r3, #28]
    67c8:	b113      	cbz	r3, 67d0 <gpio_add_callback+0xe>
		return -ENOTSUP;
	}

	return api->manage_callback(port, callback, true);
    67ca:	2201      	movs	r2, #1
    67cc:	4798      	blx	r3
}
    67ce:	bd08      	pop	{r3, pc}
		return -ENOTSUP;
    67d0:	f06f 0085 	mvn.w	r0, #133	; 0x85
    67d4:	e7fb      	b.n	67ce <gpio_add_callback+0xc>

000067d6 <dk_set_led_on>:

int dk_set_led_on(uint8_t led_idx)
{
    67d6:	b508      	push	{r3, lr}
	return dk_set_led(led_idx, 1);
    67d8:	2101      	movs	r1, #1
    67da:	f7fc fbdb 	bl	2f94 <dk_set_led>
}
    67de:	bd08      	pop	{r3, pc}

000067e0 <dk_set_led_off>:

int dk_set_led_off(uint8_t led_idx)
{
    67e0:	b508      	push	{r3, lr}
	return dk_set_led(led_idx, 0);
    67e2:	2100      	movs	r1, #0
    67e4:	f7fc fbd6 	bl	2f94 <dk_set_led>
}
    67e8:	bd08      	pop	{r3, pc}

000067ea <k_sys_fatal_error_handler>:

extern void sys_arch_reboot(int type);

void k_sys_fatal_error_handler(unsigned int reason,
			       const z_arch_esf_t *esf)
{
    67ea:	b508      	push	{r3, lr}

	LOG_PANIC();

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
		sys_arch_reboot(0);
    67ec:	2000      	movs	r0, #0
    67ee:	f7ff fa28 	bl	5c42 <sys_arch_reboot>

000067f2 <hw_cc3xx_init_internal>:
#include <nrf_cc3xx_platform.h>

#if CONFIG_HW_CC3XX

static int hw_cc3xx_init_internal(const struct device *dev)
{
    67f2:	b508      	push	{r3, lr}

	/* Initialize the cc3xx HW with or without RNG support */
#if CONFIG_ENTROPY_CC3XX
	res = nrf_cc3xx_platform_init();
#else
	res = nrf_cc3xx_platform_init_no_rng();
    67f4:	f7fe fc34 	bl	5060 <nrf_cc3xx_platform_init_no_rng>
#endif

	return res;
}
    67f8:	bd08      	pop	{r3, pc}

000067fa <hw_cc3xx_init>:

static int hw_cc3xx_init(const struct device *dev)
{
    67fa:	b510      	push	{r4, lr}
    67fc:	4604      	mov	r4, r0
	int res;

	/* Set the RTOS abort APIs */
	nrf_cc3xx_platform_abort_init();
    67fe:	f7fa fcc3 	bl	1188 <nrf_cc3xx_platform_abort_init>

	/* Set the RTOS mutex APIs */
	nrf_cc3xx_platform_mutex_init();
    6802:	f7fa fdd5 	bl	13b0 <nrf_cc3xx_platform_mutex_init>

	/* Enable the hardware */
	res = hw_cc3xx_init_internal(dev);
    6806:	4620      	mov	r0, r4
    6808:	f7ff fff3 	bl	67f2 <hw_cc3xx_init_internal>
	return res;
}
    680c:	bd10      	pop	{r4, pc}

0000680e <nrf53_errata_42>:
            #if defined(NRF_APPLICATION)
                #if defined(NRF_TRUSTZONE_NONSECURE)
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000130ul));
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000134ul));
                #else
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000130ul));
    680e:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    6812:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000134ul));
    6816:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
                #endif
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)
                if (var1 == 0x07)
    681a:	2a07      	cmp	r2, #7
    681c:	d001      	beq.n	6822 <nrf53_errata_42+0x14>
                            return false;
                    }
                }
            #endif
        #endif
        return false;
    681e:	2000      	movs	r0, #0
    6820:	4770      	bx	lr
                    switch(var2)
    6822:	3b02      	subs	r3, #2
    6824:	2b00      	cmp	r3, #0
    6826:	d804      	bhi.n	6832 <nrf53_errata_42+0x24>
    6828:	e8df f003 	tbb	[pc, r3]
    682c:	01          	.byte	0x01
    682d:	00          	.byte	0x00
    682e:	2001      	movs	r0, #1
    6830:	4770      	bx	lr
                            return false;
    6832:	2000      	movs	r0, #0
    #endif
}
    6834:	4770      	bx	lr

00006836 <nrf53_errata_46>:
            #if defined(NRF_APPLICATION)
                #if defined(NRF_TRUSTZONE_NONSECURE)
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000130ul));
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000134ul));
                #else
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000130ul));
    6836:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    683a:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000134ul));
    683e:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
                #endif
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)
                if (var1 == 0x07)
    6842:	2a07      	cmp	r2, #7
    6844:	d001      	beq.n	684a <nrf53_errata_46+0x14>
                            return false;
                    }
                }
            #endif
        #endif
        return false;
    6846:	2000      	movs	r0, #0
    6848:	4770      	bx	lr
                    switch(var2)
    684a:	2b04      	cmp	r3, #4
    684c:	d007      	beq.n	685e <nrf53_errata_46+0x28>
    684e:	d808      	bhi.n	6862 <nrf53_errata_46+0x2c>
    6850:	3b02      	subs	r3, #2
    6852:	2b01      	cmp	r3, #1
    6854:	d801      	bhi.n	685a <nrf53_errata_46+0x24>
    6856:	2001      	movs	r0, #1
    #endif
}
    6858:	4770      	bx	lr
                            return false;
    685a:	2000      	movs	r0, #0
    685c:	4770      	bx	lr
                            return false;
    685e:	2000      	movs	r0, #0
    6860:	4770      	bx	lr
                            return false;
    6862:	2000      	movs	r0, #0
    6864:	4770      	bx	lr

00006866 <nrf53_errata_49>:
            #if defined(NRF_APPLICATION)
                #if defined(NRF_TRUSTZONE_NONSECURE)
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000130ul));
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000134ul));
                #else
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000130ul));
    6866:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    686a:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000134ul));
    686e:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)\
             || defined (NRF_NETWORK)
                if (var1 == 0x07)
    6872:	2a07      	cmp	r2, #7
    6874:	d001      	beq.n	687a <nrf53_errata_49+0x14>
                            return false;
                    }
                }
            #endif
        #endif
        return false;
    6876:	2000      	movs	r0, #0
    6878:	4770      	bx	lr
                    switch(var2)
    687a:	3b02      	subs	r3, #2
    687c:	2b00      	cmp	r3, #0
    687e:	d804      	bhi.n	688a <nrf53_errata_49+0x24>
    6880:	e8df f003 	tbb	[pc, r3]
    6884:	01          	.byte	0x01
    6885:	00          	.byte	0x00
    6886:	2001      	movs	r0, #1
    6888:	4770      	bx	lr
                            return false;
    688a:	2000      	movs	r0, #0
    #endif
}
    688c:	4770      	bx	lr

0000688e <nrf53_errata_55>:
            #if defined(NRF_APPLICATION)
                #if defined(NRF_TRUSTZONE_NONSECURE)
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000130ul));
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000134ul));
                #else
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000130ul));
    688e:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    6892:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000134ul));
    6896:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)\
             || defined (NRF_NETWORK)
                if (var1 == 0x07)
    689a:	2a07      	cmp	r2, #7
    689c:	d001      	beq.n	68a2 <nrf53_errata_55+0x14>
                            return true;
                    }
                }
            #endif
        #endif
        return false;
    689e:	2000      	movs	r0, #0
    68a0:	4770      	bx	lr
                            return true;
    68a2:	2001      	movs	r0, #1
    #endif
}
    68a4:	4770      	bx	lr

000068a6 <nrf53_errata_64>:
            #if defined(NRF_APPLICATION)
                #if defined(NRF_TRUSTZONE_NONSECURE)
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000130ul));
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000134ul));
                #else
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000130ul));
    68a6:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    68aa:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000134ul));
    68ae:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
                #endif
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)
                if (var1 == 0x07)
    68b2:	2a07      	cmp	r2, #7
    68b4:	d001      	beq.n	68ba <nrf53_errata_64+0x14>
                            return false;
                    }
                }
            #endif
        #endif
        return false;
    68b6:	2000      	movs	r0, #0
    68b8:	4770      	bx	lr
                    switch(var2)
    68ba:	3b02      	subs	r3, #2
    68bc:	2b00      	cmp	r3, #0
    68be:	d804      	bhi.n	68ca <nrf53_errata_64+0x24>
    68c0:	e8df f003 	tbb	[pc, r3]
    68c4:	01          	.byte	0x01
    68c5:	00          	.byte	0x00
    68c6:	2001      	movs	r0, #1
    68c8:	4770      	bx	lr
                            return false;
    68ca:	2000      	movs	r0, #0
    #endif
}
    68cc:	4770      	bx	lr

000068ce <nrf53_errata_69>:
            #if defined(NRF_APPLICATION)
                #if defined(NRF_TRUSTZONE_NONSECURE)
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000130ul));
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000134ul));
                #else
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000130ul));
    68ce:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    68d2:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000134ul));
    68d6:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
                #endif
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)
                if (var1 == 0x07)
    68da:	2a07      	cmp	r2, #7
    68dc:	d001      	beq.n	68e2 <nrf53_errata_69+0x14>
                            return false;
                    }
                }
            #endif
        #endif
        return false;
    68de:	2000      	movs	r0, #0
    68e0:	4770      	bx	lr
                    switch(var2)
    68e2:	3b02      	subs	r3, #2
    68e4:	2b00      	cmp	r3, #0
    68e6:	d804      	bhi.n	68f2 <nrf53_errata_69+0x24>
    68e8:	e8df f003 	tbb	[pc, r3]
    68ec:	01          	.byte	0x01
    68ed:	00          	.byte	0x00
    68ee:	2001      	movs	r0, #1
    68f0:	4770      	bx	lr
                            return false;
    68f2:	2000      	movs	r0, #0
    #endif
}
    68f4:	4770      	bx	lr

000068f6 <nrf53_errata_97>:
            #if defined(NRF_APPLICATION)
                #if defined(NRF_TRUSTZONE_NONSECURE)
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000130ul));
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000134ul));
                #else
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000130ul));
    68f6:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    68fa:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000134ul));
    68fe:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)\
             || defined (NRF_NETWORK)
                if (var1 == 0x07)
    6902:	2a07      	cmp	r2, #7
    6904:	d001      	beq.n	690a <nrf53_errata_97+0x14>
                            return false;
                    }
                }
            #endif
        #endif
        return false;
    6906:	2000      	movs	r0, #0
    6908:	4770      	bx	lr
                    switch(var2)
    690a:	3b02      	subs	r3, #2
    690c:	2b00      	cmp	r3, #0
    690e:	d804      	bhi.n	691a <nrf53_errata_97+0x24>
    6910:	e8df f003 	tbb	[pc, r3]
    6914:	01          	.byte	0x01
    6915:	00          	.byte	0x00
    6916:	2001      	movs	r0, #1
    6918:	4770      	bx	lr
                            return false;
    691a:	2000      	movs	r0, #0
    #endif
}
    691c:	4770      	bx	lr

0000691e <nrf53_errata_140>:
            #if defined(NRF_APPLICATION)
                #if defined(NRF_TRUSTZONE_NONSECURE)
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000130ul));
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000134ul));
                #else
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000130ul));
    691e:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    6922:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000134ul));
    6926:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
                #endif
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)
                if (var1 == 0x07)
    692a:	2a07      	cmp	r2, #7
    692c:	d001      	beq.n	6932 <nrf53_errata_140+0x14>
                            return true;
                    }
                }
            #endif
        #endif
        return false;
    692e:	2000      	movs	r0, #0
    6930:	4770      	bx	lr
                            return true;
    6932:	2001      	movs	r0, #1
    #endif
}
    6934:	4770      	bx	lr

00006936 <nrfx_isr>:
#include <nrfx.h>
#include <zephyr/kernel.h>
#include <soc/nrfx_coredep.h>

void nrfx_isr(const void *irq_handler)
{
    6936:	b508      	push	{r3, lr}
	((nrfx_irq_handler_t)irq_handler)();
    6938:	4780      	blx	r0
}
    693a:	bd08      	pop	{r3, pc}

0000693c <nrfx_busy_wait>:

void nrfx_busy_wait(uint32_t usec_to_wait)
{
    693c:	b508      	push	{r3, lr}
	z_impl_k_busy_wait(usec_to_wait);
    693e:	f000 fd12 	bl	7366 <z_impl_k_busy_wait>
	if (IS_ENABLED(CONFIG_SYS_CLOCK_EXISTS)) {
		k_busy_wait(usec_to_wait);
	} else {
		nrfx_coredep_delay_us(usec_to_wait);
	}
}
    6942:	bd08      	pop	{r3, pc}

00006944 <nrf_clock_is_running>:
    switch (domain)
    6944:	2903      	cmp	r1, #3
    6946:	d82f      	bhi.n	69a8 <nrf_clock_is_running+0x64>
    6948:	e8df f001 	tbb	[pc, r1]
    694c:	291c0f02 	.word	0x291c0f02
            if (p_clk_src != NULL)
    6950:	b122      	cbz	r2, 695c <nrf_clock_is_running+0x18>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    6952:	f8d0 3418 	ldr.w	r3, [r0, #1048]	; 0x418
    6956:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
    695a:	7013      	strb	r3, [r2, #0]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    695c:	f8d0 3418 	ldr.w	r3, [r0, #1048]	; 0x418
    6960:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    6964:	d122      	bne.n	69ac <nrf_clock_is_running+0x68>
    return false;
    6966:	2000      	movs	r0, #0
    6968:	4770      	bx	lr
            if (p_clk_src != NULL)
    696a:	b122      	cbz	r2, 6976 <nrf_clock_is_running+0x32>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    696c:	f8d0 340c 	ldr.w	r3, [r0, #1036]	; 0x40c
    6970:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
    6974:	7013      	strb	r3, [r2, #0]
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    6976:	f8d0 340c 	ldr.w	r3, [r0, #1036]	; 0x40c
    697a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    697e:	d117      	bne.n	69b0 <nrf_clock_is_running+0x6c>
    return false;
    6980:	2000      	movs	r0, #0
    6982:	4770      	bx	lr
            if (p_clk_src != NULL)
    6984:	b122      	cbz	r2, 6990 <nrf_clock_is_running+0x4c>
                    (nrf_clock_hfclk_t)((p_reg->HFCLK192MSTAT & CLOCK_HFCLK192MSTAT_SRC_Msk)
    6986:	f8d0 345c 	ldr.w	r3, [r0, #1116]	; 0x45c
    698a:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
    698e:	7013      	strb	r3, [r2, #0]
            if ((p_reg->HFCLK192MSTAT & CLOCK_HFCLK192MSTAT_STATE_Msk)
    6990:	f8d0 345c 	ldr.w	r3, [r0, #1116]	; 0x45c
    6994:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    6998:	d10c      	bne.n	69b4 <nrf_clock_is_running+0x70>
    return false;
    699a:	2000      	movs	r0, #0
    699c:	4770      	bx	lr
            return (p_reg->HFCLKAUDIOSTAT & CLOCK_HFCLKAUDIOSTAT_STATE_Msk) ==
    699e:	f8d0 0454 	ldr.w	r0, [r0, #1108]	; 0x454
    69a2:	f3c0 4000 	ubfx	r0, r0, #16, #1
    69a6:	4770      	bx	lr
    switch (domain)
    69a8:	2000      	movs	r0, #0
    69aa:	4770      	bx	lr
                return true;
    69ac:	2001      	movs	r0, #1
    69ae:	4770      	bx	lr
                return true;
    69b0:	2001      	movs	r0, #1
    69b2:	4770      	bx	lr
                return true;
    69b4:	2001      	movs	r0, #1
}
    69b6:	4770      	bx	lr

000069b8 <clock_initial_lfclksrc_get>:
}
    69b8:	2001      	movs	r0, #1
    69ba:	4770      	bx	lr

000069bc <nrfx_power_clock_irq_init>:
extern "C" {
#endif


__STATIC_INLINE void nrfx_power_clock_irq_init(void)
{
    69bc:	b508      	push	{r3, lr}
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    69be:	2005      	movs	r0, #5
    69c0:	f7fa fd58 	bl	1474 <arch_irq_is_enabled>
    69c4:	b100      	cbz	r0, 69c8 <nrfx_power_clock_irq_init+0xc>
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    }
}
    69c6:	bd08      	pop	{r3, pc}
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    69c8:	2005      	movs	r0, #5
    69ca:	f7ff f8f6 	bl	5bba <arch_irq_enable>
}
    69ce:	e7fa      	b.n	69c6 <nrfx_power_clock_irq_init+0xa>

000069d0 <clock_stop>:
{
    69d0:	b570      	push	{r4, r5, r6, lr}
    69d2:	b082      	sub	sp, #8
    69d4:	4606      	mov	r6, r0
    switch (domain)
    69d6:	2803      	cmp	r0, #3
    69d8:	d855      	bhi.n	6a86 <clock_stop+0xb6>
    69da:	e8df f000 	tbb	[pc, r0]
    69de:	1702      	.short	0x1702
    69e0:	3123      	.short	0x3123
    p_reg->INTENCLR = mask;
    69e2:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    69e6:	2202      	movs	r2, #2
    69e8:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    69ec:	2200      	movs	r2, #0
    69ee:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    69f2:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    69f6:	2201      	movs	r2, #1
    69f8:	60da      	str	r2, [r3, #12]
    nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    69fa:	2301      	movs	r3, #1
    69fc:	f88d 3007 	strb.w	r3, [sp, #7]
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    6a00:	429e      	cmp	r6, r3
    6a02:	d02b      	beq.n	6a5c <clock_stop+0x8c>
    6a04:	2500      	movs	r5, #0
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
    6a06:	f242 7410 	movw	r4, #10000	; 0x2710
    6a0a:	e02f      	b.n	6a6c <clock_stop+0x9c>
    p_reg->INTENCLR = mask;
    6a0c:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    6a10:	2201      	movs	r2, #1
    6a12:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6a16:	2100      	movs	r1, #0
    6a18:	f8c3 1100 	str.w	r1, [r3, #256]	; 0x100
    6a1c:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6a20:	605a      	str	r2, [r3, #4]
}
    6a22:	e7ea      	b.n	69fa <clock_stop+0x2a>
    p_reg->INTENCLR = mask;
    6a24:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    6a28:	f44f 7200 	mov.w	r2, #512	; 0x200
    6a2c:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6a30:	2200      	movs	r2, #0
    6a32:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
    6a36:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6a3a:	2201      	movs	r2, #1
    6a3c:	625a      	str	r2, [r3, #36]	; 0x24
}
    6a3e:	e7dc      	b.n	69fa <clock_stop+0x2a>
    p_reg->INTENCLR = mask;
    6a40:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    6a44:	f44f 7280 	mov.w	r2, #256	; 0x100
    6a48:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6a4c:	2200      	movs	r2, #0
    6a4e:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    6a52:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6a56:	2201      	movs	r2, #1
    6a58:	61da      	str	r2, [r3, #28]
}
    6a5a:	e7ce      	b.n	69fa <clock_stop+0x2a>
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    6a5c:	f10d 0507 	add.w	r5, sp, #7
    6a60:	e7d1      	b.n	6a06 <clock_stop+0x36>
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
    6a62:	2001      	movs	r0, #1
    6a64:	f7ff ff6a 	bl	693c <nrfx_busy_wait>
    6a68:	3c01      	subs	r4, #1
    6a6a:	d00c      	beq.n	6a86 <clock_stop+0xb6>
    return nrf_clock_is_running(NRF_CLOCK, domain, p_clk_src);
    6a6c:	462a      	mov	r2, r5
    6a6e:	4631      	mov	r1, r6
    6a70:	f04f 2050 	mov.w	r0, #1342197760	; 0x50005000
    6a74:	f7ff ff66 	bl	6944 <nrf_clock_is_running>
    6a78:	b128      	cbz	r0, 6a86 <clock_stop+0xb6>
    6a7a:	2d00      	cmp	r5, #0
    6a7c:	d0f1      	beq.n	6a62 <clock_stop+0x92>
    6a7e:	f89d 3007 	ldrb.w	r3, [sp, #7]
    6a82:	2b01      	cmp	r3, #1
    6a84:	d0ed      	beq.n	6a62 <clock_stop+0x92>
}
    6a86:	b002      	add	sp, #8
    6a88:	bd70      	pop	{r4, r5, r6, pc}

00006a8a <clock_lfclksrc_tweak>:
{
    6a8a:	b538      	push	{r3, r4, r5, lr}
    6a8c:	4604      	mov	r4, r0
    bool is_correct_clk = (*p_lfclksrc == NRFX_CLOCK_CONFIG_LF_SRC);
    6a8e:	7803      	ldrb	r3, [r0, #0]
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
    6a90:	2b02      	cmp	r3, #2
    6a92:	d006      	beq.n	6aa2 <clock_lfclksrc_tweak+0x18>
    6a94:	2b01      	cmp	r3, #1
    6a96:	d000      	beq.n	6a9a <clock_lfclksrc_tweak+0x10>
    6a98:	2300      	movs	r3, #0
    if (!is_correct_clk)
    6a9a:	461d      	mov	r5, r3
    6a9c:	b11b      	cbz	r3, 6aa6 <clock_lfclksrc_tweak+0x1c>
}
    6a9e:	4628      	mov	r0, r5
    6aa0:	bd38      	pop	{r3, r4, r5, pc}
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
    6aa2:	2301      	movs	r3, #1
    6aa4:	e7f9      	b.n	6a9a <clock_lfclksrc_tweak+0x10>
        clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    6aa6:	2000      	movs	r0, #0
    6aa8:	f7ff ff92 	bl	69d0 <clock_stop>
        *p_lfclksrc = clock_initial_lfclksrc_get();
    6aac:	f7ff ff84 	bl	69b8 <clock_initial_lfclksrc_get>
    6ab0:	7020      	strb	r0, [r4, #0]
    6ab2:	e7f4      	b.n	6a9e <clock_lfclksrc_tweak+0x14>

00006ab4 <nrfx_clock_enable>:
{
    6ab4:	b508      	push	{r3, lr}
    nrfx_power_clock_irq_init();
    6ab6:	f7ff ff81 	bl	69bc <nrfx_power_clock_irq_init>
    nrf_clock_lf_src_set(NRF_CLOCK, clock_initial_lfclksrc_get());
    6aba:	f7ff ff7d 	bl	69b8 <clock_initial_lfclksrc_get>
    p_reg->LFCLKSRC = (uint32_t)(source);
    6abe:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    6ac2:	f8c3 0518 	str.w	r0, [r3, #1304]	; 0x518
}

#if NRF_CLOCK_HAS_HFCLKSRC
NRF_STATIC_INLINE void nrf_clock_hf_src_set(NRF_CLOCK_Type * p_reg, nrf_clock_hfclk_t source)
{
    p_reg->HFCLKSRC = (uint32_t)(source);
    6ac6:	2201      	movs	r2, #1
    6ac8:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
                                   >> CLOCK_HFCLK192MCTRL_HCLK192M_Pos);
}

NRF_STATIC_INLINE void nrf_clock_hfclk192m_src_set(NRF_CLOCK_Type * p_reg, nrf_clock_hfclk_t source)
{
    p_reg->HFCLK192MSRC = (uint32_t)(source);
    6acc:	f8c3 2580 	str.w	r2, [r3, #1408]	; 0x580
}
    6ad0:	bd08      	pop	{r3, pc}

00006ad2 <nrfx_clock_start>:
    switch (domain)
    6ad2:	2803      	cmp	r0, #3
    6ad4:	d871      	bhi.n	6bba <nrfx_clock_start+0xe8>
    6ad6:	e8df f000 	tbb	[pc, r0]
    6ada:	4802      	.short	0x4802
    6adc:	6254      	.short	0x6254
{
    6ade:	b500      	push	{lr}
    6ae0:	b083      	sub	sp, #12
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    6ae2:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    6ae6:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
    6aea:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
    6aee:	f88d 3007 	strb.w	r3, [sp, #7]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    6af2:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
    6af6:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    6afa:	d11d      	bne.n	6b38 <nrfx_clock_start+0x66>
            return ((p_reg->LFCLKRUN & CLOCK_LFCLKRUN_STATUS_Msk)
    6afc:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    6b00:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
                else if (nrf_clock_start_task_check(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK))
    6b04:	f013 0f01 	tst.w	r3, #1
    6b08:	d11b      	bne.n	6b42 <nrfx_clock_start+0x70>
                    lfclksrc = clock_initial_lfclksrc_get();
    6b0a:	f7ff ff55 	bl	69b8 <clock_initial_lfclksrc_get>
    6b0e:	f88d 0007 	strb.w	r0, [sp, #7]
                nrf_clock_lf_src_set(NRF_CLOCK, lfclksrc);
    6b12:	f89d 2007 	ldrb.w	r2, [sp, #7]
    p_reg->LFCLKSRC = (uint32_t)(source);
    6b16:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    6b1a:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6b1e:	2200      	movs	r2, #0
    6b20:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    6b24:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    p_reg->INTENSET = mask;
    6b28:	2202      	movs	r2, #2
    6b2a:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6b2e:	2201      	movs	r2, #1
    6b30:	609a      	str	r2, [r3, #8]
}
    6b32:	b003      	add	sp, #12
    6b34:	f85d fb04 	ldr.w	pc, [sp], #4
                    (void)clock_lfclksrc_tweak(&lfclksrc);
    6b38:	f10d 0007 	add.w	r0, sp, #7
    6b3c:	f7ff ffa5 	bl	6a8a <clock_lfclksrc_tweak>
    6b40:	e7e7      	b.n	6b12 <nrfx_clock_start+0x40>
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    6b42:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    6b46:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    6b4a:	f003 0303 	and.w	r3, r3, #3
                    lfclksrc = nrf_clock_lf_srccopy_get(NRF_CLOCK);
    6b4e:	f88d 3007 	strb.w	r3, [sp, #7]
                    if (clock_lfclksrc_tweak(&lfclksrc))
    6b52:	f10d 0007 	add.w	r0, sp, #7
    6b56:	f7ff ff98 	bl	6a8a <clock_lfclksrc_tweak>
    6b5a:	2800      	cmp	r0, #0
    6b5c:	d0d9      	beq.n	6b12 <nrfx_clock_start+0x40>
    p_reg->INTENSET = mask;
    6b5e:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    6b62:	2202      	movs	r2, #2
    6b64:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
                        break;
    6b68:	e7e3      	b.n	6b32 <nrfx_clock_start+0x60>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6b6a:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    6b6e:	2200      	movs	r2, #0
    6b70:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    6b74:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENSET = mask;
    6b78:	2201      	movs	r2, #1
    6b7a:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6b7e:	601a      	str	r2, [r3, #0]
}
    6b80:	4770      	bx	lr
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6b82:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    6b86:	2200      	movs	r2, #0
    6b88:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
    6b8c:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
    p_reg->INTENSET = mask;
    6b90:	f44f 7200 	mov.w	r2, #512	; 0x200
    6b94:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6b98:	2201      	movs	r2, #1
    6b9a:	621a      	str	r2, [r3, #32]
}
    6b9c:	4770      	bx	lr
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6b9e:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    6ba2:	2200      	movs	r2, #0
    6ba4:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    6ba8:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    p_reg->INTENSET = mask;
    6bac:	f44f 7280 	mov.w	r2, #256	; 0x100
    6bb0:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6bb4:	2201      	movs	r2, #1
    6bb6:	619a      	str	r2, [r3, #24]
}
    6bb8:	4770      	bx	lr
    6bba:	4770      	bx	lr

00006bbc <nrfx_clock_stop>:
{
    6bbc:	b508      	push	{r3, lr}
    clock_stop(domain);
    6bbe:	f7ff ff07 	bl	69d0 <clock_stop>
}
    6bc2:	bd08      	pop	{r3, pc}

00006bc4 <nrf_gpiote_event_configure>:
{
    6bc4:	b410      	push	{r4}
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    6bc6:	f501 71a2 	add.w	r1, r1, #324	; 0x144
    6bca:	f850 4021 	ldr.w	r4, [r0, r1, lsl #2]
    6bce:	f424 344f 	bic.w	r4, r4, #211968	; 0x33c00
    6bd2:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    6bd6:	f840 4021 	str.w	r4, [r0, r1, lsl #2]
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    6bda:	f850 4021 	ldr.w	r4, [r0, r1, lsl #2]
    6bde:	0212      	lsls	r2, r2, #8
    6be0:	f402 527c 	and.w	r2, r2, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk);
    6be4:	041b      	lsls	r3, r3, #16
    6be6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    6bea:	431a      	orrs	r2, r3
    6bec:	4314      	orrs	r4, r2
    6bee:	f840 4021 	str.w	r4, [r0, r1, lsl #2]
}
    6bf2:	bc10      	pop	{r4}
    6bf4:	4770      	bx	lr

00006bf6 <nrf_gpiote_task_configure>:
{
    6bf6:	b410      	push	{r4}
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk |
    6bf8:	f501 71a2 	add.w	r1, r1, #324	; 0x144
    6bfc:	f850 4021 	ldr.w	r4, [r0, r1, lsl #2]
    6c00:	f424 1499 	bic.w	r4, r4, #1253376	; 0x132000
    6c04:	f424 54f8 	bic.w	r4, r4, #7936	; 0x1f00
    6c08:	f840 4021 	str.w	r4, [r0, r1, lsl #2]
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    6c0c:	f850 4021 	ldr.w	r4, [r0, r1, lsl #2]
    6c10:	0212      	lsls	r2, r2, #8
    6c12:	f402 527c 	and.w	r2, r2, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    6c16:	041b      	lsls	r3, r3, #16
    6c18:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    6c1c:	431a      	orrs	r2, r3
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    6c1e:	f89d 3004 	ldrb.w	r3, [sp, #4]
    6c22:	051b      	lsls	r3, r3, #20
    6c24:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    6c28:	431a      	orrs	r2, r3
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    6c2a:	4314      	orrs	r4, r2
    6c2c:	f840 4021 	str.w	r4, [r0, r1, lsl #2]
}
    6c30:	bc10      	pop	{r4}
    6c32:	4770      	bx	lr

00006c34 <nrf_gpio_cfg_sense_set>:
{
    6c34:	b500      	push	{lr}
    6c36:	b085      	sub	sp, #20
    6c38:	f88d 100f 	strb.w	r1, [sp, #15]
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    6c3c:	f10d 030f 	add.w	r3, sp, #15
    6c40:	9301      	str	r3, [sp, #4]
    6c42:	2100      	movs	r1, #0
    6c44:	9100      	str	r1, [sp, #0]
    6c46:	460b      	mov	r3, r1
    6c48:	460a      	mov	r2, r1
    6c4a:	f7fc fb35 	bl	32b8 <nrf_gpio_reconfigure>
}
    6c4e:	b005      	add	sp, #20
    6c50:	f85d fb04 	ldr.w	pc, [sp], #4

00006c54 <pin_is_task_output>:
{
    6c54:	b510      	push	{r4, lr}
    6c56:	4604      	mov	r4, r0
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    6c58:	f7fc fbe0 	bl	341c <pin_is_output>
    6c5c:	b128      	cbz	r0, 6c6a <pin_is_task_output+0x16>
    6c5e:	4620      	mov	r0, r4
    6c60:	f7fc fbc6 	bl	33f0 <pin_in_use_by_te>
    6c64:	b118      	cbz	r0, 6c6e <pin_is_task_output+0x1a>
    6c66:	2001      	movs	r0, #1
    6c68:	e000      	b.n	6c6c <pin_is_task_output+0x18>
    6c6a:	2000      	movs	r0, #0
}
    6c6c:	bd10      	pop	{r4, pc}
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    6c6e:	2000      	movs	r0, #0
    6c70:	e7fc      	b.n	6c6c <pin_is_task_output+0x18>

00006c72 <pin_is_input>:
{
    6c72:	b508      	push	{r3, lr}
    return !pin_is_output(pin);
    6c74:	f7fc fbd2 	bl	341c <pin_is_output>
    6c78:	f080 0001 	eor.w	r0, r0, #1
}
    6c7c:	b2c0      	uxtb	r0, r0
    6c7e:	bd08      	pop	{r3, pc}

00006c80 <gpiote_polarity_to_trigger>:
}
    6c80:	4770      	bx	lr

00006c82 <gpiote_trigger_to_polarity>:
}
    6c82:	4770      	bx	lr

00006c84 <is_level>:
}
    6c84:	2803      	cmp	r0, #3
    6c86:	bf94      	ite	ls
    6c88:	2000      	movls	r0, #0
    6c8a:	2001      	movhi	r0, #1
    6c8c:	4770      	bx	lr

00006c8e <latch_pending_read_and_check>:
{
    6c8e:	b510      	push	{r4, lr}
    6c90:	4604      	mov	r4, r0
    nrf_gpio_latches_read_and_clear(0, GPIO_COUNT, latch);
    6c92:	4602      	mov	r2, r0
    6c94:	2102      	movs	r1, #2
    6c96:	2000      	movs	r0, #0
    6c98:	f7fc fb80 	bl	339c <nrf_gpio_latches_read_and_clear>
    for (uint32_t port_idx = 0; port_idx < GPIO_COUNT; port_idx++)
    6c9c:	2300      	movs	r3, #0
    6c9e:	2b01      	cmp	r3, #1
    6ca0:	d804      	bhi.n	6cac <latch_pending_read_and_check+0x1e>
        if (latch[port_idx])
    6ca2:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
    6ca6:	b91a      	cbnz	r2, 6cb0 <latch_pending_read_and_check+0x22>
    for (uint32_t port_idx = 0; port_idx < GPIO_COUNT; port_idx++)
    6ca8:	3301      	adds	r3, #1
    6caa:	e7f8      	b.n	6c9e <latch_pending_read_and_check+0x10>
    return false;
    6cac:	2000      	movs	r0, #0
}
    6cae:	bd10      	pop	{r4, pc}
            return true;
    6cb0:	2001      	movs	r0, #1
    6cb2:	e7fc      	b.n	6cae <latch_pending_read_and_check+0x20>

00006cb4 <z_device_is_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
    6cb4:	b160      	cbz	r0, 6cd0 <z_device_is_ready+0x1c>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
    6cb6:	68c3      	ldr	r3, [r0, #12]
    6cb8:	785a      	ldrb	r2, [r3, #1]
    6cba:	f012 0f01 	tst.w	r2, #1
    6cbe:	d003      	beq.n	6cc8 <z_device_is_ready+0x14>
    6cc0:	781b      	ldrb	r3, [r3, #0]
    6cc2:	b11b      	cbz	r3, 6ccc <z_device_is_ready+0x18>
    6cc4:	2000      	movs	r0, #0
    6cc6:	4770      	bx	lr
    6cc8:	2000      	movs	r0, #0
    6cca:	4770      	bx	lr
    6ccc:	2001      	movs	r0, #1
    6cce:	4770      	bx	lr
		return false;
    6cd0:	2000      	movs	r0, #0
}
    6cd2:	4770      	bx	lr

00006cd4 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    6cd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6cd6:	4605      	mov	r5, r0
    6cd8:	460e      	mov	r6, r1
	__asm__ volatile(
    6cda:	f04f 0320 	mov.w	r3, #32
    6cde:	f3ef 8711 	mrs	r7, BASEPRI
    6ce2:	f383 8812 	msr	BASEPRI_MAX, r3
    6ce6:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
    6cea:	f7fd ffd7 	bl	4c9c <z_impl_z_current_get>
    6cee:	4604      	mov	r4, r0

#ifndef CONFIG_XTENSA
	coredump(reason, esf, thread);
#endif

	k_sys_fatal_error_handler(reason, esf);
    6cf0:	4631      	mov	r1, r6
    6cf2:	4628      	mov	r0, r5
    6cf4:	f7ff fd79 	bl	67ea <k_sys_fatal_error_handler>
	__asm__ volatile(
    6cf8:	f387 8811 	msr	BASEPRI, r7
    6cfc:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    6d00:	4620      	mov	r0, r4
    6d02:	f7fa fe75 	bl	19f0 <z_impl_k_thread_abort>
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
    6d06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00006d08 <z_early_memset>:
{
    6d08:	b508      	push	{r3, lr}
	(void) memset(dst, c, n);
    6d0a:	f7ff f86c 	bl	5de6 <memset>
}
    6d0e:	bd08      	pop	{r3, pc}

00006d10 <z_early_memcpy>:
{
    6d10:	b508      	push	{r3, lr}
	(void) memcpy(dst, src, n);
    6d12:	f7ff f839 	bl	5d88 <memcpy>
}
    6d16:	bd08      	pop	{r3, pc}

00006d18 <create_free_list>:
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    6d18:	68c2      	ldr	r2, [r0, #12]
    6d1a:	6903      	ldr	r3, [r0, #16]
    6d1c:	431a      	orrs	r2, r3
    6d1e:	f012 0203 	ands.w	r2, r2, #3
    6d22:	d10d      	bne.n	6d40 <create_free_list+0x28>
	slab->free_list = NULL;
    6d24:	2100      	movs	r1, #0
    6d26:	6141      	str	r1, [r0, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    6d28:	e005      	b.n	6d36 <create_free_list+0x1e>
		*(char **)p = slab->free_list;
    6d2a:	6941      	ldr	r1, [r0, #20]
    6d2c:	6019      	str	r1, [r3, #0]
		slab->free_list = p;
    6d2e:	6143      	str	r3, [r0, #20]
		p += slab->block_size;
    6d30:	68c1      	ldr	r1, [r0, #12]
    6d32:	440b      	add	r3, r1
	for (j = 0U; j < slab->num_blocks; j++) {
    6d34:	3201      	adds	r2, #1
    6d36:	6881      	ldr	r1, [r0, #8]
    6d38:	4291      	cmp	r1, r2
    6d3a:	d8f6      	bhi.n	6d2a <create_free_list+0x12>
	return 0;
    6d3c:	2000      	movs	r0, #0
    6d3e:	4770      	bx	lr
		return -EINVAL;
    6d40:	f06f 0015 	mvn.w	r0, #21
}
    6d44:	4770      	bx	lr

00006d46 <k_mem_slab_init>:
{
    6d46:	b510      	push	{r4, lr}
    6d48:	4604      	mov	r4, r0
	slab->num_blocks = num_blocks;
    6d4a:	6083      	str	r3, [r0, #8]
	slab->block_size = block_size;
    6d4c:	60c2      	str	r2, [r0, #12]
	slab->buffer = buffer;
    6d4e:	6101      	str	r1, [r0, #16]
	slab->num_used = 0U;
    6d50:	2300      	movs	r3, #0
    6d52:	6183      	str	r3, [r0, #24]
	rc = create_free_list(slab);
    6d54:	f7ff ffe0 	bl	6d18 <create_free_list>
	if (rc < 0) {
    6d58:	2800      	cmp	r0, #0
    6d5a:	db01      	blt.n	6d60 <k_mem_slab_init+0x1a>
	list->head = (sys_dnode_t *)list;
    6d5c:	6024      	str	r4, [r4, #0]
	list->tail = (sys_dnode_t *)list;
    6d5e:	6064      	str	r4, [r4, #4]
}
    6d60:	bd10      	pop	{r4, pc}

00006d62 <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
    6d62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6d66:	4604      	mov	r4, r0
    6d68:	460d      	mov	r5, r1
	__asm__ volatile(
    6d6a:	f04f 0320 	mov.w	r3, #32
    6d6e:	f3ef 8611 	mrs	r6, BASEPRI
    6d72:	f383 8812 	msr	BASEPRI_MAX, r3
    6d76:	f3bf 8f6f 	isb	sy
    6d7a:	4637      	mov	r7, r6
	k_spinlock_key_t key = k_spin_lock(&slab->lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, free, slab);
	if (slab->free_list == NULL && IS_ENABLED(CONFIG_MULTITHREADING)) {
    6d7c:	6943      	ldr	r3, [r0, #20]
    6d7e:	b16b      	cbz	r3, 6d9c <k_mem_slab_free+0x3a>
			z_ready_thread(pending_thread);
			z_reschedule(&slab->lock, key);
			return;
		}
	}
	**(char ***) mem = slab->free_list;
    6d80:	682b      	ldr	r3, [r5, #0]
    6d82:	6962      	ldr	r2, [r4, #20]
    6d84:	601a      	str	r2, [r3, #0]
	slab->free_list = *(char **) mem;
    6d86:	682b      	ldr	r3, [r5, #0]
    6d88:	6163      	str	r3, [r4, #20]
	slab->num_used--;
    6d8a:	69a3      	ldr	r3, [r4, #24]
    6d8c:	3b01      	subs	r3, #1
    6d8e:	61a3      	str	r3, [r4, #24]
	__asm__ volatile(
    6d90:	f387 8811 	msr	BASEPRI, r7
    6d94:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

	k_spin_unlock(&slab->lock, key);
}
    6d98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    6d9c:	f100 0808 	add.w	r8, r0, #8
		struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
    6da0:	f000 fa12 	bl	71c8 <z_unpend_first_thread>
		if (pending_thread != NULL) {
    6da4:	2800      	cmp	r0, #0
    6da6:	d0eb      	beq.n	6d80 <k_mem_slab_free+0x1e>
			z_thread_return_value_set_with_data(pending_thread, 0, *mem);
    6da8:	682a      	ldr	r2, [r5, #0]
    6daa:	2100      	movs	r1, #0
    6dac:	f8c0 10ac 	str.w	r1, [r0, #172]	; 0xac
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
    6db0:	6142      	str	r2, [r0, #20]
			z_ready_thread(pending_thread);
    6db2:	f000 f972 	bl	709a <z_ready_thread>
			z_reschedule(&slab->lock, key);
    6db6:	4631      	mov	r1, r6
    6db8:	4640      	mov	r0, r8
    6dba:	f7fd fc3d 	bl	4638 <z_reschedule>
			return;
    6dbe:	e7eb      	b.n	6d98 <k_mem_slab_free+0x36>

00006dc0 <setup_thread_stack>:
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    6dc0:	3207      	adds	r2, #7
    6dc2:	f022 0207 	bic.w	r2, r2, #7
	new_thread->stack_info.start = (uintptr_t)stack_buf_start;
    6dc6:	f8c0 1098 	str.w	r1, [r0, #152]	; 0x98
	new_thread->stack_info.size = stack_buf_size;
    6dca:	f8c0 209c 	str.w	r2, [r0, #156]	; 0x9c
	new_thread->stack_info.delta = delta;
    6dce:	2300      	movs	r3, #0
    6dd0:	f8c0 30a0 	str.w	r3, [r0, #160]	; 0xa0
}
    6dd4:	1888      	adds	r0, r1, r2
    6dd6:	4770      	bx	lr

00006dd8 <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    6dd8:	f3ef 8005 	mrs	r0, IPSR
}
    6ddc:	3800      	subs	r0, #0
    6dde:	bf18      	it	ne
    6de0:	2001      	movne	r0, #1
    6de2:	4770      	bx	lr

00006de4 <z_impl_k_thread_start>:
{
    6de4:	b508      	push	{r3, lr}
	z_sched_start(thread);
    6de6:	f7fd fd51 	bl	488c <z_sched_start>
}
    6dea:	bd08      	pop	{r3, pc}

00006dec <z_init_thread_base>:
#endif

void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
    6dec:	b410      	push	{r4}
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
    6dee:	2400      	movs	r4, #0
    6df0:	6084      	str	r4, [r0, #8]
	thread_base->user_options = (uint8_t)options;
    6df2:	7303      	strb	r3, [r0, #12]
	thread_base->thread_state = (uint8_t)initial_state;
    6df4:	7342      	strb	r2, [r0, #13]

	thread_base->prio = priority;
    6df6:	7381      	strb	r1, [r0, #14]

	thread_base->sched_locked = 0U;
    6df8:	73c4      	strb	r4, [r0, #15]
	node->next = NULL;
    6dfa:	6184      	str	r4, [r0, #24]
	node->prev = NULL;
    6dfc:	61c4      	str	r4, [r0, #28]
#endif

	/* swap_data does not need to be initialized */

	z_init_thread_timeout(thread_base);
}
    6dfe:	bc10      	pop	{r4}
    6e00:	4770      	bx	lr

00006e02 <z_impl_k_thread_create>:
{
    6e02:	b5f0      	push	{r4, r5, r6, r7, lr}
    6e04:	b087      	sub	sp, #28
    6e06:	4604      	mov	r4, r0
    6e08:	9e12      	ldr	r6, [sp, #72]	; 0x48
    6e0a:	9d13      	ldr	r5, [sp, #76]	; 0x4c
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    6e0c:	2700      	movs	r7, #0
    6e0e:	9705      	str	r7, [sp, #20]
    6e10:	9f10      	ldr	r7, [sp, #64]	; 0x40
    6e12:	9704      	str	r7, [sp, #16]
    6e14:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    6e16:	9703      	str	r7, [sp, #12]
    6e18:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    6e1a:	9702      	str	r7, [sp, #8]
    6e1c:	9f0d      	ldr	r7, [sp, #52]	; 0x34
    6e1e:	9701      	str	r7, [sp, #4]
    6e20:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    6e22:	9700      	str	r7, [sp, #0]
    6e24:	f7fd f864 	bl	3ef0 <z_setup_new_thread>
	if (!K_TIMEOUT_EQ(delay, K_FOREVER)) {
    6e28:	f1b5 3fff 	cmp.w	r5, #4294967295
    6e2c:	bf08      	it	eq
    6e2e:	f1b6 3fff 	cmpeq.w	r6, #4294967295
    6e32:	d102      	bne.n	6e3a <z_impl_k_thread_create+0x38>
}
    6e34:	4620      	mov	r0, r4
    6e36:	b007      	add	sp, #28
    6e38:	bdf0      	pop	{r4, r5, r6, r7, pc}
		schedule_new_thread(new_thread, delay);
    6e3a:	4632      	mov	r2, r6
    6e3c:	462b      	mov	r3, r5
    6e3e:	4620      	mov	r0, r4
    6e40:	f7fd f848 	bl	3ed4 <schedule_new_thread>
    6e44:	e7f6      	b.n	6e34 <z_impl_k_thread_create+0x32>

00006e46 <z_pm_save_idle_exit>:
{
    6e46:	b508      	push	{r3, lr}
	pm_system_resume();
    6e48:	f7fa f8a4 	bl	f94 <pm_system_resume>
	sys_clock_idle_exit();
    6e4c:	f7ff fbd4 	bl	65f8 <sys_clock_idle_exit>
}
    6e50:	bd08      	pop	{r3, pc}

00006e52 <new_prio_for_inheritance>:
	int new_prio = z_is_prio_higher(target, limit) ? target : limit;
    6e52:	4288      	cmp	r0, r1
    6e54:	da00      	bge.n	6e58 <new_prio_for_inheritance+0x6>
    6e56:	4601      	mov	r1, r0
	return z_is_under_prio_ceiling(prio) ? prio : CONFIG_PRIORITY_CEILING;
    6e58:	f111 0f7f 	cmn.w	r1, #127	; 0x7f
    6e5c:	db01      	blt.n	6e62 <new_prio_for_inheritance+0x10>
    6e5e:	4608      	mov	r0, r1
    6e60:	4770      	bx	lr
    6e62:	f06f 007e 	mvn.w	r0, #126	; 0x7e
}
    6e66:	4770      	bx	lr

00006e68 <adjust_owner_prio>:
{
    6e68:	b508      	push	{r3, lr}
	if (mutex->owner->base.prio != new_prio) {
    6e6a:	6880      	ldr	r0, [r0, #8]
    6e6c:	f990 300e 	ldrsb.w	r3, [r0, #14]
    6e70:	428b      	cmp	r3, r1
    6e72:	d101      	bne.n	6e78 <adjust_owner_prio+0x10>
	return false;
    6e74:	2000      	movs	r0, #0
}
    6e76:	bd08      	pop	{r3, pc}
		return z_set_prio(mutex->owner, new_prio);
    6e78:	f7fd fd5e 	bl	4938 <z_set_prio>
    6e7c:	e7fb      	b.n	6e76 <adjust_owner_prio+0xe>

00006e7e <z_impl_k_mutex_init>:
{
    6e7e:	4603      	mov	r3, r0
	mutex->owner = NULL;
    6e80:	2000      	movs	r0, #0
    6e82:	6098      	str	r0, [r3, #8]
	mutex->lock_count = 0U;
    6e84:	60d8      	str	r0, [r3, #12]
	list->head = (sys_dnode_t *)list;
    6e86:	601b      	str	r3, [r3, #0]
	list->tail = (sys_dnode_t *)list;
    6e88:	605b      	str	r3, [r3, #4]
}
    6e8a:	4770      	bx	lr

00006e8c <sys_slist_remove>:
Z_GENLIST_REMOVE(slist, snode)
    6e8c:	460b      	mov	r3, r1
    6e8e:	b139      	cbz	r1, 6ea0 <sys_slist_remove+0x14>
	return node->next;
    6e90:	6811      	ldr	r1, [r2, #0]
	parent->next = child;
    6e92:	6019      	str	r1, [r3, #0]
	return list->tail;
    6e94:	6841      	ldr	r1, [r0, #4]
Z_GENLIST_REMOVE(slist, snode)
    6e96:	428a      	cmp	r2, r1
    6e98:	d009      	beq.n	6eae <sys_slist_remove+0x22>
	parent->next = child;
    6e9a:	2300      	movs	r3, #0
    6e9c:	6013      	str	r3, [r2, #0]
Z_GENLIST_REMOVE(slist, snode)
    6e9e:	4770      	bx	lr
	return node->next;
    6ea0:	6813      	ldr	r3, [r2, #0]
	list->head = node;
    6ea2:	6003      	str	r3, [r0, #0]
	return list->tail;
    6ea4:	6841      	ldr	r1, [r0, #4]
Z_GENLIST_REMOVE(slist, snode)
    6ea6:	428a      	cmp	r2, r1
    6ea8:	d1f7      	bne.n	6e9a <sys_slist_remove+0xe>
	list->tail = node;
    6eaa:	6043      	str	r3, [r0, #4]
}
    6eac:	e7f5      	b.n	6e9a <sys_slist_remove+0xe>
	list->tail = node;
    6eae:	6043      	str	r3, [r0, #4]
}
    6eb0:	e7f3      	b.n	6e9a <sys_slist_remove+0xe>

00006eb2 <notify_queue_locked>:
	if (queue != NULL) {
    6eb2:	b130      	cbz	r0, 6ec2 <notify_queue_locked+0x10>
{
    6eb4:	b508      	push	{r3, lr}
		rv = z_sched_wake(&queue->notifyq, 0, NULL);
    6eb6:	2200      	movs	r2, #0
    6eb8:	4611      	mov	r1, r2
    6eba:	30b8      	adds	r0, #184	; 0xb8
    6ebc:	f000 f9aa 	bl	7214 <z_sched_wake>
}
    6ec0:	bd08      	pop	{r3, pc}
	bool rv = false;
    6ec2:	2000      	movs	r0, #0
}
    6ec4:	4770      	bx	lr

00006ec6 <submit_to_queue_locked>:
{
    6ec6:	b570      	push	{r4, r5, r6, lr}
    6ec8:	460d      	mov	r5, r1
	return (*flagp & BIT(bit)) != 0U;
    6eca:	68c3      	ldr	r3, [r0, #12]
	if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    6ecc:	f013 0f02 	tst.w	r3, #2
    6ed0:	d122      	bne.n	6f18 <submit_to_queue_locked+0x52>
    6ed2:	4604      	mov	r4, r0
	} else if (!flag_test(&work->flags, K_WORK_QUEUED_BIT)) {
    6ed4:	f013 0f04 	tst.w	r3, #4
    6ed8:	d123      	bne.n	6f22 <submit_to_queue_locked+0x5c>
		if (*queuep == NULL) {
    6eda:	680b      	ldr	r3, [r1, #0]
    6edc:	b1ab      	cbz	r3, 6f0a <submit_to_queue_locked+0x44>
	return (*flagp & BIT(bit)) != 0U;
    6ede:	68e3      	ldr	r3, [r4, #12]
		if (flag_test(&work->flags, K_WORK_RUNNING_BIT)) {
    6ee0:	f013 0f01 	tst.w	r3, #1
    6ee4:	d014      	beq.n	6f10 <submit_to_queue_locked+0x4a>
			*queuep = work->queue;
    6ee6:	68a3      	ldr	r3, [r4, #8]
    6ee8:	602b      	str	r3, [r5, #0]
			ret = 2;
    6eea:	2602      	movs	r6, #2
		int rc = queue_submit_locked(*queuep, work);
    6eec:	4621      	mov	r1, r4
    6eee:	6828      	ldr	r0, [r5, #0]
    6ef0:	f7fd f9d8 	bl	42a4 <queue_submit_locked>
		if (rc < 0) {
    6ef4:	2800      	cmp	r0, #0
    6ef6:	db11      	blt.n	6f1c <submit_to_queue_locked+0x56>
	*flagp |= BIT(bit);
    6ef8:	68e3      	ldr	r3, [r4, #12]
    6efa:	f043 0304 	orr.w	r3, r3, #4
    6efe:	60e3      	str	r3, [r4, #12]
			work->queue = *queuep;
    6f00:	682b      	ldr	r3, [r5, #0]
    6f02:	60a3      	str	r3, [r4, #8]
	if (ret <= 0) {
    6f04:	b136      	cbz	r6, 6f14 <submit_to_queue_locked+0x4e>
    6f06:	4630      	mov	r0, r6
	return ret;
    6f08:	e00a      	b.n	6f20 <submit_to_queue_locked+0x5a>
			*queuep = work->queue;
    6f0a:	6883      	ldr	r3, [r0, #8]
    6f0c:	600b      	str	r3, [r1, #0]
    6f0e:	e7e6      	b.n	6ede <submit_to_queue_locked+0x18>
		ret = 1;
    6f10:	2601      	movs	r6, #1
    6f12:	e7eb      	b.n	6eec <submit_to_queue_locked+0x26>
    6f14:	4630      	mov	r0, r6
    6f16:	e001      	b.n	6f1c <submit_to_queue_locked+0x56>
		ret = -EBUSY;
    6f18:	f06f 000f 	mvn.w	r0, #15
		*queuep = NULL;
    6f1c:	2300      	movs	r3, #0
    6f1e:	602b      	str	r3, [r5, #0]
}
    6f20:	bd70      	pop	{r4, r5, r6, pc}
	int ret = 0;
    6f22:	2000      	movs	r0, #0
    6f24:	e7fa      	b.n	6f1c <submit_to_queue_locked+0x56>

00006f26 <work_timeout>:
{
    6f26:	b510      	push	{r4, lr}
    6f28:	b082      	sub	sp, #8
    6f2a:	4603      	mov	r3, r0
	__asm__ volatile(
    6f2c:	f04f 0220 	mov.w	r2, #32
    6f30:	f3ef 8411 	mrs	r4, BASEPRI
    6f34:	f382 8812 	msr	BASEPRI_MAX, r2
    6f38:	f3bf 8f6f 	isb	sy
	struct k_work_q *queue = NULL;
    6f3c:	2200      	movs	r2, #0
    6f3e:	9201      	str	r2, [sp, #4]
	return (*flagp & BIT(bit)) != 0U;
    6f40:	f850 2c04 	ldr.w	r2, [r0, #-4]
	*flagp &= ~BIT(bit);
    6f44:	f022 0108 	bic.w	r1, r2, #8
    6f48:	f840 1c04 	str.w	r1, [r0, #-4]
	if (flag_test_and_clear(&wp->flags, K_WORK_DELAYED_BIT)) {
    6f4c:	f012 0f08 	tst.w	r2, #8
    6f50:	d105      	bne.n	6f5e <work_timeout+0x38>
	__asm__ volatile(
    6f52:	f384 8811 	msr	BASEPRI, r4
    6f56:	f3bf 8f6f 	isb	sy
}
    6f5a:	b002      	add	sp, #8
    6f5c:	bd10      	pop	{r4, pc}
    6f5e:	3810      	subs	r0, #16
		queue = dw->queue;
    6f60:	699b      	ldr	r3, [r3, #24]
    6f62:	9301      	str	r3, [sp, #4]
		(void)submit_to_queue_locked(wp, &queue);
    6f64:	a901      	add	r1, sp, #4
    6f66:	f7ff ffae 	bl	6ec6 <submit_to_queue_locked>
    6f6a:	e7f2      	b.n	6f52 <work_timeout+0x2c>

00006f6c <unschedule_locked>:
{
    6f6c:	b508      	push	{r3, lr}
	return (*flagp & BIT(bit)) != 0U;
    6f6e:	68c3      	ldr	r3, [r0, #12]
	*flagp &= ~BIT(bit);
    6f70:	f023 0208 	bic.w	r2, r3, #8
    6f74:	60c2      	str	r2, [r0, #12]
	if (flag_test_and_clear(&work->flags, K_WORK_DELAYED_BIT)) {
    6f76:	f013 0f08 	tst.w	r3, #8
    6f7a:	d101      	bne.n	6f80 <unschedule_locked+0x14>
	bool ret = false;
    6f7c:	2000      	movs	r0, #0
}
    6f7e:	bd08      	pop	{r3, pc}
		z_abort_timeout(&dwork->timeout);
    6f80:	3010      	adds	r0, #16
    6f82:	f000 f98c 	bl	729e <z_abort_timeout>
		ret = true;
    6f86:	2001      	movs	r0, #1
    6f88:	e7f9      	b.n	6f7e <unschedule_locked+0x12>

00006f8a <k_work_init_delayable>:
{
    6f8a:	b538      	push	{r3, r4, r5, lr}
    6f8c:	4604      	mov	r4, r0
    6f8e:	460d      	mov	r5, r1
	*dwork = (struct k_work_delayable){
    6f90:	2230      	movs	r2, #48	; 0x30
    6f92:	2100      	movs	r1, #0
    6f94:	f7fe ff27 	bl	5de6 <memset>
    6f98:	6065      	str	r5, [r4, #4]
    6f9a:	f44f 7380 	mov.w	r3, #256	; 0x100
    6f9e:	60e3      	str	r3, [r4, #12]
}
    6fa0:	bd38      	pop	{r3, r4, r5, pc}

00006fa2 <k_work_schedule_for_queue>:
{
    6fa2:	b510      	push	{r4, lr}
    6fa4:	b082      	sub	sp, #8
    6fa6:	9001      	str	r0, [sp, #4]
	__asm__ volatile(
    6fa8:	f04f 0020 	mov.w	r0, #32
    6fac:	f3ef 8411 	mrs	r4, BASEPRI
    6fb0:	f380 8812 	msr	BASEPRI_MAX, r0
    6fb4:	f3bf 8f6f 	isb	sy
	return *flagp;
    6fb8:	68c8      	ldr	r0, [r1, #12]
	if ((work_busy_get_locked(work) & ~K_WORK_RUNNING) == 0U) {
    6fba:	f010 0f0e 	tst.w	r0, #14
    6fbe:	d006      	beq.n	6fce <k_work_schedule_for_queue+0x2c>
	int ret = 0;
    6fc0:	2000      	movs	r0, #0
	__asm__ volatile(
    6fc2:	f384 8811 	msr	BASEPRI, r4
    6fc6:	f3bf 8f6f 	isb	sy
}
    6fca:	b002      	add	sp, #8
    6fcc:	bd10      	pop	{r4, pc}
		ret = schedule_for_queue_locked(&queue, dwork, delay);
    6fce:	a801      	add	r0, sp, #4
    6fd0:	f7fd fa4e 	bl	4470 <schedule_for_queue_locked>
    6fd4:	e7f5      	b.n	6fc2 <k_work_schedule_for_queue+0x20>

00006fd6 <k_work_reschedule_for_queue>:
{
    6fd6:	b5f0      	push	{r4, r5, r6, r7, lr}
    6fd8:	b083      	sub	sp, #12
    6fda:	9001      	str	r0, [sp, #4]
    6fdc:	460c      	mov	r4, r1
    6fde:	4616      	mov	r6, r2
    6fe0:	461d      	mov	r5, r3
	__asm__ volatile(
    6fe2:	f04f 0320 	mov.w	r3, #32
    6fe6:	f3ef 8711 	mrs	r7, BASEPRI
    6fea:	f383 8812 	msr	BASEPRI_MAX, r3
    6fee:	f3bf 8f6f 	isb	sy
	(void)unschedule_locked(dwork);
    6ff2:	4608      	mov	r0, r1
    6ff4:	f7ff ffba 	bl	6f6c <unschedule_locked>
	ret = schedule_for_queue_locked(&queue, dwork, delay);
    6ff8:	4632      	mov	r2, r6
    6ffa:	462b      	mov	r3, r5
    6ffc:	4621      	mov	r1, r4
    6ffe:	a801      	add	r0, sp, #4
    7000:	f7fd fa36 	bl	4470 <schedule_for_queue_locked>
	__asm__ volatile(
    7004:	f387 8811 	msr	BASEPRI, r7
    7008:	f3bf 8f6f 	isb	sy
}
    700c:	b003      	add	sp, #12
    700e:	bdf0      	pop	{r4, r5, r6, r7, pc}

00007010 <thread_active_elsewhere>:
}
    7010:	2000      	movs	r0, #0
    7012:	4770      	bx	lr

00007014 <pended_on_thread>:
}
    7014:	6880      	ldr	r0, [r0, #8]
    7016:	4770      	bx	lr

00007018 <z_sched_prio_cmp>:
	int32_t b1 = thread_1->base.prio;
    7018:	f990 300e 	ldrsb.w	r3, [r0, #14]
	int32_t b2 = thread_2->base.prio;
    701c:	f991 000e 	ldrsb.w	r0, [r1, #14]
	if (b1 != b2) {
    7020:	4283      	cmp	r3, r0
    7022:	d001      	beq.n	7028 <z_sched_prio_cmp+0x10>
		return b2 - b1;
    7024:	1ac0      	subs	r0, r0, r3
    7026:	4770      	bx	lr
	return 0;
    7028:	2000      	movs	r0, #0
}
    702a:	4770      	bx	lr

0000702c <z_reschedule_irqlock>:
{
    702c:	b508      	push	{r3, lr}
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    702e:	4603      	mov	r3, r0
    7030:	b928      	cbnz	r0, 703e <z_reschedule_irqlock+0x12>
    7032:	f3ef 8205 	mrs	r2, IPSR
    7036:	b912      	cbnz	r2, 703e <z_reschedule_irqlock+0x12>
	ret = arch_swap(key);
    7038:	f7fa fa4a 	bl	14d0 <arch_swap>
	return ret;
    703c:	e003      	b.n	7046 <z_reschedule_irqlock+0x1a>
    703e:	f383 8811 	msr	BASEPRI, r3
    7042:	f3bf 8f6f 	isb	sy
}
    7046:	bd08      	pop	{r3, pc}

00007048 <z_reschedule_unlocked>:
{
    7048:	b508      	push	{r3, lr}
	__asm__ volatile(
    704a:	f04f 0320 	mov.w	r3, #32
    704e:	f3ef 8011 	mrs	r0, BASEPRI
    7052:	f383 8812 	msr	BASEPRI_MAX, r3
    7056:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    705a:	f7ff ffe7 	bl	702c <z_reschedule_irqlock>
}
    705e:	bd08      	pop	{r3, pc}

00007060 <z_priq_dumb_remove>:
 * @param node the node to remove
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
    7060:	684a      	ldr	r2, [r1, #4]
	sys_dnode_t *const next = node->next;
    7062:	680b      	ldr	r3, [r1, #0]

	prev->next = next;
    7064:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    7066:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    7068:	2300      	movs	r3, #0
    706a:	600b      	str	r3, [r1, #0]
	node->prev = NULL;
    706c:	604b      	str	r3, [r1, #4]
}
    706e:	4770      	bx	lr

00007070 <unpend_thread_no_timeout>:
{
    7070:	b510      	push	{r4, lr}
    7072:	4604      	mov	r4, r0
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    7074:	f7ff ffce 	bl	7014 <pended_on_thread>
    7078:	4621      	mov	r1, r4
    707a:	f7ff fff1 	bl	7060 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    707e:	7b63      	ldrb	r3, [r4, #13]
    7080:	f023 0302 	bic.w	r3, r3, #2
    7084:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
    7086:	2300      	movs	r3, #0
    7088:	60a3      	str	r3, [r4, #8]
}
    708a:	bd10      	pop	{r4, pc}

0000708c <z_priq_dumb_best>:
{
    708c:	4603      	mov	r3, r0
	return list->head == list;
    708e:	6800      	ldr	r0, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    7090:	4283      	cmp	r3, r0
    7092:	d000      	beq.n	7096 <z_priq_dumb_best+0xa>
}
    7094:	4770      	bx	lr
	struct k_thread *thread = NULL;
    7096:	2000      	movs	r0, #0
	return thread;
    7098:	e7fc      	b.n	7094 <z_priq_dumb_best+0x8>

0000709a <z_ready_thread>:
{
    709a:	b538      	push	{r3, r4, r5, lr}
    709c:	4604      	mov	r4, r0
	LOCKED(&sched_spinlock) {
    709e:	2300      	movs	r3, #0
    70a0:	f04f 0220 	mov.w	r2, #32
    70a4:	f3ef 8511 	mrs	r5, BASEPRI
    70a8:	f382 8812 	msr	BASEPRI_MAX, r2
    70ac:	f3bf 8f6f 	isb	sy
    70b0:	e004      	b.n	70bc <z_ready_thread+0x22>
	__asm__ volatile(
    70b2:	f385 8811 	msr	BASEPRI, r5
    70b6:	f3bf 8f6f 	isb	sy
    70ba:	2301      	movs	r3, #1
    70bc:	b943      	cbnz	r3, 70d0 <z_ready_thread+0x36>
		if (!thread_active_elsewhere(thread)) {
    70be:	4620      	mov	r0, r4
    70c0:	f7ff ffa6 	bl	7010 <thread_active_elsewhere>
    70c4:	2800      	cmp	r0, #0
    70c6:	d1f4      	bne.n	70b2 <z_ready_thread+0x18>
			ready_thread(thread);
    70c8:	4620      	mov	r0, r4
    70ca:	f7fd fba3 	bl	4814 <ready_thread>
    70ce:	e7f0      	b.n	70b2 <z_ready_thread+0x18>
}
    70d0:	bd38      	pop	{r3, r4, r5, pc}

000070d2 <z_thread_timeout>:
{
    70d2:	b570      	push	{r4, r5, r6, lr}
    70d4:	4604      	mov	r4, r0
	struct k_thread *thread = CONTAINER_OF(timeout,
    70d6:	f1a0 0618 	sub.w	r6, r0, #24
	LOCKED(&sched_spinlock) {
    70da:	2300      	movs	r3, #0
	__asm__ volatile(
    70dc:	f04f 0220 	mov.w	r2, #32
    70e0:	f3ef 8511 	mrs	r5, BASEPRI
    70e4:	f382 8812 	msr	BASEPRI_MAX, r2
    70e8:	f3bf 8f6f 	isb	sy
    70ec:	e011      	b.n	7112 <z_thread_timeout+0x40>
	thread->base.thread_state &= ~_THREAD_PRESTART;
    70ee:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
    70f2:	f023 0204 	bic.w	r2, r3, #4
    70f6:	f804 2c0b 	strb.w	r2, [r4, #-11]
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    70fa:	f023 0314 	bic.w	r3, r3, #20
    70fe:	f804 3c0b 	strb.w	r3, [r4, #-11]
			ready_thread(thread);
    7102:	4630      	mov	r0, r6
    7104:	f7fd fb86 	bl	4814 <ready_thread>
	__asm__ volatile(
    7108:	f385 8811 	msr	BASEPRI, r5
    710c:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    7110:	2301      	movs	r3, #1
    7112:	b963      	cbnz	r3, 712e <z_thread_timeout+0x5c>
		bool killed = ((thread->base.thread_state & _THREAD_DEAD) ||
    7114:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
		if (!killed) {
    7118:	f013 0f28 	tst.w	r3, #40	; 0x28
    711c:	d1f4      	bne.n	7108 <z_thread_timeout+0x36>
			if (thread->base.pended_on != NULL) {
    711e:	f854 3c10 	ldr.w	r3, [r4, #-16]
    7122:	2b00      	cmp	r3, #0
    7124:	d0e3      	beq.n	70ee <z_thread_timeout+0x1c>
				unpend_thread_no_timeout(thread);
    7126:	4630      	mov	r0, r6
    7128:	f7ff ffa2 	bl	7070 <unpend_thread_no_timeout>
    712c:	e7df      	b.n	70ee <z_thread_timeout+0x1c>
}
    712e:	bd70      	pop	{r4, r5, r6, pc}

00007130 <unpend_all>:
{
    7130:	b538      	push	{r3, r4, r5, lr}
    7132:	4605      	mov	r5, r0
	return list->head == list;
    7134:	682c      	ldr	r4, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    7136:	42a5      	cmp	r5, r4
    7138:	d00e      	beq.n	7158 <unpend_all+0x28>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    713a:	b16c      	cbz	r4, 7158 <unpend_all+0x28>
		unpend_thread_no_timeout(thread);
    713c:	4620      	mov	r0, r4
    713e:	f7ff ff97 	bl	7070 <unpend_thread_no_timeout>
	return z_abort_timeout(&thread->base.timeout);
    7142:	f104 0018 	add.w	r0, r4, #24
    7146:	f000 f8aa 	bl	729e <z_abort_timeout>
    714a:	2300      	movs	r3, #0
    714c:	f8c4 30ac 	str.w	r3, [r4, #172]	; 0xac
		ready_thread(thread);
    7150:	4620      	mov	r0, r4
    7152:	f7fd fb5f 	bl	4814 <ready_thread>
    7156:	e7ed      	b.n	7134 <unpend_all+0x4>
}
    7158:	bd38      	pop	{r3, r4, r5, pc}

0000715a <add_to_waitq_locked>:
{
    715a:	b570      	push	{r4, r5, r6, lr}
    715c:	4605      	mov	r5, r0
    715e:	460e      	mov	r6, r1
	unready_thread(thread);
    7160:	f7fd fbb2 	bl	48c8 <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    7164:	7b6b      	ldrb	r3, [r5, #13]
    7166:	f043 0302 	orr.w	r3, r3, #2
    716a:	736b      	strb	r3, [r5, #13]
	if (wait_q != NULL) {
    716c:	b1fe      	cbz	r6, 71ae <add_to_waitq_locked+0x54>
		thread->base.pended_on = wait_q;
    716e:	60ae      	str	r6, [r5, #8]
	return list->head == list;
    7170:	6834      	ldr	r4, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    7172:	42a6      	cmp	r6, r4
    7174:	d108      	bne.n	7188 <add_to_waitq_locked+0x2e>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    7176:	2400      	movs	r4, #0
    7178:	e006      	b.n	7188 <add_to_waitq_locked+0x2e>
	sys_dnode_t *const prev = successor->prev;
    717a:	6863      	ldr	r3, [r4, #4]
	node->prev = prev;
    717c:	606b      	str	r3, [r5, #4]
	node->next = successor;
    717e:	602c      	str	r4, [r5, #0]
	prev->next = node;
    7180:	601d      	str	r5, [r3, #0]
	successor->prev = node;
    7182:	6065      	str	r5, [r4, #4]
}
    7184:	e013      	b.n	71ae <add_to_waitq_locked+0x54>
    7186:	2400      	movs	r4, #0
    7188:	b164      	cbz	r4, 71a4 <add_to_waitq_locked+0x4a>
		if (z_sched_prio_cmp(thread, t) > 0) {
    718a:	4621      	mov	r1, r4
    718c:	4628      	mov	r0, r5
    718e:	f7ff ff43 	bl	7018 <z_sched_prio_cmp>
    7192:	2800      	cmp	r0, #0
    7194:	dcf1      	bgt.n	717a <add_to_waitq_locked+0x20>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    7196:	2c00      	cmp	r4, #0
    7198:	d0f6      	beq.n	7188 <add_to_waitq_locked+0x2e>
	return (node == list->tail) ? NULL : node->next;
    719a:	6873      	ldr	r3, [r6, #4]
    719c:	429c      	cmp	r4, r3
    719e:	d0f2      	beq.n	7186 <add_to_waitq_locked+0x2c>
    71a0:	6824      	ldr	r4, [r4, #0]
    71a2:	e7f1      	b.n	7188 <add_to_waitq_locked+0x2e>
	sys_dnode_t *const tail = list->tail;
    71a4:	6873      	ldr	r3, [r6, #4]
	node->next = list;
    71a6:	602e      	str	r6, [r5, #0]
	node->prev = tail;
    71a8:	606b      	str	r3, [r5, #4]
	tail->next = node;
    71aa:	601d      	str	r5, [r3, #0]
	list->tail = node;
    71ac:	6075      	str	r5, [r6, #4]
}
    71ae:	bd70      	pop	{r4, r5, r6, pc}

000071b0 <pend_locked>:
{
    71b0:	b570      	push	{r4, r5, r6, lr}
    71b2:	4604      	mov	r4, r0
    71b4:	4616      	mov	r6, r2
    71b6:	461d      	mov	r5, r3
	add_to_waitq_locked(thread, wait_q);
    71b8:	f7ff ffcf 	bl	715a <add_to_waitq_locked>
	add_thread_timeout(thread, timeout);
    71bc:	4632      	mov	r2, r6
    71be:	462b      	mov	r3, r5
    71c0:	4620      	mov	r0, r4
    71c2:	f7fd f9db 	bl	457c <add_thread_timeout>
}
    71c6:	bd70      	pop	{r4, r5, r6, pc}

000071c8 <z_unpend_first_thread>:
{
    71c8:	b570      	push	{r4, r5, r6, lr}
    71ca:	4606      	mov	r6, r0
	LOCKED(&sched_spinlock) {
    71cc:	2300      	movs	r3, #0
	__asm__ volatile(
    71ce:	f04f 0220 	mov.w	r2, #32
    71d2:	f3ef 8511 	mrs	r5, BASEPRI
    71d6:	f382 8812 	msr	BASEPRI_MAX, r2
    71da:	f3bf 8f6f 	isb	sy
	struct k_thread *thread = NULL;
    71de:	461c      	mov	r4, r3
    71e0:	e004      	b.n	71ec <z_unpend_first_thread+0x24>
	__asm__ volatile(
    71e2:	f385 8811 	msr	BASEPRI, r5
    71e6:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    71ea:	2301      	movs	r3, #1
    71ec:	b963      	cbnz	r3, 7208 <z_unpend_first_thread+0x40>
		thread = _priq_wait_best(&wait_q->waitq);
    71ee:	4630      	mov	r0, r6
    71f0:	f7ff ff4c 	bl	708c <z_priq_dumb_best>
		if (thread != NULL) {
    71f4:	4604      	mov	r4, r0
    71f6:	2800      	cmp	r0, #0
    71f8:	d0f3      	beq.n	71e2 <z_unpend_first_thread+0x1a>
			unpend_thread_no_timeout(thread);
    71fa:	f7ff ff39 	bl	7070 <unpend_thread_no_timeout>
    71fe:	f104 0018 	add.w	r0, r4, #24
    7202:	f000 f84c 	bl	729e <z_abort_timeout>
    7206:	e7ec      	b.n	71e2 <z_unpend_first_thread+0x1a>
}
    7208:	4620      	mov	r0, r4
    720a:	bd70      	pop	{r4, r5, r6, pc}

0000720c <init_ready_q>:
	sys_dlist_init(&rq->runq);
    720c:	1d03      	adds	r3, r0, #4
	list->head = (sys_dnode_t *)list;
    720e:	6043      	str	r3, [r0, #4]
	list->tail = (sys_dnode_t *)list;
    7210:	6083      	str	r3, [r0, #8]
}
    7212:	4770      	bx	lr

00007214 <z_sched_wake>:
{
    7214:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    7218:	4606      	mov	r6, r0
    721a:	4688      	mov	r8, r1
    721c:	4617      	mov	r7, r2
	LOCKED(&sched_spinlock) {
    721e:	2300      	movs	r3, #0
	__asm__ volatile(
    7220:	f04f 0220 	mov.w	r2, #32
    7224:	f3ef 8511 	mrs	r5, BASEPRI
    7228:	f382 8812 	msr	BASEPRI_MAX, r2
    722c:	f3bf 8f6f 	isb	sy
	bool ret = false;
    7230:	4699      	mov	r9, r3
    7232:	e004      	b.n	723e <z_sched_wake+0x2a>
	__asm__ volatile(
    7234:	f385 8811 	msr	BASEPRI, r5
    7238:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    723c:	2301      	movs	r3, #1
    723e:	b9a3      	cbnz	r3, 726a <z_sched_wake+0x56>
		thread = _priq_wait_best(&wait_q->waitq);
    7240:	4630      	mov	r0, r6
    7242:	f7ff ff23 	bl	708c <z_priq_dumb_best>
		if (thread != NULL) {
    7246:	4604      	mov	r4, r0
    7248:	2800      	cmp	r0, #0
    724a:	d0f3      	beq.n	7234 <z_sched_wake+0x20>
    724c:	f8c0 80ac 	str.w	r8, [r0, #172]	; 0xac
    7250:	6147      	str	r7, [r0, #20]
			unpend_thread_no_timeout(thread);
    7252:	f7ff ff0d 	bl	7070 <unpend_thread_no_timeout>
    7256:	f104 0018 	add.w	r0, r4, #24
    725a:	f000 f820 	bl	729e <z_abort_timeout>
			ready_thread(thread);
    725e:	4620      	mov	r0, r4
    7260:	f7fd fad8 	bl	4814 <ready_thread>
			ret = true;
    7264:	f04f 0901 	mov.w	r9, #1
    7268:	e7e4      	b.n	7234 <z_sched_wake+0x20>
}
    726a:	4648      	mov	r0, r9
    726c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00007270 <remove_timeout>:
{
    7270:	b510      	push	{r4, lr}
    7272:	4604      	mov	r4, r0
	if (next(t) != NULL) {
    7274:	f7fd fd88 	bl	4d88 <next>
    7278:	b148      	cbz	r0, 728e <remove_timeout+0x1e>
    727a:	4602      	mov	r2, r0
		next(t)->dticks += t->dticks;
    727c:	6903      	ldr	r3, [r0, #16]
    727e:	6941      	ldr	r1, [r0, #20]
    7280:	6920      	ldr	r0, [r4, #16]
    7282:	181b      	adds	r3, r3, r0
    7284:	6960      	ldr	r0, [r4, #20]
    7286:	eb41 0100 	adc.w	r1, r1, r0
    728a:	6113      	str	r3, [r2, #16]
    728c:	6151      	str	r1, [r2, #20]
	sys_dnode_t *const prev = node->prev;
    728e:	6862      	ldr	r2, [r4, #4]
	sys_dnode_t *const next = node->next;
    7290:	6823      	ldr	r3, [r4, #0]
	prev->next = next;
    7292:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    7294:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    7296:	2300      	movs	r3, #0
    7298:	6023      	str	r3, [r4, #0]
	node->prev = NULL;
    729a:	6063      	str	r3, [r4, #4]
}
    729c:	bd10      	pop	{r4, pc}

0000729e <z_abort_timeout>:
{
    729e:	b570      	push	{r4, r5, r6, lr}
    72a0:	4604      	mov	r4, r0
	LOCKED(&timeout_lock) {
    72a2:	2300      	movs	r3, #0
	__asm__ volatile(
    72a4:	f04f 0220 	mov.w	r2, #32
    72a8:	f3ef 8611 	mrs	r6, BASEPRI
    72ac:	f382 8812 	msr	BASEPRI_MAX, r2
    72b0:	f3bf 8f6f 	isb	sy
	int ret = -EINVAL;
    72b4:	f06f 0015 	mvn.w	r0, #21
    72b8:	e004      	b.n	72c4 <z_abort_timeout+0x26>
	__asm__ volatile(
    72ba:	f386 8811 	msr	BASEPRI, r6
    72be:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    72c2:	2301      	movs	r3, #1
    72c4:	461d      	mov	r5, r3
    72c6:	b93b      	cbnz	r3, 72d8 <z_abort_timeout+0x3a>
	return node->next != NULL;
    72c8:	6823      	ldr	r3, [r4, #0]
		if (sys_dnode_is_linked(&to->node)) {
    72ca:	2b00      	cmp	r3, #0
    72cc:	d0f5      	beq.n	72ba <z_abort_timeout+0x1c>
			remove_timeout(to);
    72ce:	4620      	mov	r0, r4
    72d0:	f7ff ffce 	bl	7270 <remove_timeout>
			ret = 0;
    72d4:	4628      	mov	r0, r5
    72d6:	e7f0      	b.n	72ba <z_abort_timeout+0x1c>
}
    72d8:	bd70      	pop	{r4, r5, r6, pc}

000072da <z_get_next_timeout_expiry>:
{
    72da:	b510      	push	{r4, lr}
	LOCKED(&timeout_lock) {
    72dc:	2300      	movs	r3, #0
	__asm__ volatile(
    72de:	f04f 0220 	mov.w	r2, #32
    72e2:	f3ef 8411 	mrs	r4, BASEPRI
    72e6:	f382 8812 	msr	BASEPRI_MAX, r2
    72ea:	f3bf 8f6f 	isb	sy
	int32_t ret = (int32_t) K_TICKS_FOREVER;
    72ee:	f04f 30ff 	mov.w	r0, #4294967295
    72f2:	e006      	b.n	7302 <z_get_next_timeout_expiry+0x28>
		ret = next_timeout();
    72f4:	f7fd fd60 	bl	4db8 <next_timeout>
	__asm__ volatile(
    72f8:	f384 8811 	msr	BASEPRI, r4
    72fc:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    7300:	2301      	movs	r3, #1
    7302:	2b00      	cmp	r3, #0
    7304:	d0f6      	beq.n	72f4 <z_get_next_timeout_expiry+0x1a>
}
    7306:	bd10      	pop	{r4, pc}

00007308 <z_set_timeout_expiry>:
{
    7308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    730a:	4606      	mov	r6, r0
    730c:	460f      	mov	r7, r1
	LOCKED(&timeout_lock) {
    730e:	2300      	movs	r3, #0
	__asm__ volatile(
    7310:	f04f 0220 	mov.w	r2, #32
    7314:	f3ef 8511 	mrs	r5, BASEPRI
    7318:	f382 8812 	msr	BASEPRI_MAX, r2
    731c:	f3bf 8f6f 	isb	sy
    7320:	e00a      	b.n	7338 <z_set_timeout_expiry+0x30>
			      || (ticks <= next_to);
    7322:	2401      	movs	r4, #1
		bool sooner = (next_to == K_TICKS_FOREVER)
    7324:	f004 0401 	and.w	r4, r4, #1
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
    7328:	2801      	cmp	r0, #1
    732a:	dd00      	ble.n	732e <z_set_timeout_expiry+0x26>
    732c:	b97c      	cbnz	r4, 734e <z_set_timeout_expiry+0x46>
	__asm__ volatile(
    732e:	f385 8811 	msr	BASEPRI, r5
    7332:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    7336:	2301      	movs	r3, #1
    7338:	461c      	mov	r4, r3
    733a:	b97b      	cbnz	r3, 735c <z_set_timeout_expiry+0x54>
		int next_to = next_timeout();
    733c:	f7fd fd3c 	bl	4db8 <next_timeout>
			      || (ticks <= next_to);
    7340:	f1b0 3fff 	cmp.w	r0, #4294967295
    7344:	d0ed      	beq.n	7322 <z_set_timeout_expiry+0x1a>
    7346:	42b0      	cmp	r0, r6
    7348:	dbec      	blt.n	7324 <z_set_timeout_expiry+0x1c>
    734a:	2401      	movs	r4, #1
    734c:	e7ea      	b.n	7324 <z_set_timeout_expiry+0x1c>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
    734e:	4639      	mov	r1, r7
    7350:	42b0      	cmp	r0, r6
    7352:	bfa8      	it	ge
    7354:	4630      	movge	r0, r6
    7356:	f7fb fac7 	bl	28e8 <sys_clock_set_timeout>
    735a:	e7e8      	b.n	732e <z_set_timeout_expiry+0x26>
}
    735c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000735e <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
    735e:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
    7360:	f7fd fe3c 	bl	4fdc <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
    7364:	bd08      	pop	{r3, pc}

00007366 <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
    7366:	b900      	cbnz	r0, 736a <z_impl_k_busy_wait+0x4>
    7368:	4770      	bx	lr
{
    736a:	b508      	push	{r3, lr}
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
    736c:	f7fe fbdd 	bl	5b2a <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
    7370:	bd08      	pop	{r3, pc}

00007372 <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
    7372:	4770      	bx	lr
