<html>
  
  <head>
    <title>Xia Zhao</title>
    <meta http-equiv="Content-Type" content="text/html; charset=ISO-8859-1">
    <link rel="stylesheet" href="style.css" type="text/css">
  </head>
  
  <body bgcolor="#FFFFFF" leftmargin="0" topmargin="10">
    <center>
      <table width="80%" border="0" bgcolor="#FFFFFF">
        <tr> 
          <td width="30%" align="center" valign="center"><img width="140"
							 src="/images/me.jpg</img></td>
          <td align="left" valign="top"><h2>Xia Zhao&nbsp;&nbsp;&nbsp;&nbsp;</h2>
            <table width="100%" border="0">
		
              <tr>
          	<td colspan="2">Ph.D. Candidate</td>
	      </tr>
	      <tr>
          	<td colspan="2"><a href="https://www.elis.ugent.be/">Electronics and Information Systems department </a></td>
	      </tr>
	      <tr>
          	<td colspan="2"><a href="http://www.ugent.be/en">Gent University</a></td><br />
	      </tr>
              <tr>
          	<td width="10%">Office:</td>
          	<td>Sint-Pietersnieuwstraat 41</td>
              </tr>
              <tr>
          	<td width="10%">Email:</td>
          	<td><img src="/images/email.png"></img></td>
              </tr>
              <tr>
          <!--<td width="10%">Telephone(o):</td>-->
          	<!--<td>814-753-0785</td>-->
              </tr>
            </table>                                        
        </tr>                              
	<tr> 
	</tr>
	<tr>
	  <td colspan="2"><hr></td>
	</tr>

        <tr>
          <td width="100%" colspan="2">
	    I received my bachelor's and master's degrees from <a href="http://www.csie.ntu.edu.tw/main.php">Department of Computer Science and Information Engineering</a>, <a href="http://www.ntu.edu.tw/english/">National Taiwan University</a>, in 2007 and 2010. Now, I am a sixth year Ph.D. student
	    in <a href="http://www.cse.psu.edu">Department of Computer
	      Science and Engineering</a>, <a href="http://www.psu.edu">Penn State 
	      University</a>. I'm a member
	    of <a href="http://www.cse.psu.edu/research/mdl">MDL group</a> in
	    PSU. My advisor is
	    Professor <a href="http://www.ece.ucsb.edu/~yuanxie/"> Yuan
	      Xie</a>, and my co-advisor is Professor <a href="http://www.cse.psu.edu/~mji/"> Mary Jane Irwin</a>.<p> 
		My research interests focus on computer architecture with an emphasis on memory system design (both SRAM/DRAM-based and non-volatile memory-based) and energy efficiency in multi-core systems.<p>
	     My Curriculum Vitae is available <a href="cv/CV_HsiangYun_201510_web.pdf">here</a>.<p>                               
        </tr>
	<tr>
	  <td colspan="2"><hr></td>
	</tr>
        <tr>
          <td width="100%" colspan="2">
            <h2>Education</h2>
            <table width="80%" border="0">
              <tr>
        	<td width="15%">2010 - present</td>
        	<td>PhD., Department of Computer Science and Engineering, PSU</td>
              </tr>
              <tr>
        	<td width="15%">2007-2010</td>
        	<td>M.S., Department of Computer Science and Information Engineering, National Taiwan University</td>
              </tr>
              <tr>
        	<td width="15%">2003-2007</td>
        	<td>B.S., Department of Computer Science and Information Engineering, National Taiwan University</td>
              </tr>        	
            </table>        	        	
          </td>
        </tr>
        <tr>
          <td colspan="2"><hr></td>
        </tr>
        <tr>
          <td width="100%" colspan="2">
            <h2>Teaching</h2>
            <ul>
	      <li>CMPEN 331 <a href="http://www.cse.psu.edu/curriculum/courses/CMPEN331ABETsyllabus.pdf">Computer Organization and Design</a>, Fall 2010, Teaching Assistant</li>        	
            </ul>
            
    	  </td>
        </tr>
        <tr>
          <td colspan="2"><hr></td>
        </tr>
        <tr>
          <td width="100%" colspan="2">
            <h2>Publications</h2>
	    
         	<h3>Journal Publications</h3> 
		<ul>
	      <li> <b>Hsiang-Yun Cheng</b>, Mary Jane Irwin, Yuan Xie, 
        	<b>Adaptive Burst-Writes (ABW): Memory Requests Scheduling to
			Reduce Write-Induced Interference</b>. To appear in <em>Transactions on Design Automation of Electronic Systems (TODAES)
        	2015</em>.
              </li><p>
	      <li> <b>Hsiang-Yun Cheng</b>, Matt Poremba, Narges Shahidi, Ivan Stalev, Mary Jane Irwin, Mahumut Kandemir, Jack Sampson, Yuan Xie, 
        	<b><a href="http://doi.acm.org/10.1145/2756552">EECache: A Comprehensive Study on the Architectural Design for Energy-Efficient Last-Level Caches
			in Chip Multiprocessors</a></b>. <em>ACM Transactions on Architecture and Code Optimization (TACO)</em>,
        	12(2):17:1-17:22, 2015.
              </li></ul><p>

         	<h3>Conference Publications</h3>   
	    <ul>
	      <li> <b>Hsiang-Yun Cheng</b>, Jia Zhan, Jishen Zhao, Yuan Xie, Jack Sampson, Mary Jane Irwin, 
        	<b><a href="http://doi.acm.org/10.1145/2744769.2747916">Core vs. Uncore: The Heart of Darkness</a></b>. In <em>Proceedings of the 2015 ACM/EDAC/IEEE Design Automation Conference (DAC)</em>,
        	pages 121:1-121:6, 2015 (Invited Paper)</em>.
              </li><p>
	      <li> <b>Hsiang-Yun Cheng</b>, Matt Poremba, Narges Shahidi, Ivan Stalev, Mary Jane Irwin, Mahumut Kandemir, Jack Sampson, Yuan Xie, 
        	<b><a href="http://doi.acm.org/10.1145/2627369.2627661">EECache: Exploiting Design Choices in Energy-Efficient Last-Level Caches for Chip Multiprocessors</a></b>. In <em>Proceedings of the 2014 International Symposium on Low Power Electronics and Design (ISLPED)</em>,
        	pages 303-306, 2014.
              </li><p>
	      <li> <b>Hsiang-Yun Cheng</b>, Chung-Hsiang Lin, Jian Li, Chia-Lin Yang, 
        	<b><a href="http://dx.doi.org/10.1109/MICRO.2010.39">Memory Latency Reduction via Thread Throttling</a></b>. In <em>Proceedings of ACM/IEEE International Symposium on Microarchitecture (MICRO)</em>,
        	pages 53-64, 2010.
              </li></ul><p>
         	<h3>Workshop Papers and Presentations</h3>   
		<ul>
	      <li> <b>Hsiang-Yun Cheng</b>, 
        	<b>Cache and Memory Management Policies for Multi-Core Systems</b>. In <em>SIGDA Ph.D. Forum at DAC</em>,
        	2015.
              </li><p>
	      <li> <b>Hsiang-Yun Cheng</b>, Matt Poremba, Ivan Stalev, Yuan Xie, Jack Sampson, Mary Jane Irwin, 
        	<b><a href="http://nvmw.ucsd.edu/2015/speakerinfo/69">Energy-Efficient Inclusion Properties for STT-RAM Last-Level Caches</a></b>. In <em>Non-Volatile Memories Workshop (NVMW),
        	2015</em>.
              </li><p>
          <li> <b>Hsiang-Yun Cheng</b>, Jian Li, Chia-Lin Yang, 
        	<b><a href="http://doi.acm.org/10.1145/1739025.1739035">An Analytical Model to Exploit Memory Task Scheduling</a></b>. In <em>Proceedings of the 2010 Workshop on Interaction between Compilers and Computer Architecture (INTERACT-14), held in conjunction with ASPLOS</em>, pages 7:1-7:8, 2010.              </li>
	  </td>
        </tr>
        <tr>
	  <td colspan="2"><hr></td>
        </tr>
		<td width="100%" colspan="2">
		<h2>Experiences</h2>
		<ul>
			<li><p>Intern, Oak Ridge National Lab, 2014.06 - 2014.08</p>
			</li>
			<li><p>Intern, IBM Austin Research Lab, 2009.11 - 2010.06</p>
			</li>
		</ul>
		</td>
        <tr>
          <td colspan="2"><hr></td>
        </tr>
        <tr>
          <td width="100%" colspan="2">
            <h2>Courses</h2>
            <ul>
	      <li><p>CSE597D Topics in Computer Hardware Design</p>
	      </li>
	      <li><p>CSE565 Algorithm Design and Analysis</p>
	      </li>
	      <li><p>CSE521 Compiler Construction</p>
	      </li>
	      <li><p>CSE532 Multiprocessor Architecture</p>
	      </li>
	      <li><p>CMPEN411 VLSI Digital Circuits</p>
	      </li>
	      <li><p>CSE530 Fundamentals of Computer Architecture</p>
	      </li>
	      <li><p>CSE514   Comhputer Networks</p>
	      </li>
	      <li><p>CSE517   Performance Evaluation</p>
	      </li>
	      
	    </ul>
          </td>
        </tr>
      </table>
    </center>

	<hr>
    <i>&nbsp;Last modified: May 9, 2015<i>
  </body>                                             
</html>




