0.7
2020.2
Oct 14 2022
05:07:14
/X_Proj/MP_3/MP_3.sim/sim_1/behav/xsim/glbl.v,1757997868,verilog,,,,glbl,,uvm,,,,,,
/X_Proj/MP_3/MP_3.srcs/sim_1/new/TB_Evan.sv,1758038819,systemVerilog,,,,TB_Evan,,uvm,,,,,,
/X_Proj/MP_3/MP_3.srcs/sources_1/imports/design_source/adder_toplevel.sv,1757987844,systemVerilog,,,,adder_toplevel,,uvm,,,,,,
/X_Proj/MP_3/MP_3.srcs/sources_1/imports/design_source/hex_driver.sv,1757987844,systemVerilog,/X_Proj/MP_3/MP_3.srcs/sources_1/imports/design_source/adder_toplevel.sv;/X_Proj/MP_3/MP_3.srcs/sources_1/imports/design_source/load_reg.sv;/X_Proj/MP_3/MP_3.srcs/sources_1/imports/design_source/negedge_detector.sv;/X_Proj/MP_3/MP_3.srcs/sources_1/imports/design_source/ripple_adder.sv;/X_Proj/MP_3/MP_3.srcs/sources_1/imports/design_source/sync_debounce.sv,/X_Proj/MP_3/MP_3.srcs/sources_1/imports/design_source/load_reg.sv,,$unit_hex_driver_sv_768700508;hex_driver,,uvm,,,,,,
/X_Proj/MP_3/MP_3.srcs/sources_1/imports/design_source/load_reg.sv,1757987844,systemVerilog,,/X_Proj/MP_3/MP_3.srcs/sources_1/imports/design_source/negedge_detector.sv,,load_reg,,uvm,,,,,,
/X_Proj/MP_3/MP_3.srcs/sources_1/imports/design_source/negedge_detector.sv,1757987844,systemVerilog,,/X_Proj/MP_3/MP_3.srcs/sources_1/imports/design_source/ripple_adder.sv,,negedge_detector,,uvm,,,,,,
/X_Proj/MP_3/MP_3.srcs/sources_1/imports/design_source/ripple_adder.sv,1758038661,systemVerilog,,/X_Proj/MP_3/MP_3.srcs/sim_1/new/TB_Evan.sv,,ripple_adder,,uvm,,,,,,
/X_Proj/MP_3/MP_3.srcs/sources_1/imports/design_source/sync_debounce.sv,1757987844,systemVerilog,,/X_Proj/MP_3/MP_3.srcs/sources_1/imports/design_source/adder_toplevel.sv,,sync_debounce,,uvm,,,,,,
/X_Proj/MP_3/MP_3.srcs/sources_1/new/full_bit_adder.sv,1757997868,systemVerilog,,/X_Proj/MP_3/MP_3.srcs/sources_1/imports/design_source/ripple_adder.sv,,full_bit_adder,,uvm,,,,,,
