`timescale 1ns / 1ps
`include "defines.v"

module inst_rom(
//	input wire clk,
	input wire ce,
	input wire[`InstAddrBus] addr,
	
	output reg[`InstBus] inst
);

	reg[`InstBus] inst_mem[0:`InstMemNum-1];

	initial $readmemh ( "E:/Code/Vivado/MIPS32/project.srcs/sources_1/mips32scpu/inst_rom/inst_rom_4.data", inst_mem );

	always @ (*) begin
		if (ce == `ChipDisable) begin
			inst <= `ZeroWord;
	    end else begin
		    inst <= inst_mem[addr[`InstMemNumLog2+1:2]];
		end
	end

endmodule