/******************************************************************************
 *   COPYRIGHT (C) 2011 PMC-SIERRA, INC. ALL RIGHTS RESERVED.
 * --------------------------------------------------------------------------
 *  This software embodies materials and concepts which are proprietary and
 *  confidential to PMC-Sierra, Inc.
 *  PMC-Sierra distributes this software to its customers pursuant to the
 *  terms and conditions of the Software License Agreement
 *  contained in the text file software.lic that is distributed along with
 *  the software. This software can only be utilized if all
 *  terms and conditions of the Software License Agreement are
 *  accepted. If there are any questions, concerns, or if the
 *  Software License Agreement text file, software.lic, is missing please
 *  contact PMC-Sierra for assistance.
 * -------------------------------------------------------------------------
 *   DESCRIPTION:
 *     Contains base address definitions for the coreotn120_mtsb block
 * 
 *   NOTES:
 *     This file is generated by the script codegen.pm, version 1.1
 *     Do not modify this file.
 * 
 *     The input file is ../src/ioxml-filtered/pm55_82_09_ad_map.xml
 *     block_uri "file:../docs/rda/pm55_82_09_ad_map.xml"
 *     block_part_number "PM55_82_09"
 *     block_mnemonic "COREOTN120"
 * 
 *****************************************************************************/
#ifndef _COREOTN120_MTSB_MAP_H
#define _COREOTN120_MTSB_MAP_H


/*
 * ==================================================================================
 * COREOTN120_MTSB RDA XML Version Info
 * ==================================================================================
 */
#define COREOTN120_MTSB_MAP_FILE_NAME    "../src/ioxml-filtered/pm55_82_09_ad_map.xml"
#define COREOTN120_MTSB_MAP_FILE_VERSION "../src/ioxml-filtered/pm55_82_09_ad_map.xml"
/*
 * ==================================================================================
 * COREOTN120_MTSB Block Base Addresses
 * ==================================================================================
 */
#ifndef COREOTN120_MTSB_TSB_BASE_ADDR_DEFS_H
#define COREOTN120_MTSB_TSB_BASE_ADDR_DEFS_H

#define BASE_ADDR_COREOTN120_MTSB                                                              0x00000000
#define BASE_ADDR_COREOTN120_COREOTN_FMF1_COREOTN_FMF_MTSB                                     0x00000000
#define BASE_ADDR_COREOTN120_COREOTN_FMF1_COREOTN_FMF_ODU_RFRM12_ODU_RFRM_MTSB                 0x00000000
#define BASE_ADDR_COREOTN120_COREOTN_FMF1_COREOTN_FMF_ODU_RFRM12_ODU_RFRM                      0x00000000
#define BASE_ADDR_COREOTN120_COREOTN_FMF1_COREOTN_FMF_ODU_RFRM96_ODU_RFRM_MTSB                 0x00020000
#define BASE_ADDR_COREOTN120_COREOTN_FMF1_COREOTN_FMF_ODU_RFRM96_ODU_RFRM                      0x00020000
#define BASE_ADDR_COREOTN120_COREOTN_FMF1_COREOTN_FMF_ODTU_DMX_MTSB                            0x00040000
#define BASE_ADDR_COREOTN120_COREOTN_FMF1_COREOTN_FMF_ODTU_DMX                                 0x00040000
#define BASE_ADDR_COREOTN120_COREOTN_FMF1_COREOTN_FMF_ODTU_DMX_OHFS_REMOVE                     0x00042000
#define BASE_ADDR_COREOTN120_COREOTN_FMF1_COREOTN_FMF_ODTU_DMX_RXJC_PROC                       0x00044000
#define BASE_ADDR_COREOTN120_COREOTN_FMF1_COREOTN_FMF_ODTU_DMX_CPACT_OBUF                      0x00045000
#define BASE_ADDR_COREOTN120_COREOTN_FMF1_COREOTN_FMF_ODTU_DMX_MP_MGEN                         0x00046000
#define BASE_ADDR_COREOTN120_COREOTN_FMF1_COREOTN_FMF_ODTU_DMX_STS_SW                          0x00050000
#define BASE_ADDR_COREOTN120_COREOTN_FMF1_COREOTN_FMF_ODTU_MUX_MUX_MTSB                        0x00060000
#define BASE_ADDR_COREOTN120_COREOTN_FMF1_COREOTN_FMF_ODTU_MUX_MUX_ODTU_MUX                    0x00060000
#define BASE_ADDR_COREOTN120_COREOTN_FMF1_COREOTN_FMF_ODTU_MUX_MUX_MGEN_MP_MGEN                0x00061000
#define BASE_ADDR_COREOTN120_COREOTN_FMF1_COREOTN_FMF_ODTU_MUX_MUX_EXP_EXPAND_IBUF             0x00062000
#define BASE_ADDR_COREOTN120_COREOTN_FMF1_COREOTN_FMF_ODTU_MUX_MUX_EXP_CFC_CFC                 0x00064000
#define BASE_ADDR_COREOTN120_COREOTN_FMF1_COREOTN_FMF_ODTU_MUX_MUX_TXJC_TXJC_PROC              0x00067000
#define BASE_ADDR_COREOTN120_COREOTN_FMF1_COREOTN_FMF_ODTU_MUX_MUX_TXJC_CFC_CFC                0x00068000
#define BASE_ADDR_COREOTN120_COREOTN_FMF1_COREOTN_FMF_ODTU_MUX_MUX_OHFS_OHFS_INSERT            0x0006a000
#define BASE_ADDR_COREOTN120_COREOTN_FMF1_COREOTN_FMF_ODTU_MUX_MUX_OH_CFC_CFC                  0x0006b000
#define BASE_ADDR_COREOTN120_COREOTN_FMF1_COREOTN_FMF_ODTU_MUX_MUX_STS_STS_SW                  0x00070000
#define BASE_ADDR_COREOTN120_COREOTN_FMF1_COREOTN_FMF_ODU_TFRM12_ODU_TFRM_MTSB                 0x00080000
#define BASE_ADDR_COREOTN120_COREOTN_FMF1_COREOTN_FMF_ODU_TFRM12_ODU_TFRM                      0x00080000
#define BASE_ADDR_COREOTN120_COREOTN_FMF1_COREOTN_FMF_ODU_TFRM96_ODU_TFRM_MTSB                 0x00090000
#define BASE_ADDR_COREOTN120_COREOTN_FMF1_COREOTN_FMF_ODU_TFRM96_ODU_TFRM                      0x00090000
#define BASE_ADDR_COREOTN120_COREOTN_FMF1_COREOTN_FMF_ODUJAT_MTSB                              0x000a0000
#define BASE_ADDR_COREOTN120_COREOTN_FMF1_COREOTN_FMF_ODUJAT_ODUJAT_CORE                       0x000a0000
#define BASE_ADDR_COREOTN120_COREOTN_FMF1_COREOTN_FMF_ODUJAT_FIFO_CFC_CFC                      0x000a1000
#define BASE_ADDR_COREOTN120_COREOTN_FMF1_COREOTN_FMF_ODUJAT_ODUKSC_CORE                       0x000a4000
#define BASE_ADDR_COREOTN120_COREOTN_FMF1_COREOTN_FMF_ODUKSC2_ODUKSC_MTSB                      0x000a8000
#define BASE_ADDR_COREOTN120_COREOTN_FMF1_COREOTN_FMF_ODUKSC2_ODUKSC_ODUKSC_CORE               0x000a8000
#define BASE_ADDR_COREOTN120_COREOTN_FMF1_COREOTN_FMF_ODUKSC2_ODUKSC_SCBS3                     0x000ab000
#define BASE_ADDR_COREOTN120_COREOTN_FMF1_COREOTN_FMF_PCBI_SLV_COREOTN_FMF                     0x000ac000
#define BASE_ADDR_COREOTN120_COREOTN_FMF2_COREOTN_FMF_MTSB                                     0x00100000
#define BASE_ADDR_COREOTN120_COREOTN_FMF2_COREOTN_FMF_ODU_RFRM12_ODU_RFRM_MTSB                 0x00100000
#define BASE_ADDR_COREOTN120_COREOTN_FMF2_COREOTN_FMF_ODU_RFRM12_ODU_RFRM                      0x00100000
#define BASE_ADDR_COREOTN120_COREOTN_FMF2_COREOTN_FMF_ODU_RFRM96_ODU_RFRM_MTSB                 0x00120000
#define BASE_ADDR_COREOTN120_COREOTN_FMF2_COREOTN_FMF_ODU_RFRM96_ODU_RFRM                      0x00120000
#define BASE_ADDR_COREOTN120_COREOTN_FMF2_COREOTN_FMF_ODTU_DMX_MTSB                            0x00140000
#define BASE_ADDR_COREOTN120_COREOTN_FMF2_COREOTN_FMF_ODTU_DMX                                 0x00140000
#define BASE_ADDR_COREOTN120_COREOTN_FMF2_COREOTN_FMF_ODTU_DMX_OHFS_REMOVE                     0x00142000
#define BASE_ADDR_COREOTN120_COREOTN_FMF2_COREOTN_FMF_ODTU_DMX_RXJC_PROC                       0x00144000
#define BASE_ADDR_COREOTN120_COREOTN_FMF2_COREOTN_FMF_ODTU_DMX_CPACT_OBUF                      0x00145000
#define BASE_ADDR_COREOTN120_COREOTN_FMF2_COREOTN_FMF_ODTU_DMX_MP_MGEN                         0x00146000
#define BASE_ADDR_COREOTN120_COREOTN_FMF2_COREOTN_FMF_ODTU_DMX_STS_SW                          0x00150000
#define BASE_ADDR_COREOTN120_COREOTN_FMF2_COREOTN_FMF_ODTU_MUX_MUX_MTSB                        0x00160000
#define BASE_ADDR_COREOTN120_COREOTN_FMF2_COREOTN_FMF_ODTU_MUX_MUX_ODTU_MUX                    0x00160000
#define BASE_ADDR_COREOTN120_COREOTN_FMF2_COREOTN_FMF_ODTU_MUX_MUX_MGEN_MP_MGEN                0x00161000
#define BASE_ADDR_COREOTN120_COREOTN_FMF2_COREOTN_FMF_ODTU_MUX_MUX_EXP_EXPAND_IBUF             0x00162000
#define BASE_ADDR_COREOTN120_COREOTN_FMF2_COREOTN_FMF_ODTU_MUX_MUX_EXP_CFC_CFC                 0x00164000
#define BASE_ADDR_COREOTN120_COREOTN_FMF2_COREOTN_FMF_ODTU_MUX_MUX_TXJC_TXJC_PROC              0x00167000
#define BASE_ADDR_COREOTN120_COREOTN_FMF2_COREOTN_FMF_ODTU_MUX_MUX_TXJC_CFC_CFC                0x00168000
#define BASE_ADDR_COREOTN120_COREOTN_FMF2_COREOTN_FMF_ODTU_MUX_MUX_OHFS_OHFS_INSERT            0x0016a000
#define BASE_ADDR_COREOTN120_COREOTN_FMF2_COREOTN_FMF_ODTU_MUX_MUX_OH_CFC_CFC                  0x0016b000
#define BASE_ADDR_COREOTN120_COREOTN_FMF2_COREOTN_FMF_ODTU_MUX_MUX_STS_STS_SW                  0x00170000
#define BASE_ADDR_COREOTN120_COREOTN_FMF2_COREOTN_FMF_ODU_TFRM12_ODU_TFRM_MTSB                 0x00180000
#define BASE_ADDR_COREOTN120_COREOTN_FMF2_COREOTN_FMF_ODU_TFRM12_ODU_TFRM                      0x00180000
#define BASE_ADDR_COREOTN120_COREOTN_FMF2_COREOTN_FMF_ODU_TFRM96_ODU_TFRM_MTSB                 0x00190000
#define BASE_ADDR_COREOTN120_COREOTN_FMF2_COREOTN_FMF_ODU_TFRM96_ODU_TFRM                      0x00190000
#define BASE_ADDR_COREOTN120_COREOTN_FMF2_COREOTN_FMF_ODUJAT_MTSB                              0x001a0000
#define BASE_ADDR_COREOTN120_COREOTN_FMF2_COREOTN_FMF_ODUJAT_ODUJAT_CORE                       0x001a0000
#define BASE_ADDR_COREOTN120_COREOTN_FMF2_COREOTN_FMF_ODUJAT_FIFO_CFC_CFC                      0x001a1000
#define BASE_ADDR_COREOTN120_COREOTN_FMF2_COREOTN_FMF_ODUJAT_ODUKSC_CORE                       0x001a4000
#define BASE_ADDR_COREOTN120_COREOTN_FMF2_COREOTN_FMF_ODUKSC2_ODUKSC_MTSB                      0x001a8000
#define BASE_ADDR_COREOTN120_COREOTN_FMF2_COREOTN_FMF_ODUKSC2_ODUKSC_ODUKSC_CORE               0x001a8000
#define BASE_ADDR_COREOTN120_COREOTN_FMF2_COREOTN_FMF_ODUKSC2_ODUKSC_SCBS3                     0x001ab000
#define BASE_ADDR_COREOTN120_COREOTN_FMF2_COREOTN_FMF_PCBI_SLV_COREOTN_FMF                     0x001ac000
#define BASE_ADDR_COREOTN120_ODU_RCP_MTSB                                                      0x001c0000
#define BASE_ADDR_COREOTN120_ODU_RCP_RI_RCP_ODU_RCP                                            0x001c0000
#define BASE_ADDR_COREOTN120_ODU_RCP_RI_FEGE_ENET_FEGE_MTSB                                    0x001c4000
#define BASE_ADDR_COREOTN120_ODU_RCP_RI_FEGE_ENET_FEGE_TOP_ENET_FEGE                           0x001c4000
#define BASE_ADDR_COREOTN120_ODU_RCP_RI_FEGE_ENET_FEGE_L1RPP_FEGE                              0x001c4080
#define BASE_ADDR_COREOTN120_ODU_RCP_RI_FEGE_ENET_FEGE_RMAC                                    0x001c4100
#define BASE_ADDR_COREOTN120_ODU_RCP_RI_FEGE_ENET_FEGE_RX_ECLASS_ECLASS                        0x001c4800
#define BASE_ADDR_COREOTN120_ODU_RCP_RI_FEGE_ENET_FEGE_MSTATX                                  0x001c5000
#define BASE_ADDR_COREOTN120_ODU_RCP_RI_FEGE_ENET_FEGE_TX_ECLASS_ECLASS                        0x001c5800
#define BASE_ADDR_COREOTN120_ODU_RCP_RI_FEGE_ENET_FEGE_TMAC                                    0x001c6000
#define BASE_ADDR_COREOTN120_ODU_RCP_RI_FEGE_ENET_FEGE_L1TPP_FEGE                              0x001c6040
#define BASE_ADDR_COREOTN120_ODU_RCP_RI_FEGE_ENET_FEGE_GE_GFPT                                 0x001c6100
#define BASE_ADDR_COREOTN120_ODU_RCP_DI_RCP_ODU_RCP                                            0x001c8000
#define BASE_ADDR_COREOTN120_ODU_RCP_DI_FEGE_ENET_FEGE_MTSB                                    0x001cc000
#define BASE_ADDR_COREOTN120_ODU_RCP_DI_FEGE_ENET_FEGE_TOP_ENET_FEGE                           0x001cc000
#define BASE_ADDR_COREOTN120_ODU_RCP_DI_FEGE_ENET_FEGE_L1RPP_FEGE                              0x001cc080
#define BASE_ADDR_COREOTN120_ODU_RCP_DI_FEGE_ENET_FEGE_RMAC                                    0x001cc100
#define BASE_ADDR_COREOTN120_ODU_RCP_DI_FEGE_ENET_FEGE_RX_ECLASS_ECLASS                        0x001cc800
#define BASE_ADDR_COREOTN120_ODU_RCP_DI_FEGE_ENET_FEGE_MSTATX                                  0x001cd000
#define BASE_ADDR_COREOTN120_ODU_RCP_DI_FEGE_ENET_FEGE_TX_ECLASS_ECLASS                        0x001cd800
#define BASE_ADDR_COREOTN120_ODU_RCP_DI_FEGE_ENET_FEGE_TMAC                                    0x001ce000
#define BASE_ADDR_COREOTN120_ODU_RCP_DI_FEGE_ENET_FEGE_L1TPP_FEGE                              0x001ce040
#define BASE_ADDR_COREOTN120_ODU_RCP_DI_FEGE_ENET_FEGE_GE_GFPT                                 0x001ce100
#define BASE_ADDR_COREOTN120_COREOTN_FO1_COREOTN_FO_MTSB                                       0x00200000
#define BASE_ADDR_COREOTN120_COREOTN_FO1_COREOTN_FO_ODU_RFRM_MTSB                              0x00200000
#define BASE_ADDR_COREOTN120_COREOTN_FO1_COREOTN_FO_ODU_RFRM                                   0x00200000
#define BASE_ADDR_COREOTN120_COREOTN_FO1_COREOTN_FO_ODU_TFRM_MTSB                              0x00220000
#define BASE_ADDR_COREOTN120_COREOTN_FO1_COREOTN_FO_ODU_TFRM                                   0x00220000
#define BASE_ADDR_COREOTN120_COREOTN_FO1_COREOTN_FO_MPMO_MTSB                                  0x00230000
#define BASE_ADDR_COREOTN120_COREOTN_FO1_COREOTN_FO_MPMO_MPMO_DP_MTSB                          0x00230000
#define BASE_ADDR_COREOTN120_COREOTN_FO1_COREOTN_FO_MPMO_MPMO_DP_CORE                          0x00230000
#define BASE_ADDR_COREOTN120_COREOTN_FO1_COREOTN_FO_MPMO_MPMO_DP_CFC                           0x00233000
#define BASE_ADDR_COREOTN120_COREOTN_FO1_COREOTN_FO_MPMO_MPMO_DP_SCBS3                         0x00235000
#define BASE_ADDR_COREOTN120_COREOTN_FO1_COREOTN_FO_MPMO_MPMO_DSP                              0x00236000
#define BASE_ADDR_COREOTN120_COREOTN_FO1_COREOTN_FO_MPMA_MTSB                                  0x00238000
#define BASE_ADDR_COREOTN120_COREOTN_FO1_COREOTN_FO_MPMA_MPMA_DP_MTSB                          0x00238000
#define BASE_ADDR_COREOTN120_COREOTN_FO1_COREOTN_FO_MPMA_MPMA_DP_CORE                          0x00238000
#define BASE_ADDR_COREOTN120_COREOTN_FO1_COREOTN_FO_MPMA_MPMA_DP_CFC                           0x00239000
#define BASE_ADDR_COREOTN120_COREOTN_FO1_COREOTN_FO_MPMA_MPMA_DP_SCBS3                         0x0023a800
#define BASE_ADDR_COREOTN120_COREOTN_FO1_COREOTN_FO_MPMA_MPMA_DSP                              0x0023b800
#define BASE_ADDR_COREOTN120_COREOTN_FO1_COREOTN_FO_PCBI_SLV_COREOTN_FO                        0x0023c000
#define BASE_ADDR_COREOTN120_COREOTN_FO2_COREOTN_FO_MTSB                                       0x00240000
#define BASE_ADDR_COREOTN120_COREOTN_FO2_COREOTN_FO_ODU_RFRM_MTSB                              0x00240000
#define BASE_ADDR_COREOTN120_COREOTN_FO2_COREOTN_FO_ODU_RFRM                                   0x00240000
#define BASE_ADDR_COREOTN120_COREOTN_FO2_COREOTN_FO_ODU_TFRM_MTSB                              0x00260000
#define BASE_ADDR_COREOTN120_COREOTN_FO2_COREOTN_FO_ODU_TFRM                                   0x00260000
#define BASE_ADDR_COREOTN120_COREOTN_FO2_COREOTN_FO_MPMO_MTSB                                  0x00270000
#define BASE_ADDR_COREOTN120_COREOTN_FO2_COREOTN_FO_MPMO_MPMO_DP_MTSB                          0x00270000
#define BASE_ADDR_COREOTN120_COREOTN_FO2_COREOTN_FO_MPMO_MPMO_DP_CORE                          0x00270000
#define BASE_ADDR_COREOTN120_COREOTN_FO2_COREOTN_FO_MPMO_MPMO_DP_CFC                           0x00273000
#define BASE_ADDR_COREOTN120_COREOTN_FO2_COREOTN_FO_MPMO_MPMO_DP_SCBS3                         0x00275000
#define BASE_ADDR_COREOTN120_COREOTN_FO2_COREOTN_FO_MPMO_MPMO_DSP                              0x00276000
#define BASE_ADDR_COREOTN120_COREOTN_FO2_COREOTN_FO_MPMA_MTSB                                  0x00278000
#define BASE_ADDR_COREOTN120_COREOTN_FO2_COREOTN_FO_MPMA_MPMA_DP_MTSB                          0x00278000
#define BASE_ADDR_COREOTN120_COREOTN_FO2_COREOTN_FO_MPMA_MPMA_DP_CORE                          0x00278000
#define BASE_ADDR_COREOTN120_COREOTN_FO2_COREOTN_FO_MPMA_MPMA_DP_CFC                           0x00279000
#define BASE_ADDR_COREOTN120_COREOTN_FO2_COREOTN_FO_MPMA_MPMA_DP_SCBS3                         0x0027a800
#define BASE_ADDR_COREOTN120_COREOTN_FO2_COREOTN_FO_MPMA_MPMA_DSP                              0x0027b800
#define BASE_ADDR_COREOTN120_COREOTN_FO2_COREOTN_FO_PCBI_SLV_COREOTN_FO                        0x0027c000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_MTSB                                                  0x00280000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP1_OHP_12CH_MTSB                                    0x00280000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP1_OHP_12CH_OHP12_OHP_12CH_CORE_MTSB                0x00280000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP1_OHP_12CH_OHP12_OHP_12CH_CORE_OHP12_CORE_OHP_CORE 0x00280000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP1_OHP_12CH_OHP12_OHP_12CH_CORE_CFC12_EX0_CFC       0x00281600
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP1_OHP_12CH_OHP12_OHP_12CH_CORE_CFC12_EX1_CFC       0x00282000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP1_OHP_12CH_OHP12_OHP_12CH_CORE_CFC12_IN0_CFC       0x00283000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP1_OHP_12CH_OHP12_OHP_12CH_CORE_CFC12_IN1_CFC       0x00284000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP1_OHP_12CH_FEGE_ENET_FEGE_MTSB                     0x00285000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP1_OHP_12CH_FEGE_ENET_FEGE_TOP_ENET_FEGE            0x00285000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP1_OHP_12CH_FEGE_ENET_FEGE_L1RPP_FEGE               0x00285080
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP1_OHP_12CH_FEGE_ENET_FEGE_RMAC                     0x00285100
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP1_OHP_12CH_FEGE_ENET_FEGE_RX_ECLASS_ECLASS         0x00285800
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP1_OHP_12CH_FEGE_ENET_FEGE_MSTATX                   0x00286000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP1_OHP_12CH_FEGE_ENET_FEGE_TX_ECLASS_ECLASS         0x00286800
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP1_OHP_12CH_FEGE_ENET_FEGE_TMAC                     0x00287000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP1_OHP_12CH_FEGE_ENET_FEGE_L1TPP_FEGE               0x00287040
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP1_OHP_12CH_FEGE_ENET_FEGE_GE_GFPT                  0x00287100
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP2_OHP_96CH_MTSB                                    0x00288000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP2_OHP_96CH_OHP96_OHP_96CH_CORE_MTSB                0x00288000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP2_OHP_96CH_OHP96_OHP_96CH_CORE_OHP96_CORE_OHP_CORE 0x00288000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP2_OHP_96CH_OHP96_OHP_96CH_CORE_CFC96_EX0_CFC       0x00289600
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP2_OHP_96CH_OHP96_OHP_96CH_CORE_CFC96_EX1_CFC       0x0028a000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP2_OHP_96CH_OHP96_OHP_96CH_CORE_CFC96_IN0_CFC       0x0028b000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP2_OHP_96CH_OHP96_OHP_96CH_CORE_CFC96_IN1_CFC       0x0028c000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP2_OHP_96CH_FEGE_ENET_FEGE_MTSB                     0x0028d000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP2_OHP_96CH_FEGE_ENET_FEGE_TOP_ENET_FEGE            0x0028d000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP2_OHP_96CH_FEGE_ENET_FEGE_L1RPP_FEGE               0x0028d080
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP2_OHP_96CH_FEGE_ENET_FEGE_RMAC                     0x0028d100
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP2_OHP_96CH_FEGE_ENET_FEGE_RX_ECLASS_ECLASS         0x0028d800
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP2_OHP_96CH_FEGE_ENET_FEGE_MSTATX                   0x0028e000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP2_OHP_96CH_FEGE_ENET_FEGE_TX_ECLASS_ECLASS         0x0028e800
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP2_OHP_96CH_FEGE_ENET_FEGE_TMAC                     0x0028f000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP2_OHP_96CH_FEGE_ENET_FEGE_L1TPP_FEGE               0x0028f040
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP2_OHP_96CH_FEGE_ENET_FEGE_GE_GFPT                  0x0028f100
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP3_OHP_96CH_MTSB                                    0x00290000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP3_OHP_96CH_OHP96_OHP_96CH_CORE_MTSB                0x00290000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP3_OHP_96CH_OHP96_OHP_96CH_CORE_OHP96_CORE_OHP_CORE 0x00290000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP3_OHP_96CH_OHP96_OHP_96CH_CORE_CFC96_EX0_CFC       0x00291600
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP3_OHP_96CH_OHP96_OHP_96CH_CORE_CFC96_EX1_CFC       0x00292000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP3_OHP_96CH_OHP96_OHP_96CH_CORE_CFC96_IN0_CFC       0x00293000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP3_OHP_96CH_OHP96_OHP_96CH_CORE_CFC96_IN1_CFC       0x00294000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP3_OHP_96CH_FEGE_ENET_FEGE_MTSB                     0x00295000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP3_OHP_96CH_FEGE_ENET_FEGE_TOP_ENET_FEGE            0x00295000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP3_OHP_96CH_FEGE_ENET_FEGE_L1RPP_FEGE               0x00295080
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP3_OHP_96CH_FEGE_ENET_FEGE_RMAC                     0x00295100
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP3_OHP_96CH_FEGE_ENET_FEGE_RX_ECLASS_ECLASS         0x00295800
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP3_OHP_96CH_FEGE_ENET_FEGE_MSTATX                   0x00296000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP3_OHP_96CH_FEGE_ENET_FEGE_TX_ECLASS_ECLASS         0x00296800
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP3_OHP_96CH_FEGE_ENET_FEGE_TMAC                     0x00297000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP3_OHP_96CH_FEGE_ENET_FEGE_L1TPP_FEGE               0x00297040
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP3_OHP_96CH_FEGE_ENET_FEGE_GE_GFPT                  0x00297100
#define BASE_ADDR_COREOTN120_COREOTN_CTL_MPMO_MTSB                                             0x002a0000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_MPMO_MPMO_DP_MTSB                                     0x002a0000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_MPMO_MPMO_DP_CORE                                     0x002a0000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_MPMO_MPMO_DP_CFC                                      0x002a3000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_MPMO_MPMO_DP_SCBS3                                    0x002a5000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_MPMO_MPMO_DSP                                         0x002a6000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_MPMA_MTSB                                             0x002a8000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_MPMA_MPMA_DP_MTSB                                     0x002a8000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_MPMA_MPMA_DP_CORE                                     0x002a8000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_MPMA_MPMA_DP_CFC                                      0x002a9000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_MPMA_MPMA_DP_SCBS3                                    0x002aa800
#define BASE_ADDR_COREOTN120_COREOTN_CTL_MPMA_MPMA_DSP                                         0x002ab800
#define BASE_ADDR_COREOTN120_COREOTN_CTL_PCBI_SLV_COREOTN_CTL                                  0x002ac000
#define BASE_ADDR_COREOTN120_COREOTN_ODUK_SW_CPB120_MTSB                                       0x00300000
#define BASE_ADDR_COREOTN120_COREOTN_ODUK_SW_CPB120_SLV_DPI_SLAVE_DPI(A)                       (0x00300000 + (A) * 0x4000)
#define MAX_COREOTN120_COREOTN_ODUK_SW_CPB120_SLV_DPI_SLAVE_DPI                                7
#define BASE_ADDR_COREOTN120_COREOTN_ODUK_SW_CPB120_MST_DPI_MASTER_DPI(A)                      (0x00320000 + (A) * 0x4000)
#define MAX_COREOTN120_COREOTN_ODUK_SW_CPB120_MST_DPI_MASTER_DPI                               7
#define BASE_ADDR_COREOTN120_COREOTN_ODUK_SW_CPB120_CPB_CPB_CTRL                               0x00340000
#define BASE_ADDR_COREOTN120_COREOTN_ODUK_SW_CPB120_DCS(A)                                     (0x00360000 + (A) * 0x2000)
#define MAX_COREOTN120_COREOTN_ODUK_SW_CPB120_DCS                                              3
#define BASE_ADDR_COREOTN120_COREOTN_ODUK_SW_CPB120_PMPM                                       0x00368000
#define BASE_ADDR_COREOTN120_COREOTN_ODUK_SW_CPB120_PMPM_PL_PMPM                               0x00369000
#define BASE_ADDR_COREOTN120_COREOTN_ODUK_SW_CPB120_PMPM_EOP_PMPM                              0x0036a000
#define BASE_ADDR_COREOTN120_COREOTN_ODUK_SW_CPB120_SCPB_MTSB                                  0x00380000
#define BASE_ADDR_COREOTN120_COREOTN_ODUK_SW_CPB120_SCPB_CTRL_SCPB_REG                         0x00380000
#define BASE_ADDR_COREOTN120_COREOTN_ODUK_SW_CPB120_SCPB_QS(A)                                 (0x003a0000 + (A) * 0x4000)
#define MAX_COREOTN120_COREOTN_ODUK_SW_CPB120_SCPB_QS                                          3

#endif /* COREOTN120_MTSB_TSB_BASE_ADDR_DEFS_H */
#endif /* _COREOTN120_MTSB_MAP_H */
