$date
	Mon Apr 30 19:00:33 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module bus_breakout_tb $end
$var wire 6 ! out_1 [5:0] $end
$var reg 4 " in_1 [3:0] $end
$var reg 4 # in_2 [3:0] $end
$scope module UUT $end
$var wire 4 $ in_1 [3:0] $end
$var wire 4 % in_2 [3:0] $end
$var wire 6 & out_1 [5:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
bx $
bx #
bx "
bx !
$end
#1
b0 !
b0 &
b0 #
b0 %
b0 "
b0 $
#2
b100001 !
b100001 &
b1000 #
b1000 %
b1 "
b1 $
#3
b10010 !
b10010 &
b100 #
b100 %
b10 "
b10 $
#4
b110011 !
b110011 &
b1100 #
b1100 %
b11 "
b11 $
#5
b1110 #
b1110 %
b111 "
b111 $
#6
b111111 !
b111111 &
b1111 #
b1111 %
b1111 "
b1111 $
#7
