INFO: [VRFC 10-2263] Analyzing Verilog file "E:/model/hw1_2/hw1_2.srcs/sources_1/new/logic_gate_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic_gates_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/model/hw1_2/hw1_2.srcs/sim_1/new/logic_gates_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic_gates_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/model/hw1_2/hw1_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
