./../../../syn/LAB3/outputs/TOP_gate.v
/home/eda/soc/lib/gpdk/32n/lib/stdcell_hvt/verilog/saed32nm_hvt.v
./TOP_tb.sv
