// Seed: 2388876669
module module_0 (
    input id_0,
    output id_1,
    input logic id_2
    , id_7,
    input id_3,
    input id_4,
    output id_5,
    output id_6
);
  logic id_8;
  type_11(
      1'b0, id_3, 1 == id_3, 1'b0, id_2
  );
endmodule
