/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* TC */
.set TC__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set TC__0__MASK, 0x80
.set TC__0__PC, CYREG_PRT2_PC7
.set TC__0__PORT, 2
.set TC__0__SHIFT, 7
.set TC__AG, CYREG_PRT2_AG
.set TC__AMUX, CYREG_PRT2_AMUX
.set TC__BIE, CYREG_PRT2_BIE
.set TC__BIT_MASK, CYREG_PRT2_BIT_MASK
.set TC__BYP, CYREG_PRT2_BYP
.set TC__CTL, CYREG_PRT2_CTL
.set TC__DM0, CYREG_PRT2_DM0
.set TC__DM1, CYREG_PRT2_DM1
.set TC__DM2, CYREG_PRT2_DM2
.set TC__DR, CYREG_PRT2_DR
.set TC__INP_DIS, CYREG_PRT2_INP_DIS
.set TC__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set TC__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set TC__LCD_EN, CYREG_PRT2_LCD_EN
.set TC__MASK, 0x80
.set TC__PORT, 2
.set TC__PRT, CYREG_PRT2_PRT
.set TC__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set TC__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set TC__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set TC__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set TC__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set TC__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set TC__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set TC__PS, CYREG_PRT2_PS
.set TC__SHIFT, 7
.set TC__SLW, CYREG_PRT2_SLW
.set TC_word__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set TC_word__0__MASK, 0x40
.set TC_word__0__PC, CYREG_PRT1_PC6
.set TC_word__0__PORT, 1
.set TC_word__0__SHIFT, 6
.set TC_word__AG, CYREG_PRT1_AG
.set TC_word__AMUX, CYREG_PRT1_AMUX
.set TC_word__BIE, CYREG_PRT1_BIE
.set TC_word__BIT_MASK, CYREG_PRT1_BIT_MASK
.set TC_word__BYP, CYREG_PRT1_BYP
.set TC_word__CTL, CYREG_PRT1_CTL
.set TC_word__DM0, CYREG_PRT1_DM0
.set TC_word__DM1, CYREG_PRT1_DM1
.set TC_word__DM2, CYREG_PRT1_DM2
.set TC_word__DR, CYREG_PRT1_DR
.set TC_word__INP_DIS, CYREG_PRT1_INP_DIS
.set TC_word__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set TC_word__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set TC_word__LCD_EN, CYREG_PRT1_LCD_EN
.set TC_word__MASK, 0x40
.set TC_word__PORT, 1
.set TC_word__PRT, CYREG_PRT1_PRT
.set TC_word__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set TC_word__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set TC_word__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set TC_word__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set TC_word__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set TC_word__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set TC_word__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set TC_word__PS, CYREG_PRT1_PS
.set TC_word__SHIFT, 6
.set TC_word__SLW, CYREG_PRT1_SLW

/* EN1 */
.set EN1__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set EN1__0__MASK, 0x20
.set EN1__0__PC, CYREG_PRT3_PC5
.set EN1__0__PORT, 3
.set EN1__0__SHIFT, 5
.set EN1__AG, CYREG_PRT3_AG
.set EN1__AMUX, CYREG_PRT3_AMUX
.set EN1__BIE, CYREG_PRT3_BIE
.set EN1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set EN1__BYP, CYREG_PRT3_BYP
.set EN1__CTL, CYREG_PRT3_CTL
.set EN1__DM0, CYREG_PRT3_DM0
.set EN1__DM1, CYREG_PRT3_DM1
.set EN1__DM2, CYREG_PRT3_DM2
.set EN1__DR, CYREG_PRT3_DR
.set EN1__INP_DIS, CYREG_PRT3_INP_DIS
.set EN1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set EN1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set EN1__LCD_EN, CYREG_PRT3_LCD_EN
.set EN1__MASK, 0x20
.set EN1__PORT, 3
.set EN1__PRT, CYREG_PRT3_PRT
.set EN1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set EN1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set EN1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set EN1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set EN1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set EN1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set EN1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set EN1__PS, CYREG_PRT3_PS
.set EN1__SHIFT, 5
.set EN1__SLW, CYREG_PRT3_SLW

/* LED */
.set LED__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set LED__0__MASK, 0x02
.set LED__0__PC, CYREG_PRT2_PC1
.set LED__0__PORT, 2
.set LED__0__SHIFT, 1
.set LED__AG, CYREG_PRT2_AG
.set LED__AMUX, CYREG_PRT2_AMUX
.set LED__BIE, CYREG_PRT2_BIE
.set LED__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LED__BYP, CYREG_PRT2_BYP
.set LED__CTL, CYREG_PRT2_CTL
.set LED__DM0, CYREG_PRT2_DM0
.set LED__DM1, CYREG_PRT2_DM1
.set LED__DM2, CYREG_PRT2_DM2
.set LED__DR, CYREG_PRT2_DR
.set LED__INP_DIS, CYREG_PRT2_INP_DIS
.set LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LED__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LED__LCD_EN, CYREG_PRT2_LCD_EN
.set LED__MASK, 0x02
.set LED__PORT, 2
.set LED__PRT, CYREG_PRT2_PRT
.set LED__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LED__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LED__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LED__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LED__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LED__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LED__PS, CYREG_PRT2_PS
.set LED__SHIFT, 1
.set LED__SLW, CYREG_PRT2_SLW
.set LED_ON_Sync_ctrl_reg__0__MASK, 0x01
.set LED_ON_Sync_ctrl_reg__0__POS, 0
.set LED_ON_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set LED_ON_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set LED_ON_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set LED_ON_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set LED_ON_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set LED_ON_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB13_14_MSK
.set LED_ON_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set LED_ON_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB13_14_MSK
.set LED_ON_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set LED_ON_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set LED_ON_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB13_CTL
.set LED_ON_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB13_ST_CTL
.set LED_ON_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB13_CTL
.set LED_ON_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB13_ST_CTL
.set LED_ON_Sync_ctrl_reg__MASK, 0x01
.set LED_ON_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set LED_ON_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set LED_ON_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB13_MSK

/* PPS */
.set PPS__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set PPS__0__MASK, 0x04
.set PPS__0__PC, CYREG_PRT2_PC2
.set PPS__0__PORT, 2
.set PPS__0__SHIFT, 2
.set PPS__AG, CYREG_PRT2_AG
.set PPS__AMUX, CYREG_PRT2_AMUX
.set PPS__BIE, CYREG_PRT2_BIE
.set PPS__BIT_MASK, CYREG_PRT2_BIT_MASK
.set PPS__BYP, CYREG_PRT2_BYP
.set PPS__CTL, CYREG_PRT2_CTL
.set PPS__DM0, CYREG_PRT2_DM0
.set PPS__DM1, CYREG_PRT2_DM1
.set PPS__DM2, CYREG_PRT2_DM2
.set PPS__DR, CYREG_PRT2_DR
.set PPS__INP_DIS, CYREG_PRT2_INP_DIS
.set PPS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set PPS__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set PPS__LCD_EN, CYREG_PRT2_LCD_EN
.set PPS__MASK, 0x04
.set PPS__PORT, 2
.set PPS__PRT, CYREG_PRT2_PRT
.set PPS__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set PPS__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set PPS__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set PPS__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set PPS__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set PPS__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set PPS__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set PPS__PS, CYREG_PRT2_PS
.set PPS__SHIFT, 2
.set PPS__SLW, CYREG_PRT2_SLW

/* LOAD */
.set LOAD__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set LOAD__0__MASK, 0x02
.set LOAD__0__PC, CYREG_PRT0_PC1
.set LOAD__0__PORT, 0
.set LOAD__0__SHIFT, 1
.set LOAD__AG, CYREG_PRT0_AG
.set LOAD__AMUX, CYREG_PRT0_AMUX
.set LOAD__BIE, CYREG_PRT0_BIE
.set LOAD__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LOAD__BYP, CYREG_PRT0_BYP
.set LOAD__CTL, CYREG_PRT0_CTL
.set LOAD__DM0, CYREG_PRT0_DM0
.set LOAD__DM1, CYREG_PRT0_DM1
.set LOAD__DM2, CYREG_PRT0_DM2
.set LOAD__DR, CYREG_PRT0_DR
.set LOAD__INP_DIS, CYREG_PRT0_INP_DIS
.set LOAD__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set LOAD__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LOAD__LCD_EN, CYREG_PRT0_LCD_EN
.set LOAD__MASK, 0x02
.set LOAD__PORT, 0
.set LOAD__PRT, CYREG_PRT0_PRT
.set LOAD__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LOAD__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LOAD__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LOAD__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LOAD__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LOAD__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LOAD__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LOAD__PS, CYREG_PRT0_PS
.set LOAD__SHIFT, 1
.set LOAD__SLW, CYREG_PRT0_SLW
.set LOAD_1__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set LOAD_1__0__MASK, 0x01
.set LOAD_1__0__PC, CYREG_PRT2_PC0
.set LOAD_1__0__PORT, 2
.set LOAD_1__0__SHIFT, 0
.set LOAD_1__AG, CYREG_PRT2_AG
.set LOAD_1__AMUX, CYREG_PRT2_AMUX
.set LOAD_1__BIE, CYREG_PRT2_BIE
.set LOAD_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LOAD_1__BYP, CYREG_PRT2_BYP
.set LOAD_1__CTL, CYREG_PRT2_CTL
.set LOAD_1__DM0, CYREG_PRT2_DM0
.set LOAD_1__DM1, CYREG_PRT2_DM1
.set LOAD_1__DM2, CYREG_PRT2_DM2
.set LOAD_1__DR, CYREG_PRT2_DR
.set LOAD_1__INP_DIS, CYREG_PRT2_INP_DIS
.set LOAD_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LOAD_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LOAD_1__LCD_EN, CYREG_PRT2_LCD_EN
.set LOAD_1__MASK, 0x01
.set LOAD_1__PORT, 2
.set LOAD_1__PRT, CYREG_PRT2_PRT
.set LOAD_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LOAD_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LOAD_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LOAD_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LOAD_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LOAD_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LOAD_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LOAD_1__PS, CYREG_PRT2_PS
.set LOAD_1__SHIFT, 0
.set LOAD_1__SLW, CYREG_PRT2_SLW

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set Rx_1__0__MASK, 0x04
.set Rx_1__0__PC, CYREG_PRT0_PC2
.set Rx_1__0__PORT, 0
.set Rx_1__0__SHIFT, 2
.set Rx_1__AG, CYREG_PRT0_AG
.set Rx_1__AMUX, CYREG_PRT0_AMUX
.set Rx_1__BIE, CYREG_PRT0_BIE
.set Rx_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Rx_1__BYP, CYREG_PRT0_BYP
.set Rx_1__CTL, CYREG_PRT0_CTL
.set Rx_1__DM0, CYREG_PRT0_DM0
.set Rx_1__DM1, CYREG_PRT0_DM1
.set Rx_1__DM2, CYREG_PRT0_DM2
.set Rx_1__DR, CYREG_PRT0_DR
.set Rx_1__INP_DIS, CYREG_PRT0_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Rx_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Rx_1__LCD_EN, CYREG_PRT0_LCD_EN
.set Rx_1__MASK, 0x04
.set Rx_1__PORT, 0
.set Rx_1__PRT, CYREG_PRT0_PRT
.set Rx_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Rx_1__PS, CYREG_PRT0_PS
.set Rx_1__SHIFT, 2
.set Rx_1__SLW, CYREG_PRT0_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set Tx_1__0__MASK, 0x10
.set Tx_1__0__PC, CYREG_PRT0_PC4
.set Tx_1__0__PORT, 0
.set Tx_1__0__SHIFT, 4
.set Tx_1__AG, CYREG_PRT0_AG
.set Tx_1__AMUX, CYREG_PRT0_AMUX
.set Tx_1__BIE, CYREG_PRT0_BIE
.set Tx_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Tx_1__BYP, CYREG_PRT0_BYP
.set Tx_1__CTL, CYREG_PRT0_CTL
.set Tx_1__DM0, CYREG_PRT0_DM0
.set Tx_1__DM1, CYREG_PRT0_DM1
.set Tx_1__DM2, CYREG_PRT0_DM2
.set Tx_1__DR, CYREG_PRT0_DR
.set Tx_1__INP_DIS, CYREG_PRT0_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Tx_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Tx_1__LCD_EN, CYREG_PRT0_LCD_EN
.set Tx_1__MASK, 0x10
.set Tx_1__PORT, 0
.set Tx_1__PRT, CYREG_PRT0_PRT
.set Tx_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Tx_1__PS, CYREG_PRT0_PS
.set Tx_1__SHIFT, 4
.set Tx_1__SLW, CYREG_PRT0_SLW

/* UART */
.set UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set UART_BUART_sCR_SyncCtl_CtrlReg__2__MASK, 0x04
.set UART_BUART_sCR_SyncCtl_CtrlReg__2__POS, 2
.set UART_BUART_sCR_SyncCtl_CtrlReg__3__MASK, 0x08
.set UART_BUART_sCR_SyncCtl_CtrlReg__3__POS, 3
.set UART_BUART_sCR_SyncCtl_CtrlReg__4__MASK, 0x10
.set UART_BUART_sCR_SyncCtl_CtrlReg__4__POS, 4
.set UART_BUART_sCR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_BUART_sCR_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B0_UDB07_CTL
.set UART_BUART_sCR_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set UART_BUART_sCR_SyncCtl_CtrlReg__COUNT_REG, CYREG_B0_UDB07_CTL
.set UART_BUART_sCR_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set UART_BUART_sCR_SyncCtl_CtrlReg__MASK, 0x1C
.set UART_BUART_sCR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set UART_BUART_sCR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set UART_BUART_sCR_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B0_UDB07_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB02_CTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB02_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB02_MSK
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB02_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB02_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB02_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB02_ST
.set UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB03_A0
.set UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB03_A1
.set UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB03_D0
.set UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB03_D1
.set UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB03_F0
.set UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB03_F1
.set UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB00_01_ST
.set UART_BUART_sRX_RxSts__2__MASK, 0x04
.set UART_BUART_sRX_RxSts__2__POS, 2
.set UART_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_BUART_sRX_RxSts__3__POS, 3
.set UART_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_BUART_sRX_RxSts__4__POS, 4
.set UART_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_BUART_sRX_RxSts__5__POS, 5
.set UART_BUART_sRX_RxSts__MASK, 0x3C
.set UART_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB00_MSK
.set UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB00_ST
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB01_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB01_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB01_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB01_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB01_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB01_F1
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB02_A0
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB02_A1
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB02_D0
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB02_D1
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB02_F0
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB02_F1
.set UART_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set UART_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB06_MSK
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB06_ST
.set UART_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set UART_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set UART_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_IntClock__INDEX, 0x00
.set UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_IntClock__PM_ACT_MSK, 0x01
.set UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_IntClock__PM_STBY_MSK, 0x01

/* Start */
.set Start__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set Start__0__MASK, 0x08
.set Start__0__PC, CYREG_PRT0_PC3
.set Start__0__PORT, 0
.set Start__0__SHIFT, 3
.set Start__AG, CYREG_PRT0_AG
.set Start__AMUX, CYREG_PRT0_AMUX
.set Start__BIE, CYREG_PRT0_BIE
.set Start__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Start__BYP, CYREG_PRT0_BYP
.set Start__CTL, CYREG_PRT0_CTL
.set Start__DM0, CYREG_PRT0_DM0
.set Start__DM1, CYREG_PRT0_DM1
.set Start__DM2, CYREG_PRT0_DM2
.set Start__DR, CYREG_PRT0_DR
.set Start__INP_DIS, CYREG_PRT0_INP_DIS
.set Start__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Start__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Start__LCD_EN, CYREG_PRT0_LCD_EN
.set Start__MASK, 0x08
.set Start__PORT, 0
.set Start__PRT, CYREG_PRT0_PRT
.set Start__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Start__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Start__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Start__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Start__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Start__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Start__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Start__PS, CYREG_PRT0_PS
.set Start__SHIFT, 3
.set Start__SLW, CYREG_PRT0_SLW

/* Period */
.set Period_bSR_sC32_BShiftRegDp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set Period_bSR_sC32_BShiftRegDp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set Period_bSR_sC32_BShiftRegDp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set Period_bSR_sC32_BShiftRegDp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set Period_bSR_sC32_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Period_bSR_sC32_BShiftRegDp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set Period_bSR_sC32_BShiftRegDp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set Period_bSR_sC32_BShiftRegDp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set Period_bSR_sC32_BShiftRegDp_u0__A0_REG, CYREG_B1_UDB04_A0
.set Period_bSR_sC32_BShiftRegDp_u0__A1_REG, CYREG_B1_UDB04_A1
.set Period_bSR_sC32_BShiftRegDp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set Period_bSR_sC32_BShiftRegDp_u0__D0_REG, CYREG_B1_UDB04_D0
.set Period_bSR_sC32_BShiftRegDp_u0__D1_REG, CYREG_B1_UDB04_D1
.set Period_bSR_sC32_BShiftRegDp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Period_bSR_sC32_BShiftRegDp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set Period_bSR_sC32_BShiftRegDp_u0__F0_REG, CYREG_B1_UDB04_F0
.set Period_bSR_sC32_BShiftRegDp_u0__F1_REG, CYREG_B1_UDB04_F1
.set Period_bSR_sC32_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Period_bSR_sC32_BShiftRegDp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Period_bSR_sC32_BShiftRegDp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set Period_bSR_sC32_BShiftRegDp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set Period_bSR_sC32_BShiftRegDp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set Period_bSR_sC32_BShiftRegDp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set Period_bSR_sC32_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Period_bSR_sC32_BShiftRegDp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set Period_bSR_sC32_BShiftRegDp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set Period_bSR_sC32_BShiftRegDp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set Period_bSR_sC32_BShiftRegDp_u1__A0_REG, CYREG_B1_UDB05_A0
.set Period_bSR_sC32_BShiftRegDp_u1__A1_REG, CYREG_B1_UDB05_A1
.set Period_bSR_sC32_BShiftRegDp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set Period_bSR_sC32_BShiftRegDp_u1__D0_REG, CYREG_B1_UDB05_D0
.set Period_bSR_sC32_BShiftRegDp_u1__D1_REG, CYREG_B1_UDB05_D1
.set Period_bSR_sC32_BShiftRegDp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Period_bSR_sC32_BShiftRegDp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set Period_bSR_sC32_BShiftRegDp_u1__F0_REG, CYREG_B1_UDB05_F0
.set Period_bSR_sC32_BShiftRegDp_u1__F1_REG, CYREG_B1_UDB05_F1
.set Period_bSR_sC32_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Period_bSR_sC32_BShiftRegDp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Period_bSR_sC32_BShiftRegDp_u2__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set Period_bSR_sC32_BShiftRegDp_u2__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set Period_bSR_sC32_BShiftRegDp_u2__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set Period_bSR_sC32_BShiftRegDp_u2__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set Period_bSR_sC32_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Period_bSR_sC32_BShiftRegDp_u2__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set Period_bSR_sC32_BShiftRegDp_u2__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set Period_bSR_sC32_BShiftRegDp_u2__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set Period_bSR_sC32_BShiftRegDp_u2__A0_REG, CYREG_B1_UDB06_A0
.set Period_bSR_sC32_BShiftRegDp_u2__A1_REG, CYREG_B1_UDB06_A1
.set Period_bSR_sC32_BShiftRegDp_u2__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set Period_bSR_sC32_BShiftRegDp_u2__D0_REG, CYREG_B1_UDB06_D0
.set Period_bSR_sC32_BShiftRegDp_u2__D1_REG, CYREG_B1_UDB06_D1
.set Period_bSR_sC32_BShiftRegDp_u2__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Period_bSR_sC32_BShiftRegDp_u2__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set Period_bSR_sC32_BShiftRegDp_u2__F0_REG, CYREG_B1_UDB06_F0
.set Period_bSR_sC32_BShiftRegDp_u2__F1_REG, CYREG_B1_UDB06_F1
.set Period_bSR_sC32_BShiftRegDp_u3__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set Period_bSR_sC32_BShiftRegDp_u3__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set Period_bSR_sC32_BShiftRegDp_u3__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set Period_bSR_sC32_BShiftRegDp_u3__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set Period_bSR_sC32_BShiftRegDp_u3__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Period_bSR_sC32_BShiftRegDp_u3__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set Period_bSR_sC32_BShiftRegDp_u3__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set Period_bSR_sC32_BShiftRegDp_u3__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set Period_bSR_sC32_BShiftRegDp_u3__A0_REG, CYREG_B1_UDB07_A0
.set Period_bSR_sC32_BShiftRegDp_u3__A1_REG, CYREG_B1_UDB07_A1
.set Period_bSR_sC32_BShiftRegDp_u3__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set Period_bSR_sC32_BShiftRegDp_u3__D0_REG, CYREG_B1_UDB07_D0
.set Period_bSR_sC32_BShiftRegDp_u3__D1_REG, CYREG_B1_UDB07_D1
.set Period_bSR_sC32_BShiftRegDp_u3__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Period_bSR_sC32_BShiftRegDp_u3__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set Period_bSR_sC32_BShiftRegDp_u3__F0_REG, CYREG_B1_UDB07_F0
.set Period_bSR_sC32_BShiftRegDp_u3__F1_REG, CYREG_B1_UDB07_F1
.set Period_bSR_sC32_BShiftRegDp_u3__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Period_bSR_sC32_BShiftRegDp_u3__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Period_bSR_StsReg__0__MASK, 0x01
.set Period_bSR_StsReg__0__POS, 0
.set Period_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Period_bSR_StsReg__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set Period_bSR_StsReg__3__MASK, 0x08
.set Period_bSR_StsReg__3__POS, 3
.set Period_bSR_StsReg__4__MASK, 0x10
.set Period_bSR_StsReg__4__POS, 4
.set Period_bSR_StsReg__5__MASK, 0x20
.set Period_bSR_StsReg__5__POS, 5
.set Period_bSR_StsReg__6__MASK, 0x40
.set Period_bSR_StsReg__6__POS, 6
.set Period_bSR_StsReg__MASK, 0x79
.set Period_bSR_StsReg__MASK_REG, CYREG_B1_UDB04_MSK
.set Period_bSR_StsReg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Period_bSR_StsReg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Period_bSR_StsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Period_bSR_StsReg__STATUS_CNT_REG, CYREG_B1_UDB04_ST_CTL
.set Period_bSR_StsReg__STATUS_CONTROL_REG, CYREG_B1_UDB04_ST_CTL
.set Period_bSR_StsReg__STATUS_REG, CYREG_B1_UDB04_ST
.set Period_bSR_SyncCtl_CtrlReg__0__MASK, 0x01
.set Period_bSR_SyncCtl_CtrlReg__0__POS, 0
.set Period_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Period_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set Period_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set Period_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set Period_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set Period_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set Period_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set Period_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set Period_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set Period_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Period_bSR_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B1_UDB04_CTL
.set Period_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set Period_bSR_SyncCtl_CtrlReg__COUNT_REG, CYREG_B1_UDB04_CTL
.set Period_bSR_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set Period_bSR_SyncCtl_CtrlReg__MASK, 0x01
.set Period_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Period_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Period_bSR_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B1_UDB04_MSK

/* Sh_out */
.set Sh_out__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set Sh_out__0__MASK, 0x40
.set Sh_out__0__PC, CYREG_PRT3_PC6
.set Sh_out__0__PORT, 3
.set Sh_out__0__SHIFT, 6
.set Sh_out__AG, CYREG_PRT3_AG
.set Sh_out__AMUX, CYREG_PRT3_AMUX
.set Sh_out__BIE, CYREG_PRT3_BIE
.set Sh_out__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Sh_out__BYP, CYREG_PRT3_BYP
.set Sh_out__CTL, CYREG_PRT3_CTL
.set Sh_out__DM0, CYREG_PRT3_DM0
.set Sh_out__DM1, CYREG_PRT3_DM1
.set Sh_out__DM2, CYREG_PRT3_DM2
.set Sh_out__DR, CYREG_PRT3_DR
.set Sh_out__INP_DIS, CYREG_PRT3_INP_DIS
.set Sh_out__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Sh_out__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Sh_out__LCD_EN, CYREG_PRT3_LCD_EN
.set Sh_out__MASK, 0x40
.set Sh_out__PORT, 3
.set Sh_out__PRT, CYREG_PRT3_PRT
.set Sh_out__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Sh_out__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Sh_out__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Sh_out__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Sh_out__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Sh_out__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Sh_out__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Sh_out__PS, CYREG_PRT3_PS
.set Sh_out__SHIFT, 6
.set Sh_out__SLW, CYREG_PRT3_SLW

/* isr_rx */
.set isr_rx__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_rx__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_rx__INTC_MASK, 0x08
.set isr_rx__INTC_NUMBER, 3
.set isr_rx__INTC_PRIOR_NUM, 7
.set isr_rx__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set isr_rx__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_rx__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_tc */
.set isr_tc__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_tc__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_tc__INTC_MASK, 0x10
.set isr_tc__INTC_NUMBER, 4
.set isr_tc__INTC_PRIOR_NUM, 7
.set isr_tc__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set isr_tc__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_tc__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Compare */
.set Compare__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set Compare__0__MASK, 0x40
.set Compare__0__PC, CYREG_PRT2_PC6
.set Compare__0__PORT, 2
.set Compare__0__SHIFT, 6
.set Compare__AG, CYREG_PRT2_AG
.set Compare__AMUX, CYREG_PRT2_AMUX
.set Compare__BIE, CYREG_PRT2_BIE
.set Compare__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Compare__BYP, CYREG_PRT2_BYP
.set Compare__CTL, CYREG_PRT2_CTL
.set Compare__DM0, CYREG_PRT2_DM0
.set Compare__DM1, CYREG_PRT2_DM1
.set Compare__DM2, CYREG_PRT2_DM2
.set Compare__DR, CYREG_PRT2_DR
.set Compare__INP_DIS, CYREG_PRT2_INP_DIS
.set Compare__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Compare__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Compare__LCD_EN, CYREG_PRT2_LCD_EN
.set Compare__MASK, 0x40
.set Compare__PORT, 2
.set Compare__PRT, CYREG_PRT2_PRT
.set Compare__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Compare__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Compare__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Compare__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Compare__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Compare__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Compare__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Compare__PS, CYREG_PRT2_PS
.set Compare__SHIFT, 6
.set Compare__SLW, CYREG_PRT2_SLW

/* CAPT_LOW */
.set CAPT_LOW_sts_sts_reg__0__MASK, 0x01
.set CAPT_LOW_sts_sts_reg__0__POS, 0
.set CAPT_LOW_sts_sts_reg__1__MASK, 0x02
.set CAPT_LOW_sts_sts_reg__1__POS, 1
.set CAPT_LOW_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set CAPT_LOW_sts_sts_reg__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set CAPT_LOW_sts_sts_reg__2__MASK, 0x04
.set CAPT_LOW_sts_sts_reg__2__POS, 2
.set CAPT_LOW_sts_sts_reg__3__MASK, 0x08
.set CAPT_LOW_sts_sts_reg__3__POS, 3
.set CAPT_LOW_sts_sts_reg__4__MASK, 0x10
.set CAPT_LOW_sts_sts_reg__4__POS, 4
.set CAPT_LOW_sts_sts_reg__5__MASK, 0x20
.set CAPT_LOW_sts_sts_reg__5__POS, 5
.set CAPT_LOW_sts_sts_reg__6__MASK, 0x40
.set CAPT_LOW_sts_sts_reg__6__POS, 6
.set CAPT_LOW_sts_sts_reg__MASK, 0x7F
.set CAPT_LOW_sts_sts_reg__MASK_REG, CYREG_B1_UDB09_MSK
.set CAPT_LOW_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set CAPT_LOW_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set CAPT_LOW_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set CAPT_LOW_sts_sts_reg__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set CAPT_LOW_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set CAPT_LOW_sts_sts_reg__STATUS_REG, CYREG_B1_UDB09_ST

/* CAPT_MID */
.set CAPT_MID_sts_sts_reg__0__MASK, 0x01
.set CAPT_MID_sts_sts_reg__0__POS, 0
.set CAPT_MID_sts_sts_reg__1__MASK, 0x02
.set CAPT_MID_sts_sts_reg__1__POS, 1
.set CAPT_MID_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set CAPT_MID_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set CAPT_MID_sts_sts_reg__2__MASK, 0x04
.set CAPT_MID_sts_sts_reg__2__POS, 2
.set CAPT_MID_sts_sts_reg__3__MASK, 0x08
.set CAPT_MID_sts_sts_reg__3__POS, 3
.set CAPT_MID_sts_sts_reg__4__MASK, 0x10
.set CAPT_MID_sts_sts_reg__4__POS, 4
.set CAPT_MID_sts_sts_reg__5__MASK, 0x20
.set CAPT_MID_sts_sts_reg__5__POS, 5
.set CAPT_MID_sts_sts_reg__6__MASK, 0x40
.set CAPT_MID_sts_sts_reg__6__POS, 6
.set CAPT_MID_sts_sts_reg__MASK, 0x7F
.set CAPT_MID_sts_sts_reg__MASK_REG, CYREG_B0_UDB14_MSK
.set CAPT_MID_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set CAPT_MID_sts_sts_reg__STATUS_REG, CYREG_B0_UDB14_ST

/* ClockEnc */
.set ClockEnc__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set ClockEnc__0__MASK, 0x20
.set ClockEnc__0__PC, CYREG_PRT1_PC5
.set ClockEnc__0__PORT, 1
.set ClockEnc__0__SHIFT, 5
.set ClockEnc__AG, CYREG_PRT1_AG
.set ClockEnc__AMUX, CYREG_PRT1_AMUX
.set ClockEnc__BIE, CYREG_PRT1_BIE
.set ClockEnc__BIT_MASK, CYREG_PRT1_BIT_MASK
.set ClockEnc__BYP, CYREG_PRT1_BYP
.set ClockEnc__CTL, CYREG_PRT1_CTL
.set ClockEnc__DM0, CYREG_PRT1_DM0
.set ClockEnc__DM1, CYREG_PRT1_DM1
.set ClockEnc__DM2, CYREG_PRT1_DM2
.set ClockEnc__DR, CYREG_PRT1_DR
.set ClockEnc__INP_DIS, CYREG_PRT1_INP_DIS
.set ClockEnc__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set ClockEnc__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set ClockEnc__LCD_EN, CYREG_PRT1_LCD_EN
.set ClockEnc__MASK, 0x20
.set ClockEnc__PORT, 1
.set ClockEnc__PRT, CYREG_PRT1_PRT
.set ClockEnc__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set ClockEnc__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set ClockEnc__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set ClockEnc__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set ClockEnc__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set ClockEnc__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set ClockEnc__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set ClockEnc__PS, CYREG_PRT1_PS
.set ClockEnc__SHIFT, 5
.set ClockEnc__SLW, CYREG_PRT1_SLW

/* SigmaReg */
.set SigmaReg_bSR_sC32_BShiftRegDp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set SigmaReg_bSR_sC32_BShiftRegDp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set SigmaReg_bSR_sC32_BShiftRegDp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set SigmaReg_bSR_sC32_BShiftRegDp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set SigmaReg_bSR_sC32_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set SigmaReg_bSR_sC32_BShiftRegDp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set SigmaReg_bSR_sC32_BShiftRegDp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set SigmaReg_bSR_sC32_BShiftRegDp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set SigmaReg_bSR_sC32_BShiftRegDp_u0__A0_REG, CYREG_B0_UDB04_A0
.set SigmaReg_bSR_sC32_BShiftRegDp_u0__A1_REG, CYREG_B0_UDB04_A1
.set SigmaReg_bSR_sC32_BShiftRegDp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set SigmaReg_bSR_sC32_BShiftRegDp_u0__D0_REG, CYREG_B0_UDB04_D0
.set SigmaReg_bSR_sC32_BShiftRegDp_u0__D1_REG, CYREG_B0_UDB04_D1
.set SigmaReg_bSR_sC32_BShiftRegDp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set SigmaReg_bSR_sC32_BShiftRegDp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set SigmaReg_bSR_sC32_BShiftRegDp_u0__F0_REG, CYREG_B0_UDB04_F0
.set SigmaReg_bSR_sC32_BShiftRegDp_u0__F1_REG, CYREG_B0_UDB04_F1
.set SigmaReg_bSR_sC32_BShiftRegDp_u1__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set SigmaReg_bSR_sC32_BShiftRegDp_u1__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set SigmaReg_bSR_sC32_BShiftRegDp_u1__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set SigmaReg_bSR_sC32_BShiftRegDp_u1__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set SigmaReg_bSR_sC32_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set SigmaReg_bSR_sC32_BShiftRegDp_u1__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set SigmaReg_bSR_sC32_BShiftRegDp_u1__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set SigmaReg_bSR_sC32_BShiftRegDp_u1__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set SigmaReg_bSR_sC32_BShiftRegDp_u1__A0_REG, CYREG_B0_UDB05_A0
.set SigmaReg_bSR_sC32_BShiftRegDp_u1__A1_REG, CYREG_B0_UDB05_A1
.set SigmaReg_bSR_sC32_BShiftRegDp_u1__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set SigmaReg_bSR_sC32_BShiftRegDp_u1__D0_REG, CYREG_B0_UDB05_D0
.set SigmaReg_bSR_sC32_BShiftRegDp_u1__D1_REG, CYREG_B0_UDB05_D1
.set SigmaReg_bSR_sC32_BShiftRegDp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set SigmaReg_bSR_sC32_BShiftRegDp_u1__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set SigmaReg_bSR_sC32_BShiftRegDp_u1__F0_REG, CYREG_B0_UDB05_F0
.set SigmaReg_bSR_sC32_BShiftRegDp_u1__F1_REG, CYREG_B0_UDB05_F1
.set SigmaReg_bSR_sC32_BShiftRegDp_u2__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set SigmaReg_bSR_sC32_BShiftRegDp_u2__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set SigmaReg_bSR_sC32_BShiftRegDp_u2__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set SigmaReg_bSR_sC32_BShiftRegDp_u2__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set SigmaReg_bSR_sC32_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set SigmaReg_bSR_sC32_BShiftRegDp_u2__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set SigmaReg_bSR_sC32_BShiftRegDp_u2__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set SigmaReg_bSR_sC32_BShiftRegDp_u2__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set SigmaReg_bSR_sC32_BShiftRegDp_u2__A0_REG, CYREG_B0_UDB06_A0
.set SigmaReg_bSR_sC32_BShiftRegDp_u2__A1_REG, CYREG_B0_UDB06_A1
.set SigmaReg_bSR_sC32_BShiftRegDp_u2__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set SigmaReg_bSR_sC32_BShiftRegDp_u2__D0_REG, CYREG_B0_UDB06_D0
.set SigmaReg_bSR_sC32_BShiftRegDp_u2__D1_REG, CYREG_B0_UDB06_D1
.set SigmaReg_bSR_sC32_BShiftRegDp_u2__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set SigmaReg_bSR_sC32_BShiftRegDp_u2__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set SigmaReg_bSR_sC32_BShiftRegDp_u2__F0_REG, CYREG_B0_UDB06_F0
.set SigmaReg_bSR_sC32_BShiftRegDp_u2__F1_REG, CYREG_B0_UDB06_F1
.set SigmaReg_bSR_sC32_BShiftRegDp_u2__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set SigmaReg_bSR_sC32_BShiftRegDp_u2__PER_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set SigmaReg_bSR_sC32_BShiftRegDp_u3__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set SigmaReg_bSR_sC32_BShiftRegDp_u3__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set SigmaReg_bSR_sC32_BShiftRegDp_u3__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set SigmaReg_bSR_sC32_BShiftRegDp_u3__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set SigmaReg_bSR_sC32_BShiftRegDp_u3__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set SigmaReg_bSR_sC32_BShiftRegDp_u3__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set SigmaReg_bSR_sC32_BShiftRegDp_u3__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set SigmaReg_bSR_sC32_BShiftRegDp_u3__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set SigmaReg_bSR_sC32_BShiftRegDp_u3__A0_REG, CYREG_B0_UDB07_A0
.set SigmaReg_bSR_sC32_BShiftRegDp_u3__A1_REG, CYREG_B0_UDB07_A1
.set SigmaReg_bSR_sC32_BShiftRegDp_u3__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set SigmaReg_bSR_sC32_BShiftRegDp_u3__D0_REG, CYREG_B0_UDB07_D0
.set SigmaReg_bSR_sC32_BShiftRegDp_u3__D1_REG, CYREG_B0_UDB07_D1
.set SigmaReg_bSR_sC32_BShiftRegDp_u3__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set SigmaReg_bSR_sC32_BShiftRegDp_u3__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set SigmaReg_bSR_sC32_BShiftRegDp_u3__F0_REG, CYREG_B0_UDB07_F0
.set SigmaReg_bSR_sC32_BShiftRegDp_u3__F1_REG, CYREG_B0_UDB07_F1
.set SigmaReg_bSR_sC32_BShiftRegDp_u3__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set SigmaReg_bSR_sC32_BShiftRegDp_u3__PER_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set SigmaReg_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set SigmaReg_bSR_StsReg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set SigmaReg_bSR_StsReg__3__MASK, 0x08
.set SigmaReg_bSR_StsReg__3__POS, 3
.set SigmaReg_bSR_StsReg__4__MASK, 0x10
.set SigmaReg_bSR_StsReg__4__POS, 4
.set SigmaReg_bSR_StsReg__5__MASK, 0x20
.set SigmaReg_bSR_StsReg__5__POS, 5
.set SigmaReg_bSR_StsReg__6__MASK, 0x40
.set SigmaReg_bSR_StsReg__6__POS, 6
.set SigmaReg_bSR_StsReg__MASK, 0x78
.set SigmaReg_bSR_StsReg__MASK_REG, CYREG_B1_UDB07_MSK
.set SigmaReg_bSR_StsReg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set SigmaReg_bSR_StsReg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set SigmaReg_bSR_StsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set SigmaReg_bSR_StsReg__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set SigmaReg_bSR_StsReg__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set SigmaReg_bSR_StsReg__STATUS_REG, CYREG_B1_UDB07_ST
.set SigmaReg_bSR_SyncCtl_CtrlReg__0__MASK, 0x01
.set SigmaReg_bSR_SyncCtl_CtrlReg__0__POS, 0
.set SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set SigmaReg_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set SigmaReg_bSR_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set SigmaReg_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set SigmaReg_bSR_SyncCtl_CtrlReg__COUNT_REG, CYREG_B1_UDB07_CTL
.set SigmaReg_bSR_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set SigmaReg_bSR_SyncCtl_CtrlReg__MASK, 0x01
.set SigmaReg_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set SigmaReg_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set SigmaReg_bSR_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B1_UDB07_MSK

/* isr_comp */
.set isr_comp__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_comp__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_comp__INTC_MASK, 0x04
.set isr_comp__INTC_NUMBER, 2
.set isr_comp__INTC_PRIOR_NUM, 7
.set isr_comp__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set isr_comp__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_comp__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* CAPT_HIGH */
.set CAPT_HIGH_sts_sts_reg__0__MASK, 0x01
.set CAPT_HIGH_sts_sts_reg__0__POS, 0
.set CAPT_HIGH_sts_sts_reg__1__MASK, 0x02
.set CAPT_HIGH_sts_sts_reg__1__POS, 1
.set CAPT_HIGH_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set CAPT_HIGH_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set CAPT_HIGH_sts_sts_reg__2__MASK, 0x04
.set CAPT_HIGH_sts_sts_reg__2__POS, 2
.set CAPT_HIGH_sts_sts_reg__3__MASK, 0x08
.set CAPT_HIGH_sts_sts_reg__3__POS, 3
.set CAPT_HIGH_sts_sts_reg__4__MASK, 0x10
.set CAPT_HIGH_sts_sts_reg__4__POS, 4
.set CAPT_HIGH_sts_sts_reg__5__MASK, 0x20
.set CAPT_HIGH_sts_sts_reg__5__POS, 5
.set CAPT_HIGH_sts_sts_reg__MASK, 0x3F
.set CAPT_HIGH_sts_sts_reg__MASK_REG, CYREG_B0_UDB13_MSK
.set CAPT_HIGH_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set CAPT_HIGH_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set CAPT_HIGH_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set CAPT_HIGH_sts_sts_reg__STATUS_CNT_REG, CYREG_B0_UDB13_ST_CTL
.set CAPT_HIGH_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B0_UDB13_ST_CTL
.set CAPT_HIGH_sts_sts_reg__STATUS_REG, CYREG_B0_UDB13_ST

/* Counter_1 */
.set Counter_1_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set Counter_1_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set Counter_1_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set Counter_1_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set Counter_1_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set Counter_1_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set Counter_1_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set Counter_1_CounterUDB_sC32_counterdp_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set Counter_1_CounterUDB_sC32_counterdp_u0__A0_REG, CYREG_B0_UDB12_A0
.set Counter_1_CounterUDB_sC32_counterdp_u0__A1_REG, CYREG_B0_UDB12_A1
.set Counter_1_CounterUDB_sC32_counterdp_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set Counter_1_CounterUDB_sC32_counterdp_u0__D0_REG, CYREG_B0_UDB12_D0
.set Counter_1_CounterUDB_sC32_counterdp_u0__D1_REG, CYREG_B0_UDB12_D1
.set Counter_1_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set Counter_1_CounterUDB_sC32_counterdp_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set Counter_1_CounterUDB_sC32_counterdp_u0__F0_REG, CYREG_B0_UDB12_F0
.set Counter_1_CounterUDB_sC32_counterdp_u0__F1_REG, CYREG_B0_UDB12_F1
.set Counter_1_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set Counter_1_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set Counter_1_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set Counter_1_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set Counter_1_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set Counter_1_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set Counter_1_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set Counter_1_CounterUDB_sC32_counterdp_u1__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set Counter_1_CounterUDB_sC32_counterdp_u1__A0_REG, CYREG_B0_UDB13_A0
.set Counter_1_CounterUDB_sC32_counterdp_u1__A1_REG, CYREG_B0_UDB13_A1
.set Counter_1_CounterUDB_sC32_counterdp_u1__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set Counter_1_CounterUDB_sC32_counterdp_u1__D0_REG, CYREG_B0_UDB13_D0
.set Counter_1_CounterUDB_sC32_counterdp_u1__D1_REG, CYREG_B0_UDB13_D1
.set Counter_1_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set Counter_1_CounterUDB_sC32_counterdp_u1__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set Counter_1_CounterUDB_sC32_counterdp_u1__F0_REG, CYREG_B0_UDB13_F0
.set Counter_1_CounterUDB_sC32_counterdp_u1__F1_REG, CYREG_B0_UDB13_F1
.set Counter_1_CounterUDB_sC32_counterdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set Counter_1_CounterUDB_sC32_counterdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set Counter_1_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set Counter_1_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set Counter_1_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set Counter_1_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set Counter_1_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set Counter_1_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set Counter_1_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set Counter_1_CounterUDB_sC32_counterdp_u2__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set Counter_1_CounterUDB_sC32_counterdp_u2__A0_REG, CYREG_B0_UDB14_A0
.set Counter_1_CounterUDB_sC32_counterdp_u2__A1_REG, CYREG_B0_UDB14_A1
.set Counter_1_CounterUDB_sC32_counterdp_u2__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set Counter_1_CounterUDB_sC32_counterdp_u2__D0_REG, CYREG_B0_UDB14_D0
.set Counter_1_CounterUDB_sC32_counterdp_u2__D1_REG, CYREG_B0_UDB14_D1
.set Counter_1_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set Counter_1_CounterUDB_sC32_counterdp_u2__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set Counter_1_CounterUDB_sC32_counterdp_u2__F0_REG, CYREG_B0_UDB14_F0
.set Counter_1_CounterUDB_sC32_counterdp_u2__F1_REG, CYREG_B0_UDB14_F1
.set Counter_1_CounterUDB_sC32_counterdp_u3__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set Counter_1_CounterUDB_sC32_counterdp_u3__A0_REG, CYREG_B0_UDB15_A0
.set Counter_1_CounterUDB_sC32_counterdp_u3__A1_REG, CYREG_B0_UDB15_A1
.set Counter_1_CounterUDB_sC32_counterdp_u3__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set Counter_1_CounterUDB_sC32_counterdp_u3__D0_REG, CYREG_B0_UDB15_D0
.set Counter_1_CounterUDB_sC32_counterdp_u3__D1_REG, CYREG_B0_UDB15_D1
.set Counter_1_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set Counter_1_CounterUDB_sC32_counterdp_u3__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set Counter_1_CounterUDB_sC32_counterdp_u3__F0_REG, CYREG_B0_UDB15_F0
.set Counter_1_CounterUDB_sC32_counterdp_u3__F1_REG, CYREG_B0_UDB15_F1
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB10_CTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB10_CTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB10_MSK
.set Counter_1_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Counter_1_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Counter_1_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Counter_1_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set Counter_1_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set Counter_1_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set Counter_1_CounterUDB_sSTSReg_stsreg__4__MASK, 0x10
.set Counter_1_CounterUDB_sSTSReg_stsreg__4__POS, 4
.set Counter_1_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Counter_1_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Counter_1_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Counter_1_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Counter_1_CounterUDB_sSTSReg_stsreg__MASK, 0x77
.set Counter_1_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB12_MSK
.set Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB12_ST

/* CH32kHZ_IN */
.set CH32kHZ_IN__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set CH32kHZ_IN__0__MASK, 0x08
.set CH32kHZ_IN__0__PC, CYREG_IO_PC_PRT15_PC3
.set CH32kHZ_IN__0__PORT, 15
.set CH32kHZ_IN__0__SHIFT, 3
.set CH32kHZ_IN__AG, CYREG_PRT15_AG
.set CH32kHZ_IN__AMUX, CYREG_PRT15_AMUX
.set CH32kHZ_IN__BIE, CYREG_PRT15_BIE
.set CH32kHZ_IN__BIT_MASK, CYREG_PRT15_BIT_MASK
.set CH32kHZ_IN__BYP, CYREG_PRT15_BYP
.set CH32kHZ_IN__CTL, CYREG_PRT15_CTL
.set CH32kHZ_IN__DM0, CYREG_PRT15_DM0
.set CH32kHZ_IN__DM1, CYREG_PRT15_DM1
.set CH32kHZ_IN__DM2, CYREG_PRT15_DM2
.set CH32kHZ_IN__DR, CYREG_PRT15_DR
.set CH32kHZ_IN__INP_DIS, CYREG_PRT15_INP_DIS
.set CH32kHZ_IN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set CH32kHZ_IN__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set CH32kHZ_IN__LCD_EN, CYREG_PRT15_LCD_EN
.set CH32kHZ_IN__MASK, 0x08
.set CH32kHZ_IN__PORT, 15
.set CH32kHZ_IN__PRT, CYREG_PRT15_PRT
.set CH32kHZ_IN__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set CH32kHZ_IN__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set CH32kHZ_IN__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set CH32kHZ_IN__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set CH32kHZ_IN__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set CH32kHZ_IN__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set CH32kHZ_IN__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set CH32kHZ_IN__PS, CYREG_PRT15_PS
.set CH32kHZ_IN__SHIFT, 3
.set CH32kHZ_IN__SLW, CYREG_PRT15_SLW

/* DOut_CH1_N */
.set DOut_CH1_N__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set DOut_CH1_N__0__MASK, 0x01
.set DOut_CH1_N__0__PC, CYREG_PRT12_PC0
.set DOut_CH1_N__0__PORT, 12
.set DOut_CH1_N__0__SHIFT, 0
.set DOut_CH1_N__AG, CYREG_PRT12_AG
.set DOut_CH1_N__BIE, CYREG_PRT12_BIE
.set DOut_CH1_N__BIT_MASK, CYREG_PRT12_BIT_MASK
.set DOut_CH1_N__BYP, CYREG_PRT12_BYP
.set DOut_CH1_N__DM0, CYREG_PRT12_DM0
.set DOut_CH1_N__DM1, CYREG_PRT12_DM1
.set DOut_CH1_N__DM2, CYREG_PRT12_DM2
.set DOut_CH1_N__DR, CYREG_PRT12_DR
.set DOut_CH1_N__INP_DIS, CYREG_PRT12_INP_DIS
.set DOut_CH1_N__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set DOut_CH1_N__MASK, 0x01
.set DOut_CH1_N__PORT, 12
.set DOut_CH1_N__PRT, CYREG_PRT12_PRT
.set DOut_CH1_N__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set DOut_CH1_N__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set DOut_CH1_N__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set DOut_CH1_N__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set DOut_CH1_N__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set DOut_CH1_N__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set DOut_CH1_N__PS, CYREG_PRT12_PS
.set DOut_CH1_N__SHIFT, 0
.set DOut_CH1_N__SIO_CFG, CYREG_PRT12_SIO_CFG
.set DOut_CH1_N__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set DOut_CH1_N__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set DOut_CH1_N__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set DOut_CH1_N__SLW, CYREG_PRT12_SLW

/* DOut_CH1_P */
.set DOut_CH1_P__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set DOut_CH1_P__0__MASK, 0x02
.set DOut_CH1_P__0__PC, CYREG_PRT12_PC1
.set DOut_CH1_P__0__PORT, 12
.set DOut_CH1_P__0__SHIFT, 1
.set DOut_CH1_P__AG, CYREG_PRT12_AG
.set DOut_CH1_P__BIE, CYREG_PRT12_BIE
.set DOut_CH1_P__BIT_MASK, CYREG_PRT12_BIT_MASK
.set DOut_CH1_P__BYP, CYREG_PRT12_BYP
.set DOut_CH1_P__DM0, CYREG_PRT12_DM0
.set DOut_CH1_P__DM1, CYREG_PRT12_DM1
.set DOut_CH1_P__DM2, CYREG_PRT12_DM2
.set DOut_CH1_P__DR, CYREG_PRT12_DR
.set DOut_CH1_P__INP_DIS, CYREG_PRT12_INP_DIS
.set DOut_CH1_P__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set DOut_CH1_P__MASK, 0x02
.set DOut_CH1_P__PORT, 12
.set DOut_CH1_P__PRT, CYREG_PRT12_PRT
.set DOut_CH1_P__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set DOut_CH1_P__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set DOut_CH1_P__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set DOut_CH1_P__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set DOut_CH1_P__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set DOut_CH1_P__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set DOut_CH1_P__PS, CYREG_PRT12_PS
.set DOut_CH1_P__SHIFT, 1
.set DOut_CH1_P__SIO_CFG, CYREG_PRT12_SIO_CFG
.set DOut_CH1_P__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set DOut_CH1_P__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set DOut_CH1_P__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set DOut_CH1_P__SLW, CYREG_PRT12_SLW

/* DOut_CH2_N */
.set DOut_CH2_N__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set DOut_CH2_N__0__MASK, 0x08
.set DOut_CH2_N__0__PC, CYREG_PRT12_PC3
.set DOut_CH2_N__0__PORT, 12
.set DOut_CH2_N__0__SHIFT, 3
.set DOut_CH2_N__AG, CYREG_PRT12_AG
.set DOut_CH2_N__BIE, CYREG_PRT12_BIE
.set DOut_CH2_N__BIT_MASK, CYREG_PRT12_BIT_MASK
.set DOut_CH2_N__BYP, CYREG_PRT12_BYP
.set DOut_CH2_N__DM0, CYREG_PRT12_DM0
.set DOut_CH2_N__DM1, CYREG_PRT12_DM1
.set DOut_CH2_N__DM2, CYREG_PRT12_DM2
.set DOut_CH2_N__DR, CYREG_PRT12_DR
.set DOut_CH2_N__INP_DIS, CYREG_PRT12_INP_DIS
.set DOut_CH2_N__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set DOut_CH2_N__MASK, 0x08
.set DOut_CH2_N__PORT, 12
.set DOut_CH2_N__PRT, CYREG_PRT12_PRT
.set DOut_CH2_N__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set DOut_CH2_N__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set DOut_CH2_N__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set DOut_CH2_N__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set DOut_CH2_N__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set DOut_CH2_N__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set DOut_CH2_N__PS, CYREG_PRT12_PS
.set DOut_CH2_N__SHIFT, 3
.set DOut_CH2_N__SIO_CFG, CYREG_PRT12_SIO_CFG
.set DOut_CH2_N__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set DOut_CH2_N__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set DOut_CH2_N__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set DOut_CH2_N__SLW, CYREG_PRT12_SLW

/* DOut_CH2_P */
.set DOut_CH2_P__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set DOut_CH2_P__0__MASK, 0x04
.set DOut_CH2_P__0__PC, CYREG_PRT12_PC2
.set DOut_CH2_P__0__PORT, 12
.set DOut_CH2_P__0__SHIFT, 2
.set DOut_CH2_P__AG, CYREG_PRT12_AG
.set DOut_CH2_P__BIE, CYREG_PRT12_BIE
.set DOut_CH2_P__BIT_MASK, CYREG_PRT12_BIT_MASK
.set DOut_CH2_P__BYP, CYREG_PRT12_BYP
.set DOut_CH2_P__DM0, CYREG_PRT12_DM0
.set DOut_CH2_P__DM1, CYREG_PRT12_DM1
.set DOut_CH2_P__DM2, CYREG_PRT12_DM2
.set DOut_CH2_P__DR, CYREG_PRT12_DR
.set DOut_CH2_P__INP_DIS, CYREG_PRT12_INP_DIS
.set DOut_CH2_P__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set DOut_CH2_P__MASK, 0x04
.set DOut_CH2_P__PORT, 12
.set DOut_CH2_P__PRT, CYREG_PRT12_PRT
.set DOut_CH2_P__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set DOut_CH2_P__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set DOut_CH2_P__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set DOut_CH2_P__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set DOut_CH2_P__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set DOut_CH2_P__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set DOut_CH2_P__PS, CYREG_PRT12_PS
.set DOut_CH2_P__SHIFT, 2
.set DOut_CH2_P__SIO_CFG, CYREG_PRT12_SIO_CFG
.set DOut_CH2_P__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set DOut_CH2_P__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set DOut_CH2_P__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set DOut_CH2_P__SLW, CYREG_PRT12_SLW

/* DOut_CH3_N */
.set DOut_CH3_N__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set DOut_CH3_N__0__MASK, 0x10
.set DOut_CH3_N__0__PC, CYREG_PRT12_PC4
.set DOut_CH3_N__0__PORT, 12
.set DOut_CH3_N__0__SHIFT, 4
.set DOut_CH3_N__AG, CYREG_PRT12_AG
.set DOut_CH3_N__BIE, CYREG_PRT12_BIE
.set DOut_CH3_N__BIT_MASK, CYREG_PRT12_BIT_MASK
.set DOut_CH3_N__BYP, CYREG_PRT12_BYP
.set DOut_CH3_N__DM0, CYREG_PRT12_DM0
.set DOut_CH3_N__DM1, CYREG_PRT12_DM1
.set DOut_CH3_N__DM2, CYREG_PRT12_DM2
.set DOut_CH3_N__DR, CYREG_PRT12_DR
.set DOut_CH3_N__INP_DIS, CYREG_PRT12_INP_DIS
.set DOut_CH3_N__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set DOut_CH3_N__MASK, 0x10
.set DOut_CH3_N__PORT, 12
.set DOut_CH3_N__PRT, CYREG_PRT12_PRT
.set DOut_CH3_N__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set DOut_CH3_N__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set DOut_CH3_N__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set DOut_CH3_N__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set DOut_CH3_N__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set DOut_CH3_N__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set DOut_CH3_N__PS, CYREG_PRT12_PS
.set DOut_CH3_N__SHIFT, 4
.set DOut_CH3_N__SIO_CFG, CYREG_PRT12_SIO_CFG
.set DOut_CH3_N__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set DOut_CH3_N__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set DOut_CH3_N__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set DOut_CH3_N__SLW, CYREG_PRT12_SLW

/* DOut_CH3_P */
.set DOut_CH3_P__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set DOut_CH3_P__0__MASK, 0x20
.set DOut_CH3_P__0__PC, CYREG_PRT12_PC5
.set DOut_CH3_P__0__PORT, 12
.set DOut_CH3_P__0__SHIFT, 5
.set DOut_CH3_P__AG, CYREG_PRT12_AG
.set DOut_CH3_P__BIE, CYREG_PRT12_BIE
.set DOut_CH3_P__BIT_MASK, CYREG_PRT12_BIT_MASK
.set DOut_CH3_P__BYP, CYREG_PRT12_BYP
.set DOut_CH3_P__DM0, CYREG_PRT12_DM0
.set DOut_CH3_P__DM1, CYREG_PRT12_DM1
.set DOut_CH3_P__DM2, CYREG_PRT12_DM2
.set DOut_CH3_P__DR, CYREG_PRT12_DR
.set DOut_CH3_P__INP_DIS, CYREG_PRT12_INP_DIS
.set DOut_CH3_P__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set DOut_CH3_P__MASK, 0x20
.set DOut_CH3_P__PORT, 12
.set DOut_CH3_P__PRT, CYREG_PRT12_PRT
.set DOut_CH3_P__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set DOut_CH3_P__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set DOut_CH3_P__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set DOut_CH3_P__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set DOut_CH3_P__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set DOut_CH3_P__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set DOut_CH3_P__PS, CYREG_PRT12_PS
.set DOut_CH3_P__SHIFT, 5
.set DOut_CH3_P__SIO_CFG, CYREG_PRT12_SIO_CFG
.set DOut_CH3_P__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set DOut_CH3_P__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set DOut_CH3_P__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set DOut_CH3_P__SLW, CYREG_PRT12_SLW

/* DOut_CH4_N */
.set DOut_CH4_N__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set DOut_CH4_N__0__MASK, 0x40
.set DOut_CH4_N__0__PC, CYREG_PRT12_PC6
.set DOut_CH4_N__0__PORT, 12
.set DOut_CH4_N__0__SHIFT, 6
.set DOut_CH4_N__AG, CYREG_PRT12_AG
.set DOut_CH4_N__BIE, CYREG_PRT12_BIE
.set DOut_CH4_N__BIT_MASK, CYREG_PRT12_BIT_MASK
.set DOut_CH4_N__BYP, CYREG_PRT12_BYP
.set DOut_CH4_N__DM0, CYREG_PRT12_DM0
.set DOut_CH4_N__DM1, CYREG_PRT12_DM1
.set DOut_CH4_N__DM2, CYREG_PRT12_DM2
.set DOut_CH4_N__DR, CYREG_PRT12_DR
.set DOut_CH4_N__INP_DIS, CYREG_PRT12_INP_DIS
.set DOut_CH4_N__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set DOut_CH4_N__MASK, 0x40
.set DOut_CH4_N__PORT, 12
.set DOut_CH4_N__PRT, CYREG_PRT12_PRT
.set DOut_CH4_N__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set DOut_CH4_N__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set DOut_CH4_N__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set DOut_CH4_N__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set DOut_CH4_N__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set DOut_CH4_N__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set DOut_CH4_N__PS, CYREG_PRT12_PS
.set DOut_CH4_N__SHIFT, 6
.set DOut_CH4_N__SIO_CFG, CYREG_PRT12_SIO_CFG
.set DOut_CH4_N__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set DOut_CH4_N__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set DOut_CH4_N__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set DOut_CH4_N__SLW, CYREG_PRT12_SLW

/* DOut_CH4_P */
.set DOut_CH4_P__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set DOut_CH4_P__0__MASK, 0x80
.set DOut_CH4_P__0__PC, CYREG_PRT12_PC7
.set DOut_CH4_P__0__PORT, 12
.set DOut_CH4_P__0__SHIFT, 7
.set DOut_CH4_P__AG, CYREG_PRT12_AG
.set DOut_CH4_P__BIE, CYREG_PRT12_BIE
.set DOut_CH4_P__BIT_MASK, CYREG_PRT12_BIT_MASK
.set DOut_CH4_P__BYP, CYREG_PRT12_BYP
.set DOut_CH4_P__DM0, CYREG_PRT12_DM0
.set DOut_CH4_P__DM1, CYREG_PRT12_DM1
.set DOut_CH4_P__DM2, CYREG_PRT12_DM2
.set DOut_CH4_P__DR, CYREG_PRT12_DR
.set DOut_CH4_P__INP_DIS, CYREG_PRT12_INP_DIS
.set DOut_CH4_P__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set DOut_CH4_P__MASK, 0x80
.set DOut_CH4_P__PORT, 12
.set DOut_CH4_P__PRT, CYREG_PRT12_PRT
.set DOut_CH4_P__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set DOut_CH4_P__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set DOut_CH4_P__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set DOut_CH4_P__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set DOut_CH4_P__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set DOut_CH4_P__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set DOut_CH4_P__PS, CYREG_PRT12_PS
.set DOut_CH4_P__SHIFT, 7
.set DOut_CH4_P__SIO_CFG, CYREG_PRT12_SIO_CFG
.set DOut_CH4_P__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set DOut_CH4_P__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set DOut_CH4_P__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set DOut_CH4_P__SLW, CYREG_PRT12_SLW

/* FrameAllow */
.set FrameAllow_Sync_ctrl_reg__0__MASK, 0x01
.set FrameAllow_Sync_ctrl_reg__0__POS, 0
.set FrameAllow_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set FrameAllow_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set FrameAllow_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set FrameAllow_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set FrameAllow_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set FrameAllow_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set FrameAllow_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set FrameAllow_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set FrameAllow_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set FrameAllow_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set FrameAllow_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB09_CTL
.set FrameAllow_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set FrameAllow_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB09_CTL
.set FrameAllow_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set FrameAllow_Sync_ctrl_reg__MASK, 0x01
.set FrameAllow_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set FrameAllow_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set FrameAllow_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB09_MSK

/* Out_TikTak */
.set Out_TikTak__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set Out_TikTak__0__MASK, 0x04
.set Out_TikTak__0__PC, CYREG_PRT1_PC2
.set Out_TikTak__0__PORT, 1
.set Out_TikTak__0__SHIFT, 2
.set Out_TikTak__AG, CYREG_PRT1_AG
.set Out_TikTak__AMUX, CYREG_PRT1_AMUX
.set Out_TikTak__BIE, CYREG_PRT1_BIE
.set Out_TikTak__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Out_TikTak__BYP, CYREG_PRT1_BYP
.set Out_TikTak__CTL, CYREG_PRT1_CTL
.set Out_TikTak__DM0, CYREG_PRT1_DM0
.set Out_TikTak__DM1, CYREG_PRT1_DM1
.set Out_TikTak__DM2, CYREG_PRT1_DM2
.set Out_TikTak__DR, CYREG_PRT1_DR
.set Out_TikTak__INP_DIS, CYREG_PRT1_INP_DIS
.set Out_TikTak__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Out_TikTak__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Out_TikTak__LCD_EN, CYREG_PRT1_LCD_EN
.set Out_TikTak__MASK, 0x04
.set Out_TikTak__PORT, 1
.set Out_TikTak__PRT, CYREG_PRT1_PRT
.set Out_TikTak__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Out_TikTak__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Out_TikTak__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Out_TikTak__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Out_TikTak__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Out_TikTak__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Out_TikTak__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Out_TikTak__PS, CYREG_PRT1_PS
.set Out_TikTak__SHIFT, 2
.set Out_TikTak__SLW, CYREG_PRT1_SLW
.set Out_TikTak_1__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set Out_TikTak_1__0__MASK, 0x80
.set Out_TikTak_1__0__PC, CYREG_PRT0_PC7
.set Out_TikTak_1__0__PORT, 0
.set Out_TikTak_1__0__SHIFT, 7
.set Out_TikTak_1__AG, CYREG_PRT0_AG
.set Out_TikTak_1__AMUX, CYREG_PRT0_AMUX
.set Out_TikTak_1__BIE, CYREG_PRT0_BIE
.set Out_TikTak_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Out_TikTak_1__BYP, CYREG_PRT0_BYP
.set Out_TikTak_1__CTL, CYREG_PRT0_CTL
.set Out_TikTak_1__DM0, CYREG_PRT0_DM0
.set Out_TikTak_1__DM1, CYREG_PRT0_DM1
.set Out_TikTak_1__DM2, CYREG_PRT0_DM2
.set Out_TikTak_1__DR, CYREG_PRT0_DR
.set Out_TikTak_1__INP_DIS, CYREG_PRT0_INP_DIS
.set Out_TikTak_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Out_TikTak_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Out_TikTak_1__LCD_EN, CYREG_PRT0_LCD_EN
.set Out_TikTak_1__MASK, 0x80
.set Out_TikTak_1__PORT, 0
.set Out_TikTak_1__PRT, CYREG_PRT0_PRT
.set Out_TikTak_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Out_TikTak_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Out_TikTak_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Out_TikTak_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Out_TikTak_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Out_TikTak_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Out_TikTak_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Out_TikTak_1__PS, CYREG_PRT0_PS
.set Out_TikTak_1__SHIFT, 7
.set Out_TikTak_1__SLW, CYREG_PRT0_SLW
.set Out_TikTak_3__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set Out_TikTak_3__0__MASK, 0x01
.set Out_TikTak_3__0__PC, CYREG_PRT0_PC0
.set Out_TikTak_3__0__PORT, 0
.set Out_TikTak_3__0__SHIFT, 0
.set Out_TikTak_3__AG, CYREG_PRT0_AG
.set Out_TikTak_3__AMUX, CYREG_PRT0_AMUX
.set Out_TikTak_3__BIE, CYREG_PRT0_BIE
.set Out_TikTak_3__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Out_TikTak_3__BYP, CYREG_PRT0_BYP
.set Out_TikTak_3__CTL, CYREG_PRT0_CTL
.set Out_TikTak_3__DM0, CYREG_PRT0_DM0
.set Out_TikTak_3__DM1, CYREG_PRT0_DM1
.set Out_TikTak_3__DM2, CYREG_PRT0_DM2
.set Out_TikTak_3__DR, CYREG_PRT0_DR
.set Out_TikTak_3__INP_DIS, CYREG_PRT0_INP_DIS
.set Out_TikTak_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Out_TikTak_3__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Out_TikTak_3__LCD_EN, CYREG_PRT0_LCD_EN
.set Out_TikTak_3__MASK, 0x01
.set Out_TikTak_3__PORT, 0
.set Out_TikTak_3__PRT, CYREG_PRT0_PRT
.set Out_TikTak_3__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Out_TikTak_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Out_TikTak_3__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Out_TikTak_3__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Out_TikTak_3__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Out_TikTak_3__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Out_TikTak_3__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Out_TikTak_3__PS, CYREG_PRT0_PS
.set Out_TikTak_3__SHIFT, 0
.set Out_TikTak_3__SLW, CYREG_PRT0_SLW

/* CH32kHZ_OUT */
.set CH32kHZ_OUT__0__INTTYPE, CYREG_PICU15_INTTYPE2
.set CH32kHZ_OUT__0__MASK, 0x04
.set CH32kHZ_OUT__0__PC, CYREG_IO_PC_PRT15_PC2
.set CH32kHZ_OUT__0__PORT, 15
.set CH32kHZ_OUT__0__SHIFT, 2
.set CH32kHZ_OUT__AG, CYREG_PRT15_AG
.set CH32kHZ_OUT__AMUX, CYREG_PRT15_AMUX
.set CH32kHZ_OUT__BIE, CYREG_PRT15_BIE
.set CH32kHZ_OUT__BIT_MASK, CYREG_PRT15_BIT_MASK
.set CH32kHZ_OUT__BYP, CYREG_PRT15_BYP
.set CH32kHZ_OUT__CTL, CYREG_PRT15_CTL
.set CH32kHZ_OUT__DM0, CYREG_PRT15_DM0
.set CH32kHZ_OUT__DM1, CYREG_PRT15_DM1
.set CH32kHZ_OUT__DM2, CYREG_PRT15_DM2
.set CH32kHZ_OUT__DR, CYREG_PRT15_DR
.set CH32kHZ_OUT__INP_DIS, CYREG_PRT15_INP_DIS
.set CH32kHZ_OUT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set CH32kHZ_OUT__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set CH32kHZ_OUT__LCD_EN, CYREG_PRT15_LCD_EN
.set CH32kHZ_OUT__MASK, 0x04
.set CH32kHZ_OUT__PORT, 15
.set CH32kHZ_OUT__PRT, CYREG_PRT15_PRT
.set CH32kHZ_OUT__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set CH32kHZ_OUT__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set CH32kHZ_OUT__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set CH32kHZ_OUT__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set CH32kHZ_OUT__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set CH32kHZ_OUT__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set CH32kHZ_OUT__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set CH32kHZ_OUT__PS, CYREG_PRT15_PS
.set CH32kHZ_OUT__SHIFT, 2
.set CH32kHZ_OUT__SLW, CYREG_PRT15_SLW

/* StartButton */
.set StartButton_sts_sts_reg__0__MASK, 0x01
.set StartButton_sts_sts_reg__0__POS, 0
.set StartButton_sts_sts_reg__MASK, 0x01
.set StartButton_sts_sts_reg__MASK_REG, CYREG_B1_UDB11_MSK
.set StartButton_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set StartButton_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set StartButton_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set StartButton_sts_sts_reg__STATUS_CNT_REG, CYREG_B1_UDB11_ST_CTL
.set StartButton_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B1_UDB11_ST_CTL
.set StartButton_sts_sts_reg__STATUS_REG, CYREG_B1_UDB11_ST

/* Clock_tiktak */
.set Clock_tiktak__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set Clock_tiktak__0__MASK, 0x20
.set Clock_tiktak__0__PC, CYREG_PRT2_PC5
.set Clock_tiktak__0__PORT, 2
.set Clock_tiktak__0__SHIFT, 5
.set Clock_tiktak__AG, CYREG_PRT2_AG
.set Clock_tiktak__AMUX, CYREG_PRT2_AMUX
.set Clock_tiktak__BIE, CYREG_PRT2_BIE
.set Clock_tiktak__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Clock_tiktak__BYP, CYREG_PRT2_BYP
.set Clock_tiktak__CTL, CYREG_PRT2_CTL
.set Clock_tiktak__DM0, CYREG_PRT2_DM0
.set Clock_tiktak__DM1, CYREG_PRT2_DM1
.set Clock_tiktak__DM2, CYREG_PRT2_DM2
.set Clock_tiktak__DR, CYREG_PRT2_DR
.set Clock_tiktak__INP_DIS, CYREG_PRT2_INP_DIS
.set Clock_tiktak__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Clock_tiktak__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Clock_tiktak__LCD_EN, CYREG_PRT2_LCD_EN
.set Clock_tiktak__MASK, 0x20
.set Clock_tiktak__PORT, 2
.set Clock_tiktak__PRT, CYREG_PRT2_PRT
.set Clock_tiktak__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Clock_tiktak__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Clock_tiktak__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Clock_tiktak__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Clock_tiktak__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Clock_tiktak__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Clock_tiktak__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Clock_tiktak__PS, CYREG_PRT2_PS
.set Clock_tiktak__SHIFT, 5
.set Clock_tiktak__SLW, CYREG_PRT2_SLW
.set Clock_tiktak_1__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set Clock_tiktak_1__0__MASK, 0x20
.set Clock_tiktak_1__0__PC, CYREG_PRT0_PC5
.set Clock_tiktak_1__0__PORT, 0
.set Clock_tiktak_1__0__SHIFT, 5
.set Clock_tiktak_1__AG, CYREG_PRT0_AG
.set Clock_tiktak_1__AMUX, CYREG_PRT0_AMUX
.set Clock_tiktak_1__BIE, CYREG_PRT0_BIE
.set Clock_tiktak_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Clock_tiktak_1__BYP, CYREG_PRT0_BYP
.set Clock_tiktak_1__CTL, CYREG_PRT0_CTL
.set Clock_tiktak_1__DM0, CYREG_PRT0_DM0
.set Clock_tiktak_1__DM1, CYREG_PRT0_DM1
.set Clock_tiktak_1__DM2, CYREG_PRT0_DM2
.set Clock_tiktak_1__DR, CYREG_PRT0_DR
.set Clock_tiktak_1__INP_DIS, CYREG_PRT0_INP_DIS
.set Clock_tiktak_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Clock_tiktak_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Clock_tiktak_1__LCD_EN, CYREG_PRT0_LCD_EN
.set Clock_tiktak_1__MASK, 0x20
.set Clock_tiktak_1__PORT, 0
.set Clock_tiktak_1__PRT, CYREG_PRT0_PRT
.set Clock_tiktak_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Clock_tiktak_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Clock_tiktak_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Clock_tiktak_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Clock_tiktak_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Clock_tiktak_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Clock_tiktak_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Clock_tiktak_1__PS, CYREG_PRT0_PS
.set Clock_tiktak_1__SHIFT, 5
.set Clock_tiktak_1__SLW, CYREG_PRT0_SLW
.set Clock_tiktak_2__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set Clock_tiktak_2__0__MASK, 0x40
.set Clock_tiktak_2__0__PC, CYREG_PRT0_PC6
.set Clock_tiktak_2__0__PORT, 0
.set Clock_tiktak_2__0__SHIFT, 6
.set Clock_tiktak_2__AG, CYREG_PRT0_AG
.set Clock_tiktak_2__AMUX, CYREG_PRT0_AMUX
.set Clock_tiktak_2__BIE, CYREG_PRT0_BIE
.set Clock_tiktak_2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Clock_tiktak_2__BYP, CYREG_PRT0_BYP
.set Clock_tiktak_2__CTL, CYREG_PRT0_CTL
.set Clock_tiktak_2__DM0, CYREG_PRT0_DM0
.set Clock_tiktak_2__DM1, CYREG_PRT0_DM1
.set Clock_tiktak_2__DM2, CYREG_PRT0_DM2
.set Clock_tiktak_2__DR, CYREG_PRT0_DR
.set Clock_tiktak_2__INP_DIS, CYREG_PRT0_INP_DIS
.set Clock_tiktak_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Clock_tiktak_2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Clock_tiktak_2__LCD_EN, CYREG_PRT0_LCD_EN
.set Clock_tiktak_2__MASK, 0x40
.set Clock_tiktak_2__PORT, 0
.set Clock_tiktak_2__PRT, CYREG_PRT0_PRT
.set Clock_tiktak_2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Clock_tiktak_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Clock_tiktak_2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Clock_tiktak_2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Clock_tiktak_2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Clock_tiktak_2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Clock_tiktak_2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Clock_tiktak_2__PS, CYREG_PRT0_PS
.set Clock_tiktak_2__SHIFT, 6
.set Clock_tiktak_2__SLW, CYREG_PRT0_SLW
.set Clock_tiktak_3__0__INTTYPE, CYREG_PICU15_INTTYPE4
.set Clock_tiktak_3__0__MASK, 0x10
.set Clock_tiktak_3__0__PC, CYREG_IO_PC_PRT15_PC4
.set Clock_tiktak_3__0__PORT, 15
.set Clock_tiktak_3__0__SHIFT, 4
.set Clock_tiktak_3__AG, CYREG_PRT15_AG
.set Clock_tiktak_3__AMUX, CYREG_PRT15_AMUX
.set Clock_tiktak_3__BIE, CYREG_PRT15_BIE
.set Clock_tiktak_3__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Clock_tiktak_3__BYP, CYREG_PRT15_BYP
.set Clock_tiktak_3__CTL, CYREG_PRT15_CTL
.set Clock_tiktak_3__DM0, CYREG_PRT15_DM0
.set Clock_tiktak_3__DM1, CYREG_PRT15_DM1
.set Clock_tiktak_3__DM2, CYREG_PRT15_DM2
.set Clock_tiktak_3__DR, CYREG_PRT15_DR
.set Clock_tiktak_3__INP_DIS, CYREG_PRT15_INP_DIS
.set Clock_tiktak_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Clock_tiktak_3__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Clock_tiktak_3__LCD_EN, CYREG_PRT15_LCD_EN
.set Clock_tiktak_3__MASK, 0x10
.set Clock_tiktak_3__PORT, 15
.set Clock_tiktak_3__PRT, CYREG_PRT15_PRT
.set Clock_tiktak_3__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Clock_tiktak_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Clock_tiktak_3__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Clock_tiktak_3__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Clock_tiktak_3__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Clock_tiktak_3__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Clock_tiktak_3__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Clock_tiktak_3__PS, CYREG_PRT15_PS
.set Clock_tiktak_3__SHIFT, 4
.set Clock_tiktak_3__SLW, CYREG_PRT15_SLW
.set Clock_tiktak_4__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set Clock_tiktak_4__0__MASK, 0x20
.set Clock_tiktak_4__0__PC, CYREG_IO_PC_PRT15_PC5
.set Clock_tiktak_4__0__PORT, 15
.set Clock_tiktak_4__0__SHIFT, 5
.set Clock_tiktak_4__AG, CYREG_PRT15_AG
.set Clock_tiktak_4__AMUX, CYREG_PRT15_AMUX
.set Clock_tiktak_4__BIE, CYREG_PRT15_BIE
.set Clock_tiktak_4__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Clock_tiktak_4__BYP, CYREG_PRT15_BYP
.set Clock_tiktak_4__CTL, CYREG_PRT15_CTL
.set Clock_tiktak_4__DM0, CYREG_PRT15_DM0
.set Clock_tiktak_4__DM1, CYREG_PRT15_DM1
.set Clock_tiktak_4__DM2, CYREG_PRT15_DM2
.set Clock_tiktak_4__DR, CYREG_PRT15_DR
.set Clock_tiktak_4__INP_DIS, CYREG_PRT15_INP_DIS
.set Clock_tiktak_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Clock_tiktak_4__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Clock_tiktak_4__LCD_EN, CYREG_PRT15_LCD_EN
.set Clock_tiktak_4__MASK, 0x20
.set Clock_tiktak_4__PORT, 15
.set Clock_tiktak_4__PRT, CYREG_PRT15_PRT
.set Clock_tiktak_4__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Clock_tiktak_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Clock_tiktak_4__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Clock_tiktak_4__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Clock_tiktak_4__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Clock_tiktak_4__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Clock_tiktak_4__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Clock_tiktak_4__PS, CYREG_PRT15_PS
.set Clock_tiktak_4__SHIFT, 5
.set Clock_tiktak_4__SLW, CYREG_PRT15_SLW

/* Control_FREQ */
.set Control_FREQ_Sync_ctrl_reg__0__MASK, 0x01
.set Control_FREQ_Sync_ctrl_reg__0__POS, 0
.set Control_FREQ_Sync_ctrl_reg__1__MASK, 0x02
.set Control_FREQ_Sync_ctrl_reg__1__POS, 1
.set Control_FREQ_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set Control_FREQ_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set Control_FREQ_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set Control_FREQ_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set Control_FREQ_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set Control_FREQ_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB10_11_MSK
.set Control_FREQ_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set Control_FREQ_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB10_11_MSK
.set Control_FREQ_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set Control_FREQ_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set Control_FREQ_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB10_CTL
.set Control_FREQ_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB10_ST_CTL
.set Control_FREQ_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB10_CTL
.set Control_FREQ_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB10_ST_CTL
.set Control_FREQ_Sync_ctrl_reg__MASK, 0x03
.set Control_FREQ_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set Control_FREQ_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set Control_FREQ_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB10_MSK

/* BitCounterEnc */
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__A0_REG, CYREG_B0_UDB11_A0
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__A1_REG, CYREG_B0_UDB11_A1
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__D0_REG, CYREG_B0_UDB11_D0
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__D1_REG, CYREG_B0_UDB11_D1
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__F0_REG, CYREG_B0_UDB11_F0
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__F1_REG, CYREG_B0_UDB11_F1
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__MASK, 0x67
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB11_MSK
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B0_UDB11_ST_CTL
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB11_ST_CTL
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB11_ST

/* Boundary32bit */
.set Boundary32bit_CounterHW__CAP0, CYREG_TMR0_CAP0
.set Boundary32bit_CounterHW__CAP1, CYREG_TMR0_CAP1
.set Boundary32bit_CounterHW__CFG0, CYREG_TMR0_CFG0
.set Boundary32bit_CounterHW__CFG1, CYREG_TMR0_CFG1
.set Boundary32bit_CounterHW__CFG2, CYREG_TMR0_CFG2
.set Boundary32bit_CounterHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set Boundary32bit_CounterHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set Boundary32bit_CounterHW__PER0, CYREG_TMR0_PER0
.set Boundary32bit_CounterHW__PER1, CYREG_TMR0_PER1
.set Boundary32bit_CounterHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Boundary32bit_CounterHW__PM_ACT_MSK, 0x01
.set Boundary32bit_CounterHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Boundary32bit_CounterHW__PM_STBY_MSK, 0x01
.set Boundary32bit_CounterHW__RT0, CYREG_TMR0_RT0
.set Boundary32bit_CounterHW__RT1, CYREG_TMR0_RT1
.set Boundary32bit_CounterHW__SR0, CYREG_TMR0_SR0

/* ClockEncDelay */
.set ClockEncDelay__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set ClockEncDelay__0__MASK, 0x80
.set ClockEncDelay__0__PC, CYREG_PRT3_PC7
.set ClockEncDelay__0__PORT, 3
.set ClockEncDelay__0__SHIFT, 7
.set ClockEncDelay__AG, CYREG_PRT3_AG
.set ClockEncDelay__AMUX, CYREG_PRT3_AMUX
.set ClockEncDelay__BIE, CYREG_PRT3_BIE
.set ClockEncDelay__BIT_MASK, CYREG_PRT3_BIT_MASK
.set ClockEncDelay__BYP, CYREG_PRT3_BYP
.set ClockEncDelay__CTL, CYREG_PRT3_CTL
.set ClockEncDelay__DM0, CYREG_PRT3_DM0
.set ClockEncDelay__DM1, CYREG_PRT3_DM1
.set ClockEncDelay__DM2, CYREG_PRT3_DM2
.set ClockEncDelay__DR, CYREG_PRT3_DR
.set ClockEncDelay__INP_DIS, CYREG_PRT3_INP_DIS
.set ClockEncDelay__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set ClockEncDelay__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set ClockEncDelay__LCD_EN, CYREG_PRT3_LCD_EN
.set ClockEncDelay__MASK, 0x80
.set ClockEncDelay__PORT, 3
.set ClockEncDelay__PRT, CYREG_PRT3_PRT
.set ClockEncDelay__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set ClockEncDelay__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set ClockEncDelay__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set ClockEncDelay__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set ClockEncDelay__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set ClockEncDelay__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set ClockEncDelay__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set ClockEncDelay__PS, CYREG_PRT3_PS
.set ClockEncDelay__SHIFT, 7
.set ClockEncDelay__SLW, CYREG_PRT3_SLW

/* StartTransmit */
.set StartTransmit_Sync_ctrl_reg__0__MASK, 0x01
.set StartTransmit_Sync_ctrl_reg__0__POS, 0
.set StartTransmit_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set StartTransmit_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set StartTransmit_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set StartTransmit_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set StartTransmit_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set StartTransmit_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set StartTransmit_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set StartTransmit_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set StartTransmit_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set StartTransmit_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set StartTransmit_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB11_CTL
.set StartTransmit_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set StartTransmit_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB11_CTL
.set StartTransmit_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set StartTransmit_Sync_ctrl_reg__MASK, 0x01
.set StartTransmit_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set StartTransmit_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set StartTransmit_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB11_MSK

/* Control_Period */
.set Control_Period_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Period_Sync_ctrl_reg__0__POS, 0
.set Control_Period_Sync_ctrl_reg__1__MASK, 0x02
.set Control_Period_Sync_ctrl_reg__1__POS, 1
.set Control_Period_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Control_Period_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Control_Period_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Control_Period_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Control_Period_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Control_Period_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Control_Period_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Control_Period_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Control_Period_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Control_Period_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Control_Period_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set Control_Period_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Control_Period_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB05_CTL
.set Control_Period_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Control_Period_Sync_ctrl_reg__MASK, 0x03
.set Control_Period_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Control_Period_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Control_Period_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB05_MSK

/* Control_Capture */
.set Control_Capture_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Capture_Sync_ctrl_reg__0__POS, 0
.set Control_Capture_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set Control_Capture_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set Control_Capture_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set Control_Capture_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set Control_Capture_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set Control_Capture_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set Control_Capture_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set Control_Capture_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set Control_Capture_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set Control_Capture_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set Control_Capture_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB06_CTL
.set Control_Capture_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set Control_Capture_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB06_CTL
.set Control_Capture_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set Control_Capture_Sync_ctrl_reg__MASK, 0x01
.set Control_Capture_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Control_Capture_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Control_Capture_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB06_MSK

/* ControlReg_Regim */
.set ControlReg_Regim_Sync_ctrl_reg__0__MASK, 0x01
.set ControlReg_Regim_Sync_ctrl_reg__0__POS, 0
.set ControlReg_Regim_Sync_ctrl_reg__1__MASK, 0x02
.set ControlReg_Regim_Sync_ctrl_reg__1__POS, 1
.set ControlReg_Regim_Sync_ctrl_reg__2__MASK, 0x04
.set ControlReg_Regim_Sync_ctrl_reg__2__POS, 2
.set ControlReg_Regim_Sync_ctrl_reg__3__MASK, 0x08
.set ControlReg_Regim_Sync_ctrl_reg__3__POS, 3
.set ControlReg_Regim_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set ControlReg_Regim_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB11_CTL
.set ControlReg_Regim_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB11_ST_CTL
.set ControlReg_Regim_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB11_CTL
.set ControlReg_Regim_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB11_ST_CTL
.set ControlReg_Regim_Sync_ctrl_reg__MASK, 0x0F
.set ControlReg_Regim_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set ControlReg_Regim_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set ControlReg_Regim_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB11_MSK

/* TransmitShiftReg */
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__A0_REG, CYREG_B1_UDB08_A0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__A1_REG, CYREG_B1_UDB08_A1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__D0_REG, CYREG_B1_UDB08_D0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__D1_REG, CYREG_B1_UDB08_D1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__F0_REG, CYREG_B1_UDB08_F0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__F1_REG, CYREG_B1_UDB08_F1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__A0_REG, CYREG_B1_UDB09_A0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__A1_REG, CYREG_B1_UDB09_A1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__D0_REG, CYREG_B1_UDB09_D0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__D1_REG, CYREG_B1_UDB09_D1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__F0_REG, CYREG_B1_UDB09_F0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__F1_REG, CYREG_B1_UDB09_F1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__A0_REG, CYREG_B1_UDB10_A0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__A1_REG, CYREG_B1_UDB10_A1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__D0_REG, CYREG_B1_UDB10_D0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__D1_REG, CYREG_B1_UDB10_D1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__F0_REG, CYREG_B1_UDB10_F0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__F1_REG, CYREG_B1_UDB10_F1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__PER_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__A0_REG, CYREG_B1_UDB11_A0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__A1_REG, CYREG_B1_UDB11_A1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__D0_REG, CYREG_B1_UDB11_D0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__D1_REG, CYREG_B1_UDB11_D1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__F0_REG, CYREG_B1_UDB11_F0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__F1_REG, CYREG_B1_UDB11_F1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__PER_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set TransmitShiftReg_bSR_StsReg__0__MASK, 0x01
.set TransmitShiftReg_bSR_StsReg__0__POS, 0
.set TransmitShiftReg_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set TransmitShiftReg_bSR_StsReg__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set TransmitShiftReg_bSR_StsReg__3__MASK, 0x08
.set TransmitShiftReg_bSR_StsReg__3__POS, 3
.set TransmitShiftReg_bSR_StsReg__4__MASK, 0x10
.set TransmitShiftReg_bSR_StsReg__4__POS, 4
.set TransmitShiftReg_bSR_StsReg__5__MASK, 0x20
.set TransmitShiftReg_bSR_StsReg__5__POS, 5
.set TransmitShiftReg_bSR_StsReg__6__MASK, 0x40
.set TransmitShiftReg_bSR_StsReg__6__POS, 6
.set TransmitShiftReg_bSR_StsReg__MASK, 0x79
.set TransmitShiftReg_bSR_StsReg__MASK_REG, CYREG_B0_UDB08_MSK
.set TransmitShiftReg_bSR_StsReg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set TransmitShiftReg_bSR_StsReg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set TransmitShiftReg_bSR_StsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set TransmitShiftReg_bSR_StsReg__STATUS_CNT_REG, CYREG_B0_UDB08_ST_CTL
.set TransmitShiftReg_bSR_StsReg__STATUS_CONTROL_REG, CYREG_B0_UDB08_ST_CTL
.set TransmitShiftReg_bSR_StsReg__STATUS_REG, CYREG_B0_UDB08_ST
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__0__MASK, 0x01
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__0__POS, 0
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B0_UDB08_CTL
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__COUNT_REG, CYREG_B0_UDB08_CTL
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__MASK, 0x01
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B0_UDB08_MSK

/* isr_Load_TrShReg */
.set isr_Load_TrShReg__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_Load_TrShReg__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_Load_TrShReg__INTC_MASK, 0x02
.set isr_Load_TrShReg__INTC_NUMBER, 1
.set isr_Load_TrShReg__INTC_PRIOR_NUM, 6
.set isr_Load_TrShReg__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set isr_Load_TrShReg__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_Load_TrShReg__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* TransmitWordShift */
.set TransmitWordShift__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set TransmitWordShift__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set TransmitWordShift__INTC_MASK, 0x01
.set TransmitWordShift__INTC_NUMBER, 0
.set TransmitWordShift__INTC_PRIOR_NUM, 6
.set TransmitWordShift__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set TransmitWordShift__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set TransmitWordShift__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 72000000
.set BCLK__BUS_CLK__KHZ, 72000
.set BCLK__BUS_CLK__MHZ, 72
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 0
.set CYDEV_INTR_RISING, 0x0000001F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0F00
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
