
LAB3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002fac  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  080030b8  080030b8  000130b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080030dc  080030dc  000200f0  2**0
                  CONTENTS
  4 .ARM          00000000  080030dc  080030dc  000200f0  2**0
                  CONTENTS
  5 .preinit_array 00000000  080030dc  080030dc  000200f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080030dc  080030dc  000130dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080030e0  080030e0  000130e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000f0  20000000  080030e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000110  200000f0  080031d4  000200f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000200  080031d4  00020200  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a360  00000000  00000000  00020119  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d53  00000000  00000000  0002a479  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ab8  00000000  00000000  0002c1d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000988  00000000  00000000  0002cc88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000172ff  00000000  00000000  0002d610  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d101  00000000  00000000  0004490f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000822ba  00000000  00000000  00051a10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d3cca  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002944  00000000  00000000  000d3d20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000f0 	.word	0x200000f0
 8000128:	00000000 	.word	0x00000000
 800012c:	080030a0 	.word	0x080030a0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000f4 	.word	0x200000f4
 8000148:	080030a0 	.word	0x080030a0

0800014c <isButtonPressed>:
int keyReg2[10] = {NORMAL_STATE};
int keyReg3[10] = {NORMAL_STATE};
int TimeOutForKeyPress =  200;
int button_flag[10];

int isButtonPressed(int index) {
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
    if (button_flag[index] == 1) {
 8000154:	4a09      	ldr	r2, [pc, #36]	; (800017c <isButtonPressed+0x30>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800015c:	2b01      	cmp	r3, #1
 800015e:	d106      	bne.n	800016e <isButtonPressed+0x22>
        button_flag[index] = 0;
 8000160:	4a06      	ldr	r2, [pc, #24]	; (800017c <isButtonPressed+0x30>)
 8000162:	687b      	ldr	r3, [r7, #4]
 8000164:	2100      	movs	r1, #0
 8000166:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        return 1;
 800016a:	2301      	movs	r3, #1
 800016c:	e000      	b.n	8000170 <isButtonPressed+0x24>
    }
    return 0;
 800016e:	2300      	movs	r3, #0
}
 8000170:	4618      	mov	r0, r3
 8000172:	370c      	adds	r7, #12
 8000174:	46bd      	mov	sp, r7
 8000176:	bc80      	pop	{r7}
 8000178:	4770      	bx	lr
 800017a:	bf00      	nop
 800017c:	20000164 	.word	0x20000164

08000180 <getKeyInput>:

void getKeyInput() {
 8000180:	b580      	push	{r7, lr}
 8000182:	b082      	sub	sp, #8
 8000184:	af00      	add	r7, sp, #0
    for (int i = 0; i < 10; i++) {
 8000186:	2300      	movs	r3, #0
 8000188:	607b      	str	r3, [r7, #4]
 800018a:	e081      	b.n	8000290 <getKeyInput+0x110>
        keyReg2[i] = keyReg1[i];
 800018c:	4a45      	ldr	r2, [pc, #276]	; (80002a4 <getKeyInput+0x124>)
 800018e:	687b      	ldr	r3, [r7, #4]
 8000190:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000194:	4944      	ldr	r1, [pc, #272]	; (80002a8 <getKeyInput+0x128>)
 8000196:	687b      	ldr	r3, [r7, #4]
 8000198:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        keyReg1[i] = keyReg0[i];
 800019c:	4a43      	ldr	r2, [pc, #268]	; (80002ac <getKeyInput+0x12c>)
 800019e:	687b      	ldr	r3, [r7, #4]
 80001a0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001a4:	493f      	ldr	r1, [pc, #252]	; (80002a4 <getKeyInput+0x124>)
 80001a6:	687b      	ldr	r3, [r7, #4]
 80001a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        if (i == 0) {
 80001ac:	687b      	ldr	r3, [r7, #4]
 80001ae:	2b00      	cmp	r3, #0
 80001b0:	d10b      	bne.n	80001ca <getKeyInput+0x4a>
        	//đọc chân button1
        	keyReg0[i] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13);
 80001b2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001b6:	483e      	ldr	r0, [pc, #248]	; (80002b0 <getKeyInput+0x130>)
 80001b8:	f001 ff46 	bl	8002048 <HAL_GPIO_ReadPin>
 80001bc:	4603      	mov	r3, r0
 80001be:	4619      	mov	r1, r3
 80001c0:	4a3a      	ldr	r2, [pc, #232]	; (80002ac <getKeyInput+0x12c>)
 80001c2:	687b      	ldr	r3, [r7, #4]
 80001c4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80001c8:	e01c      	b.n	8000204 <getKeyInput+0x84>
        }
        else if (i == 1) {
 80001ca:	687b      	ldr	r3, [r7, #4]
 80001cc:	2b01      	cmp	r3, #1
 80001ce:	d10b      	bne.n	80001e8 <getKeyInput+0x68>
        	//đọc chân button2
        	keyReg0[i] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14);
 80001d0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80001d4:	4836      	ldr	r0, [pc, #216]	; (80002b0 <getKeyInput+0x130>)
 80001d6:	f001 ff37 	bl	8002048 <HAL_GPIO_ReadPin>
 80001da:	4603      	mov	r3, r0
 80001dc:	4619      	mov	r1, r3
 80001de:	4a33      	ldr	r2, [pc, #204]	; (80002ac <getKeyInput+0x12c>)
 80001e0:	687b      	ldr	r3, [r7, #4]
 80001e2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80001e6:	e00d      	b.n	8000204 <getKeyInput+0x84>
        }
        else if (i == 2) {
 80001e8:	687b      	ldr	r3, [r7, #4]
 80001ea:	2b02      	cmp	r3, #2
 80001ec:	d10a      	bne.n	8000204 <getKeyInput+0x84>
        	//đọc chân button3
        	keyReg0[i] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15);
 80001ee:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80001f2:	482f      	ldr	r0, [pc, #188]	; (80002b0 <getKeyInput+0x130>)
 80001f4:	f001 ff28 	bl	8002048 <HAL_GPIO_ReadPin>
 80001f8:	4603      	mov	r3, r0
 80001fa:	4619      	mov	r1, r3
 80001fc:	4a2b      	ldr	r2, [pc, #172]	; (80002ac <getKeyInput+0x12c>)
 80001fe:	687b      	ldr	r3, [r7, #4]
 8000200:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        }

        if ((keyReg2[i] == keyReg1[i]) && (keyReg1[i] == keyReg0[i])) {
 8000204:	4a28      	ldr	r2, [pc, #160]	; (80002a8 <getKeyInput+0x128>)
 8000206:	687b      	ldr	r3, [r7, #4]
 8000208:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800020c:	4925      	ldr	r1, [pc, #148]	; (80002a4 <getKeyInput+0x124>)
 800020e:	687b      	ldr	r3, [r7, #4]
 8000210:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000214:	429a      	cmp	r2, r3
 8000216:	d138      	bne.n	800028a <getKeyInput+0x10a>
 8000218:	4a22      	ldr	r2, [pc, #136]	; (80002a4 <getKeyInput+0x124>)
 800021a:	687b      	ldr	r3, [r7, #4]
 800021c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000220:	4922      	ldr	r1, [pc, #136]	; (80002ac <getKeyInput+0x12c>)
 8000222:	687b      	ldr	r3, [r7, #4]
 8000224:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000228:	429a      	cmp	r2, r3
 800022a:	d12e      	bne.n	800028a <getKeyInput+0x10a>
        	if (keyReg0[i] != keyReg3[i]) {
 800022c:	4a1f      	ldr	r2, [pc, #124]	; (80002ac <getKeyInput+0x12c>)
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000234:	491f      	ldr	r1, [pc, #124]	; (80002b4 <getKeyInput+0x134>)
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800023c:	429a      	cmp	r2, r3
 800023e:	d016      	beq.n	800026e <getKeyInput+0xee>
                keyReg3[i] = keyReg0[i];
 8000240:	4a1a      	ldr	r2, [pc, #104]	; (80002ac <getKeyInput+0x12c>)
 8000242:	687b      	ldr	r3, [r7, #4]
 8000244:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000248:	491a      	ldr	r1, [pc, #104]	; (80002b4 <getKeyInput+0x134>)
 800024a:	687b      	ldr	r3, [r7, #4]
 800024c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                if (keyReg0[i] == PRESSED_STATE) {
 8000250:	4a16      	ldr	r2, [pc, #88]	; (80002ac <getKeyInput+0x12c>)
 8000252:	687b      	ldr	r3, [r7, #4]
 8000254:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000258:	2b00      	cmp	r3, #0
 800025a:	d116      	bne.n	800028a <getKeyInput+0x10a>
                	TimeOutForKeyPress = 200;
 800025c:	4b16      	ldr	r3, [pc, #88]	; (80002b8 <getKeyInput+0x138>)
 800025e:	22c8      	movs	r2, #200	; 0xc8
 8000260:	601a      	str	r2, [r3, #0]
                    button_flag[i] = 1;
 8000262:	4a16      	ldr	r2, [pc, #88]	; (80002bc <getKeyInput+0x13c>)
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	2101      	movs	r1, #1
 8000268:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 800026c:	e00d      	b.n	800028a <getKeyInput+0x10a>
                }
            }
        	else {
        		TimeOutForKeyPress--;
 800026e:	4b12      	ldr	r3, [pc, #72]	; (80002b8 <getKeyInput+0x138>)
 8000270:	681b      	ldr	r3, [r3, #0]
 8000272:	3b01      	subs	r3, #1
 8000274:	4a10      	ldr	r2, [pc, #64]	; (80002b8 <getKeyInput+0x138>)
 8000276:	6013      	str	r3, [r2, #0]
        		if (TimeOutForKeyPress == 0) {
 8000278:	4b0f      	ldr	r3, [pc, #60]	; (80002b8 <getKeyInput+0x138>)
 800027a:	681b      	ldr	r3, [r3, #0]
 800027c:	2b00      	cmp	r3, #0
 800027e:	d104      	bne.n	800028a <getKeyInput+0x10a>
        			keyReg0[i] = NORMAL_STATE;
 8000280:	4a0a      	ldr	r2, [pc, #40]	; (80002ac <getKeyInput+0x12c>)
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	2101      	movs	r1, #1
 8000286:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < 10; i++) {
 800028a:	687b      	ldr	r3, [r7, #4]
 800028c:	3301      	adds	r3, #1
 800028e:	607b      	str	r3, [r7, #4]
 8000290:	687b      	ldr	r3, [r7, #4]
 8000292:	2b09      	cmp	r3, #9
 8000294:	f77f af7a 	ble.w	800018c <getKeyInput+0xc>
        		}
        	}

        }
    }
}
 8000298:	bf00      	nop
 800029a:	bf00      	nop
 800029c:	3708      	adds	r7, #8
 800029e:	46bd      	mov	sp, r7
 80002a0:	bd80      	pop	{r7, pc}
 80002a2:	bf00      	nop
 80002a4:	20000028 	.word	0x20000028
 80002a8:	20000050 	.word	0x20000050
 80002ac:	20000000 	.word	0x20000000
 80002b0:	40010c00 	.word	0x40010c00
 80002b4:	20000078 	.word	0x20000078
 80002b8:	200000a0 	.word	0x200000a0
 80002bc:	20000164 	.word	0x20000164

080002c0 <fsm_traffic_ver>:
int status_traffic_hor = INIT_HOR;
//mảng lưu trữ thời gian từng đèn mỗi chiều
int traffic_buffer_ver[3] = {0, 0, 0};
int traffic_buffer_hor[3] = {0, 0, 0};

void fsm_traffic_ver() {
 80002c0:	b580      	push	{r7, lr}
 80002c2:	af00      	add	r7, sp, #0
	switch (status_traffic_ver) {
 80002c4:	4b98      	ldr	r3, [pc, #608]	; (8000528 <fsm_traffic_ver+0x268>)
 80002c6:	681b      	ldr	r3, [r3, #0]
 80002c8:	3b04      	subs	r3, #4
 80002ca:	2b03      	cmp	r3, #3
 80002cc:	f200 8111 	bhi.w	80004f2 <fsm_traffic_ver+0x232>
 80002d0:	a201      	add	r2, pc, #4	; (adr r2, 80002d8 <fsm_traffic_ver+0x18>)
 80002d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80002d6:	bf00      	nop
 80002d8:	080002e9 	.word	0x080002e9
 80002dc:	0800031f 	.word	0x0800031f
 80002e0:	08000451 	.word	0x08000451
 80002e4:	080003b9 	.word	0x080003b9
		case INIT_VER:
			traffic_buffer_ver[0] = time_red_ver * 1000; //lưu time đèn đỏ sáng
 80002e8:	4b90      	ldr	r3, [pc, #576]	; (800052c <fsm_traffic_ver+0x26c>)
 80002ea:	681b      	ldr	r3, [r3, #0]
 80002ec:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80002f0:	fb02 f303 	mul.w	r3, r2, r3
 80002f4:	4a8e      	ldr	r2, [pc, #568]	; (8000530 <fsm_traffic_ver+0x270>)
 80002f6:	6013      	str	r3, [r2, #0]
			setTimer(0, traffic_buffer_ver[0]);
 80002f8:	4b8d      	ldr	r3, [pc, #564]	; (8000530 <fsm_traffic_ver+0x270>)
 80002fa:	681b      	ldr	r3, [r3, #0]
 80002fc:	4619      	mov	r1, r3
 80002fe:	2000      	movs	r0, #0
 8000300:	f001 f9b2 	bl	8001668 <setTimer>
			setTimer(5, 1000); //count down
 8000304:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000308:	2005      	movs	r0, #5
 800030a:	f001 f9ad 	bl	8001668 <setTimer>
			setTimer(7, 50); //hiển thị led
 800030e:	2132      	movs	r1, #50	; 0x32
 8000310:	2007      	movs	r0, #7
 8000312:	f001 f9a9 	bl	8001668 <setTimer>
			status_traffic_ver = RED_VER;
 8000316:	4b84      	ldr	r3, [pc, #528]	; (8000528 <fsm_traffic_ver+0x268>)
 8000318:	2205      	movs	r2, #5
 800031a:	601a      	str	r2, [r3, #0]
			break;
 800031c:	e0e9      	b.n	80004f2 <fsm_traffic_ver+0x232>
		case RED_VER:
			red_led_ver();
 800031e:	f001 fa81 	bl	8001824 <red_led_ver>
			led_buffer_ver[0] = time_red_ver_temp / 10;
 8000322:	4b84      	ldr	r3, [pc, #528]	; (8000534 <fsm_traffic_ver+0x274>)
 8000324:	681b      	ldr	r3, [r3, #0]
 8000326:	4a84      	ldr	r2, [pc, #528]	; (8000538 <fsm_traffic_ver+0x278>)
 8000328:	fb82 1203 	smull	r1, r2, r2, r3
 800032c:	1092      	asrs	r2, r2, #2
 800032e:	17db      	asrs	r3, r3, #31
 8000330:	1ad3      	subs	r3, r2, r3
 8000332:	4a82      	ldr	r2, [pc, #520]	; (800053c <fsm_traffic_ver+0x27c>)
 8000334:	6013      	str	r3, [r2, #0]
			led_buffer_ver[1] = time_red_ver_temp % 10;
 8000336:	4b7f      	ldr	r3, [pc, #508]	; (8000534 <fsm_traffic_ver+0x274>)
 8000338:	6819      	ldr	r1, [r3, #0]
 800033a:	4b7f      	ldr	r3, [pc, #508]	; (8000538 <fsm_traffic_ver+0x278>)
 800033c:	fb83 2301 	smull	r2, r3, r3, r1
 8000340:	109a      	asrs	r2, r3, #2
 8000342:	17cb      	asrs	r3, r1, #31
 8000344:	1ad2      	subs	r2, r2, r3
 8000346:	4613      	mov	r3, r2
 8000348:	009b      	lsls	r3, r3, #2
 800034a:	4413      	add	r3, r2
 800034c:	005b      	lsls	r3, r3, #1
 800034e:	1aca      	subs	r2, r1, r3
 8000350:	4b7a      	ldr	r3, [pc, #488]	; (800053c <fsm_traffic_ver+0x27c>)
 8000352:	605a      	str	r2, [r3, #4]

			if (timer_flag[5] == 1) {
 8000354:	4b7a      	ldr	r3, [pc, #488]	; (8000540 <fsm_traffic_ver+0x280>)
 8000356:	695b      	ldr	r3, [r3, #20]
 8000358:	2b01      	cmp	r3, #1
 800035a:	d111      	bne.n	8000380 <fsm_traffic_ver+0xc0>
				time_red_ver_temp--;
 800035c:	4b75      	ldr	r3, [pc, #468]	; (8000534 <fsm_traffic_ver+0x274>)
 800035e:	681b      	ldr	r3, [r3, #0]
 8000360:	3b01      	subs	r3, #1
 8000362:	4a74      	ldr	r2, [pc, #464]	; (8000534 <fsm_traffic_ver+0x274>)
 8000364:	6013      	str	r3, [r2, #0]
				if (time_red_ver_temp == 0) {
 8000366:	4b73      	ldr	r3, [pc, #460]	; (8000534 <fsm_traffic_ver+0x274>)
 8000368:	681b      	ldr	r3, [r3, #0]
 800036a:	2b00      	cmp	r3, #0
 800036c:	d103      	bne.n	8000376 <fsm_traffic_ver+0xb6>
					time_red_ver_temp = time_red_ver;
 800036e:	4b6f      	ldr	r3, [pc, #444]	; (800052c <fsm_traffic_ver+0x26c>)
 8000370:	681b      	ldr	r3, [r3, #0]
 8000372:	4a70      	ldr	r2, [pc, #448]	; (8000534 <fsm_traffic_ver+0x274>)
 8000374:	6013      	str	r3, [r2, #0]
				}
				setTimer(5, 1000);
 8000376:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800037a:	2005      	movs	r0, #5
 800037c:	f001 f974 	bl	8001668 <setTimer>
			}

			if (timer_flag[0] == 1) {
 8000380:	4b6f      	ldr	r3, [pc, #444]	; (8000540 <fsm_traffic_ver+0x280>)
 8000382:	681b      	ldr	r3, [r3, #0]
 8000384:	2b01      	cmp	r3, #1
 8000386:	f040 80af 	bne.w	80004e8 <fsm_traffic_ver+0x228>
				traffic_buffer_ver[1] = time_green_ver * 1000; //lưu time cho đèn vàng sáng
 800038a:	4b6e      	ldr	r3, [pc, #440]	; (8000544 <fsm_traffic_ver+0x284>)
 800038c:	681b      	ldr	r3, [r3, #0]
 800038e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000392:	fb02 f303 	mul.w	r3, r2, r3
 8000396:	4a66      	ldr	r2, [pc, #408]	; (8000530 <fsm_traffic_ver+0x270>)
 8000398:	6053      	str	r3, [r2, #4]
				setTimer(0, traffic_buffer_ver[1]);
 800039a:	4b65      	ldr	r3, [pc, #404]	; (8000530 <fsm_traffic_ver+0x270>)
 800039c:	685b      	ldr	r3, [r3, #4]
 800039e:	4619      	mov	r1, r3
 80003a0:	2000      	movs	r0, #0
 80003a2:	f001 f961 	bl	8001668 <setTimer>
				setTimer(5, 1000);
 80003a6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80003aa:	2005      	movs	r0, #5
 80003ac:	f001 f95c 	bl	8001668 <setTimer>
				status_traffic_ver = GREEN_VER;
 80003b0:	4b5d      	ldr	r3, [pc, #372]	; (8000528 <fsm_traffic_ver+0x268>)
 80003b2:	2207      	movs	r2, #7
 80003b4:	601a      	str	r2, [r3, #0]
			}
			break;
 80003b6:	e097      	b.n	80004e8 <fsm_traffic_ver+0x228>
		case GREEN_VER:
			green_led_ver();
 80003b8:	f001 fa60 	bl	800187c <green_led_ver>
			led_buffer_ver[0] = time_green_ver_temp / 10;
 80003bc:	4b62      	ldr	r3, [pc, #392]	; (8000548 <fsm_traffic_ver+0x288>)
 80003be:	681b      	ldr	r3, [r3, #0]
 80003c0:	4a5d      	ldr	r2, [pc, #372]	; (8000538 <fsm_traffic_ver+0x278>)
 80003c2:	fb82 1203 	smull	r1, r2, r2, r3
 80003c6:	1092      	asrs	r2, r2, #2
 80003c8:	17db      	asrs	r3, r3, #31
 80003ca:	1ad3      	subs	r3, r2, r3
 80003cc:	4a5b      	ldr	r2, [pc, #364]	; (800053c <fsm_traffic_ver+0x27c>)
 80003ce:	6013      	str	r3, [r2, #0]
			led_buffer_ver[1] = time_green_ver_temp % 10;
 80003d0:	4b5d      	ldr	r3, [pc, #372]	; (8000548 <fsm_traffic_ver+0x288>)
 80003d2:	6819      	ldr	r1, [r3, #0]
 80003d4:	4b58      	ldr	r3, [pc, #352]	; (8000538 <fsm_traffic_ver+0x278>)
 80003d6:	fb83 2301 	smull	r2, r3, r3, r1
 80003da:	109a      	asrs	r2, r3, #2
 80003dc:	17cb      	asrs	r3, r1, #31
 80003de:	1ad2      	subs	r2, r2, r3
 80003e0:	4613      	mov	r3, r2
 80003e2:	009b      	lsls	r3, r3, #2
 80003e4:	4413      	add	r3, r2
 80003e6:	005b      	lsls	r3, r3, #1
 80003e8:	1aca      	subs	r2, r1, r3
 80003ea:	4b54      	ldr	r3, [pc, #336]	; (800053c <fsm_traffic_ver+0x27c>)
 80003ec:	605a      	str	r2, [r3, #4]

			if (timer_flag[5] == 1) {
 80003ee:	4b54      	ldr	r3, [pc, #336]	; (8000540 <fsm_traffic_ver+0x280>)
 80003f0:	695b      	ldr	r3, [r3, #20]
 80003f2:	2b01      	cmp	r3, #1
 80003f4:	d111      	bne.n	800041a <fsm_traffic_ver+0x15a>
				time_green_ver_temp--;
 80003f6:	4b54      	ldr	r3, [pc, #336]	; (8000548 <fsm_traffic_ver+0x288>)
 80003f8:	681b      	ldr	r3, [r3, #0]
 80003fa:	3b01      	subs	r3, #1
 80003fc:	4a52      	ldr	r2, [pc, #328]	; (8000548 <fsm_traffic_ver+0x288>)
 80003fe:	6013      	str	r3, [r2, #0]
				if (time_green_ver_temp == 0) {
 8000400:	4b51      	ldr	r3, [pc, #324]	; (8000548 <fsm_traffic_ver+0x288>)
 8000402:	681b      	ldr	r3, [r3, #0]
 8000404:	2b00      	cmp	r3, #0
 8000406:	d103      	bne.n	8000410 <fsm_traffic_ver+0x150>
					time_green_ver_temp = time_green_ver;
 8000408:	4b4e      	ldr	r3, [pc, #312]	; (8000544 <fsm_traffic_ver+0x284>)
 800040a:	681b      	ldr	r3, [r3, #0]
 800040c:	4a4e      	ldr	r2, [pc, #312]	; (8000548 <fsm_traffic_ver+0x288>)
 800040e:	6013      	str	r3, [r2, #0]
				}
				setTimer(5, 1000);
 8000410:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000414:	2005      	movs	r0, #5
 8000416:	f001 f927 	bl	8001668 <setTimer>
			}

			if (timer_flag[0] == 1) {
 800041a:	4b49      	ldr	r3, [pc, #292]	; (8000540 <fsm_traffic_ver+0x280>)
 800041c:	681b      	ldr	r3, [r3, #0]
 800041e:	2b01      	cmp	r3, #1
 8000420:	d164      	bne.n	80004ec <fsm_traffic_ver+0x22c>
				traffic_buffer_ver[2] = time_yellow_ver * 1000; //lưu time cho đèn đỏ sáng
 8000422:	4b4a      	ldr	r3, [pc, #296]	; (800054c <fsm_traffic_ver+0x28c>)
 8000424:	681b      	ldr	r3, [r3, #0]
 8000426:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800042a:	fb02 f303 	mul.w	r3, r2, r3
 800042e:	4a40      	ldr	r2, [pc, #256]	; (8000530 <fsm_traffic_ver+0x270>)
 8000430:	6093      	str	r3, [r2, #8]
				setTimer(0, traffic_buffer_ver[2]);
 8000432:	4b3f      	ldr	r3, [pc, #252]	; (8000530 <fsm_traffic_ver+0x270>)
 8000434:	689b      	ldr	r3, [r3, #8]
 8000436:	4619      	mov	r1, r3
 8000438:	2000      	movs	r0, #0
 800043a:	f001 f915 	bl	8001668 <setTimer>
				setTimer(5, 1000);
 800043e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000442:	2005      	movs	r0, #5
 8000444:	f001 f910 	bl	8001668 <setTimer>
				status_traffic_ver = YELLOW_VER;
 8000448:	4b37      	ldr	r3, [pc, #220]	; (8000528 <fsm_traffic_ver+0x268>)
 800044a:	2206      	movs	r2, #6
 800044c:	601a      	str	r2, [r3, #0]
			}
			break;
 800044e:	e04d      	b.n	80004ec <fsm_traffic_ver+0x22c>
		case YELLOW_VER:
			yellow_led_ver();
 8000450:	f001 f9fe 	bl	8001850 <yellow_led_ver>
			led_buffer_ver[0] = time_yellow_ver_temp / 10;
 8000454:	4b3e      	ldr	r3, [pc, #248]	; (8000550 <fsm_traffic_ver+0x290>)
 8000456:	681b      	ldr	r3, [r3, #0]
 8000458:	4a37      	ldr	r2, [pc, #220]	; (8000538 <fsm_traffic_ver+0x278>)
 800045a:	fb82 1203 	smull	r1, r2, r2, r3
 800045e:	1092      	asrs	r2, r2, #2
 8000460:	17db      	asrs	r3, r3, #31
 8000462:	1ad3      	subs	r3, r2, r3
 8000464:	4a35      	ldr	r2, [pc, #212]	; (800053c <fsm_traffic_ver+0x27c>)
 8000466:	6013      	str	r3, [r2, #0]
			led_buffer_ver[1] = time_yellow_ver_temp % 10;
 8000468:	4b39      	ldr	r3, [pc, #228]	; (8000550 <fsm_traffic_ver+0x290>)
 800046a:	6819      	ldr	r1, [r3, #0]
 800046c:	4b32      	ldr	r3, [pc, #200]	; (8000538 <fsm_traffic_ver+0x278>)
 800046e:	fb83 2301 	smull	r2, r3, r3, r1
 8000472:	109a      	asrs	r2, r3, #2
 8000474:	17cb      	asrs	r3, r1, #31
 8000476:	1ad2      	subs	r2, r2, r3
 8000478:	4613      	mov	r3, r2
 800047a:	009b      	lsls	r3, r3, #2
 800047c:	4413      	add	r3, r2
 800047e:	005b      	lsls	r3, r3, #1
 8000480:	1aca      	subs	r2, r1, r3
 8000482:	4b2e      	ldr	r3, [pc, #184]	; (800053c <fsm_traffic_ver+0x27c>)
 8000484:	605a      	str	r2, [r3, #4]

			if (timer_flag[5] == 1) {
 8000486:	4b2e      	ldr	r3, [pc, #184]	; (8000540 <fsm_traffic_ver+0x280>)
 8000488:	695b      	ldr	r3, [r3, #20]
 800048a:	2b01      	cmp	r3, #1
 800048c:	d111      	bne.n	80004b2 <fsm_traffic_ver+0x1f2>
				time_yellow_ver_temp--;
 800048e:	4b30      	ldr	r3, [pc, #192]	; (8000550 <fsm_traffic_ver+0x290>)
 8000490:	681b      	ldr	r3, [r3, #0]
 8000492:	3b01      	subs	r3, #1
 8000494:	4a2e      	ldr	r2, [pc, #184]	; (8000550 <fsm_traffic_ver+0x290>)
 8000496:	6013      	str	r3, [r2, #0]
				if (time_yellow_ver_temp == 0) {
 8000498:	4b2d      	ldr	r3, [pc, #180]	; (8000550 <fsm_traffic_ver+0x290>)
 800049a:	681b      	ldr	r3, [r3, #0]
 800049c:	2b00      	cmp	r3, #0
 800049e:	d103      	bne.n	80004a8 <fsm_traffic_ver+0x1e8>
					time_yellow_ver_temp = time_yellow_ver;
 80004a0:	4b2a      	ldr	r3, [pc, #168]	; (800054c <fsm_traffic_ver+0x28c>)
 80004a2:	681b      	ldr	r3, [r3, #0]
 80004a4:	4a2a      	ldr	r2, [pc, #168]	; (8000550 <fsm_traffic_ver+0x290>)
 80004a6:	6013      	str	r3, [r2, #0]
				}
				setTimer(5, 1000);
 80004a8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80004ac:	2005      	movs	r0, #5
 80004ae:	f001 f8db 	bl	8001668 <setTimer>
			}

			if (timer_flag[0] == 1) {
 80004b2:	4b23      	ldr	r3, [pc, #140]	; (8000540 <fsm_traffic_ver+0x280>)
 80004b4:	681b      	ldr	r3, [r3, #0]
 80004b6:	2b01      	cmp	r3, #1
 80004b8:	d11a      	bne.n	80004f0 <fsm_traffic_ver+0x230>
				traffic_buffer_ver[0] = time_red_ver * 1000; //lưu time cho đèn xanh sáng
 80004ba:	4b1c      	ldr	r3, [pc, #112]	; (800052c <fsm_traffic_ver+0x26c>)
 80004bc:	681b      	ldr	r3, [r3, #0]
 80004be:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80004c2:	fb02 f303 	mul.w	r3, r2, r3
 80004c6:	4a1a      	ldr	r2, [pc, #104]	; (8000530 <fsm_traffic_ver+0x270>)
 80004c8:	6013      	str	r3, [r2, #0]
				setTimer(0, traffic_buffer_ver[0]);
 80004ca:	4b19      	ldr	r3, [pc, #100]	; (8000530 <fsm_traffic_ver+0x270>)
 80004cc:	681b      	ldr	r3, [r3, #0]
 80004ce:	4619      	mov	r1, r3
 80004d0:	2000      	movs	r0, #0
 80004d2:	f001 f8c9 	bl	8001668 <setTimer>
				setTimer(5, 1000);
 80004d6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80004da:	2005      	movs	r0, #5
 80004dc:	f001 f8c4 	bl	8001668 <setTimer>
				status_traffic_ver = RED_VER;
 80004e0:	4b11      	ldr	r3, [pc, #68]	; (8000528 <fsm_traffic_ver+0x268>)
 80004e2:	2205      	movs	r2, #5
 80004e4:	601a      	str	r2, [r3, #0]
			}
			break;
 80004e6:	e003      	b.n	80004f0 <fsm_traffic_ver+0x230>
			break;
 80004e8:	bf00      	nop
 80004ea:	e002      	b.n	80004f2 <fsm_traffic_ver+0x232>
			break;
 80004ec:	bf00      	nop
 80004ee:	e000      	b.n	80004f2 <fsm_traffic_ver+0x232>
			break;
 80004f0:	bf00      	nop
	}
	if (timer_flag[7] == 1) {
 80004f2:	4b13      	ldr	r3, [pc, #76]	; (8000540 <fsm_traffic_ver+0x280>)
 80004f4:	69db      	ldr	r3, [r3, #28]
 80004f6:	2b01      	cmp	r3, #1
 80004f8:	d114      	bne.n	8000524 <fsm_traffic_ver+0x264>
		update_7SEG_ver(idx_vertical);
 80004fa:	4b16      	ldr	r3, [pc, #88]	; (8000554 <fsm_traffic_ver+0x294>)
 80004fc:	681b      	ldr	r3, [r3, #0]
 80004fe:	4618      	mov	r0, r3
 8000500:	f000 ff14 	bl	800132c <update_7SEG_ver>
		idx_vertical++;
 8000504:	4b13      	ldr	r3, [pc, #76]	; (8000554 <fsm_traffic_ver+0x294>)
 8000506:	681b      	ldr	r3, [r3, #0]
 8000508:	3301      	adds	r3, #1
 800050a:	4a12      	ldr	r2, [pc, #72]	; (8000554 <fsm_traffic_ver+0x294>)
 800050c:	6013      	str	r3, [r2, #0]
		if(idx_vertical == 2) {
 800050e:	4b11      	ldr	r3, [pc, #68]	; (8000554 <fsm_traffic_ver+0x294>)
 8000510:	681b      	ldr	r3, [r3, #0]
 8000512:	2b02      	cmp	r3, #2
 8000514:	d102      	bne.n	800051c <fsm_traffic_ver+0x25c>
			idx_vertical = 0;
 8000516:	4b0f      	ldr	r3, [pc, #60]	; (8000554 <fsm_traffic_ver+0x294>)
 8000518:	2200      	movs	r2, #0
 800051a:	601a      	str	r2, [r3, #0]
		}
		setTimer(7, 250);
 800051c:	21fa      	movs	r1, #250	; 0xfa
 800051e:	2007      	movs	r0, #7
 8000520:	f001 f8a2 	bl	8001668 <setTimer>
	}
}
 8000524:	bf00      	nop
 8000526:	bd80      	pop	{r7, pc}
 8000528:	200000a4 	.word	0x200000a4
 800052c:	200000b4 	.word	0x200000b4
 8000530:	2000010c 	.word	0x2000010c
 8000534:	200000bc 	.word	0x200000bc
 8000538:	66666667 	.word	0x66666667
 800053c:	2000012c 	.word	0x2000012c
 8000540:	200001d4 	.word	0x200001d4
 8000544:	200000d4 	.word	0x200000d4
 8000548:	200000dc 	.word	0x200000dc
 800054c:	200000c4 	.word	0x200000c4
 8000550:	200000cc 	.word	0x200000cc
 8000554:	20000124 	.word	0x20000124

08000558 <fsm_traffic_hor>:

void fsm_traffic_hor() {
 8000558:	b580      	push	{r7, lr}
 800055a:	af00      	add	r7, sp, #0
	switch (status_traffic_hor) {
 800055c:	4b98      	ldr	r3, [pc, #608]	; (80007c0 <fsm_traffic_hor+0x268>)
 800055e:	681b      	ldr	r3, [r3, #0]
 8000560:	3b08      	subs	r3, #8
 8000562:	2b03      	cmp	r3, #3
 8000564:	f200 8111 	bhi.w	800078a <fsm_traffic_hor+0x232>
 8000568:	a201      	add	r2, pc, #4	; (adr r2, 8000570 <fsm_traffic_hor+0x18>)
 800056a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800056e:	bf00      	nop
 8000570:	08000581 	.word	0x08000581
 8000574:	080006e9 	.word	0x080006e9
 8000578:	08000651 	.word	0x08000651
 800057c:	080005b7 	.word	0x080005b7
		case INIT_HOR:
			traffic_buffer_hor[0] = time_green_hor * 1000;
 8000580:	4b90      	ldr	r3, [pc, #576]	; (80007c4 <fsm_traffic_hor+0x26c>)
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000588:	fb02 f303 	mul.w	r3, r2, r3
 800058c:	4a8e      	ldr	r2, [pc, #568]	; (80007c8 <fsm_traffic_hor+0x270>)
 800058e:	6013      	str	r3, [r2, #0]
			setTimer(1, traffic_buffer_hor[0]);
 8000590:	4b8d      	ldr	r3, [pc, #564]	; (80007c8 <fsm_traffic_hor+0x270>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	4619      	mov	r1, r3
 8000596:	2001      	movs	r0, #1
 8000598:	f001 f866 	bl	8001668 <setTimer>
			setTimer(6, 1000); //count down
 800059c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80005a0:	2006      	movs	r0, #6
 80005a2:	f001 f861 	bl	8001668 <setTimer>
			setTimer(8, 50); //hiển thị led
 80005a6:	2132      	movs	r1, #50	; 0x32
 80005a8:	2008      	movs	r0, #8
 80005aa:	f001 f85d 	bl	8001668 <setTimer>
			status_traffic_hor = GREEN_HOR;
 80005ae:	4b84      	ldr	r3, [pc, #528]	; (80007c0 <fsm_traffic_hor+0x268>)
 80005b0:	220b      	movs	r2, #11
 80005b2:	601a      	str	r2, [r3, #0]
			break;
 80005b4:	e0e9      	b.n	800078a <fsm_traffic_hor+0x232>
		case GREEN_HOR:
			green_led_hor();
 80005b6:	f001 f9a3 	bl	8001900 <green_led_hor>
			led_buffer_hor[0] = time_green_hor_temp / 10;
 80005ba:	4b84      	ldr	r3, [pc, #528]	; (80007cc <fsm_traffic_hor+0x274>)
 80005bc:	681b      	ldr	r3, [r3, #0]
 80005be:	4a84      	ldr	r2, [pc, #528]	; (80007d0 <fsm_traffic_hor+0x278>)
 80005c0:	fb82 1203 	smull	r1, r2, r2, r3
 80005c4:	1092      	asrs	r2, r2, #2
 80005c6:	17db      	asrs	r3, r3, #31
 80005c8:	1ad3      	subs	r3, r2, r3
 80005ca:	4a82      	ldr	r2, [pc, #520]	; (80007d4 <fsm_traffic_hor+0x27c>)
 80005cc:	6013      	str	r3, [r2, #0]
			led_buffer_hor[1] = time_green_hor_temp % 10;
 80005ce:	4b7f      	ldr	r3, [pc, #508]	; (80007cc <fsm_traffic_hor+0x274>)
 80005d0:	6819      	ldr	r1, [r3, #0]
 80005d2:	4b7f      	ldr	r3, [pc, #508]	; (80007d0 <fsm_traffic_hor+0x278>)
 80005d4:	fb83 2301 	smull	r2, r3, r3, r1
 80005d8:	109a      	asrs	r2, r3, #2
 80005da:	17cb      	asrs	r3, r1, #31
 80005dc:	1ad2      	subs	r2, r2, r3
 80005de:	4613      	mov	r3, r2
 80005e0:	009b      	lsls	r3, r3, #2
 80005e2:	4413      	add	r3, r2
 80005e4:	005b      	lsls	r3, r3, #1
 80005e6:	1aca      	subs	r2, r1, r3
 80005e8:	4b7a      	ldr	r3, [pc, #488]	; (80007d4 <fsm_traffic_hor+0x27c>)
 80005ea:	605a      	str	r2, [r3, #4]

			if (timer_flag[6] == 1) {
 80005ec:	4b7a      	ldr	r3, [pc, #488]	; (80007d8 <fsm_traffic_hor+0x280>)
 80005ee:	699b      	ldr	r3, [r3, #24]
 80005f0:	2b01      	cmp	r3, #1
 80005f2:	d111      	bne.n	8000618 <fsm_traffic_hor+0xc0>
				time_green_hor_temp--;
 80005f4:	4b75      	ldr	r3, [pc, #468]	; (80007cc <fsm_traffic_hor+0x274>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	3b01      	subs	r3, #1
 80005fa:	4a74      	ldr	r2, [pc, #464]	; (80007cc <fsm_traffic_hor+0x274>)
 80005fc:	6013      	str	r3, [r2, #0]
				if (time_green_hor_temp == 0) {
 80005fe:	4b73      	ldr	r3, [pc, #460]	; (80007cc <fsm_traffic_hor+0x274>)
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	2b00      	cmp	r3, #0
 8000604:	d103      	bne.n	800060e <fsm_traffic_hor+0xb6>
					time_green_hor_temp = time_green_hor;
 8000606:	4b6f      	ldr	r3, [pc, #444]	; (80007c4 <fsm_traffic_hor+0x26c>)
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	4a70      	ldr	r2, [pc, #448]	; (80007cc <fsm_traffic_hor+0x274>)
 800060c:	6013      	str	r3, [r2, #0]
				}
				setTimer(6, 1000);
 800060e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000612:	2006      	movs	r0, #6
 8000614:	f001 f828 	bl	8001668 <setTimer>
			}
			if (timer_flag[1] == 1) {
 8000618:	4b6f      	ldr	r3, [pc, #444]	; (80007d8 <fsm_traffic_hor+0x280>)
 800061a:	685b      	ldr	r3, [r3, #4]
 800061c:	2b01      	cmp	r3, #1
 800061e:	f040 80af 	bne.w	8000780 <fsm_traffic_hor+0x228>
				traffic_buffer_hor[1] = time_yellow_hor * 1000;
 8000622:	4b6e      	ldr	r3, [pc, #440]	; (80007dc <fsm_traffic_hor+0x284>)
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800062a:	fb02 f303 	mul.w	r3, r2, r3
 800062e:	4a66      	ldr	r2, [pc, #408]	; (80007c8 <fsm_traffic_hor+0x270>)
 8000630:	6053      	str	r3, [r2, #4]
				setTimer(1, traffic_buffer_hor[1]);
 8000632:	4b65      	ldr	r3, [pc, #404]	; (80007c8 <fsm_traffic_hor+0x270>)
 8000634:	685b      	ldr	r3, [r3, #4]
 8000636:	4619      	mov	r1, r3
 8000638:	2001      	movs	r0, #1
 800063a:	f001 f815 	bl	8001668 <setTimer>
				setTimer(6, 1000);
 800063e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000642:	2006      	movs	r0, #6
 8000644:	f001 f810 	bl	8001668 <setTimer>
				status_traffic_hor = YELLOW_HOR;
 8000648:	4b5d      	ldr	r3, [pc, #372]	; (80007c0 <fsm_traffic_hor+0x268>)
 800064a:	220a      	movs	r2, #10
 800064c:	601a      	str	r2, [r3, #0]
			}
			break;
 800064e:	e097      	b.n	8000780 <fsm_traffic_hor+0x228>
		case YELLOW_HOR:
			yellow_led_hor();
 8000650:	f001 f940 	bl	80018d4 <yellow_led_hor>
			led_buffer_hor[0] = time_yellow_hor_temp / 10;
 8000654:	4b62      	ldr	r3, [pc, #392]	; (80007e0 <fsm_traffic_hor+0x288>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	4a5d      	ldr	r2, [pc, #372]	; (80007d0 <fsm_traffic_hor+0x278>)
 800065a:	fb82 1203 	smull	r1, r2, r2, r3
 800065e:	1092      	asrs	r2, r2, #2
 8000660:	17db      	asrs	r3, r3, #31
 8000662:	1ad3      	subs	r3, r2, r3
 8000664:	4a5b      	ldr	r2, [pc, #364]	; (80007d4 <fsm_traffic_hor+0x27c>)
 8000666:	6013      	str	r3, [r2, #0]
			led_buffer_hor[1] = time_yellow_hor_temp % 10;
 8000668:	4b5d      	ldr	r3, [pc, #372]	; (80007e0 <fsm_traffic_hor+0x288>)
 800066a:	6819      	ldr	r1, [r3, #0]
 800066c:	4b58      	ldr	r3, [pc, #352]	; (80007d0 <fsm_traffic_hor+0x278>)
 800066e:	fb83 2301 	smull	r2, r3, r3, r1
 8000672:	109a      	asrs	r2, r3, #2
 8000674:	17cb      	asrs	r3, r1, #31
 8000676:	1ad2      	subs	r2, r2, r3
 8000678:	4613      	mov	r3, r2
 800067a:	009b      	lsls	r3, r3, #2
 800067c:	4413      	add	r3, r2
 800067e:	005b      	lsls	r3, r3, #1
 8000680:	1aca      	subs	r2, r1, r3
 8000682:	4b54      	ldr	r3, [pc, #336]	; (80007d4 <fsm_traffic_hor+0x27c>)
 8000684:	605a      	str	r2, [r3, #4]

			if (timer_flag[6] == 1) {
 8000686:	4b54      	ldr	r3, [pc, #336]	; (80007d8 <fsm_traffic_hor+0x280>)
 8000688:	699b      	ldr	r3, [r3, #24]
 800068a:	2b01      	cmp	r3, #1
 800068c:	d111      	bne.n	80006b2 <fsm_traffic_hor+0x15a>
				time_yellow_hor_temp--;
 800068e:	4b54      	ldr	r3, [pc, #336]	; (80007e0 <fsm_traffic_hor+0x288>)
 8000690:	681b      	ldr	r3, [r3, #0]
 8000692:	3b01      	subs	r3, #1
 8000694:	4a52      	ldr	r2, [pc, #328]	; (80007e0 <fsm_traffic_hor+0x288>)
 8000696:	6013      	str	r3, [r2, #0]
				if (time_yellow_hor_temp == 0) {
 8000698:	4b51      	ldr	r3, [pc, #324]	; (80007e0 <fsm_traffic_hor+0x288>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	2b00      	cmp	r3, #0
 800069e:	d103      	bne.n	80006a8 <fsm_traffic_hor+0x150>
					time_yellow_hor_temp = time_yellow_hor;
 80006a0:	4b4e      	ldr	r3, [pc, #312]	; (80007dc <fsm_traffic_hor+0x284>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	4a4e      	ldr	r2, [pc, #312]	; (80007e0 <fsm_traffic_hor+0x288>)
 80006a6:	6013      	str	r3, [r2, #0]
				}
				setTimer(6, 1000);
 80006a8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80006ac:	2006      	movs	r0, #6
 80006ae:	f000 ffdb 	bl	8001668 <setTimer>
			}
			if (timer_flag[1] == 1) {
 80006b2:	4b49      	ldr	r3, [pc, #292]	; (80007d8 <fsm_traffic_hor+0x280>)
 80006b4:	685b      	ldr	r3, [r3, #4]
 80006b6:	2b01      	cmp	r3, #1
 80006b8:	d164      	bne.n	8000784 <fsm_traffic_hor+0x22c>
				traffic_buffer_hor[2] = time_red_hor * 1000;
 80006ba:	4b4a      	ldr	r3, [pc, #296]	; (80007e4 <fsm_traffic_hor+0x28c>)
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80006c2:	fb02 f303 	mul.w	r3, r2, r3
 80006c6:	4a40      	ldr	r2, [pc, #256]	; (80007c8 <fsm_traffic_hor+0x270>)
 80006c8:	6093      	str	r3, [r2, #8]
				setTimer(1, traffic_buffer_hor[2]);
 80006ca:	4b3f      	ldr	r3, [pc, #252]	; (80007c8 <fsm_traffic_hor+0x270>)
 80006cc:	689b      	ldr	r3, [r3, #8]
 80006ce:	4619      	mov	r1, r3
 80006d0:	2001      	movs	r0, #1
 80006d2:	f000 ffc9 	bl	8001668 <setTimer>
				setTimer(6, 1000);
 80006d6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80006da:	2006      	movs	r0, #6
 80006dc:	f000 ffc4 	bl	8001668 <setTimer>
				status_traffic_hor = RED_HOR;
 80006e0:	4b37      	ldr	r3, [pc, #220]	; (80007c0 <fsm_traffic_hor+0x268>)
 80006e2:	2209      	movs	r2, #9
 80006e4:	601a      	str	r2, [r3, #0]
			}
			break;
 80006e6:	e04d      	b.n	8000784 <fsm_traffic_hor+0x22c>
		case RED_HOR:
			red_led_hor();
 80006e8:	f001 f8de 	bl	80018a8 <red_led_hor>
			led_buffer_hor[0] = time_red_hor_temp / 10;
 80006ec:	4b3e      	ldr	r3, [pc, #248]	; (80007e8 <fsm_traffic_hor+0x290>)
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	4a37      	ldr	r2, [pc, #220]	; (80007d0 <fsm_traffic_hor+0x278>)
 80006f2:	fb82 1203 	smull	r1, r2, r2, r3
 80006f6:	1092      	asrs	r2, r2, #2
 80006f8:	17db      	asrs	r3, r3, #31
 80006fa:	1ad3      	subs	r3, r2, r3
 80006fc:	4a35      	ldr	r2, [pc, #212]	; (80007d4 <fsm_traffic_hor+0x27c>)
 80006fe:	6013      	str	r3, [r2, #0]
			led_buffer_hor[1] = time_red_hor_temp % 10;
 8000700:	4b39      	ldr	r3, [pc, #228]	; (80007e8 <fsm_traffic_hor+0x290>)
 8000702:	6819      	ldr	r1, [r3, #0]
 8000704:	4b32      	ldr	r3, [pc, #200]	; (80007d0 <fsm_traffic_hor+0x278>)
 8000706:	fb83 2301 	smull	r2, r3, r3, r1
 800070a:	109a      	asrs	r2, r3, #2
 800070c:	17cb      	asrs	r3, r1, #31
 800070e:	1ad2      	subs	r2, r2, r3
 8000710:	4613      	mov	r3, r2
 8000712:	009b      	lsls	r3, r3, #2
 8000714:	4413      	add	r3, r2
 8000716:	005b      	lsls	r3, r3, #1
 8000718:	1aca      	subs	r2, r1, r3
 800071a:	4b2e      	ldr	r3, [pc, #184]	; (80007d4 <fsm_traffic_hor+0x27c>)
 800071c:	605a      	str	r2, [r3, #4]

			if (timer_flag[6] == 1) {
 800071e:	4b2e      	ldr	r3, [pc, #184]	; (80007d8 <fsm_traffic_hor+0x280>)
 8000720:	699b      	ldr	r3, [r3, #24]
 8000722:	2b01      	cmp	r3, #1
 8000724:	d111      	bne.n	800074a <fsm_traffic_hor+0x1f2>
				time_red_hor_temp--;
 8000726:	4b30      	ldr	r3, [pc, #192]	; (80007e8 <fsm_traffic_hor+0x290>)
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	3b01      	subs	r3, #1
 800072c:	4a2e      	ldr	r2, [pc, #184]	; (80007e8 <fsm_traffic_hor+0x290>)
 800072e:	6013      	str	r3, [r2, #0]
				if (time_red_hor_temp == 0) {
 8000730:	4b2d      	ldr	r3, [pc, #180]	; (80007e8 <fsm_traffic_hor+0x290>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	2b00      	cmp	r3, #0
 8000736:	d103      	bne.n	8000740 <fsm_traffic_hor+0x1e8>
					time_red_hor_temp = time_red_hor;
 8000738:	4b2a      	ldr	r3, [pc, #168]	; (80007e4 <fsm_traffic_hor+0x28c>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	4a2a      	ldr	r2, [pc, #168]	; (80007e8 <fsm_traffic_hor+0x290>)
 800073e:	6013      	str	r3, [r2, #0]
				}
				setTimer(6, 1000);
 8000740:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000744:	2006      	movs	r0, #6
 8000746:	f000 ff8f 	bl	8001668 <setTimer>
			}
			if (timer_flag[1] == 1) {
 800074a:	4b23      	ldr	r3, [pc, #140]	; (80007d8 <fsm_traffic_hor+0x280>)
 800074c:	685b      	ldr	r3, [r3, #4]
 800074e:	2b01      	cmp	r3, #1
 8000750:	d11a      	bne.n	8000788 <fsm_traffic_hor+0x230>
				traffic_buffer_hor[0] = time_green_hor * 1000;
 8000752:	4b1c      	ldr	r3, [pc, #112]	; (80007c4 <fsm_traffic_hor+0x26c>)
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800075a:	fb02 f303 	mul.w	r3, r2, r3
 800075e:	4a1a      	ldr	r2, [pc, #104]	; (80007c8 <fsm_traffic_hor+0x270>)
 8000760:	6013      	str	r3, [r2, #0]
				setTimer(1, traffic_buffer_hor[0]);
 8000762:	4b19      	ldr	r3, [pc, #100]	; (80007c8 <fsm_traffic_hor+0x270>)
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	4619      	mov	r1, r3
 8000768:	2001      	movs	r0, #1
 800076a:	f000 ff7d 	bl	8001668 <setTimer>
				setTimer(6, 1000);
 800076e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000772:	2006      	movs	r0, #6
 8000774:	f000 ff78 	bl	8001668 <setTimer>
				status_traffic_hor = GREEN_HOR;
 8000778:	4b11      	ldr	r3, [pc, #68]	; (80007c0 <fsm_traffic_hor+0x268>)
 800077a:	220b      	movs	r2, #11
 800077c:	601a      	str	r2, [r3, #0]
			}
			break;
 800077e:	e003      	b.n	8000788 <fsm_traffic_hor+0x230>
			break;
 8000780:	bf00      	nop
 8000782:	e002      	b.n	800078a <fsm_traffic_hor+0x232>
			break;
 8000784:	bf00      	nop
 8000786:	e000      	b.n	800078a <fsm_traffic_hor+0x232>
			break;
 8000788:	bf00      	nop
	}

	if (timer_flag[8] == 1) {
 800078a:	4b13      	ldr	r3, [pc, #76]	; (80007d8 <fsm_traffic_hor+0x280>)
 800078c:	6a1b      	ldr	r3, [r3, #32]
 800078e:	2b01      	cmp	r3, #1
 8000790:	d114      	bne.n	80007bc <fsm_traffic_hor+0x264>
		update_7SEG_hor(idx_horizontal);
 8000792:	4b16      	ldr	r3, [pc, #88]	; (80007ec <fsm_traffic_hor+0x294>)
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	4618      	mov	r0, r3
 8000798:	f000 fdfe 	bl	8001398 <update_7SEG_hor>
		idx_horizontal++;
 800079c:	4b13      	ldr	r3, [pc, #76]	; (80007ec <fsm_traffic_hor+0x294>)
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	3301      	adds	r3, #1
 80007a2:	4a12      	ldr	r2, [pc, #72]	; (80007ec <fsm_traffic_hor+0x294>)
 80007a4:	6013      	str	r3, [r2, #0]
		if (idx_horizontal == 2) {
 80007a6:	4b11      	ldr	r3, [pc, #68]	; (80007ec <fsm_traffic_hor+0x294>)
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	2b02      	cmp	r3, #2
 80007ac:	d102      	bne.n	80007b4 <fsm_traffic_hor+0x25c>
			idx_horizontal = 0;
 80007ae:	4b0f      	ldr	r3, [pc, #60]	; (80007ec <fsm_traffic_hor+0x294>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	601a      	str	r2, [r3, #0]
		}
		setTimer(8, 250);
 80007b4:	21fa      	movs	r1, #250	; 0xfa
 80007b6:	2008      	movs	r0, #8
 80007b8:	f000 ff56 	bl	8001668 <setTimer>
	}
}
 80007bc:	bf00      	nop
 80007be:	bd80      	pop	{r7, pc}
 80007c0:	200000a8 	.word	0x200000a8
 80007c4:	200000d8 	.word	0x200000d8
 80007c8:	20000118 	.word	0x20000118
 80007cc:	200000e0 	.word	0x200000e0
 80007d0:	66666667 	.word	0x66666667
 80007d4:	20000134 	.word	0x20000134
 80007d8:	200001d4 	.word	0x200001d4
 80007dc:	200000c8 	.word	0x200000c8
 80007e0:	200000d0 	.word	0x200000d0
 80007e4:	200000b8 	.word	0x200000b8
 80007e8:	200000c0 	.word	0x200000c0
 80007ec:	20000128 	.word	0x20000128

080007f0 <fsm_automatic>:

void fsm_automatic() {
 80007f0:	b580      	push	{r7, lr}
 80007f2:	af00      	add	r7, sp, #0
	fsm_traffic_ver();
 80007f4:	f7ff fd64 	bl	80002c0 <fsm_traffic_ver>
	fsm_traffic_hor();
 80007f8:	f7ff feae 	bl	8000558 <fsm_traffic_hor>
}
 80007fc:	bf00      	nop
 80007fe:	bd80      	pop	{r7, pc}

08000800 <fsm_manual>:

//biến trạng thái cho toàn hệ thống
int status_system = INIT;

//chuyển trạng thái theo nút bấm
void fsm_manual() {
 8000800:	b580      	push	{r7, lr}
 8000802:	af00      	add	r7, sp, #0
	switch(status_system) {
 8000804:	4b87      	ldr	r3, [pc, #540]	; (8000a24 <fsm_manual+0x224>)
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	2b0f      	cmp	r3, #15
 800080a:	f200 80df 	bhi.w	80009cc <fsm_manual+0x1cc>
 800080e:	a201      	add	r2, pc, #4	; (adr r2, 8000814 <fsm_manual+0x14>)
 8000810:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000814:	080008ed 	.word	0x080008ed
 8000818:	08000905 	.word	0x08000905
 800081c:	0800093f 	.word	0x0800093f
 8000820:	08000979 	.word	0x08000979
 8000824:	080009cd 	.word	0x080009cd
 8000828:	080009cd 	.word	0x080009cd
 800082c:	080009cd 	.word	0x080009cd
 8000830:	080009cd 	.word	0x080009cd
 8000834:	080009cd 	.word	0x080009cd
 8000838:	080009cd 	.word	0x080009cd
 800083c:	080009cd 	.word	0x080009cd
 8000840:	080009cd 	.word	0x080009cd
 8000844:	080009cd 	.word	0x080009cd
 8000848:	080009cd 	.word	0x080009cd
 800084c:	080009cd 	.word	0x080009cd
 8000850:	08000855 	.word	0x08000855
		case INIT:
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
 8000854:	2200      	movs	r2, #0
 8000856:	2104      	movs	r1, #4
 8000858:	4873      	ldr	r0, [pc, #460]	; (8000a28 <fsm_manual+0x228>)
 800085a:	f001 fc0c 	bl	8002076 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 800085e:	2200      	movs	r2, #0
 8000860:	2108      	movs	r1, #8
 8000862:	4871      	ldr	r0, [pc, #452]	; (8000a28 <fsm_manual+0x228>)
 8000864:	f001 fc07 	bl	8002076 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000868:	2200      	movs	r2, #0
 800086a:	2110      	movs	r1, #16
 800086c:	486e      	ldr	r0, [pc, #440]	; (8000a28 <fsm_manual+0x228>)
 800086e:	f001 fc02 	bl	8002076 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8000872:	2200      	movs	r2, #0
 8000874:	2140      	movs	r1, #64	; 0x40
 8000876:	486c      	ldr	r0, [pc, #432]	; (8000a28 <fsm_manual+0x228>)
 8000878:	f001 fbfd 	bl	8002076 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 800087c:	2200      	movs	r2, #0
 800087e:	2180      	movs	r1, #128	; 0x80
 8000880:	4869      	ldr	r0, [pc, #420]	; (8000a28 <fsm_manual+0x228>)
 8000882:	f001 fbf8 	bl	8002076 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8000886:	2200      	movs	r2, #0
 8000888:	f44f 7180 	mov.w	r1, #256	; 0x100
 800088c:	4866      	ldr	r0, [pc, #408]	; (8000a28 <fsm_manual+0x228>)
 800088e:	f001 fbf2 	bl	8002076 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8000892:	2200      	movs	r2, #0
 8000894:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000898:	4863      	ldr	r0, [pc, #396]	; (8000a28 <fsm_manual+0x228>)
 800089a:	f001 fbec 	bl	8002076 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 800089e:	2200      	movs	r2, #0
 80008a0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008a4:	4860      	ldr	r0, [pc, #384]	; (8000a28 <fsm_manual+0x228>)
 80008a6:	f001 fbe6 	bl	8002076 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 80008aa:	2200      	movs	r2, #0
 80008ac:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80008b0:	485d      	ldr	r0, [pc, #372]	; (8000a28 <fsm_manual+0x228>)
 80008b2:	f001 fbe0 	bl	8002076 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 80008b6:	2200      	movs	r2, #0
 80008b8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008bc:	485a      	ldr	r0, [pc, #360]	; (8000a28 <fsm_manual+0x228>)
 80008be:	f001 fbda 	bl	8002076 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13, GPIO_PIN_RESET);
 80008c2:	2200      	movs	r2, #0
 80008c4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008c8:	4857      	ldr	r0, [pc, #348]	; (8000a28 <fsm_manual+0x228>)
 80008ca:	f001 fbd4 	bl	8002076 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_14, GPIO_PIN_RESET);
 80008ce:	2200      	movs	r2, #0
 80008d0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80008d4:	4854      	ldr	r0, [pc, #336]	; (8000a28 <fsm_manual+0x228>)
 80008d6:	f001 fbce 	bl	8002076 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 80008da:	2200      	movs	r2, #0
 80008dc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80008e0:	4851      	ldr	r0, [pc, #324]	; (8000a28 <fsm_manual+0x228>)
 80008e2:	f001 fbc8 	bl	8002076 <HAL_GPIO_WritePin>
			status_system = AUTO;
 80008e6:	4b4f      	ldr	r3, [pc, #316]	; (8000a24 <fsm_manual+0x224>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	601a      	str	r2, [r3, #0]
		case AUTO: //đèn hoạt động bình thường
			fsm_automatic();
 80008ec:	f7ff ff80 	bl	80007f0 <fsm_automatic>
			//button1
			if (isButtonPressed(0) == 1) {
 80008f0:	2000      	movs	r0, #0
 80008f2:	f7ff fc2b 	bl	800014c <isButtonPressed>
 80008f6:	4603      	mov	r3, r0
 80008f8:	2b01      	cmp	r3, #1
 80008fa:	d160      	bne.n	80009be <fsm_manual+0x1be>
				status_system = RED_LED;
 80008fc:	4b49      	ldr	r3, [pc, #292]	; (8000a24 <fsm_manual+0x224>)
 80008fe:	2201      	movs	r2, #1
 8000900:	601a      	str	r2, [r3, #0]
			}
			break;
 8000902:	e05c      	b.n	80009be <fsm_manual+0x1be>
		case RED_LED: //thiết lập time cho 4 led red (modify time duration)
			status_modify = RED_MODIFY;
 8000904:	4b49      	ldr	r3, [pc, #292]	; (8000a2c <fsm_manual+0x22c>)
 8000906:	220c      	movs	r2, #12
 8000908:	601a      	str	r2, [r3, #0]
			fsm_setting();
 800090a:	f000 f8b3 	bl	8000a74 <fsm_setting>
			//button3
			if (isButtonPressed(2) == 1) {
 800090e:	2002      	movs	r0, #2
 8000910:	f7ff fc1c 	bl	800014c <isButtonPressed>
 8000914:	4603      	mov	r3, r0
 8000916:	2b01      	cmp	r3, #1
 8000918:	d107      	bne.n	800092a <fsm_manual+0x12a>
				time_red_ver_temp = time_red_ver;
 800091a:	4b45      	ldr	r3, [pc, #276]	; (8000a30 <fsm_manual+0x230>)
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	4a45      	ldr	r2, [pc, #276]	; (8000a34 <fsm_manual+0x234>)
 8000920:	6013      	str	r3, [r2, #0]
				time_red_hor_temp = time_red_hor;
 8000922:	4b45      	ldr	r3, [pc, #276]	; (8000a38 <fsm_manual+0x238>)
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	4a45      	ldr	r2, [pc, #276]	; (8000a3c <fsm_manual+0x23c>)
 8000928:	6013      	str	r3, [r2, #0]
			}
			//button1
			if (isButtonPressed(0) == 1) {
 800092a:	2000      	movs	r0, #0
 800092c:	f7ff fc0e 	bl	800014c <isButtonPressed>
 8000930:	4603      	mov	r3, r0
 8000932:	2b01      	cmp	r3, #1
 8000934:	d145      	bne.n	80009c2 <fsm_manual+0x1c2>
				status_system = YELLOW_LED;
 8000936:	4b3b      	ldr	r3, [pc, #236]	; (8000a24 <fsm_manual+0x224>)
 8000938:	2202      	movs	r2, #2
 800093a:	601a      	str	r2, [r3, #0]
			}
			break;
 800093c:	e041      	b.n	80009c2 <fsm_manual+0x1c2>
		case YELLOW_LED: //thiết lập time cho 4 led yellow (modify time duration)
			status_modify = YELLOW_MODIFY;
 800093e:	4b3b      	ldr	r3, [pc, #236]	; (8000a2c <fsm_manual+0x22c>)
 8000940:	220d      	movs	r2, #13
 8000942:	601a      	str	r2, [r3, #0]
			fsm_setting();
 8000944:	f000 f896 	bl	8000a74 <fsm_setting>
			//button3
			if (isButtonPressed(2) == 1) {
 8000948:	2002      	movs	r0, #2
 800094a:	f7ff fbff 	bl	800014c <isButtonPressed>
 800094e:	4603      	mov	r3, r0
 8000950:	2b01      	cmp	r3, #1
 8000952:	d107      	bne.n	8000964 <fsm_manual+0x164>
				time_yellow_ver_temp = time_yellow_ver;
 8000954:	4b3a      	ldr	r3, [pc, #232]	; (8000a40 <fsm_manual+0x240>)
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	4a3a      	ldr	r2, [pc, #232]	; (8000a44 <fsm_manual+0x244>)
 800095a:	6013      	str	r3, [r2, #0]
				time_yellow_hor_temp = time_yellow_hor;
 800095c:	4b3a      	ldr	r3, [pc, #232]	; (8000a48 <fsm_manual+0x248>)
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	4a3a      	ldr	r2, [pc, #232]	; (8000a4c <fsm_manual+0x24c>)
 8000962:	6013      	str	r3, [r2, #0]
			}
			//button1
			if (isButtonPressed(0) == 1) {
 8000964:	2000      	movs	r0, #0
 8000966:	f7ff fbf1 	bl	800014c <isButtonPressed>
 800096a:	4603      	mov	r3, r0
 800096c:	2b01      	cmp	r3, #1
 800096e:	d12a      	bne.n	80009c6 <fsm_manual+0x1c6>
				status_system = GREEN_LED;
 8000970:	4b2c      	ldr	r3, [pc, #176]	; (8000a24 <fsm_manual+0x224>)
 8000972:	2203      	movs	r2, #3
 8000974:	601a      	str	r2, [r3, #0]
			}
			break;
 8000976:	e026      	b.n	80009c6 <fsm_manual+0x1c6>
		case GREEN_LED: ////thiết lập time cho 4 led green (modify time duration)
			status_modify = GREEN_MODIFY;
 8000978:	4b2c      	ldr	r3, [pc, #176]	; (8000a2c <fsm_manual+0x22c>)
 800097a:	220e      	movs	r2, #14
 800097c:	601a      	str	r2, [r3, #0]
			fsm_setting();
 800097e:	f000 f879 	bl	8000a74 <fsm_setting>
			//button3
			if (isButtonPressed(2) == 1) {
 8000982:	2002      	movs	r0, #2
 8000984:	f7ff fbe2 	bl	800014c <isButtonPressed>
 8000988:	4603      	mov	r3, r0
 800098a:	2b01      	cmp	r3, #1
 800098c:	d107      	bne.n	800099e <fsm_manual+0x19e>
				time_green_ver_temp = time_green_ver;
 800098e:	4b30      	ldr	r3, [pc, #192]	; (8000a50 <fsm_manual+0x250>)
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	4a30      	ldr	r2, [pc, #192]	; (8000a54 <fsm_manual+0x254>)
 8000994:	6013      	str	r3, [r2, #0]
				time_green_hor_temp = time_green_hor;
 8000996:	4b30      	ldr	r3, [pc, #192]	; (8000a58 <fsm_manual+0x258>)
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	4a30      	ldr	r2, [pc, #192]	; (8000a5c <fsm_manual+0x25c>)
 800099c:	6013      	str	r3, [r2, #0]
			}
			//button1
			if (isButtonPressed(0) == 1) {
 800099e:	2000      	movs	r0, #0
 80009a0:	f7ff fbd4 	bl	800014c <isButtonPressed>
 80009a4:	4603      	mov	r3, r0
 80009a6:	2b01      	cmp	r3, #1
 80009a8:	d10f      	bne.n	80009ca <fsm_manual+0x1ca>
				status_traffic_ver = INIT_VER;
 80009aa:	4b2d      	ldr	r3, [pc, #180]	; (8000a60 <fsm_manual+0x260>)
 80009ac:	2204      	movs	r2, #4
 80009ae:	601a      	str	r2, [r3, #0]
				status_traffic_hor = INIT_HOR;
 80009b0:	4b2c      	ldr	r3, [pc, #176]	; (8000a64 <fsm_manual+0x264>)
 80009b2:	2208      	movs	r2, #8
 80009b4:	601a      	str	r2, [r3, #0]
				status_system = INIT;
 80009b6:	4b1b      	ldr	r3, [pc, #108]	; (8000a24 <fsm_manual+0x224>)
 80009b8:	220f      	movs	r2, #15
 80009ba:	601a      	str	r2, [r3, #0]
			}
			break;
 80009bc:	e005      	b.n	80009ca <fsm_manual+0x1ca>
			break;
 80009be:	bf00      	nop
 80009c0:	e004      	b.n	80009cc <fsm_manual+0x1cc>
			break;
 80009c2:	bf00      	nop
 80009c4:	e002      	b.n	80009cc <fsm_manual+0x1cc>
			break;
 80009c6:	bf00      	nop
 80009c8:	e000      	b.n	80009cc <fsm_manual+0x1cc>
			break;
 80009ca:	bf00      	nop
	}
	//hiển thị led
	if (timer_flag[2] == 1) {
 80009cc:	4b26      	ldr	r3, [pc, #152]	; (8000a68 <fsm_manual+0x268>)
 80009ce:	689b      	ldr	r3, [r3, #8]
 80009d0:	2b01      	cmp	r3, #1
 80009d2:	d125      	bne.n	8000a20 <fsm_manual+0x220>
		update_7SEG_ver(idx_vertical);
 80009d4:	4b25      	ldr	r3, [pc, #148]	; (8000a6c <fsm_manual+0x26c>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	4618      	mov	r0, r3
 80009da:	f000 fca7 	bl	800132c <update_7SEG_ver>
		idx_vertical++;
 80009de:	4b23      	ldr	r3, [pc, #140]	; (8000a6c <fsm_manual+0x26c>)
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	3301      	adds	r3, #1
 80009e4:	4a21      	ldr	r2, [pc, #132]	; (8000a6c <fsm_manual+0x26c>)
 80009e6:	6013      	str	r3, [r2, #0]
		if(idx_vertical == 2) {
 80009e8:	4b20      	ldr	r3, [pc, #128]	; (8000a6c <fsm_manual+0x26c>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	2b02      	cmp	r3, #2
 80009ee:	d102      	bne.n	80009f6 <fsm_manual+0x1f6>
			idx_vertical = 0;
 80009f0:	4b1e      	ldr	r3, [pc, #120]	; (8000a6c <fsm_manual+0x26c>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	601a      	str	r2, [r3, #0]
		}

		update_7SEG_hor(idx_horizontal);
 80009f6:	4b1e      	ldr	r3, [pc, #120]	; (8000a70 <fsm_manual+0x270>)
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	4618      	mov	r0, r3
 80009fc:	f000 fccc 	bl	8001398 <update_7SEG_hor>
		idx_horizontal++;
 8000a00:	4b1b      	ldr	r3, [pc, #108]	; (8000a70 <fsm_manual+0x270>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	3301      	adds	r3, #1
 8000a06:	4a1a      	ldr	r2, [pc, #104]	; (8000a70 <fsm_manual+0x270>)
 8000a08:	6013      	str	r3, [r2, #0]
		if (idx_horizontal == 2) {
 8000a0a:	4b19      	ldr	r3, [pc, #100]	; (8000a70 <fsm_manual+0x270>)
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	2b02      	cmp	r3, #2
 8000a10:	d102      	bne.n	8000a18 <fsm_manual+0x218>
			idx_horizontal = 0;
 8000a12:	4b17      	ldr	r3, [pc, #92]	; (8000a70 <fsm_manual+0x270>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	601a      	str	r2, [r3, #0]
		}

		setTimer(2, 250);
 8000a18:	21fa      	movs	r1, #250	; 0xfa
 8000a1a:	2002      	movs	r0, #2
 8000a1c:	f000 fe24 	bl	8001668 <setTimer>
	}
}
 8000a20:	bf00      	nop
 8000a22:	bd80      	pop	{r7, pc}
 8000a24:	200000ac 	.word	0x200000ac
 8000a28:	40010800 	.word	0x40010800
 8000a2c:	200000b0 	.word	0x200000b0
 8000a30:	200000b4 	.word	0x200000b4
 8000a34:	200000bc 	.word	0x200000bc
 8000a38:	200000b8 	.word	0x200000b8
 8000a3c:	200000c0 	.word	0x200000c0
 8000a40:	200000c4 	.word	0x200000c4
 8000a44:	200000cc 	.word	0x200000cc
 8000a48:	200000c8 	.word	0x200000c8
 8000a4c:	200000d0 	.word	0x200000d0
 8000a50:	200000d4 	.word	0x200000d4
 8000a54:	200000dc 	.word	0x200000dc
 8000a58:	200000d8 	.word	0x200000d8
 8000a5c:	200000e0 	.word	0x200000e0
 8000a60:	200000a4 	.word	0x200000a4
 8000a64:	200000a8 	.word	0x200000a8
 8000a68:	200001d4 	.word	0x200001d4
 8000a6c:	20000124 	.word	0x20000124
 8000a70:	20000128 	.word	0x20000128

08000a74 <fsm_setting>:
 */
#include "fsm_setting.h"

int status_modify = RED_MODIFY;

void fsm_setting() {
 8000a74:	b580      	push	{r7, lr}
 8000a76:	af00      	add	r7, sp, #0

	switch (status_modify) {
 8000a78:	4b75      	ldr	r3, [pc, #468]	; (8000c50 <fsm_setting+0x1dc>)
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	2b0e      	cmp	r3, #14
 8000a7e:	f000 8095 	beq.w	8000bac <fsm_setting+0x138>
 8000a82:	2b0e      	cmp	r3, #14
 8000a84:	f300 80e2 	bgt.w	8000c4c <fsm_setting+0x1d8>
 8000a88:	2b0c      	cmp	r3, #12
 8000a8a:	d002      	beq.n	8000a92 <fsm_setting+0x1e>
 8000a8c:	2b0d      	cmp	r3, #13
 8000a8e:	d03d      	beq.n	8000b0c <fsm_setting+0x98>
			led_buffer_ver[1] = time_green_ver % 10;
			led_buffer_hor[0] = 0;
			led_buffer_hor[1] = 3;
			break;
	}
}
 8000a90:	e0dc      	b.n	8000c4c <fsm_setting+0x1d8>
			turn_off_yellow_green();
 8000a92:	f000 ff77 	bl	8001984 <turn_off_yellow_green>
			if (timer_flag[4] == 1) {
 8000a96:	4b6f      	ldr	r3, [pc, #444]	; (8000c54 <fsm_setting+0x1e0>)
 8000a98:	691b      	ldr	r3, [r3, #16]
 8000a9a:	2b01      	cmp	r3, #1
 8000a9c:	d106      	bne.n	8000aac <fsm_setting+0x38>
				toggle_red_led();
 8000a9e:	f000 ff45 	bl	800192c <toggle_red_led>
				setTimer(4, 500);
 8000aa2:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000aa6:	2004      	movs	r0, #4
 8000aa8:	f000 fdde 	bl	8001668 <setTimer>
			if (isButtonPressed(1) == 1) {
 8000aac:	2001      	movs	r0, #1
 8000aae:	f7ff fb4d 	bl	800014c <isButtonPressed>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	2b01      	cmp	r3, #1
 8000ab6:	d109      	bne.n	8000acc <fsm_setting+0x58>
				time_red_ver++;
 8000ab8:	4b67      	ldr	r3, [pc, #412]	; (8000c58 <fsm_setting+0x1e4>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	3301      	adds	r3, #1
 8000abe:	4a66      	ldr	r2, [pc, #408]	; (8000c58 <fsm_setting+0x1e4>)
 8000ac0:	6013      	str	r3, [r2, #0]
				time_red_hor++;
 8000ac2:	4b66      	ldr	r3, [pc, #408]	; (8000c5c <fsm_setting+0x1e8>)
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	3301      	adds	r3, #1
 8000ac8:	4a64      	ldr	r2, [pc, #400]	; (8000c5c <fsm_setting+0x1e8>)
 8000aca:	6013      	str	r3, [r2, #0]
			led_buffer_ver[0] = time_red_ver / 10;
 8000acc:	4b62      	ldr	r3, [pc, #392]	; (8000c58 <fsm_setting+0x1e4>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	4a63      	ldr	r2, [pc, #396]	; (8000c60 <fsm_setting+0x1ec>)
 8000ad2:	fb82 1203 	smull	r1, r2, r2, r3
 8000ad6:	1092      	asrs	r2, r2, #2
 8000ad8:	17db      	asrs	r3, r3, #31
 8000ada:	1ad3      	subs	r3, r2, r3
 8000adc:	4a61      	ldr	r2, [pc, #388]	; (8000c64 <fsm_setting+0x1f0>)
 8000ade:	6013      	str	r3, [r2, #0]
			led_buffer_ver[1] = time_red_ver % 10;
 8000ae0:	4b5d      	ldr	r3, [pc, #372]	; (8000c58 <fsm_setting+0x1e4>)
 8000ae2:	6819      	ldr	r1, [r3, #0]
 8000ae4:	4b5e      	ldr	r3, [pc, #376]	; (8000c60 <fsm_setting+0x1ec>)
 8000ae6:	fb83 2301 	smull	r2, r3, r3, r1
 8000aea:	109a      	asrs	r2, r3, #2
 8000aec:	17cb      	asrs	r3, r1, #31
 8000aee:	1ad2      	subs	r2, r2, r3
 8000af0:	4613      	mov	r3, r2
 8000af2:	009b      	lsls	r3, r3, #2
 8000af4:	4413      	add	r3, r2
 8000af6:	005b      	lsls	r3, r3, #1
 8000af8:	1aca      	subs	r2, r1, r3
 8000afa:	4b5a      	ldr	r3, [pc, #360]	; (8000c64 <fsm_setting+0x1f0>)
 8000afc:	605a      	str	r2, [r3, #4]
			led_buffer_hor[0] = 0;
 8000afe:	4b5a      	ldr	r3, [pc, #360]	; (8000c68 <fsm_setting+0x1f4>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	601a      	str	r2, [r3, #0]
			led_buffer_hor[1] = 1;
 8000b04:	4b58      	ldr	r3, [pc, #352]	; (8000c68 <fsm_setting+0x1f4>)
 8000b06:	2201      	movs	r2, #1
 8000b08:	605a      	str	r2, [r3, #4]
			break;
 8000b0a:	e09f      	b.n	8000c4c <fsm_setting+0x1d8>
			turn_off_red_green();
 8000b0c:	f000 ff56 	bl	80019bc <turn_off_red_green>
			if (timer_flag[4] == 1) {
 8000b10:	4b50      	ldr	r3, [pc, #320]	; (8000c54 <fsm_setting+0x1e0>)
 8000b12:	691b      	ldr	r3, [r3, #16]
 8000b14:	2b01      	cmp	r3, #1
 8000b16:	d106      	bne.n	8000b26 <fsm_setting+0xb2>
				toggle_yellow_led();
 8000b18:	f000 ff16 	bl	8001948 <toggle_yellow_led>
				setTimer(4, 500);
 8000b1c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000b20:	2004      	movs	r0, #4
 8000b22:	f000 fda1 	bl	8001668 <setTimer>
			if (isButtonPressed(1) == 1) {
 8000b26:	2001      	movs	r0, #1
 8000b28:	f7ff fb10 	bl	800014c <isButtonPressed>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	2b01      	cmp	r3, #1
 8000b30:	d11c      	bne.n	8000b6c <fsm_setting+0xf8>
				time_yellow_ver++;
 8000b32:	4b4e      	ldr	r3, [pc, #312]	; (8000c6c <fsm_setting+0x1f8>)
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	3301      	adds	r3, #1
 8000b38:	4a4c      	ldr	r2, [pc, #304]	; (8000c6c <fsm_setting+0x1f8>)
 8000b3a:	6013      	str	r3, [r2, #0]
				time_yellow_hor++;
 8000b3c:	4b4c      	ldr	r3, [pc, #304]	; (8000c70 <fsm_setting+0x1fc>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	3301      	adds	r3, #1
 8000b42:	4a4b      	ldr	r2, [pc, #300]	; (8000c70 <fsm_setting+0x1fc>)
 8000b44:	6013      	str	r3, [r2, #0]
				if (time_yellow_ver + time_green_ver > time_red_ver) {
 8000b46:	4b49      	ldr	r3, [pc, #292]	; (8000c6c <fsm_setting+0x1f8>)
 8000b48:	681a      	ldr	r2, [r3, #0]
 8000b4a:	4b4a      	ldr	r3, [pc, #296]	; (8000c74 <fsm_setting+0x200>)
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	441a      	add	r2, r3
 8000b50:	4b41      	ldr	r3, [pc, #260]	; (8000c58 <fsm_setting+0x1e4>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	429a      	cmp	r2, r3
 8000b56:	dd09      	ble.n	8000b6c <fsm_setting+0xf8>
					time_red_ver++;
 8000b58:	4b3f      	ldr	r3, [pc, #252]	; (8000c58 <fsm_setting+0x1e4>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	3301      	adds	r3, #1
 8000b5e:	4a3e      	ldr	r2, [pc, #248]	; (8000c58 <fsm_setting+0x1e4>)
 8000b60:	6013      	str	r3, [r2, #0]
					time_red_hor++;
 8000b62:	4b3e      	ldr	r3, [pc, #248]	; (8000c5c <fsm_setting+0x1e8>)
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	3301      	adds	r3, #1
 8000b68:	4a3c      	ldr	r2, [pc, #240]	; (8000c5c <fsm_setting+0x1e8>)
 8000b6a:	6013      	str	r3, [r2, #0]
			led_buffer_ver[0] = time_yellow_ver / 10;
 8000b6c:	4b3f      	ldr	r3, [pc, #252]	; (8000c6c <fsm_setting+0x1f8>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	4a3b      	ldr	r2, [pc, #236]	; (8000c60 <fsm_setting+0x1ec>)
 8000b72:	fb82 1203 	smull	r1, r2, r2, r3
 8000b76:	1092      	asrs	r2, r2, #2
 8000b78:	17db      	asrs	r3, r3, #31
 8000b7a:	1ad3      	subs	r3, r2, r3
 8000b7c:	4a39      	ldr	r2, [pc, #228]	; (8000c64 <fsm_setting+0x1f0>)
 8000b7e:	6013      	str	r3, [r2, #0]
			led_buffer_ver[1] = time_yellow_ver % 10;
 8000b80:	4b3a      	ldr	r3, [pc, #232]	; (8000c6c <fsm_setting+0x1f8>)
 8000b82:	6819      	ldr	r1, [r3, #0]
 8000b84:	4b36      	ldr	r3, [pc, #216]	; (8000c60 <fsm_setting+0x1ec>)
 8000b86:	fb83 2301 	smull	r2, r3, r3, r1
 8000b8a:	109a      	asrs	r2, r3, #2
 8000b8c:	17cb      	asrs	r3, r1, #31
 8000b8e:	1ad2      	subs	r2, r2, r3
 8000b90:	4613      	mov	r3, r2
 8000b92:	009b      	lsls	r3, r3, #2
 8000b94:	4413      	add	r3, r2
 8000b96:	005b      	lsls	r3, r3, #1
 8000b98:	1aca      	subs	r2, r1, r3
 8000b9a:	4b32      	ldr	r3, [pc, #200]	; (8000c64 <fsm_setting+0x1f0>)
 8000b9c:	605a      	str	r2, [r3, #4]
			led_buffer_hor[0] = 0;
 8000b9e:	4b32      	ldr	r3, [pc, #200]	; (8000c68 <fsm_setting+0x1f4>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	601a      	str	r2, [r3, #0]
			led_buffer_hor[1] = 2;
 8000ba4:	4b30      	ldr	r3, [pc, #192]	; (8000c68 <fsm_setting+0x1f4>)
 8000ba6:	2202      	movs	r2, #2
 8000ba8:	605a      	str	r2, [r3, #4]
			break;
 8000baa:	e04f      	b.n	8000c4c <fsm_setting+0x1d8>
			turn_off_red_yellow();
 8000bac:	f000 ff22 	bl	80019f4 <turn_off_red_yellow>
			if (timer_flag[4] == 1) {
 8000bb0:	4b28      	ldr	r3, [pc, #160]	; (8000c54 <fsm_setting+0x1e0>)
 8000bb2:	691b      	ldr	r3, [r3, #16]
 8000bb4:	2b01      	cmp	r3, #1
 8000bb6:	d106      	bne.n	8000bc6 <fsm_setting+0x152>
				toggle_green_led();
 8000bb8:	f000 fed4 	bl	8001964 <toggle_green_led>
				setTimer(4, 500);
 8000bbc:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000bc0:	2004      	movs	r0, #4
 8000bc2:	f000 fd51 	bl	8001668 <setTimer>
			if (isButtonPressed(1) == 1) {
 8000bc6:	2001      	movs	r0, #1
 8000bc8:	f7ff fac0 	bl	800014c <isButtonPressed>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	2b01      	cmp	r3, #1
 8000bd0:	d11c      	bne.n	8000c0c <fsm_setting+0x198>
				time_green_ver++;
 8000bd2:	4b28      	ldr	r3, [pc, #160]	; (8000c74 <fsm_setting+0x200>)
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	3301      	adds	r3, #1
 8000bd8:	4a26      	ldr	r2, [pc, #152]	; (8000c74 <fsm_setting+0x200>)
 8000bda:	6013      	str	r3, [r2, #0]
				time_green_hor++;
 8000bdc:	4b26      	ldr	r3, [pc, #152]	; (8000c78 <fsm_setting+0x204>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	3301      	adds	r3, #1
 8000be2:	4a25      	ldr	r2, [pc, #148]	; (8000c78 <fsm_setting+0x204>)
 8000be4:	6013      	str	r3, [r2, #0]
				if (time_yellow_ver + time_green_ver > time_red_ver) {
 8000be6:	4b21      	ldr	r3, [pc, #132]	; (8000c6c <fsm_setting+0x1f8>)
 8000be8:	681a      	ldr	r2, [r3, #0]
 8000bea:	4b22      	ldr	r3, [pc, #136]	; (8000c74 <fsm_setting+0x200>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	441a      	add	r2, r3
 8000bf0:	4b19      	ldr	r3, [pc, #100]	; (8000c58 <fsm_setting+0x1e4>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	429a      	cmp	r2, r3
 8000bf6:	dd09      	ble.n	8000c0c <fsm_setting+0x198>
					time_red_ver++;
 8000bf8:	4b17      	ldr	r3, [pc, #92]	; (8000c58 <fsm_setting+0x1e4>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	3301      	adds	r3, #1
 8000bfe:	4a16      	ldr	r2, [pc, #88]	; (8000c58 <fsm_setting+0x1e4>)
 8000c00:	6013      	str	r3, [r2, #0]
					time_red_hor++;
 8000c02:	4b16      	ldr	r3, [pc, #88]	; (8000c5c <fsm_setting+0x1e8>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	3301      	adds	r3, #1
 8000c08:	4a14      	ldr	r2, [pc, #80]	; (8000c5c <fsm_setting+0x1e8>)
 8000c0a:	6013      	str	r3, [r2, #0]
			led_buffer_ver[0] = time_green_ver / 10;
 8000c0c:	4b19      	ldr	r3, [pc, #100]	; (8000c74 <fsm_setting+0x200>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	4a13      	ldr	r2, [pc, #76]	; (8000c60 <fsm_setting+0x1ec>)
 8000c12:	fb82 1203 	smull	r1, r2, r2, r3
 8000c16:	1092      	asrs	r2, r2, #2
 8000c18:	17db      	asrs	r3, r3, #31
 8000c1a:	1ad3      	subs	r3, r2, r3
 8000c1c:	4a11      	ldr	r2, [pc, #68]	; (8000c64 <fsm_setting+0x1f0>)
 8000c1e:	6013      	str	r3, [r2, #0]
			led_buffer_ver[1] = time_green_ver % 10;
 8000c20:	4b14      	ldr	r3, [pc, #80]	; (8000c74 <fsm_setting+0x200>)
 8000c22:	6819      	ldr	r1, [r3, #0]
 8000c24:	4b0e      	ldr	r3, [pc, #56]	; (8000c60 <fsm_setting+0x1ec>)
 8000c26:	fb83 2301 	smull	r2, r3, r3, r1
 8000c2a:	109a      	asrs	r2, r3, #2
 8000c2c:	17cb      	asrs	r3, r1, #31
 8000c2e:	1ad2      	subs	r2, r2, r3
 8000c30:	4613      	mov	r3, r2
 8000c32:	009b      	lsls	r3, r3, #2
 8000c34:	4413      	add	r3, r2
 8000c36:	005b      	lsls	r3, r3, #1
 8000c38:	1aca      	subs	r2, r1, r3
 8000c3a:	4b0a      	ldr	r3, [pc, #40]	; (8000c64 <fsm_setting+0x1f0>)
 8000c3c:	605a      	str	r2, [r3, #4]
			led_buffer_hor[0] = 0;
 8000c3e:	4b0a      	ldr	r3, [pc, #40]	; (8000c68 <fsm_setting+0x1f4>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	601a      	str	r2, [r3, #0]
			led_buffer_hor[1] = 3;
 8000c44:	4b08      	ldr	r3, [pc, #32]	; (8000c68 <fsm_setting+0x1f4>)
 8000c46:	2203      	movs	r2, #3
 8000c48:	605a      	str	r2, [r3, #4]
			break;
 8000c4a:	bf00      	nop
}
 8000c4c:	bf00      	nop
 8000c4e:	bd80      	pop	{r7, pc}
 8000c50:	200000b0 	.word	0x200000b0
 8000c54:	200001d4 	.word	0x200001d4
 8000c58:	200000b4 	.word	0x200000b4
 8000c5c:	200000b8 	.word	0x200000b8
 8000c60:	66666667 	.word	0x66666667
 8000c64:	2000012c 	.word	0x2000012c
 8000c68:	20000134 	.word	0x20000134
 8000c6c:	200000c4 	.word	0x200000c4
 8000c70:	200000c8 	.word	0x200000c8
 8000c74:	200000d4 	.word	0x200000d4
 8000c78:	200000d8 	.word	0x200000d8

08000c7c <display7SEG_ver>:
//biến giá trị đầu vào của 7SEG;
int led_buffer_ver[2] = {0, 0};
int led_buffer_hor[2] = {0, 0};

//hiển thị led7
void display7SEG_ver(int num) {
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b082      	sub	sp, #8
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
	if (num == 0) {
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d129      	bne.n	8000cde <display7SEG_ver+0x62>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c90:	48d3      	ldr	r0, [pc, #844]	; (8000fe0 <display7SEG_ver+0x364>)
 8000c92:	f001 f9f0 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8000c96:	2200      	movs	r2, #0
 8000c98:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c9c:	48d0      	ldr	r0, [pc, #832]	; (8000fe0 <display7SEG_ver+0x364>)
 8000c9e:	f001 f9ea 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ca8:	48cd      	ldr	r0, [pc, #820]	; (8000fe0 <display7SEG_ver+0x364>)
 8000caa:	f001 f9e4 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8000cae:	2200      	movs	r2, #0
 8000cb0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000cb4:	48ca      	ldr	r0, [pc, #808]	; (8000fe0 <display7SEG_ver+0x364>)
 8000cb6:	f001 f9de 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13, GPIO_PIN_RESET);
 8000cba:	2200      	movs	r2, #0
 8000cbc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000cc0:	48c7      	ldr	r0, [pc, #796]	; (8000fe0 <display7SEG_ver+0x364>)
 8000cc2:	f001 f9d8 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_14, GPIO_PIN_RESET);
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ccc:	48c4      	ldr	r0, [pc, #784]	; (8000fe0 <display7SEG_ver+0x364>)
 8000cce:	f001 f9d2 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8000cd2:	2201      	movs	r2, #1
 8000cd4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000cd8:	48c1      	ldr	r0, [pc, #772]	; (8000fe0 <display7SEG_ver+0x364>)
 8000cda:	f001 f9cc 	bl	8002076 <HAL_GPIO_WritePin>
	}

	if (num == 1) {
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	2b01      	cmp	r3, #1
 8000ce2:	d129      	bne.n	8000d38 <display7SEG_ver+0xbc>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 8000ce4:	2201      	movs	r2, #1
 8000ce6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000cea:	48bd      	ldr	r0, [pc, #756]	; (8000fe0 <display7SEG_ver+0x364>)
 8000cec:	f001 f9c3 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000cf6:	48ba      	ldr	r0, [pc, #744]	; (8000fe0 <display7SEG_ver+0x364>)
 8000cf8:	f001 f9bd 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d02:	48b7      	ldr	r0, [pc, #732]	; (8000fe0 <display7SEG_ver+0x364>)
 8000d04:	f001 f9b7 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8000d08:	2201      	movs	r2, #1
 8000d0a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d0e:	48b4      	ldr	r0, [pc, #720]	; (8000fe0 <display7SEG_ver+0x364>)
 8000d10:	f001 f9b1 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13, GPIO_PIN_SET);
 8000d14:	2201      	movs	r2, #1
 8000d16:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d1a:	48b1      	ldr	r0, [pc, #708]	; (8000fe0 <display7SEG_ver+0x364>)
 8000d1c:	f001 f9ab 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_14, GPIO_PIN_SET);
 8000d20:	2201      	movs	r2, #1
 8000d22:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d26:	48ae      	ldr	r0, [pc, #696]	; (8000fe0 <display7SEG_ver+0x364>)
 8000d28:	f001 f9a5 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8000d2c:	2201      	movs	r2, #1
 8000d2e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d32:	48ab      	ldr	r0, [pc, #684]	; (8000fe0 <display7SEG_ver+0x364>)
 8000d34:	f001 f99f 	bl	8002076 <HAL_GPIO_WritePin>
	}

	if (num == 2) {
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	2b02      	cmp	r3, #2
 8000d3c:	d129      	bne.n	8000d92 <display7SEG_ver+0x116>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8000d3e:	2200      	movs	r2, #0
 8000d40:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d44:	48a6      	ldr	r0, [pc, #664]	; (8000fe0 <display7SEG_ver+0x364>)
 8000d46:	f001 f996 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d50:	48a3      	ldr	r0, [pc, #652]	; (8000fe0 <display7SEG_ver+0x364>)
 8000d52:	f001 f990 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8000d56:	2201      	movs	r2, #1
 8000d58:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d5c:	48a0      	ldr	r0, [pc, #640]	; (8000fe0 <display7SEG_ver+0x364>)
 8000d5e:	f001 f98a 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8000d62:	2200      	movs	r2, #0
 8000d64:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d68:	489d      	ldr	r0, [pc, #628]	; (8000fe0 <display7SEG_ver+0x364>)
 8000d6a:	f001 f984 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13, GPIO_PIN_RESET);
 8000d6e:	2200      	movs	r2, #0
 8000d70:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d74:	489a      	ldr	r0, [pc, #616]	; (8000fe0 <display7SEG_ver+0x364>)
 8000d76:	f001 f97e 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_14, GPIO_PIN_SET);
 8000d7a:	2201      	movs	r2, #1
 8000d7c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d80:	4897      	ldr	r0, [pc, #604]	; (8000fe0 <display7SEG_ver+0x364>)
 8000d82:	f001 f978 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8000d86:	2200      	movs	r2, #0
 8000d88:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d8c:	4894      	ldr	r0, [pc, #592]	; (8000fe0 <display7SEG_ver+0x364>)
 8000d8e:	f001 f972 	bl	8002076 <HAL_GPIO_WritePin>
	}

	if (num == 3) {
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	2b03      	cmp	r3, #3
 8000d96:	d129      	bne.n	8000dec <display7SEG_ver+0x170>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8000d98:	2200      	movs	r2, #0
 8000d9a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d9e:	4890      	ldr	r0, [pc, #576]	; (8000fe0 <display7SEG_ver+0x364>)
 8000da0:	f001 f969 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8000da4:	2200      	movs	r2, #0
 8000da6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000daa:	488d      	ldr	r0, [pc, #564]	; (8000fe0 <display7SEG_ver+0x364>)
 8000dac:	f001 f963 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8000db0:	2200      	movs	r2, #0
 8000db2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000db6:	488a      	ldr	r0, [pc, #552]	; (8000fe0 <display7SEG_ver+0x364>)
 8000db8:	f001 f95d 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000dc2:	4887      	ldr	r0, [pc, #540]	; (8000fe0 <display7SEG_ver+0x364>)
 8000dc4:	f001 f957 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13, GPIO_PIN_SET);
 8000dc8:	2201      	movs	r2, #1
 8000dca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000dce:	4884      	ldr	r0, [pc, #528]	; (8000fe0 <display7SEG_ver+0x364>)
 8000dd0:	f001 f951 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_14, GPIO_PIN_SET);
 8000dd4:	2201      	movs	r2, #1
 8000dd6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000dda:	4881      	ldr	r0, [pc, #516]	; (8000fe0 <display7SEG_ver+0x364>)
 8000ddc:	f001 f94b 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8000de0:	2200      	movs	r2, #0
 8000de2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000de6:	487e      	ldr	r0, [pc, #504]	; (8000fe0 <display7SEG_ver+0x364>)
 8000de8:	f001 f945 	bl	8002076 <HAL_GPIO_WritePin>
	}

	if (num == 4) {
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	2b04      	cmp	r3, #4
 8000df0:	d129      	bne.n	8000e46 <display7SEG_ver+0x1ca>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 8000df2:	2201      	movs	r2, #1
 8000df4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000df8:	4879      	ldr	r0, [pc, #484]	; (8000fe0 <display7SEG_ver+0x364>)
 8000dfa:	f001 f93c 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8000dfe:	2200      	movs	r2, #0
 8000e00:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e04:	4876      	ldr	r0, [pc, #472]	; (8000fe0 <display7SEG_ver+0x364>)
 8000e06:	f001 f936 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e10:	4873      	ldr	r0, [pc, #460]	; (8000fe0 <display7SEG_ver+0x364>)
 8000e12:	f001 f930 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8000e16:	2201      	movs	r2, #1
 8000e18:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e1c:	4870      	ldr	r0, [pc, #448]	; (8000fe0 <display7SEG_ver+0x364>)
 8000e1e:	f001 f92a 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13, GPIO_PIN_SET);
 8000e22:	2201      	movs	r2, #1
 8000e24:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e28:	486d      	ldr	r0, [pc, #436]	; (8000fe0 <display7SEG_ver+0x364>)
 8000e2a:	f001 f924 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_14, GPIO_PIN_RESET);
 8000e2e:	2200      	movs	r2, #0
 8000e30:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e34:	486a      	ldr	r0, [pc, #424]	; (8000fe0 <display7SEG_ver+0x364>)
 8000e36:	f001 f91e 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e40:	4867      	ldr	r0, [pc, #412]	; (8000fe0 <display7SEG_ver+0x364>)
 8000e42:	f001 f918 	bl	8002076 <HAL_GPIO_WritePin>
	}

	if (num == 5) {
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	2b05      	cmp	r3, #5
 8000e4a:	d129      	bne.n	8000ea0 <display7SEG_ver+0x224>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e52:	4863      	ldr	r0, [pc, #396]	; (8000fe0 <display7SEG_ver+0x364>)
 8000e54:	f001 f90f 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8000e58:	2201      	movs	r2, #1
 8000e5a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e5e:	4860      	ldr	r0, [pc, #384]	; (8000fe0 <display7SEG_ver+0x364>)
 8000e60:	f001 f909 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8000e64:	2200      	movs	r2, #0
 8000e66:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e6a:	485d      	ldr	r0, [pc, #372]	; (8000fe0 <display7SEG_ver+0x364>)
 8000e6c:	f001 f903 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8000e70:	2200      	movs	r2, #0
 8000e72:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e76:	485a      	ldr	r0, [pc, #360]	; (8000fe0 <display7SEG_ver+0x364>)
 8000e78:	f001 f8fd 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13, GPIO_PIN_SET);
 8000e7c:	2201      	movs	r2, #1
 8000e7e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e82:	4857      	ldr	r0, [pc, #348]	; (8000fe0 <display7SEG_ver+0x364>)
 8000e84:	f001 f8f7 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_14, GPIO_PIN_RESET);
 8000e88:	2200      	movs	r2, #0
 8000e8a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e8e:	4854      	ldr	r0, [pc, #336]	; (8000fe0 <display7SEG_ver+0x364>)
 8000e90:	f001 f8f1 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8000e94:	2200      	movs	r2, #0
 8000e96:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e9a:	4851      	ldr	r0, [pc, #324]	; (8000fe0 <display7SEG_ver+0x364>)
 8000e9c:	f001 f8eb 	bl	8002076 <HAL_GPIO_WritePin>
	}

	if (num == 6) {
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	2b06      	cmp	r3, #6
 8000ea4:	d129      	bne.n	8000efa <display7SEG_ver+0x27e>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000eac:	484c      	ldr	r0, [pc, #304]	; (8000fe0 <display7SEG_ver+0x364>)
 8000eae:	f001 f8e2 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000eb8:	4849      	ldr	r0, [pc, #292]	; (8000fe0 <display7SEG_ver+0x364>)
 8000eba:	f001 f8dc 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ec4:	4846      	ldr	r0, [pc, #280]	; (8000fe0 <display7SEG_ver+0x364>)
 8000ec6:	f001 f8d6 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8000eca:	2200      	movs	r2, #0
 8000ecc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ed0:	4843      	ldr	r0, [pc, #268]	; (8000fe0 <display7SEG_ver+0x364>)
 8000ed2:	f001 f8d0 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13, GPIO_PIN_RESET);
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000edc:	4840      	ldr	r0, [pc, #256]	; (8000fe0 <display7SEG_ver+0x364>)
 8000ede:	f001 f8ca 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_14, GPIO_PIN_RESET);
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ee8:	483d      	ldr	r0, [pc, #244]	; (8000fe0 <display7SEG_ver+0x364>)
 8000eea:	f001 f8c4 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8000eee:	2200      	movs	r2, #0
 8000ef0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ef4:	483a      	ldr	r0, [pc, #232]	; (8000fe0 <display7SEG_ver+0x364>)
 8000ef6:	f001 f8be 	bl	8002076 <HAL_GPIO_WritePin>
	}

	if (num == 7) {
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	2b07      	cmp	r3, #7
 8000efe:	d129      	bne.n	8000f54 <display7SEG_ver+0x2d8>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8000f00:	2200      	movs	r2, #0
 8000f02:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f06:	4836      	ldr	r0, [pc, #216]	; (8000fe0 <display7SEG_ver+0x364>)
 8000f08:	f001 f8b5 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f12:	4833      	ldr	r0, [pc, #204]	; (8000fe0 <display7SEG_ver+0x364>)
 8000f14:	f001 f8af 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8000f18:	2200      	movs	r2, #0
 8000f1a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f1e:	4830      	ldr	r0, [pc, #192]	; (8000fe0 <display7SEG_ver+0x364>)
 8000f20:	f001 f8a9 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8000f24:	2201      	movs	r2, #1
 8000f26:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f2a:	482d      	ldr	r0, [pc, #180]	; (8000fe0 <display7SEG_ver+0x364>)
 8000f2c:	f001 f8a3 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13, GPIO_PIN_SET);
 8000f30:	2201      	movs	r2, #1
 8000f32:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f36:	482a      	ldr	r0, [pc, #168]	; (8000fe0 <display7SEG_ver+0x364>)
 8000f38:	f001 f89d 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_14, GPIO_PIN_SET);
 8000f3c:	2201      	movs	r2, #1
 8000f3e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f42:	4827      	ldr	r0, [pc, #156]	; (8000fe0 <display7SEG_ver+0x364>)
 8000f44:	f001 f897 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8000f48:	2201      	movs	r2, #1
 8000f4a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f4e:	4824      	ldr	r0, [pc, #144]	; (8000fe0 <display7SEG_ver+0x364>)
 8000f50:	f001 f891 	bl	8002076 <HAL_GPIO_WritePin>
	}

	if (num == 8) {
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	2b08      	cmp	r3, #8
 8000f58:	d129      	bne.n	8000fae <display7SEG_ver+0x332>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f60:	481f      	ldr	r0, [pc, #124]	; (8000fe0 <display7SEG_ver+0x364>)
 8000f62:	f001 f888 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8000f66:	2200      	movs	r2, #0
 8000f68:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f6c:	481c      	ldr	r0, [pc, #112]	; (8000fe0 <display7SEG_ver+0x364>)
 8000f6e:	f001 f882 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8000f72:	2200      	movs	r2, #0
 8000f74:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f78:	4819      	ldr	r0, [pc, #100]	; (8000fe0 <display7SEG_ver+0x364>)
 8000f7a:	f001 f87c 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8000f7e:	2200      	movs	r2, #0
 8000f80:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f84:	4816      	ldr	r0, [pc, #88]	; (8000fe0 <display7SEG_ver+0x364>)
 8000f86:	f001 f876 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13, GPIO_PIN_RESET);
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f90:	4813      	ldr	r0, [pc, #76]	; (8000fe0 <display7SEG_ver+0x364>)
 8000f92:	f001 f870 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_14, GPIO_PIN_RESET);
 8000f96:	2200      	movs	r2, #0
 8000f98:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f9c:	4810      	ldr	r0, [pc, #64]	; (8000fe0 <display7SEG_ver+0x364>)
 8000f9e:	f001 f86a 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000fa8:	480d      	ldr	r0, [pc, #52]	; (8000fe0 <display7SEG_ver+0x364>)
 8000faa:	f001 f864 	bl	8002076 <HAL_GPIO_WritePin>
	}

	if (num == 9) {
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	2b09      	cmp	r3, #9
 8000fb2:	d12c      	bne.n	800100e <display7SEG_ver+0x392>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000fba:	4809      	ldr	r0, [pc, #36]	; (8000fe0 <display7SEG_ver+0x364>)
 8000fbc:	f001 f85b 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000fc6:	4806      	ldr	r0, [pc, #24]	; (8000fe0 <display7SEG_ver+0x364>)
 8000fc8:	f001 f855 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8000fcc:	2200      	movs	r2, #0
 8000fce:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000fd2:	4803      	ldr	r0, [pc, #12]	; (8000fe0 <display7SEG_ver+0x364>)
 8000fd4:	f001 f84f 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8000fd8:	2200      	movs	r2, #0
 8000fda:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000fde:	e001      	b.n	8000fe4 <display7SEG_ver+0x368>
 8000fe0:	40010800 	.word	0x40010800
 8000fe4:	480c      	ldr	r0, [pc, #48]	; (8001018 <display7SEG_ver+0x39c>)
 8000fe6:	f001 f846 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13, GPIO_PIN_SET);
 8000fea:	2201      	movs	r2, #1
 8000fec:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ff0:	4809      	ldr	r0, [pc, #36]	; (8001018 <display7SEG_ver+0x39c>)
 8000ff2:	f001 f840 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_14, GPIO_PIN_RESET);
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ffc:	4806      	ldr	r0, [pc, #24]	; (8001018 <display7SEG_ver+0x39c>)
 8000ffe:	f001 f83a 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8001002:	2200      	movs	r2, #0
 8001004:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001008:	4803      	ldr	r0, [pc, #12]	; (8001018 <display7SEG_ver+0x39c>)
 800100a:	f001 f834 	bl	8002076 <HAL_GPIO_WritePin>
	}
}
 800100e:	bf00      	nop
 8001010:	3708      	adds	r7, #8
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}
 8001016:	bf00      	nop
 8001018:	40010800 	.word	0x40010800

0800101c <display7SEG_hor>:

void display7SEG_hor(int num) {
 800101c:	b580      	push	{r7, lr}
 800101e:	b082      	sub	sp, #8
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
	if (num == 0) {
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	2b00      	cmp	r3, #0
 8001028:	d122      	bne.n	8001070 <display7SEG_hor+0x54>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 800102a:	2200      	movs	r2, #0
 800102c:	2101      	movs	r1, #1
 800102e:	48be      	ldr	r0, [pc, #760]	; (8001328 <display7SEG_hor+0x30c>)
 8001030:	f001 f821 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8001034:	2200      	movs	r2, #0
 8001036:	2102      	movs	r1, #2
 8001038:	48bb      	ldr	r0, [pc, #748]	; (8001328 <display7SEG_hor+0x30c>)
 800103a:	f001 f81c 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 800103e:	2200      	movs	r2, #0
 8001040:	2104      	movs	r1, #4
 8001042:	48b9      	ldr	r0, [pc, #740]	; (8001328 <display7SEG_hor+0x30c>)
 8001044:	f001 f817 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8001048:	2200      	movs	r2, #0
 800104a:	2108      	movs	r1, #8
 800104c:	48b6      	ldr	r0, [pc, #728]	; (8001328 <display7SEG_hor+0x30c>)
 800104e:	f001 f812 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8001052:	2200      	movs	r2, #0
 8001054:	2110      	movs	r1, #16
 8001056:	48b4      	ldr	r0, [pc, #720]	; (8001328 <display7SEG_hor+0x30c>)
 8001058:	f001 f80d 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 800105c:	2200      	movs	r2, #0
 800105e:	2120      	movs	r1, #32
 8001060:	48b1      	ldr	r0, [pc, #708]	; (8001328 <display7SEG_hor+0x30c>)
 8001062:	f001 f808 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8001066:	2201      	movs	r2, #1
 8001068:	2140      	movs	r1, #64	; 0x40
 800106a:	48af      	ldr	r0, [pc, #700]	; (8001328 <display7SEG_hor+0x30c>)
 800106c:	f001 f803 	bl	8002076 <HAL_GPIO_WritePin>
	}

	if (num == 1) {
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	2b01      	cmp	r3, #1
 8001074:	d123      	bne.n	80010be <display7SEG_hor+0xa2>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8001076:	2201      	movs	r2, #1
 8001078:	2101      	movs	r1, #1
 800107a:	48ab      	ldr	r0, [pc, #684]	; (8001328 <display7SEG_hor+0x30c>)
 800107c:	f000 fffb 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8001080:	2200      	movs	r2, #0
 8001082:	2102      	movs	r1, #2
 8001084:	48a8      	ldr	r0, [pc, #672]	; (8001328 <display7SEG_hor+0x30c>)
 8001086:	f000 fff6 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 800108a:	2200      	movs	r2, #0
 800108c:	2104      	movs	r1, #4
 800108e:	48a6      	ldr	r0, [pc, #664]	; (8001328 <display7SEG_hor+0x30c>)
 8001090:	f000 fff1 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 8001094:	2201      	movs	r2, #1
 8001096:	2108      	movs	r1, #8
 8001098:	48a3      	ldr	r0, [pc, #652]	; (8001328 <display7SEG_hor+0x30c>)
 800109a:	f000 ffec 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 800109e:	2201      	movs	r2, #1
 80010a0:	2110      	movs	r1, #16
 80010a2:	48a1      	ldr	r0, [pc, #644]	; (8001328 <display7SEG_hor+0x30c>)
 80010a4:	f000 ffe7 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 80010a8:	2201      	movs	r2, #1
 80010aa:	2120      	movs	r1, #32
 80010ac:	489e      	ldr	r0, [pc, #632]	; (8001328 <display7SEG_hor+0x30c>)
 80010ae:	f000 ffe2 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);
 80010b2:	2201      	movs	r2, #1
 80010b4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80010b8:	489b      	ldr	r0, [pc, #620]	; (8001328 <display7SEG_hor+0x30c>)
 80010ba:	f000 ffdc 	bl	8002076 <HAL_GPIO_WritePin>
	}

	if (num == 2) {
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	2b02      	cmp	r3, #2
 80010c2:	d122      	bne.n	800110a <display7SEG_hor+0xee>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 80010c4:	2200      	movs	r2, #0
 80010c6:	2101      	movs	r1, #1
 80010c8:	4897      	ldr	r0, [pc, #604]	; (8001328 <display7SEG_hor+0x30c>)
 80010ca:	f000 ffd4 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 80010ce:	2200      	movs	r2, #0
 80010d0:	2102      	movs	r1, #2
 80010d2:	4895      	ldr	r0, [pc, #596]	; (8001328 <display7SEG_hor+0x30c>)
 80010d4:	f000 ffcf 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 80010d8:	2201      	movs	r2, #1
 80010da:	2104      	movs	r1, #4
 80010dc:	4892      	ldr	r0, [pc, #584]	; (8001328 <display7SEG_hor+0x30c>)
 80010de:	f000 ffca 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 80010e2:	2200      	movs	r2, #0
 80010e4:	2108      	movs	r1, #8
 80010e6:	4890      	ldr	r0, [pc, #576]	; (8001328 <display7SEG_hor+0x30c>)
 80010e8:	f000 ffc5 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 80010ec:	2200      	movs	r2, #0
 80010ee:	2110      	movs	r1, #16
 80010f0:	488d      	ldr	r0, [pc, #564]	; (8001328 <display7SEG_hor+0x30c>)
 80010f2:	f000 ffc0 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 80010f6:	2201      	movs	r2, #1
 80010f8:	2120      	movs	r1, #32
 80010fa:	488b      	ldr	r0, [pc, #556]	; (8001328 <display7SEG_hor+0x30c>)
 80010fc:	f000 ffbb 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8001100:	2200      	movs	r2, #0
 8001102:	2140      	movs	r1, #64	; 0x40
 8001104:	4888      	ldr	r0, [pc, #544]	; (8001328 <display7SEG_hor+0x30c>)
 8001106:	f000 ffb6 	bl	8002076 <HAL_GPIO_WritePin>
	}

	if (num == 3) {
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	2b03      	cmp	r3, #3
 800110e:	d122      	bne.n	8001156 <display7SEG_hor+0x13a>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8001110:	2200      	movs	r2, #0
 8001112:	2101      	movs	r1, #1
 8001114:	4884      	ldr	r0, [pc, #528]	; (8001328 <display7SEG_hor+0x30c>)
 8001116:	f000 ffae 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 800111a:	2200      	movs	r2, #0
 800111c:	2102      	movs	r1, #2
 800111e:	4882      	ldr	r0, [pc, #520]	; (8001328 <display7SEG_hor+0x30c>)
 8001120:	f000 ffa9 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8001124:	2200      	movs	r2, #0
 8001126:	2104      	movs	r1, #4
 8001128:	487f      	ldr	r0, [pc, #508]	; (8001328 <display7SEG_hor+0x30c>)
 800112a:	f000 ffa4 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 800112e:	2200      	movs	r2, #0
 8001130:	2108      	movs	r1, #8
 8001132:	487d      	ldr	r0, [pc, #500]	; (8001328 <display7SEG_hor+0x30c>)
 8001134:	f000 ff9f 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 8001138:	2201      	movs	r2, #1
 800113a:	2110      	movs	r1, #16
 800113c:	487a      	ldr	r0, [pc, #488]	; (8001328 <display7SEG_hor+0x30c>)
 800113e:	f000 ff9a 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8001142:	2201      	movs	r2, #1
 8001144:	2120      	movs	r1, #32
 8001146:	4878      	ldr	r0, [pc, #480]	; (8001328 <display7SEG_hor+0x30c>)
 8001148:	f000 ff95 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 800114c:	2200      	movs	r2, #0
 800114e:	2140      	movs	r1, #64	; 0x40
 8001150:	4875      	ldr	r0, [pc, #468]	; (8001328 <display7SEG_hor+0x30c>)
 8001152:	f000 ff90 	bl	8002076 <HAL_GPIO_WritePin>
	}

	if (num == 4) {
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	2b04      	cmp	r3, #4
 800115a:	d122      	bne.n	80011a2 <display7SEG_hor+0x186>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 800115c:	2201      	movs	r2, #1
 800115e:	2101      	movs	r1, #1
 8001160:	4871      	ldr	r0, [pc, #452]	; (8001328 <display7SEG_hor+0x30c>)
 8001162:	f000 ff88 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8001166:	2200      	movs	r2, #0
 8001168:	2102      	movs	r1, #2
 800116a:	486f      	ldr	r0, [pc, #444]	; (8001328 <display7SEG_hor+0x30c>)
 800116c:	f000 ff83 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8001170:	2200      	movs	r2, #0
 8001172:	2104      	movs	r1, #4
 8001174:	486c      	ldr	r0, [pc, #432]	; (8001328 <display7SEG_hor+0x30c>)
 8001176:	f000 ff7e 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 800117a:	2201      	movs	r2, #1
 800117c:	2108      	movs	r1, #8
 800117e:	486a      	ldr	r0, [pc, #424]	; (8001328 <display7SEG_hor+0x30c>)
 8001180:	f000 ff79 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 8001184:	2201      	movs	r2, #1
 8001186:	2110      	movs	r1, #16
 8001188:	4867      	ldr	r0, [pc, #412]	; (8001328 <display7SEG_hor+0x30c>)
 800118a:	f000 ff74 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 800118e:	2200      	movs	r2, #0
 8001190:	2120      	movs	r1, #32
 8001192:	4865      	ldr	r0, [pc, #404]	; (8001328 <display7SEG_hor+0x30c>)
 8001194:	f000 ff6f 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8001198:	2200      	movs	r2, #0
 800119a:	2140      	movs	r1, #64	; 0x40
 800119c:	4862      	ldr	r0, [pc, #392]	; (8001328 <display7SEG_hor+0x30c>)
 800119e:	f000 ff6a 	bl	8002076 <HAL_GPIO_WritePin>
	}

	if (num == 5) {
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	2b05      	cmp	r3, #5
 80011a6:	d122      	bne.n	80011ee <display7SEG_hor+0x1d2>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 80011a8:	2200      	movs	r2, #0
 80011aa:	2101      	movs	r1, #1
 80011ac:	485e      	ldr	r0, [pc, #376]	; (8001328 <display7SEG_hor+0x30c>)
 80011ae:	f000 ff62 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 80011b2:	2201      	movs	r2, #1
 80011b4:	2102      	movs	r1, #2
 80011b6:	485c      	ldr	r0, [pc, #368]	; (8001328 <display7SEG_hor+0x30c>)
 80011b8:	f000 ff5d 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 80011bc:	2200      	movs	r2, #0
 80011be:	2104      	movs	r1, #4
 80011c0:	4859      	ldr	r0, [pc, #356]	; (8001328 <display7SEG_hor+0x30c>)
 80011c2:	f000 ff58 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 80011c6:	2200      	movs	r2, #0
 80011c8:	2108      	movs	r1, #8
 80011ca:	4857      	ldr	r0, [pc, #348]	; (8001328 <display7SEG_hor+0x30c>)
 80011cc:	f000 ff53 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 80011d0:	2201      	movs	r2, #1
 80011d2:	2110      	movs	r1, #16
 80011d4:	4854      	ldr	r0, [pc, #336]	; (8001328 <display7SEG_hor+0x30c>)
 80011d6:	f000 ff4e 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 80011da:	2200      	movs	r2, #0
 80011dc:	2120      	movs	r1, #32
 80011de:	4852      	ldr	r0, [pc, #328]	; (8001328 <display7SEG_hor+0x30c>)
 80011e0:	f000 ff49 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 80011e4:	2200      	movs	r2, #0
 80011e6:	2140      	movs	r1, #64	; 0x40
 80011e8:	484f      	ldr	r0, [pc, #316]	; (8001328 <display7SEG_hor+0x30c>)
 80011ea:	f000 ff44 	bl	8002076 <HAL_GPIO_WritePin>
	}

	if (num == 6) {
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	2b06      	cmp	r3, #6
 80011f2:	d123      	bne.n	800123c <display7SEG_hor+0x220>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 80011f4:	2200      	movs	r2, #0
 80011f6:	2101      	movs	r1, #1
 80011f8:	484b      	ldr	r0, [pc, #300]	; (8001328 <display7SEG_hor+0x30c>)
 80011fa:	f000 ff3c 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 80011fe:	2201      	movs	r2, #1
 8001200:	2102      	movs	r1, #2
 8001202:	4849      	ldr	r0, [pc, #292]	; (8001328 <display7SEG_hor+0x30c>)
 8001204:	f000 ff37 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8001208:	2200      	movs	r2, #0
 800120a:	2104      	movs	r1, #4
 800120c:	4846      	ldr	r0, [pc, #280]	; (8001328 <display7SEG_hor+0x30c>)
 800120e:	f000 ff32 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8001212:	2200      	movs	r2, #0
 8001214:	2108      	movs	r1, #8
 8001216:	4844      	ldr	r0, [pc, #272]	; (8001328 <display7SEG_hor+0x30c>)
 8001218:	f000 ff2d 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 800121c:	2200      	movs	r2, #0
 800121e:	2110      	movs	r1, #16
 8001220:	4841      	ldr	r0, [pc, #260]	; (8001328 <display7SEG_hor+0x30c>)
 8001222:	f000 ff28 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8001226:	2200      	movs	r2, #0
 8001228:	2120      	movs	r1, #32
 800122a:	483f      	ldr	r0, [pc, #252]	; (8001328 <display7SEG_hor+0x30c>)
 800122c:	f000 ff23 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 8001230:	2200      	movs	r2, #0
 8001232:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001236:	483c      	ldr	r0, [pc, #240]	; (8001328 <display7SEG_hor+0x30c>)
 8001238:	f000 ff1d 	bl	8002076 <HAL_GPIO_WritePin>
	}

	if (num == 7) {
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	2b07      	cmp	r3, #7
 8001240:	d122      	bne.n	8001288 <display7SEG_hor+0x26c>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8001242:	2200      	movs	r2, #0
 8001244:	2101      	movs	r1, #1
 8001246:	4838      	ldr	r0, [pc, #224]	; (8001328 <display7SEG_hor+0x30c>)
 8001248:	f000 ff15 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 800124c:	2200      	movs	r2, #0
 800124e:	2102      	movs	r1, #2
 8001250:	4835      	ldr	r0, [pc, #212]	; (8001328 <display7SEG_hor+0x30c>)
 8001252:	f000 ff10 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8001256:	2200      	movs	r2, #0
 8001258:	2104      	movs	r1, #4
 800125a:	4833      	ldr	r0, [pc, #204]	; (8001328 <display7SEG_hor+0x30c>)
 800125c:	f000 ff0b 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 8001260:	2201      	movs	r2, #1
 8001262:	2108      	movs	r1, #8
 8001264:	4830      	ldr	r0, [pc, #192]	; (8001328 <display7SEG_hor+0x30c>)
 8001266:	f000 ff06 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 800126a:	2201      	movs	r2, #1
 800126c:	2110      	movs	r1, #16
 800126e:	482e      	ldr	r0, [pc, #184]	; (8001328 <display7SEG_hor+0x30c>)
 8001270:	f000 ff01 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8001274:	2201      	movs	r2, #1
 8001276:	2120      	movs	r1, #32
 8001278:	482b      	ldr	r0, [pc, #172]	; (8001328 <display7SEG_hor+0x30c>)
 800127a:	f000 fefc 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 800127e:	2201      	movs	r2, #1
 8001280:	2140      	movs	r1, #64	; 0x40
 8001282:	4829      	ldr	r0, [pc, #164]	; (8001328 <display7SEG_hor+0x30c>)
 8001284:	f000 fef7 	bl	8002076 <HAL_GPIO_WritePin>
	}

	if (num == 8) {
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	2b08      	cmp	r3, #8
 800128c:	d122      	bne.n	80012d4 <display7SEG_hor+0x2b8>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 800128e:	2200      	movs	r2, #0
 8001290:	2101      	movs	r1, #1
 8001292:	4825      	ldr	r0, [pc, #148]	; (8001328 <display7SEG_hor+0x30c>)
 8001294:	f000 feef 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8001298:	2200      	movs	r2, #0
 800129a:	2102      	movs	r1, #2
 800129c:	4822      	ldr	r0, [pc, #136]	; (8001328 <display7SEG_hor+0x30c>)
 800129e:	f000 feea 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 80012a2:	2200      	movs	r2, #0
 80012a4:	2104      	movs	r1, #4
 80012a6:	4820      	ldr	r0, [pc, #128]	; (8001328 <display7SEG_hor+0x30c>)
 80012a8:	f000 fee5 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 80012ac:	2200      	movs	r2, #0
 80012ae:	2108      	movs	r1, #8
 80012b0:	481d      	ldr	r0, [pc, #116]	; (8001328 <display7SEG_hor+0x30c>)
 80012b2:	f000 fee0 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 80012b6:	2200      	movs	r2, #0
 80012b8:	2110      	movs	r1, #16
 80012ba:	481b      	ldr	r0, [pc, #108]	; (8001328 <display7SEG_hor+0x30c>)
 80012bc:	f000 fedb 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 80012c0:	2200      	movs	r2, #0
 80012c2:	2120      	movs	r1, #32
 80012c4:	4818      	ldr	r0, [pc, #96]	; (8001328 <display7SEG_hor+0x30c>)
 80012c6:	f000 fed6 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 80012ca:	2200      	movs	r2, #0
 80012cc:	2140      	movs	r1, #64	; 0x40
 80012ce:	4816      	ldr	r0, [pc, #88]	; (8001328 <display7SEG_hor+0x30c>)
 80012d0:	f000 fed1 	bl	8002076 <HAL_GPIO_WritePin>
	}

	if (num == 9) {
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	2b09      	cmp	r3, #9
 80012d8:	d122      	bne.n	8001320 <display7SEG_hor+0x304>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 80012da:	2200      	movs	r2, #0
 80012dc:	2101      	movs	r1, #1
 80012de:	4812      	ldr	r0, [pc, #72]	; (8001328 <display7SEG_hor+0x30c>)
 80012e0:	f000 fec9 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 80012e4:	2200      	movs	r2, #0
 80012e6:	2102      	movs	r1, #2
 80012e8:	480f      	ldr	r0, [pc, #60]	; (8001328 <display7SEG_hor+0x30c>)
 80012ea:	f000 fec4 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 80012ee:	2200      	movs	r2, #0
 80012f0:	2104      	movs	r1, #4
 80012f2:	480d      	ldr	r0, [pc, #52]	; (8001328 <display7SEG_hor+0x30c>)
 80012f4:	f000 febf 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 80012f8:	2200      	movs	r2, #0
 80012fa:	2108      	movs	r1, #8
 80012fc:	480a      	ldr	r0, [pc, #40]	; (8001328 <display7SEG_hor+0x30c>)
 80012fe:	f000 feba 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 8001302:	2201      	movs	r2, #1
 8001304:	2110      	movs	r1, #16
 8001306:	4808      	ldr	r0, [pc, #32]	; (8001328 <display7SEG_hor+0x30c>)
 8001308:	f000 feb5 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 800130c:	2200      	movs	r2, #0
 800130e:	2120      	movs	r1, #32
 8001310:	4805      	ldr	r0, [pc, #20]	; (8001328 <display7SEG_hor+0x30c>)
 8001312:	f000 feb0 	bl	8002076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8001316:	2200      	movs	r2, #0
 8001318:	2140      	movs	r1, #64	; 0x40
 800131a:	4803      	ldr	r0, [pc, #12]	; (8001328 <display7SEG_hor+0x30c>)
 800131c:	f000 feab 	bl	8002076 <HAL_GPIO_WritePin>
	}
}
 8001320:	bf00      	nop
 8001322:	3708      	adds	r7, #8
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}
 8001328:	40010c00 	.word	0x40010c00

0800132c <update_7SEG_ver>:

void update_7SEG_ver(int idx_vertical) {
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
	switch (idx_vertical) {
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	2b00      	cmp	r3, #0
 8001338:	d003      	beq.n	8001342 <update_7SEG_ver+0x16>
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	2b01      	cmp	r3, #1
 800133e:	d011      	beq.n	8001364 <update_7SEG_ver+0x38>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
			display7SEG_ver(led_buffer_ver[1]);
			break;
	}
}
 8001340:	e021      	b.n	8001386 <update_7SEG_ver+0x5a>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8001342:	2200      	movs	r2, #0
 8001344:	2180      	movs	r1, #128	; 0x80
 8001346:	4812      	ldr	r0, [pc, #72]	; (8001390 <update_7SEG_ver+0x64>)
 8001348:	f000 fe95 	bl	8002076 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 800134c:	2201      	movs	r2, #1
 800134e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001352:	480f      	ldr	r0, [pc, #60]	; (8001390 <update_7SEG_ver+0x64>)
 8001354:	f000 fe8f 	bl	8002076 <HAL_GPIO_WritePin>
			display7SEG_ver(led_buffer_ver[0]);
 8001358:	4b0e      	ldr	r3, [pc, #56]	; (8001394 <update_7SEG_ver+0x68>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	4618      	mov	r0, r3
 800135e:	f7ff fc8d 	bl	8000c7c <display7SEG_ver>
			break;
 8001362:	e010      	b.n	8001386 <update_7SEG_ver+0x5a>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 8001364:	2201      	movs	r2, #1
 8001366:	2180      	movs	r1, #128	; 0x80
 8001368:	4809      	ldr	r0, [pc, #36]	; (8001390 <update_7SEG_ver+0x64>)
 800136a:	f000 fe84 	bl	8002076 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 800136e:	2200      	movs	r2, #0
 8001370:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001374:	4806      	ldr	r0, [pc, #24]	; (8001390 <update_7SEG_ver+0x64>)
 8001376:	f000 fe7e 	bl	8002076 <HAL_GPIO_WritePin>
			display7SEG_ver(led_buffer_ver[1]);
 800137a:	4b06      	ldr	r3, [pc, #24]	; (8001394 <update_7SEG_ver+0x68>)
 800137c:	685b      	ldr	r3, [r3, #4]
 800137e:	4618      	mov	r0, r3
 8001380:	f7ff fc7c 	bl	8000c7c <display7SEG_ver>
			break;
 8001384:	bf00      	nop
}
 8001386:	bf00      	nop
 8001388:	3708      	adds	r7, #8
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	40010c00 	.word	0x40010c00
 8001394:	2000012c 	.word	0x2000012c

08001398 <update_7SEG_hor>:

void update_7SEG_hor(int idx_horizontal) {
 8001398:	b580      	push	{r7, lr}
 800139a:	b082      	sub	sp, #8
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
	switch (idx_horizontal) {
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d003      	beq.n	80013ae <update_7SEG_hor+0x16>
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	2b01      	cmp	r3, #1
 80013aa:	d012      	beq.n	80013d2 <update_7SEG_hor+0x3a>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
			display7SEG_hor(led_buffer_hor[1]);
			break;
	}
}
 80013ac:	e023      	b.n	80013f6 <update_7SEG_hor+0x5e>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 80013ae:	2200      	movs	r2, #0
 80013b0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013b4:	4812      	ldr	r0, [pc, #72]	; (8001400 <update_7SEG_hor+0x68>)
 80013b6:	f000 fe5e 	bl	8002076 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 80013ba:	2201      	movs	r2, #1
 80013bc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013c0:	480f      	ldr	r0, [pc, #60]	; (8001400 <update_7SEG_hor+0x68>)
 80013c2:	f000 fe58 	bl	8002076 <HAL_GPIO_WritePin>
			display7SEG_hor(led_buffer_hor[0]);
 80013c6:	4b0f      	ldr	r3, [pc, #60]	; (8001404 <update_7SEG_hor+0x6c>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	4618      	mov	r0, r3
 80013cc:	f7ff fe26 	bl	800101c <display7SEG_hor>
			break;
 80013d0:	e011      	b.n	80013f6 <update_7SEG_hor+0x5e>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 80013d2:	2201      	movs	r2, #1
 80013d4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013d8:	4809      	ldr	r0, [pc, #36]	; (8001400 <update_7SEG_hor+0x68>)
 80013da:	f000 fe4c 	bl	8002076 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 80013de:	2200      	movs	r2, #0
 80013e0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013e4:	4806      	ldr	r0, [pc, #24]	; (8001400 <update_7SEG_hor+0x68>)
 80013e6:	f000 fe46 	bl	8002076 <HAL_GPIO_WritePin>
			display7SEG_hor(led_buffer_hor[1]);
 80013ea:	4b06      	ldr	r3, [pc, #24]	; (8001404 <update_7SEG_hor+0x6c>)
 80013ec:	685b      	ldr	r3, [r3, #4]
 80013ee:	4618      	mov	r0, r3
 80013f0:	f7ff fe14 	bl	800101c <display7SEG_hor>
			break;
 80013f4:	bf00      	nop
}
 80013f6:	bf00      	nop
 80013f8:	3708      	adds	r7, #8
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	40010c00 	.word	0x40010c00
 8001404:	20000134 	.word	0x20000134

08001408 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800140c:	f000 fb32 	bl	8001a74 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001410:	f000 f82c 	bl	800146c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_TIM2_Init();
 8001414:	f000 f866 	bl	80014e4 <MX_TIM2_Init>
  MX_GPIO_Init();
 8001418:	f000 f8b0 	bl	800157c <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 800141c:	4810      	ldr	r0, [pc, #64]	; (8001460 <main+0x58>)
 800141e:	f001 fa87 	bl	8002930 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  setTimer(2, 250);
 8001422:	21fa      	movs	r1, #250	; 0xfa
 8001424:	2002      	movs	r0, #2
 8001426:	f000 f91f 	bl	8001668 <setTimer>
  setTimer(4, 500); // nhấp nháy đèn khi modify time duration tần số 2Hz
 800142a:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800142e:	2004      	movs	r0, #4
 8001430:	f000 f91a 	bl	8001668 <setTimer>
  setTimer(9, 1000); // check setTimer
 8001434:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001438:	2009      	movs	r0, #9
 800143a:	f000 f915 	bl	8001668 <setTimer>
  while (1)
  {
    /* USER CODE END WHILE */
	  if (timer_flag[9] == 1) {
 800143e:	4b09      	ldr	r3, [pc, #36]	; (8001464 <main+0x5c>)
 8001440:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001442:	2b01      	cmp	r3, #1
 8001444:	d108      	bne.n	8001458 <main+0x50>
		  setTimer(9, 1000);
 8001446:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800144a:	2009      	movs	r0, #9
 800144c:	f000 f90c 	bl	8001668 <setTimer>
		  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8001450:	2120      	movs	r1, #32
 8001452:	4805      	ldr	r0, [pc, #20]	; (8001468 <main+0x60>)
 8001454:	f000 fe27 	bl	80020a6 <HAL_GPIO_TogglePin>
	  }

	  fsm_manual();
 8001458:	f7ff f9d2 	bl	8000800 <fsm_manual>
	  if (timer_flag[9] == 1) {
 800145c:	e7ef      	b.n	800143e <main+0x36>
 800145e:	bf00      	nop
 8001460:	2000018c 	.word	0x2000018c
 8001464:	200001d4 	.word	0x200001d4
 8001468:	40010800 	.word	0x40010800

0800146c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b090      	sub	sp, #64	; 0x40
 8001470:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001472:	f107 0318 	add.w	r3, r7, #24
 8001476:	2228      	movs	r2, #40	; 0x28
 8001478:	2100      	movs	r1, #0
 800147a:	4618      	mov	r0, r3
 800147c:	f001 fe08 	bl	8003090 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001480:	1d3b      	adds	r3, r7, #4
 8001482:	2200      	movs	r2, #0
 8001484:	601a      	str	r2, [r3, #0]
 8001486:	605a      	str	r2, [r3, #4]
 8001488:	609a      	str	r2, [r3, #8]
 800148a:	60da      	str	r2, [r3, #12]
 800148c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800148e:	2302      	movs	r3, #2
 8001490:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001492:	2301      	movs	r3, #1
 8001494:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001496:	2310      	movs	r3, #16
 8001498:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800149a:	2300      	movs	r3, #0
 800149c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800149e:	f107 0318 	add.w	r3, r7, #24
 80014a2:	4618      	mov	r0, r3
 80014a4:	f000 fe18 	bl	80020d8 <HAL_RCC_OscConfig>
 80014a8:	4603      	mov	r3, r0
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d001      	beq.n	80014b2 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80014ae:	f000 f8d5 	bl	800165c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014b2:	230f      	movs	r3, #15
 80014b4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80014b6:	2300      	movs	r3, #0
 80014b8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014ba:	2300      	movs	r3, #0
 80014bc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80014be:	2300      	movs	r3, #0
 80014c0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014c2:	2300      	movs	r3, #0
 80014c4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80014c6:	1d3b      	adds	r3, r7, #4
 80014c8:	2100      	movs	r1, #0
 80014ca:	4618      	mov	r0, r3
 80014cc:	f001 f884 	bl	80025d8 <HAL_RCC_ClockConfig>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d001      	beq.n	80014da <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80014d6:	f000 f8c1 	bl	800165c <Error_Handler>
  }
}
 80014da:	bf00      	nop
 80014dc:	3740      	adds	r7, #64	; 0x40
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
	...

080014e4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b086      	sub	sp, #24
 80014e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014ea:	f107 0308 	add.w	r3, r7, #8
 80014ee:	2200      	movs	r2, #0
 80014f0:	601a      	str	r2, [r3, #0]
 80014f2:	605a      	str	r2, [r3, #4]
 80014f4:	609a      	str	r2, [r3, #8]
 80014f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014f8:	463b      	mov	r3, r7
 80014fa:	2200      	movs	r2, #0
 80014fc:	601a      	str	r2, [r3, #0]
 80014fe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001500:	4b1d      	ldr	r3, [pc, #116]	; (8001578 <MX_TIM2_Init+0x94>)
 8001502:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001506:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001508:	4b1b      	ldr	r3, [pc, #108]	; (8001578 <MX_TIM2_Init+0x94>)
 800150a:	f641 723f 	movw	r2, #7999	; 0x1f3f
 800150e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001510:	4b19      	ldr	r3, [pc, #100]	; (8001578 <MX_TIM2_Init+0x94>)
 8001512:	2200      	movs	r2, #0
 8001514:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8001516:	4b18      	ldr	r3, [pc, #96]	; (8001578 <MX_TIM2_Init+0x94>)
 8001518:	2209      	movs	r2, #9
 800151a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800151c:	4b16      	ldr	r3, [pc, #88]	; (8001578 <MX_TIM2_Init+0x94>)
 800151e:	2200      	movs	r2, #0
 8001520:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001522:	4b15      	ldr	r3, [pc, #84]	; (8001578 <MX_TIM2_Init+0x94>)
 8001524:	2200      	movs	r2, #0
 8001526:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001528:	4813      	ldr	r0, [pc, #76]	; (8001578 <MX_TIM2_Init+0x94>)
 800152a:	f001 f9b1 	bl	8002890 <HAL_TIM_Base_Init>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d001      	beq.n	8001538 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001534:	f000 f892 	bl	800165c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001538:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800153c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800153e:	f107 0308 	add.w	r3, r7, #8
 8001542:	4619      	mov	r1, r3
 8001544:	480c      	ldr	r0, [pc, #48]	; (8001578 <MX_TIM2_Init+0x94>)
 8001546:	f001 fb2f 	bl	8002ba8 <HAL_TIM_ConfigClockSource>
 800154a:	4603      	mov	r3, r0
 800154c:	2b00      	cmp	r3, #0
 800154e:	d001      	beq.n	8001554 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001550:	f000 f884 	bl	800165c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001554:	2300      	movs	r3, #0
 8001556:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001558:	2300      	movs	r3, #0
 800155a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800155c:	463b      	mov	r3, r7
 800155e:	4619      	mov	r1, r3
 8001560:	4805      	ldr	r0, [pc, #20]	; (8001578 <MX_TIM2_Init+0x94>)
 8001562:	f001 fd07 	bl	8002f74 <HAL_TIMEx_MasterConfigSynchronization>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800156c:	f000 f876 	bl	800165c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001570:	bf00      	nop
 8001572:	3718      	adds	r7, #24
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}
 8001578:	2000018c 	.word	0x2000018c

0800157c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b086      	sub	sp, #24
 8001580:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001582:	f107 0308 	add.w	r3, r7, #8
 8001586:	2200      	movs	r2, #0
 8001588:	601a      	str	r2, [r3, #0]
 800158a:	605a      	str	r2, [r3, #4]
 800158c:	609a      	str	r2, [r3, #8]
 800158e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001590:	4b29      	ldr	r3, [pc, #164]	; (8001638 <MX_GPIO_Init+0xbc>)
 8001592:	699b      	ldr	r3, [r3, #24]
 8001594:	4a28      	ldr	r2, [pc, #160]	; (8001638 <MX_GPIO_Init+0xbc>)
 8001596:	f043 0304 	orr.w	r3, r3, #4
 800159a:	6193      	str	r3, [r2, #24]
 800159c:	4b26      	ldr	r3, [pc, #152]	; (8001638 <MX_GPIO_Init+0xbc>)
 800159e:	699b      	ldr	r3, [r3, #24]
 80015a0:	f003 0304 	and.w	r3, r3, #4
 80015a4:	607b      	str	r3, [r7, #4]
 80015a6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015a8:	4b23      	ldr	r3, [pc, #140]	; (8001638 <MX_GPIO_Init+0xbc>)
 80015aa:	699b      	ldr	r3, [r3, #24]
 80015ac:	4a22      	ldr	r2, [pc, #136]	; (8001638 <MX_GPIO_Init+0xbc>)
 80015ae:	f043 0308 	orr.w	r3, r3, #8
 80015b2:	6193      	str	r3, [r2, #24]
 80015b4:	4b20      	ldr	r3, [pc, #128]	; (8001638 <MX_GPIO_Init+0xbc>)
 80015b6:	699b      	ldr	r3, [r3, #24]
 80015b8:	f003 0308 	and.w	r3, r3, #8
 80015bc:	603b      	str	r3, [r7, #0]
 80015be:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 80015c0:	2200      	movs	r2, #0
 80015c2:	f64f 71fc 	movw	r1, #65532	; 0xfffc
 80015c6:	481d      	ldr	r0, [pc, #116]	; (800163c <MX_GPIO_Init+0xc0>)
 80015c8:	f000 fd55 	bl	8002076 <HAL_GPIO_WritePin>
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12
 80015cc:	2200      	movs	r2, #0
 80015ce:	f241 31ff 	movw	r1, #5119	; 0x13ff
 80015d2:	481b      	ldr	r0, [pc, #108]	; (8001640 <MX_GPIO_Init+0xc4>)
 80015d4:	f000 fd4f 	bl	8002076 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA2 PA3 PA4 PA5
                           PA6 PA7 PA8 PA9
                           PA10 PA11 PA12 PA13
                           PA14 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 80015d8:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 80015dc:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015de:	2301      	movs	r3, #1
 80015e0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e2:	2300      	movs	r3, #0
 80015e4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015e6:	2302      	movs	r3, #2
 80015e8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015ea:	f107 0308 	add.w	r3, r7, #8
 80015ee:	4619      	mov	r1, r3
 80015f0:	4812      	ldr	r0, [pc, #72]	; (800163c <MX_GPIO_Init+0xc0>)
 80015f2:	f000 fbaf 	bl	8001d54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB12
                           PB3 PB4 PB5 PB6
                           PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12
 80015f6:	f241 33ff 	movw	r3, #5119	; 0x13ff
 80015fa:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015fc:	2301      	movs	r3, #1
 80015fe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001600:	2300      	movs	r3, #0
 8001602:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001604:	2302      	movs	r3, #2
 8001606:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001608:	f107 0308 	add.w	r3, r7, #8
 800160c:	4619      	mov	r1, r3
 800160e:	480c      	ldr	r0, [pc, #48]	; (8001640 <MX_GPIO_Init+0xc4>)
 8001610:	f000 fba0 	bl	8001d54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001614:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001618:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800161a:	2300      	movs	r3, #0
 800161c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800161e:	2301      	movs	r3, #1
 8001620:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001622:	f107 0308 	add.w	r3, r7, #8
 8001626:	4619      	mov	r1, r3
 8001628:	4805      	ldr	r0, [pc, #20]	; (8001640 <MX_GPIO_Init+0xc4>)
 800162a:	f000 fb93 	bl	8001d54 <HAL_GPIO_Init>

}
 800162e:	bf00      	nop
 8001630:	3718      	adds	r7, #24
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	40021000 	.word	0x40021000
 800163c:	40010800 	.word	0x40010800
 8001640:	40010c00 	.word	0x40010c00

08001644 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001644:	b580      	push	{r7, lr}
 8001646:	b082      	sub	sp, #8
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
	timerRun();
 800164c:	f000 f82c 	bl	80016a8 <timerRun>
	getKeyInput();
 8001650:	f7fe fd96 	bl	8000180 <getKeyInput>
}
 8001654:	bf00      	nop
 8001656:	3708      	adds	r7, #8
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}

0800165c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800165c:	b480      	push	{r7}
 800165e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001660:	b672      	cpsid	i
}
 8001662:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001664:	e7fe      	b.n	8001664 <Error_Handler+0x8>
	...

08001668 <setTimer>:
#include"software_timer.h"

int timer_flag[10];
int timer_counter[10];

void setTimer(int index, int counter) {
 8001668:	b480      	push	{r7}
 800166a:	b083      	sub	sp, #12
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
 8001670:	6039      	str	r1, [r7, #0]
	timer_flag[index] = 0;
 8001672:	4a0a      	ldr	r2, [pc, #40]	; (800169c <setTimer+0x34>)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	2100      	movs	r1, #0
 8001678:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	timer_counter[index] = counter / TICK;
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	4a08      	ldr	r2, [pc, #32]	; (80016a0 <setTimer+0x38>)
 8001680:	fb82 1203 	smull	r1, r2, r2, r3
 8001684:	1092      	asrs	r2, r2, #2
 8001686:	17db      	asrs	r3, r3, #31
 8001688:	1ad2      	subs	r2, r2, r3
 800168a:	4906      	ldr	r1, [pc, #24]	; (80016a4 <setTimer+0x3c>)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001692:	bf00      	nop
 8001694:	370c      	adds	r7, #12
 8001696:	46bd      	mov	sp, r7
 8001698:	bc80      	pop	{r7}
 800169a:	4770      	bx	lr
 800169c:	200001d4 	.word	0x200001d4
 80016a0:	66666667 	.word	0x66666667
 80016a4:	2000013c 	.word	0x2000013c

080016a8 <timerRun>:

void timerRun() {
 80016a8:	b480      	push	{r7}
 80016aa:	b083      	sub	sp, #12
 80016ac:	af00      	add	r7, sp, #0
	for (int i = 0; i < 10; i++) {
 80016ae:	2300      	movs	r3, #0
 80016b0:	607b      	str	r3, [r7, #4]
 80016b2:	e01c      	b.n	80016ee <timerRun+0x46>
		if (timer_counter[i] > 0) {
 80016b4:	4a12      	ldr	r2, [pc, #72]	; (8001700 <timerRun+0x58>)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	dd13      	ble.n	80016e8 <timerRun+0x40>
			timer_counter[i]--;
 80016c0:	4a0f      	ldr	r2, [pc, #60]	; (8001700 <timerRun+0x58>)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016c8:	1e5a      	subs	r2, r3, #1
 80016ca:	490d      	ldr	r1, [pc, #52]	; (8001700 <timerRun+0x58>)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if (timer_counter[i] <= 0) {
 80016d2:	4a0b      	ldr	r2, [pc, #44]	; (8001700 <timerRun+0x58>)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016da:	2b00      	cmp	r3, #0
 80016dc:	dc04      	bgt.n	80016e8 <timerRun+0x40>
				timer_flag[i] = 1;
 80016de:	4a09      	ldr	r2, [pc, #36]	; (8001704 <timerRun+0x5c>)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2101      	movs	r1, #1
 80016e4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < 10; i++) {
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	3301      	adds	r3, #1
 80016ec:	607b      	str	r3, [r7, #4]
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	2b09      	cmp	r3, #9
 80016f2:	dddf      	ble.n	80016b4 <timerRun+0xc>
			}
		}
	}
}
 80016f4:	bf00      	nop
 80016f6:	bf00      	nop
 80016f8:	370c      	adds	r7, #12
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bc80      	pop	{r7}
 80016fe:	4770      	bx	lr
 8001700:	2000013c 	.word	0x2000013c
 8001704:	200001d4 	.word	0x200001d4

08001708 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001708:	b480      	push	{r7}
 800170a:	b085      	sub	sp, #20
 800170c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800170e:	4b15      	ldr	r3, [pc, #84]	; (8001764 <HAL_MspInit+0x5c>)
 8001710:	699b      	ldr	r3, [r3, #24]
 8001712:	4a14      	ldr	r2, [pc, #80]	; (8001764 <HAL_MspInit+0x5c>)
 8001714:	f043 0301 	orr.w	r3, r3, #1
 8001718:	6193      	str	r3, [r2, #24]
 800171a:	4b12      	ldr	r3, [pc, #72]	; (8001764 <HAL_MspInit+0x5c>)
 800171c:	699b      	ldr	r3, [r3, #24]
 800171e:	f003 0301 	and.w	r3, r3, #1
 8001722:	60bb      	str	r3, [r7, #8]
 8001724:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001726:	4b0f      	ldr	r3, [pc, #60]	; (8001764 <HAL_MspInit+0x5c>)
 8001728:	69db      	ldr	r3, [r3, #28]
 800172a:	4a0e      	ldr	r2, [pc, #56]	; (8001764 <HAL_MspInit+0x5c>)
 800172c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001730:	61d3      	str	r3, [r2, #28]
 8001732:	4b0c      	ldr	r3, [pc, #48]	; (8001764 <HAL_MspInit+0x5c>)
 8001734:	69db      	ldr	r3, [r3, #28]
 8001736:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800173a:	607b      	str	r3, [r7, #4]
 800173c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800173e:	4b0a      	ldr	r3, [pc, #40]	; (8001768 <HAL_MspInit+0x60>)
 8001740:	685b      	ldr	r3, [r3, #4]
 8001742:	60fb      	str	r3, [r7, #12]
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800174a:	60fb      	str	r3, [r7, #12]
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001752:	60fb      	str	r3, [r7, #12]
 8001754:	4a04      	ldr	r2, [pc, #16]	; (8001768 <HAL_MspInit+0x60>)
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800175a:	bf00      	nop
 800175c:	3714      	adds	r7, #20
 800175e:	46bd      	mov	sp, r7
 8001760:	bc80      	pop	{r7}
 8001762:	4770      	bx	lr
 8001764:	40021000 	.word	0x40021000
 8001768:	40010000 	.word	0x40010000

0800176c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b084      	sub	sp, #16
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800177c:	d113      	bne.n	80017a6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800177e:	4b0c      	ldr	r3, [pc, #48]	; (80017b0 <HAL_TIM_Base_MspInit+0x44>)
 8001780:	69db      	ldr	r3, [r3, #28]
 8001782:	4a0b      	ldr	r2, [pc, #44]	; (80017b0 <HAL_TIM_Base_MspInit+0x44>)
 8001784:	f043 0301 	orr.w	r3, r3, #1
 8001788:	61d3      	str	r3, [r2, #28]
 800178a:	4b09      	ldr	r3, [pc, #36]	; (80017b0 <HAL_TIM_Base_MspInit+0x44>)
 800178c:	69db      	ldr	r3, [r3, #28]
 800178e:	f003 0301 	and.w	r3, r3, #1
 8001792:	60fb      	str	r3, [r7, #12]
 8001794:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001796:	2200      	movs	r2, #0
 8001798:	2100      	movs	r1, #0
 800179a:	201c      	movs	r0, #28
 800179c:	f000 faa3 	bl	8001ce6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80017a0:	201c      	movs	r0, #28
 80017a2:	f000 fabc 	bl	8001d1e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80017a6:	bf00      	nop
 80017a8:	3710      	adds	r7, #16
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	40021000 	.word	0x40021000

080017b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017b4:	b480      	push	{r7}
 80017b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80017b8:	e7fe      	b.n	80017b8 <NMI_Handler+0x4>

080017ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017ba:	b480      	push	{r7}
 80017bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017be:	e7fe      	b.n	80017be <HardFault_Handler+0x4>

080017c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017c0:	b480      	push	{r7}
 80017c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017c4:	e7fe      	b.n	80017c4 <MemManage_Handler+0x4>

080017c6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017c6:	b480      	push	{r7}
 80017c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017ca:	e7fe      	b.n	80017ca <BusFault_Handler+0x4>

080017cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017d0:	e7fe      	b.n	80017d0 <UsageFault_Handler+0x4>

080017d2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017d2:	b480      	push	{r7}
 80017d4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017d6:	bf00      	nop
 80017d8:	46bd      	mov	sp, r7
 80017da:	bc80      	pop	{r7}
 80017dc:	4770      	bx	lr

080017de <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017de:	b480      	push	{r7}
 80017e0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017e2:	bf00      	nop
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bc80      	pop	{r7}
 80017e8:	4770      	bx	lr

080017ea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017ea:	b480      	push	{r7}
 80017ec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017ee:	bf00      	nop
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bc80      	pop	{r7}
 80017f4:	4770      	bx	lr

080017f6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017f6:	b580      	push	{r7, lr}
 80017f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017fa:	f000 f981 	bl	8001b00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017fe:	bf00      	nop
 8001800:	bd80      	pop	{r7, pc}
	...

08001804 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001808:	4802      	ldr	r0, [pc, #8]	; (8001814 <TIM2_IRQHandler+0x10>)
 800180a:	f001 f8dd 	bl	80029c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800180e:	bf00      	nop
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	2000018c 	.word	0x2000018c

08001818 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001818:	b480      	push	{r7}
 800181a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800181c:	bf00      	nop
 800181e:	46bd      	mov	sp, r7
 8001820:	bc80      	pop	{r7}
 8001822:	4770      	bx	lr

08001824 <red_led_ver>:
 *      Author: ACER
 */
#include "traffic_light.h"

//đèn giao thông cho chiều dọc
void red_led_ver() {
 8001824:	b580      	push	{r7, lr}
 8001826:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET);
 8001828:	2201      	movs	r2, #1
 800182a:	2104      	movs	r1, #4
 800182c:	4807      	ldr	r0, [pc, #28]	; (800184c <red_led_ver+0x28>)
 800182e:	f000 fc22 	bl	8002076 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 8001832:	2200      	movs	r2, #0
 8001834:	2108      	movs	r1, #8
 8001836:	4805      	ldr	r0, [pc, #20]	; (800184c <red_led_ver+0x28>)
 8001838:	f000 fc1d 	bl	8002076 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 800183c:	2200      	movs	r2, #0
 800183e:	2110      	movs	r1, #16
 8001840:	4802      	ldr	r0, [pc, #8]	; (800184c <red_led_ver+0x28>)
 8001842:	f000 fc18 	bl	8002076 <HAL_GPIO_WritePin>
}
 8001846:	bf00      	nop
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	40010800 	.word	0x40010800

08001850 <yellow_led_ver>:

void yellow_led_ver() {
 8001850:	b580      	push	{r7, lr}
 8001852:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
 8001854:	2200      	movs	r2, #0
 8001856:	2104      	movs	r1, #4
 8001858:	4807      	ldr	r0, [pc, #28]	; (8001878 <yellow_led_ver+0x28>)
 800185a:	f000 fc0c 	bl	8002076 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 800185e:	2201      	movs	r2, #1
 8001860:	2108      	movs	r1, #8
 8001862:	4805      	ldr	r0, [pc, #20]	; (8001878 <yellow_led_ver+0x28>)
 8001864:	f000 fc07 	bl	8002076 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001868:	2200      	movs	r2, #0
 800186a:	2110      	movs	r1, #16
 800186c:	4802      	ldr	r0, [pc, #8]	; (8001878 <yellow_led_ver+0x28>)
 800186e:	f000 fc02 	bl	8002076 <HAL_GPIO_WritePin>
}
 8001872:	bf00      	nop
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	40010800 	.word	0x40010800

0800187c <green_led_ver>:

void green_led_ver() {
 800187c:	b580      	push	{r7, lr}
 800187e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
 8001880:	2200      	movs	r2, #0
 8001882:	2104      	movs	r1, #4
 8001884:	4807      	ldr	r0, [pc, #28]	; (80018a4 <green_led_ver+0x28>)
 8001886:	f000 fbf6 	bl	8002076 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 800188a:	2200      	movs	r2, #0
 800188c:	2108      	movs	r1, #8
 800188e:	4805      	ldr	r0, [pc, #20]	; (80018a4 <green_led_ver+0x28>)
 8001890:	f000 fbf1 	bl	8002076 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001894:	2201      	movs	r2, #1
 8001896:	2110      	movs	r1, #16
 8001898:	4802      	ldr	r0, [pc, #8]	; (80018a4 <green_led_ver+0x28>)
 800189a:	f000 fbec 	bl	8002076 <HAL_GPIO_WritePin>
}
 800189e:	bf00      	nop
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	40010800 	.word	0x40010800

080018a8 <red_led_hor>:

//********************************************************************
//đèn giao thông cho chiều ngang
void red_led_hor() {
 80018a8:	b580      	push	{r7, lr}
 80018aa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 80018ac:	2201      	movs	r2, #1
 80018ae:	2140      	movs	r1, #64	; 0x40
 80018b0:	4807      	ldr	r0, [pc, #28]	; (80018d0 <red_led_hor+0x28>)
 80018b2:	f000 fbe0 	bl	8002076 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 80018b6:	2200      	movs	r2, #0
 80018b8:	2180      	movs	r1, #128	; 0x80
 80018ba:	4805      	ldr	r0, [pc, #20]	; (80018d0 <red_led_hor+0x28>)
 80018bc:	f000 fbdb 	bl	8002076 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80018c0:	2200      	movs	r2, #0
 80018c2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80018c6:	4802      	ldr	r0, [pc, #8]	; (80018d0 <red_led_hor+0x28>)
 80018c8:	f000 fbd5 	bl	8002076 <HAL_GPIO_WritePin>
}
 80018cc:	bf00      	nop
 80018ce:	bd80      	pop	{r7, pc}
 80018d0:	40010800 	.word	0x40010800

080018d4 <yellow_led_hor>:

void yellow_led_hor() {
 80018d4:	b580      	push	{r7, lr}
 80018d6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 80018d8:	2200      	movs	r2, #0
 80018da:	2140      	movs	r1, #64	; 0x40
 80018dc:	4807      	ldr	r0, [pc, #28]	; (80018fc <yellow_led_hor+0x28>)
 80018de:	f000 fbca 	bl	8002076 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 80018e2:	2201      	movs	r2, #1
 80018e4:	2180      	movs	r1, #128	; 0x80
 80018e6:	4805      	ldr	r0, [pc, #20]	; (80018fc <yellow_led_hor+0x28>)
 80018e8:	f000 fbc5 	bl	8002076 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80018ec:	2200      	movs	r2, #0
 80018ee:	f44f 7180 	mov.w	r1, #256	; 0x100
 80018f2:	4802      	ldr	r0, [pc, #8]	; (80018fc <yellow_led_hor+0x28>)
 80018f4:	f000 fbbf 	bl	8002076 <HAL_GPIO_WritePin>
}
 80018f8:	bf00      	nop
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	40010800 	.word	0x40010800

08001900 <green_led_hor>:

void green_led_hor() {
 8001900:	b580      	push	{r7, lr}
 8001902:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8001904:	2200      	movs	r2, #0
 8001906:	2140      	movs	r1, #64	; 0x40
 8001908:	4807      	ldr	r0, [pc, #28]	; (8001928 <green_led_hor+0x28>)
 800190a:	f000 fbb4 	bl	8002076 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 800190e:	2200      	movs	r2, #0
 8001910:	2180      	movs	r1, #128	; 0x80
 8001912:	4805      	ldr	r0, [pc, #20]	; (8001928 <green_led_hor+0x28>)
 8001914:	f000 fbaf 	bl	8002076 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8001918:	2201      	movs	r2, #1
 800191a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800191e:	4802      	ldr	r0, [pc, #8]	; (8001928 <green_led_hor+0x28>)
 8001920:	f000 fba9 	bl	8002076 <HAL_GPIO_WritePin>
}
 8001924:	bf00      	nop
 8001926:	bd80      	pop	{r7, pc}
 8001928:	40010800 	.word	0x40010800

0800192c <toggle_red_led>:

//**********************************************************************
//nhấp nháy đèn cần modify và tắt các đèn không modify
void toggle_red_led() {
 800192c:	b580      	push	{r7, lr}
 800192e:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_2);
 8001930:	2104      	movs	r1, #4
 8001932:	4804      	ldr	r0, [pc, #16]	; (8001944 <toggle_red_led+0x18>)
 8001934:	f000 fbb7 	bl	80020a6 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_6);
 8001938:	2140      	movs	r1, #64	; 0x40
 800193a:	4802      	ldr	r0, [pc, #8]	; (8001944 <toggle_red_led+0x18>)
 800193c:	f000 fbb3 	bl	80020a6 <HAL_GPIO_TogglePin>
}
 8001940:	bf00      	nop
 8001942:	bd80      	pop	{r7, pc}
 8001944:	40010800 	.word	0x40010800

08001948 <toggle_yellow_led>:

void toggle_yellow_led() {
 8001948:	b580      	push	{r7, lr}
 800194a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_3);
 800194c:	2108      	movs	r1, #8
 800194e:	4804      	ldr	r0, [pc, #16]	; (8001960 <toggle_yellow_led+0x18>)
 8001950:	f000 fba9 	bl	80020a6 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_7);
 8001954:	2180      	movs	r1, #128	; 0x80
 8001956:	4802      	ldr	r0, [pc, #8]	; (8001960 <toggle_yellow_led+0x18>)
 8001958:	f000 fba5 	bl	80020a6 <HAL_GPIO_TogglePin>
}
 800195c:	bf00      	nop
 800195e:	bd80      	pop	{r7, pc}
 8001960:	40010800 	.word	0x40010800

08001964 <toggle_green_led>:

void toggle_green_led() {
 8001964:	b580      	push	{r7, lr}
 8001966:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_4);
 8001968:	2110      	movs	r1, #16
 800196a:	4805      	ldr	r0, [pc, #20]	; (8001980 <toggle_green_led+0x1c>)
 800196c:	f000 fb9b 	bl	80020a6 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_8);
 8001970:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001974:	4802      	ldr	r0, [pc, #8]	; (8001980 <toggle_green_led+0x1c>)
 8001976:	f000 fb96 	bl	80020a6 <HAL_GPIO_TogglePin>
}
 800197a:	bf00      	nop
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	40010800 	.word	0x40010800

08001984 <turn_off_yellow_green>:

//**********************************************************************
//tắt các đèn không cần modify
void turn_off_yellow_green() {
 8001984:	b580      	push	{r7, lr}
 8001986:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 8001988:	2200      	movs	r2, #0
 800198a:	2108      	movs	r1, #8
 800198c:	480a      	ldr	r0, [pc, #40]	; (80019b8 <turn_off_yellow_green+0x34>)
 800198e:	f000 fb72 	bl	8002076 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001992:	2200      	movs	r2, #0
 8001994:	2110      	movs	r1, #16
 8001996:	4808      	ldr	r0, [pc, #32]	; (80019b8 <turn_off_yellow_green+0x34>)
 8001998:	f000 fb6d 	bl	8002076 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 800199c:	2200      	movs	r2, #0
 800199e:	2180      	movs	r1, #128	; 0x80
 80019a0:	4805      	ldr	r0, [pc, #20]	; (80019b8 <turn_off_yellow_green+0x34>)
 80019a2:	f000 fb68 	bl	8002076 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80019a6:	2200      	movs	r2, #0
 80019a8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80019ac:	4802      	ldr	r0, [pc, #8]	; (80019b8 <turn_off_yellow_green+0x34>)
 80019ae:	f000 fb62 	bl	8002076 <HAL_GPIO_WritePin>
}
 80019b2:	bf00      	nop
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	40010800 	.word	0x40010800

080019bc <turn_off_red_green>:

void turn_off_red_green() {
 80019bc:	b580      	push	{r7, lr}
 80019be:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
 80019c0:	2200      	movs	r2, #0
 80019c2:	2104      	movs	r1, #4
 80019c4:	480a      	ldr	r0, [pc, #40]	; (80019f0 <turn_off_red_green+0x34>)
 80019c6:	f000 fb56 	bl	8002076 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80019ca:	2200      	movs	r2, #0
 80019cc:	2110      	movs	r1, #16
 80019ce:	4808      	ldr	r0, [pc, #32]	; (80019f0 <turn_off_red_green+0x34>)
 80019d0:	f000 fb51 	bl	8002076 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 80019d4:	2200      	movs	r2, #0
 80019d6:	2140      	movs	r1, #64	; 0x40
 80019d8:	4805      	ldr	r0, [pc, #20]	; (80019f0 <turn_off_red_green+0x34>)
 80019da:	f000 fb4c 	bl	8002076 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80019de:	2200      	movs	r2, #0
 80019e0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80019e4:	4802      	ldr	r0, [pc, #8]	; (80019f0 <turn_off_red_green+0x34>)
 80019e6:	f000 fb46 	bl	8002076 <HAL_GPIO_WritePin>
}
 80019ea:	bf00      	nop
 80019ec:	bd80      	pop	{r7, pc}
 80019ee:	bf00      	nop
 80019f0:	40010800 	.word	0x40010800

080019f4 <turn_off_red_yellow>:

void turn_off_red_yellow() {
 80019f4:	b580      	push	{r7, lr}
 80019f6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
 80019f8:	2200      	movs	r2, #0
 80019fa:	2104      	movs	r1, #4
 80019fc:	4809      	ldr	r0, [pc, #36]	; (8001a24 <turn_off_red_yellow+0x30>)
 80019fe:	f000 fb3a 	bl	8002076 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 8001a02:	2200      	movs	r2, #0
 8001a04:	2108      	movs	r1, #8
 8001a06:	4807      	ldr	r0, [pc, #28]	; (8001a24 <turn_off_red_yellow+0x30>)
 8001a08:	f000 fb35 	bl	8002076 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	2140      	movs	r1, #64	; 0x40
 8001a10:	4804      	ldr	r0, [pc, #16]	; (8001a24 <turn_off_red_yellow+0x30>)
 8001a12:	f000 fb30 	bl	8002076 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8001a16:	2200      	movs	r2, #0
 8001a18:	2180      	movs	r1, #128	; 0x80
 8001a1a:	4802      	ldr	r0, [pc, #8]	; (8001a24 <turn_off_red_yellow+0x30>)
 8001a1c:	f000 fb2b 	bl	8002076 <HAL_GPIO_WritePin>
}
 8001a20:	bf00      	nop
 8001a22:	bd80      	pop	{r7, pc}
 8001a24:	40010800 	.word	0x40010800

08001a28 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a28:	f7ff fef6 	bl	8001818 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a2c:	480b      	ldr	r0, [pc, #44]	; (8001a5c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001a2e:	490c      	ldr	r1, [pc, #48]	; (8001a60 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001a30:	4a0c      	ldr	r2, [pc, #48]	; (8001a64 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001a32:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a34:	e002      	b.n	8001a3c <LoopCopyDataInit>

08001a36 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a36:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a38:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a3a:	3304      	adds	r3, #4

08001a3c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a3c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a3e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a40:	d3f9      	bcc.n	8001a36 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a42:	4a09      	ldr	r2, [pc, #36]	; (8001a68 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001a44:	4c09      	ldr	r4, [pc, #36]	; (8001a6c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001a46:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a48:	e001      	b.n	8001a4e <LoopFillZerobss>

08001a4a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a4a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a4c:	3204      	adds	r2, #4

08001a4e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a4e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a50:	d3fb      	bcc.n	8001a4a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a52:	f001 faf9 	bl	8003048 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001a56:	f7ff fcd7 	bl	8001408 <main>
  bx lr
 8001a5a:	4770      	bx	lr
  ldr r0, =_sdata
 8001a5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a60:	200000f0 	.word	0x200000f0
  ldr r2, =_sidata
 8001a64:	080030e4 	.word	0x080030e4
  ldr r2, =_sbss
 8001a68:	200000f0 	.word	0x200000f0
  ldr r4, =_ebss
 8001a6c:	20000200 	.word	0x20000200

08001a70 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001a70:	e7fe      	b.n	8001a70 <ADC1_2_IRQHandler>
	...

08001a74 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a78:	4b08      	ldr	r3, [pc, #32]	; (8001a9c <HAL_Init+0x28>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	4a07      	ldr	r2, [pc, #28]	; (8001a9c <HAL_Init+0x28>)
 8001a7e:	f043 0310 	orr.w	r3, r3, #16
 8001a82:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a84:	2003      	movs	r0, #3
 8001a86:	f000 f923 	bl	8001cd0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a8a:	200f      	movs	r0, #15
 8001a8c:	f000 f808 	bl	8001aa0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a90:	f7ff fe3a 	bl	8001708 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a94:	2300      	movs	r3, #0
}
 8001a96:	4618      	mov	r0, r3
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	40022000 	.word	0x40022000

08001aa0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b082      	sub	sp, #8
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001aa8:	4b12      	ldr	r3, [pc, #72]	; (8001af4 <HAL_InitTick+0x54>)
 8001aaa:	681a      	ldr	r2, [r3, #0]
 8001aac:	4b12      	ldr	r3, [pc, #72]	; (8001af8 <HAL_InitTick+0x58>)
 8001aae:	781b      	ldrb	r3, [r3, #0]
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ab6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001aba:	fbb2 f3f3 	udiv	r3, r2, r3
 8001abe:	4618      	mov	r0, r3
 8001ac0:	f000 f93b 	bl	8001d3a <HAL_SYSTICK_Config>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d001      	beq.n	8001ace <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001aca:	2301      	movs	r3, #1
 8001acc:	e00e      	b.n	8001aec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	2b0f      	cmp	r3, #15
 8001ad2:	d80a      	bhi.n	8001aea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	6879      	ldr	r1, [r7, #4]
 8001ad8:	f04f 30ff 	mov.w	r0, #4294967295
 8001adc:	f000 f903 	bl	8001ce6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ae0:	4a06      	ldr	r2, [pc, #24]	; (8001afc <HAL_InitTick+0x5c>)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	e000      	b.n	8001aec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001aea:	2301      	movs	r3, #1
}
 8001aec:	4618      	mov	r0, r3
 8001aee:	3708      	adds	r7, #8
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	200000e4 	.word	0x200000e4
 8001af8:	200000ec 	.word	0x200000ec
 8001afc:	200000e8 	.word	0x200000e8

08001b00 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b00:	b480      	push	{r7}
 8001b02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b04:	4b05      	ldr	r3, [pc, #20]	; (8001b1c <HAL_IncTick+0x1c>)
 8001b06:	781b      	ldrb	r3, [r3, #0]
 8001b08:	461a      	mov	r2, r3
 8001b0a:	4b05      	ldr	r3, [pc, #20]	; (8001b20 <HAL_IncTick+0x20>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4413      	add	r3, r2
 8001b10:	4a03      	ldr	r2, [pc, #12]	; (8001b20 <HAL_IncTick+0x20>)
 8001b12:	6013      	str	r3, [r2, #0]
}
 8001b14:	bf00      	nop
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bc80      	pop	{r7}
 8001b1a:	4770      	bx	lr
 8001b1c:	200000ec 	.word	0x200000ec
 8001b20:	200001fc 	.word	0x200001fc

08001b24 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	af00      	add	r7, sp, #0
  return uwTick;
 8001b28:	4b02      	ldr	r3, [pc, #8]	; (8001b34 <HAL_GetTick+0x10>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
}
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bc80      	pop	{r7}
 8001b32:	4770      	bx	lr
 8001b34:	200001fc 	.word	0x200001fc

08001b38 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b085      	sub	sp, #20
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	f003 0307 	and.w	r3, r3, #7
 8001b46:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b48:	4b0c      	ldr	r3, [pc, #48]	; (8001b7c <__NVIC_SetPriorityGrouping+0x44>)
 8001b4a:	68db      	ldr	r3, [r3, #12]
 8001b4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b4e:	68ba      	ldr	r2, [r7, #8]
 8001b50:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b54:	4013      	ands	r3, r2
 8001b56:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b5c:	68bb      	ldr	r3, [r7, #8]
 8001b5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b60:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001b64:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b6a:	4a04      	ldr	r2, [pc, #16]	; (8001b7c <__NVIC_SetPriorityGrouping+0x44>)
 8001b6c:	68bb      	ldr	r3, [r7, #8]
 8001b6e:	60d3      	str	r3, [r2, #12]
}
 8001b70:	bf00      	nop
 8001b72:	3714      	adds	r7, #20
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bc80      	pop	{r7}
 8001b78:	4770      	bx	lr
 8001b7a:	bf00      	nop
 8001b7c:	e000ed00 	.word	0xe000ed00

08001b80 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b80:	b480      	push	{r7}
 8001b82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b84:	4b04      	ldr	r3, [pc, #16]	; (8001b98 <__NVIC_GetPriorityGrouping+0x18>)
 8001b86:	68db      	ldr	r3, [r3, #12]
 8001b88:	0a1b      	lsrs	r3, r3, #8
 8001b8a:	f003 0307 	and.w	r3, r3, #7
}
 8001b8e:	4618      	mov	r0, r3
 8001b90:	46bd      	mov	sp, r7
 8001b92:	bc80      	pop	{r7}
 8001b94:	4770      	bx	lr
 8001b96:	bf00      	nop
 8001b98:	e000ed00 	.word	0xe000ed00

08001b9c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	b083      	sub	sp, #12
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ba6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	db0b      	blt.n	8001bc6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001bae:	79fb      	ldrb	r3, [r7, #7]
 8001bb0:	f003 021f 	and.w	r2, r3, #31
 8001bb4:	4906      	ldr	r1, [pc, #24]	; (8001bd0 <__NVIC_EnableIRQ+0x34>)
 8001bb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bba:	095b      	lsrs	r3, r3, #5
 8001bbc:	2001      	movs	r0, #1
 8001bbe:	fa00 f202 	lsl.w	r2, r0, r2
 8001bc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001bc6:	bf00      	nop
 8001bc8:	370c      	adds	r7, #12
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bc80      	pop	{r7}
 8001bce:	4770      	bx	lr
 8001bd0:	e000e100 	.word	0xe000e100

08001bd4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b083      	sub	sp, #12
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	4603      	mov	r3, r0
 8001bdc:	6039      	str	r1, [r7, #0]
 8001bde:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001be0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	db0a      	blt.n	8001bfe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	b2da      	uxtb	r2, r3
 8001bec:	490c      	ldr	r1, [pc, #48]	; (8001c20 <__NVIC_SetPriority+0x4c>)
 8001bee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bf2:	0112      	lsls	r2, r2, #4
 8001bf4:	b2d2      	uxtb	r2, r2
 8001bf6:	440b      	add	r3, r1
 8001bf8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bfc:	e00a      	b.n	8001c14 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	b2da      	uxtb	r2, r3
 8001c02:	4908      	ldr	r1, [pc, #32]	; (8001c24 <__NVIC_SetPriority+0x50>)
 8001c04:	79fb      	ldrb	r3, [r7, #7]
 8001c06:	f003 030f 	and.w	r3, r3, #15
 8001c0a:	3b04      	subs	r3, #4
 8001c0c:	0112      	lsls	r2, r2, #4
 8001c0e:	b2d2      	uxtb	r2, r2
 8001c10:	440b      	add	r3, r1
 8001c12:	761a      	strb	r2, [r3, #24]
}
 8001c14:	bf00      	nop
 8001c16:	370c      	adds	r7, #12
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bc80      	pop	{r7}
 8001c1c:	4770      	bx	lr
 8001c1e:	bf00      	nop
 8001c20:	e000e100 	.word	0xe000e100
 8001c24:	e000ed00 	.word	0xe000ed00

08001c28 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b089      	sub	sp, #36	; 0x24
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	60f8      	str	r0, [r7, #12]
 8001c30:	60b9      	str	r1, [r7, #8]
 8001c32:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	f003 0307 	and.w	r3, r3, #7
 8001c3a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c3c:	69fb      	ldr	r3, [r7, #28]
 8001c3e:	f1c3 0307 	rsb	r3, r3, #7
 8001c42:	2b04      	cmp	r3, #4
 8001c44:	bf28      	it	cs
 8001c46:	2304      	movcs	r3, #4
 8001c48:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c4a:	69fb      	ldr	r3, [r7, #28]
 8001c4c:	3304      	adds	r3, #4
 8001c4e:	2b06      	cmp	r3, #6
 8001c50:	d902      	bls.n	8001c58 <NVIC_EncodePriority+0x30>
 8001c52:	69fb      	ldr	r3, [r7, #28]
 8001c54:	3b03      	subs	r3, #3
 8001c56:	e000      	b.n	8001c5a <NVIC_EncodePriority+0x32>
 8001c58:	2300      	movs	r3, #0
 8001c5a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c5c:	f04f 32ff 	mov.w	r2, #4294967295
 8001c60:	69bb      	ldr	r3, [r7, #24]
 8001c62:	fa02 f303 	lsl.w	r3, r2, r3
 8001c66:	43da      	mvns	r2, r3
 8001c68:	68bb      	ldr	r3, [r7, #8]
 8001c6a:	401a      	ands	r2, r3
 8001c6c:	697b      	ldr	r3, [r7, #20]
 8001c6e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c70:	f04f 31ff 	mov.w	r1, #4294967295
 8001c74:	697b      	ldr	r3, [r7, #20]
 8001c76:	fa01 f303 	lsl.w	r3, r1, r3
 8001c7a:	43d9      	mvns	r1, r3
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c80:	4313      	orrs	r3, r2
         );
}
 8001c82:	4618      	mov	r0, r3
 8001c84:	3724      	adds	r7, #36	; 0x24
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bc80      	pop	{r7}
 8001c8a:	4770      	bx	lr

08001c8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b082      	sub	sp, #8
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	3b01      	subs	r3, #1
 8001c98:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c9c:	d301      	bcc.n	8001ca2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	e00f      	b.n	8001cc2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ca2:	4a0a      	ldr	r2, [pc, #40]	; (8001ccc <SysTick_Config+0x40>)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	3b01      	subs	r3, #1
 8001ca8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001caa:	210f      	movs	r1, #15
 8001cac:	f04f 30ff 	mov.w	r0, #4294967295
 8001cb0:	f7ff ff90 	bl	8001bd4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001cb4:	4b05      	ldr	r3, [pc, #20]	; (8001ccc <SysTick_Config+0x40>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001cba:	4b04      	ldr	r3, [pc, #16]	; (8001ccc <SysTick_Config+0x40>)
 8001cbc:	2207      	movs	r2, #7
 8001cbe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001cc0:	2300      	movs	r3, #0
}
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	3708      	adds	r7, #8
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	e000e010 	.word	0xe000e010

08001cd0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b082      	sub	sp, #8
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001cd8:	6878      	ldr	r0, [r7, #4]
 8001cda:	f7ff ff2d 	bl	8001b38 <__NVIC_SetPriorityGrouping>
}
 8001cde:	bf00      	nop
 8001ce0:	3708      	adds	r7, #8
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bd80      	pop	{r7, pc}

08001ce6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ce6:	b580      	push	{r7, lr}
 8001ce8:	b086      	sub	sp, #24
 8001cea:	af00      	add	r7, sp, #0
 8001cec:	4603      	mov	r3, r0
 8001cee:	60b9      	str	r1, [r7, #8]
 8001cf0:	607a      	str	r2, [r7, #4]
 8001cf2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001cf8:	f7ff ff42 	bl	8001b80 <__NVIC_GetPriorityGrouping>
 8001cfc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001cfe:	687a      	ldr	r2, [r7, #4]
 8001d00:	68b9      	ldr	r1, [r7, #8]
 8001d02:	6978      	ldr	r0, [r7, #20]
 8001d04:	f7ff ff90 	bl	8001c28 <NVIC_EncodePriority>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d0e:	4611      	mov	r1, r2
 8001d10:	4618      	mov	r0, r3
 8001d12:	f7ff ff5f 	bl	8001bd4 <__NVIC_SetPriority>
}
 8001d16:	bf00      	nop
 8001d18:	3718      	adds	r7, #24
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}

08001d1e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d1e:	b580      	push	{r7, lr}
 8001d20:	b082      	sub	sp, #8
 8001d22:	af00      	add	r7, sp, #0
 8001d24:	4603      	mov	r3, r0
 8001d26:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f7ff ff35 	bl	8001b9c <__NVIC_EnableIRQ>
}
 8001d32:	bf00      	nop
 8001d34:	3708      	adds	r7, #8
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}

08001d3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d3a:	b580      	push	{r7, lr}
 8001d3c:	b082      	sub	sp, #8
 8001d3e:	af00      	add	r7, sp, #0
 8001d40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d42:	6878      	ldr	r0, [r7, #4]
 8001d44:	f7ff ffa2 	bl	8001c8c <SysTick_Config>
 8001d48:	4603      	mov	r3, r0
}
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	3708      	adds	r7, #8
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
	...

08001d54 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d54:	b480      	push	{r7}
 8001d56:	b08b      	sub	sp, #44	; 0x2c
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
 8001d5c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001d62:	2300      	movs	r3, #0
 8001d64:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d66:	e148      	b.n	8001ffa <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001d68:	2201      	movs	r2, #1
 8001d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d70:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	69fa      	ldr	r2, [r7, #28]
 8001d78:	4013      	ands	r3, r2
 8001d7a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001d7c:	69ba      	ldr	r2, [r7, #24]
 8001d7e:	69fb      	ldr	r3, [r7, #28]
 8001d80:	429a      	cmp	r2, r3
 8001d82:	f040 8137 	bne.w	8001ff4 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	685b      	ldr	r3, [r3, #4]
 8001d8a:	4aa3      	ldr	r2, [pc, #652]	; (8002018 <HAL_GPIO_Init+0x2c4>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d05e      	beq.n	8001e4e <HAL_GPIO_Init+0xfa>
 8001d90:	4aa1      	ldr	r2, [pc, #644]	; (8002018 <HAL_GPIO_Init+0x2c4>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d875      	bhi.n	8001e82 <HAL_GPIO_Init+0x12e>
 8001d96:	4aa1      	ldr	r2, [pc, #644]	; (800201c <HAL_GPIO_Init+0x2c8>)
 8001d98:	4293      	cmp	r3, r2
 8001d9a:	d058      	beq.n	8001e4e <HAL_GPIO_Init+0xfa>
 8001d9c:	4a9f      	ldr	r2, [pc, #636]	; (800201c <HAL_GPIO_Init+0x2c8>)
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d86f      	bhi.n	8001e82 <HAL_GPIO_Init+0x12e>
 8001da2:	4a9f      	ldr	r2, [pc, #636]	; (8002020 <HAL_GPIO_Init+0x2cc>)
 8001da4:	4293      	cmp	r3, r2
 8001da6:	d052      	beq.n	8001e4e <HAL_GPIO_Init+0xfa>
 8001da8:	4a9d      	ldr	r2, [pc, #628]	; (8002020 <HAL_GPIO_Init+0x2cc>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d869      	bhi.n	8001e82 <HAL_GPIO_Init+0x12e>
 8001dae:	4a9d      	ldr	r2, [pc, #628]	; (8002024 <HAL_GPIO_Init+0x2d0>)
 8001db0:	4293      	cmp	r3, r2
 8001db2:	d04c      	beq.n	8001e4e <HAL_GPIO_Init+0xfa>
 8001db4:	4a9b      	ldr	r2, [pc, #620]	; (8002024 <HAL_GPIO_Init+0x2d0>)
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d863      	bhi.n	8001e82 <HAL_GPIO_Init+0x12e>
 8001dba:	4a9b      	ldr	r2, [pc, #620]	; (8002028 <HAL_GPIO_Init+0x2d4>)
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d046      	beq.n	8001e4e <HAL_GPIO_Init+0xfa>
 8001dc0:	4a99      	ldr	r2, [pc, #612]	; (8002028 <HAL_GPIO_Init+0x2d4>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d85d      	bhi.n	8001e82 <HAL_GPIO_Init+0x12e>
 8001dc6:	2b12      	cmp	r3, #18
 8001dc8:	d82a      	bhi.n	8001e20 <HAL_GPIO_Init+0xcc>
 8001dca:	2b12      	cmp	r3, #18
 8001dcc:	d859      	bhi.n	8001e82 <HAL_GPIO_Init+0x12e>
 8001dce:	a201      	add	r2, pc, #4	; (adr r2, 8001dd4 <HAL_GPIO_Init+0x80>)
 8001dd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dd4:	08001e4f 	.word	0x08001e4f
 8001dd8:	08001e29 	.word	0x08001e29
 8001ddc:	08001e3b 	.word	0x08001e3b
 8001de0:	08001e7d 	.word	0x08001e7d
 8001de4:	08001e83 	.word	0x08001e83
 8001de8:	08001e83 	.word	0x08001e83
 8001dec:	08001e83 	.word	0x08001e83
 8001df0:	08001e83 	.word	0x08001e83
 8001df4:	08001e83 	.word	0x08001e83
 8001df8:	08001e83 	.word	0x08001e83
 8001dfc:	08001e83 	.word	0x08001e83
 8001e00:	08001e83 	.word	0x08001e83
 8001e04:	08001e83 	.word	0x08001e83
 8001e08:	08001e83 	.word	0x08001e83
 8001e0c:	08001e83 	.word	0x08001e83
 8001e10:	08001e83 	.word	0x08001e83
 8001e14:	08001e83 	.word	0x08001e83
 8001e18:	08001e31 	.word	0x08001e31
 8001e1c:	08001e45 	.word	0x08001e45
 8001e20:	4a82      	ldr	r2, [pc, #520]	; (800202c <HAL_GPIO_Init+0x2d8>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d013      	beq.n	8001e4e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001e26:	e02c      	b.n	8001e82 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	68db      	ldr	r3, [r3, #12]
 8001e2c:	623b      	str	r3, [r7, #32]
          break;
 8001e2e:	e029      	b.n	8001e84 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	68db      	ldr	r3, [r3, #12]
 8001e34:	3304      	adds	r3, #4
 8001e36:	623b      	str	r3, [r7, #32]
          break;
 8001e38:	e024      	b.n	8001e84 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	68db      	ldr	r3, [r3, #12]
 8001e3e:	3308      	adds	r3, #8
 8001e40:	623b      	str	r3, [r7, #32]
          break;
 8001e42:	e01f      	b.n	8001e84 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	68db      	ldr	r3, [r3, #12]
 8001e48:	330c      	adds	r3, #12
 8001e4a:	623b      	str	r3, [r7, #32]
          break;
 8001e4c:	e01a      	b.n	8001e84 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	689b      	ldr	r3, [r3, #8]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d102      	bne.n	8001e5c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001e56:	2304      	movs	r3, #4
 8001e58:	623b      	str	r3, [r7, #32]
          break;
 8001e5a:	e013      	b.n	8001e84 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	689b      	ldr	r3, [r3, #8]
 8001e60:	2b01      	cmp	r3, #1
 8001e62:	d105      	bne.n	8001e70 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e64:	2308      	movs	r3, #8
 8001e66:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	69fa      	ldr	r2, [r7, #28]
 8001e6c:	611a      	str	r2, [r3, #16]
          break;
 8001e6e:	e009      	b.n	8001e84 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e70:	2308      	movs	r3, #8
 8001e72:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	69fa      	ldr	r2, [r7, #28]
 8001e78:	615a      	str	r2, [r3, #20]
          break;
 8001e7a:	e003      	b.n	8001e84 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	623b      	str	r3, [r7, #32]
          break;
 8001e80:	e000      	b.n	8001e84 <HAL_GPIO_Init+0x130>
          break;
 8001e82:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001e84:	69bb      	ldr	r3, [r7, #24]
 8001e86:	2bff      	cmp	r3, #255	; 0xff
 8001e88:	d801      	bhi.n	8001e8e <HAL_GPIO_Init+0x13a>
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	e001      	b.n	8001e92 <HAL_GPIO_Init+0x13e>
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	3304      	adds	r3, #4
 8001e92:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001e94:	69bb      	ldr	r3, [r7, #24]
 8001e96:	2bff      	cmp	r3, #255	; 0xff
 8001e98:	d802      	bhi.n	8001ea0 <HAL_GPIO_Init+0x14c>
 8001e9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e9c:	009b      	lsls	r3, r3, #2
 8001e9e:	e002      	b.n	8001ea6 <HAL_GPIO_Init+0x152>
 8001ea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ea2:	3b08      	subs	r3, #8
 8001ea4:	009b      	lsls	r3, r3, #2
 8001ea6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001ea8:	697b      	ldr	r3, [r7, #20]
 8001eaa:	681a      	ldr	r2, [r3, #0]
 8001eac:	210f      	movs	r1, #15
 8001eae:	693b      	ldr	r3, [r7, #16]
 8001eb0:	fa01 f303 	lsl.w	r3, r1, r3
 8001eb4:	43db      	mvns	r3, r3
 8001eb6:	401a      	ands	r2, r3
 8001eb8:	6a39      	ldr	r1, [r7, #32]
 8001eba:	693b      	ldr	r3, [r7, #16]
 8001ebc:	fa01 f303 	lsl.w	r3, r1, r3
 8001ec0:	431a      	orrs	r2, r3
 8001ec2:	697b      	ldr	r3, [r7, #20]
 8001ec4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	f000 8090 	beq.w	8001ff4 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001ed4:	4b56      	ldr	r3, [pc, #344]	; (8002030 <HAL_GPIO_Init+0x2dc>)
 8001ed6:	699b      	ldr	r3, [r3, #24]
 8001ed8:	4a55      	ldr	r2, [pc, #340]	; (8002030 <HAL_GPIO_Init+0x2dc>)
 8001eda:	f043 0301 	orr.w	r3, r3, #1
 8001ede:	6193      	str	r3, [r2, #24]
 8001ee0:	4b53      	ldr	r3, [pc, #332]	; (8002030 <HAL_GPIO_Init+0x2dc>)
 8001ee2:	699b      	ldr	r3, [r3, #24]
 8001ee4:	f003 0301 	and.w	r3, r3, #1
 8001ee8:	60bb      	str	r3, [r7, #8]
 8001eea:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001eec:	4a51      	ldr	r2, [pc, #324]	; (8002034 <HAL_GPIO_Init+0x2e0>)
 8001eee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ef0:	089b      	lsrs	r3, r3, #2
 8001ef2:	3302      	adds	r3, #2
 8001ef4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ef8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001efc:	f003 0303 	and.w	r3, r3, #3
 8001f00:	009b      	lsls	r3, r3, #2
 8001f02:	220f      	movs	r2, #15
 8001f04:	fa02 f303 	lsl.w	r3, r2, r3
 8001f08:	43db      	mvns	r3, r3
 8001f0a:	68fa      	ldr	r2, [r7, #12]
 8001f0c:	4013      	ands	r3, r2
 8001f0e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	4a49      	ldr	r2, [pc, #292]	; (8002038 <HAL_GPIO_Init+0x2e4>)
 8001f14:	4293      	cmp	r3, r2
 8001f16:	d00d      	beq.n	8001f34 <HAL_GPIO_Init+0x1e0>
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	4a48      	ldr	r2, [pc, #288]	; (800203c <HAL_GPIO_Init+0x2e8>)
 8001f1c:	4293      	cmp	r3, r2
 8001f1e:	d007      	beq.n	8001f30 <HAL_GPIO_Init+0x1dc>
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	4a47      	ldr	r2, [pc, #284]	; (8002040 <HAL_GPIO_Init+0x2ec>)
 8001f24:	4293      	cmp	r3, r2
 8001f26:	d101      	bne.n	8001f2c <HAL_GPIO_Init+0x1d8>
 8001f28:	2302      	movs	r3, #2
 8001f2a:	e004      	b.n	8001f36 <HAL_GPIO_Init+0x1e2>
 8001f2c:	2303      	movs	r3, #3
 8001f2e:	e002      	b.n	8001f36 <HAL_GPIO_Init+0x1e2>
 8001f30:	2301      	movs	r3, #1
 8001f32:	e000      	b.n	8001f36 <HAL_GPIO_Init+0x1e2>
 8001f34:	2300      	movs	r3, #0
 8001f36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f38:	f002 0203 	and.w	r2, r2, #3
 8001f3c:	0092      	lsls	r2, r2, #2
 8001f3e:	4093      	lsls	r3, r2
 8001f40:	68fa      	ldr	r2, [r7, #12]
 8001f42:	4313      	orrs	r3, r2
 8001f44:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001f46:	493b      	ldr	r1, [pc, #236]	; (8002034 <HAL_GPIO_Init+0x2e0>)
 8001f48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f4a:	089b      	lsrs	r3, r3, #2
 8001f4c:	3302      	adds	r3, #2
 8001f4e:	68fa      	ldr	r2, [r7, #12]
 8001f50:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d006      	beq.n	8001f6e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001f60:	4b38      	ldr	r3, [pc, #224]	; (8002044 <HAL_GPIO_Init+0x2f0>)
 8001f62:	689a      	ldr	r2, [r3, #8]
 8001f64:	4937      	ldr	r1, [pc, #220]	; (8002044 <HAL_GPIO_Init+0x2f0>)
 8001f66:	69bb      	ldr	r3, [r7, #24]
 8001f68:	4313      	orrs	r3, r2
 8001f6a:	608b      	str	r3, [r1, #8]
 8001f6c:	e006      	b.n	8001f7c <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001f6e:	4b35      	ldr	r3, [pc, #212]	; (8002044 <HAL_GPIO_Init+0x2f0>)
 8001f70:	689a      	ldr	r2, [r3, #8]
 8001f72:	69bb      	ldr	r3, [r7, #24]
 8001f74:	43db      	mvns	r3, r3
 8001f76:	4933      	ldr	r1, [pc, #204]	; (8002044 <HAL_GPIO_Init+0x2f0>)
 8001f78:	4013      	ands	r3, r2
 8001f7a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d006      	beq.n	8001f96 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001f88:	4b2e      	ldr	r3, [pc, #184]	; (8002044 <HAL_GPIO_Init+0x2f0>)
 8001f8a:	68da      	ldr	r2, [r3, #12]
 8001f8c:	492d      	ldr	r1, [pc, #180]	; (8002044 <HAL_GPIO_Init+0x2f0>)
 8001f8e:	69bb      	ldr	r3, [r7, #24]
 8001f90:	4313      	orrs	r3, r2
 8001f92:	60cb      	str	r3, [r1, #12]
 8001f94:	e006      	b.n	8001fa4 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001f96:	4b2b      	ldr	r3, [pc, #172]	; (8002044 <HAL_GPIO_Init+0x2f0>)
 8001f98:	68da      	ldr	r2, [r3, #12]
 8001f9a:	69bb      	ldr	r3, [r7, #24]
 8001f9c:	43db      	mvns	r3, r3
 8001f9e:	4929      	ldr	r1, [pc, #164]	; (8002044 <HAL_GPIO_Init+0x2f0>)
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d006      	beq.n	8001fbe <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001fb0:	4b24      	ldr	r3, [pc, #144]	; (8002044 <HAL_GPIO_Init+0x2f0>)
 8001fb2:	685a      	ldr	r2, [r3, #4]
 8001fb4:	4923      	ldr	r1, [pc, #140]	; (8002044 <HAL_GPIO_Init+0x2f0>)
 8001fb6:	69bb      	ldr	r3, [r7, #24]
 8001fb8:	4313      	orrs	r3, r2
 8001fba:	604b      	str	r3, [r1, #4]
 8001fbc:	e006      	b.n	8001fcc <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001fbe:	4b21      	ldr	r3, [pc, #132]	; (8002044 <HAL_GPIO_Init+0x2f0>)
 8001fc0:	685a      	ldr	r2, [r3, #4]
 8001fc2:	69bb      	ldr	r3, [r7, #24]
 8001fc4:	43db      	mvns	r3, r3
 8001fc6:	491f      	ldr	r1, [pc, #124]	; (8002044 <HAL_GPIO_Init+0x2f0>)
 8001fc8:	4013      	ands	r3, r2
 8001fca:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d006      	beq.n	8001fe6 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001fd8:	4b1a      	ldr	r3, [pc, #104]	; (8002044 <HAL_GPIO_Init+0x2f0>)
 8001fda:	681a      	ldr	r2, [r3, #0]
 8001fdc:	4919      	ldr	r1, [pc, #100]	; (8002044 <HAL_GPIO_Init+0x2f0>)
 8001fde:	69bb      	ldr	r3, [r7, #24]
 8001fe0:	4313      	orrs	r3, r2
 8001fe2:	600b      	str	r3, [r1, #0]
 8001fe4:	e006      	b.n	8001ff4 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001fe6:	4b17      	ldr	r3, [pc, #92]	; (8002044 <HAL_GPIO_Init+0x2f0>)
 8001fe8:	681a      	ldr	r2, [r3, #0]
 8001fea:	69bb      	ldr	r3, [r7, #24]
 8001fec:	43db      	mvns	r3, r3
 8001fee:	4915      	ldr	r1, [pc, #84]	; (8002044 <HAL_GPIO_Init+0x2f0>)
 8001ff0:	4013      	ands	r3, r2
 8001ff2:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001ff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ff6:	3301      	adds	r3, #1
 8001ff8:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	681a      	ldr	r2, [r3, #0]
 8001ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002000:	fa22 f303 	lsr.w	r3, r2, r3
 8002004:	2b00      	cmp	r3, #0
 8002006:	f47f aeaf 	bne.w	8001d68 <HAL_GPIO_Init+0x14>
  }
}
 800200a:	bf00      	nop
 800200c:	bf00      	nop
 800200e:	372c      	adds	r7, #44	; 0x2c
 8002010:	46bd      	mov	sp, r7
 8002012:	bc80      	pop	{r7}
 8002014:	4770      	bx	lr
 8002016:	bf00      	nop
 8002018:	10320000 	.word	0x10320000
 800201c:	10310000 	.word	0x10310000
 8002020:	10220000 	.word	0x10220000
 8002024:	10210000 	.word	0x10210000
 8002028:	10120000 	.word	0x10120000
 800202c:	10110000 	.word	0x10110000
 8002030:	40021000 	.word	0x40021000
 8002034:	40010000 	.word	0x40010000
 8002038:	40010800 	.word	0x40010800
 800203c:	40010c00 	.word	0x40010c00
 8002040:	40011000 	.word	0x40011000
 8002044:	40010400 	.word	0x40010400

08002048 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002048:	b480      	push	{r7}
 800204a:	b085      	sub	sp, #20
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
 8002050:	460b      	mov	r3, r1
 8002052:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	689a      	ldr	r2, [r3, #8]
 8002058:	887b      	ldrh	r3, [r7, #2]
 800205a:	4013      	ands	r3, r2
 800205c:	2b00      	cmp	r3, #0
 800205e:	d002      	beq.n	8002066 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002060:	2301      	movs	r3, #1
 8002062:	73fb      	strb	r3, [r7, #15]
 8002064:	e001      	b.n	800206a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002066:	2300      	movs	r3, #0
 8002068:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800206a:	7bfb      	ldrb	r3, [r7, #15]
}
 800206c:	4618      	mov	r0, r3
 800206e:	3714      	adds	r7, #20
 8002070:	46bd      	mov	sp, r7
 8002072:	bc80      	pop	{r7}
 8002074:	4770      	bx	lr

08002076 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002076:	b480      	push	{r7}
 8002078:	b083      	sub	sp, #12
 800207a:	af00      	add	r7, sp, #0
 800207c:	6078      	str	r0, [r7, #4]
 800207e:	460b      	mov	r3, r1
 8002080:	807b      	strh	r3, [r7, #2]
 8002082:	4613      	mov	r3, r2
 8002084:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002086:	787b      	ldrb	r3, [r7, #1]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d003      	beq.n	8002094 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800208c:	887a      	ldrh	r2, [r7, #2]
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002092:	e003      	b.n	800209c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002094:	887b      	ldrh	r3, [r7, #2]
 8002096:	041a      	lsls	r2, r3, #16
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	611a      	str	r2, [r3, #16]
}
 800209c:	bf00      	nop
 800209e:	370c      	adds	r7, #12
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bc80      	pop	{r7}
 80020a4:	4770      	bx	lr

080020a6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80020a6:	b480      	push	{r7}
 80020a8:	b085      	sub	sp, #20
 80020aa:	af00      	add	r7, sp, #0
 80020ac:	6078      	str	r0, [r7, #4]
 80020ae:	460b      	mov	r3, r1
 80020b0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	68db      	ldr	r3, [r3, #12]
 80020b6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80020b8:	887a      	ldrh	r2, [r7, #2]
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	4013      	ands	r3, r2
 80020be:	041a      	lsls	r2, r3, #16
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	43d9      	mvns	r1, r3
 80020c4:	887b      	ldrh	r3, [r7, #2]
 80020c6:	400b      	ands	r3, r1
 80020c8:	431a      	orrs	r2, r3
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	611a      	str	r2, [r3, #16]
}
 80020ce:	bf00      	nop
 80020d0:	3714      	adds	r7, #20
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bc80      	pop	{r7}
 80020d6:	4770      	bx	lr

080020d8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b086      	sub	sp, #24
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d101      	bne.n	80020ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80020e6:	2301      	movs	r3, #1
 80020e8:	e26c      	b.n	80025c4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f003 0301 	and.w	r3, r3, #1
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	f000 8087 	beq.w	8002206 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80020f8:	4b92      	ldr	r3, [pc, #584]	; (8002344 <HAL_RCC_OscConfig+0x26c>)
 80020fa:	685b      	ldr	r3, [r3, #4]
 80020fc:	f003 030c 	and.w	r3, r3, #12
 8002100:	2b04      	cmp	r3, #4
 8002102:	d00c      	beq.n	800211e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002104:	4b8f      	ldr	r3, [pc, #572]	; (8002344 <HAL_RCC_OscConfig+0x26c>)
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	f003 030c 	and.w	r3, r3, #12
 800210c:	2b08      	cmp	r3, #8
 800210e:	d112      	bne.n	8002136 <HAL_RCC_OscConfig+0x5e>
 8002110:	4b8c      	ldr	r3, [pc, #560]	; (8002344 <HAL_RCC_OscConfig+0x26c>)
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002118:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800211c:	d10b      	bne.n	8002136 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800211e:	4b89      	ldr	r3, [pc, #548]	; (8002344 <HAL_RCC_OscConfig+0x26c>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002126:	2b00      	cmp	r3, #0
 8002128:	d06c      	beq.n	8002204 <HAL_RCC_OscConfig+0x12c>
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	2b00      	cmp	r3, #0
 8002130:	d168      	bne.n	8002204 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002132:	2301      	movs	r3, #1
 8002134:	e246      	b.n	80025c4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800213e:	d106      	bne.n	800214e <HAL_RCC_OscConfig+0x76>
 8002140:	4b80      	ldr	r3, [pc, #512]	; (8002344 <HAL_RCC_OscConfig+0x26c>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a7f      	ldr	r2, [pc, #508]	; (8002344 <HAL_RCC_OscConfig+0x26c>)
 8002146:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800214a:	6013      	str	r3, [r2, #0]
 800214c:	e02e      	b.n	80021ac <HAL_RCC_OscConfig+0xd4>
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	2b00      	cmp	r3, #0
 8002154:	d10c      	bne.n	8002170 <HAL_RCC_OscConfig+0x98>
 8002156:	4b7b      	ldr	r3, [pc, #492]	; (8002344 <HAL_RCC_OscConfig+0x26c>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	4a7a      	ldr	r2, [pc, #488]	; (8002344 <HAL_RCC_OscConfig+0x26c>)
 800215c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002160:	6013      	str	r3, [r2, #0]
 8002162:	4b78      	ldr	r3, [pc, #480]	; (8002344 <HAL_RCC_OscConfig+0x26c>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	4a77      	ldr	r2, [pc, #476]	; (8002344 <HAL_RCC_OscConfig+0x26c>)
 8002168:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800216c:	6013      	str	r3, [r2, #0]
 800216e:	e01d      	b.n	80021ac <HAL_RCC_OscConfig+0xd4>
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002178:	d10c      	bne.n	8002194 <HAL_RCC_OscConfig+0xbc>
 800217a:	4b72      	ldr	r3, [pc, #456]	; (8002344 <HAL_RCC_OscConfig+0x26c>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	4a71      	ldr	r2, [pc, #452]	; (8002344 <HAL_RCC_OscConfig+0x26c>)
 8002180:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002184:	6013      	str	r3, [r2, #0]
 8002186:	4b6f      	ldr	r3, [pc, #444]	; (8002344 <HAL_RCC_OscConfig+0x26c>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	4a6e      	ldr	r2, [pc, #440]	; (8002344 <HAL_RCC_OscConfig+0x26c>)
 800218c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002190:	6013      	str	r3, [r2, #0]
 8002192:	e00b      	b.n	80021ac <HAL_RCC_OscConfig+0xd4>
 8002194:	4b6b      	ldr	r3, [pc, #428]	; (8002344 <HAL_RCC_OscConfig+0x26c>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4a6a      	ldr	r2, [pc, #424]	; (8002344 <HAL_RCC_OscConfig+0x26c>)
 800219a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800219e:	6013      	str	r3, [r2, #0]
 80021a0:	4b68      	ldr	r3, [pc, #416]	; (8002344 <HAL_RCC_OscConfig+0x26c>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	4a67      	ldr	r2, [pc, #412]	; (8002344 <HAL_RCC_OscConfig+0x26c>)
 80021a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80021aa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d013      	beq.n	80021dc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021b4:	f7ff fcb6 	bl	8001b24 <HAL_GetTick>
 80021b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021ba:	e008      	b.n	80021ce <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021bc:	f7ff fcb2 	bl	8001b24 <HAL_GetTick>
 80021c0:	4602      	mov	r2, r0
 80021c2:	693b      	ldr	r3, [r7, #16]
 80021c4:	1ad3      	subs	r3, r2, r3
 80021c6:	2b64      	cmp	r3, #100	; 0x64
 80021c8:	d901      	bls.n	80021ce <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80021ca:	2303      	movs	r3, #3
 80021cc:	e1fa      	b.n	80025c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021ce:	4b5d      	ldr	r3, [pc, #372]	; (8002344 <HAL_RCC_OscConfig+0x26c>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d0f0      	beq.n	80021bc <HAL_RCC_OscConfig+0xe4>
 80021da:	e014      	b.n	8002206 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021dc:	f7ff fca2 	bl	8001b24 <HAL_GetTick>
 80021e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021e2:	e008      	b.n	80021f6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021e4:	f7ff fc9e 	bl	8001b24 <HAL_GetTick>
 80021e8:	4602      	mov	r2, r0
 80021ea:	693b      	ldr	r3, [r7, #16]
 80021ec:	1ad3      	subs	r3, r2, r3
 80021ee:	2b64      	cmp	r3, #100	; 0x64
 80021f0:	d901      	bls.n	80021f6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80021f2:	2303      	movs	r3, #3
 80021f4:	e1e6      	b.n	80025c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021f6:	4b53      	ldr	r3, [pc, #332]	; (8002344 <HAL_RCC_OscConfig+0x26c>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d1f0      	bne.n	80021e4 <HAL_RCC_OscConfig+0x10c>
 8002202:	e000      	b.n	8002206 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002204:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f003 0302 	and.w	r3, r3, #2
 800220e:	2b00      	cmp	r3, #0
 8002210:	d063      	beq.n	80022da <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002212:	4b4c      	ldr	r3, [pc, #304]	; (8002344 <HAL_RCC_OscConfig+0x26c>)
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	f003 030c 	and.w	r3, r3, #12
 800221a:	2b00      	cmp	r3, #0
 800221c:	d00b      	beq.n	8002236 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800221e:	4b49      	ldr	r3, [pc, #292]	; (8002344 <HAL_RCC_OscConfig+0x26c>)
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	f003 030c 	and.w	r3, r3, #12
 8002226:	2b08      	cmp	r3, #8
 8002228:	d11c      	bne.n	8002264 <HAL_RCC_OscConfig+0x18c>
 800222a:	4b46      	ldr	r3, [pc, #280]	; (8002344 <HAL_RCC_OscConfig+0x26c>)
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002232:	2b00      	cmp	r3, #0
 8002234:	d116      	bne.n	8002264 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002236:	4b43      	ldr	r3, [pc, #268]	; (8002344 <HAL_RCC_OscConfig+0x26c>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f003 0302 	and.w	r3, r3, #2
 800223e:	2b00      	cmp	r3, #0
 8002240:	d005      	beq.n	800224e <HAL_RCC_OscConfig+0x176>
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	691b      	ldr	r3, [r3, #16]
 8002246:	2b01      	cmp	r3, #1
 8002248:	d001      	beq.n	800224e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800224a:	2301      	movs	r3, #1
 800224c:	e1ba      	b.n	80025c4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800224e:	4b3d      	ldr	r3, [pc, #244]	; (8002344 <HAL_RCC_OscConfig+0x26c>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	695b      	ldr	r3, [r3, #20]
 800225a:	00db      	lsls	r3, r3, #3
 800225c:	4939      	ldr	r1, [pc, #228]	; (8002344 <HAL_RCC_OscConfig+0x26c>)
 800225e:	4313      	orrs	r3, r2
 8002260:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002262:	e03a      	b.n	80022da <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	691b      	ldr	r3, [r3, #16]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d020      	beq.n	80022ae <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800226c:	4b36      	ldr	r3, [pc, #216]	; (8002348 <HAL_RCC_OscConfig+0x270>)
 800226e:	2201      	movs	r2, #1
 8002270:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002272:	f7ff fc57 	bl	8001b24 <HAL_GetTick>
 8002276:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002278:	e008      	b.n	800228c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800227a:	f7ff fc53 	bl	8001b24 <HAL_GetTick>
 800227e:	4602      	mov	r2, r0
 8002280:	693b      	ldr	r3, [r7, #16]
 8002282:	1ad3      	subs	r3, r2, r3
 8002284:	2b02      	cmp	r3, #2
 8002286:	d901      	bls.n	800228c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002288:	2303      	movs	r3, #3
 800228a:	e19b      	b.n	80025c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800228c:	4b2d      	ldr	r3, [pc, #180]	; (8002344 <HAL_RCC_OscConfig+0x26c>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f003 0302 	and.w	r3, r3, #2
 8002294:	2b00      	cmp	r3, #0
 8002296:	d0f0      	beq.n	800227a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002298:	4b2a      	ldr	r3, [pc, #168]	; (8002344 <HAL_RCC_OscConfig+0x26c>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	695b      	ldr	r3, [r3, #20]
 80022a4:	00db      	lsls	r3, r3, #3
 80022a6:	4927      	ldr	r1, [pc, #156]	; (8002344 <HAL_RCC_OscConfig+0x26c>)
 80022a8:	4313      	orrs	r3, r2
 80022aa:	600b      	str	r3, [r1, #0]
 80022ac:	e015      	b.n	80022da <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80022ae:	4b26      	ldr	r3, [pc, #152]	; (8002348 <HAL_RCC_OscConfig+0x270>)
 80022b0:	2200      	movs	r2, #0
 80022b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022b4:	f7ff fc36 	bl	8001b24 <HAL_GetTick>
 80022b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022ba:	e008      	b.n	80022ce <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022bc:	f7ff fc32 	bl	8001b24 <HAL_GetTick>
 80022c0:	4602      	mov	r2, r0
 80022c2:	693b      	ldr	r3, [r7, #16]
 80022c4:	1ad3      	subs	r3, r2, r3
 80022c6:	2b02      	cmp	r3, #2
 80022c8:	d901      	bls.n	80022ce <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80022ca:	2303      	movs	r3, #3
 80022cc:	e17a      	b.n	80025c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022ce:	4b1d      	ldr	r3, [pc, #116]	; (8002344 <HAL_RCC_OscConfig+0x26c>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f003 0302 	and.w	r3, r3, #2
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d1f0      	bne.n	80022bc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f003 0308 	and.w	r3, r3, #8
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d03a      	beq.n	800235c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	699b      	ldr	r3, [r3, #24]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d019      	beq.n	8002322 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80022ee:	4b17      	ldr	r3, [pc, #92]	; (800234c <HAL_RCC_OscConfig+0x274>)
 80022f0:	2201      	movs	r2, #1
 80022f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022f4:	f7ff fc16 	bl	8001b24 <HAL_GetTick>
 80022f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022fa:	e008      	b.n	800230e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022fc:	f7ff fc12 	bl	8001b24 <HAL_GetTick>
 8002300:	4602      	mov	r2, r0
 8002302:	693b      	ldr	r3, [r7, #16]
 8002304:	1ad3      	subs	r3, r2, r3
 8002306:	2b02      	cmp	r3, #2
 8002308:	d901      	bls.n	800230e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800230a:	2303      	movs	r3, #3
 800230c:	e15a      	b.n	80025c4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800230e:	4b0d      	ldr	r3, [pc, #52]	; (8002344 <HAL_RCC_OscConfig+0x26c>)
 8002310:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002312:	f003 0302 	and.w	r3, r3, #2
 8002316:	2b00      	cmp	r3, #0
 8002318:	d0f0      	beq.n	80022fc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800231a:	2001      	movs	r0, #1
 800231c:	f000 fa9a 	bl	8002854 <RCC_Delay>
 8002320:	e01c      	b.n	800235c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002322:	4b0a      	ldr	r3, [pc, #40]	; (800234c <HAL_RCC_OscConfig+0x274>)
 8002324:	2200      	movs	r2, #0
 8002326:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002328:	f7ff fbfc 	bl	8001b24 <HAL_GetTick>
 800232c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800232e:	e00f      	b.n	8002350 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002330:	f7ff fbf8 	bl	8001b24 <HAL_GetTick>
 8002334:	4602      	mov	r2, r0
 8002336:	693b      	ldr	r3, [r7, #16]
 8002338:	1ad3      	subs	r3, r2, r3
 800233a:	2b02      	cmp	r3, #2
 800233c:	d908      	bls.n	8002350 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800233e:	2303      	movs	r3, #3
 8002340:	e140      	b.n	80025c4 <HAL_RCC_OscConfig+0x4ec>
 8002342:	bf00      	nop
 8002344:	40021000 	.word	0x40021000
 8002348:	42420000 	.word	0x42420000
 800234c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002350:	4b9e      	ldr	r3, [pc, #632]	; (80025cc <HAL_RCC_OscConfig+0x4f4>)
 8002352:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002354:	f003 0302 	and.w	r3, r3, #2
 8002358:	2b00      	cmp	r3, #0
 800235a:	d1e9      	bne.n	8002330 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f003 0304 	and.w	r3, r3, #4
 8002364:	2b00      	cmp	r3, #0
 8002366:	f000 80a6 	beq.w	80024b6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800236a:	2300      	movs	r3, #0
 800236c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800236e:	4b97      	ldr	r3, [pc, #604]	; (80025cc <HAL_RCC_OscConfig+0x4f4>)
 8002370:	69db      	ldr	r3, [r3, #28]
 8002372:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002376:	2b00      	cmp	r3, #0
 8002378:	d10d      	bne.n	8002396 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800237a:	4b94      	ldr	r3, [pc, #592]	; (80025cc <HAL_RCC_OscConfig+0x4f4>)
 800237c:	69db      	ldr	r3, [r3, #28]
 800237e:	4a93      	ldr	r2, [pc, #588]	; (80025cc <HAL_RCC_OscConfig+0x4f4>)
 8002380:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002384:	61d3      	str	r3, [r2, #28]
 8002386:	4b91      	ldr	r3, [pc, #580]	; (80025cc <HAL_RCC_OscConfig+0x4f4>)
 8002388:	69db      	ldr	r3, [r3, #28]
 800238a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800238e:	60bb      	str	r3, [r7, #8]
 8002390:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002392:	2301      	movs	r3, #1
 8002394:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002396:	4b8e      	ldr	r3, [pc, #568]	; (80025d0 <HAL_RCC_OscConfig+0x4f8>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d118      	bne.n	80023d4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80023a2:	4b8b      	ldr	r3, [pc, #556]	; (80025d0 <HAL_RCC_OscConfig+0x4f8>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	4a8a      	ldr	r2, [pc, #552]	; (80025d0 <HAL_RCC_OscConfig+0x4f8>)
 80023a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80023ae:	f7ff fbb9 	bl	8001b24 <HAL_GetTick>
 80023b2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023b4:	e008      	b.n	80023c8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023b6:	f7ff fbb5 	bl	8001b24 <HAL_GetTick>
 80023ba:	4602      	mov	r2, r0
 80023bc:	693b      	ldr	r3, [r7, #16]
 80023be:	1ad3      	subs	r3, r2, r3
 80023c0:	2b64      	cmp	r3, #100	; 0x64
 80023c2:	d901      	bls.n	80023c8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80023c4:	2303      	movs	r3, #3
 80023c6:	e0fd      	b.n	80025c4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023c8:	4b81      	ldr	r3, [pc, #516]	; (80025d0 <HAL_RCC_OscConfig+0x4f8>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d0f0      	beq.n	80023b6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	68db      	ldr	r3, [r3, #12]
 80023d8:	2b01      	cmp	r3, #1
 80023da:	d106      	bne.n	80023ea <HAL_RCC_OscConfig+0x312>
 80023dc:	4b7b      	ldr	r3, [pc, #492]	; (80025cc <HAL_RCC_OscConfig+0x4f4>)
 80023de:	6a1b      	ldr	r3, [r3, #32]
 80023e0:	4a7a      	ldr	r2, [pc, #488]	; (80025cc <HAL_RCC_OscConfig+0x4f4>)
 80023e2:	f043 0301 	orr.w	r3, r3, #1
 80023e6:	6213      	str	r3, [r2, #32]
 80023e8:	e02d      	b.n	8002446 <HAL_RCC_OscConfig+0x36e>
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	68db      	ldr	r3, [r3, #12]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d10c      	bne.n	800240c <HAL_RCC_OscConfig+0x334>
 80023f2:	4b76      	ldr	r3, [pc, #472]	; (80025cc <HAL_RCC_OscConfig+0x4f4>)
 80023f4:	6a1b      	ldr	r3, [r3, #32]
 80023f6:	4a75      	ldr	r2, [pc, #468]	; (80025cc <HAL_RCC_OscConfig+0x4f4>)
 80023f8:	f023 0301 	bic.w	r3, r3, #1
 80023fc:	6213      	str	r3, [r2, #32]
 80023fe:	4b73      	ldr	r3, [pc, #460]	; (80025cc <HAL_RCC_OscConfig+0x4f4>)
 8002400:	6a1b      	ldr	r3, [r3, #32]
 8002402:	4a72      	ldr	r2, [pc, #456]	; (80025cc <HAL_RCC_OscConfig+0x4f4>)
 8002404:	f023 0304 	bic.w	r3, r3, #4
 8002408:	6213      	str	r3, [r2, #32]
 800240a:	e01c      	b.n	8002446 <HAL_RCC_OscConfig+0x36e>
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	68db      	ldr	r3, [r3, #12]
 8002410:	2b05      	cmp	r3, #5
 8002412:	d10c      	bne.n	800242e <HAL_RCC_OscConfig+0x356>
 8002414:	4b6d      	ldr	r3, [pc, #436]	; (80025cc <HAL_RCC_OscConfig+0x4f4>)
 8002416:	6a1b      	ldr	r3, [r3, #32]
 8002418:	4a6c      	ldr	r2, [pc, #432]	; (80025cc <HAL_RCC_OscConfig+0x4f4>)
 800241a:	f043 0304 	orr.w	r3, r3, #4
 800241e:	6213      	str	r3, [r2, #32]
 8002420:	4b6a      	ldr	r3, [pc, #424]	; (80025cc <HAL_RCC_OscConfig+0x4f4>)
 8002422:	6a1b      	ldr	r3, [r3, #32]
 8002424:	4a69      	ldr	r2, [pc, #420]	; (80025cc <HAL_RCC_OscConfig+0x4f4>)
 8002426:	f043 0301 	orr.w	r3, r3, #1
 800242a:	6213      	str	r3, [r2, #32]
 800242c:	e00b      	b.n	8002446 <HAL_RCC_OscConfig+0x36e>
 800242e:	4b67      	ldr	r3, [pc, #412]	; (80025cc <HAL_RCC_OscConfig+0x4f4>)
 8002430:	6a1b      	ldr	r3, [r3, #32]
 8002432:	4a66      	ldr	r2, [pc, #408]	; (80025cc <HAL_RCC_OscConfig+0x4f4>)
 8002434:	f023 0301 	bic.w	r3, r3, #1
 8002438:	6213      	str	r3, [r2, #32]
 800243a:	4b64      	ldr	r3, [pc, #400]	; (80025cc <HAL_RCC_OscConfig+0x4f4>)
 800243c:	6a1b      	ldr	r3, [r3, #32]
 800243e:	4a63      	ldr	r2, [pc, #396]	; (80025cc <HAL_RCC_OscConfig+0x4f4>)
 8002440:	f023 0304 	bic.w	r3, r3, #4
 8002444:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	68db      	ldr	r3, [r3, #12]
 800244a:	2b00      	cmp	r3, #0
 800244c:	d015      	beq.n	800247a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800244e:	f7ff fb69 	bl	8001b24 <HAL_GetTick>
 8002452:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002454:	e00a      	b.n	800246c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002456:	f7ff fb65 	bl	8001b24 <HAL_GetTick>
 800245a:	4602      	mov	r2, r0
 800245c:	693b      	ldr	r3, [r7, #16]
 800245e:	1ad3      	subs	r3, r2, r3
 8002460:	f241 3288 	movw	r2, #5000	; 0x1388
 8002464:	4293      	cmp	r3, r2
 8002466:	d901      	bls.n	800246c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002468:	2303      	movs	r3, #3
 800246a:	e0ab      	b.n	80025c4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800246c:	4b57      	ldr	r3, [pc, #348]	; (80025cc <HAL_RCC_OscConfig+0x4f4>)
 800246e:	6a1b      	ldr	r3, [r3, #32]
 8002470:	f003 0302 	and.w	r3, r3, #2
 8002474:	2b00      	cmp	r3, #0
 8002476:	d0ee      	beq.n	8002456 <HAL_RCC_OscConfig+0x37e>
 8002478:	e014      	b.n	80024a4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800247a:	f7ff fb53 	bl	8001b24 <HAL_GetTick>
 800247e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002480:	e00a      	b.n	8002498 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002482:	f7ff fb4f 	bl	8001b24 <HAL_GetTick>
 8002486:	4602      	mov	r2, r0
 8002488:	693b      	ldr	r3, [r7, #16]
 800248a:	1ad3      	subs	r3, r2, r3
 800248c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002490:	4293      	cmp	r3, r2
 8002492:	d901      	bls.n	8002498 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002494:	2303      	movs	r3, #3
 8002496:	e095      	b.n	80025c4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002498:	4b4c      	ldr	r3, [pc, #304]	; (80025cc <HAL_RCC_OscConfig+0x4f4>)
 800249a:	6a1b      	ldr	r3, [r3, #32]
 800249c:	f003 0302 	and.w	r3, r3, #2
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d1ee      	bne.n	8002482 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80024a4:	7dfb      	ldrb	r3, [r7, #23]
 80024a6:	2b01      	cmp	r3, #1
 80024a8:	d105      	bne.n	80024b6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80024aa:	4b48      	ldr	r3, [pc, #288]	; (80025cc <HAL_RCC_OscConfig+0x4f4>)
 80024ac:	69db      	ldr	r3, [r3, #28]
 80024ae:	4a47      	ldr	r2, [pc, #284]	; (80025cc <HAL_RCC_OscConfig+0x4f4>)
 80024b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80024b4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	69db      	ldr	r3, [r3, #28]
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	f000 8081 	beq.w	80025c2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80024c0:	4b42      	ldr	r3, [pc, #264]	; (80025cc <HAL_RCC_OscConfig+0x4f4>)
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	f003 030c 	and.w	r3, r3, #12
 80024c8:	2b08      	cmp	r3, #8
 80024ca:	d061      	beq.n	8002590 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	69db      	ldr	r3, [r3, #28]
 80024d0:	2b02      	cmp	r3, #2
 80024d2:	d146      	bne.n	8002562 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024d4:	4b3f      	ldr	r3, [pc, #252]	; (80025d4 <HAL_RCC_OscConfig+0x4fc>)
 80024d6:	2200      	movs	r2, #0
 80024d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024da:	f7ff fb23 	bl	8001b24 <HAL_GetTick>
 80024de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024e0:	e008      	b.n	80024f4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024e2:	f7ff fb1f 	bl	8001b24 <HAL_GetTick>
 80024e6:	4602      	mov	r2, r0
 80024e8:	693b      	ldr	r3, [r7, #16]
 80024ea:	1ad3      	subs	r3, r2, r3
 80024ec:	2b02      	cmp	r3, #2
 80024ee:	d901      	bls.n	80024f4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80024f0:	2303      	movs	r3, #3
 80024f2:	e067      	b.n	80025c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024f4:	4b35      	ldr	r3, [pc, #212]	; (80025cc <HAL_RCC_OscConfig+0x4f4>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d1f0      	bne.n	80024e2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6a1b      	ldr	r3, [r3, #32]
 8002504:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002508:	d108      	bne.n	800251c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800250a:	4b30      	ldr	r3, [pc, #192]	; (80025cc <HAL_RCC_OscConfig+0x4f4>)
 800250c:	685b      	ldr	r3, [r3, #4]
 800250e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	689b      	ldr	r3, [r3, #8]
 8002516:	492d      	ldr	r1, [pc, #180]	; (80025cc <HAL_RCC_OscConfig+0x4f4>)
 8002518:	4313      	orrs	r3, r2
 800251a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800251c:	4b2b      	ldr	r3, [pc, #172]	; (80025cc <HAL_RCC_OscConfig+0x4f4>)
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6a19      	ldr	r1, [r3, #32]
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800252c:	430b      	orrs	r3, r1
 800252e:	4927      	ldr	r1, [pc, #156]	; (80025cc <HAL_RCC_OscConfig+0x4f4>)
 8002530:	4313      	orrs	r3, r2
 8002532:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002534:	4b27      	ldr	r3, [pc, #156]	; (80025d4 <HAL_RCC_OscConfig+0x4fc>)
 8002536:	2201      	movs	r2, #1
 8002538:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800253a:	f7ff faf3 	bl	8001b24 <HAL_GetTick>
 800253e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002540:	e008      	b.n	8002554 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002542:	f7ff faef 	bl	8001b24 <HAL_GetTick>
 8002546:	4602      	mov	r2, r0
 8002548:	693b      	ldr	r3, [r7, #16]
 800254a:	1ad3      	subs	r3, r2, r3
 800254c:	2b02      	cmp	r3, #2
 800254e:	d901      	bls.n	8002554 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002550:	2303      	movs	r3, #3
 8002552:	e037      	b.n	80025c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002554:	4b1d      	ldr	r3, [pc, #116]	; (80025cc <HAL_RCC_OscConfig+0x4f4>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800255c:	2b00      	cmp	r3, #0
 800255e:	d0f0      	beq.n	8002542 <HAL_RCC_OscConfig+0x46a>
 8002560:	e02f      	b.n	80025c2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002562:	4b1c      	ldr	r3, [pc, #112]	; (80025d4 <HAL_RCC_OscConfig+0x4fc>)
 8002564:	2200      	movs	r2, #0
 8002566:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002568:	f7ff fadc 	bl	8001b24 <HAL_GetTick>
 800256c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800256e:	e008      	b.n	8002582 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002570:	f7ff fad8 	bl	8001b24 <HAL_GetTick>
 8002574:	4602      	mov	r2, r0
 8002576:	693b      	ldr	r3, [r7, #16]
 8002578:	1ad3      	subs	r3, r2, r3
 800257a:	2b02      	cmp	r3, #2
 800257c:	d901      	bls.n	8002582 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800257e:	2303      	movs	r3, #3
 8002580:	e020      	b.n	80025c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002582:	4b12      	ldr	r3, [pc, #72]	; (80025cc <HAL_RCC_OscConfig+0x4f4>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800258a:	2b00      	cmp	r3, #0
 800258c:	d1f0      	bne.n	8002570 <HAL_RCC_OscConfig+0x498>
 800258e:	e018      	b.n	80025c2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	69db      	ldr	r3, [r3, #28]
 8002594:	2b01      	cmp	r3, #1
 8002596:	d101      	bne.n	800259c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002598:	2301      	movs	r3, #1
 800259a:	e013      	b.n	80025c4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800259c:	4b0b      	ldr	r3, [pc, #44]	; (80025cc <HAL_RCC_OscConfig+0x4f4>)
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6a1b      	ldr	r3, [r3, #32]
 80025ac:	429a      	cmp	r2, r3
 80025ae:	d106      	bne.n	80025be <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025ba:	429a      	cmp	r2, r3
 80025bc:	d001      	beq.n	80025c2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80025be:	2301      	movs	r3, #1
 80025c0:	e000      	b.n	80025c4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80025c2:	2300      	movs	r3, #0
}
 80025c4:	4618      	mov	r0, r3
 80025c6:	3718      	adds	r7, #24
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}
 80025cc:	40021000 	.word	0x40021000
 80025d0:	40007000 	.word	0x40007000
 80025d4:	42420060 	.word	0x42420060

080025d8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b084      	sub	sp, #16
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
 80025e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d101      	bne.n	80025ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80025e8:	2301      	movs	r3, #1
 80025ea:	e0d0      	b.n	800278e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80025ec:	4b6a      	ldr	r3, [pc, #424]	; (8002798 <HAL_RCC_ClockConfig+0x1c0>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f003 0307 	and.w	r3, r3, #7
 80025f4:	683a      	ldr	r2, [r7, #0]
 80025f6:	429a      	cmp	r2, r3
 80025f8:	d910      	bls.n	800261c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025fa:	4b67      	ldr	r3, [pc, #412]	; (8002798 <HAL_RCC_ClockConfig+0x1c0>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f023 0207 	bic.w	r2, r3, #7
 8002602:	4965      	ldr	r1, [pc, #404]	; (8002798 <HAL_RCC_ClockConfig+0x1c0>)
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	4313      	orrs	r3, r2
 8002608:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800260a:	4b63      	ldr	r3, [pc, #396]	; (8002798 <HAL_RCC_ClockConfig+0x1c0>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f003 0307 	and.w	r3, r3, #7
 8002612:	683a      	ldr	r2, [r7, #0]
 8002614:	429a      	cmp	r2, r3
 8002616:	d001      	beq.n	800261c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002618:	2301      	movs	r3, #1
 800261a:	e0b8      	b.n	800278e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f003 0302 	and.w	r3, r3, #2
 8002624:	2b00      	cmp	r3, #0
 8002626:	d020      	beq.n	800266a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f003 0304 	and.w	r3, r3, #4
 8002630:	2b00      	cmp	r3, #0
 8002632:	d005      	beq.n	8002640 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002634:	4b59      	ldr	r3, [pc, #356]	; (800279c <HAL_RCC_ClockConfig+0x1c4>)
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	4a58      	ldr	r2, [pc, #352]	; (800279c <HAL_RCC_ClockConfig+0x1c4>)
 800263a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800263e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f003 0308 	and.w	r3, r3, #8
 8002648:	2b00      	cmp	r3, #0
 800264a:	d005      	beq.n	8002658 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800264c:	4b53      	ldr	r3, [pc, #332]	; (800279c <HAL_RCC_ClockConfig+0x1c4>)
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	4a52      	ldr	r2, [pc, #328]	; (800279c <HAL_RCC_ClockConfig+0x1c4>)
 8002652:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002656:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002658:	4b50      	ldr	r3, [pc, #320]	; (800279c <HAL_RCC_ClockConfig+0x1c4>)
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	689b      	ldr	r3, [r3, #8]
 8002664:	494d      	ldr	r1, [pc, #308]	; (800279c <HAL_RCC_ClockConfig+0x1c4>)
 8002666:	4313      	orrs	r3, r2
 8002668:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f003 0301 	and.w	r3, r3, #1
 8002672:	2b00      	cmp	r3, #0
 8002674:	d040      	beq.n	80026f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	685b      	ldr	r3, [r3, #4]
 800267a:	2b01      	cmp	r3, #1
 800267c:	d107      	bne.n	800268e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800267e:	4b47      	ldr	r3, [pc, #284]	; (800279c <HAL_RCC_ClockConfig+0x1c4>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002686:	2b00      	cmp	r3, #0
 8002688:	d115      	bne.n	80026b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800268a:	2301      	movs	r3, #1
 800268c:	e07f      	b.n	800278e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	2b02      	cmp	r3, #2
 8002694:	d107      	bne.n	80026a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002696:	4b41      	ldr	r3, [pc, #260]	; (800279c <HAL_RCC_ClockConfig+0x1c4>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d109      	bne.n	80026b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026a2:	2301      	movs	r3, #1
 80026a4:	e073      	b.n	800278e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026a6:	4b3d      	ldr	r3, [pc, #244]	; (800279c <HAL_RCC_ClockConfig+0x1c4>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f003 0302 	and.w	r3, r3, #2
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d101      	bne.n	80026b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026b2:	2301      	movs	r3, #1
 80026b4:	e06b      	b.n	800278e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80026b6:	4b39      	ldr	r3, [pc, #228]	; (800279c <HAL_RCC_ClockConfig+0x1c4>)
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	f023 0203 	bic.w	r2, r3, #3
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	685b      	ldr	r3, [r3, #4]
 80026c2:	4936      	ldr	r1, [pc, #216]	; (800279c <HAL_RCC_ClockConfig+0x1c4>)
 80026c4:	4313      	orrs	r3, r2
 80026c6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80026c8:	f7ff fa2c 	bl	8001b24 <HAL_GetTick>
 80026cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026ce:	e00a      	b.n	80026e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026d0:	f7ff fa28 	bl	8001b24 <HAL_GetTick>
 80026d4:	4602      	mov	r2, r0
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	1ad3      	subs	r3, r2, r3
 80026da:	f241 3288 	movw	r2, #5000	; 0x1388
 80026de:	4293      	cmp	r3, r2
 80026e0:	d901      	bls.n	80026e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80026e2:	2303      	movs	r3, #3
 80026e4:	e053      	b.n	800278e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026e6:	4b2d      	ldr	r3, [pc, #180]	; (800279c <HAL_RCC_ClockConfig+0x1c4>)
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	f003 020c 	and.w	r2, r3, #12
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	685b      	ldr	r3, [r3, #4]
 80026f2:	009b      	lsls	r3, r3, #2
 80026f4:	429a      	cmp	r2, r3
 80026f6:	d1eb      	bne.n	80026d0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80026f8:	4b27      	ldr	r3, [pc, #156]	; (8002798 <HAL_RCC_ClockConfig+0x1c0>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f003 0307 	and.w	r3, r3, #7
 8002700:	683a      	ldr	r2, [r7, #0]
 8002702:	429a      	cmp	r2, r3
 8002704:	d210      	bcs.n	8002728 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002706:	4b24      	ldr	r3, [pc, #144]	; (8002798 <HAL_RCC_ClockConfig+0x1c0>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f023 0207 	bic.w	r2, r3, #7
 800270e:	4922      	ldr	r1, [pc, #136]	; (8002798 <HAL_RCC_ClockConfig+0x1c0>)
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	4313      	orrs	r3, r2
 8002714:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002716:	4b20      	ldr	r3, [pc, #128]	; (8002798 <HAL_RCC_ClockConfig+0x1c0>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f003 0307 	and.w	r3, r3, #7
 800271e:	683a      	ldr	r2, [r7, #0]
 8002720:	429a      	cmp	r2, r3
 8002722:	d001      	beq.n	8002728 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002724:	2301      	movs	r3, #1
 8002726:	e032      	b.n	800278e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f003 0304 	and.w	r3, r3, #4
 8002730:	2b00      	cmp	r3, #0
 8002732:	d008      	beq.n	8002746 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002734:	4b19      	ldr	r3, [pc, #100]	; (800279c <HAL_RCC_ClockConfig+0x1c4>)
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	68db      	ldr	r3, [r3, #12]
 8002740:	4916      	ldr	r1, [pc, #88]	; (800279c <HAL_RCC_ClockConfig+0x1c4>)
 8002742:	4313      	orrs	r3, r2
 8002744:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f003 0308 	and.w	r3, r3, #8
 800274e:	2b00      	cmp	r3, #0
 8002750:	d009      	beq.n	8002766 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002752:	4b12      	ldr	r3, [pc, #72]	; (800279c <HAL_RCC_ClockConfig+0x1c4>)
 8002754:	685b      	ldr	r3, [r3, #4]
 8002756:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	691b      	ldr	r3, [r3, #16]
 800275e:	00db      	lsls	r3, r3, #3
 8002760:	490e      	ldr	r1, [pc, #56]	; (800279c <HAL_RCC_ClockConfig+0x1c4>)
 8002762:	4313      	orrs	r3, r2
 8002764:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002766:	f000 f821 	bl	80027ac <HAL_RCC_GetSysClockFreq>
 800276a:	4602      	mov	r2, r0
 800276c:	4b0b      	ldr	r3, [pc, #44]	; (800279c <HAL_RCC_ClockConfig+0x1c4>)
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	091b      	lsrs	r3, r3, #4
 8002772:	f003 030f 	and.w	r3, r3, #15
 8002776:	490a      	ldr	r1, [pc, #40]	; (80027a0 <HAL_RCC_ClockConfig+0x1c8>)
 8002778:	5ccb      	ldrb	r3, [r1, r3]
 800277a:	fa22 f303 	lsr.w	r3, r2, r3
 800277e:	4a09      	ldr	r2, [pc, #36]	; (80027a4 <HAL_RCC_ClockConfig+0x1cc>)
 8002780:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002782:	4b09      	ldr	r3, [pc, #36]	; (80027a8 <HAL_RCC_ClockConfig+0x1d0>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	4618      	mov	r0, r3
 8002788:	f7ff f98a 	bl	8001aa0 <HAL_InitTick>

  return HAL_OK;
 800278c:	2300      	movs	r3, #0
}
 800278e:	4618      	mov	r0, r3
 8002790:	3710      	adds	r7, #16
 8002792:	46bd      	mov	sp, r7
 8002794:	bd80      	pop	{r7, pc}
 8002796:	bf00      	nop
 8002798:	40022000 	.word	0x40022000
 800279c:	40021000 	.word	0x40021000
 80027a0:	080030b8 	.word	0x080030b8
 80027a4:	200000e4 	.word	0x200000e4
 80027a8:	200000e8 	.word	0x200000e8

080027ac <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80027ac:	b480      	push	{r7}
 80027ae:	b087      	sub	sp, #28
 80027b0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80027b2:	2300      	movs	r3, #0
 80027b4:	60fb      	str	r3, [r7, #12]
 80027b6:	2300      	movs	r3, #0
 80027b8:	60bb      	str	r3, [r7, #8]
 80027ba:	2300      	movs	r3, #0
 80027bc:	617b      	str	r3, [r7, #20]
 80027be:	2300      	movs	r3, #0
 80027c0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80027c2:	2300      	movs	r3, #0
 80027c4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80027c6:	4b1e      	ldr	r3, [pc, #120]	; (8002840 <HAL_RCC_GetSysClockFreq+0x94>)
 80027c8:	685b      	ldr	r3, [r3, #4]
 80027ca:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	f003 030c 	and.w	r3, r3, #12
 80027d2:	2b04      	cmp	r3, #4
 80027d4:	d002      	beq.n	80027dc <HAL_RCC_GetSysClockFreq+0x30>
 80027d6:	2b08      	cmp	r3, #8
 80027d8:	d003      	beq.n	80027e2 <HAL_RCC_GetSysClockFreq+0x36>
 80027da:	e027      	b.n	800282c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80027dc:	4b19      	ldr	r3, [pc, #100]	; (8002844 <HAL_RCC_GetSysClockFreq+0x98>)
 80027de:	613b      	str	r3, [r7, #16]
      break;
 80027e0:	e027      	b.n	8002832 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	0c9b      	lsrs	r3, r3, #18
 80027e6:	f003 030f 	and.w	r3, r3, #15
 80027ea:	4a17      	ldr	r2, [pc, #92]	; (8002848 <HAL_RCC_GetSysClockFreq+0x9c>)
 80027ec:	5cd3      	ldrb	r3, [r2, r3]
 80027ee:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d010      	beq.n	800281c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80027fa:	4b11      	ldr	r3, [pc, #68]	; (8002840 <HAL_RCC_GetSysClockFreq+0x94>)
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	0c5b      	lsrs	r3, r3, #17
 8002800:	f003 0301 	and.w	r3, r3, #1
 8002804:	4a11      	ldr	r2, [pc, #68]	; (800284c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002806:	5cd3      	ldrb	r3, [r2, r3]
 8002808:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	4a0d      	ldr	r2, [pc, #52]	; (8002844 <HAL_RCC_GetSysClockFreq+0x98>)
 800280e:	fb02 f203 	mul.w	r2, r2, r3
 8002812:	68bb      	ldr	r3, [r7, #8]
 8002814:	fbb2 f3f3 	udiv	r3, r2, r3
 8002818:	617b      	str	r3, [r7, #20]
 800281a:	e004      	b.n	8002826 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	4a0c      	ldr	r2, [pc, #48]	; (8002850 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002820:	fb02 f303 	mul.w	r3, r2, r3
 8002824:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002826:	697b      	ldr	r3, [r7, #20]
 8002828:	613b      	str	r3, [r7, #16]
      break;
 800282a:	e002      	b.n	8002832 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800282c:	4b05      	ldr	r3, [pc, #20]	; (8002844 <HAL_RCC_GetSysClockFreq+0x98>)
 800282e:	613b      	str	r3, [r7, #16]
      break;
 8002830:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002832:	693b      	ldr	r3, [r7, #16]
}
 8002834:	4618      	mov	r0, r3
 8002836:	371c      	adds	r7, #28
 8002838:	46bd      	mov	sp, r7
 800283a:	bc80      	pop	{r7}
 800283c:	4770      	bx	lr
 800283e:	bf00      	nop
 8002840:	40021000 	.word	0x40021000
 8002844:	007a1200 	.word	0x007a1200
 8002848:	080030c8 	.word	0x080030c8
 800284c:	080030d8 	.word	0x080030d8
 8002850:	003d0900 	.word	0x003d0900

08002854 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002854:	b480      	push	{r7}
 8002856:	b085      	sub	sp, #20
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800285c:	4b0a      	ldr	r3, [pc, #40]	; (8002888 <RCC_Delay+0x34>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4a0a      	ldr	r2, [pc, #40]	; (800288c <RCC_Delay+0x38>)
 8002862:	fba2 2303 	umull	r2, r3, r2, r3
 8002866:	0a5b      	lsrs	r3, r3, #9
 8002868:	687a      	ldr	r2, [r7, #4]
 800286a:	fb02 f303 	mul.w	r3, r2, r3
 800286e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002870:	bf00      	nop
  }
  while (Delay --);
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	1e5a      	subs	r2, r3, #1
 8002876:	60fa      	str	r2, [r7, #12]
 8002878:	2b00      	cmp	r3, #0
 800287a:	d1f9      	bne.n	8002870 <RCC_Delay+0x1c>
}
 800287c:	bf00      	nop
 800287e:	bf00      	nop
 8002880:	3714      	adds	r7, #20
 8002882:	46bd      	mov	sp, r7
 8002884:	bc80      	pop	{r7}
 8002886:	4770      	bx	lr
 8002888:	200000e4 	.word	0x200000e4
 800288c:	10624dd3 	.word	0x10624dd3

08002890 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b082      	sub	sp, #8
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d101      	bne.n	80028a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800289e:	2301      	movs	r3, #1
 80028a0:	e041      	b.n	8002926 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80028a8:	b2db      	uxtb	r3, r3
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d106      	bne.n	80028bc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2200      	movs	r2, #0
 80028b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80028b6:	6878      	ldr	r0, [r7, #4]
 80028b8:	f7fe ff58 	bl	800176c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2202      	movs	r2, #2
 80028c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681a      	ldr	r2, [r3, #0]
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	3304      	adds	r3, #4
 80028cc:	4619      	mov	r1, r3
 80028ce:	4610      	mov	r0, r2
 80028d0:	f000 fa56 	bl	8002d80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2201      	movs	r2, #1
 80028d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2201      	movs	r2, #1
 80028e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2201      	movs	r2, #1
 80028e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2201      	movs	r2, #1
 80028f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2201      	movs	r2, #1
 80028f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2201      	movs	r2, #1
 8002900:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2201      	movs	r2, #1
 8002908:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2201      	movs	r2, #1
 8002910:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2201      	movs	r2, #1
 8002918:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2201      	movs	r2, #1
 8002920:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002924:	2300      	movs	r3, #0
}
 8002926:	4618      	mov	r0, r3
 8002928:	3708      	adds	r7, #8
 800292a:	46bd      	mov	sp, r7
 800292c:	bd80      	pop	{r7, pc}
	...

08002930 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002930:	b480      	push	{r7}
 8002932:	b085      	sub	sp, #20
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800293e:	b2db      	uxtb	r3, r3
 8002940:	2b01      	cmp	r3, #1
 8002942:	d001      	beq.n	8002948 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002944:	2301      	movs	r3, #1
 8002946:	e035      	b.n	80029b4 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2202      	movs	r2, #2
 800294c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	68da      	ldr	r2, [r3, #12]
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f042 0201 	orr.w	r2, r2, #1
 800295e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a16      	ldr	r2, [pc, #88]	; (80029c0 <HAL_TIM_Base_Start_IT+0x90>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d009      	beq.n	800297e <HAL_TIM_Base_Start_IT+0x4e>
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002972:	d004      	beq.n	800297e <HAL_TIM_Base_Start_IT+0x4e>
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	4a12      	ldr	r2, [pc, #72]	; (80029c4 <HAL_TIM_Base_Start_IT+0x94>)
 800297a:	4293      	cmp	r3, r2
 800297c:	d111      	bne.n	80029a2 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	689b      	ldr	r3, [r3, #8]
 8002984:	f003 0307 	and.w	r3, r3, #7
 8002988:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	2b06      	cmp	r3, #6
 800298e:	d010      	beq.n	80029b2 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	681a      	ldr	r2, [r3, #0]
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f042 0201 	orr.w	r2, r2, #1
 800299e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029a0:	e007      	b.n	80029b2 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	681a      	ldr	r2, [r3, #0]
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f042 0201 	orr.w	r2, r2, #1
 80029b0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80029b2:	2300      	movs	r3, #0
}
 80029b4:	4618      	mov	r0, r3
 80029b6:	3714      	adds	r7, #20
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bc80      	pop	{r7}
 80029bc:	4770      	bx	lr
 80029be:	bf00      	nop
 80029c0:	40012c00 	.word	0x40012c00
 80029c4:	40000400 	.word	0x40000400

080029c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b084      	sub	sp, #16
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	68db      	ldr	r3, [r3, #12]
 80029d6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	691b      	ldr	r3, [r3, #16]
 80029de:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80029e0:	68bb      	ldr	r3, [r7, #8]
 80029e2:	f003 0302 	and.w	r3, r3, #2
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d020      	beq.n	8002a2c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	f003 0302 	and.w	r3, r3, #2
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d01b      	beq.n	8002a2c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f06f 0202 	mvn.w	r2, #2
 80029fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2201      	movs	r2, #1
 8002a02:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	699b      	ldr	r3, [r3, #24]
 8002a0a:	f003 0303 	and.w	r3, r3, #3
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d003      	beq.n	8002a1a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002a12:	6878      	ldr	r0, [r7, #4]
 8002a14:	f000 f998 	bl	8002d48 <HAL_TIM_IC_CaptureCallback>
 8002a18:	e005      	b.n	8002a26 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a1a:	6878      	ldr	r0, [r7, #4]
 8002a1c:	f000 f98b 	bl	8002d36 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a20:	6878      	ldr	r0, [r7, #4]
 8002a22:	f000 f99a 	bl	8002d5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	2200      	movs	r2, #0
 8002a2a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002a2c:	68bb      	ldr	r3, [r7, #8]
 8002a2e:	f003 0304 	and.w	r3, r3, #4
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d020      	beq.n	8002a78 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	f003 0304 	and.w	r3, r3, #4
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d01b      	beq.n	8002a78 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f06f 0204 	mvn.w	r2, #4
 8002a48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2202      	movs	r2, #2
 8002a4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	699b      	ldr	r3, [r3, #24]
 8002a56:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d003      	beq.n	8002a66 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a5e:	6878      	ldr	r0, [r7, #4]
 8002a60:	f000 f972 	bl	8002d48 <HAL_TIM_IC_CaptureCallback>
 8002a64:	e005      	b.n	8002a72 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a66:	6878      	ldr	r0, [r7, #4]
 8002a68:	f000 f965 	bl	8002d36 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a6c:	6878      	ldr	r0, [r7, #4]
 8002a6e:	f000 f974 	bl	8002d5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2200      	movs	r2, #0
 8002a76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002a78:	68bb      	ldr	r3, [r7, #8]
 8002a7a:	f003 0308 	and.w	r3, r3, #8
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d020      	beq.n	8002ac4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	f003 0308 	and.w	r3, r3, #8
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d01b      	beq.n	8002ac4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f06f 0208 	mvn.w	r2, #8
 8002a94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	2204      	movs	r2, #4
 8002a9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	69db      	ldr	r3, [r3, #28]
 8002aa2:	f003 0303 	and.w	r3, r3, #3
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d003      	beq.n	8002ab2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002aaa:	6878      	ldr	r0, [r7, #4]
 8002aac:	f000 f94c 	bl	8002d48 <HAL_TIM_IC_CaptureCallback>
 8002ab0:	e005      	b.n	8002abe <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ab2:	6878      	ldr	r0, [r7, #4]
 8002ab4:	f000 f93f 	bl	8002d36 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ab8:	6878      	ldr	r0, [r7, #4]
 8002aba:	f000 f94e 	bl	8002d5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002ac4:	68bb      	ldr	r3, [r7, #8]
 8002ac6:	f003 0310 	and.w	r3, r3, #16
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d020      	beq.n	8002b10 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	f003 0310 	and.w	r3, r3, #16
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d01b      	beq.n	8002b10 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f06f 0210 	mvn.w	r2, #16
 8002ae0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	2208      	movs	r2, #8
 8002ae6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	69db      	ldr	r3, [r3, #28]
 8002aee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d003      	beq.n	8002afe <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002af6:	6878      	ldr	r0, [r7, #4]
 8002af8:	f000 f926 	bl	8002d48 <HAL_TIM_IC_CaptureCallback>
 8002afc:	e005      	b.n	8002b0a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002afe:	6878      	ldr	r0, [r7, #4]
 8002b00:	f000 f919 	bl	8002d36 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b04:	6878      	ldr	r0, [r7, #4]
 8002b06:	f000 f928 	bl	8002d5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002b10:	68bb      	ldr	r3, [r7, #8]
 8002b12:	f003 0301 	and.w	r3, r3, #1
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d00c      	beq.n	8002b34 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	f003 0301 	and.w	r3, r3, #1
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d007      	beq.n	8002b34 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f06f 0201 	mvn.w	r2, #1
 8002b2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002b2e:	6878      	ldr	r0, [r7, #4]
 8002b30:	f7fe fd88 	bl	8001644 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002b34:	68bb      	ldr	r3, [r7, #8]
 8002b36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d00c      	beq.n	8002b58 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d007      	beq.n	8002b58 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002b50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002b52:	6878      	ldr	r0, [r7, #4]
 8002b54:	f000 fa6f 	bl	8003036 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002b58:	68bb      	ldr	r3, [r7, #8]
 8002b5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d00c      	beq.n	8002b7c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d007      	beq.n	8002b7c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002b74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002b76:	6878      	ldr	r0, [r7, #4]
 8002b78:	f000 f8f8 	bl	8002d6c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002b7c:	68bb      	ldr	r3, [r7, #8]
 8002b7e:	f003 0320 	and.w	r3, r3, #32
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d00c      	beq.n	8002ba0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	f003 0320 	and.w	r3, r3, #32
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d007      	beq.n	8002ba0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f06f 0220 	mvn.w	r2, #32
 8002b98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002b9a:	6878      	ldr	r0, [r7, #4]
 8002b9c:	f000 fa42 	bl	8003024 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002ba0:	bf00      	nop
 8002ba2:	3710      	adds	r7, #16
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bd80      	pop	{r7, pc}

08002ba8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b084      	sub	sp, #16
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
 8002bb0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002bbc:	2b01      	cmp	r3, #1
 8002bbe:	d101      	bne.n	8002bc4 <HAL_TIM_ConfigClockSource+0x1c>
 8002bc0:	2302      	movs	r3, #2
 8002bc2:	e0b4      	b.n	8002d2e <HAL_TIM_ConfigClockSource+0x186>
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2201      	movs	r2, #1
 8002bc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2202      	movs	r2, #2
 8002bd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	689b      	ldr	r3, [r3, #8]
 8002bda:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002bdc:	68bb      	ldr	r3, [r7, #8]
 8002bde:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002be2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002be4:	68bb      	ldr	r3, [r7, #8]
 8002be6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002bea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	68ba      	ldr	r2, [r7, #8]
 8002bf2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002bfc:	d03e      	beq.n	8002c7c <HAL_TIM_ConfigClockSource+0xd4>
 8002bfe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c02:	f200 8087 	bhi.w	8002d14 <HAL_TIM_ConfigClockSource+0x16c>
 8002c06:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c0a:	f000 8086 	beq.w	8002d1a <HAL_TIM_ConfigClockSource+0x172>
 8002c0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c12:	d87f      	bhi.n	8002d14 <HAL_TIM_ConfigClockSource+0x16c>
 8002c14:	2b70      	cmp	r3, #112	; 0x70
 8002c16:	d01a      	beq.n	8002c4e <HAL_TIM_ConfigClockSource+0xa6>
 8002c18:	2b70      	cmp	r3, #112	; 0x70
 8002c1a:	d87b      	bhi.n	8002d14 <HAL_TIM_ConfigClockSource+0x16c>
 8002c1c:	2b60      	cmp	r3, #96	; 0x60
 8002c1e:	d050      	beq.n	8002cc2 <HAL_TIM_ConfigClockSource+0x11a>
 8002c20:	2b60      	cmp	r3, #96	; 0x60
 8002c22:	d877      	bhi.n	8002d14 <HAL_TIM_ConfigClockSource+0x16c>
 8002c24:	2b50      	cmp	r3, #80	; 0x50
 8002c26:	d03c      	beq.n	8002ca2 <HAL_TIM_ConfigClockSource+0xfa>
 8002c28:	2b50      	cmp	r3, #80	; 0x50
 8002c2a:	d873      	bhi.n	8002d14 <HAL_TIM_ConfigClockSource+0x16c>
 8002c2c:	2b40      	cmp	r3, #64	; 0x40
 8002c2e:	d058      	beq.n	8002ce2 <HAL_TIM_ConfigClockSource+0x13a>
 8002c30:	2b40      	cmp	r3, #64	; 0x40
 8002c32:	d86f      	bhi.n	8002d14 <HAL_TIM_ConfigClockSource+0x16c>
 8002c34:	2b30      	cmp	r3, #48	; 0x30
 8002c36:	d064      	beq.n	8002d02 <HAL_TIM_ConfigClockSource+0x15a>
 8002c38:	2b30      	cmp	r3, #48	; 0x30
 8002c3a:	d86b      	bhi.n	8002d14 <HAL_TIM_ConfigClockSource+0x16c>
 8002c3c:	2b20      	cmp	r3, #32
 8002c3e:	d060      	beq.n	8002d02 <HAL_TIM_ConfigClockSource+0x15a>
 8002c40:	2b20      	cmp	r3, #32
 8002c42:	d867      	bhi.n	8002d14 <HAL_TIM_ConfigClockSource+0x16c>
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d05c      	beq.n	8002d02 <HAL_TIM_ConfigClockSource+0x15a>
 8002c48:	2b10      	cmp	r3, #16
 8002c4a:	d05a      	beq.n	8002d02 <HAL_TIM_ConfigClockSource+0x15a>
 8002c4c:	e062      	b.n	8002d14 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6818      	ldr	r0, [r3, #0]
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	6899      	ldr	r1, [r3, #8]
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	685a      	ldr	r2, [r3, #4]
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	68db      	ldr	r3, [r3, #12]
 8002c5e:	f000 f96a 	bl	8002f36 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	689b      	ldr	r3, [r3, #8]
 8002c68:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002c6a:	68bb      	ldr	r3, [r7, #8]
 8002c6c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002c70:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	68ba      	ldr	r2, [r7, #8]
 8002c78:	609a      	str	r2, [r3, #8]
      break;
 8002c7a:	e04f      	b.n	8002d1c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6818      	ldr	r0, [r3, #0]
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	6899      	ldr	r1, [r3, #8]
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	685a      	ldr	r2, [r3, #4]
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	68db      	ldr	r3, [r3, #12]
 8002c8c:	f000 f953 	bl	8002f36 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	689a      	ldr	r2, [r3, #8]
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002c9e:	609a      	str	r2, [r3, #8]
      break;
 8002ca0:	e03c      	b.n	8002d1c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6818      	ldr	r0, [r3, #0]
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	6859      	ldr	r1, [r3, #4]
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	68db      	ldr	r3, [r3, #12]
 8002cae:	461a      	mov	r2, r3
 8002cb0:	f000 f8ca 	bl	8002e48 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	2150      	movs	r1, #80	; 0x50
 8002cba:	4618      	mov	r0, r3
 8002cbc:	f000 f921 	bl	8002f02 <TIM_ITRx_SetConfig>
      break;
 8002cc0:	e02c      	b.n	8002d1c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6818      	ldr	r0, [r3, #0]
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	6859      	ldr	r1, [r3, #4]
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	68db      	ldr	r3, [r3, #12]
 8002cce:	461a      	mov	r2, r3
 8002cd0:	f000 f8e8 	bl	8002ea4 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	2160      	movs	r1, #96	; 0x60
 8002cda:	4618      	mov	r0, r3
 8002cdc:	f000 f911 	bl	8002f02 <TIM_ITRx_SetConfig>
      break;
 8002ce0:	e01c      	b.n	8002d1c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6818      	ldr	r0, [r3, #0]
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	6859      	ldr	r1, [r3, #4]
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	68db      	ldr	r3, [r3, #12]
 8002cee:	461a      	mov	r2, r3
 8002cf0:	f000 f8aa 	bl	8002e48 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	2140      	movs	r1, #64	; 0x40
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	f000 f901 	bl	8002f02 <TIM_ITRx_SetConfig>
      break;
 8002d00:	e00c      	b.n	8002d1c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681a      	ldr	r2, [r3, #0]
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4619      	mov	r1, r3
 8002d0c:	4610      	mov	r0, r2
 8002d0e:	f000 f8f8 	bl	8002f02 <TIM_ITRx_SetConfig>
      break;
 8002d12:	e003      	b.n	8002d1c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002d14:	2301      	movs	r3, #1
 8002d16:	73fb      	strb	r3, [r7, #15]
      break;
 8002d18:	e000      	b.n	8002d1c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002d1a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2201      	movs	r2, #1
 8002d20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2200      	movs	r2, #0
 8002d28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002d2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d2e:	4618      	mov	r0, r3
 8002d30:	3710      	adds	r7, #16
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}

08002d36 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002d36:	b480      	push	{r7}
 8002d38:	b083      	sub	sp, #12
 8002d3a:	af00      	add	r7, sp, #0
 8002d3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002d3e:	bf00      	nop
 8002d40:	370c      	adds	r7, #12
 8002d42:	46bd      	mov	sp, r7
 8002d44:	bc80      	pop	{r7}
 8002d46:	4770      	bx	lr

08002d48 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	b083      	sub	sp, #12
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002d50:	bf00      	nop
 8002d52:	370c      	adds	r7, #12
 8002d54:	46bd      	mov	sp, r7
 8002d56:	bc80      	pop	{r7}
 8002d58:	4770      	bx	lr

08002d5a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002d5a:	b480      	push	{r7}
 8002d5c:	b083      	sub	sp, #12
 8002d5e:	af00      	add	r7, sp, #0
 8002d60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002d62:	bf00      	nop
 8002d64:	370c      	adds	r7, #12
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bc80      	pop	{r7}
 8002d6a:	4770      	bx	lr

08002d6c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	b083      	sub	sp, #12
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002d74:	bf00      	nop
 8002d76:	370c      	adds	r7, #12
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bc80      	pop	{r7}
 8002d7c:	4770      	bx	lr
	...

08002d80 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002d80:	b480      	push	{r7}
 8002d82:	b085      	sub	sp, #20
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
 8002d88:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	4a2b      	ldr	r2, [pc, #172]	; (8002e40 <TIM_Base_SetConfig+0xc0>)
 8002d94:	4293      	cmp	r3, r2
 8002d96:	d007      	beq.n	8002da8 <TIM_Base_SetConfig+0x28>
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d9e:	d003      	beq.n	8002da8 <TIM_Base_SetConfig+0x28>
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	4a28      	ldr	r2, [pc, #160]	; (8002e44 <TIM_Base_SetConfig+0xc4>)
 8002da4:	4293      	cmp	r3, r2
 8002da6:	d108      	bne.n	8002dba <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002dae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	685b      	ldr	r3, [r3, #4]
 8002db4:	68fa      	ldr	r2, [r7, #12]
 8002db6:	4313      	orrs	r3, r2
 8002db8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	4a20      	ldr	r2, [pc, #128]	; (8002e40 <TIM_Base_SetConfig+0xc0>)
 8002dbe:	4293      	cmp	r3, r2
 8002dc0:	d007      	beq.n	8002dd2 <TIM_Base_SetConfig+0x52>
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002dc8:	d003      	beq.n	8002dd2 <TIM_Base_SetConfig+0x52>
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	4a1d      	ldr	r2, [pc, #116]	; (8002e44 <TIM_Base_SetConfig+0xc4>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d108      	bne.n	8002de4 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002dd8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002dda:	683b      	ldr	r3, [r7, #0]
 8002ddc:	68db      	ldr	r3, [r3, #12]
 8002dde:	68fa      	ldr	r2, [r7, #12]
 8002de0:	4313      	orrs	r3, r2
 8002de2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	695b      	ldr	r3, [r3, #20]
 8002dee:	4313      	orrs	r3, r2
 8002df0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	68fa      	ldr	r2, [r7, #12]
 8002df6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	689a      	ldr	r2, [r3, #8]
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	681a      	ldr	r2, [r3, #0]
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	4a0d      	ldr	r2, [pc, #52]	; (8002e40 <TIM_Base_SetConfig+0xc0>)
 8002e0c:	4293      	cmp	r3, r2
 8002e0e:	d103      	bne.n	8002e18 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	691a      	ldr	r2, [r3, #16]
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2201      	movs	r2, #1
 8002e1c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	691b      	ldr	r3, [r3, #16]
 8002e22:	f003 0301 	and.w	r3, r3, #1
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d005      	beq.n	8002e36 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	691b      	ldr	r3, [r3, #16]
 8002e2e:	f023 0201 	bic.w	r2, r3, #1
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	611a      	str	r2, [r3, #16]
  }
}
 8002e36:	bf00      	nop
 8002e38:	3714      	adds	r7, #20
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bc80      	pop	{r7}
 8002e3e:	4770      	bx	lr
 8002e40:	40012c00 	.word	0x40012c00
 8002e44:	40000400 	.word	0x40000400

08002e48 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	b087      	sub	sp, #28
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	60f8      	str	r0, [r7, #12]
 8002e50:	60b9      	str	r1, [r7, #8]
 8002e52:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	6a1b      	ldr	r3, [r3, #32]
 8002e58:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	6a1b      	ldr	r3, [r3, #32]
 8002e5e:	f023 0201 	bic.w	r2, r3, #1
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	699b      	ldr	r3, [r3, #24]
 8002e6a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002e6c:	693b      	ldr	r3, [r7, #16]
 8002e6e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002e72:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	011b      	lsls	r3, r3, #4
 8002e78:	693a      	ldr	r2, [r7, #16]
 8002e7a:	4313      	orrs	r3, r2
 8002e7c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002e7e:	697b      	ldr	r3, [r7, #20]
 8002e80:	f023 030a 	bic.w	r3, r3, #10
 8002e84:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002e86:	697a      	ldr	r2, [r7, #20]
 8002e88:	68bb      	ldr	r3, [r7, #8]
 8002e8a:	4313      	orrs	r3, r2
 8002e8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	693a      	ldr	r2, [r7, #16]
 8002e92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	697a      	ldr	r2, [r7, #20]
 8002e98:	621a      	str	r2, [r3, #32]
}
 8002e9a:	bf00      	nop
 8002e9c:	371c      	adds	r7, #28
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bc80      	pop	{r7}
 8002ea2:	4770      	bx	lr

08002ea4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	b087      	sub	sp, #28
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	60f8      	str	r0, [r7, #12]
 8002eac:	60b9      	str	r1, [r7, #8]
 8002eae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	6a1b      	ldr	r3, [r3, #32]
 8002eb4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	6a1b      	ldr	r3, [r3, #32]
 8002eba:	f023 0210 	bic.w	r2, r3, #16
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	699b      	ldr	r3, [r3, #24]
 8002ec6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002ec8:	693b      	ldr	r3, [r7, #16]
 8002eca:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002ece:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	031b      	lsls	r3, r3, #12
 8002ed4:	693a      	ldr	r2, [r7, #16]
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002eda:	697b      	ldr	r3, [r7, #20]
 8002edc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002ee0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	011b      	lsls	r3, r3, #4
 8002ee6:	697a      	ldr	r2, [r7, #20]
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	693a      	ldr	r2, [r7, #16]
 8002ef0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	697a      	ldr	r2, [r7, #20]
 8002ef6:	621a      	str	r2, [r3, #32]
}
 8002ef8:	bf00      	nop
 8002efa:	371c      	adds	r7, #28
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bc80      	pop	{r7}
 8002f00:	4770      	bx	lr

08002f02 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002f02:	b480      	push	{r7}
 8002f04:	b085      	sub	sp, #20
 8002f06:	af00      	add	r7, sp, #0
 8002f08:	6078      	str	r0, [r7, #4]
 8002f0a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	689b      	ldr	r3, [r3, #8]
 8002f10:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f18:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002f1a:	683a      	ldr	r2, [r7, #0]
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	4313      	orrs	r3, r2
 8002f20:	f043 0307 	orr.w	r3, r3, #7
 8002f24:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	68fa      	ldr	r2, [r7, #12]
 8002f2a:	609a      	str	r2, [r3, #8]
}
 8002f2c:	bf00      	nop
 8002f2e:	3714      	adds	r7, #20
 8002f30:	46bd      	mov	sp, r7
 8002f32:	bc80      	pop	{r7}
 8002f34:	4770      	bx	lr

08002f36 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002f36:	b480      	push	{r7}
 8002f38:	b087      	sub	sp, #28
 8002f3a:	af00      	add	r7, sp, #0
 8002f3c:	60f8      	str	r0, [r7, #12]
 8002f3e:	60b9      	str	r1, [r7, #8]
 8002f40:	607a      	str	r2, [r7, #4]
 8002f42:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	689b      	ldr	r3, [r3, #8]
 8002f48:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002f4a:	697b      	ldr	r3, [r7, #20]
 8002f4c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002f50:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	021a      	lsls	r2, r3, #8
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	431a      	orrs	r2, r3
 8002f5a:	68bb      	ldr	r3, [r7, #8]
 8002f5c:	4313      	orrs	r3, r2
 8002f5e:	697a      	ldr	r2, [r7, #20]
 8002f60:	4313      	orrs	r3, r2
 8002f62:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	697a      	ldr	r2, [r7, #20]
 8002f68:	609a      	str	r2, [r3, #8]
}
 8002f6a:	bf00      	nop
 8002f6c:	371c      	adds	r7, #28
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bc80      	pop	{r7}
 8002f72:	4770      	bx	lr

08002f74 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002f74:	b480      	push	{r7}
 8002f76:	b085      	sub	sp, #20
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
 8002f7c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f84:	2b01      	cmp	r3, #1
 8002f86:	d101      	bne.n	8002f8c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002f88:	2302      	movs	r3, #2
 8002f8a:	e041      	b.n	8003010 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2201      	movs	r2, #1
 8002f90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2202      	movs	r2, #2
 8002f98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	685b      	ldr	r3, [r3, #4]
 8002fa2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	689b      	ldr	r3, [r3, #8]
 8002faa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002fb2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	68fa      	ldr	r2, [r7, #12]
 8002fba:	4313      	orrs	r3, r2
 8002fbc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	68fa      	ldr	r2, [r7, #12]
 8002fc4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4a14      	ldr	r2, [pc, #80]	; (800301c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	d009      	beq.n	8002fe4 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002fd8:	d004      	beq.n	8002fe4 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4a10      	ldr	r2, [pc, #64]	; (8003020 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d10c      	bne.n	8002ffe <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002fe4:	68bb      	ldr	r3, [r7, #8]
 8002fe6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002fea:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	68ba      	ldr	r2, [r7, #8]
 8002ff2:	4313      	orrs	r3, r2
 8002ff4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	68ba      	ldr	r2, [r7, #8]
 8002ffc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2201      	movs	r2, #1
 8003002:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2200      	movs	r2, #0
 800300a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800300e:	2300      	movs	r3, #0
}
 8003010:	4618      	mov	r0, r3
 8003012:	3714      	adds	r7, #20
 8003014:	46bd      	mov	sp, r7
 8003016:	bc80      	pop	{r7}
 8003018:	4770      	bx	lr
 800301a:	bf00      	nop
 800301c:	40012c00 	.word	0x40012c00
 8003020:	40000400 	.word	0x40000400

08003024 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003024:	b480      	push	{r7}
 8003026:	b083      	sub	sp, #12
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800302c:	bf00      	nop
 800302e:	370c      	adds	r7, #12
 8003030:	46bd      	mov	sp, r7
 8003032:	bc80      	pop	{r7}
 8003034:	4770      	bx	lr

08003036 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003036:	b480      	push	{r7}
 8003038:	b083      	sub	sp, #12
 800303a:	af00      	add	r7, sp, #0
 800303c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800303e:	bf00      	nop
 8003040:	370c      	adds	r7, #12
 8003042:	46bd      	mov	sp, r7
 8003044:	bc80      	pop	{r7}
 8003046:	4770      	bx	lr

08003048 <__libc_init_array>:
 8003048:	b570      	push	{r4, r5, r6, lr}
 800304a:	2600      	movs	r6, #0
 800304c:	4d0c      	ldr	r5, [pc, #48]	; (8003080 <__libc_init_array+0x38>)
 800304e:	4c0d      	ldr	r4, [pc, #52]	; (8003084 <__libc_init_array+0x3c>)
 8003050:	1b64      	subs	r4, r4, r5
 8003052:	10a4      	asrs	r4, r4, #2
 8003054:	42a6      	cmp	r6, r4
 8003056:	d109      	bne.n	800306c <__libc_init_array+0x24>
 8003058:	f000 f822 	bl	80030a0 <_init>
 800305c:	2600      	movs	r6, #0
 800305e:	4d0a      	ldr	r5, [pc, #40]	; (8003088 <__libc_init_array+0x40>)
 8003060:	4c0a      	ldr	r4, [pc, #40]	; (800308c <__libc_init_array+0x44>)
 8003062:	1b64      	subs	r4, r4, r5
 8003064:	10a4      	asrs	r4, r4, #2
 8003066:	42a6      	cmp	r6, r4
 8003068:	d105      	bne.n	8003076 <__libc_init_array+0x2e>
 800306a:	bd70      	pop	{r4, r5, r6, pc}
 800306c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003070:	4798      	blx	r3
 8003072:	3601      	adds	r6, #1
 8003074:	e7ee      	b.n	8003054 <__libc_init_array+0xc>
 8003076:	f855 3b04 	ldr.w	r3, [r5], #4
 800307a:	4798      	blx	r3
 800307c:	3601      	adds	r6, #1
 800307e:	e7f2      	b.n	8003066 <__libc_init_array+0x1e>
 8003080:	080030dc 	.word	0x080030dc
 8003084:	080030dc 	.word	0x080030dc
 8003088:	080030dc 	.word	0x080030dc
 800308c:	080030e0 	.word	0x080030e0

08003090 <memset>:
 8003090:	4603      	mov	r3, r0
 8003092:	4402      	add	r2, r0
 8003094:	4293      	cmp	r3, r2
 8003096:	d100      	bne.n	800309a <memset+0xa>
 8003098:	4770      	bx	lr
 800309a:	f803 1b01 	strb.w	r1, [r3], #1
 800309e:	e7f9      	b.n	8003094 <memset+0x4>

080030a0 <_init>:
 80030a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030a2:	bf00      	nop
 80030a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80030a6:	bc08      	pop	{r3}
 80030a8:	469e      	mov	lr, r3
 80030aa:	4770      	bx	lr

080030ac <_fini>:
 80030ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030ae:	bf00      	nop
 80030b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80030b2:	bc08      	pop	{r3}
 80030b4:	469e      	mov	lr, r3
 80030b6:	4770      	bx	lr
