/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [19:0] _00_;
  wire celloutsig_0_11z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [17:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = celloutsig_0_2z | ~(in_data[87]);
  assign celloutsig_0_1z = in_data[61] | ~(in_data[15]);
  assign celloutsig_0_15z = celloutsig_0_11z | ~(in_data[87]);
  assign celloutsig_1_4z = celloutsig_1_2z | ~(celloutsig_1_2z);
  assign celloutsig_1_6z = celloutsig_1_2z | ~(celloutsig_1_5z);
  assign celloutsig_1_9z = celloutsig_1_0z[4] | ~(in_data[149]);
  assign celloutsig_1_12z = celloutsig_1_0z[4] | ~(celloutsig_1_11z);
  reg [4:0] _08_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _08_ <= 5'h00;
    else _08_ <= { in_data[2:0], celloutsig_0_7z, celloutsig_0_9z };
  assign out_data[36:32] = _08_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 20'h00000;
    else _00_ <= { in_data[136:130], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z[4], celloutsig_1_1z, celloutsig_1_0z[4], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z[4], celloutsig_1_0z[4], celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_4z = in_data[85:73] !== { in_data[68:59], celloutsig_0_2z, in_data[87], in_data[87] };
  assign celloutsig_0_17z = { celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_7z } !== { out_data[35], celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_1_1z = { in_data[188:163], celloutsig_1_0z, celloutsig_1_0z } !== in_data[158:121];
  assign celloutsig_0_2z = { in_data[85:74], celloutsig_0_1z, celloutsig_0_1z, in_data[87] } !== in_data[36:22];
  assign celloutsig_1_19z = ~ { celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_0z = ~ in_data[185:180];
  assign celloutsig_0_5z = in_data[5] & celloutsig_0_4z;
  assign celloutsig_0_11z = celloutsig_0_3z[12] & in_data[76];
  assign celloutsig_1_2z = celloutsig_1_0z[5] & in_data[108];
  assign celloutsig_1_7z = celloutsig_1_5z & celloutsig_1_4z;
  assign celloutsig_1_11z = celloutsig_1_0z[4] & _00_[11];
  assign celloutsig_1_13z = celloutsig_1_1z & celloutsig_1_2z;
  assign celloutsig_1_18z = ^ { celloutsig_1_12z, celloutsig_1_16z, celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_0z[4], celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_14z, celloutsig_1_14z, celloutsig_1_6z };
  assign celloutsig_0_7z = ^ { in_data[65:55], celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_1_5z = ^ { celloutsig_1_0z[5:3], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_14z = ^ { celloutsig_1_10z[5:1], celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_0z[4] };
  assign celloutsig_1_16z = ^ { celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_14z };
  assign { celloutsig_0_3z[1], celloutsig_0_3z[3:2], celloutsig_0_3z[17:4] } = ~ { celloutsig_0_2z, celloutsig_0_1z, in_data[87], in_data[52:39] };
  assign { celloutsig_1_10z[3:1], celloutsig_1_10z[6:4] } = ~ { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z[4], in_data[126:124] };
  assign celloutsig_0_3z[0] = celloutsig_0_3z[3];
  assign celloutsig_1_10z[0] = celloutsig_1_10z[3];
  assign { out_data[128], out_data[104:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z };
endmodule
