Search.setIndex({"alltitles": {"1 Veer El2 Core Overview": [[1, "veer-el2-core-overview"]], "1.1 Features": [[1, "features"]], "1.2 Core Complex": [[1, "core-complex"]], "1.3 Functional Blocks": [[1, "functional-blocks"]], "1.3.1 Core": [[1, "core"]], "1.4 Standard Extensions": [[1, "standard-extensions"]], "10 Low-Level Core Control": [[2, "low-level-core-control"]], "10.1 Control/Status Registers": [[2, "control-status-registers"]], "10.1.1 Feature Disable Control Register (Mfdc)": [[2, "feature-disable-control-register-mfdc"]], "10.1.2 Clock Gating Control Register (Mcgc)": [[2, "clock-gating-control-register-mcgc"]], "11 Standard Risc-V Csrs With Core-Specific Adaptations": [[3, "standard-risc-v-csrs-with-core-specific-adaptations"]], "11.1 Machine Interrupt Enable (Mie) And Machine Interrupt Pending (Mip) Registers": [[3, "machine-interrupt-enable-mie-and-machine-interrupt-pending-mip-registers"]], "11.2 Machine Cause Register (Mcause)": [[3, "machine-cause-register-mcause"]], "11.3 Machine Hardware Thread Id Register (Mhartid)": [[3, "machine-hardware-thread-id-register-mhartid"]], "12 Csr Address Map": [[4, "csr-address-map"]], "12.1 Standard Risc-V Csrs": [[4, "standard-risc-v-csrs"]], "12.2 Non-Standard Risc-V Csrs": [[4, "non-standard-risc-v-csrs"]], "13 Interrupt Priorities": [[5, "interrupt-priorities"]], "14 Clock And Reset": [[6, "clock-and-reset"]], "14.1 Features": [[6, "features"]], "14.2 Clocking": [[6, "clocking"]], "14.2.1 Regular Operation": [[6, "regular-operation"]], "14.2.2 System Bus-To-Core Clock Ratios": [[6, "system-bus-to-core-clock-ratios"]], "14.2.3 Asynchronous Signals": [[6, "asynchronous-signals"]], "14.3 Reset": [[6, "reset"]], "14.3.1 Core Complex Reset (Rst_L)": [[6, "core-complex-reset-rst-l"]], "14.3.2 Debug Module Reset (Dbg_Rst_L)": [[6, "debug-module-reset-dbg-rst-l"]], "14.3.3 Debugger Initiating Reset Via Jtag Interface": [[6, "debugger-initiating-reset-via-jtag-interface"]], "14.3.4 Core Complex Reset To Debug Mode": [[6, "core-complex-reset-to-debug-mode"]], "15 Veer El2 Core Complex Port List": [[7, "veer-el2-core-complex-port-list"]], "16 Veer El2 Core Build Arguments": [[8, "veer-el2-core-build-arguments"]], "16.1 Memory Protection Build Arguments": [[8, "memory-protection-build-arguments"]], "16.1.1 Memory Protection Build Argument Rules": [[8, "memory-protection-build-argument-rules"]], "16.1.2 Memory Protection Build Arguments": [[8, "id1"]], "16.2 Core Memory-Related Build Arguments": [[8, "core-memory-related-build-arguments"]], "16.2.1 Core Memories And Memory-Mapped Register Blocks Alignment Rules": [[8, "core-memories-and-memory-mapped-register-blocks-alignment-rules"]], "16.2.2 Memory-Related Build Arguments": [[8, "memory-related-build-arguments"]], "17 Veer El2 Compliance Test Suite Failures": [[9, "veer-el2-compliance-test-suite-failures"]], "17.1 I-Misalign_Ldst-01": [[9, "i-misalign-ldst-01"]], "17.2 I-Misalign_Jmp-01 Test Location:": [[9, "i-misalign-jmp-01-test-location"]], "17.3 I-Fence.I-01 And Fence_I Test Location:": [[9, "i-fence-i-01-and-fence-i-test-location"]], "17.4 Breakpoint": [[9, "breakpoint"]], "18 Veer El2 Errata": [[10, "veer-el2-errata"]], "18.1 Back-To-Back Write Transactions Not Supported On Ahb-Lite Bus Description:": [[10, "back-to-back-write-transactions-not-supported-on-ahb-lite-bus-description"]], "18.2 Debug Abstract Command Register May Return Non-Zero Value On Read Description:": [[10, "debug-abstract-command-register-may-return-non-zero-value-on-read-description"]], "2 Memory Map": [[11, "memory-map"]], "2.1 Address Regions": [[11, "address-regions"]], "2.10 Behavior Of Loads To Side-Effect Addresses": [[11, "behavior-of-loads-to-side-effect-addresses"]], "2.11 Partial Writes": [[11, "partial-writes"]], "2.12 Expected Soc Behavior For Accesses": [[11, "expected-soc-behavior-for-accesses"]], "2.13 Speculative Bus Accesses": [[11, "speculative-bus-accesses"]], "2.13.1 Instructions": [[11, "id1"]], "2.13.2 Data": [[11, "id2"]], "2.14 Dma Slave Port": [[11, "dma-slave-port"]], "2.14.1 Access": [[11, "access"]], "2.14.2 Write Alignment Rules": [[11, "write-alignment-rules"]], "2.14.3 Quality Of Service": [[11, "quality-of-service"]], "2.14.4 Ordering Of Core And Dma Accesses": [[11, "ordering-of-core-and-dma-accesses"]], "2.15 Reset Signal And Vector": [[11, "reset-signal-and-vector"]], "2.16 Non-Maskable Interrupt (Nmi) Signal And Vector": [[11, "non-maskable-interrupt-nmi-signal-and-vector"]], "2.17 Software Interrupts": [[11, "software-interrupts"]], "2.2 Access Properties": [[11, "access-properties"]], "2.3 Memory Types": [[11, "memory-types"]], "2.3.1 Core Local": [[11, "core-local"]], "2.3.1.1 ICCM and DCCM": [[11, "iccm-and-dccm"]], "2.3.1.2 Local Memory-Mapped Control/Status Registers": [[11, "local-memory-mapped-control-status-registers"]], "2.3.2 Accessed Via System Bus": [[11, "accessed-via-system-bus"]], "2.3.2.1 System ROMs The SoC may host ROMs which are mapped to the core\u2019s memory address range and accessed via the system bus.": [[11, "system-roms-the-soc-may-host-roms-which-are-mapped-to-the-core-s-memory-address-range-and-accessed-via-the-system-bus"]], "2.3.2.2 System SRAMs The SoC hosts a variety of SRAMs which are mapped to the core\u2019s memory address range and accessed via the system bus.": [[11, "system-srams-the-soc-hosts-a-variety-of-srams-which-are-mapped-to-the-core-s-memory-address-range-and-accessed-via-the-system-bus"]], "2.3.2.3 System Memory-Mapped I/O": [[11, "system-memory-mapped-i-o"]], "2.3.3 Mapping Restrictions": [[11, "mapping-restrictions"]], "2.4 Memory Type Access Properties": [[11, "memory-type-access-properties"]], "2.5 Memory Access Ordering": [[11, "memory-access-ordering"]], "2.5.1 Load-To-Load And Store-To-Store Ordering": [[11, "load-to-load-and-store-to-store-ordering"]], "2.5.2 Load/Store Ordering": [[11, "load-store-ordering"]], "2.5.2.1 Accesses with Potential Side Effects (i.e., Non-Idempotent)": [[11, "accesses-with-potential-side-effects-i-e-non-idempotent"]], "2.5.2.2 Accesses with No Side Effects (i.e., Idempotent)": [[11, "accesses-with-no-side-effects-i-e-idempotent"]], "2.5.2.3 Ordering of Store - Load with No Side Effects (i.e., Idempotent)": [[11, "ordering-of-store-load-with-no-side-effects-i-e-idempotent"]], "2.5.3 Fencing": [[11, "fencing"]], "2.5.3.1 Instructions": [[11, "instructions"]], "2.5.3.2 Data": [[11, "data"]], "2.5.4 Imprecise Data Bus Errors": [[11, "imprecise-data-bus-errors"]], "2.6 Memory Protection": [[11, "memory-protection"]], "2.7 Exception Handling": [[11, "exception-handling"]], "2.7.1 Imprecise Bus Error Non-Maskable Interrupt": [[11, "imprecise-bus-error-non-maskable-interrupt"]], "2.7.2 Correctable Error Local Interrupt": [[11, "correctable-error-local-interrupt"]], "2.7.3 Rules For Core-Local Memory Accesses": [[11, "rules-for-core-local-memory-accesses"]], "2.7.4 Core-Local / D-Bus Access Prediction": [[11, "core-local-d-bus-access-prediction"]], "2.7.5 Unmapped Addresses": [[11, "unmapped-addresses"]], "2.7.6 Misaligned Accesses General notes:": [[11, "misaligned-accesses-general-notes"]], "2.7.7 Uncorrectable Ecc Errors": [[11, "uncorrectable-ecc-errors"]], "2.7.8 Correctable Ecc/Parity Errors": [[11, "correctable-ecc-parity-errors"]], "2.8 Control/Status Registers": [[11, "control-status-registers"]], "2.8.1 Region Access Control Register (Mrac)": [[11, "region-access-control-register-mrac"]], "2.8.2 Memory Synchronization Trigger Register (Dmst)": [[11, "memory-synchronization-trigger-register-dmst"]], "2.8.3 D-Bus First Error Address Capture Register (Mdseac)": [[11, "d-bus-first-error-address-capture-register-mdseac"]], "2.8.4 D-Bus Error Address Unlock Register (Mdeau)": [[11, "d-bus-error-address-unlock-register-mdeau"]], "2.8.5 Machine Secondary Cause Register (Mscause)": [[11, "machine-secondary-cause-register-mscause"]], "2.9 Memory Address Map": [[11, "memory-address-map"]], "3 Memory Error Protection": [[12, "memory-error-protection"]], "3.1 General Description": [[12, "general-description"]], "3.1.1 Parity": [[12, "parity"]], "3.1.2 Error Correcting Code (Ecc)": [[12, "error-correcting-code-ecc"]], "3.2 Selecting The Proper Error Protection Level": [[12, "selecting-the-proper-error-protection-level"]], "3.3 Memory Hierarchy": [[12, "memory-hierarchy"]], "3.4 Error Detection And Handling": [[12, "error-detection-and-handling"]], "3.5 Core Error Counter/Threshold Registers": [[12, "core-error-counter-threshold-registers"]], "3.5.1 I-Cache Error Counter/Threshold Register (Micect)": [[12, "i-cache-error-counter-threshold-register-micect"]], "3.5.2 Iccm Correctable Error Counter/Threshold Register (Miccmect)": [[12, "iccm-correctable-error-counter-threshold-register-miccmect"]], "3.5.3 Dccm Correctable Error Counter/Threshold Register (Mdccmect)": [[12, "dccm-correctable-error-counter-threshold-register-mdccmect"]], "4 Internal Timers": [[13, "internal-timers"]], "4.1 Features": [[13, "features"]], "4.2 Description": [[13, "description"]], "4.3 Internal Timer Local Interrupts": [[13, "internal-timer-local-interrupts"]], "4.4 Control/Status Registers": [[13, "control-status-registers"]], "4.4.1 Internal Timer Counter 0 / 1 Register (Mitcnt0/1)": [[13, "internal-timer-counter-0-1-register-mitcnt0-1"]], "4.4.2 Internal Timer Bound 0 / 1 Register (Mitb0/1)": [[13, "internal-timer-bound-0-1-register-mitb0-1"]], "4.4.3 Internal Timer Control 0 / 1 Register (Mitctl0/1)": [[13, "internal-timer-control-0-1-register-mitctl0-1"]], "5 Power Management And Multi-Core Debug Control": [[14, "power-management-and-multi-core-debug-control"]], "5.1 Features": [[14, "features"]], "5.2 Core Control Interfaces": [[14, "core-control-interfaces"]], "5.2.1 Power Management": [[14, "power-management"]], "5.2.2 Multi-Core Debug Control": [[14, "multi-core-debug-control"]], "5.3 Power States": [[14, "power-states"]], "5.4 Power Control": [[14, "power-control"]], "5.4.1 Debug Mode": [[14, "debug-mode"]], "5.4.1.1 Single Stepping": [[14, "single-stepping"]], "5.4.1.2 Forced Debug Halt": [[14, "forced-debug-halt"]], "5.4.2 Core Power And Multi-Core Debug Control And Status Signals": [[14, "core-power-and-multi-core-debug-control-and-status-signals"]], "5.4.2.1 Power Control And Status Signals": [[14, "power-control-and-status-signals"]], "5.4.2.2 Multi-Core Debug Control And Status Signals": [[14, "multi-core-debug-control-and-status-signals"]], "5.4.3 Debug Scenarios": [[14, "debug-scenarios"]], "5.4.3.1 Scenario 1: Core Halt \u2192 MPC Halt \u2192 MPC Run \u2192 Core Resume": [[14, "scenario-1-core-halt-mpc-halt-mpc-run-core-resume"]], "5.4.3.2 Scenario 2: Core Halt \u2192 MPC Halt \u2192 Core Resume \u2192 MPC Run": [[14, "scenario-2-core-halt-mpc-halt-core-resume-mpc-run"]], "5.4.3.3 Scenario 3: Mpc Halt \u2192 Core Halt \u2192 Core Resume \u2192 Mpc Run": [[14, "scenario-3-mpc-halt-core-halt-core-resume-mpc-run"]], "5.4.3.4 Scenario 4: MPC Halt \u2192 Core Halt \u2192 MPC Run \u2192 Core Resume": [[14, "scenario-4-mpc-halt-core-halt-mpc-run-core-resume"]], "5.4.3.5 Summary": [[14, "summary"]], "5.4.4 Core Wake-Up Events": [[14, "core-wake-up-events"]], "5.4.5 Core Firmware-Initiated Halt": [[14, "core-firmware-initiated-halt"]], "5.4.6 Dma Operations While Halted": [[14, "dma-operations-while-halted"]], "5.4.7 External Interrupts While Halted": [[14, "external-interrupts-while-halted"]], "5.5 Control/Status Registers": [[14, "control-status-registers"]], "5.5.1 Power Management Control Register (Mpmc)": [[14, "power-management-control-register-mpmc"]], "5.5.2 Core Pause Control Register (Mcpc)": [[14, "core-pause-control-register-mcpc"]], "5.5.3 Forced Debug Halt Threshold Register (Mfdht)": [[14, "forced-debug-halt-threshold-register-mfdht"]], "5.5.4 Forced Debug Halt Status Register (Mfdhs)": [[14, "forced-debug-halt-status-register-mfdhs"]], "6 External Interrupts": [[15, "external-interrupts"]], "6.1 Features": [[15, "features"]], "6.10 Performance Targets": [[15, "performance-targets"]], "6.11 Configurability": [[15, "configurability"]], "6.11.1 Rules": [[15, "rules"]], "6.11.2 Build Arguments": [[15, "build-arguments"]], "6.11.3 Impact on Generated Code": [[15, "impact-on-generated-code"]], "6.11.3.1 External Interrupt Sources": [[15, "external-interrupt-sources"]], "6.11.3.2 Further Optimizations": [[15, "further-optimizations"]], "6.12 Pic Control/Status Registers": [[15, "pic-control-status-registers"]], "6.12.1 Pic Configuration Register (Mpiccfg)": [[15, "pic-configuration-register-mpiccfg"]], "6.12.10 External Interrupt Current Priority Level Register (Meicurpl)": [[15, "external-interrupt-current-priority-level-register-meicurpl"]], "6.12.11 External Interrupt Gateway Configuration Registers (meigwctrlS)": [[15, "external-interrupt-gateway-configuration-registers-meigwctrls"]], "6.12.12 External Interrupt Gateway Clear Registers (meigwclrS)": [[15, "external-interrupt-gateway-clear-registers-meigwclrs"]], "6.12.2 External Interrupt Priority Level Registers (Meipls)": [[15, "external-interrupt-priority-level-registers-meipls"]], "6.12.3 External Interrupt Pending Registers (Meipx)": [[15, "external-interrupt-pending-registers-meipx"]], "6.12.4 External Interrupt Enable Registers (Meies)": [[15, "external-interrupt-enable-registers-meies"]], "6.12.5 External Interrupt Priority Threshold Register (Meipt)": [[15, "external-interrupt-priority-threshold-register-meipt"]], "6.12.6 External Interrupt Vector Table Register (Meivt)": [[15, "external-interrupt-vector-table-register-meivt"]], "6.12.7 External Interrupt Handler Address Pointer Register (Meihap)": [[15, "external-interrupt-handler-address-pointer-register-meihap"]], "6.12.8 External Interrupt Claim Id / Priority Level Capture Trigger Register (Meicpct)": [[15, "external-interrupt-claim-id-priority-level-capture-trigger-register-meicpct"]], "6.12.9 External Interrupt Claim Id\u2019S Priority Level Register (Meicidpl)": [[15, "external-interrupt-claim-id-s-priority-level-register-meicidpl"]], "6.13 Pic Csr Address Map": [[15, "pic-csr-address-map"]], "6.14 Pic Memory-Mapped Register Address Map": [[15, "pic-memory-mapped-register-address-map"]], "6.15 Interrupt Enable/Disable Code Samples": [[15, "interrupt-enable-disable-code-samples"]], "6.15.1 Example Interrupt Flows": [[15, "example-interrupt-flows"]], "6.15.2 Example Interrupt Macros": [[15, "example-interrupt-macros"]], "6.2 Naming Convention 6.2.1 Unit, Signal, And Register Naming": [[15, "naming-convention-6-2-1-unit-signal-and-register-naming"]], "6.2.2 Address Map Naming": [[15, "address-map-naming"]], "6.3 Overview Of Major Functional Units 6.3.1 External Interrupt Source": [[15, "overview-of-major-functional-units-6-3-1-external-interrupt-source"]], "6.3.2 Gateway": [[15, "gateway"]], "6.3.3 PIC Core": [[15, "pic-core"]], "6.3.4 Interrupt Target": [[15, "interrupt-target"]], "6.4 Pic Block Diagram": [[15, "pic-block-diagram"]], "6.5 Theory Of Operation": [[15, "theory-of-operation"]], "6.5.1 Initialization": [[15, "initialization"]], "6.5.2 Regular Operation": [[15, "regular-operation"]], "6.6 Support For Vectored External Interrupts": [[15, "support-for-vectored-external-interrupts"]], "6.6.1 Fast Interrupt Redirect": [[15, "fast-interrupt-redirect"]], "6.7 Interrupt Chaining": [[15, "interrupt-chaining"]], "6.8 Interrupt Nesting": [[15, "interrupt-nesting"]], "6.9 Power Reduction": [[15, "power-reduction"]], "7 Performance Monitoring": [[16, "performance-monitoring"]], "7.1 Features": [[16, "features"]], "7.2 Control/Status Registers 7.2.1 Standard Risc-V Registers": [[16, "control-status-registers-7-2-1-standard-risc-v-registers"]], "7.3 Counters": [[16, "counters"]], "7.4 Count-Impacting Conditions": [[16, "count-impacting-conditions"]], "7.5 Events": [[16, "events"]], "8 Cache Control": [[17, "cache-control"]], "8.1 Features": [[17, "features"]], "8.2 Feature Descriptions": [[17, "feature-descriptions"]], "8.2.1 Cache Flushing": [[17, "cache-flushing"]], "8.2.2 Enabling/Disabling I-Cache": [[17, "enabling-disabling-i-cache"]], "8.2.3 Diagnostic Access": [[17, "diagnostic-access"]], "8.3 Use Cases": [[17, "use-cases"]], "8.4 Theory Of Operation": [[17, "theory-of-operation"]], "8.4.1 Read a Chunk of an I-cache Cache Line": [[17, "read-a-chunk-of-an-i-cache-cache-line"]], "8.4.2 Write A Chunk Of An I-Cache Cache Line": [[17, "write-a-chunk-of-an-i-cache-cache-line"]], "8.4.3 Read Or Write A Full I-Cache Cache Line": [[17, "read-or-write-a-full-i-cache-cache-line"]], "8.4.4 Read a Tag and Status Information of an I-cache Cache Line": [[17, "read-a-tag-and-status-information-of-an-i-cache-cache-line"]], "8.4.5 Write A Tag And Status Information Of An I-Cache Cache Line": [[17, "write-a-tag-and-status-information-of-an-i-cache-cache-line"]], "8.5 I-Cache Control/Status Registers": [[17, "i-cache-control-status-registers"]], "8.5.1 I-Cache Array/Way/Index Selection Register (Dicawics)": [[17, "i-cache-array-way-index-selection-register-dicawics"]], "8.5.2 I-Cache Array Data 0 Register (Dicad0)": [[17, "i-cache-array-data-0-register-dicad0"]], "8.5.3 I-Cache Array Data 0 High Register (Dicad0H)": [[17, "i-cache-array-data-0-high-register-dicad0h"]], "8.5.4 I-Cache Array Data 1 Register (Dicad1)": [[17, "i-cache-array-data-1-register-dicad1"]], "8.5.5 I-Cache Array Go Register (Dicago)": [[17, "i-cache-array-go-register-dicago"]], "9 Veer El2 Debug Support": [[18, "veer-el2-debug-support"]], "9.1 Control/Status Registers": [[18, "control-status-registers"]], "9.1.1 Control/Status Registers In Jtag Address Space": [[18, "control-status-registers-in-jtag-address-space"]], "9.1.1.1 Idcode Register (Idcode)": [[18, "idcode-register-idcode"]], "9.1.1.2 Dtm Control And Status Register (Dtmcs)": [[18, "dtm-control-and-status-register-dtmcs"]], "9.1.1.3 Debug Module Interface Access Register (Dmi)": [[18, "debug-module-interface-access-register-dmi"]], "9.1.1.4 Bypass Register (Bypass)": [[18, "bypass-register-bypass"]], "9.1.2 Control/Status Registers In Debug Module Interface Address Space": [[18, "control-status-registers-in-debug-module-interface-address-space"]], "9.1.2.1 Debug Module Control Register (Dmcontrol)": [[18, "debug-module-control-register-dmcontrol"]], "9.1.2.10 System Bus Data 31:0 Register (Sbdata0)": [[18, "system-bus-data-31-0-register-sbdata0"]], "9.1.2.11 System Bus Data 63:32 Register (Sbdata1)": [[18, "system-bus-data-63-32-register-sbdata1"]], "9.1.2.2 Debug Module Status Register (Dmstatus)": [[18, "debug-module-status-register-dmstatus"]], "9.1.2.3 Halt Summary 0 Register (Haltsum0)": [[18, "halt-summary-0-register-haltsum0"]], "9.1.2.4 Abstract Control And Status Register (Abstractcs)": [[18, "abstract-control-and-status-register-abstractcs"]], "9.1.2.5 Abstract Command Register (Command)": [[18, "abstract-command-register-command"]], "9.1.2.6 Abstract Command Autoexec Register (Abstractauto)": [[18, "abstract-command-autoexec-register-abstractauto"]], "9.1.2.7 Abstract Data 0 / 1 Registers (Data0/1)": [[18, "abstract-data-0-1-registers-data0-1"]], "9.1.2.8 System Bus Access Control And Status Register (Sbcs)": [[18, "system-bus-access-control-and-status-register-sbcs"]], "9.1.2.9 System Bus Address 31:0 Register (Sbaddress0)": [[18, "system-bus-address-31-0-register-sbaddress0"]], "9.1.3 Control/Status Registers in RISC-V CSR Address Space A summary of standard RISC-V control/status registers with platform-specific adaptations in CSR space:": [[18, "control-status-registers-in-risc-v-csr-address-space-a-summary-of-standard-risc-v-control-status-registers-with-platform-specific-adaptations-in-csr-space"]], "9.1.3.1 Trigger Select Register (tselect)": [[18, "trigger-select-register-tselect"]], "9.1.3.2 Trigger Data 1 Register (Tdata1)": [[18, "trigger-data-1-register-tdata1"]], "9.1.3.3 Match Control Register (Mcontrol)": [[18, "match-control-register-mcontrol"]], "9.1.3.4 Trigger Data 2 Register (Tdata2)": [[18, "trigger-data-2-register-tdata2"]], "9.1.3.5 Debug Control And Status Register (Dcsr)": [[18, "debug-control-and-status-register-dcsr"]], "9.1.3.6 Debug Pc Register (Dpc)": [[18, "debug-pc-register-dpc"]], "Abbreviations": [[0, "abbreviations"]], "Document Revision History": [[0, "document-revision-history"]], "RISC-V VeeR EL2 Programmer\u2019s Reference Manual": [[0, "risc-v-veer-el2-programmer-s-reference-manual"], [19, "risc-v-veer-el2-programmer-s-reference-manual"]], "Reference Documents": [[0, "reference-documents"]], "Table 1-1 VeeR EL2\u2019s RISC-V Standard Extensions": [[1, "id3"]], "Table 10-1 Feature Disable Control Register (mfdc, at CSR 0x7F9)  Field Bits Description": [[2, "id1"]], "Table 10-2 Clock Gating Control Register (mcgc, at CSR 0x7F8)  Field Bits Description": [[2, "id2"]], "Table 11-1 Machine Interrupt Enable Register (mie, at CSR 0x304)": [[3, "id1"]], "Table 11-2 Machine Interrupt Pending Register (mip, at CSR 0x344)": [[3, "id2"]], "Table 11-3 Machine Cause Register (mcause, at CSR 0x342)<br>Empty fields note a duplication of the field above": [[3, "id3"]], "Table 11-4 Machine Hardware Thread ID Register (mhartid, at CSR 0xF14)": [[3, "id4"]], "Table 12-1 VeeR EL2 Core-Specific Standard RISC-V Machine Information CSRs": [[4, "id1"]], "Table 12-2 VeeR EL2 Standard RISC-V CSR Address Map<br>Empty fields note a duplication of the field above": [[4, "id2"]], "Table 12-3 VeeR EL2 Non-Standard RISC-V CSR Address Map": [[4, "id3"]], "Table 13-1 VeeR EL2 Platform-specific and Standard RISC-V Interrupt Priorities<br>Table is sorted from highest Interrupt priority to lowest Interrupt priority": [[5, "id1"]], "Table 14-1 Core Complex Asynchronous Signals<br>Rows containing empty cells denote categories of signals": [[6, "id10"]], "Table 2-1 Access Properties for each Memory Type": [[11, "id3"]], "Table 2-10 Machine Secondary Cause Register (mscause, at CSR 0x7FF)<br>Empty fields note a duplication of the field above<br>Exceptions:": [[11, "id12"]], "Table 2-11 VeeR EL2 Memory Address Map (Example)<br>Empty fields note a duplication of the field above": [[11, "id13"]], "Table 2-12 Summary of NMI mcause Values<br>Empty fields note a duplication of the field above": [[11, "id14"]], "Table 2-2 Handling of Unmapped Addresses": [[11, "id4"]], "Table 2-3 Handling of Misaligned Accesses": [[11, "id5"]], "Table 2-4 Handling of Uncorrectable ECC Errors": [[11, "id6"]], "Table 2-5 Handling of Correctable ECC/Parity Errors Access Core/Bus Side Effect Action": [[11, "id7"]], "Table 2-6 Region Access Control Register (mrac, at CSR 0x7C0)<br>Y = 0..15 (= Region)": [[11, "id8"]], "Table 2-7 Memory Synchronization Trigger Register (dmst, at CSR 0x7C4)": [[11, "id9"]], "Table 2-8 D-Bus First Error Address Capture Register (mdseac, at CSR 0xFC0)": [[11, "id10"]], "Table 2-9 D-Bus Error Address Unlock Register (mdeau, at CSR 0xBC0)": [[11, "id11"]], "Table 3-1 Memory Hierarchy Components and Protection<br>Empty fields note a duplication of the field above": [[12, "id2"]], "Table 3-2 Error Detection, Recovery, and Logging<br>Empty fields shall be ignored as they provide structure information for the table": [[12, "id3"]], "Table 3-3 I-Cache Error Counter/Threshold Register (micect, at CSR 0x7F0)": [[12, "id4"]], "Table 3-4 ICCM Correctable Error Counter/Threshold Register (miccmect, at CSR 0x7F1)": [[12, "id5"]], "Table 3-5 DCCM Correctable Error Counter/Threshold Register (mdccmect, at CSR 0x7F2)": [[12, "id6"]], "Table 4-1 Internal Timer Counter 0 / 1 Register (mitcnt0/1, at CSR 0x7D2 / 0x7D5)": [[13, "id1"]], "Table 4-2 Internal Timer Bound 0 / 1 Register (mitb0/1, at CSR 0x7D3 / 0x7D6)": [[13, "id2"]], "Table 4-3 Internal Timer Control 0 / 1 Register (mitctl0/1, at CSR 0x7D4 / 0x7D7)<br>": [[13, "id3"]], "Table 5-1 Debug Resume Requests": [[14, "id2"]], "Table 5-2 Core Activity States": [[14, "id3"]], "Table 5-3 VeeR EL2 Power Control and Status Signals": [[14, "id5"]], "Table 5-4 VeeR EL2 Multi-Core Debug Control and Status Signals": [[14, "id7"]], "Table 5-5 Power Management Control Register (mpmc, at CSR 0x7C6)": [[14, "id10"]], "Table 5-6 Core Pause Control Register (mcpc, at CSR 0x7C2)": [[14, "id11"]], "Table 5-7 Forced Debug Halt Threshold Register (mfdht, at CSR 0x7CE)": [[14, "id12"]], "Table 5-8 Forced Debug Halt Status Register (mfdhs, at CSR 0x7CF)": [[14, "id13"]], "Table 6-1 PIC Configuration Register (mpiccfg, at PIC_base_addr+0x3000)": [[15, "id7"]], "Table 6-10 External Interrupt Current Priority Level Register (meicurpl, at CSR 0xBCC)": [[15, "id17"]], "Table 6-11 External Interrupt Gateway Configuration Register S=1..255 (meigwctrlS, at PIC_base_addr+0x4000+S*4)": [[15, "id18"]], "Table 6-12 External Interrupt Gateway Clear Register S=1..255 (meigwclrS, at PIC_base_addr+0x5000+S*4)": [[15, "id19"]], "Table 6-13 PIC Non-standard RISC-V CSR Address Map": [[15, "id20"]], "Table 6-14 summarizes the PIC memory-mapped register address map.": [[15, "id21"]], "Table 6-2 External Interrupt Priority Level Register S=1..255 (meiplS, at PIC_base_addr+S*4)": [[15, "id8"]], "Table 6-3 (continued)<br>X = 0, Y = 0": [[15, "id10"]], "Table 6-3 External Interrupt Pending Register X=0..7 (meipX, at PIC_base_addr+0x1000+X*4)<br>X = 0, Y = 1..31 and X = 1..7, Y = 0..31": [[15, "id9"]], "Table 6-4 External Interrupt Enable Register S=1..255 (meieS, at PIC_base_addr+0x2000+S*4)": [[15, "id11"]], "Table 6-5 External Interrupt Priority Threshold Register (meipt, at CSR 0xBC9)": [[15, "id12"]], "Table 6-6 External Interrupt Vector Table Register (meivt, at CSR 0xBC8)": [[15, "id13"]], "Table 6-7 External Interrupt Handler Address Pointer Register (meihap, at CSR 0xFC8)": [[15, "id14"]], "Table 6-8 External Interrupt Claim ID / Priority Level Capture Trigger Register (meicpct, at CSR 0xBCA)": [[15, "id15"]], "Table 6-9 External Interrupt Claim ID\u2019s Priority Level Register (meicidpl, at CSR 0xBCB)": [[15, "id16"]], "Table 7-1 List of Countable Events": [[16, "id1"]], "Table 8-1 I-Cache Array/Way/Index Selection Register (dicawics, at CSR 0x7C8)": [[17, "id1"]], "Table 8-2 I-Cache Array Data 0 Register (dicad0, at CSR 0x7C9)": [[17, "id2"]], "Table 8-3 I-Cache Array Data 0 High Register (dicad0h, at CSR 0x7CC)": [[17, "id3"]], "Table 8-4 I-Cache Array Data 1 Register (dicad1, at CSR 0x7CA)<br>Empty fields shall be ignored as they provide structure for the following row group descriptions.": [[17, "id4"]], "Table 8-5 I-Cache Array Go Register (dicago, at CSR 0x7CB)": [[17, "id5"]], "Table 9-1 Registers in JTAG Debug Transport Module Address Space": [[18, "id1"]], "Table 9-10 Abstract Control and Status Register (abstractcs, at Debug Module Offset 0x16)": [[18, "id10"]], "Table 9-11 Abstract Command Register (command, at Debug Module Offset 0x17)": [[18, "id11"]], "Table 9-12 Abstract Command Autoexec Register (abstractauto, at Debug Module Offset 0x18)": [[18, "id12"]], "Table 9-13 Abstract Data 0 / 1 Register (data0/1, at Debug Module Offset 0x04 / 0x05)": [[18, "id13"]], "Table 9-14 System Bus Access Control and Status Register (sbcs, at Debug Module Offset 0x38)": [[18, "id14"]], "Table 9-15 System Bus Address 31:0 Register (sbaddress0, at Debug Module Offset 0x39)": [[18, "id15"]], "Table 9-16 System Bus Data 31:0 Register (sbdata0, at Debug Module Offset 0x3C)": [[18, "id16"]], "Table 9-17 System Bus Data 63:32 Register (sbdata1, at Debug Module Offset 0x3D)": [[18, "id17"]], "Table 9-18 Trigger Select Register (tselect, at CSR 0x7A0)": [[18, "id18"]], "Table 9-19 Trigger Data 1 Register (tdata1, at CSR 0x7A1)": [[18, "id19"]], "Table 9-2 IDCODE Register (IDCODE, at JTAG 0x01)": [[18, "id2"]], "Table 9-20 Match Control Register (mcontrol, at CSR 0x7A1)": [[18, "id20"]], "Table 9-21 Trigger Data 2 Register (tdata2, at CSR 0x7A2)": [[18, "id21"]], "Table 9-22 Debug Control and Status Register (dcsr, at CSR 0x7B0)": [[18, "id22"]], "Table 9-23 Debug PC Register (dpc, at CSR 0x7B1)": [[18, "id23"]], "Table 9-3 DTM Control and Status Register (dtmcs, at JTAG 0x10)": [[18, "id3"]], "Table 9-4 Debug Module Interface Access Register (dmi, at JTAG 0x11)": [[18, "id4"]], "Table 9-5 BYPASS Register (BYPASS, at JTAG 0x1F)": [[18, "id5"]], "Table 9-6 Registers in Debug Module Interface Address Space": [[18, "id6"]], "Table 9-7 Debug Module Control Register (dmcontrol, at Debug Module Offset 0x10)": [[18, "id7"]], "Table 9-8 Debug Module Status Register (dmstatus, at Debug Module Offset 0x11)": [[18, "id8"]], "Table 9-9 Halt Summary 0 Register (haltsum0, at Debug Module Offset 0x40)": [[18, "id9"]]}, "docurls": ["0-intro.html", "1-overview.html", "10-core-control.html", "11-adaptations.html", "12-csrs.html", "13-interrupt-priority.html", "14-clocks.html", "15-complex-ports.html", "16-build-args.html", "17-tests.html", "18-errata.html", "2-memory-map.html", "3-error-protection.html", "4-timers.html", "5-power.html", "6-interrupts.html", "7-performance.html", "8-cache.html", "9-debugging.html", "index.html"], "envversion": {"sphinx": 61, "sphinx.domains.c": 3, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 9, "sphinx.domains.index": 1, "sphinx.domains.javascript": 3, "sphinx.domains.math": 2, "sphinx.domains.python": 4, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx.ext.todo": 2}, "indexentries": {}, "objects": {}, "objnames": {}, "objtypes": {}, "terms": {"": [3, 4, 6, 7, 8, 9, 10, 12, 13, 14, 17, 18], "0": [0, 2, 3, 4, 5, 7, 8, 9, 12, 14, 16], "00": [15, 17], "000": 17, "01": 19, "0b000": 7, "0b0000": 7, "0b0000_0000": 7, "0b01": 7, "0b011": 7, "0b100": 7, "0b1111": 7, "0h": 17, "0x0": [3, 11], "0x00": 18, "0x0000": [15, 18], "0x0000_0000": [3, 8, 11], "0x0000_0001": [3, 6], "0x0000_0002": 3, "0x0000_0003": [3, 6], "0x0000_0004": [3, 4], "0x0000_0005": 3, "0x0000_0006": 3, "0x0000_0007": 3, "0x0000_000b": 3, "0x0000_0010": 4, "0x0000_003f": 8, "0x0000_0045": 4, "0x0000_2000": 8, "0x0000_4000": 8, "0x0000_6000": 8, "0x0001_0000": 8, "0x0002_0000": 8, "0x0003": 15, "0x0003_0000": 8, "0x0003_ffff": 11, "0x0004": 15, "0x0004_0000": 11, "0x0005_ffff": 11, "0x0006_0000": 11, "0x0007_ffff": 11, "0x0008_0000": 11, "0x0009_ffff": 11, "0x000a_0000": 11, "0x0f": 11, "0x0fff": [15, 18], "0x0fff_ffff": 11, "0x1": 11, "0x1000": 18, "0x1000_0000": 11, "0x101f": 18, "0x1020": 18, "0x1fff": 15, "0x1fff_ffff": 11, "0x2": 11, "0x2000_0000": 11, "0x2003": 15, "0x2004": 15, "0x2fff": 15, "0x2fff_ffff": 11, "0x3": 11, "0x300": 4, "0x3000_0000": 11, "0x3003": 15, "0x3004": 15, "0x301": 4, "0x304": 4, "0x305": 4, "0x320": 4, "0x323": 4, "0x324": 4, "0x325": 4, "0x326": 4, "0x340": 4, "0x341": 4, "0x342": 4, "0x343": 4, "0x344": 4, "0x3fff": 15, "0x3fff_ffff": 11, "0x4": 11, "0x4000": 11, "0x4000_0000": 11, "0x4000_1104": 4, "0x4003": 15, "0x4004": 15, "0x4fff": 15, "0x4fff_ffff": 11, "0x5": 11, "0x5000_0000": 11, "0x5003": 15, "0x5004": 15, "0x5fff_ffff": 11, "0x6": 11, "0x6000_0000": 11, "0x6fff_ffff": 11, "0x7": 11, "0x7000_0000": 11, "0x7a0": 4, "0x7a1": 4, "0x7a2": 4, "0x7b0": 4, "0x7b1": 4, "0x7c0": 4, "0x7c2": 4, "0x7c4": 4, "0x7c6": 4, "0x7c8": 4, "0x7c9": 4, "0x7ca": 4, "0x7cb": 4, "0x7cc": 4, "0x7ce": 4, "0x7cf": 4, "0x7d2": 4, "0x7d3": 4, "0x7d4": 4, "0x7d5": 4, "0x7d6": 4, "0x7d7": 4, "0x7f0": 4, "0x7f1": 4, "0x7f2": 4, "0x7f8": 4, "0x7f9": 4, "0x7ff": 4, "0x7fff": 15, "0x7fff_ffff": 11, "0x8": 11, "0x8000": 11, "0x8000_0000": 11, "0x8000_0001": 6, "0x8000_0003": [3, 6, 11], "0x8000_0007": [3, 11], "0x8000_000b": [3, 11], "0x8000_001c": [3, 11, 13], "0x8000_001d": [3, 11, 13], "0x8000_001e": [3, 11], "0x8fff_ffff": 11, "0x9": 11, "0x9000_0000": 11, "0x9fff_ffff": 11, "0xa": 11, "0xa000_0000": 11, "0xafff_ffff": 11, "0xb": 11, "0xb00": 4, "0xb000_0000": 11, "0xb02": 4, "0xb03": 4, "0xb04": 4, "0xb05": 4, "0xb06": 4, "0xb80": 4, "0xb82": 4, "0xb83": 4, "0xb84": 4, "0xb85": 4, "0xb86": 4, "0xbc0": 4, "0xbc8": 4, "0xbc9": 4, "0xbca": 4, "0xbcb": 4, "0xbcc": 4, "0xbfff_ffff": 11, "0xc": 11, "0xc000_0000": 11, "0xcfff_ffff": 11, "0xd": 11, "0xd000_0000": 11, "0xdfff_ffff": 11, "0xe": 11, "0xe000_0000": 11, "0xefff_ffff": 11, "0xf": [3, 11], "0xf0": 11, "0xf000_0000": [3, 11], "0xf000_0001": [3, 11], "0xf000_1000": [3, 11, 15], "0xf000_1001": [3, 11, 15], "0xf000_1002": [3, 11, 15], "0xf11": 4, "0xf12": 4, "0xf13": 4, "0xf14": 4, "0xfc0": 4, "0xfc8": 4, "0xff": 11, "0xffff": 18, "0xffff_ffc0": 8, "0xffff_ffff": [8, 11, 13], "1": [0, 7, 19], "10": [0, 3, 4, 6, 16, 17, 19], "11": [0, 2, 4, 13, 16, 17, 19], "111": 18, "1149": 18, "12": [0, 2, 3, 16, 19], "128": [8, 11, 18], "128kb": 11, "13": [0, 2, 9, 13, 14, 16, 19], "14": [0, 2, 10, 14, 16, 19], "15": [0, 2, 3, 8, 16, 17, 19], "16": [0, 1, 2, 3, 5, 9, 12, 15, 16, 17, 19], "16b": [11, 16], "16nm": 1, "17": [0, 3, 5, 16, 17, 19], "18": [0, 2, 11, 16, 19], "19": [0, 2, 11, 16, 17], "1ghz": 14, "2": [0, 5, 7, 19], "20": [0, 1, 11, 16, 17], "2013": 18, "2018": 0, "20190608": 0, "2020": 0, "2021": 0, "2022": 0, "21": [0, 1, 11, 16, 17], "22": [0, 9, 11, 15, 16, 17], "23": [0, 11, 16, 17], "231": 14, "24": [11, 16, 17, 18], "25": [16, 17, 18], "255": 1, "256": [8, 11], "256kb": 17, "256mb": 11, "26": [12, 16, 18], "27": [3, 12, 16, 18], "28": [3, 8, 12, 13, 16, 18], "29": [0, 3, 12, 13, 16, 18], "2thresh": 14, "3": [0, 2, 5, 7, 10, 19], "30": [3, 11, 12, 16, 18], "31": [2, 3, 7, 11, 12, 13, 14, 16, 17], "32": [1, 4, 8, 11, 12, 13, 15, 16, 17], "32b": 16, "32kb": 15, "33": [16, 18], "34": [16, 18], "35": 16, "36": 16, "37": 16, "38": 16, "39": [12, 16, 17], "4": [0, 2, 4, 5, 7, 8, 19], "40": [16, 18], "41": [16, 18], "42": [16, 18], "43": [16, 18], "44": [3, 16], "45": [7, 16], "46": [7, 16], "47": 16, "48": [8, 11, 16], "48kb": 8, "49": 16, "5": [0, 2, 3, 4, 6, 9, 13, 19], "50": 16, "51": 16, "511": 16, "512": [8, 16], "512kb": 11, "513": 16, "514": 16, "515": 16, "516": 16, "53": 16, "54": 16, "55": 16, "56": 16, "57": 16, "5bit": 18, "6": [0, 2, 3, 4, 5, 6, 8, 12, 16, 17, 19], "600mhz": 1, "63": 7, "64": [1, 8, 11, 12, 13, 16, 17, 18], "64b": [8, 11], "64kb": 8, "7": [0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 12, 17, 19], "8": [0, 2, 3, 4, 6, 8, 16, 19], "8kb": [8, 17], "8th": 11, "9": [0, 1, 2, 4, 6, 14, 16, 19], "94": 0, "A": [2, 3, 6, 8, 10, 11, 12, 13, 14, 15, 16], "AS": 0, "And": 19, "As": [6, 17], "At": 15, "Be": 0, "But": 15, "For": [1, 7, 8, 12, 13, 14, 17, 18, 19], "If": [3, 6, 11, 12, 13, 14, 15, 16, 17, 18], "In": [3, 6, 7, 11, 12, 14, 15, 16, 17], "It": [11, 12, 14, 15, 16, 17, 18], "No": [8, 12, 14, 15, 16, 18], "Not": [7, 11, 15, 18, 19], "OF": 0, "OR": 0, "Of": 19, "On": [0, 18, 19], "One": [14, 15, 17], "That": 15, "The": [0, 1, 2, 3, 6, 7, 8, 9, 10, 13, 14, 15, 16, 17, 18, 19], "Their": 11, "There": [1, 11, 14, 15, 17], "These": [10, 11, 12, 13, 14, 15, 18], "To": [0, 14, 15, 17, 18, 19], "With": [15, 19], "_bus_clk_en": 6, "a0": 15, "aampostincr": 18, "aamsiz": 18, "aamvirtu": 18, "aarpostincr": 18, "aarsiz": 18, "abbrevi": [12, 19], "abil": 6, "abit": 18, "abl": [6, 11, 14], "abort": 18, "about": [11, 14, 18], "abov": [8, 13, 15], "abstract": [0, 14, 19], "accept": [14, 18], "access": [0, 1, 2, 3, 4, 6, 8, 9, 12, 13, 14, 15, 16, 19], "accommod": 18, "accomplish": 11, "accord": 11, "accordingli": 14, "account": 11, "achiev": [6, 10, 15], "ack": [14, 18], "ackhavereset": 18, "acknowledg": [0, 7, 11, 14, 18], "across": 11, "action": [0, 12, 14, 18], "activ": [0, 6, 7, 11, 13, 15, 16, 18], "actual": [11, 12], "ad": [0, 11, 18], "adapt": 19, "adder": 1, "addit": [0, 1, 3, 11, 12, 14, 15, 17, 18], "address": [0, 1, 2, 3, 7, 8, 9, 12, 13, 14, 17, 19], "adequ": [6, 12], "adjust": 15, "advanc": 0, "advantag": 17, "affect": [11, 15, 18], "after": [0, 2, 6, 11, 12, 13, 14, 15, 16, 18], "again": [11, 12, 14, 15, 16, 18], "against": 18, "agre": [0, 18], "agu": 1, "ahb": [0, 1, 2, 7, 16, 19], "algorithm": 12, "align": [1, 9, 10, 12, 15, 16, 17, 18], "all": [1, 2, 3, 6, 7, 8, 11, 12, 13, 14, 15, 16, 17, 18], "allhalt": 18, "allhavereset": 18, "allianc": 0, "allnonexist": 18, "alloc": 1, "allow": [3, 6, 11, 14, 15, 16, 18], "allresumeack": 18, "allrun": 18, "allunavail": 18, "almost": 1, "alreadi": [0, 14], "also": [1, 3, 6, 8, 11, 12, 13, 14, 15, 16, 17, 18], "altern": [9, 15], "alu": 16, "alu37": 16, "alwai": [0, 10, 11, 15, 18], "amba": 0, "amend": 0, "amo": [3, 11, 12, 15], "amo14": 11, "amount": 15, "an": [0, 6, 8, 10, 11, 12, 13, 14, 15, 16, 18], "analysi": [6, 12], "andn": 1, "androut": 6, "ani": [0, 2, 3, 6, 8, 11, 12, 13, 14, 15, 17, 18], "anoth": [11, 14, 15], "anyhalt": 18, "anyhavereset": 18, "anynonexist": 18, "anyresumeack": 18, "anyrun": 18, "anyunavail": 18, "apach": 0, "apart": 12, "appear": 15, "appli": [11, 18], "applic": [0, 12], "appropri": [15, 18], "approxim": 15, "apr": 0, "ar": [0, 1, 2, 3, 6, 7, 8, 9, 12, 13, 14, 15, 16, 17, 18], "architectur": [0, 1, 4, 9, 11, 12, 18], "area": 12, "argument": [2, 11, 12, 17, 19], "arm": 0, "around": 18, "arrai": [4, 11, 12, 15], "arriv": 11, "asic": [0, 15], "assert": [3, 6, 11, 14, 15], "assign": 8, "assist": 11, "associ": [1, 11, 12, 15, 17, 18], "assumpt": 18, "async": 7, "asynchron": [7, 11, 14, 15], "atom": [11, 14, 15], "attach": [11, 14, 18], "attempt": [10, 11, 14, 17, 18], "authbusi": 18, "authent": 18, "auto": 18, "autoexecdata0": 18, "autoexecdata1": 18, "automat": [15, 18], "automot": 12, "autonom": [11, 15], "avail": [0, 11, 12, 18], "avoid": [6, 10, 11, 12, 14, 15, 18], "axi": 0, "axi4": [1, 2, 7, 11, 16], "axi445": 7, "b": 1, "back": [11, 12, 13, 14, 17, 19], "backend": 6, "background": [3, 15], "backto": 10, "bad": [4, 12, 18], "bank": 17, "base": [0, 1, 4, 8, 11, 12, 14, 15, 16, 18], "basi": 0, "basic": 18, "batch": 18, "bclr": 1, "bclri": 1, "bcompress": 1, "bdecompress": 1, "becaus": [10, 11, 12, 14, 15, 18], "been": [1, 11, 14, 15, 18], "befor": [2, 6, 9, 11, 12, 14, 15, 16, 18], "begin": [1, 12], "behav": 18, "behavior": [0, 2, 3, 6, 9, 12, 13, 14, 15, 16, 17, 18, 19], "behind": 11, "being": [11, 12, 13, 15, 18], "below": [3, 11, 12, 14, 15, 17, 18], "benign": 11, "better": 12, "between": [6, 9, 11, 14, 15, 18], "bext": 1, "bexti": 1, "bfp": 1, "bigger": 8, "binv": 1, "binvi": 1, "bit": [0, 1, 3, 4, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18], "bitmanip": [0, 16], "blob": 9, "block": [0, 2, 3, 11, 12, 14, 19], "bold": 11, "boot": 11, "border": 15, "both": [11, 12, 13, 14, 15, 18], "bound": 4, "boundari": [0, 8, 11, 12], "bpd": [2, 11], "branch": [1, 2, 9, 11, 16, 18], "breadondata": 18, "breakpoint": [3, 7, 11, 14, 18, 19], "bring": 14, "broadli": 17, "bset": 1, "bseti": 1, "bu": [0, 1, 2, 3, 4, 7, 9, 12, 14, 15, 16, 19], "bubbl": [11, 15], "buffer": [2, 6, 11, 14, 18], "bug": 17, "build": [2, 6, 11, 12, 17, 19], "buildargu": 11, "built": 12, "burst": [7, 18], "buse": 9, "busi": [14, 16, 18], "buss": 7, "bypass": 15, "byte": [1, 8, 10, 11, 17, 18], "c": [1, 9], "c0": [14, 16], "c3": [14, 16], "c6": 14, "cach": [1, 4, 6, 8, 11, 14, 16, 19], "cacheabl": [11, 17], "cacheablei": 11, "calcul": [1, 11, 15, 17], "call": [3, 11], "came": 14, "can": [6, 7, 11, 12, 13, 14, 15, 17, 18], "cancel": 18, "candid": 14, "cannot": [9, 10, 11, 12, 15, 18], "capabl": [0, 12, 14, 17], "captur": [0, 4, 12, 18], "care": 6, "carefulli": 14, "carri": [1, 15], "cascad": 13, "case": [2, 3, 11, 12, 13, 14, 15, 18, 19], "categori": [12, 17], "caus": [0, 4, 7, 12, 14, 15, 17, 18, 19], "ccm": 0, "cecd": 2, "cell": 12, "central": 0, "certain": [3, 11], "chain": [18, 19], "chainabl": 18, "challeng": 6, "chang": [0, 1, 12, 14, 15, 18], "channel": 7, "chapter": [0, 1, 2, 6, 11, 13, 14, 15, 16, 17, 18], "character": 11, "cheap": 12, "check": [2, 6, 11, 12, 15, 17, 18], "chip": [0, 12, 14, 15], "choos": 12, "chosen": 15, "chunk": 12, "circuit": [0, 6, 11, 15], "claim": 4, "claimid": 15, "clarif": 15, "clarifi": 0, "class": [11, 15], "clear": [0, 6, 9, 11, 12, 13, 14, 18], "clear_gatewai": 15, "clear_gateway_": 15, "clidpri": 15, "clk": [6, 7, 18], "clmul": 1, "clmulh": 1, "clmulr": 1, "clock": [4, 7, 11, 12, 13, 14, 15, 16, 18, 19], "close": [0, 1, 6, 12], "clrresethaltreq": 18, "clz": 1, "cmderr": 18, "cmdtype": 18, "coalesc": [2, 11], "code": [0, 3, 11, 17, 18, 19], "codeword": 12, "coincid": 0, "column": [7, 11, 14, 17], "com": 9, "combin": [1, 11, 13, 17], "command": [0, 14, 19], "comment": [0, 11, 12, 14, 16], "commit": [1, 11, 13, 16, 18], "common": [13, 15], "commonli": 12, "commun": 18, "compar": 15, "compat": 15, "complet": [11, 14, 18], "complex": [12, 14, 18, 19], "complianc": [0, 19], "compliant": [1, 9, 10, 14, 15], "compon": 11, "compress": [1, 9], "compris": 12, "comput": 17, "concept": 15, "conceptu": [6, 12, 14, 15], "concern": 11, "condit": [0, 3, 11, 12, 13, 14, 15, 18, 19], "condition": 15, "configur": [1, 6, 9, 11, 18, 19], "conform": [14, 18], "confstrptrvalid": 18, "congest": 14, "conjunct": 11, "connect": [6, 11, 14, 15], "consecut": [12, 17], "consequ": 15, "conserv": 11, "consid": [11, 16, 18], "consider": [0, 15], "consist": [14, 15], "consolid": 15, "constantli": 15, "construct": 15, "consum": 15, "consumpt": [14, 15], "contain": [1, 11, 15, 18], "content": [0, 11, 12, 15, 17, 18], "context": 15, "contigu": [3, 11, 15], "continu": [11, 14], "control": [0, 1, 3, 4, 6, 7, 8, 12, 19], "convent": 19, "convert": 15, "coordin": 14, "copi": [0, 12, 17, 18], "copyright": 0, "core": [0, 9, 13, 16, 17, 18, 19], "core_id": [3, 7], "coreid": 3, "corner": 15, "correct": [0, 3, 4, 5, 17], "correctli": 18, "correspond": [8, 11, 13, 14, 15, 16, 18], "corrupt": 12, "cosmic": 12, "cost": 12, "could": [9, 11, 12], "couldn": 18, "count": [11, 12, 13, 19], "counter": [0, 1, 4, 7, 11, 14, 18, 19], "counter27": 12, "coupl": [0, 1, 11, 12], "cover": [12, 14, 15, 17], "cpop": 1, "cpu": [0, 1, 11], "cpu_halt_ack": 14, "cpu_halt_req": 14, "cpu_halt_statu": 14, "cpu_run_ack": 14, "cpu_run_req": 14, "crc": 1, "crc32": 1, "crc32c": 1, "creat": [12, 15], "critic": 14, "cross": [0, 8, 11, 14, 15, 18], "csr": [0, 1, 16, 19], "csrr": 15, "csrrc": 15, "csrwi": 15, "ctz": 1, "cumul": 15, "current": [4, 12, 14, 18], "currpri": 15, "cycl": [1, 4, 6, 7, 10, 11, 12, 13, 14, 15, 16, 18], "cycles25": 11, "d": [1, 3, 4, 14, 16], "dark": 3, "data": [0, 1, 4, 6, 7, 8, 9, 10, 12, 14], "data1": 18, "data_access_addrx": 8, "data_access_enablex": 8, "data_access_maskx": 8, "datacount": 18, "date": [0, 15], "db": [6, 12, 13, 14, 16, 18], "dbg_bus_clk_en": 7, "dbg_rst_l": [0, 7, 18], "dc1": 1, "dc3": 1, "dc4": 1, "dccm": [0, 1, 2, 3, 4, 6, 8, 15, 16, 18], "dcsr": [4, 14, 16], "deal": 11, "deassert": [6, 11, 14, 15, 18], "debug": [0, 1, 4, 7, 9, 11, 12, 13, 16, 17, 19], "debug_brkpt_statu": [7, 14], "debug_mode_statu": [0, 14], "debugg": [10, 11, 14, 15, 17, 18], "dec": [0, 2], "dec_tlu_perfcnt0": 7, "dec_tlu_perfcnt1": 7, "dec_tlu_perfcnt2": 7, "dec_tlu_perfcnt3": 7, "decemb": 0, "decis": 11, "decod": [0, 1, 12, 15, 16], "decompress": 1, "decrement": 14, "dedic": [11, 13, 15], "deem": 12, "deep": 11, "default": [2, 11, 13, 14, 15], "defin": [15, 18], "definit": [16, 18], "degre": 11, "delai": [0, 6, 14, 18], "deliv": 7, "deliveri": 15, "depend": [2, 6, 11, 12, 14, 15, 18], "depict": [1, 6, 12, 14, 15], "describ": [1, 2, 6, 8, 11, 12, 13, 14, 15, 16, 17, 18], "descript": [0, 1, 3, 4, 6, 7, 11, 14, 15, 16, 18, 19], "design": [0, 1, 12, 18], "desir": 14, "destin": [11, 18], "destroi": [11, 12], "destruct": 12, "detail": [1, 9, 11, 17, 18], "detect": [0, 6, 11, 14, 15, 18, 19], "determin": [0, 3, 11, 12, 15, 16, 18], "determinist": 15, "devic": [11, 14], "diagnos": 17, "diagnosi": 11, "diagram": [1, 12, 14, 19], "dicad0": 4, "dicad0h": 4, "dicad1": 4, "dicago": 4, "dicaw": 4, "die": 12, "differ": [3, 6, 9, 11, 12, 15, 17, 18], "differenti": [11, 13], "dir": [6, 7], "direct": [0, 11, 15, 17], "directli": [11, 14, 15, 18], "disabl": [0, 4, 7, 8, 9, 11, 13, 14, 16, 18, 19], "disable_ext_int": 15, "disable_ext_int_": 15, "disabled42": 18, "disambigu": 11, "discov": 15, "discoveri": 10, "disregard": 14, "dissip": 12, "distribut": [0, 6], "div": 16, "divid": [1, 12, 17], "divis": [1, 15, 16], "dm": 18, "dma": [0, 1, 2, 6, 7, 12, 16, 19], "dma_axi_araddr": 7, "dma_axi_arburst": 7, "dma_axi_arid": 7, "dma_axi_arlen": 7, "dma_axi_arprot": 7, "dma_axi_arreadi": 7, "dma_axi_ars": 7, "dma_axi_arvalid": 7, "dma_axi_awaddr": 7, "dma_axi_awburst": 7, "dma_axi_awid": 7, "dma_axi_awlen": 7, "dma_axi_awprot": 7, "dma_axi_awreadi": 7, "dma_axi_aws": 7, "dma_axi_awvalid": 7, "dma_axi_bid": 7, "dma_axi_breadi": 7, "dma_axi_bresp": 7, "dma_axi_bvalid": 7, "dma_axi_rdata": 7, "dma_axi_rid": 7, "dma_axi_rlast": 7, "dma_axi_rreadi": 7, "dma_axi_rresp": 7, "dma_axi_rvalid": 7, "dma_axi_wdata": 7, "dma_axi_wlast": 7, "dma_axi_wreadi": 7, "dma_axi_wstrb": 7, "dma_axi_wvalid": 7, "dma_bus_clk_en": 7, "dma_bus_tag": 7, "dma_dccm_stall_ani": 16, "dma_haddr": 7, "dma_hburst": 7, "dma_hmastlock": 7, "dma_hprot": 7, "dma_hrdata": 7, "dma_hreadyin": 7, "dma_hreadyout": 7, "dma_hresp": 7, "dma_hsel": 7, "dma_hsiz": 7, "dma_htran": 7, "dma_hwdata": 7, "dma_hwrit": 7, "dma_iccm_stall_ani": 16, "dmactiv": [6, 18], "dmcontrol": 6, "dmihardreset": 18, "dmireset": 18, "dmistat": 18, "dmode": 18, "dmst": [4, 17], "do": [9, 11, 15, 18], "document": [14, 18, 19], "doe": [0, 11, 13, 14, 15, 17, 18], "domain": [6, 14, 15, 18], "don": [12, 14, 18], "done": [12, 15], "doubl": [0, 3, 11, 12, 15], "down": 15, "dpc": [4, 14], "dqc": [2, 11], "dr": 18, "draft": 0, "drain": 11, "driven": 6, "drop": [6, 11, 15], "drw": 4, "dtcm": 0, "due": [11, 14, 16, 18], "dump": 17, "durat": 15, "dure": [6, 11, 13, 14, 17, 18], "e": [2, 3, 6, 8, 9, 12, 13, 14, 15, 16, 17, 18], "each": [3, 6, 8, 10, 12, 13, 14, 15, 16, 17, 18], "earli": 11, "earlier": [11, 14], "eas": 15, "ebreak": [11, 14, 16, 18], "ebreakm": 18, "ebreaku": 18, "ecal": 16, "ecc": [0, 1, 2, 3, 8, 15, 17, 18], "edg": [0, 11, 15], "effect": [0, 2, 9, 14, 17, 18, 19], "effici": 18, "effort": [12, 15], "eh1": 1, "eight": [6, 15], "eint_handl": 15, "either": [0, 1, 11, 12, 14, 15, 16, 17, 18], "el2": [3, 6, 12, 13, 15, 16, 17], "element": 15, "elfd": 2, "elimin": 11, "email": 18, "empti": 14, "emul": 11, "enabl": [1, 2, 4, 6, 7, 8, 11, 12, 13, 14, 16, 18, 19], "enable_ext_int": 15, "enable_ext_int_": 15, "enable_interrupt": 15, "enable_interrupt_": 15, "encod": 18, "encount": [12, 18], "end": [11, 15, 18], "endm": 15, "enforc": [11, 15], "enhanc": 14, "enough": [7, 14, 15], "ensur": [3, 6, 11], "enter": [0, 11, 14, 18], "entir": [1, 6, 11, 12, 15, 18], "entiti": 15, "entri": [14, 15, 17, 18], "environ": [3, 11], "equal": [12, 13, 14, 15, 18], "equival": [11, 17], "erraddr": 11, "errata": 19, "erratum": 0, "erron": [11, 12], "error": [0, 3, 4, 5, 15, 16, 17, 18, 19], "error32": 12, "essenti": 17, "etc": [8, 15, 18], "evalu": [15, 17], "even": [11, 12, 14, 15, 17, 18], "event": [0, 4, 11, 12, 19], "eventu": 9, "everi": [11, 13, 14, 15, 18], "ex3": 1, "ex4": 1, "exact": [3, 11, 12], "exactli": [3, 18], "exampl": [0, 7, 8, 12, 17], "except": [0, 2, 3, 4, 6, 7, 9, 12, 13, 14, 15, 16, 17, 18, 19], "exception10": 11, "exception12": 11, "exchang": 18, "excl": 7, "execut": [0, 1, 2, 6, 9, 11, 12, 13, 14, 15, 16, 17, 18], "exintsrc_req": 15, "exist": [12, 15, 18], "exit": [0, 14, 15], "expand": 12, "expect": [0, 1, 6, 9, 10, 14, 19], "expens": 15, "experienc": 11, "explicitli": [6, 18], "expon": 14, "express": 0, "extend": 18, "extens": [0, 4, 9, 11, 19], "extent": 15, "extern": [0, 1, 2, 3, 4, 5, 6, 7, 9, 10, 11, 12, 13, 16, 18, 19], "extintsrc_req": [6, 7], "extra": 12, "exu": [0, 2], "f": 1, "face": 11, "factor": 12, "fail": [15, 18], "failur": [0, 12, 15, 18, 19], "fall": 11, "far": 12, "fast": [3, 11], "fatal": [0, 11, 12], "fault": [0, 3, 11, 12, 15], "faultexception10": 11, "faultexception12": 11, "feasibli": 12, "featur": [0, 4, 10, 11, 12, 18, 19], "feed": 11, "fenc": [1, 2, 12, 15, 16, 17, 19], "fence_i": [11, 17, 19], "fetch": [0, 1, 6, 7, 9, 11, 12, 16, 17], "few": [14, 15, 16, 17], "fewer": [12, 15], "field": [0, 1, 13, 14, 15, 18], "fifo": [11, 14], "figur": [1, 6, 12, 14, 15], "file": [0, 1], "fill": 11, "final": [6, 14], "fine": 14, "finish": [7, 14, 15], "fire": 18, "firmwar": [2, 11, 12, 15, 17], "first": [4, 6, 14, 15, 18], "fit": 12, "five": [14, 17], "fix": [0, 3, 9, 11], "flag": [7, 11], "flagged41": 18, "flash": 11, "flexibl": 8, "flop": [6, 15, 17], "flow": [11, 18], "flush": [11, 12, 15, 16], "follow": [1, 6, 8, 10, 11, 12, 14, 15, 18], "footnot": 0, "forc": [4, 9, 11], "form": [13, 15], "format": [1, 15], "forward": [1, 2, 11, 12, 15], "four": [1, 6, 15, 16, 17], "frequenc": [1, 6, 14, 18], "from": [0, 3, 6, 8, 11, 12, 14, 15, 17, 18], "frozen": [0, 1], "full": [6, 11, 14, 15, 16], "fulli": [10, 11, 14, 18], "function": [6, 11, 12, 14, 16, 18, 19], "further": [1, 6, 11, 14], "furthermor": 11, "futur": 18, "fw": [12, 13, 14, 16], "g": [3, 9, 11, 12, 14, 15, 17, 18], "gap": 11, "gate": [4, 11, 14, 15], "gatewai": 0, "gener": [1, 13, 16, 17, 19], "get": [0, 11, 12, 13, 14, 15, 17, 18], "github": 9, "given": [7, 12, 18], "glitch": 6, "global": [15, 18], "go": [4, 11, 14, 15], "goal": 15, "goe": 11, "gorc": 1, "gorci": 1, "govern": 0, "gpr": 18, "gracefulli": 14, "grai": 3, "grain": 14, "grant": 11, "granular": 15, "greater": [12, 13, 14], "grev": 1, "grevi": 1, "group": [0, 15, 18], "guarante": [6, 9, 11, 12, 15, 18], "h": [1, 16], "ha": [1, 3, 11, 12, 13, 14, 15, 17, 18], "had": 11, "haddr": 7, "halfword": 18, "halt": [0, 4, 6, 7, 12, 13, 16], "halt_en": [13, 14], "halti": 14, "haltreq": [6, 18], "halv": 15, "ham": 12, "hand": 15, "handl": [0, 10, 15, 19], "handler": [4, 11, 12, 18], "handshak": 14, "hang": [11, 12], "hard": [12, 18], "hardwar": [0, 4, 7, 11, 12, 14, 15, 16, 17, 18, 19], "hardwir": [2, 3, 7, 11, 13, 14, 15, 16, 17, 18], "hart": [3, 11, 15, 18], "hartid": 3, "hartreset": 18, "hartselhi": 18, "hartsello": 18, "harvard": 9, "hasel": 18, "hasresethaltreq": 18, "have": [0, 1, 2, 3, 7, 9, 11, 12, 13, 14, 15, 16, 17, 18], "havereset": 18, "hburst": 7, "head": 11, "help": [10, 11, 12, 14, 15], "henc": 3, "here": 15, "hierarchi": 19, "high": [0, 1, 4, 11, 14, 15, 18], "higher": [11, 13, 14, 15, 17, 18], "highest": [11, 14, 15, 16, 18], "highli": [12, 13], "hint": 18, "histori": 19, "hit": [11, 14, 16, 18], "hit20": 11, "hmastlock": 7, "hold": [3, 12, 13, 14, 15, 17, 18], "honor": [11, 14], "host": [2, 3, 14, 15, 17], "how": [0, 1, 14, 15, 17], "howev": [7, 10, 11, 12, 14, 15, 17, 18], "hprot": 7, "hrdata": 7, "hreadi": 7, "hresp": 7, "hsize": 7, "htran": 7, "http": [0, 9], "hung": 14, "hwrite": 7, "i": [0, 1, 2, 3, 4, 6, 7, 8, 10, 13, 14, 15, 16, 18, 19], "i_cpu_halt_req": [6, 7], "i_cpu_run_req": [6, 7], "ib": 16, "icach": [12, 17], "iccm": [0, 1, 2, 4, 8, 16, 18], "iccm28": 12, "id": [4, 7, 19], "idcod": 7, "idempot": [9, 15], "ident": 18, "identifi": [0, 7, 18], "idl": [10, 11, 18], "ieee": 18, "ifu": [0, 2, 7, 11, 14], "ifu_axi_araddr": 7, "ifu_axi_arburst": 7, "ifu_axi_arcach": 7, "ifu_axi_arid": 7, "ifu_axi_arlen": 7, "ifu_axi_arlock": 7, "ifu_axi_arprot": 7, "ifu_axi_arqo": 7, "ifu_axi_arreadi": 7, "ifu_axi_arregion": 7, "ifu_axi_ars": 7, "ifu_axi_arvalid": 7, "ifu_axi_awaddr": 7, "ifu_axi_awburst": 7, "ifu_axi_awcach": 7, "ifu_axi_awid": 7, "ifu_axi_awlen": 7, "ifu_axi_awlock": 7, "ifu_axi_awprot": 7, "ifu_axi_awqo": 7, "ifu_axi_awreadi": 7, "ifu_axi_awregion": 7, "ifu_axi_aws": 7, "ifu_axi_awvalid": 7, "ifu_axi_bid": 7, "ifu_axi_breadi": 7, "ifu_axi_bresp": 7, "ifu_axi_bvalid": 7, "ifu_axi_rdata": 7, "ifu_axi_rid": 7, "ifu_axi_rlast": 7, "ifu_axi_rreadi": 7, "ifu_axi_rresp": 7, "ifu_axi_rvalid": 7, "ifu_axi_wdata": 7, "ifu_axi_wlast": 7, "ifu_axi_wreadi": 7, "ifu_axi_wstrb": 7, "ifu_axi_wvalid": 7, "ifu_bus_clk_en": 7, "ifu_bus_tag": 7, "ignor": [4, 11, 14, 15, 18], "ii": 0, "illeg": [0, 3, 11, 14, 17, 18], "immedi": [11, 14, 15, 18], "impact": [10, 12, 19], "impebreak": 18, "implement": [1, 3, 4, 6, 7, 9, 10, 11, 12, 13, 14, 15, 18], "impli": [0, 14], "import": [12, 15, 17], "inact": [0, 15], "incl": [7, 17, 18], "includ": [1, 3, 11, 12, 14, 15, 16, 17], "incorrect": [0, 11, 12, 18], "increas": [2, 12], "increment": [0, 7, 11, 12, 13, 14, 16, 17, 18], "increment29": 12, "increment31": 12, "incur": [12, 14, 15], "independ": [6, 11, 12, 13, 15, 17, 18], "index": [0, 4, 15, 18], "indic": [0, 3, 7, 11, 12, 14, 15, 17, 18], "individu": [12, 15], "induc": 12, "industri": 12, "inform": [0, 3, 7, 11, 14, 15, 18], "inhibit": [4, 16, 18], "init_gatewai": 15, "init_gateway_": 15, "init_nstthreshold": 15, "init_nstthresholds_": 15, "init_priorityord": 15, "init_priorityorder_": 15, "initi": [0, 11, 12, 17, 18], "inject": 17, "input": [6, 11, 15], "inquir": 14, "insid": [6, 14], "inst": 8, "inst_access_addrx": 8, "inst_access_enablex": 8, "inst_access_maskx": 8, "instanti": [0, 7, 12, 15, 17], "instead": [0, 11, 12, 13, 15], "instr": [16, 17], "instret": 18, "instruct": [0, 1, 2, 3, 4, 6, 7, 8, 9, 12, 13, 14, 15, 16, 17, 18], "instruction43": 18, "integ": [1, 3, 8, 11, 15], "integr": [0, 14], "inten": 15, "intend": [2, 14], "interact": 6, "interconnect": [9, 14], "interfac": [0, 1, 7, 9, 10, 11, 16, 19], "interfer": 14, "intern": [0, 3, 4, 5, 6, 7, 11, 14, 15, 18, 19], "interprocessor": 11, "interrupt": [0, 1, 4, 6, 7, 12, 16, 18, 19], "intpend": 15, "intpendx": 15, "invalid": [11, 12, 15, 17], "invert": 15, "investig": 17, "involv": 12, "ip": [14, 15, 16], "ir": 18, "irrespect": [12, 14], "isa": [0, 4], "isr": 15, "isr_addr": 15, "issu": [7, 9, 10, 11, 12, 14, 17, 18], "ital": 11, "itcm": 0, "item": 0, "iter": 17, "its": [1, 3, 8, 11, 12, 13, 14, 15, 17, 18], "itself": [11, 14, 18], "jan": 0, "januari": 0, "jmp": 15, "joint": 0, "jr": 15, "jtag": [0, 7, 14], "jtag_id": [7, 18], "jtag_tck": [6, 7, 18], "jtag_tdi": [6, 7], "jtag_tdo": [6, 7], "jtag_tm": [6, 7], "jtag_trst_n": [6, 7], "jump": [9, 11, 15, 18], "just": [11, 14, 18], "justif": 12, "justifi": [8, 17, 18], "kb": 8, "keep": [11, 14, 15], "kept": 15, "kind": 0, "known": [3, 9, 15, 18], "laid": 12, "languag": 0, "larg": [12, 15], "larger": [1, 16, 17, 18], "largest": 18, "last": [0, 7, 15, 18], "latch": [11, 12, 14, 15], "latenc": [1, 6, 9, 11, 14, 15], "later": [11, 18], "latest": 15, "latter": 18, "law": 0, "layer": 6, "layout": [12, 17], "ld": [15, 16], "lead": [12, 14], "least": [3, 6, 8, 11, 15, 18], "left": [8, 11], "legal": [2, 3, 11, 12, 13, 14, 15, 17, 18], "length": 7, "less": [1, 18], "level": [0, 1, 4, 11, 14, 18, 19], "leveltrigg": 15, "li": 15, "licens": 0, "light": 3, "likewis": [11, 14], "limit": [0, 10, 11], "line": [0, 1, 9, 11, 12], "link": [0, 13], "list": [0, 1, 4, 6, 11, 19], "lite": [1, 2, 7, 16, 19], "load": [0, 1, 2, 3, 6, 7, 9, 12, 15, 16, 18, 19], "loads32": 12, "local": [3, 5, 12, 19], "local19": 11, "local21": 11, "locat": [6, 11, 12, 14, 15, 17, 18, 19], "lock": [7, 11], "log": 11, "logic": [1, 6, 7, 14, 15], "long": [11, 12, 14], "longer": [15, 18], "lookup": 15, "loop": 14, "loss": 12, "lost": [11, 12, 14], "low": [6, 11, 14, 15, 18, 19], "lower": [2, 11, 12, 13, 15, 16, 18], "lowest": [15, 18], "lru": 17, "lsu": [0, 2, 7, 10, 11, 14, 15], "lsu_axi_araddr": 7, "lsu_axi_arburst": 7, "lsu_axi_arcach": 7, "lsu_axi_arid": 7, "lsu_axi_arlen": 7, "lsu_axi_arlock": 7, "lsu_axi_arprot": 7, "lsu_axi_arqo": 7, "lsu_axi_arreadi": 7, "lsu_axi_arregion": 7, "lsu_axi_ars": 7, "lsu_axi_arvalid": 7, "lsu_axi_awaddr": 7, "lsu_axi_awburst": 7, "lsu_axi_awcach": 7, "lsu_axi_awid": 7, "lsu_axi_awlen": 7, "lsu_axi_awlock": 7, "lsu_axi_awprot": 7, "lsu_axi_awqo": 7, "lsu_axi_awreadi": 7, "lsu_axi_awregion": 7, "lsu_axi_aws": 7, "lsu_axi_awvalid": 7, "lsu_axi_bid": 7, "lsu_axi_breadi": 7, "lsu_axi_bresp": 7, "lsu_axi_bvalid": 7, "lsu_axi_rdata": 7, "lsu_axi_rid": 7, "lsu_axi_rlast": 7, "lsu_axi_rreadi": 7, "lsu_axi_rresp": 7, "lsu_axi_rvalid": 7, "lsu_axi_wdata": 7, "lsu_axi_wlast": 7, "lsu_axi_wreadi": 7, "lsu_axi_wstrb": 7, "lsu_axi_wvalid": 7, "lsu_bus_clk_en": 7, "lsu_bus_tag": 7, "lsu_haddr": 7, "lsu_hburst": 7, "lsu_hmastlock": 7, "lsu_hprot": 7, "lsu_hrdata": 7, "lsu_hreadi": 7, "lsu_hresp": 7, "lsu_hsiz": 7, "lsu_htran": 7, "lsu_hwdata": 7, "lsu_hwrit": 7, "lsu_store_stall_ani": 16, "lw": 15, "m": [1, 3, 9, 11, 15, 18], "machin": [14, 16, 17, 18, 19], "machinemod": 1, "macro": 0, "made": [11, 12, 18], "mai": [0, 1, 2, 6, 7, 8, 9, 12, 13, 14, 15, 17, 18, 19], "maintain": 6, "major": [12, 19], "make": 11, "manag": [4, 6, 7, 12, 13, 15, 16, 19], "mani": 15, "manipul": [0, 1, 16, 17], "manner": 11, "manufactur": [12, 18], "manufid": 18, "map": [2, 7, 12, 13, 14, 16, 17, 18, 19], "mar": 0, "marchid": 4, "mark": [1, 7, 9, 16], "mask": [8, 11, 15, 18], "maskabl": [0, 5, 6, 7, 14, 15, 18, 19], "maskmax": 18, "master": [3, 6, 7, 9, 11, 12, 16, 18], "match": [4, 6, 9, 11, 15], "max": 1, "maxim": [11, 15], "maximum": [7, 11, 15], "maxu": 1, "mbist": [7, 12], "mbist_mod": 7, "mcaus": [4, 13, 15, 19], "mceie": [3, 11], "mceip": [3, 11], "mcgc": [4, 15], "mcontrol": [4, 11], "mcountinhibit": [4, 16], "mcpc": 4, "mcycl": [4, 14, 16], "mcycleh": 4, "mdccmect": 4, "mdeau": 4, "mdseac": [0, 4], "mean": [1, 12], "meaningless": 11, "mechan": [11, 12, 14, 15], "meet": [15, 18], "meicidpl": 4, "meicpct": 4, "meicurpl": 4, "meie": [3, 14, 15], "meihap": 4, "meip": [3, 15], "meipt": 4, "meivt": 4, "memori": [0, 1, 4, 6, 7, 9, 14, 16, 17, 18, 19], "memory28": 12, "mepc": [4, 15], "merg": 1, "met": 13, "method": [12, 15, 18], "mexintirq": 15, "mfdc": [0, 4, 11], "mfdh": 4, "mfdht": 4, "mhartid": [4, 7, 11, 19], "mhpmcounter3": [4, 16], "mhpmcounter31": 16, "mhpmcounter3h": 4, "mhpmcounter4": 4, "mhpmcounter4h": 4, "mhpmcounter5": 4, "mhpmcounter5h": 4, "mhpmcounter6": [4, 16], "mhpmcounter6h": 4, "mhpmcounter7": 16, "mhpmevent3": [0, 4, 16], "mhpmevent31": 16, "mhpmevent4": 4, "mhpmevent5": 4, "mhpmevent6": [4, 16], "mhpmevent7": 16, "mhwakeup": [14, 15], "miccmect": 4, "micect": 4, "microcontrol": 0, "middl": 14, "mie": [4, 9, 11, 13, 14, 15, 16, 18, 19], "miep": 15, "might": [3, 6, 7, 11, 12, 14, 15, 18], "mimpid": [0, 4], "min": 1, "minim": [7, 14, 16], "minimum": [11, 12, 15, 18], "minstret": [4, 16], "minstreth": 4, "minu": [1, 8, 11, 18], "mip": [4, 11, 13, 15, 19], "misa": 4, "misalign": [0, 3, 9, 16], "misalign_jmp": 19, "misalign_ldst": 19, "misc": 2, "miscellan": 2, "mismatch": 11, "mispredict": [1, 11, 16], "miss": [11, 14, 16], "mitb0": 4, "mitb1": [4, 13], "mitcnt0": [0, 4, 14], "mitcnt1": [4, 13], "mitctl0": [4, 14], "mitctl1": [4, 13], "mitie0": [3, 13], "mitie1": 3, "mitip0": [3, 13], "mitip1": 3, "mix": 14, "mode": [0, 1, 2, 3, 4, 7, 9, 11, 13, 15, 17, 18], "model": [6, 15], "modifi": [11, 12, 15, 16, 18], "modul": [0, 7], "monitor": [4, 14, 19], "more": [1, 3, 6, 9, 11, 14, 15, 16, 17, 18], "most": [8, 11, 18], "move": 1, "mpc": [0, 6, 7, 18], "mpc_debug_halt_ack": [7, 14], "mpc_debug_halt_req": [6, 7, 14], "mpc_debug_run_ack": [7, 14], "mpc_debug_run_req": [0, 6, 7, 14], "mpc_reset_run_req": [0, 7, 14], "mpmc": 4, "mprv": 18, "mprven": 18, "mpu": [0, 11], "mrac": [0, 4, 9, 17], "mret": [15, 16], "mro": [4, 15], "mrw": [4, 15], "mscaus": [0, 3, 4], "mscratch": 4, "msi": 11, "msie": [3, 11], "msip": [3, 11], "mstatu": [4, 9, 14, 15, 16, 18], "msu": 0, "mtie": 3, "mtime": [0, 16], "mtimecmp": [0, 16], "mtip": 3, "mtval": [0, 4, 11], "mtvec": [4, 15], "mul": 16, "multi": [0, 6, 7, 19], "multipl": [1, 3, 8, 10, 11, 12, 13, 15, 16, 18], "multipli": 1, "multiprocessor": 3, "must": [0, 2, 3, 6, 7, 8, 11, 12, 13, 14, 15, 16, 17, 18], "mux": 15, "mvendorid": 4, "n": [1, 3, 8, 11, 14], "name": [0, 1, 4, 16, 18, 19], "napot": 18, "nativ": [9, 18], "natur": [8, 11, 17, 18], "ndmreset": [6, 18], "necessari": [14, 15, 18], "necessarili": 3, "need": [2, 11, 12, 14, 15], "neither": [11, 15], "nest": [11, 19], "net": 6, "network": 6, "never": [11, 15, 18], "new": [0, 1, 14, 15, 17, 18], "next": [8, 11, 13, 14, 15, 18], "nmi": [0, 3, 12, 14, 15, 18, 19], "nmi_int": [6, 7, 11, 14], "nmi_vec": [7, 11], "nmip": 18, "node": [1, 12], "non": [0, 2, 3, 5, 6, 7, 8, 9, 12, 13, 14, 16, 17, 18, 19], "none": [9, 10, 11, 12, 18], "nonexist": 18, "nonspecul": [11, 12], "nop": [14, 18], "nor": [11, 15], "normal": [7, 11, 14, 17, 18], "note": [0, 2, 6, 7, 9, 13, 14, 15, 17, 18], "notic": 15, "notif": 15, "nov": 0, "now": [1, 15], "number": [0, 3, 4, 8, 11, 12, 14, 15, 16, 18], "number34": 14, "o": [0, 2, 8], "o_cpu_halt_ack": 7, "o_cpu_halt_statu": 7, "o_cpu_run_ack": 7, "o_debug_mode_statu": 7, "observ": 11, "obtain": [0, 15], "occur": [11, 12, 13, 14, 15, 18], "occurr": 11, "odd": 12, "off": [0, 2, 7, 9, 11, 14, 15, 17], "offer": 18, "offset": [8, 11, 15], "often": 12, "older": 11, "oldest": [11, 12], "onc": [14, 15, 17, 18], "one": [1, 3, 6, 7, 8, 11, 12, 14, 15, 16, 18], "ones": 18, "ongo": 14, "onli": [0, 1, 3, 4, 7, 10, 11, 12, 13, 14, 15, 16, 17, 18], "oop": 16, "op": 18, "opcod": [7, 18], "oper": [7, 10, 11, 13, 16, 18, 19], "optim": [0, 6, 10], "option": [1, 11, 12, 14, 17, 18], "orc": 1, "order": [1, 9, 14, 15, 19], "org": 0, "organ": 12, "origin": [11, 14, 15], "orn": 1, "other": [3, 8, 11, 12, 14, 15, 17, 18], "otherwis": [2, 3, 11, 12, 13, 14, 15, 17, 18], "out": [1, 6, 7, 11, 12, 14, 18], "output": [6, 15], "outsid": [6, 11, 14, 18], "outstand": [11, 14, 18], "over": [17, 18], "overal": [15, 18], "overflow": 12, "overhead": 15, "overlap": 8, "overrid": [2, 14], "overview": [18, 19], "overwrit": [11, 12], "own": [3, 8, 11, 15], "pack": [1, 15], "packh": 1, "packu": 1, "pair": [15, 18], "parallel": 1, "paramet": [11, 15], "pariti": [1, 8, 17], "parity0": 17, "parity1": 17, "parity2": 17, "parity3": 17, "part": [0, 14, 17, 18], "partial": [18, 19], "particip": 15, "partnum": 18, "pass": [6, 11, 14, 18], "path": [1, 15], "paus": [4, 13, 16], "pause_en": [13, 14], "pc": [4, 11, 12], "pd": 2, "penalti": 1, "pend": [0, 4, 11, 12, 14, 18, 19], "pending33": 13, "per": [3, 7, 12, 15], "perform": [0, 1, 2, 4, 6, 7, 10, 11, 12, 14, 17, 18, 19], "period": [11, 14, 15], "peripheri": 11, "permiss": 0, "permut": 1, "persist": 12, "perspect": [6, 14, 15], "physic": [0, 12, 15, 18], "pic": [0, 2, 8, 11, 14, 18, 19], "pic23": 11, "pic_clk": 15, "pic_total_int": [6, 7], "picio": [2, 15], "pick": 15, "pin": [3, 11, 15], "pipe": 11, "pipelin": [1, 2, 11, 12, 15], "place": [1, 6, 14], "placement": 8, "platform": [0, 2, 3, 11, 12, 13, 14, 15], "plic": [0, 15], "pmu": [0, 6, 7, 12, 13, 14, 16], "point": [1, 11, 15], "pointer": [4, 12], "polar": 15, "poll": 15, "pop": 15, "popul": [15, 17], "por": 0, "port": [0, 14, 19], "posit": [8, 11, 12, 13], "possibl": [11, 12, 14, 15, 17, 18], "possibli": [11, 12, 14, 18], "post": 18, "postexec": 18, "postsync": 16, "potenti": [10, 14, 15], "power": [0, 2, 4, 6, 7, 8, 12, 13, 16, 18, 19], "preced": 18, "precis": [11, 14], "predict": 2, "predictor": [1, 11], "preempt": 15, "preemptabl": 15, "preload": 17, "prematur": 14, "present": [7, 11, 15, 18], "preserv": 18, "presync": [11, 16], "prevent": [11, 14, 17, 18], "previou": [14, 15, 18], "primarili": 1, "prior": 11, "priord": 15, "prioriti": [0, 4, 11, 13, 14, 18, 19], "prithresh": 15, "priv": 0, "privileg": [0, 4, 11, 15, 18], "probabl": [12, 15], "problem": 2, "process": [0, 10, 12], "processor": [0, 6, 7, 14], "produc": 7, "progbufs": 18, "program": [1, 4, 6, 11, 13, 14, 15, 18], "programm": [1, 11, 14, 15], "progress": [12, 14, 18], "proper": [6, 14, 19], "properli": [12, 14], "properti": 19, "protect": [0, 1, 7, 17, 19], "protocol": 14, "prove": 2, "provid": [0, 1, 3, 6, 7, 9, 11, 13, 14, 15, 16, 18], "prv": 18, "pseudo": 17, "pt": [6, 7], "puls": [6, 11, 15, 18], "purpos": 11, "push": 15, "qo": [2, 7], "qualifi": [14, 15], "qualiti": 7, "queue": 14, "quickli": 12, "quiesc": 14, "quit": 15, "r": [1, 2, 3, 11, 12, 13, 14, 15, 17, 18], "r0": [11, 14, 15, 17, 18], "ra": [0, 11], "rais": [11, 17, 18], "ram": 0, "random": [0, 11], "rang": [0, 6, 8, 9, 12, 15, 18], "rate": [6, 12], "ratifi": 0, "raw": 17, "rd": 16, "reach": [11, 12], "read": [0, 2, 3, 7, 11, 12, 13, 14, 15, 16, 18, 19], "readi": [7, 16], "reason": [6, 9, 11, 12, 14, 15, 18], "reassert": 11, "receiv": [2, 6, 11, 12, 14, 15], "recogn": 15, "recommend": [0, 11, 13, 15, 16], "recov": [11, 12], "recover": 11, "recoveri": [6, 17], "reduc": [14, 15], "reduct": [0, 19], "redund": [11, 12], "reenabl": [11, 15, 16], "refer": [1, 11, 12, 15, 16, 18], "refetch": [11, 12], "reflect": [3, 15, 18], "reflector": 18, "refrain": 18, "regard": 0, "regardless": [11, 18], "regi": 15, "region": [0, 3, 4, 7, 8, 15, 17, 18, 19], "regist": [0, 1, 4, 6, 7, 9, 19], "register36": 16, "regno": 18, "regular": [11, 13, 14], "regx": 15, "rel": [5, 8, 11, 12, 14, 18], "relat": [7, 15, 16, 18, 19], "relationship": 6, "releas": 18, "relev": 18, "reliabl": [12, 15, 18], "remain": [14, 15, 18], "remaind": [15, 16], "remot": 11, "remov": 0, "report": [0, 11, 12, 15, 16, 18], "request": [0, 6, 7, 9, 11, 15, 18], "requir": [0, 2, 3, 6, 11, 12, 14, 15, 18], "reserv": [2, 3, 11, 13, 14, 15, 16, 17, 18], "reset": [0, 2, 3, 7, 12, 13, 14, 15, 17, 18, 19], "resethaltreq": 18, "resid": [12, 15], "respect": [3, 6, 11, 12, 13, 14, 15], "respond": [11, 18], "respons": [2, 7, 9, 11, 12, 15], "restart": 14, "restor": [12, 15, 18], "restrict": 18, "result": [6, 11, 12, 13, 14, 15, 18], "resum": [11, 13, 18], "resumereq": 18, "retir": [1, 4, 12, 16], "retriev": 12, "return": [0, 2, 11, 15, 18, 19], "rev8": 1, "revers": 15, "revis": 19, "rfnpc": 11, "rfpc": [11, 12], "right": [17, 18], "rightjustifi": 8, "risc": [6, 7, 9, 10, 11, 13, 14], "riscv": [9, 15], "robust": 12, "rol": 1, "rom": 0, "ror": 1, "rori": 1, "rout": [6, 14], "routin": [11, 13, 15], "row": [12, 18], "rs1": 11, "rst_l": [0, 7, 11], "rst_vec": [7, 11], "rudimentari": 11, "rule": 14, "run": [0, 3, 6, 7, 11, 13, 15, 17, 18], "rv32i": [4, 9], "rv32imc": 1, "rv32mi": 9, "rv32ui": 9, "rv32zifencei": 9, "rv_dccm_offset": 8, "rv_dccm_region": 8, "rv_dccm_size": 8, "rv_icache_ecc": 8, "rv_icache_en": [8, 17], "rv_icache_s": 8, "rv_iccm_en": 8, "rv_iccm_offset": 8, "rv_iccm_region": 8, "rv_iccm_siz": 8, "rv_pic_base_addr": 15, "rv_pic_meicidpl_offset": 15, "rv_pic_meicurpl_offset": 15, "rv_pic_meie_offset": 15, "rv_pic_meigwclr_offset": 15, "rv_pic_meigwctrl_offset": 15, "rv_pic_meipl_offset": 15, "rv_pic_meipt_offset": 15, "rv_pic_mpiccfg_offset": 15, "rv_pic_offset": 8, "rv_pic_region": 8, "rv_pic_siz": 8, "rv_pic_total_int": 15, "safe": [11, 15, 18], "safer": 11, "same": [6, 11, 12, 13, 14, 15, 17, 18], "sampl": 19, "satisfi": 8, "save": [14, 15], "sb": 16, "sb_axi_araddr": 7, "sb_axi_arburst": 7, "sb_axi_arcach": 7, "sb_axi_arid": 7, "sb_axi_arlen": 7, "sb_axi_arlock": 7, "sb_axi_arprot": 7, "sb_axi_arqo": 7, "sb_axi_arreadi": 7, "sb_axi_arregion": 7, "sb_axi_ars": 7, "sb_axi_arvalid": 7, "sb_axi_awaddr": 7, "sb_axi_awburst": 7, "sb_axi_awcach": 7, "sb_axi_awid": 7, "sb_axi_awlen": 7, "sb_axi_awlock": 7, "sb_axi_awprot": 7, "sb_axi_awqo": 7, "sb_axi_awreadi": 7, "sb_axi_awregion": 7, "sb_axi_aws": 7, "sb_axi_awvalid": 7, "sb_axi_bid": 7, "sb_axi_breadi": 7, "sb_axi_bresp": 7, "sb_axi_bvalid": 7, "sb_axi_rdata": 7, "sb_axi_rid": 7, "sb_axi_rlast": 7, "sb_axi_rreadi": 7, "sb_axi_rresp": 7, "sb_axi_rvalid": 7, "sb_axi_wdata": 7, "sb_axi_wlast": 7, "sb_axi_wreadi": 7, "sb_axi_wstrb": 7, "sb_axi_wvalid": 7, "sb_bus_tag": 7, "sb_haddr": 7, "sb_hburst": 7, "sb_hmastlock": 7, "sb_hprot": 7, "sb_hrdata": 7, "sb_hreadi": 7, "sb_hresp": 7, "sb_hsize": 7, "sb_htran": 7, "sb_hwdata": 7, "sb_hwrite": 7, "sbaccess": 18, "sbaccess128": 18, "sbaccess16": 18, "sbaccess32": 18, "sbaccess64": 18, "sbaccess8": 18, "sbasiz": 18, "sbautoincr": 18, "sbbusi": 18, "sbbusyerror": 18, "sberror": 18, "sbreadonaddr": 18, "sbreadondata": 18, "sbversion": 18, "scalar": 1, "scan": [7, 18], "scan_mod": 7, "scenario": 18, "scheme": [0, 12], "scratch": 4, "secd": [0, 11, 12], "second": [4, 14, 15, 18], "secondari": 4, "section": [0, 1, 2, 3, 4, 5, 6, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18], "sed": [0, 12], "see": [0, 2, 3, 4, 6, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18], "seiz": 14, "select": [2, 4, 6, 7, 11, 15, 16, 19], "selector": [4, 16], "self": 12, "send": [11, 12, 14, 15, 18], "sensit": 11, "sent": [9, 11, 12, 14, 15], "separ": [6, 9, 11, 14, 15, 16, 18], "sepd": [0, 2], "sequenc": [6, 15, 18], "seri": 15, "serv": 15, "servic": [7, 12, 13, 14, 15], "session": 14, "set": [0, 1, 2, 6, 11, 12, 13, 14, 15, 16, 17, 18], "set_prior": 15, "set_priority_": 15, "set_threshold": 15, "set_threshold_": 15, "setresethaltreq": 18, "sever": [12, 14, 18], "sext": 1, "sh1add": 1, "sh2add": 1, "sh3add": 1, "share": [3, 11, 15], "shfl": 1, "shfli": 1, "shift": 1, "shorter": [6, 11, 15], "should": [2, 6, 7, 10, 11, 12, 14, 15, 17, 18], "show": [1, 15], "shown": [1, 3, 6, 15, 16, 18], "side": [0, 2, 9, 18, 19], "sideeffect": 11, "sideeffecti": 11, "signal": [0, 7, 12, 18, 19], "signal35": 15, "signific": [8, 11, 15, 18], "significantli": 12, "signoff": 6, "silent": [12, 15], "silicon": 6, "similarli": [11, 12, 14, 15, 18], "simpl": [11, 12, 15], "simpler": 18, "simultan": [0, 11, 14, 15], "sinc": [3, 11, 12, 14, 15, 18], "singl": [0, 1, 2, 3, 6, 10, 11, 12, 13, 15, 17, 18], "singlestep": 14, "singlethread": 18, "six": 12, "sixteen": 11, "size": [1, 3, 6, 7, 8, 11, 12, 15, 17, 18], "sizelo": 18, "skew": 6, "skid": 14, "skip": 15, "slave": [6, 7, 12, 16, 19], "sleep": [12, 13, 14, 15, 16], "slew": 6, "slot": 7, "slower": 6, "small": [1, 15], "smaller": [1, 11, 17], "smax": 15, "snapshot": 15, "so": [1, 14, 15], "soc": [0, 3, 6, 7, 12, 14, 15, 16, 18, 19], "soft": 12, "soft_int": [6, 7, 11], "softwar": [0, 3, 5, 6, 7, 13, 14, 15, 17, 18, 19], "sole": 15, "solut": 18, "some": [2, 3, 11, 12, 15, 18], "sourc": [3, 11, 12, 14, 18, 19], "space": [2, 3, 11, 12, 13, 14, 15, 17], "spdx": 0, "special": 14, "specif": [0, 1, 2, 6, 9, 10, 11, 12, 13, 14, 15, 16, 17, 19], "specifi": [1, 8, 10, 11, 14, 17, 18], "specul": [12, 16, 19], "spend": 18, "spin": 14, "split": [3, 11], "spread": 12, "spuriou": [0, 15], "sram": [12, 17], "src": 9, "st": [15, 16], "stabl": [1, 6], "stack": [0, 2, 11, 15], "stage": [1, 6, 15], "stai": [0, 12, 14, 15], "stall": [1, 11, 14, 15, 16], "standard": [2, 6, 7, 9, 11, 12, 13, 14, 17, 19], "start": [1, 3, 7, 8, 11, 13, 14, 15, 17, 18], "start_address": 8, "starvat": 11, "state": [0, 2, 6, 7, 11, 12, 13, 15, 16, 18, 19], "static": 6, "statu": [0, 1, 3, 4, 12, 19], "std": 18, "step": [0, 6, 12, 13, 15, 17, 18], "stepi": 18, "sticki": [12, 13, 18], "still": [1, 6, 11, 12, 14, 15, 18], "stop": [14, 15], "stopcount": [14, 16, 18], "stoptim": 18, "storag": 15, "store": [0, 1, 2, 3, 6, 7, 9, 10, 12, 14, 15, 16, 17, 18], "stores32": 12, "storm": 11, "stream": 11, "strictli": 15, "string": 18, "strobe": 7, "strong": 12, "stuck": [12, 17], "sub": [0, 11], "subdivid": [11, 17], "subextens": 0, "subject": 0, "subregion": 11, "subsequ": [2, 11, 15], "subset": 1, "succe": 18, "success": [11, 14, 18], "successfulli": [14, 18], "suffici": [11, 12, 14], "suffix": 15, "suit": [0, 19], "suitabl": 15, "summar": [4, 5, 11, 12, 18], "summari": [2, 3, 12, 13, 15, 17], "supervisor": 3, "support": [0, 1, 3, 6, 9, 11, 12, 14, 16, 17, 19], "sure": 11, "suscept": 11, "sw": 15, "switch": 15, "symptom": 10, "sync": 7, "synchron": [4, 6, 7, 14, 15, 16, 18], "synthes": 6, "system": [0, 1, 3, 7, 9, 12, 14], "t": [12, 14, 18], "t0": 15, "t1": 15, "tabl": [0, 7], "tag": [7, 11, 12], "take": [6, 9, 11, 13, 14, 15, 18], "taken": [6, 12, 15, 16, 18], "tap": 18, "target": [1, 6, 11, 14, 18, 19], "task": [15, 18], "tbd": 0, "tcm": 0, "td": 2, "tdata1": 4, "tdata2": 4, "technologi": [1, 6, 12], "temporari": 14, "temporarili": [14, 15], "term": 15, "termin": [13, 14], "test": [0, 6, 7, 12, 18, 19], "text": 11, "than": [3, 6, 11, 12, 13, 14, 15, 16, 17, 18], "thei": [6, 11], "them": 14, "theori": 19, "therefor": [9, 11, 12, 13, 14, 15, 18], "thi": [0, 1, 2, 3, 6, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18], "those": [6, 7, 11], "though": [6, 11, 12, 14, 15], "thread": [4, 18, 19], "three": [6, 14, 18], "thresh": [12, 14], "threshold": [0, 4, 11, 19], "through": [6, 9, 11, 14, 15, 18], "throughout": 0, "thu": 11, "ti": [0, 6, 7, 14, 15], "tick": 14, "tightli": [0, 11], "time": [6, 11, 12, 13, 14, 15, 18], "timeout": [14, 18], "timer": [0, 3, 4, 5, 6, 7, 11, 14, 15, 16, 18, 19], "timer24": 11, "timer38": 16, "timer44": 3, "timer_int": [6, 7], "tlu": 16, "togeth": [13, 15, 18], "too": 12, "top": 18, "total": [12, 15, 16, 17], "tp": 15, "trace": [0, 2, 4, 7], "trace_rv_i_address_ip": 7, "trace_rv_i_ecause_ip": 7, "trace_rv_i_exception_ip": 7, "trace_rv_i_insn_ip": 7, "trace_rv_i_interrupt_ip": [0, 7], "trace_rv_i_tval_ip": 7, "trace_rv_i_valid_ip": 7, "transact": [2, 7, 11, 14, 16, 18, 19], "transfer": [7, 18], "transit": [6, 12, 13, 14, 15], "translat": 18, "transmit": 12, "transpar": 12, "transport": 6, "trap": [3, 4, 7, 11, 15, 18], "trap_vector": 15, "tree": [6, 15], "trigger": [0, 4, 9, 13, 14, 17], "tselect": 4, "turn": [2, 9, 11, 15, 17], "twice": 18, "two": [1, 3, 6, 8, 9, 11, 12, 13, 14, 15, 17, 18], "type": [3, 7, 12, 14, 15, 18, 19], "typic": [11, 12, 14, 15], "u": 18, "unalign": [9, 10, 18], "unavail": 18, "unavailable40": 18, "uncorrect": [12, 15, 18], "undefin": 18, "under": [0, 14], "undetect": 12, "unexpect": [11, 14, 15], "unifi": [11, 14], "unimpl": [11, 18], "uniniti": [0, 12], "unintend": 14, "uniqu": 3, "unit": [0, 1, 2, 6, 7, 11, 14, 19], "unknown": 11, "unless": [0, 2, 3, 11, 13, 14, 15, 17, 18], "unlik": [10, 11, 12], "unlock": 4, "unmap": [15, 18], "unnecessari": 15, "unpredict": [6, 16], "unshfl": 1, "unshfli": 1, "unsign": 13, "unsupport": [0, 18], "until": [2, 11, 12, 14, 15, 18], "unus": [2, 3, 11, 13, 14, 15, 17, 18], "up": [1, 3, 11, 15, 16, 18], "updat": [0, 1, 9, 11, 14, 15, 18], "upon": [14, 18], "upper": [0, 4, 7, 11, 13, 17, 18], "us": [0, 1, 2, 6, 7, 9, 11, 12, 13, 14, 15, 16, 18, 19], "user": [0, 3, 18], "usual": [14, 18], "util": 10, "v": [6, 7, 9, 10, 11, 13, 14], "valid": [7, 8, 11, 12, 15, 16, 17, 18], "valu": [0, 2, 3, 4, 7, 12, 13, 14, 15, 16, 17, 18, 19], "value43": 18, "variou": 11, "vector": [4, 7, 19], "veer": [3, 6, 12, 13, 15, 16, 17], "vendor": 4, "veri": 8, "verif": 12, "versa": 11, "version": [0, 9, 18], "via": [12, 14], "vice": 11, "view": 15, "violat": [11, 14], "virtual": 18, "visibl": [6, 15], "volum": 0, "w": [1, 2, 3, 11, 12, 13, 14, 15, 17, 18], "w1": [11, 14, 17, 18], "w1c": 18, "w1r0": [11, 14, 17], "wa": [14, 15, 18], "wai": [1, 4], "wait": [9, 11, 14], "wake": 15, "want": [12, 18], "war0": [11, 14, 15], "warl": [0, 2, 3, 11, 12, 13, 14, 15, 16, 17, 18], "warranti": 0, "wasn": 18, "way0": 17, "way1": 17, "way2": 17, "way3": 17, "wb": [1, 2, 16], "wbcd": 2, "weak": 12, "well": [6, 10, 11, 12, 13, 14, 15, 17, 18], "were": 15, "wfi": 14, "when": [0, 2, 6, 9, 11, 12, 13, 14, 15, 16, 18], "whenev": 18, "where": [3, 11, 14, 18], "wherea": [8, 15], "wherev": 15, "whether": [14, 18], "which": [1, 3, 6, 7, 9, 12, 14, 15, 16, 17, 18], "while": [0, 6, 11, 12, 13, 15, 16, 18], "wide": [7, 11, 16, 17, 18], "width": [0, 12, 15, 18], "win": 15, "window": [8, 11], "wise": 15, "within": [8, 11, 14, 15], "without": [0, 11, 12, 14, 15, 17, 18], "wlrl": [3, 11], "woken": 14, "word": [11, 12, 15, 18], "workaround": [9, 10], "worth": [12, 15], "would": [10, 11, 12, 15, 16, 18], "wrap": 18, "writabl": 18, "write": [0, 2, 3, 4, 7, 9, 12, 13, 14, 15, 16, 18, 19], "write31": 12, "writeback": 1, "written": [11, 12, 13, 15, 17, 18], "wun": 15, "www": 0, "x": [1, 8], "x1": 11, "x31": 11, "xdebugv": 18, "xmax": 15, "xnor": 1, "xperm": 1, "ye": [11, 15], "yet": [12, 14], "you": 0, "younger": 11, "z": 1, "zb": [0, 1], "zba": [0, 1], "zba1": 1, "zbb": [0, 1], "zbb2": 1, "zbc": [0, 1], "zbc3": 1, "zbe": 1, "zbe5": 1, "zbf": 1, "zbf6": 1, "zbp": 1, "zbp7": 1, "zbr": 1, "zbr8": 1, "zbs4": 1, "zero": [3, 15, 18, 19], "zext": 1, "zicsr": 1, "zifencei": 1}, "titles": ["RISC-V VeeR EL2 Programmer\u2019s Reference Manual", "1 Veer El2 Core Overview", "10 Low-Level Core Control", "11 Standard Risc-V Csrs With Core-Specific Adaptations", "12 Csr Address Map", "13 Interrupt Priorities", "14 Clock And Reset", "15 Veer El2 Core Complex Port List", "16 Veer El2 Core Build Arguments", "17 Veer El2 Compliance Test Suite Failures", "18 Veer El2 Errata", "2 Memory Map", "3 Memory Error Protection", "4 Internal Timers", "5 Power Management And Multi-Core Debug Control", "6 External Interrupts", "7 Performance Monitoring", "8 Cache Control", "9 Veer El2 Debug Support", "RISC-V VeeR EL2 Programmer\u2019s Reference Manual"], "titleterms": {"": [0, 1, 11, 15, 19], "0": [11, 13, 15, 17, 18], "01": 9, "0x01": 18, "0x04": 18, "0x05": 18, "0x10": 18, "0x1000": 15, "0x11": 18, "0x16": 18, "0x17": 18, "0x18": 18, "0x1f": 18, "0x2000": 15, "0x3000": 15, "0x304": 3, "0x342": 3, "0x344": 3, "0x38": 18, "0x39": 18, "0x3c": 18, "0x3d": 18, "0x40": 18, "0x4000": 15, "0x5000": 15, "0x7a0": 18, "0x7a1": 18, "0x7a2": 18, "0x7b0": 18, "0x7b1": 18, "0x7c0": 11, "0x7c2": 14, "0x7c4": 11, "0x7c6": 14, "0x7c8": 17, "0x7c9": 17, "0x7ca": 17, "0x7cb": 17, "0x7cc": 17, "0x7ce": 14, "0x7cf": 14, "0x7d2": 13, "0x7d3": 13, "0x7d4": 13, "0x7d5": 13, "0x7d6": 13, "0x7d7": 13, "0x7f0": 12, "0x7f1": 12, "0x7f2": 12, "0x7f8": 2, "0x7f9": 2, "0x7ff": 11, "0xbc0": 11, "0xbc8": 15, "0xbc9": 15, "0xbca": 15, "0xbcb": 15, "0xbcc": 15, "0xf14": 3, "0xfc0": 11, "0xfc8": 15, "1": [1, 2, 3, 4, 5, 6, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18], "10": [2, 11, 15, 18], "11": [3, 11, 15, 18], "12": [4, 11, 15, 18], "13": [5, 11, 15, 18], "14": [6, 11, 15, 18], "15": [7, 11, 15, 18], "16": [8, 11, 18], "17": [9, 11, 18], "18": [10, 18], "19": 18, "2": [1, 2, 3, 4, 6, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18], "20": 18, "21": 18, "22": 18, "23": 18, "255": 15, "3": [1, 3, 4, 6, 9, 11, 12, 13, 14, 15, 16, 17, 18], "31": [15, 18], "32": 18, "4": [1, 3, 6, 9, 11, 12, 13, 14, 15, 16, 17, 18], "5": [11, 12, 14, 15, 16, 17, 18], "6": [11, 14, 15, 18], "63": 18, "7": [11, 14, 15, 16, 18], "8": [11, 14, 15, 17, 18], "9": [11, 15, 18], "A": [17, 18], "And": [3, 6, 8, 9, 11, 12, 14, 15, 17, 18], "For": [11, 15], "In": 18, "No": 11, "Not": 10, "Of": [11, 15, 17], "On": 10, "Or": 17, "The": [11, 12], "To": [6, 10, 11], "With": 3, "abbrevi": 0, "abov": [3, 4, 11, 12], "abstract": [10, 18], "abstractauto": 18, "abstractc": 18, "access": [11, 17, 18], "action": 11, "activ": 14, "adapt": [3, 18], "address": [4, 11, 15, 18], "ahb": 10, "align": [8, 11], "an": 17, "ar": 11, "argument": [8, 15], "arrai": 17, "asynchron": 6, "autoexec": 18, "back": 10, "behavior": 11, "bit": 2, "block": [1, 8, 15], "bound": 13, "br": [3, 4, 5, 6, 11, 12, 13, 15, 17], "breakpoint": 9, "bu": [6, 10, 11, 18], "build": [8, 15], "bypass": 18, "cach": [12, 17], "captur": [11, 15], "case": 17, "categori": 6, "caus": [3, 11], "cell": 6, "chain": 15, "chunk": 17, "claim": 15, "clear": 15, "clock": [2, 6], "code": [12, 15], "command": [10, 18], "complex": [1, 6, 7], "complianc": 9, "compon": 12, "condit": 16, "configur": 15, "contain": 6, "continu": 15, "control": [2, 11, 13, 14, 15, 16, 17, 18], "convent": 15, "core": [1, 2, 3, 4, 6, 7, 8, 11, 12, 14, 15], "correct": [11, 12], "count": 16, "countabl": 16, "counter": [12, 13, 16], "csr": [2, 3, 4, 11, 12, 13, 14, 15, 17, 18], "current": 15, "d": 11, "data": [11, 17, 18], "data0": 18, "dbg_rst_l": 6, "dccm": [11, 12], "dcsr": 18, "debug": [6, 10, 14, 18], "debugg": 6, "denot": 6, "descript": [2, 10, 12, 13, 17], "detect": 12, "diagnost": 17, "diagram": 15, "dicad0": 17, "dicad0h": 17, "dicad1": 17, "dicago": 17, "dicaw": 17, "disabl": [2, 15, 17], "dma": [11, 14], "dmcontrol": 18, "dmi": 18, "dmst": 11, "dmstatu": 18, "document": 0, "dpc": 18, "dtm": 18, "dtmc": 18, "duplic": [3, 4, 11, 12], "e": 11, "each": 11, "ecc": [11, 12], "effect": 11, "el2": [0, 1, 4, 5, 7, 8, 9, 10, 11, 14, 18, 19], "empti": [3, 4, 6, 11, 12, 17], "enabl": [3, 15, 17], "errata": 10, "error": [11, 12], "event": [14, 16], "exampl": [11, 15], "except": 11, "expect": 11, "extens": 1, "extern": [14, 15], "failur": 9, "fast": 15, "featur": [1, 2, 6, 13, 14, 15, 16, 17], "fenc": [9, 11], "fence_i": 9, "field": [2, 3, 4, 11, 12, 17], "firmwar": 14, "first": 11, "flow": 15, "flush": 17, "follow": 17, "forc": 14, "from": 5, "full": 17, "function": [1, 15], "further": 15, "gate": 2, "gatewai": 15, "gener": [11, 12, 15], "go": 17, "group": 17, "halt": [14, 18], "haltsum0": 18, "handl": [11, 12], "handler": 15, "hardwar": 3, "hierarchi": 12, "high": 17, "highest": 5, "histori": 0, "host": 11, "i": [5, 9, 11, 12, 17], "iccm": [11, 12], "id": [3, 15], "idcod": 18, "idempot": 11, "ignor": [12, 17], "impact": [15, 16], "imprecis": 11, "index": 17, "inform": [4, 12, 17], "initi": [6, 14, 15], "instruct": 11, "interfac": [6, 14, 18], "intern": 13, "interrupt": [3, 5, 11, 13, 14, 15], "jtag": [6, 18], "level": [2, 12, 15], "line": 17, "list": [7, 16], "lite": 10, "load": 11, "local": [11, 13], "locat": 9, "log": 12, "low": 2, "lowest": 5, "machin": [3, 4, 11], "macro": 15, "mai": [10, 11], "major": 15, "manag": 14, "manual": [0, 19], "map": [4, 8, 11, 15], "maskabl": 11, "match": 18, "mcaus": [3, 11], "mcgc": 2, "mcontrol": 18, "mcpc": 14, "mdccmect": 12, "mdeau": 11, "mdseac": 11, "mei": 15, "meicidpl": 15, "meicpct": 15, "meicurpl": 15, "meigwclr": 15, "meigwctrl": 15, "meihap": 15, "meipl": 15, "meipt": 15, "meipx": 15, "meivt": 15, "memori": [8, 11, 12, 15], "mfdc": 2, "mfdh": 14, "mfdht": 14, "mhartid": 3, "miccmect": 12, "micect": 12, "mie": 3, "mip": 3, "misalign": 11, "misalign_jmp": 9, "misalign_ldst": 9, "mitb0": 13, "mitcnt0": 13, "mitctl0": 13, "mode": [6, 14], "modul": [6, 18], "monitor": 16, "mpc": 14, "mpiccfg": 15, "mpmc": 14, "mrac": 11, "mscaus": 11, "multi": 14, "name": 15, "nest": 15, "nmi": 11, "non": [4, 10, 11, 15], "note": [3, 4, 11, 12], "o": 11, "offset": 18, "oper": [6, 14, 15, 17], "optim": 15, "order": 11, "overview": [1, 15], "pariti": [11, 12], "partial": 11, "paus": 14, "pc": 18, "pend": [3, 15], "perform": [15, 16], "pic": 15, "pic_base_addr": 15, "platform": [5, 18], "pointer": 15, "port": [7, 11], "potenti": 11, "power": [14, 15], "predict": 11, "prioriti": [5, 15], "programm": [0, 19], "proper": 12, "properti": 11, "protect": [8, 11, 12], "provid": [12, 17], "qualiti": 11, "rang": 11, "ratio": 6, "read": [10, 17], "recoveri": 12, "redirect": 15, "reduct": 15, "refer": [0, 19], "region": 11, "regist": [2, 3, 8, 10, 11, 12, 13, 14, 15, 16, 17, 18], "regular": [6, 15], "relat": 8, "request": 14, "reset": [6, 11], "restrict": 11, "resum": 14, "return": 10, "revis": 0, "risc": [0, 1, 3, 4, 5, 15, 16, 18, 19], "rom": 11, "row": [6, 17], "rst_l": 6, "rule": [8, 11, 15], "run": 14, "sampl": 15, "sbaddress0": 18, "sbc": 18, "sbdata0": 18, "sbdata1": 18, "scenario": 14, "secondari": 11, "select": [12, 17, 18], "servic": 11, "shall": [12, 17], "side": 11, "signal": [6, 11, 14, 15], "singl": 14, "slave": 11, "soc": 11, "softwar": 11, "sort": 5, "sourc": 15, "space": 18, "specif": [3, 4, 5, 18], "specul": 11, "sram": 11, "standard": [1, 3, 4, 5, 15, 16, 18], "state": 14, "statu": [2, 11, 13, 14, 15, 16, 17, 18], "step": 14, "store": 11, "structur": [12, 17], "suit": 9, "summar": 15, "summari": [11, 14, 18], "support": [10, 15, 18], "synchron": 11, "system": [6, 11, 18], "tabl": [1, 2, 3, 4, 5, 6, 11, 12, 13, 14, 15, 16, 17, 18], "tag": 17, "target": 15, "tdata1": 18, "tdata2": 18, "test": 9, "thei": [12, 17], "theori": [15, 17], "thread": 3, "threshold": [12, 14, 15], "timer": 13, "transact": 10, "transport": 18, "trigger": [11, 15, 18], "tselect": 18, "type": 11, "uncorrect": 11, "unit": 15, "unlock": 11, "unmap": 11, "up": 14, "us": 17, "v": [0, 1, 3, 4, 5, 15, 16, 18, 19], "valu": [10, 11], "varieti": 11, "vector": [11, 15], "veer": [0, 1, 4, 5, 7, 8, 9, 10, 11, 14, 18, 19], "via": [6, 11], "wai": 17, "wake": 14, "which": 11, "while": 14, "write": [10, 11, 17], "x": 15, "y": [11, 15], "zero": 10}})