INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mexic/Full_adder/Full_adder.srcs/sim_1/new/EightBit_FA_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EightBit_FA_TB'
