<HTML>
<HEAD>
<TITLE>Timing Report</TITLE>
<link href="" rel="stylesheet" type="text/css" media="screen"/>
<link href="" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" class="Child" onclick="hideTocList()"><PRE>
<A name="timing_rpt_top">Timing Report</A><B><U><big></big></U></B>
Lattice Timing Report -  Setup  and Hold, Version Radiant (64-bit) 1.0.0.350.6

Thu Feb 10 19:12:08 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2018 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt DDS_simple_DDS_simple.twr DDS_simple_DDS_simple.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
<LI>    <A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<LI>        <A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI>        <A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
<LI>    <A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Clk_1>2.1  Clock raw_DDS_inst/pll_sys_inst/lscc_pll_inst/iclk_c</A></LI>
<LI>        <A href=#Timing_rpt_Clk_2>2.2  Clock raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE</A></LI>
<LI>    <A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI>            <A href=#Timing_rpt_ConstraintCoverage>3.1.1  Constraint Coverage</A></LI>
<LI>            <A href=#Timing_rpt_Errors>3.1.2  Timing Errors</A></LI>
<LI>            <A href=#Timing_rpt_TotalScore>3.1.3  Total Timing Score</A></LI>
<LI>        <A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupConstraintSlackSummary>3.2.1  Setup Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_SetupCriticalEndpointSummary>3.2.2  Setup Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldConstraintSlackSummary>3.3.1  Hold Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_HoldCriticalEndpointSummary>3.3.2  Hold Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
<LI>            <A href=#Timing_rpt_UnconstrainedEndpoints>3.4.1  Unconstrained Start/End Points</A></LI>
<LI>            <A href=#Timing_rpt_StartEndPointsWithoutTimingConstraints>3.4.2  Start/End Points Without Timing Constraints</A></LI>
<LI>    <A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<LI>        <A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_1>4.1.1  Setup Path Details For Constraint: create_clock -name {raw_DDS_inst/pll_sys_inst/lscc_pll_inst/iclk_c} -period 83.3333333333333 [get_nets iclk_c]</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_2>4.1.2  Setup Path Details For Constraint: create_generated_clock -name {raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE} -source [get_pins {raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 4 [get_pins {raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] </A></LI>
<LI>        <A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_1>4.2.1  Hold Path Details For Constraint: create_clock -name {raw_DDS_inst/pll_sys_inst/lscc_pll_inst/iclk_c} -period 83.3333333333333 [get_nets iclk_c]</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_2>4.2.2  Hold Path Details For Constraint: create_generated_clock -name {raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE} -source [get_pins {raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 4 [get_pins {raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] </A></LI>

=====================================================================
                    End of Table of Contents
=====================================================================


<A name="Timing_rpt_DesignChecking"></A><B><U><big>1  DESIGN CHECKING</big></U></B>

<A name="Timing_rpt_SDCConstraints"></A><B><U><big>1.1  SDC Constraints</big></U></B>

create_clock -name {raw_DDS_inst/pll_sys_inst/lscc_pll_inst/iclk_c} -period 83.3333333333333 [get_nets iclk_c]
create_generated_clock -name {raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE} -source [get_pins {raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 4 [get_pins {raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] 

<A name="Timing_rpt_CombinationalLoop"></A><B><U><big>1.2  Combinational Loop</big></U></B>


<A name="Timing_rpt_ClockSummary"></A><B><U><big>2  CLOCK SUMMARY</big></U></B>

<A name="Timing_rpt_Clk_1"></A><B><U><big>2.1 Clock "raw_DDS_inst/pll_sys_inst/lscc_pll_inst/iclk_c"</big></U></B>

create_clock -name {raw_DDS_inst/pll_sys_inst/lscc_pll_inst/iclk_c} -period 83.3333333333333 [get_nets iclk_c]

Single Clock Domain
-------------------------------------------------------------------------------------------------------------------
Clock raw_DDS_inst/pll_sys_inst/lscc_pll_inst/iclk_c|                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------------------
 From raw_DDS_inst/pll_sys_inst/lscc_pll_inst/iclk_c|             Target |          83.333 ns |         12.000 MHz 
                                                    | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------------------
Clock raw_DDS_inst/pll_sys_inst/lscc_pll_inst/iclk_c|   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------------------
 From raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE                                                              
                                                    |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_2"></A><B><U><big>2.2 Clock "raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE"</big></U></B>

create_generated_clock -name {raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE} -source [get_pins {raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 4 [get_pins {raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
----------------------------------------------------------------------------------------------------------------------------
Clock raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE|                    |       Period       |     Frequency      
----------------------------------------------------------------------------------------------------------------------------
 From raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE|             Target |          20.833 ns |         48.001 MHz 
                                                             | Actual (all paths) |          22.336 ns |         44.771 MHz 
----------------------------------------------------------------------------------------------------------------------------

Clock Domain Crossing
---------------------------------------------------------------------------------------------------------------------------
Clock raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE|   Worst Time Between Edges   |           Comment            
---------------------------------------------------------------------------------------------------------------------------
 From raw_DDS_inst/pll_sys_inst/lscc_pll_inst/iclk_c         |                         ---- |                      No path 
---------------------------------------------------------------------------------------------------------------------------


<A name="Timing_rpt_AnalysisSummary"></A><B><U><big>3  TIMING ANALYSIS SUMMARY</big></U></B>

<A name="Timing_rpt_Overall"></A><B><U><big>3.1  Overall (Setup and Hold)</big></U></B>

<A name="Timing_rpt_ConstraintCoverage"></A><B><U><big>3.1.1  Constraint Coverage</big></U></B>

Constraint Coverage: 83.9135%

<A name="Timing_rpt_Errors"></A><B><U><big>3.1.2  Timing Errors</big></U></B>

Timing Errors: 6 endpoints (setup), 0 endpoints (hold)

<A name="Timing_rpt_TotalScore"></A><B><U><big>3.1.3  Total Timing Score</big></U></B>

Total Negative Slack: 5.101 ns (setup), 0.000 ns (hold)

<A name="Timing_rpt_SetupSummary"></A><B><U><big>3.2  Setup Summary Report</big></U></B>

<A name="Timing_rpt_SetupConstraintSlackSummary"></A><B><U><big>3.2.1  Setup Constraint Slack Summary</big></U></B>
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>create_clock -name {raw_DDS_inst/pll_sy</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>s_inst/lscc_pll_inst/iclk_c} -period 83</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>.3333333333333 [get_nets iclk_c]</A>        |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2><FONT COLOR=red>create_generated_clock -name {raw_DDS_i</FONT></A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2><FONT COLOR=red>nst.pll_sys_inst.lscc_pll_inst.u_PLL_B/</FONT></A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2><FONT COLOR=red>OUTCORE} -source [get_pins {raw_DDS_ins</FONT></A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2><FONT COLOR=red>t/pll_sys_inst/lscc_pll_inst/u_PLL_B/RE</FONT></A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2><FONT COLOR=red>FERENCECLK}] -multiply_by 4 [get_pins {</FONT></A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2><FONT COLOR=red>raw_DDS_inst/pll_sys_inst/lscc_pll_inst</FONT></A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2><FONT COLOR=red>/u_PLL_B/OUTCORE }] </FONT></A>                    |   <FONT COLOR=red>20.833 ns </FONT>|   <FONT COLOR=red>-1.503 ns </FONT>|    <FONT COLOR=red>5</FONT>   |   <FONT COLOR=red>22.337 ns </FONT>|  <FONT COLOR=red>44.769 MHz </FONT>|       <FONT COLOR=red>661</FONT>      |        <FONT COLOR=red>6</FONT>       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_SetupCriticalEndpointSummary"></A><B><U><big>3.2.2  Setup Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
OLED12864_inst/bcd_8421_frq/data_shift_Z[15].ff_inst/D              
                                         |   -1.504 ns 
OLED12864_inst/state_Z[5].ff_inst/D      |   -1.019 ns 
OLED12864_inst/oled_dat_Z.ff_inst/D      |   -0.768 ns 
OLED12864_inst/state_6_rep1_Z.ff_inst/D  |   -0.688 ns 
OLED12864_inst/state_Z[1].ff_inst/D      |   -0.688 ns 
OLED12864_inst/state_Z[6].ff_inst/D      |   -0.436 ns 
OLED12864_inst/state_Z[2].ff_inst/D      |    0.094 ns 
OLED12864_inst/state_Z[0].ff_inst/D      |    0.094 ns 
OLED12864_inst/state_fast_Z[6].ff_inst/D |    0.425 ns 
OLED12864_inst/state_Z[3].ff_inst/D      |    0.425 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           6 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_HoldSummary"></A><B><U><big>3.3  Hold Summary Report</big></U></B>

<A name="Timing_rpt_HoldConstraintSlackSummary"></A><B><U><big>3.3.1  Hold Constraint Slack Summary</big></U></B>

-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>create_clock -name {raw_DDS_inst/pll_sy</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>s_inst/lscc_pll_inst/iclk_c} -period 83</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>.3333333333333 [get_nets iclk_c]</A>        |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>create_generated_clock -name {raw_DDS_i</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>nst.pll_sys_inst.lscc_pll_inst.u_PLL_B/</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>OUTCORE} -source [get_pins {raw_DDS_ins</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>t/pll_sys_inst/lscc_pll_inst/u_PLL_B/RE</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>FERENCECLK}] -multiply_by 4 [get_pins {</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>raw_DDS_inst/pll_sys_inst/lscc_pll_inst</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>/u_PLL_B/OUTCORE }] </A>                    |    0.000 ns |    3.112 ns |    2   |        ---- |        ---- |       661      |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_HoldCriticalEndpointSummary"></A><B><U><big>3.3.2  Hold Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
OLED12864_inst/mem_hanzi_num_2_rep1_Z.ff_inst/D              
                                         |    3.112 ns 
OLED12864_inst/mem_hanzi_num_fast_Z[2].ff_inst/D              
                                         |    3.112 ns 
OLED12864_inst/cnt_write_Z[1].ff_inst/D  |    3.112 ns 
OLED12864_inst/cnt_write_Z[0].ff_inst/D  |    3.112 ns 
OLED12864_inst/cnt_Z[1].ff_inst/D        |    3.112 ns 
OLED12864_inst/cnt_Z[0].ff_inst/D        |    3.112 ns 
OLED12864_inst/cnt_main_Z[4].ff_inst/D   |    3.112 ns 
OLED12864_inst/cnt_scan_Z[3].ff_inst/D   |    3.112 ns 
OLED12864_inst/char_reg_ret_81_Z.ff_inst/D              
                                         |    3.112 ns 
OLED12864_inst/cnt_init_Z[0].ff_inst/D   |    3.112 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_UnconstrainedReport"></A><B><U><big>3.4  Unconstrained Report</big></U></B>

<A name="Timing_rpt_UnconstrainedEndpoints"></A><B><U><big>3.4.1  Unconstrained Start/End Points</big></U></B>

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
OLED12864_inst/oled_dat_Z.ff_inst/Q     |          No required time
OLED12864_inst/char_Z[8].ff_inst/Q      |    No arrival or required
OLED12864_inst/char_Z[11].ff_inst/Q     |    No arrival or required
OLED12864_inst/char_Z[101].ff_inst/Q    |    No arrival or required
OLED12864_inst/oled_dcn_Z.ff_inst/Q     |          No required time
OLED12864_inst/char_Z[53].ff_inst/Q     |    No arrival or required
OLED12864_inst/char_Z[52].ff_inst/Q     |    No arrival or required
OLED12864_inst/char_Z[51].ff_inst/Q     |    No arrival or required
OLED12864_inst/char_Z[50].ff_inst/Q     |    No arrival or required
OLED12864_inst/char_Z[49].ff_inst/Q     |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                        51
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
raw_DDS_inst/pwm_adc_inst/pwm_adder_Z[7].ff_inst/SR                           
                                        |           No arrival time
{raw_DDS_inst/pwm_adc_inst/pwm_adder_Z[5].ff_inst/SR   raw_DDS_inst/pwm_adc_inst/pwm_adder_Z[6].ff_inst/SR}                           
                                        |           No arrival time
{raw_DDS_inst/pwm_adc_inst/pwm_adder_Z[3].ff_inst/SR   raw_DDS_inst/pwm_adc_inst/pwm_adder_Z[4].ff_inst/SR}                           
                                        |           No arrival time
{raw_DDS_inst/pwm_adc_inst/pwm_adder_Z[1].ff_inst/SR   raw_DDS_inst/pwm_adc_inst/pwm_adder_Z[2].ff_inst/SR}                           
                                        |           No arrival time
raw_DDS_inst/pwm_adc_inst/pwm_adder_Z[0].ff_inst/SR                           
                                        |           No arrival time
{OLED12864_inst/cnt_chinese_fast_Z[0].ff_inst/SR   OLED12864_inst/cnt_chinese_fast_Z[1].ff_inst/SR}                           
                                        |           No arrival time
{OLED12864_inst/cnt_write_Z[3].ff_inst/SR   OLED12864_inst/cnt_write_Z[2].ff_inst/SR}                           
                                        |           No arrival time
{OLED12864_inst/cnt_write_Z[1].ff_inst/SR   OLED12864_inst/cnt_write_Z[0].ff_inst/SR}                           
                                        |           No arrival time
{OLED12864_inst/cnt_delay_Z[15].ff_inst/SR   OLED12864_inst/cnt_delay_Z[14].ff_inst/SR}                           
                                        |           No arrival time
{OLED12864_inst/cnt_delay_Z[13].ff_inst/SR   OLED12864_inst/cnt_delay_Z[12].ff_inst/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                       295
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_StartEndPointsWithoutTimingConstraints"></A><B><U><big>3.4.2  Start/End Points Without Timing Constraints</big></U></B>

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
pwm_adc_in                              |                     input
ikey_fov_n                              |                     input
ikey_sel_n                              |                     input
irstn                                   |                     input
iclk                                    |                     input
oled_dat                                |                    output
oled_clk                                |                    output
oled_dcn                                |                    output
oled_rst                                |                    output
oled_csn                                |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        19
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


<A name="Timing_rpt_DetailedReport"></A><B><U><big>4  DETAILED REPORT</big></U></B>
<A name="Timing_rpt_SetupDetailedReport"></A><B><U><big>4.1  Setup Detailed Report</big></U></B>
<A name="Timing_rpt_SetupDetailedConstraint_1"></A><A href=#Timing_rpt_SetupSummaryConstraint_1>4.1.1  Setup path details for constraint: create_clock -name {raw_DDS_inst/pll_sys_inst/lscc_pll_inst/iclk_c} -period 83.3333333333333 [get_nets iclk_c]</A>
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<A name="Timing_rpt_SetupDetailedConstraint_2"></A><A href=#Timing_rpt_SetupSummaryConstraint_2>4.1.2  Setup path details for constraint: create_generated_clock -name {raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE} -source [get_pins {raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 4 [get_pins {raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] </A>
----------------------------------------------------------------------
661 endpoints scored, 6 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : raw_DDS_inst/acculator_inst/freq_byte_Z[7].ff_inst/Q
Path End         : OLED12864_inst/bcd_8421_frq/data_shift_Z[15].ff_inst/D
Source Clock     : raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Destination Clock: raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Logic Level      : 5
Delay Ratio      : 52.5% (route), 47.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -1.503 ns  (Failed)

  Destination Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#2)    20.833
+ Master Clock Source Latency                                                                      0.000
- Destination Clock Uncertainty                                                                    0.000
+ Destination Clock Path Delay                                                                    11.620
- Setup Time                                                                                       0.199
----------------------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                                   32.254

  Source Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)    0.000
+ Master Clock Source Latency                                                                0.000
+ Source Clock Path Delay                                                                   11.620
+ Data Path Delay                                                                           22.138
-----------------------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                              33.758

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO_35          CLOCK LATENCY   0.000         0.000  1       
iclk_c                                                    NET DELAY       0.000         0.000  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  307     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  307     
wpll_sys_clk                                              NET DELAY      11.470        11.620  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{raw_DDS_inst/acculator_inst/freq_byte_Z[7].ff_inst/CK   raw_DDS_inst/acculator_inst/freq_byte_Z[6].ff_inst/CK}->raw_DDS_inst/acculator_inst/freq_byte_Z[7].ff_inst/Q
                                          SLICE_R3C15D    CLK_TO_Q0_DELAY  1.391        13.011  2       
freq_byte[7]                                              NET DELAY        2.954        15.965  1       
freq_num_1_mulonly_0[19:0]/A5->freq_num_1_mulonly_0[19:0]/O17
                                          DSP_DSP_R1C16   A_TO_O_DELAY     7.741        23.706  1       
freq_num_1[17]                                            NET DELAY        4.013        27.719  1       
freq_num_add_1_axb_1_cZ/D->freq_num_add_1_axb_1_cZ/Z
                                          SLICE_R3C14C    D0_TO_F0_DELAY   0.450        28.169  1       
freq_num_add_1_axb_1                                      NET DELAY        2.490        30.659  1       
freq_num_add_1_s_1_0.fa22_inst/B0->freq_num_add_1_s_1_0.fa22_inst/S0
                                          SLICE_R3C14B    B0_TO_F0_DELAY   0.450        31.109  1       
freq_num[17]                                              NET DELAY        2.172        33.281  1       
OLED12864_inst/bcd_8421_frq/data_shift_RNO[15]/D->OLED12864_inst/bcd_8421_frq/data_shift_RNO[15]/Z
                                          SLICE_R3C13A    D0_TO_F0_DELAY   0.477        33.758  1       
OLED12864_inst/bcd_8421_frq/data_shift_10[15]
                                                          NET DELAY        0.000        33.758  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO_35          CLOCK LATENCY   0.000         0.000  1       
iclk_c                                                    NET DELAY       0.000         0.000  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  307     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  307     
wpll_sys_clk                                              NET DELAY      11.470        11.620  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : OLED12864_inst/cnt_delay_Z[2].ff_inst/Q
Path End         : OLED12864_inst/state_Z[5].ff_inst/D
Source Clock     : raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Destination Clock: raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Logic Level      : 19
Delay Ratio      : 66.8% (route), 33.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -1.018 ns  (Failed)

  Destination Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#2)    20.833
+ Master Clock Source Latency                                                                      0.000
- Destination Clock Uncertainty                                                                    0.000
+ Destination Clock Path Delay                                                                    11.620
- Setup Time                                                                                       0.199
----------------------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                                   32.254

  Source Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)    0.000
+ Master Clock Source Latency                                                                0.000
+ Source Clock Path Delay                                                                   11.620
+ Data Path Delay                                                                           21.653
-----------------------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                              33.273

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO_35          CLOCK LATENCY   0.000         0.000  1       
iclk_c                                                    NET DELAY       0.000         0.000  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  307     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  307     
wpll_sys_clk                                              NET DELAY      11.470        11.620  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{OLED12864_inst/cnt_delay_Z[3].ff_inst/CK   OLED12864_inst/cnt_delay_Z[2].ff_inst/CK}->OLED12864_inst/cnt_delay_Z[2].ff_inst/Q
                                          SLICE_R14C5C    CLK_TO_Q1_DELAY      1.391        13.011  2       
OLED12864_inst/cnt_delay[2]                               NET DELAY            2.358        15.369  1       
OLED12864_inst/cnt_delay_sbtinv[2]/D->OLED12864_inst/cnt_delay_sbtinv[2]/Z
                                          SLICE_R17C5B    D0_TO_F0_DELAY       0.450        15.819  1       
OLED12864_inst/cnt_delay_i[2]                             NET DELAY            2.490        18.309  1       
OLED12864_inst/un1_cnt_delay_cry_1_0.fa22_inst/B1->OLED12864_inst/un1_cnt_delay_cry_1_0.fa22_inst/CO1
                                          SLICE_R16C5B    B1_TO_COUT1_DELAY    0.358        18.667  2       
OLED12864_inst/un1_cnt_delay_cry_2                        NET DELAY            0.000        18.667  1       
OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CO0
                                          SLICE_R16C5C    CIN0_TO_COUT0_DELAY  0.278        18.945  2       
OLED12864_inst/un1_cnt_delay_cry_3_0.CO0                  NET DELAY            0.000        18.945  1       
OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CO1
                                          SLICE_R16C5C    CIN1_TO_COUT1_DELAY  0.278        19.223  2       
OLED12864_inst/un1_cnt_delay_cry_4                        NET DELAY            0.000        19.223  1       
OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CO0
                                          SLICE_R16C5D    CIN0_TO_COUT0_DELAY  0.278        19.501  2       
OLED12864_inst/un1_cnt_delay_cry_5_0.CO0                  NET DELAY            0.000        19.501  1       
OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CO1
                                          SLICE_R16C5D    CIN1_TO_COUT1_DELAY  0.278        19.779  2       
OLED12864_inst/un1_cnt_delay_cry_6                        NET DELAY            0.556        20.335  1       
OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CO0
                                          SLICE_R16C6A    CIN0_TO_COUT0_DELAY  0.278        20.613  2       
OLED12864_inst/un1_cnt_delay_cry_7_0.CO0                  NET DELAY            0.000        20.613  1       
OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CO1
                                          SLICE_R16C6A    CIN1_TO_COUT1_DELAY  0.278        20.891  2       
OLED12864_inst/un1_cnt_delay_cry_8                        NET DELAY            0.000        20.891  1       
OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CO0
                                          SLICE_R16C6B    CIN0_TO_COUT0_DELAY  0.278        21.169  2       
OLED12864_inst/un1_cnt_delay_cry_9_0.CO0                  NET DELAY            0.000        21.169  1       
OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CO1
                                          SLICE_R16C6B    CIN1_TO_COUT1_DELAY  0.278        21.447  2       
OLED12864_inst/un1_cnt_delay_cry_10                       NET DELAY            0.000        21.447  1       
OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CO0
                                          SLICE_R16C6C    CIN0_TO_COUT0_DELAY  0.278        21.725  2       
OLED12864_inst/un1_cnt_delay_cry_11_0.CO0
                                                          NET DELAY            0.000        21.725  1       
OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CO1
                                          SLICE_R16C6C    CIN1_TO_COUT1_DELAY  0.278        22.003  2       
OLED12864_inst/un1_cnt_delay_cry_12                       NET DELAY            0.000        22.003  1       
OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CO0
                                          SLICE_R16C6D    CIN0_TO_COUT0_DELAY  0.278        22.281  2       
OLED12864_inst/un1_cnt_delay_cry_13_0.CO0
                                                          NET DELAY            0.000        22.281  1       
OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CO1
                                          SLICE_R16C6D    CIN1_TO_COUT1_DELAY  0.278        22.559  2       
OLED12864_inst/un1_cnt_delay_cry_14                       NET DELAY            0.556        23.115  1       
OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/CO0
                                          SLICE_R16C7A    CIN0_TO_COUT0_DELAY  0.278        23.393  2       
OLED12864_inst/un1_cnt_delay_cry_15_0.CO0
                                                          NET DELAY            0.662        24.055  1       
OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/D1->OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/S1
                                          SLICE_R16C7A    D1_TO_F1_DELAY       0.450        24.505  20      
OLED12864_inst/un1_cnt_delay_cry_15                       NET DELAY            4.556        29.061  1       
OLED12864_inst/state_RNO_0[5]/D->OLED12864_inst/state_RNO_0[5]/Z
                                          SLICE_R15C18C   D1_TO_F1_DELAY       0.450        29.511  1       
OLED12864_inst/state_ns_0_0[5]                            NET DELAY            3.285        32.796  1       
OLED12864_inst/state_RNO[5]/D->OLED12864_inst/state_RNO[5]/Z
                                          SLICE_R17C17C   D0_TO_F0_DELAY       0.477        33.273  1       
OLED12864_inst/state_ns_0_i[5]                            NET DELAY            0.000        33.273  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO_35          CLOCK LATENCY   0.000         0.000  1       
iclk_c                                                    NET DELAY       0.000         0.000  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  307     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  307     
wpll_sys_clk                                              NET DELAY      11.470        11.620  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : OLED12864_inst/un177_char_reg_cnst_0_0_sr_en_rep1_Z.ff_inst/Q
Path End         : OLED12864_inst/oled_dat_Z.ff_inst/D
Source Clock     : raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Destination Clock: raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Logic Level      : 8
Delay Ratio      : 78.5% (route), 21.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -0.767 ns  (Failed)

  Destination Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#2)    20.833
+ Master Clock Source Latency                                                                      0.000
- Destination Clock Uncertainty                                                                    0.000
+ Destination Clock Path Delay                                                                    11.620
- Setup Time                                                                                       0.199
----------------------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                                   32.254

  Source Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)    0.000
+ Master Clock Source Latency                                                                0.000
+ Source Clock Path Delay                                                                   11.620
+ Data Path Delay                                                                           21.402
-----------------------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                              33.022

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO_35          CLOCK LATENCY   0.000         0.000  1       
iclk_c                                                    NET DELAY       0.000         0.000  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  307     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  307     
wpll_sys_clk                                              NET DELAY      11.470        11.620  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{OLED12864_inst/un177_char_reg_cnst_0_0_sr_en_rep2_Z.ff_inst/CK   OLED12864_inst/un177_char_reg_cnst_0_0_sr_en_rep1_Z.ff_inst/CK}->OLED12864_inst/un177_char_reg_cnst_0_0_sr_en_rep1_Z.ff_inst/Q
                                          SLICE_R17C23D   CLK_TO_Q1_DELAY  1.391        13.011  14      
OLED12864_inst/un177_char_reg_cnst_0_0_sr_en_rep1
                                                          NET DELAY        3.470        16.481  1       
OLED12864_inst/un177_char_reg_cnst_0_1_OLD_e_RNIPJGT_cZ[10]/D->OLED12864_inst/un177_char_reg_cnst_0_1_OLD_e_RNIPJGT_cZ[10]/Z
                                          SLICE_R22C24B   D1_TO_F1_DELAY   0.450        16.931  1       
OLED12864_inst/un177_char_reg_cnst_0_1_OLD_e_RNIPJGT[10]
                                                          NET DELAY        2.172        19.103  1       
OLED12864_inst/char_reg_2_7_0_.char_reg_53_9[2]/D->OLED12864_inst/char_reg_2_7_0_.char_reg_53_9[2]/Z
                                          SLICE_R23C23A   D1_TO_F1_DELAY   0.450        19.553  1       
OLED12864_inst/N_1586_reto                                NET DELAY        2.556        22.109  1       
OLED12864_inst/char_reg_2_7_0_.char_reg_53_am[2]/A->OLED12864_inst/char_reg_2_7_0_.char_reg_53_am[2]/Z
                                          SLICE_R23C23B   A1_TO_F1_DELAY   0.450        22.559  1       
OLED12864_inst/char_reg_53_am[2]                          NET DELAY        2.768        25.327  1       
OLED12864_inst/char_reg_2_7_0_.char_reg_53_ns[2]/D->OLED12864_inst/char_reg_2_7_0_.char_reg_53_ns[2]/Z
                                          SLICE_R22C21B   D1_TO_F1_DELAY   0.450        25.777  1       
OLED12864_inst/char_reg[2]                                NET DELAY        2.172        27.949  1       
OLED12864_inst/oled_dat_RNO_6/D->OLED12864_inst/oled_dat_RNO_6/Z
                                          SLICE_R22C20C   D0_TO_F0_DELAY   0.477        28.426  1       
OLED12864_inst/oled_dat_11_5_ns_1                         NET DELAY        0.305        28.731  1       
OLED12864_inst/oled_dat_RNO_2/C->OLED12864_inst/oled_dat_RNO_2/Z
                                          SLICE_R22C20C   C1_TO_F1_DELAY   0.450        29.181  1       
OLED12864_inst/N_1605                                     NET DELAY        3.364        32.545  1       
OLED12864_inst/oled_dat_RNO/D->OLED12864_inst/oled_dat_RNO/Z
                                          SLICE_R19C18B   D1_TO_F1_DELAY   0.477        33.022  1       
OLED12864_inst/oled_dat_11                                NET DELAY        0.000        33.022  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO_35          CLOCK LATENCY   0.000         0.000  1       
iclk_c                                                    NET DELAY       0.000         0.000  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  307     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  307     
wpll_sys_clk                                              NET DELAY      11.470        11.620  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : OLED12864_inst/cnt_delay_Z[2].ff_inst/Q
Path End         : OLED12864_inst/state_Z[1].ff_inst/D
Source Clock     : raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Destination Clock: raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Logic Level      : 20
Delay Ratio      : 64.0% (route), 36.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -0.687 ns  (Failed)

  Destination Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#2)    20.833
+ Master Clock Source Latency                                                                      0.000
- Destination Clock Uncertainty                                                                    0.000
+ Destination Clock Path Delay                                                                    11.620
- Setup Time                                                                                       0.199
----------------------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                                   32.254

  Source Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)    0.000
+ Master Clock Source Latency                                                                0.000
+ Source Clock Path Delay                                                                   11.620
+ Data Path Delay                                                                           21.322
-----------------------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                              32.942

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO_35          CLOCK LATENCY   0.000         0.000  1       
iclk_c                                                    NET DELAY       0.000         0.000  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  307     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  307     
wpll_sys_clk                                              NET DELAY      11.470        11.620  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{OLED12864_inst/cnt_delay_Z[3].ff_inst/CK   OLED12864_inst/cnt_delay_Z[2].ff_inst/CK}->OLED12864_inst/cnt_delay_Z[2].ff_inst/Q
                                          SLICE_R14C5C    CLK_TO_Q1_DELAY      1.391        13.011  2       
OLED12864_inst/cnt_delay[2]                               NET DELAY            2.358        15.369  1       
OLED12864_inst/cnt_delay_sbtinv[2]/D->OLED12864_inst/cnt_delay_sbtinv[2]/Z
                                          SLICE_R17C5B    D0_TO_F0_DELAY       0.450        15.819  1       
OLED12864_inst/cnt_delay_i[2]                             NET DELAY            2.490        18.309  1       
OLED12864_inst/un1_cnt_delay_cry_1_0.fa22_inst/B1->OLED12864_inst/un1_cnt_delay_cry_1_0.fa22_inst/CO1
                                          SLICE_R16C5B    B1_TO_COUT1_DELAY    0.358        18.667  2       
OLED12864_inst/un1_cnt_delay_cry_2                        NET DELAY            0.000        18.667  1       
OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CO0
                                          SLICE_R16C5C    CIN0_TO_COUT0_DELAY  0.278        18.945  2       
OLED12864_inst/un1_cnt_delay_cry_3_0.CO0                  NET DELAY            0.000        18.945  1       
OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CO1
                                          SLICE_R16C5C    CIN1_TO_COUT1_DELAY  0.278        19.223  2       
OLED12864_inst/un1_cnt_delay_cry_4                        NET DELAY            0.000        19.223  1       
OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CO0
                                          SLICE_R16C5D    CIN0_TO_COUT0_DELAY  0.278        19.501  2       
OLED12864_inst/un1_cnt_delay_cry_5_0.CO0                  NET DELAY            0.000        19.501  1       
OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CO1
                                          SLICE_R16C5D    CIN1_TO_COUT1_DELAY  0.278        19.779  2       
OLED12864_inst/un1_cnt_delay_cry_6                        NET DELAY            0.556        20.335  1       
OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CO0
                                          SLICE_R16C6A    CIN0_TO_COUT0_DELAY  0.278        20.613  2       
OLED12864_inst/un1_cnt_delay_cry_7_0.CO0                  NET DELAY            0.000        20.613  1       
OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CO1
                                          SLICE_R16C6A    CIN1_TO_COUT1_DELAY  0.278        20.891  2       
OLED12864_inst/un1_cnt_delay_cry_8                        NET DELAY            0.000        20.891  1       
OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CO0
                                          SLICE_R16C6B    CIN0_TO_COUT0_DELAY  0.278        21.169  2       
OLED12864_inst/un1_cnt_delay_cry_9_0.CO0                  NET DELAY            0.000        21.169  1       
OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CO1
                                          SLICE_R16C6B    CIN1_TO_COUT1_DELAY  0.278        21.447  2       
OLED12864_inst/un1_cnt_delay_cry_10                       NET DELAY            0.000        21.447  1       
OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CO0
                                          SLICE_R16C6C    CIN0_TO_COUT0_DELAY  0.278        21.725  2       
OLED12864_inst/un1_cnt_delay_cry_11_0.CO0
                                                          NET DELAY            0.000        21.725  1       
OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CO1
                                          SLICE_R16C6C    CIN1_TO_COUT1_DELAY  0.278        22.003  2       
OLED12864_inst/un1_cnt_delay_cry_12                       NET DELAY            0.000        22.003  1       
OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CO0
                                          SLICE_R16C6D    CIN0_TO_COUT0_DELAY  0.278        22.281  2       
OLED12864_inst/un1_cnt_delay_cry_13_0.CO0
                                                          NET DELAY            0.000        22.281  1       
OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CO1
                                          SLICE_R16C6D    CIN1_TO_COUT1_DELAY  0.278        22.559  2       
OLED12864_inst/un1_cnt_delay_cry_14                       NET DELAY            0.556        23.115  1       
OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/CO0
                                          SLICE_R16C7A    CIN0_TO_COUT0_DELAY  0.278        23.393  2       
OLED12864_inst/un1_cnt_delay_cry_15_0.CO0
                                                          NET DELAY            0.662        24.055  1       
OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/D1->OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/S1
                                          SLICE_R16C7A    D1_TO_F1_DELAY       0.450        24.505  20      
OLED12864_inst/un1_cnt_delay_cry_15                       NET DELAY            4.556        29.061  1       
OLED12864_inst/state_back_RNIDO6E1[0]/D->OLED12864_inst/state_back_RNIDO6E1[0]/Z
                                          SLICE_R15C18A   D1_TO_F1_DELAY       0.477        29.538  2       
OLED12864_inst/N_670_1                                    NET DELAY            0.305        29.843  1       
OLED12864_inst/state_RNO_1[1]/C->OLED12864_inst/state_RNO_1[1]/Z
                                          SLICE_R15C18B   C0_TO_F0_DELAY       0.450        30.293  1       
OLED12864_inst/N_670                                      NET DELAY            2.172        32.465  1       
OLED12864_inst/state_RNO[1]/D->OLED12864_inst/state_RNO[1]/Z
                                          SLICE_R14C19B   D0_TO_F0_DELAY       0.477        32.942  1       
OLED12864_inst/state_ns_0_i[1]                            NET DELAY            0.000        32.942  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO_35          CLOCK LATENCY   0.000         0.000  1       
iclk_c                                                    NET DELAY       0.000         0.000  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  307     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  307     
wpll_sys_clk                                              NET DELAY      11.470        11.620  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : OLED12864_inst/cnt_delay_Z[2].ff_inst/Q
Path End         : OLED12864_inst/state_6_rep1_Z.ff_inst/D
Source Clock     : raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Destination Clock: raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Logic Level      : 19
Delay Ratio      : 66.3% (route), 33.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -0.687 ns  (Failed)

  Destination Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#2)    20.833
+ Master Clock Source Latency                                                                      0.000
- Destination Clock Uncertainty                                                                    0.000
+ Destination Clock Path Delay                                                                    11.620
- Setup Time                                                                                       0.199
----------------------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                                   32.254

  Source Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)    0.000
+ Master Clock Source Latency                                                                0.000
+ Source Clock Path Delay                                                                   11.620
+ Data Path Delay                                                                           21.322
-----------------------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                              32.942

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO_35          CLOCK LATENCY   0.000         0.000  1       
iclk_c                                                    NET DELAY       0.000         0.000  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  307     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  307     
wpll_sys_clk                                              NET DELAY      11.470        11.620  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{OLED12864_inst/cnt_delay_Z[3].ff_inst/CK   OLED12864_inst/cnt_delay_Z[2].ff_inst/CK}->OLED12864_inst/cnt_delay_Z[2].ff_inst/Q
                                          SLICE_R14C5C    CLK_TO_Q1_DELAY      1.391        13.011  2       
OLED12864_inst/cnt_delay[2]                               NET DELAY            2.358        15.369  1       
OLED12864_inst/cnt_delay_sbtinv[2]/D->OLED12864_inst/cnt_delay_sbtinv[2]/Z
                                          SLICE_R17C5B    D0_TO_F0_DELAY       0.450        15.819  1       
OLED12864_inst/cnt_delay_i[2]                             NET DELAY            2.490        18.309  1       
OLED12864_inst/un1_cnt_delay_cry_1_0.fa22_inst/B1->OLED12864_inst/un1_cnt_delay_cry_1_0.fa22_inst/CO1
                                          SLICE_R16C5B    B1_TO_COUT1_DELAY    0.358        18.667  2       
OLED12864_inst/un1_cnt_delay_cry_2                        NET DELAY            0.000        18.667  1       
OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CO0
                                          SLICE_R16C5C    CIN0_TO_COUT0_DELAY  0.278        18.945  2       
OLED12864_inst/un1_cnt_delay_cry_3_0.CO0                  NET DELAY            0.000        18.945  1       
OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CO1
                                          SLICE_R16C5C    CIN1_TO_COUT1_DELAY  0.278        19.223  2       
OLED12864_inst/un1_cnt_delay_cry_4                        NET DELAY            0.000        19.223  1       
OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CO0
                                          SLICE_R16C5D    CIN0_TO_COUT0_DELAY  0.278        19.501  2       
OLED12864_inst/un1_cnt_delay_cry_5_0.CO0                  NET DELAY            0.000        19.501  1       
OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CO1
                                          SLICE_R16C5D    CIN1_TO_COUT1_DELAY  0.278        19.779  2       
OLED12864_inst/un1_cnt_delay_cry_6                        NET DELAY            0.556        20.335  1       
OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CO0
                                          SLICE_R16C6A    CIN0_TO_COUT0_DELAY  0.278        20.613  2       
OLED12864_inst/un1_cnt_delay_cry_7_0.CO0                  NET DELAY            0.000        20.613  1       
OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CO1
                                          SLICE_R16C6A    CIN1_TO_COUT1_DELAY  0.278        20.891  2       
OLED12864_inst/un1_cnt_delay_cry_8                        NET DELAY            0.000        20.891  1       
OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CO0
                                          SLICE_R16C6B    CIN0_TO_COUT0_DELAY  0.278        21.169  2       
OLED12864_inst/un1_cnt_delay_cry_9_0.CO0                  NET DELAY            0.000        21.169  1       
OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CO1
                                          SLICE_R16C6B    CIN1_TO_COUT1_DELAY  0.278        21.447  2       
OLED12864_inst/un1_cnt_delay_cry_10                       NET DELAY            0.000        21.447  1       
OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CO0
                                          SLICE_R16C6C    CIN0_TO_COUT0_DELAY  0.278        21.725  2       
OLED12864_inst/un1_cnt_delay_cry_11_0.CO0
                                                          NET DELAY            0.000        21.725  1       
OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CO1
                                          SLICE_R16C6C    CIN1_TO_COUT1_DELAY  0.278        22.003  2       
OLED12864_inst/un1_cnt_delay_cry_12                       NET DELAY            0.000        22.003  1       
OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CO0
                                          SLICE_R16C6D    CIN0_TO_COUT0_DELAY  0.278        22.281  2       
OLED12864_inst/un1_cnt_delay_cry_13_0.CO0
                                                          NET DELAY            0.000        22.281  1       
OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CO1
                                          SLICE_R16C6D    CIN1_TO_COUT1_DELAY  0.278        22.559  2       
OLED12864_inst/un1_cnt_delay_cry_14                       NET DELAY            0.556        23.115  1       
OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/CO0
                                          SLICE_R16C7A    CIN0_TO_COUT0_DELAY  0.278        23.393  2       
OLED12864_inst/un1_cnt_delay_cry_15_0.CO0
                                                          NET DELAY            0.662        24.055  1       
OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/D1->OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/S1
                                          SLICE_R16C7A    D1_TO_F1_DELAY       0.450        24.505  20      
OLED12864_inst/un1_cnt_delay_cry_15                       NET DELAY            4.225        28.730  1       
OLED12864_inst/state_back_RNI7I6E1[0]/D->OLED12864_inst/state_back_RNI7I6E1[0]/Z
                                          SLICE_R16C18D   D1_TO_F1_DELAY       0.450        29.180  4       
OLED12864_inst/N_674_1                                    NET DELAY            3.285        32.465  1       
OLED12864_inst/state_6_rep1_RNO/D->OLED12864_inst/state_6_rep1_RNO/Z
                                          SLICE_R15C21D   D1_TO_F1_DELAY       0.477        32.942  1       
OLED12864_inst/state_ns_0_i_rep1[6]                       NET DELAY            0.000        32.942  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO_35          CLOCK LATENCY   0.000         0.000  1       
iclk_c                                                    NET DELAY       0.000         0.000  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  307     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  307     
wpll_sys_clk                                              NET DELAY      11.470        11.620  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : OLED12864_inst/cnt_delay_Z[2].ff_inst/Q
Path End         : OLED12864_inst/state_Z[6].ff_inst/D
Source Clock     : raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Destination Clock: raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Logic Level      : 19
Delay Ratio      : 65.9% (route), 34.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -0.435 ns  (Failed)

  Destination Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#2)    20.833
+ Master Clock Source Latency                                                                      0.000
- Destination Clock Uncertainty                                                                    0.000
+ Destination Clock Path Delay                                                                    11.620
- Setup Time                                                                                       0.199
----------------------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                                   32.254

  Source Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)    0.000
+ Master Clock Source Latency                                                                0.000
+ Source Clock Path Delay                                                                   11.620
+ Data Path Delay                                                                           21.070
-----------------------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                              32.690

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO_35          CLOCK LATENCY   0.000         0.000  1       
iclk_c                                                    NET DELAY       0.000         0.000  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  307     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  307     
wpll_sys_clk                                              NET DELAY      11.470        11.620  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{OLED12864_inst/cnt_delay_Z[3].ff_inst/CK   OLED12864_inst/cnt_delay_Z[2].ff_inst/CK}->OLED12864_inst/cnt_delay_Z[2].ff_inst/Q
                                          SLICE_R14C5C    CLK_TO_Q1_DELAY      1.391        13.011  2       
OLED12864_inst/cnt_delay[2]                               NET DELAY            2.358        15.369  1       
OLED12864_inst/cnt_delay_sbtinv[2]/D->OLED12864_inst/cnt_delay_sbtinv[2]/Z
                                          SLICE_R17C5B    D0_TO_F0_DELAY       0.450        15.819  1       
OLED12864_inst/cnt_delay_i[2]                             NET DELAY            2.490        18.309  1       
OLED12864_inst/un1_cnt_delay_cry_1_0.fa22_inst/B1->OLED12864_inst/un1_cnt_delay_cry_1_0.fa22_inst/CO1
                                          SLICE_R16C5B    B1_TO_COUT1_DELAY    0.358        18.667  2       
OLED12864_inst/un1_cnt_delay_cry_2                        NET DELAY            0.000        18.667  1       
OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CO0
                                          SLICE_R16C5C    CIN0_TO_COUT0_DELAY  0.278        18.945  2       
OLED12864_inst/un1_cnt_delay_cry_3_0.CO0                  NET DELAY            0.000        18.945  1       
OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CO1
                                          SLICE_R16C5C    CIN1_TO_COUT1_DELAY  0.278        19.223  2       
OLED12864_inst/un1_cnt_delay_cry_4                        NET DELAY            0.000        19.223  1       
OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CO0
                                          SLICE_R16C5D    CIN0_TO_COUT0_DELAY  0.278        19.501  2       
OLED12864_inst/un1_cnt_delay_cry_5_0.CO0                  NET DELAY            0.000        19.501  1       
OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CO1
                                          SLICE_R16C5D    CIN1_TO_COUT1_DELAY  0.278        19.779  2       
OLED12864_inst/un1_cnt_delay_cry_6                        NET DELAY            0.556        20.335  1       
OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CO0
                                          SLICE_R16C6A    CIN0_TO_COUT0_DELAY  0.278        20.613  2       
OLED12864_inst/un1_cnt_delay_cry_7_0.CO0                  NET DELAY            0.000        20.613  1       
OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CO1
                                          SLICE_R16C6A    CIN1_TO_COUT1_DELAY  0.278        20.891  2       
OLED12864_inst/un1_cnt_delay_cry_8                        NET DELAY            0.000        20.891  1       
OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CO0
                                          SLICE_R16C6B    CIN0_TO_COUT0_DELAY  0.278        21.169  2       
OLED12864_inst/un1_cnt_delay_cry_9_0.CO0                  NET DELAY            0.000        21.169  1       
OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CO1
                                          SLICE_R16C6B    CIN1_TO_COUT1_DELAY  0.278        21.447  2       
OLED12864_inst/un1_cnt_delay_cry_10                       NET DELAY            0.000        21.447  1       
OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CO0
                                          SLICE_R16C6C    CIN0_TO_COUT0_DELAY  0.278        21.725  2       
OLED12864_inst/un1_cnt_delay_cry_11_0.CO0
                                                          NET DELAY            0.000        21.725  1       
OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CO1
                                          SLICE_R16C6C    CIN1_TO_COUT1_DELAY  0.278        22.003  2       
OLED12864_inst/un1_cnt_delay_cry_12                       NET DELAY            0.000        22.003  1       
OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CO0
                                          SLICE_R16C6D    CIN0_TO_COUT0_DELAY  0.278        22.281  2       
OLED12864_inst/un1_cnt_delay_cry_13_0.CO0
                                                          NET DELAY            0.000        22.281  1       
OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CO1
                                          SLICE_R16C6D    CIN1_TO_COUT1_DELAY  0.278        22.559  2       
OLED12864_inst/un1_cnt_delay_cry_14                       NET DELAY            0.556        23.115  1       
OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/CO0
                                          SLICE_R16C7A    CIN0_TO_COUT0_DELAY  0.278        23.393  2       
OLED12864_inst/un1_cnt_delay_cry_15_0.CO0
                                                          NET DELAY            0.662        24.055  1       
OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/D1->OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/S1
                                          SLICE_R16C7A    D1_TO_F1_DELAY       0.450        24.505  20      
OLED12864_inst/un1_cnt_delay_cry_15                       NET DELAY            4.225        28.730  1       
OLED12864_inst/state_back_RNI7I6E1[0]/D->OLED12864_inst/state_back_RNI7I6E1[0]/Z
                                          SLICE_R16C18D   D1_TO_F1_DELAY       0.450        29.180  4       
OLED12864_inst/N_674_1                                    NET DELAY            3.033        32.213  1       
OLED12864_inst/state_RNO[6]/C->OLED12864_inst/state_RNO[6]/Z
                                          SLICE_R15C21B   C1_TO_F1_DELAY       0.477        32.690  1       
OLED12864_inst/state_ns_0_i[6]                            NET DELAY            0.000        32.690  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO_35          CLOCK LATENCY   0.000         0.000  1       
iclk_c                                                    NET DELAY       0.000         0.000  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  307     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  307     
wpll_sys_clk                                              NET DELAY      11.470        11.620  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : OLED12864_inst/cnt_delay_Z[2].ff_inst/Q
Path End         : OLED12864_inst/state_Z[2].ff_inst/D
Source Clock     : raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Destination Clock: raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Logic Level      : 19
Delay Ratio      : 65.0% (route), 35.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 0.094 ns  (Passed)

  Destination Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#2)    20.833
+ Master Clock Source Latency                                                                      0.000
- Destination Clock Uncertainty                                                                    0.000
+ Destination Clock Path Delay                                                                    11.620
- Setup Time                                                                                       0.199
----------------------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                                   32.254

  Source Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)    0.000
+ Master Clock Source Latency                                                                0.000
+ Source Clock Path Delay                                                                   11.620
+ Data Path Delay                                                                           20.540
-----------------------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                              32.160

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO_35          CLOCK LATENCY   0.000         0.000  1       
iclk_c                                                    NET DELAY       0.000         0.000  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  307     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  307     
wpll_sys_clk                                              NET DELAY      11.470        11.620  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{OLED12864_inst/cnt_delay_Z[3].ff_inst/CK   OLED12864_inst/cnt_delay_Z[2].ff_inst/CK}->OLED12864_inst/cnt_delay_Z[2].ff_inst/Q
                                          SLICE_R14C5C    CLK_TO_Q1_DELAY      1.391        13.011  2       
OLED12864_inst/cnt_delay[2]                               NET DELAY            2.358        15.369  1       
OLED12864_inst/cnt_delay_sbtinv[2]/D->OLED12864_inst/cnt_delay_sbtinv[2]/Z
                                          SLICE_R17C5B    D0_TO_F0_DELAY       0.450        15.819  1       
OLED12864_inst/cnt_delay_i[2]                             NET DELAY            2.490        18.309  1       
OLED12864_inst/un1_cnt_delay_cry_1_0.fa22_inst/B1->OLED12864_inst/un1_cnt_delay_cry_1_0.fa22_inst/CO1
                                          SLICE_R16C5B    B1_TO_COUT1_DELAY    0.358        18.667  2       
OLED12864_inst/un1_cnt_delay_cry_2                        NET DELAY            0.000        18.667  1       
OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CO0
                                          SLICE_R16C5C    CIN0_TO_COUT0_DELAY  0.278        18.945  2       
OLED12864_inst/un1_cnt_delay_cry_3_0.CO0                  NET DELAY            0.000        18.945  1       
OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CO1
                                          SLICE_R16C5C    CIN1_TO_COUT1_DELAY  0.278        19.223  2       
OLED12864_inst/un1_cnt_delay_cry_4                        NET DELAY            0.000        19.223  1       
OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CO0
                                          SLICE_R16C5D    CIN0_TO_COUT0_DELAY  0.278        19.501  2       
OLED12864_inst/un1_cnt_delay_cry_5_0.CO0                  NET DELAY            0.000        19.501  1       
OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CO1
                                          SLICE_R16C5D    CIN1_TO_COUT1_DELAY  0.278        19.779  2       
OLED12864_inst/un1_cnt_delay_cry_6                        NET DELAY            0.556        20.335  1       
OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CO0
                                          SLICE_R16C6A    CIN0_TO_COUT0_DELAY  0.278        20.613  2       
OLED12864_inst/un1_cnt_delay_cry_7_0.CO0                  NET DELAY            0.000        20.613  1       
OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CO1
                                          SLICE_R16C6A    CIN1_TO_COUT1_DELAY  0.278        20.891  2       
OLED12864_inst/un1_cnt_delay_cry_8                        NET DELAY            0.000        20.891  1       
OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CO0
                                          SLICE_R16C6B    CIN0_TO_COUT0_DELAY  0.278        21.169  2       
OLED12864_inst/un1_cnt_delay_cry_9_0.CO0                  NET DELAY            0.000        21.169  1       
OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CO1
                                          SLICE_R16C6B    CIN1_TO_COUT1_DELAY  0.278        21.447  2       
OLED12864_inst/un1_cnt_delay_cry_10                       NET DELAY            0.000        21.447  1       
OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CO0
                                          SLICE_R16C6C    CIN0_TO_COUT0_DELAY  0.278        21.725  2       
OLED12864_inst/un1_cnt_delay_cry_11_0.CO0
                                                          NET DELAY            0.000        21.725  1       
OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CO1
                                          SLICE_R16C6C    CIN1_TO_COUT1_DELAY  0.278        22.003  2       
OLED12864_inst/un1_cnt_delay_cry_12                       NET DELAY            0.000        22.003  1       
OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CO0
                                          SLICE_R16C6D    CIN0_TO_COUT0_DELAY  0.278        22.281  2       
OLED12864_inst/un1_cnt_delay_cry_13_0.CO0
                                                          NET DELAY            0.000        22.281  1       
OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CO1
                                          SLICE_R16C6D    CIN1_TO_COUT1_DELAY  0.278        22.559  2       
OLED12864_inst/un1_cnt_delay_cry_14                       NET DELAY            0.556        23.115  1       
OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/CO0
                                          SLICE_R16C7A    CIN0_TO_COUT0_DELAY  0.278        23.393  2       
OLED12864_inst/un1_cnt_delay_cry_15_0.CO0
                                                          NET DELAY            0.662        24.055  1       
OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/D1->OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/S1
                                          SLICE_R16C7A    D1_TO_F1_DELAY       0.450        24.505  20      
OLED12864_inst/un1_cnt_delay_cry_15                       NET DELAY            4.556        29.061  1       
OLED12864_inst/state_back_RNIDO6E1[0]/D->OLED12864_inst/state_back_RNIDO6E1[0]/Z
                                          SLICE_R15C18A   D1_TO_F1_DELAY       0.450        29.511  2       
OLED12864_inst/N_670_1                                    NET DELAY            2.172        31.683  1       
OLED12864_inst/state_RNO[2]/D->OLED12864_inst/state_RNO[2]/Z
                                          SLICE_R16C18B   D1_TO_F1_DELAY       0.477        32.160  1       
OLED12864_inst/state_ns_0_i[2]                            NET DELAY            0.000        32.160  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO_35          CLOCK LATENCY   0.000         0.000  1       
iclk_c                                                    NET DELAY       0.000         0.000  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  307     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  307     
wpll_sys_clk                                              NET DELAY      11.470        11.620  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : OLED12864_inst/cnt_delay_Z[2].ff_inst/Q
Path End         : OLED12864_inst/state_Z[0].ff_inst/D
Source Clock     : raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Destination Clock: raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Logic Level      : 19
Delay Ratio      : 65.0% (route), 35.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 0.094 ns  (Passed)

  Destination Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#2)    20.833
+ Master Clock Source Latency                                                                      0.000
- Destination Clock Uncertainty                                                                    0.000
+ Destination Clock Path Delay                                                                    11.620
- Setup Time                                                                                       0.199
----------------------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                                   32.254

  Source Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)    0.000
+ Master Clock Source Latency                                                                0.000
+ Source Clock Path Delay                                                                   11.620
+ Data Path Delay                                                                           20.540
-----------------------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                              32.160

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO_35          CLOCK LATENCY   0.000         0.000  1       
iclk_c                                                    NET DELAY       0.000         0.000  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  307     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  307     
wpll_sys_clk                                              NET DELAY      11.470        11.620  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{OLED12864_inst/cnt_delay_Z[3].ff_inst/CK   OLED12864_inst/cnt_delay_Z[2].ff_inst/CK}->OLED12864_inst/cnt_delay_Z[2].ff_inst/Q
                                          SLICE_R14C5C    CLK_TO_Q1_DELAY      1.391        13.011  2       
OLED12864_inst/cnt_delay[2]                               NET DELAY            2.358        15.369  1       
OLED12864_inst/cnt_delay_sbtinv[2]/D->OLED12864_inst/cnt_delay_sbtinv[2]/Z
                                          SLICE_R17C5B    D0_TO_F0_DELAY       0.450        15.819  1       
OLED12864_inst/cnt_delay_i[2]                             NET DELAY            2.490        18.309  1       
OLED12864_inst/un1_cnt_delay_cry_1_0.fa22_inst/B1->OLED12864_inst/un1_cnt_delay_cry_1_0.fa22_inst/CO1
                                          SLICE_R16C5B    B1_TO_COUT1_DELAY    0.358        18.667  2       
OLED12864_inst/un1_cnt_delay_cry_2                        NET DELAY            0.000        18.667  1       
OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CO0
                                          SLICE_R16C5C    CIN0_TO_COUT0_DELAY  0.278        18.945  2       
OLED12864_inst/un1_cnt_delay_cry_3_0.CO0                  NET DELAY            0.000        18.945  1       
OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CO1
                                          SLICE_R16C5C    CIN1_TO_COUT1_DELAY  0.278        19.223  2       
OLED12864_inst/un1_cnt_delay_cry_4                        NET DELAY            0.000        19.223  1       
OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CO0
                                          SLICE_R16C5D    CIN0_TO_COUT0_DELAY  0.278        19.501  2       
OLED12864_inst/un1_cnt_delay_cry_5_0.CO0                  NET DELAY            0.000        19.501  1       
OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CO1
                                          SLICE_R16C5D    CIN1_TO_COUT1_DELAY  0.278        19.779  2       
OLED12864_inst/un1_cnt_delay_cry_6                        NET DELAY            0.556        20.335  1       
OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CO0
                                          SLICE_R16C6A    CIN0_TO_COUT0_DELAY  0.278        20.613  2       
OLED12864_inst/un1_cnt_delay_cry_7_0.CO0                  NET DELAY            0.000        20.613  1       
OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CO1
                                          SLICE_R16C6A    CIN1_TO_COUT1_DELAY  0.278        20.891  2       
OLED12864_inst/un1_cnt_delay_cry_8                        NET DELAY            0.000        20.891  1       
OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CO0
                                          SLICE_R16C6B    CIN0_TO_COUT0_DELAY  0.278        21.169  2       
OLED12864_inst/un1_cnt_delay_cry_9_0.CO0                  NET DELAY            0.000        21.169  1       
OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CO1
                                          SLICE_R16C6B    CIN1_TO_COUT1_DELAY  0.278        21.447  2       
OLED12864_inst/un1_cnt_delay_cry_10                       NET DELAY            0.000        21.447  1       
OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CO0
                                          SLICE_R16C6C    CIN0_TO_COUT0_DELAY  0.278        21.725  2       
OLED12864_inst/un1_cnt_delay_cry_11_0.CO0
                                                          NET DELAY            0.000        21.725  1       
OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CO1
                                          SLICE_R16C6C    CIN1_TO_COUT1_DELAY  0.278        22.003  2       
OLED12864_inst/un1_cnt_delay_cry_12                       NET DELAY            0.000        22.003  1       
OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CO0
                                          SLICE_R16C6D    CIN0_TO_COUT0_DELAY  0.278        22.281  2       
OLED12864_inst/un1_cnt_delay_cry_13_0.CO0
                                                          NET DELAY            0.000        22.281  1       
OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CO1
                                          SLICE_R16C6D    CIN1_TO_COUT1_DELAY  0.278        22.559  2       
OLED12864_inst/un1_cnt_delay_cry_14                       NET DELAY            0.556        23.115  1       
OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/CO0
                                          SLICE_R16C7A    CIN0_TO_COUT0_DELAY  0.278        23.393  2       
OLED12864_inst/un1_cnt_delay_cry_15_0.CO0
                                                          NET DELAY            0.662        24.055  1       
OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/D1->OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/S1
                                          SLICE_R16C7A    D1_TO_F1_DELAY       0.450        24.505  20      
OLED12864_inst/un1_cnt_delay_cry_15                       NET DELAY            4.556        29.061  1       
OLED12864_inst/state_RNO_2[0]/D->OLED12864_inst/state_RNO_2[0]/Z
                                          SLICE_R15C18C   D0_TO_F0_DELAY       0.450        29.511  1       
OLED12864_inst/N_666                                      NET DELAY            2.172        31.683  1       
OLED12864_inst/state_RNO[0]/D->OLED12864_inst/state_RNO[0]/Z
                                          SLICE_R14C19B   D1_TO_F1_DELAY       0.477        32.160  1       
OLED12864_inst/state_ns_0_i[0]                            NET DELAY            0.000        32.160  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO_35          CLOCK LATENCY   0.000         0.000  1       
iclk_c                                                    NET DELAY       0.000         0.000  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  307     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  307     
wpll_sys_clk                                              NET DELAY      11.470        11.620  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : OLED12864_inst/cnt_delay_Z[2].ff_inst/Q
Path End         : OLED12864_inst/state_Z[3].ff_inst/D
Source Clock     : raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Destination Clock: raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Logic Level      : 19
Delay Ratio      : 64.4% (route), 35.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 0.425 ns  (Passed)

  Destination Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#2)    20.833
+ Master Clock Source Latency                                                                      0.000
- Destination Clock Uncertainty                                                                    0.000
+ Destination Clock Path Delay                                                                    11.620
- Setup Time                                                                                       0.199
----------------------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                                   32.254

  Source Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)    0.000
+ Master Clock Source Latency                                                                0.000
+ Source Clock Path Delay                                                                   11.620
+ Data Path Delay                                                                           20.209
-----------------------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                              31.829

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO_35          CLOCK LATENCY   0.000         0.000  1       
iclk_c                                                    NET DELAY       0.000         0.000  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  307     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  307     
wpll_sys_clk                                              NET DELAY      11.470        11.620  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{OLED12864_inst/cnt_delay_Z[3].ff_inst/CK   OLED12864_inst/cnt_delay_Z[2].ff_inst/CK}->OLED12864_inst/cnt_delay_Z[2].ff_inst/Q
                                          SLICE_R14C5C    CLK_TO_Q1_DELAY      1.391        13.011  2       
OLED12864_inst/cnt_delay[2]                               NET DELAY            2.358        15.369  1       
OLED12864_inst/cnt_delay_sbtinv[2]/D->OLED12864_inst/cnt_delay_sbtinv[2]/Z
                                          SLICE_R17C5B    D0_TO_F0_DELAY       0.450        15.819  1       
OLED12864_inst/cnt_delay_i[2]                             NET DELAY            2.490        18.309  1       
OLED12864_inst/un1_cnt_delay_cry_1_0.fa22_inst/B1->OLED12864_inst/un1_cnt_delay_cry_1_0.fa22_inst/CO1
                                          SLICE_R16C5B    B1_TO_COUT1_DELAY    0.358        18.667  2       
OLED12864_inst/un1_cnt_delay_cry_2                        NET DELAY            0.000        18.667  1       
OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CO0
                                          SLICE_R16C5C    CIN0_TO_COUT0_DELAY  0.278        18.945  2       
OLED12864_inst/un1_cnt_delay_cry_3_0.CO0                  NET DELAY            0.000        18.945  1       
OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CO1
                                          SLICE_R16C5C    CIN1_TO_COUT1_DELAY  0.278        19.223  2       
OLED12864_inst/un1_cnt_delay_cry_4                        NET DELAY            0.000        19.223  1       
OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CO0
                                          SLICE_R16C5D    CIN0_TO_COUT0_DELAY  0.278        19.501  2       
OLED12864_inst/un1_cnt_delay_cry_5_0.CO0                  NET DELAY            0.000        19.501  1       
OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CO1
                                          SLICE_R16C5D    CIN1_TO_COUT1_DELAY  0.278        19.779  2       
OLED12864_inst/un1_cnt_delay_cry_6                        NET DELAY            0.556        20.335  1       
OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CO0
                                          SLICE_R16C6A    CIN0_TO_COUT0_DELAY  0.278        20.613  2       
OLED12864_inst/un1_cnt_delay_cry_7_0.CO0                  NET DELAY            0.000        20.613  1       
OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CO1
                                          SLICE_R16C6A    CIN1_TO_COUT1_DELAY  0.278        20.891  2       
OLED12864_inst/un1_cnt_delay_cry_8                        NET DELAY            0.000        20.891  1       
OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CO0
                                          SLICE_R16C6B    CIN0_TO_COUT0_DELAY  0.278        21.169  2       
OLED12864_inst/un1_cnt_delay_cry_9_0.CO0                  NET DELAY            0.000        21.169  1       
OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CO1
                                          SLICE_R16C6B    CIN1_TO_COUT1_DELAY  0.278        21.447  2       
OLED12864_inst/un1_cnt_delay_cry_10                       NET DELAY            0.000        21.447  1       
OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CO0
                                          SLICE_R16C6C    CIN0_TO_COUT0_DELAY  0.278        21.725  2       
OLED12864_inst/un1_cnt_delay_cry_11_0.CO0
                                                          NET DELAY            0.000        21.725  1       
OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CO1
                                          SLICE_R16C6C    CIN1_TO_COUT1_DELAY  0.278        22.003  2       
OLED12864_inst/un1_cnt_delay_cry_12                       NET DELAY            0.000        22.003  1       
OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CO0
                                          SLICE_R16C6D    CIN0_TO_COUT0_DELAY  0.278        22.281  2       
OLED12864_inst/un1_cnt_delay_cry_13_0.CO0
                                                          NET DELAY            0.000        22.281  1       
OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CO1
                                          SLICE_R16C6D    CIN1_TO_COUT1_DELAY  0.278        22.559  2       
OLED12864_inst/un1_cnt_delay_cry_14                       NET DELAY            0.556        23.115  1       
OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/CO0
                                          SLICE_R16C7A    CIN0_TO_COUT0_DELAY  0.278        23.393  2       
OLED12864_inst/un1_cnt_delay_cry_15_0.CO0
                                                          NET DELAY            0.662        24.055  1       
OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/D1->OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/S1
                                          SLICE_R16C7A    D1_TO_F1_DELAY       0.450        24.505  20      
OLED12864_inst/un1_cnt_delay_cry_15                       NET DELAY            4.225        28.730  1       
OLED12864_inst/state_back_RNI7I6E1[0]/D->OLED12864_inst/state_back_RNI7I6E1[0]/Z
                                          SLICE_R16C18D   D1_TO_F1_DELAY       0.450        29.180  4       
OLED12864_inst/N_674_1                                    NET DELAY            2.172        31.352  1       
OLED12864_inst/state_RNO[3]/D->OLED12864_inst/state_RNO[3]/Z
                                          SLICE_R16C18B   D0_TO_F0_DELAY       0.477        31.829  1       
OLED12864_inst/state_ns_0_i[3]                            NET DELAY            0.000        31.829  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO_35          CLOCK LATENCY   0.000         0.000  1       
iclk_c                                                    NET DELAY       0.000         0.000  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  307     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  307     
wpll_sys_clk                                              NET DELAY      11.470        11.620  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : OLED12864_inst/cnt_delay_Z[2].ff_inst/Q
Path End         : OLED12864_inst/state_fast_Z[6].ff_inst/D
Source Clock     : raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Destination Clock: raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Logic Level      : 19
Delay Ratio      : 64.4% (route), 35.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 0.425 ns  (Passed)

  Destination Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#2)    20.833
+ Master Clock Source Latency                                                                      0.000
- Destination Clock Uncertainty                                                                    0.000
+ Destination Clock Path Delay                                                                    11.620
- Setup Time                                                                                       0.199
----------------------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                                   32.254

  Source Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)    0.000
+ Master Clock Source Latency                                                                0.000
+ Source Clock Path Delay                                                                   11.620
+ Data Path Delay                                                                           20.209
-----------------------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                              31.829

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO_35          CLOCK LATENCY   0.000         0.000  1       
iclk_c                                                    NET DELAY       0.000         0.000  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  307     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  307     
wpll_sys_clk                                              NET DELAY      11.470        11.620  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{OLED12864_inst/cnt_delay_Z[3].ff_inst/CK   OLED12864_inst/cnt_delay_Z[2].ff_inst/CK}->OLED12864_inst/cnt_delay_Z[2].ff_inst/Q
                                          SLICE_R14C5C    CLK_TO_Q1_DELAY      1.391        13.011  2       
OLED12864_inst/cnt_delay[2]                               NET DELAY            2.358        15.369  1       
OLED12864_inst/cnt_delay_sbtinv[2]/D->OLED12864_inst/cnt_delay_sbtinv[2]/Z
                                          SLICE_R17C5B    D0_TO_F0_DELAY       0.450        15.819  1       
OLED12864_inst/cnt_delay_i[2]                             NET DELAY            2.490        18.309  1       
OLED12864_inst/un1_cnt_delay_cry_1_0.fa22_inst/B1->OLED12864_inst/un1_cnt_delay_cry_1_0.fa22_inst/CO1
                                          SLICE_R16C5B    B1_TO_COUT1_DELAY    0.358        18.667  2       
OLED12864_inst/un1_cnt_delay_cry_2                        NET DELAY            0.000        18.667  1       
OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CO0
                                          SLICE_R16C5C    CIN0_TO_COUT0_DELAY  0.278        18.945  2       
OLED12864_inst/un1_cnt_delay_cry_3_0.CO0                  NET DELAY            0.000        18.945  1       
OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CO1
                                          SLICE_R16C5C    CIN1_TO_COUT1_DELAY  0.278        19.223  2       
OLED12864_inst/un1_cnt_delay_cry_4                        NET DELAY            0.000        19.223  1       
OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CO0
                                          SLICE_R16C5D    CIN0_TO_COUT0_DELAY  0.278        19.501  2       
OLED12864_inst/un1_cnt_delay_cry_5_0.CO0                  NET DELAY            0.000        19.501  1       
OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CO1
                                          SLICE_R16C5D    CIN1_TO_COUT1_DELAY  0.278        19.779  2       
OLED12864_inst/un1_cnt_delay_cry_6                        NET DELAY            0.556        20.335  1       
OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CO0
                                          SLICE_R16C6A    CIN0_TO_COUT0_DELAY  0.278        20.613  2       
OLED12864_inst/un1_cnt_delay_cry_7_0.CO0                  NET DELAY            0.000        20.613  1       
OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CO1
                                          SLICE_R16C6A    CIN1_TO_COUT1_DELAY  0.278        20.891  2       
OLED12864_inst/un1_cnt_delay_cry_8                        NET DELAY            0.000        20.891  1       
OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CO0
                                          SLICE_R16C6B    CIN0_TO_COUT0_DELAY  0.278        21.169  2       
OLED12864_inst/un1_cnt_delay_cry_9_0.CO0                  NET DELAY            0.000        21.169  1       
OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CO1
                                          SLICE_R16C6B    CIN1_TO_COUT1_DELAY  0.278        21.447  2       
OLED12864_inst/un1_cnt_delay_cry_10                       NET DELAY            0.000        21.447  1       
OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CO0
                                          SLICE_R16C6C    CIN0_TO_COUT0_DELAY  0.278        21.725  2       
OLED12864_inst/un1_cnt_delay_cry_11_0.CO0
                                                          NET DELAY            0.000        21.725  1       
OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CO1
                                          SLICE_R16C6C    CIN1_TO_COUT1_DELAY  0.278        22.003  2       
OLED12864_inst/un1_cnt_delay_cry_12                       NET DELAY            0.000        22.003  1       
OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CO0
                                          SLICE_R16C6D    CIN0_TO_COUT0_DELAY  0.278        22.281  2       
OLED12864_inst/un1_cnt_delay_cry_13_0.CO0
                                                          NET DELAY            0.000        22.281  1       
OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CO1
                                          SLICE_R16C6D    CIN1_TO_COUT1_DELAY  0.278        22.559  2       
OLED12864_inst/un1_cnt_delay_cry_14                       NET DELAY            0.556        23.115  1       
OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/CO0
                                          SLICE_R16C7A    CIN0_TO_COUT0_DELAY  0.278        23.393  2       
OLED12864_inst/un1_cnt_delay_cry_15_0.CO0
                                                          NET DELAY            0.662        24.055  1       
OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/D1->OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/S1
                                          SLICE_R16C7A    D1_TO_F1_DELAY       0.450        24.505  20      
OLED12864_inst/un1_cnt_delay_cry_15                       NET DELAY            4.225        28.730  1       
OLED12864_inst/state_back_RNI7I6E1[0]/D->OLED12864_inst/state_back_RNI7I6E1[0]/Z
                                          SLICE_R16C18D   D1_TO_F1_DELAY       0.450        29.180  4       
OLED12864_inst/N_674_1                                    NET DELAY            2.172        31.352  1       
OLED12864_inst/state_fast_RNO[6]/D->OLED12864_inst/state_fast_RNO[6]/Z
                                          SLICE_R15C18D   D1_TO_F1_DELAY       0.477        31.829  1       
OLED12864_inst/state_ns_0_i_fast[6]                       NET DELAY            0.000        31.829  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO_35          CLOCK LATENCY   0.000         0.000  1       
iclk_c                                                    NET DELAY       0.000         0.000  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  307     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  307     
wpll_sys_clk                                              NET DELAY      11.470        11.620  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedReport"></A><B><U><big>4.2  Hold Detailed Report</big></U></B>
<A name="Timing_rpt_HoldDetailedConstraint_1"></A><A href=#Timing_rpt_HoldSummaryConstraint_1>4.2.1  Hold path details for constraint: create_clock -name {raw_DDS_inst/pll_sys_inst/lscc_pll_inst/iclk_c} -period 83.3333333333333 [get_nets iclk_c]</A>
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedConstraint_2"></A><A href=#Timing_rpt_HoldSummaryConstraint_2>4.2.2  Hold path details for constraint: create_generated_clock -name {raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE} -source [get_pins {raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 4 [get_pins {raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] </A>
----------------------------------------------------------------------
661 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : OLED12864_inst/oled_rst_Z.ff_inst/Q
Path End         : OLED12864_inst/oled_rst_Z.ff_inst/D
Source Clock     : raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Destination Clock: raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)     0.000
+ Master Clock Source Latency                                                                      0.000
+ Destination Clock Uncertainty                                                                    0.000
+ Destination Clock Path Delay                                                                    11.620
+ Hold Time                                                                                       -0.000
----------------------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                                   11.620

  Source Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)    0.000
+ Master Clock Source Latency                                                                0.000
+ Source Clock Path Delay                                                                   11.620
+ Data Path Delay                                                                            3.112
-----------------------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                              14.732

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO_35          CLOCK LATENCY   0.000         0.000  1       
iclk_c                                                    NET DELAY       0.000         0.000  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  307     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  307     
wpll_sys_clk                                              NET DELAY      11.470        11.620  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
OLED12864_inst/oled_rst_Z.ff_inst/CK->OLED12864_inst/oled_rst_Z.ff_inst/Q
                                          SLICE_R16C17D   CLK_TO_Q1_DELAY  1.391        13.011  2       
oled_rst_c                                                NET DELAY        1.271        14.282  1       
OLED12864_inst/oled_rst_RNO/D->OLED12864_inst/oled_rst_RNO/Z
                                          SLICE_R16C17D   D1_TO_F1_DELAY   0.450        14.732  1       
OLED12864_inst/oled_rst                                   NET DELAY        0.000        14.732  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO_35          CLOCK LATENCY   0.000         0.000  1       
iclk_c                                                    NET DELAY       0.000         0.000  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  307     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  307     
wpll_sys_clk                                              NET DELAY      11.470        11.620  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : OLED12864_inst/bcd_8421_vpp/data_shift_Z[19].ff_inst/Q
Path End         : OLED12864_inst/bcd_8421_vpp/data_shift_Z[20].ff_inst/D
Source Clock     : raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Destination Clock: raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)     0.000
+ Master Clock Source Latency                                                                      0.000
+ Destination Clock Uncertainty                                                                    0.000
+ Destination Clock Path Delay                                                                    11.620
+ Hold Time                                                                                       -0.000
----------------------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                                   11.620

  Source Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)    0.000
+ Master Clock Source Latency                                                                0.000
+ Source Clock Path Delay                                                                   11.620
+ Data Path Delay                                                                            3.112
-----------------------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                              14.732

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO_35          CLOCK LATENCY   0.000         0.000  1       
iclk_c                                                    NET DELAY       0.000         0.000  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  307     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  307     
wpll_sys_clk                                              NET DELAY      11.470        11.620  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{OLED12864_inst/bcd_8421_vpp/data_shift_Z[19].ff_inst/CK   OLED12864_inst/bcd_8421_vpp/data_shift_Z[18].ff_inst/CK}->OLED12864_inst/bcd_8421_vpp/data_shift_Z[19].ff_inst/Q
                                          SLICE_R10C19C   CLK_TO_Q0_DELAY  1.391        13.011  2       
OLED12864_inst/bcd_8421_vpp/data_shift[19]
                                                          NET DELAY        1.271        14.282  1       
OLED12864_inst/bcd_8421_vpp/data_shift_RNO[20]/D->OLED12864_inst/bcd_8421_vpp/data_shift_RNO[20]/Z
                                          SLICE_R11C19D   D1_TO_F1_DELAY   0.450        14.732  1       
OLED12864_inst/bcd_8421_vpp/data_shift_10[20]
                                                          NET DELAY        0.000        14.732  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO_35          CLOCK LATENCY   0.000         0.000  1       
iclk_c                                                    NET DELAY       0.000         0.000  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  307     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  307     
wpll_sys_clk                                              NET DELAY      11.470        11.620  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : OLED12864_inst/bcd_8421_vpp/data_shift_Z[19].ff_inst/Q
Path End         : OLED12864_inst/bcd_8421_vpp/data_shift_Z[19].ff_inst/D
Source Clock     : raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Destination Clock: raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)     0.000
+ Master Clock Source Latency                                                                      0.000
+ Destination Clock Uncertainty                                                                    0.000
+ Destination Clock Path Delay                                                                    11.620
+ Hold Time                                                                                       -0.000
----------------------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                                   11.620

  Source Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)    0.000
+ Master Clock Source Latency                                                                0.000
+ Source Clock Path Delay                                                                   11.620
+ Data Path Delay                                                                            3.112
-----------------------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                              14.732

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO_35          CLOCK LATENCY   0.000         0.000  1       
iclk_c                                                    NET DELAY       0.000         0.000  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  307     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  307     
wpll_sys_clk                                              NET DELAY      11.470        11.620  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{OLED12864_inst/bcd_8421_vpp/data_shift_Z[19].ff_inst/CK   OLED12864_inst/bcd_8421_vpp/data_shift_Z[18].ff_inst/CK}->OLED12864_inst/bcd_8421_vpp/data_shift_Z[19].ff_inst/Q
                                          SLICE_R10C19C   CLK_TO_Q0_DELAY  1.391        13.011  2       
OLED12864_inst/bcd_8421_vpp/data_shift[19]
                                                          NET DELAY        1.271        14.282  1       
OLED12864_inst/bcd_8421_vpp/data_shift_RNO[19]/D->OLED12864_inst/bcd_8421_vpp/data_shift_RNO[19]/Z
                                          SLICE_R10C19C   D0_TO_F0_DELAY   0.450        14.732  1       
OLED12864_inst/bcd_8421_vpp/data_shift_10[19]
                                                          NET DELAY        0.000        14.732  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO_35          CLOCK LATENCY   0.000         0.000  1       
iclk_c                                                    NET DELAY       0.000         0.000  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  307     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  307     
wpll_sys_clk                                              NET DELAY      11.470        11.620  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : OLED12864_inst/bcd_8421_vpp/data_shift_Z[12].ff_inst/Q
Path End         : OLED12864_inst/bcd_8421_vpp/data_shift_Z[12].ff_inst/D
Source Clock     : raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Destination Clock: raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)     0.000
+ Master Clock Source Latency                                                                      0.000
+ Destination Clock Uncertainty                                                                    0.000
+ Destination Clock Path Delay                                                                    11.620
+ Hold Time                                                                                       -0.000
----------------------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                                   11.620

  Source Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)    0.000
+ Master Clock Source Latency                                                                0.000
+ Source Clock Path Delay                                                                   11.620
+ Data Path Delay                                                                            3.112
-----------------------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                              14.732

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO_35          CLOCK LATENCY   0.000         0.000  1       
iclk_c                                                    NET DELAY       0.000         0.000  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  307     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  307     
wpll_sys_clk                                              NET DELAY      11.470        11.620  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{OLED12864_inst/bcd_8421_vpp/data_shift_Z[13].ff_inst/CK   OLED12864_inst/bcd_8421_vpp/data_shift_Z[12].ff_inst/CK}->OLED12864_inst/bcd_8421_vpp/data_shift_Z[12].ff_inst/Q
                                          SLICE_R6C27B    CLK_TO_Q1_DELAY  1.391        13.011  2       
OLED12864_inst/bcd_8421_vpp/data_shift[12]
                                                          NET DELAY        1.271        14.282  1       
OLED12864_inst/bcd_8421_vpp/data_shift_RNO[12]/D->OLED12864_inst/bcd_8421_vpp/data_shift_RNO[12]/Z
                                          SLICE_R6C27B    D1_TO_F1_DELAY   0.450        14.732  1       
OLED12864_inst/bcd_8421_vpp/data_shift_10[12]
                                                          NET DELAY        0.000        14.732  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO_35          CLOCK LATENCY   0.000         0.000  1       
iclk_c                                                    NET DELAY       0.000         0.000  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  307     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  307     
wpll_sys_clk                                              NET DELAY      11.470        11.620  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : OLED12864_inst/bcd_8421_vpp/data_shift_Z[14].ff_inst/Q
Path End         : OLED12864_inst/bcd_8421_vpp/data_shift_Z[14].ff_inst/D
Source Clock     : raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Destination Clock: raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)     0.000
+ Master Clock Source Latency                                                                      0.000
+ Destination Clock Uncertainty                                                                    0.000
+ Destination Clock Path Delay                                                                    11.620
+ Hold Time                                                                                       -0.000
----------------------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                                   11.620

  Source Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)    0.000
+ Master Clock Source Latency                                                                0.000
+ Source Clock Path Delay                                                                   11.620
+ Data Path Delay                                                                            3.112
-----------------------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                              14.732

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO_35          CLOCK LATENCY   0.000         0.000  1       
iclk_c                                                    NET DELAY       0.000         0.000  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  307     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  307     
wpll_sys_clk                                              NET DELAY      11.470        11.620  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{OLED12864_inst/bcd_8421_vpp/data_shift_Z[15].ff_inst/CK   OLED12864_inst/bcd_8421_vpp/data_shift_Z[14].ff_inst/CK}->OLED12864_inst/bcd_8421_vpp/data_shift_Z[14].ff_inst/Q
                                          SLICE_R8C23D    CLK_TO_Q1_DELAY  1.391        13.011  2       
OLED12864_inst/bcd_8421_vpp/data_shift[14]
                                                          NET DELAY        1.271        14.282  1       
OLED12864_inst/bcd_8421_vpp/data_shift_RNO[14]/D->OLED12864_inst/bcd_8421_vpp/data_shift_RNO[14]/Z
                                          SLICE_R8C23D    D1_TO_F1_DELAY   0.450        14.732  1       
OLED12864_inst/bcd_8421_vpp/data_shift_10[14]
                                                          NET DELAY        0.000        14.732  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO_35          CLOCK LATENCY   0.000         0.000  1       
iclk_c                                                    NET DELAY       0.000         0.000  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  307     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  307     
wpll_sys_clk                                              NET DELAY      11.470        11.620  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : OLED12864_inst/bcd_8421_vpp/data_shift_Z[16].ff_inst/Q
Path End         : OLED12864_inst/bcd_8421_vpp/data_shift_Z[17].ff_inst/D
Source Clock     : raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Destination Clock: raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)     0.000
+ Master Clock Source Latency                                                                      0.000
+ Destination Clock Uncertainty                                                                    0.000
+ Destination Clock Path Delay                                                                    11.620
+ Hold Time                                                                                       -0.000
----------------------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                                   11.620

  Source Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)    0.000
+ Master Clock Source Latency                                                                0.000
+ Source Clock Path Delay                                                                   11.620
+ Data Path Delay                                                                            3.112
-----------------------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                              14.732

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO_35          CLOCK LATENCY   0.000         0.000  1       
iclk_c                                                    NET DELAY       0.000         0.000  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  307     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  307     
wpll_sys_clk                                              NET DELAY      11.470        11.620  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{OLED12864_inst/bcd_8421_vpp/data_shift_Z[17].ff_inst/CK   OLED12864_inst/bcd_8421_vpp/data_shift_Z[16].ff_inst/CK}->OLED12864_inst/bcd_8421_vpp/data_shift_Z[16].ff_inst/Q
                                          SLICE_R9C22B    CLK_TO_Q1_DELAY  1.391        13.011  2       
OLED12864_inst/bcd_8421_vpp/data_shift[16]
                                                          NET DELAY        1.271        14.282  1       
OLED12864_inst/bcd_8421_vpp/data_shift_RNO[17]/D->OLED12864_inst/bcd_8421_vpp/data_shift_RNO[17]/Z
                                          SLICE_R9C22B    D0_TO_F0_DELAY   0.450        14.732  1       
OLED12864_inst/bcd_8421_vpp/data_shift_10[17]
                                                          NET DELAY        0.000        14.732  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO_35          CLOCK LATENCY   0.000         0.000  1       
iclk_c                                                    NET DELAY       0.000         0.000  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  307     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  307     
wpll_sys_clk                                              NET DELAY      11.470        11.620  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : raw_DDS_inst/pwm_adc_inst/pwm_adder_Z[5].ff_inst/Q
Path End         : raw_DDS_inst/pwm_adc_inst/pwm_adder_overflow_Z.ff_inst/D
Source Clock     : raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Destination Clock: raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)     0.000
+ Master Clock Source Latency                                                                      0.000
+ Destination Clock Uncertainty                                                                    0.000
+ Destination Clock Path Delay                                                                    11.620
+ Hold Time                                                                                       -0.000
----------------------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                                   11.620

  Source Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)    0.000
+ Master Clock Source Latency                                                                0.000
+ Source Clock Path Delay                                                                   11.620
+ Data Path Delay                                                                            3.112
-----------------------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                              14.732

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO_35          CLOCK LATENCY   0.000         0.000  1       
iclk_c                                                    NET DELAY       0.000         0.000  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  307     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  307     
wpll_sys_clk                                              NET DELAY      11.470        11.620  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{raw_DDS_inst/pwm_adc_inst/pwm_adder_Z[5].ff_inst/CK   raw_DDS_inst/pwm_adc_inst/pwm_adder_Z[6].ff_inst/CK}->raw_DDS_inst/pwm_adc_inst/pwm_adder_Z[5].ff_inst/Q
                                          SLICE_R10C8D    CLK_TO_Q0_DELAY  1.391        13.011  3       
raw_DDS_inst/pwm_adc_inst/pwm_adder[5]                    NET DELAY        1.271        14.282  1       
raw_DDS_inst/pwm_adc_inst/pwm_adder_overflow_RNO/D->raw_DDS_inst/pwm_adc_inst/pwm_adder_overflow_RNO/Z
                                          SLICE_R9C9D     D1_TO_F1_DELAY   0.450        14.732  1       
raw_DDS_inst/pwm_adc_inst/pwm_adder10                     NET DELAY        0.000        14.732  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO_35          CLOCK LATENCY   0.000         0.000  1       
iclk_c                                                    NET DELAY       0.000         0.000  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  307     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  307     
wpll_sys_clk                                              NET DELAY      11.470        11.620  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : raw_DDS_inst/user_rom8x2k_inst/state_Z[0].ff_inst/Q
Path End         : raw_DDS_inst/user_rom8x2k_inst/state_Z[0].ff_inst/D
Source Clock     : raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Destination Clock: raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)     0.000
+ Master Clock Source Latency                                                                      0.000
+ Destination Clock Uncertainty                                                                    0.000
+ Destination Clock Path Delay                                                                    11.620
+ Hold Time                                                                                       -0.000
----------------------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                                   11.620

  Source Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)    0.000
+ Master Clock Source Latency                                                                0.000
+ Source Clock Path Delay                                                                   11.620
+ Data Path Delay                                                                            3.112
-----------------------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                              14.732

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO_35          CLOCK LATENCY   0.000         0.000  1       
iclk_c                                                    NET DELAY       0.000         0.000  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  307     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  307     
wpll_sys_clk                                              NET DELAY      11.470        11.620  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
raw_DDS_inst/user_rom8x2k_inst/state_Z[0].ff_inst/CK->raw_DDS_inst/user_rom8x2k_inst/state_Z[0].ff_inst/Q
                                          SLICE_R12C12D   CLK_TO_Q1_DELAY  1.391        13.011  13      
raw_DDS_inst.user_rom8x2k_inst.state[0]                   NET DELAY        1.271        14.282  1       
raw_DDS_inst/user_rom8x2k_inst/state_RNO[0]/D->raw_DDS_inst/user_rom8x2k_inst/state_RNO[0]/Z
                                          SLICE_R12C12D   D1_TO_F1_DELAY   0.450        14.732  1       
raw_DDS_inst/user_rom8x2k_inst/NN_1                       NET DELAY        0.000        14.732  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO_35          CLOCK LATENCY   0.000         0.000  1       
iclk_c                                                    NET DELAY       0.000         0.000  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  307     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  307     
wpll_sys_clk                                              NET DELAY      11.470        11.620  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : OLED12864_inst/bcd_8421_vpp/cnt_shift_Z[4].ff_inst/Q
Path End         : OLED12864_inst/bcd_8421_vpp/cnt_shift_Z[4].ff_inst/D
Source Clock     : raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Destination Clock: raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)     0.000
+ Master Clock Source Latency                                                                      0.000
+ Destination Clock Uncertainty                                                                    0.000
+ Destination Clock Path Delay                                                                    11.620
+ Hold Time                                                                                       -0.000
----------------------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                                   11.620

  Source Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)    0.000
+ Master Clock Source Latency                                                                0.000
+ Source Clock Path Delay                                                                   11.620
+ Data Path Delay                                                                            3.112
-----------------------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                              14.732

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO_35          CLOCK LATENCY   0.000         0.000  1       
iclk_c                                                    NET DELAY       0.000         0.000  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  307     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  307     
wpll_sys_clk                                              NET DELAY      11.470        11.620  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
OLED12864_inst/bcd_8421_vpp/cnt_shift_Z[4].ff_inst/CK->OLED12864_inst/bcd_8421_vpp/cnt_shift_Z[4].ff_inst/Q
                                          SLICE_R8C19A    CLK_TO_Q1_DELAY  1.391        13.011  4       
OLED12864_inst/bcd_8421_vpp/un4lto4                       NET DELAY        1.271        14.282  1       
OLED12864_inst/bcd_8421_vpp/cnt_shift_RNO[4]/D->OLED12864_inst/bcd_8421_vpp/cnt_shift_RNO[4]/Z
                                          SLICE_R8C19A    D1_TO_F1_DELAY   0.450        14.732  1       
OLED12864_inst/bcd_8421_vpp/cnt_shift_3[4]
                                                          NET DELAY        0.000        14.732  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO_35          CLOCK LATENCY   0.000         0.000  1       
iclk_c                                                    NET DELAY       0.000         0.000  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  307     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  307     
wpll_sys_clk                                              NET DELAY      11.470        11.620  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : OLED12864_inst/bcd_8421_vpp/data_shift_Z[22].ff_inst/Q
Path End         : OLED12864_inst/bcd_8421_vpp/unit_1_Z[2].ff_inst/D
Source Clock     : raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Destination Clock: raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)     0.000
+ Master Clock Source Latency                                                                      0.000
+ Destination Clock Uncertainty                                                                    0.000
+ Destination Clock Path Delay                                                                    11.620
+ Hold Time                                                                                       -0.000
----------------------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                                   11.620

  Source Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)    0.000
+ Master Clock Source Latency                                                                0.000
+ Source Clock Path Delay                                                                   11.620
+ Data Path Delay                                                                            3.112
-----------------------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                              14.732

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO_35          CLOCK LATENCY   0.000         0.000  1       
iclk_c                                                    NET DELAY       0.000         0.000  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  307     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  307     
wpll_sys_clk                                              NET DELAY      11.470        11.620  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{OLED12864_inst/bcd_8421_vpp/data_shift_Z[23].ff_inst/CK   OLED12864_inst/bcd_8421_vpp/data_shift_Z[22].ff_inst/CK}->OLED12864_inst/bcd_8421_vpp/data_shift_Z[22].ff_inst/Q
                                          SLICE_R11C19A   CLK_TO_Q1_DELAY  1.391        13.011  5       
OLED12864_inst/bcd_8421_vpp/data_shift[22]
                                                          NET DELAY        1.271        14.282  1       
SLICE_385/D1->SLICE_385/F1                SLICE_R12C18A   D1_TO_F1_DELAY   0.450        14.732  1       
OLED12864_inst/bcd_8421_vpp/data_shift[22]/sig_063/FeedThruLUT
                                                          NET DELAY        0.000        14.732  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO_35          CLOCK LATENCY   0.000         0.000  1       
iclk_c                                                    NET DELAY       0.000         0.000  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  307     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  307     
wpll_sys_clk                                              NET DELAY      11.470        11.620  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++






<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"<span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#timing_rpt_top>Timing Report</A></LI>
<LI><A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<UL>
<LI><A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI><A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
</UL>
<LI><A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI><A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<UL>
<LI><A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI><A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI><A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI><A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<UL>
<LI><A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI><A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
</UL>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
   var funScroll = function() {
      var top = document.body.scrollTop;
      if (top == 0) {
         scrollStep = 0;
         return;
      }
      if (scrollStep == 0)
         scrollStep = top/20 + 1;
      top -= scrollStep;
      if (top < 0)
         top = 0;
      document.body.scrollTop = top;
      requestAnimationFrame(funScroll);
   };
   funScroll();
}

window.addEventListener('scroll', function(e) {
   var backToTop = document.getElementById('back_to_top')
   if (document.body.scrollTop > 0) {
      backToTop.style.display = 'block';
   } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
   bottom:20px; right:20px;
   width:30px; height:30px;
   font-size: 20px;
   padding: 2px 5px 2px 5px;
   position:fixed;
   background-color:rgba(210,210,210,0.1);
   border-style: solid;
   border-color: rgba(192,192,192,0.8);
   border-width:1px;
   display:none;
   -webkit-transform: rotate(90deg);
   -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
   outline-width:0px;
}
</style>

</BODY>
