Analysis & Synthesis report for soc_system_sph
Fri Apr 26 14:42:06 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 10. State Machine - |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal
 18. Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function
 19. Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|i_acl_pipeline_keep_going_add_one_valid_fifo:thei_acl_pipeline_keep_going_add_one_valid_fifo
 20. Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|i_acl_pipeline_keep_going_add_one_sr:thei_acl_pipeline_keep_going_add_one_sr
 21. Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start
 22. Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|add_one_B1_start_merge:theadd_one_B1_start_merge
 23. Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|add_one_B1_start_branch:theadd_one_B1_start_branch
 24. Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region
 25. Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x
 26. Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x
 27. Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x|i_acl_pipeline_keep_going_add_one6:thei_acl_pipeline_keep_going_add_one
 28. Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x|i_acl_push_i1_notexitcond_add_one8:thei_acl_push_i1_notexitcond_add_one
 29. Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one10:thei_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one_aunroll_x
 30. Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|add_one_B1_start_merge_reg:theadd_one_B1_start_merge_reg
 31. Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_iowr_bl_return_unnamed_add_one2_add_one13:thei_iowr_bl_return_unnamed_add_one2_add_one
 32. Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_iord_bl_do_unnamed_add_one1_add_one12:thei_iord_bl_do_unnamed_add_one1_add_one_aunroll_x
 33. Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce
 34. Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|add_one_B0_runOnce_branch:theadd_one_B0_runOnce_branch
 35. Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region
 36. Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|add_one_B0_runOnce_merge_reg:theadd_one_B0_runOnce_merge_reg
 37. Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|i_acl_push_i1_wt_limpush_add_one2:thei_acl_push_i1_wt_limpush_add_one
 38. Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|i_acl_push_i1_wt_limpush_add_one2:thei_acl_push_i1_wt_limpush_add_one|acl_push:thei_acl_push_i1_wt_limpush_add_one3|acl_token_fifo_counter:fifo
 39. Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|i_acl_push_i1_wt_limpush_add_one2:thei_acl_push_i1_wt_limpush_add_one|i_acl_push_i1_wt_limpush_add_one_reg:thei_acl_push_i1_wt_limpush_add_one_reg
 40. Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|i_acl_pop_i1_wt_limpop_add_one0:thei_acl_pop_i1_wt_limpop_add_one
 41. Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|i_acl_pop_i1_wt_limpop_add_one0:thei_acl_pop_i1_wt_limpop_add_one|i_acl_pop_i1_wt_limpop_add_one_reg:thei_acl_pop_i1_wt_limpop_add_one_reg
 42. Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|add_one_B0_runOnce_merge:theadd_one_B0_runOnce_merge
 43. Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal
 44. Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function
 45. Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|i_acl_pipeline_keep_going_add_one_valid_fifo:thei_acl_pipeline_keep_going_add_one_valid_fifo
 46. Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|i_acl_pipeline_keep_going_add_one_sr:thei_acl_pipeline_keep_going_add_one_sr
 47. Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start
 48. Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|add_one_B1_start_merge:theadd_one_B1_start_merge
 49. Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|add_one_B1_start_branch:theadd_one_B1_start_branch
 50. Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region
 51. Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x
 52. Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x
 53. Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x|i_acl_pipeline_keep_going_add_one6:thei_acl_pipeline_keep_going_add_one
 54. Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x|i_acl_push_i1_notexitcond_add_one8:thei_acl_push_i1_notexitcond_add_one
 55. Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one10:thei_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one_aunroll_x
 56. Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|add_one_B1_start_merge_reg:theadd_one_B1_start_merge_reg
 57. Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_iowr_bl_return_unnamed_add_one2_add_one13:thei_iowr_bl_return_unnamed_add_one2_add_one
 58. Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_iord_bl_do_unnamed_add_one1_add_one12:thei_iord_bl_do_unnamed_add_one1_add_one_aunroll_x
 59. Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce
 60. Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|add_one_B0_runOnce_branch:theadd_one_B0_runOnce_branch
 61. Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region
 62. Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|add_one_B0_runOnce_merge_reg:theadd_one_B0_runOnce_merge_reg
 63. Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|i_acl_push_i1_wt_limpush_add_one2:thei_acl_push_i1_wt_limpush_add_one
 64. Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|i_acl_push_i1_wt_limpush_add_one2:thei_acl_push_i1_wt_limpush_add_one|acl_push:thei_acl_push_i1_wt_limpush_add_one3|acl_token_fifo_counter:fifo
 65. Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|i_acl_push_i1_wt_limpush_add_one2:thei_acl_push_i1_wt_limpush_add_one|i_acl_push_i1_wt_limpush_add_one_reg:thei_acl_push_i1_wt_limpush_add_one_reg
 66. Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|i_acl_pop_i1_wt_limpop_add_one0:thei_acl_pop_i1_wt_limpop_add_one
 67. Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|i_acl_pop_i1_wt_limpop_add_one0:thei_acl_pop_i1_wt_limpop_add_one|i_acl_pop_i1_wt_limpop_add_one_reg:thei_acl_pop_i1_wt_limpop_add_one_reg
 68. Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|add_one_B0_runOnce_merge:theadd_one_B0_runOnce_merge
 69. Source assignments for soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 70. Source assignments for soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 71. Source assignments for soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 72. Source assignments for soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
 73. Source assignments for soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 74. Source assignments for soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 75. Source assignments for soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 76. Source assignments for soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 77. Source assignments for soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 78. Source assignments for soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 79. Source assignments for soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 80. Source assignments for soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_cmd_demux:cmd_demux
 81. Source assignments for soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_cmd_demux:cmd_demux_001
 82. Source assignments for soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_rsp_demux:rsp_demux
 83. Source assignments for soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_rsp_demux:rsp_demux_001
 84. Source assignments for soc_system_sph:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 85. Source assignments for soc_system_sph:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 86. Source assignments for soc_system_sph:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 87. Source assignments for soc_system_sph:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 88. Source assignments for soc_system_sph:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 89. Source assignments for soc_system_sph:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 90. Parameter Settings for User Entity Instance: soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|i_acl_pipeline_keep_going_add_one_valid_fifo:thei_acl_pipeline_keep_going_add_one_valid_fifo|acl_data_fifo:thei_acl_pipeline_keep_going_add_one_valid_fifo
 91. Parameter Settings for User Entity Instance: soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x|i_acl_pipeline_keep_going_add_one6:thei_acl_pipeline_keep_going_add_one|acl_pipeline:thei_acl_pipeline_keep_going_add_one7
 92. Parameter Settings for User Entity Instance: soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x|i_acl_pipeline_keep_going_add_one6:thei_acl_pipeline_keep_going_add_one|acl_pipeline:thei_acl_pipeline_keep_going_add_one7|acl_staging_reg:asr
 93. Parameter Settings for User Entity Instance: soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x|i_acl_pipeline_keep_going_add_one6:thei_acl_pipeline_keep_going_add_one|acl_dspba_buffer:thepassthru
 94. Parameter Settings for User Entity Instance: soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x|i_acl_push_i1_notexitcond_add_one8:thei_acl_push_i1_notexitcond_add_one|acl_push:thei_acl_push_i1_notexitcond_add_one9
 95. Parameter Settings for User Entity Instance: soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one10:thei_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one_aunroll_x|acl_enable_sink:thei_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one11
 96. Parameter Settings for User Entity Instance: soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_iowr_bl_return_unnamed_add_one2_add_one13:thei_iowr_bl_return_unnamed_add_one2_add_one|st_write:theiowr
 97. Parameter Settings for User Entity Instance: soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_iord_bl_do_unnamed_add_one1_add_one12:thei_iord_bl_do_unnamed_add_one1_add_one_aunroll_x|st_read:theiord
 98. Parameter Settings for User Entity Instance: soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|i_acl_push_i1_wt_limpush_add_one2:thei_acl_push_i1_wt_limpush_add_one|acl_push:thei_acl_push_i1_wt_limpush_add_one3
 99. Parameter Settings for User Entity Instance: soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|i_acl_push_i1_wt_limpush_add_one2:thei_acl_push_i1_wt_limpush_add_one|acl_push:thei_acl_push_i1_wt_limpush_add_one3|acl_token_fifo_counter:fifo
100. Parameter Settings for User Entity Instance: soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|i_acl_pop_i1_wt_limpop_add_one0:thei_acl_pop_i1_wt_limpop_add_one|acl_pop:thei_acl_pop_i1_wt_limpop_add_one1
101. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|i_acl_pipeline_keep_going_add_one_valid_fifo:thei_acl_pipeline_keep_going_add_one_valid_fifo|acl_data_fifo:thei_acl_pipeline_keep_going_add_one_valid_fifo
102. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x|i_acl_pipeline_keep_going_add_one6:thei_acl_pipeline_keep_going_add_one|acl_pipeline:thei_acl_pipeline_keep_going_add_one7
103. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x|i_acl_pipeline_keep_going_add_one6:thei_acl_pipeline_keep_going_add_one|acl_pipeline:thei_acl_pipeline_keep_going_add_one7|acl_staging_reg:asr
104. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x|i_acl_pipeline_keep_going_add_one6:thei_acl_pipeline_keep_going_add_one|acl_dspba_buffer:thepassthru
105. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x|i_acl_push_i1_notexitcond_add_one8:thei_acl_push_i1_notexitcond_add_one|acl_push:thei_acl_push_i1_notexitcond_add_one9
106. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one10:thei_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one_aunroll_x|acl_enable_sink:thei_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one11
107. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_iowr_bl_return_unnamed_add_one2_add_one13:thei_iowr_bl_return_unnamed_add_one2_add_one|st_write:theiowr
108. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_iord_bl_do_unnamed_add_one1_add_one12:thei_iord_bl_do_unnamed_add_one1_add_one_aunroll_x|st_read:theiord
109. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|i_acl_push_i1_wt_limpush_add_one2:thei_acl_push_i1_wt_limpush_add_one|acl_push:thei_acl_push_i1_wt_limpush_add_one3
110. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|i_acl_push_i1_wt_limpush_add_one2:thei_acl_push_i1_wt_limpush_add_one|acl_push:thei_acl_push_i1_wt_limpush_add_one3|acl_token_fifo_counter:fifo
111. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|i_acl_pop_i1_wt_limpop_add_one0:thei_acl_pop_i1_wt_limpop_add_one|acl_pop:thei_acl_pop_i1_wt_limpop_add_one1
112. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0
113. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
114. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
115. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy
116. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc
117. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads
118. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
119. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc
120. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc
121. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc
122. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc
123. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc
124. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc
125. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc
126. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc
127. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc
128. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc
129. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc
130. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc
131. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc
132. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc
133. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc
134. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc
135. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc
136. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc
137. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc
138. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc
139. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc
140. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc
141. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc
142. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc
143. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc
144. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad
145. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad
146. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad
147. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad
148. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
149. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
150. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
151. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
152. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
153. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs
154. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
155. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs
156. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
157. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq
158. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
159. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
160. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
161. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator
162. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator
163. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent
164. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
165. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent
166. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
167. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo
168. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo
169. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent
170. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
171. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo
172. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo
173. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_router:router|soc_system_sph_mm_interconnect_0_router_default_decode:the_default_decode
174. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_router:router_001|soc_system_sph_mm_interconnect_0_router_default_decode:the_default_decode
175. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_router_002:router_002|soc_system_sph_mm_interconnect_0_router_002_default_decode:the_default_decode
176. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_router_002:router_003|soc_system_sph_mm_interconnect_0_router_002_default_decode:the_default_decode
177. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter
178. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter
179. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter
180. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
181. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
182. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
183. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
184. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
185. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
186. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
187. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
188. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
189. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
190. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
191. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
192. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
193. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
194. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
195. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
196. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter
197. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
198. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
199. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
200. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
201. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
202. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
203. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
204. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
205. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
206. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
207. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
208. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
209. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
210. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
211. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
212. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
213. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
214. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
215. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
216. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
217. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
218. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
219. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
220. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
221. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
222. Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
223. Parameter Settings for User Entity Instance: soc_system_sph:u0|altera_reset_controller:rst_controller
224. Parameter Settings for User Entity Instance: soc_system_sph:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
225. Parameter Settings for User Entity Instance: soc_system_sph:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
226. Parameter Settings for User Entity Instance: soc_system_sph:u0|altera_reset_controller:rst_controller_001
227. Parameter Settings for User Entity Instance: soc_system_sph:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
228. Parameter Settings for User Entity Instance: soc_system_sph:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
229. Parameter Settings for User Entity Instance: soc_system_sph:u0|altera_reset_controller:rst_controller_002
230. Parameter Settings for User Entity Instance: soc_system_sph:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
231. Parameter Settings for User Entity Instance: soc_system_sph:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
232. Port Connectivity Checks: "soc_system_sph:u0|altera_reset_controller:rst_controller_002"
233. Port Connectivity Checks: "soc_system_sph:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
234. Port Connectivity Checks: "soc_system_sph:u0|altera_reset_controller:rst_controller_001"
235. Port Connectivity Checks: "soc_system_sph:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
236. Port Connectivity Checks: "soc_system_sph:u0|altera_reset_controller:rst_controller"
237. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_irq_mapper:irq_mapper_001"
238. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_irq_mapper:irq_mapper"
239. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
240. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
241. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
242. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
243. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
244. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
245. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
246. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
247. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
248. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
249. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
250. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_router_002:router_002|soc_system_sph_mm_interconnect_0_router_002_default_decode:the_default_decode"
251. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_router:router|soc_system_sph_mm_interconnect_0_router_default_decode:the_default_decode"
252. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo"
253. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo"
254. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent"
255. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo"
256. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo"
257. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent"
258. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
259. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent"
260. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator"
261. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator"
262. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
263. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
264. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
265. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
266. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
267. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
268. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
269. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc"
270. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc"
271. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc"
272. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc"
273. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc"
274. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc"
275. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc"
276. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc"
277. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc"
278. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc"
279. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc"
280. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc"
281. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc"
282. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc"
283. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc"
284. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc"
285. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc"
286. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc"
287. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc"
288. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc"
289. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc"
290. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc"
291. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc"
292. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc"
293. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc"
294. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
295. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
296. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
297. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
298. Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"
299. Port Connectivity Checks: "soc_system_sph:u0"
300. Port Connectivity Checks: "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|i_acl_pop_i1_wt_limpop_add_one0:thei_acl_pop_i1_wt_limpop_add_one|acl_pop:thei_acl_pop_i1_wt_limpop_add_one1"
301. Port Connectivity Checks: "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|i_acl_pop_i1_wt_limpop_add_one0:thei_acl_pop_i1_wt_limpop_add_one"
302. Port Connectivity Checks: "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|i_acl_push_i1_wt_limpush_add_one2:thei_acl_push_i1_wt_limpush_add_one|acl_push:thei_acl_push_i1_wt_limpush_add_one3|acl_token_fifo_counter:fifo"
303. Port Connectivity Checks: "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|i_acl_push_i1_wt_limpush_add_one2:thei_acl_push_i1_wt_limpush_add_one|acl_push:thei_acl_push_i1_wt_limpush_add_one3"
304. Port Connectivity Checks: "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|i_acl_push_i1_wt_limpush_add_one2:thei_acl_push_i1_wt_limpush_add_one"
305. Port Connectivity Checks: "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|add_one_B0_runOnce_merge_reg:theadd_one_B0_runOnce_merge_reg"
306. Port Connectivity Checks: "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce"
307. Port Connectivity Checks: "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_iord_bl_do_unnamed_add_one1_add_one12:thei_iord_bl_do_unnamed_add_one1_add_one_aunroll_x|st_read:theiord"
308. Port Connectivity Checks: "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_iowr_bl_return_unnamed_add_one2_add_one13:thei_iowr_bl_return_unnamed_add_one2_add_one|st_write:theiowr"
309. Port Connectivity Checks: "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_iowr_bl_return_unnamed_add_one2_add_one13:thei_iowr_bl_return_unnamed_add_one2_add_one"
310. Port Connectivity Checks: "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|add_one_B1_start_merge_reg:theadd_one_B1_start_merge_reg"
311. Port Connectivity Checks: "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one10:thei_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one_aunroll_x|acl_enable_sink:thei_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one11"
312. Port Connectivity Checks: "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x|i_acl_push_i1_notexitcond_add_one8:thei_acl_push_i1_notexitcond_add_one|acl_push:thei_acl_push_i1_notexitcond_add_one9"
313. Port Connectivity Checks: "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x|i_acl_push_i1_notexitcond_add_one8:thei_acl_push_i1_notexitcond_add_one"
314. Port Connectivity Checks: "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x|i_acl_pipeline_keep_going_add_one6:thei_acl_pipeline_keep_going_add_one|acl_pipeline:thei_acl_pipeline_keep_going_add_one7|acl_staging_reg:asr"
315. Port Connectivity Checks: "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x|i_acl_pipeline_keep_going_add_one6:thei_acl_pipeline_keep_going_add_one"
316. Port Connectivity Checks: "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x"
317. Port Connectivity Checks: "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start"
318. Port Connectivity Checks: "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|i_acl_pipeline_keep_going_add_one_sr:thei_acl_pipeline_keep_going_add_one_sr"
319. Port Connectivity Checks: "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|i_acl_pipeline_keep_going_add_one_valid_fifo:thei_acl_pipeline_keep_going_add_one_valid_fifo|acl_data_fifo:thei_acl_pipeline_keep_going_add_one_valid_fifo"
320. Port Connectivity Checks: "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|i_acl_pipeline_keep_going_add_one_valid_fifo:thei_acl_pipeline_keep_going_add_one_valid_fifo"
321. Port Connectivity Checks: "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function"
322. Port Connectivity Checks: "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal"
323. Port Connectivity Checks: "soc_system_sph_add_one:add_one_inst"
324. Port Connectivity Checks: "sev_seg_controller:sev_seg_control"
325. Post-Synthesis Netlist Statistics for Top Partition
326. Post-Synthesis Netlist Statistics for Partition soc_system_sph_hps_0_hps_io_border:border
327. Elapsed Time Per Partition
328. Analysis & Synthesis Messages
329. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Apr 26 14:42:06 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; soc_system_sph                              ;
; Top-level Entity Name           ; soc_system_sph_top_level                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 698                                         ;
; Total pins                      ; 298                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 1                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                   ;
+---------------------------------------------------------------------------------+--------------------------+--------------------+
; Option                                                                          ; Setting                  ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6           ;                    ;
; Top-level entity name                                                           ; soc_system_sph_top_level ; soc_system_sph     ;
; Family name                                                                     ; Cyclone V                ; Cyclone V          ;
; Use smart compilation                                                           ; Off                      ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                       ; On                 ;
; Enable compact report table                                                     ; Off                      ; Off                ;
; Restructure Multiplexers                                                        ; Auto                     ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                      ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                      ; Off                ;
; Preserve fewer node names                                                       ; On                       ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                   ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001             ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993                ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto                     ; Auto               ;
; Safe State Machine                                                              ; Off                      ; Off                ;
; Extract Verilog State Machines                                                  ; On                       ; On                 ;
; Extract VHDL State Machines                                                     ; On                       ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                      ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                     ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                      ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                       ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                       ; On                 ;
; Parallel Synthesis                                                              ; On                       ; On                 ;
; DSP Block Balancing                                                             ; Auto                     ; Auto               ;
; NOT Gate Push-Back                                                              ; On                       ; On                 ;
; Power-Up Don't Care                                                             ; On                       ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                      ; Off                ;
; Remove Duplicate Registers                                                      ; On                       ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                      ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                      ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                      ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                      ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                      ; Off                ;
; Ignore SOFT Buffers                                                             ; On                       ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                      ; Off                ;
; Optimization Technique                                                          ; Balanced                 ; Balanced           ;
; Carry Chain Length                                                              ; 70                       ; 70                 ;
; Auto Carry Chains                                                               ; On                       ; On                 ;
; Auto Open-Drain Pins                                                            ; On                       ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                      ; Off                ;
; Auto ROM Replacement                                                            ; On                       ; On                 ;
; Auto RAM Replacement                                                            ; On                       ; On                 ;
; Auto DSP Block Replacement                                                      ; On                       ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                     ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                     ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                       ; On                 ;
; Strict RAM Replacement                                                          ; Off                      ; Off                ;
; Allow Synchronous Control Signals                                               ; On                       ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                      ; Off                ;
; Auto Resource Sharing                                                           ; Off                      ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                      ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                      ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                      ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                       ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                      ; Off                ;
; Timing-Driven Synthesis                                                         ; On                       ; On                 ;
; Report Parameter Settings                                                       ; On                       ; On                 ;
; Report Source Assignments                                                       ; On                       ; On                 ;
; Report Connectivity Checks                                                      ; On                       ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                      ; Off                ;
; Synchronization Register Chain Length                                           ; 3                        ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation       ; Normal compilation ;
; HDL message level                                                               ; Level2                   ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                      ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                     ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                     ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                      ; 100                ;
; Clock MUX Protection                                                            ; On                       ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                      ; Off                ;
; Block Design Naming                                                             ; Auto                     ; Auto               ;
; SDC constraint protection                                                       ; Off                      ; Off                ;
; Synthesis Effort                                                                ; Auto                     ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                       ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                      ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium                   ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                     ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                       ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                       ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                      ; Off                ;
+---------------------------------------------------------------------------------+--------------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; File Name with User-Entered Path                                                                          ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                                                      ; Library        ;
+-----------------------------------------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; soc_system_sph/synthesis/soc_system_sph.v                                                                 ; yes             ; User Verilog HDL File        ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/soc_system_sph.v                                                                 ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/altera_reset_controller.v                                             ; yes             ; User Verilog HDL File        ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_reset_controller.v                                             ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/altera_reset_synchronizer.v                                           ; yes             ; User Verilog HDL File        ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_reset_synchronizer.v                                           ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/soc_system_sph_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File  ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_irq_mapper.sv                                          ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File        ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0.v                                    ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File        ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_avalon_st_adapter.v                  ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File  ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File  ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_rsp_mux.sv                           ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/altera_merlin_arbitrator.sv                                           ; yes             ; User SystemVerilog HDL File  ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_arbitrator.sv                                           ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File  ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_rsp_demux.sv                         ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File  ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_cmd_mux.sv                           ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File  ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_cmd_demux.sv                         ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter.sv                                        ; yes             ; User SystemVerilog HDL File  ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter.sv                                        ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                   ; yes             ; User SystemVerilog HDL File  ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                   ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/altera_merlin_address_alignment.sv                                    ; yes             ; User SystemVerilog HDL File  ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_address_alignment.sv                                    ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/altera_merlin_traffic_limiter.sv                                      ; yes             ; User SystemVerilog HDL File  ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_traffic_limiter.sv                                      ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/altera_avalon_sc_fifo.v                                               ; yes             ; User SystemVerilog HDL File  ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_avalon_sc_fifo.v                                               ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File  ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_router_002.sv                        ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File  ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_router.sv                            ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/altera_merlin_slave_agent.sv                                          ; yes             ; User SystemVerilog HDL File  ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_slave_agent.sv                                          ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                   ; yes             ; User SystemVerilog HDL File  ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                   ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/altera_merlin_axi_master_ni.sv                                        ; yes             ; User SystemVerilog HDL File  ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_axi_master_ni.sv                                        ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/altera_merlin_slave_translator.sv                                     ; yes             ; User SystemVerilog HDL File  ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_slave_translator.sv                                     ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/soc_system_sph_pio_0.v                                                ; yes             ; User Verilog HDL File        ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_pio_0.v                                                ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/soc_system_sph_led_pio.v                                              ; yes             ; User Verilog HDL File        ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_led_pio.v                                              ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/soc_system_sph_hps_0.v                                                ; yes             ; User Verilog HDL File        ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_hps_0.v                                                ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/soc_system_sph_hps_0_hps_io.v                                         ; yes             ; User Verilog HDL File        ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_hps_0_hps_io.v                                         ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/hps_sdram.v                                                           ; yes             ; User Verilog HDL File        ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram.v                                                           ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                                   ; yes             ; User Verilog HDL File        ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                                   ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                         ; yes             ; User SystemVerilog HDL File  ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                         ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                  ; yes             ; User SystemVerilog HDL File  ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                  ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                                ; yes             ; User Verilog HDL File        ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                                ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/hps_sdram_pll.sv                                                      ; yes             ; User SystemVerilog HDL File  ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_pll.sv                                                      ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                       ; yes             ; User Verilog HDL File        ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                       ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/hps_sdram_p0.sv                                                       ; yes             ; User SystemVerilog HDL File  ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0.sv                                                       ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                                    ; yes             ; User Verilog HDL File        ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                                    ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                                 ; yes             ; User Verilog HDL File        ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                                 ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                        ; yes             ; User SystemVerilog HDL File  ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                        ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                         ; yes             ; User SystemVerilog HDL File  ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                         ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                               ; yes             ; User Verilog HDL File        ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                               ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                        ; yes             ; User Verilog HDL File        ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                        ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                           ; yes             ; User Verilog HDL File        ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                           ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/soc_system_sph_hps_0_hps_io_border.sv                                 ; yes             ; User SystemVerilog HDL File  ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_hps_0_hps_io_border.sv                                 ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/soc_system_sph_hps_0_fpga_interfaces.sv                               ; yes             ; User SystemVerilog HDL File  ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_hps_0_fpga_interfaces.sv                               ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/soc_system_sph_add_one.v                                              ; yes             ; User Verilog HDL File        ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_add_one.v                                              ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/dspba_library_package.vhd                                             ; yes             ; User VHDL File               ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/dspba_library_package.vhd                                             ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/acl_data_fifo.v                                                       ; yes             ; User SystemVerilog HDL File  ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_data_fifo.v                                                       ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/acl_staging_reg.v                                                     ; yes             ; User SystemVerilog HDL File  ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_staging_reg.v                                                     ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/acl_pop.v                                                             ; yes             ; User SystemVerilog HDL File  ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_pop.v                                                             ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/acl_push.v                                                            ; yes             ; User SystemVerilog HDL File  ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_push.v                                                            ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/acl_token_fifo_counter.v                                              ; yes             ; User SystemVerilog HDL File  ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_token_fifo_counter.v                                              ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/acl_pipeline.v                                                        ; yes             ; User SystemVerilog HDL File  ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_pipeline.v                                                        ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/acl_dspba_buffer.v                                                    ; yes             ; User SystemVerilog HDL File  ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_dspba_buffer.v                                                    ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/acl_enable_sink.v                                                     ; yes             ; User SystemVerilog HDL File  ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_enable_sink.v                                                     ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/st_top.v                                                              ; yes             ; User SystemVerilog HDL File  ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/st_top.v                                                              ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/acl_reset_wire.v                                                      ; yes             ; User SystemVerilog HDL File  ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_reset_wire.v                                                      ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/add_one_function_wrapper.vhd                                          ; yes             ; User VHDL File               ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_function_wrapper.vhd                                          ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/add_one_function.vhd                                                  ; yes             ; User VHDL File               ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_function.vhd                                                  ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/bb_add_one_B0_runOnce.vhd                                             ; yes             ; User VHDL File               ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/bb_add_one_B0_runOnce.vhd                                             ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/add_one_B0_runOnce_branch.vhd                                         ; yes             ; User VHDL File               ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_B0_runOnce_branch.vhd                                         ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/add_one_B0_runOnce_merge.vhd                                          ; yes             ; User VHDL File               ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_B0_runOnce_merge.vhd                                          ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/bb_add_one_B0_runOnce_stall_region.vhd                                ; yes             ; User VHDL File               ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/bb_add_one_B0_runOnce_stall_region.vhd                                ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/add_one_B0_runOnce_merge_reg.vhd                                      ; yes             ; User VHDL File               ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_B0_runOnce_merge_reg.vhd                                      ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/i_acl_pop_i1_wt_limpop_add_one0.vhd                                   ; yes             ; User VHDL File               ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_pop_i1_wt_limpop_add_one0.vhd                                   ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/i_acl_pop_i1_wt_limpop_add_one_reg.vhd                                ; yes             ; User VHDL File               ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_pop_i1_wt_limpop_add_one_reg.vhd                                ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/i_acl_push_i1_wt_limpush_add_one2.vhd                                 ; yes             ; User VHDL File               ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_push_i1_wt_limpush_add_one2.vhd                                 ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/i_acl_push_i1_wt_limpush_add_one_reg.vhd                              ; yes             ; User VHDL File               ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_push_i1_wt_limpush_add_one_reg.vhd                              ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/bb_add_one_B1_start.vhd                                               ; yes             ; User VHDL File               ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/bb_add_one_B1_start.vhd                                               ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/add_one_B1_start_branch.vhd                                           ; yes             ; User VHDL File               ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_B1_start_branch.vhd                                           ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/add_one_B1_start_merge.vhd                                            ; yes             ; User VHDL File               ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_B1_start_merge.vhd                                            ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/bb_add_one_B1_start_stall_region.vhd                                  ; yes             ; User VHDL File               ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/bb_add_one_B1_start_stall_region.vhd                                  ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/i_iord_bl_do_unnamed_add_one1_add_one12.vhd                           ; yes             ; User VHDL File               ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_iord_bl_do_unnamed_add_one1_add_one12.vhd                           ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/i_sfc_c0_wt_entry_add_one_c0_enter_add_one.vhd                        ; yes             ; User VHDL File               ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_sfc_c0_wt_entry_add_one_c0_enter_add_one.vhd                        ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/i_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one10.vhd              ; yes             ; User VHDL File               ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one10.vhd              ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4.vhd                 ; yes             ; User VHDL File               ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4.vhd                 ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/i_acl_pipeline_keep_going_add_one6.vhd                                ; yes             ; User VHDL File               ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_pipeline_keep_going_add_one6.vhd                                ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/i_acl_push_i1_notexitcond_add_one8.vhd                                ; yes             ; User VHDL File               ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_push_i1_notexitcond_add_one8.vhd                                ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/add_one_B1_start_merge_reg.vhd                                        ; yes             ; User VHDL File               ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_B1_start_merge_reg.vhd                                        ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/i_iowr_bl_return_unnamed_add_one2_add_one13.vhd                       ; yes             ; User VHDL File               ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_iowr_bl_return_unnamed_add_one2_add_one13.vhd                       ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/i_acl_pipeline_keep_going_add_one_sr.vhd                              ; yes             ; User VHDL File               ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_pipeline_keep_going_add_one_sr.vhd                              ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/i_acl_pipeline_keep_going_add_one_valid_fifo.vhd                      ; yes             ; User VHDL File               ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_pipeline_keep_going_add_one_valid_fifo.vhd                      ; soc_system_sph ;
; soc_system_sph/synthesis/submodules/add_one_internal.v                                                    ; yes             ; User SystemVerilog HDL File  ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_internal.v                                                    ; soc_system_sph ;
; soc_system_sph_top_level.v                                                                                ; yes             ; User Verilog HDL File        ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v                                                                                ;                ;
; sev_seg_controller.sv                                                                                     ; yes             ; User SystemVerilog HDL File  ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv                                                                                     ;                ;
; altddio_out.tdf                                                                                           ; yes             ; Megafunction                 ; /home/parallels/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf                                                                                               ;                ;
; aglobal181.inc                                                                                            ; yes             ; Megafunction                 ; /home/parallels/intelFPGA_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                                ;                ;
; stratix_ddio.inc                                                                                          ; yes             ; Megafunction                 ; /home/parallels/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratix_ddio.inc                                                                                              ;                ;
; cyclone_ddio.inc                                                                                          ; yes             ; Megafunction                 ; /home/parallels/intelFPGA_lite/18.1/quartus/libraries/megafunctions/cyclone_ddio.inc                                                                                              ;                ;
; lpm_mux.inc                                                                                               ; yes             ; Megafunction                 ; /home/parallels/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                   ;                ;
; stratix_lcell.inc                                                                                         ; yes             ; Megafunction                 ; /home/parallels/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratix_lcell.inc                                                                                             ;                ;
; db/ddio_out_uqe.tdf                                                                                       ; yes             ; Auto-Generated Megafunction  ; /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/db/ddio_out_uqe.tdf                                                                                       ;                ;
+-----------------------------------------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 388            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 685            ;
;     -- 7 input functions                    ; 2              ;
;     -- 6 input functions                    ; 66             ;
;     -- 5 input functions                    ; 75             ;
;     -- 4 input functions                    ; 260            ;
;     -- <=3 input functions                  ; 282            ;
;                                             ;                ;
; Dedicated logic registers                   ; 512            ;
;                                             ;                ;
; I/O pins                                    ; 298            ;
; I/O registers                               ; 186            ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total DLLs                                  ; 1              ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 477            ;
; Total fan-out                               ; 6566           ;
; Average fan-out                             ; 2.53           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------+
; Compilation Hierarchy Node                                                                    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                          ; Entity Name                                       ; Library Name   ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------+
; |soc_system_sph_top_level                                                                     ; 685 (0)             ; 512 (0)                   ; 0                 ; 0          ; 298  ; 0            ; |soc_system_sph_top_level                                                                                                                                                                                                                                                                                                                                                                    ; soc_system_sph_top_level                          ; work           ;
;    |sev_seg_controller:sev_seg_control|                                                       ; 42 (42)             ; 42 (42)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|sev_seg_controller:sev_seg_control                                                                                                                                                                                                                                                                                                                                 ; sev_seg_controller                                ; work           ;
;    |soc_system_sph:u0|                                                                        ; 619 (0)             ; 470 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0                                                                                                                                                                                                                                                                                                                                                  ; soc_system_sph                                    ; soc_system_sph ;
;       |altera_reset_controller:rst_controller_001|                                            ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                       ; altera_reset_controller                           ; soc_system_sph ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                            ; altera_reset_synchronizer                         ; soc_system_sph ;
;       |altera_reset_controller:rst_controller_002|                                            ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                       ; altera_reset_controller                           ; soc_system_sph ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                            ; altera_reset_synchronizer                         ; soc_system_sph ;
;       |soc_system_sph_hps_0:hps_0|                                                            ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0                                                                                                                                                                                                                                                                                                                       ; soc_system_sph_hps_0                              ; soc_system_sph ;
;          |soc_system_sph_hps_0_fpga_interfaces:fpga_interfaces|                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                  ; soc_system_sph_hps_0_fpga_interfaces              ; soc_system_sph ;
;          |soc_system_sph_hps_0_hps_io:hps_io|                                                 ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                    ; soc_system_sph_hps_0_hps_io                       ; soc_system_sph ;
;             |soc_system_sph_hps_0_hps_io_border:border|                                       ; 1 (1)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border                                                                                                                                                                                                                                          ; soc_system_sph_hps_0_hps_io_border                ; soc_system_sph ;
;                |hps_sdram:hps_sdram_inst|                                                     ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                         ; soc_system_sph ;
;                   |altera_mem_if_dll_cyclonev:dll|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                        ; soc_system_sph ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev ; soc_system_sph ;
;                   |altera_mem_if_oct_cyclonev:oct|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                        ; soc_system_sph ;
;                   |hps_sdram_p0:p0|                                                           ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                      ; soc_system_sph ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                   ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                      ; soc_system_sph ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                              ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                     ; soc_system_sph ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; soc_system_sph ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                       ; work           ;
;                                  |ddio_out_uqe:auto_generated|                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                      ; work           ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system_sph ;
;                               |hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system_sph ;
;                               |hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system_sph ;
;                               |hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system_sph ;
;                               |hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system_sph ;
;                               |hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system_sph ;
;                               |hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system_sph ;
;                               |hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system_sph ;
;                               |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system_sph ;
;                               |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system_sph ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system_sph ;
;                               |hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system_sph ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system_sph ;
;                               |hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system_sph ;
;                               |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system_sph ;
;                               |hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system_sph ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system_sph ;
;                               |hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system_sph ;
;                               |hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system_sph ;
;                               |hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system_sph ;
;                               |hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system_sph ;
;                               |hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system_sph ;
;                               |hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system_sph ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system_sph ;
;                               |hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system_sph ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator| ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                 ; soc_system_sph ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                         ; soc_system_sph ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                         ; soc_system_sph ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                         ; soc_system_sph ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                         ; soc_system_sph ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system_sph ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system_sph ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system_sph ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system_sph ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system_sph ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system_sph ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system_sph ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system_sph ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; soc_system_sph ;
;                   |hps_sdram_pll:pll|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                     ; soc_system_sph ;
;       |soc_system_sph_led_pio:led_pio|                                                        ; 15 (15)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_led_pio:led_pio                                                                                                                                                                                                                                                                                                                   ; soc_system_sph_led_pio                            ; soc_system_sph ;
;       |soc_system_sph_mm_interconnect_0:mm_interconnect_0|                                    ; 554 (0)             ; 394 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                               ; soc_system_sph_mm_interconnect_0                  ; soc_system_sph ;
;          |altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|                                  ; 15 (15)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                             ; soc_system_sph ;
;          |altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|                                    ; 26 (26)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                             ; soc_system_sph ;
;          |altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|                                    ; 29 (29)             ; 50 (50)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                             ; soc_system_sph ;
;          |altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|                                      ; 26 (26)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                             ; soc_system_sph ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|                          ; 74 (46)             ; 11 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                                                     ; altera_merlin_axi_master_ni                       ; soc_system_sph ;
;             |altera_merlin_address_alignment:align_address_to_size|                           ; 28 (28)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                               ; altera_merlin_address_alignment                   ; soc_system_sph ;
;          |altera_merlin_burst_adapter:led_pio_s1_burst_adapter|                               ; 63 (0)              ; 67 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter                                                                                                                                                                                                                                          ; altera_merlin_burst_adapter                       ; soc_system_sph ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 63 (62)             ; 67 (67)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                          ; altera_merlin_burst_adapter_13_1                  ; soc_system_sph ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                    ; altera_merlin_address_alignment                   ; soc_system_sph ;
;          |altera_merlin_burst_adapter:pio_0_s1_burst_adapter|                                 ; 63 (0)              ; 82 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter                                                                                                                                                                                                                                            ; altera_merlin_burst_adapter                       ; soc_system_sph ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 63 (62)             ; 82 (82)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                            ; altera_merlin_burst_adapter_13_1                  ; soc_system_sph ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                      ; altera_merlin_address_alignment                   ; soc_system_sph ;
;          |altera_merlin_slave_agent:led_pio_s1_agent|                                         ; 27 (11)             ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                         ; soc_system_sph ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 16 (16)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                      ; altera_merlin_burst_uncompressor                  ; soc_system_sph ;
;          |altera_merlin_slave_agent:pio_0_s1_agent|                                           ; 26 (11)             ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                         ; soc_system_sph ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 15 (15)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                        ; altera_merlin_burst_uncompressor                  ; soc_system_sph ;
;          |altera_merlin_slave_translator:led_pio_s1_translator|                               ; 5 (5)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                    ; soc_system_sph ;
;          |altera_merlin_slave_translator:pio_0_s1_translator|                                 ; 5 (5)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                    ; soc_system_sph ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|                   ; 9 (9)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                                              ; altera_merlin_traffic_limiter                     ; soc_system_sph ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|                   ; 14 (14)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                                              ; altera_merlin_traffic_limiter                     ; soc_system_sph ;
;          |soc_system_sph_mm_interconnect_0_cmd_demux:cmd_demux_001|                           ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                      ; soc_system_sph_mm_interconnect_0_cmd_demux        ; soc_system_sph ;
;          |soc_system_sph_mm_interconnect_0_cmd_demux:cmd_demux|                               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                          ; soc_system_sph_mm_interconnect_0_cmd_demux        ; soc_system_sph ;
;          |soc_system_sph_mm_interconnect_0_cmd_mux:cmd_mux_001|                               ; 56 (51)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                          ; soc_system_sph_mm_interconnect_0_cmd_mux          ; soc_system_sph ;
;             |altera_merlin_arbitrator:arb|                                                    ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; altera_merlin_arbitrator                          ; soc_system_sph ;
;          |soc_system_sph_mm_interconnect_0_cmd_mux:cmd_mux|                                   ; 42 (37)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                              ; soc_system_sph_mm_interconnect_0_cmd_mux          ; soc_system_sph ;
;             |altera_merlin_arbitrator:arb|                                                    ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                 ; altera_merlin_arbitrator                          ; soc_system_sph ;
;          |soc_system_sph_mm_interconnect_0_rsp_demux:rsp_demux_001|                           ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                      ; soc_system_sph_mm_interconnect_0_rsp_demux        ; soc_system_sph ;
;          |soc_system_sph_mm_interconnect_0_rsp_demux:rsp_demux|                               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                          ; soc_system_sph_mm_interconnect_0_rsp_demux        ; soc_system_sph ;
;          |soc_system_sph_mm_interconnect_0_rsp_mux:rsp_mux_001|                               ; 49 (49)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                          ; soc_system_sph_mm_interconnect_0_rsp_mux          ; soc_system_sph ;
;          |soc_system_sph_mm_interconnect_0_rsp_mux:rsp_mux|                                   ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                              ; soc_system_sph_mm_interconnect_0_rsp_mux          ; soc_system_sph ;
;       |soc_system_sph_pio_0:pio_0|                                                            ; 49 (49)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_pio_0:pio_0                                                                                                                                                                                                                                                                                                                       ; soc_system_sph_pio_0                              ; soc_system_sph ;
;    |soc_system_sph_add_one:add_one_inst|                                                      ; 24 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph_add_one:add_one_inst                                                                                                                                                                                                                                                                                                                                ; soc_system_sph_add_one                            ; soc_system_sph ;
;       |add_one_internal:add_one_internal_inst|                                                ; 24 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst                                                                                                                                                                                                                                                                                         ; add_one_internal                                  ; soc_system_sph ;
;          |add_one_function_wrapper:add_one_internal|                                          ; 24 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal                                                                                                                                                                                                                                               ; add_one_function_wrapper                          ; soc_system_sph ;
;             |add_one_function:theadd_one_function|                                            ; 24 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function                                                                                                                                                                                                          ; add_one_function                                  ; soc_system_sph ;
;                |bb_add_one_B1_start:thebb_add_one_B1_start|                                   ; 24 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start                                                                                                                                                               ; bb_add_one_B1_start                               ; soc_system_sph ;
;                   |bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|      ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_sph_top_level|soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region                                                                                          ; bb_add_one_B1_start_stall_region                  ; soc_system_sph ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Vendor ; IP Core Name                   ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                            ; IP Include File     ;
+--------+--------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; N/A    ; Qsys                           ; 18.1    ; N/A          ; N/A          ; |soc_system_sph_top_level|soc_system_sph:u0                                                                                                                                                                                                                ; soc_system_sph.qsys ;
; Altera ; altera_hps                     ; 18.1    ; N/A          ; N/A          ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0                                                                                                                                                                                     ; soc_system_sph.qsys ;
; Altera ; altera_hps_io                  ; 18.1    ; N/A          ; N/A          ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io                                                                                                                                                  ; soc_system_sph.qsys ;
; Altera ; altera_irq_mapper              ; 18.1    ; N/A          ; N/A          ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_irq_mapper:irq_mapper                                                                                                                                                                           ; soc_system_sph.qsys ;
; Altera ; altera_irq_mapper              ; 18.1    ; N/A          ; N/A          ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_irq_mapper:irq_mapper_001                                                                                                                                                                       ; soc_system_sph.qsys ;
; Altera ; altera_avalon_pio              ; 18.1    ; N/A          ; N/A          ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_led_pio:led_pio                                                                                                                                                                                 ; soc_system_sph.qsys ;
; Altera ; altera_mm_interconnect         ; 18.1    ; N/A          ; N/A          ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0                                                                                                                                                             ; soc_system_sph.qsys ;
; Altera ; altera_avalon_st_adapter       ; 18.1    ; N/A          ; N/A          ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                        ; soc_system_sph.qsys ;
; Altera ; error_adapter                  ; 18.1    ; N/A          ; N/A          ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_system_sph_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0     ; soc_system_sph.qsys ;
; Altera ; altera_avalon_st_adapter       ; 18.1    ; N/A          ; N/A          ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                    ; soc_system_sph.qsys ;
; Altera ; error_adapter                  ; 18.1    ; N/A          ; N/A          ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|soc_system_sph_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; soc_system_sph.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 18.1    ; N/A          ; N/A          ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                        ; soc_system_sph.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 18.1    ; N/A          ; N/A          ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                    ; soc_system_sph.qsys ;
; Altera ; altera_merlin_multiplexer      ; 18.1    ; N/A          ; N/A          ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                            ; soc_system_sph.qsys ;
; Altera ; altera_merlin_multiplexer      ; 18.1    ; N/A          ; N/A          ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                        ; soc_system_sph.qsys ;
; Altera ; altera_merlin_axi_master_ni    ; 18.1    ; N/A          ; N/A          ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                   ; soc_system_sph.qsys ;
; Altera ; altera_merlin_traffic_limiter  ; 18.1    ; N/A          ; N/A          ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                            ; soc_system_sph.qsys ;
; Altera ; altera_merlin_traffic_limiter  ; 18.1    ; N/A          ; N/A          ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                            ; soc_system_sph.qsys ;
; Altera ; altera_merlin_slave_agent      ; 18.1    ; N/A          ; N/A          ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent                                                                                                                  ; soc_system_sph.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo                                                                                                           ; soc_system_sph.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo                                                                                                             ; soc_system_sph.qsys ;
; Altera ; altera_merlin_burst_adapter    ; 18.1    ; N/A          ; N/A          ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter                                                                                                        ; soc_system_sph.qsys ;
; Altera ; altera_merlin_slave_translator ; 18.1    ; N/A          ; N/A          ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator                                                                                                        ; soc_system_sph.qsys ;
; Altera ; altera_merlin_slave_agent      ; 18.1    ; N/A          ; N/A          ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent                                                                                                                    ; soc_system_sph.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo                                                                                                             ; soc_system_sph.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                               ; soc_system_sph.qsys ;
; Altera ; altera_merlin_burst_adapter    ; 18.1    ; N/A          ; N/A          ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter                                                                                                          ; soc_system_sph.qsys ;
; Altera ; altera_merlin_slave_translator ; 18.1    ; N/A          ; N/A          ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                          ; soc_system_sph.qsys ;
; Altera ; altera_merlin_router           ; 18.1    ; N/A          ; N/A          ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_router:router                                                                                                              ; soc_system_sph.qsys ;
; Altera ; altera_merlin_router           ; 18.1    ; N/A          ; N/A          ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_router:router_001                                                                                                          ; soc_system_sph.qsys ;
; Altera ; altera_merlin_router           ; 18.1    ; N/A          ; N/A          ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_router_002:router_002                                                                                                      ; soc_system_sph.qsys ;
; Altera ; altera_merlin_router           ; 18.1    ; N/A          ; N/A          ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_router_002:router_003                                                                                                      ; soc_system_sph.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 18.1    ; N/A          ; N/A          ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                        ; soc_system_sph.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 18.1    ; N/A          ; N/A          ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                    ; soc_system_sph.qsys ;
; Altera ; altera_merlin_multiplexer      ; 18.1    ; N/A          ; N/A          ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                            ; soc_system_sph.qsys ;
; Altera ; altera_merlin_multiplexer      ; 18.1    ; N/A          ; N/A          ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                        ; soc_system_sph.qsys ;
; Altera ; altera_avalon_pio              ; 18.1    ; N/A          ; N/A          ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_pio_0:pio_0                                                                                                                                                                                     ; soc_system_sph.qsys ;
; Altera ; altera_reset_controller        ; 18.1    ; N/A          ; N/A          ; |soc_system_sph_top_level|soc_system_sph:u0|altera_reset_controller:rst_controller                                                                                                                                                                         ; soc_system_sph.qsys ;
; Altera ; altera_reset_controller        ; 18.1    ; N/A          ; N/A          ; |soc_system_sph_top_level|soc_system_sph:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                     ; soc_system_sph.qsys ;
; Altera ; altera_reset_controller        ; 18.1    ; N/A          ; N/A          ; |soc_system_sph_top_level|soc_system_sph:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                     ; soc_system_sph.qsys ;
+--------+--------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                 ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                   ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                   ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                   ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                   ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                   ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                     ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                     ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                     ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                     ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                  ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; soc_system_sph:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; soc_system_sph:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; soc_system_sph:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; soc_system_sph:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 4                                                                                                       ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86]              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[24..31]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_chipselect_pre                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[10..31]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_chipselect_pre                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|waitrequest_reset_override                                                                                    ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|waitrequest_reset_override                                                                                   ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                 ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]                 ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]              ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]              ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]      ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]              ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]      ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]               ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]            ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]            ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]            ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]    ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_channel[1]                                                                                   ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[0]                                                                                ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[1]                                                                                   ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[0]                                                                                ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][32]                                                                                                         ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][26]                                                                                                         ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][29]                                                                                                         ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                      ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][25]                                                                                                         ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                      ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][28]                                                                                                         ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                      ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][30]                                                                                                         ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                      ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][27]                                                                                                         ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                      ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][24]                                                                                                         ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                      ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][13]                                                                                                       ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][29]                                                                                                       ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][32]                                                                                                       ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][21]                                                                                                       ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][26]                                                                                                       ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][10]                                                                                                       ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][18]                                                                                                       ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][27]                                                                                                       ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][28]                                                                                                       ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][17]                                                                                                       ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][30]                                                                                                       ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][12]                                                                                                       ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][24]                                                                                                       ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][31]                                                                                                       ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][16]                                                                                                       ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][23]                                                                                                       ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][25]                                                                                                       ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][19]                                                                                                       ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][15]                                                                                                       ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][11]                                                                                                       ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][14]                                                                                                       ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][22]                                                                                                    ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][20]                                                                                                       ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][22]                                                                                                    ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[0]                                                                                       ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                    ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                         ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][57]                                                                                                           ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                        ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][22]                                                                                                       ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][57]                                                                                                         ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][60]                                                                                                      ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][60]                                                                                                         ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][57]                                                                                                      ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][60]                                                                                                           ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][57]                                                                                                        ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][11]                                                                                                       ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][12]                                                                                                       ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][13]                                                                                                       ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][14]                                                                                                       ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][15]                                                                                                       ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][16]                                                                                                       ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][17]                                                                                                       ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][18]                                                                                                       ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][19]                                                                                                       ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][20]                                                                                                       ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][21]                                                                                                       ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][22]                                                                                                       ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][23]                                                                                                       ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][24]                                                                                                       ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][25]                                                                                                       ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][26]                                                                                                       ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][27]                                                                                                       ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][28]                                                                                                       ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][29]                                                                                                       ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][30]                                                                                                       ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][31]                                                                                                       ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][32]                                                                                                       ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][33]                                                                                                       ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][25]                                                                                                         ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][24]                                                                                                      ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][26]                                                                                                         ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][24]                                                                                                      ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][27]                                                                                                         ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][24]                                                                                                      ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][28]                                                                                                         ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][24]                                                                                                      ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][29]                                                                                                         ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][24]                                                                                                      ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][30]                                                                                                         ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][24]                                                                                                      ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][31]                                                                                                         ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][24]                                                                                                      ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][32]                                                                                                         ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][24]                                                                                                      ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][33]                                                                                                         ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][24]                                                                                                      ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]               ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]    ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]               ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]    ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                 ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]      ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                 ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]      ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]      ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]   ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]      ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]   ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]    ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]    ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][63]                                                                                                           ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                        ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][63]                                                                                                         ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][64]                                                                                                      ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][33]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][24]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][64]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][63]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                           ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                           ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..20]   ; Lost fanout                                                                                                                                                                                                                                      ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6] ; Lost fanout                                                                                                                                                                                                                                      ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..20]     ; Lost fanout                                                                                                                                                                                                                                      ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6]   ; Lost fanout                                                                                                                                                                                                                                      ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5..20]                               ; Lost fanout                                                                                                                                                                                                                                      ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]           ; Lost fanout                                                                                                                                                                                                                                      ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..20]       ; Lost fanout                                                                                                                                                                                                                                      ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]           ; Lost fanout                                                                                                                                                                                                                                      ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]           ; Lost fanout                                                                                                                                                                                                                                      ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]           ; Lost fanout                                                                                                                                                                                                                                      ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]           ; Lost fanout                                                                                                                                                                                                                                      ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]             ; Lost fanout                                                                                                                                                                                                                                      ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..20]         ; Lost fanout                                                                                                                                                                                                                                      ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]             ; Lost fanout                                                                                                                                                                                                                                      ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]             ; Lost fanout                                                                                                                                                                                                                                      ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]             ; Lost fanout                                                                                                                                                                                                                                      ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]             ; Lost fanout                                                                                                                                                                                                                                      ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|waitrequest_reset_override                                                                                      ; Merged with soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                ;
; Total Number of Removed Registers = 267                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                      ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20] ; Lost Fanouts              ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],   ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],   ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],   ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],   ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],   ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],   ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],   ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],   ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],   ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],   ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],    ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],    ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],    ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],    ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],    ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],    ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6], ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5], ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4], ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20],                               ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19],                               ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18],                               ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17],                               ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16],                               ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15],                               ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14],                               ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13],                               ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[12],                               ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11],                               ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10],                               ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9],                                ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8],                                ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7],                                ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6],                                ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5],                                ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],        ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],       ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],       ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],       ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],       ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],       ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],       ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],       ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],       ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],       ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],       ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],       ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],        ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],        ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],        ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],        ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],        ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],        ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4],        ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]         ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]   ; Lost Fanouts              ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],     ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],     ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],     ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],     ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],     ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],     ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],     ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],     ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],     ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],     ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],      ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],      ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],      ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],      ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],      ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],      ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],   ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],   ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],   ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],          ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],         ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],         ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],         ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],         ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],         ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],         ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],         ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],         ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],         ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],         ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],         ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],          ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],          ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],          ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],          ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],          ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],          ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4],          ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]           ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg   ; Stuck at GND              ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][64],                                                                                                        ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][64],                                                                                                        ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][63],                                                                                                        ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                         ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                          ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg ; Stuck at GND              ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][64],                                                                                                      ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][64],                                                                                                      ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][63],                                                                                                      ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                       ;
;                                                                                                                                                                                                                                    ;                           ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                        ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]            ; Stuck at GND              ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][86],                                                                                                        ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                         ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]          ; Stuck at GND              ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][86],                                                                                                      ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                       ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[31]                                                                                        ; Stuck at GND              ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                       ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[24]                                                                                        ; Stuck at GND              ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][24]                                                                                                       ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                       ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[10]                                                                                      ; Stuck at GND              ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                       ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]        ; Stuck at GND              ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                       ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]      ; Stuck at GND              ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]  ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                       ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                    ; Stuck at VCC              ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                       ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                        ; Stuck at VCC              ; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                  ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 512   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 434   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 298   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                          ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; soc_system_sph:u0|soc_system_sph_led_pio:led_pio|data_out[0]                                                                                                               ; 2       ;
; soc_system_sph:u0|soc_system_sph_led_pio:led_pio|data_out[1]                                                                                                               ; 2       ;
; soc_system_sph:u0|soc_system_sph_led_pio:led_pio|data_out[2]                                                                                                               ; 2       ;
; soc_system_sph:u0|soc_system_sph_led_pio:led_pio|data_out[3]                                                                                                               ; 2       ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable                                  ; 28      ;
; soc_system_sph:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                            ; 407     ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]     ; 2       ;
; soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 2       ;
; soc_system_sph:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                            ; 21      ;
; soc_system_sph:u0|soc_system_sph_pio_0:pio_0|data_out[0]                                                                                                                   ; 2       ;
; soc_system_sph:u0|soc_system_sph_pio_0:pio_0|data_out[1]                                                                                                                   ; 2       ;
; soc_system_sph:u0|soc_system_sph_pio_0:pio_0|data_out[2]                                                                                                                   ; 2       ;
; soc_system_sph:u0|soc_system_sph_pio_0:pio_0|data_out[3]                                                                                                                   ; 2       ;
; soc_system_sph:u0|soc_system_sph_pio_0:pio_0|data_out[4]                                                                                                                   ; 2       ;
; soc_system_sph:u0|soc_system_sph_pio_0:pio_0|data_out[5]                                                                                                                   ; 2       ;
; soc_system_sph:u0|soc_system_sph_pio_0:pio_0|data_out[6]                                                                                                                   ; 2       ;
; soc_system_sph:u0|soc_system_sph_pio_0:pio_0|data_out[7]                                                                                                                   ; 2       ;
; soc_system_sph:u0|soc_system_sph_pio_0:pio_0|data_out[8]                                                                                                                   ; 2       ;
; soc_system_sph:u0|soc_system_sph_pio_0:pio_0|data_out[9]                                                                                                                   ; 2       ;
; soc_system_sph:u0|soc_system_sph_pio_0:pio_0|data_out[10]                                                                                                                  ; 2       ;
; soc_system_sph:u0|soc_system_sph_pio_0:pio_0|data_out[11]                                                                                                                  ; 2       ;
; soc_system_sph:u0|soc_system_sph_pio_0:pio_0|data_out[12]                                                                                                                  ; 2       ;
; soc_system_sph:u0|soc_system_sph_pio_0:pio_0|data_out[13]                                                                                                                  ; 2       ;
; soc_system_sph:u0|soc_system_sph_pio_0:pio_0|data_out[14]                                                                                                                  ; 2       ;
; soc_system_sph:u0|soc_system_sph_pio_0:pio_0|data_out[15]                                                                                                                  ; 2       ;
; soc_system_sph:u0|soc_system_sph_pio_0:pio_0|data_out[16]                                                                                                                  ; 2       ;
; soc_system_sph:u0|soc_system_sph_pio_0:pio_0|data_out[17]                                                                                                                  ; 2       ;
; soc_system_sph:u0|soc_system_sph_pio_0:pio_0|data_out[18]                                                                                                                  ; 2       ;
; soc_system_sph:u0|soc_system_sph_pio_0:pio_0|data_out[19]                                                                                                                  ; 2       ;
; soc_system_sph:u0|soc_system_sph_pio_0:pio_0|data_out[20]                                                                                                                  ; 2       ;
; soc_system_sph:u0|soc_system_sph_pio_0:pio_0|data_out[21]                                                                                                                  ; 2       ;
; soc_system_sph:u0|soc_system_sph_pio_0:pio_0|data_out[22]                                                                                                                  ; 2       ;
; soc_system_sph:u0|soc_system_sph_pio_0:pio_0|data_out[23]                                                                                                                  ; 2       ;
; soc_system_sph:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                             ; 1       ;
; soc_system_sph:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                             ; 1       ;
; soc_system_sph:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                             ; 1       ;
; soc_system_sph:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                             ; 1       ;
; Total number of inverted registers = 37                                                                                                                                    ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[1]                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|wait_latency_counter[0]                                                                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9]                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector6                                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector11                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal ;
+-----------------------------------------+--------+------+-----------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                ;
+-----------------------------------------+--------+------+-----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                 ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                 ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                 ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                 ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                 ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                 ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                 ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                 ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                 ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                 ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                 ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                 ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                 ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                 ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                 ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                 ;
+-----------------------------------------+--------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                     ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                      ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                      ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                      ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                      ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                      ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                      ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                      ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                      ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                      ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                      ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                      ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                      ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                      ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                      ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                      ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                      ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|i_acl_pipeline_keep_going_add_one_valid_fifo:thei_acl_pipeline_keep_going_add_one_valid_fifo ;
+-----------------------------------------+--------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                                                                                  ;
+-----------------------------------------+--------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                                                                                   ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                                                                                   ;
+-----------------------------------------+--------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|i_acl_pipeline_keep_going_add_one_sr:thei_acl_pipeline_keep_going_add_one_sr ;
+-----------------------------------------+--------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                                                                  ;
+-----------------------------------------+--------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                                                                   ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                                                                   ;
+-----------------------------------------+--------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                                ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                                 ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                                 ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|add_one_B1_start_merge:theadd_one_B1_start_merge ;
+-----------------------------------------+--------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                                                                                 ;
+-----------------------------------------+--------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                                                                                  ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                                                                                  ;
+-----------------------------------------+--------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|add_one_B1_start_branch:theadd_one_B1_start_branch ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                                                                                   ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                                                                                    ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                                                                                    ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                    ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                                                                                    ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                    ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                    ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                                                                                    ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                    ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                    ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                                                                                    ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                                                                                    ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                                                                                    ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                                                                                    ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                    ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                                                                                    ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                                                                                    ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                                                                                                     ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                                                                                                      ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                                                                                                      ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                                                                                                                                                                                                         ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                                                                                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                                                                                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                                                                                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                                                                                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                                                                                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                                                                                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                                                                                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                                                                                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x|i_acl_pipeline_keep_going_add_one6:thei_acl_pipeline_keep_going_add_one ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x|i_acl_push_i1_notexitcond_add_one8:thei_acl_push_i1_notexitcond_add_one ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one10:thei_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one_aunroll_x ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|add_one_B1_start_merge_reg:theadd_one_B1_start_merge_reg ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                                                                                                                                                               ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_iowr_bl_return_unnamed_add_one2_add_one13:thei_iowr_bl_return_unnamed_add_one2_add_one ;
+-----------------------------------------+--------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+--------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                                                                                                                                                                                               ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+--------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_iord_bl_do_unnamed_add_one1_add_one12:thei_iord_bl_do_unnamed_add_one1_add_one_aunroll_x ;
+-----------------------------------------+--------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+--------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                                                                                                                                                                                                 ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+--------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce ;
+-----------------------------------------+--------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                                    ;
+-----------------------------------------+--------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                                     ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                                     ;
+-----------------------------------------+--------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|add_one_B0_runOnce_branch:theadd_one_B0_runOnce_branch ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                                                                                           ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                                                                                            ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                                                                                            ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                                                                                                             ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                                                                                                              ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                                                                                                              ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|add_one_B0_runOnce_merge_reg:theadd_one_B0_runOnce_merge_reg ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                                                                                                                                                                           ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|i_acl_push_i1_wt_limpush_add_one2:thei_acl_push_i1_wt_limpush_add_one ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                                                                                                                                                                                    ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                                                                                                                                                                                    ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                                                    ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                                                                                                                                                                                    ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                                                    ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                                                    ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                                                                                                                                                                                    ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                                                    ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                                                    ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                                                                                                                                                                                    ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                                                                                                                                                                                    ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                                                                                                                                                                                    ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                                                                                                                                                                                    ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                                                    ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                                                                                                                                                                                    ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|i_acl_push_i1_wt_limpush_add_one2:thei_acl_push_i1_wt_limpush_add_one|acl_push:thei_acl_push_i1_wt_limpush_add_one3|acl_token_fifo_counter:fifo ;
+---------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER   ; on    ; -    ; valid_counter[0]                                                                                                                                                                                                                                                                                                                                                                                                    ;
; MAX_FANOUT          ; 1     ; -    ; valid_counter[0]                                                                                                                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER ; on    ; -    ; valid_counter[0]                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|i_acl_push_i1_wt_limpush_add_one2:thei_acl_push_i1_wt_limpush_add_one|i_acl_push_i1_wt_limpush_add_one_reg:thei_acl_push_i1_wt_limpush_add_one_reg ;
+-----------------------------------------+--------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+--------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                 ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+--------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|i_acl_pop_i1_wt_limpop_add_one0:thei_acl_pop_i1_wt_limpop_add_one ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                                                                                                                                                                                ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|i_acl_pop_i1_wt_limpop_add_one0:thei_acl_pop_i1_wt_limpop_add_one|i_acl_pop_i1_wt_limpop_add_one_reg:thei_acl_pop_i1_wt_limpop_add_one_reg ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                         ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|add_one_B0_runOnce_merge:theadd_one_B0_runOnce_merge ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                                                                                         ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                                                                                          ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                                                                                          ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                          ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                                                                                          ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                          ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                          ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                                                                                          ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                          ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                          ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                                                                                          ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                                                                                          ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                                                                                          ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                                                                                          ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                          ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                                                                                          ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                                                                                          ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                             ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                              ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                              ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                              ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                              ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                              ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                              ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                              ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                              ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                              ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                              ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                              ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                              ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                              ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                              ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                              ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                              ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                  ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                   ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                   ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|i_acl_pipeline_keep_going_add_one_valid_fifo:thei_acl_pipeline_keep_going_add_one_valid_fifo ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                                                                                               ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                                                                                                ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                                                                                                ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|i_acl_pipeline_keep_going_add_one_sr:thei_acl_pipeline_keep_going_add_one_sr ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                                                                               ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                                                                                ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                                                                                ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start ;
+-----------------------------------------+--------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                                             ;
+-----------------------------------------+--------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                                              ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                                              ;
+-----------------------------------------+--------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|add_one_B1_start_merge:theadd_one_B1_start_merge ;
+-----------------------------------------+--------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                                                                                              ;
+-----------------------------------------+--------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                                                                                               ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                                                                                               ;
+-----------------------------------------+--------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|add_one_B1_start_branch:theadd_one_B1_start_branch ;
+-----------------------------------------+--------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                                                                                                ;
+-----------------------------------------+--------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                                                                                                 ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                                                                                                 ;
+-----------------------------------------+--------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region ;
+-----------------------------------------+--------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                                                                                                                  ;
+-----------------------------------------+--------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                                                                                                                   ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                                                                                                                   ;
+-----------------------------------------+--------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x ;
+-----------------------------------------+--------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+--------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                                                                                                                                                                                                                      ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                                                                                                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                                                                                                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                                                                                                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                                                                                                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                                                                                                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                                                                                                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                                                                                                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                                                                                                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+--------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x|i_acl_pipeline_keep_going_add_one6:thei_acl_pipeline_keep_going_add_one ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x|i_acl_push_i1_notexitcond_add_one8:thei_acl_push_i1_notexitcond_add_one ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one10:thei_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one_aunroll_x ;
+-----------------------------------------+--------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+--------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+--------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|add_one_B1_start_merge_reg:theadd_one_B1_start_merge_reg ;
+-----------------------------------------+--------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+--------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                                                                                                                                                                            ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+--------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_iowr_bl_return_unnamed_add_one2_add_one13:thei_iowr_bl_return_unnamed_add_one2_add_one ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                                                                                                                                                                                                            ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                                                                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                                                                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                                                                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                                                                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                                                                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                                                                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                                                                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                                                                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_iord_bl_do_unnamed_add_one1_add_one12:thei_iord_bl_do_unnamed_add_one1_add_one_aunroll_x ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                                                                                                                                                                                                              ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                                                 ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                                                  ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                                                  ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                                                  ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|add_one_B0_runOnce_branch:theadd_one_B0_runOnce_branch ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                                                                                                        ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                                                                                                         ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                                                                                                         ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                                                                                                                          ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                                                                                                                           ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                                                                                                                           ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|add_one_B0_runOnce_merge_reg:theadd_one_B0_runOnce_merge_reg ;
+-----------------------------------------+--------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+--------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                                                                                                                                                                                        ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                                                                                                                                                                                        ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                                                        ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                                                                                                                                                                                        ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                                                        ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                                                        ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                                                                                                                                                                                        ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                                                        ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                                                        ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                                                                                                                                                                                        ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                                                                                                                                                                                        ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                                                                                                                                                                                        ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                                                                                                                                                                                        ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                                                        ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                                                                                                                                                                                        ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+--------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|i_acl_push_i1_wt_limpush_add_one2:thei_acl_push_i1_wt_limpush_add_one ;
+-----------------------------------------+--------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+--------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                                                                                                                                                                                                 ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+--------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|i_acl_push_i1_wt_limpush_add_one2:thei_acl_push_i1_wt_limpush_add_one|acl_push:thei_acl_push_i1_wt_limpush_add_one3|acl_token_fifo_counter:fifo ;
+---------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER   ; on    ; -    ; valid_counter[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; MAX_FANOUT          ; 1     ; -    ; valid_counter[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER ; on    ; -    ; valid_counter[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|i_acl_push_i1_wt_limpush_add_one2:thei_acl_push_i1_wt_limpush_add_one|i_acl_push_i1_wt_limpush_add_one_reg:thei_acl_push_i1_wt_limpush_add_one_reg ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                              ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|i_acl_pop_i1_wt_limpop_add_one0:thei_acl_pop_i1_wt_limpop_add_one ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                                                                                                                                                                                             ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                                                                                                                                                                                             ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                                                             ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                                                                                                                                                                                             ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                                                             ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                                                             ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                                                                                                                                                                                             ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                                                             ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                                                             ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                                                                                                                                                                                             ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                                                                                                                                                                                             ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                                                                                                                                                                                             ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                                                                                                                                                                                             ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                                                             ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                                                                                                                                                                                             ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|i_acl_pop_i1_wt_limpop_add_one0:thei_acl_pop_i1_wt_limpop_add_one|i_acl_pop_i1_wt_limpop_add_one_reg:thei_acl_pop_i1_wt_limpop_add_one_reg ;
+-----------------------------------------+--------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+--------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                      ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+--------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|add_one_B0_runOnce_merge:theadd_one_B0_runOnce_merge ;
+-----------------------------------------+--------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                                                                                                      ;
+-----------------------------------------+--------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                                                                                                       ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                                                                                                       ;
+-----------------------------------------+--------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+---------------------------------------+-----------------------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                 ; From ; To                                                                                                                   ;
+---------------------------------------+-----------------------+------+----------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_hps_pll ; -    ; -                                                                                                                    ;
; IP_TOOL_VERSION                       ; 18.1                  ; -    ; -                                                                                                                    ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                   ; -    ; -                                                                                                                    ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF                   ; -    ; -                                                                                                                    ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF                   ; -    ; -                                                                                                                    ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                   ; -    ; -                                                                                                                    ;
+---------------------------------------+-----------------------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+---------------------------------------+----------------------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                            ; From ; To                                                                                                      ;
+---------------------------------------+----------------------------------+------+---------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_ddr3_hard_phy_core ; -    ; -                                                                                                       ;
; IP_TOOL_VERSION                       ; 18.1                             ; -    ; -                                                                                                       ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                              ; -    ; -                                                                                                       ;
+---------------------------------------+----------------------------------+------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                  ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                  ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                            ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                                      ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100   ; -    ; -                                                                                                                                                                       ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                                    ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_oct ; -    ; -                                                                                                                                     ;
; IP_TOOL_VERSION                       ; 18.1              ; -    ; -                                                                                                                                     ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                                     ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                                     ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                                     ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                                     ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                                    ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_dll ; -    ; -                                                                                                                                     ;
; IP_TOOL_VERSION                       ; 18.1              ; -    ; -                                                                                                                                     ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                                     ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                                     ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                                     ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                                     ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                              ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                           ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                  ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                               ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                              ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                           ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                  ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                               ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_sph:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|i_acl_pipeline_keep_going_add_one_valid_fifo:thei_acl_pipeline_keep_going_add_one_valid_fifo|acl_data_fifo:thei_acl_pipeline_keep_going_add_one_valid_fifo ;
+---------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value                            ; Type                                                                                                                                                                                                                                                                                                     ;
+---------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 2                                ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; DEPTH               ; 1                                ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; STRICT_DEPTH        ; 0                                ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; ALLOW_FULL_WRITE    ; 0                                ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; INITIALIZE_TO_VALID ; 0                                ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; INITIAL_FIFO_VALUE  ; 00000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                                                                                                                                                          ;
; IMPL                ; passthrough                      ; String                                                                                                                                                                                                                                                                                                   ;
; ALMOST_FULL_VALUE   ; 0                                ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; LPM_HINT            ; unused                           ; String                                                                                                                                                                                                                                                                                                   ;
; BACK_LL_REG_DEPTH   ; 2                                ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; ACL_FIFO_IMPL       ; basic                            ; String                                                                                                                                                                                                                                                                                                   ;
+---------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x|i_acl_pipeline_keep_going_add_one6:thei_acl_pipeline_keep_going_add_one|acl_pipeline:thei_acl_pipeline_keep_going_add_one7 ;
+----------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FIFO_DEPTH     ; 0               ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; STYLE          ; NON_SPECULATIVE ; String                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; ENABLED        ; 1               ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x|i_acl_pipeline_keep_going_add_one6:thei_acl_pipeline_keep_going_add_one|acl_pipeline:thei_acl_pipeline_keep_going_add_one7|acl_staging_reg:asr ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x|i_acl_pipeline_keep_going_add_one6:thei_acl_pipeline_keep_going_add_one|acl_dspba_buffer:thepassthru ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x|i_acl_push_i1_notexitcond_add_one8:thei_acl_push_i1_notexitcond_add_one|acl_push:thei_acl_push_i1_notexitcond_add_one9 ;
+-------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH              ; 8        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; FIFO_DEPTH              ; 0        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; MIN_FIFO_LATENCY        ; 0        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; STYLE                   ; REGULAR  ; String                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; STALLFREE               ; 1        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; ENABLED                 ; 1        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; INF_LOOP                ; 0        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; INF_LOOP_INITIALIZATION ; 00000000 ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; RAM_FIFO_DEPTH_INC      ; 0        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one10:thei_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one_aunroll_x|acl_enable_sink:thei_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one11 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH                ; 16    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; PIPELINE_DEPTH            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; SCHEDULEII                ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; IP_PIPELINE_LATENCY_PLUS1 ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; ZERO_LATENCY_OFFSET       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_iowr_bl_return_unnamed_add_one2_add_one13:thei_iowr_bl_return_unnamed_add_one2_add_one|st_write:theiowr ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH                  ; 64    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                             ;
; NON_BLOCKING                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                             ;
; FIFOSIZE_WIDTH              ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                             ;
; EFI_LATENCY                 ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                             ;
; ENABLED                     ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                             ;
; ACK_AS_VALID                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                             ;
; DELAY_READY                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                             ;
; ACL_PROFILE                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                             ;
; ACL_PROFILE_INCREMENT_WIDTH ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_iord_bl_do_unnamed_add_one1_add_one12:thei_iord_bl_do_unnamed_add_one1_add_one_aunroll_x|st_read:theiord ;
+-----------------------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value                                                            ; Type                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH                  ; 64                                                               ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; INIT                        ; 0                                                                ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; INIT_VAL                    ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                                                                                                                                                                                  ;
; NON_BLOCKING                ; 0                                                                ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; FIFOSIZE_WIDTH              ; 32                                                               ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; ACL_PROFILE                 ; 0                                                                ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; ACL_PROFILE_INCREMENT_WIDTH ; 32                                                               ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|i_acl_push_i1_wt_limpush_add_one2:thei_acl_push_i1_wt_limpush_add_one|acl_push:thei_acl_push_i1_wt_limpush_add_one3 ;
+-------------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH              ; 8        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                ;
; FIFO_DEPTH              ; 1        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                ;
; MIN_FIFO_LATENCY        ; 0        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                ;
; STYLE                   ; TOKEN    ; String                                                                                                                                                                                                                                                                                                                                                                                                        ;
; STALLFREE               ; 0        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                ;
; ENABLED                 ; 0        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                ;
; INF_LOOP                ; 0        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                ;
; INF_LOOP_INITIALIZATION ; 00000000 ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                               ;
; RAM_FIFO_DEPTH_INC      ; 0        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|i_acl_push_i1_wt_limpush_add_one2:thei_acl_push_i1_wt_limpush_add_one|acl_push:thei_acl_push_i1_wt_limpush_add_one3|acl_token_fifo_counter:fifo ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEPTH            ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; STRICT_DEPTH     ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; ALLOW_FULL_WRITE ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|i_acl_pop_i1_wt_limpop_add_one0:thei_acl_pop_i1_wt_limpop_add_one|acl_pop:thei_acl_pop_i1_wt_limpop_add_one1 ;
+-------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                ;
; STYLE             ; REGULAR ; String                                                                                                                                                                                                                                                                                                                                                                                                        ;
; COALESCE_DISTANCE ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                ;
; INF_LOOP          ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|i_acl_pipeline_keep_going_add_one_valid_fifo:thei_acl_pipeline_keep_going_add_one_valid_fifo|acl_data_fifo:thei_acl_pipeline_keep_going_add_one_valid_fifo ;
+---------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value                            ; Type                                                                                                                                                                                                                                                                                                                  ;
+---------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 2                                ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; DEPTH               ; 1                                ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; STRICT_DEPTH        ; 0                                ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; ALLOW_FULL_WRITE    ; 0                                ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; INITIALIZE_TO_VALID ; 0                                ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; INITIAL_FIFO_VALUE  ; 00000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                                                                                                                                                                       ;
; IMPL                ; passthrough                      ; String                                                                                                                                                                                                                                                                                                                ;
; ALMOST_FULL_VALUE   ; 0                                ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; LPM_HINT            ; unused                           ; String                                                                                                                                                                                                                                                                                                                ;
; BACK_LL_REG_DEPTH   ; 2                                ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; ACL_FIFO_IMPL       ; basic                            ; String                                                                                                                                                                                                                                                                                                                ;
+---------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x|i_acl_pipeline_keep_going_add_one6:thei_acl_pipeline_keep_going_add_one|acl_pipeline:thei_acl_pipeline_keep_going_add_one7 ;
+----------------+-----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FIFO_DEPTH     ; 0               ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; STYLE          ; NON_SPECULATIVE ; String                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; ENABLED        ; 1               ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x|i_acl_pipeline_keep_going_add_one6:thei_acl_pipeline_keep_going_add_one|acl_pipeline:thei_acl_pipeline_keep_going_add_one7|acl_staging_reg:asr ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x|i_acl_pipeline_keep_going_add_one6:thei_acl_pipeline_keep_going_add_one|acl_dspba_buffer:thepassthru ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x|i_acl_push_i1_notexitcond_add_one8:thei_acl_push_i1_notexitcond_add_one|acl_push:thei_acl_push_i1_notexitcond_add_one9 ;
+-------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH              ; 8        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; FIFO_DEPTH              ; 0        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; MIN_FIFO_LATENCY        ; 0        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; STYLE                   ; REGULAR  ; String                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; STALLFREE               ; 1        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; ENABLED                 ; 1        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; INF_LOOP                ; 0        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; INF_LOOP_INITIALIZATION ; 00000000 ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; RAM_FIFO_DEPTH_INC      ; 0        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one10:thei_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one_aunroll_x|acl_enable_sink:thei_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one11 ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH                ; 16    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; PIPELINE_DEPTH            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; SCHEDULEII                ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; IP_PIPELINE_LATENCY_PLUS1 ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; ZERO_LATENCY_OFFSET       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_iowr_bl_return_unnamed_add_one2_add_one13:thei_iowr_bl_return_unnamed_add_one2_add_one|st_write:theiowr ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH                  ; 64    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                          ;
; NON_BLOCKING                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                          ;
; FIFOSIZE_WIDTH              ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                          ;
; EFI_LATENCY                 ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                          ;
; ENABLED                     ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                          ;
; ACK_AS_VALID                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                          ;
; DELAY_READY                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                          ;
; ACL_PROFILE                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                          ;
; ACL_PROFILE_INCREMENT_WIDTH ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_iord_bl_do_unnamed_add_one1_add_one12:thei_iord_bl_do_unnamed_add_one1_add_one_aunroll_x|st_read:theiord ;
+-----------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value                                                            ; Type                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH                  ; 64                                                               ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; INIT                        ; 0                                                                ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; INIT_VAL                    ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                                                                                                                                                                                               ;
; NON_BLOCKING                ; 0                                                                ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; FIFOSIZE_WIDTH              ; 32                                                               ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; ACL_PROFILE                 ; 0                                                                ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; ACL_PROFILE_INCREMENT_WIDTH ; 32                                                               ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|i_acl_push_i1_wt_limpush_add_one2:thei_acl_push_i1_wt_limpush_add_one|acl_push:thei_acl_push_i1_wt_limpush_add_one3 ;
+-------------------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH              ; 8        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                             ;
; FIFO_DEPTH              ; 1        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                             ;
; MIN_FIFO_LATENCY        ; 0        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                             ;
; STYLE                   ; TOKEN    ; String                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; STALLFREE               ; 0        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                             ;
; ENABLED                 ; 0        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                             ;
; INF_LOOP                ; 0        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                             ;
; INF_LOOP_INITIALIZATION ; 00000000 ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                            ;
; RAM_FIFO_DEPTH_INC      ; 0        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|i_acl_push_i1_wt_limpush_add_one2:thei_acl_push_i1_wt_limpush_add_one|acl_push:thei_acl_push_i1_wt_limpush_add_one3|acl_token_fifo_counter:fifo ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEPTH            ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; STRICT_DEPTH     ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; ALLOW_FULL_WRITE ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_add_one:add_one|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|i_acl_pop_i1_wt_limpop_add_one0:thei_acl_pop_i1_wt_limpop_add_one|acl_pop:thei_acl_pop_i1_wt_limpop_add_one1 ;
+-------------------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                             ;
; STYLE             ; REGULAR ; String                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; COALESCE_DISTANCE ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                             ;
; INF_LOOP          ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; F2S_Width      ; 0     ; Signed Integer                                                   ;
; S2F_Width      ; 0     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+----------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value     ; Type                                                                                                                                                                     ;
+----------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY              ; Cyclone V ; String                                                                                                                                                                   ;
; IS_HHP_HPS                 ; true      ; String                                                                                                                                                                   ;
; GENERIC_PLL                ; true      ; String                                                                                                                                                                   ;
; REF_CLK_FREQ               ; 25.0 MHz  ; String                                                                                                                                                                   ;
; REF_CLK_PERIOD_PS          ; 40000     ; Signed Integer                                                                                                                                                           ;
; PLL_MEM_CLK_FREQ_STR       ; 400.0 MHz ; String                                                                                                                                                                   ;
; PLL_WRITE_CLK_FREQ_STR     ; 400.0 MHz ; String                                                                                                                                                                   ;
; PLL_DR_CLK_FREQ_STR        ;           ; String                                                                                                                                                                   ;
; PLL_MEM_CLK_FREQ_SIM_STR   ; 2500 ps   ; String                                                                                                                                                                   ;
; PLL_WRITE_CLK_FREQ_SIM_STR ; 2500 ps   ; String                                                                                                                                                                   ;
; PLL_DR_CLK_FREQ_SIM_STR    ; 0 ps      ; String                                                                                                                                                                   ;
; MEM_CLK_PHASE              ; 0 ps      ; String                                                                                                                                                                   ;
; WRITE_CLK_PHASE            ; 1875 ps   ; String                                                                                                                                                                   ;
; DR_CLK_PHASE               ;           ; String                                                                                                                                                                   ;
+----------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+--------------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value            ; Type                                                                                                                                                  ;
+--------------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V        ; String                                                                                                                                                ;
; IS_HHP_HPS                           ; true             ; String                                                                                                                                                ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0                ; Signed Integer                                                                                                                                        ;
; OCT_TERM_CONTROL_WIDTH               ; 16               ; Signed Integer                                                                                                                                        ;
; MEM_IF_ADDR_WIDTH                    ; 15               ; Signed Integer                                                                                                                                        ;
; MEM_IF_BANKADDR_WIDTH                ; 3                ; Signed Integer                                                                                                                                        ;
; MEM_IF_CK_WIDTH                      ; 1                ; Signed Integer                                                                                                                                        ;
; MEM_IF_CLK_EN_WIDTH                  ; 1                ; Signed Integer                                                                                                                                        ;
; MEM_IF_CS_WIDTH                      ; 1                ; Signed Integer                                                                                                                                        ;
; MEM_IF_DM_WIDTH                      ; 4                ; Signed Integer                                                                                                                                        ;
; MEM_IF_CONTROL_WIDTH                 ; 1                ; Signed Integer                                                                                                                                        ;
; MEM_IF_DQ_WIDTH                      ; 32               ; Signed Integer                                                                                                                                        ;
; MEM_IF_DQS_WIDTH                     ; 4                ; Signed Integer                                                                                                                                        ;
; MEM_IF_READ_DQS_WIDTH                ; 4                ; Signed Integer                                                                                                                                        ;
; MEM_IF_WRITE_DQS_WIDTH               ; 4                ; Signed Integer                                                                                                                                        ;
; MEM_IF_ODT_WIDTH                     ; 1                ; Signed Integer                                                                                                                                        ;
; DLL_DELAY_CTRL_WIDTH                 ; 7                ; Signed Integer                                                                                                                                        ;
; SCC_DATA_WIDTH                       ; 1                ; Signed Integer                                                                                                                                        ;
; READ_VALID_FIFO_SIZE                 ; 16               ; Signed Integer                                                                                                                                        ;
; READ_FIFO_SIZE                       ; 8                ; Signed Integer                                                                                                                                        ;
; MR1_ODS                              ; 0                ; Signed Integer                                                                                                                                        ;
; MR1_RTT                              ; 3                ; Signed Integer                                                                                                                                        ;
; MR2_RTT_WR                           ; 0                ; Signed Integer                                                                                                                                        ;
; DLL_OFFSET_CTRL_WIDTH                ; 6                ; Signed Integer                                                                                                                                        ;
; CALIB_REG_WIDTH                      ; 8                ; Signed Integer                                                                                                                                        ;
; TB_PROTOCOL                          ; DDR3             ; String                                                                                                                                                ;
; TB_MEM_CLK_FREQ                      ; 400.0            ; String                                                                                                                                                ;
; TB_RATE                              ; FULL             ; String                                                                                                                                                ;
; TB_MEM_DQ_WIDTH                      ; 32               ; String                                                                                                                                                ;
; TB_MEM_DQS_WIDTH                     ; 4                ; String                                                                                                                                                ;
; TB_PLL_DLL_MASTER                    ; true             ; String                                                                                                                                                ;
; FAST_SIM_CALIBRATION                 ; false            ; String                                                                                                                                                ;
; AC_ROM_INIT_FILE_NAME                ; hps_AC_ROM.hex   ; String                                                                                                                                                ;
; INST_ROM_INIT_FILE_NAME              ; hps_inst_ROM.hex ; String                                                                                                                                                ;
+--------------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy ;
+---------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value            ; Type                                                                                                                                                                                            ;
+---------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V        ; String                                                                                                                                                                                          ;
; IS_HHP_HPS                      ; true             ; String                                                                                                                                                                                          ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16               ; Signed Integer                                                                                                                                                                                  ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16               ; Signed Integer                                                                                                                                                                                  ;
; MEM_ADDRESS_WIDTH               ; 15               ; Signed Integer                                                                                                                                                                                  ;
; MEM_BANK_WIDTH                  ; 3                ; Signed Integer                                                                                                                                                                                  ;
; MEM_IF_CS_WIDTH                 ; 1                ; Signed Integer                                                                                                                                                                                  ;
; MEM_CLK_EN_WIDTH                ; 1                ; Signed Integer                                                                                                                                                                                  ;
; MEM_CK_WIDTH                    ; 1                ; Signed Integer                                                                                                                                                                                  ;
; MEM_ODT_WIDTH                   ; 1                ; Signed Integer                                                                                                                                                                                  ;
; MEM_DQS_WIDTH                   ; 4                ; Signed Integer                                                                                                                                                                                  ;
; MEM_DM_WIDTH                    ; 4                ; Signed Integer                                                                                                                                                                                  ;
; MEM_CONTROL_WIDTH               ; 1                ; Signed Integer                                                                                                                                                                                  ;
; MEM_DQ_WIDTH                    ; 32               ; Signed Integer                                                                                                                                                                                  ;
; MEM_READ_DQS_WIDTH              ; 4                ; Signed Integer                                                                                                                                                                                  ;
; MEM_WRITE_DQS_WIDTH             ; 4                ; Signed Integer                                                                                                                                                                                  ;
; DLL_DELAY_CTRL_WIDTH            ; 7                ; Signed Integer                                                                                                                                                                                  ;
; MR1_ODS                         ; 0                ; Signed Integer                                                                                                                                                                                  ;
; MR1_RTT                         ; 3                ; Signed Integer                                                                                                                                                                                  ;
; MR2_RTT_WR                      ; 0                ; Signed Integer                                                                                                                                                                                  ;
; TB_PROTOCOL                     ; DDR3             ; String                                                                                                                                                                                          ;
; TB_MEM_CLK_FREQ                 ; 400.0            ; String                                                                                                                                                                                          ;
; TB_RATE                         ; FULL             ; String                                                                                                                                                                                          ;
; TB_MEM_DQ_WIDTH                 ; 32               ; String                                                                                                                                                                                          ;
; TB_MEM_DQS_WIDTH                ; 4                ; String                                                                                                                                                                                          ;
; TB_PLL_DLL_MASTER               ; true             ; String                                                                                                                                                                                          ;
; FAST_SIM_MODEL                  ; 0                ; Signed Integer                                                                                                                                                                                  ;
; FAST_SIM_CALIBRATION            ; false            ; String                                                                                                                                                                                          ;
; CALIB_REG_WIDTH                 ; 8                ; Signed Integer                                                                                                                                                                                  ;
; AC_ROM_INIT_FILE_NAME           ; hps_AC_ROM.hex   ; String                                                                                                                                                                                          ;
; INST_ROM_INIT_FILE_NAME         ; hps_inst_ROM.hex ; String                                                                                                                                                                                          ;
+---------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads ;
+---------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value     ; Type                                                                                                                                                                                                                                          ;
+---------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V ; String                                                                                                                                                                                                                                        ;
; FAST_SIM_MODEL                  ; 0         ; Signed Integer                                                                                                                                                                                                                                ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16        ; Signed Integer                                                                                                                                                                                                                                ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16        ; Signed Integer                                                                                                                                                                                                                                ;
; MEM_ADDRESS_WIDTH               ; 15        ; Signed Integer                                                                                                                                                                                                                                ;
; MEM_BANK_WIDTH                  ; 3         ; Signed Integer                                                                                                                                                                                                                                ;
; MEM_CHIP_SELECT_WIDTH           ; 1         ; Signed Integer                                                                                                                                                                                                                                ;
; MEM_CLK_EN_WIDTH                ; 1         ; Signed Integer                                                                                                                                                                                                                                ;
; MEM_CK_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                                                                                ;
; MEM_ODT_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                                                                                ;
; MEM_DQS_WIDTH                   ; 4         ; Signed Integer                                                                                                                                                                                                                                ;
; MEM_DM_WIDTH                    ; 4         ; Signed Integer                                                                                                                                                                                                                                ;
; MEM_CONTROL_WIDTH               ; 1         ; Signed Integer                                                                                                                                                                                                                                ;
; MEM_DQ_WIDTH                    ; 32        ; Signed Integer                                                                                                                                                                                                                                ;
; MEM_READ_DQS_WIDTH              ; 4         ; Signed Integer                                                                                                                                                                                                                                ;
; MEM_WRITE_DQS_WIDTH             ; 4         ; Signed Integer                                                                                                                                                                                                                                ;
; DLL_DELAY_CTRL_WIDTH            ; 7         ; Signed Integer                                                                                                                                                                                                                                ;
; ADC_PHASE_SETTING               ; 0         ; Signed Integer                                                                                                                                                                                                                                ;
; ADC_INVERT_PHASE                ; true      ; String                                                                                                                                                                                                                                        ;
; IS_HHP_HPS                      ; true      ; String                                                                                                                                                                                                                                        ;
+---------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads ;
+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                                                                                                                                                                                                                                                                       ;
+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY         ; Cyclone V ; String                                                                                                                                                                                                                                                                                                     ;
; MEM_ADDRESS_WIDTH     ; 15        ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; MEM_BANK_WIDTH        ; 3         ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; MEM_CHIP_SELECT_WIDTH ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; MEM_CLK_EN_WIDTH      ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; MEM_CK_WIDTH          ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; MEM_ODT_WIDTH         ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; MEM_CONTROL_WIDTH     ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; AFI_ADDRESS_WIDTH     ; 60        ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; AFI_BANK_WIDTH        ; 12        ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; AFI_CHIP_SELECT_WIDTH ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; AFI_CLK_EN_WIDTH      ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; AFI_ODT_WIDTH         ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; AFI_CONTROL_WIDTH     ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; DLL_WIDTH             ; 7         ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING     ; 0         ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE      ; true      ; String                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS            ; true      ; String                                                                                                                                                                                                                                                                                                     ;
+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                        ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                              ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                     ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                     ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                     ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER         ; ddio_out_uqe ; Untyped                                                                                                                                                                                                                                                                                                                                     ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                    ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                    ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                    ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                    ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; APB_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                          ;
; APB_ADDR_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                          ;
; AVL_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                          ;
; AVL_ADDR_WIDTH     ; 16    ; Signed Integer                                                                                                                                                                                          ;
; AVL_MMR_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                                                                                          ;
; AVL_MMR_ADDR_WIDTH ; 8     ; Signed Integer                                                                                                                                                                                          ;
; MEM_IF_DQS_WIDTH   ; 4     ; Signed Integer                                                                                                                                                                                          ;
; MEM_IF_DQ_WIDTH    ; 32    ; Signed Integer                                                                                                                                                                                          ;
; MEM_IF_DM_WIDTH    ; 4     ; Signed Integer                                                                                                                                                                                          ;
; MEM_IF_CS_WIDTH    ; 1     ; Signed Integer                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+-----------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value                                                            ; Type                                                                                                                                    ;
+-----------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AVL_SIZE_WIDTH                          ; 3                                                                ; Signed Integer                                                                                                                          ;
; AVL_ADDR_WIDTH                          ; 27                                                               ; Signed Integer                                                                                                                          ;
; AVL_DATA_WIDTH                          ; 64                                                               ; Signed Integer                                                                                                                          ;
; MEM_IF_CLK_PAIR_COUNT                   ; 1                                                                ; Signed Integer                                                                                                                          ;
; MEM_IF_CS_WIDTH                         ; 1                                                                ; Signed Integer                                                                                                                          ;
; MEM_IF_DQS_WIDTH                        ; 4                                                                ; Signed Integer                                                                                                                          ;
; MEM_IF_CHIP_BITS                        ; 1                                                                ; Signed Integer                                                                                                                          ;
; AFI_ADDR_WIDTH                          ; 15                                                               ; Signed Integer                                                                                                                          ;
; AFI_BANKADDR_WIDTH                      ; 3                                                                ; Signed Integer                                                                                                                          ;
; AFI_CONTROL_WIDTH                       ; 1                                                                ; Signed Integer                                                                                                                          ;
; AFI_CS_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                                          ;
; AFI_ODT_WIDTH                           ; 1                                                                ; Signed Integer                                                                                                                          ;
; AFI_DM_WIDTH                            ; 8                                                                ; Signed Integer                                                                                                                          ;
; AFI_DQ_WIDTH                            ; 64                                                               ; Signed Integer                                                                                                                          ;
; AFI_WRITE_DQS_WIDTH                     ; 4                                                                ; Signed Integer                                                                                                                          ;
; AFI_RATE_RATIO                          ; 1                                                                ; Signed Integer                                                                                                                          ;
; AFI_WLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                                          ;
; AFI_RLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                                          ;
; CSR_BE_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                                          ;
; CSR_ADDR_WIDTH                          ; 10                                                               ; Signed Integer                                                                                                                          ;
; CSR_DATA_WIDTH                          ; 8                                                                ; Signed Integer                                                                                                                          ;
; AVL_DATA_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                                          ;
; AVL_DATA_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                                          ;
; AVL_DATA_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                                          ;
; AVL_DATA_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                                          ;
; AVL_DATA_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                                          ;
; AVL_DATA_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_0                  ; 1                                                                ; Signed Integer                                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_1                  ; 1                                                                ; Signed Integer                                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_2                  ; 1                                                                ; Signed Integer                                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_3                  ; 1                                                                ; Signed Integer                                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_4                  ; 1                                                                ; Signed Integer                                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_5                  ; 1                                                                ; Signed Integer                                                                                                                          ;
; LSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                          ;
; MSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                          ;
; LSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                          ;
; MSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                          ;
; LSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                          ;
; MSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                          ;
; LSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                          ;
; MSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                          ;
; LSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                          ;
; MSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                          ;
; LSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                          ;
; MSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                          ;
; LSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                          ;
; MSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                          ;
; LSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                          ;
; MSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                          ;
; LSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                          ;
; MSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                          ;
; LSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                          ;
; MSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                          ;
; LSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                          ;
; MSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                          ;
; LSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                          ;
; MSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                          ;
; HARD_PHY                                ; 1                                                                ; Signed Integer                                                                                                                          ;
; ENUM_ATTR_COUNTER_ONE_RESET             ; DISABLED                                                         ; String                                                                                                                                  ;
; ENUM_ATTR_COUNTER_ZERO_RESET            ; DISABLED                                                         ; String                                                                                                                                  ;
; ENUM_ATTR_STATIC_CONFIG_VALID           ; DISABLED                                                         ; String                                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_0                  ; DISABLED                                                         ; String                                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_1                  ; DISABLED                                                         ; String                                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_2                  ; DISABLED                                                         ; String                                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_3                  ; DISABLED                                                         ; String                                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_4                  ; DISABLED                                                         ; String                                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_5                  ; DISABLED                                                         ; String                                                                                                                                  ;
; ENUM_CAL_REQ                            ; DISABLED                                                         ; String                                                                                                                                  ;
; ENUM_CFG_BURST_LENGTH                   ; BL_8                                                             ; String                                                                                                                                  ;
; ENUM_CFG_INTERFACE_WIDTH                ; DWIDTH_32                                                        ; String                                                                                                                                  ;
; ENUM_CFG_SELF_RFSH_EXIT_CYCLES          ; SELF_RFSH_EXIT_CYCLES_512                                        ; String                                                                                                                                  ;
; ENUM_CFG_STARVE_LIMIT                   ; STARVE_LIMIT_10                                                  ; String                                                                                                                                  ;
; ENUM_CFG_TYPE                           ; DDR3                                                             ; String                                                                                                                                  ;
; ENUM_CLOCK_OFF_0                        ; DISABLED                                                         ; String                                                                                                                                  ;
; ENUM_CLOCK_OFF_1                        ; DISABLED                                                         ; String                                                                                                                                  ;
; ENUM_CLOCK_OFF_2                        ; DISABLED                                                         ; String                                                                                                                                  ;
; ENUM_CLOCK_OFF_3                        ; DISABLED                                                         ; String                                                                                                                                  ;
; ENUM_CLOCK_OFF_4                        ; DISABLED                                                         ; String                                                                                                                                  ;
; ENUM_CLOCK_OFF_5                        ; DISABLED                                                         ; String                                                                                                                                  ;
; ENUM_CLR_INTR                           ; NO_CLR_INTR                                                      ; String                                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_0                  ; FALSE                                                            ; String                                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_1                  ; FALSE                                                            ; String                                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_2                  ; FALSE                                                            ; String                                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_3                  ; FALSE                                                            ; String                                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_4                  ; FALSE                                                            ; String                                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_5                  ; FALSE                                                            ; String                                                                                                                                  ;
; ENUM_CPORT0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                  ;
; ENUM_CPORT0_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                  ;
; ENUM_CPORT0_TYPE                        ; DISABLE                                                          ; String                                                                                                                                  ;
; ENUM_CPORT0_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                  ;
; ENUM_CPORT1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                  ;
; ENUM_CPORT1_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                  ;
; ENUM_CPORT1_TYPE                        ; DISABLE                                                          ; String                                                                                                                                  ;
; ENUM_CPORT1_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                  ;
; ENUM_CPORT2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                  ;
; ENUM_CPORT2_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                  ;
; ENUM_CPORT2_TYPE                        ; DISABLE                                                          ; String                                                                                                                                  ;
; ENUM_CPORT2_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                  ;
; ENUM_CPORT3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                  ;
; ENUM_CPORT3_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                  ;
; ENUM_CPORT3_TYPE                        ; DISABLE                                                          ; String                                                                                                                                  ;
; ENUM_CPORT3_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                  ;
; ENUM_CPORT4_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                  ;
; ENUM_CPORT4_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                  ;
; ENUM_CPORT4_TYPE                        ; DISABLE                                                          ; String                                                                                                                                  ;
; ENUM_CPORT4_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                  ;
; ENUM_CPORT5_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                  ;
; ENUM_CPORT5_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                  ;
; ENUM_CPORT5_TYPE                        ; DISABLE                                                          ; String                                                                                                                                  ;
; ENUM_CPORT5_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                  ;
; ENUM_CTL_ADDR_ORDER                     ; CHIP_ROW_BANK_COL                                                ; String                                                                                                                                  ;
; ENUM_CTL_ECC_ENABLED                    ; CTL_ECC_DISABLED                                                 ; String                                                                                                                                  ;
; ENUM_CTL_ECC_RMW_ENABLED                ; CTL_ECC_RMW_DISABLED                                             ; String                                                                                                                                  ;
; ENUM_CTL_REGDIMM_ENABLED                ; REGDIMM_DISABLED                                                 ; String                                                                                                                                  ;
; ENUM_CTL_USR_REFRESH                    ; CTL_USR_REFRESH_DISABLED                                         ; String                                                                                                                                  ;
; ENUM_CTRL_WIDTH                         ; DATA_WIDTH_64_BIT                                                ; String                                                                                                                                  ;
; ENUM_DELAY_BONDING                      ; BONDING_LATENCY_0                                                ; String                                                                                                                                  ;
; ENUM_DFX_BYPASS_ENABLE                  ; DFX_BYPASS_DISABLED                                              ; String                                                                                                                                  ;
; ENUM_DISABLE_MERGING                    ; MERGING_ENABLED                                                  ; String                                                                                                                                  ;
; ENUM_ECC_DQ_WIDTH                       ; ECC_DQ_WIDTH_0                                                   ; String                                                                                                                                  ;
; ENUM_ENABLE_ATPG                        ; DISABLED                                                         ; String                                                                                                                                  ;
; ENUM_ENABLE_BONDING_0                   ; DISABLED                                                         ; String                                                                                                                                  ;
; ENUM_ENABLE_BONDING_1                   ; DISABLED                                                         ; String                                                                                                                                  ;
; ENUM_ENABLE_BONDING_2                   ; DISABLED                                                         ; String                                                                                                                                  ;
; ENUM_ENABLE_BONDING_3                   ; DISABLED                                                         ; String                                                                                                                                  ;
; ENUM_ENABLE_BONDING_4                   ; DISABLED                                                         ; String                                                                                                                                  ;
; ENUM_ENABLE_BONDING_5                   ; DISABLED                                                         ; String                                                                                                                                  ;
; ENUM_ENABLE_BONDING_WRAPBACK            ; DISABLED                                                         ; String                                                                                                                                  ;
; ENUM_ENABLE_DQS_TRACKING                ; ENABLED                                                          ; String                                                                                                                                  ;
; ENUM_ENABLE_ECC_CODE_OVERWRITES         ; DISABLED                                                         ; String                                                                                                                                  ;
; ENUM_ENABLE_FAST_EXIT_PPD               ; DISABLED                                                         ; String                                                                                                                                  ;
; ENUM_ENABLE_INTR                        ; DISABLED                                                         ; String                                                                                                                                  ;
; ENUM_ENABLE_NO_DM                       ; DISABLED                                                         ; String                                                                                                                                  ;
; ENUM_ENABLE_PIPELINEGLOBAL              ; DISABLED                                                         ; String                                                                                                                                  ;
; ENUM_GANGED_ARF                         ; DISABLED                                                         ; String                                                                                                                                  ;
; ENUM_GEN_DBE                            ; GEN_DBE_DISABLED                                                 ; String                                                                                                                                  ;
; ENUM_GEN_SBE                            ; GEN_SBE_DISABLED                                                 ; String                                                                                                                                  ;
; ENUM_INC_SYNC                           ; FIFO_SET_2                                                       ; String                                                                                                                                  ;
; ENUM_LOCAL_IF_CS_WIDTH                  ; ADDR_WIDTH_0                                                     ; String                                                                                                                                  ;
; ENUM_MASK_CORR_DROPPED_INTR             ; DISABLED                                                         ; String                                                                                                                                  ;
; ENUM_MASK_DBE_INTR                      ; DISABLED                                                         ; String                                                                                                                                  ;
; ENUM_MASK_SBE_INTR                      ; DISABLED                                                         ; String                                                                                                                                  ;
; ENUM_MEM_IF_AL                          ; AL_0                                                             ; String                                                                                                                                  ;
; ENUM_MEM_IF_BANKADDR_WIDTH              ; ADDR_WIDTH_3                                                     ; String                                                                                                                                  ;
; ENUM_MEM_IF_BURSTLENGTH                 ; MEM_IF_BURSTLENGTH_8                                             ; String                                                                                                                                  ;
; ENUM_MEM_IF_COLADDR_WIDTH               ; ADDR_WIDTH_10                                                    ; String                                                                                                                                  ;
; ENUM_MEM_IF_CS_PER_RANK                 ; MEM_IF_CS_PER_RANK_1                                             ; String                                                                                                                                  ;
; ENUM_MEM_IF_CS_WIDTH                    ; MEM_IF_CS_WIDTH_1                                                ; String                                                                                                                                  ;
; ENUM_MEM_IF_DQ_PER_CHIP                 ; MEM_IF_DQ_PER_CHIP_8                                             ; String                                                                                                                                  ;
; ENUM_MEM_IF_DQS_WIDTH                   ; DQS_WIDTH_4                                                      ; String                                                                                                                                  ;
; ENUM_MEM_IF_DWIDTH                      ; MEM_IF_DWIDTH_32                                                 ; String                                                                                                                                  ;
; ENUM_MEM_IF_MEMTYPE                     ; DDR3_SDRAM                                                       ; String                                                                                                                                  ;
; ENUM_MEM_IF_ROWADDR_WIDTH               ; ADDR_WIDTH_15                                                    ; String                                                                                                                                  ;
; ENUM_MEM_IF_SPEEDBIN                    ; DDR3_1600_8_8_8                                                  ; String                                                                                                                                  ;
; ENUM_MEM_IF_TCCD                        ; TCCD_4                                                           ; String                                                                                                                                  ;
; ENUM_MEM_IF_TCL                         ; TCL_7                                                            ; String                                                                                                                                  ;
; ENUM_MEM_IF_TCWL                        ; TCWL_7                                                           ; String                                                                                                                                  ;
; ENUM_MEM_IF_TFAW                        ; TFAW_18                                                          ; String                                                                                                                                  ;
; ENUM_MEM_IF_TMRD                        ; TMRD_4                                                           ; String                                                                                                                                  ;
; ENUM_MEM_IF_TRAS                        ; TRAS_15                                                          ; String                                                                                                                                  ;
; ENUM_MEM_IF_TRC                         ; TRC_20                                                           ; String                                                                                                                                  ;
; ENUM_MEM_IF_TRCD                        ; TRCD_6                                                           ; String                                                                                                                                  ;
; ENUM_MEM_IF_TRP                         ; TRP_6                                                            ; String                                                                                                                                  ;
; ENUM_MEM_IF_TRRD                        ; TRRD_3                                                           ; String                                                                                                                                  ;
; ENUM_MEM_IF_TRTP                        ; TRTP_3                                                           ; String                                                                                                                                  ;
; ENUM_MEM_IF_TWR                         ; TWR_6                                                            ; String                                                                                                                                  ;
; ENUM_MEM_IF_TWTR                        ; TWTR_4                                                           ; String                                                                                                                                  ;
; ENUM_MMR_CFG_MEM_BL                     ; MP_BL_8                                                          ; String                                                                                                                                  ;
; ENUM_OUTPUT_REGD                        ; DISABLED                                                         ; String                                                                                                                                  ;
; ENUM_PDN_EXIT_CYCLES                    ; SLOW_EXIT                                                        ; String                                                                                                                                  ;
; ENUM_PORT0_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                  ;
; ENUM_PORT1_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                  ;
; ENUM_PORT2_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                  ;
; ENUM_PORT3_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                  ;
; ENUM_PORT4_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                  ;
; ENUM_PORT5_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                  ;
; ENUM_PRIORITY_0_0                       ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_PRIORITY_0_1                       ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_PRIORITY_0_2                       ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_PRIORITY_0_3                       ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_PRIORITY_0_4                       ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_PRIORITY_0_5                       ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_PRIORITY_1_0                       ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_PRIORITY_1_1                       ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_PRIORITY_1_2                       ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_PRIORITY_1_3                       ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_PRIORITY_1_4                       ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_PRIORITY_1_5                       ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_PRIORITY_2_0                       ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_PRIORITY_2_1                       ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_PRIORITY_2_2                       ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_PRIORITY_2_3                       ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_PRIORITY_2_4                       ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_PRIORITY_2_5                       ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_PRIORITY_3_0                       ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_PRIORITY_3_1                       ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_PRIORITY_3_2                       ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_PRIORITY_3_3                       ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_PRIORITY_3_4                       ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_PRIORITY_3_5                       ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_PRIORITY_4_0                       ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_PRIORITY_4_1                       ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_PRIORITY_4_2                       ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_PRIORITY_4_3                       ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_PRIORITY_4_4                       ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_PRIORITY_4_5                       ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_PRIORITY_5_0                       ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_PRIORITY_5_1                       ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_PRIORITY_5_2                       ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_PRIORITY_5_3                       ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_PRIORITY_5_4                       ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_PRIORITY_5_5                       ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_PRIORITY_6_0                       ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_PRIORITY_6_1                       ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_PRIORITY_6_2                       ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_PRIORITY_6_3                       ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_PRIORITY_6_4                       ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_PRIORITY_6_5                       ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_PRIORITY_7_0                       ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_PRIORITY_7_1                       ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_PRIORITY_7_2                       ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_PRIORITY_7_3                       ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_PRIORITY_7_4                       ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_PRIORITY_7_5                       ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_0               ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_1               ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_2               ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_3               ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_4               ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_5               ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_0               ; PRIORITY_1                                                       ; String                                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_1               ; PRIORITY_1                                                       ; String                                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_2               ; PRIORITY_1                                                       ; String                                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_3               ; PRIORITY_1                                                       ; String                                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_4               ; PRIORITY_1                                                       ; String                                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_5               ; PRIORITY_1                                                       ; String                                                                                                                                  ;
; ENUM_RD_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                                  ;
; ENUM_RD_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                                  ;
; ENUM_RD_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                                  ;
; ENUM_RD_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                                  ;
; ENUM_RD_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                                  ;
; ENUM_RD_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                                  ;
; ENUM_RD_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                                  ;
; ENUM_RD_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                                  ;
; ENUM_RD_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                                  ;
; ENUM_RD_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                                  ;
; ENUM_RD_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                                  ;
; ENUM_RD_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                                  ;
; ENUM_RD_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                                  ;
; ENUM_RD_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                                  ;
; ENUM_RD_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                                  ;
; ENUM_RD_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                                  ;
; ENUM_READ_ODT_CHIP                      ; ODT_DISABLED                                                     ; String                                                                                                                                  ;
; ENUM_REORDER_DATA                       ; DATA_REORDERING                                                  ; String                                                                                                                                  ;
; ENUM_RFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                  ;
; ENUM_RFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                  ;
; ENUM_RFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                  ;
; ENUM_RFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                  ;
; ENUM_SINGLE_READY_0                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                  ;
; ENUM_SINGLE_READY_1                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                  ;
; ENUM_SINGLE_READY_2                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                  ;
; ENUM_SINGLE_READY_3                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                  ;
; ENUM_STATIC_WEIGHT_0                    ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_STATIC_WEIGHT_1                    ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_STATIC_WEIGHT_2                    ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_STATIC_WEIGHT_3                    ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_STATIC_WEIGHT_4                    ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_STATIC_WEIGHT_5                    ; WEIGHT_0                                                         ; String                                                                                                                                  ;
; ENUM_SYNC_MODE_0                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                  ;
; ENUM_SYNC_MODE_1                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                  ;
; ENUM_SYNC_MODE_2                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                  ;
; ENUM_SYNC_MODE_3                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                  ;
; ENUM_SYNC_MODE_4                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                  ;
; ENUM_SYNC_MODE_5                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                  ;
; ENUM_TEST_MODE                          ; NORMAL_MODE                                                      ; String                                                                                                                                  ;
; ENUM_THLD_JAR1_0                        ; THRESHOLD_32                                                     ; String                                                                                                                                  ;
; ENUM_THLD_JAR1_1                        ; THRESHOLD_32                                                     ; String                                                                                                                                  ;
; ENUM_THLD_JAR1_2                        ; THRESHOLD_32                                                     ; String                                                                                                                                  ;
; ENUM_THLD_JAR1_3                        ; THRESHOLD_32                                                     ; String                                                                                                                                  ;
; ENUM_THLD_JAR1_4                        ; THRESHOLD_32                                                     ; String                                                                                                                                  ;
; ENUM_THLD_JAR1_5                        ; THRESHOLD_32                                                     ; String                                                                                                                                  ;
; ENUM_THLD_JAR2_0                        ; THRESHOLD_16                                                     ; String                                                                                                                                  ;
; ENUM_THLD_JAR2_1                        ; THRESHOLD_16                                                     ; String                                                                                                                                  ;
; ENUM_THLD_JAR2_2                        ; THRESHOLD_16                                                     ; String                                                                                                                                  ;
; ENUM_THLD_JAR2_3                        ; THRESHOLD_16                                                     ; String                                                                                                                                  ;
; ENUM_THLD_JAR2_4                        ; THRESHOLD_16                                                     ; String                                                                                                                                  ;
; ENUM_THLD_JAR2_5                        ; THRESHOLD_16                                                     ; String                                                                                                                                  ;
; ENUM_USE_ALMOST_EMPTY_0                 ; EMPTY                                                            ; String                                                                                                                                  ;
; ENUM_USE_ALMOST_EMPTY_1                 ; EMPTY                                                            ; String                                                                                                                                  ;
; ENUM_USE_ALMOST_EMPTY_2                 ; EMPTY                                                            ; String                                                                                                                                  ;
; ENUM_USE_ALMOST_EMPTY_3                 ; EMPTY                                                            ; String                                                                                                                                  ;
; ENUM_USER_ECC_EN                        ; DISABLE                                                          ; String                                                                                                                                  ;
; ENUM_USER_PRIORITY_0                    ; PRIORITY_1                                                       ; String                                                                                                                                  ;
; ENUM_USER_PRIORITY_1                    ; PRIORITY_1                                                       ; String                                                                                                                                  ;
; ENUM_USER_PRIORITY_2                    ; PRIORITY_1                                                       ; String                                                                                                                                  ;
; ENUM_USER_PRIORITY_3                    ; PRIORITY_1                                                       ; String                                                                                                                                  ;
; ENUM_USER_PRIORITY_4                    ; PRIORITY_1                                                       ; String                                                                                                                                  ;
; ENUM_USER_PRIORITY_5                    ; PRIORITY_1                                                       ; String                                                                                                                                  ;
; ENUM_WFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                  ;
; ENUM_WFIFO0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                  ;
; ENUM_WFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                  ;
; ENUM_WFIFO1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                  ;
; ENUM_WFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                  ;
; ENUM_WFIFO2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                  ;
; ENUM_WFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                  ;
; ENUM_WFIFO3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                  ;
; ENUM_WR_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                                  ;
; ENUM_WR_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                                  ;
; ENUM_WR_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                                  ;
; ENUM_WR_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                                  ;
; ENUM_WR_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                                  ;
; ENUM_WR_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                                  ;
; ENUM_WR_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                                  ;
; ENUM_WR_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                                  ;
; ENUM_WR_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                                  ;
; ENUM_WR_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                                  ;
; ENUM_WR_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                                  ;
; ENUM_WR_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                                  ;
; ENUM_WR_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                                  ;
; ENUM_WR_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                                  ;
; ENUM_WR_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                                  ;
; ENUM_WR_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                                  ;
; ENUM_WRITE_ODT_CHIP                     ; WRITE_CHIP0_ODT0_CHIP1                                           ; String                                                                                                                                  ;
; ENUM_ENABLE_BURST_INTERRUPT             ; DISABLED                                                         ; String                                                                                                                                  ;
; ENUM_ENABLE_BURST_TERMINATE             ; DISABLED                                                         ; String                                                                                                                                  ;
; INTG_POWER_SAVING_EXIT_CYCLES           ; 5                                                                ; Signed Integer                                                                                                                          ;
; INTG_MEM_CLK_ENTRY_CYCLES               ; 10                                                               ; Signed Integer                                                                                                                          ;
; INTG_PRIORITY_REMAP                     ; 0                                                                ; Signed Integer                                                                                                                          ;
; INTG_MEM_AUTO_PD_CYCLES                 ; 0                                                                ; Signed Integer                                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_0                  ; 1                                                                ; Signed Integer                                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_1                  ; 1                                                                ; Signed Integer                                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_2                  ; 1                                                                ; Signed Integer                                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_3                  ; 1                                                                ; Signed Integer                                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_4                  ; 1                                                                ; Signed Integer                                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_5                  ; 1                                                                ; Signed Integer                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT           ; 0                                                                ; Signed Integer                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK ; 0                                                                ; Signed Integer                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ACT_TO_PCH           ; 0                                                                ; Signed Integer                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ACT_TO_RDWR          ; 0                                                                ; Signed Integer                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ARF_PERIOD           ; 0                                                                ; Signed Integer                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ARF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT      ; 0                                                                ; Signed Integer                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID     ; 0                                                                ; Signed Integer                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_PCH_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_PDN_PERIOD           ; 0                                                                ; Signed Integer                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_PDN_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD             ; 0                                                                ; Signed Integer                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR             ; 2                                                                ; Signed Integer                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_BC          ; 2                                                                ; Signed Integer                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP   ; 2                                                                ; Signed Integer                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_SRF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL        ; 0                                                                ; Signed Integer                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD             ; 3                                                                ; Signed Integer                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_BC          ; 3                                                                ; Signed Integer                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP   ; 3                                                                ; Signed Integer                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR             ; 0                                                                ; Signed Integer                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                                          ;
; INTG_MEM_IF_TREFI                       ; 3120                                                             ; Signed Integer                                                                                                                          ;
; INTG_MEM_IF_TRFC                        ; 120                                                              ; Signed Integer                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_0             ; 0                                                                ; Signed Integer                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_1             ; 0                                                                ; Signed Integer                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_2             ; 0                                                                ; Signed Integer                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_3             ; 0                                                                ; Signed Integer                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_4             ; 0                                                                ; Signed Integer                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_5             ; 0                                                                ; Signed Integer                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_6             ; 0                                                                ; Signed Integer                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_7             ; 0                                                                ; Signed Integer                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_0                  ; 0                                                                ; Signed Integer                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_1                  ; 0                                                                ; Signed Integer                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_2                  ; 0                                                                ; Signed Integer                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_3                  ; 0                                                                ; Signed Integer                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_4                  ; 0                                                                ; Signed Integer                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_5                  ; 0                                                                ; Signed Integer                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_6                  ; 0                                                                ; Signed Integer                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_7                  ; 0                                                                ; Signed Integer                                                                                                                          ;
; VECT_ATTR_COUNTER_ONE_MASK              ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                         ;
; VECT_ATTR_COUNTER_ONE_MATCH             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                         ;
; VECT_ATTR_COUNTER_ZERO_MASK             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                         ;
; VECT_ATTR_COUNTER_ZERO_MATCH            ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                         ;
; VECT_ATTR_DEBUG_SELECT_BYTE             ; 00000000000000000000000000000000                                 ; Unsigned Binary                                                                                                                         ;
+-----------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                                          ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OCT_TERM_CONTROL_WIDTH ; 16    ; Signed Integer                                                                                                                                                                                ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+----------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                                                                                                                    ;
+----------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH       ; 7       ; Signed Integer                                                                                                                                                                          ;
; DELAY_BUFFER_MODE          ; HIGH    ; String                                                                                                                                                                                  ;
; DELAY_CHAIN_LENGTH         ; 8       ; Signed Integer                                                                                                                                                                          ;
; DLL_INPUT_FREQUENCY_PS_STR ; 2500 ps ; String                                                                                                                                                                                  ;
; DLL_OFFSET_CTRL_WIDTH      ; 6       ; Signed Integer                                                                                                                                                                          ;
+----------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; ID_WIDTH                  ; 12    ; Signed Integer                                                                                                                          ;
; ADDR_WIDTH                ; 21    ; Signed Integer                                                                                                                          ;
; RDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                          ;
; WDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                          ;
; ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                          ;
; DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                          ;
; AXI_LOCK_WIDTH            ; 2     ; Signed Integer                                                                                                                          ;
; AXI_BURST_LENGTH_WIDTH    ; 4     ; Signed Integer                                                                                                                          ;
; WRITE_ISSUING_CAPABILITY  ; 8     ; Signed Integer                                                                                                                          ;
; READ_ISSUING_CAPABILITY   ; 8     ; Signed Integer                                                                                                                          ;
; AXI_VERSION               ; AXI3  ; String                                                                                                                                  ;
; PKT_THREAD_ID_H           ; 99    ; Signed Integer                                                                                                                          ;
; PKT_THREAD_ID_L           ; 88    ; Signed Integer                                                                                                                          ;
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                                          ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                                          ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                          ;
; PKT_CACHE_H               ; 106   ; Signed Integer                                                                                                                          ;
; PKT_CACHE_L               ; 103   ; Signed Integer                                                                                                                          ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                          ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                          ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                          ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                          ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                          ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                          ;
; ID                        ; 0     ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_W           ; 7     ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                                          ;
; PKT_ADDR_W                ; 21    ; Signed Integer                                                                                                                          ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                        ;
; BURSTWRAP_W       ; 7     ; Signed Integer                                                                                                                                                                                        ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                        ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                        ;
; INCREMENT_ADDRESS ; 1     ; Signed Integer                                                                                                                                                                                        ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                        ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                        ;
; IN_DATA_W         ; 32    ; Signed Integer                                                                                                                                                                                        ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                        ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                           ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                           ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                    ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                    ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_router:router|soc_system_sph_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_router:router_001|soc_system_sph_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_router_002:router_002|soc_system_sph_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_router_002:router_003|soc_system_sph_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                                 ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                                                 ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                 ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                 ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                 ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                 ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                 ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                                                 ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                 ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                 ;
; VALID_WIDTH               ; 2     ; Signed Integer                                                                                                                                 ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                 ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                 ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                 ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                                 ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                                                 ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                 ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                 ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                 ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                 ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                 ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                                                 ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                 ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                 ;
; VALID_WIDTH               ; 2     ; Signed Integer                                                                                                                                 ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                 ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                 ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                 ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                             ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                     ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                     ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                     ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                     ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                     ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                     ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                     ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                     ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                     ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                     ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                     ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                     ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                     ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                                     ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                     ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                                                                                     ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                                                     ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                     ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                                     ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                             ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                                   ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                   ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                   ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                   ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                   ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                   ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                   ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                                   ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                                   ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                               ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                     ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                     ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                     ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                           ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                   ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                   ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                   ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                   ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                   ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                   ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                   ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                   ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                   ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                   ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                   ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                   ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                   ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                                   ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                                   ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                                   ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                   ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                                                                                   ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                                                   ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                   ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                                   ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                           ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                                 ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                             ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                   ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                   ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                   ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                             ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                   ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                       ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                  ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                        ;
; SCHEME         ; no-arb ; String                                                                                                                                                                ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                        ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                      ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                            ;
; SCHEME         ; no-arb ; String                                                                                                                                                                    ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                            ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                               ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                           ;
+---------------------------+----------+----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                 ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                 ;
+---------------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                               ;
+---------------------------+----------+--------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                     ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                             ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                     ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                     ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                     ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                     ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                     ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                     ;
+---------------------------+----------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+--------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                               ;
+---------------------------+----------+--------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                     ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                             ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                     ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                     ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                     ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                     ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                     ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                     ;
+---------------------------+----------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_sph:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+-----------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                             ;
+----------------+--------+----------+-----------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                              ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                        ;
+----------------+--------+----------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                   ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                              ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-----------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                             ;
+----------------+--------+----------+-----------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                              ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                        ;
+----------------+--------+----------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                               ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                          ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                         ;
+----------------+--------+----------+-------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                          ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                    ;
+----------------+--------+----------+-------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_irq_mapper:irq_mapper_001" ;
+-------+-------+----------+-------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                     ;
+-------+-------+----------+-------------------------------------------------------------+
; clk   ; Input ; Info     ; Explicitly unconnected                                      ;
; reset ; Input ; Info     ; Explicitly unconnected                                      ;
+-------+-------+----------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_irq_mapper:irq_mapper" ;
+-------+-------+----------+---------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                 ;
+-------+-------+----------+---------------------------------------------------------+
; clk   ; Input ; Info     ; Explicitly unconnected                                  ;
; reset ; Input ; Info     ; Explicitly unconnected                                  ;
+-------+-------+----------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                   ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                            ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                         ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                    ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                          ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                     ;
; b[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                     ;
; diff ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                    ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                               ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                               ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                        ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                    ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                               ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                               ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                        ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                    ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                               ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                               ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                        ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                    ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                               ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                               ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                        ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                 ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                    ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                               ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                               ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                        ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                          ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[6..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                     ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                     ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                     ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                              ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                         ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                         ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                         ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                         ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                         ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                               ;
; out_data[22..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_router_002:router_002|soc_system_sph_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_router:router|soc_system_sph_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                          ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                               ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                          ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                     ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                   ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_data[22..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                     ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; awuser   ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; aruser   ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; awqos    ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; arqos    ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; awregion ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; arregion ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; wuser    ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; ruser    ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; buser    ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                                               ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; local_init_done         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; local_cal_success       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; local_cal_fail          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; afi_init_req            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; afi_cal_req             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; afi_seq_busy            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; afi_ctl_refresh_done    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; afi_ctl_long_idle       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; mp_cmd_clk_0            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; mp_cmd_reset_n_0        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                          ;
; mp_cmd_clk_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; mp_cmd_reset_n_1        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                          ;
; mp_cmd_clk_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; mp_cmd_reset_n_2        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                          ;
; mp_cmd_clk_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; mp_cmd_reset_n_3        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                          ;
; mp_cmd_clk_4            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; mp_cmd_reset_n_4        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                          ;
; mp_cmd_clk_5            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; mp_cmd_reset_n_5        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                          ;
; mp_rfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; mp_rfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                          ;
; mp_wfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; mp_wfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                          ;
; mp_rfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; mp_rfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                          ;
; mp_wfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; mp_wfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                          ;
; mp_rfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; mp_rfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                          ;
; mp_wfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; mp_wfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                          ;
; mp_rfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; mp_rfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                          ;
; mp_wfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; mp_wfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                          ;
; csr_clk                 ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; csr_reset_n             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                          ;
; avl_ready_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; avl_burstbegin_0        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; avl_addr_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; avl_rdata_valid_0       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; avl_rdata_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; avl_wdata_0             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; avl_be_0                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; avl_read_req_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; avl_write_req_0         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; avl_size_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; avl_ready_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; avl_burstbegin_1        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; avl_addr_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; avl_rdata_valid_1       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; avl_rdata_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; avl_wdata_1             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; avl_be_1                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; avl_read_req_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; avl_write_req_1         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; avl_size_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; avl_ready_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; avl_burstbegin_2        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; avl_addr_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; avl_rdata_valid_2       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; avl_rdata_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; avl_wdata_2             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; avl_be_2                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; avl_read_req_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; avl_write_req_2         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; avl_size_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; avl_ready_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; avl_burstbegin_3        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; avl_addr_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; avl_rdata_valid_3       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; avl_rdata_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; avl_wdata_3             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; avl_be_3                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; avl_read_req_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; avl_write_req_3         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; avl_size_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; avl_ready_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; avl_burstbegin_4        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; avl_addr_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; avl_rdata_valid_4       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; avl_rdata_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; avl_wdata_4             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; avl_be_4                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; avl_read_req_4          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; avl_write_req_4         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; avl_size_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; avl_ready_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; avl_burstbegin_5        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; avl_addr_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; avl_rdata_valid_5       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; avl_rdata_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; avl_wdata_5             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; avl_be_5                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; avl_read_req_5          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; avl_write_req_5         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; avl_size_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; csr_write_req           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; csr_read_req            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; csr_waitrequest         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; csr_addr                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; csr_be                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; csr_wdata               ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; csr_rdata               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; csr_rdata_valid         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; local_multicast         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; local_refresh_req       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; local_refresh_chip      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; local_refresh_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; local_self_rfsh_req     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; local_self_rfsh_chip    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; local_self_rfsh_ack     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; local_deep_powerdn_req  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; local_deep_powerdn_chip ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; local_deep_powerdn_ack  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; local_powerdn_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; local_priority          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; bonding_in_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; bonding_in_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; bonding_in_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; bonding_out_1           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; bonding_out_2           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; bonding_out_3           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; ctl_init_req            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                              ;
; local_sts_ctl_empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                              ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dll_offsetdelay_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                ;
; capture_strobe_in   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                ;
; capture_strobe_n_in ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                ;
; capture_strobe_ena  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                ;
; output_strobe_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; output_strobe_n_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; dr_clock_in         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                ;
; read_data_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                ;
; write_data_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                          ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                       ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                       ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                       ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                       ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                       ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                       ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                       ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                       ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                       ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                       ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                 ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_address ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (60 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                      ;
; phy_ddio_cs_n    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                        ;
; phy_ddio_cke     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                        ;
; phy_ddio_odt     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                        ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" ;
+-----------------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                                                                                                                                                                                   ;
+-----------------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_dmdout             ; Input ; Warning  ; Input port expression (20 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "phy_ddio_dmdout[24..20]" will be connected to GND.                                                               ;
; seq_read_latency_counter    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                              ;
; seq_read_increment_vfifo_fr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                              ;
; seq_read_increment_vfifo_hr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                              ;
+-----------------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                                                                                ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hr_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                               ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                                                        ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_reset_export_n        ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; avl_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; avl_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; scc_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; scc_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; avl_address               ; Input  ; Info     ; Explicitly unconnected                                                                                                                         ;
; avl_write                 ; Input  ; Info     ; Explicitly unconnected                                                                                                                         ;
; avl_writedata             ; Input  ; Info     ; Explicitly unconnected                                                                                                                         ;
; avl_read                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                         ;
; avl_readdata              ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; avl_waitrequest           ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; scc_data                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                         ;
; scc_dqs_ena               ; Input  ; Info     ; Explicitly unconnected                                                                                                                         ;
; scc_dqs_io_ena            ; Input  ; Info     ; Explicitly unconnected                                                                                                                         ;
; scc_dq_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                                         ;
; scc_dm_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                                         ;
; capture_strobe_tracking   ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; scc_upd                   ; Input  ; Info     ; Explicitly unconnected                                                                                                                         ;
; csr_soft_reset_req        ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; io_intaddrdout            ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; io_intbadout              ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; io_intcasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; io_intckdout              ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; io_intckedout             ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; io_intckndout             ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; io_intcsndout             ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; io_intdmdout              ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; io_intdqdin               ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; io_intdqdout              ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; io_intdqoe                ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; io_intdqsbdout            ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; io_intdqsboe              ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; io_intdqsdout             ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; io_intdqslogicdqsena      ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; io_intdqslogicfiforeset   ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; io_intdqslogicincrdataen  ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; io_intdqslogicincwrptr    ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; io_intdqslogicoct         ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; io_intdqslogicrdatavalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; io_intdqslogicreadlatency ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; io_intdqsoe               ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; io_intodtdout             ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; io_intrasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; io_intresetndout          ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; io_intwendout             ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; io_intafirlat             ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; io_intafiwlat             ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; phy_clk                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                       ;
; phy_reset_n               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                       ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"   ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; pll_ref_clk    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; global_reset_n ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; soft_reset_n   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph:u0"                                                                                                                                           ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset_reset_n        ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; add_one_call_valid   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; add_one_call_stall   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; add_one_in_data      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; add_one_out_data     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; add_one_return_valid ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; add_one_return_stall ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|i_acl_pop_i1_wt_limpop_add_one0:thei_acl_pop_i1_wt_limpop_add_one|acl_pop:thei_acl_pop_i1_wt_limpop_add_one1" ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_in[7..1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                          ;
; data_out[7..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                   ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|i_acl_pop_i1_wt_limpop_add_one0:thei_acl_pop_i1_wt_limpop_add_one" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_data_in   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                 ;
; in_dir       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                 ;
; in_predicate ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                 ;
; out_data_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                          ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|i_acl_push_i1_wt_limpush_add_one2:thei_acl_push_i1_wt_limpush_add_one|acl_push:thei_acl_push_i1_wt_limpush_add_one3|acl_token_fifo_counter:fifo" ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_out ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (8 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND.                                                                                                                                                                                                                                                          ;
; empty    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                       ;
; full     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                       ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|i_acl_push_i1_wt_limpush_add_one2:thei_acl_push_i1_wt_limpush_add_one|acl_push:thei_acl_push_i1_wt_limpush_add_one3" ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_in[7..1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                 ;
; dir            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                 ;
; predicate      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                 ;
; data_out[7..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                          ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|i_acl_push_i1_wt_limpush_add_one2:thei_acl_push_i1_wt_limpush_add_one" ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                         ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_data_in    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                    ;
; in_stall_in   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                    ;
; out_data_out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                             ;
; out_valid_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|add_one_B0_runOnce_merge_reg:theadd_one_B0_runOnce_merge_reg" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_data_in   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                            ;
; out_data_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                     ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce" ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                                        ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_stall_in_0   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                   ;
; out_valid_out_0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_iord_bl_do_unnamed_add_one1_add_one12:thei_iord_bl_do_unnamed_add_one1_add_one_aunroll_x|st_read:theiord" ;
+------------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_fifoendofpacket            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                  ;
; i_fifosize                   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                  ;
; i_fifostartofpacket          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                  ;
; i_init                       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                  ;
; i_predicate                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                  ;
; profile_total_fifo_size_incr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                           ;
; o_datavalid                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                      ;
; o_startofpacket              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                      ;
; o_endofpacket                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                      ;
; profile_i_valid              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                      ;
; profile_i_stall              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                      ;
; profile_o_stall              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                      ;
; profile_total_req            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                      ;
; profile_fifo_stall           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                      ;
; profile_total_fifo_size      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                      ;
+------------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_iowr_bl_return_unnamed_add_one2_add_one13:thei_iowr_bl_return_unnamed_add_one2_add_one|st_write:theiowr" ;
+------------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_endofpacket                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                 ;
; i_fifosize                   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                 ;
; i_predicate                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                 ;
; i_startofpacket              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                 ;
; profile_total_fifo_size_incr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                          ;
; o_fifostartofpacket          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                     ;
; o_fifoendofpacket            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                     ;
; profile_i_valid              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                     ;
; profile_i_stall              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                     ;
; profile_o_stall              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                     ;
; profile_total_req            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                     ;
; profile_fifo_stall           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                     ;
; profile_total_fifo_size      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                     ;
+------------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_iowr_bl_return_unnamed_add_one2_add_one13:thei_iowr_bl_return_unnamed_add_one2_add_one" ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                      ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_i_stall  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                 ;
; out_o_ack   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                          ;
; out_o_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                          ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|add_one_B1_start_merge_reg:theadd_one_B1_start_merge_reg" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                     ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_data_in   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                ;
; out_data_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                         ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one10:thei_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one_aunroll_x|acl_enable_sink:thei_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one11" ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_in[15..9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; data_in[7..1]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; dec_pipelined_thread ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; inc_pipelined_thread ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; data_out[15..9]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; data_out[7..1]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x|i_acl_push_i1_notexitcond_add_one8:thei_acl_push_i1_notexitcond_add_one|acl_push:thei_acl_push_i1_notexitcond_add_one9" ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_in[7..1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; dir            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; predicate      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; data_out[7..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x|i_acl_push_i1_notexitcond_add_one8:thei_acl_push_i1_notexitcond_add_one" ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_data_in    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; out_stall_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; out_valid_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x|i_acl_pipeline_keep_going_add_one6:thei_acl_pipeline_keep_going_add_one|acl_pipeline:thei_acl_pipeline_keep_going_add_one7|acl_staging_reg:asr" ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_data ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; o_data ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x|i_acl_pipeline_keep_going_add_one6:thei_acl_pipeline_keep_going_add_one" ;
+---------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_data_in                ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; in_initeration_in         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; in_initeration_valid_in   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; out_data_out              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; out_initeration_stall_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; out_stall_out             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; out_valid_out             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_unnamed_add_one0_0 ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                 ;
; out_c0_exit_0         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                          ;
; out_c0_exit_1         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                          ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                                                                              ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_stall_in_0         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                         ;
; in_valid_in_1         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                         ;
; out_exiting_stall_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                  ;
; out_exiting_valid_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                  ;
; out_stall_out_1       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                  ;
; out_valid_out_0       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                  ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|i_acl_pipeline_keep_going_add_one_sr:thei_acl_pipeline_keep_going_add_one_sr" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                           ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_i_data  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                      ;
; out_o_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|i_acl_pipeline_keep_going_add_one_valid_fifo:thei_acl_pipeline_keep_going_add_one_valid_fifo|acl_data_fifo:thei_acl_pipeline_keep_going_add_one_valid_fifo" ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                        ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; empty       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; full        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; almost_full ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|i_acl_pipeline_keep_going_add_one_valid_fifo:thei_acl_pipeline_keep_going_add_one_valid_fifo" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_data_in   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                    ;
; out_data_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function" ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                           ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; in_arg_do     ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; in_arg_return ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; in_stall_in   ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; in_valid_in   ; Input  ; Info     ; Stuck at VCC                                                                                                                                      ;
; out_stall_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; out_valid_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal"                                                  ;
+--------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                           ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; start                          ; Input  ; Info     ; Connecting a non-array bit to a single-element array                                                                                         ;
; busy                           ; Output ; Info     ; Connecting a non-array bit to a single-element array                                                                                         ;
; done                           ; Output ; Info     ; Connecting a non-array bit to a single-element array                                                                                         ;
; stall                          ; Input  ; Info     ; Connecting a non-array bit to a single-element array                                                                                         ;
; avst_iord_bl_do_data           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; avst_iord_bl_do_valid          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; avst_iowr_bl_return_almostfull ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; avst_iowr_bl_return_ready      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; stall_in                       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; valid_in                       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; avst_iord_bl_do_ready          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; avst_iowr_bl_return_data       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; avst_iowr_bl_return_valid      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_sph_add_one:add_one_inst"                                                                                                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; resetn     ; Input  ; Info     ; Stuck at VCC                                                                                                                                       ;
; start      ; Input  ; Info     ; Stuck at VCC                                                                                                                                       ;
; stall      ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; returndata ; Output ; Warning  ; Output or bidir port (64 bits) is wider than the port expression (24 bits) it drives; bit(s) "returndata[63..24]" have no fanouts                  ;
; in_val     ; Input  ; Warning  ; Input port expression (24 bits) is smaller than the input port (64 bits) it drives.  Extra input bit(s) "in_val[63..24]" will be connected to GND. ;
; busy       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                           ;
; done       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                           ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "sev_seg_controller:sev_seg_control" ;
+---------+-------+----------+-----------------------------------+
; Port    ; Type  ; Severity ; Details                           ;
+---------+-------+----------+-----------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                      ;
+---------+-------+----------+-----------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition              ;
+----------------------------------------------------------+-------+
; Type                                                     ; Count ;
+----------------------------------------------------------+-------+
; arriav_ff                                                ; 476   ;
;     CLR                                                  ; 136   ;
;     ENA CLR                                              ; 298   ;
;     plain                                                ; 42    ;
; arriav_hps_interface_boot_from_fpga                      ; 1     ;
; arriav_hps_interface_clocks_resets                       ; 1     ;
; arriav_hps_interface_dbg_apb                             ; 1     ;
; arriav_hps_interface_fpga2hps                            ; 1     ;
; arriav_hps_interface_fpga2sdram                          ; 1     ;
; arriav_hps_interface_hps2fpga                            ; 1     ;
; arriav_hps_interface_hps2fpga_light_weight               ; 1     ;
; arriav_hps_interface_interrupts                          ; 1     ;
; arriav_hps_interface_tpiu_trace                          ; 1     ;
; arriav_io_obuf                                           ; 98    ;
; arriav_lcell_comb                                        ; 689   ;
;     arith                                                ; 50    ;
;         1 data inputs                                    ; 32    ;
;         2 data inputs                                    ; 8     ;
;         4 data inputs                                    ; 9     ;
;         5 data inputs                                    ; 1     ;
;     extend                                               ; 2     ;
;         7 data inputs                                    ; 2     ;
;     normal                                               ; 637   ;
;         0 data inputs                                    ; 1     ;
;         1 data inputs                                    ; 41    ;
;         2 data inputs                                    ; 57    ;
;         3 data inputs                                    ; 147   ;
;         4 data inputs                                    ; 251   ;
;         5 data inputs                                    ; 74    ;
;         6 data inputs                                    ; 66    ;
; blackbox                                                 ; 1     ;
;                 oc_system_sph_hps_0_hps_io_border:border ; 1     ;
; boundary_port                                            ; 298   ;
;                                                          ;       ;
; Max LUT depth                                            ; 6.00  ;
; Average LUT depth                                        ; 2.20  ;
+----------------------------------------------------------+-------+


+-------------------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition soc_system_sph_hps_0_hps_io_border:border ;
+------------------------------------+------------------------------------------------------+
; Type                               ; Count                                                ;
+------------------------------------+------------------------------------------------------+
; arriav_clk_phase_select            ; 46                                                   ;
; arriav_ddio_in                     ; 32                                                   ;
; arriav_ddio_oe                     ; 4                                                    ;
; arriav_ddio_out                    ; 252                                                  ;
; arriav_delay_chain                 ; 124                                                  ;
; arriav_dll                         ; 1                                                    ;
; arriav_dqs_config                  ; 4                                                    ;
; arriav_dqs_delay_chain             ; 4                                                    ;
; arriav_dqs_enable_ctrl             ; 4                                                    ;
; arriav_ff                          ; 36                                                   ;
;     plain                          ; 36                                                   ;
; arriav_hps_peripheral_emac         ; 1                                                    ;
; arriav_hps_peripheral_gpio         ; 1                                                    ;
; arriav_hps_peripheral_qspi         ; 1                                                    ;
; arriav_hps_peripheral_sdmmc        ; 1                                                    ;
; arriav_hps_peripheral_uart         ; 1                                                    ;
; arriav_hps_peripheral_usb          ; 1                                                    ;
; arriav_hps_sdram_pll               ; 1                                                    ;
; arriav_io_config                   ; 40                                                   ;
; arriav_io_ibuf                     ; 36                                                   ;
; arriav_io_obuf                     ; 66                                                   ;
; arriav_ir_fifo_userdes             ; 32                                                   ;
; arriav_lcell_comb                  ; 1                                                    ;
;     normal                         ; 1                                                    ;
;         0 data inputs              ; 1                                                    ;
; arriav_leveling_delay_chain        ; 40                                                   ;
; arriav_lfifo                       ; 4                                                    ;
; arriav_mem_phy                     ; 1                                                    ;
; arriav_read_fifo_read_clock_select ; 32                                                   ;
; arriav_vfifo                       ; 4                                                    ;
; boundary_port                      ; 114                                                  ;
; cyclonev_hmc                       ; 1                                                    ;
; cyclonev_termination               ; 1                                                    ;
; cyclonev_termination_logic         ; 1                                                    ;
; stratixv_pseudo_diff_out           ; 5                                                    ;
;                                    ;                                                      ;
; Max LUT depth                      ; 0.00                                                 ;
; Average LUT depth                  ; 0.00                                                 ;
+------------------------------------+------------------------------------------------------+


+----------------------------------------------------------+
; Elapsed Time Per Partition                               ;
+-------------------------------------------+--------------+
; Partition Name                            ; Elapsed Time ;
+-------------------------------------------+--------------+
; Top                                       ; 00:00:03     ;
; soc_system_sph_hps_0_hps_io_border:border ; 00:00:01     ;
+-------------------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Apr 26 14:38:39 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off soc_system_sph -c soc_system_sph
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/soc_system_sph.v
    Info (12023): Found entity 1: soc_system_sph File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/soc_system_sph.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/soc_system_sph_irq_mapper.sv
    Info (12023): Found entity 1: soc_system_sph_irq_mapper File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0.v
    Info (12023): Found entity 1: soc_system_sph_mm_interconnect_0 File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: soc_system_sph_mm_interconnect_0_avalon_st_adapter File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: soc_system_sph_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_sph_mm_interconnect_0_rsp_mux File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file soc_system_sph/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: soc_system_sph_mm_interconnect_0_rsp_demux File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_sph_mm_interconnect_0_cmd_mux File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_sph_mm_interconnect_0_cmd_demux File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file soc_system_sph/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: soc_system_sph_mm_interconnect_0_router_002_default_decode File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: soc_system_sph_mm_interconnect_0_router_002 File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: soc_system_sph_mm_interconnect_0_router_default_decode File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: soc_system_sph_mm_interconnect_0_router File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/soc_system_sph_pio_0.v
    Info (12023): Found entity 1: soc_system_sph_pio_0 File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_pio_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/soc_system_sph_led_pio.v
    Info (12023): Found entity 1: soc_system_sph_led_pio File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_led_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/soc_system_sph_hps_0.v
    Info (12023): Found entity 1: soc_system_sph_hps_0 File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_hps_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/soc_system_sph_hps_0_hps_io.v
    Info (12023): Found entity 1: soc_system_sph_hps_0_hps_io File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_hps_0_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/soc_system_sph_hps_0_hps_io_border.sv
    Info (12023): Found entity 1: soc_system_sph_hps_0_hps_io_border File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_hps_0_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/soc_system_sph_hps_0_fpga_interfaces.sv
    Info (12023): Found entity 1: soc_system_sph_hps_0_fpga_interfaces File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_hps_0_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/soc_system_sph_add_one.v
    Info (12023): Found entity 1: soc_system_sph_add_one File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_add_one.v Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file soc_system_sph/synthesis/submodules/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (soc_system_sph) File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file soc_system_sph/synthesis/submodules/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/dspba_library.vhd Line: 343
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/acl_data_fifo.v
    Info (12023): Found entity 1: acl_data_fifo File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_data_fifo.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/acl_fifo.v
    Info (12023): Found entity 1: acl_fifo File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_fifo.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/acl_ll_fifo.v
    Info (12023): Found entity 1: acl_ll_fifo File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_ll_fifo.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/acl_ll_ram_fifo.v
    Info (12023): Found entity 1: acl_ll_ram_fifo File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_ll_ram_fifo.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/acl_valid_fifo_counter.v
    Info (12023): Found entity 1: acl_valid_fifo_counter File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_valid_fifo_counter.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/acl_dspba_valid_fifo_counter.v
    Info (12023): Found entity 1: acl_dspba_valid_fifo_counter File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_dspba_valid_fifo_counter.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/acl_staging_reg.v
    Info (12023): Found entity 1: acl_staging_reg File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_staging_reg.v Line: 24
Info (12021): Found 2 design units, including 2 entities, in source file soc_system_sph/synthesis/submodules/hld_fifo.sv
    Info (12023): Found entity 1: hld_fifo File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hld_fifo.sv Line: 132
    Info (12023): Found entity 2: earliness_delay File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hld_fifo.sv Line: 389
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/hld_fifo_zero_width.sv
    Info (12023): Found entity 1: hld_fifo_zero_width File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hld_fifo_zero_width.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file soc_system_sph/synthesis/submodules/acl_high_speed_fifo.sv
    Info (12023): Found entity 1: acl_high_speed_fifo File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_high_speed_fifo.sv Line: 133
    Info (12023): Found entity 2: scfifo_to_acl_high_speed_fifo File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_high_speed_fifo.sv Line: 1084
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/acl_low_latency_fifo.sv
    Info (12023): Found entity 1: acl_low_latency_fifo File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_low_latency_fifo.sv Line: 80
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/acl_zero_latency_fifo.sv
    Info (12023): Found entity 1: acl_zero_latency_fifo File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_zero_latency_fifo.sv Line: 97
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/acl_fanout_pipeline.sv
    Info (12023): Found entity 1: acl_fanout_pipeline File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_fanout_pipeline.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/acl_std_synchronizer_nocut.v
    Info (12023): Found entity 1: acl_std_synchronizer_nocut File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_std_synchronizer_nocut.v Line: 52
Info (12021): Found 2 design units, including 2 entities, in source file soc_system_sph/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv
    Info (12023): Found entity 1: acl_tessellated_incr_decr_threshold File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv Line: 42
    Info (12023): Found entity 2: acl_tessellated_incr_decr File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv Line: 374
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/acl_tessellated_incr_lookahead.sv
    Info (12023): Found entity 1: acl_tessellated_incr_lookahead File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_tessellated_incr_lookahead.sv Line: 40
Info (12021): Found 3 design units, including 3 entities, in source file soc_system_sph/synthesis/submodules/acl_reset_handler.sv
    Info (12023): Found entity 1: acl_reset_handler File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_reset_handler.sv Line: 48
    Info (12023): Found entity 2: acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_reset_handler.sv Line: 124
    Info (12023): Found entity 3: acl_reset_pulse_extender File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_reset_handler.sv Line: 200
Info (12021): Found 3 design units, including 3 entities, in source file soc_system_sph/synthesis/submodules/acl_lfsr.sv
    Info (12023): Found entity 1: acl_lfsr File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_lfsr.sv Line: 42
    Info (12023): Found entity 2: galois_lfsr File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_lfsr.sv Line: 1622
    Info (12023): Found entity 3: fibonacci_lfsr File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_lfsr.sv Line: 1670
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/acl_pop.v
    Info (12023): Found entity 1: acl_pop File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_pop.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/acl_push.v
    Info (12023): Found entity 1: acl_push File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_push.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/acl_token_fifo_counter.v
    Info (12023): Found entity 1: acl_token_fifo_counter File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_token_fifo_counter.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/acl_pipeline.v
    Info (12023): Found entity 1: acl_pipeline File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_pipeline.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/acl_dspba_buffer.v
    Info (12023): Found entity 1: acl_dspba_buffer File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_dspba_buffer.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/acl_enable_sink.v
    Info (12023): Found entity 1: acl_enable_sink File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_enable_sink.v Line: 19
Info (12021): Found 3 design units, including 3 entities, in source file soc_system_sph/synthesis/submodules/st_top.v
    Info (12023): Found entity 1: init_reg File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/st_top.v Line: 23
    Info (12023): Found entity 2: st_read File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/st_top.v Line: 93
    Info (12023): Found entity 3: st_write File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/st_top.v Line: 263
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/acl_reset_wire.v
    Info (12023): Found entity 1: acl_reset_wire File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_reset_wire.v Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/add_one_function_wrapper.vhd
    Info (12022): Found design unit 1: add_one_function_wrapper-normal File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_function_wrapper.vhd Line: 57
    Info (12023): Found entity 1: add_one_function_wrapper File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_function_wrapper.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/add_one_function.vhd
    Info (12022): Found design unit 1: add_one_function-normal File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_function.vhd Line: 54
    Info (12023): Found entity 1: add_one_function File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_function.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/bb_add_one_B0_runOnce.vhd
    Info (12022): Found design unit 1: bb_add_one_B0_runOnce-normal File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/bb_add_one_B0_runOnce.vhd Line: 46
    Info (12023): Found entity 1: bb_add_one_B0_runOnce File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/bb_add_one_B0_runOnce.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/add_one_B0_runOnce_branch.vhd
    Info (12022): Found design unit 1: add_one_B0_runOnce_branch-normal File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_B0_runOnce_branch.vhd Line: 46
    Info (12023): Found entity 1: add_one_B0_runOnce_branch File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_B0_runOnce_branch.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/add_one_B0_runOnce_merge.vhd
    Info (12022): Found design unit 1: add_one_B0_runOnce_merge-normal File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_B0_runOnce_merge.vhd Line: 46
    Info (12023): Found entity 1: add_one_B0_runOnce_merge File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_B0_runOnce_merge.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/bb_add_one_B0_runOnce_stall_region.vhd
    Info (12022): Found design unit 1: bb_add_one_B0_runOnce_stall_region-normal File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/bb_add_one_B0_runOnce_stall_region.vhd Line: 46
    Info (12023): Found entity 1: bb_add_one_B0_runOnce_stall_region File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/bb_add_one_B0_runOnce_stall_region.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/add_one_B0_runOnce_merge_reg.vhd
    Info (12022): Found design unit 1: add_one_B0_runOnce_merge_reg-normal File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_B0_runOnce_merge_reg.vhd Line: 48
    Info (12023): Found entity 1: add_one_B0_runOnce_merge_reg File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_B0_runOnce_merge_reg.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/i_acl_pop_i1_wt_limpop_add_one0.vhd
    Info (12022): Found design unit 1: i_acl_pop_i1_wt_limpop_add_one0-normal File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_pop_i1_wt_limpop_add_one0.vhd Line: 53
    Info (12023): Found entity 1: i_acl_pop_i1_wt_limpop_add_one0 File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_pop_i1_wt_limpop_add_one0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/i_acl_pop_i1_wt_limpop_add_one_reg.vhd
    Info (12022): Found design unit 1: i_acl_pop_i1_wt_limpop_add_one_reg-normal File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_pop_i1_wt_limpop_add_one_reg.vhd Line: 48
    Info (12023): Found entity 1: i_acl_pop_i1_wt_limpop_add_one_reg File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_pop_i1_wt_limpop_add_one_reg.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/i_acl_push_i1_wt_limpush_add_one2.vhd
    Info (12022): Found design unit 1: i_acl_push_i1_wt_limpush_add_one2-normal File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_push_i1_wt_limpush_add_one2.vhd Line: 51
    Info (12023): Found entity 1: i_acl_push_i1_wt_limpush_add_one2 File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_push_i1_wt_limpush_add_one2.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/i_acl_push_i1_wt_limpush_add_one_reg.vhd
    Info (12022): Found design unit 1: i_acl_push_i1_wt_limpush_add_one_reg-normal File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_push_i1_wt_limpush_add_one_reg.vhd Line: 48
    Info (12023): Found entity 1: i_acl_push_i1_wt_limpush_add_one_reg File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_push_i1_wt_limpush_add_one_reg.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/bb_add_one_B1_start.vhd
    Info (12022): Found design unit 1: bb_add_one_B1_start-normal File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/bb_add_one_B1_start.vhd Line: 58
    Info (12023): Found entity 1: bb_add_one_B1_start File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/bb_add_one_B1_start.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/add_one_B1_start_branch.vhd
    Info (12022): Found design unit 1: add_one_B1_start_branch-normal File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_B1_start_branch.vhd Line: 46
    Info (12023): Found entity 1: add_one_B1_start_branch File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_B1_start_branch.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/add_one_B1_start_merge.vhd
    Info (12022): Found design unit 1: add_one_B1_start_merge-normal File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_B1_start_merge.vhd Line: 48
    Info (12023): Found entity 1: add_one_B1_start_merge File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_B1_start_merge.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/bb_add_one_B1_start_stall_region.vhd
    Info (12022): Found design unit 1: bb_add_one_B1_start_stall_region-normal File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/bb_add_one_B1_start_stall_region.vhd Line: 56
    Info (12023): Found entity 1: bb_add_one_B1_start_stall_region File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/bb_add_one_B1_start_stall_region.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/i_iord_bl_do_unnamed_add_one1_add_one12.vhd
    Info (12022): Found design unit 1: i_iord_bl_do_unnamed_add_one1_add_one12-normal File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_iord_bl_do_unnamed_add_one1_add_one12.vhd Line: 50
    Info (12023): Found entity 1: i_iord_bl_do_unnamed_add_one1_add_one12 File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_iord_bl_do_unnamed_add_one1_add_one12.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/i_sfc_c0_wt_entry_add_one_c0_enter_add_one.vhd
    Info (12022): Found design unit 1: i_sfc_c0_wt_entry_add_one_c0_enter_add_one-normal File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_sfc_c0_wt_entry_add_one_c0_enter_add_one.vhd Line: 53
    Info (12023): Found entity 1: i_sfc_c0_wt_entry_add_one_c0_enter_add_one File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_sfc_c0_wt_entry_add_one_c0_enter_add_one.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/i_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one10.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one10-normal File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one10.vhd Line: 53
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one10 File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one10.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4-normal File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4.vhd Line: 51
    Info (12023): Found entity 1: i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4 File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/i_acl_pipeline_keep_going_add_one6.vhd
    Info (12022): Found design unit 1: i_acl_pipeline_keep_going_add_one6-normal File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_pipeline_keep_going_add_one6.vhd Line: 58
    Info (12023): Found entity 1: i_acl_pipeline_keep_going_add_one6 File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_pipeline_keep_going_add_one6.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/i_acl_push_i1_notexitcond_add_one8.vhd
    Info (12022): Found design unit 1: i_acl_push_i1_notexitcond_add_one8-normal File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_push_i1_notexitcond_add_one8.vhd Line: 51
    Info (12023): Found entity 1: i_acl_push_i1_notexitcond_add_one8 File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_push_i1_notexitcond_add_one8.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/add_one_B1_start_merge_reg.vhd
    Info (12022): Found design unit 1: add_one_B1_start_merge_reg-normal File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_B1_start_merge_reg.vhd Line: 48
    Info (12023): Found entity 1: add_one_B1_start_merge_reg File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_B1_start_merge_reg.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/i_iowr_bl_return_unnamed_add_one2_add_one13.vhd
    Info (12022): Found design unit 1: i_iowr_bl_return_unnamed_add_one2_add_one13-normal File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_iowr_bl_return_unnamed_add_one2_add_one13.vhd Line: 51
    Info (12023): Found entity 1: i_iowr_bl_return_unnamed_add_one2_add_one13 File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_iowr_bl_return_unnamed_add_one2_add_one13.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/i_acl_pipeline_keep_going_add_one_sr.vhd
    Info (12022): Found design unit 1: i_acl_pipeline_keep_going_add_one_sr-normal File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_pipeline_keep_going_add_one_sr.vhd Line: 48
    Info (12023): Found entity 1: i_acl_pipeline_keep_going_add_one_sr File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_pipeline_keep_going_add_one_sr.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/i_acl_pipeline_keep_going_add_one_valid_fifo.vhd
    Info (12022): Found design unit 1: i_acl_pipeline_keep_going_add_one_valid_fifo-normal File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_pipeline_keep_going_add_one_valid_fifo.vhd Line: 48
    Info (12023): Found entity 1: i_acl_pipeline_keep_going_add_one_valid_fifo File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_pipeline_keep_going_add_one_valid_fifo.vhd Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/add_one_internal.v
    Info (12023): Found entity 1: add_one_internal File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_internal.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_sph_top_level.v
    Info (12023): Found entity 1: soc_system_sph_top_level File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 1
Warning (12019): Can't analyze file -- file output_files/sev_seg_controller.sv is missing
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(24): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 24
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(25): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 25
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(26): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 26
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(27): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 27
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(28): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 28
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(29): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 29
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(30): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 30
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(31): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 31
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(32): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 32
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(33): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 33
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(34): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 34
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(35): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 35
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(36): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 36
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(37): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 37
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(38): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 38
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(39): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 39
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(43): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 43
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(44): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 44
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(45): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 45
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(46): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 46
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(47): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 47
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(48): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 48
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(49): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 49
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(50): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 50
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(51): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 51
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(52): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 52
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(53): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 53
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(54): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 54
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(55): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 55
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(56): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 56
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(57): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 57
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(58): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 58
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(62): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 62
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(63): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 63
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(64): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 64
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(65): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 65
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(66): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 66
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(67): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 67
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(68): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 68
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(69): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 69
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(70): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 70
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(71): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 71
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(72): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 72
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(73): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 73
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(74): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 74
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(75): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 75
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(76): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 76
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(77): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 77
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(81): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 81
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(82): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 82
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(83): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 83
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(84): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 84
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(85): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 85
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(86): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 86
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(87): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 87
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(88): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 88
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(89): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 89
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(90): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 90
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(91): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 91
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(92): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 92
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(93): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 93
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(94): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 94
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(95): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 95
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(96): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 96
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(100): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 100
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(101): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 101
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(102): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 102
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(103): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 103
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(104): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 104
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(105): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 105
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(106): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 106
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(107): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 107
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(108): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 108
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(109): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 109
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(110): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 110
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(111): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 111
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(112): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 112
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(113): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 113
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(114): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 114
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(115): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 115
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(119): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 119
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(120): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 120
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(121): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 121
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(122): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 122
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(123): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 123
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(124): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 124
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(125): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 125
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(126): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 126
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(127): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 127
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(128): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 128
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(129): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 129
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(130): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 130
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(131): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 131
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(132): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 132
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(133): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 133
Warning (10229): Verilog HDL Expression warning at sev_seg_controller.sv(134): truncated literal to match 7 bits File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 134
Info (12021): Found 1 design units, including 1 entities, in source file sev_seg_controller.sv
    Info (12023): Found entity 1: sev_seg_controller File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_pll.sv Line: 168
Warning (10236): Verilog HDL Implicit Net warning at soc_system_sph_top_level.v(105): created implicit net for "SEV_SEG" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 105
Info (12127): Elaborating entity "soc_system_sph_top_level" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at soc_system_sph_top_level.v(105): object "SEV_SEG" assigned a value but never read File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 105
Warning (10230): Verilog HDL assignment warning at soc_system_sph_top_level.v(105): truncated value with size 24 to match size of target (1) File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 105
Warning (10034): Output port "DRAM_ADDR" at soc_system_sph_top_level.v(16) has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 16
Warning (10034): Output port "DRAM_BA" at soc_system_sph_top_level.v(17) has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 17
Warning (10034): Output port "DRAM_CAS_N" at soc_system_sph_top_level.v(18) has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 18
Warning (10034): Output port "DRAM_CKE" at soc_system_sph_top_level.v(19) has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 19
Warning (10034): Output port "DRAM_CLK" at soc_system_sph_top_level.v(20) has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 20
Warning (10034): Output port "DRAM_CS_N" at soc_system_sph_top_level.v(21) has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 21
Warning (10034): Output port "DRAM_LDQM" at soc_system_sph_top_level.v(23) has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 23
Warning (10034): Output port "DRAM_RAS_N" at soc_system_sph_top_level.v(24) has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 24
Warning (10034): Output port "DRAM_UDQM" at soc_system_sph_top_level.v(25) has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 25
Warning (10034): Output port "DRAM_WE_N" at soc_system_sph_top_level.v(26) has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 26
Warning (10034): Output port "HPS_SPIM_CLK" at soc_system_sph_top_level.v(75) has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 75
Warning (10034): Output port "HPS_SPIM_MOSI" at soc_system_sph_top_level.v(77) has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 77
Info (12128): Elaborating entity "sev_seg_controller" for hierarchy "sev_seg_controller:sev_seg_control" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 117
Info (12128): Elaborating entity "soc_system_sph_add_one" for hierarchy "soc_system_sph_add_one:add_one_inst" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 130
Info (12128): Elaborating entity "add_one_internal" for hierarchy "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_add_one.v Line: 26
Info (12128): Elaborating entity "add_one_function_wrapper" for hierarchy "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_internal.v Line: 45
Info (12128): Elaborating entity "add_one_function" for hierarchy "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_function_wrapper.vhd Line: 126
Info (12128): Elaborating entity "i_acl_pipeline_keep_going_add_one_valid_fifo" for hierarchy "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|i_acl_pipeline_keep_going_add_one_valid_fifo:thei_acl_pipeline_keep_going_add_one_valid_fifo" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_function.vhd Line: 147
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|i_acl_pipeline_keep_going_add_one_valid_fifo:thei_acl_pipeline_keep_going_add_one_valid_fifo|acl_data_fifo:thei_acl_pipeline_keep_going_add_one_valid_fifo" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_pipeline_keep_going_add_one_valid_fifo.vhd Line: 94
Info (12128): Elaborating entity "i_acl_pipeline_keep_going_add_one_sr" for hierarchy "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|i_acl_pipeline_keep_going_add_one_sr:thei_acl_pipeline_keep_going_add_one_sr" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_function.vhd Line: 162
Info (12128): Elaborating entity "bb_add_one_B1_start" for hierarchy "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_function.vhd Line: 174
Info (12128): Elaborating entity "add_one_B1_start_merge" for hierarchy "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|add_one_B1_start_merge:theadd_one_B1_start_merge" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/bb_add_one_B1_start.vhd Line: 129
Info (12128): Elaborating entity "add_one_B1_start_branch" for hierarchy "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|add_one_B1_start_branch:theadd_one_B1_start_branch" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/bb_add_one_B1_start.vhd Line: 142
Info (12128): Elaborating entity "bb_add_one_B1_start_stall_region" for hierarchy "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/bb_add_one_B1_start.vhd Line: 153
Info (12128): Elaborating entity "i_sfc_c0_wt_entry_add_one_c0_enter_add_one" for hierarchy "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/bb_add_one_B1_start_stall_region.vhd Line: 196
Info (12128): Elaborating entity "i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4" for hierarchy "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_sfc_c0_wt_entry_add_one_c0_enter_add_one.vhd Line: 126
Info (12128): Elaborating entity "i_acl_pipeline_keep_going_add_one6" for hierarchy "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x|i_acl_pipeline_keep_going_add_one6:thei_acl_pipeline_keep_going_add_one" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4.vhd Line: 120
Info (12128): Elaborating entity "acl_pipeline" for hierarchy "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x|i_acl_pipeline_keep_going_add_one6:thei_acl_pipeline_keep_going_add_one|acl_pipeline:thei_acl_pipeline_keep_going_add_one7" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_pipeline_keep_going_add_one6.vhd Line: 164
Warning (10034): Output port "data_out" at acl_pipeline.v(51) has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_pipeline.v Line: 51
Info (12128): Elaborating entity "acl_staging_reg" for hierarchy "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x|i_acl_pipeline_keep_going_add_one6:thei_acl_pipeline_keep_going_add_one|acl_pipeline:thei_acl_pipeline_keep_going_add_one7|acl_staging_reg:asr" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_pipeline.v Line: 149
Info (12128): Elaborating entity "acl_dspba_buffer" for hierarchy "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x|i_acl_pipeline_keep_going_add_one6:thei_acl_pipeline_keep_going_add_one|acl_dspba_buffer:thepassthru" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_pipeline_keep_going_add_one6.vhd Line: 201
Info (12128): Elaborating entity "i_acl_push_i1_notexitcond_add_one8" for hierarchy "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x|i_acl_push_i1_notexitcond_add_one8:thei_acl_push_i1_notexitcond_add_one" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4.vhd Line: 144
Info (12128): Elaborating entity "acl_push" for hierarchy "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x|i_acl_push_i1_notexitcond_add_one8:thei_acl_push_i1_notexitcond_add_one|acl_push:thei_acl_push_i1_notexitcond_add_one9" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_push_i1_notexitcond_add_one8.vhd Line: 141
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one10" for hierarchy "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one10:thei_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one_aunroll_x" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_sfc_c0_wt_entry_add_one_c0_enter_add_one.vhd Line: 142
Info (12128): Elaborating entity "acl_enable_sink" for hierarchy "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one10:thei_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one_aunroll_x|acl_enable_sink:thei_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one11" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one10.vhd Line: 149
Warning (10230): Verilog HDL assignment warning at acl_enable_sink.v(68): truncated value with size 2 to match size of target (1) File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_enable_sink.v Line: 68
Warning (10230): Verilog HDL assignment warning at acl_enable_sink.v(84): truncated value with size 32 to match size of target (1) File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_enable_sink.v Line: 84
Info (12128): Elaborating entity "add_one_B1_start_merge_reg" for hierarchy "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|add_one_B1_start_merge_reg:theadd_one_B1_start_merge_reg" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/bb_add_one_B1_start_stall_region.vhd Line: 224
Info (12128): Elaborating entity "i_iowr_bl_return_unnamed_add_one2_add_one13" for hierarchy "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_iowr_bl_return_unnamed_add_one2_add_one13:thei_iowr_bl_return_unnamed_add_one2_add_one" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/bb_add_one_B1_start_stall_region.vhd Line: 294
Info (12128): Elaborating entity "st_write" for hierarchy "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_iowr_bl_return_unnamed_add_one2_add_one13:thei_iowr_bl_return_unnamed_add_one2_add_one|st_write:theiowr" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_iowr_bl_return_unnamed_add_one2_add_one13.vhd Line: 139
Info (12128): Elaborating entity "i_iord_bl_do_unnamed_add_one1_add_one12" for hierarchy "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_iord_bl_do_unnamed_add_one1_add_one12:thei_iord_bl_do_unnamed_add_one1_add_one_aunroll_x" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/bb_add_one_B1_start_stall_region.vhd Line: 320
Info (12128): Elaborating entity "st_read" for hierarchy "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_iord_bl_do_unnamed_add_one1_add_one12:thei_iord_bl_do_unnamed_add_one1_add_one_aunroll_x|st_read:theiord" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_iord_bl_do_unnamed_add_one1_add_one12.vhd Line: 139
Info (12128): Elaborating entity "bb_add_one_B0_runOnce" for hierarchy "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_function.vhd Line: 202
Info (12128): Elaborating entity "add_one_B0_runOnce_branch" for hierarchy "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|add_one_B0_runOnce_branch:theadd_one_B0_runOnce_branch" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/bb_add_one_B0_runOnce.vhd Line: 98
Info (12128): Elaborating entity "bb_add_one_B0_runOnce_stall_region" for hierarchy "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/bb_add_one_B0_runOnce.vhd Line: 109
Info (12128): Elaborating entity "add_one_B0_runOnce_merge_reg" for hierarchy "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|add_one_B0_runOnce_merge_reg:theadd_one_B0_runOnce_merge_reg" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/bb_add_one_B0_runOnce_stall_region.vhd Line: 149
Info (12128): Elaborating entity "i_acl_push_i1_wt_limpush_add_one2" for hierarchy "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|i_acl_push_i1_wt_limpush_add_one2:thei_acl_push_i1_wt_limpush_add_one" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/bb_add_one_B0_runOnce_stall_region.vhd Line: 203
Info (12128): Elaborating entity "acl_push" for hierarchy "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|i_acl_push_i1_wt_limpush_add_one2:thei_acl_push_i1_wt_limpush_add_one|acl_push:thei_acl_push_i1_wt_limpush_add_one3" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_push_i1_wt_limpush_add_one2.vhd Line: 155
Info (12128): Elaborating entity "acl_token_fifo_counter" for hierarchy "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|i_acl_push_i1_wt_limpush_add_one2:thei_acl_push_i1_wt_limpush_add_one|acl_push:thei_acl_push_i1_wt_limpush_add_one3|acl_token_fifo_counter:fifo" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_push.v Line: 159
Info (12128): Elaborating entity "i_acl_push_i1_wt_limpush_add_one_reg" for hierarchy "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|i_acl_push_i1_wt_limpush_add_one2:thei_acl_push_i1_wt_limpush_add_one|i_acl_push_i1_wt_limpush_add_one_reg:thei_acl_push_i1_wt_limpush_add_one_reg" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_push_i1_wt_limpush_add_one2.vhd Line: 190
Info (12128): Elaborating entity "i_acl_pop_i1_wt_limpop_add_one0" for hierarchy "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|i_acl_pop_i1_wt_limpop_add_one0:thei_acl_pop_i1_wt_limpop_add_one" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/bb_add_one_B0_runOnce_stall_region.vhd Line: 226
Info (12128): Elaborating entity "acl_pop" for hierarchy "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|i_acl_pop_i1_wt_limpop_add_one0:thei_acl_pop_i1_wt_limpop_add_one|acl_pop:thei_acl_pop_i1_wt_limpop_add_one1" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_pop_i1_wt_limpop_add_one0.vhd Line: 149
Info (12128): Elaborating entity "i_acl_pop_i1_wt_limpop_add_one_reg" for hierarchy "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region|i_acl_pop_i1_wt_limpop_add_one0:thei_acl_pop_i1_wt_limpop_add_one|i_acl_pop_i1_wt_limpop_add_one_reg:thei_acl_pop_i1_wt_limpop_add_one_reg" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_pop_i1_wt_limpop_add_one0.vhd Line: 179
Info (12128): Elaborating entity "add_one_B0_runOnce_merge" for hierarchy "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce|add_one_B0_runOnce_merge:theadd_one_B0_runOnce_merge" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/bb_add_one_B0_runOnce.vhd Line: 120
Info (12128): Elaborating entity "acl_reset_wire" for hierarchy "soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|acl_reset_wire:thereset_wire_inst" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_function_wrapper.vhd Line: 159
Info (12128): Elaborating entity "soc_system_sph" for hierarchy "soc_system_sph:u0" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 216
Info (12128): Elaborating entity "soc_system_sph_add_one" for hierarchy "soc_system_sph:u0|soc_system_sph_add_one:add_one" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/soc_system_sph.v Line: 139
Info (12128): Elaborating entity "soc_system_sph_hps_0" for hierarchy "soc_system_sph:u0|soc_system_sph_hps_0:hps_0" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/soc_system_sph.v Line: 243
Info (12128): Elaborating entity "soc_system_sph_hps_0_fpga_interfaces" for hierarchy "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_fpga_interfaces:fpga_interfaces" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_hps_0.v Line: 180
Info (12128): Elaborating entity "soc_system_sph_hps_0_hps_io" for hierarchy "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_hps_0.v Line: 241
Info (12128): Elaborating entity "soc_system_sph_hps_0_hps_io_border" for hierarchy "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_hps_0_hps_io.v Line: 129
Info (12128): Elaborating entity "hps_sdram" for hierarchy "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_hps_0_hps_io_border.sv Line: 340
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_pll.sv Line: 168
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_pll.sv Line: 91
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram.v Line: 230
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0.sv Line: 405
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0.sv Line: 573
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1) File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 557
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0' File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 222
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 554
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 45
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 47
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 780
Warning (10034): Output port "ddio_phy_dqdin[179..140]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[107..104]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[71..68]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 244
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 157
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 166
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 189
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 198
Info (12128): Elaborating entity "altddio_out" for hierarchy "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12130): Elaborated megafunction instantiation "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12133): Instantiated megafunction "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter: File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/db/ddio_out_uqe.tdf Line: 27
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated" File: /home/parallels/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 100
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 337
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 317
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 146
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram.v Line: 238
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram.v Line: 794
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1) File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1166
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1) File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1167
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1) File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1168
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1) File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1169
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1) File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1170
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1) File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1171
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram.v Line: 802
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram.v Line: 814
Info (12128): Elaborating entity "soc_system_sph_led_pio" for hierarchy "soc_system_sph:u0|soc_system_sph_led_pio:led_pio" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/soc_system_sph.v Line: 254
Info (12128): Elaborating entity "soc_system_sph_pio_0" for hierarchy "soc_system_sph:u0|soc_system_sph_pio_0:pio_0" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/soc_system_sph.v Line: 265
Info (12128): Elaborating entity "soc_system_sph_mm_interconnect_0" for hierarchy "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/soc_system_sph.v Line: 317
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0.v Line: 338
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0.v Line: 530
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0.v Line: 614
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0.v Line: 655
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0.v Line: 696
Info (12128): Elaborating entity "soc_system_sph_mm_interconnect_0_router" for hierarchy "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_router:router" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0.v Line: 878
Info (12128): Elaborating entity "soc_system_sph_mm_interconnect_0_router_default_decode" for hierarchy "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_router:router|soc_system_sph_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_router.sv Line: 180
Info (12128): Elaborating entity "soc_system_sph_mm_interconnect_0_router_002" for hierarchy "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_router_002:router_002" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0.v Line: 910
Info (12128): Elaborating entity "soc_system_sph_mm_interconnect_0_router_002_default_decode" for hierarchy "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_router_002:router_002|soc_system_sph_mm_interconnect_0_router_002_default_decode:the_default_decode" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_router_002.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0.v Line: 976
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0.v Line: 1076
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "soc_system_sph_mm_interconnect_0_cmd_demux" for hierarchy "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0.v Line: 1149
Info (12128): Elaborating entity "soc_system_sph_mm_interconnect_0_cmd_mux" for hierarchy "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0.v Line: 1195
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "soc_system_sph_mm_interconnect_0_rsp_demux" for hierarchy "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_rsp_demux:rsp_demux" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0.v Line: 1241
Info (12128): Elaborating entity "soc_system_sph_mm_interconnect_0_rsp_mux" for hierarchy "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0.v Line: 1287
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_rsp_mux.sv Line: 310
Info (12128): Elaborating entity "soc_system_sph_mm_interconnect_0_avalon_st_adapter" for hierarchy "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0.v Line: 1339
Info (12128): Elaborating entity "soc_system_sph_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "soc_system_sph:u0|soc_system_sph_mm_interconnect_0:mm_interconnect_0|soc_system_sph_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_system_sph_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "soc_system_sph_irq_mapper" for hierarchy "soc_system_sph:u0|soc_system_sph_irq_mapper:irq_mapper" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/soc_system_sph.v Line: 323
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc_system_sph:u0|altera_reset_controller:rst_controller" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/soc_system_sph.v Line: 392
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_system_sph:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_system_sph:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc_system_sph:u0|altera_reset_controller:rst_controller_001" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/soc_system_sph.v Line: 455
Warning (12000): Port "buffer_in" in macrofunction "thepassthru" has no range declared,the Quartus Prime software will connect the port to pin "buffer_in[0]" because the pin is a member of a single bit bus with the same name as the port File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_pipeline_keep_going_add_one6.vhd Line: 201
Warning (12000): Port "buffer_out" in macrofunction "thepassthru" has no range declared,the Quartus Prime software will connect the port to pin "buffer_out[0]" because the pin is a member of a single bit bus with the same name as the port File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_pipeline_keep_going_add_one6.vhd Line: 201
Warning (12241): 40 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 22
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 22
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 22
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 22
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 22
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 22
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 22
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 22
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 22
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 22
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 22
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 22
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 22
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 22
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 22
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 22
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 29
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 29
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 29
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 29
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 29
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 29
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 29
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 29
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 29
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 29
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 29
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 29
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 29
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 29
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 29
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 29
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 29
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 29
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 29
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 29
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 29
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 29
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 29
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 29
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 29
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 29
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 29
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 29
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 29
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 29
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 29
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 29
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 29
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 29
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 29
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 29
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 30
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 30
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 30
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 30
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 30
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 30
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 30
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 30
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 30
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 30
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 30
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 30
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 30
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 30
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 30
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 30
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 30
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 30
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 30
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 30
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 30
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 30
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 30
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 30
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 30
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 30
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 30
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 30
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 30
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 30
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 30
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 30
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 30
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 30
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 30
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 30
    Warning (13040): bidirectional pin "HPS_CONV_USB_N" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 34
    Warning (13040): bidirectional pin "HPS_ENET_INT_N" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 52
    Warning (13040): bidirectional pin "HPS_GSENSOR_INT" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 63
    Warning (13040): bidirectional pin "HPS_I2C1_SCLK" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 64
    Warning (13040): bidirectional pin "HPS_I2C1_SDAT" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 65
    Warning (13040): bidirectional pin "HPS_I2C2_SCLK" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 66
    Warning (13040): bidirectional pin "HPS_I2C2_SDAT" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 67
    Warning (13040): bidirectional pin "HPS_I2C_CONTROL" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 68
    Warning (13040): bidirectional pin "HPS_LTC_GPIO" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 71
    Warning (13040): bidirectional pin "HPS_SPIM_SS" has no driver File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 78
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "HPS_DDR3_DQ[0]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 43
    Warning (13010): Node "HPS_DDR3_DQ[1]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 43
    Warning (13010): Node "HPS_DDR3_DQ[2]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 43
    Warning (13010): Node "HPS_DDR3_DQ[3]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 43
    Warning (13010): Node "HPS_DDR3_DQ[4]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 43
    Warning (13010): Node "HPS_DDR3_DQ[5]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 43
    Warning (13010): Node "HPS_DDR3_DQ[6]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 43
    Warning (13010): Node "HPS_DDR3_DQ[7]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 43
    Warning (13010): Node "HPS_DDR3_DQ[8]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 43
    Warning (13010): Node "HPS_DDR3_DQ[9]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 43
    Warning (13010): Node "HPS_DDR3_DQ[10]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 43
    Warning (13010): Node "HPS_DDR3_DQ[11]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 43
    Warning (13010): Node "HPS_DDR3_DQ[12]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 43
    Warning (13010): Node "HPS_DDR3_DQ[13]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 43
    Warning (13010): Node "HPS_DDR3_DQ[14]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 43
    Warning (13010): Node "HPS_DDR3_DQ[15]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 43
    Warning (13010): Node "HPS_DDR3_DQ[16]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 43
    Warning (13010): Node "HPS_DDR3_DQ[17]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 43
    Warning (13010): Node "HPS_DDR3_DQ[18]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 43
    Warning (13010): Node "HPS_DDR3_DQ[19]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 43
    Warning (13010): Node "HPS_DDR3_DQ[20]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 43
    Warning (13010): Node "HPS_DDR3_DQ[21]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 43
    Warning (13010): Node "HPS_DDR3_DQ[22]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 43
    Warning (13010): Node "HPS_DDR3_DQ[23]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 43
    Warning (13010): Node "HPS_DDR3_DQ[24]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 43
    Warning (13010): Node "HPS_DDR3_DQ[25]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 43
    Warning (13010): Node "HPS_DDR3_DQ[26]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 43
    Warning (13010): Node "HPS_DDR3_DQ[27]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 43
    Warning (13010): Node "HPS_DDR3_DQ[28]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 43
    Warning (13010): Node "HPS_DDR3_DQ[29]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 43
    Warning (13010): Node "HPS_DDR3_DQ[30]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 43
    Warning (13010): Node "HPS_DDR3_DQ[31]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 43
    Warning (13010): Node "HPS_DDR3_DQS_N[0]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 44
    Warning (13010): Node "HPS_DDR3_DQS_N[1]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 44
    Warning (13010): Node "HPS_DDR3_DQS_N[2]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 44
    Warning (13010): Node "HPS_DDR3_DQS_N[3]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 44
    Warning (13010): Node "HPS_DDR3_DQS_P[0]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 45
    Warning (13010): Node "HPS_DDR3_DQS_P[1]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 45
    Warning (13010): Node "HPS_DDR3_DQS_P[2]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 45
    Warning (13010): Node "HPS_DDR3_DQS_P[3]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 45
    Warning (13010): Node "HPS_ENET_MDIO~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 54
    Warning (13010): Node "HPS_FLASH_DATA[0]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 60
    Warning (13010): Node "HPS_FLASH_DATA[1]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 60
    Warning (13010): Node "HPS_FLASH_DATA[2]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 60
    Warning (13010): Node "HPS_FLASH_DATA[3]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 60
    Warning (13010): Node "HPS_KEY~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 69
    Warning (13010): Node "HPS_LED~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 70
    Warning (13010): Node "HPS_SD_CMD~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 73
    Warning (13010): Node "HPS_SD_DATA[0]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 74
    Warning (13010): Node "HPS_SD_DATA[1]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 74
    Warning (13010): Node "HPS_SD_DATA[2]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 74
    Warning (13010): Node "HPS_SD_DATA[3]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 74
    Warning (13010): Node "HPS_USB_DATA[0]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 82
    Warning (13010): Node "HPS_USB_DATA[1]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 82
    Warning (13010): Node "HPS_USB_DATA[2]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 82
    Warning (13010): Node "HPS_USB_DATA[3]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 82
    Warning (13010): Node "HPS_USB_DATA[4]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 82
    Warning (13010): Node "HPS_USB_DATA[5]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 82
    Warning (13010): Node "HPS_USB_DATA[6]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 82
    Warning (13010): Node "HPS_USB_DATA[7]~synth" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 82
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 16
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 16
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 16
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 16
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 16
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 16
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 16
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 16
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 16
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 16
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 16
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 16
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 16
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 17
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 17
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 18
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 19
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 20
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 21
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 23
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 24
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 25
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 26
    Warning (13410): Pin "HPS_SPIM_CLK" is stuck at GND File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 75
    Warning (13410): Pin "HPS_SPIM_MOSI" is stuck at GND File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 77
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 96 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "soc_system_sph_hps_0_hps_io_border:border"
Info (144001): Generated suppressed messages file /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/output_files/soc_system_sph.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 11 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 7
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 10
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 13
    Warning (15610): No output dependent on input pin "HPS_SPIM_MISO" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 76
    Warning (15610): No output dependent on input pin "KEY_N[0]" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 89
    Warning (15610): No output dependent on input pin "KEY_N[1]" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 89
    Warning (15610): No output dependent on input pin "KEY_N[2]" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 89
    Warning (15610): No output dependent on input pin "KEY_N[3]" File: /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v Line: 89
Info (21057): Implemented 1891 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 120 output pins
    Info (21060): Implemented 158 bidirectional pins
    Info (21061): Implemented 945 logic cells
    Info (21066): Implemented 1 delay-locked loops
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 333 warnings
    Info: Peak virtual memory: 1262 megabytes
    Info: Processing ended: Fri Apr 26 14:42:06 2019
    Info: Elapsed time: 00:03:27
    Info: Total CPU time (on all processors): 00:03:31


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/output_files/soc_system_sph.map.smsg.


