

================================================================
== Vivado HLS Report for 'fsum'
================================================================
* Date:           Wed May 31 17:58:38 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        curve25519
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.89|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   11|   11|   11|   11|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   10|   10|         2|          -|          -|     5|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     160|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      60|    -|
|Register         |        -|      -|      18|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      18|     220|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------+----------+-------+---+----+------------+------------+
    |  Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------+----------+-------+---+----+------------+------------+
    |i_2_fu_99_p2    |     +    |      0|  0|  12|           4|           2|
    |output_r_d0     |     +    |      0|  0|  71|          64|          64|
    |output_r_d1     |     +    |      0|  0|  71|          64|          64|
    |tmp_fu_75_p2    |   icmp   |      0|  0|   2|           4|           4|
    |tmp_7_fu_87_p2  |    or    |      0|  0|   4|           4|           1|
    +----------------+----------+-------+---+----+------------+------------+
    |Total           |          |      0|  0| 160|         140|         135|
    +----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  21|          4|    1|          4|
    |i_reg_64           |   9|          2|    4|          8|
    |output_r_address0  |  15|          3|    5|         15|
    |output_r_address1  |  15|          3|    5|         15|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  60|         12|   15|         42|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+---+----+-----+-----------+
    |          Name         | FF| LUT| Bits| Const Bits|
    +-----------------------+---+----+-----+-----------+
    |ap_CS_fsm              |  3|   0|    3|          0|
    |i_2_reg_142            |  4|   0|    4|          0|
    |i_reg_64               |  4|   0|    4|          0|
    |output_addr_1_reg_132  |  3|   0|    5|          2|
    |output_addr_reg_122    |  4|   0|    5|          1|
    +-----------------------+---+----+-----+-----------+
    |Total                  | 18|   0|   21|          3|
    +-----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |     fsum     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |     fsum     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |     fsum     | return value |
|ap_done            | out |    1| ap_ctrl_hs |     fsum     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |     fsum     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |     fsum     | return value |
|output_r_address0  | out |    5|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   64|  ap_memory |   output_r   |     array    |
|output_r_q0        |  in |   64|  ap_memory |   output_r   |     array    |
|output_r_address1  | out |    5|  ap_memory |   output_r   |     array    |
|output_r_ce1       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we1       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d1        | out |   64|  ap_memory |   output_r   |     array    |
|output_r_q1        |  in |   64|  ap_memory |   output_r   |     array    |
|in_r_address0      | out |    5|  ap_memory |     in_r     |     array    |
|in_r_ce0           | out |    1|  ap_memory |     in_r     |     array    |
|in_r_q0            |  in |   64|  ap_memory |     in_r     |     array    |
|in_r_address1      | out |    5|  ap_memory |     in_r     |     array    |
|in_r_ce1           | out |    1|  ap_memory |     in_r     |     array    |
|in_r_q1            |  in |   64|  ap_memory |     in_r     |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

