# headstage-64
Serialized, multifunction headstage for small rodents. Designed to function
with [eib-64](../eib-64/README.md).

![headstage-64](./img/headstage-64.png)

## Schematic
![headstage-64 Schematic](./img/headstage-64_schematic.png)

## Gerber Files
{% include gerber_layers.md %}

![headstage-64 Gerbers](./img/headstage-64_gerbers.png)

## Bill of Materials
The BOM is located on [this google
sheet](https://docs.google.com/spreadsheets/d/1F-KWcdvH_63iXjZf0cgCfDiFX6XXW3qw6rlR8DZrFpQ/edit#gid=138167638).

## FPGA Pinout
The FPGA pinout is located on [this google
sheet](https://docs.google.com/spreadsheets/d/1oJoQ89dJNL9LIiTrRnwJ_9KGiLzJ53Tju5Lfchuvsb0/edit#gid=2100166621).

## Connector Pinout
The headstage connector pinout (ADC input mapping, stimulation connections,
etc) is located on [this google
sheet](https://docs.google.com/spreadsheets/d/11wRDYOqHN5lPb03yUdfXfK0zvaDYsVetplaNK-R90Gg/edit#gid=663991061)

## License
Copyright Jonathan P. Newman, Jakob Voigts 2017.

This documentation describes Open Hardware and is licensed under the
CERN OHL v.1.2.

You may redistribute and modify this documentation under the terms of the CERN
OHL v.1.2. (http://ohwr.org/cernohl). This documentation is distributed WITHOUT
ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY
QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for
applicable conditions
