#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f90d6d04a50 .scope module, "testbench" "testbench" 2 10;
 .timescale -9 -9;
v0x7f90d6d04bb0_0 .var "tb_clk", 0 0;
    .scope S_0x7f90d6d04a50;
T_0 ;
    %vpi_call 2 17 "$dumpfile", "bench.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f90d6d04a50 {0 0 0};
    %vpi_call 2 20 "$display", "starting testbench!!!!" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f90d6d04bb0_0, 0;
    %pushi/vec4 3500000, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 143, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f90d6d04bb0_0, 0;
    %delay 143, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f90d6d04bb0_0, 0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %vpi_call 2 30 "$display", "finished OK!" {0 0 0};
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "testbench.v";
