[
    {
        "id":1,
        "name":"Blank Verilog",
        "slug":"blank-verilog",
        "description":"contains startup files for blank verilog project",
        "fileext":".v",
        "files":{
            "design":[
                {
                    "name":"design.v",
                    "src":"files/blank/design.v"
                }
            ],
            "testbench":[
                {
                    "name":"tb.v",
                    "src":"files/blank/tb.v"
                }
            ]
        },
        "language":"verilog",
        "tools":["icarus", "system-verilog"]
    },
    {
        "id":2,
        "name":"Addition Verilog",
        "slug":"addition-verilog",
        "description":"contains program for addition in verilog project",
        "fileext":".v",
        "files":{
            "design":[
                {
                    "name":"design.v",
                    "src":"files/addition-program/design.v",
                    "contents":""
                }
            ],
            "testbench":[
                {
                    "name":"tb.v",
                    "src":"files/addition-program/tb.v",
                    
                    "contents":""
                }
            ]
        },
        "language":"verilog",
        "tools":["icarus"]
    },
     {
        "id":3,
        "name":"Blink",
        "slug":"blink",
        "description":"contains program for blink in verilog project",
        "fileext":".v",
        "files":{
            "design":[
                {
                    "name":"design.v",
                    "src":"files/blink/design.v",
                    "contents":""
                }
            ],
            "testbench":[
                {
                    "name":"tb.v",
                    "src":"files/blink/tb.v",
                    
                    "contents":""
                }
            ]
        },
        "language":"verilog",
        "tools":["icarus"]
    },
    {
    "id": 4,
    "name": "D Flip-Flop",
    "slug": "dff",
    "description": "contains program for D Flip-Flop design and testbench",
    "fileext": ".v",
    "files": {
        "design": [
            {
                "name": "design.v",
                "src": "files/dff/design.v",
                "contents": ""
            }
        ],
        "testbench": [
            {
                "name": "tb.v",
                "src": "files/dff/tb.v",
                "contents": ""
            }
        ]
    },
    "language": "verilog",
    "tools": ["icarus"]
},
{
    "id": 5,
    "name": "ALU",
    "slug": "alu",
    "description": "contains program for ALU design and testbench",
    "fileext": ".v",
    "files": {
        "design": [
            {
                "name": "design.v",
                "src": "files/alu/design.v",
                "contents": ""
            }
        ],
        "testbench": [
            {
                "name": "tb.v",
                "src": "files/alu/tb.v",
                "contents": ""
            }
        ]
    },
    "language": "verilog",
    "tools": ["icarus"]
}

]