--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml m.twx m.ncd -o m.twr m.pcf -ucf initialize.ucf

Design file:              m.ncd
Physical constraint file: m.pcf
Device,package,speed:     xc3s400,tq144,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
CLK_PAR     |    4.486(R)|    0.606(R)|clk_BUFGP         |   0.000|
HALL11      |    3.915(R)|    0.753(R)|clk_BUFGP         |   0.000|
HALL12      |    2.335(R)|    0.891(R)|clk_BUFGP         |   0.000|
HALL13      |    3.912(R)|    0.793(R)|clk_BUFGP         |   0.000|
HALL14      |    2.995(R)|    1.126(R)|clk_BUFGP         |   0.000|
HALL21      |    4.935(R)|    0.861(R)|clk_BUFGP         |   0.000|
HALL22      |    2.804(R)|    1.142(R)|clk_BUFGP         |   0.000|
HALL23      |    3.591(R)|    0.536(R)|clk_BUFGP         |   0.000|
HALL24      |    4.284(R)|    0.748(R)|clk_BUFGP         |   0.000|
HALL31      |    4.928(R)|    0.838(R)|clk_BUFGP         |   0.000|
HALL32      |    3.008(R)|    0.614(R)|clk_BUFGP         |   0.000|
HALL33      |    3.829(R)|   -0.095(R)|clk_BUFGP         |   0.000|
HALL34      |    4.990(R)|    0.797(R)|clk_BUFGP         |   0.000|
MOTOR_NUM<0>|    3.883(R)|    0.052(R)|clk_BUFGP         |   0.000|
MOTOR_NUM<1>|    3.588(R)|    0.232(R)|clk_BUFGP         |   0.000|
PARITY_IN   |    4.994(R)|   -0.970(R)|clk_BUFGP         |   0.000|
RPM_IN<0>   |    5.943(R)|    0.455(R)|clk_BUFGP         |   0.000|
RPM_IN<1>   |    5.888(R)|    0.928(R)|clk_BUFGP         |   0.000|
RPM_IN<2>   |    6.257(R)|    0.482(R)|clk_BUFGP         |   0.000|
RPM_IN<3>   |    6.271(R)|    0.916(R)|clk_BUFGP         |   0.000|
RPM_IN<4>   |    5.532(R)|    0.873(R)|clk_BUFGP         |   0.000|
RPM_IN<5>   |    5.226(R)|    0.904(R)|clk_BUFGP         |   0.000|
RPM_IN<6>   |    4.955(R)|    0.888(R)|clk_BUFGP         |   0.000|
RPM_IN<7>   |    6.091(R)|    0.972(R)|clk_BUFGP         |   0.000|
TXE         |    4.294(R)|   -0.432(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DATA_USB<0> |    9.437(R)|clk_BUFGP         |   0.000|
DATA_USB<1> |    9.266(R)|clk_BUFGP         |   0.000|
DATA_USB<2> |    9.829(R)|clk_BUFGP         |   0.000|
DATA_USB<3> |    9.569(R)|clk_BUFGP         |   0.000|
DATA_USB<4> |    9.457(R)|clk_BUFGP         |   0.000|
DATA_USB<5> |    9.560(R)|clk_BUFGP         |   0.000|
DATA_USB<6> |    9.643(R)|clk_BUFGP         |   0.000|
DATA_USB<7> |    9.243(R)|clk_BUFGP         |   0.000|
M1n1        |   16.256(R)|clk_BUFGP         |   0.000|
M1n2        |   17.103(R)|clk_BUFGP         |   0.000|
M1n3        |   14.040(R)|clk_BUFGP         |   0.000|
M1n4        |   11.323(R)|clk_BUFGP         |   0.000|
M1p1        |   15.322(R)|clk_BUFGP         |   0.000|
M1p2        |   15.169(R)|clk_BUFGP         |   0.000|
M1p3        |   13.622(R)|clk_BUFGP         |   0.000|
M1p4        |   12.127(R)|clk_BUFGP         |   0.000|
M2n1        |   15.892(R)|clk_BUFGP         |   0.000|
M2n2        |   17.119(R)|clk_BUFGP         |   0.000|
M2n3        |   14.774(R)|clk_BUFGP         |   0.000|
M2n4        |   10.960(R)|clk_BUFGP         |   0.000|
M2p1        |   14.588(R)|clk_BUFGP         |   0.000|
M2p2        |   18.688(R)|clk_BUFGP         |   0.000|
M2p3        |   12.916(R)|clk_BUFGP         |   0.000|
M2p4        |   10.518(R)|clk_BUFGP         |   0.000|
M3n1        |   16.152(R)|clk_BUFGP         |   0.000|
M3n2        |   15.908(R)|clk_BUFGP         |   0.000|
M3n3        |   13.423(R)|clk_BUFGP         |   0.000|
M3n4        |   10.510(R)|clk_BUFGP         |   0.000|
M3p1        |   16.969(R)|clk_BUFGP         |   0.000|
M3p2        |   18.414(R)|clk_BUFGP         |   0.000|
M3p3        |   12.469(R)|clk_BUFGP         |   0.000|
M3p4        |   10.393(R)|clk_BUFGP         |   0.000|
USB_WR      |    9.263(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock TEST_KEY<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |    7.595|    7.595|
TEST_KEY<1>    |         |         |    9.150|    9.150|
TEST_KEY<2>    |         |         |    8.370|    8.370|
TEST_KEY<3>    |         |         |    8.087|    8.087|
clk            |         |         |    9.023|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TEST_KEY<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |    6.783|    6.783|
TEST_KEY<1>    |         |         |    8.338|    8.338|
TEST_KEY<2>    |         |         |    7.558|    7.558|
TEST_KEY<3>    |         |         |    7.275|    7.275|
clk            |         |         |    9.023|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TEST_KEY<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |    7.249|    7.249|
TEST_KEY<1>    |         |         |    8.804|    8.804|
TEST_KEY<2>    |         |         |    8.024|    8.024|
TEST_KEY<3>    |         |         |    7.741|    7.741|
clk            |         |         |    9.023|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TEST_KEY<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |    7.293|    7.293|
TEST_KEY<1>    |         |         |    8.848|    8.848|
TEST_KEY<2>    |         |         |    8.068|    8.068|
TEST_KEY<3>    |         |         |    7.785|    7.785|
clk            |         |         |    9.023|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |   12.230|         |         |
TEST_KEY<1>    |         |   12.230|         |         |
TEST_KEY<2>    |         |   12.230|         |         |
TEST_KEY<3>    |         |   12.230|         |         |
clk            |   30.435|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
HALL11         |LED<1>         |   10.078|
HALL11         |M1n1           |    8.570|
HALL11         |M1p1           |    9.710|
HALL11         |M3n1           |    9.496|
HALL11         |M3p1           |   14.225|
HALL12         |M1n2           |   13.105|
HALL12         |M1p2           |   15.595|
HALL12         |M3n2           |   11.804|
HALL12         |M3p2           |   19.368|
HALL13         |M1n3           |    9.137|
HALL13         |M1p3           |    9.871|
HALL13         |M3n3           |    8.950|
HALL13         |M3p3           |    9.706|
HALL14         |M1n4           |    8.553|
HALL14         |M1p4           |    9.470|
HALL14         |M3n4           |    8.148|
HALL14         |M3p4           |    7.937|
HALL21         |LED<2>         |   10.420|
HALL21         |M2n1           |    8.739|
HALL21         |M2p1           |    8.878|
HALL21         |M3n1           |    9.159|
HALL21         |M3p1           |   14.418|
HALL22         |M2n2           |   12.241|
HALL22         |M2p2           |   17.369|
HALL22         |M3n2           |   10.518|
HALL22         |M3p2           |   17.017|
HALL23         |M2n3           |    9.856|
HALL23         |M2p3           |    9.068|
HALL23         |M3n3           |    9.197|
HALL23         |M3p3           |   10.110|
HALL24         |M2n4           |    8.327|
HALL24         |M2p4           |    8.573|
HALL24         |M3n4           |    8.510|
HALL24         |M3p4           |    8.647|
HALL31         |LED<3>         |    9.631|
HALL31         |M1n1           |    8.947|
HALL31         |M1p1           |    9.442|
HALL31         |M2n1           |    9.234|
HALL31         |M2p1           |    8.750|
HALL32         |M1n2           |   13.133|
HALL32         |M1p2           |   14.467|
HALL32         |M2n2           |   13.107|
HALL32         |M2p2           |   18.701|
HALL33         |M1n3           |    9.512|
HALL33         |M1p3           |   10.389|
HALL33         |M2n3           |    9.288|
HALL33         |M2p3           |    9.484|
HALL34         |M1n4           |    8.765|
HALL34         |M1p4           |   11.115|
HALL34         |M2n4           |    8.124|
HALL34         |M2p4           |    7.567|
---------------+---------------+---------+


Analysis completed Sat Feb 14 14:43:59 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 234 MB



