{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 442, "design__inferred_latch__count": 0, "design__instance__count": 959, "design__instance__area": 9091.22, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 2, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0013593004550784826, "power__switching__total": 0.001086801872588694, "power__leakage__total": 9.801667921749413e-09, "power__total": 0.002446112222969532, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.10820365743001792, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.11021404933986692, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.49658478734621053, "timing__setup__ws__corner:nom_tt_025C_1v80": 3.154143702165346, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.496585, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 7.360798, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 2, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.11644495419719271, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.11914007617684477, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8092577947928096, "timing__setup__ws__corner:nom_ss_100C_1v60": -0.09092638010995427, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -0.09092638010995427, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -0.09092638010995427, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.082678, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 1, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 4.871043, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 2, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.10627903025124681, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.10765479090669586, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.270275254271611, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.238159276818465, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.270275, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 8.236927, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 2, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.10598618116464396, "clock__skew__worst_setup": 0.10701888289578147, "timing__hold__ws": 0.26624977975950126, "timing__setup__ws": -0.2390621102076239, "timing__hold__tns": 0, "timing__setup__tns": -0.432492276455755, "timing__hold__wns": 0, "timing__setup__wns": -0.2390621102076239, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.26625, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 5, "timing__setup_r2r__ws": 4.79812, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 118.56 129.28", "design__core__bbox": "5.52 10.88 112.7 116.96", "design__io": 147, "design__die__area": 15327.4, "design__core__area": 11369.7, "design__instance__count__stdcell": 1123, "design__instance__area__stdcell": 9296.42, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.817652, "design__instance__utilization__stdcell": 0.817652, "design__rows": 39, "design__rows:unithd": 39, "design__sites": 9087, "design__sites:unithd": 9087, "design__instance__count__class:inverter": 57, "design__instance__area__class:inverter": 220.211, "design__instance__count__class:sequential_cell": 113, "design__instance__area__class:sequential_cell": 2935.32, "design__instance__count__class:multi_input_combinational_cell": 502, "design__instance__area__class:multi_input_combinational_cell": 3901.24, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 145, "design__io__hpwl": 8840082, "design__instance__count__class:timing_repair_buffer": 235, "design__instance__area__class:timing_repair_buffer": 1547.73, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 34481.4, "design__violations": 0, "design__instance__count__class:clock_buffer": 22, "design__instance__area__class:clock_buffer": 301.539, "design__instance__count__class:clock_inverter": 9, "design__instance__area__class:clock_inverter": 132.627, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 46, "antenna__violating__nets": 9, "antenna__violating__pins": 10, "route__antenna_violation__count": 9, "antenna_diodes_count": 21, "design__instance__count__class:antenna_cell": 21, "design__instance__area__class:antenna_cell": 52.5504, "route__net": 1002, "route__net__special": 2, "route__drc_errors__iter:0": 999, "route__wirelength__iter:0": 38902, "route__drc_errors__iter:1": 570, "route__wirelength__iter:1": 38364, "route__drc_errors__iter:2": 542, "route__wirelength__iter:2": 38188, "route__drc_errors__iter:3": 165, "route__wirelength__iter:3": 38193, "route__drc_errors__iter:4": 79, "route__wirelength__iter:4": 38216, "route__drc_errors__iter:5": 6, "route__wirelength__iter:5": 38206, "route__drc_errors__iter:6": 0, "route__wirelength__iter:6": 38209, "route__drc_errors": 0, "route__wirelength": 38209, "route__vias": 7927, "route__vias__singlecut": 7927, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 289.8, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 14, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 14, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 14, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 2, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.10805649736394189, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.10922456304118516, "timing__hold__ws__corner:min_tt_025C_1v80": 0.49045402460853815, "timing__setup__ws__corner:min_tt_025C_1v80": 3.228242209370527, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.490454, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 7.402871, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 14, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 2, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.11556288197918133, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.11721084157239114, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8211592749310856, "timing__setup__ws__corner:min_ss_100C_1v60": 0.06435385739784366, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.068572, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 4.934601, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 14, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 2, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.10598618116464396, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.10701888289578147, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.26624977975950126, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.288148624228242, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.26625, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 8.265691, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 14, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 2, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.10977306874201402, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.11150429506442569, "timing__hold__ws__corner:max_tt_025C_1v80": 0.504303113542845, "timing__setup__ws__corner:max_tt_025C_1v80": 3.0827306024880765, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.504303, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 7.315483, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 14, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 2, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.11644750771022157, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.12112787504750366, "timing__hold__ws__corner:max_ss_100C_1v60": 0.7989298337918369, "timing__setup__ws__corner:max_ss_100C_1v60": -0.2390621102076239, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": -0.432492276455755, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": -0.2390621102076239, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.098327, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 4, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 4.79812, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 14, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 2, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.10845587235277027, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.10853475370090081, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.2753882477782494, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.188500775879382, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.275388, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 8.206463, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 14, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 14, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79869, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79957, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00130643, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00117231, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000399091, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00117231, "design_powergrid__voltage__worst": 0.00117231, "design_powergrid__voltage__worst__net:VPWR": 1.79869, "design_powergrid__drop__worst": 0.00130643, "design_powergrid__drop__worst__net:VPWR": 0.00130643, "design_powergrid__voltage__worst__net:VGND": 0.00117231, "design_powergrid__drop__worst__net:VGND": 0.00117231, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.00043, "ir__drop__worst": 0.00131, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}