{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512661999792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512661999792 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 07 23:53:19 2017 " "Processing started: Thu Dec 07 23:53:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512661999792 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512661999792 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Uart2EEPROM -c Uart2EEPROM " "Command: quartus_map --read_settings_files=on --write_settings_files=off Uart2EEPROM -c Uart2EEPROM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512661999793 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1512662000017 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Uart_rx uart_rx uart_eeprom.v(26) " "Verilog HDL Declaration information at uart_eeprom.v(26): object \"Uart_rx\" differs only in case from object \"uart_rx\" in the same scope" {  } { { "../src/uart_eeprom.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/src/uart_eeprom.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512662000061 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Uart_tx uart_tx uart_eeprom.v(27) " "Verilog HDL Declaration information at uart_eeprom.v(27): object \"Uart_tx\" differs only in case from object \"uart_tx\" in the same scope" {  } { { "../src/uart_eeprom.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/src/uart_eeprom.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512662000061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/ac620/demo_release/book_prj/chapter6/30_uart2eeprom/src/uart_eeprom.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/ac620/demo_release/book_prj/chapter6/30_uart2eeprom/src/uart_eeprom.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_eeprom " "Found entity 1: uart_eeprom" {  } { { "../src/uart_eeprom.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/src/uart_eeprom.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512662000062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512662000062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/ac620/demo_release/book_prj/chapter6/30_uart2eeprom/src/uart_byte_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/ac620/demo_release/book_prj/chapter6/30_uart2eeprom/src/uart_byte_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_byte_tx " "Found entity 1: uart_byte_tx" {  } { { "../src/uart_byte_tx.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/src/uart_byte_tx.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512662000066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512662000066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/ac620/demo_release/book_prj/chapter6/30_uart2eeprom/src/uart_byte_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/ac620/demo_release/book_prj/chapter6/30_uart2eeprom/src/uart_byte_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_byte_rx " "Found entity 1: uart_byte_rx" {  } { { "../src/uart_byte_rx.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/src/uart_byte_rx.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512662000070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512662000070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Wr_data WR_DATA I2C.v(51) " "Verilog HDL Declaration information at I2C.v(51): object \"Wr_data\" differs only in case from object \"WR_DATA\" in the same scope" {  } { { "../src/I2C.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/src/I2C.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512662000073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rd_data RD_DATA I2C.v(54) " "Verilog HDL Declaration information at I2C.v(54): object \"Rd_data\" differs only in case from object \"RD_DATA\" in the same scope" {  } { { "../src/I2C.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/src/I2C.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512662000074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/ac620/demo_release/book_prj/chapter6/30_uart2eeprom/src/i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/ac620/demo_release/book_prj/chapter6/30_uart2eeprom/src/i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C " "Found entity 1: I2C" {  } { { "../src/I2C.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/src/I2C.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512662000074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512662000074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/ac620/demo_release/book_prj/chapter6/30_uart2eeprom/src/cmd_analysis.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/ac620/demo_release/book_prj/chapter6/30_uart2eeprom/src/cmd_analysis.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmd_analysis " "Found entity 1: cmd_analysis" {  } { { "../src/cmd_analysis.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/src/cmd_analysis.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512662000077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512662000077 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Uart_tx uart_tx uart_eeprom_tb.v(13) " "Verilog HDL Declaration information at uart_eeprom_tb.v(13): object \"Uart_tx\" differs only in case from object \"uart_tx\" in the same scope" {  } { { "../sim/uart_eeprom_tb.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/sim/uart_eeprom_tb.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512662000080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/ac620/demo_release/book_prj/chapter6/30_uart2eeprom/sim/uart_eeprom_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/ac620/demo_release/book_prj/chapter6/30_uart2eeprom/sim/uart_eeprom_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_eeprom_tb " "Found entity 1: uart_eeprom_tb" {  } { { "../sim/uart_eeprom_tb.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/sim/uart_eeprom_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512662000080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512662000080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/ac620/demo_release/book_prj/chapter6/30_uart2eeprom/sim/i2c_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/ac620/demo_release/book_prj/chapter6/30_uart2eeprom/sim/i2c_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_tb " "Found entity 1: I2C_tb" {  } { { "../sim/I2C_tb.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/sim/I2C_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512662000083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512662000083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/ac620/demo_release/book_prj/chapter6/30_uart2eeprom/sim/cmd_analysis_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/ac620/demo_release/book_prj/chapter6/30_uart2eeprom/sim/cmd_analysis_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmd_analysis_tb " "Found entity 1: cmd_analysis_tb" {  } { { "../sim/cmd_analysis_tb.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/sim/cmd_analysis_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512662000086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512662000086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/ac620/demo_release/book_prj/chapter6/30_uart2eeprom/sim/24lc64.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/ac620/demo_release/book_prj/chapter6/30_uart2eeprom/sim/24lc64.v" { { "Info" "ISGN_ENTITY_NAME" "1 M24LC64 " "Found entity 1: M24LC64" {  } { { "../sim/24LC64.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/sim/24LC64.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512662000089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512662000089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/ac620/demo_release/book_prj/chapter6/30_uart2eeprom/sim/24lc04b.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/ac620/demo_release/book_prj/chapter6/30_uart2eeprom/sim/24lc04b.v" { { "Info" "ISGN_ENTITY_NAME" "1 M24LC04B " "Found entity 1: M24LC04B" {  } { { "../sim/24LC04B.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/sim/24LC04B.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512662000094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512662000094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/ac620/demo_release/book_prj/chapter6/30_uart2eeprom/core/fifo_rd.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/ac620/demo_release/book_prj/chapter6/30_uart2eeprom/core/fifo_rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_rd " "Found entity 1: fifo_rd" {  } { { "../core/fifo_rd.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/core/fifo_rd.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512662000097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512662000097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/ac620/demo_release/book_prj/chapter6/30_uart2eeprom/core/fifo_wr.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/ac620/demo_release/book_prj/chapter6/30_uart2eeprom/core/fifo_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_wr " "Found entity 1: fifo_wr" {  } { { "../core/fifo_wr.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/core/fifo_wr.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512662000100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512662000100 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "I2C " "Elaborating entity \"I2C\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1512662000132 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/I2C.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/src/I2C.v" 178 -1 0 } } { "../src/I2C.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/src/I2C.v" 57 -1 0 } } { "../src/I2C.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/src/I2C.v" 76 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1512662000789 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1512662000789 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1512662001074 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/dev/output_files/Uart2EEPROM.map.smsg " "Generated suppressed messages file D:/fpga/ac620/demo_release/book_prj/chapter6/30_Uart2EEPROM/dev/output_files/Uart2EEPROM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1512662001632 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1512662001737 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512662001737 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "288 " "Implemented 288 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "45 " "Implemented 45 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1512662001796 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1512662001796 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1512662001796 ""} { "Info" "ICUT_CUT_TM_LCELLS" "230 " "Implemented 230 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1512662001796 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1512662001796 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "471 " "Peak virtual memory: 471 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512662001818 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 07 23:53:21 2017 " "Processing ended: Thu Dec 07 23:53:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512662001818 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512662001818 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512662001818 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512662001818 ""}
