INFO: [HLS 200-10] Running 'D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'Karthi' on host 'karthi' (Windows NT_amd64 version 6.2) on Sat Mar 07 21:53:00 -0800 2020
INFO: [HLS 200-10] In directory 'D:/WI20/CSE237C/FinalProject/fc'
Sourcing Tcl script 'D:/WI20/CSE237C/FinalProject/fc/fc_cnn/solution2_opt/csynth.tcl'
INFO: [HLS 200-10] Opening project 'D:/WI20/CSE237C/FinalProject/fc/fc_cnn'.
INFO: [HLS 200-10] Adding design file 'fc_Alg.cpp' to the project
INFO: [HLS 200-10] Adding design file 'fc.h' to the project
INFO: [HLS 200-10] Adding test bench file 'fc_tb.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'fc_kernel_in.dat' to the project
INFO: [HLS 200-10] Adding test bench file 'fc_bias_in.dat' to the project
INFO: [HLS 200-10] Adding test bench file 'fc_in.dat' to the project
INFO: [HLS 200-10] Adding test bench file 'fc_out.dat' to the project
INFO: [HLS 200-10] Opening solution 'D:/WI20/CSE237C/FinalProject/fc/fc_cnn/solution2_opt'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fc_Alg.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 185.953 ; gain = 94.395
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 185.953 ; gain = 94.395
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 185.953 ; gain = 94.395
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 185.953 ; gain = 94.395
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 185.953 ; gain = 94.395
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'OUT' (fc_Alg.cpp:8:37) in function 'fc' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 185.953 ; gain = 94.395
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fc' ...
WARNING: [SYN 201-107] Renaming port name 'fc/in' to 'fc/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fc/out' to 'fc/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IN'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1', fc_Alg.cpp:12) and 'fadd' operation ('tmp_1', fc_Alg.cpp:12).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1', fc_Alg.cpp:12) and 'fadd' operation ('tmp_1', fc_Alg.cpp:12).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1', fc_Alg.cpp:12) and 'fadd' operation ('tmp_1', fc_Alg.cpp:12).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1', fc_Alg.cpp:12) and 'fadd' operation ('tmp_1', fc_Alg.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.012 seconds; current allocated memory: 110.267 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 110.603 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fc/in_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fc/kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fc/bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fc/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fc' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'fc_fadd_32ns_32ns_32_5_full_dsp_1' to 'fc_fadd_32ns_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fc_fmul_32ns_32ns_32_4_max_dsp_1' to 'fc_fmul_32ns_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'fc_fadd_32ns_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fc_fmul_32ns_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc'.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 111.065 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 186.098 ; gain = 94.539
INFO: [VHDL 208-304] Generating VHDL RTL for fc.
INFO: [VLOG 209-307] Generating Verilog RTL for fc.
INFO: [HLS 200-112] Total elapsed time: 15.487 seconds; peak allocated memory: 111.065 MB.
