

================================================================
== Vitis HLS Report for 'update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5'
================================================================
* Date:           Wed Dec 20 21:42:39 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        backprop_syn
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.288 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      857|      857|  8.570 us|  8.570 us|  857|  857|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_177_4_VITIS_LOOP_178_5  |      855|      855|        25|          1|          1|   832|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 1, D = 25, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.86>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 28 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 29 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 30 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights1, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%norm_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %norm_1"   --->   Operation 32 'read' 'norm_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.84ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten6"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 34 [1/1] (0.84ns)   --->   "%store_ln0 = store i4 0, i4 %i_2"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 35 [1/1] (0.84ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc54"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i10 %indvar_flatten6" [backprop.c:177]   --->   Operation 37 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 38 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.94ns)   --->   "%icmp_ln177 = icmp_eq  i10 %indvar_flatten6_load, i10 832" [backprop.c:177]   --->   Operation 39 'icmp' 'icmp_ln177' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.34ns)   --->   "%add_ln177 = add i10 %indvar_flatten6_load, i10 1" [backprop.c:177]   --->   Operation 40 'add' 'add_ln177' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln177 = br i1 %icmp_ln177, void %for.inc57, void %VITIS_LOOP_182_6.exitStub" [backprop.c:177]   --->   Operation 41 'br' 'br_ln177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [backprop.c:178]   --->   Operation 42 'load' 'j_load' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%i_2_load = load i4 %i_2" [backprop.c:177]   --->   Operation 43 'load' 'i_2_load' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.86ns)   --->   "%icmp_ln178 = icmp_eq  i7 %j_load, i7 64" [backprop.c:178]   --->   Operation 44 'icmp' 'icmp_ln178' <Predicate = (!icmp_ln177)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.51ns)   --->   "%select_ln158 = select i1 %icmp_ln178, i7 0, i7 %j_load" [backprop.c:158]   --->   Operation 45 'select' 'select_ln158' <Predicate = (!icmp_ln177)> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (1.01ns)   --->   "%add_ln177_1 = add i4 %i_2_load, i4 1" [backprop.c:177]   --->   Operation 46 'add' 'add_ln177_1' <Predicate = (!icmp_ln177)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.58ns)   --->   "%select_ln177 = select i1 %icmp_ln178, i4 %add_ln177_1, i4 %i_2_load" [backprop.c:177]   --->   Operation 47 'select' 'select_ln177' <Predicate = (!icmp_ln177)> <Delay = 0.58> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln179 = trunc i7 %select_ln158" [backprop.c:179]   --->   Operation 48 'trunc' 'trunc_ln179' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %select_ln177, i6 %trunc_ln179" [backprop.c:179]   --->   Operation 49 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i10 %add_ln" [backprop.c:179]   --->   Operation 50 'zext' 'zext_ln179' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%weights1_addr = getelementptr i64 %weights1, i64 0, i64 %zext_ln179" [backprop.c:179]   --->   Operation 51 'getelementptr' 'weights1_addr' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (2.26ns)   --->   "%weights1_load = load i10 %weights1_addr" [backprop.c:179]   --->   Operation 52 'load' 'weights1_load' <Predicate = (!icmp_ln177)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1 : Operation 53 [1/1] (1.27ns)   --->   "%add_ln178 = add i7 %select_ln158, i7 1" [backprop.c:178]   --->   Operation 53 'add' 'add_ln178' <Predicate = (!icmp_ln177)> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.84ns)   --->   "%store_ln178 = store i10 %add_ln177, i10 %indvar_flatten6" [backprop.c:178]   --->   Operation 54 'store' 'store_ln178' <Predicate = (!icmp_ln177)> <Delay = 0.84>
ST_1 : Operation 55 [1/1] (0.84ns)   --->   "%store_ln178 = store i4 %select_ln177, i4 %i_2" [backprop.c:178]   --->   Operation 55 'store' 'store_ln178' <Predicate = (!icmp_ln177)> <Delay = 0.84>
ST_1 : Operation 56 [1/1] (0.84ns)   --->   "%store_ln178 = store i7 %add_ln178, i7 %j" [backprop.c:178]   --->   Operation 56 'store' 'store_ln178' <Predicate = (!icmp_ln177)> <Delay = 0.84>

State 2 <SV = 1> <Delay = 2.26>
ST_2 : Operation 57 [1/2] (2.26ns)   --->   "%weights1_load = load i10 %weights1_addr" [backprop.c:179]   --->   Operation 57 'load' 'weights1_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>

State 3 <SV = 2> <Delay = 6.28>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%bitcast_ln179 = bitcast i64 %weights1_load" [backprop.c:179]   --->   Operation 58 'bitcast' 'bitcast_ln179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [22/22] (6.28ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1_read" [backprop.c:179]   --->   Operation 59 'ddiv' 'div' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.28>
ST_4 : Operation 60 [21/22] (6.28ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1_read" [backprop.c:179]   --->   Operation 60 'ddiv' 'div' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.28>
ST_5 : Operation 61 [20/22] (6.28ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1_read" [backprop.c:179]   --->   Operation 61 'ddiv' 'div' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.28>
ST_6 : Operation 62 [19/22] (6.28ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1_read" [backprop.c:179]   --->   Operation 62 'ddiv' 'div' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.28>
ST_7 : Operation 63 [18/22] (6.28ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1_read" [backprop.c:179]   --->   Operation 63 'ddiv' 'div' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.28>
ST_8 : Operation 64 [17/22] (6.28ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1_read" [backprop.c:179]   --->   Operation 64 'ddiv' 'div' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.28>
ST_9 : Operation 65 [16/22] (6.28ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1_read" [backprop.c:179]   --->   Operation 65 'ddiv' 'div' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.28>
ST_10 : Operation 66 [15/22] (6.28ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1_read" [backprop.c:179]   --->   Operation 66 'ddiv' 'div' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.28>
ST_11 : Operation 67 [14/22] (6.28ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1_read" [backprop.c:179]   --->   Operation 67 'ddiv' 'div' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.28>
ST_12 : Operation 68 [13/22] (6.28ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1_read" [backprop.c:179]   --->   Operation 68 'ddiv' 'div' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.28>
ST_13 : Operation 69 [12/22] (6.28ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1_read" [backprop.c:179]   --->   Operation 69 'ddiv' 'div' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.28>
ST_14 : Operation 70 [11/22] (6.28ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1_read" [backprop.c:179]   --->   Operation 70 'ddiv' 'div' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.28>
ST_15 : Operation 71 [10/22] (6.28ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1_read" [backprop.c:179]   --->   Operation 71 'ddiv' 'div' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.28>
ST_16 : Operation 72 [9/22] (6.28ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1_read" [backprop.c:179]   --->   Operation 72 'ddiv' 'div' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.28>
ST_17 : Operation 73 [8/22] (6.28ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1_read" [backprop.c:179]   --->   Operation 73 'ddiv' 'div' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.28>
ST_18 : Operation 74 [7/22] (6.28ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1_read" [backprop.c:179]   --->   Operation 74 'ddiv' 'div' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.28>
ST_19 : Operation 75 [6/22] (6.28ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1_read" [backprop.c:179]   --->   Operation 75 'ddiv' 'div' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.28>
ST_20 : Operation 76 [5/22] (6.28ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1_read" [backprop.c:179]   --->   Operation 76 'ddiv' 'div' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.28>
ST_21 : Operation 77 [4/22] (6.28ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1_read" [backprop.c:179]   --->   Operation 77 'ddiv' 'div' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.28>
ST_22 : Operation 78 [3/22] (6.28ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1_read" [backprop.c:179]   --->   Operation 78 'ddiv' 'div' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.28>
ST_23 : Operation 79 [2/22] (6.28ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1_read" [backprop.c:179]   --->   Operation 79 'ddiv' 'div' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.28>
ST_24 : Operation 80 [1/22] (6.28ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1_read" [backprop.c:179]   --->   Operation 80 'ddiv' 'div' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 88 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 88 'ret' 'ret_ln0' <Predicate = (icmp_ln177)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 2.26>
ST_25 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_177_4_VITIS_LOOP_178_5_str"   --->   Operation 81 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 82 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 832, i64 832, i64 832"   --->   Operation 82 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 83 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 83 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln158 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [backprop.c:158]   --->   Operation 84 'specloopname' 'specloopname_ln158' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 85 [1/1] (0.00ns)   --->   "%bitcast_ln179_1 = bitcast i64 %div" [backprop.c:179]   --->   Operation 85 'bitcast' 'bitcast_ln179_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 86 [1/1] (2.26ns)   --->   "%store_ln179 = store i64 %bitcast_ln179_1, i10 %weights1_addr" [backprop.c:179]   --->   Operation 86 'store' 'store_ln179' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_25 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln178 = br void %for.inc54" [backprop.c:178]   --->   Operation 87 'br' 'br_ln178' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.86ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i_2_load', backprop.c:177) on local variable 'i' [20]  (0 ns)
	'add' operation ('add_ln177_1', backprop.c:177) [26]  (1.01 ns)
	'select' operation ('select_ln177', backprop.c:177) [27]  (0.585 ns)
	'getelementptr' operation ('weights1_addr', backprop.c:179) [32]  (0 ns)
	'load' operation ('weights1_load', backprop.c:179) on array 'weights1' [33]  (2.27 ns)

 <State 2>: 2.27ns
The critical path consists of the following:
	'load' operation ('weights1_load', backprop.c:179) on array 'weights1' [33]  (2.27 ns)

 <State 3>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div', backprop.c:179) [35]  (6.29 ns)

 <State 4>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div', backprop.c:179) [35]  (6.29 ns)

 <State 5>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div', backprop.c:179) [35]  (6.29 ns)

 <State 6>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div', backprop.c:179) [35]  (6.29 ns)

 <State 7>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div', backprop.c:179) [35]  (6.29 ns)

 <State 8>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div', backprop.c:179) [35]  (6.29 ns)

 <State 9>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div', backprop.c:179) [35]  (6.29 ns)

 <State 10>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div', backprop.c:179) [35]  (6.29 ns)

 <State 11>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div', backprop.c:179) [35]  (6.29 ns)

 <State 12>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div', backprop.c:179) [35]  (6.29 ns)

 <State 13>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div', backprop.c:179) [35]  (6.29 ns)

 <State 14>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div', backprop.c:179) [35]  (6.29 ns)

 <State 15>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div', backprop.c:179) [35]  (6.29 ns)

 <State 16>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div', backprop.c:179) [35]  (6.29 ns)

 <State 17>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div', backprop.c:179) [35]  (6.29 ns)

 <State 18>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div', backprop.c:179) [35]  (6.29 ns)

 <State 19>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div', backprop.c:179) [35]  (6.29 ns)

 <State 20>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div', backprop.c:179) [35]  (6.29 ns)

 <State 21>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div', backprop.c:179) [35]  (6.29 ns)

 <State 22>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div', backprop.c:179) [35]  (6.29 ns)

 <State 23>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div', backprop.c:179) [35]  (6.29 ns)

 <State 24>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div', backprop.c:179) [35]  (6.29 ns)

 <State 25>: 2.27ns
The critical path consists of the following:
	'store' operation ('store_ln179', backprop.c:179) of variable 'bitcast_ln179_1', backprop.c:179 on array 'weights1' [37]  (2.27 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
