Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Oct 12 00:25:53 2022
| Host         : LAPTOP-CTGRF3O8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.348    -1163.437                    359                 7205        0.108        0.000                      0                 7205        1.100        0.000                       0                  3042  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CLK_200M_P  {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout0   {0.000 5.000}        10.000          100.000         
  clkout2   {0.000 20.000}       40.000          25.000          
  clkout3   {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M_P                                                                                                                                                      1.100        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.592        0.000                       0                     3  
  clkout0          -3.673      -23.374                      7                   46        0.204        0.000                      0                   46        4.232        0.000                       0                   280  
  clkout2          34.175        0.000                      0                  308        0.108        0.000                      0                  308       19.358        0.000                       0                   167  
  clkout3          38.932        0.000                      0                 4989        0.146        0.000                      0                 4989       49.600        0.000                       0                  2591  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout0            -2.527     -329.489                    322                  585        0.281        0.000                      0                  585  
clkout3       clkout0            -6.348     -986.547                    192                  192        1.105        0.000                      0                  192  
clkout0       clkout2             6.081        0.000                      0                   12        0.291        0.000                      0                   12  
clkout3       clkout2            11.388        0.000                      0                  135        3.477        0.000                      0                  135  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 43.257        0.000                      0                 1276        0.264        0.000                      0                 1276  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M_P
  To Clock:  CLK_200M_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_200M_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y4    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            7  Failing Endpoints,  Worst Slack       -3.673ns,  Total Violation      -23.374ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.673ns  (required time - arrival time)
  Source:                 vga/code_wb_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        8.578ns  (logic 1.054ns (12.287%)  route 7.524ns (87.713%))
  Logic Levels:           10  (LUT5=2 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.961ns = ( 3.039 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         1.633     3.039    vga/CLK_OUT1
    SLICE_X17Y68         FDRE                                         r  vga/code_wb_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y68         FDRE (Prop_fdre_C_Q)         0.228     3.267 f  vga/code_wb_reg[12]/Q
                         net (fo=85, routed)          3.219     6.486    vga/c2i5/Q[12]
    SLICE_X48Y25         LUT5 (Prop_lut5_I2_O)        0.055     6.541 f  vga/c2i5/i_/ascii_code[6]_i_262/O
                         net (fo=8, routed)           0.528     7.069    vga/c2i5/code_wb_reg[13]_1
    SLICE_X45Y27         LUT6 (Prop_lut6_I0_O)        0.137     7.206 f  vga/c2i5/i_/ascii_code[6]_i_352/O
                         net (fo=2, routed)           0.597     7.803    vga/c2i5/i_/ascii_code[6]_i_352_n_0
    SLICE_X45Y23         LUT6 (Prop_lut6_I0_O)        0.043     7.846 f  vga/c2i5/i_/ascii_code[4]_i_263/O
                         net (fo=1, routed)           0.000     7.846    vga/c2i5/i_/ascii_code[4]_i_263_n_0
    SLICE_X45Y23         MUXF7 (Prop_muxf7_I0_O)      0.107     7.953 f  vga/c2i5/i_/ascii_code_reg[4]_i_178/O
                         net (fo=1, routed)           0.377     8.330    vga/U12/ascii_code_reg[4]_i_46_3
    SLICE_X44Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.454 r  vga/U12/ascii_code[4]_i_96/O
                         net (fo=1, routed)           0.000     8.454    vga/U12/ascii_code[4]_i_96_n_0
    SLICE_X44Y23         MUXF7 (Prop_muxf7_I0_O)      0.107     8.561 r  vga/U12/ascii_code_reg[4]_i_46/O
                         net (fo=1, routed)           0.551     9.112    vga/U12/ascii_code_reg[4]_i_46_n_0
    SLICE_X48Y25         LUT6 (Prop_lut6_I1_O)        0.124     9.236 r  vga/U12/ascii_code[4]_i_19/O
                         net (fo=1, routed)           0.765    10.001    vga/U12/ascii_code[4]_i_19_n_0
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.043    10.044 r  vga/U12/ascii_code[4]_i_8/O
                         net (fo=1, routed)           1.138    11.181    vga/U12/ascii_code[4]_i_8_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I2_O)        0.043    11.224 r  vga/U12/ascii_code[4]_i_3/O
                         net (fo=1, routed)           0.350    11.574    vga/U12/ascii_code[4]_i_3_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I3_O)        0.043    11.617 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000    11.617    vga/U12_n_47
    SLICE_X41Y77         FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         1.481     8.575    vga/CLK_OUT1
    SLICE_X41Y77         FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.599     7.977    
                         clock uncertainty           -0.066     7.911    
    SLICE_X41Y77         FDRE (Setup_fdre_C_D)        0.034     7.945    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          7.945    
                         arrival time                         -11.617    
  -------------------------------------------------------------------
                         slack                                 -3.673    

Slack (VIOLATED) :        -3.471ns  (required time - arrival time)
  Source:                 vga/code_mem_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        8.370ns  (logic 0.882ns (10.537%)  route 7.488ns (89.463%))
  Logic Levels:           11  (LUT2=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 8.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.957ns = ( 3.043 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         1.637     3.043    vga/CLK_OUT1
    SLICE_X16Y64         FDRE                                         r  vga/code_mem_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y64         FDRE (Prop_fdre_C_Q)         0.263     3.306 f  vga/code_mem_reg[13]/Q
                         net (fo=83, routed)          1.760     5.066    vga/c2i4/Q[13]
    SLICE_X39Y67         LUT2 (Prop_lut2_I0_O)        0.043     5.109 f  vga/c2i4/i_/ascii_code[4]_i_249/O
                         net (fo=3, routed)           0.208     5.317    vga/c2i4/code_mem_reg[13]_0
    SLICE_X36Y67         LUT6 (Prop_lut6_I5_O)        0.043     5.360 f  vga/c2i4/i_/ascii_code[4]_i_153/O
                         net (fo=1, routed)           0.563     5.923    vga/c2i4/i_/ascii_code[4]_i_153_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I4_O)        0.043     5.966 f  vga/c2i4/i_/ascii_code[4]_i_81/O
                         net (fo=3, routed)           0.365     6.331    vga/c2i4/i_/ascii_code[4]_i_81_n_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I5_O)        0.043     6.374 r  vga/c2i4/i_/ascii_code[4]_i_39/O
                         net (fo=23, routed)          0.581     6.955    vga/inst_mem[105]
    SLICE_X43Y65         LUT6 (Prop_lut6_I0_O)        0.043     6.998 r  vga/ascii_code[6]_i_90/O
                         net (fo=40, routed)          1.481     8.479    vga/c2i4/ascii_code_reg[1]_i_41
    SLICE_X41Y38         LUT6 (Prop_lut6_I0_O)        0.043     8.522 r  vga/c2i4/i_/ascii_code[1]_i_101/O
                         net (fo=1, routed)           0.457     8.979    vga/U12/ascii_code_reg[1]_i_18_1
    SLICE_X43Y44         LUT6 (Prop_lut6_I3_O)        0.043     9.022 r  vga/U12/ascii_code[1]_i_45/O
                         net (fo=1, routed)           0.000     9.022    vga/U12/ascii_code[1]_i_45_n_0
    SLICE_X43Y44         MUXF7 (Prop_muxf7_I1_O)      0.108     9.130 r  vga/U12/ascii_code_reg[1]_i_18/O
                         net (fo=1, routed)           1.062    10.192    vga/U12/ascii_code_reg[1]_i_18_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I4_O)        0.124    10.316 r  vga/U12/ascii_code[1]_i_9/O
                         net (fo=1, routed)           0.652    10.969    vga/U12/ascii_code[1]_i_9_n_0
    SLICE_X41Y75         LUT6 (Prop_lut6_I1_O)        0.043    11.012 r  vga/U12/ascii_code[1]_i_3/O
                         net (fo=1, routed)           0.358    11.370    vga/U12/ascii_code[1]_i_3_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I3_O)        0.043    11.413 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000    11.413    vga/U12_n_50
    SLICE_X40Y75         FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         1.479     8.573    vga/CLK_OUT1
    SLICE_X40Y75         FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.599     7.975    
                         clock uncertainty           -0.066     7.909    
    SLICE_X40Y75         FDRE (Setup_fdre_C_D)        0.033     7.942    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          7.942    
                         arrival time                         -11.413    
  -------------------------------------------------------------------
                         slack                                 -3.471    

Slack (VIOLATED) :        -3.469ns  (required time - arrival time)
  Source:                 vga/code_wb_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        8.374ns  (logic 0.867ns (10.353%)  route 7.507ns (89.646%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 8.574 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.961ns = ( 3.039 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         1.633     3.039    vga/CLK_OUT1
    SLICE_X17Y68         FDRE                                         r  vga/code_wb_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y68         FDRE (Prop_fdre_C_Q)         0.228     3.267 r  vga/code_wb_reg[12]/Q
                         net (fo=85, routed)          3.128     6.395    vga/c2i5/Q[12]
    SLICE_X49Y26         LUT4 (Prop_lut4_I0_O)        0.051     6.446 f  vga/c2i5/i_/ascii_code[5]_i_134/O
                         net (fo=15, routed)          0.569     7.015    vga/c2i5_n_46
    SLICE_X42Y25         LUT6 (Prop_lut6_I1_O)        0.136     7.151 f  vga/ascii_code[6]_i_347/O
                         net (fo=1, routed)           0.714     7.865    vga/ascii_code[6]_i_347_n_0
    SLICE_X50Y25         LUT5 (Prop_lut5_I1_O)        0.043     7.908 r  vga/ascii_code[6]_i_246/O
                         net (fo=1, routed)           0.000     7.908    vga/U12/ascii_code[6]_i_96_0
    SLICE_X50Y25         MUXF7 (Prop_muxf7_I0_O)      0.115     8.023 r  vga/U12/ascii_code_reg[6]_i_156/O
                         net (fo=1, routed)           0.260     8.283    vga/U12/ascii_code_reg[6]_i_156_n_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.122     8.405 r  vga/U12/ascii_code[6]_i_96/O
                         net (fo=1, routed)           0.695     9.101    vga/U12/ascii_code[6]_i_96_n_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I0_O)        0.043     9.144 r  vga/U12/ascii_code[6]_i_49/O
                         net (fo=1, routed)           0.191     9.334    vga/U12/ascii_code[6]_i_49_n_0
    SLICE_X42Y24         LUT6 (Prop_lut6_I1_O)        0.043     9.377 r  vga/U12/ascii_code[6]_i_25/O
                         net (fo=1, routed)           1.574    10.952    vga/U12/ascii_code[6]_i_25_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I2_O)        0.043    10.995 r  vga/U12/ascii_code[6]_i_8/O
                         net (fo=1, routed)           0.375    11.370    vga/U12/ascii_code[6]_i_8_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I3_O)        0.043    11.413 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000    11.413    vga/U12_n_45
    SLICE_X41Y76         FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         1.480     8.574    vga/CLK_OUT1
    SLICE_X41Y76         FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.599     7.976    
                         clock uncertainty           -0.066     7.910    
    SLICE_X41Y76         FDRE (Setup_fdre_C_D)        0.034     7.944    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                         -11.413    
  -------------------------------------------------------------------
                         slack                                 -3.469    

Slack (VIOLATED) :        -3.287ns  (required time - arrival time)
  Source:                 vga/code_wb_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        8.188ns  (logic 0.607ns (7.413%)  route 7.581ns (92.587%))
  Logic Levels:           8  (LUT5=2 LUT6=6)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.955ns = ( 3.045 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         1.639     3.045    vga/CLK_OUT1
    SLICE_X16Y63         FDRE                                         r  vga/code_wb_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y63         FDRE (Prop_fdre_C_Q)         0.263     3.308 r  vga/code_wb_reg[13]/Q
                         net (fo=83, routed)          3.942     7.250    vga/code_wb[13]
    SLICE_X52Y23         LUT6 (Prop_lut6_I4_O)        0.043     7.293 r  vga/ascii_code[2]_i_212/O
                         net (fo=8, routed)           0.293     7.586    vga/c2i5/ascii_code[2]_i_109
    SLICE_X52Y25         LUT6 (Prop_lut6_I0_O)        0.043     7.629 r  vga/c2i5/i_/ascii_code[2]_i_214/O
                         net (fo=1, routed)           0.333     7.963    vga/U12/ascii_code[2]_i_46_0
    SLICE_X49Y26         LUT5 (Prop_lut5_I0_O)        0.043     8.006 r  vga/U12/ascii_code[2]_i_111/O
                         net (fo=1, routed)           0.355     8.360    vga/U12/ascii_code[2]_i_111_n_0
    SLICE_X49Y26         LUT6 (Prop_lut6_I0_O)        0.043     8.403 r  vga/U12/ascii_code[2]_i_46/O
                         net (fo=1, routed)           0.443     8.846    vga/U12/ascii_code[2]_i_46_n_0
    SLICE_X47Y27         LUT6 (Prop_lut6_I5_O)        0.043     8.889 r  vga/U12/ascii_code[2]_i_19/O
                         net (fo=1, routed)           1.375    10.264    vga/U12/ascii_code[2]_i_19_n_0
    SLICE_X47Y60         LUT5 (Prop_lut5_I1_O)        0.043    10.307 r  vga/U12/ascii_code[2]_i_10/O
                         net (fo=1, routed)           0.578    10.886    vga/U12/ascii_code[2]_i_10_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I2_O)        0.043    10.929 r  vga/U12/ascii_code[2]_i_3/O
                         net (fo=1, routed)           0.261    11.190    vga/U12/ascii_code[2]_i_3_n_0
    SLICE_X43Y70         LUT6 (Prop_lut6_I3_O)        0.043    11.233 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000    11.233    vga/U12_n_49
    SLICE_X43Y70         FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         1.482     8.576    vga/CLK_OUT1
    SLICE_X43Y70         FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.599     7.978    
                         clock uncertainty           -0.066     7.912    
    SLICE_X43Y70         FDRE (Setup_fdre_C_D)        0.034     7.946    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          7.946    
                         arrival time                         -11.233    
  -------------------------------------------------------------------
                         slack                                 -3.287    

Slack (VIOLATED) :        -3.277ns  (required time - arrival time)
  Source:                 vga/code_id_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        7.927ns  (logic 0.765ns (9.651%)  route 7.162ns (90.349%))
  Logic Levels:           8  (LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 8.577 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.777ns = ( 3.223 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.672ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         1.817     3.223    vga/CLK_OUT1
    SLICE_X10Y46         FDRE                                         r  vga/code_id_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.263     3.486 r  vga/code_id_reg[2]/Q
                         net (fo=28, routed)          1.508     4.994    vga/c2i2/Q[2]
    SLICE_X43Y49         LUT5 (Prop_lut5_I4_O)        0.043     5.037 r  vga/c2i2/i_/ascii_code[5]_i_29/O
                         net (fo=122, routed)         1.734     6.770    vga/c2i2/code_id_reg[3]
    SLICE_X24Y72         LUT6 (Prop_lut6_I2_O)        0.043     6.813 f  vga/c2i2/i_/ascii_code[0]_inv_i_285/O
                         net (fo=1, routed)           0.209     7.023    vga/c2i2_n_132
    SLICE_X25Y72         LUT6 (Prop_lut6_I0_O)        0.043     7.066 r  vga/ascii_code[0]_inv_i_166/O
                         net (fo=1, routed)           1.416     8.482    vga/U12/ascii_code_reg[0]_inv_i_34_4
    SLICE_X45Y55         LUT6 (Prop_lut6_I3_O)        0.043     8.525 f  vga/U12/ascii_code[0]_inv_i_77/O
                         net (fo=1, routed)           0.000     8.525    vga/U12/ascii_code[0]_inv_i_77_n_0
    SLICE_X45Y55         MUXF7 (Prop_muxf7_I1_O)      0.122     8.647 f  vga/U12/ascii_code_reg[0]_inv_i_34/O
                         net (fo=1, routed)           1.202     9.849    vga/U12/ascii_code_reg[0]_inv_i_34_n_0
    SLICE_X30Y76         LUT6 (Prop_lut6_I1_O)        0.122     9.971 f  vga/U12/ascii_code[0]_inv_i_13/O
                         net (fo=1, routed)           0.620    10.591    vga/U12/ascii_code[0]_inv_i_13_n_0
    SLICE_X38Y74         LUT6 (Prop_lut6_I3_O)        0.043    10.634 f  vga/U12/ascii_code[0]_inv_i_4/O
                         net (fo=1, routed)           0.472    11.106    vga/U12/ascii_code[0]_inv_i_4_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I4_O)        0.043    11.149 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000    11.149    vga/U12_n_51
    SLICE_X43Y69         FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         1.483     8.577    vga/CLK_OUT1
    SLICE_X43Y69         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.672     7.906    
                         clock uncertainty           -0.066     7.840    
    SLICE_X43Y69         FDRE (Setup_fdre_C_D)        0.033     7.873    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.873    
                         arrival time                         -11.149    
  -------------------------------------------------------------------
                         slack                                 -3.277    

Slack (VIOLATED) :        -3.270ns  (required time - arrival time)
  Source:                 vga/code_wb_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        8.169ns  (logic 0.749ns (9.168%)  route 7.420ns (90.832%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.955ns = ( 3.045 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         1.639     3.045    vga/CLK_OUT1
    SLICE_X16Y63         FDRE                                         r  vga/code_wb_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y63         FDRE (Prop_fdre_C_Q)         0.263     3.308 r  vga/code_wb_reg[13]/Q
                         net (fo=83, routed)          2.900     6.208    vga/code_wb[13]
    SLICE_X52Y28         LUT3 (Prop_lut3_I2_O)        0.051     6.259 r  vga/ascii_code[6]_i_258/O
                         net (fo=42, routed)          0.744     7.002    vga/c2i5/i_/ascii_code[2]_i_203_0
    SLICE_X45Y25         LUT6 (Prop_lut6_I4_O)        0.134     7.136 r  vga/c2i5/i_/ascii_code[3]_i_334/O
                         net (fo=1, routed)           0.290     7.426    vga/c2i5/i_/ascii_code[3]_i_334_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I2_O)        0.043     7.469 f  vga/c2i5/i_/ascii_code[3]_i_239/O
                         net (fo=1, routed)           0.360     7.830    vga/c2i5/i_/ascii_code[3]_i_239_n_0
    SLICE_X44Y28         LUT6 (Prop_lut6_I4_O)        0.043     7.873 r  vga/c2i5/i_/ascii_code[3]_i_114/O
                         net (fo=1, routed)           0.424     8.297    vga/U12/inst_wb[9]
    SLICE_X47Y25         LUT6 (Prop_lut6_I2_O)        0.043     8.340 r  vga/U12/ascii_code[3]_i_49/O
                         net (fo=1, routed)           0.620     8.960    vga/U12/ascii_code[3]_i_49_n_0
    SLICE_X50Y28         LUT6 (Prop_lut6_I1_O)        0.043     9.003 r  vga/U12/ascii_code[3]_i_21/O
                         net (fo=1, routed)           1.259    10.262    vga/U12/ascii_code[3]_i_21_n_0
    SLICE_X50Y70         LUT5 (Prop_lut5_I1_O)        0.043    10.305 r  vga/U12/ascii_code[3]_i_11/O
                         net (fo=1, routed)           0.587    10.892    vga/U12/ascii_code[3]_i_11_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I2_O)        0.043    10.935 r  vga/U12/ascii_code[3]_i_3/O
                         net (fo=1, routed)           0.236    11.171    vga/U12/ascii_code[3]_i_3_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I3_O)        0.043    11.214 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000    11.214    vga/U12_n_48
    SLICE_X41Y77         FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         1.481     8.575    vga/CLK_OUT1
    SLICE_X41Y77         FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.599     7.977    
                         clock uncertainty           -0.066     7.911    
    SLICE_X41Y77         FDRE (Setup_fdre_C_D)        0.034     7.945    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          7.945    
                         arrival time                         -11.214    
  -------------------------------------------------------------------
                         slack                                 -3.270    

Slack (VIOLATED) :        -2.927ns  (required time - arrival time)
  Source:                 vga/code_wb_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        7.856ns  (logic 1.032ns (13.137%)  route 6.824ns (86.863%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 8.574 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.955ns = ( 3.045 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         1.639     3.045    vga/CLK_OUT1
    SLICE_X16Y63         FDRE                                         r  vga/code_wb_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y63         FDRE (Prop_fdre_C_Q)         0.263     3.308 r  vga/code_wb_reg[13]/Q
                         net (fo=83, routed)          2.900     6.208    vga/code_wb[13]
    SLICE_X52Y28         LUT3 (Prop_lut3_I2_O)        0.051     6.259 r  vga/ascii_code[6]_i_258/O
                         net (fo=42, routed)          0.644     6.902    vga/c2i5/i_/ascii_code[2]_i_203_0
    SLICE_X40Y27         LUT5 (Prop_lut5_I1_O)        0.143     7.045 f  vga/c2i5/i_/ascii_code[6]_i_392/O
                         net (fo=1, routed)           0.237     7.282    vga/c2i5/i_/ascii_code[6]_i_392_n_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I5_O)        0.136     7.418 f  vga/c2i5/i_/ascii_code[6]_i_350/O
                         net (fo=2, routed)           0.271     7.689    vga/c2i5/i_/ascii_code[6]_i_350_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I5_O)        0.043     7.732 r  vga/c2i5/i_/ascii_code[5]_i_136/O
                         net (fo=2, routed)           0.488     8.220    vga/U12/ascii_code_reg[5]_i_44_2
    SLICE_X46Y24         LUT6 (Prop_lut6_I0_O)        0.043     8.263 r  vga/U12/ascii_code[5]_i_77/O
                         net (fo=1, routed)           0.000     8.263    vga/U12/ascii_code[5]_i_77_n_0
    SLICE_X46Y24         MUXF7 (Prop_muxf7_I0_O)      0.101     8.364 r  vga/U12/ascii_code_reg[5]_i_44/O
                         net (fo=1, routed)           0.202     8.566    vga/U12/ascii_code_reg[5]_i_44_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I1_O)        0.123     8.689 r  vga/U12/ascii_code[5]_i_19/O
                         net (fo=1, routed)           0.865     9.554    vga/U12/ascii_code[5]_i_19_n_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I4_O)        0.043     9.597 r  vga/U12/ascii_code[5]_i_8/O
                         net (fo=1, routed)           0.863    10.461    vga/U12/ascii_code[5]_i_8_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I3_O)        0.043    10.504 r  vga/U12/ascii_code[5]_i_3/O
                         net (fo=1, routed)           0.354    10.858    vga/U12/ascii_code[5]_i_3_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I3_O)        0.043    10.901 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000    10.901    vga/U12_n_46
    SLICE_X42Y71         FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         1.480     8.574    vga/CLK_OUT1
    SLICE_X42Y71         FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.599     7.976    
                         clock uncertainty           -0.066     7.910    
    SLICE_X42Y71         FDRE (Setup_fdre_C_D)        0.064     7.974    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          7.974    
                         arrival time                         -10.901    
  -------------------------------------------------------------------
                         slack                                 -2.927    

Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_0_2/RAMB/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        3.882ns  (logic 0.792ns (20.404%)  route 3.090ns (79.596%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.962ns = ( 3.038 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         1.632     3.038    vga/MEMBUF_reg_128_191_0_2/WCLK
    SLICE_X20Y68         RAMD64E                                      r  vga/MEMBUF_reg_128_191_0_2/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y68         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.706     3.744 r  vga/MEMBUF_reg_128_191_0_2/RAMB/O
                         net (fo=1, routed)           0.702     4.446    vga/MEMBUF_reg_128_191_0_2_n_1
    SLICE_X32Y67         LUT3 (Prop_lut3_I0_O)        0.043     4.489 r  vga/data_buf_reg_0_3_0_5_i_14/O
                         net (fo=10, routed)          1.815     6.304    vga/U12/MEMDATA[1]
    SLICE_X8Y60          LUT5 (Prop_lut5_I4_O)        0.043     6.347 r  vga/U12/data_buf_reg_0_3_0_5_i_2/O
                         net (fo=1, routed)           0.572     6.919    vga/data_buf_reg_0_3_0_5/DIA1
    SLICE_X14Y69         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         1.498     8.592    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X14Y69         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.599     7.994    
                         clock uncertainty           -0.066     7.928    
    SLICE_X14Y69         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     7.788    vga/data_buf_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.788    
                         arrival time                          -6.919    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             1.177ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_0_2/RAMA/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        3.613ns  (logic 0.887ns (24.550%)  route 2.726ns (75.450%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 8.589 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.961ns = ( 3.039 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         1.633     3.039    vga/MEMBUF_reg_0_63_0_2/WCLK
    SLICE_X20Y67         RAMD64E                                      r  vga/MEMBUF_reg_0_63_0_2/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y67         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.696     3.735 r  vga/MEMBUF_reg_0_63_0_2/RAMA/O
                         net (fo=1, routed)           0.795     4.530    vga/MEMBUF_reg_0_63_0_2_n_0
    SLICE_X32Y67         LUT3 (Prop_lut3_I2_O)        0.054     4.584 r  vga/data_buf_reg_0_3_0_5_i_17/O
                         net (fo=10, routed)          1.554     6.138    vga/U12/MEMDATA[0]
    SLICE_X9Y67          LUT5 (Prop_lut5_I4_O)        0.137     6.275 r  vga/U12/data_buf_reg_0_3_18_23_i_2/O
                         net (fo=1, routed)           0.377     6.652    vga/data_buf_reg_0_3_18_23/DIA0
    SLICE_X8Y71          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         1.495     8.589    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X8Y71          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/CLK
                         clock pessimism             -0.599     7.991    
                         clock uncertainty           -0.066     7.925    
    SLICE_X8Y71          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     7.829    vga/data_buf_reg_0_3_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          7.829    
                         arrival time                          -6.652    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.191ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_0_2/RAMB/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        3.586ns  (logic 0.792ns (22.085%)  route 2.794ns (77.915%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 8.591 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.962ns = ( 3.038 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         1.632     3.038    vga/MEMBUF_reg_128_191_0_2/WCLK
    SLICE_X20Y68         RAMD64E                                      r  vga/MEMBUF_reg_128_191_0_2/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y68         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.706     3.744 r  vga/MEMBUF_reg_128_191_0_2/RAMB/O
                         net (fo=1, routed)           0.702     4.446    vga/MEMBUF_reg_128_191_0_2_n_1
    SLICE_X32Y67         LUT3 (Prop_lut3_I0_O)        0.043     4.489 r  vga/data_buf_reg_0_3_0_5_i_14/O
                         net (fo=10, routed)          1.734     6.223    vga/U12/MEMDATA[1]
    SLICE_X7Y70          LUT5 (Prop_lut5_I4_O)        0.043     6.266 r  vga/U12/data_buf_reg_0_3_12_17_i_6/O
                         net (fo=1, routed)           0.358     6.624    vga/data_buf_reg_0_3_12_17/DIC0
    SLICE_X8Y70          RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         1.497     8.591    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X8Y70          RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/CLK
                         clock pessimism             -0.599     7.993    
                         clock uncertainty           -0.066     7.927    
    SLICE_X8Y70          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.112     7.815    vga/data_buf_reg_0_3_12_17/RAMC
  -------------------------------------------------------------------
                         required time                          7.815    
                         arrival time                          -6.624    
  -------------------------------------------------------------------
                         slack                                  1.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.100ns (21.914%)  route 0.356ns (78.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         0.673    -0.520    vga/CLK_OUT1
    SLICE_X41Y77         FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDRE (Prop_fdre_C_Q)         0.100    -0.420 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.356    -0.063    vga/FONT_8X16/ADDR[10]
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         0.951    -0.508    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.450    
    RAMB18_X1Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.267    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.100ns (21.574%)  route 0.364ns (78.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         0.672    -0.521    vga/CLK_OUT1
    SLICE_X41Y76         FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.100    -0.421 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.364    -0.057    vga/FONT_8X16/ADDR[13]
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         0.951    -0.508    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.450    
    RAMB18_X1Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.267    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.100ns (20.862%)  route 0.379ns (79.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         0.671    -0.522    vga/CLK_OUT1
    SLICE_X40Y75         FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDRE (Prop_fdre_C_Q)         0.100    -0.422 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.379    -0.042    vga/FONT_8X16/ADDR[8]
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         0.951    -0.508    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.450    
    RAMB18_X1Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.267    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.100ns (20.007%)  route 0.400ns (79.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         0.673    -0.520    vga/CLK_OUT1
    SLICE_X41Y77         FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDRE (Prop_fdre_C_Q)         0.100    -0.420 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.400    -0.020    vga/FONT_8X16/ADDR[11]
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         0.951    -0.508    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.450    
    RAMB18_X1Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.267    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.100ns (16.736%)  route 0.498ns (83.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         0.673    -0.520    vga/CLK_OUT1
    SLICE_X43Y70         FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.100    -0.420 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.498     0.078    vga/FONT_8X16/ADDR[9]
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         0.951    -0.508    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.450    
    RAMB18_X1Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.267    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.100ns (16.752%)  route 0.497ns (83.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         0.674    -0.519    vga/CLK_OUT1
    SLICE_X43Y69         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.100    -0.419 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.497     0.078    vga/FONT_8X16/ADDR[7]
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         0.951    -0.508    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.450    
    RAMB18_X1Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.267    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.118ns (19.427%)  route 0.489ns (80.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         0.672    -0.521    vga/CLK_OUT1
    SLICE_X42Y71         FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.118    -0.403 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.489     0.087    vga/FONT_8X16/ADDR[12]
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         0.951    -0.508    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.450    
    RAMB18_X1Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.267    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 vga/strdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.184ns (29.501%)  route 0.440ns (70.499%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.548ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         0.677    -0.516    vga/CLK_OUT1
    SLICE_X39Y81         FDRE                                         r  vga/strdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.100    -0.416 r  vga/strdata_reg[3]/Q
                         net (fo=1, routed)           0.055    -0.361    vga/U12/strdata__0[3]
    SLICE_X38Y81         LUT6 (Prop_lut6_I5_O)        0.028    -0.333 r  vga/U12/ascii_code[3]_i_7/O
                         net (fo=1, routed)           0.170    -0.164    vga/U12/ascii_code[3]_i_7_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.028    -0.136 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.216     0.080    vga/U12/ascii_code[3]_i_2_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I1_O)        0.028     0.108 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     0.108    vga/U12_n_48
    SLICE_X41Y77         FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         0.910    -0.548    vga/CLK_OUT1
    SLICE_X41Y77         FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism              0.041    -0.508    
    SLICE_X41Y77         FDRE (Hold_fdre_C_D)         0.061    -0.447    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 vga/strdata_reg[34]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.184ns (28.679%)  route 0.458ns (71.321%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.548ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         0.676    -0.517    vga/CLK_OUT1
    SLICE_X39Y80         FDSE                                         r  vga/strdata_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDSE (Prop_fdse_C_Q)         0.100    -0.417 r  vga/strdata_reg[34]/Q
                         net (fo=1, routed)           0.097    -0.320    vga/U12/strdata__0[30]
    SLICE_X40Y80         LUT5 (Prop_lut5_I4_O)        0.028    -0.292 r  vga/U12/ascii_code[2]_i_8/O
                         net (fo=1, routed)           0.172    -0.120    vga/U12/ascii_code[2]_i_8_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I4_O)        0.028    -0.092 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.189     0.097    vga/U12/ascii_code[2]_i_2_n_0
    SLICE_X43Y70         LUT6 (Prop_lut6_I1_O)        0.028     0.125 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     0.125    vga/U12_n_49
    SLICE_X43Y70         FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         0.910    -0.548    vga/CLK_OUT1
    SLICE_X43Y70         FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism              0.058    -0.491    
    SLICE_X43Y70         FDRE (Hold_fdre_C_D)         0.060    -0.431    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 vga/strdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.184ns (28.534%)  route 0.461ns (71.466%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.551ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         0.675    -0.518    vga/CLK_OUT1
    SLICE_X43Y81         FDRE                                         r  vga/strdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDRE (Prop_fdre_C_Q)         0.100    -0.418 r  vga/strdata_reg[25]/Q
                         net (fo=1, routed)           0.095    -0.323    vga/U12/strdata__0[22]
    SLICE_X44Y81         LUT6 (Prop_lut6_I0_O)        0.028    -0.295 r  vga/U12/ascii_code[1]_i_7/O
                         net (fo=1, routed)           0.165    -0.130    vga/U12/ascii_code[1]_i_7_n_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I2_O)        0.028    -0.102 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.201     0.099    vga/U12/ascii_code[1]_i_2_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I1_O)        0.028     0.127 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     0.127    vga/U12_n_50
    SLICE_X40Y75         FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         0.907    -0.551    vga/CLK_OUT1
    SLICE_X40Y75         FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism              0.058    -0.494    
    SLICE_X40Y75         FDRE (Hold_fdre_C_D)         0.060    -0.434    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.561    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X1Y30     vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y1    CLK_GEN/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X23Y67     vga/code_exe_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X21Y65     vga/code_exe_reg[18]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X9Y40      vga/code_exe_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X1Y73      vga/code_id_reg[31]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X22Y56     vga/code_id_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X20Y67     vga/code_if_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X12Y74     vga/code_if_reg[21]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X20Y67     vga/MEMBUF_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X20Y67     vga/MEMBUF_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X20Y67     vga/MEMBUF_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X20Y67     vga/MEMBUF_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X8Y70      vga/data_buf_reg_0_3_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X8Y70      vga/data_buf_reg_0_3_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X8Y70      vga/data_buf_reg_0_3_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X8Y70      vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X8Y70      vga/data_buf_reg_0_3_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X8Y70      vga/data_buf_reg_0_3_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X20Y67     vga/MEMBUF_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X20Y67     vga/MEMBUF_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X20Y67     vga/MEMBUF_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X20Y67     vga/MEMBUF_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X20Y69     vga/MEMBUF_reg_0_63_31_31/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X20Y69     vga/MEMBUF_reg_0_63_31_31/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X20Y68     vga/MEMBUF_reg_128_191_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X20Y68     vga/MEMBUF_reg_128_191_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X20Y68     vga/MEMBUF_reg_128_191_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X20Y68     vga/MEMBUF_reg_128_191_0_2/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       34.175ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.175ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.581ns  (logic 0.487ns (8.727%)  route 5.094ns (91.273%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.966ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.628    -1.966    vga/U12/CLK_OUT3
    SLICE_X25Y68         FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y68         FDRE (Prop_fdre_C_Q)         0.223    -1.743 r  vga/U12/h_count_reg[4]/Q
                         net (fo=627, routed)         0.950    -0.794    vga/U12/ADDRC[1]
    SLICE_X35Y78         LUT6 (Prop_lut6_I0_O)        0.043    -0.751 f  vga/U12/R[3]_i_22/O
                         net (fo=45, routed)          1.686     0.935    vga/U12/p_1_out[2]
    SLICE_X39Y77         LUT6 (Prop_lut6_I3_O)        0.043     0.978 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=2, routed)           0.379     1.358    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X38Y77         LUT6 (Prop_lut6_I5_O)        0.043     1.401 r  vga/U12/R[3]_i_21/O
                         net (fo=2, routed)           0.439     1.840    vga/U12/p_42_in
    SLICE_X38Y78         LUT6 (Prop_lut6_I0_O)        0.043     1.883 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.246     2.129    vga/U12/dout643_out
    SLICE_X38Y78         LUT6 (Prop_lut6_I5_O)        0.043     2.172 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.714     2.885    vga/U12/dout1
    SLICE_X25Y76         LUT5 (Prop_lut5_I4_O)        0.049     2.934 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.680     3.614    vga/U12/G[3]_i_1_n_0
    SLICE_X23Y75         FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.490    38.584    vga/U12/CLK_OUT3
    SLICE_X23Y75         FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.599    37.986    
                         clock uncertainty           -0.081    37.904    
    SLICE_X23Y75         FDRE (Setup_fdre_C_D)       -0.115    37.789    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.789    
                         arrival time                          -3.614    
  -------------------------------------------------------------------
                         slack                                 34.175    

Slack (MET) :             34.276ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.470ns  (logic 0.487ns (8.903%)  route 4.983ns (91.097%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.966ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.628    -1.966    vga/U12/CLK_OUT3
    SLICE_X25Y68         FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y68         FDRE (Prop_fdre_C_Q)         0.223    -1.743 r  vga/U12/h_count_reg[4]/Q
                         net (fo=627, routed)         0.950    -0.794    vga/U12/ADDRC[1]
    SLICE_X35Y78         LUT6 (Prop_lut6_I0_O)        0.043    -0.751 f  vga/U12/R[3]_i_22/O
                         net (fo=45, routed)          1.686     0.935    vga/U12/p_1_out[2]
    SLICE_X39Y77         LUT6 (Prop_lut6_I3_O)        0.043     0.978 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=2, routed)           0.379     1.358    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X38Y77         LUT6 (Prop_lut6_I5_O)        0.043     1.401 r  vga/U12/R[3]_i_21/O
                         net (fo=2, routed)           0.439     1.840    vga/U12/p_42_in
    SLICE_X38Y78         LUT6 (Prop_lut6_I0_O)        0.043     1.883 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.246     2.129    vga/U12/dout643_out
    SLICE_X38Y78         LUT6 (Prop_lut6_I5_O)        0.043     2.172 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.714     2.885    vga/U12/dout1
    SLICE_X25Y76         LUT5 (Prop_lut5_I4_O)        0.049     2.934 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.570     3.504    vga/U12/G[3]_i_1_n_0
    SLICE_X23Y75         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.490    38.584    vga/U12/CLK_OUT3
    SLICE_X23Y75         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.599    37.986    
                         clock uncertainty           -0.081    37.904    
    SLICE_X23Y75         FDRE (Setup_fdre_C_D)       -0.124    37.780    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.780    
                         arrival time                          -3.504    
  -------------------------------------------------------------------
                         slack                                 34.276    

Slack (MET) :             34.445ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.424ns  (logic 0.481ns (8.868%)  route 4.943ns (91.132%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 38.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.966ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.628    -1.966    vga/U12/CLK_OUT3
    SLICE_X25Y68         FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y68         FDRE (Prop_fdre_C_Q)         0.223    -1.743 r  vga/U12/h_count_reg[4]/Q
                         net (fo=627, routed)         0.950    -0.794    vga/U12/ADDRC[1]
    SLICE_X35Y78         LUT6 (Prop_lut6_I0_O)        0.043    -0.751 f  vga/U12/R[3]_i_22/O
                         net (fo=45, routed)          1.686     0.935    vga/U12/p_1_out[2]
    SLICE_X39Y77         LUT6 (Prop_lut6_I3_O)        0.043     0.978 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=2, routed)           0.379     1.358    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X38Y77         LUT6 (Prop_lut6_I5_O)        0.043     1.401 r  vga/U12/R[3]_i_21/O
                         net (fo=2, routed)           0.439     1.840    vga/U12/p_42_in
    SLICE_X38Y78         LUT6 (Prop_lut6_I0_O)        0.043     1.883 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.246     2.129    vga/U12/dout643_out
    SLICE_X38Y78         LUT6 (Prop_lut6_I5_O)        0.043     2.172 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.714     2.885    vga/U12/dout1
    SLICE_X25Y76         LUT5 (Prop_lut5_I4_O)        0.043     2.928 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.530     3.458    vga/U12/B[2]_i_1_n_0
    SLICE_X22Y76         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.491    38.585    vga/U12/CLK_OUT3
    SLICE_X22Y76         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.599    37.987    
                         clock uncertainty           -0.081    37.905    
    SLICE_X22Y76         FDRE (Setup_fdre_C_D)       -0.002    37.903    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.903    
                         arrival time                          -3.458    
  -------------------------------------------------------------------
                         slack                                 34.445    

Slack (MET) :             34.789ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.492ns (9.912%)  route 4.471ns (90.088%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 38.579 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.966ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.628    -1.966    vga/U12/CLK_OUT3
    SLICE_X25Y68         FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y68         FDRE (Prop_fdre_C_Q)         0.223    -1.743 r  vga/U12/h_count_reg[4]/Q
                         net (fo=627, routed)         0.950    -0.794    vga/U12/ADDRC[1]
    SLICE_X35Y78         LUT6 (Prop_lut6_I0_O)        0.043    -0.751 f  vga/U12/R[3]_i_22/O
                         net (fo=45, routed)          1.686     0.935    vga/U12/p_1_out[2]
    SLICE_X39Y77         LUT6 (Prop_lut6_I3_O)        0.043     0.978 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=2, routed)           0.379     1.358    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X38Y77         LUT6 (Prop_lut6_I5_O)        0.043     1.401 r  vga/U12/R[3]_i_21/O
                         net (fo=2, routed)           0.439     1.840    vga/U12/p_42_in
    SLICE_X38Y78         LUT6 (Prop_lut6_I0_O)        0.043     1.883 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.246     2.129    vga/U12/dout643_out
    SLICE_X38Y78         LUT6 (Prop_lut6_I5_O)        0.043     2.172 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.465     2.636    vga/U12/dout1
    SLICE_X28Y76         LUT2 (Prop_lut2_I0_O)        0.054     2.690 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.307     2.997    vga/U12/R[3]_i_1_n_0
    SLICE_X28Y75         FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.485    38.579    vga/U12/CLK_OUT3
    SLICE_X28Y75         FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.599    37.981    
                         clock uncertainty           -0.081    37.899    
    SLICE_X28Y75         FDRE (Setup_fdre_C_D)       -0.113    37.786    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.786    
                         arrival time                          -2.997    
  -------------------------------------------------------------------
                         slack                                 34.789    

Slack (MET) :             34.898ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.855ns  (logic 0.492ns (10.135%)  route 4.363ns (89.865%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 38.579 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.966ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.628    -1.966    vga/U12/CLK_OUT3
    SLICE_X25Y68         FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y68         FDRE (Prop_fdre_C_Q)         0.223    -1.743 r  vga/U12/h_count_reg[4]/Q
                         net (fo=627, routed)         0.950    -0.794    vga/U12/ADDRC[1]
    SLICE_X35Y78         LUT6 (Prop_lut6_I0_O)        0.043    -0.751 f  vga/U12/R[3]_i_22/O
                         net (fo=45, routed)          1.686     0.935    vga/U12/p_1_out[2]
    SLICE_X39Y77         LUT6 (Prop_lut6_I3_O)        0.043     0.978 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=2, routed)           0.379     1.358    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X38Y77         LUT6 (Prop_lut6_I5_O)        0.043     1.401 r  vga/U12/R[3]_i_21/O
                         net (fo=2, routed)           0.439     1.840    vga/U12/p_42_in
    SLICE_X38Y78         LUT6 (Prop_lut6_I0_O)        0.043     1.883 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.246     2.129    vga/U12/dout643_out
    SLICE_X38Y78         LUT6 (Prop_lut6_I5_O)        0.043     2.172 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.465     2.636    vga/U12/dout1
    SLICE_X28Y76         LUT2 (Prop_lut2_I0_O)        0.054     2.690 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.198     2.888    vga/U12/R[3]_i_1_n_0
    SLICE_X28Y75         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.485    38.579    vga/U12/CLK_OUT3
    SLICE_X28Y75         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.599    37.981    
                         clock uncertainty           -0.081    37.899    
    SLICE_X28Y75         FDRE (Setup_fdre_C_D)       -0.113    37.786    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.786    
                         arrival time                          -2.888    
  -------------------------------------------------------------------
                         slack                                 34.898    

Slack (MET) :             36.061ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/h_count_reg[3]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.414ns (11.730%)  route 3.115ns (88.270%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 38.597 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.977ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.617    -1.977    vga/U12/CLK_OUT3
    SLICE_X32Y76         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.223    -1.754 r  vga/U12/h_count_reg[1]/Q
                         net (fo=26, routed)          1.548    -0.206    vga/U12/h_count_reg_n_0_[1]
    SLICE_X28Y78         LUT5 (Prop_lut5_I2_O)        0.054    -0.152 r  vga/U12/h_count[9]_i_3/O
                         net (fo=6, routed)           0.334     0.182    vga/U12/h_count[9]_i_3_n_0
    SLICE_X30Y78         LUT6 (Prop_lut6_I0_O)        0.137     0.319 r  vga/U12/h_count[9]_i_1/O
                         net (fo=15, routed)          1.233     1.552    vga/U12/h_count[9]_i_1_n_0
    SLICE_X21Y59         FDRE                                         r  vga/U12/h_count_reg[3]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.503    38.597    vga/U12/CLK_OUT3
    SLICE_X21Y59         FDRE                                         r  vga/U12/h_count_reg[3]_rep__0/C
                         clock pessimism             -0.599    37.999    
                         clock uncertainty           -0.081    37.917    
    SLICE_X21Y59         FDRE (Setup_fdre_C_R)       -0.304    37.613    vga/U12/h_count_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         37.613    
                         arrival time                          -1.552    
  -------------------------------------------------------------------
                         slack                                 36.061    

Slack (MET) :             36.222ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.352ns (9.708%)  route 3.274ns (90.292%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 38.579 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.970ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.624    -1.970    vga/U12/CLK_OUT3
    SLICE_X27Y78         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y78         FDRE (Prop_fdre_C_Q)         0.223    -1.747 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          0.925    -0.822    vga/U12/PRow[0]
    SLICE_X23Y79         LUT5 (Prop_lut5_I1_O)        0.043    -0.779 r  vga/U12/MEMBUF_reg_0_63_0_2_i_6/O
                         net (fo=374, routed)         0.917     0.138    vga/U12/ADDRC[2]
    SLICE_X27Y79         LUT6 (Prop_lut6_I0_O)        0.043     0.181 f  vga/U12/G[3]_i_3/O
                         net (fo=98, routed)          0.633     0.814    vga/U12/v_count_reg[8]_17
    SLICE_X28Y76         LUT4 (Prop_lut4_I3_O)        0.043     0.857 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.798     1.656    vga/U12/B[1]_i_1_n_0
    SLICE_X28Y75         FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.485    38.579    vga/U12/CLK_OUT3
    SLICE_X28Y75         FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.599    37.981    
                         clock uncertainty           -0.081    37.899    
    SLICE_X28Y75         FDRE (Setup_fdre_C_D)       -0.022    37.877    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.877    
                         arrival time                          -1.656    
  -------------------------------------------------------------------
                         slack                                 36.222    

Slack (MET) :             36.271ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 0.400ns (11.441%)  route 3.096ns (88.559%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 38.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.970ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.624    -1.970    vga/U12/CLK_OUT3
    SLICE_X26Y78         FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y78         FDRE (Prop_fdre_C_Q)         0.223    -1.747 r  vga/U12/v_count_reg[1]/Q
                         net (fo=16, routed)          0.801    -0.947    vga/U12/PRow[1]
    SLICE_X26Y79         LUT6 (Prop_lut6_I3_O)        0.043    -0.904 r  vga/U12/G[3]_i_7/O
                         net (fo=7, routed)           0.533    -0.371    vga/U12/G[3]_i_7_n_0
    SLICE_X28Y77         LUT2 (Prop_lut2_I0_O)        0.043    -0.328 r  vga/U12/G[3]_i_4/O
                         net (fo=8, routed)           0.617     0.290    vga/U12/G[3]_i_4_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I0_O)        0.043     0.333 r  vga/U12/G[3]_i_2/O
                         net (fo=135, routed)         0.343     0.676    vga/U12/v_count_reg[6]_0
    SLICE_X24Y76         LUT4 (Prop_lut4_I3_O)        0.048     0.724 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.802     1.526    vga/U12/G[1]_i_1_n_0
    SLICE_X23Y76         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.491    38.585    vga/U12/CLK_OUT3
    SLICE_X23Y76         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.599    37.987    
                         clock uncertainty           -0.081    37.905    
    SLICE_X23Y76         FDRE (Setup_fdre_C_D)       -0.108    37.797    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.797    
                         arrival time                          -1.526    
  -------------------------------------------------------------------
                         slack                                 36.271    

Slack (MET) :             36.351ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 0.352ns (10.093%)  route 3.136ns (89.907%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 38.579 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.970ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.624    -1.970    vga/U12/CLK_OUT3
    SLICE_X27Y78         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y78         FDRE (Prop_fdre_C_Q)         0.223    -1.747 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          0.925    -0.822    vga/U12/PRow[0]
    SLICE_X23Y79         LUT5 (Prop_lut5_I1_O)        0.043    -0.779 r  vga/U12/MEMBUF_reg_0_63_0_2_i_6/O
                         net (fo=374, routed)         0.917     0.138    vga/U12/ADDRC[2]
    SLICE_X27Y79         LUT6 (Prop_lut6_I0_O)        0.043     0.181 f  vga/U12/G[3]_i_3/O
                         net (fo=98, routed)          0.633     0.814    vga/U12/v_count_reg[8]_17
    SLICE_X28Y76         LUT4 (Prop_lut4_I3_O)        0.043     0.857 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.660     1.517    vga/U12/B[1]_i_1_n_0
    SLICE_X28Y75         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.485    38.579    vga/U12/CLK_OUT3
    SLICE_X28Y75         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.599    37.981    
                         clock uncertainty           -0.081    37.899    
    SLICE_X28Y75         FDRE (Setup_fdre_C_D)       -0.031    37.868    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.868    
                         arrival time                          -1.517    
  -------------------------------------------------------------------
                         slack                                 36.351    

Slack (MET) :             36.382ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 0.400ns (11.814%)  route 2.986ns (88.186%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 38.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.970ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.624    -1.970    vga/U12/CLK_OUT3
    SLICE_X26Y78         FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y78         FDRE (Prop_fdre_C_Q)         0.223    -1.747 r  vga/U12/v_count_reg[1]/Q
                         net (fo=16, routed)          0.801    -0.947    vga/U12/PRow[1]
    SLICE_X26Y79         LUT6 (Prop_lut6_I3_O)        0.043    -0.904 r  vga/U12/G[3]_i_7/O
                         net (fo=7, routed)           0.533    -0.371    vga/U12/G[3]_i_7_n_0
    SLICE_X28Y77         LUT2 (Prop_lut2_I0_O)        0.043    -0.328 r  vga/U12/G[3]_i_4/O
                         net (fo=8, routed)           0.617     0.290    vga/U12/G[3]_i_4_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I0_O)        0.043     0.333 r  vga/U12/G[3]_i_2/O
                         net (fo=135, routed)         0.343     0.676    vga/U12/v_count_reg[6]_0
    SLICE_X24Y76         LUT4 (Prop_lut4_I3_O)        0.048     0.724 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.692     1.416    vga/U12/G[1]_i_1_n_0
    SLICE_X23Y76         FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.491    38.585    vga/U12/CLK_OUT3
    SLICE_X23Y76         FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.599    37.987    
                         clock uncertainty           -0.081    37.905    
    SLICE_X23Y76         FDRE (Setup_fdre_C_D)       -0.108    37.797    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.797    
                         arrival time                          -1.416    
  -------------------------------------------------------------------
                         slack                                 36.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[55]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.494ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.726    -0.467    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y88          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDSE (Prop_fdse_C_Q)         0.118    -0.349 r  DISPLAY/P2S_SEG/buff_reg[55]/Q
                         net (fo=1, routed)           0.096    -0.253    DISPLAY/P2S_SEG/buff__0[55]
    SLICE_X2Y87          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.964    -0.494    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y87          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.455    
    SLICE_X2Y87          SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.361    DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[47]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.107ns (42.603%)  route 0.144ns (57.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.724    -0.469    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y86          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDSE (Prop_fdse_C_Q)         0.107    -0.362 r  DISPLAY/P2S_SEG/buff_reg[47]/Q
                         net (fo=1, routed)           0.144    -0.217    DISPLAY/P2S_SEG/buff__0[47]
    SLICE_X2Y85          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.963    -0.495    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y85          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.456    
    SLICE_X2Y85          SRL16E (Hold_srl16e_CLK_D)
                                                      0.116    -0.340    DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.107ns (53.367%)  route 0.093ns (46.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.494ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.726    -0.467    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y88          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDSE (Prop_fdse_C_Q)         0.107    -0.360 r  DISPLAY/P2S_SEG/buff_reg[7]/Q
                         net (fo=1, routed)           0.093    -0.266    DISPLAY/P2S_SEG/buff__0[7]
    SLICE_X2Y87          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.964    -0.494    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y87          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.455    
    SLICE_X2Y87          SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -0.389    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.128ns (56.607%)  route 0.098ns (43.393%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.728    -0.465    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.100    -0.365 r  DISPLAY/P2S_LED/buff_reg[13]/Q
                         net (fo=1, routed)           0.098    -0.266    DISPLAY/P2S_LED/buff[13]
    SLICE_X5Y94          LUT5 (Prop_lut5_I0_O)        0.028    -0.238 r  DISPLAY/P2S_LED/buff[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    DISPLAY/P2S_LED/buff[14]_i_1_n_0
    SLICE_X5Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.967    -0.491    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X5Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[14]/C
                         clock pessimism              0.058    -0.434    
    SLICE_X5Y94          FDRE (Hold_fdre_C_D)         0.061    -0.373    DISPLAY/P2S_LED/buff_reg[14]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/data_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.128ns (61.430%)  route 0.080ns (38.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.726    -0.467    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X0Y89          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.100    -0.367 r  DISPLAY/P2S_SEG/data_count_reg[3]/Q
                         net (fo=4, routed)           0.080    -0.286    DISPLAY/P2S_SEG/sel0[3]
    SLICE_X1Y89          LUT6 (Prop_lut6_I1_O)        0.028    -0.258 r  DISPLAY/P2S_SEG/data_count[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.258    DISPLAY/P2S_SEG/data_count[5]_i_2_n_0
    SLICE_X1Y89          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.966    -0.492    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y89          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/C
                         clock pessimism              0.037    -0.456    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.061    -0.395    DISPLAY/P2S_SEG/data_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[39]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.107ns (52.989%)  route 0.095ns (47.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.724    -0.469    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y86          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDSE (Prop_fdse_C_Q)         0.107    -0.362 r  DISPLAY/P2S_SEG/buff_reg[39]/Q
                         net (fo=1, routed)           0.095    -0.267    DISPLAY/P2S_SEG/buff__0[39]
    SLICE_X2Y85          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.963    -0.495    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y85          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.456    
    SLICE_X2Y85          SRL16E (Hold_srl16e_CLK_D)
                                                      0.050    -0.406    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.118ns (46.288%)  route 0.137ns (53.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.724    -0.469    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y86          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDSE (Prop_fdse_C_Q)         0.118    -0.351 r  DISPLAY/P2S_SEG/buff_reg[23]/Q
                         net (fo=1, routed)           0.137    -0.214    DISPLAY/P2S_SEG/buff__0[23]
    SLICE_X2Y85          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.963    -0.495    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y85          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.456    
    SLICE_X2Y85          SRL16E (Hold_srl16e_CLK_D)
                                                      0.099    -0.357    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.728    -0.465    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.100    -0.365 r  DISPLAY/P2S_LED/buff_reg[9]/Q
                         net (fo=1, routed)           0.096    -0.269    DISPLAY/P2S_LED/buff[9]
    SLICE_X2Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.968    -0.490    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[10]/C
                         clock pessimism              0.037    -0.454    
    SLICE_X2Y94          FDRE (Hold_fdre_C_D)         0.037    -0.417    DISPLAY/P2S_LED/buff_reg[10]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.118ns (44.490%)  route 0.147ns (55.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.724    -0.469    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y86          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDSE (Prop_fdse_C_Q)         0.118    -0.351 r  DISPLAY/P2S_SEG/buff_reg[15]/Q
                         net (fo=1, routed)           0.147    -0.203    DISPLAY/P2S_SEG/buff__0[15]
    SLICE_X2Y85          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.963    -0.495    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y85          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.456    
    SLICE_X2Y85          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.354    DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.942%)  route 0.128ns (50.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.724    -0.469    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y86          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.100    -0.369 r  DISPLAY/P2S_SEG/buff_reg[29]/Q
                         net (fo=1, routed)           0.128    -0.240    DISPLAY/P2S_SEG/buff__0[29]
    SLICE_X2Y88          LUT4 (Prop_lut4_I3_O)        0.028    -0.212 r  DISPLAY/P2S_SEG/buff[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    DISPLAY/P2S_SEG/buff[30]_i_1_n_0
    SLICE_X2Y88          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.966    -0.492    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y88          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[30]/C
                         clock pessimism              0.040    -0.453    
    SLICE_X2Y88          FDSE (Hold_fdse_C_D)         0.087    -0.366    DISPLAY/P2S_SEG/buff_reg[30]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         40.000      38.592     BUFGCTRL_X0Y2    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X5Y91      BTN_SCAN/FSM_onehot_btn_x_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y93      DISPLAY/P2S_LED/data_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y87      DISPLAY/P2S_SEG/buff_reg[12]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y85      DISPLAY/P2S_SEG/buff_reg[20]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y85      DISPLAY/P2S_SEG/buff_reg[28]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y87      DISPLAY/P2S_SEG/buff_reg[36]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X2Y88      DISPLAY/P2S_SEG/buff_reg[38]/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X2Y86      DISPLAY/P2S_SEG/buff_reg[39]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y87      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y87      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y87      DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y87      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y85      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y85      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y87      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y85      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y85      DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y87      DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y87      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y85      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y85      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y87      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y85      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y85      DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y87      DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y87      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y85      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y85      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       38.932ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.932ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[122][6]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.723ns  (logic 0.395ns (3.684%)  route 10.328ns (96.316%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.357ns = ( 50.357 - 50.000 ) 
    Source Clock Delay      (SCD):    0.047ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.688    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.595 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.642     0.047    core/reg_EXE_MEM/debug_clk
    SLICE_X21Y57         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDRE (Prop_fdre_C_Q)         0.223     0.270 f  core/reg_EXE_MEM/ALUO_MEM_reg[16]/Q
                         net (fo=5, routed)           1.011     1.281    core/data_ram/Q[16]
    SLICE_X7Y59          LUT4 (Prop_lut4_I1_O)        0.043     1.324 f  core/data_ram/MDR_WB[7]_i_4/O
                         net (fo=1, routed)           0.469     1.793    core/data_ram/MDR_WB[7]_i_4_n_0
    SLICE_X12Y62         LUT5 (Prop_lut5_I4_O)        0.043     1.836 f  core/data_ram/MDR_WB[7]_i_2/O
                         net (fo=2, routed)           0.282     2.119    core/data_ram/ALUO_MEM_reg[29]
    SLICE_X17Y63         LUT5 (Prop_lut5_I0_O)        0.043     2.162 r  core/data_ram/data[126][7]_i_4/O
                         net (fo=36, routed)          1.214     3.375    core/data_ram/ALUO_MEM_reg[19]
    SLICE_X12Y39         LUT2 (Prop_lut2_I1_O)        0.043     3.418 r  core/data_ram/data[126][7]_i_1/O
                         net (fo=1024, routed)        7.352    10.770    core/data_ram/data[126][7]_i_1_n_0
    SLICE_X32Y54         FDRE                                         r  core/data_ram/data_reg[122][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.858 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.499    50.357    core/data_ram/debug_clk
    SLICE_X32Y54         FDRE                                         r  core/data_ram/data_reg[122][6]/C  (IS_INVERTED)
                         clock pessimism             -0.363    49.994    
                         clock uncertainty           -0.095    49.899    
    SLICE_X32Y54         FDRE (Setup_fdre_C_CE)      -0.197    49.702    core/data_ram/data_reg[122][6]
  -------------------------------------------------------------------
                         required time                         49.702    
                         arrival time                         -10.770    
  -------------------------------------------------------------------
                         slack                                 38.932    

Slack (MET) :             38.932ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[14][5]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.723ns  (logic 0.395ns (3.684%)  route 10.328ns (96.316%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.357ns = ( 50.357 - 50.000 ) 
    Source Clock Delay      (SCD):    0.047ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.688    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.595 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.642     0.047    core/reg_EXE_MEM/debug_clk
    SLICE_X21Y57         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDRE (Prop_fdre_C_Q)         0.223     0.270 f  core/reg_EXE_MEM/ALUO_MEM_reg[16]/Q
                         net (fo=5, routed)           1.011     1.281    core/data_ram/Q[16]
    SLICE_X7Y59          LUT4 (Prop_lut4_I1_O)        0.043     1.324 f  core/data_ram/MDR_WB[7]_i_4/O
                         net (fo=1, routed)           0.469     1.793    core/data_ram/MDR_WB[7]_i_4_n_0
    SLICE_X12Y62         LUT5 (Prop_lut5_I4_O)        0.043     1.836 f  core/data_ram/MDR_WB[7]_i_2/O
                         net (fo=2, routed)           0.282     2.119    core/data_ram/ALUO_MEM_reg[29]
    SLICE_X17Y63         LUT5 (Prop_lut5_I0_O)        0.043     2.162 r  core/data_ram/data[126][7]_i_4/O
                         net (fo=36, routed)          1.214     3.375    core/data_ram/ALUO_MEM_reg[19]
    SLICE_X12Y39         LUT2 (Prop_lut2_I1_O)        0.043     3.418 r  core/data_ram/data[126][7]_i_1/O
                         net (fo=1024, routed)        7.352    10.770    core/data_ram/data[126][7]_i_1_n_0
    SLICE_X32Y54         FDRE                                         r  core/data_ram/data_reg[14][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.858 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.499    50.357    core/data_ram/debug_clk
    SLICE_X32Y54         FDRE                                         r  core/data_ram/data_reg[14][5]/C  (IS_INVERTED)
                         clock pessimism             -0.363    49.994    
                         clock uncertainty           -0.095    49.899    
    SLICE_X32Y54         FDRE (Setup_fdre_C_CE)      -0.197    49.702    core/data_ram/data_reg[14][5]
  -------------------------------------------------------------------
                         required time                         49.702    
                         arrival time                         -10.770    
  -------------------------------------------------------------------
                         slack                                 38.932    

Slack (MET) :             38.932ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[99][0]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.723ns  (logic 0.395ns (3.684%)  route 10.328ns (96.316%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.357ns = ( 50.357 - 50.000 ) 
    Source Clock Delay      (SCD):    0.047ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.688    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.595 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.642     0.047    core/reg_EXE_MEM/debug_clk
    SLICE_X21Y57         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDRE (Prop_fdre_C_Q)         0.223     0.270 f  core/reg_EXE_MEM/ALUO_MEM_reg[16]/Q
                         net (fo=5, routed)           1.011     1.281    core/data_ram/Q[16]
    SLICE_X7Y59          LUT4 (Prop_lut4_I1_O)        0.043     1.324 f  core/data_ram/MDR_WB[7]_i_4/O
                         net (fo=1, routed)           0.469     1.793    core/data_ram/MDR_WB[7]_i_4_n_0
    SLICE_X12Y62         LUT5 (Prop_lut5_I4_O)        0.043     1.836 f  core/data_ram/MDR_WB[7]_i_2/O
                         net (fo=2, routed)           0.282     2.119    core/data_ram/ALUO_MEM_reg[29]
    SLICE_X17Y63         LUT5 (Prop_lut5_I0_O)        0.043     2.162 r  core/data_ram/data[126][7]_i_4/O
                         net (fo=36, routed)          1.214     3.375    core/data_ram/ALUO_MEM_reg[19]
    SLICE_X12Y39         LUT2 (Prop_lut2_I1_O)        0.043     3.418 r  core/data_ram/data[126][7]_i_1/O
                         net (fo=1024, routed)        7.352    10.770    core/data_ram/data[126][7]_i_1_n_0
    SLICE_X32Y54         FDRE                                         r  core/data_ram/data_reg[99][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.858 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.499    50.357    core/data_ram/debug_clk
    SLICE_X32Y54         FDRE                                         r  core/data_ram/data_reg[99][0]/C  (IS_INVERTED)
                         clock pessimism             -0.363    49.994    
                         clock uncertainty           -0.095    49.899    
    SLICE_X32Y54         FDRE (Setup_fdre_C_CE)      -0.197    49.702    core/data_ram/data_reg[99][0]
  -------------------------------------------------------------------
                         required time                         49.702    
                         arrival time                         -10.770    
  -------------------------------------------------------------------
                         slack                                 38.932    

Slack (MET) :             39.055ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[73][6]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.601ns  (logic 0.395ns (3.726%)  route 10.206ns (96.274%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.358ns = ( 50.358 - 50.000 ) 
    Source Clock Delay      (SCD):    0.047ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.688    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.595 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.642     0.047    core/reg_EXE_MEM/debug_clk
    SLICE_X21Y57         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDRE (Prop_fdre_C_Q)         0.223     0.270 f  core/reg_EXE_MEM/ALUO_MEM_reg[16]/Q
                         net (fo=5, routed)           1.011     1.281    core/data_ram/Q[16]
    SLICE_X7Y59          LUT4 (Prop_lut4_I1_O)        0.043     1.324 f  core/data_ram/MDR_WB[7]_i_4/O
                         net (fo=1, routed)           0.469     1.793    core/data_ram/MDR_WB[7]_i_4_n_0
    SLICE_X12Y62         LUT5 (Prop_lut5_I4_O)        0.043     1.836 f  core/data_ram/MDR_WB[7]_i_2/O
                         net (fo=2, routed)           0.282     2.119    core/data_ram/ALUO_MEM_reg[29]
    SLICE_X17Y63         LUT5 (Prop_lut5_I0_O)        0.043     2.162 r  core/data_ram/data[126][7]_i_4/O
                         net (fo=36, routed)          1.214     3.375    core/data_ram/ALUO_MEM_reg[19]
    SLICE_X12Y39         LUT2 (Prop_lut2_I1_O)        0.043     3.418 r  core/data_ram/data[126][7]_i_1/O
                         net (fo=1024, routed)        7.230    10.648    core/data_ram/data[126][7]_i_1_n_0
    SLICE_X24Y57         FDRE                                         r  core/data_ram/data_reg[73][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.858 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.500    50.358    core/data_ram/debug_clk
    SLICE_X24Y57         FDRE                                         r  core/data_ram/data_reg[73][6]/C  (IS_INVERTED)
                         clock pessimism             -0.363    49.995    
                         clock uncertainty           -0.095    49.900    
    SLICE_X24Y57         FDRE (Setup_fdre_C_CE)      -0.197    49.703    core/data_ram/data_reg[73][6]
  -------------------------------------------------------------------
                         required time                         49.703    
                         arrival time                         -10.648    
  -------------------------------------------------------------------
                         slack                                 39.055    

Slack (MET) :             39.055ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[75][0]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.601ns  (logic 0.395ns (3.726%)  route 10.206ns (96.274%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.358ns = ( 50.358 - 50.000 ) 
    Source Clock Delay      (SCD):    0.047ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.688    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.595 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.642     0.047    core/reg_EXE_MEM/debug_clk
    SLICE_X21Y57         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDRE (Prop_fdre_C_Q)         0.223     0.270 f  core/reg_EXE_MEM/ALUO_MEM_reg[16]/Q
                         net (fo=5, routed)           1.011     1.281    core/data_ram/Q[16]
    SLICE_X7Y59          LUT4 (Prop_lut4_I1_O)        0.043     1.324 f  core/data_ram/MDR_WB[7]_i_4/O
                         net (fo=1, routed)           0.469     1.793    core/data_ram/MDR_WB[7]_i_4_n_0
    SLICE_X12Y62         LUT5 (Prop_lut5_I4_O)        0.043     1.836 f  core/data_ram/MDR_WB[7]_i_2/O
                         net (fo=2, routed)           0.282     2.119    core/data_ram/ALUO_MEM_reg[29]
    SLICE_X17Y63         LUT5 (Prop_lut5_I0_O)        0.043     2.162 r  core/data_ram/data[126][7]_i_4/O
                         net (fo=36, routed)          1.214     3.375    core/data_ram/ALUO_MEM_reg[19]
    SLICE_X12Y39         LUT2 (Prop_lut2_I1_O)        0.043     3.418 r  core/data_ram/data[126][7]_i_1/O
                         net (fo=1024, routed)        7.230    10.648    core/data_ram/data[126][7]_i_1_n_0
    SLICE_X24Y57         FDRE                                         r  core/data_ram/data_reg[75][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.858 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.500    50.358    core/data_ram/debug_clk
    SLICE_X24Y57         FDRE                                         r  core/data_ram/data_reg[75][0]/C  (IS_INVERTED)
                         clock pessimism             -0.363    49.995    
                         clock uncertainty           -0.095    49.900    
    SLICE_X24Y57         FDRE (Setup_fdre_C_CE)      -0.197    49.703    core/data_ram/data_reg[75][0]
  -------------------------------------------------------------------
                         required time                         49.703    
                         arrival time                         -10.648    
  -------------------------------------------------------------------
                         slack                                 39.055    

Slack (MET) :             39.176ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[43][6]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.479ns  (logic 0.395ns (3.770%)  route 10.084ns (96.230%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.356ns = ( 50.356 - 50.000 ) 
    Source Clock Delay      (SCD):    0.047ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.688    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.595 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.642     0.047    core/reg_EXE_MEM/debug_clk
    SLICE_X21Y57         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDRE (Prop_fdre_C_Q)         0.223     0.270 f  core/reg_EXE_MEM/ALUO_MEM_reg[16]/Q
                         net (fo=5, routed)           1.011     1.281    core/data_ram/Q[16]
    SLICE_X7Y59          LUT4 (Prop_lut4_I1_O)        0.043     1.324 f  core/data_ram/MDR_WB[7]_i_4/O
                         net (fo=1, routed)           0.469     1.793    core/data_ram/MDR_WB[7]_i_4_n_0
    SLICE_X12Y62         LUT5 (Prop_lut5_I4_O)        0.043     1.836 f  core/data_ram/MDR_WB[7]_i_2/O
                         net (fo=2, routed)           0.282     2.119    core/data_ram/ALUO_MEM_reg[29]
    SLICE_X17Y63         LUT5 (Prop_lut5_I0_O)        0.043     2.162 r  core/data_ram/data[126][7]_i_4/O
                         net (fo=36, routed)          1.214     3.375    core/data_ram/ALUO_MEM_reg[19]
    SLICE_X12Y39         LUT2 (Prop_lut2_I1_O)        0.043     3.418 r  core/data_ram/data[126][7]_i_1/O
                         net (fo=1024, routed)        7.107    10.526    core/data_ram/data[126][7]_i_1_n_0
    SLICE_X33Y56         FDRE                                         r  core/data_ram/data_reg[43][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.858 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.498    50.356    core/data_ram/debug_clk
    SLICE_X33Y56         FDRE                                         r  core/data_ram/data_reg[43][6]/C  (IS_INVERTED)
                         clock pessimism             -0.363    49.993    
                         clock uncertainty           -0.095    49.898    
    SLICE_X33Y56         FDRE (Setup_fdre_C_CE)      -0.197    49.701    core/data_ram/data_reg[43][6]
  -------------------------------------------------------------------
                         required time                         49.701    
                         arrival time                         -10.526    
  -------------------------------------------------------------------
                         slack                                 39.176    

Slack (MET) :             39.248ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[124][1]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.400ns  (logic 0.395ns (3.798%)  route 10.005ns (96.202%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.350ns = ( 50.350 - 50.000 ) 
    Source Clock Delay      (SCD):    0.047ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.688    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.595 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.642     0.047    core/reg_EXE_MEM/debug_clk
    SLICE_X21Y57         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDRE (Prop_fdre_C_Q)         0.223     0.270 f  core/reg_EXE_MEM/ALUO_MEM_reg[16]/Q
                         net (fo=5, routed)           1.011     1.281    core/data_ram/Q[16]
    SLICE_X7Y59          LUT4 (Prop_lut4_I1_O)        0.043     1.324 f  core/data_ram/MDR_WB[7]_i_4/O
                         net (fo=1, routed)           0.469     1.793    core/data_ram/MDR_WB[7]_i_4_n_0
    SLICE_X12Y62         LUT5 (Prop_lut5_I4_O)        0.043     1.836 f  core/data_ram/MDR_WB[7]_i_2/O
                         net (fo=2, routed)           0.282     2.119    core/data_ram/ALUO_MEM_reg[29]
    SLICE_X17Y63         LUT5 (Prop_lut5_I0_O)        0.043     2.162 r  core/data_ram/data[126][7]_i_4/O
                         net (fo=36, routed)          1.214     3.375    core/data_ram/ALUO_MEM_reg[19]
    SLICE_X12Y39         LUT2 (Prop_lut2_I1_O)        0.043     3.418 r  core/data_ram/data[126][7]_i_1/O
                         net (fo=1024, routed)        7.029    10.447    core/data_ram/data[126][7]_i_1_n_0
    SLICE_X39Y59         FDRE                                         r  core/data_ram/data_reg[124][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.858 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.492    50.350    core/data_ram/debug_clk
    SLICE_X39Y59         FDRE                                         r  core/data_ram/data_reg[124][1]/C  (IS_INVERTED)
                         clock pessimism             -0.363    49.987    
                         clock uncertainty           -0.095    49.892    
    SLICE_X39Y59         FDRE (Setup_fdre_C_CE)      -0.197    49.695    core/data_ram/data_reg[124][1]
  -------------------------------------------------------------------
                         required time                         49.695    
                         arrival time                         -10.447    
  -------------------------------------------------------------------
                         slack                                 39.248    

Slack (MET) :             39.248ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[49][0]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.400ns  (logic 0.395ns (3.798%)  route 10.005ns (96.202%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.350ns = ( 50.350 - 50.000 ) 
    Source Clock Delay      (SCD):    0.047ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.688    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.595 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.642     0.047    core/reg_EXE_MEM/debug_clk
    SLICE_X21Y57         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDRE (Prop_fdre_C_Q)         0.223     0.270 f  core/reg_EXE_MEM/ALUO_MEM_reg[16]/Q
                         net (fo=5, routed)           1.011     1.281    core/data_ram/Q[16]
    SLICE_X7Y59          LUT4 (Prop_lut4_I1_O)        0.043     1.324 f  core/data_ram/MDR_WB[7]_i_4/O
                         net (fo=1, routed)           0.469     1.793    core/data_ram/MDR_WB[7]_i_4_n_0
    SLICE_X12Y62         LUT5 (Prop_lut5_I4_O)        0.043     1.836 f  core/data_ram/MDR_WB[7]_i_2/O
                         net (fo=2, routed)           0.282     2.119    core/data_ram/ALUO_MEM_reg[29]
    SLICE_X17Y63         LUT5 (Prop_lut5_I0_O)        0.043     2.162 r  core/data_ram/data[126][7]_i_4/O
                         net (fo=36, routed)          1.214     3.375    core/data_ram/ALUO_MEM_reg[19]
    SLICE_X12Y39         LUT2 (Prop_lut2_I1_O)        0.043     3.418 r  core/data_ram/data[126][7]_i_1/O
                         net (fo=1024, routed)        7.029    10.447    core/data_ram/data[126][7]_i_1_n_0
    SLICE_X39Y59         FDRE                                         r  core/data_ram/data_reg[49][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.858 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.492    50.350    core/data_ram/debug_clk
    SLICE_X39Y59         FDRE                                         r  core/data_ram/data_reg[49][0]/C  (IS_INVERTED)
                         clock pessimism             -0.363    49.987    
                         clock uncertainty           -0.095    49.892    
    SLICE_X39Y59         FDRE (Setup_fdre_C_CE)      -0.197    49.695    core/data_ram/data_reg[49][0]
  -------------------------------------------------------------------
                         required time                         49.695    
                         arrival time                         -10.447    
  -------------------------------------------------------------------
                         slack                                 39.248    

Slack (MET) :             39.248ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[77][2]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.400ns  (logic 0.395ns (3.798%)  route 10.005ns (96.202%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.350ns = ( 50.350 - 50.000 ) 
    Source Clock Delay      (SCD):    0.047ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.688    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.595 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.642     0.047    core/reg_EXE_MEM/debug_clk
    SLICE_X21Y57         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDRE (Prop_fdre_C_Q)         0.223     0.270 f  core/reg_EXE_MEM/ALUO_MEM_reg[16]/Q
                         net (fo=5, routed)           1.011     1.281    core/data_ram/Q[16]
    SLICE_X7Y59          LUT4 (Prop_lut4_I1_O)        0.043     1.324 f  core/data_ram/MDR_WB[7]_i_4/O
                         net (fo=1, routed)           0.469     1.793    core/data_ram/MDR_WB[7]_i_4_n_0
    SLICE_X12Y62         LUT5 (Prop_lut5_I4_O)        0.043     1.836 f  core/data_ram/MDR_WB[7]_i_2/O
                         net (fo=2, routed)           0.282     2.119    core/data_ram/ALUO_MEM_reg[29]
    SLICE_X17Y63         LUT5 (Prop_lut5_I0_O)        0.043     2.162 r  core/data_ram/data[126][7]_i_4/O
                         net (fo=36, routed)          1.214     3.375    core/data_ram/ALUO_MEM_reg[19]
    SLICE_X12Y39         LUT2 (Prop_lut2_I1_O)        0.043     3.418 r  core/data_ram/data[126][7]_i_1/O
                         net (fo=1024, routed)        7.029    10.447    core/data_ram/data[126][7]_i_1_n_0
    SLICE_X39Y59         FDRE                                         r  core/data_ram/data_reg[77][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.858 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.492    50.350    core/data_ram/debug_clk
    SLICE_X39Y59         FDRE                                         r  core/data_ram/data_reg[77][2]/C  (IS_INVERTED)
                         clock pessimism             -0.363    49.987    
                         clock uncertainty           -0.095    49.892    
    SLICE_X39Y59         FDRE (Setup_fdre_C_CE)      -0.197    49.695    core/data_ram/data_reg[77][2]
  -------------------------------------------------------------------
                         required time                         49.695    
                         arrival time                         -10.447    
  -------------------------------------------------------------------
                         slack                                 39.248    

Slack (MET) :             39.253ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[59][0]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.397ns  (logic 0.395ns (3.799%)  route 10.002ns (96.201%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.352ns = ( 50.352 - 50.000 ) 
    Source Clock Delay      (SCD):    0.047ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.688    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.595 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.642     0.047    core/reg_EXE_MEM/debug_clk
    SLICE_X21Y57         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDRE (Prop_fdre_C_Q)         0.223     0.270 f  core/reg_EXE_MEM/ALUO_MEM_reg[16]/Q
                         net (fo=5, routed)           1.011     1.281    core/data_ram/Q[16]
    SLICE_X7Y59          LUT4 (Prop_lut4_I1_O)        0.043     1.324 f  core/data_ram/MDR_WB[7]_i_4/O
                         net (fo=1, routed)           0.469     1.793    core/data_ram/MDR_WB[7]_i_4_n_0
    SLICE_X12Y62         LUT5 (Prop_lut5_I4_O)        0.043     1.836 f  core/data_ram/MDR_WB[7]_i_2/O
                         net (fo=2, routed)           0.282     2.119    core/data_ram/ALUO_MEM_reg[29]
    SLICE_X17Y63         LUT5 (Prop_lut5_I0_O)        0.043     2.162 r  core/data_ram/data[126][7]_i_4/O
                         net (fo=36, routed)          1.214     3.375    core/data_ram/ALUO_MEM_reg[19]
    SLICE_X12Y39         LUT2 (Prop_lut2_I1_O)        0.043     3.418 r  core/data_ram/data[126][7]_i_1/O
                         net (fo=1024, routed)        7.026    10.444    core/data_ram/data[126][7]_i_1_n_0
    SLICE_X37Y59         FDRE                                         r  core/data_ram/data_reg[59][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.858 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.494    50.352    core/data_ram/debug_clk
    SLICE_X37Y59         FDRE                                         r  core/data_ram/data_reg[59][0]/C  (IS_INVERTED)
                         clock pessimism             -0.363    49.989    
                         clock uncertainty           -0.095    49.894    
    SLICE_X37Y59         FDRE (Setup_fdre_C_CE)      -0.197    49.697    core/data_ram/data_reg[59][0]
  -------------------------------------------------------------------
                         required time                         49.697    
                         arrival time                         -10.444    
  -------------------------------------------------------------------
                         slack                                 39.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.100ns (45.748%)  route 0.119ns (54.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.702ns
    Source Clock Delay      (SCD):    0.446ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.745     0.446    core/reg_EXE_MEM/debug_clk
    SLICE_X15Y39         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDCE (Prop_fdce_C_Q)         0.100     0.546 r  core/reg_EXE_MEM/IR_MEM_reg[1]/Q
                         net (fo=3, routed)           0.119     0.664    core/reg_MEM_WB/inst_MEM[0]
    SLICE_X17Y40         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.006     0.702    core/reg_MEM_WB/debug_clk
    SLICE_X17Y40         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[0]/C
                         clock pessimism             -0.223     0.479    
    SLICE_X17Y40         FDCE (Hold_fdce_C_D)         0.040     0.519    core/reg_MEM_WB/IR_WB_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.519    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/u_b_h_w_EX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/u_b_h_w_MEM_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.625ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.689     0.390    core/reg_ID_EX/debug_clk
    SLICE_X23Y63         FDRE                                         r  core/reg_ID_EX/u_b_h_w_EX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y63         FDRE (Prop_fdre_C_Q)         0.100     0.490 r  core/reg_ID_EX/u_b_h_w_EX_reg[2]/Q
                         net (fo=1, routed)           0.107     0.597    core/reg_EXE_MEM/u_b_h_w_MEM_reg[2]_1[2]
    SLICE_X23Y62         FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.929     0.625    core/reg_EXE_MEM/debug_clk
    SLICE_X23Y62         FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[2]/C
                         clock pessimism             -0.221     0.404    
    SLICE_X23Y62         FDRE (Hold_fdre_C_D)         0.041     0.445    core/reg_EXE_MEM/u_b_h_w_MEM_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.445    
                         arrival time                           0.597    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 core/REG_PC/Q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.251%)  route 0.112ns (52.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.631ns
    Source Clock Delay      (SCD):    0.396ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.695     0.396    core/REG_PC/debug_clk
    SLICE_X19Y55         FDCE                                         r  core/REG_PC/Q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y55         FDCE (Prop_fdce_C_Q)         0.100     0.496 r  core/REG_PC/Q_reg[26]/Q
                         net (fo=4, routed)           0.112     0.607    core/reg_IF_ID/PCurrent_ID_reg[31]_1[26]
    SLICE_X19Y56         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.935     0.631    core/reg_IF_ID/debug_clk
    SLICE_X19Y56         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[26]/C
                         clock pessimism             -0.221     0.410    
    SLICE_X19Y56         FDCE (Hold_fdce_C_D)         0.041     0.451    core/reg_IF_ID/PCurrent_ID_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.451    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.100ns (21.569%)  route 0.364ns (78.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.705ns
    Source Clock Delay      (SCD):    0.394ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.693     0.394    core/reg_IF_ID/debug_clk
    SLICE_X17Y60         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y60         FDCE (Prop_fdce_C_Q)         0.100     0.494 r  core/reg_IF_ID/PCurrent_ID_reg[16]/Q
                         net (fo=4, routed)           0.364     0.857    core/reg_ID_EX/PCurrent_EX_reg[31]_0[16]
    SLICE_X8Y49          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.009     0.705    core/reg_ID_EX/debug_clk
    SLICE_X8Y49          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[16]/C
                         clock pessimism             -0.043     0.662    
    SLICE_X8Y49          FDCE (Hold_fdce_C_D)         0.032     0.694    core/reg_ID_EX/PCurrent_EX_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.118ns (52.567%)  route 0.106ns (47.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.620ns
    Source Clock Delay      (SCD):    0.385ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.684     0.385    core/reg_EXE_MEM/debug_clk
    SLICE_X18Y72         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y72         FDCE (Prop_fdce_C_Q)         0.118     0.503 r  core/reg_EXE_MEM/PCurrent_MEM_reg[20]/Q
                         net (fo=2, routed)           0.106     0.609    core/reg_MEM_WB/PC_MEM[20]
    SLICE_X18Y70         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.924     0.620    core/reg_MEM_WB/debug_clk
    SLICE_X18Y70         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[20]/C
                         clock pessimism             -0.221     0.399    
    SLICE_X18Y70         FDCE (Hold_fdce_C_D)         0.032     0.431    core/reg_MEM_WB/PCurrent_WB_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.431    
                         arrival time                           0.609    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.118ns (24.228%)  route 0.369ns (75.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.705ns
    Source Clock Delay      (SCD):    0.391ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.690     0.391    core/reg_IF_ID/debug_clk
    SLICE_X16Y66         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y66         FDCE (Prop_fdce_C_Q)         0.118     0.509 r  core/reg_IF_ID/PCurrent_ID_reg[19]/Q
                         net (fo=4, routed)           0.369     0.878    core/reg_ID_EX/PCurrent_EX_reg[31]_0[19]
    SLICE_X10Y47         FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.009     0.705    core/reg_ID_EX/debug_clk
    SLICE_X10Y47         FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[19]/C
                         clock pessimism             -0.043     0.662    
    SLICE_X10Y47         FDCE (Hold_fdce_C_D)         0.032     0.694    core/reg_ID_EX/PCurrent_EX_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.118ns (23.867%)  route 0.376ns (76.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.705ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.692     0.393    core/reg_IF_ID/debug_clk
    SLICE_X14Y62         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62         FDCE (Prop_fdce_C_Q)         0.118     0.511 r  core/reg_IF_ID/PCurrent_ID_reg[29]/Q
                         net (fo=4, routed)           0.376     0.887    core/reg_ID_EX/PCurrent_EX_reg[31]_0[29]
    SLICE_X8Y49          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.009     0.705    core/reg_ID_EX/debug_clk
    SLICE_X8Y49          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[29]/C
                         clock pessimism             -0.043     0.662    
    SLICE_X8Y49          FDCE (Hold_fdce_C_D)         0.040     0.702    core/reg_ID_EX/PCurrent_EX_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.100ns (18.969%)  route 0.427ns (81.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    0.398ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.697     0.398    core/reg_EXE_MEM/debug_clk
    SLICE_X11Y50         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDCE (Prop_fdce_C_Q)         0.100     0.498 r  core/reg_EXE_MEM/PCurrent_MEM_reg[9]/Q
                         net (fo=2, routed)           0.427     0.925    core/reg_MEM_WB/PC_MEM[9]
    SLICE_X2Y47          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.041     0.737    core/reg_MEM_WB/debug_clk
    SLICE_X2Y47          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[9]/C
                         clock pessimism             -0.043     0.694    
    SLICE_X2Y47          FDCE (Hold_fdce_C_D)         0.045     0.739    core/reg_MEM_WB/PCurrent_WB_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.739    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.100ns (18.212%)  route 0.449ns (81.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    0.392ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.691     0.392    core/reg_EXE_MEM/debug_clk
    SLICE_X13Y64         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDCE (Prop_fdce_C_Q)         0.100     0.492 r  core/reg_EXE_MEM/IR_MEM_reg[9]/Q
                         net (fo=5, routed)           0.449     0.941    core/reg_MEM_WB/inst_MEM[8]
    SLICE_X2Y47          FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.041     0.737    core/reg_MEM_WB/debug_clk
    SLICE_X2Y47          FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[9]/C
                         clock pessimism             -0.043     0.694    
    SLICE_X2Y47          FDCE (Hold_fdce_C_D)         0.059     0.753    core/reg_MEM_WB/IR_WB_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (40.946%)  route 0.144ns (59.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.620ns
    Source Clock Delay      (SCD):    0.388ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.687     0.388    core/reg_EXE_MEM/debug_clk
    SLICE_X19Y69         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y69         FDCE (Prop_fdce_C_Q)         0.100     0.488 r  core/reg_EXE_MEM/PCurrent_MEM_reg[17]/Q
                         net (fo=2, routed)           0.144     0.632    core/reg_MEM_WB/PC_MEM[17]
    SLICE_X16Y70         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.924     0.620    core/reg_MEM_WB/debug_clk
    SLICE_X16Y70         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[17]/C
                         clock pessimism             -0.221     0.399    
    SLICE_X16Y70         FDCE (Hold_fdce_C_D)         0.040     0.439    core/reg_MEM_WB/PCurrent_WB_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.439    
                         arrival time                           0.632    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         100.000     98.591     BUFGCTRL_X0Y3    CLK_GEN/clkout4_buf/I
Min Period        n/a     BUFG/I              n/a            1.409         100.000     98.591     BUFGCTRL_X0Y0    data_reg[126][7]_i_3/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         100.000     98.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X1Y60      core/register/register_reg[28][22]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X1Y60      core/register/register_reg[28][6]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X36Y53     core/data_ram/data_reg[34][5]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X6Y52      core/reg_ID_EX/A_EX_reg[25]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X11Y45     core/reg_ID_EX/A_EX_reg[27]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X7Y45      core/reg_ID_EX/A_EX_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X4Y49      core/reg_ID_EX/A_EX_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X36Y53     core/data_ram/data_reg[34][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X36Y53     core/data_ram/data_reg[34][5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X7Y59      core/register/register_reg[29][31]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X7Y59      core/register/register_reg[29][4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X9Y59      core/register/register_reg[2][25]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X9Y59      core/register/register_reg[2][31]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X7Y62      core/register/register_reg[2][5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X7Y62      core/register/register_reg[2][5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X4Y59      core/register/register_reg[11][6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X12Y56     core/register/register_reg[12][23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X36Y46     core/data_ram/data_reg[31][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X4Y48      core/reg_ID_EX/A_EX_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X3Y72      core/register/register_reg[28][28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X38Y44     core/data_ram/data_reg[33][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X10Y48     core/reg_ID_EX/A_EX_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X10Y48     core/reg_ID_EX/A_EX_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X2Y44      core/reg_ID_EX/A_EX_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X11Y45     core/reg_ID_EX/A_EX_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X10Y48     core/reg_ID_EX/A_EX_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X10Y48     core/reg_ID_EX/A_EX_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout0

Setup :          322  Failing Endpoints,  Worst Slack       -2.527ns,  Total Violation     -329.489ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.527ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_exe_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 0.679ns (9.641%)  route 6.364ns (90.359%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.970ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.624    -1.970    vga/U12/CLK_OUT3
    SLICE_X27Y78         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y78         FDRE (Prop_fdre_C_Q)         0.223    -1.747 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          0.925    -0.822    vga/U12/PRow[0]
    SLICE_X23Y79         LUT5 (Prop_lut5_I1_O)        0.043    -0.779 r  vga/U12/MEMBUF_reg_0_63_0_2_i_6/O
                         net (fo=374, routed)         1.034     0.255    vga/U12/ADDRC[2]
    SLICE_X23Y71         LUT2 (Prop_lut2_I0_O)        0.051     0.306 r  vga/U12/MEMBUF_reg_0_63_31_31_i_1/O
                         net (fo=96, routed)          2.957     3.264    core/register/code_mem_reg[31]
    SLICE_X10Y51         MUXF8 (Prop_muxf8_S_O)       0.237     3.501 r  core/register/code_wb_reg[15]_i_4/O
                         net (fo=1, routed)           1.096     4.597    core/register_n_100
    SLICE_X17Y65         LUT6 (Prop_lut6_I2_O)        0.125     4.722 r  core/code_wb[15]_i_1/O
                         net (fo=5, routed)           0.351     5.073    vga/Debug_data[15]
    SLICE_X19Y61         FDRE                                         r  vga/code_exe_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         1.502     3.596    vga/CLK_OUT1
    SLICE_X19Y61         FDRE                                         r  vga/code_exe_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.765    
                         clock uncertainty           -0.201     2.563    
    SLICE_X19Y61         FDRE (Setup_fdre_C_D)       -0.018     2.545    vga/code_exe_reg[15]
  -------------------------------------------------------------------
                         required time                          2.545    
                         arrival time                          -5.073    
  -------------------------------------------------------------------
                         slack                                 -2.527    

Slack (VIOLATED) :        -2.495ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_mem_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.998ns  (logic 0.679ns (9.703%)  route 6.319ns (90.297%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.970ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.624    -1.970    vga/U12/CLK_OUT3
    SLICE_X27Y78         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y78         FDRE (Prop_fdre_C_Q)         0.223    -1.747 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          0.925    -0.822    vga/U12/PRow[0]
    SLICE_X23Y79         LUT5 (Prop_lut5_I1_O)        0.043    -0.779 r  vga/U12/MEMBUF_reg_0_63_0_2_i_6/O
                         net (fo=374, routed)         1.034     0.255    vga/U12/ADDRC[2]
    SLICE_X23Y71         LUT2 (Prop_lut2_I0_O)        0.051     0.306 r  vga/U12/MEMBUF_reg_0_63_31_31_i_1/O
                         net (fo=96, routed)          2.957     3.264    core/register/code_mem_reg[31]
    SLICE_X10Y51         MUXF8 (Prop_muxf8_S_O)       0.237     3.501 r  core/register/code_wb_reg[15]_i_4/O
                         net (fo=1, routed)           1.096     4.597    core/register_n_100
    SLICE_X17Y65         LUT6 (Prop_lut6_I2_O)        0.125     4.722 r  core/code_wb[15]_i_1/O
                         net (fo=5, routed)           0.306     5.028    vga/Debug_data[15]
    SLICE_X17Y66         FDRE                                         r  vga/code_mem_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         1.499     3.593    vga/CLK_OUT1
    SLICE_X17Y66         FDRE                                         r  vga/code_mem_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.762    
                         clock uncertainty           -0.201     2.560    
    SLICE_X17Y66         FDRE (Setup_fdre_C_D)       -0.027     2.533    vga/code_mem_reg[15]
  -------------------------------------------------------------------
                         required time                          2.533    
                         arrival time                          -5.028    
  -------------------------------------------------------------------
                         slack                                 -2.495    

Slack (VIOLATED) :        -2.471ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_id_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.995ns  (logic 0.679ns (9.707%)  route 6.316ns (90.293%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 3.594 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.970ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.624    -1.970    vga/U12/CLK_OUT3
    SLICE_X27Y78         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y78         FDRE (Prop_fdre_C_Q)         0.223    -1.747 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          0.925    -0.822    vga/U12/PRow[0]
    SLICE_X23Y79         LUT5 (Prop_lut5_I1_O)        0.043    -0.779 r  vga/U12/MEMBUF_reg_0_63_0_2_i_6/O
                         net (fo=374, routed)         1.034     0.255    vga/U12/ADDRC[2]
    SLICE_X23Y71         LUT2 (Prop_lut2_I0_O)        0.051     0.306 r  vga/U12/MEMBUF_reg_0_63_31_31_i_1/O
                         net (fo=96, routed)          2.957     3.264    core/register/code_mem_reg[31]
    SLICE_X10Y51         MUXF8 (Prop_muxf8_S_O)       0.237     3.501 r  core/register/code_wb_reg[15]_i_4/O
                         net (fo=1, routed)           1.096     4.597    core/register_n_100
    SLICE_X17Y65         LUT6 (Prop_lut6_I2_O)        0.125     4.722 r  core/code_wb[15]_i_1/O
                         net (fo=5, routed)           0.303     5.025    vga/Debug_data[15]
    SLICE_X18Y65         FDRE                                         r  vga/code_id_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         1.500     3.594    vga/CLK_OUT1
    SLICE_X18Y65         FDRE                                         r  vga/code_id_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.763    
                         clock uncertainty           -0.201     2.561    
    SLICE_X18Y65         FDRE (Setup_fdre_C_D)       -0.007     2.554    vga/code_id_reg[15]
  -------------------------------------------------------------------
                         required time                          2.554    
                         arrival time                          -5.025    
  -------------------------------------------------------------------
                         slack                                 -2.471    

Slack (VIOLATED) :        -2.384ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_wb_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.910ns  (logic 0.679ns (9.826%)  route 6.231ns (90.174%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.970ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.624    -1.970    vga/U12/CLK_OUT3
    SLICE_X27Y78         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y78         FDRE (Prop_fdre_C_Q)         0.223    -1.747 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          0.925    -0.822    vga/U12/PRow[0]
    SLICE_X23Y79         LUT5 (Prop_lut5_I1_O)        0.043    -0.779 r  vga/U12/MEMBUF_reg_0_63_0_2_i_6/O
                         net (fo=374, routed)         1.034     0.255    vga/U12/ADDRC[2]
    SLICE_X23Y71         LUT2 (Prop_lut2_I0_O)        0.051     0.306 r  vga/U12/MEMBUF_reg_0_63_31_31_i_1/O
                         net (fo=96, routed)          2.957     3.264    core/register/code_mem_reg[31]
    SLICE_X10Y51         MUXF8 (Prop_muxf8_S_O)       0.237     3.501 r  core/register/code_wb_reg[15]_i_4/O
                         net (fo=1, routed)           1.096     4.597    core/register_n_100
    SLICE_X17Y65         LUT6 (Prop_lut6_I2_O)        0.125     4.722 r  core/code_wb[15]_i_1/O
                         net (fo=5, routed)           0.218     4.940    vga/Debug_data[15]
    SLICE_X18Y64         FDRE                                         r  vga/code_wb_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         1.501     3.595    vga/CLK_OUT1
    SLICE_X18Y64         FDRE                                         r  vga/code_wb_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.764    
                         clock uncertainty           -0.201     2.562    
    SLICE_X18Y64         FDRE (Setup_fdre_C_D)       -0.007     2.555    vga/code_wb_reg[15]
  -------------------------------------------------------------------
                         required time                          2.555    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                 -2.384    

Slack (VIOLATED) :        -2.349ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_exe_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.869ns  (logic 0.679ns (9.885%)  route 6.190ns (90.115%))
  Logic Levels:           4  (LUT2=1 LUT5=2 MUXF8=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 3.590 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.970ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.624    -1.970    vga/U12/CLK_OUT3
    SLICE_X27Y78         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y78         FDRE (Prop_fdre_C_Q)         0.223    -1.747 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          0.925    -0.822    vga/U12/PRow[0]
    SLICE_X23Y79         LUT5 (Prop_lut5_I1_O)        0.043    -0.779 r  vga/U12/MEMBUF_reg_0_63_0_2_i_6/O
                         net (fo=374, routed)         1.034     0.255    vga/U12/ADDRC[2]
    SLICE_X23Y71         LUT2 (Prop_lut2_I0_O)        0.051     0.306 r  vga/U12/MEMBUF_reg_0_63_31_31_i_1/O
                         net (fo=96, routed)          2.751     3.058    core/register/code_mem_reg[31]
    SLICE_X8Y64          MUXF8 (Prop_muxf8_S_O)       0.237     3.295 r  core/register/code_wb_reg[17]_i_2/O
                         net (fo=1, routed)           1.085     4.380    core/register_n_96
    SLICE_X21Y69         LUT5 (Prop_lut5_I1_O)        0.125     4.505 r  core/code_wb[17]_i_1/O
                         net (fo=5, routed)           0.394     4.899    vga/Debug_data[17]
    SLICE_X22Y68         FDRE                                         r  vga/code_exe_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         1.496     3.590    vga/CLK_OUT1
    SLICE_X22Y68         FDRE                                         r  vga/code_exe_reg[17]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.759    
                         clock uncertainty           -0.201     2.557    
    SLICE_X22Y68         FDRE (Setup_fdre_C_D)       -0.007     2.550    vga/code_exe_reg[17]
  -------------------------------------------------------------------
                         required time                          2.550    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                 -2.349    

Slack (VIOLATED) :        -2.326ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_id_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.844ns  (logic 0.676ns (9.877%)  route 6.168ns (90.123%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 3.598 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.970ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.624    -1.970    vga/U12/CLK_OUT3
    SLICE_X27Y78         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y78         FDRE (Prop_fdre_C_Q)         0.223    -1.747 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          0.925    -0.822    vga/U12/PRow[0]
    SLICE_X23Y79         LUT5 (Prop_lut5_I1_O)        0.043    -0.779 r  vga/U12/MEMBUF_reg_0_63_0_2_i_6/O
                         net (fo=374, routed)         1.034     0.255    vga/U12/ADDRC[2]
    SLICE_X23Y71         LUT2 (Prop_lut2_I0_O)        0.051     0.306 r  vga/U12/MEMBUF_reg_0_63_31_31_i_1/O
                         net (fo=96, routed)          2.706     3.012    core/register/code_mem_reg[31]
    SLICE_X4Y62          MUXF8 (Prop_muxf8_S_O)       0.233     3.245 r  core/register/code_wb_reg[16]_i_4/O
                         net (fo=1, routed)           1.000     4.246    core/register_n_98
    SLICE_X19Y61         LUT6 (Prop_lut6_I2_O)        0.126     4.372 r  core/code_wb[16]_i_1/O
                         net (fo=5, routed)           0.502     4.874    vga/Debug_data[16]
    SLICE_X19Y59         FDRE                                         r  vga/code_id_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         1.504     3.598    vga/CLK_OUT1
    SLICE_X19Y59         FDRE                                         r  vga/code_id_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.767    
                         clock uncertainty           -0.201     2.565    
    SLICE_X19Y59         FDRE (Setup_fdre_C_D)       -0.018     2.547    vga/code_id_reg[16]
  -------------------------------------------------------------------
                         required time                          2.547    
                         arrival time                          -4.874    
  -------------------------------------------------------------------
                         slack                                 -2.326    

Slack (VIOLATED) :        -2.303ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_if_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.805ns  (logic 0.679ns (9.978%)  route 6.126ns (90.022%))
  Logic Levels:           4  (LUT2=1 LUT5=2 MUXF8=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 3.591 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.970ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.624    -1.970    vga/U12/CLK_OUT3
    SLICE_X27Y78         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y78         FDRE (Prop_fdre_C_Q)         0.223    -1.747 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          0.925    -0.822    vga/U12/PRow[0]
    SLICE_X23Y79         LUT5 (Prop_lut5_I1_O)        0.043    -0.779 r  vga/U12/MEMBUF_reg_0_63_0_2_i_6/O
                         net (fo=374, routed)         1.034     0.255    vga/U12/ADDRC[2]
    SLICE_X23Y71         LUT2 (Prop_lut2_I0_O)        0.051     0.306 r  vga/U12/MEMBUF_reg_0_63_31_31_i_1/O
                         net (fo=96, routed)          2.751     3.058    core/register/code_mem_reg[31]
    SLICE_X8Y64          MUXF8 (Prop_muxf8_S_O)       0.237     3.295 r  core/register/code_wb_reg[17]_i_2/O
                         net (fo=1, routed)           1.085     4.380    core/register_n_96
    SLICE_X21Y69         LUT5 (Prop_lut5_I1_O)        0.125     4.505 r  core/code_wb[17]_i_1/O
                         net (fo=5, routed)           0.330     4.835    vga/Debug_data[17]
    SLICE_X21Y67         FDRE                                         r  vga/code_if_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         1.497     3.591    vga/CLK_OUT1
    SLICE_X21Y67         FDRE                                         r  vga/code_if_reg[17]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.760    
                         clock uncertainty           -0.201     2.558    
    SLICE_X21Y67         FDRE (Setup_fdre_C_D)       -0.027     2.531    vga/code_if_reg[17]
  -------------------------------------------------------------------
                         required time                          2.531    
                         arrival time                          -4.835    
  -------------------------------------------------------------------
                         slack                                 -2.303    

Slack (VIOLATED) :        -2.289ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_if_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.814ns  (logic 0.679ns (9.965%)  route 6.135ns (90.035%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 3.594 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.970ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.624    -1.970    vga/U12/CLK_OUT3
    SLICE_X27Y78         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y78         FDRE (Prop_fdre_C_Q)         0.223    -1.747 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          0.925    -0.822    vga/U12/PRow[0]
    SLICE_X23Y79         LUT5 (Prop_lut5_I1_O)        0.043    -0.779 r  vga/U12/MEMBUF_reg_0_63_0_2_i_6/O
                         net (fo=374, routed)         1.034     0.255    vga/U12/ADDRC[2]
    SLICE_X23Y71         LUT2 (Prop_lut2_I0_O)        0.051     0.306 r  vga/U12/MEMBUF_reg_0_63_31_31_i_1/O
                         net (fo=96, routed)          2.957     3.264    core/register/code_mem_reg[31]
    SLICE_X10Y51         MUXF8 (Prop_muxf8_S_O)       0.237     3.501 r  core/register/code_wb_reg[15]_i_4/O
                         net (fo=1, routed)           1.096     4.597    core/register_n_100
    SLICE_X17Y65         LUT6 (Prop_lut6_I2_O)        0.125     4.722 r  core/code_wb[15]_i_1/O
                         net (fo=5, routed)           0.122     4.844    vga/Debug_data[15]
    SLICE_X16Y65         FDRE                                         r  vga/code_if_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         1.500     3.594    vga/CLK_OUT1
    SLICE_X16Y65         FDRE                                         r  vga/code_if_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.763    
                         clock uncertainty           -0.201     2.561    
    SLICE_X16Y65         FDRE (Setup_fdre_C_D)       -0.007     2.554    vga/code_if_reg[15]
  -------------------------------------------------------------------
                         required time                          2.554    
                         arrival time                          -4.844    
  -------------------------------------------------------------------
                         slack                                 -2.289    

Slack (VIOLATED) :        -2.260ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_wb_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.792ns  (logic 0.679ns (9.997%)  route 6.113ns (90.003%))
  Logic Levels:           4  (LUT2=1 LUT5=2 MUXF8=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 3.592 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.970ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.624    -1.970    vga/U12/CLK_OUT3
    SLICE_X27Y78         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y78         FDRE (Prop_fdre_C_Q)         0.223    -1.747 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          0.925    -0.822    vga/U12/PRow[0]
    SLICE_X23Y79         LUT5 (Prop_lut5_I1_O)        0.043    -0.779 r  vga/U12/MEMBUF_reg_0_63_0_2_i_6/O
                         net (fo=374, routed)         1.034     0.255    vga/U12/ADDRC[2]
    SLICE_X23Y71         LUT2 (Prop_lut2_I0_O)        0.051     0.306 r  vga/U12/MEMBUF_reg_0_63_31_31_i_1/O
                         net (fo=96, routed)          2.751     3.058    core/register/code_mem_reg[31]
    SLICE_X8Y64          MUXF8 (Prop_muxf8_S_O)       0.237     3.295 r  core/register/code_wb_reg[17]_i_2/O
                         net (fo=1, routed)           1.085     4.380    core/register_n_96
    SLICE_X21Y69         LUT5 (Prop_lut5_I1_O)        0.125     4.505 r  core/code_wb[17]_i_1/O
                         net (fo=5, routed)           0.317     4.822    vga/Debug_data[17]
    SLICE_X22Y66         FDRE                                         r  vga/code_wb_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         1.498     3.592    vga/CLK_OUT1
    SLICE_X22Y66         FDRE                                         r  vga/code_wb_reg[17]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.761    
                         clock uncertainty           -0.201     2.559    
    SLICE_X22Y66         FDRE (Setup_fdre_C_D)        0.003     2.562    vga/code_wb_reg[17]
  -------------------------------------------------------------------
                         required time                          2.562    
                         arrival time                          -4.822    
  -------------------------------------------------------------------
                         slack                                 -2.260    

Slack (VIOLATED) :        -2.247ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_mem_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.775ns  (logic 0.679ns (10.022%)  route 6.096ns (89.978%))
  Logic Levels:           4  (LUT2=1 LUT5=2 MUXF8=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 3.589 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.970ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.624    -1.970    vga/U12/CLK_OUT3
    SLICE_X27Y78         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y78         FDRE (Prop_fdre_C_Q)         0.223    -1.747 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          0.925    -0.822    vga/U12/PRow[0]
    SLICE_X23Y79         LUT5 (Prop_lut5_I1_O)        0.043    -0.779 r  vga/U12/MEMBUF_reg_0_63_0_2_i_6/O
                         net (fo=374, routed)         1.034     0.255    vga/U12/ADDRC[2]
    SLICE_X23Y71         LUT2 (Prop_lut2_I0_O)        0.051     0.306 r  vga/U12/MEMBUF_reg_0_63_31_31_i_1/O
                         net (fo=96, routed)          2.751     3.058    core/register/code_mem_reg[31]
    SLICE_X8Y64          MUXF8 (Prop_muxf8_S_O)       0.237     3.295 r  core/register/code_wb_reg[17]_i_2/O
                         net (fo=1, routed)           1.085     4.380    core/register_n_96
    SLICE_X21Y69         LUT5 (Prop_lut5_I1_O)        0.125     4.505 r  core/code_wb[17]_i_1/O
                         net (fo=5, routed)           0.300     4.805    vga/Debug_data[17]
    SLICE_X22Y70         FDRE                                         r  vga/code_mem_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         1.495     3.589    vga/CLK_OUT1
    SLICE_X22Y70         FDRE                                         r  vga/code_mem_reg[17]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.758    
                         clock uncertainty           -0.201     2.556    
    SLICE_X22Y70         FDRE (Setup_fdre_C_D)        0.001     2.557    vga/code_mem_reg[17]
  -------------------------------------------------------------------
                         required time                          2.557    
                         arrival time                          -4.805    
  -------------------------------------------------------------------
                         slack                                 -2.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.157ns (18.120%)  route 0.709ns (81.880%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.542ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.680    -0.513    vga/U12/CLK_OUT3
    SLICE_X26Y78         FDRE                                         r  vga/U12/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y78         FDRE (Prop_fdre_C_Q)         0.100    -0.413 r  vga/U12/v_count_reg[7]/Q
                         net (fo=12, routed)          0.258    -0.154    vga/U12/PRow[7]
    SLICE_X27Y79         LUT6 (Prop_lut6_I5_O)        0.028    -0.126 r  vga/U12/G[3]_i_3/O
                         net (fo=98, routed)          0.451     0.325    vga/U12/v_count_reg[8]_17
    SLICE_X37Y81         LUT3 (Prop_lut3_I1_O)        0.029     0.354 r  vga/U12/strdata[32]_i_1/O
                         net (fo=1, routed)           0.000     0.354    vga/U12_n_109
    SLICE_X37Y81         FDRE                                         r  vga/strdata_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         0.916    -0.542    vga/CLK_OUT1
    SLICE_X37Y81         FDRE                                         r  vga/strdata_reg[32]/C
                         clock pessimism              0.339    -0.204    
                         clock uncertainty            0.201    -0.002    
    SLICE_X37Y81         FDRE (Hold_fdre_C_D)         0.075     0.073    vga/strdata_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.211ns (23.950%)  route 0.670ns (76.050%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.544ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.680    -0.513    vga/U12/CLK_OUT3
    SLICE_X27Y78         FDRE                                         r  vga/U12/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y78         FDRE (Prop_fdre_C_Q)         0.091    -0.422 r  vga/U12/v_count_reg[6]/Q
                         net (fo=14, routed)          0.228    -0.194    vga/U12/PRow[6]
    SLICE_X28Y77         LUT2 (Prop_lut2_I1_O)        0.064    -0.130 r  vga/U12/G[3]_i_4/O
                         net (fo=8, routed)           0.194     0.064    vga/U12/G[3]_i_4_n_0
    SLICE_X30Y77         LUT3 (Prop_lut3_I2_O)        0.028     0.092 r  vga/U12/MEMBUF_reg_0_63_0_2_i_7/O
                         net (fo=172, routed)         0.248     0.340    vga/U12/v_count_reg[3]_1
    SLICE_X38Y81         LUT6 (Prop_lut6_I2_O)        0.028     0.368 r  vga/U12/strdata[11]_i_1/O
                         net (fo=1, routed)           0.000     0.368    vga/U12_n_24
    SLICE_X38Y81         FDRE                                         r  vga/strdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         0.914    -0.544    vga/CLK_OUT1
    SLICE_X38Y81         FDRE                                         r  vga/strdata_reg[11]/C
                         clock pessimism              0.339    -0.206    
                         clock uncertainty            0.201    -0.004    
    SLICE_X38Y81         FDRE (Hold_fdre_C_D)         0.087     0.083    vga/strdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.156ns (18.026%)  route 0.709ns (81.974%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.542ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.680    -0.513    vga/U12/CLK_OUT3
    SLICE_X26Y78         FDRE                                         r  vga/U12/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y78         FDRE (Prop_fdre_C_Q)         0.100    -0.413 r  vga/U12/v_count_reg[7]/Q
                         net (fo=12, routed)          0.258    -0.154    vga/U12/PRow[7]
    SLICE_X27Y79         LUT6 (Prop_lut6_I5_O)        0.028    -0.126 r  vga/U12/G[3]_i_3/O
                         net (fo=98, routed)          0.451     0.325    vga/U12/v_count_reg[8]_17
    SLICE_X37Y81         LUT3 (Prop_lut3_I1_O)        0.028     0.353 r  vga/U12/strdata[19]_i_1/O
                         net (fo=1, routed)           0.000     0.353    vga/U12_n_102
    SLICE_X37Y81         FDRE                                         r  vga/strdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         0.916    -0.542    vga/CLK_OUT1
    SLICE_X37Y81         FDRE                                         r  vga/strdata_reg[19]/C
                         clock pessimism              0.339    -0.204    
                         clock uncertainty            0.201    -0.002    
    SLICE_X37Y81         FDRE (Hold_fdre_C_D)         0.060     0.058    vga/strdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.128ns (15.083%)  route 0.721ns (84.917%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.675    -0.518    vga/U12/CLK_OUT3
    SLICE_X33Y76         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDRE (Prop_fdre_C_Q)         0.100    -0.418 r  vga/U12/h_count_reg[2]/Q
                         net (fo=24, routed)          0.413    -0.004    vga/U12/h_count_reg_n_0_[2]
    SLICE_X38Y76         LUT6 (Prop_lut6_I3_O)        0.028     0.024 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.307     0.331    vga/ascii_code
    SLICE_X41Y76         FDRE                                         r  vga/ascii_code_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         0.908    -0.550    vga/CLK_OUT1
    SLICE_X41Y76         FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism              0.339    -0.212    
                         clock uncertainty            0.201    -0.010    
    SLICE_X41Y76         FDRE (Hold_fdre_C_CE)        0.010    -0.000    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          0.000    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.157ns (17.521%)  route 0.739ns (82.479%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.677    -0.516    vga/U12/CLK_OUT3
    SLICE_X30Y77         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.091    -0.425 f  vga/U12/h_count_reg[0]/Q
                         net (fo=28, routed)          0.281    -0.143    vga/U12/Q[0]
    SLICE_X24Y78         LUT5 (Prop_lut5_I1_O)        0.066    -0.077 r  vga/U12/data_buf_reg_0_3_0_5_i_1/O
                         net (fo=48, routed)          0.458     0.381    vga/data_buf_reg_0_3_30_31/WE
    SLICE_X14Y70         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         0.925    -0.533    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X14Y70         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/CLK
                         clock pessimism              0.339    -0.195    
                         clock uncertainty            0.201     0.007    
    SLICE_X14Y70         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.041     0.048    vga/data_buf_reg_0_3_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.157ns (17.521%)  route 0.739ns (82.479%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.677    -0.516    vga/U12/CLK_OUT3
    SLICE_X30Y77         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.091    -0.425 f  vga/U12/h_count_reg[0]/Q
                         net (fo=28, routed)          0.281    -0.143    vga/U12/Q[0]
    SLICE_X24Y78         LUT5 (Prop_lut5_I1_O)        0.066    -0.077 r  vga/U12/data_buf_reg_0_3_0_5_i_1/O
                         net (fo=48, routed)          0.458     0.381    vga/data_buf_reg_0_3_30_31/WE
    SLICE_X14Y70         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         0.925    -0.533    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X14Y70         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA_D1/CLK
                         clock pessimism              0.339    -0.195    
                         clock uncertainty            0.201     0.007    
    SLICE_X14Y70         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.041     0.048    vga/data_buf_reg_0_3_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.157ns (17.521%)  route 0.739ns (82.479%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.677    -0.516    vga/U12/CLK_OUT3
    SLICE_X30Y77         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.091    -0.425 f  vga/U12/h_count_reg[0]/Q
                         net (fo=28, routed)          0.281    -0.143    vga/U12/Q[0]
    SLICE_X24Y78         LUT5 (Prop_lut5_I1_O)        0.066    -0.077 r  vga/U12/data_buf_reg_0_3_0_5_i_1/O
                         net (fo=48, routed)          0.458     0.381    vga/data_buf_reg_0_3_30_31/WE
    SLICE_X14Y70         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         0.925    -0.533    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X14Y70         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMB/CLK
                         clock pessimism              0.339    -0.195    
                         clock uncertainty            0.201     0.007    
    SLICE_X14Y70         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.041     0.048    vga/data_buf_reg_0_3_30_31/RAMB
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.157ns (17.521%)  route 0.739ns (82.479%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.677    -0.516    vga/U12/CLK_OUT3
    SLICE_X30Y77         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.091    -0.425 f  vga/U12/h_count_reg[0]/Q
                         net (fo=28, routed)          0.281    -0.143    vga/U12/Q[0]
    SLICE_X24Y78         LUT5 (Prop_lut5_I1_O)        0.066    -0.077 r  vga/U12/data_buf_reg_0_3_0_5_i_1/O
                         net (fo=48, routed)          0.458     0.381    vga/data_buf_reg_0_3_30_31/WE
    SLICE_X14Y70         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         0.925    -0.533    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X14Y70         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMB_D1/CLK
                         clock pessimism              0.339    -0.195    
                         clock uncertainty            0.201     0.007    
    SLICE_X14Y70         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.041     0.048    vga/data_buf_reg_0_3_30_31/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.157ns (17.521%)  route 0.739ns (82.479%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.677    -0.516    vga/U12/CLK_OUT3
    SLICE_X30Y77         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.091    -0.425 f  vga/U12/h_count_reg[0]/Q
                         net (fo=28, routed)          0.281    -0.143    vga/U12/Q[0]
    SLICE_X24Y78         LUT5 (Prop_lut5_I1_O)        0.066    -0.077 r  vga/U12/data_buf_reg_0_3_0_5_i_1/O
                         net (fo=48, routed)          0.458     0.381    vga/data_buf_reg_0_3_30_31/WE
    SLICE_X14Y70         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         0.925    -0.533    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X14Y70         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMC/CLK
                         clock pessimism              0.339    -0.195    
                         clock uncertainty            0.201     0.007    
    SLICE_X14Y70         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.041     0.048    vga/data_buf_reg_0_3_30_31/RAMC
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.157ns (17.521%)  route 0.739ns (82.479%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.677    -0.516    vga/U12/CLK_OUT3
    SLICE_X30Y77         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.091    -0.425 f  vga/U12/h_count_reg[0]/Q
                         net (fo=28, routed)          0.281    -0.143    vga/U12/Q[0]
    SLICE_X24Y78         LUT5 (Prop_lut5_I1_O)        0.066    -0.077 r  vga/U12/data_buf_reg_0_3_0_5_i_1/O
                         net (fo=48, routed)          0.458     0.381    vga/data_buf_reg_0_3_30_31/WE
    SLICE_X14Y70         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         0.925    -0.533    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X14Y70         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMC_D1/CLK
                         clock pessimism              0.339    -0.195    
                         clock uncertainty            0.201     0.007    
    SLICE_X14Y70         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.041     0.048    vga/data_buf_reg_0_3_30_31/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.333    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :          192  Failing Endpoints,  Worst Slack       -6.348ns,  Total Violation     -986.547ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.348ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_id_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.662ns  (logic 1.482ns (17.110%)  route 7.180ns (82.890%))
  Logic Levels:           20  (CARRY4=4 LUT3=2 LUT4=1 LUT5=5 LUT6=7 MUXF7=1)
  Clock Path Skew:        -2.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 3.598 - 5.000 ) 
    Source Clock Delay      (SCD):    0.221ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.688    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.595 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.816     0.221    core/reg_ID_EX/debug_clk
    SLICE_X11Y43         FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.223     0.444 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.578     1.022    core/mux_B_EXE/ALUSrc_B_EX
    SLICE_X12Y46         LUT3 (Prop_lut3_I2_O)        0.043     1.065 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.712     1.777    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X8Y40          LUT6 (Prop_lut6_I4_O)        0.043     1.820 r  core/reg_ID_EX/ALUO_MEM[7]_i_28/O
                         net (fo=3, routed)           0.258     2.078    core/reg_ID_EX/ALUO_MEM[7]_i_28_n_0
    SLICE_X10Y39         LUT5 (Prop_lut5_I0_O)        0.043     2.121 r  core/reg_ID_EX/ALUO_MEM[3]_i_21/O
                         net (fo=3, routed)           0.470     2.592    core/reg_ID_EX/ALUO_MEM[3]_i_21_n_0
    SLICE_X15Y43         LUT5 (Prop_lut5_I0_O)        0.043     2.635 r  core/reg_ID_EX/ALUO_MEM[1]_i_8/O
                         net (fo=3, routed)           0.107     2.742    core/reg_ID_EX/ALUO_MEM[1]_i_8_n_0
    SLICE_X15Y43         LUT5 (Prop_lut5_I0_O)        0.043     2.785 r  core/reg_ID_EX/ALUO_MEM[0]_i_6/O
                         net (fo=2, routed)           0.374     3.159    core/reg_ID_EX/alu/res_SRL[0]
    SLICE_X12Y44         LUT6 (Prop_lut6_I5_O)        0.043     3.202 r  core/reg_ID_EX/ALUO_MEM[0]_i_8/O
                         net (fo=1, routed)           0.416     3.618    core/reg_ID_EX/ALUO_MEM[0]_i_8_n_0
    SLICE_X16Y50         LUT6 (Prop_lut6_I0_O)        0.043     3.661 r  core/reg_ID_EX/ALUO_MEM[0]_i_4/O
                         net (fo=1, routed)           0.384     4.046    core/reg_ID_EX/ALUO_MEM[0]_i_4_n_0
    SLICE_X16Y54         LUT6 (Prop_lut6_I5_O)        0.043     4.089 r  core/reg_ID_EX/ALUO_MEM[0]_i_1/O
                         net (fo=18, routed)          0.486     4.575    core/reg_ID_EX/Imm32_EX_reg[31]_0[0]
    SLICE_X18Y60         LUT5 (Prop_lut5_I2_O)        0.043     4.618 r  core/reg_ID_EX/B_EX[0]_i_1/O
                         net (fo=4, routed)           0.579     5.197    core/reg_EXE_MEM/rs2_data_ID[0]
    SLICE_X15Y56         LUT4 (Prop_lut4_I2_O)        0.043     5.240 r  core/reg_EXE_MEM/Q[31]_i_66/O
                         net (fo=1, routed)           0.000     5.240    core/cmp_ID/S[0]
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.499 r  core/cmp_ID/Q_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.499    core/cmp_ID/Q_reg[31]_i_50_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.552 r  core/cmp_ID/Q_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000     5.552    core/cmp_ID/Q_reg[31]_i_37_n_0
    SLICE_X15Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.605 r  core/cmp_ID/Q_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.605    core/cmp_ID/Q_reg[31]_i_23_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.658 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=2, routed)           0.466     6.124    core/reg_ID_EX/CO[0]
    SLICE_X13Y66         LUT3 (Prop_lut3_I0_O)        0.043     6.167 r  core/reg_ID_EX/Q[31]_i_15/O
                         net (fo=1, routed)           0.277     6.444    core/reg_IF_ID/res_LT
    SLICE_X12Y66         LUT6 (Prop_lut6_I3_O)        0.043     6.487 r  core/reg_IF_ID/Q[31]_i_4/O
                         net (fo=33, routed)          0.416     6.904    core/ctrl/cmp_res_ID
    SLICE_X15Y63         LUT5 (Prop_lut5_I3_O)        0.043     6.947 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=60, routed)          0.744     7.691    core/U1_3/Branch_ctrl
    SLICE_X18Y68         LUT6 (Prop_lut6_I0_O)        0.043     7.734 r  core/U1_3/data_buf_reg_0_3_12_17_i_59/O
                         net (fo=2, routed)           0.000     7.734    core/U1_3/data_buf_reg_0_3_12_17_i_59_n_0
    SLICE_X18Y68         MUXF7 (Prop_muxf7_I1_O)      0.117     7.851 r  core/U1_3/code_wb_reg[16]_i_2/O
                         net (fo=1, routed)           0.407     8.258    core/U1_3_n_64
    SLICE_X19Y61         LUT6 (Prop_lut6_I0_O)        0.122     8.380 r  core/code_wb[16]_i_1/O
                         net (fo=5, routed)           0.502     8.883    vga/Debug_data[16]
    SLICE_X19Y59         FDRE                                         r  vga/code_id_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         1.504     3.598    vga/CLK_OUT1
    SLICE_X19Y59         FDRE                                         r  vga/code_id_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.767    
                         clock uncertainty           -0.215     2.552    
    SLICE_X19Y59         FDRE (Setup_fdre_C_D)       -0.018     2.534    vga/code_id_reg[16]
  -------------------------------------------------------------------
                         required time                          2.534    
                         arrival time                          -8.883    
  -------------------------------------------------------------------
                         slack                                 -6.348    

Slack (VIOLATED) :        -6.230ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_wb_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.559ns  (logic 1.482ns (17.316%)  route 7.077ns (82.684%))
  Logic Levels:           20  (CARRY4=4 LUT3=2 LUT4=1 LUT5=5 LUT6=7 MUXF7=1)
  Clock Path Skew:        -2.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    0.221ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.688    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.595 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.816     0.221    core/reg_ID_EX/debug_clk
    SLICE_X11Y43         FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.223     0.444 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.578     1.022    core/mux_B_EXE/ALUSrc_B_EX
    SLICE_X12Y46         LUT3 (Prop_lut3_I2_O)        0.043     1.065 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.712     1.777    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X8Y40          LUT6 (Prop_lut6_I4_O)        0.043     1.820 r  core/reg_ID_EX/ALUO_MEM[7]_i_28/O
                         net (fo=3, routed)           0.258     2.078    core/reg_ID_EX/ALUO_MEM[7]_i_28_n_0
    SLICE_X10Y39         LUT5 (Prop_lut5_I0_O)        0.043     2.121 r  core/reg_ID_EX/ALUO_MEM[3]_i_21/O
                         net (fo=3, routed)           0.470     2.592    core/reg_ID_EX/ALUO_MEM[3]_i_21_n_0
    SLICE_X15Y43         LUT5 (Prop_lut5_I0_O)        0.043     2.635 r  core/reg_ID_EX/ALUO_MEM[1]_i_8/O
                         net (fo=3, routed)           0.107     2.742    core/reg_ID_EX/ALUO_MEM[1]_i_8_n_0
    SLICE_X15Y43         LUT5 (Prop_lut5_I0_O)        0.043     2.785 r  core/reg_ID_EX/ALUO_MEM[0]_i_6/O
                         net (fo=2, routed)           0.374     3.159    core/reg_ID_EX/alu/res_SRL[0]
    SLICE_X12Y44         LUT6 (Prop_lut6_I5_O)        0.043     3.202 r  core/reg_ID_EX/ALUO_MEM[0]_i_8/O
                         net (fo=1, routed)           0.416     3.618    core/reg_ID_EX/ALUO_MEM[0]_i_8_n_0
    SLICE_X16Y50         LUT6 (Prop_lut6_I0_O)        0.043     3.661 r  core/reg_ID_EX/ALUO_MEM[0]_i_4/O
                         net (fo=1, routed)           0.384     4.046    core/reg_ID_EX/ALUO_MEM[0]_i_4_n_0
    SLICE_X16Y54         LUT6 (Prop_lut6_I5_O)        0.043     4.089 r  core/reg_ID_EX/ALUO_MEM[0]_i_1/O
                         net (fo=18, routed)          0.486     4.575    core/reg_ID_EX/Imm32_EX_reg[31]_0[0]
    SLICE_X18Y60         LUT5 (Prop_lut5_I2_O)        0.043     4.618 r  core/reg_ID_EX/B_EX[0]_i_1/O
                         net (fo=4, routed)           0.579     5.197    core/reg_EXE_MEM/rs2_data_ID[0]
    SLICE_X15Y56         LUT4 (Prop_lut4_I2_O)        0.043     5.240 r  core/reg_EXE_MEM/Q[31]_i_66/O
                         net (fo=1, routed)           0.000     5.240    core/cmp_ID/S[0]
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.499 r  core/cmp_ID/Q_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.499    core/cmp_ID/Q_reg[31]_i_50_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.552 r  core/cmp_ID/Q_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000     5.552    core/cmp_ID/Q_reg[31]_i_37_n_0
    SLICE_X15Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.605 r  core/cmp_ID/Q_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.605    core/cmp_ID/Q_reg[31]_i_23_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.658 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=2, routed)           0.466     6.124    core/reg_ID_EX/CO[0]
    SLICE_X13Y66         LUT3 (Prop_lut3_I0_O)        0.043     6.167 r  core/reg_ID_EX/Q[31]_i_15/O
                         net (fo=1, routed)           0.277     6.444    core/reg_IF_ID/res_LT
    SLICE_X12Y66         LUT6 (Prop_lut6_I3_O)        0.043     6.487 r  core/reg_IF_ID/Q[31]_i_4/O
                         net (fo=33, routed)          0.416     6.904    core/ctrl/cmp_res_ID
    SLICE_X15Y63         LUT5 (Prop_lut5_I3_O)        0.043     6.947 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=60, routed)          0.744     7.691    core/U1_3/Branch_ctrl
    SLICE_X18Y68         LUT6 (Prop_lut6_I0_O)        0.043     7.734 r  core/U1_3/data_buf_reg_0_3_12_17_i_59/O
                         net (fo=2, routed)           0.000     7.734    core/U1_3/data_buf_reg_0_3_12_17_i_59_n_0
    SLICE_X18Y68         MUXF7 (Prop_muxf7_I1_O)      0.117     7.851 r  core/U1_3/code_wb_reg[16]_i_2/O
                         net (fo=1, routed)           0.407     8.258    core/U1_3_n_64
    SLICE_X19Y61         LUT6 (Prop_lut6_I0_O)        0.122     8.380 r  core/code_wb[16]_i_1/O
                         net (fo=5, routed)           0.399     8.780    vga/Debug_data[16]
    SLICE_X20Y61         FDRE                                         r  vga/code_wb_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         1.501     3.595    vga/CLK_OUT1
    SLICE_X20Y61         FDRE                                         r  vga/code_wb_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.764    
                         clock uncertainty           -0.215     2.549    
    SLICE_X20Y61         FDRE (Setup_fdre_C_D)        0.001     2.550    vga/code_wb_reg[16]
  -------------------------------------------------------------------
                         required time                          2.550    
                         arrival time                          -8.780    
  -------------------------------------------------------------------
                         slack                                 -6.230    

Slack (VIOLATED) :        -6.210ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_if_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.714ns  (logic 1.329ns (15.251%)  route 7.385ns (84.749%))
  Logic Levels:           20  (CARRY4=4 LUT3=2 LUT4=1 LUT5=5 LUT6=8)
  Clock Path Skew:        -2.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.230ns = ( 3.770 - 5.000 ) 
    Source Clock Delay      (SCD):    0.221ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.688    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.595 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.816     0.221    core/reg_ID_EX/debug_clk
    SLICE_X11Y43         FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.223     0.444 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.578     1.022    core/mux_B_EXE/ALUSrc_B_EX
    SLICE_X12Y46         LUT3 (Prop_lut3_I2_O)        0.043     1.065 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.712     1.777    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X8Y40          LUT6 (Prop_lut6_I4_O)        0.043     1.820 r  core/reg_ID_EX/ALUO_MEM[7]_i_28/O
                         net (fo=3, routed)           0.258     2.078    core/reg_ID_EX/ALUO_MEM[7]_i_28_n_0
    SLICE_X10Y39         LUT5 (Prop_lut5_I0_O)        0.043     2.121 r  core/reg_ID_EX/ALUO_MEM[3]_i_21/O
                         net (fo=3, routed)           0.470     2.592    core/reg_ID_EX/ALUO_MEM[3]_i_21_n_0
    SLICE_X15Y43         LUT5 (Prop_lut5_I0_O)        0.043     2.635 r  core/reg_ID_EX/ALUO_MEM[1]_i_8/O
                         net (fo=3, routed)           0.107     2.742    core/reg_ID_EX/ALUO_MEM[1]_i_8_n_0
    SLICE_X15Y43         LUT5 (Prop_lut5_I0_O)        0.043     2.785 r  core/reg_ID_EX/ALUO_MEM[0]_i_6/O
                         net (fo=2, routed)           0.374     3.159    core/reg_ID_EX/alu/res_SRL[0]
    SLICE_X12Y44         LUT6 (Prop_lut6_I5_O)        0.043     3.202 r  core/reg_ID_EX/ALUO_MEM[0]_i_8/O
                         net (fo=1, routed)           0.416     3.618    core/reg_ID_EX/ALUO_MEM[0]_i_8_n_0
    SLICE_X16Y50         LUT6 (Prop_lut6_I0_O)        0.043     3.661 r  core/reg_ID_EX/ALUO_MEM[0]_i_4/O
                         net (fo=1, routed)           0.384     4.046    core/reg_ID_EX/ALUO_MEM[0]_i_4_n_0
    SLICE_X16Y54         LUT6 (Prop_lut6_I5_O)        0.043     4.089 r  core/reg_ID_EX/ALUO_MEM[0]_i_1/O
                         net (fo=18, routed)          0.486     4.575    core/reg_ID_EX/Imm32_EX_reg[31]_0[0]
    SLICE_X18Y60         LUT5 (Prop_lut5_I2_O)        0.043     4.618 r  core/reg_ID_EX/B_EX[0]_i_1/O
                         net (fo=4, routed)           0.579     5.197    core/reg_EXE_MEM/rs2_data_ID[0]
    SLICE_X15Y56         LUT4 (Prop_lut4_I2_O)        0.043     5.240 r  core/reg_EXE_MEM/Q[31]_i_66/O
                         net (fo=1, routed)           0.000     5.240    core/cmp_ID/S[0]
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.499 r  core/cmp_ID/Q_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.499    core/cmp_ID/Q_reg[31]_i_50_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.552 r  core/cmp_ID/Q_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000     5.552    core/cmp_ID/Q_reg[31]_i_37_n_0
    SLICE_X15Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.605 r  core/cmp_ID/Q_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.605    core/cmp_ID/Q_reg[31]_i_23_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.658 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=2, routed)           0.466     6.124    core/reg_ID_EX/CO[0]
    SLICE_X13Y66         LUT3 (Prop_lut3_I0_O)        0.043     6.167 r  core/reg_ID_EX/Q[31]_i_15/O
                         net (fo=1, routed)           0.277     6.444    core/reg_IF_ID/res_LT
    SLICE_X12Y66         LUT6 (Prop_lut6_I3_O)        0.043     6.487 r  core/reg_IF_ID/Q[31]_i_4/O
                         net (fo=33, routed)          0.416     6.904    core/ctrl/cmp_res_ID
    SLICE_X15Y63         LUT5 (Prop_lut5_I3_O)        0.043     6.947 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=60, routed)          0.718     7.664    core/U1_3/Branch_ctrl
    SLICE_X19Y46         LUT6 (Prop_lut6_I1_O)        0.043     7.707 r  core/U1_3/code_wb[2]_i_13/O
                         net (fo=1, routed)           0.302     8.010    core/U1_3/code_wb[2]_i_13_n_0
    SLICE_X10Y46         LUT6 (Prop_lut6_I5_O)        0.043     8.053 r  core/U1_3/code_wb[2]_i_3/O
                         net (fo=2, routed)           0.348     8.401    core/U1_3_n_32
    SLICE_X11Y46         LUT6 (Prop_lut6_I1_O)        0.043     8.444 r  core/code_wb[2]_i_1/O
                         net (fo=5, routed)           0.491     8.935    vga/Debug_data[2]
    SLICE_X16Y44         FDRE                                         r  vga/code_if_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         1.676     3.770    vga/CLK_OUT1
    SLICE_X16Y44         FDRE                                         r  vga/code_if_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.939    
                         clock uncertainty           -0.215     2.724    
    SLICE_X16Y44         FDRE (Setup_fdre_C_D)        0.001     2.725    vga/code_if_reg[2]
  -------------------------------------------------------------------
                         required time                          2.725    
                         arrival time                          -8.935    
  -------------------------------------------------------------------
                         slack                                 -6.210    

Slack (VIOLATED) :        -6.100ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_if_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.423ns  (logic 1.329ns (15.779%)  route 7.094ns (84.221%))
  Logic Levels:           20  (CARRY4=4 LUT3=2 LUT4=1 LUT5=5 LUT6=8)
  Clock Path Skew:        -2.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 3.589 - 5.000 ) 
    Source Clock Delay      (SCD):    0.221ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.688    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.595 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.816     0.221    core/reg_ID_EX/debug_clk
    SLICE_X11Y43         FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.223     0.444 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.578     1.022    core/mux_B_EXE/ALUSrc_B_EX
    SLICE_X12Y46         LUT3 (Prop_lut3_I2_O)        0.043     1.065 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.712     1.777    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X8Y40          LUT6 (Prop_lut6_I4_O)        0.043     1.820 r  core/reg_ID_EX/ALUO_MEM[7]_i_28/O
                         net (fo=3, routed)           0.258     2.078    core/reg_ID_EX/ALUO_MEM[7]_i_28_n_0
    SLICE_X10Y39         LUT5 (Prop_lut5_I0_O)        0.043     2.121 r  core/reg_ID_EX/ALUO_MEM[3]_i_21/O
                         net (fo=3, routed)           0.470     2.592    core/reg_ID_EX/ALUO_MEM[3]_i_21_n_0
    SLICE_X15Y43         LUT5 (Prop_lut5_I0_O)        0.043     2.635 r  core/reg_ID_EX/ALUO_MEM[1]_i_8/O
                         net (fo=3, routed)           0.107     2.742    core/reg_ID_EX/ALUO_MEM[1]_i_8_n_0
    SLICE_X15Y43         LUT5 (Prop_lut5_I0_O)        0.043     2.785 r  core/reg_ID_EX/ALUO_MEM[0]_i_6/O
                         net (fo=2, routed)           0.374     3.159    core/reg_ID_EX/alu/res_SRL[0]
    SLICE_X12Y44         LUT6 (Prop_lut6_I5_O)        0.043     3.202 r  core/reg_ID_EX/ALUO_MEM[0]_i_8/O
                         net (fo=1, routed)           0.416     3.618    core/reg_ID_EX/ALUO_MEM[0]_i_8_n_0
    SLICE_X16Y50         LUT6 (Prop_lut6_I0_O)        0.043     3.661 r  core/reg_ID_EX/ALUO_MEM[0]_i_4/O
                         net (fo=1, routed)           0.384     4.046    core/reg_ID_EX/ALUO_MEM[0]_i_4_n_0
    SLICE_X16Y54         LUT6 (Prop_lut6_I5_O)        0.043     4.089 r  core/reg_ID_EX/ALUO_MEM[0]_i_1/O
                         net (fo=18, routed)          0.486     4.575    core/reg_ID_EX/Imm32_EX_reg[31]_0[0]
    SLICE_X18Y60         LUT5 (Prop_lut5_I2_O)        0.043     4.618 r  core/reg_ID_EX/B_EX[0]_i_1/O
                         net (fo=4, routed)           0.579     5.197    core/reg_EXE_MEM/rs2_data_ID[0]
    SLICE_X15Y56         LUT4 (Prop_lut4_I2_O)        0.043     5.240 r  core/reg_EXE_MEM/Q[31]_i_66/O
                         net (fo=1, routed)           0.000     5.240    core/cmp_ID/S[0]
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.499 r  core/cmp_ID/Q_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.499    core/cmp_ID/Q_reg[31]_i_50_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.552 r  core/cmp_ID/Q_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000     5.552    core/cmp_ID/Q_reg[31]_i_37_n_0
    SLICE_X15Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.605 r  core/cmp_ID/Q_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.605    core/cmp_ID/Q_reg[31]_i_23_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.658 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=2, routed)           0.466     6.124    core/reg_ID_EX/CO[0]
    SLICE_X13Y66         LUT3 (Prop_lut3_I0_O)        0.043     6.167 r  core/reg_ID_EX/Q[31]_i_15/O
                         net (fo=1, routed)           0.277     6.444    core/reg_IF_ID/res_LT
    SLICE_X12Y66         LUT6 (Prop_lut6_I3_O)        0.043     6.487 r  core/reg_IF_ID/Q[31]_i_4/O
                         net (fo=33, routed)          0.416     6.904    core/ctrl/cmp_res_ID
    SLICE_X15Y63         LUT5 (Prop_lut5_I3_O)        0.043     6.947 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=60, routed)          0.523     7.469    core/U1_3/Branch_ctrl
    SLICE_X17Y69         LUT6 (Prop_lut6_I1_O)        0.043     7.512 r  core/U1_3/code_wb[22]_i_9/O
                         net (fo=1, routed)           0.247     7.759    core/U1_3/code_wb[22]_i_9_n_0
    SLICE_X16Y70         LUT6 (Prop_lut6_I5_O)        0.043     7.802 r  core/U1_3/code_wb[22]_i_3/O
                         net (fo=1, routed)           0.328     8.130    core/U1_3_n_52
    SLICE_X15Y72         LUT6 (Prop_lut6_I1_O)        0.043     8.173 r  core/code_wb[22]_i_1/O
                         net (fo=5, routed)           0.470     8.644    vga/Debug_data[22]
    SLICE_X12Y78         FDRE                                         r  vga/code_if_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         1.495     3.589    vga/CLK_OUT1
    SLICE_X12Y78         FDRE                                         r  vga/code_if_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.758    
                         clock uncertainty           -0.215     2.543    
    SLICE_X12Y78         FDRE (Setup_fdre_C_D)        0.001     2.544    vga/code_if_reg[22]
  -------------------------------------------------------------------
                         required time                          2.544    
                         arrival time                          -8.644    
  -------------------------------------------------------------------
                         slack                                 -6.100    

Slack (VIOLATED) :        -6.095ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_exe_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.406ns  (logic 1.329ns (15.810%)  route 7.077ns (84.190%))
  Logic Levels:           20  (CARRY4=4 LUT3=2 LUT4=1 LUT5=5 LUT6=8)
  Clock Path Skew:        -2.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    0.221ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.688    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.595 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.816     0.221    core/reg_ID_EX/debug_clk
    SLICE_X11Y43         FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.223     0.444 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.578     1.022    core/mux_B_EXE/ALUSrc_B_EX
    SLICE_X12Y46         LUT3 (Prop_lut3_I2_O)        0.043     1.065 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.712     1.777    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X8Y40          LUT6 (Prop_lut6_I4_O)        0.043     1.820 r  core/reg_ID_EX/ALUO_MEM[7]_i_28/O
                         net (fo=3, routed)           0.258     2.078    core/reg_ID_EX/ALUO_MEM[7]_i_28_n_0
    SLICE_X10Y39         LUT5 (Prop_lut5_I0_O)        0.043     2.121 r  core/reg_ID_EX/ALUO_MEM[3]_i_21/O
                         net (fo=3, routed)           0.470     2.592    core/reg_ID_EX/ALUO_MEM[3]_i_21_n_0
    SLICE_X15Y43         LUT5 (Prop_lut5_I0_O)        0.043     2.635 r  core/reg_ID_EX/ALUO_MEM[1]_i_8/O
                         net (fo=3, routed)           0.107     2.742    core/reg_ID_EX/ALUO_MEM[1]_i_8_n_0
    SLICE_X15Y43         LUT5 (Prop_lut5_I0_O)        0.043     2.785 r  core/reg_ID_EX/ALUO_MEM[0]_i_6/O
                         net (fo=2, routed)           0.374     3.159    core/reg_ID_EX/alu/res_SRL[0]
    SLICE_X12Y44         LUT6 (Prop_lut6_I5_O)        0.043     3.202 r  core/reg_ID_EX/ALUO_MEM[0]_i_8/O
                         net (fo=1, routed)           0.416     3.618    core/reg_ID_EX/ALUO_MEM[0]_i_8_n_0
    SLICE_X16Y50         LUT6 (Prop_lut6_I0_O)        0.043     3.661 r  core/reg_ID_EX/ALUO_MEM[0]_i_4/O
                         net (fo=1, routed)           0.384     4.046    core/reg_ID_EX/ALUO_MEM[0]_i_4_n_0
    SLICE_X16Y54         LUT6 (Prop_lut6_I5_O)        0.043     4.089 r  core/reg_ID_EX/ALUO_MEM[0]_i_1/O
                         net (fo=18, routed)          0.486     4.575    core/reg_ID_EX/Imm32_EX_reg[31]_0[0]
    SLICE_X18Y60         LUT5 (Prop_lut5_I2_O)        0.043     4.618 r  core/reg_ID_EX/B_EX[0]_i_1/O
                         net (fo=4, routed)           0.579     5.197    core/reg_EXE_MEM/rs2_data_ID[0]
    SLICE_X15Y56         LUT4 (Prop_lut4_I2_O)        0.043     5.240 r  core/reg_EXE_MEM/Q[31]_i_66/O
                         net (fo=1, routed)           0.000     5.240    core/cmp_ID/S[0]
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.499 r  core/cmp_ID/Q_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.499    core/cmp_ID/Q_reg[31]_i_50_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.552 r  core/cmp_ID/Q_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000     5.552    core/cmp_ID/Q_reg[31]_i_37_n_0
    SLICE_X15Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.605 r  core/cmp_ID/Q_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.605    core/cmp_ID/Q_reg[31]_i_23_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.658 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=2, routed)           0.466     6.124    core/reg_ID_EX/CO[0]
    SLICE_X13Y66         LUT3 (Prop_lut3_I0_O)        0.043     6.167 r  core/reg_ID_EX/Q[31]_i_15/O
                         net (fo=1, routed)           0.277     6.444    core/reg_IF_ID/res_LT
    SLICE_X12Y66         LUT6 (Prop_lut6_I3_O)        0.043     6.487 r  core/reg_IF_ID/Q[31]_i_4/O
                         net (fo=33, routed)          0.416     6.904    core/ctrl/cmp_res_ID
    SLICE_X15Y63         LUT5 (Prop_lut5_I3_O)        0.043     6.947 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=60, routed)          0.564     7.510    core/U1_3/Branch_ctrl
    SLICE_X21Y58         LUT6 (Prop_lut6_I1_O)        0.043     7.553 r  core/U1_3/code_wb[4]_i_13/O
                         net (fo=1, routed)           0.358     7.912    core/U1_3/code_wb[4]_i_13_n_0
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.043     7.955 r  core/U1_3/code_wb[4]_i_3/O
                         net (fo=2, routed)           0.235     8.189    core/U1_3_n_36
    SLICE_X27Y57         LUT6 (Prop_lut6_I1_O)        0.043     8.232 r  core/code_wb[4]_i_1/O
                         net (fo=5, routed)           0.395     8.627    vga/Debug_data[4]
    SLICE_X29Y57         FDRE                                         r  vga/code_exe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         1.499     3.593    vga/CLK_OUT1
    SLICE_X29Y57         FDRE                                         r  vga/code_exe_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.762    
                         clock uncertainty           -0.215     2.547    
    SLICE_X29Y57         FDRE (Setup_fdre_C_D)       -0.015     2.532    vga/code_exe_reg[4]
  -------------------------------------------------------------------
                         required time                          2.532    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                 -6.095    

Slack (VIOLATED) :        -6.091ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_exe_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.393ns  (logic 1.482ns (17.657%)  route 6.911ns (82.343%))
  Logic Levels:           20  (CARRY4=4 LUT3=2 LUT4=1 LUT5=5 LUT6=7 MUXF7=1)
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    0.221ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.688    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.595 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.816     0.221    core/reg_ID_EX/debug_clk
    SLICE_X11Y43         FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.223     0.444 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.578     1.022    core/mux_B_EXE/ALUSrc_B_EX
    SLICE_X12Y46         LUT3 (Prop_lut3_I2_O)        0.043     1.065 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.712     1.777    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X8Y40          LUT6 (Prop_lut6_I4_O)        0.043     1.820 r  core/reg_ID_EX/ALUO_MEM[7]_i_28/O
                         net (fo=3, routed)           0.258     2.078    core/reg_ID_EX/ALUO_MEM[7]_i_28_n_0
    SLICE_X10Y39         LUT5 (Prop_lut5_I0_O)        0.043     2.121 r  core/reg_ID_EX/ALUO_MEM[3]_i_21/O
                         net (fo=3, routed)           0.470     2.592    core/reg_ID_EX/ALUO_MEM[3]_i_21_n_0
    SLICE_X15Y43         LUT5 (Prop_lut5_I0_O)        0.043     2.635 r  core/reg_ID_EX/ALUO_MEM[1]_i_8/O
                         net (fo=3, routed)           0.107     2.742    core/reg_ID_EX/ALUO_MEM[1]_i_8_n_0
    SLICE_X15Y43         LUT5 (Prop_lut5_I0_O)        0.043     2.785 r  core/reg_ID_EX/ALUO_MEM[0]_i_6/O
                         net (fo=2, routed)           0.374     3.159    core/reg_ID_EX/alu/res_SRL[0]
    SLICE_X12Y44         LUT6 (Prop_lut6_I5_O)        0.043     3.202 r  core/reg_ID_EX/ALUO_MEM[0]_i_8/O
                         net (fo=1, routed)           0.416     3.618    core/reg_ID_EX/ALUO_MEM[0]_i_8_n_0
    SLICE_X16Y50         LUT6 (Prop_lut6_I0_O)        0.043     3.661 r  core/reg_ID_EX/ALUO_MEM[0]_i_4/O
                         net (fo=1, routed)           0.384     4.046    core/reg_ID_EX/ALUO_MEM[0]_i_4_n_0
    SLICE_X16Y54         LUT6 (Prop_lut6_I5_O)        0.043     4.089 r  core/reg_ID_EX/ALUO_MEM[0]_i_1/O
                         net (fo=18, routed)          0.486     4.575    core/reg_ID_EX/Imm32_EX_reg[31]_0[0]
    SLICE_X18Y60         LUT5 (Prop_lut5_I2_O)        0.043     4.618 r  core/reg_ID_EX/B_EX[0]_i_1/O
                         net (fo=4, routed)           0.579     5.197    core/reg_EXE_MEM/rs2_data_ID[0]
    SLICE_X15Y56         LUT4 (Prop_lut4_I2_O)        0.043     5.240 r  core/reg_EXE_MEM/Q[31]_i_66/O
                         net (fo=1, routed)           0.000     5.240    core/cmp_ID/S[0]
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.499 r  core/cmp_ID/Q_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.499    core/cmp_ID/Q_reg[31]_i_50_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.552 r  core/cmp_ID/Q_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000     5.552    core/cmp_ID/Q_reg[31]_i_37_n_0
    SLICE_X15Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.605 r  core/cmp_ID/Q_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.605    core/cmp_ID/Q_reg[31]_i_23_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.658 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=2, routed)           0.466     6.124    core/reg_ID_EX/CO[0]
    SLICE_X13Y66         LUT3 (Prop_lut3_I0_O)        0.043     6.167 r  core/reg_ID_EX/Q[31]_i_15/O
                         net (fo=1, routed)           0.277     6.444    core/reg_IF_ID/res_LT
    SLICE_X12Y66         LUT6 (Prop_lut6_I3_O)        0.043     6.487 r  core/reg_IF_ID/Q[31]_i_4/O
                         net (fo=33, routed)          0.416     6.904    core/ctrl/cmp_res_ID
    SLICE_X15Y63         LUT5 (Prop_lut5_I3_O)        0.043     6.947 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=60, routed)          0.744     7.691    core/U1_3/Branch_ctrl
    SLICE_X18Y68         LUT6 (Prop_lut6_I0_O)        0.043     7.734 r  core/U1_3/data_buf_reg_0_3_12_17_i_59/O
                         net (fo=2, routed)           0.000     7.734    core/U1_3/data_buf_reg_0_3_12_17_i_59_n_0
    SLICE_X18Y68         MUXF7 (Prop_muxf7_I1_O)      0.117     7.851 r  core/U1_3/code_wb_reg[16]_i_2/O
                         net (fo=1, routed)           0.407     8.258    core/U1_3_n_64
    SLICE_X19Y61         LUT6 (Prop_lut6_I0_O)        0.122     8.380 r  core/code_wb[16]_i_1/O
                         net (fo=5, routed)           0.234     8.614    vga/Debug_data[16]
    SLICE_X19Y61         FDRE                                         r  vga/code_exe_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         1.502     3.596    vga/CLK_OUT1
    SLICE_X19Y61         FDRE                                         r  vga/code_exe_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.765    
                         clock uncertainty           -0.215     2.550    
    SLICE_X19Y61         FDRE (Setup_fdre_C_D)       -0.027     2.523    vga/code_exe_reg[16]
  -------------------------------------------------------------------
                         required time                          2.523    
                         arrival time                          -8.614    
  -------------------------------------------------------------------
                         slack                                 -6.091    

Slack (VIOLATED) :        -6.082ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_mem_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.393ns  (logic 1.482ns (17.657%)  route 6.911ns (82.343%))
  Logic Levels:           20  (CARRY4=4 LUT3=2 LUT4=1 LUT5=5 LUT6=7 MUXF7=1)
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    0.221ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.688    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.595 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.816     0.221    core/reg_ID_EX/debug_clk
    SLICE_X11Y43         FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.223     0.444 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.578     1.022    core/mux_B_EXE/ALUSrc_B_EX
    SLICE_X12Y46         LUT3 (Prop_lut3_I2_O)        0.043     1.065 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.712     1.777    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X8Y40          LUT6 (Prop_lut6_I4_O)        0.043     1.820 r  core/reg_ID_EX/ALUO_MEM[7]_i_28/O
                         net (fo=3, routed)           0.258     2.078    core/reg_ID_EX/ALUO_MEM[7]_i_28_n_0
    SLICE_X10Y39         LUT5 (Prop_lut5_I0_O)        0.043     2.121 r  core/reg_ID_EX/ALUO_MEM[3]_i_21/O
                         net (fo=3, routed)           0.470     2.592    core/reg_ID_EX/ALUO_MEM[3]_i_21_n_0
    SLICE_X15Y43         LUT5 (Prop_lut5_I0_O)        0.043     2.635 r  core/reg_ID_EX/ALUO_MEM[1]_i_8/O
                         net (fo=3, routed)           0.107     2.742    core/reg_ID_EX/ALUO_MEM[1]_i_8_n_0
    SLICE_X15Y43         LUT5 (Prop_lut5_I0_O)        0.043     2.785 r  core/reg_ID_EX/ALUO_MEM[0]_i_6/O
                         net (fo=2, routed)           0.374     3.159    core/reg_ID_EX/alu/res_SRL[0]
    SLICE_X12Y44         LUT6 (Prop_lut6_I5_O)        0.043     3.202 r  core/reg_ID_EX/ALUO_MEM[0]_i_8/O
                         net (fo=1, routed)           0.416     3.618    core/reg_ID_EX/ALUO_MEM[0]_i_8_n_0
    SLICE_X16Y50         LUT6 (Prop_lut6_I0_O)        0.043     3.661 r  core/reg_ID_EX/ALUO_MEM[0]_i_4/O
                         net (fo=1, routed)           0.384     4.046    core/reg_ID_EX/ALUO_MEM[0]_i_4_n_0
    SLICE_X16Y54         LUT6 (Prop_lut6_I5_O)        0.043     4.089 r  core/reg_ID_EX/ALUO_MEM[0]_i_1/O
                         net (fo=18, routed)          0.486     4.575    core/reg_ID_EX/Imm32_EX_reg[31]_0[0]
    SLICE_X18Y60         LUT5 (Prop_lut5_I2_O)        0.043     4.618 r  core/reg_ID_EX/B_EX[0]_i_1/O
                         net (fo=4, routed)           0.579     5.197    core/reg_EXE_MEM/rs2_data_ID[0]
    SLICE_X15Y56         LUT4 (Prop_lut4_I2_O)        0.043     5.240 r  core/reg_EXE_MEM/Q[31]_i_66/O
                         net (fo=1, routed)           0.000     5.240    core/cmp_ID/S[0]
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.499 r  core/cmp_ID/Q_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.499    core/cmp_ID/Q_reg[31]_i_50_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.552 r  core/cmp_ID/Q_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000     5.552    core/cmp_ID/Q_reg[31]_i_37_n_0
    SLICE_X15Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.605 r  core/cmp_ID/Q_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.605    core/cmp_ID/Q_reg[31]_i_23_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.658 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=2, routed)           0.466     6.124    core/reg_ID_EX/CO[0]
    SLICE_X13Y66         LUT3 (Prop_lut3_I0_O)        0.043     6.167 r  core/reg_ID_EX/Q[31]_i_15/O
                         net (fo=1, routed)           0.277     6.444    core/reg_IF_ID/res_LT
    SLICE_X12Y66         LUT6 (Prop_lut6_I3_O)        0.043     6.487 r  core/reg_IF_ID/Q[31]_i_4/O
                         net (fo=33, routed)          0.416     6.904    core/ctrl/cmp_res_ID
    SLICE_X15Y63         LUT5 (Prop_lut5_I3_O)        0.043     6.947 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=60, routed)          0.744     7.691    core/U1_3/Branch_ctrl
    SLICE_X18Y68         LUT6 (Prop_lut6_I0_O)        0.043     7.734 r  core/U1_3/data_buf_reg_0_3_12_17_i_59/O
                         net (fo=2, routed)           0.000     7.734    core/U1_3/data_buf_reg_0_3_12_17_i_59_n_0
    SLICE_X18Y68         MUXF7 (Prop_muxf7_I1_O)      0.117     7.851 r  core/U1_3/code_wb_reg[16]_i_2/O
                         net (fo=1, routed)           0.407     8.258    core/U1_3_n_64
    SLICE_X19Y61         LUT6 (Prop_lut6_I0_O)        0.122     8.380 r  core/code_wb[16]_i_1/O
                         net (fo=5, routed)           0.234     8.614    vga/Debug_data[16]
    SLICE_X19Y62         FDRE                                         r  vga/code_mem_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         1.502     3.596    vga/CLK_OUT1
    SLICE_X19Y62         FDRE                                         r  vga/code_mem_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.765    
                         clock uncertainty           -0.215     2.550    
    SLICE_X19Y62         FDRE (Setup_fdre_C_D)       -0.018     2.532    vga/code_mem_reg[16]
  -------------------------------------------------------------------
                         required time                          2.532    
                         arrival time                          -8.614    
  -------------------------------------------------------------------
                         slack                                 -6.082    

Slack (VIOLATED) :        -6.071ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_id_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.378ns  (logic 1.329ns (15.863%)  route 7.049ns (84.137%))
  Logic Levels:           20  (CARRY4=4 LUT3=2 LUT4=1 LUT5=5 LUT6=8)
  Clock Path Skew:        -2.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 3.592 - 5.000 ) 
    Source Clock Delay      (SCD):    0.221ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.688    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.595 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.816     0.221    core/reg_ID_EX/debug_clk
    SLICE_X11Y43         FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.223     0.444 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.578     1.022    core/mux_B_EXE/ALUSrc_B_EX
    SLICE_X12Y46         LUT3 (Prop_lut3_I2_O)        0.043     1.065 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.712     1.777    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X8Y40          LUT6 (Prop_lut6_I4_O)        0.043     1.820 r  core/reg_ID_EX/ALUO_MEM[7]_i_28/O
                         net (fo=3, routed)           0.258     2.078    core/reg_ID_EX/ALUO_MEM[7]_i_28_n_0
    SLICE_X10Y39         LUT5 (Prop_lut5_I0_O)        0.043     2.121 r  core/reg_ID_EX/ALUO_MEM[3]_i_21/O
                         net (fo=3, routed)           0.470     2.592    core/reg_ID_EX/ALUO_MEM[3]_i_21_n_0
    SLICE_X15Y43         LUT5 (Prop_lut5_I0_O)        0.043     2.635 r  core/reg_ID_EX/ALUO_MEM[1]_i_8/O
                         net (fo=3, routed)           0.107     2.742    core/reg_ID_EX/ALUO_MEM[1]_i_8_n_0
    SLICE_X15Y43         LUT5 (Prop_lut5_I0_O)        0.043     2.785 r  core/reg_ID_EX/ALUO_MEM[0]_i_6/O
                         net (fo=2, routed)           0.374     3.159    core/reg_ID_EX/alu/res_SRL[0]
    SLICE_X12Y44         LUT6 (Prop_lut6_I5_O)        0.043     3.202 r  core/reg_ID_EX/ALUO_MEM[0]_i_8/O
                         net (fo=1, routed)           0.416     3.618    core/reg_ID_EX/ALUO_MEM[0]_i_8_n_0
    SLICE_X16Y50         LUT6 (Prop_lut6_I0_O)        0.043     3.661 r  core/reg_ID_EX/ALUO_MEM[0]_i_4/O
                         net (fo=1, routed)           0.384     4.046    core/reg_ID_EX/ALUO_MEM[0]_i_4_n_0
    SLICE_X16Y54         LUT6 (Prop_lut6_I5_O)        0.043     4.089 r  core/reg_ID_EX/ALUO_MEM[0]_i_1/O
                         net (fo=18, routed)          0.486     4.575    core/reg_ID_EX/Imm32_EX_reg[31]_0[0]
    SLICE_X18Y60         LUT5 (Prop_lut5_I2_O)        0.043     4.618 r  core/reg_ID_EX/B_EX[0]_i_1/O
                         net (fo=4, routed)           0.579     5.197    core/reg_EXE_MEM/rs2_data_ID[0]
    SLICE_X15Y56         LUT4 (Prop_lut4_I2_O)        0.043     5.240 r  core/reg_EXE_MEM/Q[31]_i_66/O
                         net (fo=1, routed)           0.000     5.240    core/cmp_ID/S[0]
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.499 r  core/cmp_ID/Q_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.499    core/cmp_ID/Q_reg[31]_i_50_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.552 r  core/cmp_ID/Q_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000     5.552    core/cmp_ID/Q_reg[31]_i_37_n_0
    SLICE_X15Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.605 r  core/cmp_ID/Q_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.605    core/cmp_ID/Q_reg[31]_i_23_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.658 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=2, routed)           0.466     6.124    core/reg_ID_EX/CO[0]
    SLICE_X13Y66         LUT3 (Prop_lut3_I0_O)        0.043     6.167 r  core/reg_ID_EX/Q[31]_i_15/O
                         net (fo=1, routed)           0.277     6.444    core/reg_IF_ID/res_LT
    SLICE_X12Y66         LUT6 (Prop_lut6_I3_O)        0.043     6.487 r  core/reg_IF_ID/Q[31]_i_4/O
                         net (fo=33, routed)          0.416     6.904    core/ctrl/cmp_res_ID
    SLICE_X15Y63         LUT5 (Prop_lut5_I3_O)        0.043     6.947 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=60, routed)          0.523     7.469    core/U1_3/Branch_ctrl
    SLICE_X17Y69         LUT6 (Prop_lut6_I1_O)        0.043     7.512 r  core/U1_3/code_wb[22]_i_9/O
                         net (fo=1, routed)           0.247     7.759    core/U1_3/code_wb[22]_i_9_n_0
    SLICE_X16Y70         LUT6 (Prop_lut6_I5_O)        0.043     7.802 r  core/U1_3/code_wb[22]_i_3/O
                         net (fo=1, routed)           0.328     8.130    core/U1_3_n_52
    SLICE_X15Y72         LUT6 (Prop_lut6_I1_O)        0.043     8.173 r  core/code_wb[22]_i_1/O
                         net (fo=5, routed)           0.425     8.599    vga/Debug_data[22]
    SLICE_X13Y68         FDRE                                         r  vga/code_id_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         1.498     3.592    vga/CLK_OUT1
    SLICE_X13Y68         FDRE                                         r  vga/code_id_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.761    
                         clock uncertainty           -0.215     2.546    
    SLICE_X13Y68         FDRE (Setup_fdre_C_D)       -0.018     2.528    vga/code_id_reg[22]
  -------------------------------------------------------------------
                         required time                          2.528    
                         arrival time                          -8.599    
  -------------------------------------------------------------------
                         slack                                 -6.071    

Slack (VIOLATED) :        -6.069ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_mem_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.566ns  (logic 1.329ns (15.515%)  route 7.237ns (84.485%))
  Logic Levels:           20  (CARRY4=4 LUT3=2 LUT4=1 LUT5=5 LUT6=8)
  Clock Path Skew:        -2.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 3.771 - 5.000 ) 
    Source Clock Delay      (SCD):    0.221ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.688    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.595 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.816     0.221    core/reg_ID_EX/debug_clk
    SLICE_X11Y43         FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.223     0.444 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.578     1.022    core/mux_B_EXE/ALUSrc_B_EX
    SLICE_X12Y46         LUT3 (Prop_lut3_I2_O)        0.043     1.065 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.712     1.777    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X8Y40          LUT6 (Prop_lut6_I4_O)        0.043     1.820 r  core/reg_ID_EX/ALUO_MEM[7]_i_28/O
                         net (fo=3, routed)           0.258     2.078    core/reg_ID_EX/ALUO_MEM[7]_i_28_n_0
    SLICE_X10Y39         LUT5 (Prop_lut5_I0_O)        0.043     2.121 r  core/reg_ID_EX/ALUO_MEM[3]_i_21/O
                         net (fo=3, routed)           0.470     2.592    core/reg_ID_EX/ALUO_MEM[3]_i_21_n_0
    SLICE_X15Y43         LUT5 (Prop_lut5_I0_O)        0.043     2.635 r  core/reg_ID_EX/ALUO_MEM[1]_i_8/O
                         net (fo=3, routed)           0.107     2.742    core/reg_ID_EX/ALUO_MEM[1]_i_8_n_0
    SLICE_X15Y43         LUT5 (Prop_lut5_I0_O)        0.043     2.785 r  core/reg_ID_EX/ALUO_MEM[0]_i_6/O
                         net (fo=2, routed)           0.374     3.159    core/reg_ID_EX/alu/res_SRL[0]
    SLICE_X12Y44         LUT6 (Prop_lut6_I5_O)        0.043     3.202 r  core/reg_ID_EX/ALUO_MEM[0]_i_8/O
                         net (fo=1, routed)           0.416     3.618    core/reg_ID_EX/ALUO_MEM[0]_i_8_n_0
    SLICE_X16Y50         LUT6 (Prop_lut6_I0_O)        0.043     3.661 r  core/reg_ID_EX/ALUO_MEM[0]_i_4/O
                         net (fo=1, routed)           0.384     4.046    core/reg_ID_EX/ALUO_MEM[0]_i_4_n_0
    SLICE_X16Y54         LUT6 (Prop_lut6_I5_O)        0.043     4.089 r  core/reg_ID_EX/ALUO_MEM[0]_i_1/O
                         net (fo=18, routed)          0.486     4.575    core/reg_ID_EX/Imm32_EX_reg[31]_0[0]
    SLICE_X18Y60         LUT5 (Prop_lut5_I2_O)        0.043     4.618 r  core/reg_ID_EX/B_EX[0]_i_1/O
                         net (fo=4, routed)           0.579     5.197    core/reg_EXE_MEM/rs2_data_ID[0]
    SLICE_X15Y56         LUT4 (Prop_lut4_I2_O)        0.043     5.240 r  core/reg_EXE_MEM/Q[31]_i_66/O
                         net (fo=1, routed)           0.000     5.240    core/cmp_ID/S[0]
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.499 r  core/cmp_ID/Q_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.499    core/cmp_ID/Q_reg[31]_i_50_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.552 r  core/cmp_ID/Q_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000     5.552    core/cmp_ID/Q_reg[31]_i_37_n_0
    SLICE_X15Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.605 r  core/cmp_ID/Q_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.605    core/cmp_ID/Q_reg[31]_i_23_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.658 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=2, routed)           0.466     6.124    core/reg_ID_EX/CO[0]
    SLICE_X13Y66         LUT3 (Prop_lut3_I0_O)        0.043     6.167 r  core/reg_ID_EX/Q[31]_i_15/O
                         net (fo=1, routed)           0.277     6.444    core/reg_IF_ID/res_LT
    SLICE_X12Y66         LUT6 (Prop_lut6_I3_O)        0.043     6.487 r  core/reg_IF_ID/Q[31]_i_4/O
                         net (fo=33, routed)          0.416     6.904    core/ctrl/cmp_res_ID
    SLICE_X15Y63         LUT5 (Prop_lut5_I3_O)        0.043     6.947 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=60, routed)          0.718     7.664    core/U1_3/Branch_ctrl
    SLICE_X19Y46         LUT6 (Prop_lut6_I1_O)        0.043     7.707 r  core/U1_3/code_wb[2]_i_13/O
                         net (fo=1, routed)           0.302     8.010    core/U1_3/code_wb[2]_i_13_n_0
    SLICE_X10Y46         LUT6 (Prop_lut6_I5_O)        0.043     8.053 r  core/U1_3/code_wb[2]_i_3/O
                         net (fo=2, routed)           0.348     8.401    core/U1_3_n_32
    SLICE_X11Y46         LUT6 (Prop_lut6_I1_O)        0.043     8.444 r  core/code_wb[2]_i_1/O
                         net (fo=5, routed)           0.343     8.787    vga/Debug_data[2]
    SLICE_X10Y45         FDRE                                         r  vga/code_mem_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         1.677     3.771    vga/CLK_OUT1
    SLICE_X10Y45         FDRE                                         r  vga/code_mem_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.940    
                         clock uncertainty           -0.215     2.725    
    SLICE_X10Y45         FDRE (Setup_fdre_C_D)       -0.007     2.718    vga/code_mem_reg[2]
  -------------------------------------------------------------------
                         required time                          2.718    
                         arrival time                          -8.787    
  -------------------------------------------------------------------
                         slack                                 -6.069    

Slack (VIOLATED) :        -6.060ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_exe_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.360ns  (logic 1.329ns (15.897%)  route 7.031ns (84.103%))
  Logic Levels:           20  (CARRY4=4 LUT3=2 LUT4=1 LUT5=5 LUT6=8)
  Clock Path Skew:        -2.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 3.594 - 5.000 ) 
    Source Clock Delay      (SCD):    0.221ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.688    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.595 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.816     0.221    core/reg_ID_EX/debug_clk
    SLICE_X11Y43         FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.223     0.444 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.578     1.022    core/mux_B_EXE/ALUSrc_B_EX
    SLICE_X12Y46         LUT3 (Prop_lut3_I2_O)        0.043     1.065 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.712     1.777    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X8Y40          LUT6 (Prop_lut6_I4_O)        0.043     1.820 r  core/reg_ID_EX/ALUO_MEM[7]_i_28/O
                         net (fo=3, routed)           0.258     2.078    core/reg_ID_EX/ALUO_MEM[7]_i_28_n_0
    SLICE_X10Y39         LUT5 (Prop_lut5_I0_O)        0.043     2.121 r  core/reg_ID_EX/ALUO_MEM[3]_i_21/O
                         net (fo=3, routed)           0.470     2.592    core/reg_ID_EX/ALUO_MEM[3]_i_21_n_0
    SLICE_X15Y43         LUT5 (Prop_lut5_I0_O)        0.043     2.635 r  core/reg_ID_EX/ALUO_MEM[1]_i_8/O
                         net (fo=3, routed)           0.107     2.742    core/reg_ID_EX/ALUO_MEM[1]_i_8_n_0
    SLICE_X15Y43         LUT5 (Prop_lut5_I0_O)        0.043     2.785 r  core/reg_ID_EX/ALUO_MEM[0]_i_6/O
                         net (fo=2, routed)           0.374     3.159    core/reg_ID_EX/alu/res_SRL[0]
    SLICE_X12Y44         LUT6 (Prop_lut6_I5_O)        0.043     3.202 r  core/reg_ID_EX/ALUO_MEM[0]_i_8/O
                         net (fo=1, routed)           0.416     3.618    core/reg_ID_EX/ALUO_MEM[0]_i_8_n_0
    SLICE_X16Y50         LUT6 (Prop_lut6_I0_O)        0.043     3.661 r  core/reg_ID_EX/ALUO_MEM[0]_i_4/O
                         net (fo=1, routed)           0.384     4.046    core/reg_ID_EX/ALUO_MEM[0]_i_4_n_0
    SLICE_X16Y54         LUT6 (Prop_lut6_I5_O)        0.043     4.089 r  core/reg_ID_EX/ALUO_MEM[0]_i_1/O
                         net (fo=18, routed)          0.486     4.575    core/reg_ID_EX/Imm32_EX_reg[31]_0[0]
    SLICE_X18Y60         LUT5 (Prop_lut5_I2_O)        0.043     4.618 r  core/reg_ID_EX/B_EX[0]_i_1/O
                         net (fo=4, routed)           0.579     5.197    core/reg_EXE_MEM/rs2_data_ID[0]
    SLICE_X15Y56         LUT4 (Prop_lut4_I2_O)        0.043     5.240 r  core/reg_EXE_MEM/Q[31]_i_66/O
                         net (fo=1, routed)           0.000     5.240    core/cmp_ID/S[0]
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.499 r  core/cmp_ID/Q_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.499    core/cmp_ID/Q_reg[31]_i_50_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.552 r  core/cmp_ID/Q_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000     5.552    core/cmp_ID/Q_reg[31]_i_37_n_0
    SLICE_X15Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.605 r  core/cmp_ID/Q_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.605    core/cmp_ID/Q_reg[31]_i_23_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.658 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=2, routed)           0.466     6.124    core/reg_ID_EX/CO[0]
    SLICE_X13Y66         LUT3 (Prop_lut3_I0_O)        0.043     6.167 r  core/reg_ID_EX/Q[31]_i_15/O
                         net (fo=1, routed)           0.277     6.444    core/reg_IF_ID/res_LT
    SLICE_X12Y66         LUT6 (Prop_lut6_I3_O)        0.043     6.487 r  core/reg_IF_ID/Q[31]_i_4/O
                         net (fo=33, routed)          0.416     6.904    core/ctrl/cmp_res_ID
    SLICE_X15Y63         LUT5 (Prop_lut5_I3_O)        0.043     6.947 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=60, routed)          0.542     7.488    core/U1_3/Branch_ctrl
    SLICE_X20Y61         LUT6 (Prop_lut6_I1_O)        0.043     7.531 r  core/U1_3/code_wb[6]_i_9/O
                         net (fo=1, routed)           0.204     7.736    core/U1_3/code_wb[6]_i_9_n_0
    SLICE_X22Y60         LUT6 (Prop_lut6_I5_O)        0.043     7.779 r  core/U1_3/code_wb[6]_i_3/O
                         net (fo=1, routed)           0.422     8.200    core/U1_3_n_39
    SLICE_X24Y57         LUT6 (Prop_lut6_I1_O)        0.043     8.243 r  core/code_wb[6]_i_1/O
                         net (fo=5, routed)           0.337     8.581    vga/Debug_data[6]
    SLICE_X24Y56         FDRE                                         r  vga/code_exe_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         1.500     3.594    vga/CLK_OUT1
    SLICE_X24Y56         FDRE                                         r  vga/code_exe_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.763    
                         clock uncertainty           -0.215     2.548    
    SLICE_X24Y56         FDRE (Setup_fdre_C_D)       -0.027     2.521    vga/code_exe_reg[6]
  -------------------------------------------------------------------
                         required time                          2.521    
                         arrival time                          -8.581    
  -------------------------------------------------------------------
                         slack                                 -6.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.105ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.184ns (21.693%)  route 0.664ns (78.307%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns
    Source Clock Delay      (SCD):    0.384ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.683     0.384    core/reg_EXE_MEM/debug_clk
    SLICE_X17Y73         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y73         FDCE (Prop_fdce_C_Q)         0.100     0.484 r  core/reg_EXE_MEM/PCurrent_MEM_reg[19]/Q
                         net (fo=2, routed)           0.175     0.659    core/U1_3/PC_MEM[15]
    SLICE_X14Y73         LUT6 (Prop_lut6_I0_O)        0.028     0.687 r  core/U1_3/data_buf_reg_0_3_18_23_i_19/O
                         net (fo=2, routed)           0.097     0.784    core/U1_3/data_buf_reg_0_3_18_23_i_19_n_0
    SLICE_X17Y73         LUT6 (Prop_lut6_I0_O)        0.028     0.812 r  core/U1_3/data_buf_reg_0_3_18_23_i_7/O
                         net (fo=1, routed)           0.171     0.983    vga/U12/Test_signal[19]
    SLICE_X8Y74          LUT5 (Prop_lut5_I0_O)        0.028     1.011 r  vga/U12/data_buf_reg_0_3_18_23_i_1/O
                         net (fo=1, routed)           0.221     1.232    vga/data_buf_reg_0_3_18_23/DIA1
    SLICE_X8Y71          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         0.924    -0.534    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X8Y71          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK
                         clock pessimism              0.339    -0.196    
                         clock uncertainty            0.215     0.019    
    SLICE_X8Y71          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     0.127    vga/data_buf_reg_0_3_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.105ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.184ns (21.778%)  route 0.661ns (78.222%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns
    Source Clock Delay      (SCD):    0.388ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.687     0.388    core/reg_EXE_MEM/debug_clk
    SLICE_X19Y69         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y69         FDCE (Prop_fdce_C_Q)         0.100     0.488 r  core/reg_EXE_MEM/IR_MEM_reg[25]/Q
                         net (fo=2, routed)           0.170     0.657    core/U1_3/inst_MEM[19]
    SLICE_X19Y71         LUT6 (Prop_lut6_I2_O)        0.028     0.685 r  core/U1_3/data_buf_reg_0_3_24_29_i_19/O
                         net (fo=2, routed)           0.118     0.803    core/U1_3/data_buf_reg_0_3_24_29_i_19_n_0
    SLICE_X19Y72         LUT6 (Prop_lut6_I0_O)        0.028     0.831 r  core/U1_3/data_buf_reg_0_3_24_29_i_7/O
                         net (fo=1, routed)           0.184     1.015    vga/U12/Test_signal[25]
    SLICE_X11Y73         LUT5 (Prop_lut5_I0_O)        0.028     1.043 r  vga/U12/data_buf_reg_0_3_24_29_i_1/O
                         net (fo=1, routed)           0.190     1.232    vga/data_buf_reg_0_3_24_29/DIA1
    SLICE_X10Y71         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         0.924    -0.534    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X10Y71         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/CLK
                         clock pessimism              0.339    -0.196    
                         clock uncertainty            0.215     0.019    
    SLICE_X10Y71         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     0.127    vga/data_buf_reg_0_3_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.138ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.202ns (22.766%)  route 0.685ns (77.234%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns
    Source Clock Delay      (SCD):    0.385ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.684     0.385    core/reg_EXE_MEM/debug_clk
    SLICE_X8Y76          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDCE (Prop_fdce_C_Q)         0.118     0.503 r  core/reg_EXE_MEM/PCurrent_MEM_reg[21]/Q
                         net (fo=2, routed)           0.124     0.627    core/U1_3/PC_MEM[17]
    SLICE_X9Y75          LUT6 (Prop_lut6_I0_O)        0.028     0.655 r  core/U1_3/data_buf_reg_0_3_18_23_i_35/O
                         net (fo=2, routed)           0.250     0.905    core/U1_3/data_buf_reg_0_3_18_23_i_35_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I0_O)        0.028     0.933 r  core/U1_3/data_buf_reg_0_3_18_23_i_11/O
                         net (fo=1, routed)           0.129     1.062    vga/U12/Test_signal[21]
    SLICE_X9Y78          LUT5 (Prop_lut5_I0_O)        0.028     1.090 r  vga/U12/data_buf_reg_0_3_18_23_i_3/O
                         net (fo=1, routed)           0.182     1.272    vga/data_buf_reg_0_3_18_23/DIB1
    SLICE_X8Y71          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         0.924    -0.534    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X8Y71          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/CLK
                         clock pessimism              0.339    -0.196    
                         clock uncertainty            0.215     0.019    
    SLICE_X8Y71          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     0.134    vga/data_buf_reg_0_3_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.134    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  1.138    

Slack (MET) :             1.185ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.184ns (19.501%)  route 0.760ns (80.499%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns
    Source Clock Delay      (SCD):    0.392ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.691     0.392    core/reg_EXE_MEM/debug_clk
    SLICE_X19Y64         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y64         FDCE (Prop_fdce_C_Q)         0.100     0.492 r  core/reg_EXE_MEM/IR_MEM_reg[18]/Q
                         net (fo=2, routed)           0.178     0.670    core/U1_3/inst_MEM[12]
    SLICE_X19Y64         LUT6 (Prop_lut6_I2_O)        0.028     0.698 r  core/U1_3/data_buf_reg_0_3_18_23_i_27/O
                         net (fo=1, routed)           0.147     0.845    core/U1_3/data_buf_reg_0_3_18_23_i_27_n_0
    SLICE_X21Y63         LUT6 (Prop_lut6_I0_O)        0.028     0.873 r  core/U1_3/data_buf_reg_0_3_18_23_i_9/O
                         net (fo=2, routed)           0.251     1.124    vga/U12/Test_signal[18]
    SLICE_X9Y67          LUT5 (Prop_lut5_I0_O)        0.028     1.152 r  vga/U12/data_buf_reg_0_3_18_23_i_2/O
                         net (fo=1, routed)           0.183     1.335    vga/data_buf_reg_0_3_18_23/DIA0
    SLICE_X8Y71          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         0.924    -0.534    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X8Y71          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/CLK
                         clock pessimism              0.339    -0.196    
                         clock uncertainty            0.215     0.019    
    SLICE_X8Y71          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.150    vga/data_buf_reg_0_3_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -0.150    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.229ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.184ns (18.563%)  route 0.807ns (81.437%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns
    Source Clock Delay      (SCD):    0.386ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.685     0.386    core/reg_EXE_MEM/debug_clk
    SLICE_X9Y77          FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDCE (Prop_fdce_C_Q)         0.100     0.486 r  core/reg_EXE_MEM/IR_MEM_reg[31]/Q
                         net (fo=6, routed)           0.271     0.757    core/U1_3/inst_MEM[21]
    SLICE_X12Y73         LUT6 (Prop_lut6_I2_O)        0.028     0.785 r  core/U1_3/data_buf_reg_0_3_24_29_i_59/O
                         net (fo=2, routed)           0.176     0.961    core/U1_3/data_buf_reg_0_3_24_29_i_59_n_0
    SLICE_X13Y76         LUT6 (Prop_lut6_I0_O)        0.028     0.989 r  core/U1_3/data_buf_reg_0_3_24_29_i_17/O
                         net (fo=1, routed)           0.076     1.065    vga/U12/Test_signal[28]
    SLICE_X13Y76         LUT5 (Prop_lut5_I0_O)        0.028     1.093 r  vga/U12/data_buf_reg_0_3_24_29_i_6/O
                         net (fo=1, routed)           0.284     1.377    vga/data_buf_reg_0_3_24_29/DIC0
    SLICE_X10Y71         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         0.924    -0.534    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X10Y71         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/CLK
                         clock pessimism              0.339    -0.196    
                         clock uncertainty            0.215     0.019    
    SLICE_X10Y71         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.148    vga/data_buf_reg_0_3_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  1.229    

Slack (MET) :             1.252ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.184ns (18.584%)  route 0.806ns (81.416%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.582ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    0.388ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.687     0.388    core/reg_EXE_MEM/debug_clk
    SLICE_X19Y69         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y69         FDCE (Prop_fdce_C_Q)         0.100     0.488 r  core/reg_EXE_MEM/PCurrent_MEM_reg[17]/Q
                         net (fo=2, routed)           0.118     0.606    core/U1_3/PC_MEM[13]
    SLICE_X20Y69         LUT6 (Prop_lut6_I0_O)        0.028     0.634 r  core/U1_3/data_buf_reg_0_3_12_17_i_51/O
                         net (fo=1, routed)           0.200     0.833    core/U1_3/data_buf_reg_0_3_12_17_i_51_n_0
    SLICE_X16Y72         LUT6 (Prop_lut6_I0_O)        0.028     0.861 r  core/U1_3/data_buf_reg_0_3_12_17_i_15/O
                         net (fo=2, routed)           0.282     1.143    vga/U12/Test_signal[17]
    SLICE_X9Y76          LUT5 (Prop_lut5_I0_O)        0.028     1.171 r  vga/U12/data_buf_reg_0_3_12_17_i_5/O
                         net (fo=1, routed)           0.206     1.378    vga/data_buf_reg_0_3_12_17/DIC1
    SLICE_X8Y70          RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         0.925    -0.533    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X8Y70          RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC_D1/CLK
                         clock pessimism              0.339    -0.195    
                         clock uncertainty            0.215     0.020    
    SLICE_X8Y70          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     0.126    vga/data_buf_reg_0_3_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.255ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.202ns (19.776%)  route 0.819ns (80.224%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns
    Source Clock Delay      (SCD):    0.385ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.684     0.385    core/reg_EXE_MEM/debug_clk
    SLICE_X18Y72         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y72         FDCE (Prop_fdce_C_Q)         0.118     0.503 r  core/reg_EXE_MEM/IR_MEM_reg[20]/Q
                         net (fo=2, routed)           0.202     0.705    core/U1_3/inst_MEM[14]
    SLICE_X19Y70         LUT6 (Prop_lut6_I2_O)        0.028     0.733 r  core/U1_3/data_buf_reg_0_3_18_23_i_43/O
                         net (fo=2, routed)           0.306     1.039    core/U1_3/data_buf_reg_0_3_18_23_i_43_n_0
    SLICE_X11Y76         LUT6 (Prop_lut6_I0_O)        0.028     1.067 r  core/U1_3/data_buf_reg_0_3_18_23_i_13/O
                         net (fo=1, routed)           0.094     1.161    vga/U12/Test_signal[20]
    SLICE_X10Y75         LUT5 (Prop_lut5_I0_O)        0.028     1.189 r  vga/U12/data_buf_reg_0_3_18_23_i_4/O
                         net (fo=1, routed)           0.217     1.406    vga/data_buf_reg_0_3_18_23/DIB0
    SLICE_X8Y71          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         0.924    -0.534    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X8Y71          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/CLK
                         clock pessimism              0.339    -0.196    
                         clock uncertainty            0.215     0.019    
    SLICE_X8Y71          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     0.151    vga/data_buf_reg_0_3_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  1.255    

Slack (MET) :             1.260ns  (arrival time - required time)
  Source:                 core/register/register_reg[15][29]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        0.967ns  (logic 0.274ns (28.349%)  route 0.693ns (71.651%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns = ( 49.466 - 50.000 ) 
    Source Clock Delay      (SCD):    0.419ns = ( 50.419 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    49.404    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    49.432 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    49.675    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.701 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.718    50.419    core/register/debug_clk
    SLICE_X4Y70          FDCE                                         r  core/register/register_reg[15][29]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDCE (Prop_fdce_C_Q)         0.107    50.526 r  core/register/register_reg[15][29]/Q
                         net (fo=3, routed)           0.111    50.637    core/register/register_reg[15]__0[29]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.028    50.665 r  core/register/data_buf_reg_0_3_24_29_i_118/O
                         net (fo=1, routed)           0.000    50.665    core/register/data_buf_reg_0_3_24_29_i_118_n_0
    SLICE_X6Y71          MUXF7 (Prop_muxf7_I1_O)      0.043    50.708 r  core/register/data_buf_reg_0_3_24_29_i_55/O
                         net (fo=2, routed)           0.213    50.921    core/register/data_buf_reg_0_3_24_29_i_55_n_0
    SLICE_X12Y72         LUT6 (Prop_lut6_I0_O)        0.068    50.989 r  core/register/data_buf_reg_0_3_24_29_i_16/O
                         net (fo=1, routed)           0.217    51.206    vga/U12/Debug_regs[29]
    SLICE_X15Y72         LUT5 (Prop_lut5_I1_O)        0.028    51.234 r  vga/U12/data_buf_reg_0_3_24_29_i_5/O
                         net (fo=1, routed)           0.151    51.385    vga/data_buf_reg_0_3_24_29/DIC1
    SLICE_X10Y71         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         0.924    49.466    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X10Y71         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/CLK
                         clock pessimism              0.339    49.804    
                         clock uncertainty            0.215    50.019    
    SLICE_X10Y71         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106    50.125    vga/data_buf_reg_0_3_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                        -50.125    
                         arrival time                          51.385    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.286ns  (arrival time - required time)
  Source:                 core/register/register_reg[16][26]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        1.053ns  (logic 0.289ns (27.454%)  route 0.764ns (72.546%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns = ( 49.466 - 50.000 ) 
    Source Clock Delay      (SCD):    0.385ns = ( 50.385 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    49.404    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    49.432 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    49.675    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.701 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.684    50.385    core/register/debug_clk
    SLICE_X15Y72         FDCE                                         r  core/register/register_reg[16][26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDCE (Prop_fdce_C_Q)         0.107    50.492 r  core/register/register_reg[16][26]/Q
                         net (fo=3, routed)           0.235    50.726    core/register/register_reg[16]__0[26]
    SLICE_X15Y73         LUT6 (Prop_lut6_I5_O)        0.028    50.754 r  core/register/data_buf_reg_0_3_24_29_i_112/O
                         net (fo=1, routed)           0.000    50.754    core/register/data_buf_reg_0_3_24_29_i_112_n_0
    SLICE_X15Y73         MUXF7 (Prop_muxf7_I0_O)      0.059    50.813 r  core/register/data_buf_reg_0_3_24_29_i_50/O
                         net (fo=2, routed)           0.199    51.012    core/register/data_buf_reg_0_3_24_29_i_50_n_0
    SLICE_X15Y74         LUT6 (Prop_lut6_I5_O)        0.067    51.079 r  core/register/data_buf_reg_0_3_24_29_i_14/O
                         net (fo=1, routed)           0.146    51.225    vga/U12/Debug_regs[26]
    SLICE_X10Y74         LUT5 (Prop_lut5_I1_O)        0.028    51.253 r  vga/U12/data_buf_reg_0_3_24_29_i_4/O
                         net (fo=1, routed)           0.184    51.437    vga/data_buf_reg_0_3_24_29/DIB0
    SLICE_X10Y71         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         0.924    49.466    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X10Y71         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/CLK
                         clock pessimism              0.339    49.804    
                         clock uncertainty            0.215    50.019    
    SLICE_X10Y71         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132    50.151    vga/data_buf_reg_0_3_24_29/RAMB
  -------------------------------------------------------------------
                         required time                        -50.151    
                         arrival time                          51.437    
  -------------------------------------------------------------------
                         slack                                  1.286    

Slack (MET) :             1.293ns  (arrival time - required time)
  Source:                 core/register/register_reg[6][2]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        1.022ns  (logic 0.289ns (28.283%)  route 0.733ns (71.717%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.532ns = ( 49.468 - 50.000 ) 
    Source Clock Delay      (SCD):    0.425ns = ( 50.425 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    49.404    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    49.432 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    49.675    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.701 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.724    50.425    core/register/debug_clk
    SLICE_X3Y65          FDCE                                         r  core/register/register_reg[6][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDCE (Prop_fdce_C_Q)         0.107    50.532 r  core/register/register_reg[6][2]/Q
                         net (fo=3, routed)           0.141    50.673    core/register/register_reg[6]__0[2]
    SLICE_X0Y64          LUT6 (Prop_lut6_I1_O)        0.028    50.701 r  core/register/data_buf_reg_0_3_0_5_i_114/O
                         net (fo=1, routed)           0.000    50.701    core/register/data_buf_reg_0_3_0_5_i_114_n_0
    SLICE_X0Y64          MUXF7 (Prop_muxf7_I1_O)      0.059    50.760 r  core/register/data_buf_reg_0_3_0_5_i_51/O
                         net (fo=2, routed)           0.123    50.882    core/register/data_buf_reg_0_3_0_5_i_51_n_0
    SLICE_X0Y63          LUT6 (Prop_lut6_I1_O)        0.067    50.949 r  core/register/data_buf_reg_0_3_0_5_i_21/O
                         net (fo=1, routed)           0.197    51.146    vga/U12/Debug_regs[2]
    SLICE_X9Y63          LUT5 (Prop_lut5_I1_O)        0.028    51.174 r  vga/U12/data_buf_reg_0_3_0_5_i_5/O
                         net (fo=1, routed)           0.272    51.446    vga/data_buf_reg_0_3_0_5/DIB0
    SLICE_X14Y69         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         0.926    49.468    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X14Y69         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/CLK
                         clock pessimism              0.339    49.806    
                         clock uncertainty            0.215    50.021    
    SLICE_X14Y69         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132    50.153    vga/data_buf_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                        -50.153    
                         arrival time                          51.446    
  -------------------------------------------------------------------
                         slack                                  1.293    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        6.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.291ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.081ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.301ns  (logic 1.850ns (56.046%)  route 1.451ns (43.954%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 38.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.938ns = ( 28.062 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         1.657    28.062    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.862 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.649    30.511    vga/U12/DO[0]
    SLICE_X24Y76         LUT4 (Prop_lut4_I1_O)        0.050    30.561 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.802    31.363    vga/U12/G[1]_i_1_n_0
    SLICE_X23Y76         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.491    38.585    vga/U12/CLK_OUT3
    SLICE_X23Y76         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.754    
                         clock uncertainty           -0.201    37.552    
    SLICE_X23Y76         FDRE (Setup_fdre_C_D)       -0.108    37.444    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.444    
                         arrival time                         -31.363    
  -------------------------------------------------------------------
                         slack                                  6.081    

Slack (MET) :             6.172ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.290ns  (logic 1.843ns (56.013%)  route 1.447ns (43.987%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 38.579 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.938ns = ( 28.062 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         1.657    28.062    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.862 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.649    30.512    vga/U12/DO[0]
    SLICE_X28Y76         LUT4 (Prop_lut4_I0_O)        0.043    30.555 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.798    31.353    vga/U12/B[1]_i_1_n_0
    SLICE_X28Y75         FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.485    38.579    vga/U12/CLK_OUT3
    SLICE_X28Y75         FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.832    37.748    
                         clock uncertainty           -0.201    37.546    
    SLICE_X28Y75         FDRE (Setup_fdre_C_D)       -0.022    37.524    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.524    
                         arrival time                         -31.353    
  -------------------------------------------------------------------
                         slack                                  6.172    

Slack (MET) :             6.191ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.190ns  (logic 1.850ns (57.985%)  route 1.340ns (42.015%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 38.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.938ns = ( 28.062 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         1.657    28.062    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.862 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.649    30.511    vga/U12/DO[0]
    SLICE_X24Y76         LUT4 (Prop_lut4_I1_O)        0.050    30.561 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.692    31.253    vga/U12/G[1]_i_1_n_0
    SLICE_X23Y76         FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.491    38.585    vga/U12/CLK_OUT3
    SLICE_X23Y76         FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.832    37.754    
                         clock uncertainty           -0.201    37.552    
    SLICE_X23Y76         FDRE (Setup_fdre_C_D)       -0.108    37.444    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.444    
                         arrival time                         -31.253    
  -------------------------------------------------------------------
                         slack                                  6.191    

Slack (MET) :             6.281ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.178ns  (logic 1.843ns (58.001%)  route 1.335ns (41.999%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 38.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.938ns = ( 28.062 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         1.657    28.062    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.862 f  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.649    30.511    vga/U12/DO[0]
    SLICE_X24Y76         LUT4 (Prop_lut4_I0_O)        0.043    30.554 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.686    31.240    vga/U12/B[3]_i_1_n_0
    SLICE_X23Y76         FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.491    38.585    vga/U12/CLK_OUT3
    SLICE_X23Y76         FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.832    37.754    
                         clock uncertainty           -0.201    37.552    
    SLICE_X23Y76         FDRE (Setup_fdre_C_D)       -0.031    37.521    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.521    
                         arrival time                         -31.240    
  -------------------------------------------------------------------
                         slack                                  6.281    

Slack (MET) :             6.292ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.082ns  (logic 1.851ns (60.053%)  route 1.231ns (39.947%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.938ns = ( 28.062 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         1.657    28.062    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.862 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.551    30.414    vga/U12/DO[0]
    SLICE_X25Y76         LUT5 (Prop_lut5_I3_O)        0.051    30.465 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.680    31.145    vga/U12/G[3]_i_1_n_0
    SLICE_X23Y75         FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.490    38.584    vga/U12/CLK_OUT3
    SLICE_X23Y75         FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.832    37.753    
                         clock uncertainty           -0.201    37.551    
    SLICE_X23Y75         FDRE (Setup_fdre_C_D)       -0.115    37.436    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.436    
                         arrival time                         -31.145    
  -------------------------------------------------------------------
                         slack                                  6.292    

Slack (MET) :             6.301ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.152ns  (logic 1.843ns (58.468%)  route 1.309ns (41.532%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 38.579 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.938ns = ( 28.062 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         1.657    28.062    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.862 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.649    30.512    vga/U12/DO[0]
    SLICE_X28Y76         LUT4 (Prop_lut4_I0_O)        0.043    30.555 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.660    31.215    vga/U12/B[1]_i_1_n_0
    SLICE_X28Y75         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.485    38.579    vga/U12/CLK_OUT3
    SLICE_X28Y75         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.748    
                         clock uncertainty           -0.201    37.546    
    SLICE_X28Y75         FDRE (Setup_fdre_C_D)       -0.031    37.515    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.515    
                         arrival time                         -31.215    
  -------------------------------------------------------------------
                         slack                                  6.301    

Slack (MET) :             6.393ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.972ns  (logic 1.851ns (62.283%)  route 1.121ns (37.717%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.938ns = ( 28.062 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         1.657    28.062    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.862 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.551    30.414    vga/U12/DO[0]
    SLICE_X25Y76         LUT5 (Prop_lut5_I3_O)        0.051    30.465 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.570    31.034    vga/U12/G[3]_i_1_n_0
    SLICE_X23Y75         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.490    38.584    vga/U12/CLK_OUT3
    SLICE_X23Y75         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.753    
                         clock uncertainty           -0.201    37.551    
    SLICE_X23Y75         FDRE (Setup_fdre_C_D)       -0.124    37.427    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.427    
                         arrival time                         -31.034    
  -------------------------------------------------------------------
                         slack                                  6.393    

Slack (MET) :             6.561ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.810ns  (logic 1.854ns (65.971%)  route 0.956ns (34.029%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 38.579 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.938ns = ( 28.062 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         1.657    28.062    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.862 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.649    30.512    vga/U12/DO[0]
    SLICE_X28Y76         LUT2 (Prop_lut2_I1_O)        0.054    30.566 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.307    30.873    vga/U12/R[3]_i_1_n_0
    SLICE_X28Y75         FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.485    38.579    vga/U12/CLK_OUT3
    SLICE_X28Y75         FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.832    37.748    
                         clock uncertainty           -0.201    37.546    
    SLICE_X28Y75         FDRE (Setup_fdre_C_D)       -0.113    37.433    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.433    
                         arrival time                         -30.873    
  -------------------------------------------------------------------
                         slack                                  6.561    

Slack (MET) :             6.564ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.924ns  (logic 1.843ns (63.035%)  route 1.081ns (36.965%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 38.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.938ns = ( 28.062 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         1.657    28.062    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.862 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.551    30.414    vga/U12/DO[0]
    SLICE_X25Y76         LUT5 (Prop_lut5_I3_O)        0.043    30.457 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.530    30.986    vga/U12/B[2]_i_1_n_0
    SLICE_X22Y76         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.491    38.585    vga/U12/CLK_OUT3
    SLICE_X22Y76         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.832    37.754    
                         clock uncertainty           -0.201    37.552    
    SLICE_X22Y76         FDRE (Setup_fdre_C_D)       -0.002    37.550    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.550    
                         arrival time                         -30.986    
  -------------------------------------------------------------------
                         slack                                  6.564    

Slack (MET) :             6.670ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.701ns  (logic 1.854ns (68.631%)  route 0.847ns (31.369%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 38.579 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.938ns = ( 28.062 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         1.657    28.062    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.862 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.649    30.512    vga/U12/DO[0]
    SLICE_X28Y76         LUT2 (Prop_lut2_I1_O)        0.054    30.566 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.198    30.764    vga/U12/R[3]_i_1_n_0
    SLICE_X28Y75         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.485    38.579    vga/U12/CLK_OUT3
    SLICE_X28Y75         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.748    
                         clock uncertainty           -0.201    37.546    
    SLICE_X28Y75         FDRE (Setup_fdre_C_D)       -0.113    37.433    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.433    
                         arrival time                         -30.764    
  -------------------------------------------------------------------
                         slack                                  6.670    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.585ns (72.138%)  route 0.226ns (27.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.541ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         0.713    -0.480    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.105 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.226     0.331    vga/U12/DO[0]
    SLICE_X23Y75         FDRE                                         r  vga/U12/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.917    -0.541    vga/U12/CLK_OUT3
    SLICE_X23Y75         FDRE                                         r  vga/U12/R_reg[1]/C
                         clock pessimism              0.339    -0.203    
                         clock uncertainty            0.201    -0.001    
    SLICE_X23Y75         FDRE (Hold_fdre_C_D)         0.041     0.040    vga/U12/R_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.128ns (14.257%)  route 0.770ns (85.743%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.540ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         0.672    -0.521    vga/CLK_OUT1
    SLICE_X36Y76         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.100    -0.421 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.477     0.057    vga/U12/flag
    SLICE_X25Y76         LUT5 (Prop_lut5_I1_O)        0.028     0.085 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.293     0.377    vga/U12/B[2]_i_1_n_0
    SLICE_X22Y76         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.918    -0.540    vga/U12/CLK_OUT3
    SLICE_X22Y76         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.339    -0.202    
                         clock uncertainty            0.201    -0.000    
    SLICE_X22Y76         FDRE (Hold_fdre_C_D)         0.037     0.037    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.377    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.585ns (67.763%)  route 0.278ns (32.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.541ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         0.713    -0.480    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.105 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.278     0.383    vga/U12/DO[0]
    SLICE_X23Y75         FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.917    -0.541    vga/U12/CLK_OUT3
    SLICE_X23Y75         FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.203    
                         clock uncertainty            0.201    -0.001    
    SLICE_X23Y75         FDRE (Hold_fdre_C_D)         0.043     0.042    vga/U12/R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.128ns (13.448%)  route 0.824ns (86.552%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         0.672    -0.521    vga/CLK_OUT1
    SLICE_X36Y76         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.100    -0.421 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.427     0.006    vga/U12/flag
    SLICE_X28Y76         LUT4 (Prop_lut4_I1_O)        0.028     0.034 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.397     0.431    vga/U12/B[1]_i_1_n_0
    SLICE_X28Y75         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.913    -0.545    vga/U12/CLK_OUT3
    SLICE_X28Y75         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.207    
                         clock uncertainty            0.201    -0.005    
    SLICE_X28Y75         FDRE (Hold_fdre_C_D)         0.038     0.033    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.431    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.131ns (14.026%)  route 0.803ns (85.974%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.541ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         0.672    -0.521    vga/CLK_OUT1
    SLICE_X36Y76         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.100    -0.421 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.477     0.057    vga/U12/flag
    SLICE_X25Y76         LUT5 (Prop_lut5_I0_O)        0.031     0.088 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.326     0.413    vga/U12/G[3]_i_1_n_0
    SLICE_X23Y75         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.917    -0.541    vga/U12/CLK_OUT3
    SLICE_X23Y75         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.339    -0.203    
                         clock uncertainty            0.201    -0.001    
    SLICE_X23Y75         FDRE (Hold_fdre_C_D)        -0.003    -0.004    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.128ns (13.110%)  route 0.848ns (86.890%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.540ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         0.672    -0.521    vga/CLK_OUT1
    SLICE_X36Y76         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.100    -0.421 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.479     0.059    vga/U12/flag
    SLICE_X24Y76         LUT4 (Prop_lut4_I2_O)        0.028     0.087 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.369     0.456    vga/U12/B[3]_i_1_n_0
    SLICE_X23Y76         FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.918    -0.540    vga/U12/CLK_OUT3
    SLICE_X23Y76         FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.339    -0.202    
                         clock uncertainty            0.201    -0.000    
    SLICE_X23Y76         FDRE (Hold_fdre_C_D)         0.038     0.038    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.131ns (13.282%)  route 0.855ns (86.718%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.541ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         0.672    -0.521    vga/CLK_OUT1
    SLICE_X36Y76         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.100    -0.421 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.477     0.057    vga/U12/flag
    SLICE_X25Y76         LUT5 (Prop_lut5_I0_O)        0.031     0.088 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.378     0.466    vga/U12/G[3]_i_1_n_0
    SLICE_X23Y75         FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.917    -0.541    vga/U12/CLK_OUT3
    SLICE_X23Y75         FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.339    -0.203    
                         clock uncertainty            0.201    -0.001    
    SLICE_X23Y75         FDRE (Hold_fdre_C_D)        -0.001    -0.002    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.128ns (12.403%)  route 0.904ns (87.597%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         0.672    -0.521    vga/CLK_OUT1
    SLICE_X36Y76         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.100    -0.421 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.427     0.006    vga/U12/flag
    SLICE_X28Y76         LUT4 (Prop_lut4_I1_O)        0.028     0.034 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.477     0.511    vga/U12/B[1]_i_1_n_0
    SLICE_X28Y75         FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.913    -0.545    vga/U12/CLK_OUT3
    SLICE_X28Y75         FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.339    -0.207    
                         clock uncertainty            0.201    -0.005    
    SLICE_X28Y75         FDRE (Hold_fdre_C_D)         0.040     0.035    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.511    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.132ns (13.027%)  route 0.881ns (86.973%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.540ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         0.672    -0.521    vga/CLK_OUT1
    SLICE_X36Y76         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.100    -0.421 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.479     0.059    vga/U12/flag
    SLICE_X24Y76         LUT4 (Prop_lut4_I0_O)        0.032     0.091 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.402     0.493    vga/U12/G[1]_i_1_n_0
    SLICE_X23Y76         FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.918    -0.540    vga/U12/CLK_OUT3
    SLICE_X23Y76         FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.339    -0.202    
                         clock uncertainty            0.201    -0.000    
    SLICE_X23Y76         FDRE (Hold_fdre_C_D)         0.001     0.001    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.493    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.132ns (12.387%)  route 0.934ns (87.613%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.540ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=278, routed)         0.672    -0.521    vga/CLK_OUT1
    SLICE_X36Y76         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.100    -0.421 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.479     0.059    vga/U12/flag
    SLICE_X24Y76         LUT4 (Prop_lut4_I0_O)        0.032     0.091 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.454     0.545    vga/U12/G[1]_i_1_n_0
    SLICE_X23Y76         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.918    -0.540    vga/U12/CLK_OUT3
    SLICE_X23Y76         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.202    
                         clock uncertainty            0.201    -0.000    
    SLICE_X23Y76         FDRE (Hold_fdre_C_D)         0.003     0.003    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.545    
  -------------------------------------------------------------------
                         slack                                  0.542    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       11.388ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.477ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.388ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.657ns  (logic 0.330ns (4.310%)  route 7.327ns (95.690%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 118.656 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.739ns = ( 98.261 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.855    98.261    clk_cpu
    SLICE_X1Y23          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.204    98.465 f  rst_all_reg/Q
                         net (fo=1326, routed)        6.995   105.459    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y93          LUT4 (Prop_lut4_I0_O)        0.126   105.585 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.333   105.918    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X3Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.562   118.656    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[13]/C
                         clock pessimism             -0.832   117.825    
                         clock uncertainty           -0.215   117.610    
    SLICE_X3Y94          FDRE (Setup_fdre_C_R)       -0.304   117.306    DISPLAY/P2S_LED/buff_reg[13]
  -------------------------------------------------------------------
                         required time                        117.306    
                         arrival time                        -105.918    
  -------------------------------------------------------------------
                         slack                                 11.388    

Slack (MET) :             11.388ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.657ns  (logic 0.330ns (4.310%)  route 7.327ns (95.690%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 118.656 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.739ns = ( 98.261 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.855    98.261    clk_cpu
    SLICE_X1Y23          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.204    98.465 f  rst_all_reg/Q
                         net (fo=1326, routed)        6.995   105.459    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y93          LUT4 (Prop_lut4_I0_O)        0.126   105.585 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.333   105.918    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X3Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.562   118.656    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/C
                         clock pessimism             -0.832   117.825    
                         clock uncertainty           -0.215   117.610    
    SLICE_X3Y94          FDRE (Setup_fdre_C_R)       -0.304   117.306    DISPLAY/P2S_LED/buff_reg[16]
  -------------------------------------------------------------------
                         required time                        117.306    
                         arrival time                        -105.918    
  -------------------------------------------------------------------
                         slack                                 11.388    

Slack (MET) :             11.388ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.657ns  (logic 0.330ns (4.310%)  route 7.327ns (95.690%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 118.656 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.739ns = ( 98.261 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.855    98.261    clk_cpu
    SLICE_X1Y23          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.204    98.465 f  rst_all_reg/Q
                         net (fo=1326, routed)        6.995   105.459    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y93          LUT4 (Prop_lut4_I0_O)        0.126   105.585 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.333   105.918    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X3Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.562   118.656    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/C
                         clock pessimism             -0.832   117.825    
                         clock uncertainty           -0.215   117.610    
    SLICE_X3Y94          FDRE (Setup_fdre_C_R)       -0.304   117.306    DISPLAY/P2S_LED/buff_reg[8]
  -------------------------------------------------------------------
                         required time                        117.306    
                         arrival time                        -105.918    
  -------------------------------------------------------------------
                         slack                                 11.388    

Slack (MET) :             11.388ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.657ns  (logic 0.330ns (4.310%)  route 7.327ns (95.690%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 118.656 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.739ns = ( 98.261 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.855    98.261    clk_cpu
    SLICE_X1Y23          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.204    98.465 f  rst_all_reg/Q
                         net (fo=1326, routed)        6.995   105.459    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y93          LUT4 (Prop_lut4_I0_O)        0.126   105.585 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.333   105.918    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X3Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.562   118.656    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[9]/C
                         clock pessimism             -0.832   117.825    
                         clock uncertainty           -0.215   117.610    
    SLICE_X3Y94          FDRE (Setup_fdre_C_R)       -0.304   117.306    DISPLAY/P2S_LED/buff_reg[9]
  -------------------------------------------------------------------
                         required time                        117.306    
                         arrival time                        -105.918    
  -------------------------------------------------------------------
                         slack                                 11.388    

Slack (MET) :             11.411ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.657ns  (logic 0.330ns (4.310%)  route 7.327ns (95.690%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 118.656 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.739ns = ( 98.261 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.855    98.261    clk_cpu
    SLICE_X1Y23          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.204    98.465 f  rst_all_reg/Q
                         net (fo=1326, routed)        6.995   105.459    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y93          LUT4 (Prop_lut4_I0_O)        0.126   105.585 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.333   105.918    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X2Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.562   118.656    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[10]/C
                         clock pessimism             -0.832   117.825    
                         clock uncertainty           -0.215   117.610    
    SLICE_X2Y94          FDRE (Setup_fdre_C_R)       -0.281   117.329    DISPLAY/P2S_LED/buff_reg[10]
  -------------------------------------------------------------------
                         required time                        117.329    
                         arrival time                        -105.918    
  -------------------------------------------------------------------
                         slack                                 11.411    

Slack (MET) :             11.411ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.657ns  (logic 0.330ns (4.310%)  route 7.327ns (95.690%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 118.656 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.739ns = ( 98.261 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.855    98.261    clk_cpu
    SLICE_X1Y23          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.204    98.465 f  rst_all_reg/Q
                         net (fo=1326, routed)        6.995   105.459    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y93          LUT4 (Prop_lut4_I0_O)        0.126   105.585 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.333   105.918    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X2Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.562   118.656    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[11]/C
                         clock pessimism             -0.832   117.825    
                         clock uncertainty           -0.215   117.610    
    SLICE_X2Y94          FDRE (Setup_fdre_C_R)       -0.281   117.329    DISPLAY/P2S_LED/buff_reg[11]
  -------------------------------------------------------------------
                         required time                        117.329    
                         arrival time                        -105.918    
  -------------------------------------------------------------------
                         slack                                 11.411    

Slack (MET) :             11.411ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.657ns  (logic 0.330ns (4.310%)  route 7.327ns (95.690%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 118.656 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.739ns = ( 98.261 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.855    98.261    clk_cpu
    SLICE_X1Y23          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.204    98.465 f  rst_all_reg/Q
                         net (fo=1326, routed)        6.995   105.459    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y93          LUT4 (Prop_lut4_I0_O)        0.126   105.585 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.333   105.918    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X2Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.562   118.656    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[12]/C
                         clock pessimism             -0.832   117.825    
                         clock uncertainty           -0.215   117.610    
    SLICE_X2Y94          FDRE (Setup_fdre_C_R)       -0.281   117.329    DISPLAY/P2S_LED/buff_reg[12]
  -------------------------------------------------------------------
                         required time                        117.329    
                         arrival time                        -105.918    
  -------------------------------------------------------------------
                         slack                                 11.411    

Slack (MET) :             11.415ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.733ns  (logic 0.330ns (4.267%)  route 7.403ns (95.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 118.656 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.739ns = ( 98.261 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.855    98.261    clk_cpu
    SLICE_X1Y23          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.204    98.465 f  rst_all_reg/Q
                         net (fo=1326, routed)        6.985   105.450    DISPLAY/P2S_LED/rst_all
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.126   105.576 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.418   105.994    DISPLAY/P2S_LED/buff_0
    SLICE_X3Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.562   118.656    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[13]/C
                         clock pessimism             -0.832   117.825    
                         clock uncertainty           -0.215   117.610    
    SLICE_X3Y94          FDRE (Setup_fdre_C_CE)      -0.201   117.409    DISPLAY/P2S_LED/buff_reg[13]
  -------------------------------------------------------------------
                         required time                        117.409    
                         arrival time                        -105.994    
  -------------------------------------------------------------------
                         slack                                 11.415    

Slack (MET) :             11.415ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.733ns  (logic 0.330ns (4.267%)  route 7.403ns (95.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 118.656 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.739ns = ( 98.261 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.855    98.261    clk_cpu
    SLICE_X1Y23          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.204    98.465 f  rst_all_reg/Q
                         net (fo=1326, routed)        6.985   105.450    DISPLAY/P2S_LED/rst_all
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.126   105.576 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.418   105.994    DISPLAY/P2S_LED/buff_0
    SLICE_X3Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.562   118.656    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/C
                         clock pessimism             -0.832   117.825    
                         clock uncertainty           -0.215   117.610    
    SLICE_X3Y94          FDRE (Setup_fdre_C_CE)      -0.201   117.409    DISPLAY/P2S_LED/buff_reg[16]
  -------------------------------------------------------------------
                         required time                        117.409    
                         arrival time                        -105.994    
  -------------------------------------------------------------------
                         slack                                 11.415    

Slack (MET) :             11.415ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.733ns  (logic 0.330ns (4.267%)  route 7.403ns (95.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 118.656 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.739ns = ( 98.261 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.855    98.261    clk_cpu
    SLICE_X1Y23          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.204    98.465 f  rst_all_reg/Q
                         net (fo=1326, routed)        6.985   105.450    DISPLAY/P2S_LED/rst_all
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.126   105.576 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.418   105.994    DISPLAY/P2S_LED/buff_0
    SLICE_X3Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.562   118.656    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/C
                         clock pessimism             -0.832   117.825    
                         clock uncertainty           -0.215   117.610    
    SLICE_X3Y94          FDRE (Setup_fdre_C_CE)      -0.201   117.409    DISPLAY/P2S_LED/buff_reg[8]
  -------------------------------------------------------------------
                         required time                        117.409    
                         arrival time                        -105.994    
  -------------------------------------------------------------------
                         slack                                 11.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.477ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.931ns  (logic 0.091ns (2.315%)  route 3.840ns (97.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.768    -0.425    clk_cpu
    SLICE_X1Y23          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.091    -0.334 r  rst_all_reg/Q
                         net (fo=1326, routed)        3.840     3.507    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y89          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.966    -0.492    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y89          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.339    -0.154    
                         clock uncertainty            0.215     0.061    
    SLICE_X2Y89          FDRE (Hold_fdre_C_R)        -0.032     0.029    DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           3.507    
  -------------------------------------------------------------------
                         slack                                  3.477    

Slack (MET) :             3.516ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.091ns (2.304%)  route 3.859ns (97.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.768    -0.425    clk_cpu
    SLICE_X1Y23          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.091    -0.334 r  rst_all_reg/Q
                         net (fo=1326, routed)        3.859     3.525    DISPLAY/rst_all
    SLICE_X4Y91          FDRE                                         r  DISPLAY/clk_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.966    -0.492    DISPLAY/CLK_OUT3
    SLICE_X4Y91          FDRE                                         r  DISPLAY/clk_count_reg[0]/C
                         clock pessimism              0.339    -0.154    
                         clock uncertainty            0.215     0.061    
    SLICE_X4Y91          FDRE (Hold_fdre_C_R)        -0.052     0.009    DISPLAY/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           3.525    
  -------------------------------------------------------------------
                         slack                                  3.516    

Slack (MET) :             3.516ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.091ns (2.304%)  route 3.859ns (97.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.768    -0.425    clk_cpu
    SLICE_X1Y23          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.091    -0.334 r  rst_all_reg/Q
                         net (fo=1326, routed)        3.859     3.525    DISPLAY/rst_all
    SLICE_X4Y91          FDRE                                         r  DISPLAY/clk_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.966    -0.492    DISPLAY/CLK_OUT3
    SLICE_X4Y91          FDRE                                         r  DISPLAY/clk_count_reg[1]/C
                         clock pessimism              0.339    -0.154    
                         clock uncertainty            0.215     0.061    
    SLICE_X4Y91          FDRE (Hold_fdre_C_R)        -0.052     0.009    DISPLAY/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           3.525    
  -------------------------------------------------------------------
                         slack                                  3.516    

Slack (MET) :             3.516ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.091ns (2.304%)  route 3.859ns (97.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.768    -0.425    clk_cpu
    SLICE_X1Y23          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.091    -0.334 r  rst_all_reg/Q
                         net (fo=1326, routed)        3.859     3.525    DISPLAY/rst_all
    SLICE_X4Y91          FDRE                                         r  DISPLAY/clk_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.966    -0.492    DISPLAY/CLK_OUT3
    SLICE_X4Y91          FDRE                                         r  DISPLAY/clk_count_reg[2]/C
                         clock pessimism              0.339    -0.154    
                         clock uncertainty            0.215     0.061    
    SLICE_X4Y91          FDRE (Hold_fdre_C_R)        -0.052     0.009    DISPLAY/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           3.525    
  -------------------------------------------------------------------
                         slack                                  3.516    

Slack (MET) :             3.516ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.091ns (2.304%)  route 3.859ns (97.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.768    -0.425    clk_cpu
    SLICE_X1Y23          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.091    -0.334 r  rst_all_reg/Q
                         net (fo=1326, routed)        3.859     3.525    DISPLAY/rst_all
    SLICE_X4Y91          FDRE                                         r  DISPLAY/clk_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.966    -0.492    DISPLAY/CLK_OUT3
    SLICE_X4Y91          FDRE                                         r  DISPLAY/clk_count_reg[3]/C
                         clock pessimism              0.339    -0.154    
                         clock uncertainty            0.215     0.061    
    SLICE_X4Y91          FDRE (Hold_fdre_C_R)        -0.052     0.009    DISPLAY/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           3.525    
  -------------------------------------------------------------------
                         slack                                  3.516    

Slack (MET) :             3.548ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 0.157ns (3.909%)  route 3.860ns (96.091%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.768    -0.425    clk_cpu
    SLICE_X1Y23          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.091    -0.334 f  rst_all_reg/Q
                         net (fo=1326, routed)        3.716     3.382    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y89          LUT2 (Prop_lut2_I0_O)        0.066     3.448 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.144     3.592    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X3Y86          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.963    -0.495    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y86          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[21]/C
                         clock pessimism              0.339    -0.157    
                         clock uncertainty            0.215     0.058    
    SLICE_X3Y86          FDRE (Hold_fdre_C_R)        -0.014     0.044    DISPLAY/P2S_SEG/buff_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           3.592    
  -------------------------------------------------------------------
                         slack                                  3.548    

Slack (MET) :             3.548ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 0.157ns (3.909%)  route 3.860ns (96.091%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.768    -0.425    clk_cpu
    SLICE_X1Y23          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.091    -0.334 f  rst_all_reg/Q
                         net (fo=1326, routed)        3.716     3.382    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y89          LUT2 (Prop_lut2_I0_O)        0.066     3.448 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.144     3.592    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X3Y86          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.963    -0.495    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y86          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[29]/C
                         clock pessimism              0.339    -0.157    
                         clock uncertainty            0.215     0.058    
    SLICE_X3Y86          FDRE (Hold_fdre_C_R)        -0.014     0.044    DISPLAY/P2S_SEG/buff_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           3.592    
  -------------------------------------------------------------------
                         slack                                  3.548    

Slack (MET) :             3.548ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[45]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 0.157ns (3.909%)  route 3.860ns (96.091%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.768    -0.425    clk_cpu
    SLICE_X1Y23          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.091    -0.334 f  rst_all_reg/Q
                         net (fo=1326, routed)        3.716     3.382    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y89          LUT2 (Prop_lut2_I0_O)        0.066     3.448 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.144     3.592    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X3Y86          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[45]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.963    -0.495    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y86          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[45]/C
                         clock pessimism              0.339    -0.157    
                         clock uncertainty            0.215     0.058    
    SLICE_X3Y86          FDRE (Hold_fdre_C_R)        -0.014     0.044    DISPLAY/P2S_SEG/buff_reg[45]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           3.592    
  -------------------------------------------------------------------
                         slack                                  3.548    

Slack (MET) :             3.548ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[53]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 0.157ns (3.909%)  route 3.860ns (96.091%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.768    -0.425    clk_cpu
    SLICE_X1Y23          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.091    -0.334 f  rst_all_reg/Q
                         net (fo=1326, routed)        3.716     3.382    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y89          LUT2 (Prop_lut2_I0_O)        0.066     3.448 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.144     3.592    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X3Y86          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[53]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.963    -0.495    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y86          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[53]/C
                         clock pessimism              0.339    -0.157    
                         clock uncertainty            0.215     0.058    
    SLICE_X3Y86          FDRE (Hold_fdre_C_R)        -0.014     0.044    DISPLAY/P2S_SEG/buff_reg[53]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           3.592    
  -------------------------------------------------------------------
                         slack                                  3.548    

Slack (MET) :             3.548ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[64]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 0.157ns (3.909%)  route 3.860ns (96.091%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.768    -0.425    clk_cpu
    SLICE_X1Y23          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.091    -0.334 f  rst_all_reg/Q
                         net (fo=1326, routed)        3.716     3.382    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y89          LUT2 (Prop_lut2_I0_O)        0.066     3.448 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.144     3.592    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X3Y86          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[64]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.963    -0.495    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y86          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[64]/C
                         clock pessimism              0.339    -0.157    
                         clock uncertainty            0.215     0.058    
    SLICE_X3Y86          FDRE (Hold_fdre_C_R)        -0.014     0.044    DISPLAY/P2S_SEG/buff_reg[64]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           3.592    
  -------------------------------------------------------------------
                         slack                                  3.548    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       43.257ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.257ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[1][17]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.771ns  (logic 0.204ns (2.625%)  route 7.567ns (97.375%))
  Logic Levels:           0  
  Clock Path Skew:        1.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.364ns = ( 50.364 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.739ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.855    -1.739    clk_cpu
    SLICE_X1Y23          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.204    -1.535 f  rst_all_reg/Q
                         net (fo=1326, routed)        7.567     6.032    core/register/rst_all
    SLICE_X17Y51         FDCE                                         f  core/register/register_reg[1][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.858 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.506    50.364    core/register/debug_clk
    SLICE_X17Y51         FDCE                                         r  core/register/register_reg[1][17]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.675    
                         clock uncertainty           -0.095    49.580    
    SLICE_X17Y51         FDCE (Recov_fdce_C_CLR)     -0.291    49.289    core/register/register_reg[1][17]
  -------------------------------------------------------------------
                         required time                         49.289    
                         arrival time                          -6.032    
  -------------------------------------------------------------------
                         slack                                 43.257    

Slack (MET) :             43.314ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[13][20]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.771ns  (logic 0.204ns (2.625%)  route 7.567ns (97.375%))
  Logic Levels:           0  
  Clock Path Skew:        1.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.364ns = ( 50.364 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.739ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.855    -1.739    clk_cpu
    SLICE_X1Y23          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.204    -1.535 f  rst_all_reg/Q
                         net (fo=1326, routed)        7.567     6.032    core/register/rst_all
    SLICE_X16Y51         FDCE                                         f  core/register/register_reg[13][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.858 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.506    50.364    core/register/debug_clk
    SLICE_X16Y51         FDCE                                         r  core/register/register_reg[13][20]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.675    
                         clock uncertainty           -0.095    49.580    
    SLICE_X16Y51         FDCE (Recov_fdce_C_CLR)     -0.234    49.346    core/register/register_reg[13][20]
  -------------------------------------------------------------------
                         required time                         49.346    
                         arrival time                          -6.032    
  -------------------------------------------------------------------
                         slack                                 43.314    

Slack (MET) :             43.314ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[13][3]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.771ns  (logic 0.204ns (2.625%)  route 7.567ns (97.375%))
  Logic Levels:           0  
  Clock Path Skew:        1.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.364ns = ( 50.364 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.739ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.855    -1.739    clk_cpu
    SLICE_X1Y23          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.204    -1.535 f  rst_all_reg/Q
                         net (fo=1326, routed)        7.567     6.032    core/register/rst_all
    SLICE_X16Y51         FDCE                                         f  core/register/register_reg[13][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.858 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.506    50.364    core/register/debug_clk
    SLICE_X16Y51         FDCE                                         r  core/register/register_reg[13][3]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.675    
                         clock uncertainty           -0.095    49.580    
    SLICE_X16Y51         FDCE (Recov_fdce_C_CLR)     -0.234    49.346    core/register/register_reg[13][3]
  -------------------------------------------------------------------
                         required time                         49.346    
                         arrival time                          -6.032    
  -------------------------------------------------------------------
                         slack                                 43.314    

Slack (MET) :             43.314ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[13][8]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.771ns  (logic 0.204ns (2.625%)  route 7.567ns (97.375%))
  Logic Levels:           0  
  Clock Path Skew:        1.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.364ns = ( 50.364 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.739ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.855    -1.739    clk_cpu
    SLICE_X1Y23          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.204    -1.535 f  rst_all_reg/Q
                         net (fo=1326, routed)        7.567     6.032    core/register/rst_all
    SLICE_X16Y51         FDCE                                         f  core/register/register_reg[13][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.858 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.506    50.364    core/register/debug_clk
    SLICE_X16Y51         FDCE                                         r  core/register/register_reg[13][8]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.675    
                         clock uncertainty           -0.095    49.580    
    SLICE_X16Y51         FDCE (Recov_fdce_C_CLR)     -0.234    49.346    core/register/register_reg[13][8]
  -------------------------------------------------------------------
                         required time                         49.346    
                         arrival time                          -6.032    
  -------------------------------------------------------------------
                         slack                                 43.314    

Slack (MET) :             43.474ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[14][10]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.555ns  (logic 0.204ns (2.700%)  route 7.351ns (97.300%))
  Logic Levels:           0  
  Clock Path Skew:        1.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.365ns = ( 50.365 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.739ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.855    -1.739    clk_cpu
    SLICE_X1Y23          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.204    -1.535 f  rst_all_reg/Q
                         net (fo=1326, routed)        7.351     5.816    core/register/rst_all
    SLICE_X15Y51         FDCE                                         f  core/register/register_reg[14][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.858 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.507    50.365    core/register/debug_clk
    SLICE_X15Y51         FDCE                                         r  core/register/register_reg[14][10]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.676    
                         clock uncertainty           -0.095    49.581    
    SLICE_X15Y51         FDCE (Recov_fdce_C_CLR)     -0.291    49.290    core/register/register_reg[14][10]
  -------------------------------------------------------------------
                         required time                         49.290    
                         arrival time                          -5.816    
  -------------------------------------------------------------------
                         slack                                 43.474    

Slack (MET) :             43.478ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[15][0]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.551ns  (logic 0.204ns (2.702%)  route 7.347ns (97.298%))
  Logic Levels:           0  
  Clock Path Skew:        1.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.365ns = ( 50.365 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.739ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.855    -1.739    clk_cpu
    SLICE_X1Y23          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.204    -1.535 f  rst_all_reg/Q
                         net (fo=1326, routed)        7.347     5.812    core/register/rst_all
    SLICE_X13Y54         FDCE                                         f  core/register/register_reg[15][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.858 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.507    50.365    core/register/debug_clk
    SLICE_X13Y54         FDCE                                         r  core/register/register_reg[15][0]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.676    
                         clock uncertainty           -0.095    49.581    
    SLICE_X13Y54         FDCE (Recov_fdce_C_CLR)     -0.291    49.290    core/register/register_reg[15][0]
  -------------------------------------------------------------------
                         required time                         49.290    
                         arrival time                          -5.812    
  -------------------------------------------------------------------
                         slack                                 43.478    

Slack (MET) :             43.478ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[15][12]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.551ns  (logic 0.204ns (2.702%)  route 7.347ns (97.298%))
  Logic Levels:           0  
  Clock Path Skew:        1.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.365ns = ( 50.365 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.739ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.855    -1.739    clk_cpu
    SLICE_X1Y23          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.204    -1.535 f  rst_all_reg/Q
                         net (fo=1326, routed)        7.347     5.812    core/register/rst_all
    SLICE_X13Y54         FDCE                                         f  core/register/register_reg[15][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.858 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.507    50.365    core/register/debug_clk
    SLICE_X13Y54         FDCE                                         r  core/register/register_reg[15][12]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.676    
                         clock uncertainty           -0.095    49.581    
    SLICE_X13Y54         FDCE (Recov_fdce_C_CLR)     -0.291    49.290    core/register/register_reg[15][12]
  -------------------------------------------------------------------
                         required time                         49.290    
                         arrival time                          -5.812    
  -------------------------------------------------------------------
                         slack                                 43.478    

Slack (MET) :             43.478ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[15][14]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.551ns  (logic 0.204ns (2.702%)  route 7.347ns (97.298%))
  Logic Levels:           0  
  Clock Path Skew:        1.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.365ns = ( 50.365 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.739ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.855    -1.739    clk_cpu
    SLICE_X1Y23          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.204    -1.535 f  rst_all_reg/Q
                         net (fo=1326, routed)        7.347     5.812    core/register/rst_all
    SLICE_X13Y54         FDCE                                         f  core/register/register_reg[15][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.858 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.507    50.365    core/register/debug_clk
    SLICE_X13Y54         FDCE                                         r  core/register/register_reg[15][14]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.676    
                         clock uncertainty           -0.095    49.581    
    SLICE_X13Y54         FDCE (Recov_fdce_C_CLR)     -0.291    49.290    core/register/register_reg[15][14]
  -------------------------------------------------------------------
                         required time                         49.290    
                         arrival time                          -5.812    
  -------------------------------------------------------------------
                         slack                                 43.478    

Slack (MET) :             43.478ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[15][20]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.551ns  (logic 0.204ns (2.702%)  route 7.347ns (97.298%))
  Logic Levels:           0  
  Clock Path Skew:        1.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.365ns = ( 50.365 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.739ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.855    -1.739    clk_cpu
    SLICE_X1Y23          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.204    -1.535 f  rst_all_reg/Q
                         net (fo=1326, routed)        7.347     5.812    core/register/rst_all
    SLICE_X13Y54         FDCE                                         f  core/register/register_reg[15][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.858 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.507    50.365    core/register/debug_clk
    SLICE_X13Y54         FDCE                                         r  core/register/register_reg[15][20]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.676    
                         clock uncertainty           -0.095    49.581    
    SLICE_X13Y54         FDCE (Recov_fdce_C_CLR)     -0.291    49.290    core/register/register_reg[15][20]
  -------------------------------------------------------------------
                         required time                         49.290    
                         arrival time                          -5.812    
  -------------------------------------------------------------------
                         slack                                 43.478    

Slack (MET) :             43.478ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[15][21]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.551ns  (logic 0.204ns (2.702%)  route 7.347ns (97.298%))
  Logic Levels:           0  
  Clock Path Skew:        1.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.365ns = ( 50.365 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.739ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.855    -1.739    clk_cpu
    SLICE_X1Y23          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.204    -1.535 f  rst_all_reg/Q
                         net (fo=1326, routed)        7.347     5.812    core/register/rst_all
    SLICE_X13Y54         FDCE                                         f  core/register/register_reg[15][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.858 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.507    50.365    core/register/debug_clk
    SLICE_X13Y54         FDCE                                         r  core/register/register_reg[15][21]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.676    
                         clock uncertainty           -0.095    49.581    
    SLICE_X13Y54         FDCE (Recov_fdce_C_CLR)     -0.291    49.290    core/register/register_reg[15][21]
  -------------------------------------------------------------------
                         required time                         49.290    
                         arrival time                          -5.812    
  -------------------------------------------------------------------
                         slack                                 43.478    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[13]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 0.091ns (5.765%)  route 1.488ns (94.235%))
  Logic Levels:           0  
  Clock Path Skew:        1.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.731ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.768    -0.425    clk_cpu
    SLICE_X1Y23          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.091    -0.334 f  rst_all_reg/Q
                         net (fo=1326, routed)        1.488     1.154    core/reg_MEM_WB/rst_all
    SLICE_X4Y37          FDCE                                         f  core/reg_MEM_WB/IR_WB_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.035     0.731    core/reg_MEM_WB/debug_clk
    SLICE_X4Y37          FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[13]/C
                         clock pessimism              0.266     0.997    
    SLICE_X4Y37          FDCE (Remov_fdce_C_CLR)     -0.107     0.890    core/reg_MEM_WB/IR_WB_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[13]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 0.091ns (5.765%)  route 1.488ns (94.235%))
  Logic Levels:           0  
  Clock Path Skew:        1.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.731ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.768    -0.425    clk_cpu
    SLICE_X1Y23          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.091    -0.334 f  rst_all_reg/Q
                         net (fo=1326, routed)        1.488     1.154    core/reg_MEM_WB/rst_all
    SLICE_X4Y37          FDCE                                         f  core/reg_MEM_WB/PCurrent_WB_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.035     0.731    core/reg_MEM_WB/debug_clk
    SLICE_X4Y37          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[13]/C
                         clock pessimism              0.266     0.997    
    SLICE_X4Y37          FDCE (Remov_fdce_C_CLR)     -0.107     0.890    core/reg_MEM_WB/PCurrent_WB_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[1]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 0.091ns (5.025%)  route 1.720ns (94.975%))
  Logic Levels:           0  
  Clock Path Skew:        1.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.768    -0.425    clk_cpu
    SLICE_X1Y23          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.091    -0.334 f  rst_all_reg/Q
                         net (fo=1326, routed)        1.720     1.387    core/reg_ID_EX/rst_all
    SLICE_X6Y47          FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.040     0.736    core/reg_ID_EX/debug_clk
    SLICE_X6Y47          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[1]/C
                         clock pessimism              0.266     1.002    
    SLICE_X6Y47          FDCE (Remov_fdce_C_CLR)     -0.088     0.914    core/reg_ID_EX/PCurrent_EX_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[3]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 0.091ns (5.025%)  route 1.720ns (94.975%))
  Logic Levels:           0  
  Clock Path Skew:        1.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.768    -0.425    clk_cpu
    SLICE_X1Y23          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.091    -0.334 f  rst_all_reg/Q
                         net (fo=1326, routed)        1.720     1.387    core/reg_ID_EX/rst_all
    SLICE_X6Y47          FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.040     0.736    core/reg_ID_EX/debug_clk
    SLICE_X6Y47          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[3]/C
                         clock pessimism              0.266     1.002    
    SLICE_X6Y47          FDCE (Remov_fdce_C_CLR)     -0.088     0.914    core/reg_ID_EX/PCurrent_EX_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[4]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 0.091ns (5.025%)  route 1.720ns (94.975%))
  Logic Levels:           0  
  Clock Path Skew:        1.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.768    -0.425    clk_cpu
    SLICE_X1Y23          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.091    -0.334 f  rst_all_reg/Q
                         net (fo=1326, routed)        1.720     1.387    core/reg_ID_EX/rst_all
    SLICE_X6Y47          FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.040     0.736    core/reg_ID_EX/debug_clk
    SLICE_X6Y47          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[4]/C
                         clock pessimism              0.266     1.002    
    SLICE_X6Y47          FDCE (Remov_fdce_C_CLR)     -0.088     0.914    core/reg_ID_EX/PCurrent_EX_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/PCurrent_MEM_reg[1]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.823ns  (logic 0.091ns (4.991%)  route 1.732ns (95.009%))
  Logic Levels:           0  
  Clock Path Skew:        1.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.702ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.768    -0.425    clk_cpu
    SLICE_X1Y23          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.091    -0.334 f  rst_all_reg/Q
                         net (fo=1326, routed)        1.732     1.399    core/reg_EXE_MEM/rst_all
    SLICE_X8Y39          FDCE                                         f  core/reg_EXE_MEM/PCurrent_MEM_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.006     0.702    core/reg_EXE_MEM/debug_clk
    SLICE_X8Y39          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[1]/C
                         clock pessimism              0.266     0.968    
    SLICE_X8Y39          FDCE (Remov_fdce_C_CLR)     -0.088     0.880    core/reg_EXE_MEM/PCurrent_MEM_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[21]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.091ns (4.815%)  route 1.799ns (95.185%))
  Logic Levels:           0  
  Clock Path Skew:        1.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.735ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.768    -0.425    clk_cpu
    SLICE_X1Y23          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.091    -0.334 f  rst_all_reg/Q
                         net (fo=1326, routed)        1.799     1.465    core/reg_ID_EX/rst_all
    SLICE_X6Y43          FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.039     0.735    core/reg_ID_EX/debug_clk
    SLICE_X6Y43          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[21]/C
                         clock pessimism              0.266     1.001    
    SLICE_X6Y43          FDCE (Remov_fdce_C_CLR)     -0.088     0.913    core/reg_ID_EX/PCurrent_EX_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[2]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 0.091ns (4.703%)  route 1.844ns (95.297%))
  Logic Levels:           0  
  Clock Path Skew:        1.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.702ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.768    -0.425    clk_cpu
    SLICE_X1Y23          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.091    -0.334 f  rst_all_reg/Q
                         net (fo=1326, routed)        1.844     1.510    core/reg_MEM_WB/rst_all
    SLICE_X10Y39         FDCE                                         f  core/reg_MEM_WB/PCurrent_WB_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.006     0.702    core/reg_MEM_WB/debug_clk
    SLICE_X10Y39         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[2]/C
                         clock pessimism              0.266     0.968    
    SLICE_X10Y39         FDCE (Remov_fdce_C_CLR)     -0.088     0.880    core/reg_MEM_WB/PCurrent_WB_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[2]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.091ns (4.604%)  route 1.885ns (95.396%))
  Logic Levels:           0  
  Clock Path Skew:        1.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.735ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.768    -0.425    clk_cpu
    SLICE_X1Y23          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.091    -0.334 f  rst_all_reg/Q
                         net (fo=1326, routed)        1.885     1.552    core/reg_ID_EX/rst_all
    SLICE_X6Y45          FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.039     0.735    core/reg_ID_EX/debug_clk
    SLICE_X6Y45          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[2]/C
                         clock pessimism              0.266     1.001    
    SLICE_X6Y45          FDCE (Remov_fdce_C_CLR)     -0.088     0.913    core/reg_ID_EX/PCurrent_EX_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[6]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.091ns (4.604%)  route 1.885ns (95.396%))
  Logic Levels:           0  
  Clock Path Skew:        1.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.735ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.768    -0.425    clk_cpu
    SLICE_X1Y23          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.091    -0.334 f  rst_all_reg/Q
                         net (fo=1326, routed)        1.885     1.552    core/reg_ID_EX/rst_all
    SLICE_X6Y45          FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.039     0.735    core/reg_ID_EX/debug_clk
    SLICE_X6Y45          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[6]/C
                         clock pessimism              0.266     1.001    
    SLICE_X6Y45          FDCE (Remov_fdce_C_CLR)     -0.088     0.913    core/reg_ID_EX/PCurrent_EX_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.639    





