{"Source Block": ["oh/elink/hdl/emaxi.v@447:457@HdlStmAssign", "   \n   assign    m_axi_araddr[31:0]   = rxrd_dstaddr[31:0];\n   assign    m_axi_arsize[2:0]    = {1'b0, rxrd_datamode[1:0]};\n   assign    m_axi_arlen[7:0]     = 8'd0;\n   assign    m_axi_arvalid        = rxrd_access & ~readinfo_full;\n   assign    rxrd_wait            = readinfo_full | ~m_axi_arready;\n   \n   //#########################################################################\n   //Read response channel\n   //#########################################################################\n\n"], "Clone Blocks": [["oh/elink/hdl/emaxi.v@445:455", "   //Read address channel\n   //#########################################################################\n   \n   assign    m_axi_araddr[31:0]   = rxrd_dstaddr[31:0];\n   assign    m_axi_arsize[2:0]    = {1'b0, rxrd_datamode[1:0]};\n   assign    m_axi_arlen[7:0]     = 8'd0;\n   assign    m_axi_arvalid        = rxrd_access & ~readinfo_full;\n   assign    rxrd_wait            = readinfo_full | ~m_axi_arready;\n   \n   //#########################################################################\n   //Read response channel\n"], ["oh/elink/hdl/emaxi.v@443:453", "\n   //#########################################################################\n   //Read address channel\n   //#########################################################################\n   \n   assign    m_axi_araddr[31:0]   = rxrd_dstaddr[31:0];\n   assign    m_axi_arsize[2:0]    = {1'b0, rxrd_datamode[1:0]};\n   assign    m_axi_arlen[7:0]     = 8'd0;\n   assign    m_axi_arvalid        = rxrd_access & ~readinfo_full;\n   assign    rxrd_wait            = readinfo_full | ~m_axi_arready;\n   \n"], ["oh/elink/hdl/emaxi.v@444:454", "   //#########################################################################\n   //Read address channel\n   //#########################################################################\n   \n   assign    m_axi_araddr[31:0]   = rxrd_dstaddr[31:0];\n   assign    m_axi_arsize[2:0]    = {1'b0, rxrd_datamode[1:0]};\n   assign    m_axi_arlen[7:0]     = 8'd0;\n   assign    m_axi_arvalid        = rxrd_access & ~readinfo_full;\n   assign    rxrd_wait            = readinfo_full | ~m_axi_arready;\n   \n   //#########################################################################\n"], ["oh/elink/hdl/emaxi.v@446:456", "   //#########################################################################\n   \n   assign    m_axi_araddr[31:0]   = rxrd_dstaddr[31:0];\n   assign    m_axi_arsize[2:0]    = {1'b0, rxrd_datamode[1:0]};\n   assign    m_axi_arlen[7:0]     = 8'd0;\n   assign    m_axi_arvalid        = rxrd_access & ~readinfo_full;\n   assign    rxrd_wait            = readinfo_full | ~m_axi_arready;\n   \n   //#########################################################################\n   //Read response channel\n   //#########################################################################\n"]], "Diff Content": {"Delete": [[452, "   assign    rxrd_wait            = readinfo_full | ~m_axi_arready;\n"]], "Add": [[452, "   assign    m_axi_arlen[7:0]     = 8'd0;  \n"], [452, "   assign    m_axi_arvalid        = rxrd_access & ~fifo_prog_full;  \n"], [452, "   assign    rxrd_wait            = ~m_axi_arready | fifo_prog_full;\n"], [452, "   assign    fifo_wr_en           = m_axi_arvalid & m_axi_arready;\n"], [452, "   assign    fifo_rd_en           = m_axi_rvalid & ~txrr_wait;\n"]]}}