-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version"

-- DATE "03/25/2022 16:32:27"

-- 
-- Device: Altera EP4CE6E22C8 Package TQFP144
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
LIBRARY STD;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE STD.STANDARD.ALL;

ENTITY 	shumaguan4 IS
    PORT (
	segcs : OUT std_logic_vector(3 DOWNTO 0);
	Q : BUFFER STD.STANDARD.integer range 0 TO 9999;
	seg : OUT std_logic_vector(7 DOWNTO 0);
	key : IN std_logic;
	clk : IN std_logic
	);
END shumaguan4;

-- Design Ports Information
-- segcs[0]	=>  Location: PIN_34,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segcs[1]	=>  Location: PIN_33,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segcs[2]	=>  Location: PIN_32,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segcs[3]	=>  Location: PIN_31,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Q[0]	=>  Location: PIN_141,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Q[1]	=>  Location: PIN_142,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Q[2]	=>  Location: PIN_128,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Q[3]	=>  Location: PIN_129,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Q[4]	=>  Location: PIN_136,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Q[5]	=>  Location: PIN_138,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Q[6]	=>  Location: PIN_132,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Q[7]	=>  Location: PIN_137,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Q[8]	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Q[9]	=>  Location: PIN_127,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Q[10]	=>  Location: PIN_135,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Q[11]	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Q[12]	=>  Location: PIN_124,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Q[13]	=>  Location: PIN_133,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg[0]	=>  Location: PIN_30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg[1]	=>  Location: PIN_11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg[2]	=>  Location: PIN_7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg[3]	=>  Location: PIN_2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg[4]	=>  Location: PIN_1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg[5]	=>  Location: PIN_28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg[6]	=>  Location: PIN_10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg[7]	=>  Location: PIN_3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- key	=>  Location: PIN_91,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF shumaguan4 IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_segcs : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_Q : std_logic_vector(13 DOWNTO 0);
SIGNAL ww_seg : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_key : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \key~input_o\ : std_logic;
SIGNAL \segcs[0]~output_o\ : std_logic;
SIGNAL \segcs[1]~output_o\ : std_logic;
SIGNAL \segcs[2]~output_o\ : std_logic;
SIGNAL \segcs[3]~output_o\ : std_logic;
SIGNAL \Q[0]~output_o\ : std_logic;
SIGNAL \Q[1]~output_o\ : std_logic;
SIGNAL \Q[2]~output_o\ : std_logic;
SIGNAL \Q[3]~output_o\ : std_logic;
SIGNAL \Q[4]~output_o\ : std_logic;
SIGNAL \Q[5]~output_o\ : std_logic;
SIGNAL \Q[6]~output_o\ : std_logic;
SIGNAL \Q[7]~output_o\ : std_logic;
SIGNAL \Q[8]~output_o\ : std_logic;
SIGNAL \Q[9]~output_o\ : std_logic;
SIGNAL \Q[10]~output_o\ : std_logic;
SIGNAL \Q[11]~output_o\ : std_logic;
SIGNAL \Q[12]~output_o\ : std_logic;
SIGNAL \Q[13]~output_o\ : std_logic;
SIGNAL \seg[0]~output_o\ : std_logic;
SIGNAL \seg[1]~output_o\ : std_logic;
SIGNAL \seg[2]~output_o\ : std_logic;
SIGNAL \seg[3]~output_o\ : std_logic;
SIGNAL \seg[4]~output_o\ : std_logic;
SIGNAL \seg[5]~output_o\ : std_logic;
SIGNAL \seg[6]~output_o\ : std_logic;
SIGNAL \seg[7]~output_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \cnt_200Hz[0]~18_combout\ : std_logic;
SIGNAL \cnt_200Hz[16]~51\ : std_logic;
SIGNAL \cnt_200Hz[17]~52_combout\ : std_logic;
SIGNAL \LessThan1~1_combout\ : std_logic;
SIGNAL \LessThan1~0_combout\ : std_logic;
SIGNAL \LessThan1~2_combout\ : std_logic;
SIGNAL \LessThan1~3_combout\ : std_logic;
SIGNAL \cnt_200Hz[0]~19\ : std_logic;
SIGNAL \cnt_200Hz[1]~20_combout\ : std_logic;
SIGNAL \cnt_200Hz[1]~21\ : std_logic;
SIGNAL \cnt_200Hz[2]~22_combout\ : std_logic;
SIGNAL \cnt_200Hz[2]~23\ : std_logic;
SIGNAL \cnt_200Hz[3]~24_combout\ : std_logic;
SIGNAL \cnt_200Hz[3]~25\ : std_logic;
SIGNAL \cnt_200Hz[4]~26_combout\ : std_logic;
SIGNAL \cnt_200Hz[4]~27\ : std_logic;
SIGNAL \cnt_200Hz[5]~28_combout\ : std_logic;
SIGNAL \cnt_200Hz[5]~29\ : std_logic;
SIGNAL \cnt_200Hz[6]~30_combout\ : std_logic;
SIGNAL \cnt_200Hz[6]~31\ : std_logic;
SIGNAL \cnt_200Hz[7]~32_combout\ : std_logic;
SIGNAL \cnt_200Hz[7]~33\ : std_logic;
SIGNAL \cnt_200Hz[8]~34_combout\ : std_logic;
SIGNAL \cnt_200Hz[8]~35\ : std_logic;
SIGNAL \cnt_200Hz[9]~36_combout\ : std_logic;
SIGNAL \cnt_200Hz[9]~37\ : std_logic;
SIGNAL \cnt_200Hz[10]~38_combout\ : std_logic;
SIGNAL \cnt_200Hz[10]~39\ : std_logic;
SIGNAL \cnt_200Hz[11]~40_combout\ : std_logic;
SIGNAL \cnt_200Hz[11]~41\ : std_logic;
SIGNAL \cnt_200Hz[12]~42_combout\ : std_logic;
SIGNAL \cnt_200Hz[12]~43\ : std_logic;
SIGNAL \cnt_200Hz[13]~44_combout\ : std_logic;
SIGNAL \cnt_200Hz[13]~45\ : std_logic;
SIGNAL \cnt_200Hz[14]~46_combout\ : std_logic;
SIGNAL \cnt_200Hz[14]~47\ : std_logic;
SIGNAL \cnt_200Hz[15]~48_combout\ : std_logic;
SIGNAL \cnt_200Hz[15]~49\ : std_logic;
SIGNAL \cnt_200Hz[16]~50_combout\ : std_logic;
SIGNAL \LessThan2~5_combout\ : std_logic;
SIGNAL \LessThan2~4_combout\ : std_logic;
SIGNAL \LessThan2~8_combout\ : std_logic;
SIGNAL \LessThan2~9_combout\ : std_logic;
SIGNAL \LessThan2~7_combout\ : std_logic;
SIGNAL \LessThan2~6_combout\ : std_logic;
SIGNAL \LessThan3~0_combout\ : std_logic;
SIGNAL \FF~0_combout\ : std_logic;
SIGNAL \FF~7_combout\ : std_logic;
SIGNAL \LessThan4~0_combout\ : std_logic;
SIGNAL \LessThan4~1_combout\ : std_logic;
SIGNAL \LessThan4~2_combout\ : std_logic;
SIGNAL \LessThan4~3_combout\ : std_logic;
SIGNAL \LessThan4~4_combout\ : std_logic;
SIGNAL \FF~8_combout\ : std_logic;
SIGNAL \segcs_SIFNAL~0_combout\ : std_logic;
SIGNAL \FF~1_combout\ : std_logic;
SIGNAL \FF~2_combout\ : std_logic;
SIGNAL \FF~3_combout\ : std_logic;
SIGNAL \FF~4_combout\ : std_logic;
SIGNAL \FF~5_combout\ : std_logic;
SIGNAL \FF~6_combout\ : std_logic;
SIGNAL \segcs_SIFNAL~1_combout\ : std_logic;
SIGNAL \segcs_SIFNAL~2_combout\ : std_logic;
SIGNAL \segcs_SIFNAL~3_combout\ : std_logic;
SIGNAL \T[0]~25_combout\ : std_logic;
SIGNAL \T[0]~26\ : std_logic;
SIGNAL \T[1]~27_combout\ : std_logic;
SIGNAL \T[1]~28\ : std_logic;
SIGNAL \T[2]~29_combout\ : std_logic;
SIGNAL \T[2]~30\ : std_logic;
SIGNAL \T[3]~31_combout\ : std_logic;
SIGNAL \T[3]~32\ : std_logic;
SIGNAL \T[4]~33_combout\ : std_logic;
SIGNAL \T[4]~34\ : std_logic;
SIGNAL \T[5]~35_combout\ : std_logic;
SIGNAL \T[5]~36\ : std_logic;
SIGNAL \T[6]~37_combout\ : std_logic;
SIGNAL \T[6]~38\ : std_logic;
SIGNAL \T[7]~39_combout\ : std_logic;
SIGNAL \T[7]~40\ : std_logic;
SIGNAL \T[8]~41_combout\ : std_logic;
SIGNAL \T[8]~42\ : std_logic;
SIGNAL \T[9]~43_combout\ : std_logic;
SIGNAL \T[9]~44\ : std_logic;
SIGNAL \T[10]~45_combout\ : std_logic;
SIGNAL \T[10]~46\ : std_logic;
SIGNAL \T[11]~47_combout\ : std_logic;
SIGNAL \T[11]~48\ : std_logic;
SIGNAL \T[12]~49_combout\ : std_logic;
SIGNAL \T[12]~50\ : std_logic;
SIGNAL \T[13]~51_combout\ : std_logic;
SIGNAL \T[13]~52\ : std_logic;
SIGNAL \T[14]~53_combout\ : std_logic;
SIGNAL \T[14]~54\ : std_logic;
SIGNAL \T[15]~55_combout\ : std_logic;
SIGNAL \T[15]~56\ : std_logic;
SIGNAL \T[16]~57_combout\ : std_logic;
SIGNAL \T[16]~58\ : std_logic;
SIGNAL \T[17]~59_combout\ : std_logic;
SIGNAL \LessThan0~5_combout\ : std_logic;
SIGNAL \LessThan0~2_combout\ : std_logic;
SIGNAL \LessThan0~3_combout\ : std_logic;
SIGNAL \LessThan0~4_combout\ : std_logic;
SIGNAL \T[17]~60\ : std_logic;
SIGNAL \T[18]~61_combout\ : std_logic;
SIGNAL \T[18]~62\ : std_logic;
SIGNAL \T[19]~63_combout\ : std_logic;
SIGNAL \T[19]~64\ : std_logic;
SIGNAL \T[20]~65_combout\ : std_logic;
SIGNAL \T[20]~66\ : std_logic;
SIGNAL \T[21]~67_combout\ : std_logic;
SIGNAL \LessThan0~0_combout\ : std_logic;
SIGNAL \T[21]~68\ : std_logic;
SIGNAL \T[22]~69_combout\ : std_logic;
SIGNAL \T[22]~70\ : std_logic;
SIGNAL \T[23]~71_combout\ : std_logic;
SIGNAL \T[23]~72\ : std_logic;
SIGNAL \T[24]~73_combout\ : std_logic;
SIGNAL \LessThan0~1_combout\ : std_logic;
SIGNAL \LessThan0~6_combout\ : std_logic;
SIGNAL \Q[0]~13_combout\ : std_logic;
SIGNAL \Q[1]~14_combout\ : std_logic;
SIGNAL \Q[1]~reg0_q\ : std_logic;
SIGNAL \Q[1]~15\ : std_logic;
SIGNAL \Q[2]~16_combout\ : std_logic;
SIGNAL \Q[2]~reg0_q\ : std_logic;
SIGNAL \Q[2]~17\ : std_logic;
SIGNAL \Q[3]~18_combout\ : std_logic;
SIGNAL \Q[3]~reg0_q\ : std_logic;
SIGNAL \Q[3]~19\ : std_logic;
SIGNAL \Q[4]~20_combout\ : std_logic;
SIGNAL \Q[4]~reg0_q\ : std_logic;
SIGNAL \Q[4]~21\ : std_logic;
SIGNAL \Q[5]~22_combout\ : std_logic;
SIGNAL \Q[5]~reg0_q\ : std_logic;
SIGNAL \Q[5]~23\ : std_logic;
SIGNAL \Q[6]~24_combout\ : std_logic;
SIGNAL \Q[6]~reg0_q\ : std_logic;
SIGNAL \Q[6]~25\ : std_logic;
SIGNAL \Q[7]~26_combout\ : std_logic;
SIGNAL \Q[7]~reg0_q\ : std_logic;
SIGNAL \Q[7]~27\ : std_logic;
SIGNAL \Q[8]~28_combout\ : std_logic;
SIGNAL \Q[8]~reg0_q\ : std_logic;
SIGNAL \Q[8]~29\ : std_logic;
SIGNAL \Q[9]~30_combout\ : std_logic;
SIGNAL \Q[9]~reg0_q\ : std_logic;
SIGNAL \Q[9]~31\ : std_logic;
SIGNAL \Q[10]~32_combout\ : std_logic;
SIGNAL \Q[10]~reg0_q\ : std_logic;
SIGNAL \Q[10]~33\ : std_logic;
SIGNAL \Q[11]~34_combout\ : std_logic;
SIGNAL \Q[11]~reg0_q\ : std_logic;
SIGNAL \Equal0~2_combout\ : std_logic;
SIGNAL \Equal0~0_combout\ : std_logic;
SIGNAL \Q[11]~35\ : std_logic;
SIGNAL \Q[12]~36_combout\ : std_logic;
SIGNAL \Q[12]~reg0_q\ : std_logic;
SIGNAL \Q[12]~37\ : std_logic;
SIGNAL \Q[13]~38_combout\ : std_logic;
SIGNAL \Q[13]~reg0_q\ : std_logic;
SIGNAL \Equal0~3_combout\ : std_logic;
SIGNAL \Equal0~1_combout\ : std_logic;
SIGNAL \Equal0~4_combout\ : std_logic;
SIGNAL \Q[0]~reg0_q\ : std_logic;
SIGNAL \num[1]~1_combout\ : std_logic;
SIGNAL \num[2]~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[18]~97_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[18]~96_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[17]~98_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[17]~99_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[16]~100_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[16]~101_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[15]~102_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[15]~103_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[22]~167_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[23]~104_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[23]~166_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[22]~105_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[21]~106_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[21]~107_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[20]~108_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[20]~109_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[28]~158_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[28]~110_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[27]~168_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[27]~111_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[26]~112_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[26]~113_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[25]~114_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[25]~115_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[32]~169_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[33]~116_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[33]~159_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[32]~117_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[31]~118_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[31]~119_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[30]~121_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[30]~120_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[38]~160_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[38]~122_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[37]~123_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[37]~170_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[36]~124_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[36]~125_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[35]~127_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[35]~126_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[43]~128_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[43]~161_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[42]~129_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[42]~171_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[41]~131_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[41]~130_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[40]~132_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[40]~133_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[47]~172_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[47]~135_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[46]~136_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[46]~137_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[45]~138_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[45]~139_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[48]~162_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[48]~134_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[53]~140_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[53]~163_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[52]~173_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[52]~141_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[51]~142_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[51]~143_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[50]~145_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[50]~144_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[58]~146_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[58]~164_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[57]~174_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[57]~147_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[56]~149_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[56]~148_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[55]~151_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[55]~150_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[63]~165_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[63]~152_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[62]~153_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[62]~175_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[61]~155_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[61]~154_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[60]~157_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[60]~156_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[90]~168_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[89]~169_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[88]~170_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[87]~171_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[87]~172_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[86]~173_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[86]~174_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[85]~176_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[85]~175_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[84]~178_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[84]~177_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[105]~250_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[105]~179_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[104]~251_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[104]~180_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[103]~252_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[103]~181_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[102]~298_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[102]~182_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[101]~299_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[101]~183_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[100]~300_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[100]~184_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[99]~301_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[99]~185_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[98]~186_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[98]~187_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[120]~253_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[120]~188_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[119]~254_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[119]~189_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[118]~255_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[118]~190_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[117]~256_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[117]~191_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[116]~257_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[116]~192_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[115]~258_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[115]~193_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[114]~194_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[114]~259_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[113]~195_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[113]~302_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[112]~196_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[112]~197_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[135]~260_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[135]~198_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[134]~261_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[134]~199_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[133]~200_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[133]~262_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[132]~263_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[132]~201_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[131]~202_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[131]~264_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[130]~203_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[130]~265_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[129]~266_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[129]~204_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[128]~267_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[128]~205_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[127]~303_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[127]~206_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[126]~207_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[126]~208_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[150]~268_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[150]~209_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[149]~210_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[149]~269_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[148]~270_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[148]~211_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[147]~212_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[147]~271_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[146]~272_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[146]~213_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[145]~273_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[145]~214_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[144]~274_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[144]~215_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[143]~216_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[143]~275_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[142]~217_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[142]~276_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[141]~218_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[141]~304_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[140]~219_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[140]~220_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[165]~221_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[165]~277_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[164]~278_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[164]~222_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[163]~223_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[163]~279_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[162]~224_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[162]~280_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[161]~225_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[161]~281_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[160]~282_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[160]~226_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[159]~227_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[159]~283_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[158]~228_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[158]~284_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[157]~229_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[157]~285_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[156]~286_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[156]~230_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[155]~231_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[155]~305_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[154]~233_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[154]~232_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[180]~236_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[180]~287_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[179]~237_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[179]~288_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[178]~238_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[178]~289_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[177]~239_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[177]~290_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[176]~240_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[176]~291_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[175]~241_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[175]~292_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[174]~293_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[174]~242_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[173]~243_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[173]~294_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[172]~295_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[172]~244_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[171]~296_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[171]~245_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[170]~297_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[170]~246_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[169]~306_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[169]~247_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[168]~235_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[168]~234_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~11_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~13_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~15_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~17_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~19_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~21_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~23_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~25_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[182]~249_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~9\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~13\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[106]~108_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[106]~109_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[105]~111_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[105]~110_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[104]~112_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[104]~113_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[103]~115_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[103]~114_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[102]~117_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[102]~116_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[101]~119_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[101]~118_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[108]~104_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[108]~105_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[107]~107_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[107]~106_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~13\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[119]~120_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[119]~168_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[118]~169_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[118]~121_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[117]~122_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[117]~170_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[116]~123_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[116]~171_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[115]~124_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[115]~172_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[114]~125_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[114]~173_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[113]~126_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[113]~127_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[112]~128_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[100]~129_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[100]~130_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[112]~131_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~13\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[130]~156_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[130]~132_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[129]~133_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[129]~157_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[128]~158_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[128]~134_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[127]~135_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[127]~159_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[126]~160_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[126]~136_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[125]~174_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[125]~137_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[124]~175_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[124]~138_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[99]~141_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[99]~140_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[111]~142_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[111]~139_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[123]~143_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[123]~176_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~9\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~13\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~15_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[141]~161_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[141]~144_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[140]~162_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[140]~145_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[139]~146_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[139]~163_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[138]~147_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[138]~164_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[137]~148_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[137]~165_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[136]~149_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[136]~166_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[135]~167_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[135]~150_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[122]~151_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[110]~153_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[110]~152_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[122]~154_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[134]~155_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[134]~177_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~1_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~3_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~5_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~7_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~11_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~13_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~15_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\ : std_logic;
SIGNAL \num[0]~5_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[54]~118_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[54]~119_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[53]~120_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[53]~121_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[52]~123_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[52]~122_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[51]~124_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[51]~125_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[50]~127_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[50]~126_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[49]~129_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[49]~128_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[61]~205_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[62]~130_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[62]~204_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[61]~131_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[60]~206_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[60]~132_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[59]~133_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[59]~207_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[58]~135_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[58]~134_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[57]~136_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[48]~137_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[48]~138_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[57]~139_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[70]~185_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[70]~140_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[69]~141_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[69]~186_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[68]~142_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[68]~187_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[67]~143_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[67]~208_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[66]~144_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[66]~209_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[56]~146_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[56]~147_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[65]~148_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[65]~145_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[78]~188_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[78]~149_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[77]~150_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[77]~189_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[76]~190_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[76]~151_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[75]~152_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[75]~191_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[74]~153_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[74]~210_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[73]~154_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[64]~155_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[64]~156_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[73]~157_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[85]~193_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[86]~192_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[86]~158_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[85]~159_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[84]~194_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[84]~160_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[83]~195_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[83]~161_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[82]~162_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[82]~211_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[72]~165_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[72]~164_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[81]~166_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[81]~163_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[94]~196_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[94]~167_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[93]~197_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[93]~168_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[92]~169_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[92]~198_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[91]~170_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[91]~199_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[90]~171_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[90]~212_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[80]~174_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[80]~173_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[89]~175_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[89]~172_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[102]~176_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[102]~200_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[101]~201_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[101]~177_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[100]~202_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[100]~178_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[99]~179_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[99]~203_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[98]~213_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[98]~180_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[97]~181_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[88]~183_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[88]~182_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[97]~184_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~1_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~3_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~7_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~9_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[133]~98_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[132]~99_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[131]~100_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[130]~101_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[129]~102_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[129]~103_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[128]~104_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[128]~105_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[127]~107_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[127]~106_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[126]~109_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[126]~108_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[150]~110_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[150]~111_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[149]~112_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[149]~113_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[148]~114_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[148]~153_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[147]~154_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[147]~115_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[146]~155_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[146]~116_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[145]~117_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[145]~156_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[144]~178_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[144]~118_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[143]~179_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[143]~119_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[142]~180_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[142]~120_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[141]~181_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[141]~121_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[140]~123_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[140]~122_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[165]~124_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[165]~157_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[164]~158_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[164]~125_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[163]~126_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[163]~159_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[162]~160_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[162]~127_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[161]~161_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[161]~128_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[160]~129_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[160]~162_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[159]~130_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[159]~163_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[158]~131_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[158]~164_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[157]~165_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[157]~132_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[156]~166_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[156]~133_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[155]~134_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[155]~182_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[154]~135_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[154]~136_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[180]~139_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[180]~167_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[179]~168_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[179]~140_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[178]~169_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[178]~141_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[177]~170_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[177]~142_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[176]~171_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[176]~143_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[175]~144_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[175]~172_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[174]~173_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[174]~145_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[173]~146_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[173]~174_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[172]~175_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[172]~147_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[171]~176_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[171]~148_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[170]~177_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[170]~149_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[169]~150_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[169]~183_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[168]~137_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[168]~138_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~25_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[182]~152_combout\ : std_logic;
SIGNAL \num[0]~6_combout\ : std_logic;
SIGNAL \Equal1~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ : std_logic;
SIGNAL \seg~0_combout\ : std_logic;
SIGNAL \seg~1_combout\ : std_logic;
SIGNAL \num[2]~4_combout\ : std_logic;
SIGNAL \seg~2_combout\ : std_logic;
SIGNAL \Equal3~0_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[45]~192_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[45]~193_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[44]~194_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[44]~195_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[43]~196_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[43]~197_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[42]~198_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[42]~199_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[60]~200_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[60]~352_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[59]~201_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[59]~353_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[58]~354_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[58]~202_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[57]~204_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[57]~203_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[56]~206_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[56]~205_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[75]~300_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[75]~207_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[74]~208_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[74]~301_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[73]~302_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[73]~209_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[72]~355_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[72]~210_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[71]~212_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[71]~211_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[70]~213_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[70]~214_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[90]~303_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[90]~215_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[89]~216_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[89]~304_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[88]~305_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[88]~217_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[87]~306_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[87]~218_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[86]~356_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[86]~219_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[85]~221_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[85]~220_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[84]~222_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[84]~223_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[105]~307_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[105]~224_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[104]~225_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[104]~308_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[103]~309_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[103]~226_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[102]~310_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[102]~227_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[101]~311_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[101]~228_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[100]~229_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[100]~357_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[99]~230_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[99]~231_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[98]~232_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[98]~233_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[120]~312_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[120]~234_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[119]~235_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[119]~313_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[118]~314_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[118]~236_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[117]~237_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[117]~315_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[116]~238_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[116]~316_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[115]~239_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[115]~317_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[114]~358_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[114]~240_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[113]~242_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[113]~241_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[112]~244_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[112]~243_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[135]~245_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[135]~318_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[134]~319_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[134]~246_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[133]~247_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[133]~320_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[132]~321_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[132]~248_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[131]~322_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[131]~249_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[130]~323_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[130]~250_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[129]~251_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[129]~324_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[128]~359_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[128]~252_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[127]~254_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[127]~253_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[126]~255_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[126]~256_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[150]~257_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[150]~325_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[149]~326_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[149]~258_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[148]~327_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[148]~259_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[147]~260_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[147]~328_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[146]~329_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[146]~261_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[145]~262_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[145]~330_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[144]~331_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[144]~263_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[143]~264_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[143]~332_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[142]~360_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[142]~265_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[141]~266_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[141]~267_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[140]~269_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[140]~268_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[165]~270_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[165]~333_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[164]~334_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[164]~271_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[163]~272_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[163]~335_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[162]~273_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[162]~336_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[161]~274_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[161]~337_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[160]~275_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[160]~338_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[159]~339_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[159]~276_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[158]~277_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[158]~340_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[157]~341_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[157]~278_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[156]~361_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[156]~279_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[155]~280_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[155]~281_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[154]~282_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[154]~283_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[180]~286_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[180]~342_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[179]~343_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[179]~287_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[178]~288_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[178]~344_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[177]~345_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[177]~289_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[176]~346_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[176]~290_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[175]~347_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[175]~291_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[174]~348_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[174]~292_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[173]~293_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[173]~349_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[172]~350_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[172]~294_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[171]~351_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[171]~295_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[170]~362_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[170]~296_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[169]~298_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[169]~297_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[168]~285_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[168]~284_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~11_cout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~13_cout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~15_cout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~17_cout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~19_cout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~21_cout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~23_cout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~25_cout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ : std_logic;
SIGNAL \seg~3_combout\ : std_logic;
SIGNAL \seg~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ : std_logic;
SIGNAL \seg~5_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ : std_logic;
SIGNAL \num[2]~7_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ : std_logic;
SIGNAL \num[2]~8_combout\ : std_logic;
SIGNAL \num[2]~9_combout\ : std_logic;
SIGNAL \num[2]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ : std_logic;
SIGNAL \num[2]~11_combout\ : std_logic;
SIGNAL \num[2]~12_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[183]~248_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[183]~299_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[183]~151_combout\ : std_logic;
SIGNAL \num[1]~2_combout\ : std_logic;
SIGNAL \num[1]~3_combout\ : std_logic;
SIGNAL \seg~6_combout\ : std_logic;
SIGNAL \seg~7_combout\ : std_logic;
SIGNAL \seg~8_combout\ : std_logic;
SIGNAL \seg~9_combout\ : std_logic;
SIGNAL \seg~10_combout\ : std_logic;
SIGNAL \seg~11_combout\ : std_logic;
SIGNAL \seg~12_combout\ : std_logic;
SIGNAL segcs_SIFNAL : std_logic_vector(3 DOWNTO 0);
SIGNAL T : std_logic_vector(24 DOWNTO 0);
SIGNAL cnt_200Hz : std_logic_vector(17 DOWNTO 0);
SIGNAL \ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan0~6_combout\ : std_logic;
SIGNAL \ALT_INV_seg~7_combout\ : std_logic;

BEGIN

segcs <= ww_segcs;
Q <= IEEE.STD_LOGIC_ARITH.CONV_INTEGER(UNSIGNED(ww_Q));
seg <= ww_seg;
ww_key <= key;
ww_clk <= clk;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);
\ALT_INV_Equal0~4_combout\ <= NOT \Equal0~4_combout\;
\ALT_INV_LessThan0~6_combout\ <= NOT \LessThan0~6_combout\;
\ALT_INV_seg~7_combout\ <= NOT \seg~7_combout\;

-- Location: IOOBUF_X0_Y5_N16
\segcs[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => segcs_SIFNAL(0),
	devoe => ww_devoe,
	o => \segcs[0]~output_o\);

-- Location: IOOBUF_X0_Y6_N23
\segcs[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => segcs_SIFNAL(1),
	devoe => ww_devoe,
	o => \segcs[1]~output_o\);

-- Location: IOOBUF_X0_Y6_N16
\segcs[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => segcs_SIFNAL(2),
	devoe => ww_devoe,
	o => \segcs[2]~output_o\);

-- Location: IOOBUF_X0_Y7_N2
\segcs[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => segcs_SIFNAL(3),
	devoe => ww_devoe,
	o => \segcs[3]~output_o\);

-- Location: IOOBUF_X5_Y24_N9
\Q[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Q[0]~reg0_q\,
	devoe => ww_devoe,
	o => \Q[0]~output_o\);

-- Location: IOOBUF_X3_Y24_N23
\Q[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Q[1]~reg0_q\,
	devoe => ww_devoe,
	o => \Q[1]~output_o\);

-- Location: IOOBUF_X16_Y24_N16
\Q[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Q[2]~reg0_q\,
	devoe => ww_devoe,
	o => \Q[2]~output_o\);

-- Location: IOOBUF_X16_Y24_N23
\Q[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Q[3]~reg0_q\,
	devoe => ww_devoe,
	o => \Q[3]~output_o\);

-- Location: IOOBUF_X9_Y24_N9
\Q[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Q[4]~reg0_q\,
	devoe => ww_devoe,
	o => \Q[4]~output_o\);

-- Location: IOOBUF_X7_Y24_N9
\Q[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Q[5]~reg0_q\,
	devoe => ww_devoe,
	o => \Q[5]~output_o\);

-- Location: IOOBUF_X13_Y24_N16
\Q[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Q[6]~reg0_q\,
	devoe => ww_devoe,
	o => \Q[6]~output_o\);

-- Location: IOOBUF_X7_Y24_N2
\Q[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Q[7]~reg0_q\,
	devoe => ww_devoe,
	o => \Q[7]~output_o\);

-- Location: IOOBUF_X18_Y24_N23
\Q[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Q[8]~reg0_q\,
	devoe => ww_devoe,
	o => \Q[8]~output_o\);

-- Location: IOOBUF_X16_Y24_N9
\Q[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Q[9]~reg0_q\,
	devoe => ww_devoe,
	o => \Q[9]~output_o\);

-- Location: IOOBUF_X11_Y24_N16
\Q[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Q[10]~reg0_q\,
	devoe => ww_devoe,
	o => \Q[10]~output_o\);

-- Location: IOOBUF_X16_Y24_N2
\Q[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Q[11]~reg0_q\,
	devoe => ww_devoe,
	o => \Q[11]~output_o\);

-- Location: IOOBUF_X18_Y24_N16
\Q[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Q[12]~reg0_q\,
	devoe => ww_devoe,
	o => \Q[12]~output_o\);

-- Location: IOOBUF_X13_Y24_N23
\Q[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Q[13]~reg0_q\,
	devoe => ww_devoe,
	o => \Q[13]~output_o\);

-- Location: IOOBUF_X0_Y8_N16
\seg[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seg~6_combout\,
	devoe => ww_devoe,
	o => \seg[0]~output_o\);

-- Location: IOOBUF_X0_Y18_N23
\seg[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_seg~7_combout\,
	devoe => ww_devoe,
	o => \seg[1]~output_o\);

-- Location: IOOBUF_X0_Y21_N9
\seg[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seg~8_combout\,
	devoe => ww_devoe,
	o => \seg[2]~output_o\);

-- Location: IOOBUF_X0_Y23_N9
\seg[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seg~9_combout\,
	devoe => ww_devoe,
	o => \seg[3]~output_o\);

-- Location: IOOBUF_X0_Y23_N2
\seg[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seg~10_combout\,
	devoe => ww_devoe,
	o => \seg[4]~output_o\);

-- Location: IOOBUF_X0_Y9_N9
\seg[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seg~11_combout\,
	devoe => ww_devoe,
	o => \seg[5]~output_o\);

-- Location: IOOBUF_X0_Y18_N16
\seg[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seg~12_combout\,
	devoe => ww_devoe,
	o => \seg[6]~output_o\);

-- Location: IOOBUF_X0_Y23_N16
\seg[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \seg[7]~output_o\);

-- Location: IOIBUF_X0_Y11_N8
\clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G2
\clk~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: LCCOMB_X16_Y23_N14
\cnt_200Hz[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cnt_200Hz[0]~18_combout\ = cnt_200Hz(0) $ (VCC)
-- \cnt_200Hz[0]~19\ = CARRY(cnt_200Hz(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => cnt_200Hz(0),
	datad => VCC,
	combout => \cnt_200Hz[0]~18_combout\,
	cout => \cnt_200Hz[0]~19\);

-- Location: LCCOMB_X16_Y22_N14
\cnt_200Hz[16]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \cnt_200Hz[16]~50_combout\ = (cnt_200Hz(16) & (\cnt_200Hz[15]~49\ $ (GND))) # (!cnt_200Hz(16) & (!\cnt_200Hz[15]~49\ & VCC))
-- \cnt_200Hz[16]~51\ = CARRY((cnt_200Hz(16) & !\cnt_200Hz[15]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cnt_200Hz(16),
	datad => VCC,
	cin => \cnt_200Hz[15]~49\,
	combout => \cnt_200Hz[16]~50_combout\,
	cout => \cnt_200Hz[16]~51\);

-- Location: LCCOMB_X16_Y22_N16
\cnt_200Hz[17]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \cnt_200Hz[17]~52_combout\ = \cnt_200Hz[16]~51\ $ (cnt_200Hz(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => cnt_200Hz(17),
	cin => \cnt_200Hz[16]~51\,
	combout => \cnt_200Hz[17]~52_combout\);

-- Location: FF_X16_Y22_N17
\cnt_200Hz[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cnt_200Hz[17]~52_combout\,
	sclr => \LessThan1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cnt_200Hz(17));

-- Location: LCCOMB_X16_Y23_N8
\LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan1~1_combout\ = (!cnt_200Hz(8) & (((!cnt_200Hz(6) & !cnt_200Hz(5))) # (!cnt_200Hz(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => cnt_200Hz(6),
	datab => cnt_200Hz(5),
	datac => cnt_200Hz(8),
	datad => cnt_200Hz(7),
	combout => \LessThan1~1_combout\);

-- Location: LCCOMB_X16_Y22_N24
\LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan1~0_combout\ = (!cnt_200Hz(14) & (!cnt_200Hz(11) & (!cnt_200Hz(13) & !cnt_200Hz(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => cnt_200Hz(14),
	datab => cnt_200Hz(11),
	datac => cnt_200Hz(13),
	datad => cnt_200Hz(12),
	combout => \LessThan1~0_combout\);

-- Location: LCCOMB_X16_Y23_N10
\LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan1~2_combout\ = (\LessThan1~0_combout\ & (((\LessThan1~1_combout\) # (!cnt_200Hz(9))) # (!cnt_200Hz(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => cnt_200Hz(10),
	datab => cnt_200Hz(9),
	datac => \LessThan1~1_combout\,
	datad => \LessThan1~0_combout\,
	combout => \LessThan1~2_combout\);

-- Location: LCCOMB_X16_Y23_N0
\LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan1~3_combout\ = (cnt_200Hz(17)) # ((cnt_200Hz(16) & (cnt_200Hz(15) & !\LessThan1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => cnt_200Hz(16),
	datab => cnt_200Hz(17),
	datac => cnt_200Hz(15),
	datad => \LessThan1~2_combout\,
	combout => \LessThan1~3_combout\);

-- Location: FF_X16_Y23_N15
\cnt_200Hz[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cnt_200Hz[0]~18_combout\,
	sclr => \LessThan1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cnt_200Hz(0));

-- Location: LCCOMB_X16_Y23_N16
\cnt_200Hz[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cnt_200Hz[1]~20_combout\ = (cnt_200Hz(1) & (!\cnt_200Hz[0]~19\)) # (!cnt_200Hz(1) & ((\cnt_200Hz[0]~19\) # (GND)))
-- \cnt_200Hz[1]~21\ = CARRY((!\cnt_200Hz[0]~19\) # (!cnt_200Hz(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cnt_200Hz(1),
	datad => VCC,
	cin => \cnt_200Hz[0]~19\,
	combout => \cnt_200Hz[1]~20_combout\,
	cout => \cnt_200Hz[1]~21\);

-- Location: FF_X16_Y23_N17
\cnt_200Hz[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cnt_200Hz[1]~20_combout\,
	sclr => \LessThan1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cnt_200Hz(1));

-- Location: LCCOMB_X16_Y23_N18
\cnt_200Hz[2]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cnt_200Hz[2]~22_combout\ = (cnt_200Hz(2) & (\cnt_200Hz[1]~21\ $ (GND))) # (!cnt_200Hz(2) & (!\cnt_200Hz[1]~21\ & VCC))
-- \cnt_200Hz[2]~23\ = CARRY((cnt_200Hz(2) & !\cnt_200Hz[1]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cnt_200Hz(2),
	datad => VCC,
	cin => \cnt_200Hz[1]~21\,
	combout => \cnt_200Hz[2]~22_combout\,
	cout => \cnt_200Hz[2]~23\);

-- Location: FF_X16_Y23_N19
\cnt_200Hz[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cnt_200Hz[2]~22_combout\,
	sclr => \LessThan1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cnt_200Hz(2));

-- Location: LCCOMB_X16_Y23_N20
\cnt_200Hz[3]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cnt_200Hz[3]~24_combout\ = (cnt_200Hz(3) & (!\cnt_200Hz[2]~23\)) # (!cnt_200Hz(3) & ((\cnt_200Hz[2]~23\) # (GND)))
-- \cnt_200Hz[3]~25\ = CARRY((!\cnt_200Hz[2]~23\) # (!cnt_200Hz(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cnt_200Hz(3),
	datad => VCC,
	cin => \cnt_200Hz[2]~23\,
	combout => \cnt_200Hz[3]~24_combout\,
	cout => \cnt_200Hz[3]~25\);

-- Location: FF_X16_Y23_N21
\cnt_200Hz[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cnt_200Hz[3]~24_combout\,
	sclr => \LessThan1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cnt_200Hz(3));

-- Location: LCCOMB_X16_Y23_N22
\cnt_200Hz[4]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cnt_200Hz[4]~26_combout\ = (cnt_200Hz(4) & (\cnt_200Hz[3]~25\ $ (GND))) # (!cnt_200Hz(4) & (!\cnt_200Hz[3]~25\ & VCC))
-- \cnt_200Hz[4]~27\ = CARRY((cnt_200Hz(4) & !\cnt_200Hz[3]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => cnt_200Hz(4),
	datad => VCC,
	cin => \cnt_200Hz[3]~25\,
	combout => \cnt_200Hz[4]~26_combout\,
	cout => \cnt_200Hz[4]~27\);

-- Location: FF_X16_Y23_N23
\cnt_200Hz[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cnt_200Hz[4]~26_combout\,
	sclr => \LessThan1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cnt_200Hz(4));

-- Location: LCCOMB_X16_Y23_N24
\cnt_200Hz[5]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cnt_200Hz[5]~28_combout\ = (cnt_200Hz(5) & (!\cnt_200Hz[4]~27\)) # (!cnt_200Hz(5) & ((\cnt_200Hz[4]~27\) # (GND)))
-- \cnt_200Hz[5]~29\ = CARRY((!\cnt_200Hz[4]~27\) # (!cnt_200Hz(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cnt_200Hz(5),
	datad => VCC,
	cin => \cnt_200Hz[4]~27\,
	combout => \cnt_200Hz[5]~28_combout\,
	cout => \cnt_200Hz[5]~29\);

-- Location: FF_X16_Y23_N25
\cnt_200Hz[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cnt_200Hz[5]~28_combout\,
	sclr => \LessThan1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cnt_200Hz(5));

-- Location: LCCOMB_X16_Y23_N26
\cnt_200Hz[6]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cnt_200Hz[6]~30_combout\ = (cnt_200Hz(6) & (\cnt_200Hz[5]~29\ $ (GND))) # (!cnt_200Hz(6) & (!\cnt_200Hz[5]~29\ & VCC))
-- \cnt_200Hz[6]~31\ = CARRY((cnt_200Hz(6) & !\cnt_200Hz[5]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => cnt_200Hz(6),
	datad => VCC,
	cin => \cnt_200Hz[5]~29\,
	combout => \cnt_200Hz[6]~30_combout\,
	cout => \cnt_200Hz[6]~31\);

-- Location: FF_X16_Y23_N27
\cnt_200Hz[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cnt_200Hz[6]~30_combout\,
	sclr => \LessThan1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cnt_200Hz(6));

-- Location: LCCOMB_X16_Y23_N28
\cnt_200Hz[7]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cnt_200Hz[7]~32_combout\ = (cnt_200Hz(7) & (!\cnt_200Hz[6]~31\)) # (!cnt_200Hz(7) & ((\cnt_200Hz[6]~31\) # (GND)))
-- \cnt_200Hz[7]~33\ = CARRY((!\cnt_200Hz[6]~31\) # (!cnt_200Hz(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cnt_200Hz(7),
	datad => VCC,
	cin => \cnt_200Hz[6]~31\,
	combout => \cnt_200Hz[7]~32_combout\,
	cout => \cnt_200Hz[7]~33\);

-- Location: FF_X16_Y23_N29
\cnt_200Hz[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cnt_200Hz[7]~32_combout\,
	sclr => \LessThan1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cnt_200Hz(7));

-- Location: LCCOMB_X16_Y23_N30
\cnt_200Hz[8]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cnt_200Hz[8]~34_combout\ = (cnt_200Hz(8) & (\cnt_200Hz[7]~33\ $ (GND))) # (!cnt_200Hz(8) & (!\cnt_200Hz[7]~33\ & VCC))
-- \cnt_200Hz[8]~35\ = CARRY((cnt_200Hz(8) & !\cnt_200Hz[7]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => cnt_200Hz(8),
	datad => VCC,
	cin => \cnt_200Hz[7]~33\,
	combout => \cnt_200Hz[8]~34_combout\,
	cout => \cnt_200Hz[8]~35\);

-- Location: FF_X16_Y23_N31
\cnt_200Hz[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cnt_200Hz[8]~34_combout\,
	sclr => \LessThan1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cnt_200Hz(8));

-- Location: LCCOMB_X16_Y22_N0
\cnt_200Hz[9]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cnt_200Hz[9]~36_combout\ = (cnt_200Hz(9) & (!\cnt_200Hz[8]~35\)) # (!cnt_200Hz(9) & ((\cnt_200Hz[8]~35\) # (GND)))
-- \cnt_200Hz[9]~37\ = CARRY((!\cnt_200Hz[8]~35\) # (!cnt_200Hz(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cnt_200Hz(9),
	datad => VCC,
	cin => \cnt_200Hz[8]~35\,
	combout => \cnt_200Hz[9]~36_combout\,
	cout => \cnt_200Hz[9]~37\);

-- Location: FF_X16_Y22_N1
\cnt_200Hz[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cnt_200Hz[9]~36_combout\,
	sclr => \LessThan1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cnt_200Hz(9));

-- Location: LCCOMB_X16_Y22_N2
\cnt_200Hz[10]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cnt_200Hz[10]~38_combout\ = (cnt_200Hz(10) & (\cnt_200Hz[9]~37\ $ (GND))) # (!cnt_200Hz(10) & (!\cnt_200Hz[9]~37\ & VCC))
-- \cnt_200Hz[10]~39\ = CARRY((cnt_200Hz(10) & !\cnt_200Hz[9]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cnt_200Hz(10),
	datad => VCC,
	cin => \cnt_200Hz[9]~37\,
	combout => \cnt_200Hz[10]~38_combout\,
	cout => \cnt_200Hz[10]~39\);

-- Location: FF_X16_Y22_N3
\cnt_200Hz[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cnt_200Hz[10]~38_combout\,
	sclr => \LessThan1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cnt_200Hz(10));

-- Location: LCCOMB_X16_Y22_N4
\cnt_200Hz[11]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cnt_200Hz[11]~40_combout\ = (cnt_200Hz(11) & (!\cnt_200Hz[10]~39\)) # (!cnt_200Hz(11) & ((\cnt_200Hz[10]~39\) # (GND)))
-- \cnt_200Hz[11]~41\ = CARRY((!\cnt_200Hz[10]~39\) # (!cnt_200Hz(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cnt_200Hz(11),
	datad => VCC,
	cin => \cnt_200Hz[10]~39\,
	combout => \cnt_200Hz[11]~40_combout\,
	cout => \cnt_200Hz[11]~41\);

-- Location: FF_X16_Y22_N5
\cnt_200Hz[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cnt_200Hz[11]~40_combout\,
	sclr => \LessThan1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cnt_200Hz(11));

-- Location: LCCOMB_X16_Y22_N6
\cnt_200Hz[12]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cnt_200Hz[12]~42_combout\ = (cnt_200Hz(12) & (\cnt_200Hz[11]~41\ $ (GND))) # (!cnt_200Hz(12) & (!\cnt_200Hz[11]~41\ & VCC))
-- \cnt_200Hz[12]~43\ = CARRY((cnt_200Hz(12) & !\cnt_200Hz[11]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => cnt_200Hz(12),
	datad => VCC,
	cin => \cnt_200Hz[11]~41\,
	combout => \cnt_200Hz[12]~42_combout\,
	cout => \cnt_200Hz[12]~43\);

-- Location: FF_X16_Y22_N7
\cnt_200Hz[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cnt_200Hz[12]~42_combout\,
	sclr => \LessThan1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cnt_200Hz(12));

-- Location: LCCOMB_X16_Y22_N8
\cnt_200Hz[13]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cnt_200Hz[13]~44_combout\ = (cnt_200Hz(13) & (!\cnt_200Hz[12]~43\)) # (!cnt_200Hz(13) & ((\cnt_200Hz[12]~43\) # (GND)))
-- \cnt_200Hz[13]~45\ = CARRY((!\cnt_200Hz[12]~43\) # (!cnt_200Hz(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cnt_200Hz(13),
	datad => VCC,
	cin => \cnt_200Hz[12]~43\,
	combout => \cnt_200Hz[13]~44_combout\,
	cout => \cnt_200Hz[13]~45\);

-- Location: FF_X16_Y22_N9
\cnt_200Hz[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cnt_200Hz[13]~44_combout\,
	sclr => \LessThan1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cnt_200Hz(13));

-- Location: LCCOMB_X16_Y22_N10
\cnt_200Hz[14]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cnt_200Hz[14]~46_combout\ = (cnt_200Hz(14) & (\cnt_200Hz[13]~45\ $ (GND))) # (!cnt_200Hz(14) & (!\cnt_200Hz[13]~45\ & VCC))
-- \cnt_200Hz[14]~47\ = CARRY((cnt_200Hz(14) & !\cnt_200Hz[13]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => cnt_200Hz(14),
	datad => VCC,
	cin => \cnt_200Hz[13]~45\,
	combout => \cnt_200Hz[14]~46_combout\,
	cout => \cnt_200Hz[14]~47\);

-- Location: FF_X16_Y22_N11
\cnt_200Hz[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cnt_200Hz[14]~46_combout\,
	sclr => \LessThan1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cnt_200Hz(14));

-- Location: LCCOMB_X16_Y22_N12
\cnt_200Hz[15]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cnt_200Hz[15]~48_combout\ = (cnt_200Hz(15) & (!\cnt_200Hz[14]~47\)) # (!cnt_200Hz(15) & ((\cnt_200Hz[14]~47\) # (GND)))
-- \cnt_200Hz[15]~49\ = CARRY((!\cnt_200Hz[14]~47\) # (!cnt_200Hz(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => cnt_200Hz(15),
	datad => VCC,
	cin => \cnt_200Hz[14]~47\,
	combout => \cnt_200Hz[15]~48_combout\,
	cout => \cnt_200Hz[15]~49\);

-- Location: FF_X16_Y22_N13
\cnt_200Hz[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cnt_200Hz[15]~48_combout\,
	sclr => \LessThan1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cnt_200Hz(15));

-- Location: FF_X16_Y22_N15
\cnt_200Hz[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cnt_200Hz[16]~50_combout\,
	sclr => \LessThan1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cnt_200Hz(16));

-- Location: LCCOMB_X16_Y23_N12
\LessThan2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan2~5_combout\ = (!cnt_200Hz(6) & (((!cnt_200Hz(4) & !cnt_200Hz(3))) # (!cnt_200Hz(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => cnt_200Hz(4),
	datab => cnt_200Hz(5),
	datac => cnt_200Hz(6),
	datad => cnt_200Hz(3),
	combout => \LessThan2~5_combout\);

-- Location: LCCOMB_X16_Y22_N30
\LessThan2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan2~4_combout\ = (!cnt_200Hz(12) & (!cnt_200Hz(9) & (!cnt_200Hz(11) & !cnt_200Hz(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => cnt_200Hz(12),
	datab => cnt_200Hz(9),
	datac => cnt_200Hz(11),
	datad => cnt_200Hz(10),
	combout => \LessThan2~4_combout\);

-- Location: LCCOMB_X17_Y22_N0
\LessThan2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan2~8_combout\ = (\LessThan2~4_combout\ & (((\LessThan2~5_combout\) # (!cnt_200Hz(8))) # (!cnt_200Hz(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => cnt_200Hz(7),
	datab => cnt_200Hz(8),
	datac => \LessThan2~5_combout\,
	datad => \LessThan2~4_combout\,
	combout => \LessThan2~8_combout\);

-- Location: LCCOMB_X17_Y22_N2
\LessThan2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan2~9_combout\ = (!cnt_200Hz(15) & (((\LessThan2~8_combout\) # (!cnt_200Hz(14))) # (!cnt_200Hz(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => cnt_200Hz(13),
	datab => cnt_200Hz(15),
	datac => cnt_200Hz(14),
	datad => \LessThan2~8_combout\,
	combout => \LessThan2~9_combout\);

-- Location: LCCOMB_X17_Y22_N24
\LessThan2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan2~7_combout\ = (cnt_200Hz(16)) # ((cnt_200Hz(17)) # (!\LessThan2~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => cnt_200Hz(16),
	datac => cnt_200Hz(17),
	datad => \LessThan2~9_combout\,
	combout => \LessThan2~7_combout\);

-- Location: FF_X17_Y22_N25
\segcs_SIFNAL[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \LessThan2~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => segcs_SIFNAL(0));

-- Location: LCCOMB_X17_Y22_N8
\LessThan2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan2~6_combout\ = (cnt_200Hz(8) & cnt_200Hz(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => cnt_200Hz(8),
	datac => cnt_200Hz(7),
	combout => \LessThan2~6_combout\);

-- Location: LCCOMB_X16_Y23_N4
\LessThan3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan3~0_combout\ = (cnt_200Hz(3) & ((cnt_200Hz(1)) # ((cnt_200Hz(0)) # (cnt_200Hz(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => cnt_200Hz(3),
	datab => cnt_200Hz(1),
	datac => cnt_200Hz(0),
	datad => cnt_200Hz(2),
	combout => \LessThan3~0_combout\);

-- Location: LCCOMB_X17_Y22_N16
\FF~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \FF~0_combout\ = (!cnt_200Hz(6) & (((!cnt_200Hz(4) & !\LessThan3~0_combout\)) # (!cnt_200Hz(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => cnt_200Hz(5),
	datab => cnt_200Hz(4),
	datac => \LessThan3~0_combout\,
	datad => cnt_200Hz(6),
	combout => \FF~0_combout\);

-- Location: LCCOMB_X17_Y22_N4
\FF~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \FF~7_combout\ = ((\LessThan2~4_combout\ & ((\FF~0_combout\) # (!\LessThan2~6_combout\)))) # (!cnt_200Hz(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => cnt_200Hz(13),
	datab => \LessThan2~4_combout\,
	datac => \LessThan2~6_combout\,
	datad => \FF~0_combout\,
	combout => \FF~7_combout\);

-- Location: LCCOMB_X16_Y22_N20
\LessThan4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan4~0_combout\ = (cnt_200Hz(12)) # ((cnt_200Hz(11)) # ((cnt_200Hz(13)) # (cnt_200Hz(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => cnt_200Hz(12),
	datab => cnt_200Hz(11),
	datac => cnt_200Hz(13),
	datad => cnt_200Hz(10),
	combout => \LessThan4~0_combout\);

-- Location: LCCOMB_X17_Y22_N26
\LessThan4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan4~1_combout\ = (cnt_200Hz(8) & cnt_200Hz(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => cnt_200Hz(8),
	datac => cnt_200Hz(9),
	combout => \LessThan4~1_combout\);

-- Location: LCCOMB_X16_Y23_N6
\LessThan4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan4~2_combout\ = (cnt_200Hz(3)) # ((cnt_200Hz(1)) # ((cnt_200Hz(0)) # (cnt_200Hz(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => cnt_200Hz(3),
	datab => cnt_200Hz(1),
	datac => cnt_200Hz(0),
	datad => cnt_200Hz(2),
	combout => \LessThan4~2_combout\);

-- Location: LCCOMB_X17_Y22_N28
\LessThan4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan4~3_combout\ = (cnt_200Hz(6) & ((cnt_200Hz(5)) # ((cnt_200Hz(4) & \LessThan4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => cnt_200Hz(5),
	datab => cnt_200Hz(4),
	datac => cnt_200Hz(6),
	datad => \LessThan4~2_combout\,
	combout => \LessThan4~3_combout\);

-- Location: LCCOMB_X17_Y22_N10
\LessThan4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan4~4_combout\ = (\LessThan4~0_combout\) # ((\LessThan4~1_combout\ & ((cnt_200Hz(7)) # (\LessThan4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => cnt_200Hz(7),
	datab => \LessThan4~0_combout\,
	datac => \LessThan4~1_combout\,
	datad => \LessThan4~3_combout\,
	combout => \LessThan4~4_combout\);

-- Location: LCCOMB_X17_Y22_N6
\FF~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \FF~8_combout\ = (cnt_200Hz(14) & ((cnt_200Hz(15) & ((\LessThan4~4_combout\))) # (!cnt_200Hz(15) & (\FF~7_combout\)))) # (!cnt_200Hz(14) & (!cnt_200Hz(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => cnt_200Hz(14),
	datab => cnt_200Hz(15),
	datac => \FF~7_combout\,
	datad => \LessThan4~4_combout\,
	combout => \FF~8_combout\);

-- Location: LCCOMB_X17_Y22_N14
\segcs_SIFNAL~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \segcs_SIFNAL~0_combout\ = (cnt_200Hz(17)) # ((\LessThan2~9_combout\) # ((cnt_200Hz(16)) # (\FF~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => cnt_200Hz(17),
	datab => \LessThan2~9_combout\,
	datac => cnt_200Hz(16),
	datad => \FF~8_combout\,
	combout => \segcs_SIFNAL~0_combout\);

-- Location: FF_X17_Y22_N15
\segcs_SIFNAL[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \segcs_SIFNAL~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => segcs_SIFNAL(1));

-- Location: LCCOMB_X17_Y22_N12
\FF~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \FF~1_combout\ = (!cnt_200Hz(16) & ((!\LessThan4~4_combout\) # (!cnt_200Hz(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => cnt_200Hz(15),
	datac => cnt_200Hz(16),
	datad => \LessThan4~4_combout\,
	combout => \FF~1_combout\);

-- Location: LCCOMB_X16_Y22_N26
\FF~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FF~2_combout\ = (cnt_200Hz(14) & ((cnt_200Hz(16)))) # (!cnt_200Hz(14) & (cnt_200Hz(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => cnt_200Hz(15),
	datac => cnt_200Hz(16),
	datad => cnt_200Hz(14),
	combout => \FF~2_combout\);

-- Location: LCCOMB_X16_Y23_N2
\FF~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FF~3_combout\ = (cnt_200Hz(6) & (cnt_200Hz(5) & (cnt_200Hz(4) & cnt_200Hz(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => cnt_200Hz(6),
	datab => cnt_200Hz(5),
	datac => cnt_200Hz(4),
	datad => cnt_200Hz(7),
	combout => \FF~3_combout\);

-- Location: LCCOMB_X16_Y22_N28
\FF~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FF~4_combout\ = (cnt_200Hz(8)) # ((cnt_200Hz(9)) # ((\FF~3_combout\ & \LessThan3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => cnt_200Hz(8),
	datab => cnt_200Hz(9),
	datac => \FF~3_combout\,
	datad => \LessThan3~0_combout\,
	combout => \FF~4_combout\);

-- Location: LCCOMB_X16_Y22_N22
\FF~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \FF~5_combout\ = (cnt_200Hz(12)) # ((cnt_200Hz(11)) # ((cnt_200Hz(10) & \FF~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => cnt_200Hz(12),
	datab => cnt_200Hz(10),
	datac => cnt_200Hz(11),
	datad => \FF~4_combout\,
	combout => \FF~5_combout\);

-- Location: LCCOMB_X17_Y22_N30
\FF~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \FF~6_combout\ = (\FF~2_combout\) # ((cnt_200Hz(13) & (!cnt_200Hz(15) & \FF~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => cnt_200Hz(13),
	datab => cnt_200Hz(15),
	datac => \FF~2_combout\,
	datad => \FF~5_combout\,
	combout => \FF~6_combout\);

-- Location: LCCOMB_X17_Y22_N18
\segcs_SIFNAL~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \segcs_SIFNAL~1_combout\ = (!cnt_200Hz(16) & ((\LessThan2~9_combout\) # (!\FF~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LessThan2~9_combout\,
	datac => cnt_200Hz(16),
	datad => \FF~8_combout\,
	combout => \segcs_SIFNAL~1_combout\);

-- Location: LCCOMB_X17_Y22_N20
\segcs_SIFNAL~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \segcs_SIFNAL~2_combout\ = (\FF~1_combout\) # ((cnt_200Hz(17)) # ((\FF~6_combout\) # (\segcs_SIFNAL~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FF~1_combout\,
	datab => cnt_200Hz(17),
	datac => \FF~6_combout\,
	datad => \segcs_SIFNAL~1_combout\,
	combout => \segcs_SIFNAL~2_combout\);

-- Location: FF_X17_Y22_N21
\segcs_SIFNAL[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \segcs_SIFNAL~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => segcs_SIFNAL(2));

-- Location: LCCOMB_X17_Y22_N22
\segcs_SIFNAL~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \segcs_SIFNAL~3_combout\ = (!cnt_200Hz(17) & ((\segcs_SIFNAL~1_combout\) # ((!\FF~1_combout\ & !\FF~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FF~1_combout\,
	datab => cnt_200Hz(17),
	datac => \FF~6_combout\,
	datad => \segcs_SIFNAL~1_combout\,
	combout => \segcs_SIFNAL~3_combout\);

-- Location: FF_X17_Y22_N23
\segcs_SIFNAL[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \segcs_SIFNAL~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => segcs_SIFNAL(3));

-- Location: LCCOMB_X4_Y18_N8
\T[0]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \T[0]~25_combout\ = T(0) $ (VCC)
-- \T[0]~26\ = CARRY(T(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => T(0),
	datad => VCC,
	combout => \T[0]~25_combout\,
	cout => \T[0]~26\);

-- Location: FF_X4_Y18_N9
\T[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \T[0]~25_combout\,
	sclr => \ALT_INV_LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => T(0));

-- Location: LCCOMB_X4_Y18_N10
\T[1]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \T[1]~27_combout\ = (T(1) & (!\T[0]~26\)) # (!T(1) & ((\T[0]~26\) # (GND)))
-- \T[1]~28\ = CARRY((!\T[0]~26\) # (!T(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => T(1),
	datad => VCC,
	cin => \T[0]~26\,
	combout => \T[1]~27_combout\,
	cout => \T[1]~28\);

-- Location: FF_X4_Y18_N11
\T[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \T[1]~27_combout\,
	sclr => \ALT_INV_LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => T(1));

-- Location: LCCOMB_X4_Y18_N12
\T[2]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \T[2]~29_combout\ = (T(2) & (\T[1]~28\ $ (GND))) # (!T(2) & (!\T[1]~28\ & VCC))
-- \T[2]~30\ = CARRY((T(2) & !\T[1]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => T(2),
	datad => VCC,
	cin => \T[1]~28\,
	combout => \T[2]~29_combout\,
	cout => \T[2]~30\);

-- Location: FF_X4_Y18_N13
\T[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \T[2]~29_combout\,
	sclr => \ALT_INV_LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => T(2));

-- Location: LCCOMB_X4_Y18_N14
\T[3]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \T[3]~31_combout\ = (T(3) & (!\T[2]~30\)) # (!T(3) & ((\T[2]~30\) # (GND)))
-- \T[3]~32\ = CARRY((!\T[2]~30\) # (!T(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => T(3),
	datad => VCC,
	cin => \T[2]~30\,
	combout => \T[3]~31_combout\,
	cout => \T[3]~32\);

-- Location: FF_X4_Y18_N15
\T[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \T[3]~31_combout\,
	sclr => \ALT_INV_LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => T(3));

-- Location: LCCOMB_X4_Y18_N16
\T[4]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \T[4]~33_combout\ = (T(4) & (\T[3]~32\ $ (GND))) # (!T(4) & (!\T[3]~32\ & VCC))
-- \T[4]~34\ = CARRY((T(4) & !\T[3]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => T(4),
	datad => VCC,
	cin => \T[3]~32\,
	combout => \T[4]~33_combout\,
	cout => \T[4]~34\);

-- Location: FF_X4_Y18_N17
\T[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \T[4]~33_combout\,
	sclr => \ALT_INV_LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => T(4));

-- Location: LCCOMB_X4_Y18_N18
\T[5]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \T[5]~35_combout\ = (T(5) & (!\T[4]~34\)) # (!T(5) & ((\T[4]~34\) # (GND)))
-- \T[5]~36\ = CARRY((!\T[4]~34\) # (!T(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => T(5),
	datad => VCC,
	cin => \T[4]~34\,
	combout => \T[5]~35_combout\,
	cout => \T[5]~36\);

-- Location: FF_X4_Y18_N19
\T[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \T[5]~35_combout\,
	sclr => \ALT_INV_LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => T(5));

-- Location: LCCOMB_X4_Y18_N20
\T[6]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \T[6]~37_combout\ = (T(6) & (\T[5]~36\ $ (GND))) # (!T(6) & (!\T[5]~36\ & VCC))
-- \T[6]~38\ = CARRY((T(6) & !\T[5]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => T(6),
	datad => VCC,
	cin => \T[5]~36\,
	combout => \T[6]~37_combout\,
	cout => \T[6]~38\);

-- Location: FF_X4_Y18_N21
\T[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \T[6]~37_combout\,
	sclr => \ALT_INV_LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => T(6));

-- Location: LCCOMB_X4_Y18_N22
\T[7]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \T[7]~39_combout\ = (T(7) & (!\T[6]~38\)) # (!T(7) & ((\T[6]~38\) # (GND)))
-- \T[7]~40\ = CARRY((!\T[6]~38\) # (!T(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => T(7),
	datad => VCC,
	cin => \T[6]~38\,
	combout => \T[7]~39_combout\,
	cout => \T[7]~40\);

-- Location: FF_X4_Y18_N23
\T[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \T[7]~39_combout\,
	sclr => \ALT_INV_LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => T(7));

-- Location: LCCOMB_X4_Y18_N24
\T[8]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \T[8]~41_combout\ = (T(8) & (\T[7]~40\ $ (GND))) # (!T(8) & (!\T[7]~40\ & VCC))
-- \T[8]~42\ = CARRY((T(8) & !\T[7]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => T(8),
	datad => VCC,
	cin => \T[7]~40\,
	combout => \T[8]~41_combout\,
	cout => \T[8]~42\);

-- Location: FF_X4_Y18_N25
\T[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \T[8]~41_combout\,
	sclr => \ALT_INV_LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => T(8));

-- Location: LCCOMB_X4_Y18_N26
\T[9]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \T[9]~43_combout\ = (T(9) & (!\T[8]~42\)) # (!T(9) & ((\T[8]~42\) # (GND)))
-- \T[9]~44\ = CARRY((!\T[8]~42\) # (!T(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => T(9),
	datad => VCC,
	cin => \T[8]~42\,
	combout => \T[9]~43_combout\,
	cout => \T[9]~44\);

-- Location: FF_X4_Y18_N27
\T[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \T[9]~43_combout\,
	sclr => \ALT_INV_LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => T(9));

-- Location: LCCOMB_X4_Y18_N28
\T[10]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \T[10]~45_combout\ = (T(10) & (\T[9]~44\ $ (GND))) # (!T(10) & (!\T[9]~44\ & VCC))
-- \T[10]~46\ = CARRY((T(10) & !\T[9]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => T(10),
	datad => VCC,
	cin => \T[9]~44\,
	combout => \T[10]~45_combout\,
	cout => \T[10]~46\);

-- Location: FF_X4_Y18_N29
\T[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \T[10]~45_combout\,
	sclr => \ALT_INV_LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => T(10));

-- Location: LCCOMB_X4_Y18_N30
\T[11]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \T[11]~47_combout\ = (T(11) & (!\T[10]~46\)) # (!T(11) & ((\T[10]~46\) # (GND)))
-- \T[11]~48\ = CARRY((!\T[10]~46\) # (!T(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => T(11),
	datad => VCC,
	cin => \T[10]~46\,
	combout => \T[11]~47_combout\,
	cout => \T[11]~48\);

-- Location: FF_X4_Y18_N31
\T[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \T[11]~47_combout\,
	sclr => \ALT_INV_LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => T(11));

-- Location: LCCOMB_X4_Y17_N0
\T[12]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \T[12]~49_combout\ = (T(12) & (\T[11]~48\ $ (GND))) # (!T(12) & (!\T[11]~48\ & VCC))
-- \T[12]~50\ = CARRY((T(12) & !\T[11]~48\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => T(12),
	datad => VCC,
	cin => \T[11]~48\,
	combout => \T[12]~49_combout\,
	cout => \T[12]~50\);

-- Location: FF_X4_Y17_N1
\T[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \T[12]~49_combout\,
	sclr => \ALT_INV_LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => T(12));

-- Location: LCCOMB_X4_Y17_N2
\T[13]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \T[13]~51_combout\ = (T(13) & (!\T[12]~50\)) # (!T(13) & ((\T[12]~50\) # (GND)))
-- \T[13]~52\ = CARRY((!\T[12]~50\) # (!T(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => T(13),
	datad => VCC,
	cin => \T[12]~50\,
	combout => \T[13]~51_combout\,
	cout => \T[13]~52\);

-- Location: FF_X4_Y17_N3
\T[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \T[13]~51_combout\,
	sclr => \ALT_INV_LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => T(13));

-- Location: LCCOMB_X4_Y17_N4
\T[14]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \T[14]~53_combout\ = (T(14) & (\T[13]~52\ $ (GND))) # (!T(14) & (!\T[13]~52\ & VCC))
-- \T[14]~54\ = CARRY((T(14) & !\T[13]~52\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => T(14),
	datad => VCC,
	cin => \T[13]~52\,
	combout => \T[14]~53_combout\,
	cout => \T[14]~54\);

-- Location: FF_X4_Y17_N5
\T[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \T[14]~53_combout\,
	sclr => \ALT_INV_LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => T(14));

-- Location: LCCOMB_X4_Y17_N6
\T[15]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \T[15]~55_combout\ = (T(15) & (!\T[14]~54\)) # (!T(15) & ((\T[14]~54\) # (GND)))
-- \T[15]~56\ = CARRY((!\T[14]~54\) # (!T(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => T(15),
	datad => VCC,
	cin => \T[14]~54\,
	combout => \T[15]~55_combout\,
	cout => \T[15]~56\);

-- Location: FF_X4_Y17_N7
\T[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \T[15]~55_combout\,
	sclr => \ALT_INV_LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => T(15));

-- Location: LCCOMB_X4_Y17_N8
\T[16]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \T[16]~57_combout\ = (T(16) & (\T[15]~56\ $ (GND))) # (!T(16) & (!\T[15]~56\ & VCC))
-- \T[16]~58\ = CARRY((T(16) & !\T[15]~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => T(16),
	datad => VCC,
	cin => \T[15]~56\,
	combout => \T[16]~57_combout\,
	cout => \T[16]~58\);

-- Location: FF_X4_Y17_N9
\T[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \T[16]~57_combout\,
	sclr => \ALT_INV_LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => T(16));

-- Location: LCCOMB_X4_Y17_N10
\T[17]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \T[17]~59_combout\ = (T(17) & (!\T[16]~58\)) # (!T(17) & ((\T[16]~58\) # (GND)))
-- \T[17]~60\ = CARRY((!\T[16]~58\) # (!T(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => T(17),
	datad => VCC,
	cin => \T[16]~58\,
	combout => \T[17]~59_combout\,
	cout => \T[17]~60\);

-- Location: FF_X4_Y17_N11
\T[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \T[17]~59_combout\,
	sclr => \ALT_INV_LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => T(17));

-- Location: LCCOMB_X4_Y17_N30
\LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan0~5_combout\ = (((!T(17)) # (!T(14))) # (!T(16))) # (!T(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => T(15),
	datab => T(16),
	datac => T(14),
	datad => T(17),
	combout => \LessThan0~5_combout\);

-- Location: LCCOMB_X4_Y18_N4
\LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan0~2_combout\ = ((!T(5) & (!T(4) & !T(6)))) # (!T(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => T(5),
	datab => T(4),
	datac => T(7),
	datad => T(6),
	combout => \LessThan0~2_combout\);

-- Location: LCCOMB_X4_Y18_N2
\LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan0~3_combout\ = (!T(9) & (!T(8) & (!T(11) & !T(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => T(9),
	datab => T(8),
	datac => T(11),
	datad => T(10),
	combout => \LessThan0~3_combout\);

-- Location: LCCOMB_X4_Y18_N0
\LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan0~4_combout\ = (!T(13) & (((\LessThan0~2_combout\ & \LessThan0~3_combout\)) # (!T(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => T(12),
	datab => T(13),
	datac => \LessThan0~2_combout\,
	datad => \LessThan0~3_combout\,
	combout => \LessThan0~4_combout\);

-- Location: LCCOMB_X4_Y17_N12
\T[18]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \T[18]~61_combout\ = (T(18) & (\T[17]~60\ $ (GND))) # (!T(18) & (!\T[17]~60\ & VCC))
-- \T[18]~62\ = CARRY((T(18) & !\T[17]~60\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => T(18),
	datad => VCC,
	cin => \T[17]~60\,
	combout => \T[18]~61_combout\,
	cout => \T[18]~62\);

-- Location: FF_X4_Y17_N13
\T[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \T[18]~61_combout\,
	sclr => \ALT_INV_LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => T(18));

-- Location: LCCOMB_X4_Y17_N14
\T[19]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \T[19]~63_combout\ = (T(19) & (!\T[18]~62\)) # (!T(19) & ((\T[18]~62\) # (GND)))
-- \T[19]~64\ = CARRY((!\T[18]~62\) # (!T(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => T(19),
	datad => VCC,
	cin => \T[18]~62\,
	combout => \T[19]~63_combout\,
	cout => \T[19]~64\);

-- Location: FF_X4_Y17_N15
\T[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \T[19]~63_combout\,
	sclr => \ALT_INV_LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => T(19));

-- Location: LCCOMB_X4_Y17_N16
\T[20]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \T[20]~65_combout\ = (T(20) & (\T[19]~64\ $ (GND))) # (!T(20) & (!\T[19]~64\ & VCC))
-- \T[20]~66\ = CARRY((T(20) & !\T[19]~64\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => T(20),
	datad => VCC,
	cin => \T[19]~64\,
	combout => \T[20]~65_combout\,
	cout => \T[20]~66\);

-- Location: FF_X4_Y17_N17
\T[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \T[20]~65_combout\,
	sclr => \ALT_INV_LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => T(20));

-- Location: LCCOMB_X4_Y17_N18
\T[21]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \T[21]~67_combout\ = (T(21) & (!\T[20]~66\)) # (!T(21) & ((\T[20]~66\) # (GND)))
-- \T[21]~68\ = CARRY((!\T[20]~66\) # (!T(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => T(21),
	datad => VCC,
	cin => \T[20]~66\,
	combout => \T[21]~67_combout\,
	cout => \T[21]~68\);

-- Location: FF_X4_Y17_N19
\T[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \T[21]~67_combout\,
	sclr => \ALT_INV_LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => T(21));

-- Location: LCCOMB_X4_Y17_N26
\LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan0~0_combout\ = (!T(18) & (!T(20) & (!T(19) & !T(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => T(18),
	datab => T(20),
	datac => T(19),
	datad => T(21),
	combout => \LessThan0~0_combout\);

-- Location: LCCOMB_X4_Y17_N20
\T[22]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \T[22]~69_combout\ = (T(22) & (\T[21]~68\ $ (GND))) # (!T(22) & (!\T[21]~68\ & VCC))
-- \T[22]~70\ = CARRY((T(22) & !\T[21]~68\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => T(22),
	datad => VCC,
	cin => \T[21]~68\,
	combout => \T[22]~69_combout\,
	cout => \T[22]~70\);

-- Location: FF_X4_Y17_N21
\T[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \T[22]~69_combout\,
	sclr => \ALT_INV_LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => T(22));

-- Location: LCCOMB_X4_Y17_N22
\T[23]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \T[23]~71_combout\ = (T(23) & (!\T[22]~70\)) # (!T(23) & ((\T[22]~70\) # (GND)))
-- \T[23]~72\ = CARRY((!\T[22]~70\) # (!T(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => T(23),
	datad => VCC,
	cin => \T[22]~70\,
	combout => \T[23]~71_combout\,
	cout => \T[23]~72\);

-- Location: FF_X4_Y17_N23
\T[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \T[23]~71_combout\,
	sclr => \ALT_INV_LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => T(23));

-- Location: LCCOMB_X4_Y17_N24
\T[24]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \T[24]~73_combout\ = \T[23]~72\ $ (!T(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => T(24),
	cin => \T[23]~72\,
	combout => \T[24]~73_combout\);

-- Location: FF_X4_Y17_N25
\T[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \T[24]~73_combout\,
	sclr => \ALT_INV_LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => T(24));

-- Location: LCCOMB_X4_Y17_N28
\LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan0~1_combout\ = (!T(24) & (!T(23) & !T(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => T(24),
	datac => T(23),
	datad => T(22),
	combout => \LessThan0~1_combout\);

-- Location: LCCOMB_X4_Y18_N6
\LessThan0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan0~6_combout\ = (\LessThan0~0_combout\ & (\LessThan0~1_combout\ & ((\LessThan0~5_combout\) # (\LessThan0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan0~5_combout\,
	datab => \LessThan0~4_combout\,
	datac => \LessThan0~0_combout\,
	datad => \LessThan0~1_combout\,
	combout => \LessThan0~6_combout\);

-- Location: LCCOMB_X6_Y18_N4
\Q[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Q[0]~13_combout\ = \Q[0]~reg0_q\ $ (!\LessThan0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Q[0]~reg0_q\,
	datad => \LessThan0~6_combout\,
	combout => \Q[0]~13_combout\);

-- Location: LCCOMB_X5_Y18_N4
\Q[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Q[1]~14_combout\ = (\Q[0]~reg0_q\ & (\Q[1]~reg0_q\ $ (VCC))) # (!\Q[0]~reg0_q\ & (\Q[1]~reg0_q\ & VCC))
-- \Q[1]~15\ = CARRY((\Q[0]~reg0_q\ & \Q[1]~reg0_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Q[0]~reg0_q\,
	datab => \Q[1]~reg0_q\,
	datad => VCC,
	combout => \Q[1]~14_combout\,
	cout => \Q[1]~15\);

-- Location: FF_X5_Y18_N5
\Q[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Q[1]~14_combout\,
	clrn => \ALT_INV_Equal0~4_combout\,
	ena => \ALT_INV_LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Q[1]~reg0_q\);

-- Location: LCCOMB_X5_Y18_N6
\Q[2]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Q[2]~16_combout\ = (\Q[2]~reg0_q\ & (!\Q[1]~15\)) # (!\Q[2]~reg0_q\ & ((\Q[1]~15\) # (GND)))
-- \Q[2]~17\ = CARRY((!\Q[1]~15\) # (!\Q[2]~reg0_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Q[2]~reg0_q\,
	datad => VCC,
	cin => \Q[1]~15\,
	combout => \Q[2]~16_combout\,
	cout => \Q[2]~17\);

-- Location: FF_X5_Y18_N7
\Q[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Q[2]~16_combout\,
	clrn => \ALT_INV_Equal0~4_combout\,
	ena => \ALT_INV_LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Q[2]~reg0_q\);

-- Location: LCCOMB_X5_Y18_N8
\Q[3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Q[3]~18_combout\ = (\Q[3]~reg0_q\ & (\Q[2]~17\ $ (GND))) # (!\Q[3]~reg0_q\ & (!\Q[2]~17\ & VCC))
-- \Q[3]~19\ = CARRY((\Q[3]~reg0_q\ & !\Q[2]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Q[3]~reg0_q\,
	datad => VCC,
	cin => \Q[2]~17\,
	combout => \Q[3]~18_combout\,
	cout => \Q[3]~19\);

-- Location: FF_X5_Y18_N9
\Q[3]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Q[3]~18_combout\,
	clrn => \ALT_INV_Equal0~4_combout\,
	ena => \ALT_INV_LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Q[3]~reg0_q\);

-- Location: LCCOMB_X5_Y18_N10
\Q[4]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Q[4]~20_combout\ = (\Q[4]~reg0_q\ & (!\Q[3]~19\)) # (!\Q[4]~reg0_q\ & ((\Q[3]~19\) # (GND)))
-- \Q[4]~21\ = CARRY((!\Q[3]~19\) # (!\Q[4]~reg0_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Q[4]~reg0_q\,
	datad => VCC,
	cin => \Q[3]~19\,
	combout => \Q[4]~20_combout\,
	cout => \Q[4]~21\);

-- Location: FF_X5_Y18_N11
\Q[4]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Q[4]~20_combout\,
	clrn => \ALT_INV_Equal0~4_combout\,
	ena => \ALT_INV_LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Q[4]~reg0_q\);

-- Location: LCCOMB_X5_Y18_N12
\Q[5]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Q[5]~22_combout\ = (\Q[5]~reg0_q\ & (\Q[4]~21\ $ (GND))) # (!\Q[5]~reg0_q\ & (!\Q[4]~21\ & VCC))
-- \Q[5]~23\ = CARRY((\Q[5]~reg0_q\ & !\Q[4]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Q[5]~reg0_q\,
	datad => VCC,
	cin => \Q[4]~21\,
	combout => \Q[5]~22_combout\,
	cout => \Q[5]~23\);

-- Location: FF_X5_Y18_N13
\Q[5]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Q[5]~22_combout\,
	clrn => \ALT_INV_Equal0~4_combout\,
	ena => \ALT_INV_LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Q[5]~reg0_q\);

-- Location: LCCOMB_X5_Y18_N14
\Q[6]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Q[6]~24_combout\ = (\Q[6]~reg0_q\ & (!\Q[5]~23\)) # (!\Q[6]~reg0_q\ & ((\Q[5]~23\) # (GND)))
-- \Q[6]~25\ = CARRY((!\Q[5]~23\) # (!\Q[6]~reg0_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Q[6]~reg0_q\,
	datad => VCC,
	cin => \Q[5]~23\,
	combout => \Q[6]~24_combout\,
	cout => \Q[6]~25\);

-- Location: FF_X5_Y18_N15
\Q[6]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Q[6]~24_combout\,
	clrn => \ALT_INV_Equal0~4_combout\,
	ena => \ALT_INV_LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Q[6]~reg0_q\);

-- Location: LCCOMB_X5_Y18_N16
\Q[7]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Q[7]~26_combout\ = (\Q[7]~reg0_q\ & (\Q[6]~25\ $ (GND))) # (!\Q[7]~reg0_q\ & (!\Q[6]~25\ & VCC))
-- \Q[7]~27\ = CARRY((\Q[7]~reg0_q\ & !\Q[6]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Q[7]~reg0_q\,
	datad => VCC,
	cin => \Q[6]~25\,
	combout => \Q[7]~26_combout\,
	cout => \Q[7]~27\);

-- Location: FF_X5_Y18_N17
\Q[7]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Q[7]~26_combout\,
	clrn => \ALT_INV_Equal0~4_combout\,
	ena => \ALT_INV_LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Q[7]~reg0_q\);

-- Location: LCCOMB_X5_Y18_N18
\Q[8]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Q[8]~28_combout\ = (\Q[8]~reg0_q\ & (!\Q[7]~27\)) # (!\Q[8]~reg0_q\ & ((\Q[7]~27\) # (GND)))
-- \Q[8]~29\ = CARRY((!\Q[7]~27\) # (!\Q[8]~reg0_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Q[8]~reg0_q\,
	datad => VCC,
	cin => \Q[7]~27\,
	combout => \Q[8]~28_combout\,
	cout => \Q[8]~29\);

-- Location: FF_X5_Y18_N19
\Q[8]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Q[8]~28_combout\,
	clrn => \ALT_INV_Equal0~4_combout\,
	ena => \ALT_INV_LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Q[8]~reg0_q\);

-- Location: LCCOMB_X5_Y18_N20
\Q[9]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Q[9]~30_combout\ = (\Q[9]~reg0_q\ & (\Q[8]~29\ $ (GND))) # (!\Q[9]~reg0_q\ & (!\Q[8]~29\ & VCC))
-- \Q[9]~31\ = CARRY((\Q[9]~reg0_q\ & !\Q[8]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Q[9]~reg0_q\,
	datad => VCC,
	cin => \Q[8]~29\,
	combout => \Q[9]~30_combout\,
	cout => \Q[9]~31\);

-- Location: FF_X5_Y18_N21
\Q[9]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Q[9]~30_combout\,
	clrn => \ALT_INV_Equal0~4_combout\,
	ena => \ALT_INV_LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Q[9]~reg0_q\);

-- Location: LCCOMB_X5_Y18_N22
\Q[10]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Q[10]~32_combout\ = (\Q[10]~reg0_q\ & (!\Q[9]~31\)) # (!\Q[10]~reg0_q\ & ((\Q[9]~31\) # (GND)))
-- \Q[10]~33\ = CARRY((!\Q[9]~31\) # (!\Q[10]~reg0_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Q[10]~reg0_q\,
	datad => VCC,
	cin => \Q[9]~31\,
	combout => \Q[10]~32_combout\,
	cout => \Q[10]~33\);

-- Location: FF_X5_Y18_N23
\Q[10]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Q[10]~32_combout\,
	clrn => \ALT_INV_Equal0~4_combout\,
	ena => \ALT_INV_LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Q[10]~reg0_q\);

-- Location: LCCOMB_X5_Y18_N24
\Q[11]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Q[11]~34_combout\ = (\Q[11]~reg0_q\ & (\Q[10]~33\ $ (GND))) # (!\Q[11]~reg0_q\ & (!\Q[10]~33\ & VCC))
-- \Q[11]~35\ = CARRY((\Q[11]~reg0_q\ & !\Q[10]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Q[11]~reg0_q\,
	datad => VCC,
	cin => \Q[10]~33\,
	combout => \Q[11]~34_combout\,
	cout => \Q[11]~35\);

-- Location: FF_X5_Y18_N25
\Q[11]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Q[11]~34_combout\,
	clrn => \ALT_INV_Equal0~4_combout\,
	ena => \ALT_INV_LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Q[11]~reg0_q\);

-- Location: LCCOMB_X5_Y18_N2
\Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~2_combout\ = (\Q[10]~reg0_q\ & (\Q[8]~reg0_q\ & (!\Q[11]~reg0_q\ & \Q[9]~reg0_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Q[10]~reg0_q\,
	datab => \Q[8]~reg0_q\,
	datac => \Q[11]~reg0_q\,
	datad => \Q[9]~reg0_q\,
	combout => \Equal0~2_combout\);

-- Location: LCCOMB_X5_Y18_N0
\Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~0_combout\ = (!\Q[2]~reg0_q\ & (!\Q[3]~reg0_q\ & (!\Q[1]~reg0_q\ & !\Q[0]~reg0_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Q[2]~reg0_q\,
	datab => \Q[3]~reg0_q\,
	datac => \Q[1]~reg0_q\,
	datad => \Q[0]~reg0_q\,
	combout => \Equal0~0_combout\);

-- Location: LCCOMB_X5_Y18_N26
\Q[12]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Q[12]~36_combout\ = (\Q[12]~reg0_q\ & (!\Q[11]~35\)) # (!\Q[12]~reg0_q\ & ((\Q[11]~35\) # (GND)))
-- \Q[12]~37\ = CARRY((!\Q[11]~35\) # (!\Q[12]~reg0_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Q[12]~reg0_q\,
	datad => VCC,
	cin => \Q[11]~35\,
	combout => \Q[12]~36_combout\,
	cout => \Q[12]~37\);

-- Location: FF_X5_Y18_N27
\Q[12]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Q[12]~36_combout\,
	clrn => \ALT_INV_Equal0~4_combout\,
	ena => \ALT_INV_LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Q[12]~reg0_q\);

-- Location: LCCOMB_X5_Y18_N28
\Q[13]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Q[13]~38_combout\ = \Q[12]~37\ $ (!\Q[13]~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Q[13]~reg0_q\,
	cin => \Q[12]~37\,
	combout => \Q[13]~38_combout\);

-- Location: FF_X5_Y18_N29
\Q[13]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Q[13]~38_combout\,
	clrn => \ALT_INV_Equal0~4_combout\,
	ena => \ALT_INV_LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Q[13]~reg0_q\);

-- Location: LCCOMB_X6_Y18_N12
\Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~3_combout\ = (!\Q[12]~reg0_q\ & \Q[13]~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Q[12]~reg0_q\,
	datad => \Q[13]~reg0_q\,
	combout => \Equal0~3_combout\);

-- Location: LCCOMB_X6_Y18_N6
\Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~1_combout\ = (!\Q[5]~reg0_q\ & (!\Q[6]~reg0_q\ & (!\Q[7]~reg0_q\ & \Q[4]~reg0_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Q[5]~reg0_q\,
	datab => \Q[6]~reg0_q\,
	datac => \Q[7]~reg0_q\,
	datad => \Q[4]~reg0_q\,
	combout => \Equal0~1_combout\);

-- Location: LCCOMB_X5_Y18_N30
\Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~4_combout\ = (\Equal0~2_combout\ & (\Equal0~0_combout\ & (\Equal0~3_combout\ & \Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~2_combout\,
	datab => \Equal0~0_combout\,
	datac => \Equal0~3_combout\,
	datad => \Equal0~1_combout\,
	combout => \Equal0~4_combout\);

-- Location: FF_X6_Y18_N5
\Q[0]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Q[0]~13_combout\,
	clrn => \ALT_INV_Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Q[0]~reg0_q\);

-- Location: LCCOMB_X16_Y17_N14
\num[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \num[1]~1_combout\ = (segcs_SIFNAL(3) & (segcs_SIFNAL(1) & (segcs_SIFNAL(2) $ (segcs_SIFNAL(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => segcs_SIFNAL(3),
	datab => segcs_SIFNAL(2),
	datac => segcs_SIFNAL(1),
	datad => segcs_SIFNAL(0),
	combout => \num[1]~1_combout\);

-- Location: LCCOMB_X16_Y17_N12
\num[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \num[2]~0_combout\ = ((segcs_SIFNAL(1) $ (!segcs_SIFNAL(0))) # (!segcs_SIFNAL(2))) # (!segcs_SIFNAL(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => segcs_SIFNAL(3),
	datab => segcs_SIFNAL(2),
	datac => segcs_SIFNAL(1),
	datad => segcs_SIFNAL(0),
	combout => \num[2]~0_combout\);

-- Location: LCCOMB_X14_Y19_N6
\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \Q[11]~reg0_q\ $ (VCC)
-- \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\Q[11]~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Q[11]~reg0_q\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X14_Y19_N8
\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\Q[12]~reg0_q\ & (\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\Q[12]~reg0_q\ & (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\Q[12]~reg0_q\ & !\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Q[12]~reg0_q\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X14_Y19_N10
\Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\Q[13]~reg0_q\ & (\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\Q[13]~reg0_q\ & (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & 
-- VCC))
-- \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\Q[13]~reg0_q\ & !\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Q[13]~reg0_q\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X14_Y19_N12
\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X14_Y19_N30
\Div2|auto_generated|divider|divider|StageOut[18]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[18]~97_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[18]~97_combout\);

-- Location: LCCOMB_X14_Y19_N4
\Div2|auto_generated|divider|divider|StageOut[18]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[18]~96_combout\ = (\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Q[13]~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Q[13]~reg0_q\,
	combout => \Div2|auto_generated|divider|divider|StageOut[18]~96_combout\);

-- Location: LCCOMB_X14_Y19_N16
\Div2|auto_generated|divider|divider|StageOut[17]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[17]~98_combout\ = (\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Q[12]~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Q[12]~reg0_q\,
	combout => \Div2|auto_generated|divider|divider|StageOut[17]~98_combout\);

-- Location: LCCOMB_X14_Y19_N14
\Div2|auto_generated|divider|divider|StageOut[17]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[17]~99_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[17]~99_combout\);

-- Location: LCCOMB_X14_Y19_N28
\Div2|auto_generated|divider|divider|StageOut[16]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[16]~100_combout\ = (\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Q[11]~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Q[11]~reg0_q\,
	combout => \Div2|auto_generated|divider|divider|StageOut[16]~100_combout\);

-- Location: LCCOMB_X14_Y19_N0
\Div2|auto_generated|divider|divider|StageOut[16]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[16]~101_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[16]~101_combout\);

-- Location: LCCOMB_X13_Y19_N0
\Div2|auto_generated|divider|divider|StageOut[15]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[15]~102_combout\ = (\Q[10]~reg0_q\ & \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Q[10]~reg0_q\,
	datac => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[15]~102_combout\);

-- Location: LCCOMB_X13_Y19_N30
\Div2|auto_generated|divider|divider|StageOut[15]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[15]~103_combout\ = (\Q[10]~reg0_q\ & !\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Q[10]~reg0_q\,
	datac => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[15]~103_combout\);

-- Location: LCCOMB_X14_Y19_N18
\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Div2|auto_generated|divider|divider|StageOut[15]~102_combout\) # (\Div2|auto_generated|divider|divider|StageOut[15]~103_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[15]~102_combout\) # (\Div2|auto_generated|divider|divider|StageOut[15]~103_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[15]~102_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[15]~103_combout\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X14_Y19_N20
\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Div2|auto_generated|divider|divider|StageOut[16]~100_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[16]~101_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Div2|auto_generated|divider|divider|StageOut[16]~100_combout\ & 
-- (!\Div2|auto_generated|divider|divider|StageOut[16]~101_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[16]~100_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[16]~101_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[16]~100_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[16]~101_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X14_Y19_N22
\Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Div2|auto_generated|divider|divider|StageOut[17]~98_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[17]~99_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Div2|auto_generated|divider|divider|StageOut[17]~98_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[17]~99_combout\)))))
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Div2|auto_generated|divider|divider|StageOut[17]~98_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[17]~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[17]~98_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[17]~99_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X14_Y19_N24
\Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[18]~97_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[18]~96_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[18]~97_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[18]~96_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X14_Y19_N26
\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X13_Y19_N12
\Div2|auto_generated|divider|divider|StageOut[22]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[22]~167_combout\ = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Q[11]~reg0_q\)) # 
-- (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Q[11]~reg0_q\,
	datab => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[22]~167_combout\);

-- Location: LCCOMB_X14_Y19_N2
\Div2|auto_generated|divider|divider|StageOut[23]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[23]~104_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[23]~104_combout\);

-- Location: LCCOMB_X13_Y19_N14
\Div2|auto_generated|divider|divider|StageOut[23]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[23]~166_combout\ = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Q[12]~reg0_q\)) # 
-- (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Q[12]~reg0_q\,
	datab => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[23]~166_combout\);

-- Location: LCCOMB_X13_Y19_N28
\Div2|auto_generated|divider|divider|StageOut[22]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[22]~105_combout\ = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[22]~105_combout\);

-- Location: LCCOMB_X13_Y19_N6
\Div2|auto_generated|divider|divider|StageOut[21]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[21]~106_combout\ = (\Q[10]~reg0_q\ & \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Q[10]~reg0_q\,
	datad => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[21]~106_combout\);

-- Location: LCCOMB_X13_Y19_N8
\Div2|auto_generated|divider|divider|StageOut[21]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[21]~107_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[21]~107_combout\);

-- Location: LCCOMB_X13_Y19_N10
\Div2|auto_generated|divider|divider|StageOut[20]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[20]~108_combout\ = (\Q[9]~reg0_q\ & \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Q[9]~reg0_q\,
	datad => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[20]~108_combout\);

-- Location: LCCOMB_X13_Y19_N4
\Div2|auto_generated|divider|divider|StageOut[20]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[20]~109_combout\ = (\Q[9]~reg0_q\ & !\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Q[9]~reg0_q\,
	datad => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[20]~109_combout\);

-- Location: LCCOMB_X13_Y19_N16
\Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Div2|auto_generated|divider|divider|StageOut[20]~108_combout\) # (\Div2|auto_generated|divider|divider|StageOut[20]~109_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[20]~108_combout\) # (\Div2|auto_generated|divider|divider|StageOut[20]~109_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[20]~108_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[20]~109_combout\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X13_Y19_N18
\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Div2|auto_generated|divider|divider|StageOut[21]~106_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[21]~107_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Div2|auto_generated|divider|divider|StageOut[21]~106_combout\ & 
-- (!\Div2|auto_generated|divider|divider|StageOut[21]~107_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[21]~106_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[21]~107_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[21]~106_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[21]~107_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X13_Y19_N20
\Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Div2|auto_generated|divider|divider|StageOut[22]~167_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[22]~105_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Div2|auto_generated|divider|divider|StageOut[22]~167_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[22]~105_combout\)))))
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Div2|auto_generated|divider|divider|StageOut[22]~167_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[22]~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[22]~167_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[22]~105_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X13_Y19_N22
\Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[23]~104_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[23]~166_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[23]~104_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[23]~166_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X13_Y19_N24
\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X13_Y19_N26
\Div2|auto_generated|divider|divider|StageOut[28]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[28]~158_combout\ = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|StageOut[22]~167_combout\) # 
-- ((\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[22]~167_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[28]~158_combout\);

-- Location: LCCOMB_X14_Y23_N18
\Div2|auto_generated|divider|divider|StageOut[28]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[28]~110_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[28]~110_combout\);

-- Location: LCCOMB_X13_Y19_N2
\Div2|auto_generated|divider|divider|StageOut[27]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[27]~168_combout\ = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Q[10]~reg0_q\)) # 
-- (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Q[10]~reg0_q\,
	datad => \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[27]~168_combout\);

-- Location: LCCOMB_X14_Y23_N20
\Div2|auto_generated|divider|divider|StageOut[27]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[27]~111_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[27]~111_combout\);

-- Location: LCCOMB_X14_Y23_N10
\Div2|auto_generated|divider|divider|StageOut[26]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[26]~112_combout\ = (\Q[9]~reg0_q\ & \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Q[9]~reg0_q\,
	datad => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[26]~112_combout\);

-- Location: LCCOMB_X14_Y23_N16
\Div2|auto_generated|divider|divider|StageOut[26]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[26]~113_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[26]~113_combout\);

-- Location: LCCOMB_X14_Y23_N30
\Div2|auto_generated|divider|divider|StageOut[25]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[25]~114_combout\ = (\Q[8]~reg0_q\ & \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Q[8]~reg0_q\,
	datad => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[25]~114_combout\);

-- Location: LCCOMB_X14_Y23_N28
\Div2|auto_generated|divider|divider|StageOut[25]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[25]~115_combout\ = (\Q[8]~reg0_q\ & !\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Q[8]~reg0_q\,
	datad => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[25]~115_combout\);

-- Location: LCCOMB_X14_Y23_N0
\Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Div2|auto_generated|divider|divider|StageOut[25]~114_combout\) # (\Div2|auto_generated|divider|divider|StageOut[25]~115_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[25]~114_combout\) # (\Div2|auto_generated|divider|divider|StageOut[25]~115_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[25]~114_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[25]~115_combout\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X14_Y23_N2
\Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Div2|auto_generated|divider|divider|StageOut[26]~112_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[26]~113_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Div2|auto_generated|divider|divider|StageOut[26]~112_combout\ & 
-- (!\Div2|auto_generated|divider|divider|StageOut[26]~113_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[26]~112_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[26]~113_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[26]~112_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[26]~113_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X14_Y23_N4
\Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Div2|auto_generated|divider|divider|StageOut[27]~168_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[27]~111_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Div2|auto_generated|divider|divider|StageOut[27]~168_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[27]~111_combout\)))))
-- \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Div2|auto_generated|divider|divider|StageOut[27]~168_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[27]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[27]~168_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[27]~111_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X14_Y23_N6
\Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[28]~158_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[28]~110_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[28]~158_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[28]~110_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X14_Y23_N8
\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X14_Y23_N22
\Div2|auto_generated|divider|divider|StageOut[32]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[32]~169_combout\ = (\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\Q[9]~reg0_q\)) # 
-- (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Q[9]~reg0_q\,
	datab => \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[32]~169_combout\);

-- Location: LCCOMB_X14_Y23_N26
\Div2|auto_generated|divider|divider|StageOut[33]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[33]~116_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[33]~116_combout\);

-- Location: LCCOMB_X14_Y23_N24
\Div2|auto_generated|divider|divider|StageOut[33]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[33]~159_combout\ = (\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|StageOut[27]~168_combout\) # 
-- ((\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[27]~168_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[33]~159_combout\);

-- Location: LCCOMB_X18_Y23_N28
\Div2|auto_generated|divider|divider|StageOut[32]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[32]~117_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[32]~117_combout\);

-- Location: LCCOMB_X18_Y23_N30
\Div2|auto_generated|divider|divider|StageOut[31]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[31]~118_combout\ = (\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Q[8]~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Q[8]~reg0_q\,
	combout => \Div2|auto_generated|divider|divider|StageOut[31]~118_combout\);

-- Location: LCCOMB_X18_Y23_N18
\Div2|auto_generated|divider|divider|StageOut[31]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[31]~119_combout\ = (\Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[31]~119_combout\);

-- Location: LCCOMB_X18_Y23_N22
\Div2|auto_generated|divider|divider|StageOut[30]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[30]~121_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Q[7]~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Q[7]~reg0_q\,
	combout => \Div2|auto_generated|divider|divider|StageOut[30]~121_combout\);

-- Location: LCCOMB_X18_Y23_N20
\Div2|auto_generated|divider|divider|StageOut[30]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[30]~120_combout\ = (\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Q[7]~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Q[7]~reg0_q\,
	combout => \Div2|auto_generated|divider|divider|StageOut[30]~120_combout\);

-- Location: LCCOMB_X18_Y23_N4
\Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Div2|auto_generated|divider|divider|StageOut[30]~121_combout\) # (\Div2|auto_generated|divider|divider|StageOut[30]~120_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[30]~121_combout\) # (\Div2|auto_generated|divider|divider|StageOut[30]~120_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[30]~121_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[30]~120_combout\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X18_Y23_N6
\Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Div2|auto_generated|divider|divider|StageOut[31]~118_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[31]~119_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Div2|auto_generated|divider|divider|StageOut[31]~118_combout\ & 
-- (!\Div2|auto_generated|divider|divider|StageOut[31]~119_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[31]~118_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[31]~119_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[31]~118_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[31]~119_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X18_Y23_N8
\Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Div2|auto_generated|divider|divider|StageOut[32]~169_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[32]~117_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Div2|auto_generated|divider|divider|StageOut[32]~169_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[32]~117_combout\)))))
-- \Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Div2|auto_generated|divider|divider|StageOut[32]~169_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[32]~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[32]~169_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[32]~117_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X18_Y23_N10
\Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[33]~116_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[33]~159_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[33]~116_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[33]~159_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X18_Y23_N12
\Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X18_Y23_N26
\Div2|auto_generated|divider|divider|StageOut[38]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[38]~160_combout\ = (\Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|StageOut[32]~169_combout\) # 
-- ((!\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datac => \Div2|auto_generated|divider|divider|StageOut[32]~169_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[38]~160_combout\);

-- Location: LCCOMB_X18_Y19_N20
\Div2|auto_generated|divider|divider|StageOut[38]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[38]~122_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[38]~122_combout\);

-- Location: LCCOMB_X18_Y23_N0
\Div2|auto_generated|divider|divider|StageOut[37]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[37]~123_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[37]~123_combout\);

-- Location: LCCOMB_X18_Y23_N2
\Div2|auto_generated|divider|divider|StageOut[37]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[37]~170_combout\ = (\Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (\Q[8]~reg0_q\)) # 
-- (!\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \Q[8]~reg0_q\,
	datac => \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[37]~170_combout\);

-- Location: LCCOMB_X18_Y19_N12
\Div2|auto_generated|divider|divider|StageOut[36]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[36]~124_combout\ = (\Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Q[7]~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Q[7]~reg0_q\,
	combout => \Div2|auto_generated|divider|divider|StageOut[36]~124_combout\);

-- Location: LCCOMB_X18_Y19_N14
\Div2|auto_generated|divider|divider|StageOut[36]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[36]~125_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[36]~125_combout\);

-- Location: LCCOMB_X17_Y18_N18
\Div2|auto_generated|divider|divider|StageOut[35]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[35]~127_combout\ = (\Q[6]~reg0_q\ & !\Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Q[6]~reg0_q\,
	datad => \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[35]~127_combout\);

-- Location: LCCOMB_X17_Y18_N0
\Div2|auto_generated|divider|divider|StageOut[35]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[35]~126_combout\ = (\Q[6]~reg0_q\ & \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Q[6]~reg0_q\,
	datad => \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[35]~126_combout\);

-- Location: LCCOMB_X18_Y19_N2
\Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\Div2|auto_generated|divider|divider|StageOut[35]~127_combout\) # (\Div2|auto_generated|divider|divider|StageOut[35]~126_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[35]~127_combout\) # (\Div2|auto_generated|divider|divider|StageOut[35]~126_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[35]~127_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[35]~126_combout\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X18_Y19_N4
\Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\Div2|auto_generated|divider|divider|StageOut[36]~124_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[36]~125_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\Div2|auto_generated|divider|divider|StageOut[36]~124_combout\ & 
-- (!\Div2|auto_generated|divider|divider|StageOut[36]~125_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[36]~124_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[36]~125_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[36]~124_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[36]~125_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X18_Y19_N6
\Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\Div2|auto_generated|divider|divider|StageOut[37]~123_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[37]~170_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\Div2|auto_generated|divider|divider|StageOut[37]~123_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[37]~170_combout\)))))
-- \Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\Div2|auto_generated|divider|divider|StageOut[37]~123_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[37]~170_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[37]~123_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[37]~170_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X18_Y19_N8
\Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[38]~160_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[38]~122_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[38]~160_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[38]~122_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	cout => \Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\);

-- Location: LCCOMB_X18_Y19_N10
\Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = \Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\);

-- Location: LCCOMB_X18_Y19_N0
\Div2|auto_generated|divider|divider|StageOut[43]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[43]~128_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[43]~128_combout\);

-- Location: LCCOMB_X18_Y23_N24
\Div2|auto_generated|divider|divider|StageOut[43]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[43]~161_combout\ = (\Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|StageOut[37]~170_combout\) # 
-- ((\Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|StageOut[37]~170_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[43]~161_combout\);

-- Location: LCCOMB_X23_Y20_N30
\Div2|auto_generated|divider|divider|StageOut[42]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[42]~129_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[42]~129_combout\);

-- Location: LCCOMB_X18_Y23_N16
\Div2|auto_generated|divider|divider|StageOut[42]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[42]~171_combout\ = (\Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (\Q[7]~reg0_q\)) # 
-- (!\Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Q[7]~reg0_q\,
	datab => \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[42]~171_combout\);

-- Location: LCCOMB_X23_Y20_N22
\Div2|auto_generated|divider|divider|StageOut[41]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[41]~131_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[41]~131_combout\);

-- Location: LCCOMB_X23_Y20_N24
\Div2|auto_generated|divider|divider|StageOut[41]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[41]~130_combout\ = (\Q[6]~reg0_q\ & \Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Q[6]~reg0_q\,
	datad => \Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[41]~130_combout\);

-- Location: LCCOMB_X16_Y19_N0
\Div2|auto_generated|divider|divider|StageOut[40]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[40]~132_combout\ = (\Q[5]~reg0_q\ & \Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Q[5]~reg0_q\,
	datac => \Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[40]~132_combout\);

-- Location: LCCOMB_X16_Y19_N14
\Div2|auto_generated|divider|divider|StageOut[40]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[40]~133_combout\ = (\Q[5]~reg0_q\ & !\Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Q[5]~reg0_q\,
	datac => \Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[40]~133_combout\);

-- Location: LCCOMB_X23_Y20_N0
\Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\Div2|auto_generated|divider|divider|StageOut[40]~132_combout\) # (\Div2|auto_generated|divider|divider|StageOut[40]~133_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[40]~132_combout\) # (\Div2|auto_generated|divider|divider|StageOut[40]~133_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[40]~132_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[40]~133_combout\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X23_Y20_N2
\Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\Div2|auto_generated|divider|divider|StageOut[41]~131_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[41]~130_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\Div2|auto_generated|divider|divider|StageOut[41]~131_combout\ & 
-- (!\Div2|auto_generated|divider|divider|StageOut[41]~130_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[41]~131_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[41]~130_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[41]~131_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[41]~130_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X23_Y20_N4
\Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\Div2|auto_generated|divider|divider|StageOut[42]~129_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[42]~171_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\Div2|auto_generated|divider|divider|StageOut[42]~129_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[42]~171_combout\)))))
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\Div2|auto_generated|divider|divider|StageOut[42]~129_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[42]~171_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[42]~129_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[42]~171_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X23_Y20_N6
\Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[43]~128_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[43]~161_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[43]~128_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[43]~161_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	cout => \Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\);

-- Location: LCCOMB_X23_Y20_N8
\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = \Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\);

-- Location: LCCOMB_X23_Y20_N16
\Div2|auto_generated|divider|divider|StageOut[47]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[47]~172_combout\ = (\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & (\Q[6]~reg0_q\)) # 
-- (!\Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \Q[6]~reg0_q\,
	datac => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[47]~172_combout\);

-- Location: LCCOMB_X19_Y20_N8
\Div2|auto_generated|divider|divider|StageOut[47]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[47]~135_combout\ = (\Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[47]~135_combout\);

-- Location: LCCOMB_X19_Y20_N10
\Div2|auto_generated|divider|divider|StageOut[46]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[46]~136_combout\ = (\Q[5]~reg0_q\ & \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Q[5]~reg0_q\,
	datad => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[46]~136_combout\);

-- Location: LCCOMB_X19_Y20_N4
\Div2|auto_generated|divider|divider|StageOut[46]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[46]~137_combout\ = (\Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[46]~137_combout\);

-- Location: LCCOMB_X19_Y20_N30
\Div2|auto_generated|divider|divider|StageOut[45]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[45]~138_combout\ = (\Q[4]~reg0_q\ & \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Q[4]~reg0_q\,
	datad => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[45]~138_combout\);

-- Location: LCCOMB_X19_Y20_N16
\Div2|auto_generated|divider|divider|StageOut[45]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[45]~139_combout\ = (\Q[4]~reg0_q\ & !\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Q[4]~reg0_q\,
	datad => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[45]~139_combout\);

-- Location: LCCOMB_X19_Y20_N20
\Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\Div2|auto_generated|divider|divider|StageOut[45]~138_combout\) # (\Div2|auto_generated|divider|divider|StageOut[45]~139_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[45]~138_combout\) # (\Div2|auto_generated|divider|divider|StageOut[45]~139_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[45]~138_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[45]~139_combout\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X19_Y20_N22
\Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\Div2|auto_generated|divider|divider|StageOut[46]~136_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[46]~137_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\Div2|auto_generated|divider|divider|StageOut[46]~136_combout\ & 
-- (!\Div2|auto_generated|divider|divider|StageOut[46]~137_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[46]~136_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[46]~137_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[46]~136_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[46]~137_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X19_Y20_N24
\Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\Div2|auto_generated|divider|divider|StageOut[47]~172_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[47]~135_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\Div2|auto_generated|divider|divider|StageOut[47]~172_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[47]~135_combout\)))))
-- \Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\Div2|auto_generated|divider|divider|StageOut[47]~172_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[47]~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[47]~172_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[47]~135_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X23_Y20_N10
\Div2|auto_generated|divider|divider|StageOut[48]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[48]~162_combout\ = (\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|StageOut[42]~171_combout\) # 
-- ((!\Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|StageOut[42]~171_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[48]~162_combout\);

-- Location: LCCOMB_X23_Y20_N28
\Div2|auto_generated|divider|divider|StageOut[48]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[48]~134_combout\ = (\Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[48]~134_combout\);

-- Location: LCCOMB_X19_Y20_N26
\Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[48]~162_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[48]~134_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[48]~162_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[48]~134_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	cout => \Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\);

-- Location: LCCOMB_X19_Y20_N28
\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = \Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\);

-- Location: LCCOMB_X19_Y20_N6
\Div2|auto_generated|divider|divider|StageOut[53]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[53]~140_combout\ = (\Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[53]~140_combout\);

-- Location: LCCOMB_X19_Y20_N2
\Div2|auto_generated|divider|divider|StageOut[53]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[53]~163_combout\ = (\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|StageOut[47]~172_combout\) # 
-- ((\Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[47]~172_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[53]~163_combout\);

-- Location: LCCOMB_X19_Y20_N14
\Div2|auto_generated|divider|divider|StageOut[52]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[52]~173_combout\ = (\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\Q[5]~reg0_q\))) # 
-- (!\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & (\Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \Q[5]~reg0_q\,
	datad => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[52]~173_combout\);

-- Location: LCCOMB_X19_Y16_N24
\Div2|auto_generated|divider|divider|StageOut[52]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[52]~141_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[52]~141_combout\);

-- Location: LCCOMB_X19_Y16_N26
\Div2|auto_generated|divider|divider|StageOut[51]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[51]~142_combout\ = (\Q[4]~reg0_q\ & \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Q[4]~reg0_q\,
	datad => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[51]~142_combout\);

-- Location: LCCOMB_X19_Y20_N12
\Div2|auto_generated|divider|divider|StageOut[51]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[51]~143_combout\ = (\Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[51]~143_combout\);

-- Location: LCCOMB_X19_Y16_N6
\Div2|auto_generated|divider|divider|StageOut[50]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[50]~145_combout\ = (\Q[3]~reg0_q\ & !\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Q[3]~reg0_q\,
	datad => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[50]~145_combout\);

-- Location: LCCOMB_X19_Y16_N0
\Div2|auto_generated|divider|divider|StageOut[50]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[50]~144_combout\ = (\Q[3]~reg0_q\ & \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Q[3]~reg0_q\,
	datad => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[50]~144_combout\);

-- Location: LCCOMB_X19_Y16_N14
\Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\Div2|auto_generated|divider|divider|StageOut[50]~145_combout\) # (\Div2|auto_generated|divider|divider|StageOut[50]~144_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[50]~145_combout\) # (\Div2|auto_generated|divider|divider|StageOut[50]~144_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[50]~145_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[50]~144_combout\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X19_Y16_N16
\Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\Div2|auto_generated|divider|divider|StageOut[51]~142_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[51]~143_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\Div2|auto_generated|divider|divider|StageOut[51]~142_combout\ & 
-- (!\Div2|auto_generated|divider|divider|StageOut[51]~143_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[51]~142_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[51]~143_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[51]~142_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[51]~143_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X19_Y16_N18
\Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\Div2|auto_generated|divider|divider|StageOut[52]~173_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[52]~141_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\Div2|auto_generated|divider|divider|StageOut[52]~173_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[52]~141_combout\)))))
-- \Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\Div2|auto_generated|divider|divider|StageOut[52]~173_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[52]~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[52]~173_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[52]~141_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X19_Y16_N20
\Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[53]~140_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[53]~163_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[53]~140_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[53]~163_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	cout => \Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\);

-- Location: LCCOMB_X19_Y16_N22
\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = \Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\);

-- Location: LCCOMB_X19_Y16_N4
\Div2|auto_generated|divider|divider|StageOut[58]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[58]~146_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[58]~146_combout\);

-- Location: LCCOMB_X19_Y20_N0
\Div2|auto_generated|divider|divider|StageOut[58]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[58]~164_combout\ = (\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|StageOut[52]~173_combout\) # 
-- ((\Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[52]~173_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[58]~164_combout\);

-- Location: LCCOMB_X19_Y20_N18
\Div2|auto_generated|divider|divider|StageOut[57]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[57]~174_combout\ = (\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\Q[4]~reg0_q\))) # 
-- (!\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & (\Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datac => \Q[4]~reg0_q\,
	datad => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[57]~174_combout\);

-- Location: LCCOMB_X19_Y16_N10
\Div2|auto_generated|divider|divider|StageOut[57]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[57]~147_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[57]~147_combout\);

-- Location: LCCOMB_X19_Y16_N8
\Div2|auto_generated|divider|divider|StageOut[56]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[56]~149_combout\ = (\Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ & !\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[56]~149_combout\);

-- Location: LCCOMB_X19_Y16_N12
\Div2|auto_generated|divider|divider|StageOut[56]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[56]~148_combout\ = (\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Q[3]~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Q[3]~reg0_q\,
	combout => \Div2|auto_generated|divider|divider|StageOut[56]~148_combout\);

-- Location: LCCOMB_X18_Y16_N14
\Div2|auto_generated|divider|divider|StageOut[55]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[55]~151_combout\ = (\Q[2]~reg0_q\ & !\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Q[2]~reg0_q\,
	datad => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[55]~151_combout\);

-- Location: LCCOMB_X18_Y16_N28
\Div2|auto_generated|divider|divider|StageOut[55]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[55]~150_combout\ = (\Q[2]~reg0_q\ & \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Q[2]~reg0_q\,
	datad => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[55]~150_combout\);

-- Location: LCCOMB_X18_Y16_N18
\Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\Div2|auto_generated|divider|divider|StageOut[55]~151_combout\) # (\Div2|auto_generated|divider|divider|StageOut[55]~150_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[55]~151_combout\) # (\Div2|auto_generated|divider|divider|StageOut[55]~150_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[55]~151_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[55]~150_combout\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X18_Y16_N20
\Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\Div2|auto_generated|divider|divider|StageOut[56]~149_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[56]~148_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\Div2|auto_generated|divider|divider|StageOut[56]~149_combout\ & 
-- (!\Div2|auto_generated|divider|divider|StageOut[56]~148_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[56]~149_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[56]~148_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[56]~149_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[56]~148_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X18_Y16_N22
\Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\Div2|auto_generated|divider|divider|StageOut[57]~174_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[57]~147_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\Div2|auto_generated|divider|divider|StageOut[57]~174_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[57]~147_combout\)))))
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\Div2|auto_generated|divider|divider|StageOut[57]~174_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[57]~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[57]~174_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[57]~147_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X18_Y16_N24
\Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[58]~146_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[58]~164_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[58]~146_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[58]~164_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	cout => \Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\);

-- Location: LCCOMB_X18_Y16_N26
\Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = \Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\);

-- Location: LCCOMB_X19_Y16_N30
\Div2|auto_generated|divider|divider|StageOut[63]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[63]~165_combout\ = (\Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|StageOut[57]~174_combout\) # 
-- ((\Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datac => \Div2|auto_generated|divider|divider|StageOut[57]~174_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[63]~165_combout\);

-- Location: LCCOMB_X18_Y16_N2
\Div2|auto_generated|divider|divider|StageOut[63]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[63]~152_combout\ = (\Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ & !\Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[63]~152_combout\);

-- Location: LCCOMB_X18_Y16_N16
\Div2|auto_generated|divider|divider|StageOut[62]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[62]~153_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[62]~153_combout\);

-- Location: LCCOMB_X19_Y16_N28
\Div2|auto_generated|divider|divider|StageOut[62]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[62]~175_combout\ = (\Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\Q[3]~reg0_q\))) # 
-- (!\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & (\Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Q[3]~reg0_q\,
	combout => \Div2|auto_generated|divider|divider|StageOut[62]~175_combout\);

-- Location: LCCOMB_X18_Y16_N30
\Div2|auto_generated|divider|divider|StageOut[61]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[61]~155_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[61]~155_combout\);

-- Location: LCCOMB_X18_Y16_N0
\Div2|auto_generated|divider|divider|StageOut[61]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[61]~154_combout\ = (\Q[2]~reg0_q\ & \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Q[2]~reg0_q\,
	datac => \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[61]~154_combout\);

-- Location: LCCOMB_X18_Y15_N2
\Div2|auto_generated|divider|divider|StageOut[60]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[60]~157_combout\ = (\Q[1]~reg0_q\ & !\Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Q[1]~reg0_q\,
	datad => \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[60]~157_combout\);

-- Location: LCCOMB_X18_Y15_N0
\Div2|auto_generated|divider|divider|StageOut[60]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[60]~156_combout\ = (\Q[1]~reg0_q\ & \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Q[1]~reg0_q\,
	datad => \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[60]~156_combout\);

-- Location: LCCOMB_X18_Y16_N4
\Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[60]~157_combout\) # (\Div2|auto_generated|divider|divider|StageOut[60]~156_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[60]~157_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[60]~156_combout\,
	datad => VCC,
	cout => \Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\);

-- Location: LCCOMB_X18_Y16_N6
\Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[61]~155_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[61]~154_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[61]~155_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[61]~154_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\);

-- Location: LCCOMB_X18_Y16_N8
\Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\ = CARRY((!\Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\ & ((\Div2|auto_generated|divider|divider|StageOut[62]~153_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[62]~175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[62]~153_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[62]~175_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\);

-- Location: LCCOMB_X18_Y16_N10
\Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[63]~165_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[63]~152_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[63]~165_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[63]~152_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\);

-- Location: LCCOMB_X18_Y16_N12
\Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ = \Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\);

-- Location: LCCOMB_X21_Y15_N14
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ $ (GND)
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY(!\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X21_Y15_N16
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)) # 
-- (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & VCC))
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X21_Y15_N18
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & VCC)) # 
-- (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ $ (GND)))
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X21_Y15_N20
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY(!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X21_Y15_N22
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ $ (GND)
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY(!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X21_Y15_N24
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY(!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X21_Y15_N26
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X21_Y15_N8
\Mod1|auto_generated|divider|divider|StageOut[90]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[90]~168_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[90]~168_combout\);

-- Location: LCCOMB_X21_Y15_N2
\Mod1|auto_generated|divider|divider|StageOut[89]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[89]~169_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[89]~169_combout\);

-- Location: LCCOMB_X21_Y15_N12
\Mod1|auto_generated|divider|divider|StageOut[88]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[88]~170_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[88]~170_combout\);

-- Location: LCCOMB_X21_Y15_N30
\Mod1|auto_generated|divider|divider|StageOut[87]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[87]~171_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[87]~171_combout\);

-- Location: LCCOMB_X21_Y15_N4
\Mod1|auto_generated|divider|divider|StageOut[87]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[87]~172_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[87]~172_combout\);

-- Location: LCCOMB_X22_Y15_N26
\Mod1|auto_generated|divider|divider|StageOut[86]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[86]~173_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[86]~173_combout\);

-- Location: LCCOMB_X22_Y15_N20
\Mod1|auto_generated|divider|divider|StageOut[86]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[86]~174_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[86]~174_combout\);

-- Location: LCCOMB_X22_Y15_N22
\Mod1|auto_generated|divider|divider|StageOut[85]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[85]~176_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[85]~176_combout\);

-- Location: LCCOMB_X21_Y15_N6
\Mod1|auto_generated|divider|divider|StageOut[85]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[85]~175_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & !\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[85]~175_combout\);

-- Location: LCCOMB_X22_Y15_N24
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ = !\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\);

-- Location: LCCOMB_X22_Y15_N30
\Mod1|auto_generated|divider|divider|StageOut[84]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[84]~178_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[84]~178_combout\);

-- Location: LCCOMB_X22_Y15_N28
\Mod1|auto_generated|divider|divider|StageOut[84]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[84]~177_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[84]~177_combout\);

-- Location: LCCOMB_X22_Y15_N2
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[84]~178_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[84]~177_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[84]~178_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[84]~177_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[84]~178_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[84]~177_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X22_Y15_N4
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[85]~176_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[85]~175_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[85]~176_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[85]~175_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[85]~176_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[85]~175_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[85]~176_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[85]~175_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X22_Y15_N6
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[86]~173_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[86]~174_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[86]~173_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[86]~174_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[86]~173_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[86]~174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[86]~173_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[86]~174_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X22_Y15_N8
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[87]~171_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[87]~172_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[87]~171_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[87]~172_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[87]~171_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[87]~172_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[87]~171_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[87]~172_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X22_Y15_N10
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[88]~170_combout\ & ((GND) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\))) # 
-- (!\Mod1|auto_generated|divider|divider|StageOut[88]~170_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ $ (GND)))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[88]~170_combout\) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[88]~170_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X22_Y15_N12
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[89]~169_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & VCC)) # 
-- (!\Mod1|auto_generated|divider|divider|StageOut[89]~169_combout\ & (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[89]~169_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[89]~169_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X22_Y15_N14
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[90]~168_combout\ & ((GND) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\))) # 
-- (!\Mod1|auto_generated|divider|divider|StageOut[90]~168_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ $ (GND)))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[90]~168_combout\) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[90]~168_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X22_Y15_N16
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X21_Y16_N6
\Mod1|auto_generated|divider|divider|StageOut[105]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[105]~250_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[105]~250_combout\);

-- Location: LCCOMB_X21_Y16_N0
\Mod1|auto_generated|divider|divider|StageOut[105]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[105]~179_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[105]~179_combout\);

-- Location: LCCOMB_X21_Y15_N0
\Mod1|auto_generated|divider|divider|StageOut[104]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[104]~251_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[104]~251_combout\);

-- Location: LCCOMB_X22_Y16_N28
\Mod1|auto_generated|divider|divider|StageOut[104]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[104]~180_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[104]~180_combout\);

-- Location: LCCOMB_X21_Y16_N16
\Mod1|auto_generated|divider|divider|StageOut[103]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[103]~252_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[103]~252_combout\);

-- Location: LCCOMB_X21_Y16_N22
\Mod1|auto_generated|divider|divider|StageOut[103]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[103]~181_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[103]~181_combout\);

-- Location: LCCOMB_X21_Y15_N28
\Mod1|auto_generated|divider|divider|StageOut[102]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[102]~298_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[102]~298_combout\);

-- Location: LCCOMB_X23_Y16_N22
\Mod1|auto_generated|divider|divider|StageOut[102]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[102]~182_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[102]~182_combout\);

-- Location: LCCOMB_X22_Y15_N0
\Mod1|auto_generated|divider|divider|StageOut[101]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[101]~299_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[101]~299_combout\);

-- Location: LCCOMB_X23_Y16_N0
\Mod1|auto_generated|divider|divider|StageOut[101]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[101]~183_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[101]~183_combout\);

-- Location: LCCOMB_X21_Y15_N10
\Mod1|auto_generated|divider|divider|StageOut[100]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[100]~300_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[100]~300_combout\);

-- Location: LCCOMB_X22_Y16_N2
\Mod1|auto_generated|divider|divider|StageOut[100]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[100]~184_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[100]~184_combout\);

-- Location: LCCOMB_X22_Y15_N18
\Mod1|auto_generated|divider|divider|StageOut[99]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[99]~301_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((!\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[99]~301_combout\);

-- Location: LCCOMB_X22_Y16_N4
\Mod1|auto_generated|divider|divider|StageOut[99]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[99]~185_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[99]~185_combout\);

-- Location: LCCOMB_X23_Y16_N6
\Mod1|auto_generated|divider|divider|StageOut[98]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[98]~186_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[98]~186_combout\);

-- Location: LCCOMB_X23_Y16_N8
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ = !\Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\);

-- Location: LCCOMB_X23_Y16_N28
\Mod1|auto_generated|divider|divider|StageOut[98]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[98]~187_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[98]~187_combout\);

-- Location: LCCOMB_X22_Y16_N10
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[98]~186_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[98]~187_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[98]~186_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[98]~187_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[98]~186_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[98]~187_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X22_Y16_N12
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[99]~301_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[99]~185_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[99]~301_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[99]~185_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[99]~301_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[99]~185_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[99]~301_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[99]~185_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X22_Y16_N14
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[100]~300_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[100]~184_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[100]~300_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[100]~184_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[100]~300_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[100]~184_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[100]~300_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[100]~184_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X22_Y16_N16
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[101]~299_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[101]~183_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[101]~299_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[101]~183_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[101]~299_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[101]~183_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[101]~299_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[101]~183_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X22_Y16_N18
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((((\Mod1|auto_generated|divider|divider|StageOut[102]~298_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[102]~182_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((\Mod1|auto_generated|divider|divider|StageOut[102]~298_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[102]~182_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[102]~298_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[102]~182_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[102]~298_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[102]~182_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\);

-- Location: LCCOMB_X22_Y16_N20
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (((\Mod1|auto_generated|divider|divider|StageOut[103]~252_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[103]~181_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (!\Mod1|auto_generated|divider|divider|StageOut[103]~252_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[103]~181_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[103]~252_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[103]~181_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[103]~252_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[103]~181_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\);

-- Location: LCCOMB_X22_Y16_N22
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((((\Mod1|auto_generated|divider|divider|StageOut[104]~251_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[104]~180_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((\Mod1|auto_generated|divider|divider|StageOut[104]~251_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[104]~180_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[104]~251_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[104]~180_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[104]~251_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[104]~180_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\);

-- Location: LCCOMB_X22_Y16_N24
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (((\Mod1|auto_generated|divider|divider|StageOut[105]~179_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[105]~250_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (!\Mod1|auto_generated|divider|divider|StageOut[105]~179_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[105]~250_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[105]~179_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[105]~250_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[105]~179_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[105]~250_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\);

-- Location: LCCOMB_X22_Y16_N26
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ = \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\);

-- Location: LCCOMB_X21_Y16_N10
\Mod1|auto_generated|divider|divider|StageOut[120]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[120]~253_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[105]~250_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[105]~250_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[120]~253_combout\);

-- Location: LCCOMB_X21_Y16_N12
\Mod1|auto_generated|divider|divider|StageOut[120]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[120]~188_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[120]~188_combout\);

-- Location: LCCOMB_X22_Y16_N6
\Mod1|auto_generated|divider|divider|StageOut[119]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[119]~254_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[104]~251_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[104]~251_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[119]~254_combout\);

-- Location: LCCOMB_X25_Y16_N24
\Mod1|auto_generated|divider|divider|StageOut[119]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[119]~189_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[119]~189_combout\);

-- Location: LCCOMB_X21_Y16_N20
\Mod1|auto_generated|divider|divider|StageOut[118]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[118]~255_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[103]~252_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[103]~252_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[118]~255_combout\);

-- Location: LCCOMB_X25_Y14_N18
\Mod1|auto_generated|divider|divider|StageOut[118]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[118]~190_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[118]~190_combout\);

-- Location: LCCOMB_X23_Y16_N24
\Mod1|auto_generated|divider|divider|StageOut[117]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[117]~256_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[102]~298_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[102]~298_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[117]~256_combout\);

-- Location: LCCOMB_X23_Y16_N14
\Mod1|auto_generated|divider|divider|StageOut[117]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[117]~191_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[117]~191_combout\);

-- Location: LCCOMB_X23_Y16_N18
\Mod1|auto_generated|divider|divider|StageOut[116]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[116]~257_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[101]~299_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[101]~299_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[116]~257_combout\);

-- Location: LCCOMB_X23_Y16_N12
\Mod1|auto_generated|divider|divider|StageOut[116]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[116]~192_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[116]~192_combout\);

-- Location: LCCOMB_X22_Y16_N8
\Mod1|auto_generated|divider|divider|StageOut[115]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[115]~258_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[100]~300_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[100]~300_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[115]~258_combout\);

-- Location: LCCOMB_X25_Y16_N2
\Mod1|auto_generated|divider|divider|StageOut[115]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[115]~193_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[115]~193_combout\);

-- Location: LCCOMB_X25_Y16_N0
\Mod1|auto_generated|divider|divider|StageOut[114]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[114]~194_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[114]~194_combout\);

-- Location: LCCOMB_X22_Y16_N0
\Mod1|auto_generated|divider|divider|StageOut[114]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[114]~259_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[99]~301_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[99]~301_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[114]~259_combout\);

-- Location: LCCOMB_X25_Y16_N26
\Mod1|auto_generated|divider|divider|StageOut[113]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[113]~195_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[113]~195_combout\);

-- Location: LCCOMB_X23_Y16_N26
\Mod1|auto_generated|divider|divider|StageOut[113]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[113]~302_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (!\Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[113]~302_combout\);

-- Location: LCCOMB_X25_Y14_N24
\Mod1|auto_generated|divider|divider|StageOut[112]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[112]~196_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & !\Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[112]~196_combout\);

-- Location: LCCOMB_X25_Y14_N12
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ = !\Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\);

-- Location: LCCOMB_X25_Y14_N10
\Mod1|auto_generated|divider|divider|StageOut[112]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[112]~197_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[112]~197_combout\);

-- Location: LCCOMB_X25_Y16_N4
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[112]~196_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[112]~197_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[112]~196_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[112]~197_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[112]~196_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[112]~197_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X25_Y16_N6
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[113]~195_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[113]~302_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[113]~195_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[113]~302_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[113]~195_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[113]~302_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[113]~195_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[113]~302_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X25_Y16_N8
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[114]~194_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[114]~259_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[114]~194_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[114]~259_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[114]~194_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[114]~259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[114]~194_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[114]~259_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X25_Y16_N10
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[115]~258_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[115]~193_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[115]~258_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[115]~193_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[115]~258_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[115]~193_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[115]~258_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[115]~193_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X25_Y16_N12
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((((\Mod1|auto_generated|divider|divider|StageOut[116]~257_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[116]~192_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((\Mod1|auto_generated|divider|divider|StageOut[116]~257_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[116]~192_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[116]~257_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[116]~192_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[116]~257_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[116]~192_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\);

-- Location: LCCOMB_X25_Y16_N14
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (((\Mod1|auto_generated|divider|divider|StageOut[117]~256_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[117]~191_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (!\Mod1|auto_generated|divider|divider|StageOut[117]~256_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[117]~191_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[117]~256_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[117]~191_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[117]~256_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[117]~191_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\);

-- Location: LCCOMB_X25_Y16_N16
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((((\Mod1|auto_generated|divider|divider|StageOut[118]~255_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[118]~190_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((\Mod1|auto_generated|divider|divider|StageOut[118]~255_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[118]~190_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[118]~255_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[118]~190_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[118]~255_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[118]~190_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\);

-- Location: LCCOMB_X25_Y16_N18
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (((\Mod1|auto_generated|divider|divider|StageOut[119]~254_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[119]~189_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (!\Mod1|auto_generated|divider|divider|StageOut[119]~254_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[119]~189_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[119]~254_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[119]~189_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[119]~254_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[119]~189_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\);

-- Location: LCCOMB_X25_Y16_N20
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((((\Mod1|auto_generated|divider|divider|StageOut[120]~253_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[120]~188_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((\Mod1|auto_generated|divider|divider|StageOut[120]~253_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[120]~188_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[120]~253_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[120]~188_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[120]~253_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[120]~188_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~17\);

-- Location: LCCOMB_X25_Y16_N22
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~17\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\);

-- Location: LCCOMB_X21_Y16_N30
\Mod1|auto_generated|divider|divider|StageOut[135]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[135]~260_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[120]~253_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[120]~253_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[135]~260_combout\);

-- Location: LCCOMB_X25_Y15_N4
\Mod1|auto_generated|divider|divider|StageOut[135]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[135]~198_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[135]~198_combout\);

-- Location: LCCOMB_X25_Y16_N28
\Mod1|auto_generated|divider|divider|StageOut[134]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[134]~261_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[119]~254_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[119]~254_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[134]~261_combout\);

-- Location: LCCOMB_X25_Y15_N2
\Mod1|auto_generated|divider|divider|StageOut[134]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[134]~199_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[134]~199_combout\);

-- Location: LCCOMB_X25_Y14_N28
\Mod1|auto_generated|divider|divider|StageOut[133]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[133]~200_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[133]~200_combout\);

-- Location: LCCOMB_X25_Y14_N0
\Mod1|auto_generated|divider|divider|StageOut[133]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[133]~262_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[118]~255_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[118]~255_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[133]~262_combout\);

-- Location: LCCOMB_X23_Y16_N4
\Mod1|auto_generated|divider|divider|StageOut[132]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[132]~263_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[117]~256_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[117]~256_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[132]~263_combout\);

-- Location: LCCOMB_X25_Y15_N0
\Mod1|auto_generated|divider|divider|StageOut[132]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[132]~201_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[132]~201_combout\);

-- Location: LCCOMB_X24_Y15_N16
\Mod1|auto_generated|divider|divider|StageOut[131]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[131]~202_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[131]~202_combout\);

-- Location: LCCOMB_X23_Y16_N2
\Mod1|auto_generated|divider|divider|StageOut[131]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[131]~264_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[116]~257_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[116]~257_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[131]~264_combout\);

-- Location: LCCOMB_X24_Y15_N14
\Mod1|auto_generated|divider|divider|StageOut[130]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[130]~203_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[130]~203_combout\);

-- Location: LCCOMB_X22_Y16_N30
\Mod1|auto_generated|divider|divider|StageOut[130]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[130]~265_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[115]~258_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[115]~258_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[130]~265_combout\);

-- Location: LCCOMB_X25_Y16_N30
\Mod1|auto_generated|divider|divider|StageOut[129]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[129]~266_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[114]~259_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[114]~259_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[129]~266_combout\);

-- Location: LCCOMB_X24_Y16_N14
\Mod1|auto_generated|divider|divider|StageOut[129]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[129]~204_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[129]~204_combout\);

-- Location: LCCOMB_X23_Y16_N20
\Mod1|auto_generated|divider|divider|StageOut[128]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[128]~267_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[113]~302_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[113]~302_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[128]~267_combout\);

-- Location: LCCOMB_X23_Y16_N30
\Mod1|auto_generated|divider|divider|StageOut[128]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[128]~205_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[128]~205_combout\);

-- Location: LCCOMB_X25_Y14_N2
\Mod1|auto_generated|divider|divider|StageOut[127]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[127]~303_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- (!\Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)) # (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[127]~303_combout\);

-- Location: LCCOMB_X25_Y14_N22
\Mod1|auto_generated|divider|divider|StageOut[127]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[127]~206_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[127]~206_combout\);

-- Location: LCCOMB_X24_Y16_N8
\Mod1|auto_generated|divider|divider|StageOut[126]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[126]~207_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[126]~207_combout\);

-- Location: LCCOMB_X24_Y16_N20
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ = !\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\);

-- Location: LCCOMB_X24_Y16_N22
\Mod1|auto_generated|divider|divider|StageOut[126]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[126]~208_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[126]~208_combout\);

-- Location: LCCOMB_X25_Y15_N6
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[126]~207_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[126]~208_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[126]~207_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[126]~208_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[126]~207_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[126]~208_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X25_Y15_N8
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[127]~303_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[127]~206_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[127]~303_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[127]~206_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[127]~303_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[127]~206_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[127]~303_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[127]~206_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X25_Y15_N10
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[128]~267_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[128]~205_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[128]~267_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[128]~205_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[128]~267_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[128]~205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[128]~267_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[128]~205_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X25_Y15_N12
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[129]~266_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[129]~204_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[129]~266_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[129]~204_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[129]~266_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[129]~204_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[129]~266_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[129]~204_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X25_Y15_N14
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((((\Mod1|auto_generated|divider|divider|StageOut[130]~203_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[130]~265_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((\Mod1|auto_generated|divider|divider|StageOut[130]~203_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[130]~265_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[130]~203_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[130]~265_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[130]~203_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[130]~265_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\);

-- Location: LCCOMB_X25_Y15_N16
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (((\Mod1|auto_generated|divider|divider|StageOut[131]~202_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[131]~264_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (!\Mod1|auto_generated|divider|divider|StageOut[131]~202_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[131]~264_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[131]~202_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[131]~264_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[131]~202_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[131]~264_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\);

-- Location: LCCOMB_X25_Y15_N18
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((((\Mod1|auto_generated|divider|divider|StageOut[132]~263_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[132]~201_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((\Mod1|auto_generated|divider|divider|StageOut[132]~263_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[132]~201_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[132]~263_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[132]~201_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[132]~263_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[132]~201_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\);

-- Location: LCCOMB_X25_Y15_N20
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (((\Mod1|auto_generated|divider|divider|StageOut[133]~200_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[133]~262_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (!\Mod1|auto_generated|divider|divider|StageOut[133]~200_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[133]~262_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[133]~200_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[133]~262_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[133]~200_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[133]~262_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\);

-- Location: LCCOMB_X25_Y15_N22
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((((\Mod1|auto_generated|divider|divider|StageOut[134]~261_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[134]~199_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((\Mod1|auto_generated|divider|divider|StageOut[134]~261_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[134]~199_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[134]~261_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[134]~199_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[134]~261_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[134]~199_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\);

-- Location: LCCOMB_X25_Y15_N24
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (((\Mod1|auto_generated|divider|divider|StageOut[135]~198_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[135]~260_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (!\Mod1|auto_generated|divider|divider|StageOut[135]~198_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[135]~260_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[135]~198_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[135]~260_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[135]~198_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[135]~260_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~19\);

-- Location: LCCOMB_X25_Y15_N26
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ = \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~19\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\);

-- Location: LCCOMB_X25_Y15_N28
\Mod1|auto_generated|divider|divider|StageOut[150]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[150]~268_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[135]~260_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[135]~260_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[150]~268_combout\);

-- Location: LCCOMB_X23_Y15_N0
\Mod1|auto_generated|divider|divider|StageOut[150]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[150]~209_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[150]~209_combout\);

-- Location: LCCOMB_X22_Y17_N14
\Mod1|auto_generated|divider|divider|StageOut[149]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[149]~210_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[149]~210_combout\);

-- Location: LCCOMB_X25_Y15_N30
\Mod1|auto_generated|divider|divider|StageOut[149]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[149]~269_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[134]~261_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[134]~261_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[149]~269_combout\);

-- Location: LCCOMB_X25_Y14_N26
\Mod1|auto_generated|divider|divider|StageOut[148]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[148]~270_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[133]~262_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[133]~262_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[148]~270_combout\);

-- Location: LCCOMB_X24_Y15_N28
\Mod1|auto_generated|divider|divider|StageOut[148]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[148]~211_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[148]~211_combout\);

-- Location: LCCOMB_X23_Y18_N26
\Mod1|auto_generated|divider|divider|StageOut[147]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[147]~212_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[147]~212_combout\);

-- Location: LCCOMB_X23_Y16_N10
\Mod1|auto_generated|divider|divider|StageOut[147]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[147]~271_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[132]~263_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[132]~263_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[147]~271_combout\);

-- Location: LCCOMB_X24_Y15_N4
\Mod1|auto_generated|divider|divider|StageOut[146]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[146]~272_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[131]~264_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[131]~264_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[146]~272_combout\);

-- Location: LCCOMB_X24_Y15_N10
\Mod1|auto_generated|divider|divider|StageOut[146]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[146]~213_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[146]~213_combout\);

-- Location: LCCOMB_X24_Y15_N6
\Mod1|auto_generated|divider|divider|StageOut[145]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[145]~273_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[130]~265_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[130]~265_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[145]~273_combout\);

-- Location: LCCOMB_X24_Y15_N24
\Mod1|auto_generated|divider|divider|StageOut[145]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[145]~214_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[145]~214_combout\);

-- Location: LCCOMB_X24_Y16_N4
\Mod1|auto_generated|divider|divider|StageOut[144]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[144]~274_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[129]~266_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[129]~266_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[144]~274_combout\);

-- Location: LCCOMB_X24_Y16_N16
\Mod1|auto_generated|divider|divider|StageOut[144]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[144]~215_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[144]~215_combout\);

-- Location: LCCOMB_X23_Y15_N30
\Mod1|auto_generated|divider|divider|StageOut[143]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[143]~216_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[143]~216_combout\);

-- Location: LCCOMB_X23_Y16_N16
\Mod1|auto_generated|divider|divider|StageOut[143]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[143]~275_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[128]~267_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[128]~267_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[143]~275_combout\);

-- Location: LCCOMB_X23_Y18_N20
\Mod1|auto_generated|divider|divider|StageOut[142]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[142]~217_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[142]~217_combout\);

-- Location: LCCOMB_X25_Y14_N20
\Mod1|auto_generated|divider|divider|StageOut[142]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[142]~276_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[127]~303_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[127]~303_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[142]~276_combout\);

-- Location: LCCOMB_X24_Y16_N30
\Mod1|auto_generated|divider|divider|StageOut[141]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[141]~218_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[141]~218_combout\);

-- Location: LCCOMB_X24_Y16_N6
\Mod1|auto_generated|divider|divider|StageOut[141]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[141]~304_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- ((!\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[141]~304_combout\);

-- Location: LCCOMB_X23_Y18_N18
\Mod1|auto_generated|divider|divider|StageOut[140]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[140]~219_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[140]~219_combout\);

-- Location: LCCOMB_X23_Y18_N4
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ = !\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\);

-- Location: LCCOMB_X23_Y18_N0
\Mod1|auto_generated|divider|divider|StageOut[140]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[140]~220_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[140]~220_combout\);

-- Location: LCCOMB_X23_Y15_N2
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[140]~219_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[140]~220_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[140]~219_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[140]~220_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[140]~219_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[140]~220_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X23_Y15_N4
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[141]~218_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[141]~304_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[141]~218_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[141]~304_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[141]~218_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[141]~304_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[141]~218_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[141]~304_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X23_Y15_N6
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[142]~217_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[142]~276_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[142]~217_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[142]~276_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[142]~217_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[142]~276_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[142]~217_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[142]~276_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X23_Y15_N8
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[143]~216_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[143]~275_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[143]~216_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[143]~275_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[143]~216_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[143]~275_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[143]~216_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[143]~275_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\);

-- Location: LCCOMB_X23_Y15_N10
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((((\Mod1|auto_generated|divider|divider|StageOut[144]~274_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[144]~215_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((\Mod1|auto_generated|divider|divider|StageOut[144]~274_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[144]~215_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[144]~274_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[144]~215_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[144]~274_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[144]~215_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\);

-- Location: LCCOMB_X23_Y15_N12
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (((\Mod1|auto_generated|divider|divider|StageOut[145]~273_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[145]~214_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (!\Mod1|auto_generated|divider|divider|StageOut[145]~273_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[145]~214_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[145]~273_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[145]~214_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[145]~273_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[145]~214_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\);

-- Location: LCCOMB_X23_Y15_N14
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((((\Mod1|auto_generated|divider|divider|StageOut[146]~272_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[146]~213_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((\Mod1|auto_generated|divider|divider|StageOut[146]~272_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[146]~213_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[146]~272_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[146]~213_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[146]~272_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[146]~213_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\);

-- Location: LCCOMB_X23_Y15_N16
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (((\Mod1|auto_generated|divider|divider|StageOut[147]~212_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[147]~271_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (!\Mod1|auto_generated|divider|divider|StageOut[147]~212_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[147]~271_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[147]~212_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[147]~271_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[147]~212_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[147]~271_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\);

-- Location: LCCOMB_X23_Y15_N18
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((((\Mod1|auto_generated|divider|divider|StageOut[148]~270_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[148]~211_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((\Mod1|auto_generated|divider|divider|StageOut[148]~270_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[148]~211_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[148]~270_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[148]~211_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[148]~270_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[148]~211_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\);

-- Location: LCCOMB_X23_Y15_N20
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (((\Mod1|auto_generated|divider|divider|StageOut[149]~210_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[149]~269_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (!\Mod1|auto_generated|divider|divider|StageOut[149]~210_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[149]~269_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[149]~210_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[149]~269_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[149]~210_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[149]~269_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\);

-- Location: LCCOMB_X23_Y15_N22
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((((\Mod1|auto_generated|divider|divider|StageOut[150]~268_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[150]~209_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((\Mod1|auto_generated|divider|divider|StageOut[150]~268_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[150]~209_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[150]~268_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[150]~209_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[150]~268_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[150]~209_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~21\);

-- Location: LCCOMB_X23_Y15_N24
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~21\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\);

-- Location: LCCOMB_X22_Y17_N12
\Mod1|auto_generated|divider|divider|StageOut[165]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[165]~221_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[165]~221_combout\);

-- Location: LCCOMB_X23_Y15_N28
\Mod1|auto_generated|divider|divider|StageOut[165]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[165]~277_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[150]~268_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[150]~268_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[165]~277_combout\);

-- Location: LCCOMB_X22_Y17_N16
\Mod1|auto_generated|divider|divider|StageOut[164]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[164]~278_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[149]~269_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[149]~269_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[164]~278_combout\);

-- Location: LCCOMB_X22_Y17_N18
\Mod1|auto_generated|divider|divider|StageOut[164]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[164]~222_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[164]~222_combout\);

-- Location: LCCOMB_X24_Y15_N26
\Mod1|auto_generated|divider|divider|StageOut[163]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[163]~223_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[163]~223_combout\);

-- Location: LCCOMB_X24_Y15_N8
\Mod1|auto_generated|divider|divider|StageOut[163]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[163]~279_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[148]~270_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[148]~270_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[163]~279_combout\);

-- Location: LCCOMB_X24_Y16_N12
\Mod1|auto_generated|divider|divider|StageOut[162]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[162]~224_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[162]~224_combout\);

-- Location: LCCOMB_X23_Y18_N28
\Mod1|auto_generated|divider|divider|StageOut[162]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[162]~280_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[147]~271_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[147]~271_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[162]~280_combout\);

-- Location: LCCOMB_X24_Y15_N0
\Mod1|auto_generated|divider|divider|StageOut[161]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[161]~225_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[161]~225_combout\);

-- Location: LCCOMB_X24_Y15_N2
\Mod1|auto_generated|divider|divider|StageOut[161]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[161]~281_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[146]~272_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[146]~272_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[161]~281_combout\);

-- Location: LCCOMB_X24_Y15_N12
\Mod1|auto_generated|divider|divider|StageOut[160]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[160]~282_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[145]~273_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[145]~273_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[160]~282_combout\);

-- Location: LCCOMB_X24_Y15_N18
\Mod1|auto_generated|divider|divider|StageOut[160]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[160]~226_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[160]~226_combout\);

-- Location: LCCOMB_X24_Y16_N10
\Mod1|auto_generated|divider|divider|StageOut[159]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[159]~227_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[159]~227_combout\);

-- Location: LCCOMB_X24_Y16_N18
\Mod1|auto_generated|divider|divider|StageOut[159]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[159]~283_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[144]~274_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[144]~274_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[159]~283_combout\);

-- Location: LCCOMB_X23_Y18_N30
\Mod1|auto_generated|divider|divider|StageOut[158]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[158]~228_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[158]~228_combout\);

-- Location: LCCOMB_X23_Y15_N26
\Mod1|auto_generated|divider|divider|StageOut[158]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[158]~284_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[143]~275_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[143]~275_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[158]~284_combout\);

-- Location: LCCOMB_X23_Y18_N12
\Mod1|auto_generated|divider|divider|StageOut[157]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[157]~229_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[157]~229_combout\);

-- Location: LCCOMB_X23_Y18_N6
\Mod1|auto_generated|divider|divider|StageOut[157]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[157]~285_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[142]~276_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[142]~276_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[157]~285_combout\);

-- Location: LCCOMB_X24_Y16_N0
\Mod1|auto_generated|divider|divider|StageOut[156]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[156]~286_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[141]~304_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[141]~304_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[156]~286_combout\);

-- Location: LCCOMB_X24_Y16_N24
\Mod1|auto_generated|divider|divider|StageOut[156]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[156]~230_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[156]~230_combout\);

-- Location: LCCOMB_X23_Y18_N14
\Mod1|auto_generated|divider|divider|StageOut[155]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[155]~231_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[155]~231_combout\);

-- Location: LCCOMB_X23_Y18_N24
\Mod1|auto_generated|divider|divider|StageOut[155]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[155]~305_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((!\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[155]~305_combout\);

-- Location: LCCOMB_X22_Y17_N8
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ = !\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\);

-- Location: LCCOMB_X22_Y17_N10
\Mod1|auto_generated|divider|divider|StageOut[154]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[154]~233_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[154]~233_combout\);

-- Location: LCCOMB_X22_Y17_N28
\Mod1|auto_generated|divider|divider|StageOut[154]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[154]~232_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[154]~232_combout\);

-- Location: LCCOMB_X23_Y17_N4
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[154]~233_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[154]~232_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[154]~233_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[154]~232_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[154]~233_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[154]~232_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X23_Y17_N6
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[155]~231_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[155]~305_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[155]~231_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[155]~305_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[155]~231_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[155]~305_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[155]~231_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[155]~305_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X23_Y17_N8
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[156]~286_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[156]~230_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[156]~286_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[156]~230_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[156]~286_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[156]~230_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[156]~286_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[156]~230_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X23_Y17_N10
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[157]~229_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[157]~285_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[157]~229_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[157]~285_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[157]~229_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[157]~285_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[157]~229_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[157]~285_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\);

-- Location: LCCOMB_X23_Y17_N12
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((((\Mod1|auto_generated|divider|divider|StageOut[158]~228_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[158]~284_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((\Mod1|auto_generated|divider|divider|StageOut[158]~228_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[158]~284_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[158]~228_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[158]~284_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[158]~228_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[158]~284_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\);

-- Location: LCCOMB_X23_Y17_N14
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (((\Mod1|auto_generated|divider|divider|StageOut[159]~227_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[159]~283_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (!\Mod1|auto_generated|divider|divider|StageOut[159]~227_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[159]~283_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[159]~227_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[159]~283_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[159]~227_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[159]~283_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\);

-- Location: LCCOMB_X23_Y17_N16
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((((\Mod1|auto_generated|divider|divider|StageOut[160]~282_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[160]~226_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((\Mod1|auto_generated|divider|divider|StageOut[160]~282_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[160]~226_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[160]~282_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[160]~226_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[160]~282_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[160]~226_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\);

-- Location: LCCOMB_X23_Y17_N18
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (((\Mod1|auto_generated|divider|divider|StageOut[161]~225_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[161]~281_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (!\Mod1|auto_generated|divider|divider|StageOut[161]~225_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[161]~281_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[161]~225_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[161]~281_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[161]~225_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[161]~281_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\);

-- Location: LCCOMB_X23_Y17_N20
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((((\Mod1|auto_generated|divider|divider|StageOut[162]~224_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[162]~280_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((\Mod1|auto_generated|divider|divider|StageOut[162]~224_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[162]~280_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[162]~224_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[162]~280_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[162]~224_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[162]~280_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\);

-- Location: LCCOMB_X23_Y17_N22
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (((\Mod1|auto_generated|divider|divider|StageOut[163]~223_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[163]~279_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (!\Mod1|auto_generated|divider|divider|StageOut[163]~223_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[163]~279_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[163]~223_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[163]~279_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[163]~223_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[163]~279_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\);

-- Location: LCCOMB_X23_Y17_N24
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((((\Mod1|auto_generated|divider|divider|StageOut[164]~278_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[164]~222_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((\Mod1|auto_generated|divider|divider|StageOut[164]~278_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[164]~222_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[164]~278_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[164]~222_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[164]~278_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[164]~222_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\);

-- Location: LCCOMB_X23_Y17_N26
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (((\Mod1|auto_generated|divider|divider|StageOut[165]~221_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[165]~277_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (!\Mod1|auto_generated|divider|divider|StageOut[165]~221_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[165]~277_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[165]~221_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[165]~277_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[165]~221_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[165]~277_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~23\);

-- Location: LCCOMB_X23_Y17_N28
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ = \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~23\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\);

-- Location: LCCOMB_X22_Y17_N4
\Mod1|auto_generated|divider|divider|StageOut[180]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[180]~236_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[180]~236_combout\);

-- Location: LCCOMB_X22_Y17_N26
\Mod1|auto_generated|divider|divider|StageOut[180]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[180]~287_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[165]~277_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[165]~277_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[180]~287_combout\);

-- Location: LCCOMB_X21_Y18_N8
\Mod1|auto_generated|divider|divider|StageOut[179]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[179]~237_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[179]~237_combout\);

-- Location: LCCOMB_X22_Y17_N0
\Mod1|auto_generated|divider|divider|StageOut[179]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[179]~288_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[164]~278_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[164]~278_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[179]~288_combout\);

-- Location: LCCOMB_X22_Y17_N22
\Mod1|auto_generated|divider|divider|StageOut[178]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[178]~238_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[178]~238_combout\);

-- Location: LCCOMB_X24_Y15_N30
\Mod1|auto_generated|divider|divider|StageOut[178]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[178]~289_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[163]~279_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[163]~279_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[178]~289_combout\);

-- Location: LCCOMB_X22_Y17_N20
\Mod1|auto_generated|divider|divider|StageOut[177]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[177]~239_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[177]~239_combout\);

-- Location: LCCOMB_X23_Y18_N8
\Mod1|auto_generated|divider|divider|StageOut[177]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[177]~290_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[162]~280_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[162]~280_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[177]~290_combout\);

-- Location: LCCOMB_X23_Y17_N0
\Mod1|auto_generated|divider|divider|StageOut[176]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[176]~240_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[176]~240_combout\);

-- Location: LCCOMB_X24_Y15_N20
\Mod1|auto_generated|divider|divider|StageOut[176]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[176]~291_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[161]~281_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[161]~281_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[176]~291_combout\);

-- Location: LCCOMB_X22_Y17_N30
\Mod1|auto_generated|divider|divider|StageOut[175]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[175]~241_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[175]~241_combout\);

-- Location: LCCOMB_X24_Y15_N22
\Mod1|auto_generated|divider|divider|StageOut[175]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[175]~292_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[160]~282_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[160]~282_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[175]~292_combout\);

-- Location: LCCOMB_X24_Y16_N26
\Mod1|auto_generated|divider|divider|StageOut[174]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[174]~293_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[159]~283_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[159]~283_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[174]~293_combout\);

-- Location: LCCOMB_X24_Y16_N2
\Mod1|auto_generated|divider|divider|StageOut[174]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[174]~242_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[174]~242_combout\);

-- Location: LCCOMB_X21_Y18_N26
\Mod1|auto_generated|divider|divider|StageOut[173]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[173]~243_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[173]~243_combout\);

-- Location: LCCOMB_X23_Y18_N10
\Mod1|auto_generated|divider|divider|StageOut[173]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[173]~294_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[158]~284_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[158]~284_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[173]~294_combout\);

-- Location: LCCOMB_X23_Y18_N16
\Mod1|auto_generated|divider|divider|StageOut[172]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[172]~295_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[157]~285_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[157]~285_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[172]~295_combout\);

-- Location: LCCOMB_X22_Y17_N24
\Mod1|auto_generated|divider|divider|StageOut[172]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[172]~244_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[172]~244_combout\);

-- Location: LCCOMB_X24_Y16_N28
\Mod1|auto_generated|divider|divider|StageOut[171]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[171]~296_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[156]~286_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[156]~286_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[171]~296_combout\);

-- Location: LCCOMB_X24_Y17_N8
\Mod1|auto_generated|divider|divider|StageOut[171]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[171]~245_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[171]~245_combout\);

-- Location: LCCOMB_X23_Y18_N22
\Mod1|auto_generated|divider|divider|StageOut[170]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[170]~297_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[155]~305_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[155]~305_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[170]~297_combout\);

-- Location: LCCOMB_X23_Y17_N30
\Mod1|auto_generated|divider|divider|StageOut[170]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[170]~246_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[170]~246_combout\);

-- Location: LCCOMB_X22_Y17_N6
\Mod1|auto_generated|divider|divider|StageOut[169]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[169]~306_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- ((!\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[169]~306_combout\);

-- Location: LCCOMB_X23_Y17_N2
\Mod1|auto_generated|divider|divider|StageOut[169]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[169]~247_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[169]~247_combout\);

-- Location: LCCOMB_X21_Y18_N12
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\ = !\Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\);

-- Location: LCCOMB_X21_Y18_N30
\Mod1|auto_generated|divider|divider|StageOut[168]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[168]~235_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[168]~235_combout\);

-- Location: LCCOMB_X21_Y17_N28
\Mod1|auto_generated|divider|divider|StageOut[168]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[168]~234_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & !\Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[168]~234_combout\);

-- Location: LCCOMB_X21_Y17_N0
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[168]~235_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[168]~234_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[168]~235_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[168]~234_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[168]~235_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[168]~234_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\);

-- Location: LCCOMB_X21_Y17_N2
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[169]~306_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[169]~247_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[169]~306_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[169]~247_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[169]~306_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[169]~247_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[169]~306_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[169]~247_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\);

-- Location: LCCOMB_X21_Y17_N4
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[170]~297_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[170]~246_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[170]~297_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[170]~246_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[170]~297_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[170]~246_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[170]~297_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[170]~246_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\);

-- Location: LCCOMB_X21_Y17_N6
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[171]~296_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[171]~245_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[171]~296_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[171]~245_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\);

-- Location: LCCOMB_X21_Y17_N8
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[172]~295_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[172]~244_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[172]~295_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[172]~244_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\);

-- Location: LCCOMB_X21_Y17_N10
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~11_cout\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[173]~243_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[173]~294_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[173]~243_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[173]~294_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~11_cout\);

-- Location: LCCOMB_X21_Y17_N12
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~13_cout\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[174]~293_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[174]~242_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[174]~293_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[174]~242_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~11_cout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~13_cout\);

-- Location: LCCOMB_X21_Y17_N14
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~15_cout\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[175]~241_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[175]~292_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[175]~241_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[175]~292_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~13_cout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~15_cout\);

-- Location: LCCOMB_X21_Y17_N16
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~17_cout\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[176]~240_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[176]~291_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[176]~240_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[176]~291_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~15_cout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~17_cout\);

-- Location: LCCOMB_X21_Y17_N18
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~19_cout\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[177]~239_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[177]~290_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[177]~239_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[177]~290_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~17_cout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~19_cout\);

-- Location: LCCOMB_X21_Y17_N20
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~21_cout\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[178]~238_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[178]~289_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[178]~238_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[178]~289_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~19_cout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~21_cout\);

-- Location: LCCOMB_X21_Y17_N22
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~23_cout\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[179]~237_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[179]~288_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[179]~237_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[179]~288_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~21_cout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~23_cout\);

-- Location: LCCOMB_X21_Y17_N24
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~25_cout\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[180]~236_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[180]~287_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[180]~236_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[180]~287_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~23_cout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~25_cout\);

-- Location: LCCOMB_X21_Y17_N26
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~25_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~25_cout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\);

-- Location: LCCOMB_X18_Y18_N0
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\ = !\Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\);

-- Location: LCCOMB_X18_Y18_N2
\Mod1|auto_generated|divider|divider|StageOut[182]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[182]~249_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (!\Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[182]~249_combout\);

-- Location: LCCOMB_X11_Y17_N8
\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\ = \Q[7]~reg0_q\ $ (VCC)
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~1\ = CARRY(\Q[7]~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Q[7]~reg0_q\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~1\);

-- Location: LCCOMB_X11_Y17_N10
\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\ = (\Q[8]~reg0_q\ & (\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~1\ & VCC)) # (!\Q[8]~reg0_q\ & (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~1\))
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ = CARRY((!\Q[8]~reg0_q\ & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Q[8]~reg0_q\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~3\);

-- Location: LCCOMB_X11_Y17_N12
\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\ = (\Q[9]~reg0_q\ & (\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ $ (GND))) # (!\Q[9]~reg0_q\ & (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ & 
-- VCC))
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~5\ = CARRY((\Q[9]~reg0_q\ & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Q[9]~reg0_q\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~5\);

-- Location: LCCOMB_X11_Y17_N14
\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\ = (\Q[10]~reg0_q\ & (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~5\)) # (!\Q[10]~reg0_q\ & ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~5\) # 
-- (GND)))
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~5\) # (!\Q[10]~reg0_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Q[10]~reg0_q\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~7\);

-- Location: LCCOMB_X11_Y17_N16
\Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\ = (\Q[11]~reg0_q\ & (\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ $ (GND))) # (!\Q[11]~reg0_q\ & (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ & 
-- VCC))
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~9\ = CARRY((\Q[11]~reg0_q\ & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Q[11]~reg0_q\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~9\);

-- Location: LCCOMB_X11_Y17_N18
\Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\ = (\Q[12]~reg0_q\ & (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~9\)) # (!\Q[12]~reg0_q\ & ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~9\) # 
-- (GND)))
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~9\) # (!\Q[12]~reg0_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Q[12]~reg0_q\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~9\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~11\);

-- Location: LCCOMB_X11_Y17_N20
\Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\ = (\Q[13]~reg0_q\ & (\Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ $ (GND))) # (!\Q[13]~reg0_q\ & 
-- (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ & VCC))
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~13\ = CARRY((\Q[13]~reg0_q\ & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Q[13]~reg0_q\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~11\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~13\);

-- Location: LCCOMB_X11_Y17_N22
\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ = !\Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~13\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\);

-- Location: LCCOMB_X12_Y19_N4
\Div0|auto_generated|divider|divider|StageOut[106]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[106]~108_combout\ = (\Q[11]~reg0_q\ & \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Q[11]~reg0_q\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[106]~108_combout\);

-- Location: LCCOMB_X12_Y19_N22
\Div0|auto_generated|divider|divider|StageOut[106]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[106]~109_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\ & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[106]~109_combout\);

-- Location: LCCOMB_X10_Y19_N16
\Div0|auto_generated|divider|divider|StageOut[105]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[105]~111_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[105]~111_combout\);

-- Location: LCCOMB_X12_Y19_N16
\Div0|auto_generated|divider|divider|StageOut[105]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[105]~110_combout\ = (\Q[10]~reg0_q\ & \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Q[10]~reg0_q\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[105]~110_combout\);

-- Location: LCCOMB_X11_Y19_N26
\Div0|auto_generated|divider|divider|StageOut[104]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[104]~112_combout\ = (\Q[9]~reg0_q\ & \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Q[9]~reg0_q\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[104]~112_combout\);

-- Location: LCCOMB_X11_Y17_N4
\Div0|auto_generated|divider|divider|StageOut[104]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[104]~113_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[104]~113_combout\);

-- Location: LCCOMB_X11_Y17_N26
\Div0|auto_generated|divider|divider|StageOut[103]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[103]~115_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[103]~115_combout\);

-- Location: LCCOMB_X11_Y19_N28
\Div0|auto_generated|divider|divider|StageOut[103]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[103]~114_combout\ = (\Q[8]~reg0_q\ & \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Q[8]~reg0_q\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[103]~114_combout\);

-- Location: LCCOMB_X11_Y17_N24
\Div0|auto_generated|divider|divider|StageOut[102]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[102]~117_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[102]~117_combout\);

-- Location: LCCOMB_X11_Y19_N18
\Div0|auto_generated|divider|divider|StageOut[102]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[102]~116_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \Q[7]~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \Q[7]~reg0_q\,
	combout => \Div0|auto_generated|divider|divider|StageOut[102]~116_combout\);

-- Location: LCCOMB_X11_Y19_N22
\Div0|auto_generated|divider|divider|StageOut[101]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[101]~119_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \Q[6]~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \Q[6]~reg0_q\,
	combout => \Div0|auto_generated|divider|divider|StageOut[101]~119_combout\);

-- Location: LCCOMB_X11_Y19_N20
\Div0|auto_generated|divider|divider|StageOut[101]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[101]~118_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \Q[6]~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \Q[6]~reg0_q\,
	combout => \Div0|auto_generated|divider|divider|StageOut[101]~118_combout\);

-- Location: LCCOMB_X11_Y19_N0
\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[101]~119_combout\) # (\Div0|auto_generated|divider|divider|StageOut[101]~118_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[101]~119_combout\) # (\Div0|auto_generated|divider|divider|StageOut[101]~118_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[101]~119_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[101]~118_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~1\);

-- Location: LCCOMB_X11_Y19_N2
\Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[102]~117_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[102]~116_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[102]~117_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[102]~116_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[102]~117_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[102]~116_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[102]~117_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[102]~116_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~3\);

-- Location: LCCOMB_X11_Y19_N4
\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[103]~115_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[103]~114_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[103]~115_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[103]~114_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[103]~115_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[103]~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[103]~115_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[103]~114_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\);

-- Location: LCCOMB_X11_Y19_N6
\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\ = (\Div0|auto_generated|divider|divider|StageOut[104]~112_combout\ & (((!\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[104]~112_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[104]~113_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[104]~113_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\) # (GND)))))
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ = CARRY(((!\Div0|auto_generated|divider|divider|StageOut[104]~112_combout\ & !\Div0|auto_generated|divider|divider|StageOut[104]~113_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[104]~112_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[104]~113_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~7\);

-- Location: LCCOMB_X11_Y19_N8
\Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ & (((\Div0|auto_generated|divider|divider|StageOut[105]~111_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[105]~110_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ & ((((\Div0|auto_generated|divider|divider|StageOut[105]~111_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[105]~110_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ & ((\Div0|auto_generated|divider|divider|StageOut[105]~111_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[105]~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[105]~111_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[105]~110_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\);

-- Location: LCCOMB_X11_Y19_N10
\Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\ = (\Div0|auto_generated|divider|divider|StageOut[106]~108_combout\ & (((!\Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[106]~108_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[106]~109_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[106]~109_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\) # (GND)))))
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ = CARRY(((!\Div0|auto_generated|divider|divider|StageOut[106]~108_combout\ & !\Div0|auto_generated|divider|divider|StageOut[106]~109_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[106]~108_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[106]~109_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~11\);

-- Location: LCCOMB_X11_Y19_N30
\Div0|auto_generated|divider|divider|StageOut[108]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[108]~104_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \Q[13]~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \Q[13]~reg0_q\,
	combout => \Div0|auto_generated|divider|divider|StageOut[108]~104_combout\);

-- Location: LCCOMB_X11_Y19_N24
\Div0|auto_generated|divider|divider|StageOut[108]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[108]~105_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\ & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[108]~105_combout\);

-- Location: LCCOMB_X12_Y19_N2
\Div0|auto_generated|divider|divider|StageOut[107]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[107]~107_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\ & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[107]~107_combout\);

-- Location: LCCOMB_X12_Y19_N0
\Div0|auto_generated|divider|divider|StageOut[107]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[107]~106_combout\ = (\Q[12]~reg0_q\ & \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Q[12]~reg0_q\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[107]~106_combout\);

-- Location: LCCOMB_X11_Y19_N12
\Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ & (((\Div0|auto_generated|divider|divider|StageOut[107]~107_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[107]~106_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ & ((((\Div0|auto_generated|divider|divider|StageOut[107]~107_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[107]~106_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~13\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ & ((\Div0|auto_generated|divider|divider|StageOut[107]~107_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[107]~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[107]~107_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[107]~106_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~11\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~13\);

-- Location: LCCOMB_X11_Y19_N14
\Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[108]~104_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[108]~105_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[108]~104_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[108]~105_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~13\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout\);

-- Location: LCCOMB_X11_Y19_N16
\Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ = \Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\);

-- Location: LCCOMB_X11_Y18_N28
\Div0|auto_generated|divider|divider|StageOut[119]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[119]~120_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[119]~120_combout\);

-- Location: LCCOMB_X12_Y19_N26
\Div0|auto_generated|divider|divider|StageOut[119]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[119]~168_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & (\Q[12]~reg0_q\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Q[12]~reg0_q\,
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[119]~168_combout\);

-- Location: LCCOMB_X12_Y19_N12
\Div0|auto_generated|divider|divider|StageOut[118]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[118]~169_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & (\Q[11]~reg0_q\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Q[11]~reg0_q\,
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[118]~169_combout\);

-- Location: LCCOMB_X12_Y19_N18
\Div0|auto_generated|divider|divider|StageOut[118]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[118]~121_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[118]~121_combout\);

-- Location: LCCOMB_X12_Y17_N12
\Div0|auto_generated|divider|divider|StageOut[117]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[117]~122_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[117]~122_combout\);

-- Location: LCCOMB_X11_Y17_N2
\Div0|auto_generated|divider|divider|StageOut[117]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[117]~170_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\Q[10]~reg0_q\))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & (\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\,
	datad => \Q[10]~reg0_q\,
	combout => \Div0|auto_generated|divider|divider|StageOut[117]~170_combout\);

-- Location: LCCOMB_X11_Y18_N26
\Div0|auto_generated|divider|divider|StageOut[116]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[116]~123_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[116]~123_combout\);

-- Location: LCCOMB_X11_Y17_N28
\Div0|auto_generated|divider|divider|StageOut[116]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[116]~171_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & (\Q[9]~reg0_q\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Q[9]~reg0_q\,
	datab => \Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[116]~171_combout\);

-- Location: LCCOMB_X11_Y18_N30
\Div0|auto_generated|divider|divider|StageOut[115]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[115]~124_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[115]~124_combout\);

-- Location: LCCOMB_X11_Y17_N30
\Div0|auto_generated|divider|divider|StageOut[115]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[115]~172_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & (\Q[8]~reg0_q\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Q[8]~reg0_q\,
	datab => \Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[115]~172_combout\);

-- Location: LCCOMB_X11_Y18_N0
\Div0|auto_generated|divider|divider|StageOut[114]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[114]~125_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[114]~125_combout\);

-- Location: LCCOMB_X11_Y17_N0
\Div0|auto_generated|divider|divider|StageOut[114]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[114]~173_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\Q[7]~reg0_q\))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & (\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\,
	datad => \Q[7]~reg0_q\,
	combout => \Div0|auto_generated|divider|divider|StageOut[114]~173_combout\);

-- Location: LCCOMB_X10_Y18_N26
\Div0|auto_generated|divider|divider|StageOut[113]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[113]~126_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \Q[6]~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \Q[6]~reg0_q\,
	combout => \Div0|auto_generated|divider|divider|StageOut[113]~126_combout\);

-- Location: LCCOMB_X10_Y18_N24
\Div0|auto_generated|divider|divider|StageOut[113]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[113]~127_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[113]~127_combout\);

-- Location: LCCOMB_X10_Y18_N2
\Div0|auto_generated|divider|divider|StageOut[112]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[112]~128_combout\ = (\Q[5]~reg0_q\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Q[5]~reg0_q\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[112]~128_combout\);

-- Location: LCCOMB_X10_Y18_N16
\Div0|auto_generated|divider|divider|StageOut[100]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[100]~129_combout\ = (\Q[5]~reg0_q\ & \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Q[5]~reg0_q\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[100]~129_combout\);

-- Location: LCCOMB_X10_Y18_N10
\Div0|auto_generated|divider|divider|StageOut[100]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[100]~130_combout\ = (\Q[5]~reg0_q\ & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Q[5]~reg0_q\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[100]~130_combout\);

-- Location: LCCOMB_X10_Y18_N12
\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\ = (\Div0|auto_generated|divider|divider|StageOut[100]~129_combout\) # (\Div0|auto_generated|divider|divider|StageOut[100]~130_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|StageOut[100]~129_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[100]~130_combout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\);

-- Location: LCCOMB_X10_Y18_N28
\Div0|auto_generated|divider|divider|StageOut[112]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[112]~131_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[112]~131_combout\);

-- Location: LCCOMB_X11_Y18_N4
\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[112]~128_combout\) # (\Div0|auto_generated|divider|divider|StageOut[112]~131_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[112]~128_combout\) # (\Div0|auto_generated|divider|divider|StageOut[112]~131_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[112]~128_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[112]~131_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~1\);

-- Location: LCCOMB_X11_Y18_N6
\Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[113]~126_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[113]~127_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[113]~126_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[113]~127_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[113]~126_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[113]~127_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[113]~126_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[113]~127_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~3\);

-- Location: LCCOMB_X11_Y18_N8
\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[114]~125_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[114]~173_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[114]~125_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[114]~173_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[114]~125_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[114]~173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[114]~125_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[114]~173_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\);

-- Location: LCCOMB_X11_Y18_N10
\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\ = (\Div0|auto_generated|divider|divider|StageOut[115]~124_combout\ & (((!\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[115]~124_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[115]~172_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[115]~172_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\) # (GND)))))
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ = CARRY(((!\Div0|auto_generated|divider|divider|StageOut[115]~124_combout\ & !\Div0|auto_generated|divider|divider|StageOut[115]~172_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[115]~124_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[115]~172_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~7\);

-- Location: LCCOMB_X11_Y18_N12
\Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ & (((\Div0|auto_generated|divider|divider|StageOut[116]~123_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[116]~171_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ & ((((\Div0|auto_generated|divider|divider|StageOut[116]~123_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[116]~171_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ & ((\Div0|auto_generated|divider|divider|StageOut[116]~123_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[116]~171_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[116]~123_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[116]~171_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\);

-- Location: LCCOMB_X11_Y18_N14
\Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\ = (\Div0|auto_generated|divider|divider|StageOut[117]~122_combout\ & (((!\Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[117]~122_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[117]~170_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[117]~170_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\) # (GND)))))
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ = CARRY(((!\Div0|auto_generated|divider|divider|StageOut[117]~122_combout\ & !\Div0|auto_generated|divider|divider|StageOut[117]~170_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[117]~122_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[117]~170_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~11\);

-- Location: LCCOMB_X11_Y18_N16
\Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ & (((\Div0|auto_generated|divider|divider|StageOut[118]~169_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[118]~121_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ & ((((\Div0|auto_generated|divider|divider|StageOut[118]~169_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[118]~121_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~13\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ & ((\Div0|auto_generated|divider|divider|StageOut[118]~169_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[118]~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[118]~169_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[118]~121_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~11\,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~13\);

-- Location: LCCOMB_X11_Y18_N18
\Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[119]~120_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[119]~168_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[119]~120_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[119]~168_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~13\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout\);

-- Location: LCCOMB_X11_Y18_N20
\Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ = \Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\);

-- Location: LCCOMB_X12_Y19_N20
\Div0|auto_generated|divider|divider|StageOut[130]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[130]~156_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[118]~169_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\ & !\Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[118]~169_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[130]~156_combout\);

-- Location: LCCOMB_X10_Y19_N30
\Div0|auto_generated|divider|divider|StageOut[130]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[130]~132_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\ & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[130]~132_combout\);

-- Location: LCCOMB_X13_Y18_N4
\Div0|auto_generated|divider|divider|StageOut[129]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[129]~133_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[129]~133_combout\);

-- Location: LCCOMB_X12_Y17_N2
\Div0|auto_generated|divider|divider|StageOut[129]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[129]~157_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[117]~170_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[117]~170_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[129]~157_combout\);

-- Location: LCCOMB_X11_Y18_N22
\Div0|auto_generated|divider|divider|StageOut[128]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[128]~158_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[116]~171_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[116]~171_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[128]~158_combout\);

-- Location: LCCOMB_X12_Y18_N0
\Div0|auto_generated|divider|divider|StageOut[128]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[128]~134_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[128]~134_combout\);

-- Location: LCCOMB_X12_Y18_N6
\Div0|auto_generated|divider|divider|StageOut[127]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[127]~135_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[127]~135_combout\);

-- Location: LCCOMB_X11_Y18_N24
\Div0|auto_generated|divider|divider|StageOut[127]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[127]~159_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[115]~172_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[115]~172_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[127]~159_combout\);

-- Location: LCCOMB_X11_Y18_N2
\Div0|auto_generated|divider|divider|StageOut[126]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[126]~160_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[114]~173_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[114]~173_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[126]~160_combout\);

-- Location: LCCOMB_X14_Y18_N12
\Div0|auto_generated|divider|divider|StageOut[126]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[126]~136_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[126]~136_combout\);

-- Location: LCCOMB_X10_Y18_N22
\Div0|auto_generated|divider|divider|StageOut[125]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[125]~174_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & (\Q[6]~reg0_q\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Q[6]~reg0_q\,
	datab => \Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[125]~174_combout\);

-- Location: LCCOMB_X14_Y18_N18
\Div0|auto_generated|divider|divider|StageOut[125]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[125]~137_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[125]~137_combout\);

-- Location: LCCOMB_X10_Y18_N0
\Div0|auto_generated|divider|divider|StageOut[124]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[124]~175_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & (\Q[5]~reg0_q\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Q[5]~reg0_q\,
	datab => \Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[124]~175_combout\);

-- Location: LCCOMB_X10_Y19_N28
\Div0|auto_generated|divider|divider|StageOut[124]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[124]~138_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[124]~138_combout\);

-- Location: LCCOMB_X12_Y19_N8
\Div0|auto_generated|divider|divider|StageOut[99]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[99]~141_combout\ = (\Q[4]~reg0_q\ & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Q[4]~reg0_q\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[99]~141_combout\);

-- Location: LCCOMB_X12_Y19_N10
\Div0|auto_generated|divider|divider|StageOut[99]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[99]~140_combout\ = (\Q[4]~reg0_q\ & \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Q[4]~reg0_q\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[99]~140_combout\);

-- Location: LCCOMB_X12_Y19_N24
\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ = (\Div0|auto_generated|divider|divider|StageOut[99]~141_combout\) # (\Div0|auto_generated|divider|divider|StageOut[99]~140_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|StageOut[99]~141_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[99]~140_combout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\);

-- Location: LCCOMB_X12_Y19_N6
\Div0|auto_generated|divider|divider|StageOut[111]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[111]~142_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[111]~142_combout\);

-- Location: LCCOMB_X12_Y19_N28
\Div0|auto_generated|divider|divider|StageOut[111]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[111]~139_combout\ = (\Q[4]~reg0_q\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Q[4]~reg0_q\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[111]~139_combout\);

-- Location: LCCOMB_X12_Y19_N30
\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\ = (\Div0|auto_generated|divider|divider|StageOut[111]~142_combout\) # (\Div0|auto_generated|divider|divider|StageOut[111]~139_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[111]~142_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[111]~139_combout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\);

-- Location: LCCOMB_X12_Y18_N28
\Div0|auto_generated|divider|divider|StageOut[123]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[123]~143_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\ & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[123]~143_combout\);

-- Location: LCCOMB_X12_Y19_N14
\Div0|auto_generated|divider|divider|StageOut[123]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[123]~176_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & (\Q[4]~reg0_q\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Q[4]~reg0_q\,
	datab => \Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[123]~176_combout\);

-- Location: LCCOMB_X12_Y18_N8
\Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[123]~143_combout\) # (\Div0|auto_generated|divider|divider|StageOut[123]~176_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[123]~143_combout\) # (\Div0|auto_generated|divider|divider|StageOut[123]~176_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[123]~143_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[123]~176_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~1\);

-- Location: LCCOMB_X12_Y18_N10
\Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[124]~175_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[124]~138_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[124]~175_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[124]~138_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[124]~175_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[124]~138_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[124]~175_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[124]~138_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~3\);

-- Location: LCCOMB_X12_Y18_N12
\Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[125]~174_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[125]~137_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[125]~174_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[125]~137_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[125]~174_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[125]~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[125]~174_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[125]~137_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~5\);

-- Location: LCCOMB_X12_Y18_N14
\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\ = (\Div0|auto_generated|divider|divider|StageOut[126]~160_combout\ & (((!\Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~5\)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[126]~160_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[126]~136_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~5\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[126]~136_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~5\) # (GND)))))
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~7\ = CARRY(((!\Div0|auto_generated|divider|divider|StageOut[126]~160_combout\ & !\Div0|auto_generated|divider|divider|StageOut[126]~136_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[126]~160_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[126]~136_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~7\);

-- Location: LCCOMB_X12_Y18_N16
\Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~7\ & (((\Div0|auto_generated|divider|divider|StageOut[127]~135_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[127]~159_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~7\ & ((((\Div0|auto_generated|divider|divider|StageOut[127]~135_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[127]~159_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~9\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~7\ & ((\Div0|auto_generated|divider|divider|StageOut[127]~135_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[127]~159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[127]~135_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[127]~159_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~9\);

-- Location: LCCOMB_X12_Y18_N18
\Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\ = (\Div0|auto_generated|divider|divider|StageOut[128]~158_combout\ & (((!\Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~9\)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[128]~158_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[128]~134_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~9\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[128]~134_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~9\) # (GND)))))
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ = CARRY(((!\Div0|auto_generated|divider|divider|StageOut[128]~158_combout\ & !\Div0|auto_generated|divider|divider|StageOut[128]~134_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[128]~158_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[128]~134_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~9\,
	combout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~11\);

-- Location: LCCOMB_X12_Y18_N20
\Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ & (((\Div0|auto_generated|divider|divider|StageOut[129]~133_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[129]~157_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ & ((((\Div0|auto_generated|divider|divider|StageOut[129]~133_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[129]~157_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~13\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ & ((\Div0|auto_generated|divider|divider|StageOut[129]~133_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[129]~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[129]~133_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[129]~157_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~11\,
	combout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~13\);

-- Location: LCCOMB_X12_Y18_N22
\Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~15_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[130]~156_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[130]~132_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[130]~156_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[130]~132_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~13\,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~15_cout\);

-- Location: LCCOMB_X12_Y18_N24
\Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ = \Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~15_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~15_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\);

-- Location: LCCOMB_X12_Y17_N24
\Div0|auto_generated|divider|divider|StageOut[141]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[141]~161_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[129]~157_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\ & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[129]~157_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[141]~161_combout\);

-- Location: LCCOMB_X14_Y18_N24
\Div0|auto_generated|divider|divider|StageOut[141]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[141]~144_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\ & !\Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[141]~144_combout\);

-- Location: LCCOMB_X12_Y18_N26
\Div0|auto_generated|divider|divider|StageOut[140]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[140]~162_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[128]~158_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\ & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[128]~158_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[140]~162_combout\);

-- Location: LCCOMB_X13_Y18_N2
\Div0|auto_generated|divider|divider|StageOut[140]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[140]~145_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & \Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[140]~145_combout\);

-- Location: LCCOMB_X14_Y18_N6
\Div0|auto_generated|divider|divider|StageOut[139]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[139]~146_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\ & !\Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[139]~146_combout\);

-- Location: LCCOMB_X12_Y18_N30
\Div0|auto_generated|divider|divider|StageOut[139]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[139]~163_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[127]~159_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[127]~159_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[139]~163_combout\);

-- Location: LCCOMB_X13_Y18_N12
\Div0|auto_generated|divider|divider|StageOut[138]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[138]~147_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[138]~147_combout\);

-- Location: LCCOMB_X12_Y18_N4
\Div0|auto_generated|divider|divider|StageOut[138]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[138]~164_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[126]~160_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[126]~160_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[138]~164_combout\);

-- Location: LCCOMB_X14_Y18_N20
\Div0|auto_generated|divider|divider|StageOut[137]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[137]~148_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[137]~148_combout\);

-- Location: LCCOMB_X14_Y18_N22
\Div0|auto_generated|divider|divider|StageOut[137]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[137]~165_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[125]~174_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[125]~174_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[137]~165_combout\);

-- Location: LCCOMB_X13_Y18_N6
\Div0|auto_generated|divider|divider|StageOut[136]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[136]~149_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[136]~149_combout\);

-- Location: LCCOMB_X13_Y18_N8
\Div0|auto_generated|divider|divider|StageOut[136]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[136]~166_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[124]~175_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[124]~175_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[136]~166_combout\);

-- Location: LCCOMB_X12_Y18_N2
\Div0|auto_generated|divider|divider|StageOut[135]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[135]~167_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[123]~176_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[123]~176_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[135]~167_combout\);

-- Location: LCCOMB_X13_Y18_N0
\Div0|auto_generated|divider|divider|StageOut[135]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[135]~150_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[135]~150_combout\);

-- Location: LCCOMB_X12_Y17_N22
\Div0|auto_generated|divider|divider|StageOut[122]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[122]~151_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \Q[3]~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \Q[3]~reg0_q\,
	combout => \Div0|auto_generated|divider|divider|StageOut[122]~151_combout\);

-- Location: LCCOMB_X12_Y17_N26
\Div0|auto_generated|divider|divider|StageOut[110]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[110]~153_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \Q[3]~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \Q[3]~reg0_q\,
	combout => \Div0|auto_generated|divider|divider|StageOut[110]~153_combout\);

-- Location: LCCOMB_X12_Y17_N20
\Div0|auto_generated|divider|divider|StageOut[110]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[110]~152_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \Q[3]~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \Q[3]~reg0_q\,
	combout => \Div0|auto_generated|divider|divider|StageOut[110]~152_combout\);

-- Location: LCCOMB_X12_Y17_N8
\Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\ = (\Div0|auto_generated|divider|divider|StageOut[110]~153_combout\) # (\Div0|auto_generated|divider|divider|StageOut[110]~152_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|StageOut[110]~153_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[110]~152_combout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\);

-- Location: LCCOMB_X12_Y17_N0
\Div0|auto_generated|divider|divider|StageOut[122]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[122]~154_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\ & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[122]~154_combout\);

-- Location: LCCOMB_X12_Y17_N18
\Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout\ = (\Div0|auto_generated|divider|divider|StageOut[122]~151_combout\) # (\Div0|auto_generated|divider|divider|StageOut[122]~154_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|StageOut[122]~151_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[122]~154_combout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout\);

-- Location: LCCOMB_X13_Y18_N10
\Div0|auto_generated|divider|divider|StageOut[134]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[134]~155_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[134]~155_combout\);

-- Location: LCCOMB_X12_Y17_N10
\Div0|auto_generated|divider|divider|StageOut[134]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[134]~177_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\Q[3]~reg0_q\))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & (\Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\,
	datad => \Q[3]~reg0_q\,
	combout => \Div0|auto_generated|divider|divider|StageOut[134]~177_combout\);

-- Location: LCCOMB_X13_Y18_N14
\Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~1_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[134]~155_combout\) # (\Div0|auto_generated|divider|divider|StageOut[134]~177_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[134]~155_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[134]~177_combout\,
	datad => VCC,
	cout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~1_cout\);

-- Location: LCCOMB_X13_Y18_N16
\Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~3_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[135]~167_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[135]~150_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[135]~167_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[135]~150_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~1_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~3_cout\);

-- Location: LCCOMB_X13_Y18_N18
\Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~5_cout\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~3_cout\ & ((\Div0|auto_generated|divider|divider|StageOut[136]~149_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[136]~166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[136]~149_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[136]~166_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~3_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~5_cout\);

-- Location: LCCOMB_X13_Y18_N20
\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~7_cout\ = CARRY(((!\Div0|auto_generated|divider|divider|StageOut[137]~148_combout\ & !\Div0|auto_generated|divider|divider|StageOut[137]~165_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[137]~148_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[137]~165_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~5_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~7_cout\);

-- Location: LCCOMB_X13_Y18_N22
\Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~9_cout\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~7_cout\ & ((\Div0|auto_generated|divider|divider|StageOut[138]~147_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[138]~164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[138]~147_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[138]~164_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~7_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~9_cout\);

-- Location: LCCOMB_X13_Y18_N24
\Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~11_cout\ = CARRY(((!\Div0|auto_generated|divider|divider|StageOut[139]~146_combout\ & !\Div0|auto_generated|divider|divider|StageOut[139]~163_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~9_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[139]~146_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[139]~163_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~9_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~11_cout\);

-- Location: LCCOMB_X13_Y18_N26
\Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~13_cout\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~11_cout\ & ((\Div0|auto_generated|divider|divider|StageOut[140]~162_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[140]~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[140]~162_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[140]~145_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~11_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~13_cout\);

-- Location: LCCOMB_X13_Y18_N28
\Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~15_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[141]~161_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[141]~144_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[141]~161_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[141]~144_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~13_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~15_cout\);

-- Location: LCCOMB_X13_Y18_N30
\Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\ = \Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~15_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~15_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\);

-- Location: LCCOMB_X8_Y19_N2
\num[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \num[0]~5_combout\ = (\num[1]~1_combout\ & (!\num[2]~0_combout\)) # (!\num[1]~1_combout\ & ((\num[2]~0_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\))) # (!\num[2]~0_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[182]~249_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \num[1]~1_combout\,
	datab => \num[2]~0_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[182]~249_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	combout => \num[0]~5_combout\);

-- Location: LCCOMB_X6_Y19_N2
\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = \Q[9]~reg0_q\ $ (VCC)
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY(\Q[9]~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Q[9]~reg0_q\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X6_Y19_N4
\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\Q[10]~reg0_q\ & (\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC)) # (!\Q[10]~reg0_q\ & (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\Q[10]~reg0_q\ & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Q[10]~reg0_q\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X6_Y19_N6
\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\Q[11]~reg0_q\ & ((GND) # (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))) # (!\Q[11]~reg0_q\ & (\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ 
-- $ (GND)))
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\Q[11]~reg0_q\) # (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Q[11]~reg0_q\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X6_Y19_N8
\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\Q[12]~reg0_q\ & (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # (!\Q[12]~reg0_q\ & ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # 
-- (GND)))
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (!\Q[12]~reg0_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Q[12]~reg0_q\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X6_Y19_N10
\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\Q[13]~reg0_q\ & (\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ $ (GND))) # (!\Q[13]~reg0_q\ & (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & 
-- VCC))
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((\Q[13]~reg0_q\ & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Q[13]~reg0_q\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X6_Y19_N12
\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X5_Y22_N12
\Div1|auto_generated|divider|divider|StageOut[54]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[54]~118_combout\ = (\Q[13]~reg0_q\ & \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Q[13]~reg0_q\,
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[54]~118_combout\);

-- Location: LCCOMB_X6_Y19_N22
\Div1|auto_generated|divider|divider|StageOut[54]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[54]~119_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[54]~119_combout\);

-- Location: LCCOMB_X5_Y22_N10
\Div1|auto_generated|divider|divider|StageOut[53]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[53]~120_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Q[12]~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Q[12]~reg0_q\,
	combout => \Div1|auto_generated|divider|divider|StageOut[53]~120_combout\);

-- Location: LCCOMB_X6_Y19_N0
\Div1|auto_generated|divider|divider|StageOut[53]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[53]~121_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[53]~121_combout\);

-- Location: LCCOMB_X6_Y19_N30
\Div1|auto_generated|divider|divider|StageOut[52]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[52]~123_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[52]~123_combout\);

-- Location: LCCOMB_X5_Y22_N8
\Div1|auto_generated|divider|divider|StageOut[52]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[52]~122_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Q[11]~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Q[11]~reg0_q\,
	combout => \Div1|auto_generated|divider|divider|StageOut[52]~122_combout\);

-- Location: LCCOMB_X5_Y22_N14
\Div1|auto_generated|divider|divider|StageOut[51]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[51]~124_combout\ = (\Q[10]~reg0_q\ & \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Q[10]~reg0_q\,
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[51]~124_combout\);

-- Location: LCCOMB_X6_Y19_N24
\Div1|auto_generated|divider|divider|StageOut[51]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[51]~125_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[51]~125_combout\);

-- Location: LCCOMB_X5_Y22_N30
\Div1|auto_generated|divider|divider|StageOut[50]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[50]~127_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[50]~127_combout\);

-- Location: LCCOMB_X5_Y22_N4
\Div1|auto_generated|divider|divider|StageOut[50]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[50]~126_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Q[9]~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Q[9]~reg0_q\,
	combout => \Div1|auto_generated|divider|divider|StageOut[50]~126_combout\);

-- Location: LCCOMB_X5_Y22_N2
\Div1|auto_generated|divider|divider|StageOut[49]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[49]~129_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Q[8]~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Q[8]~reg0_q\,
	combout => \Div1|auto_generated|divider|divider|StageOut[49]~129_combout\);

-- Location: LCCOMB_X5_Y22_N0
\Div1|auto_generated|divider|divider|StageOut[49]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[49]~128_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Q[8]~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Q[8]~reg0_q\,
	combout => \Div1|auto_generated|divider|divider|StageOut[49]~128_combout\);

-- Location: LCCOMB_X5_Y22_N16
\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\Div1|auto_generated|divider|divider|StageOut[49]~129_combout\) # (\Div1|auto_generated|divider|divider|StageOut[49]~128_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[49]~129_combout\) # (\Div1|auto_generated|divider|divider|StageOut[49]~128_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[49]~129_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[49]~128_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X5_Y22_N18
\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (((\Div1|auto_generated|divider|divider|StageOut[50]~127_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[50]~126_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (!\Div1|auto_generated|divider|divider|StageOut[50]~127_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[50]~126_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[50]~127_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[50]~126_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[50]~127_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[50]~126_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X5_Y22_N20
\Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[51]~124_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[51]~125_combout\))))) # (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((\Div1|auto_generated|divider|divider|StageOut[51]~124_combout\) # 
-- ((\Div1|auto_generated|divider|divider|StageOut[51]~125_combout\) # (GND))))
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[51]~124_combout\) # ((\Div1|auto_generated|divider|divider|StageOut[51]~125_combout\) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[51]~124_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[51]~125_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X5_Y22_N22
\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\Div1|auto_generated|divider|divider|StageOut[52]~123_combout\ & (((!\Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[52]~123_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[52]~122_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[52]~122_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))))
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\Div1|auto_generated|divider|divider|StageOut[52]~123_combout\ & !\Div1|auto_generated|divider|divider|StageOut[52]~122_combout\)) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[52]~123_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[52]~122_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X5_Y22_N24
\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & (((\Div1|auto_generated|divider|divider|StageOut[53]~120_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[53]~121_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((((\Div1|auto_generated|divider|divider|StageOut[53]~120_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[53]~121_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((\Div1|auto_generated|divider|divider|StageOut[53]~120_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[53]~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[53]~120_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[53]~121_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X5_Y22_N26
\Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[54]~118_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[54]~119_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[54]~118_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[54]~119_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\);

-- Location: LCCOMB_X5_Y22_N28
\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X6_Y19_N28
\Div1|auto_generated|divider|divider|StageOut[61]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[61]~205_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\Q[11]~reg0_q\)) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Q[11]~reg0_q\,
	datab => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[61]~205_combout\);

-- Location: LCCOMB_X6_Y22_N12
\Div1|auto_generated|divider|divider|StageOut[62]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[62]~130_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ & !\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[62]~130_combout\);

-- Location: LCCOMB_X6_Y19_N14
\Div1|auto_generated|divider|divider|StageOut[62]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[62]~204_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\Q[12]~reg0_q\)) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Q[12]~reg0_q\,
	datab => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[62]~204_combout\);

-- Location: LCCOMB_X6_Y22_N2
\Div1|auto_generated|divider|divider|StageOut[61]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[61]~131_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[61]~131_combout\);

-- Location: LCCOMB_X6_Y19_N18
\Div1|auto_generated|divider|divider|StageOut[60]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[60]~206_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\Q[10]~reg0_q\)) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Q[10]~reg0_q\,
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[60]~206_combout\);

-- Location: LCCOMB_X6_Y22_N0
\Div1|auto_generated|divider|divider|StageOut[60]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[60]~132_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[60]~132_combout\);

-- Location: LCCOMB_X6_Y22_N10
\Div1|auto_generated|divider|divider|StageOut[59]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[59]~133_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[59]~133_combout\);

-- Location: LCCOMB_X5_Y22_N6
\Div1|auto_generated|divider|divider|StageOut[59]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[59]~207_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Q[9]~reg0_q\))) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datab => \Q[9]~reg0_q\,
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[59]~207_combout\);

-- Location: LCCOMB_X6_Y22_N6
\Div1|auto_generated|divider|divider|StageOut[58]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[58]~135_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ & !\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[58]~135_combout\);

-- Location: LCCOMB_X6_Y22_N16
\Div1|auto_generated|divider|divider|StageOut[58]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[58]~134_combout\ = (\Q[8]~reg0_q\ & \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Q[8]~reg0_q\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[58]~134_combout\);

-- Location: LCCOMB_X5_Y21_N2
\Div1|auto_generated|divider|divider|StageOut[57]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[57]~136_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Q[7]~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \Q[7]~reg0_q\,
	combout => \Div1|auto_generated|divider|divider|StageOut[57]~136_combout\);

-- Location: LCCOMB_X6_Y19_N26
\Div1|auto_generated|divider|divider|StageOut[48]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[48]~137_combout\ = (\Q[7]~reg0_q\ & \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Q[7]~reg0_q\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[48]~137_combout\);

-- Location: LCCOMB_X6_Y19_N20
\Div1|auto_generated|divider|divider|StageOut[48]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[48]~138_combout\ = (\Q[7]~reg0_q\ & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Q[7]~reg0_q\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[48]~138_combout\);

-- Location: LCCOMB_X6_Y19_N16
\Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ = (\Div1|auto_generated|divider|divider|StageOut[48]~137_combout\) # (\Div1|auto_generated|divider|divider|StageOut[48]~138_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|StageOut[48]~137_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[48]~138_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\);

-- Location: LCCOMB_X5_Y21_N0
\Div1|auto_generated|divider|divider|StageOut[57]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[57]~139_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ & !\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[57]~139_combout\);

-- Location: LCCOMB_X6_Y22_N18
\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = (((\Div1|auto_generated|divider|divider|StageOut[57]~136_combout\) # (\Div1|auto_generated|divider|divider|StageOut[57]~139_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[57]~136_combout\) # (\Div1|auto_generated|divider|divider|StageOut[57]~139_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[57]~136_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[57]~139_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X6_Y22_N20
\Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (((\Div1|auto_generated|divider|divider|StageOut[58]~135_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[58]~134_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (!\Div1|auto_generated|divider|divider|StageOut[58]~135_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[58]~134_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[58]~135_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[58]~134_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[58]~135_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[58]~134_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X6_Y22_N22
\Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[59]~133_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[59]~207_combout\))))) # (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((\Div1|auto_generated|divider|divider|StageOut[59]~133_combout\) # 
-- ((\Div1|auto_generated|divider|divider|StageOut[59]~207_combout\) # (GND))))
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[59]~133_combout\) # ((\Div1|auto_generated|divider|divider|StageOut[59]~207_combout\) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[59]~133_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[59]~207_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X6_Y22_N24
\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\Div1|auto_generated|divider|divider|StageOut[60]~206_combout\ & (((!\Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)))) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[60]~206_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[60]~132_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[60]~132_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # (GND)))))
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY(((!\Div1|auto_generated|divider|divider|StageOut[60]~206_combout\ & !\Div1|auto_generated|divider|divider|StageOut[60]~132_combout\)) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[60]~206_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[60]~132_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X6_Y22_N26
\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & (((\Div1|auto_generated|divider|divider|StageOut[61]~205_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[61]~131_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((((\Div1|auto_generated|divider|divider|StageOut[61]~205_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[61]~131_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((\Div1|auto_generated|divider|divider|StageOut[61]~205_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[61]~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[61]~205_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[61]~131_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\);

-- Location: LCCOMB_X6_Y22_N28
\Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[62]~130_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[62]~204_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[62]~130_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[62]~204_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\,
	cout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\);

-- Location: LCCOMB_X6_Y22_N30
\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ = \Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\);

-- Location: LCCOMB_X6_Y22_N4
\Div1|auto_generated|divider|divider|StageOut[70]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[70]~185_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[61]~205_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[61]~205_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[70]~185_combout\);

-- Location: LCCOMB_X5_Y21_N30
\Div1|auto_generated|divider|divider|StageOut[70]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[70]~140_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ & !\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[70]~140_combout\);

-- Location: LCCOMB_X5_Y21_N16
\Div1|auto_generated|divider|divider|StageOut[69]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[69]~141_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[69]~141_combout\);

-- Location: LCCOMB_X5_Y21_N18
\Div1|auto_generated|divider|divider|StageOut[69]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[69]~186_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[60]~206_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[60]~206_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[69]~186_combout\);

-- Location: LCCOMB_X6_Y21_N24
\Div1|auto_generated|divider|divider|StageOut[68]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[68]~142_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[68]~142_combout\);

-- Location: LCCOMB_X6_Y22_N14
\Div1|auto_generated|divider|divider|StageOut[68]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[68]~187_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[59]~207_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[59]~207_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[68]~187_combout\);

-- Location: LCCOMB_X6_Y21_N26
\Div1|auto_generated|divider|divider|StageOut[67]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[67]~143_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[67]~143_combout\);

-- Location: LCCOMB_X6_Y22_N8
\Div1|auto_generated|divider|divider|StageOut[67]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[67]~208_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Q[8]~reg0_q\))) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Q[8]~reg0_q\,
	combout => \Div1|auto_generated|divider|divider|StageOut[67]~208_combout\);

-- Location: LCCOMB_X6_Y21_N28
\Div1|auto_generated|divider|divider|StageOut[66]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[66]~144_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[66]~144_combout\);

-- Location: LCCOMB_X5_Y21_N20
\Div1|auto_generated|divider|divider|StageOut[66]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[66]~209_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Q[7]~reg0_q\))) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Q[7]~reg0_q\,
	combout => \Div1|auto_generated|divider|divider|StageOut[66]~209_combout\);

-- Location: LCCOMB_X5_Y21_N8
\Div1|auto_generated|divider|divider|StageOut[56]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[56]~146_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Q[6]~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \Q[6]~reg0_q\,
	combout => \Div1|auto_generated|divider|divider|StageOut[56]~146_combout\);

-- Location: LCCOMB_X5_Y21_N10
\Div1|auto_generated|divider|divider|StageOut[56]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[56]~147_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Q[6]~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \Q[6]~reg0_q\,
	combout => \Div1|auto_generated|divider|divider|StageOut[56]~147_combout\);

-- Location: LCCOMB_X5_Y21_N24
\Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\ = (\Div1|auto_generated|divider|divider|StageOut[56]~146_combout\) # (\Div1|auto_generated|divider|divider|StageOut[56]~147_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|StageOut[56]~146_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[56]~147_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\);

-- Location: LCCOMB_X5_Y21_N12
\Div1|auto_generated|divider|divider|StageOut[65]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[65]~148_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[65]~148_combout\);

-- Location: LCCOMB_X5_Y21_N6
\Div1|auto_generated|divider|divider|StageOut[65]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[65]~145_combout\ = (\Q[6]~reg0_q\ & \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Q[6]~reg0_q\,
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[65]~145_combout\);

-- Location: LCCOMB_X6_Y21_N10
\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ = (((\Div1|auto_generated|divider|divider|StageOut[65]~148_combout\) # (\Div1|auto_generated|divider|divider|StageOut[65]~145_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[65]~148_combout\) # (\Div1|auto_generated|divider|divider|StageOut[65]~145_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[65]~148_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[65]~145_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\);

-- Location: LCCOMB_X6_Y21_N12
\Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (((\Div1|auto_generated|divider|divider|StageOut[66]~144_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[66]~209_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (!\Div1|auto_generated|divider|divider|StageOut[66]~144_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[66]~209_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[66]~144_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[66]~209_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[66]~144_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[66]~209_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\);

-- Location: LCCOMB_X6_Y21_N14
\Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[67]~143_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[67]~208_combout\))))) # (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((\Div1|auto_generated|divider|divider|StageOut[67]~143_combout\) # 
-- ((\Div1|auto_generated|divider|divider|StageOut[67]~208_combout\) # (GND))))
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[67]~143_combout\) # ((\Div1|auto_generated|divider|divider|StageOut[67]~208_combout\) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[67]~143_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[67]~208_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\);

-- Location: LCCOMB_X6_Y21_N16
\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ = (\Div1|auto_generated|divider|divider|StageOut[68]~142_combout\ & (((!\Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)))) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[68]~142_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[68]~187_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[68]~187_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\) # (GND)))))
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ = CARRY(((!\Div1|auto_generated|divider|divider|StageOut[68]~142_combout\ & !\Div1|auto_generated|divider|divider|StageOut[68]~187_combout\)) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[68]~142_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[68]~187_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\);

-- Location: LCCOMB_X6_Y21_N18
\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & (((\Div1|auto_generated|divider|divider|StageOut[69]~141_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[69]~186_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((((\Div1|auto_generated|divider|divider|StageOut[69]~141_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[69]~186_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((\Div1|auto_generated|divider|divider|StageOut[69]~141_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[69]~186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[69]~141_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[69]~186_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\,
	combout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\);

-- Location: LCCOMB_X6_Y21_N20
\Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[70]~185_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[70]~140_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[70]~185_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[70]~140_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\,
	cout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\);

-- Location: LCCOMB_X6_Y21_N22
\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ = \Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\);

-- Location: LCCOMB_X5_Y21_N28
\Div1|auto_generated|divider|divider|StageOut[78]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[78]~188_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[69]~186_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[69]~186_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[78]~188_combout\);

-- Location: LCCOMB_X7_Y21_N0
\Div1|auto_generated|divider|divider|StageOut[78]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[78]~149_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[78]~149_combout\);

-- Location: LCCOMB_X7_Y21_N26
\Div1|auto_generated|divider|divider|StageOut[77]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[77]~150_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ & !\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[77]~150_combout\);

-- Location: LCCOMB_X6_Y21_N8
\Div1|auto_generated|divider|divider|StageOut[77]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[77]~189_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[68]~187_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[68]~187_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[77]~189_combout\);

-- Location: LCCOMB_X6_Y21_N2
\Div1|auto_generated|divider|divider|StageOut[76]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[76]~190_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[67]~208_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[67]~208_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[76]~190_combout\);

-- Location: LCCOMB_X6_Y21_N6
\Div1|auto_generated|divider|divider|StageOut[76]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[76]~151_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[76]~151_combout\);

-- Location: LCCOMB_X7_Y21_N24
\Div1|auto_generated|divider|divider|StageOut[75]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[75]~152_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[75]~152_combout\);

-- Location: LCCOMB_X6_Y21_N4
\Div1|auto_generated|divider|divider|StageOut[75]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[75]~191_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[66]~209_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[66]~209_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[75]~191_combout\);

-- Location: LCCOMB_X6_Y21_N0
\Div1|auto_generated|divider|divider|StageOut[74]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[74]~153_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[74]~153_combout\);

-- Location: LCCOMB_X5_Y21_N22
\Div1|auto_generated|divider|divider|StageOut[74]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[74]~210_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & (\Q[6]~reg0_q\)) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \Q[6]~reg0_q\,
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[74]~210_combout\);

-- Location: LCCOMB_X7_Y21_N22
\Div1|auto_generated|divider|divider|StageOut[73]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[73]~154_combout\ = (\Q[5]~reg0_q\ & \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Q[5]~reg0_q\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[73]~154_combout\);

-- Location: LCCOMB_X7_Y23_N26
\Div1|auto_generated|divider|divider|StageOut[64]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[64]~155_combout\ = (\Q[5]~reg0_q\ & \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Q[5]~reg0_q\,
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[64]~155_combout\);

-- Location: LCCOMB_X7_Y23_N0
\Div1|auto_generated|divider|divider|StageOut[64]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[64]~156_combout\ = (\Q[5]~reg0_q\ & !\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Q[5]~reg0_q\,
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[64]~156_combout\);

-- Location: LCCOMB_X7_Y23_N16
\Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\ = (\Div1|auto_generated|divider|divider|StageOut[64]~155_combout\) # (\Div1|auto_generated|divider|divider|StageOut[64]~156_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|StageOut[64]~155_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[64]~156_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\);

-- Location: LCCOMB_X7_Y21_N2
\Div1|auto_generated|divider|divider|StageOut[73]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[73]~157_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[73]~157_combout\);

-- Location: LCCOMB_X7_Y21_N8
\Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ = (((\Div1|auto_generated|divider|divider|StageOut[73]~154_combout\) # (\Div1|auto_generated|divider|divider|StageOut[73]~157_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[73]~154_combout\) # (\Div1|auto_generated|divider|divider|StageOut[73]~157_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[73]~154_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[73]~157_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\);

-- Location: LCCOMB_X7_Y21_N10
\Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & (((\Div1|auto_generated|divider|divider|StageOut[74]~153_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[74]~210_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & (!\Div1|auto_generated|divider|divider|StageOut[74]~153_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[74]~210_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[74]~153_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[74]~210_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[74]~153_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[74]~210_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\);

-- Location: LCCOMB_X7_Y21_N12
\Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[75]~152_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[75]~191_combout\))))) # (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((\Div1|auto_generated|divider|divider|StageOut[75]~152_combout\) # 
-- ((\Div1|auto_generated|divider|divider|StageOut[75]~191_combout\) # (GND))))
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[75]~152_combout\) # ((\Div1|auto_generated|divider|divider|StageOut[75]~191_combout\) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[75]~152_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[75]~191_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\);

-- Location: LCCOMB_X7_Y21_N14
\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ = (\Div1|auto_generated|divider|divider|StageOut[76]~190_combout\ & (((!\Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)))) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[76]~190_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[76]~151_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[76]~151_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\) # (GND)))))
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ = CARRY(((!\Div1|auto_generated|divider|divider|StageOut[76]~190_combout\ & !\Div1|auto_generated|divider|divider|StageOut[76]~151_combout\)) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[76]~190_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[76]~151_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\);

-- Location: LCCOMB_X7_Y21_N16
\Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & (((\Div1|auto_generated|divider|divider|StageOut[77]~150_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[77]~189_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((((\Div1|auto_generated|divider|divider|StageOut[77]~150_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[77]~189_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((\Div1|auto_generated|divider|divider|StageOut[77]~150_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[77]~189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[77]~150_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[77]~189_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\,
	combout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\);

-- Location: LCCOMB_X7_Y21_N18
\Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[78]~188_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[78]~149_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[78]~188_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[78]~149_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\,
	cout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\);

-- Location: LCCOMB_X7_Y21_N20
\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ = \Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\);

-- Location: LCCOMB_X6_Y21_N30
\Div1|auto_generated|divider|divider|StageOut[85]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[85]~193_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[76]~190_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[76]~190_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[85]~193_combout\);

-- Location: LCCOMB_X7_Y21_N6
\Div1|auto_generated|divider|divider|StageOut[86]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[86]~192_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[77]~189_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[77]~189_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[86]~192_combout\);

-- Location: LCCOMB_X7_Y21_N28
\Div1|auto_generated|divider|divider|StageOut[86]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[86]~158_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ & !\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[86]~158_combout\);

-- Location: LCCOMB_X6_Y20_N2
\Div1|auto_generated|divider|divider|StageOut[85]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[85]~159_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[85]~159_combout\);

-- Location: LCCOMB_X7_Y21_N4
\Div1|auto_generated|divider|divider|StageOut[84]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[84]~194_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[75]~191_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ & !\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[75]~191_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[84]~194_combout\);

-- Location: LCCOMB_X5_Y20_N28
\Div1|auto_generated|divider|divider|StageOut[84]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[84]~160_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[84]~160_combout\);

-- Location: LCCOMB_X5_Y21_N26
\Div1|auto_generated|divider|divider|StageOut[83]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[83]~195_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[74]~210_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ & !\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[74]~210_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[83]~195_combout\);

-- Location: LCCOMB_X5_Y20_N6
\Div1|auto_generated|divider|divider|StageOut[83]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[83]~161_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[83]~161_combout\);

-- Location: LCCOMB_X6_Y20_N22
\Div1|auto_generated|divider|divider|StageOut[82]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[82]~162_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[82]~162_combout\);

-- Location: LCCOMB_X7_Y20_N0
\Div1|auto_generated|divider|divider|StageOut[82]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[82]~211_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & (\Q[5]~reg0_q\)) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datab => \Q[5]~reg0_q\,
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[82]~211_combout\);

-- Location: LCCOMB_X6_Y20_N0
\Div1|auto_generated|divider|divider|StageOut[72]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[72]~165_combout\ = (\Q[4]~reg0_q\ & !\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Q[4]~reg0_q\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[72]~165_combout\);

-- Location: LCCOMB_X6_Y20_N18
\Div1|auto_generated|divider|divider|StageOut[72]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[72]~164_combout\ = (\Q[4]~reg0_q\ & \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Q[4]~reg0_q\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[72]~164_combout\);

-- Location: LCCOMB_X6_Y20_N24
\Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\ = (\Div1|auto_generated|divider|divider|StageOut[72]~165_combout\) # (\Div1|auto_generated|divider|divider|StageOut[72]~164_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|StageOut[72]~165_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[72]~164_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\);

-- Location: LCCOMB_X6_Y20_N26
\Div1|auto_generated|divider|divider|StageOut[81]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[81]~166_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\ & !\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[81]~166_combout\);

-- Location: LCCOMB_X6_Y20_N20
\Div1|auto_generated|divider|divider|StageOut[81]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[81]~163_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \Q[4]~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \Q[4]~reg0_q\,
	combout => \Div1|auto_generated|divider|divider|StageOut[81]~163_combout\);

-- Location: LCCOMB_X6_Y20_N4
\Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ = (((\Div1|auto_generated|divider|divider|StageOut[81]~166_combout\) # (\Div1|auto_generated|divider|divider|StageOut[81]~163_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[81]~166_combout\) # (\Div1|auto_generated|divider|divider|StageOut[81]~163_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[81]~166_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[81]~163_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\);

-- Location: LCCOMB_X6_Y20_N6
\Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ & (((\Div1|auto_generated|divider|divider|StageOut[82]~162_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[82]~211_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ & (!\Div1|auto_generated|divider|divider|StageOut[82]~162_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[82]~211_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[82]~162_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[82]~211_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[82]~162_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[82]~211_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\);

-- Location: LCCOMB_X6_Y20_N8
\Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[83]~195_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[83]~161_combout\))))) # (!\Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & ((\Div1|auto_generated|divider|divider|StageOut[83]~195_combout\) # 
-- ((\Div1|auto_generated|divider|divider|StageOut[83]~161_combout\) # (GND))))
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[83]~195_combout\) # ((\Div1|auto_generated|divider|divider|StageOut[83]~161_combout\) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[83]~195_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[83]~161_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\);

-- Location: LCCOMB_X6_Y20_N10
\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ = (\Div1|auto_generated|divider|divider|StageOut[84]~194_combout\ & (((!\Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)))) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[84]~194_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[84]~160_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[84]~160_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\) # (GND)))))
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ = CARRY(((!\Div1|auto_generated|divider|divider|StageOut[84]~194_combout\ & !\Div1|auto_generated|divider|divider|StageOut[84]~160_combout\)) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[84]~194_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[84]~160_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\);

-- Location: LCCOMB_X6_Y20_N12
\Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ = (\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & (((\Div1|auto_generated|divider|divider|StageOut[85]~193_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[85]~159_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & ((((\Div1|auto_generated|divider|divider|StageOut[85]~193_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[85]~159_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & ((\Div1|auto_generated|divider|divider|StageOut[85]~193_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[85]~159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[85]~193_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[85]~159_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\,
	combout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\);

-- Location: LCCOMB_X6_Y20_N14
\Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[86]~192_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[86]~158_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[86]~192_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[86]~158_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\,
	cout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\);

-- Location: LCCOMB_X6_Y20_N16
\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ = \Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\);

-- Location: LCCOMB_X6_Y20_N28
\Div1|auto_generated|divider|divider|StageOut[94]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[94]~196_combout\ = (\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[85]~193_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[85]~193_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[94]~196_combout\);

-- Location: LCCOMB_X7_Y20_N4
\Div1|auto_generated|divider|divider|StageOut[94]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[94]~167_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[94]~167_combout\);

-- Location: LCCOMB_X7_Y21_N30
\Div1|auto_generated|divider|divider|StageOut[93]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[93]~197_combout\ = (\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[84]~194_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[84]~194_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[93]~197_combout\);

-- Location: LCCOMB_X7_Y20_N2
\Div1|auto_generated|divider|divider|StageOut[93]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[93]~168_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[93]~168_combout\);

-- Location: LCCOMB_X7_Y20_N28
\Div1|auto_generated|divider|divider|StageOut[92]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[92]~169_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[92]~169_combout\);

-- Location: LCCOMB_X6_Y20_N30
\Div1|auto_generated|divider|divider|StageOut[92]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[92]~198_combout\ = (\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[83]~195_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[83]~195_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[92]~198_combout\);

-- Location: LCCOMB_X7_Y20_N30
\Div1|auto_generated|divider|divider|StageOut[91]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[91]~170_combout\ = (\Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ & !\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[91]~170_combout\);

-- Location: LCCOMB_X7_Y20_N8
\Div1|auto_generated|divider|divider|StageOut[91]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[91]~199_combout\ = (\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[82]~211_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[82]~211_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[91]~199_combout\);

-- Location: LCCOMB_X8_Y20_N4
\Div1|auto_generated|divider|divider|StageOut[90]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[90]~171_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[90]~171_combout\);

-- Location: LCCOMB_X7_Y20_N26
\Div1|auto_generated|divider|divider|StageOut[90]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[90]~212_combout\ = (\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & (\Q[4]~reg0_q\)) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datab => \Q[4]~reg0_q\,
	datac => \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[90]~212_combout\);

-- Location: LCCOMB_X8_Y19_N8
\Div1|auto_generated|divider|divider|StageOut[80]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[80]~174_combout\ = (\Q[3]~reg0_q\ & !\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Q[3]~reg0_q\,
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[80]~174_combout\);

-- Location: LCCOMB_X8_Y19_N10
\Div1|auto_generated|divider|divider|StageOut[80]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[80]~173_combout\ = (\Q[3]~reg0_q\ & \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Q[3]~reg0_q\,
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[80]~173_combout\);

-- Location: LCCOMB_X8_Y19_N12
\Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\ = (\Div1|auto_generated|divider|divider|StageOut[80]~174_combout\) # (\Div1|auto_generated|divider|divider|StageOut[80]~173_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|StageOut[80]~174_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[80]~173_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\);

-- Location: LCCOMB_X8_Y19_N14
\Div1|auto_generated|divider|divider|StageOut[89]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[89]~175_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[89]~175_combout\);

-- Location: LCCOMB_X8_Y19_N4
\Div1|auto_generated|divider|divider|StageOut[89]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[89]~172_combout\ = (\Q[3]~reg0_q\ & \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Q[3]~reg0_q\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[89]~172_combout\);

-- Location: LCCOMB_X7_Y20_N12
\Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ = (((\Div1|auto_generated|divider|divider|StageOut[89]~175_combout\) # (\Div1|auto_generated|divider|divider|StageOut[89]~172_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[89]~175_combout\) # (\Div1|auto_generated|divider|divider|StageOut[89]~172_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[89]~175_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[89]~172_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\);

-- Location: LCCOMB_X7_Y20_N14
\Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ & (((\Div1|auto_generated|divider|divider|StageOut[90]~171_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[90]~212_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ & (!\Div1|auto_generated|divider|divider|StageOut[90]~171_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[90]~212_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[90]~171_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[90]~212_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[90]~171_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[90]~212_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\);

-- Location: LCCOMB_X7_Y20_N16
\Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[91]~170_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[91]~199_combout\))))) # (!\Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & ((\Div1|auto_generated|divider|divider|StageOut[91]~170_combout\) # 
-- ((\Div1|auto_generated|divider|divider|StageOut[91]~199_combout\) # (GND))))
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[91]~170_combout\) # ((\Div1|auto_generated|divider|divider|StageOut[91]~199_combout\) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[91]~170_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[91]~199_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\);

-- Location: LCCOMB_X7_Y20_N18
\Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ = (\Div1|auto_generated|divider|divider|StageOut[92]~169_combout\ & (((!\Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\)))) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[92]~169_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[92]~198_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\)) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[92]~198_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\) # (GND)))))
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ = CARRY(((!\Div1|auto_generated|divider|divider|StageOut[92]~169_combout\ & !\Div1|auto_generated|divider|divider|StageOut[92]~198_combout\)) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[92]~169_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[92]~198_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\);

-- Location: LCCOMB_X7_Y20_N20
\Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ = (\Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & (((\Div1|auto_generated|divider|divider|StageOut[93]~197_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[93]~168_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & ((((\Div1|auto_generated|divider|divider|StageOut[93]~197_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[93]~168_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & ((\Div1|auto_generated|divider|divider|StageOut[93]~197_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[93]~168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[93]~197_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[93]~168_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\,
	combout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\);

-- Location: LCCOMB_X7_Y20_N22
\Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[94]~196_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[94]~167_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[94]~196_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[94]~167_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\,
	cout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\);

-- Location: LCCOMB_X7_Y20_N24
\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ = \Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\);

-- Location: LCCOMB_X8_Y20_N26
\Div1|auto_generated|divider|divider|StageOut[102]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[102]~176_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[102]~176_combout\);

-- Location: LCCOMB_X7_Y20_N6
\Div1|auto_generated|divider|divider|StageOut[102]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[102]~200_combout\ = (\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[93]~197_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ & !\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[93]~197_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[102]~200_combout\);

-- Location: LCCOMB_X7_Y20_N10
\Div1|auto_generated|divider|divider|StageOut[101]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[101]~201_combout\ = (\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[92]~198_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[92]~198_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[101]~201_combout\);

-- Location: LCCOMB_X8_Y20_N24
\Div1|auto_generated|divider|divider|StageOut[101]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[101]~177_combout\ = (\Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ & !\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[101]~177_combout\);

-- Location: LCCOMB_X8_Y20_N0
\Div1|auto_generated|divider|divider|StageOut[100]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[100]~202_combout\ = (\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[91]~199_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[91]~199_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[100]~202_combout\);

-- Location: LCCOMB_X8_Y20_N28
\Div1|auto_generated|divider|divider|StageOut[100]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[100]~178_combout\ = (\Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[100]~178_combout\);

-- Location: LCCOMB_X8_Y20_N22
\Div1|auto_generated|divider|divider|StageOut[99]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[99]~179_combout\ = (\Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ & !\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[99]~179_combout\);

-- Location: LCCOMB_X8_Y20_N2
\Div1|auto_generated|divider|divider|StageOut[99]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[99]~203_combout\ = (\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[90]~212_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[90]~212_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[99]~203_combout\);

-- Location: LCCOMB_X8_Y19_N0
\Div1|auto_generated|divider|divider|StageOut[98]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[98]~213_combout\ = (\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & (\Q[3]~reg0_q\)) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \Q[3]~reg0_q\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[98]~213_combout\);

-- Location: LCCOMB_X8_Y20_N20
\Div1|auto_generated|divider|divider|StageOut[98]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[98]~180_combout\ = (\Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ & !\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[98]~180_combout\);

-- Location: LCCOMB_X8_Y20_N30
\Div1|auto_generated|divider|divider|StageOut[97]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[97]~181_combout\ = (\Q[2]~reg0_q\ & \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Q[2]~reg0_q\,
	datad => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[97]~181_combout\);

-- Location: LCCOMB_X8_Y19_N22
\Div1|auto_generated|divider|divider|StageOut[88]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[88]~183_combout\ = (\Q[2]~reg0_q\ & !\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Q[2]~reg0_q\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[88]~183_combout\);

-- Location: LCCOMB_X8_Y19_N20
\Div1|auto_generated|divider|divider|StageOut[88]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[88]~182_combout\ = (\Q[2]~reg0_q\ & \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Q[2]~reg0_q\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[88]~182_combout\);

-- Location: LCCOMB_X8_Y19_N18
\Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\ = (\Div1|auto_generated|divider|divider|StageOut[88]~183_combout\) # (\Div1|auto_generated|divider|divider|StageOut[88]~182_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|StageOut[88]~183_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[88]~182_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\);

-- Location: LCCOMB_X8_Y19_N24
\Div1|auto_generated|divider|divider|StageOut[97]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[97]~184_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[97]~184_combout\);

-- Location: LCCOMB_X8_Y20_N6
\Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~1_cout\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[97]~181_combout\) # (\Div1|auto_generated|divider|divider|StageOut[97]~184_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[97]~181_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[97]~184_combout\,
	datad => VCC,
	cout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~1_cout\);

-- Location: LCCOMB_X8_Y20_N8
\Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~3_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[98]~213_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[98]~180_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[98]~213_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[98]~180_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~1_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~3_cout\);

-- Location: LCCOMB_X8_Y20_N10
\Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5_cout\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[99]~179_combout\) # ((\Div1|auto_generated|divider|divider|StageOut[99]~203_combout\) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[99]~179_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[99]~203_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~3_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5_cout\);

-- Location: LCCOMB_X8_Y20_N12
\Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~7_cout\ = CARRY(((!\Div1|auto_generated|divider|divider|StageOut[100]~202_combout\ & !\Div1|auto_generated|divider|divider|StageOut[100]~178_combout\)) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[100]~202_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[100]~178_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~7_cout\);

-- Location: LCCOMB_X8_Y20_N14
\Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~9_cout\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~7_cout\ & ((\Div1|auto_generated|divider|divider|StageOut[101]~201_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[101]~177_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[101]~201_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[101]~177_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~7_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~9_cout\);

-- Location: LCCOMB_X8_Y20_N16
\Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[102]~176_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[102]~200_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[102]~176_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[102]~200_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~9_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\);

-- Location: LCCOMB_X8_Y20_N18
\Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ = \Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\);

-- Location: LCCOMB_X10_Y23_N2
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ $ (GND)
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY(!\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X10_Y23_N4
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & VCC))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X10_Y23_N6
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & VCC)) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ $ (GND)))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X10_Y23_N8
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY(!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X10_Y23_N10
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ $ (GND)
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ = CARRY(!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\);

-- Location: LCCOMB_X10_Y23_N12
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ = CARRY(!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\);

-- Location: LCCOMB_X10_Y23_N14
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ = \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ $ (GND)
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ = CARRY(!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\);

-- Location: LCCOMB_X10_Y23_N16
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ = CARRY(!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\);

-- Location: LCCOMB_X10_Y23_N18
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ = \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ $ (GND)
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ = CARRY(!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\);

-- Location: LCCOMB_X10_Y23_N20
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\);

-- Location: LCCOMB_X9_Y23_N28
\Mod0|auto_generated|divider|divider|StageOut[133]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[133]~98_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[133]~98_combout\);

-- Location: LCCOMB_X10_Y21_N30
\Mod0|auto_generated|divider|divider|StageOut[132]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[132]~99_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[132]~99_combout\);

-- Location: LCCOMB_X10_Y21_N8
\Mod0|auto_generated|divider|divider|StageOut[131]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[131]~100_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[131]~100_combout\);

-- Location: LCCOMB_X10_Y21_N6
\Mod0|auto_generated|divider|divider|StageOut[130]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[130]~101_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[130]~101_combout\);

-- Location: LCCOMB_X9_Y23_N22
\Mod0|auto_generated|divider|divider|StageOut[129]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[129]~102_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[129]~102_combout\);

-- Location: LCCOMB_X9_Y23_N12
\Mod0|auto_generated|divider|divider|StageOut[129]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[129]~103_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[129]~103_combout\);

-- Location: LCCOMB_X9_Y23_N30
\Mod0|auto_generated|divider|divider|StageOut[128]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[128]~104_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[128]~104_combout\);

-- Location: LCCOMB_X9_Y23_N0
\Mod0|auto_generated|divider|divider|StageOut[128]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[128]~105_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[128]~105_combout\);

-- Location: LCCOMB_X10_Y23_N0
\Mod0|auto_generated|divider|divider|StageOut[127]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[127]~107_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[127]~107_combout\);

-- Location: LCCOMB_X9_Y21_N0
\Mod0|auto_generated|divider|divider|StageOut[127]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[127]~106_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[127]~106_combout\);

-- Location: LCCOMB_X10_Y21_N4
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ = !\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\);

-- Location: LCCOMB_X9_Y21_N6
\Mod0|auto_generated|divider|divider|StageOut[126]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[126]~109_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[126]~109_combout\);

-- Location: LCCOMB_X10_Y21_N28
\Mod0|auto_generated|divider|divider|StageOut[126]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[126]~108_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & !\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[126]~108_combout\);

-- Location: LCCOMB_X9_Y21_N10
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[126]~109_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[126]~108_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[126]~109_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[126]~108_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[126]~109_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[126]~108_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X9_Y21_N12
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[127]~107_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[127]~106_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[127]~107_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[127]~106_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[127]~107_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[127]~106_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[127]~107_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[127]~106_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X9_Y21_N14
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[128]~104_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[128]~105_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[128]~104_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[128]~105_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[128]~104_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[128]~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[128]~104_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[128]~105_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X9_Y21_N16
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[129]~102_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[129]~103_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[129]~102_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[129]~103_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[129]~102_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[129]~103_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[129]~102_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[129]~103_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X9_Y21_N18
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[130]~101_combout\ & ((GND) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\))) # 
-- (!\Mod0|auto_generated|divider|divider|StageOut[130]~101_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ $ (GND)))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[130]~101_combout\) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[130]~101_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\);

-- Location: LCCOMB_X9_Y21_N20
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[131]~100_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & VCC)) # 
-- (!\Mod0|auto_generated|divider|divider|StageOut[131]~100_combout\ & (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[131]~100_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|StageOut[131]~100_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\);

-- Location: LCCOMB_X9_Y21_N22
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[132]~99_combout\ & ((GND) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\))) # 
-- (!\Mod0|auto_generated|divider|divider|StageOut[132]~99_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ $ (GND)))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[132]~99_combout\) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[132]~99_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\);

-- Location: LCCOMB_X9_Y21_N24
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[133]~98_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & VCC)) # 
-- (!\Mod0|auto_generated|divider|divider|StageOut[133]~98_combout\ & (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[133]~98_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|StageOut[133]~98_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\);

-- Location: LCCOMB_X9_Y21_N26
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & (((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\)) # (GND)))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ = CARRY(((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\)) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010001001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\);

-- Location: LCCOMB_X9_Y21_N28
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (((!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\)))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & VCC)) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ & (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\))))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101100001011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\);

-- Location: LCCOMB_X9_Y21_N30
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ = \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\);

-- Location: LCCOMB_X10_Y23_N30
\Mod0|auto_generated|divider|divider|StageOut[150]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[150]~110_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[150]~110_combout\);

-- Location: LCCOMB_X11_Y21_N4
\Mod0|auto_generated|divider|divider|StageOut[150]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[150]~111_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[150]~111_combout\);

-- Location: LCCOMB_X9_Y21_N8
\Mod0|auto_generated|divider|divider|StageOut[149]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[149]~112_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[149]~112_combout\);

-- Location: LCCOMB_X9_Y21_N2
\Mod0|auto_generated|divider|divider|StageOut[149]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[149]~113_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[149]~113_combout\);

-- Location: LCCOMB_X11_Y21_N6
\Mod0|auto_generated|divider|divider|StageOut[148]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[148]~114_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[148]~114_combout\);

-- Location: LCCOMB_X10_Y23_N28
\Mod0|auto_generated|divider|divider|StageOut[148]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[148]~153_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[148]~153_combout\);

-- Location: LCCOMB_X10_Y22_N20
\Mod0|auto_generated|divider|divider|StageOut[147]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[147]~154_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[147]~154_combout\);

-- Location: LCCOMB_X9_Y21_N4
\Mod0|auto_generated|divider|divider|StageOut[147]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[147]~115_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[147]~115_combout\);

-- Location: LCCOMB_X10_Y22_N30
\Mod0|auto_generated|divider|divider|StageOut[146]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[146]~155_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[146]~155_combout\);

-- Location: LCCOMB_X10_Y22_N24
\Mod0|auto_generated|divider|divider|StageOut[146]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[146]~116_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[146]~116_combout\);

-- Location: LCCOMB_X10_Y21_N14
\Mod0|auto_generated|divider|divider|StageOut[145]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[145]~117_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[145]~117_combout\);

-- Location: LCCOMB_X10_Y21_N22
\Mod0|auto_generated|divider|divider|StageOut[145]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[145]~156_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[145]~156_combout\);

-- Location: LCCOMB_X10_Y23_N26
\Mod0|auto_generated|divider|divider|StageOut[144]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[144]~178_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[144]~178_combout\);

-- Location: LCCOMB_X10_Y22_N14
\Mod0|auto_generated|divider|divider|StageOut[144]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[144]~118_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[144]~118_combout\);

-- Location: LCCOMB_X10_Y23_N24
\Mod0|auto_generated|divider|divider|StageOut[143]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[143]~179_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[143]~179_combout\);

-- Location: LCCOMB_X11_Y21_N0
\Mod0|auto_generated|divider|divider|StageOut[143]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[143]~119_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[143]~119_combout\);

-- Location: LCCOMB_X10_Y23_N22
\Mod0|auto_generated|divider|divider|StageOut[142]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[142]~180_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- ((!\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[142]~180_combout\);

-- Location: LCCOMB_X10_Y22_N28
\Mod0|auto_generated|divider|divider|StageOut[142]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[142]~120_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[142]~120_combout\);

-- Location: LCCOMB_X10_Y21_N16
\Mod0|auto_generated|divider|divider|StageOut[141]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[141]~181_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[141]~181_combout\);

-- Location: LCCOMB_X10_Y21_N20
\Mod0|auto_generated|divider|divider|StageOut[141]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[141]~121_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[141]~121_combout\);

-- Location: LCCOMB_X12_Y21_N8
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ = !\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\);

-- Location: LCCOMB_X12_Y21_N4
\Mod0|auto_generated|divider|divider|StageOut[140]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[140]~123_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[140]~123_combout\);

-- Location: LCCOMB_X12_Y21_N18
\Mod0|auto_generated|divider|divider|StageOut[140]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[140]~122_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & !\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[140]~122_combout\);

-- Location: LCCOMB_X11_Y21_N8
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[140]~123_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[140]~122_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[140]~123_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[140]~122_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[140]~123_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[140]~122_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X11_Y21_N10
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[141]~181_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[141]~121_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[141]~181_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[141]~121_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[141]~181_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[141]~121_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[141]~181_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[141]~121_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X11_Y21_N12
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[142]~180_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[142]~120_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[142]~180_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[142]~120_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[142]~180_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[142]~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[142]~180_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[142]~120_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X11_Y21_N14
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[143]~179_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[143]~119_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[143]~179_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[143]~119_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[143]~179_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[143]~119_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[143]~179_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[143]~119_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\);

-- Location: LCCOMB_X11_Y21_N16
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[144]~178_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[144]~118_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[144]~178_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[144]~118_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[144]~178_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[144]~118_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[144]~178_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[144]~118_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\);

-- Location: LCCOMB_X11_Y21_N18
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (((\Mod0|auto_generated|divider|divider|StageOut[145]~117_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[145]~156_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (!\Mod0|auto_generated|divider|divider|StageOut[145]~117_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[145]~156_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[145]~117_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[145]~156_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[145]~117_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[145]~156_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\);

-- Location: LCCOMB_X11_Y21_N20
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((((\Mod0|auto_generated|divider|divider|StageOut[146]~155_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[146]~116_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((\Mod0|auto_generated|divider|divider|StageOut[146]~155_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[146]~116_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[146]~155_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[146]~116_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[146]~155_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[146]~116_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\);

-- Location: LCCOMB_X11_Y21_N22
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (((\Mod0|auto_generated|divider|divider|StageOut[147]~154_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[147]~115_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (!\Mod0|auto_generated|divider|divider|StageOut[147]~154_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[147]~115_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[147]~154_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[147]~115_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[147]~154_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[147]~115_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\);

-- Location: LCCOMB_X11_Y21_N24
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((((\Mod0|auto_generated|divider|divider|StageOut[148]~114_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[148]~153_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((\Mod0|auto_generated|divider|divider|StageOut[148]~114_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[148]~153_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[148]~114_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[148]~153_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[148]~114_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[148]~153_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\);

-- Location: LCCOMB_X11_Y21_N26
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (((\Mod0|auto_generated|divider|divider|StageOut[149]~112_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[149]~113_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (!\Mod0|auto_generated|divider|divider|StageOut[149]~112_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[149]~113_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[149]~112_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[149]~113_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[149]~112_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[149]~113_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\);

-- Location: LCCOMB_X11_Y21_N28
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((((\Mod0|auto_generated|divider|divider|StageOut[150]~110_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[150]~111_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((\Mod0|auto_generated|divider|divider|StageOut[150]~110_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[150]~111_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[150]~110_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[150]~111_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[150]~110_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[150]~111_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\);

-- Location: LCCOMB_X11_Y21_N30
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\);

-- Location: LCCOMB_X12_Y22_N20
\Mod0|auto_generated|divider|divider|StageOut[165]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[165]~124_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[165]~124_combout\);

-- Location: LCCOMB_X11_Y21_N2
\Mod0|auto_generated|divider|divider|StageOut[165]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[165]~157_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[150]~110_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[150]~110_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[165]~157_combout\);

-- Location: LCCOMB_X12_Y21_N6
\Mod0|auto_generated|divider|divider|StageOut[164]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[164]~158_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[149]~112_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[149]~112_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[164]~158_combout\);

-- Location: LCCOMB_X12_Y21_N26
\Mod0|auto_generated|divider|divider|StageOut[164]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[164]~125_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[164]~125_combout\);

-- Location: LCCOMB_X12_Y21_N16
\Mod0|auto_generated|divider|divider|StageOut[163]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[163]~126_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[163]~126_combout\);

-- Location: LCCOMB_X12_Y21_N0
\Mod0|auto_generated|divider|divider|StageOut[163]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[163]~159_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[148]~153_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[148]~153_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[163]~159_combout\);

-- Location: LCCOMB_X10_Y22_N8
\Mod0|auto_generated|divider|divider|StageOut[162]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[162]~160_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[147]~154_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[147]~154_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[162]~160_combout\);

-- Location: LCCOMB_X10_Y22_N6
\Mod0|auto_generated|divider|divider|StageOut[162]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[162]~127_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[162]~127_combout\);

-- Location: LCCOMB_X10_Y22_N26
\Mod0|auto_generated|divider|divider|StageOut[161]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[161]~161_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[146]~155_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[146]~155_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[161]~161_combout\);

-- Location: LCCOMB_X10_Y22_N4
\Mod0|auto_generated|divider|divider|StageOut[161]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[161]~128_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[161]~128_combout\);

-- Location: LCCOMB_X10_Y21_N26
\Mod0|auto_generated|divider|divider|StageOut[160]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[160]~129_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[160]~129_combout\);

-- Location: LCCOMB_X10_Y21_N24
\Mod0|auto_generated|divider|divider|StageOut[160]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[160]~162_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[145]~156_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[145]~156_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[160]~162_combout\);

-- Location: LCCOMB_X11_Y22_N30
\Mod0|auto_generated|divider|divider|StageOut[159]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[159]~130_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[159]~130_combout\);

-- Location: LCCOMB_X10_Y22_N0
\Mod0|auto_generated|divider|divider|StageOut[159]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[159]~163_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[144]~178_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[144]~178_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[159]~163_combout\);

-- Location: LCCOMB_X12_Y21_N22
\Mod0|auto_generated|divider|divider|StageOut[158]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[158]~131_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[158]~131_combout\);

-- Location: LCCOMB_X12_Y21_N2
\Mod0|auto_generated|divider|divider|StageOut[158]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[158]~164_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[143]~179_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[143]~179_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[158]~164_combout\);

-- Location: LCCOMB_X10_Y22_N2
\Mod0|auto_generated|divider|divider|StageOut[157]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[157]~165_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[142]~180_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[142]~180_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[157]~165_combout\);

-- Location: LCCOMB_X10_Y22_N18
\Mod0|auto_generated|divider|divider|StageOut[157]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[157]~132_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[157]~132_combout\);

-- Location: LCCOMB_X10_Y21_N2
\Mod0|auto_generated|divider|divider|StageOut[156]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[156]~166_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[141]~181_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[141]~181_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[156]~166_combout\);

-- Location: LCCOMB_X10_Y21_N12
\Mod0|auto_generated|divider|divider|StageOut[156]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[156]~133_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[156]~133_combout\);

-- Location: LCCOMB_X12_Y21_N20
\Mod0|auto_generated|divider|divider|StageOut[155]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[155]~134_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[155]~134_combout\);

-- Location: LCCOMB_X12_Y21_N30
\Mod0|auto_generated|divider|divider|StageOut[155]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[155]~182_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((!\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[155]~182_combout\);

-- Location: LCCOMB_X11_Y20_N0
\Mod0|auto_generated|divider|divider|StageOut[154]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[154]~135_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & !\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[154]~135_combout\);

-- Location: LCCOMB_X12_Y22_N0
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ = !\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\);

-- Location: LCCOMB_X11_Y22_N28
\Mod0|auto_generated|divider|divider|StageOut[154]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[154]~136_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[154]~136_combout\);

-- Location: LCCOMB_X11_Y22_N0
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[154]~135_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[154]~136_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[154]~135_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[154]~136_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[154]~135_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[154]~136_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X11_Y22_N2
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[155]~134_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[155]~182_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[155]~134_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[155]~182_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[155]~134_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[155]~182_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[155]~134_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[155]~182_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X11_Y22_N4
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[156]~166_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[156]~133_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[156]~166_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[156]~133_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[156]~166_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[156]~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[156]~166_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[156]~133_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X11_Y22_N6
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[157]~165_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[157]~132_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[157]~165_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[157]~132_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[157]~165_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[157]~132_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[157]~165_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[157]~132_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\);

-- Location: LCCOMB_X11_Y22_N8
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[158]~131_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[158]~164_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[158]~131_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[158]~164_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[158]~131_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[158]~164_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[158]~131_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[158]~164_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\);

-- Location: LCCOMB_X11_Y22_N10
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (((\Mod0|auto_generated|divider|divider|StageOut[159]~130_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[159]~163_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (!\Mod0|auto_generated|divider|divider|StageOut[159]~130_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[159]~163_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[159]~130_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[159]~163_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[159]~130_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[159]~163_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\);

-- Location: LCCOMB_X11_Y22_N12
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((((\Mod0|auto_generated|divider|divider|StageOut[160]~129_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[160]~162_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((\Mod0|auto_generated|divider|divider|StageOut[160]~129_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[160]~162_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[160]~129_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[160]~162_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[160]~129_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[160]~162_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\);

-- Location: LCCOMB_X11_Y22_N14
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (((\Mod0|auto_generated|divider|divider|StageOut[161]~161_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[161]~128_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (!\Mod0|auto_generated|divider|divider|StageOut[161]~161_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[161]~128_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[161]~161_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[161]~128_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[161]~161_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[161]~128_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\);

-- Location: LCCOMB_X11_Y22_N16
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((((\Mod0|auto_generated|divider|divider|StageOut[162]~160_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[162]~127_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((\Mod0|auto_generated|divider|divider|StageOut[162]~160_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[162]~127_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[162]~160_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[162]~127_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[162]~160_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[162]~127_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\);

-- Location: LCCOMB_X11_Y22_N18
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (((\Mod0|auto_generated|divider|divider|StageOut[163]~126_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[163]~159_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (!\Mod0|auto_generated|divider|divider|StageOut[163]~126_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[163]~159_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[163]~126_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[163]~159_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[163]~126_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[163]~159_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\);

-- Location: LCCOMB_X11_Y22_N20
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((((\Mod0|auto_generated|divider|divider|StageOut[164]~158_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[164]~125_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((\Mod0|auto_generated|divider|divider|StageOut[164]~158_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[164]~125_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[164]~158_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[164]~125_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[164]~158_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[164]~125_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\);

-- Location: LCCOMB_X11_Y22_N22
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (((\Mod0|auto_generated|divider|divider|StageOut[165]~124_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[165]~157_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (!\Mod0|auto_generated|divider|divider|StageOut[165]~124_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[165]~157_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[165]~124_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[165]~157_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[165]~124_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[165]~157_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\);

-- Location: LCCOMB_X11_Y22_N24
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ = \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\);

-- Location: LCCOMB_X11_Y22_N26
\Mod0|auto_generated|divider|divider|StageOut[180]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[180]~139_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[180]~139_combout\);

-- Location: LCCOMB_X12_Y22_N14
\Mod0|auto_generated|divider|divider|StageOut[180]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[180]~167_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[165]~157_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[165]~157_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[180]~167_combout\);

-- Location: LCCOMB_X12_Y21_N28
\Mod0|auto_generated|divider|divider|StageOut[179]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[179]~168_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[164]~158_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[164]~158_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[179]~168_combout\);

-- Location: LCCOMB_X12_Y22_N30
\Mod0|auto_generated|divider|divider|StageOut[179]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[179]~140_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[179]~140_combout\);

-- Location: LCCOMB_X12_Y21_N10
\Mod0|auto_generated|divider|divider|StageOut[178]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[178]~169_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[163]~159_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[163]~159_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[178]~169_combout\);

-- Location: LCCOMB_X12_Y22_N4
\Mod0|auto_generated|divider|divider|StageOut[178]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[178]~141_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[178]~141_combout\);

-- Location: LCCOMB_X10_Y22_N12
\Mod0|auto_generated|divider|divider|StageOut[177]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[177]~170_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[162]~160_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[162]~160_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[177]~170_combout\);

-- Location: LCCOMB_X12_Y22_N18
\Mod0|auto_generated|divider|divider|StageOut[177]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[177]~142_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[177]~142_combout\);

-- Location: LCCOMB_X10_Y22_N22
\Mod0|auto_generated|divider|divider|StageOut[176]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[176]~171_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[161]~161_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[161]~161_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[176]~171_combout\);

-- Location: LCCOMB_X12_Y22_N28
\Mod0|auto_generated|divider|divider|StageOut[176]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[176]~143_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[176]~143_combout\);

-- Location: LCCOMB_X12_Y21_N14
\Mod0|auto_generated|divider|divider|StageOut[175]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[175]~144_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[175]~144_combout\);

-- Location: LCCOMB_X10_Y21_N0
\Mod0|auto_generated|divider|divider|StageOut[175]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[175]~172_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[160]~162_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[160]~162_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[175]~172_combout\);

-- Location: LCCOMB_X12_Y22_N8
\Mod0|auto_generated|divider|divider|StageOut[174]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[174]~173_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[159]~163_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[159]~163_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[174]~173_combout\);

-- Location: LCCOMB_X13_Y22_N28
\Mod0|auto_generated|divider|divider|StageOut[174]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[174]~145_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[174]~145_combout\);

-- Location: LCCOMB_X12_Y22_N10
\Mod0|auto_generated|divider|divider|StageOut[173]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[173]~146_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[173]~146_combout\);

-- Location: LCCOMB_X12_Y21_N12
\Mod0|auto_generated|divider|divider|StageOut[173]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[173]~174_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[158]~164_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[158]~164_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[173]~174_combout\);

-- Location: LCCOMB_X10_Y22_N16
\Mod0|auto_generated|divider|divider|StageOut[172]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[172]~175_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[157]~165_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[157]~165_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[172]~175_combout\);

-- Location: LCCOMB_X12_Y22_N24
\Mod0|auto_generated|divider|divider|StageOut[172]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[172]~147_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[172]~147_combout\);

-- Location: LCCOMB_X10_Y21_N18
\Mod0|auto_generated|divider|divider|StageOut[171]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[171]~176_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[156]~166_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[156]~166_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[171]~176_combout\);

-- Location: LCCOMB_X12_Y22_N22
\Mod0|auto_generated|divider|divider|StageOut[171]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[171]~148_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[171]~148_combout\);

-- Location: LCCOMB_X10_Y20_N8
\Mod0|auto_generated|divider|divider|StageOut[170]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[170]~177_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[155]~182_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[155]~182_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[170]~177_combout\);

-- Location: LCCOMB_X11_Y20_N10
\Mod0|auto_generated|divider|divider|StageOut[170]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[170]~149_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[170]~149_combout\);

-- Location: LCCOMB_X12_Y22_N16
\Mod0|auto_generated|divider|divider|StageOut[169]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[169]~150_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[169]~150_combout\);

-- Location: LCCOMB_X12_Y22_N6
\Mod0|auto_generated|divider|divider|StageOut[169]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[169]~183_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- (!\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[169]~183_combout\);

-- Location: LCCOMB_X12_Y22_N26
\Mod0|auto_generated|divider|divider|StageOut[168]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[168]~137_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[168]~137_combout\);

-- Location: LCCOMB_X12_Y22_N2
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\ = !\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\);

-- Location: LCCOMB_X12_Y22_N12
\Mod0|auto_generated|divider|divider|StageOut[168]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[168]~138_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[168]~138_combout\);

-- Location: LCCOMB_X13_Y22_N0
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[168]~137_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[168]~138_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[168]~137_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[168]~138_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[168]~137_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[168]~138_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\);

-- Location: LCCOMB_X13_Y22_N2
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[169]~150_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[169]~183_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[169]~150_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[169]~183_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[169]~150_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[169]~183_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[169]~150_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[169]~183_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\);

-- Location: LCCOMB_X13_Y22_N4
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[170]~177_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[170]~149_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[170]~177_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[170]~149_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[170]~177_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[170]~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[170]~177_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[170]~149_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\);

-- Location: LCCOMB_X13_Y22_N6
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[171]~176_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[171]~148_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[171]~176_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[171]~148_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\);

-- Location: LCCOMB_X13_Y22_N8
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[172]~175_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[172]~147_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[172]~175_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[172]~147_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\);

-- Location: LCCOMB_X13_Y22_N10
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11_cout\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[173]~146_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[173]~174_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[173]~146_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[173]~174_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11_cout\);

-- Location: LCCOMB_X13_Y22_N12
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[174]~173_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[174]~145_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[174]~173_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[174]~145_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13_cout\);

-- Location: LCCOMB_X13_Y22_N14
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15_cout\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[175]~144_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[175]~172_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[175]~144_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[175]~172_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15_cout\);

-- Location: LCCOMB_X13_Y22_N16
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[176]~171_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[176]~143_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[176]~171_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[176]~143_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17_cout\);

-- Location: LCCOMB_X13_Y22_N18
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19_cout\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[177]~170_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[177]~142_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[177]~170_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[177]~142_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19_cout\);

-- Location: LCCOMB_X13_Y22_N20
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[178]~169_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[178]~141_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[178]~169_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[178]~141_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21_cout\);

-- Location: LCCOMB_X13_Y22_N22
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23_cout\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[179]~168_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[179]~140_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[179]~168_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[179]~140_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23_cout\);

-- Location: LCCOMB_X13_Y22_N24
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~25_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[180]~139_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[180]~167_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[180]~139_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[180]~167_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~25_cout\);

-- Location: LCCOMB_X13_Y22_N26
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~25_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~25_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\);

-- Location: LCCOMB_X9_Y20_N0
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\ = !\Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\);

-- Location: LCCOMB_X9_Y20_N30
\Mod0|auto_generated|divider|divider|StageOut[182]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[182]~152_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\)) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[182]~152_combout\);

-- Location: LCCOMB_X5_Y19_N12
\num[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \num[0]~6_combout\ = (\num[0]~5_combout\ & (((!\num[1]~1_combout\)) # (!\Q[0]~reg0_q\))) # (!\num[0]~5_combout\ & (((\num[1]~1_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[182]~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Q[0]~reg0_q\,
	datab => \num[0]~5_combout\,
	datac => \num[1]~1_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[182]~152_combout\,
	combout => \num[0]~6_combout\);

-- Location: LCCOMB_X16_Y17_N20
\Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal1~0_combout\ = (segcs_SIFNAL(3) & (!segcs_SIFNAL(2) & (segcs_SIFNAL(1) & segcs_SIFNAL(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => segcs_SIFNAL(3),
	datab => segcs_SIFNAL(2),
	datac => segcs_SIFNAL(1),
	datad => segcs_SIFNAL(0),
	combout => \Equal1~0_combout\);

-- Location: LCCOMB_X13_Y20_N4
\seg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seg~0_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[170]~149_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[170]~177_combout\)))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (((\Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[170]~149_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[170]~177_combout\,
	combout => \seg~0_combout\);

-- Location: LCCOMB_X16_Y17_N6
\seg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \seg~1_combout\ = (\num[2]~0_combout\ & ((\Equal1~0_combout\ & ((\seg~0_combout\))) # (!\Equal1~0_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \Equal1~0_combout\,
	datac => \seg~0_combout\,
	datad => \num[2]~0_combout\,
	combout => \seg~1_combout\);

-- Location: LCCOMB_X16_Y17_N24
\num[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \num[2]~4_combout\ = (segcs_SIFNAL(3) & (segcs_SIFNAL(2) & (!segcs_SIFNAL(1) & segcs_SIFNAL(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => segcs_SIFNAL(3),
	datab => segcs_SIFNAL(2),
	datac => segcs_SIFNAL(1),
	datad => segcs_SIFNAL(0),
	combout => \num[2]~4_combout\);

-- Location: LCCOMB_X19_Y17_N8
\seg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \seg~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (\num[2]~4_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[170]~297_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[170]~246_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \num[2]~4_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[170]~297_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[170]~246_combout\,
	combout => \seg~2_combout\);

-- Location: LCCOMB_X16_Y17_N30
\Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal3~0_combout\ = (segcs_SIFNAL(3) & (segcs_SIFNAL(2) & (segcs_SIFNAL(1) & !segcs_SIFNAL(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => segcs_SIFNAL(3),
	datab => segcs_SIFNAL(2),
	datac => segcs_SIFNAL(1),
	datad => segcs_SIFNAL(0),
	combout => \Equal3~0_combout\);

-- Location: LCCOMB_X22_Y19_N10
\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \Q[11]~reg0_q\ $ (VCC)
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\Q[11]~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Q[11]~reg0_q\,
	datad => VCC,
	combout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X22_Y19_N12
\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\Q[12]~reg0_q\ & (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\Q[12]~reg0_q\ & (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\Q[12]~reg0_q\ & !\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Q[12]~reg0_q\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X22_Y19_N14
\Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\Q[13]~reg0_q\ & (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\Q[13]~reg0_q\ & (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & 
-- VCC))
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\Q[13]~reg0_q\ & !\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Q[13]~reg0_q\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X22_Y19_N16
\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X22_Y19_N26
\Mod2|auto_generated|divider|divider|StageOut[45]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[45]~192_combout\ = (\Q[13]~reg0_q\ & \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Q[13]~reg0_q\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[45]~192_combout\);

-- Location: LCCOMB_X22_Y19_N24
\Mod2|auto_generated|divider|divider|StageOut[45]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[45]~193_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[45]~193_combout\);

-- Location: LCCOMB_X22_Y19_N30
\Mod2|auto_generated|divider|divider|StageOut[44]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[44]~194_combout\ = (\Q[12]~reg0_q\ & \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Q[12]~reg0_q\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[44]~194_combout\);

-- Location: LCCOMB_X22_Y19_N28
\Mod2|auto_generated|divider|divider|StageOut[44]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[44]~195_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[44]~195_combout\);

-- Location: LCCOMB_X22_Y19_N22
\Mod2|auto_generated|divider|divider|StageOut[43]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[43]~196_combout\ = (\Q[11]~reg0_q\ & \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Q[11]~reg0_q\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[43]~196_combout\);

-- Location: LCCOMB_X22_Y19_N20
\Mod2|auto_generated|divider|divider|StageOut[43]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[43]~197_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[43]~197_combout\);

-- Location: LCCOMB_X19_Y19_N8
\Mod2|auto_generated|divider|divider|StageOut[42]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[42]~198_combout\ = (\Q[10]~reg0_q\ & \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Q[10]~reg0_q\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[42]~198_combout\);

-- Location: LCCOMB_X19_Y19_N6
\Mod2|auto_generated|divider|divider|StageOut[42]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[42]~199_combout\ = (\Q[10]~reg0_q\ & !\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Q[10]~reg0_q\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[42]~199_combout\);

-- Location: LCCOMB_X22_Y19_N0
\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Mod2|auto_generated|divider|divider|StageOut[42]~198_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[42]~199_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[42]~198_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[42]~199_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[42]~198_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[42]~199_combout\,
	datad => VCC,
	combout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X22_Y19_N2
\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Mod2|auto_generated|divider|divider|StageOut[43]~196_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[43]~197_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Mod2|auto_generated|divider|divider|StageOut[43]~196_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[43]~197_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[43]~196_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[43]~197_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[43]~196_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[43]~197_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X22_Y19_N4
\Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Mod2|auto_generated|divider|divider|StageOut[44]~194_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[44]~195_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Mod2|auto_generated|divider|divider|StageOut[44]~194_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[44]~195_combout\)))))
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Mod2|auto_generated|divider|divider|StageOut[44]~194_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[44]~195_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[44]~194_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[44]~195_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X22_Y19_N6
\Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\Mod2|auto_generated|divider|divider|StageOut[45]~192_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[45]~193_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\Mod2|auto_generated|divider|divider|StageOut[45]~192_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[45]~193_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[45]~192_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[45]~193_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[45]~192_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[45]~193_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X22_Y19_N8
\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X21_Y19_N28
\Mod2|auto_generated|divider|divider|StageOut[60]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[60]~200_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[60]~200_combout\);

-- Location: LCCOMB_X22_Y19_N18
\Mod2|auto_generated|divider|divider|StageOut[60]~352\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[60]~352_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Q[13]~reg0_q\)) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Q[13]~reg0_q\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[60]~352_combout\);

-- Location: LCCOMB_X21_Y19_N26
\Mod2|auto_generated|divider|divider|StageOut[59]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[59]~201_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[59]~201_combout\);

-- Location: LCCOMB_X21_Y19_N0
\Mod2|auto_generated|divider|divider|StageOut[59]~353\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[59]~353_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Q[12]~reg0_q\)) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Q[12]~reg0_q\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[59]~353_combout\);

-- Location: LCCOMB_X21_Y19_N22
\Mod2|auto_generated|divider|divider|StageOut[58]~354\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[58]~354_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Q[11]~reg0_q\)) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Q[11]~reg0_q\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[58]~354_combout\);

-- Location: LCCOMB_X21_Y19_N20
\Mod2|auto_generated|divider|divider|StageOut[58]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[58]~202_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[58]~202_combout\);

-- Location: LCCOMB_X21_Y19_N30
\Mod2|auto_generated|divider|divider|StageOut[57]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[57]~204_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[57]~204_combout\);

-- Location: LCCOMB_X19_Y19_N4
\Mod2|auto_generated|divider|divider|StageOut[57]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[57]~203_combout\ = (\Q[10]~reg0_q\ & \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Q[10]~reg0_q\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[57]~203_combout\);

-- Location: LCCOMB_X21_Y19_N24
\Mod2|auto_generated|divider|divider|StageOut[56]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[56]~206_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Q[9]~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Q[9]~reg0_q\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[56]~206_combout\);

-- Location: LCCOMB_X21_Y21_N16
\Mod2|auto_generated|divider|divider|StageOut[56]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[56]~205_combout\ = (\Q[9]~reg0_q\ & \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Q[9]~reg0_q\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[56]~205_combout\);

-- Location: LCCOMB_X21_Y19_N8
\Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Mod2|auto_generated|divider|divider|StageOut[56]~206_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[56]~205_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[56]~206_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[56]~205_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[56]~206_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[56]~205_combout\,
	datad => VCC,
	combout => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X21_Y19_N10
\Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Mod2|auto_generated|divider|divider|StageOut[57]~204_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[57]~203_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Mod2|auto_generated|divider|divider|StageOut[57]~204_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[57]~203_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[57]~204_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[57]~203_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[57]~204_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[57]~203_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X21_Y19_N12
\Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Mod2|auto_generated|divider|divider|StageOut[58]~354_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[58]~202_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Mod2|auto_generated|divider|divider|StageOut[58]~354_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[58]~202_combout\)))))
-- \Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Mod2|auto_generated|divider|divider|StageOut[58]~354_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[58]~202_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[58]~354_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[58]~202_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X21_Y19_N14
\Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Mod2|auto_generated|divider|divider|StageOut[59]~201_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[59]~353_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Mod2|auto_generated|divider|divider|StageOut[59]~201_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[59]~353_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[59]~201_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[59]~353_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[59]~201_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[59]~353_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X21_Y19_N16
\Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((((\Mod2|auto_generated|divider|divider|StageOut[60]~200_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[60]~352_combout\))))) # (!\Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\Mod2|auto_generated|divider|divider|StageOut[60]~200_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[60]~352_combout\) # (GND))))
-- \Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[60]~200_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[60]~352_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[60]~200_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[60]~352_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X21_Y19_N18
\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X21_Y19_N6
\Mod2|auto_generated|divider|divider|StageOut[75]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[75]~300_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[60]~352_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[60]~352_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[75]~300_combout\);

-- Location: LCCOMB_X21_Y21_N10
\Mod2|auto_generated|divider|divider|StageOut[75]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[75]~207_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[75]~207_combout\);

-- Location: LCCOMB_X21_Y22_N8
\Mod2|auto_generated|divider|divider|StageOut[74]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[74]~208_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[74]~208_combout\);

-- Location: LCCOMB_X21_Y19_N4
\Mod2|auto_generated|divider|divider|StageOut[74]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[74]~301_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[59]~353_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[59]~353_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[74]~301_combout\);

-- Location: LCCOMB_X21_Y19_N2
\Mod2|auto_generated|divider|divider|StageOut[73]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[73]~302_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[58]~354_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[58]~354_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[73]~302_combout\);

-- Location: LCCOMB_X21_Y21_N4
\Mod2|auto_generated|divider|divider|StageOut[73]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[73]~209_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[73]~209_combout\);

-- Location: LCCOMB_X21_Y22_N28
\Mod2|auto_generated|divider|divider|StageOut[72]~355\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[72]~355_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Q[10]~reg0_q\)) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Q[10]~reg0_q\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[72]~355_combout\);

-- Location: LCCOMB_X21_Y21_N14
\Mod2|auto_generated|divider|divider|StageOut[72]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[72]~210_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[72]~210_combout\);

-- Location: LCCOMB_X21_Y21_N6
\Mod2|auto_generated|divider|divider|StageOut[71]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[71]~212_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[71]~212_combout\);

-- Location: LCCOMB_X21_Y21_N8
\Mod2|auto_generated|divider|divider|StageOut[71]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[71]~211_combout\ = (\Q[9]~reg0_q\ & \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Q[9]~reg0_q\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[71]~211_combout\);

-- Location: LCCOMB_X21_Y21_N12
\Mod2|auto_generated|divider|divider|StageOut[70]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[70]~213_combout\ = (\Q[8]~reg0_q\ & \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Q[8]~reg0_q\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[70]~213_combout\);

-- Location: LCCOMB_X21_Y21_N2
\Mod2|auto_generated|divider|divider|StageOut[70]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[70]~214_combout\ = (\Q[8]~reg0_q\ & !\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Q[8]~reg0_q\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[70]~214_combout\);

-- Location: LCCOMB_X21_Y21_N18
\Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Mod2|auto_generated|divider|divider|StageOut[70]~213_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[70]~214_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[70]~213_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[70]~214_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[70]~213_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[70]~214_combout\,
	datad => VCC,
	combout => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X21_Y21_N20
\Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Mod2|auto_generated|divider|divider|StageOut[71]~212_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[71]~211_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Mod2|auto_generated|divider|divider|StageOut[71]~212_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[71]~211_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[71]~212_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[71]~211_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[71]~212_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[71]~211_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X21_Y21_N22
\Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Mod2|auto_generated|divider|divider|StageOut[72]~355_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[72]~210_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Mod2|auto_generated|divider|divider|StageOut[72]~355_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[72]~210_combout\)))))
-- \Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Mod2|auto_generated|divider|divider|StageOut[72]~355_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[72]~210_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[72]~355_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[72]~210_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X21_Y21_N24
\Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\Mod2|auto_generated|divider|divider|StageOut[73]~302_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[73]~209_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\Mod2|auto_generated|divider|divider|StageOut[73]~302_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[73]~209_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[73]~302_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[73]~209_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[73]~302_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[73]~209_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X21_Y21_N26
\Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((((\Mod2|auto_generated|divider|divider|StageOut[74]~208_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[74]~301_combout\))))) # (!\Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\Mod2|auto_generated|divider|divider|StageOut[74]~208_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[74]~301_combout\) # (GND))))
-- \Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[74]~208_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[74]~301_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[74]~208_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[74]~301_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X21_Y21_N28
\Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (((\Mod2|auto_generated|divider|divider|StageOut[75]~207_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[75]~300_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (!\Mod2|auto_generated|divider|divider|StageOut[75]~207_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[75]~300_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[75]~207_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[75]~300_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[75]~207_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[75]~300_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X21_Y21_N30
\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X21_Y21_N0
\Mod2|auto_generated|divider|divider|StageOut[90]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[90]~303_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[75]~300_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[75]~300_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[90]~303_combout\);

-- Location: LCCOMB_X22_Y22_N4
\Mod2|auto_generated|divider|divider|StageOut[90]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[90]~215_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[90]~215_combout\);

-- Location: LCCOMB_X21_Y22_N10
\Mod2|auto_generated|divider|divider|StageOut[89]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[89]~216_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[89]~216_combout\);

-- Location: LCCOMB_X21_Y22_N22
\Mod2|auto_generated|divider|divider|StageOut[89]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[89]~304_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[74]~301_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[74]~301_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[89]~304_combout\);

-- Location: LCCOMB_X21_Y22_N16
\Mod2|auto_generated|divider|divider|StageOut[88]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[88]~305_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[73]~302_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[73]~302_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[88]~305_combout\);

-- Location: LCCOMB_X22_Y22_N2
\Mod2|auto_generated|divider|divider|StageOut[88]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[88]~217_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[88]~217_combout\);

-- Location: LCCOMB_X21_Y22_N14
\Mod2|auto_generated|divider|divider|StageOut[87]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[87]~306_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[72]~355_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[72]~355_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[87]~306_combout\);

-- Location: LCCOMB_X22_Y22_N0
\Mod2|auto_generated|divider|divider|StageOut[87]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[87]~218_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[87]~218_combout\);

-- Location: LCCOMB_X21_Y22_N26
\Mod2|auto_generated|divider|divider|StageOut[86]~356\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[86]~356_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\Q[9]~reg0_q\)) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Q[9]~reg0_q\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[86]~356_combout\);

-- Location: LCCOMB_X21_Y22_N20
\Mod2|auto_generated|divider|divider|StageOut[86]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[86]~219_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[86]~219_combout\);

-- Location: LCCOMB_X21_Y22_N0
\Mod2|auto_generated|divider|divider|StageOut[85]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[85]~221_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[85]~221_combout\);

-- Location: LCCOMB_X21_Y22_N6
\Mod2|auto_generated|divider|divider|StageOut[85]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[85]~220_combout\ = (\Q[8]~reg0_q\ & \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Q[8]~reg0_q\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[85]~220_combout\);

-- Location: LCCOMB_X22_Y22_N6
\Mod2|auto_generated|divider|divider|StageOut[84]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[84]~222_combout\ = (\Q[7]~reg0_q\ & \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Q[7]~reg0_q\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[84]~222_combout\);

-- Location: LCCOMB_X22_Y22_N8
\Mod2|auto_generated|divider|divider|StageOut[84]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[84]~223_combout\ = (\Q[7]~reg0_q\ & !\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Q[7]~reg0_q\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[84]~223_combout\);

-- Location: LCCOMB_X22_Y22_N16
\Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Mod2|auto_generated|divider|divider|StageOut[84]~222_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[84]~223_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[84]~222_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[84]~223_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[84]~222_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[84]~223_combout\,
	datad => VCC,
	combout => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X22_Y22_N18
\Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Mod2|auto_generated|divider|divider|StageOut[85]~221_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[85]~220_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Mod2|auto_generated|divider|divider|StageOut[85]~221_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[85]~220_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[85]~221_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[85]~220_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[85]~221_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[85]~220_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X22_Y22_N20
\Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Mod2|auto_generated|divider|divider|StageOut[86]~356_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[86]~219_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Mod2|auto_generated|divider|divider|StageOut[86]~356_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[86]~219_combout\)))))
-- \Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Mod2|auto_generated|divider|divider|StageOut[86]~356_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[86]~219_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[86]~356_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[86]~219_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X22_Y22_N22
\Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\Mod2|auto_generated|divider|divider|StageOut[87]~306_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[87]~218_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\Mod2|auto_generated|divider|divider|StageOut[87]~306_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[87]~218_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[87]~306_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[87]~218_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[87]~306_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[87]~218_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X22_Y22_N24
\Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((((\Mod2|auto_generated|divider|divider|StageOut[88]~305_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[88]~217_combout\))))) # (!\Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((\Mod2|auto_generated|divider|divider|StageOut[88]~305_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[88]~217_combout\) # (GND))))
-- \Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[88]~305_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[88]~217_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[88]~305_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[88]~217_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X22_Y22_N26
\Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (((\Mod2|auto_generated|divider|divider|StageOut[89]~216_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[89]~304_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (!\Mod2|auto_generated|divider|divider|StageOut[89]~216_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[89]~304_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[89]~216_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[89]~304_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[89]~216_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[89]~304_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X22_Y22_N28
\Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((((\Mod2|auto_generated|divider|divider|StageOut[90]~303_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[90]~215_combout\))))) # (!\Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((\Mod2|auto_generated|divider|divider|StageOut[90]~303_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[90]~215_combout\) # (GND))))
-- \Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[90]~303_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[90]~215_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[90]~303_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[90]~215_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X22_Y22_N30
\Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X22_Y22_N14
\Mod2|auto_generated|divider|divider|StageOut[105]~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[105]~307_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[90]~303_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[90]~303_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[105]~307_combout\);

-- Location: LCCOMB_X22_Y20_N12
\Mod2|auto_generated|divider|divider|StageOut[105]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[105]~224_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[105]~224_combout\);

-- Location: LCCOMB_X21_Y20_N4
\Mod2|auto_generated|divider|divider|StageOut[104]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[104]~225_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[104]~225_combout\);

-- Location: LCCOMB_X21_Y22_N4
\Mod2|auto_generated|divider|divider|StageOut[104]~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[104]~308_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[89]~304_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[89]~304_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[104]~308_combout\);

-- Location: LCCOMB_X22_Y22_N12
\Mod2|auto_generated|divider|divider|StageOut[103]~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[103]~309_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[88]~305_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[88]~305_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[103]~309_combout\);

-- Location: LCCOMB_X21_Y20_N2
\Mod2|auto_generated|divider|divider|StageOut[103]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[103]~226_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[103]~226_combout\);

-- Location: LCCOMB_X22_Y22_N10
\Mod2|auto_generated|divider|divider|StageOut[102]~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[102]~310_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[87]~306_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[87]~306_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[102]~310_combout\);

-- Location: LCCOMB_X22_Y20_N10
\Mod2|auto_generated|divider|divider|StageOut[102]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[102]~227_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[102]~227_combout\);

-- Location: LCCOMB_X21_Y22_N30
\Mod2|auto_generated|divider|divider|StageOut[101]~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[101]~311_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[86]~356_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[86]~356_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[101]~311_combout\);

-- Location: LCCOMB_X21_Y20_N0
\Mod2|auto_generated|divider|divider|StageOut[101]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[101]~228_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[101]~228_combout\);

-- Location: LCCOMB_X21_Y20_N6
\Mod2|auto_generated|divider|divider|StageOut[100]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[100]~229_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[100]~229_combout\);

-- Location: LCCOMB_X21_Y22_N24
\Mod2|auto_generated|divider|divider|StageOut[100]~357\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[100]~357_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Q[8]~reg0_q\))) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datac => \Q[8]~reg0_q\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[100]~357_combout\);

-- Location: LCCOMB_X13_Y21_N20
\Mod2|auto_generated|divider|divider|StageOut[99]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[99]~230_combout\ = (\Q[7]~reg0_q\ & \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Q[7]~reg0_q\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[99]~230_combout\);

-- Location: LCCOMB_X22_Y20_N8
\Mod2|auto_generated|divider|divider|StageOut[99]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[99]~231_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[99]~231_combout\);

-- Location: LCCOMB_X21_Y22_N2
\Mod2|auto_generated|divider|divider|StageOut[98]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[98]~232_combout\ = (\Q[6]~reg0_q\ & \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Q[6]~reg0_q\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[98]~232_combout\);

-- Location: LCCOMB_X21_Y22_N12
\Mod2|auto_generated|divider|divider|StageOut[98]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[98]~233_combout\ = (\Q[6]~reg0_q\ & !\Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Q[6]~reg0_q\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[98]~233_combout\);

-- Location: LCCOMB_X21_Y20_N14
\Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\Mod2|auto_generated|divider|divider|StageOut[98]~232_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[98]~233_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[98]~232_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[98]~233_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[98]~232_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[98]~233_combout\,
	datad => VCC,
	combout => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X21_Y20_N16
\Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\Mod2|auto_generated|divider|divider|StageOut[99]~230_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[99]~231_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\Mod2|auto_generated|divider|divider|StageOut[99]~230_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[99]~231_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[99]~230_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[99]~231_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[99]~230_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[99]~231_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X21_Y20_N18
\Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\Mod2|auto_generated|divider|divider|StageOut[100]~229_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[100]~357_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\Mod2|auto_generated|divider|divider|StageOut[100]~229_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[100]~357_combout\)))))
-- \Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\Mod2|auto_generated|divider|divider|StageOut[100]~229_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[100]~357_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[100]~229_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[100]~357_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X21_Y20_N20
\Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (((\Mod2|auto_generated|divider|divider|StageOut[101]~311_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[101]~228_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (!\Mod2|auto_generated|divider|divider|StageOut[101]~311_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[101]~228_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[101]~311_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[101]~228_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[101]~311_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[101]~228_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X21_Y20_N22
\Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((((\Mod2|auto_generated|divider|divider|StageOut[102]~310_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[102]~227_combout\))))) # (!\Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((\Mod2|auto_generated|divider|divider|StageOut[102]~310_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[102]~227_combout\) # (GND))))
-- \Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[102]~310_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[102]~227_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[102]~310_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[102]~227_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~9\);

-- Location: LCCOMB_X21_Y20_N24
\Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (((\Mod2|auto_generated|divider|divider|StageOut[103]~309_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[103]~226_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (!\Mod2|auto_generated|divider|divider|StageOut[103]~309_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[103]~226_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[103]~309_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[103]~226_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[103]~309_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[103]~226_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~9\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~11\);

-- Location: LCCOMB_X21_Y20_N26
\Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((((\Mod2|auto_generated|divider|divider|StageOut[104]~225_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[104]~308_combout\))))) # (!\Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((\Mod2|auto_generated|divider|divider|StageOut[104]~225_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[104]~308_combout\) # (GND))))
-- \Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[104]~225_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[104]~308_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[104]~225_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[104]~308_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~11\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~13\);

-- Location: LCCOMB_X21_Y20_N28
\Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (((\Mod2|auto_generated|divider|divider|StageOut[105]~307_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[105]~224_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (!\Mod2|auto_generated|divider|divider|StageOut[105]~307_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[105]~224_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[105]~307_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[105]~224_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[105]~307_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[105]~224_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~13\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~15\);

-- Location: LCCOMB_X21_Y20_N30
\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ = \Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~15\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\);

-- Location: LCCOMB_X22_Y20_N16
\Mod2|auto_generated|divider|divider|StageOut[120]~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[120]~312_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[105]~307_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[105]~307_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[120]~312_combout\);

-- Location: LCCOMB_X22_Y20_N14
\Mod2|auto_generated|divider|divider|StageOut[120]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[120]~234_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[120]~234_combout\);

-- Location: LCCOMB_X22_Y20_N24
\Mod2|auto_generated|divider|divider|StageOut[119]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[119]~235_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[119]~235_combout\);

-- Location: LCCOMB_X22_Y20_N30
\Mod2|auto_generated|divider|divider|StageOut[119]~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[119]~313_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[104]~308_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[104]~308_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[119]~313_combout\);

-- Location: LCCOMB_X21_Y20_N10
\Mod2|auto_generated|divider|divider|StageOut[118]~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[118]~314_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[103]~309_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[103]~309_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[118]~314_combout\);

-- Location: LCCOMB_X18_Y20_N24
\Mod2|auto_generated|divider|divider|StageOut[118]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[118]~236_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[118]~236_combout\);

-- Location: LCCOMB_X21_Y20_N8
\Mod2|auto_generated|divider|divider|StageOut[117]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[117]~237_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[117]~237_combout\);

-- Location: LCCOMB_X22_Y20_N28
\Mod2|auto_generated|divider|divider|StageOut[117]~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[117]~315_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[102]~310_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[102]~310_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[117]~315_combout\);

-- Location: LCCOMB_X18_Y20_N26
\Mod2|auto_generated|divider|divider|StageOut[116]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[116]~238_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[116]~238_combout\);

-- Location: LCCOMB_X21_Y20_N12
\Mod2|auto_generated|divider|divider|StageOut[116]~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[116]~316_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[101]~311_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[101]~311_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[116]~316_combout\);

-- Location: LCCOMB_X18_Y20_N28
\Mod2|auto_generated|divider|divider|StageOut[115]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[115]~239_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[115]~239_combout\);

-- Location: LCCOMB_X22_Y20_N18
\Mod2|auto_generated|divider|divider|StageOut[115]~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[115]~317_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[100]~357_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[100]~357_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[115]~317_combout\);

-- Location: LCCOMB_X22_Y20_N2
\Mod2|auto_generated|divider|divider|StageOut[114]~358\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[114]~358_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\Q[7]~reg0_q\)) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Q[7]~reg0_q\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[114]~358_combout\);

-- Location: LCCOMB_X22_Y20_N6
\Mod2|auto_generated|divider|divider|StageOut[114]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[114]~240_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[114]~240_combout\);

-- Location: LCCOMB_X18_Y20_N30
\Mod2|auto_generated|divider|divider|StageOut[113]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[113]~242_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[113]~242_combout\);

-- Location: LCCOMB_X17_Y20_N4
\Mod2|auto_generated|divider|divider|StageOut[113]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[113]~241_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Q[6]~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Q[6]~reg0_q\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[113]~241_combout\);

-- Location: LCCOMB_X17_Y19_N2
\Mod2|auto_generated|divider|divider|StageOut[112]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[112]~244_combout\ = (\Q[5]~reg0_q\ & !\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Q[5]~reg0_q\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[112]~244_combout\);

-- Location: LCCOMB_X17_Y19_N0
\Mod2|auto_generated|divider|divider|StageOut[112]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[112]~243_combout\ = (\Q[5]~reg0_q\ & \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Q[5]~reg0_q\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[112]~243_combout\);

-- Location: LCCOMB_X18_Y20_N4
\Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\Mod2|auto_generated|divider|divider|StageOut[112]~244_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[112]~243_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[112]~244_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[112]~243_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[112]~244_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[112]~243_combout\,
	datad => VCC,
	combout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X18_Y20_N6
\Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\Mod2|auto_generated|divider|divider|StageOut[113]~242_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[113]~241_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\Mod2|auto_generated|divider|divider|StageOut[113]~242_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[113]~241_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[113]~242_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[113]~241_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[113]~242_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[113]~241_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X18_Y20_N8
\Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\Mod2|auto_generated|divider|divider|StageOut[114]~358_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[114]~240_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\Mod2|auto_generated|divider|divider|StageOut[114]~358_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[114]~240_combout\)))))
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\Mod2|auto_generated|divider|divider|StageOut[114]~358_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[114]~240_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[114]~358_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[114]~240_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X18_Y20_N10
\Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (((\Mod2|auto_generated|divider|divider|StageOut[115]~239_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[115]~317_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (!\Mod2|auto_generated|divider|divider|StageOut[115]~239_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[115]~317_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[115]~239_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[115]~317_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[115]~239_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[115]~317_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X18_Y20_N12
\Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((((\Mod2|auto_generated|divider|divider|StageOut[116]~238_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[116]~316_combout\))))) # (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((\Mod2|auto_generated|divider|divider|StageOut[116]~238_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[116]~316_combout\) # (GND))))
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[116]~238_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[116]~316_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[116]~238_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[116]~316_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\);

-- Location: LCCOMB_X18_Y20_N14
\Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (((\Mod2|auto_generated|divider|divider|StageOut[117]~237_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[117]~315_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (!\Mod2|auto_generated|divider|divider|StageOut[117]~237_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[117]~315_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[117]~237_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[117]~315_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[117]~237_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[117]~315_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\);

-- Location: LCCOMB_X18_Y20_N16
\Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((((\Mod2|auto_generated|divider|divider|StageOut[118]~314_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[118]~236_combout\))))) # (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((\Mod2|auto_generated|divider|divider|StageOut[118]~314_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[118]~236_combout\) # (GND))))
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[118]~314_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[118]~236_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[118]~314_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[118]~236_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\);

-- Location: LCCOMB_X18_Y20_N18
\Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (((\Mod2|auto_generated|divider|divider|StageOut[119]~235_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[119]~313_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (!\Mod2|auto_generated|divider|divider|StageOut[119]~235_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[119]~313_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[119]~235_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[119]~313_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[119]~235_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[119]~313_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\);

-- Location: LCCOMB_X18_Y20_N20
\Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((((\Mod2|auto_generated|divider|divider|StageOut[120]~312_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[120]~234_combout\))))) # (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((\Mod2|auto_generated|divider|divider|StageOut[120]~312_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[120]~234_combout\) # (GND))))
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[120]~312_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[120]~234_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[120]~312_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[120]~234_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~17\);

-- Location: LCCOMB_X18_Y20_N22
\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~17\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\);

-- Location: LCCOMB_X18_Y21_N4
\Mod2|auto_generated|divider|divider|StageOut[135]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[135]~245_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[135]~245_combout\);

-- Location: LCCOMB_X22_Y20_N20
\Mod2|auto_generated|divider|divider|StageOut[135]~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[135]~318_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[120]~312_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[120]~312_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[135]~318_combout\);

-- Location: LCCOMB_X22_Y20_N22
\Mod2|auto_generated|divider|divider|StageOut[134]~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[134]~319_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[119]~313_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[119]~313_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[134]~319_combout\);

-- Location: LCCOMB_X18_Y21_N26
\Mod2|auto_generated|divider|divider|StageOut[134]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[134]~246_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[134]~246_combout\);

-- Location: LCCOMB_X18_Y22_N12
\Mod2|auto_generated|divider|divider|StageOut[133]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[133]~247_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[133]~247_combout\);

-- Location: LCCOMB_X18_Y20_N0
\Mod2|auto_generated|divider|divider|StageOut[133]~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[133]~320_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[118]~314_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[118]~314_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[133]~320_combout\);

-- Location: LCCOMB_X22_Y20_N0
\Mod2|auto_generated|divider|divider|StageOut[132]~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[132]~321_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[117]~315_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[117]~315_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[132]~321_combout\);

-- Location: LCCOMB_X14_Y20_N28
\Mod2|auto_generated|divider|divider|StageOut[132]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[132]~248_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[132]~248_combout\);

-- Location: LCCOMB_X18_Y20_N2
\Mod2|auto_generated|divider|divider|StageOut[131]~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[131]~322_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[116]~316_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[116]~316_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[131]~322_combout\);

-- Location: LCCOMB_X18_Y22_N2
\Mod2|auto_generated|divider|divider|StageOut[131]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[131]~249_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[131]~249_combout\);

-- Location: LCCOMB_X22_Y20_N26
\Mod2|auto_generated|divider|divider|StageOut[130]~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[130]~323_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[115]~317_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[115]~317_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[130]~323_combout\);

-- Location: LCCOMB_X18_Y22_N8
\Mod2|auto_generated|divider|divider|StageOut[130]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[130]~250_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[130]~250_combout\);

-- Location: LCCOMB_X17_Y20_N6
\Mod2|auto_generated|divider|divider|StageOut[129]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[129]~251_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[129]~251_combout\);

-- Location: LCCOMB_X22_Y20_N4
\Mod2|auto_generated|divider|divider|StageOut[129]~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[129]~324_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[114]~358_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[114]~358_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[129]~324_combout\);

-- Location: LCCOMB_X16_Y20_N8
\Mod2|auto_generated|divider|divider|StageOut[128]~359\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[128]~359_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (\Q[6]~reg0_q\)) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Q[6]~reg0_q\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[128]~359_combout\);

-- Location: LCCOMB_X17_Y20_N0
\Mod2|auto_generated|divider|divider|StageOut[128]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[128]~252_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[128]~252_combout\);

-- Location: LCCOMB_X17_Y20_N30
\Mod2|auto_generated|divider|divider|StageOut[127]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[127]~254_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[127]~254_combout\);

-- Location: LCCOMB_X16_Y20_N28
\Mod2|auto_generated|divider|divider|StageOut[127]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[127]~253_combout\ = (\Q[5]~reg0_q\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Q[5]~reg0_q\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[127]~253_combout\);

-- Location: LCCOMB_X16_Y20_N26
\Mod2|auto_generated|divider|divider|StageOut[126]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[126]~255_combout\ = (\Q[4]~reg0_q\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Q[4]~reg0_q\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[126]~255_combout\);

-- Location: LCCOMB_X14_Y20_N14
\Mod2|auto_generated|divider|divider|StageOut[126]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[126]~256_combout\ = (\Q[4]~reg0_q\ & !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Q[4]~reg0_q\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[126]~256_combout\);

-- Location: LCCOMB_X17_Y20_N8
\Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\Mod2|auto_generated|divider|divider|StageOut[126]~255_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[126]~256_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[126]~255_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[126]~256_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[126]~255_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[126]~256_combout\,
	datad => VCC,
	combout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X17_Y20_N10
\Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\Mod2|auto_generated|divider|divider|StageOut[127]~254_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[127]~253_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\Mod2|auto_generated|divider|divider|StageOut[127]~254_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[127]~253_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[127]~254_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[127]~253_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[127]~254_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[127]~253_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X17_Y20_N12
\Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\Mod2|auto_generated|divider|divider|StageOut[128]~359_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[128]~252_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\Mod2|auto_generated|divider|divider|StageOut[128]~359_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[128]~252_combout\)))))
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\Mod2|auto_generated|divider|divider|StageOut[128]~359_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[128]~252_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[128]~359_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[128]~252_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X17_Y20_N14
\Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (((\Mod2|auto_generated|divider|divider|StageOut[129]~251_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[129]~324_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (!\Mod2|auto_generated|divider|divider|StageOut[129]~251_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[129]~324_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[129]~251_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[129]~324_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[129]~251_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[129]~324_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X17_Y20_N16
\Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((((\Mod2|auto_generated|divider|divider|StageOut[130]~323_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[130]~250_combout\))))) # (!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((\Mod2|auto_generated|divider|divider|StageOut[130]~323_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[130]~250_combout\) # (GND))))
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[130]~323_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[130]~250_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[130]~323_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[130]~250_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\);

-- Location: LCCOMB_X17_Y20_N18
\Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (((\Mod2|auto_generated|divider|divider|StageOut[131]~322_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[131]~249_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (!\Mod2|auto_generated|divider|divider|StageOut[131]~322_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[131]~249_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[131]~322_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[131]~249_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[131]~322_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[131]~249_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\);

-- Location: LCCOMB_X17_Y20_N20
\Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((((\Mod2|auto_generated|divider|divider|StageOut[132]~321_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[132]~248_combout\))))) # (!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((\Mod2|auto_generated|divider|divider|StageOut[132]~321_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[132]~248_combout\) # (GND))))
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[132]~321_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[132]~248_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[132]~321_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[132]~248_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\);

-- Location: LCCOMB_X17_Y20_N22
\Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (((\Mod2|auto_generated|divider|divider|StageOut[133]~247_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[133]~320_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (!\Mod2|auto_generated|divider|divider|StageOut[133]~247_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[133]~320_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[133]~247_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[133]~320_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[133]~247_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[133]~320_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\);

-- Location: LCCOMB_X17_Y20_N24
\Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((((\Mod2|auto_generated|divider|divider|StageOut[134]~319_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[134]~246_combout\))))) # (!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((\Mod2|auto_generated|divider|divider|StageOut[134]~319_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[134]~246_combout\) # (GND))))
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[134]~319_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[134]~246_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[134]~319_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[134]~246_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\);

-- Location: LCCOMB_X17_Y20_N26
\Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (((\Mod2|auto_generated|divider|divider|StageOut[135]~245_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[135]~318_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (!\Mod2|auto_generated|divider|divider|StageOut[135]~245_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[135]~318_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[135]~245_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[135]~318_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[135]~245_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[135]~318_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~19\);

-- Location: LCCOMB_X17_Y20_N28
\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ = \Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~19\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\);

-- Location: LCCOMB_X19_Y22_N4
\Mod2|auto_generated|divider|divider|StageOut[150]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[150]~257_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[150]~257_combout\);

-- Location: LCCOMB_X18_Y21_N28
\Mod2|auto_generated|divider|divider|StageOut[150]~325\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[150]~325_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[135]~318_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[135]~318_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[150]~325_combout\);

-- Location: LCCOMB_X18_Y21_N14
\Mod2|auto_generated|divider|divider|StageOut[149]~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[149]~326_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[134]~319_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[134]~319_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[149]~326_combout\);

-- Location: LCCOMB_X19_Y21_N28
\Mod2|auto_generated|divider|divider|StageOut[149]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[149]~258_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[149]~258_combout\);

-- Location: LCCOMB_X18_Y22_N10
\Mod2|auto_generated|divider|divider|StageOut[148]~327\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[148]~327_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[133]~320_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[133]~320_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[148]~327_combout\);

-- Location: LCCOMB_X18_Y21_N24
\Mod2|auto_generated|divider|divider|StageOut[148]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[148]~259_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[148]~259_combout\);

-- Location: LCCOMB_X18_Y22_N14
\Mod2|auto_generated|divider|divider|StageOut[147]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[147]~260_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[147]~260_combout\);

-- Location: LCCOMB_X16_Y20_N22
\Mod2|auto_generated|divider|divider|StageOut[147]~328\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[147]~328_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[132]~321_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[132]~321_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[147]~328_combout\);

-- Location: LCCOMB_X19_Y22_N18
\Mod2|auto_generated|divider|divider|StageOut[146]~329\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[146]~329_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[131]~322_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[131]~322_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[146]~329_combout\);

-- Location: LCCOMB_X19_Y22_N10
\Mod2|auto_generated|divider|divider|StageOut[146]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[146]~261_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[146]~261_combout\);

-- Location: LCCOMB_X18_Y22_N28
\Mod2|auto_generated|divider|divider|StageOut[145]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[145]~262_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[145]~262_combout\);

-- Location: LCCOMB_X18_Y22_N20
\Mod2|auto_generated|divider|divider|StageOut[145]~330\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[145]~330_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[130]~323_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[130]~323_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[145]~330_combout\);

-- Location: LCCOMB_X16_Y20_N0
\Mod2|auto_generated|divider|divider|StageOut[144]~331\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[144]~331_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[129]~324_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[129]~324_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[144]~331_combout\);

-- Location: LCCOMB_X17_Y20_N2
\Mod2|auto_generated|divider|divider|StageOut[144]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[144]~263_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[144]~263_combout\);

-- Location: LCCOMB_X16_Y20_N4
\Mod2|auto_generated|divider|divider|StageOut[143]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[143]~264_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[143]~264_combout\);

-- Location: LCCOMB_X16_Y20_N18
\Mod2|auto_generated|divider|divider|StageOut[143]~332\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[143]~332_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[128]~359_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[128]~359_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[143]~332_combout\);

-- Location: LCCOMB_X16_Y20_N30
\Mod2|auto_generated|divider|divider|StageOut[142]~360\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[142]~360_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\Q[5]~reg0_q\)) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Q[5]~reg0_q\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[142]~360_combout\);

-- Location: LCCOMB_X16_Y20_N6
\Mod2|auto_generated|divider|divider|StageOut[142]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[142]~265_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[142]~265_combout\);

-- Location: LCCOMB_X19_Y21_N30
\Mod2|auto_generated|divider|divider|StageOut[141]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[141]~266_combout\ = (\Q[4]~reg0_q\ & \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Q[4]~reg0_q\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[141]~266_combout\);

-- Location: LCCOMB_X19_Y21_N0
\Mod2|auto_generated|divider|divider|StageOut[141]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[141]~267_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[141]~267_combout\);

-- Location: LCCOMB_X19_Y22_N30
\Mod2|auto_generated|divider|divider|StageOut[140]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[140]~269_combout\ = (\Q[3]~reg0_q\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Q[3]~reg0_q\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[140]~269_combout\);

-- Location: LCCOMB_X19_Y22_N28
\Mod2|auto_generated|divider|divider|StageOut[140]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[140]~268_combout\ = (\Q[3]~reg0_q\ & \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Q[3]~reg0_q\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[140]~268_combout\);

-- Location: LCCOMB_X19_Y21_N4
\Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\Mod2|auto_generated|divider|divider|StageOut[140]~269_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[140]~268_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[140]~269_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[140]~268_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[140]~269_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[140]~268_combout\,
	datad => VCC,
	combout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X19_Y21_N6
\Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\Mod2|auto_generated|divider|divider|StageOut[141]~266_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[141]~267_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\Mod2|auto_generated|divider|divider|StageOut[141]~266_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[141]~267_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[141]~266_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[141]~267_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[141]~266_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[141]~267_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X19_Y21_N8
\Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\Mod2|auto_generated|divider|divider|StageOut[142]~360_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[142]~265_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\Mod2|auto_generated|divider|divider|StageOut[142]~360_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[142]~265_combout\)))))
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\Mod2|auto_generated|divider|divider|StageOut[142]~360_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[142]~265_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[142]~360_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[142]~265_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X19_Y21_N10
\Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (((\Mod2|auto_generated|divider|divider|StageOut[143]~264_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[143]~332_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (!\Mod2|auto_generated|divider|divider|StageOut[143]~264_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[143]~332_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[143]~264_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[143]~332_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[143]~264_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[143]~332_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\);

-- Location: LCCOMB_X19_Y21_N12
\Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((((\Mod2|auto_generated|divider|divider|StageOut[144]~331_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[144]~263_combout\))))) # (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((\Mod2|auto_generated|divider|divider|StageOut[144]~331_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[144]~263_combout\) # (GND))))
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[144]~331_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[144]~263_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[144]~331_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[144]~263_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\);

-- Location: LCCOMB_X19_Y21_N14
\Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (((\Mod2|auto_generated|divider|divider|StageOut[145]~262_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[145]~330_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (!\Mod2|auto_generated|divider|divider|StageOut[145]~262_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[145]~330_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[145]~262_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[145]~330_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[145]~262_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[145]~330_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\);

-- Location: LCCOMB_X19_Y21_N16
\Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((((\Mod2|auto_generated|divider|divider|StageOut[146]~329_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[146]~261_combout\))))) # (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((\Mod2|auto_generated|divider|divider|StageOut[146]~329_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[146]~261_combout\) # (GND))))
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[146]~329_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[146]~261_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[146]~329_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[146]~261_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\);

-- Location: LCCOMB_X19_Y21_N18
\Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (((\Mod2|auto_generated|divider|divider|StageOut[147]~260_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[147]~328_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (!\Mod2|auto_generated|divider|divider|StageOut[147]~260_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[147]~328_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[147]~260_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[147]~328_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[147]~260_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[147]~328_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\);

-- Location: LCCOMB_X19_Y21_N20
\Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((((\Mod2|auto_generated|divider|divider|StageOut[148]~327_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[148]~259_combout\))))) # (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((\Mod2|auto_generated|divider|divider|StageOut[148]~327_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[148]~259_combout\) # (GND))))
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[148]~327_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[148]~259_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[148]~327_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[148]~259_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\);

-- Location: LCCOMB_X19_Y21_N22
\Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (((\Mod2|auto_generated|divider|divider|StageOut[149]~326_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[149]~258_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (!\Mod2|auto_generated|divider|divider|StageOut[149]~326_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[149]~258_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[149]~326_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[149]~258_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[149]~326_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[149]~258_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\);

-- Location: LCCOMB_X19_Y21_N24
\Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((((\Mod2|auto_generated|divider|divider|StageOut[150]~257_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[150]~325_combout\))))) # (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((\Mod2|auto_generated|divider|divider|StageOut[150]~257_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[150]~325_combout\) # (GND))))
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[150]~257_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[150]~325_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[150]~257_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[150]~325_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~21\);

-- Location: LCCOMB_X19_Y21_N26
\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~21\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\);

-- Location: LCCOMB_X18_Y21_N6
\Mod2|auto_generated|divider|divider|StageOut[165]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[165]~270_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[165]~270_combout\);

-- Location: LCCOMB_X18_Y21_N12
\Mod2|auto_generated|divider|divider|StageOut[165]~333\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[165]~333_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[150]~325_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[150]~325_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[165]~333_combout\);

-- Location: LCCOMB_X18_Y21_N2
\Mod2|auto_generated|divider|divider|StageOut[164]~334\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[164]~334_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[149]~326_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[149]~326_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[164]~334_combout\);

-- Location: LCCOMB_X18_Y21_N16
\Mod2|auto_generated|divider|divider|StageOut[164]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[164]~271_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[164]~271_combout\);

-- Location: LCCOMB_X16_Y21_N0
\Mod2|auto_generated|divider|divider|StageOut[163]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[163]~272_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[163]~272_combout\);

-- Location: LCCOMB_X18_Y22_N6
\Mod2|auto_generated|divider|divider|StageOut[163]~335\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[163]~335_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[148]~327_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[148]~327_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[163]~335_combout\);

-- Location: LCCOMB_X18_Y22_N26
\Mod2|auto_generated|divider|divider|StageOut[162]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[162]~273_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[162]~273_combout\);

-- Location: LCCOMB_X18_Y22_N16
\Mod2|auto_generated|divider|divider|StageOut[162]~336\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[162]~336_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[147]~328_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[147]~328_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[162]~336_combout\);

-- Location: LCCOMB_X16_Y21_N26
\Mod2|auto_generated|divider|divider|StageOut[161]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[161]~274_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[161]~274_combout\);

-- Location: LCCOMB_X19_Y22_N20
\Mod2|auto_generated|divider|divider|StageOut[161]~337\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[161]~337_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[146]~329_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[146]~329_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[161]~337_combout\);

-- Location: LCCOMB_X18_Y22_N24
\Mod2|auto_generated|divider|divider|StageOut[160]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[160]~275_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[160]~275_combout\);

-- Location: LCCOMB_X18_Y22_N30
\Mod2|auto_generated|divider|divider|StageOut[160]~338\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[160]~338_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[145]~330_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[145]~330_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[160]~338_combout\);

-- Location: LCCOMB_X16_Y20_N16
\Mod2|auto_generated|divider|divider|StageOut[159]~339\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[159]~339_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[144]~331_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[144]~331_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[159]~339_combout\);

-- Location: LCCOMB_X16_Y20_N24
\Mod2|auto_generated|divider|divider|StageOut[159]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[159]~276_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[159]~276_combout\);

-- Location: LCCOMB_X16_Y21_N8
\Mod2|auto_generated|divider|divider|StageOut[158]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[158]~277_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[158]~277_combout\);

-- Location: LCCOMB_X16_Y20_N2
\Mod2|auto_generated|divider|divider|StageOut[158]~340\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[158]~340_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[143]~332_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[143]~332_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[158]~340_combout\);

-- Location: LCCOMB_X16_Y20_N12
\Mod2|auto_generated|divider|divider|StageOut[157]~341\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[157]~341_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[142]~360_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[142]~360_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[157]~341_combout\);

-- Location: LCCOMB_X16_Y21_N30
\Mod2|auto_generated|divider|divider|StageOut[157]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[157]~278_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[157]~278_combout\);

-- Location: LCCOMB_X18_Y21_N30
\Mod2|auto_generated|divider|divider|StageOut[156]~361\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[156]~361_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (\Q[4]~reg0_q\)) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Q[4]~reg0_q\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[156]~361_combout\);

-- Location: LCCOMB_X18_Y21_N18
\Mod2|auto_generated|divider|divider|StageOut[156]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[156]~279_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[156]~279_combout\);

-- Location: LCCOMB_X18_Y21_N20
\Mod2|auto_generated|divider|divider|StageOut[155]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[155]~280_combout\ = (\Q[3]~reg0_q\ & \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Q[3]~reg0_q\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[155]~280_combout\);

-- Location: LCCOMB_X18_Y21_N10
\Mod2|auto_generated|divider|divider|StageOut[155]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[155]~281_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[155]~281_combout\);

-- Location: LCCOMB_X16_Y21_N16
\Mod2|auto_generated|divider|divider|StageOut[154]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[154]~282_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Q[2]~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Q[2]~reg0_q\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[154]~282_combout\);

-- Location: LCCOMB_X16_Y21_N6
\Mod2|auto_generated|divider|divider|StageOut[154]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[154]~283_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Q[2]~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Q[2]~reg0_q\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[154]~283_combout\);

-- Location: LCCOMB_X17_Y21_N0
\Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\Mod2|auto_generated|divider|divider|StageOut[154]~282_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[154]~283_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[154]~282_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[154]~283_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[154]~282_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[154]~283_combout\,
	datad => VCC,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X17_Y21_N2
\Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\Mod2|auto_generated|divider|divider|StageOut[155]~280_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[155]~281_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\Mod2|auto_generated|divider|divider|StageOut[155]~280_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[155]~281_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[155]~280_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[155]~281_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[155]~280_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[155]~281_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X17_Y21_N4
\Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\Mod2|auto_generated|divider|divider|StageOut[156]~361_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[156]~279_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\Mod2|auto_generated|divider|divider|StageOut[156]~361_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[156]~279_combout\)))))
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\Mod2|auto_generated|divider|divider|StageOut[156]~361_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[156]~279_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[156]~361_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[156]~279_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X17_Y21_N6
\Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (((\Mod2|auto_generated|divider|divider|StageOut[157]~341_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[157]~278_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (!\Mod2|auto_generated|divider|divider|StageOut[157]~341_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[157]~278_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[157]~341_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[157]~278_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[157]~341_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[157]~278_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\);

-- Location: LCCOMB_X17_Y21_N8
\Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((((\Mod2|auto_generated|divider|divider|StageOut[158]~277_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[158]~340_combout\))))) # (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((\Mod2|auto_generated|divider|divider|StageOut[158]~277_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[158]~340_combout\) # (GND))))
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[158]~277_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[158]~340_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[158]~277_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[158]~340_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\);

-- Location: LCCOMB_X17_Y21_N10
\Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (((\Mod2|auto_generated|divider|divider|StageOut[159]~339_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[159]~276_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (!\Mod2|auto_generated|divider|divider|StageOut[159]~339_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[159]~276_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[159]~339_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[159]~276_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[159]~339_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[159]~276_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\);

-- Location: LCCOMB_X17_Y21_N12
\Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((((\Mod2|auto_generated|divider|divider|StageOut[160]~275_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[160]~338_combout\))))) # (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((\Mod2|auto_generated|divider|divider|StageOut[160]~275_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[160]~338_combout\) # (GND))))
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[160]~275_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[160]~338_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[160]~275_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[160]~338_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\);

-- Location: LCCOMB_X17_Y21_N14
\Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (((\Mod2|auto_generated|divider|divider|StageOut[161]~274_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[161]~337_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (!\Mod2|auto_generated|divider|divider|StageOut[161]~274_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[161]~337_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[161]~274_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[161]~337_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[161]~274_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[161]~337_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\);

-- Location: LCCOMB_X17_Y21_N16
\Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((((\Mod2|auto_generated|divider|divider|StageOut[162]~273_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[162]~336_combout\))))) # (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((\Mod2|auto_generated|divider|divider|StageOut[162]~273_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[162]~336_combout\) # (GND))))
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[162]~273_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[162]~336_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[162]~273_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[162]~336_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\);

-- Location: LCCOMB_X17_Y21_N18
\Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (((\Mod2|auto_generated|divider|divider|StageOut[163]~272_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[163]~335_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (!\Mod2|auto_generated|divider|divider|StageOut[163]~272_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[163]~335_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[163]~272_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[163]~335_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[163]~272_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[163]~335_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\);

-- Location: LCCOMB_X17_Y21_N20
\Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((((\Mod2|auto_generated|divider|divider|StageOut[164]~334_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[164]~271_combout\))))) # (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((\Mod2|auto_generated|divider|divider|StageOut[164]~334_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[164]~271_combout\) # (GND))))
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[164]~334_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[164]~271_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[164]~334_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[164]~271_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\);

-- Location: LCCOMB_X17_Y21_N22
\Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (((\Mod2|auto_generated|divider|divider|StageOut[165]~270_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[165]~333_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (!\Mod2|auto_generated|divider|divider|StageOut[165]~270_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[165]~333_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[165]~270_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[165]~333_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[165]~270_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[165]~333_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~23\);

-- Location: LCCOMB_X17_Y21_N24
\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ = \Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~23\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\);

-- Location: LCCOMB_X16_Y21_N4
\Mod2|auto_generated|divider|divider|StageOut[180]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[180]~286_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[180]~286_combout\);

-- Location: LCCOMB_X18_Y21_N0
\Mod2|auto_generated|divider|divider|StageOut[180]~342\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[180]~342_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[165]~333_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[165]~333_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[180]~342_combout\);

-- Location: LCCOMB_X18_Y21_N22
\Mod2|auto_generated|divider|divider|StageOut[179]~343\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[179]~343_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[164]~334_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[164]~334_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[179]~343_combout\);

-- Location: LCCOMB_X16_Y20_N14
\Mod2|auto_generated|divider|divider|StageOut[179]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[179]~287_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[179]~287_combout\);

-- Location: LCCOMB_X16_Y21_N10
\Mod2|auto_generated|divider|divider|StageOut[178]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[178]~288_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[178]~288_combout\);

-- Location: LCCOMB_X17_Y21_N30
\Mod2|auto_generated|divider|divider|StageOut[178]~344\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[178]~344_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[163]~335_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[163]~335_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[178]~344_combout\);

-- Location: LCCOMB_X18_Y22_N4
\Mod2|auto_generated|divider|divider|StageOut[177]~345\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[177]~345_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[162]~336_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[162]~336_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[177]~345_combout\);

-- Location: LCCOMB_X14_Y21_N0
\Mod2|auto_generated|divider|divider|StageOut[177]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[177]~289_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[177]~289_combout\);

-- Location: LCCOMB_X17_Y21_N28
\Mod2|auto_generated|divider|divider|StageOut[176]~346\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[176]~346_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[161]~337_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[161]~337_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[176]~346_combout\);

-- Location: LCCOMB_X16_Y21_N12
\Mod2|auto_generated|divider|divider|StageOut[176]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[176]~290_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[176]~290_combout\);

-- Location: LCCOMB_X18_Y22_N22
\Mod2|auto_generated|divider|divider|StageOut[175]~347\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[175]~347_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[160]~338_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[160]~338_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[175]~347_combout\);

-- Location: LCCOMB_X19_Y22_N24
\Mod2|auto_generated|divider|divider|StageOut[175]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[175]~291_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[175]~291_combout\);

-- Location: LCCOMB_X16_Y20_N10
\Mod2|auto_generated|divider|divider|StageOut[174]~348\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[174]~348_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[159]~339_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[159]~339_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[174]~348_combout\);

-- Location: LCCOMB_X14_Y22_N12
\Mod2|auto_generated|divider|divider|StageOut[174]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[174]~292_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[174]~292_combout\);

-- Location: LCCOMB_X14_Y22_N30
\Mod2|auto_generated|divider|divider|StageOut[173]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[173]~293_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[173]~293_combout\);

-- Location: LCCOMB_X17_Y21_N26
\Mod2|auto_generated|divider|divider|StageOut[173]~349\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[173]~349_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[158]~340_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[158]~340_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[173]~349_combout\);

-- Location: LCCOMB_X16_Y21_N14
\Mod2|auto_generated|divider|divider|StageOut[172]~350\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[172]~350_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[157]~341_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[157]~341_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[172]~350_combout\);

-- Location: LCCOMB_X16_Y21_N22
\Mod2|auto_generated|divider|divider|StageOut[172]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[172]~294_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[172]~294_combout\);

-- Location: LCCOMB_X18_Y21_N8
\Mod2|auto_generated|divider|divider|StageOut[171]~351\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[171]~351_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[156]~361_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[156]~361_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[171]~351_combout\);

-- Location: LCCOMB_X16_Y21_N20
\Mod2|auto_generated|divider|divider|StageOut[171]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[171]~295_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[171]~295_combout\);

-- Location: LCCOMB_X19_Y21_N2
\Mod2|auto_generated|divider|divider|StageOut[170]~362\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[170]~362_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & (\Q[3]~reg0_q\)) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Q[3]~reg0_q\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[170]~362_combout\);

-- Location: LCCOMB_X16_Y21_N2
\Mod2|auto_generated|divider|divider|StageOut[170]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[170]~296_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[170]~296_combout\);

-- Location: LCCOMB_X16_Y20_N20
\Mod2|auto_generated|divider|divider|StageOut[169]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[169]~298_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[169]~298_combout\);

-- Location: LCCOMB_X16_Y21_N28
\Mod2|auto_generated|divider|divider|StageOut[169]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[169]~297_combout\ = (\Q[2]~reg0_q\ & \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Q[2]~reg0_q\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[169]~297_combout\);

-- Location: LCCOMB_X16_Y21_N18
\Mod2|auto_generated|divider|divider|StageOut[168]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[168]~285_combout\ = (\Q[1]~reg0_q\ & !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Q[1]~reg0_q\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[168]~285_combout\);

-- Location: LCCOMB_X16_Y21_N24
\Mod2|auto_generated|divider|divider|StageOut[168]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[168]~284_combout\ = (\Q[1]~reg0_q\ & \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Q[1]~reg0_q\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[168]~284_combout\);

-- Location: LCCOMB_X14_Y21_N4
\Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ = (((\Mod2|auto_generated|divider|divider|StageOut[168]~285_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[168]~284_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[168]~285_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[168]~284_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[168]~285_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[168]~284_combout\,
	datad => VCC,
	combout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~1\);

-- Location: LCCOMB_X14_Y21_N6
\Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (((\Mod2|auto_generated|divider|divider|StageOut[169]~298_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[169]~297_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (!\Mod2|auto_generated|divider|divider|StageOut[169]~298_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[169]~297_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[169]~298_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[169]~297_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[169]~298_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[169]~297_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~1\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~3\);

-- Location: LCCOMB_X14_Y21_N8
\Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & (((\Mod2|auto_generated|divider|divider|StageOut[170]~362_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[170]~296_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((((\Mod2|auto_generated|divider|divider|StageOut[170]~362_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[170]~296_combout\)))))
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ = CARRY((!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((\Mod2|auto_generated|divider|divider|StageOut[170]~362_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[170]~296_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[170]~362_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[170]~296_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~3\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~5\);

-- Location: LCCOMB_X14_Y21_N10
\Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[171]~351_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[171]~295_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[171]~351_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[171]~295_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~5\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\);

-- Location: LCCOMB_X14_Y21_N12
\Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[172]~350_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[172]~294_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[172]~350_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[172]~294_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\);

-- Location: LCCOMB_X14_Y21_N14
\Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~11_cout\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[173]~293_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[173]~349_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[173]~293_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[173]~349_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~11_cout\);

-- Location: LCCOMB_X14_Y21_N16
\Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~13_cout\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[174]~348_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[174]~292_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[174]~348_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[174]~292_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~11_cout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~13_cout\);

-- Location: LCCOMB_X14_Y21_N18
\Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~15_cout\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[175]~347_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[175]~291_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[175]~347_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[175]~291_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~13_cout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~15_cout\);

-- Location: LCCOMB_X14_Y21_N20
\Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~17_cout\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[176]~346_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[176]~290_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[176]~346_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[176]~290_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~15_cout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~17_cout\);

-- Location: LCCOMB_X14_Y21_N22
\Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~19_cout\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[177]~345_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[177]~289_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[177]~345_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[177]~289_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~17_cout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~19_cout\);

-- Location: LCCOMB_X14_Y21_N24
\Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~21_cout\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[178]~288_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[178]~344_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[178]~288_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[178]~344_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~19_cout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~21_cout\);

-- Location: LCCOMB_X14_Y21_N26
\Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~23_cout\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[179]~343_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[179]~287_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[179]~343_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[179]~287_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~21_cout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~23_cout\);

-- Location: LCCOMB_X14_Y21_N28
\Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~25_cout\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[180]~286_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[180]~342_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[180]~286_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[180]~342_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~23_cout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~25_cout\);

-- Location: LCCOMB_X14_Y21_N30
\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~25_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~25_cout\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\);

-- Location: LCCOMB_X14_Y21_N2
\seg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \seg~3_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[170]~296_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[170]~362_combout\)))) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (((\Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[170]~296_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[170]~362_combout\,
	combout => \seg~3_combout\);

-- Location: LCCOMB_X16_Y17_N0
\seg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \seg~4_combout\ = (\seg~1_combout\) # ((\seg~2_combout\) # ((\Equal3~0_combout\ & \seg~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \seg~1_combout\,
	datab => \seg~2_combout\,
	datac => \Equal3~0_combout\,
	datad => \seg~3_combout\,
	combout => \seg~4_combout\);

-- Location: LCCOMB_X16_Y17_N26
\seg~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \seg~5_combout\ = (\seg~4_combout\) # ((!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ & \num[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \seg~4_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	datad => \num[2]~4_combout\,
	combout => \seg~5_combout\);

-- Location: LCCOMB_X16_Y17_N8
\num[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \num[2]~7_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[169]~298_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[169]~297_combout\)))) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (((\Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[169]~298_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[169]~297_combout\,
	combout => \num[2]~7_combout\);

-- Location: LCCOMB_X12_Y21_N24
\num[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \num[2]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[169]~150_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[169]~183_combout\)))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (((\Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[169]~150_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[169]~183_combout\,
	combout => \num[2]~8_combout\);

-- Location: LCCOMB_X16_Y17_N2
\num[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \num[2]~9_combout\ = (\num[2]~0_combout\ & ((\Equal1~0_combout\ & (\num[2]~8_combout\)) # (!\Equal1~0_combout\ & ((!\Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \num[2]~8_combout\,
	datab => \Equal1~0_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \num[2]~0_combout\,
	combout => \num[2]~9_combout\);

-- Location: LCCOMB_X16_Y17_N4
\num[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \num[2]~10_combout\ = (\num[2]~9_combout\) # ((\Equal3~0_combout\ & \num[2]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~0_combout\,
	datac => \num[2]~7_combout\,
	datad => \num[2]~9_combout\,
	combout => \num[2]~10_combout\);

-- Location: LCCOMB_X22_Y17_N2
\num[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \num[2]~11_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (((\Mod1|auto_generated|divider|divider|StageOut[169]~247_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[169]~306_combout\)))) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[169]~247_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[169]~306_combout\,
	combout => \num[2]~11_combout\);

-- Location: LCCOMB_X16_Y17_N22
\num[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \num[2]~12_combout\ = (\num[2]~10_combout\) # ((\num[2]~4_combout\ & \num[2]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \num[2]~4_combout\,
	datac => \num[2]~10_combout\,
	datad => \num[2]~11_combout\,
	combout => \num[2]~12_combout\);

-- Location: LCCOMB_X21_Y17_N30
\Mod1|auto_generated|divider|divider|StageOut[183]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[183]~248_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (((\Mod1|auto_generated|divider|divider|StageOut[168]~235_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[168]~234_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[168]~235_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[168]~234_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[183]~248_combout\);

-- Location: LCCOMB_X16_Y16_N24
\Mod2|auto_generated|divider|divider|StageOut[183]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[183]~299_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (\Q[1]~reg0_q\)) # (!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & 
-- ((\Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Q[1]~reg0_q\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[183]~299_combout\);

-- Location: LCCOMB_X12_Y20_N24
\Mod0|auto_generated|divider|divider|StageOut[183]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[183]~151_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[168]~137_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[168]~138_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (((\Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[168]~137_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[168]~138_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[183]~151_combout\);

-- Location: LCCOMB_X12_Y20_N2
\num[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \num[1]~2_combout\ = (\num[2]~0_combout\ & ((\num[1]~1_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[183]~151_combout\))) # (!\num[1]~1_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\)))) # 
-- (!\num[2]~0_combout\ & (((\num[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \num[2]~0_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datac => \num[1]~1_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[183]~151_combout\,
	combout => \num[1]~2_combout\);

-- Location: LCCOMB_X12_Y20_N0
\num[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \num[1]~3_combout\ = (\num[2]~0_combout\ & (((\num[1]~2_combout\)))) # (!\num[2]~0_combout\ & ((\num[1]~2_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[183]~299_combout\))) # (!\num[1]~2_combout\ & 
-- (\Mod1|auto_generated|divider|divider|StageOut[183]~248_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \num[2]~0_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[183]~248_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[183]~299_combout\,
	datad => \num[1]~2_combout\,
	combout => \num[1]~3_combout\);

-- Location: LCCOMB_X5_Y19_N2
\seg~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \seg~6_combout\ = (\seg~5_combout\) # ((\num[1]~3_combout\) # (\num[0]~6_combout\ $ (\num[2]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \num[0]~6_combout\,
	datab => \seg~5_combout\,
	datac => \num[2]~12_combout\,
	datad => \num[1]~3_combout\,
	combout => \seg~6_combout\);

-- Location: LCCOMB_X5_Y19_N4
\seg~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \seg~7_combout\ = (!\seg~5_combout\ & (\num[2]~12_combout\ & (\num[0]~6_combout\ $ (!\num[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \num[0]~6_combout\,
	datab => \seg~5_combout\,
	datac => \num[2]~12_combout\,
	datad => \num[1]~3_combout\,
	combout => \seg~7_combout\);

-- Location: LCCOMB_X5_Y19_N22
\seg~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \seg~8_combout\ = ((\seg~5_combout\) # ((\num[2]~12_combout\) # (!\num[1]~3_combout\))) # (!\num[0]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \num[0]~6_combout\,
	datab => \seg~5_combout\,
	datac => \num[2]~12_combout\,
	datad => \num[1]~3_combout\,
	combout => \seg~8_combout\);

-- Location: LCCOMB_X5_Y19_N28
\seg~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \seg~9_combout\ = (\seg~5_combout\) # ((\num[0]~6_combout\ & ((\num[1]~3_combout\) # (!\num[2]~12_combout\))) # (!\num[0]~6_combout\ & (\num[2]~12_combout\ $ (\num[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \num[0]~6_combout\,
	datab => \seg~5_combout\,
	datac => \num[2]~12_combout\,
	datad => \num[1]~3_combout\,
	combout => \seg~9_combout\);

-- Location: LCCOMB_X5_Y19_N30
\seg~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \seg~10_combout\ = (\num[0]~6_combout\ & ((\num[1]~3_combout\ & (!\seg~5_combout\)) # (!\num[1]~3_combout\ & ((!\num[2]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \num[0]~6_combout\,
	datab => \seg~5_combout\,
	datac => \num[2]~12_combout\,
	datad => \num[1]~3_combout\,
	combout => \seg~10_combout\);

-- Location: LCCOMB_X5_Y19_N0
\seg~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \seg~11_combout\ = (\seg~5_combout\) # ((\num[0]~6_combout\ & ((\num[2]~12_combout\) # (!\num[1]~3_combout\))) # (!\num[0]~6_combout\ & (\num[2]~12_combout\ & !\num[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \num[0]~6_combout\,
	datab => \seg~5_combout\,
	datac => \num[2]~12_combout\,
	datad => \num[1]~3_combout\,
	combout => \seg~11_combout\);

-- Location: LCCOMB_X5_Y19_N10
\seg~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \seg~12_combout\ = (\seg~5_combout\) # ((\num[2]~12_combout\ & ((\num[0]~6_combout\) # (!\num[1]~3_combout\))) # (!\num[2]~12_combout\ & ((\num[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \num[0]~6_combout\,
	datab => \seg~5_combout\,
	datac => \num[2]~12_combout\,
	datad => \num[1]~3_combout\,
	combout => \seg~12_combout\);

-- Location: IOIBUF_X34_Y12_N1
\key~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_key,
	o => \key~input_o\);

ww_segcs(0) <= \segcs[0]~output_o\;

ww_segcs(1) <= \segcs[1]~output_o\;

ww_segcs(2) <= \segcs[2]~output_o\;

ww_segcs(3) <= \segcs[3]~output_o\;

ww_Q(0) <= \Q[0]~output_o\;

ww_Q(1) <= \Q[1]~output_o\;

ww_Q(2) <= \Q[2]~output_o\;

ww_Q(3) <= \Q[3]~output_o\;

ww_Q(4) <= \Q[4]~output_o\;

ww_Q(5) <= \Q[5]~output_o\;

ww_Q(6) <= \Q[6]~output_o\;

ww_Q(7) <= \Q[7]~output_o\;

ww_Q(8) <= \Q[8]~output_o\;

ww_Q(9) <= \Q[9]~output_o\;

ww_Q(10) <= \Q[10]~output_o\;

ww_Q(11) <= \Q[11]~output_o\;

ww_Q(12) <= \Q[12]~output_o\;

ww_Q(13) <= \Q[13]~output_o\;

ww_seg(0) <= \seg[0]~output_o\;

ww_seg(1) <= \seg[1]~output_o\;

ww_seg(2) <= \seg[2]~output_o\;

ww_seg(3) <= \seg[3]~output_o\;

ww_seg(4) <= \seg[4]~output_o\;

ww_seg(5) <= \seg[5]~output_o\;

ww_seg(6) <= \seg[6]~output_o\;

ww_seg(7) <= \seg[7]~output_o\;
END structure;


