{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1703237879038 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1703237879038 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 22 17:37:58 2023 " "Processing started: Fri Dec 22 17:37:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1703237879038 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1703237879038 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_ON_DE0 -c CPU_ON_DE0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_ON_DE0 -c CPU_ON_DE0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1703237879038 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1703237879178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg_decoder-seg_decoder " "Found design unit 1: seg_decoder-seg_decoder" {  } { { "seg_decoder.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/seg_decoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703237879388 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg_decoder " "Found entity 1: seg_decoder" {  } { { "seg_decoder.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/seg_decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703237879388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703237879388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-display " "Found design unit 1: display-display" {  } { { "display.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/display.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703237879388 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/display.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703237879388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703237879388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram1-ram1Arch " "Found design unit 1: ram1-ram1Arch" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703237879388 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram1 " "Found entity 1: ram1" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703237879388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703237879388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_on_de0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_on_de0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_ON_DE0-CPU_ON_DE0 " "Found design unit 1: CPU_ON_DE0-CPU_ON_DE0" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703237879388 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_ON_DE0 " "Found entity 1: CPU_ON_DE0" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703237879388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703237879388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-cpuArch " "Found design unit 1: cpu-cpuArch" {  } { { "cpu.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/cpu.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703237879398 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/cpu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703237879398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703237879398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "commonconstant.vhd 1 0 " "Found 1 design units, including 0 entities, in source file commonconstant.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 commonConstants " "Found design unit 1: commonConstants" {  } { { "commonConstant.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/commonConstant.vhd" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703237879398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703237879398 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_ON_DE0 " "Elaborating entity \"CPU_ON_DE0\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1703237879408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram1 ram1:ramC " "Elaborating entity \"ram1\" for hierarchy \"ram1:ramC\"" {  } { { "CPU_ON_DE0.vhd" "ramC" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703237879419 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dBus ram1.vhd(65) " "VHDL Process Statement warning at ram1.vhd(65): signal \"dBus\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1703237879419 "|CPU_ON_DE0|ram1:ramC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aBus ram1.vhd(65) " "VHDL Process Statement warning at ram1.vhd(65): signal \"aBus\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1703237879419 "|CPU_ON_DE0|ram1:ramC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ram ram1.vhd(20) " "VHDL Process Statement warning at ram1.vhd(20): inferring latch(es) for signal or variable \"ram\", which holds its previous value in one or more paths through the process" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1703237879419 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[63\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[63\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879428 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[63\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[63\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879428 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[63\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[63\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879428 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[63\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[63\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879428 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[63\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[63\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879428 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[63\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[63\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879428 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[63\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[63\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879428 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[63\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[63\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879428 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[63\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[63\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879428 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[63\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[63\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879428 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[63\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[63\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879428 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[63\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[63\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879428 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[63\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[63\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879428 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[63\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[63\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879428 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[63\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[63\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879428 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[63\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[63\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879428 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[62\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[62\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879428 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[62\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[62\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879428 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[62\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[62\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[62\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[62\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[62\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[62\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[62\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[62\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[62\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[62\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[62\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[62\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[62\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[62\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[62\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[62\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[62\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[62\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[62\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[62\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[62\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[62\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[62\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[62\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[62\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[62\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[62\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[62\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[61\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[61\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[61\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[61\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[61\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[61\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[61\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[61\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[61\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[61\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[61\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[61\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[61\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[61\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[61\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[61\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[61\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[61\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[61\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[61\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[61\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[61\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[61\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[61\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[61\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[61\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[61\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[61\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[61\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[61\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[61\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[61\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[60\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[60\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[60\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[60\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[60\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[60\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[60\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[60\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[60\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[60\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[60\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[60\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[60\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[60\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[60\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[60\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[60\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[60\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[60\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[60\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[60\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[60\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[60\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[60\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[60\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[60\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[60\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[60\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[60\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[60\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[60\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[60\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[59\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[59\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[59\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[59\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[59\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[59\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[59\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[59\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[59\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[59\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[59\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[59\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[59\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[59\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[59\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[59\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[59\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[59\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[59\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[59\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[59\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[59\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[59\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[59\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[59\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[59\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[59\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[59\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[59\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[59\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[59\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[59\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[58\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[58\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[58\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[58\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[58\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[58\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[58\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[58\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[58\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[58\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[58\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[58\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[58\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[58\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[58\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[58\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[58\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[58\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[58\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[58\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[58\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[58\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[58\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[58\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[58\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[58\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[58\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[58\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[58\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[58\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[58\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[58\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[57\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[57\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[57\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[57\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[57\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[57\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[57\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[57\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[57\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[57\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[57\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[57\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[57\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[57\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[57\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[57\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[57\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[57\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[57\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[57\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[57\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[57\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[57\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[57\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[57\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[57\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[57\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[57\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[57\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[57\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[57\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[57\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[56\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[56\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[56\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[56\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[56\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[56\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[56\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[56\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[56\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[56\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[56\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[56\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[56\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[56\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[56\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[56\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[56\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[56\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[56\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[56\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[56\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[56\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[56\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[56\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[56\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[56\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[56\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[56\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[56\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[56\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[56\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[56\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[55\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[55\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[55\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[55\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[55\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[55\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[55\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[55\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[55\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[55\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[55\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[55\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[55\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[55\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[55\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[55\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[55\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[55\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[55\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[55\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[55\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[55\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[55\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[55\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[55\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[55\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[55\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[55\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[55\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[55\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[55\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[55\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[54\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[54\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[54\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[54\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[54\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[54\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[54\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[54\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[54\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[54\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[54\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[54\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[54\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[54\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[54\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[54\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[54\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[54\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[54\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[54\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[54\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[54\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[54\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[54\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[54\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[54\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879433 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[54\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[54\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[54\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[54\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[54\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[54\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[53\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[53\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[53\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[53\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[53\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[53\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[53\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[53\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[53\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[53\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[53\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[53\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[53\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[53\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[53\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[53\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[53\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[53\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[53\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[53\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[53\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[53\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[53\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[53\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[53\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[53\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[53\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[53\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[53\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[53\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[53\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[53\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[52\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[52\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[52\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[52\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[52\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[52\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[52\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[52\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[52\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[52\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[52\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[52\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[52\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[52\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[52\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[52\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[52\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[52\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[52\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[52\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[52\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[52\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[52\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[52\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[52\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[52\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[52\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[52\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[52\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[52\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[52\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[52\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[51\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[51\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[51\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[51\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[51\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[51\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[51\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[51\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[51\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[51\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[51\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[51\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[51\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[51\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[51\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[51\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[51\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[51\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[51\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[51\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[51\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[51\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[51\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[51\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[51\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[51\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[51\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[51\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[51\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[51\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[51\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[51\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[50\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[50\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[50\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[50\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[50\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[50\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[50\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[50\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[50\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[50\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[50\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[50\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[50\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[50\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[50\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[50\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[50\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[50\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[50\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[50\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[50\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[50\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[50\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[50\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[50\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[50\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[50\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[50\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[50\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[50\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[50\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[50\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[49\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[49\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[49\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[49\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[49\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[49\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[49\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[49\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[49\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[49\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[49\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[49\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[49\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[49\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[49\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[49\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[49\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[49\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[49\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[49\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[49\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[49\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[49\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[49\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[49\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[49\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[49\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[49\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[49\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[49\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[49\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[49\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[48\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[48\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[48\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[48\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[48\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[48\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[48\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[48\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[48\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[48\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[48\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[48\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[48\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[48\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[48\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[48\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[48\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[48\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[48\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[48\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[48\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[48\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[48\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[48\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[48\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[48\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[48\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[48\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[48\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[48\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[48\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[48\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[47\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[47\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[47\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[47\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[47\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[47\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[47\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[47\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[47\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[47\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[47\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[47\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[47\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[47\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[47\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[47\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[47\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[47\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[47\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[47\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[47\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[47\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[47\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[47\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[47\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[47\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[47\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[47\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[47\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[47\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[47\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[47\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[46\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[46\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[46\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[46\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[46\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[46\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[46\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[46\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[46\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[46\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[46\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[46\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[46\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[46\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[46\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[46\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[46\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[46\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[46\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[46\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[46\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[46\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[46\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[46\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[46\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[46\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[46\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[46\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[46\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[46\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[46\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[46\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[45\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[45\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[45\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[45\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[45\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[45\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[45\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[45\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[45\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[45\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879438 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[45\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[45\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[45\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[45\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[45\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[45\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[45\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[45\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[45\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[45\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[45\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[45\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[45\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[45\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[45\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[45\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[45\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[45\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[45\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[45\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[45\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[45\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[44\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[44\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[44\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[44\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[44\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[44\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[44\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[44\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[44\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[44\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[44\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[44\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[44\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[44\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[44\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[44\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[44\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[44\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[44\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[44\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[44\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[44\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[44\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[44\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[44\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[44\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[44\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[44\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[44\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[44\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[44\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[44\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[43\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[43\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[43\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[43\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[43\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[43\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[43\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[43\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[43\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[43\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[43\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[43\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[43\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[43\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[43\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[43\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[43\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[43\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[43\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[43\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[43\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[43\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[43\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[43\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[43\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[43\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[43\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[43\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[43\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[43\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[43\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[43\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[42\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[42\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[42\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[42\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[42\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[42\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[42\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[42\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[42\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[42\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[42\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[42\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[42\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[42\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[42\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[42\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[42\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[42\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[42\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[42\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[42\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[42\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[42\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[42\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[42\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[42\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[42\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[42\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[42\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[42\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[42\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[42\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[41\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[41\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[41\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[41\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[41\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[41\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[41\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[41\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[41\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[41\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[41\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[41\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[41\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[41\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[41\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[41\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[41\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[41\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[41\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[41\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[41\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[41\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[41\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[41\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[41\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[41\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[41\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[41\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[41\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[41\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[41\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[41\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[40\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[40\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[40\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[40\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[40\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[40\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[40\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[40\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[40\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[40\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[40\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[40\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[40\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[40\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[40\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[40\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[40\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[40\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[40\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[40\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[40\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[40\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[40\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[40\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[40\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[40\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[40\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[40\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[40\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[40\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[40\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[40\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[39\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[39\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[39\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[39\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[39\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[39\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[39\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[39\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[39\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[39\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[39\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[39\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[39\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[39\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[39\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[39\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[39\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[39\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[39\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[39\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[39\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[39\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[39\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[39\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[39\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[39\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[39\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[39\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[39\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[39\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[39\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[39\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[38\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[38\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[38\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[38\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[38\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[38\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[38\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[38\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[38\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[38\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[38\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[38\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[38\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[38\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[38\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[38\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[38\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[38\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[38\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[38\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[38\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[38\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[38\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[38\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[38\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[38\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[38\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[38\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[38\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[38\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[38\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[38\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[37\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[37\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[37\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[37\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[37\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[37\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[37\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[37\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[37\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[37\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[37\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[37\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879443 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[37\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[37\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[37\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[37\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[37\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[37\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[37\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[37\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[37\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[37\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[37\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[37\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[37\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[37\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[37\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[37\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[37\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[37\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[37\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[37\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[36\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[36\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[36\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[36\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[36\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[36\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[36\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[36\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[36\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[36\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[36\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[36\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[36\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[36\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[36\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[36\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[36\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[36\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[36\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[36\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[36\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[36\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[36\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[36\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[36\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[36\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[36\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[36\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[36\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[36\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[36\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[36\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[35\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[35\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[35\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[35\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[35\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[35\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[35\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[35\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[35\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[35\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[35\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[35\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[35\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[35\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[35\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[35\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[35\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[35\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[35\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[35\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[35\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[35\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[35\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[35\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[35\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[35\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[35\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[35\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[35\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[35\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[35\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[35\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[34\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[34\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[34\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[34\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[34\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[34\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[34\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[34\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[34\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[34\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[34\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[34\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[34\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[34\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[34\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[34\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[34\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[34\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[34\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[34\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[34\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[34\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[34\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[34\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[34\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[34\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[34\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[34\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[34\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[34\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[34\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[34\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[33\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[33\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[33\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[33\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[33\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[33\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[33\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[33\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[33\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[33\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[33\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[33\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[33\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[33\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[33\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[33\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[33\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[33\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[33\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[33\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[33\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[33\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[33\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[33\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[33\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[33\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[33\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[33\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[33\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[33\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[33\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[33\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[32\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[32\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[32\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[32\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[32\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[32\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[32\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[32\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[32\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[32\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[32\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[32\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[32\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[32\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[32\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[32\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[32\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[32\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[32\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[32\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[32\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[32\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[32\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[32\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[32\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[32\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[32\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[32\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[32\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[32\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[32\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[32\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[31\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[31\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[31\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[31\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[31\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[31\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[31\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[31\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[31\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[31\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[31\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[31\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[31\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[31\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[31\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[31\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[31\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[31\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[31\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[31\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[31\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[31\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[31\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[31\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[31\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[31\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[31\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[31\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[31\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[31\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[31\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[31\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[30\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[30\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[30\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[30\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[30\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[30\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[30\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[30\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[30\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[30\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[30\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[30\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[30\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[30\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[30\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[30\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[30\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[30\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[30\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[30\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[30\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[30\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[30\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[30\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[30\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[30\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[30\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[30\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[30\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[30\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[30\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[30\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[29\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[29\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[29\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[29\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[29\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[29\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[29\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[29\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[29\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[29\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879448 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[29\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[29\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[29\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[29\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[29\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[29\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[29\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[29\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[29\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[29\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[29\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[29\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[29\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[29\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[29\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[29\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[29\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[29\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[29\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[29\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[29\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[29\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[28\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[28\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[28\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[28\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[28\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[28\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[28\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[28\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[28\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[28\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[28\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[28\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[28\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[28\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[28\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[28\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[28\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[28\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[28\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[28\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[28\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[28\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[28\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[28\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[28\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[28\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[28\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[28\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[28\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[28\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[28\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[28\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[27\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[27\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[27\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[27\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[27\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[27\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[27\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[27\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[27\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[27\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[27\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[27\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[27\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[27\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[27\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[27\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[27\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[27\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[27\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[27\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[27\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[27\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[27\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[27\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[27\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[27\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[27\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[27\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[27\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[27\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[27\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[27\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[26\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[26\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[26\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[26\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[26\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[26\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[26\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[26\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[26\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[26\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[26\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[26\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[26\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[26\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[26\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[26\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[26\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[26\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[26\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[26\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[26\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[26\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[26\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[26\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[26\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[26\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[26\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[26\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[26\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[26\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[26\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[26\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[25\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[25\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[25\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[25\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[25\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[25\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[25\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[25\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[25\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[25\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[25\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[25\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[25\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[25\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[25\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[25\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[25\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[25\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[25\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[25\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[25\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[25\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[25\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[25\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[25\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[25\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[25\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[25\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[25\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[25\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[25\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[25\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[24\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[24\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[24\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[24\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[24\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[24\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[24\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[24\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[24\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[24\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[24\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[24\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[24\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[24\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[24\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[24\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[24\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[24\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[24\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[24\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[24\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[24\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[24\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[24\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[24\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[24\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[24\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[24\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[24\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[24\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[24\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[24\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[23\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[23\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[23\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[23\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[23\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[23\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[23\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[23\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[23\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[23\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[23\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[23\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[23\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[23\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[23\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[23\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[23\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[23\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[23\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[23\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[23\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[23\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[23\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[23\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[23\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[23\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[23\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[23\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[23\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[23\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[23\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[23\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[22\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[22\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[22\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[22\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[22\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[22\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[22\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[22\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[22\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[22\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[22\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[22\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[22\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[22\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[22\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[22\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[22\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[22\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[22\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[22\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[22\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[22\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[22\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[22\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[22\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[22\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[22\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[22\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[22\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[22\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[22\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[22\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[21\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[21\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[21\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[21\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[21\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[21\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[21\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[21\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[21\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[21\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[21\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[21\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[21\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[21\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[21\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[21\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[21\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[21\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[21\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[21\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[21\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[21\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[21\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[21\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879453 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[21\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[21\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[21\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[21\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[21\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[21\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[21\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[21\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[20\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[20\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[20\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[20\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[20\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[20\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[20\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[20\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[20\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[20\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[20\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[20\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[20\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[20\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[20\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[20\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[20\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[20\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[20\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[20\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[20\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[20\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[20\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[20\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[20\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[20\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[20\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[20\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[20\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[20\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[20\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[20\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[19\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[19\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[19\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[19\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[19\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[19\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[19\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[19\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[19\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[19\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[19\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[19\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[19\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[19\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[19\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[19\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[19\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[19\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[19\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[19\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[19\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[19\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[19\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[19\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[19\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[19\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[19\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[19\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[19\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[19\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[19\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[19\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[18\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[18\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[18\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[18\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[18\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[18\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[18\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[18\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[18\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[18\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[18\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[18\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[18\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[18\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[18\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[18\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[18\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[18\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[18\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[18\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[18\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[18\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[18\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[18\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[18\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[18\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[18\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[18\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[18\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[18\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[18\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[18\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[17\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[17\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[17\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[17\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[17\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[17\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[17\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[17\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[17\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[17\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[17\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[17\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[17\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[17\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[17\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[17\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[17\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[17\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[17\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[17\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[17\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[17\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[17\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[17\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[17\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[17\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[17\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[17\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[17\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[17\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[17\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[17\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[16\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[16\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[16\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[16\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[16\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[16\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[16\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[16\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[16\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[16\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[16\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[16\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[16\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[16\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[16\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[16\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[15\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[15\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[15\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[15\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[15\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[15\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[15\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[15\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[15\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[15\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[15\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[15\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[15\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[15\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[15\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[15\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[14\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[14\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[14\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[14\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[14\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[14\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[14\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[14\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[14\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[14\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[14\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[14\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[14\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[14\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[14\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[14\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[13\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[13\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[13\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[13\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[13\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[13\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[13\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[13\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[13\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[13\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[13\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[13\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[13\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[13\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[13\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[13\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[12\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[12\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[12\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[12\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[12\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[12\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[12\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[12\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[12\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[12\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[12\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[12\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[12\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[12\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[12\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[12\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[11\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[11\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[11\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[11\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[11\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[11\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[11\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[11\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[11\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[11\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[11\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[11\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[11\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[11\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[11\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[11\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[10\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[10\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[10\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[10\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[10\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[10\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[10\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[10\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[10\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[10\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[10\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[10\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[10\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[10\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[10\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[10\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[9\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[9\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[9\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[9\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[9\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[9\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[9\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[9\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[9\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[9\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[9\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[9\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[9\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[9\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[9\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[9\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[8\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[8\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[8\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[8\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[8\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[8\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[8\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[8\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[8\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[8\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[8\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[8\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[8\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[8\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[8\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[8\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[7\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[7\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[7\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[7\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[7\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[7\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[7\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[7\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[7\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[7\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[7\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[7\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[7\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[7\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[7\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[7\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[6\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[6\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[6\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[6\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[6\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[6\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[6\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[6\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[6\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[6\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[6\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[6\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[6\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[6\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[6\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[6\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[6\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[6\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[6\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[6\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[6\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[6\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[6\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[6\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[6\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[6\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[6\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[6\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[6\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[6\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[6\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[6\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[5\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[5\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[5\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[5\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[5\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[5\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[5\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[5\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[5\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[5\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[5\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[5\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[5\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[5\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[5\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[5\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[4\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[4\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879458 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[4\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[4\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[4\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[4\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[4\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[4\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[4\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[4\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[4\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[4\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[4\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[4\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[4\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[4\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[3\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[3\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[3\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[3\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[3\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[3\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[3\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[3\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[3\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[3\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[3\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[3\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[3\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[3\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[3\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[3\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[2\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[2\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[2\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[2\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[2\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[2\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[2\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[2\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[2\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[2\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[2\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[2\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[2\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[2\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[2\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[2\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[1\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[1\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[1\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[1\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[1\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[1\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[1\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[1\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[1\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[1\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[1\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[1\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[1\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[1\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[1\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[1\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[0\] ram1.vhd(20) " "Inferred latch for \"ram\[0\]\[0\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[1\] ram1.vhd(20) " "Inferred latch for \"ram\[0\]\[1\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[2\] ram1.vhd(20) " "Inferred latch for \"ram\[0\]\[2\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[3\] ram1.vhd(20) " "Inferred latch for \"ram\[0\]\[3\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[4\] ram1.vhd(20) " "Inferred latch for \"ram\[0\]\[4\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[5\] ram1.vhd(20) " "Inferred latch for \"ram\[0\]\[5\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[6\] ram1.vhd(20) " "Inferred latch for \"ram\[0\]\[6\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[7\] ram1.vhd(20) " "Inferred latch for \"ram\[0\]\[7\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[8\] ram1.vhd(20) " "Inferred latch for \"ram\[0\]\[8\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[9\] ram1.vhd(20) " "Inferred latch for \"ram\[0\]\[9\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[10\] ram1.vhd(20) " "Inferred latch for \"ram\[0\]\[10\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[11\] ram1.vhd(20) " "Inferred latch for \"ram\[0\]\[11\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[12\] ram1.vhd(20) " "Inferred latch for \"ram\[0\]\[12\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[13\] ram1.vhd(20) " "Inferred latch for \"ram\[0\]\[13\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[14\] ram1.vhd(20) " "Inferred latch for \"ram\[0\]\[14\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[15\] ram1.vhd(20) " "Inferred latch for \"ram\[0\]\[15\]\" at ram1.vhd(20)" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703237879468 "|CPU_ON_DE0|ram1:ramC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpuC " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpuC\"" {  } { { "CPU_ON_DE0.vhd" "cpuC" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703237879488 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram1:ramC\|dBus\[3\] cpu:cpuC\|ledBus\[3\] " "Converted the fan-out from the tri-state buffer \"ram1:ramC\|dBus\[3\]\" to the node \"cpu:cpuC\|ledBus\[3\]\" into an OR gate" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703237880098 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram1:ramC\|dBus\[2\] cpu:cpuC\|ledBus\[2\] " "Converted the fan-out from the tri-state buffer \"ram1:ramC\|dBus\[2\]\" to the node \"cpu:cpuC\|ledBus\[2\]\" into an OR gate" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703237880098 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram1:ramC\|dBus\[1\] cpu:cpuC\|ledBus\[1\] " "Converted the fan-out from the tri-state buffer \"ram1:ramC\|dBus\[1\]\" to the node \"cpu:cpuC\|ledBus\[1\]\" into an OR gate" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703237880098 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram1:ramC\|dBus\[0\] cpu:cpuC\|ledBus\[0\] " "Converted the fan-out from the tri-state buffer \"ram1:ramC\|dBus\[0\]\" to the node \"cpu:cpuC\|ledBus\[0\]\" into an OR gate" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703237880098 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram1:ramC\|dBus\[4\] cpu:cpuC\|iReg " "Converted the fan-out from the tri-state buffer \"ram1:ramC\|dBus\[4\]\" to the node \"cpu:cpuC\|iReg\" into an OR gate" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703237880098 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram1:ramC\|dBus\[5\] cpu:cpuC\|iReg " "Converted the fan-out from the tri-state buffer \"ram1:ramC\|dBus\[5\]\" to the node \"cpu:cpuC\|iReg\" into an OR gate" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703237880098 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram1:ramC\|dBus\[6\] cpu:cpuC\|iReg " "Converted the fan-out from the tri-state buffer \"ram1:ramC\|dBus\[6\]\" to the node \"cpu:cpuC\|iReg\" into an OR gate" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703237880098 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram1:ramC\|dBus\[7\] cpu:cpuC\|iReg " "Converted the fan-out from the tri-state buffer \"ram1:ramC\|dBus\[7\]\" to the node \"cpu:cpuC\|iReg\" into an OR gate" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703237880098 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram1:ramC\|dBus\[8\] cpu:cpuC\|iReg " "Converted the fan-out from the tri-state buffer \"ram1:ramC\|dBus\[8\]\" to the node \"cpu:cpuC\|iReg\" into an OR gate" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703237880098 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram1:ramC\|dBus\[9\] cpu:cpuC\|iReg " "Converted the fan-out from the tri-state buffer \"ram1:ramC\|dBus\[9\]\" to the node \"cpu:cpuC\|iReg\" into an OR gate" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703237880098 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram1:ramC\|dBus\[10\] cpu:cpuC\|iReg " "Converted the fan-out from the tri-state buffer \"ram1:ramC\|dBus\[10\]\" to the node \"cpu:cpuC\|iReg\" into an OR gate" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703237880098 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram1:ramC\|dBus\[11\] cpu:cpuC\|iReg " "Converted the fan-out from the tri-state buffer \"ram1:ramC\|dBus\[11\]\" to the node \"cpu:cpuC\|iReg\" into an OR gate" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703237880098 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram1:ramC\|dBus\[14\] cpu:cpuC\|iReg " "Converted the fan-out from the tri-state buffer \"ram1:ramC\|dBus\[14\]\" to the node \"cpu:cpuC\|iReg\" into an OR gate" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703237880098 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram1:ramC\|dBus\[15\] cpu:cpuC\|iReg " "Converted the fan-out from the tri-state buffer \"ram1:ramC\|dBus\[15\]\" to the node \"cpu:cpuC\|iReg\" into an OR gate" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703237880098 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram1:ramC\|dBus\[12\] cpu:cpuC\|iReg " "Converted the fan-out from the tri-state buffer \"ram1:ramC\|dBus\[12\]\" to the node \"cpu:cpuC\|iReg\" into an OR gate" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703237880098 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram1:ramC\|dBus\[13\] cpu:cpuC\|iReg " "Converted the fan-out from the tri-state buffer \"ram1:ramC\|dBus\[13\]\" to the node \"cpu:cpuC\|iReg\" into an OR gate" {  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703237880098 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1703237880098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[28\]\[3\] " "Latch ram1:ramC\|ram\[28\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880113 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[26\]\[3\] " "Latch ram1:ramC\|ram\[26\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880113 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[24\]\[3\] " "Latch ram1:ramC\|ram\[24\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880113 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[30\]\[3\] " "Latch ram1:ramC\|ram\[30\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880113 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[21\]\[3\] " "Latch ram1:ramC\|ram\[21\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880113 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[19\]\[3\] " "Latch ram1:ramC\|ram\[19\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880113 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[17\]\[3\] " "Latch ram1:ramC\|ram\[17\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880113 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[23\]\[3\] " "Latch ram1:ramC\|ram\[23\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880113 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[20\]\[3\] " "Latch ram1:ramC\|ram\[20\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880113 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[18\]\[3\] " "Latch ram1:ramC\|ram\[18\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880113 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[16\]\[3\] " "Latch ram1:ramC\|ram\[16\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880113 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[22\]\[3\] " "Latch ram1:ramC\|ram\[22\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880113 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[29\]\[3\] " "Latch ram1:ramC\|ram\[29\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880113 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[27\]\[3\] " "Latch ram1:ramC\|ram\[27\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880113 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[25\]\[3\] " "Latch ram1:ramC\|ram\[25\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880113 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[31\]\[3\] " "Latch ram1:ramC\|ram\[31\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880113 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[44\]\[3\] " "Latch ram1:ramC\|ram\[44\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880113 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[41\]\[3\] " "Latch ram1:ramC\|ram\[41\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880113 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[40\]\[3\] " "Latch ram1:ramC\|ram\[40\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880113 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[45\]\[3\] " "Latch ram1:ramC\|ram\[45\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880113 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[35\]\[3\] " "Latch ram1:ramC\|ram\[35\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880113 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[38\]\[3\] " "Latch ram1:ramC\|ram\[38\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880113 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[34\]\[3\] " "Latch ram1:ramC\|ram\[34\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880113 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[39\]\[3\] " "Latch ram1:ramC\|ram\[39\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880113 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[33\]\[3\] " "Latch ram1:ramC\|ram\[33\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880113 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[36\]\[3\] " "Latch ram1:ramC\|ram\[36\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880113 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[32\]\[3\] " "Latch ram1:ramC\|ram\[32\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880113 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[37\]\[3\] " "Latch ram1:ramC\|ram\[37\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880113 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[43\]\[3\] " "Latch ram1:ramC\|ram\[43\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880113 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[46\]\[3\] " "Latch ram1:ramC\|ram\[46\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880113 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[42\]\[3\] " "Latch ram1:ramC\|ram\[42\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880113 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[47\]\[3\] " "Latch ram1:ramC\|ram\[47\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880113 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[10\]\[3\] " "Latch ram1:ramC\|ram\[10\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880113 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[9\]\[3\] " "Latch ram1:ramC\|ram\[9\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880113 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[8\]\[3\] " "Latch ram1:ramC\|ram\[8\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880113 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[11\]\[3\] " "Latch ram1:ramC\|ram\[11\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880113 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[5\]\[3\] " "Latch ram1:ramC\|ram\[5\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880113 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[6\]\[3\] " "Latch ram1:ramC\|ram\[6\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880113 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[4\]\[3\] " "Latch ram1:ramC\|ram\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880113 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[7\]\[3\] " "Latch ram1:ramC\|ram\[7\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880113 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[2\]\[3\] " "Latch ram1:ramC\|ram\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880113 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[1\]\[3\] " "Latch ram1:ramC\|ram\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880113 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[0\]\[3\] " "Latch ram1:ramC\|ram\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880113 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[3\]\[3\] " "Latch ram1:ramC\|ram\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880113 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[13\]\[3\] " "Latch ram1:ramC\|ram\[13\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880113 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[14\]\[3\] " "Latch ram1:ramC\|ram\[14\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880113 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[12\]\[3\] " "Latch ram1:ramC\|ram\[12\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880113 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[15\]\[3\] " "Latch ram1:ramC\|ram\[15\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[58\]\[3\] " "Latch ram1:ramC\|ram\[58\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[57\]\[3\] " "Latch ram1:ramC\|ram\[57\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[56\]\[3\] " "Latch ram1:ramC\|ram\[56\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[59\]\[3\] " "Latch ram1:ramC\|ram\[59\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[54\]\[3\] " "Latch ram1:ramC\|ram\[54\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[53\]\[3\] " "Latch ram1:ramC\|ram\[53\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[52\]\[3\] " "Latch ram1:ramC\|ram\[52\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[55\]\[3\] " "Latch ram1:ramC\|ram\[55\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[50\]\[3\] " "Latch ram1:ramC\|ram\[50\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[49\]\[3\] " "Latch ram1:ramC\|ram\[49\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[48\]\[3\] " "Latch ram1:ramC\|ram\[48\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[51\]\[3\] " "Latch ram1:ramC\|ram\[51\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[62\]\[3\] " "Latch ram1:ramC\|ram\[62\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[61\]\[3\] " "Latch ram1:ramC\|ram\[61\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[60\]\[3\] " "Latch ram1:ramC\|ram\[60\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[63\]\[3\] " "Latch ram1:ramC\|ram\[63\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[49\]\[2\] " "Latch ram1:ramC\|ram\[49\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[52\]\[2\] " "Latch ram1:ramC\|ram\[52\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[48\]\[2\] " "Latch ram1:ramC\|ram\[48\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[53\]\[2\] " "Latch ram1:ramC\|ram\[53\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[35\]\[2\] " "Latch ram1:ramC\|ram\[35\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[38\]\[2\] " "Latch ram1:ramC\|ram\[38\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[34\]\[2\] " "Latch ram1:ramC\|ram\[34\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[39\]\[2\] " "Latch ram1:ramC\|ram\[39\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[33\]\[2\] " "Latch ram1:ramC\|ram\[33\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[36\]\[2\] " "Latch ram1:ramC\|ram\[36\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[32\]\[2\] " "Latch ram1:ramC\|ram\[32\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[37\]\[2\] " "Latch ram1:ramC\|ram\[37\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[51\]\[2\] " "Latch ram1:ramC\|ram\[51\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[54\]\[2\] " "Latch ram1:ramC\|ram\[54\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[50\]\[2\] " "Latch ram1:ramC\|ram\[50\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[55\]\[2\] " "Latch ram1:ramC\|ram\[55\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[26\]\[2\] " "Latch ram1:ramC\|ram\[26\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[25\]\[2\] " "Latch ram1:ramC\|ram\[25\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[24\]\[2\] " "Latch ram1:ramC\|ram\[24\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[27\]\[2\] " "Latch ram1:ramC\|ram\[27\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[14\]\[2\] " "Latch ram1:ramC\|ram\[14\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[13\]\[2\] " "Latch ram1:ramC\|ram\[13\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[12\]\[2\] " "Latch ram1:ramC\|ram\[12\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[15\]\[2\] " "Latch ram1:ramC\|ram\[15\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[10\]\[2\] " "Latch ram1:ramC\|ram\[10\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[9\]\[2\] " "Latch ram1:ramC\|ram\[9\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[8\]\[2\] " "Latch ram1:ramC\|ram\[8\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[11\]\[2\] " "Latch ram1:ramC\|ram\[11\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[30\]\[2\] " "Latch ram1:ramC\|ram\[30\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[29\]\[2\] " "Latch ram1:ramC\|ram\[29\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[28\]\[2\] " "Latch ram1:ramC\|ram\[28\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[31\]\[2\] " "Latch ram1:ramC\|ram\[31\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[20\]\[2\] " "Latch ram1:ramC\|ram\[20\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[18\]\[2\] " "Latch ram1:ramC\|ram\[18\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[16\]\[2\] " "Latch ram1:ramC\|ram\[16\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[22\]\[2\] " "Latch ram1:ramC\|ram\[22\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[5\]\[2\] " "Latch ram1:ramC\|ram\[5\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[3\]\[2\] " "Latch ram1:ramC\|ram\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[1\]\[2\] " "Latch ram1:ramC\|ram\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[7\]\[2\] " "Latch ram1:ramC\|ram\[7\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[4\]\[2\] " "Latch ram1:ramC\|ram\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[2\]\[2\] " "Latch ram1:ramC\|ram\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[0\]\[2\] " "Latch ram1:ramC\|ram\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[6\]\[2\] " "Latch ram1:ramC\|ram\[6\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[21\]\[2\] " "Latch ram1:ramC\|ram\[21\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[19\]\[2\] " "Latch ram1:ramC\|ram\[19\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[17\]\[2\] " "Latch ram1:ramC\|ram\[17\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[23\]\[2\] " "Latch ram1:ramC\|ram\[23\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[60\]\[2\] " "Latch ram1:ramC\|ram\[60\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[58\]\[2\] " "Latch ram1:ramC\|ram\[58\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[56\]\[2\] " "Latch ram1:ramC\|ram\[56\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[62\]\[2\] " "Latch ram1:ramC\|ram\[62\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[45\]\[2\] " "Latch ram1:ramC\|ram\[45\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[43\]\[2\] " "Latch ram1:ramC\|ram\[43\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[41\]\[2\] " "Latch ram1:ramC\|ram\[41\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[47\]\[2\] " "Latch ram1:ramC\|ram\[47\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[44\]\[2\] " "Latch ram1:ramC\|ram\[44\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[42\]\[2\] " "Latch ram1:ramC\|ram\[42\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[40\]\[2\] " "Latch ram1:ramC\|ram\[40\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[46\]\[2\] " "Latch ram1:ramC\|ram\[46\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[61\]\[2\] " "Latch ram1:ramC\|ram\[61\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[59\]\[2\] " "Latch ram1:ramC\|ram\[59\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[57\]\[2\] " "Latch ram1:ramC\|ram\[57\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[63\]\[2\] " "Latch ram1:ramC\|ram\[63\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[49\]\[1\] " "Latch ram1:ramC\|ram\[49\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[19\]\[1\] " "Latch ram1:ramC\|ram\[19\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[17\]\[1\] " "Latch ram1:ramC\|ram\[17\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[51\]\[1\] " "Latch ram1:ramC\|ram\[51\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[52\]\[1\] " "Latch ram1:ramC\|ram\[52\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[22\]\[1\] " "Latch ram1:ramC\|ram\[22\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[20\]\[1\] " "Latch ram1:ramC\|ram\[20\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[54\]\[1\] " "Latch ram1:ramC\|ram\[54\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[48\]\[1\] " "Latch ram1:ramC\|ram\[48\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[18\]\[1\] " "Latch ram1:ramC\|ram\[18\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[16\]\[1\] " "Latch ram1:ramC\|ram\[16\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[50\]\[1\] " "Latch ram1:ramC\|ram\[50\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[53\]\[1\] " "Latch ram1:ramC\|ram\[53\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[23\]\[1\] " "Latch ram1:ramC\|ram\[23\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[21\]\[1\] " "Latch ram1:ramC\|ram\[21\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[55\]\[1\] " "Latch ram1:ramC\|ram\[55\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[44\]\[1\] " "Latch ram1:ramC\|ram\[44\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[41\]\[1\] " "Latch ram1:ramC\|ram\[41\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[40\]\[1\] " "Latch ram1:ramC\|ram\[40\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[45\]\[1\] " "Latch ram1:ramC\|ram\[45\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880118 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[11\]\[1\] " "Latch ram1:ramC\|ram\[11\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[14\]\[1\] " "Latch ram1:ramC\|ram\[14\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[10\]\[1\] " "Latch ram1:ramC\|ram\[10\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[15\]\[1\] " "Latch ram1:ramC\|ram\[15\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[12\]\[1\] " "Latch ram1:ramC\|ram\[12\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[9\]\[1\] " "Latch ram1:ramC\|ram\[9\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[8\]\[1\] " "Latch ram1:ramC\|ram\[8\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[13\]\[1\] " "Latch ram1:ramC\|ram\[13\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[46\]\[1\] " "Latch ram1:ramC\|ram\[46\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[43\]\[1\] " "Latch ram1:ramC\|ram\[43\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[42\]\[1\] " "Latch ram1:ramC\|ram\[42\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[47\]\[1\] " "Latch ram1:ramC\|ram\[47\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[33\]\[1\] " "Latch ram1:ramC\|ram\[33\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[36\]\[1\] " "Latch ram1:ramC\|ram\[36\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[32\]\[1\] " "Latch ram1:ramC\|ram\[32\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[37\]\[1\] " "Latch ram1:ramC\|ram\[37\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[3\]\[1\] " "Latch ram1:ramC\|ram\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[6\]\[1\] " "Latch ram1:ramC\|ram\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[2\]\[1\] " "Latch ram1:ramC\|ram\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[7\]\[1\] " "Latch ram1:ramC\|ram\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[1\]\[1\] " "Latch ram1:ramC\|ram\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[4\]\[1\] " "Latch ram1:ramC\|ram\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[0\]\[1\] " "Latch ram1:ramC\|ram\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[5\]\[1\] " "Latch ram1:ramC\|ram\[5\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[35\]\[1\] " "Latch ram1:ramC\|ram\[35\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[38\]\[1\] " "Latch ram1:ramC\|ram\[38\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[34\]\[1\] " "Latch ram1:ramC\|ram\[34\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[39\]\[1\] " "Latch ram1:ramC\|ram\[39\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[57\]\[1\] " "Latch ram1:ramC\|ram\[57\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[27\]\[1\] " "Latch ram1:ramC\|ram\[27\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[25\]\[1\] " "Latch ram1:ramC\|ram\[25\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[59\]\[1\] " "Latch ram1:ramC\|ram\[59\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[60\]\[1\] " "Latch ram1:ramC\|ram\[60\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[30\]\[1\] " "Latch ram1:ramC\|ram\[30\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[28\]\[1\] " "Latch ram1:ramC\|ram\[28\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[62\]\[1\] " "Latch ram1:ramC\|ram\[62\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[56\]\[1\] " "Latch ram1:ramC\|ram\[56\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[26\]\[1\] " "Latch ram1:ramC\|ram\[26\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[24\]\[1\] " "Latch ram1:ramC\|ram\[24\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[58\]\[1\] " "Latch ram1:ramC\|ram\[58\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[61\]\[1\] " "Latch ram1:ramC\|ram\[61\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[31\]\[1\] " "Latch ram1:ramC\|ram\[31\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[29\]\[1\] " "Latch ram1:ramC\|ram\[29\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[63\]\[1\] " "Latch ram1:ramC\|ram\[63\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[26\]\[0\] " "Latch ram1:ramC\|ram\[26\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[19\]\[0\] " "Latch ram1:ramC\|ram\[19\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[18\]\[0\] " "Latch ram1:ramC\|ram\[18\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[27\]\[0\] " "Latch ram1:ramC\|ram\[27\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[28\]\[0\] " "Latch ram1:ramC\|ram\[28\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[21\]\[0\] " "Latch ram1:ramC\|ram\[21\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[20\]\[0\] " "Latch ram1:ramC\|ram\[20\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[29\]\[0\] " "Latch ram1:ramC\|ram\[29\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[24\]\[0\] " "Latch ram1:ramC\|ram\[24\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[17\]\[0\] " "Latch ram1:ramC\|ram\[17\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[16\]\[0\] " "Latch ram1:ramC\|ram\[16\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[25\]\[0\] " "Latch ram1:ramC\|ram\[25\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[30\]\[0\] " "Latch ram1:ramC\|ram\[30\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[23\]\[0\] " "Latch ram1:ramC\|ram\[23\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[22\]\[0\] " "Latch ram1:ramC\|ram\[22\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[31\]\[0\] " "Latch ram1:ramC\|ram\[31\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[42\]\[0\] " "Latch ram1:ramC\|ram\[42\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[41\]\[0\] " "Latch ram1:ramC\|ram\[41\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[40\]\[0\] " "Latch ram1:ramC\|ram\[40\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[43\]\[0\] " "Latch ram1:ramC\|ram\[43\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[38\]\[0\] " "Latch ram1:ramC\|ram\[38\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[37\]\[0\] " "Latch ram1:ramC\|ram\[37\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[36\]\[0\] " "Latch ram1:ramC\|ram\[36\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[39\]\[0\] " "Latch ram1:ramC\|ram\[39\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[34\]\[0\] " "Latch ram1:ramC\|ram\[34\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[33\]\[0\] " "Latch ram1:ramC\|ram\[33\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[32\]\[0\] " "Latch ram1:ramC\|ram\[32\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[35\]\[0\] " "Latch ram1:ramC\|ram\[35\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[46\]\[0\] " "Latch ram1:ramC\|ram\[46\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[45\]\[0\] " "Latch ram1:ramC\|ram\[45\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[44\]\[0\] " "Latch ram1:ramC\|ram\[44\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[47\]\[0\] " "Latch ram1:ramC\|ram\[47\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[10\]\[0\] " "Latch ram1:ramC\|ram\[10\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[6\]\[0\] " "Latch ram1:ramC\|ram\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[2\]\[0\] " "Latch ram1:ramC\|ram\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[14\]\[0\] " "Latch ram1:ramC\|ram\[14\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[9\]\[0\] " "Latch ram1:ramC\|ram\[9\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[5\]\[0\] " "Latch ram1:ramC\|ram\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[1\]\[0\] " "Latch ram1:ramC\|ram\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[13\]\[0\] " "Latch ram1:ramC\|ram\[13\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[8\]\[0\] " "Latch ram1:ramC\|ram\[8\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[4\]\[0\] " "Latch ram1:ramC\|ram\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[0\]\[0\] " "Latch ram1:ramC\|ram\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[12\]\[0\] " "Latch ram1:ramC\|ram\[12\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[11\]\[0\] " "Latch ram1:ramC\|ram\[11\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[7\]\[0\] " "Latch ram1:ramC\|ram\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[3\]\[0\] " "Latch ram1:ramC\|ram\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[15\]\[0\] " "Latch ram1:ramC\|ram\[15\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[58\]\[0\] " "Latch ram1:ramC\|ram\[58\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[54\]\[0\] " "Latch ram1:ramC\|ram\[54\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[50\]\[0\] " "Latch ram1:ramC\|ram\[50\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[62\]\[0\] " "Latch ram1:ramC\|ram\[62\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880123 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[57\]\[0\] " "Latch ram1:ramC\|ram\[57\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880128 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[53\]\[0\] " "Latch ram1:ramC\|ram\[53\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880128 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[49\]\[0\] " "Latch ram1:ramC\|ram\[49\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880128 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[61\]\[0\] " "Latch ram1:ramC\|ram\[61\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880128 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[56\]\[0\] " "Latch ram1:ramC\|ram\[56\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880128 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[52\]\[0\] " "Latch ram1:ramC\|ram\[52\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880128 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[48\]\[0\] " "Latch ram1:ramC\|ram\[48\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880128 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[60\]\[0\] " "Latch ram1:ramC\|ram\[60\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880128 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[59\]\[0\] " "Latch ram1:ramC\|ram\[59\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880128 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[55\]\[0\] " "Latch ram1:ramC\|ram\[55\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880128 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[51\]\[0\] " "Latch ram1:ramC\|ram\[51\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880128 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[63\]\[0\] " "Latch ram1:ramC\|ram\[63\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880128 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[49\]\[4\] " "Latch ram1:ramC\|ram\[49\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880128 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[37\]\[4\] " "Latch ram1:ramC\|ram\[37\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880128 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[33\]\[4\] " "Latch ram1:ramC\|ram\[33\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880128 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[53\]\[4\] " "Latch ram1:ramC\|ram\[53\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880128 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[50\]\[4\] " "Latch ram1:ramC\|ram\[50\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880128 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[38\]\[4\] " "Latch ram1:ramC\|ram\[38\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880128 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[34\]\[4\] " "Latch ram1:ramC\|ram\[34\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880128 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[54\]\[4\] " "Latch ram1:ramC\|ram\[54\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880128 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[48\]\[4\] " "Latch ram1:ramC\|ram\[48\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880128 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[36\]\[4\] " "Latch ram1:ramC\|ram\[36\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880129 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[32\]\[4\] " "Latch ram1:ramC\|ram\[32\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880129 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[52\]\[4\] " "Latch ram1:ramC\|ram\[52\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880129 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[51\]\[4\] " "Latch ram1:ramC\|ram\[51\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880129 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[39\]\[4\] " "Latch ram1:ramC\|ram\[39\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880129 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[35\]\[4\] " "Latch ram1:ramC\|ram\[35\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880129 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[55\]\[4\] " "Latch ram1:ramC\|ram\[55\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880129 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[28\]\[4\] " "Latch ram1:ramC\|ram\[28\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880129 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[13\]\[4\] " "Latch ram1:ramC\|ram\[13\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880129 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[12\]\[4\] " "Latch ram1:ramC\|ram\[12\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880129 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[29\]\[4\] " "Latch ram1:ramC\|ram\[29\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880129 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[26\]\[4\] " "Latch ram1:ramC\|ram\[26\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880129 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[11\]\[4\] " "Latch ram1:ramC\|ram\[11\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880129 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[10\]\[4\] " "Latch ram1:ramC\|ram\[10\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[27\]\[4\] " "Latch ram1:ramC\|ram\[27\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[24\]\[4\] " "Latch ram1:ramC\|ram\[24\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[9\]\[4\] " "Latch ram1:ramC\|ram\[9\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[8\]\[4\] " "Latch ram1:ramC\|ram\[8\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[25\]\[4\] " "Latch ram1:ramC\|ram\[25\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[30\]\[4\] " "Latch ram1:ramC\|ram\[30\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[15\]\[4\] " "Latch ram1:ramC\|ram\[15\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[14\]\[4\] " "Latch ram1:ramC\|ram\[14\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[31\]\[4\] " "Latch ram1:ramC\|ram\[31\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[17\]\[4\] " "Latch ram1:ramC\|ram\[17\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[3\]\[4\] " "Latch ram1:ramC\|ram\[3\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[1\]\[4\] " "Latch ram1:ramC\|ram\[1\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[19\]\[4\] " "Latch ram1:ramC\|ram\[19\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[20\]\[4\] " "Latch ram1:ramC\|ram\[20\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[6\]\[4\] " "Latch ram1:ramC\|ram\[6\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[4\]\[4\] " "Latch ram1:ramC\|ram\[4\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[22\]\[4\] " "Latch ram1:ramC\|ram\[22\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[16\]\[4\] " "Latch ram1:ramC\|ram\[16\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[2\]\[4\] " "Latch ram1:ramC\|ram\[2\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[0\]\[4\] " "Latch ram1:ramC\|ram\[0\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[18\]\[4\] " "Latch ram1:ramC\|ram\[18\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[21\]\[4\] " "Latch ram1:ramC\|ram\[21\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[7\]\[4\] " "Latch ram1:ramC\|ram\[7\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[5\]\[4\] " "Latch ram1:ramC\|ram\[5\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[23\]\[4\] " "Latch ram1:ramC\|ram\[23\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[60\]\[4\] " "Latch ram1:ramC\|ram\[60\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[46\]\[4\] " "Latch ram1:ramC\|ram\[46\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[44\]\[4\] " "Latch ram1:ramC\|ram\[44\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[62\]\[4\] " "Latch ram1:ramC\|ram\[62\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[57\]\[4\] " "Latch ram1:ramC\|ram\[57\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[43\]\[4\] " "Latch ram1:ramC\|ram\[43\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[41\]\[4\] " "Latch ram1:ramC\|ram\[41\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[59\]\[4\] " "Latch ram1:ramC\|ram\[59\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[56\]\[4\] " "Latch ram1:ramC\|ram\[56\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[42\]\[4\] " "Latch ram1:ramC\|ram\[42\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[40\]\[4\] " "Latch ram1:ramC\|ram\[40\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[58\]\[4\] " "Latch ram1:ramC\|ram\[58\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[61\]\[4\] " "Latch ram1:ramC\|ram\[61\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[47\]\[4\] " "Latch ram1:ramC\|ram\[47\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[45\]\[4\] " "Latch ram1:ramC\|ram\[45\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[63\]\[4\] " "Latch ram1:ramC\|ram\[63\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[50\]\[5\] " "Latch ram1:ramC\|ram\[50\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[19\]\[5\] " "Latch ram1:ramC\|ram\[19\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[18\]\[5\] " "Latch ram1:ramC\|ram\[18\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[51\]\[5\] " "Latch ram1:ramC\|ram\[51\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[52\]\[5\] " "Latch ram1:ramC\|ram\[52\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[21\]\[5\] " "Latch ram1:ramC\|ram\[21\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[20\]\[5\] " "Latch ram1:ramC\|ram\[20\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[53\]\[5\] " "Latch ram1:ramC\|ram\[53\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[48\]\[5\] " "Latch ram1:ramC\|ram\[48\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[17\]\[5\] " "Latch ram1:ramC\|ram\[17\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[16\]\[5\] " "Latch ram1:ramC\|ram\[16\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[49\]\[5\] " "Latch ram1:ramC\|ram\[49\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[54\]\[5\] " "Latch ram1:ramC\|ram\[54\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[23\]\[5\] " "Latch ram1:ramC\|ram\[23\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[22\]\[5\] " "Latch ram1:ramC\|ram\[22\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[55\]\[5\] " "Latch ram1:ramC\|ram\[55\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[44\]\[5\] " "Latch ram1:ramC\|ram\[44\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[14\]\[5\] " "Latch ram1:ramC\|ram\[14\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[12\]\[5\] " "Latch ram1:ramC\|ram\[12\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[46\]\[5\] " "Latch ram1:ramC\|ram\[46\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[41\]\[5\] " "Latch ram1:ramC\|ram\[41\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[11\]\[5\] " "Latch ram1:ramC\|ram\[11\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[9\]\[5\] " "Latch ram1:ramC\|ram\[9\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[43\]\[5\] " "Latch ram1:ramC\|ram\[43\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[40\]\[5\] " "Latch ram1:ramC\|ram\[40\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[10\]\[5\] " "Latch ram1:ramC\|ram\[10\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[8\]\[5\] " "Latch ram1:ramC\|ram\[8\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[42\]\[5\] " "Latch ram1:ramC\|ram\[42\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[45\]\[5\] " "Latch ram1:ramC\|ram\[45\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[15\]\[5\] " "Latch ram1:ramC\|ram\[15\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[13\]\[5\] " "Latch ram1:ramC\|ram\[13\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[47\]\[5\] " "Latch ram1:ramC\|ram\[47\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[33\]\[5\] " "Latch ram1:ramC\|ram\[33\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[5\]\[5\] " "Latch ram1:ramC\|ram\[5\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[1\]\[5\] " "Latch ram1:ramC\|ram\[1\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[37\]\[5\] " "Latch ram1:ramC\|ram\[37\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[34\]\[5\] " "Latch ram1:ramC\|ram\[34\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[6\]\[5\] " "Latch ram1:ramC\|ram\[6\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[2\]\[5\] " "Latch ram1:ramC\|ram\[2\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[38\]\[5\] " "Latch ram1:ramC\|ram\[38\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[32\]\[5\] " "Latch ram1:ramC\|ram\[32\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[4\]\[5\] " "Latch ram1:ramC\|ram\[4\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[0\]\[5\] " "Latch ram1:ramC\|ram\[0\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[36\]\[5\] " "Latch ram1:ramC\|ram\[36\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[35\]\[5\] " "Latch ram1:ramC\|ram\[35\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[7\]\[5\] " "Latch ram1:ramC\|ram\[7\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[3\]\[5\] " "Latch ram1:ramC\|ram\[3\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[39\]\[5\] " "Latch ram1:ramC\|ram\[39\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[57\]\[5\] " "Latch ram1:ramC\|ram\[57\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[29\]\[5\] " "Latch ram1:ramC\|ram\[29\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[25\]\[5\] " "Latch ram1:ramC\|ram\[25\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[61\]\[5\] " "Latch ram1:ramC\|ram\[61\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[58\]\[5\] " "Latch ram1:ramC\|ram\[58\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[30\]\[5\] " "Latch ram1:ramC\|ram\[30\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[26\]\[5\] " "Latch ram1:ramC\|ram\[26\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[62\]\[5\] " "Latch ram1:ramC\|ram\[62\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[56\]\[5\] " "Latch ram1:ramC\|ram\[56\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[28\]\[5\] " "Latch ram1:ramC\|ram\[28\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[24\]\[5\] " "Latch ram1:ramC\|ram\[24\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[60\]\[5\] " "Latch ram1:ramC\|ram\[60\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[59\]\[5\] " "Latch ram1:ramC\|ram\[59\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[31\]\[5\] " "Latch ram1:ramC\|ram\[31\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[27\]\[5\] " "Latch ram1:ramC\|ram\[27\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[63\]\[5\] " "Latch ram1:ramC\|ram\[63\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[28\]\[6\] " "Latch ram1:ramC\|ram\[28\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[22\]\[6\] " "Latch ram1:ramC\|ram\[22\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[20\]\[6\] " "Latch ram1:ramC\|ram\[20\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[30\]\[6\] " "Latch ram1:ramC\|ram\[30\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[25\]\[6\] " "Latch ram1:ramC\|ram\[25\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[19\]\[6\] " "Latch ram1:ramC\|ram\[19\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[17\]\[6\] " "Latch ram1:ramC\|ram\[17\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[27\]\[6\] " "Latch ram1:ramC\|ram\[27\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[24\]\[6\] " "Latch ram1:ramC\|ram\[24\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[18\]\[6\] " "Latch ram1:ramC\|ram\[18\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[16\]\[6\] " "Latch ram1:ramC\|ram\[16\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[26\]\[6\] " "Latch ram1:ramC\|ram\[26\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[29\]\[6\] " "Latch ram1:ramC\|ram\[29\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[23\]\[6\] " "Latch ram1:ramC\|ram\[23\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[21\]\[6\] " "Latch ram1:ramC\|ram\[21\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[31\]\[6\] " "Latch ram1:ramC\|ram\[31\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[41\]\[6\] " "Latch ram1:ramC\|ram\[41\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[37\]\[6\] " "Latch ram1:ramC\|ram\[37\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[33\]\[6\] " "Latch ram1:ramC\|ram\[33\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[45\]\[6\] " "Latch ram1:ramC\|ram\[45\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[42\]\[6\] " "Latch ram1:ramC\|ram\[42\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[38\]\[6\] " "Latch ram1:ramC\|ram\[38\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[34\]\[6\] " "Latch ram1:ramC\|ram\[34\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[46\]\[6\] " "Latch ram1:ramC\|ram\[46\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[40\]\[6\] " "Latch ram1:ramC\|ram\[40\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[36\]\[6\] " "Latch ram1:ramC\|ram\[36\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[32\]\[6\] " "Latch ram1:ramC\|ram\[32\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[44\]\[6\] " "Latch ram1:ramC\|ram\[44\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[43\]\[6\] " "Latch ram1:ramC\|ram\[43\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[39\]\[6\] " "Latch ram1:ramC\|ram\[39\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[35\]\[6\] " "Latch ram1:ramC\|ram\[35\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[47\]\[6\] " "Latch ram1:ramC\|ram\[47\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[10\]\[6\] " "Latch ram1:ramC\|ram\[10\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[3\]\[6\] " "Latch ram1:ramC\|ram\[3\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[2\]\[6\] " "Latch ram1:ramC\|ram\[2\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[11\]\[6\] " "Latch ram1:ramC\|ram\[11\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[12\]\[6\] " "Latch ram1:ramC\|ram\[12\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[5\]\[6\] " "Latch ram1:ramC\|ram\[5\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[4\]\[6\] " "Latch ram1:ramC\|ram\[4\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[13\]\[6\] " "Latch ram1:ramC\|ram\[13\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[8\]\[6\] " "Latch ram1:ramC\|ram\[8\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[1\]\[6\] " "Latch ram1:ramC\|ram\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[0\]\[6\] " "Latch ram1:ramC\|ram\[0\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[9\]\[6\] " "Latch ram1:ramC\|ram\[9\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[14\]\[6\] " "Latch ram1:ramC\|ram\[14\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[7\]\[6\] " "Latch ram1:ramC\|ram\[7\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[6\]\[6\] " "Latch ram1:ramC\|ram\[6\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[15\]\[6\] " "Latch ram1:ramC\|ram\[15\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[58\]\[6\] " "Latch ram1:ramC\|ram\[58\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[51\]\[6\] " "Latch ram1:ramC\|ram\[51\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[50\]\[6\] " "Latch ram1:ramC\|ram\[50\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[59\]\[6\] " "Latch ram1:ramC\|ram\[59\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[60\]\[6\] " "Latch ram1:ramC\|ram\[60\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[53\]\[6\] " "Latch ram1:ramC\|ram\[53\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[52\]\[6\] " "Latch ram1:ramC\|ram\[52\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[61\]\[6\] " "Latch ram1:ramC\|ram\[61\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[56\]\[6\] " "Latch ram1:ramC\|ram\[56\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[49\]\[6\] " "Latch ram1:ramC\|ram\[49\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[48\]\[6\] " "Latch ram1:ramC\|ram\[48\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[57\]\[6\] " "Latch ram1:ramC\|ram\[57\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[62\]\[6\] " "Latch ram1:ramC\|ram\[62\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[55\]\[6\] " "Latch ram1:ramC\|ram\[55\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[54\]\[6\] " "Latch ram1:ramC\|ram\[54\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[63\]\[6\] " "Latch ram1:ramC\|ram\[63\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880130 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[49\]\[7\] " "Latch ram1:ramC\|ram\[49\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[37\]\[7\] " "Latch ram1:ramC\|ram\[37\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[33\]\[7\] " "Latch ram1:ramC\|ram\[33\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[53\]\[7\] " "Latch ram1:ramC\|ram\[53\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[50\]\[7\] " "Latch ram1:ramC\|ram\[50\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[38\]\[7\] " "Latch ram1:ramC\|ram\[38\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[34\]\[7\] " "Latch ram1:ramC\|ram\[34\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[54\]\[7\] " "Latch ram1:ramC\|ram\[54\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[48\]\[7\] " "Latch ram1:ramC\|ram\[48\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[36\]\[7\] " "Latch ram1:ramC\|ram\[36\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[32\]\[7\] " "Latch ram1:ramC\|ram\[32\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[52\]\[7\] " "Latch ram1:ramC\|ram\[52\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[51\]\[7\] " "Latch ram1:ramC\|ram\[51\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[39\]\[7\] " "Latch ram1:ramC\|ram\[39\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[35\]\[7\] " "Latch ram1:ramC\|ram\[35\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[55\]\[7\] " "Latch ram1:ramC\|ram\[55\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[26\]\[7\] " "Latch ram1:ramC\|ram\[26\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[11\]\[7\] " "Latch ram1:ramC\|ram\[11\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[10\]\[7\] " "Latch ram1:ramC\|ram\[10\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[27\]\[7\] " "Latch ram1:ramC\|ram\[27\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[28\]\[7\] " "Latch ram1:ramC\|ram\[28\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[13\]\[7\] " "Latch ram1:ramC\|ram\[13\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[12\]\[7\] " "Latch ram1:ramC\|ram\[12\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[29\]\[7\] " "Latch ram1:ramC\|ram\[29\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[24\]\[7\] " "Latch ram1:ramC\|ram\[24\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[9\]\[7\] " "Latch ram1:ramC\|ram\[9\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[8\]\[7\] " "Latch ram1:ramC\|ram\[8\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[25\]\[7\] " "Latch ram1:ramC\|ram\[25\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[30\]\[7\] " "Latch ram1:ramC\|ram\[30\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[15\]\[7\] " "Latch ram1:ramC\|ram\[15\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[14\]\[7\] " "Latch ram1:ramC\|ram\[14\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[31\]\[7\] " "Latch ram1:ramC\|ram\[31\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[20\]\[7\] " "Latch ram1:ramC\|ram\[20\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[6\]\[7\] " "Latch ram1:ramC\|ram\[6\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[4\]\[7\] " "Latch ram1:ramC\|ram\[4\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[22\]\[7\] " "Latch ram1:ramC\|ram\[22\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[17\]\[7\] " "Latch ram1:ramC\|ram\[17\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[3\]\[7\] " "Latch ram1:ramC\|ram\[3\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[1\]\[7\] " "Latch ram1:ramC\|ram\[1\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[19\]\[7\] " "Latch ram1:ramC\|ram\[19\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[16\]\[7\] " "Latch ram1:ramC\|ram\[16\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[2\]\[7\] " "Latch ram1:ramC\|ram\[2\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[0\]\[7\] " "Latch ram1:ramC\|ram\[0\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[18\]\[7\] " "Latch ram1:ramC\|ram\[18\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[21\]\[7\] " "Latch ram1:ramC\|ram\[21\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[7\]\[7\] " "Latch ram1:ramC\|ram\[7\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[5\]\[7\] " "Latch ram1:ramC\|ram\[5\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[23\]\[7\] " "Latch ram1:ramC\|ram\[23\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[60\]\[7\] " "Latch ram1:ramC\|ram\[60\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[46\]\[7\] " "Latch ram1:ramC\|ram\[46\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[44\]\[7\] " "Latch ram1:ramC\|ram\[44\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[62\]\[7\] " "Latch ram1:ramC\|ram\[62\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[57\]\[7\] " "Latch ram1:ramC\|ram\[57\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[43\]\[7\] " "Latch ram1:ramC\|ram\[43\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[41\]\[7\] " "Latch ram1:ramC\|ram\[41\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[59\]\[7\] " "Latch ram1:ramC\|ram\[59\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[56\]\[7\] " "Latch ram1:ramC\|ram\[56\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[42\]\[7\] " "Latch ram1:ramC\|ram\[42\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[40\]\[7\] " "Latch ram1:ramC\|ram\[40\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[58\]\[7\] " "Latch ram1:ramC\|ram\[58\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[61\]\[7\] " "Latch ram1:ramC\|ram\[61\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[47\]\[7\] " "Latch ram1:ramC\|ram\[47\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[45\]\[7\] " "Latch ram1:ramC\|ram\[45\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[63\]\[7\] " "Latch ram1:ramC\|ram\[63\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[50\]\[8\] " "Latch ram1:ramC\|ram\[50\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[19\]\[8\] " "Latch ram1:ramC\|ram\[19\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[18\]\[8\] " "Latch ram1:ramC\|ram\[18\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[51\]\[8\] " "Latch ram1:ramC\|ram\[51\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[52\]\[8\] " "Latch ram1:ramC\|ram\[52\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[21\]\[8\] " "Latch ram1:ramC\|ram\[21\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[20\]\[8\] " "Latch ram1:ramC\|ram\[20\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[53\]\[8\] " "Latch ram1:ramC\|ram\[53\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[48\]\[8\] " "Latch ram1:ramC\|ram\[48\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[17\]\[8\] " "Latch ram1:ramC\|ram\[17\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[16\]\[8\] " "Latch ram1:ramC\|ram\[16\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[49\]\[8\] " "Latch ram1:ramC\|ram\[49\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[54\]\[8\] " "Latch ram1:ramC\|ram\[54\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[23\]\[8\] " "Latch ram1:ramC\|ram\[23\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[22\]\[8\] " "Latch ram1:ramC\|ram\[22\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[55\]\[8\] " "Latch ram1:ramC\|ram\[55\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[44\]\[8\] " "Latch ram1:ramC\|ram\[44\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[14\]\[8\] " "Latch ram1:ramC\|ram\[14\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[12\]\[8\] " "Latch ram1:ramC\|ram\[12\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[46\]\[8\] " "Latch ram1:ramC\|ram\[46\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[41\]\[8\] " "Latch ram1:ramC\|ram\[41\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[11\]\[8\] " "Latch ram1:ramC\|ram\[11\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[9\]\[8\] " "Latch ram1:ramC\|ram\[9\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[43\]\[8\] " "Latch ram1:ramC\|ram\[43\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[40\]\[8\] " "Latch ram1:ramC\|ram\[40\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[10\]\[8\] " "Latch ram1:ramC\|ram\[10\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[8\]\[8\] " "Latch ram1:ramC\|ram\[8\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[42\]\[8\] " "Latch ram1:ramC\|ram\[42\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[45\]\[8\] " "Latch ram1:ramC\|ram\[45\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[15\]\[8\] " "Latch ram1:ramC\|ram\[15\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[13\]\[8\] " "Latch ram1:ramC\|ram\[13\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[47\]\[8\] " "Latch ram1:ramC\|ram\[47\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[33\]\[8\] " "Latch ram1:ramC\|ram\[33\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[5\]\[8\] " "Latch ram1:ramC\|ram\[5\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[1\]\[8\] " "Latch ram1:ramC\|ram\[1\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[37\]\[8\] " "Latch ram1:ramC\|ram\[37\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[34\]\[8\] " "Latch ram1:ramC\|ram\[34\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880138 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[6\]\[8\] " "Latch ram1:ramC\|ram\[6\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880143 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[2\]\[8\] " "Latch ram1:ramC\|ram\[2\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880143 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[38\]\[8\] " "Latch ram1:ramC\|ram\[38\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880143 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[32\]\[8\] " "Latch ram1:ramC\|ram\[32\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880143 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[4\]\[8\] " "Latch ram1:ramC\|ram\[4\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880143 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[0\]\[8\] " "Latch ram1:ramC\|ram\[0\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880143 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[36\]\[8\] " "Latch ram1:ramC\|ram\[36\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880143 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[35\]\[8\] " "Latch ram1:ramC\|ram\[35\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880143 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[7\]\[8\] " "Latch ram1:ramC\|ram\[7\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880143 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[3\]\[8\] " "Latch ram1:ramC\|ram\[3\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880143 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[39\]\[8\] " "Latch ram1:ramC\|ram\[39\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880143 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[57\]\[8\] " "Latch ram1:ramC\|ram\[57\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880143 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[29\]\[8\] " "Latch ram1:ramC\|ram\[29\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880143 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[25\]\[8\] " "Latch ram1:ramC\|ram\[25\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880143 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[61\]\[8\] " "Latch ram1:ramC\|ram\[61\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880143 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[58\]\[8\] " "Latch ram1:ramC\|ram\[58\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880143 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[30\]\[8\] " "Latch ram1:ramC\|ram\[30\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880143 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[26\]\[8\] " "Latch ram1:ramC\|ram\[26\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880143 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[62\]\[8\] " "Latch ram1:ramC\|ram\[62\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880143 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[56\]\[8\] " "Latch ram1:ramC\|ram\[56\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880143 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[28\]\[8\] " "Latch ram1:ramC\|ram\[28\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880143 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[24\]\[8\] " "Latch ram1:ramC\|ram\[24\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880143 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[60\]\[8\] " "Latch ram1:ramC\|ram\[60\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880143 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[59\]\[8\] " "Latch ram1:ramC\|ram\[59\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880143 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[31\]\[8\] " "Latch ram1:ramC\|ram\[31\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880143 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[27\]\[8\] " "Latch ram1:ramC\|ram\[27\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880143 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[63\]\[8\] " "Latch ram1:ramC\|ram\[63\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880143 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[28\]\[9\] " "Latch ram1:ramC\|ram\[28\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880143 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[22\]\[9\] " "Latch ram1:ramC\|ram\[22\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880143 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[20\]\[9\] " "Latch ram1:ramC\|ram\[20\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880143 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[30\]\[9\] " "Latch ram1:ramC\|ram\[30\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880143 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[25\]\[9\] " "Latch ram1:ramC\|ram\[25\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880143 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[19\]\[9\] " "Latch ram1:ramC\|ram\[19\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880145 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[17\]\[9\] " "Latch ram1:ramC\|ram\[17\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880145 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[27\]\[9\] " "Latch ram1:ramC\|ram\[27\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880145 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[24\]\[9\] " "Latch ram1:ramC\|ram\[24\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880145 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[18\]\[9\] " "Latch ram1:ramC\|ram\[18\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880145 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[16\]\[9\] " "Latch ram1:ramC\|ram\[16\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880145 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[26\]\[9\] " "Latch ram1:ramC\|ram\[26\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880145 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[29\]\[9\] " "Latch ram1:ramC\|ram\[29\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880145 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[23\]\[9\] " "Latch ram1:ramC\|ram\[23\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880145 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[21\]\[9\] " "Latch ram1:ramC\|ram\[21\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880145 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[31\]\[9\] " "Latch ram1:ramC\|ram\[31\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880145 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[41\]\[9\] " "Latch ram1:ramC\|ram\[41\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880145 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[37\]\[9\] " "Latch ram1:ramC\|ram\[37\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880145 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[33\]\[9\] " "Latch ram1:ramC\|ram\[33\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880145 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[45\]\[9\] " "Latch ram1:ramC\|ram\[45\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880145 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[42\]\[9\] " "Latch ram1:ramC\|ram\[42\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880145 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[38\]\[9\] " "Latch ram1:ramC\|ram\[38\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880145 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[34\]\[9\] " "Latch ram1:ramC\|ram\[34\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880145 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[46\]\[9\] " "Latch ram1:ramC\|ram\[46\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880145 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[40\]\[9\] " "Latch ram1:ramC\|ram\[40\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880145 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[36\]\[9\] " "Latch ram1:ramC\|ram\[36\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880146 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[32\]\[9\] " "Latch ram1:ramC\|ram\[32\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880146 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[44\]\[9\] " "Latch ram1:ramC\|ram\[44\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880146 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[43\]\[9\] " "Latch ram1:ramC\|ram\[43\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880146 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[39\]\[9\] " "Latch ram1:ramC\|ram\[39\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880146 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[35\]\[9\] " "Latch ram1:ramC\|ram\[35\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880146 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[47\]\[9\] " "Latch ram1:ramC\|ram\[47\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880146 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[10\]\[9\] " "Latch ram1:ramC\|ram\[10\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880146 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[3\]\[9\] " "Latch ram1:ramC\|ram\[3\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880146 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[2\]\[9\] " "Latch ram1:ramC\|ram\[2\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880146 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[11\]\[9\] " "Latch ram1:ramC\|ram\[11\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880146 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[12\]\[9\] " "Latch ram1:ramC\|ram\[12\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880146 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[5\]\[9\] " "Latch ram1:ramC\|ram\[5\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880146 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[4\]\[9\] " "Latch ram1:ramC\|ram\[4\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880146 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[13\]\[9\] " "Latch ram1:ramC\|ram\[13\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880146 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[8\]\[9\] " "Latch ram1:ramC\|ram\[8\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880146 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[1\]\[9\] " "Latch ram1:ramC\|ram\[1\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880146 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[0\]\[9\] " "Latch ram1:ramC\|ram\[0\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880146 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[9\]\[9\] " "Latch ram1:ramC\|ram\[9\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880146 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[14\]\[9\] " "Latch ram1:ramC\|ram\[14\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880146 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[7\]\[9\] " "Latch ram1:ramC\|ram\[7\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880146 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[6\]\[9\] " "Latch ram1:ramC\|ram\[6\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880146 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[15\]\[9\] " "Latch ram1:ramC\|ram\[15\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880146 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[58\]\[9\] " "Latch ram1:ramC\|ram\[58\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880146 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[51\]\[9\] " "Latch ram1:ramC\|ram\[51\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880146 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[50\]\[9\] " "Latch ram1:ramC\|ram\[50\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880146 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[59\]\[9\] " "Latch ram1:ramC\|ram\[59\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880146 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[60\]\[9\] " "Latch ram1:ramC\|ram\[60\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880146 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[53\]\[9\] " "Latch ram1:ramC\|ram\[53\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880146 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[52\]\[9\] " "Latch ram1:ramC\|ram\[52\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880146 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[61\]\[9\] " "Latch ram1:ramC\|ram\[61\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880146 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[56\]\[9\] " "Latch ram1:ramC\|ram\[56\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880146 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[49\]\[9\] " "Latch ram1:ramC\|ram\[49\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880146 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[48\]\[9\] " "Latch ram1:ramC\|ram\[48\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880146 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[57\]\[9\] " "Latch ram1:ramC\|ram\[57\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880146 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[62\]\[9\] " "Latch ram1:ramC\|ram\[62\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880146 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[55\]\[9\] " "Latch ram1:ramC\|ram\[55\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880146 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[54\]\[9\] " "Latch ram1:ramC\|ram\[54\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880146 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[63\]\[9\] " "Latch ram1:ramC\|ram\[63\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880146 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[49\]\[10\] " "Latch ram1:ramC\|ram\[49\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880146 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[37\]\[10\] " "Latch ram1:ramC\|ram\[37\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880146 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[33\]\[10\] " "Latch ram1:ramC\|ram\[33\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880146 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[53\]\[10\] " "Latch ram1:ramC\|ram\[53\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880146 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[50\]\[10\] " "Latch ram1:ramC\|ram\[50\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880146 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[38\]\[10\] " "Latch ram1:ramC\|ram\[38\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880146 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[34\]\[10\] " "Latch ram1:ramC\|ram\[34\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[54\]\[10\] " "Latch ram1:ramC\|ram\[54\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[48\]\[10\] " "Latch ram1:ramC\|ram\[48\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[36\]\[10\] " "Latch ram1:ramC\|ram\[36\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[32\]\[10\] " "Latch ram1:ramC\|ram\[32\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[52\]\[10\] " "Latch ram1:ramC\|ram\[52\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[51\]\[10\] " "Latch ram1:ramC\|ram\[51\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[39\]\[10\] " "Latch ram1:ramC\|ram\[39\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[35\]\[10\] " "Latch ram1:ramC\|ram\[35\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[55\]\[10\] " "Latch ram1:ramC\|ram\[55\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[26\]\[10\] " "Latch ram1:ramC\|ram\[26\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[11\]\[10\] " "Latch ram1:ramC\|ram\[11\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[10\]\[10\] " "Latch ram1:ramC\|ram\[10\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[27\]\[10\] " "Latch ram1:ramC\|ram\[27\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[28\]\[10\] " "Latch ram1:ramC\|ram\[28\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[13\]\[10\] " "Latch ram1:ramC\|ram\[13\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[12\]\[10\] " "Latch ram1:ramC\|ram\[12\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[29\]\[10\] " "Latch ram1:ramC\|ram\[29\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[24\]\[10\] " "Latch ram1:ramC\|ram\[24\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[9\]\[10\] " "Latch ram1:ramC\|ram\[9\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[8\]\[10\] " "Latch ram1:ramC\|ram\[8\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[25\]\[10\] " "Latch ram1:ramC\|ram\[25\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[30\]\[10\] " "Latch ram1:ramC\|ram\[30\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[15\]\[10\] " "Latch ram1:ramC\|ram\[15\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[14\]\[10\] " "Latch ram1:ramC\|ram\[14\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[31\]\[10\] " "Latch ram1:ramC\|ram\[31\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[20\]\[10\] " "Latch ram1:ramC\|ram\[20\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[6\]\[10\] " "Latch ram1:ramC\|ram\[6\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[4\]\[10\] " "Latch ram1:ramC\|ram\[4\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[22\]\[10\] " "Latch ram1:ramC\|ram\[22\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[17\]\[10\] " "Latch ram1:ramC\|ram\[17\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[3\]\[10\] " "Latch ram1:ramC\|ram\[3\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[1\]\[10\] " "Latch ram1:ramC\|ram\[1\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[19\]\[10\] " "Latch ram1:ramC\|ram\[19\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[16\]\[10\] " "Latch ram1:ramC\|ram\[16\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[2\]\[10\] " "Latch ram1:ramC\|ram\[2\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[0\]\[10\] " "Latch ram1:ramC\|ram\[0\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[18\]\[10\] " "Latch ram1:ramC\|ram\[18\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[21\]\[10\] " "Latch ram1:ramC\|ram\[21\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[7\]\[10\] " "Latch ram1:ramC\|ram\[7\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[5\]\[10\] " "Latch ram1:ramC\|ram\[5\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[23\]\[10\] " "Latch ram1:ramC\|ram\[23\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[60\]\[10\] " "Latch ram1:ramC\|ram\[60\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[46\]\[10\] " "Latch ram1:ramC\|ram\[46\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[44\]\[10\] " "Latch ram1:ramC\|ram\[44\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[62\]\[10\] " "Latch ram1:ramC\|ram\[62\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[57\]\[10\] " "Latch ram1:ramC\|ram\[57\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[43\]\[10\] " "Latch ram1:ramC\|ram\[43\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[41\]\[10\] " "Latch ram1:ramC\|ram\[41\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[59\]\[10\] " "Latch ram1:ramC\|ram\[59\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[56\]\[10\] " "Latch ram1:ramC\|ram\[56\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[42\]\[10\] " "Latch ram1:ramC\|ram\[42\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[40\]\[10\] " "Latch ram1:ramC\|ram\[40\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[58\]\[10\] " "Latch ram1:ramC\|ram\[58\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[61\]\[10\] " "Latch ram1:ramC\|ram\[61\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[47\]\[10\] " "Latch ram1:ramC\|ram\[47\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[45\]\[10\] " "Latch ram1:ramC\|ram\[45\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[63\]\[10\] " "Latch ram1:ramC\|ram\[63\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[50\]\[11\] " "Latch ram1:ramC\|ram\[50\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[19\]\[11\] " "Latch ram1:ramC\|ram\[19\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[18\]\[11\] " "Latch ram1:ramC\|ram\[18\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[51\]\[11\] " "Latch ram1:ramC\|ram\[51\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[52\]\[11\] " "Latch ram1:ramC\|ram\[52\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[21\]\[11\] " "Latch ram1:ramC\|ram\[21\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[20\]\[11\] " "Latch ram1:ramC\|ram\[20\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[53\]\[11\] " "Latch ram1:ramC\|ram\[53\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[48\]\[11\] " "Latch ram1:ramC\|ram\[48\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[17\]\[11\] " "Latch ram1:ramC\|ram\[17\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[16\]\[11\] " "Latch ram1:ramC\|ram\[16\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[49\]\[11\] " "Latch ram1:ramC\|ram\[49\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[54\]\[11\] " "Latch ram1:ramC\|ram\[54\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[23\]\[11\] " "Latch ram1:ramC\|ram\[23\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[22\]\[11\] " "Latch ram1:ramC\|ram\[22\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[55\]\[11\] " "Latch ram1:ramC\|ram\[55\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[44\]\[11\] " "Latch ram1:ramC\|ram\[44\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[14\]\[11\] " "Latch ram1:ramC\|ram\[14\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[12\]\[11\] " "Latch ram1:ramC\|ram\[12\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[46\]\[11\] " "Latch ram1:ramC\|ram\[46\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[41\]\[11\] " "Latch ram1:ramC\|ram\[41\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[11\]\[11\] " "Latch ram1:ramC\|ram\[11\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[9\]\[11\] " "Latch ram1:ramC\|ram\[9\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[43\]\[11\] " "Latch ram1:ramC\|ram\[43\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[40\]\[11\] " "Latch ram1:ramC\|ram\[40\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[10\]\[11\] " "Latch ram1:ramC\|ram\[10\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[8\]\[11\] " "Latch ram1:ramC\|ram\[8\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[42\]\[11\] " "Latch ram1:ramC\|ram\[42\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[45\]\[11\] " "Latch ram1:ramC\|ram\[45\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[15\]\[11\] " "Latch ram1:ramC\|ram\[15\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[13\]\[11\] " "Latch ram1:ramC\|ram\[13\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[47\]\[11\] " "Latch ram1:ramC\|ram\[47\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[33\]\[11\] " "Latch ram1:ramC\|ram\[33\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[5\]\[11\] " "Latch ram1:ramC\|ram\[5\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[1\]\[11\] " "Latch ram1:ramC\|ram\[1\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[37\]\[11\] " "Latch ram1:ramC\|ram\[37\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[34\]\[11\] " "Latch ram1:ramC\|ram\[34\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[6\]\[11\] " "Latch ram1:ramC\|ram\[6\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[2\]\[11\] " "Latch ram1:ramC\|ram\[2\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[38\]\[11\] " "Latch ram1:ramC\|ram\[38\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[32\]\[11\] " "Latch ram1:ramC\|ram\[32\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[4\]\[11\] " "Latch ram1:ramC\|ram\[4\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[0\]\[11\] " "Latch ram1:ramC\|ram\[0\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[36\]\[11\] " "Latch ram1:ramC\|ram\[36\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[35\]\[11\] " "Latch ram1:ramC\|ram\[35\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[7\]\[11\] " "Latch ram1:ramC\|ram\[7\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[3\]\[11\] " "Latch ram1:ramC\|ram\[3\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[39\]\[11\] " "Latch ram1:ramC\|ram\[39\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[57\]\[11\] " "Latch ram1:ramC\|ram\[57\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[29\]\[11\] " "Latch ram1:ramC\|ram\[29\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[25\]\[11\] " "Latch ram1:ramC\|ram\[25\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[61\]\[11\] " "Latch ram1:ramC\|ram\[61\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[58\]\[11\] " "Latch ram1:ramC\|ram\[58\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[30\]\[11\] " "Latch ram1:ramC\|ram\[30\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[26\]\[11\] " "Latch ram1:ramC\|ram\[26\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[62\]\[11\] " "Latch ram1:ramC\|ram\[62\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[56\]\[11\] " "Latch ram1:ramC\|ram\[56\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[28\]\[11\] " "Latch ram1:ramC\|ram\[28\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[24\]\[11\] " "Latch ram1:ramC\|ram\[24\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[60\]\[11\] " "Latch ram1:ramC\|ram\[60\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[59\]\[11\] " "Latch ram1:ramC\|ram\[59\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[31\]\[11\] " "Latch ram1:ramC\|ram\[31\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[27\]\[11\] " "Latch ram1:ramC\|ram\[27\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[63\]\[11\] " "Latch ram1:ramC\|ram\[63\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[50\]\[14\] " "Latch ram1:ramC\|ram\[50\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[19\]\[14\] " "Latch ram1:ramC\|ram\[19\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[18\]\[14\] " "Latch ram1:ramC\|ram\[18\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[51\]\[14\] " "Latch ram1:ramC\|ram\[51\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[52\]\[14\] " "Latch ram1:ramC\|ram\[52\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[21\]\[14\] " "Latch ram1:ramC\|ram\[21\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[20\]\[14\] " "Latch ram1:ramC\|ram\[20\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[53\]\[14\] " "Latch ram1:ramC\|ram\[53\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[48\]\[14\] " "Latch ram1:ramC\|ram\[48\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[17\]\[14\] " "Latch ram1:ramC\|ram\[17\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[16\]\[14\] " "Latch ram1:ramC\|ram\[16\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[49\]\[14\] " "Latch ram1:ramC\|ram\[49\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[54\]\[14\] " "Latch ram1:ramC\|ram\[54\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[23\]\[14\] " "Latch ram1:ramC\|ram\[23\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[22\]\[14\] " "Latch ram1:ramC\|ram\[22\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[55\]\[14\] " "Latch ram1:ramC\|ram\[55\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[44\]\[14\] " "Latch ram1:ramC\|ram\[44\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[14\]\[14\] " "Latch ram1:ramC\|ram\[14\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[12\]\[14\] " "Latch ram1:ramC\|ram\[12\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[46\]\[14\] " "Latch ram1:ramC\|ram\[46\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[41\]\[14\] " "Latch ram1:ramC\|ram\[41\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[11\]\[14\] " "Latch ram1:ramC\|ram\[11\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[9\]\[14\] " "Latch ram1:ramC\|ram\[9\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[43\]\[14\] " "Latch ram1:ramC\|ram\[43\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[40\]\[14\] " "Latch ram1:ramC\|ram\[40\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[10\]\[14\] " "Latch ram1:ramC\|ram\[10\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[8\]\[14\] " "Latch ram1:ramC\|ram\[8\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[42\]\[14\] " "Latch ram1:ramC\|ram\[42\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[45\]\[14\] " "Latch ram1:ramC\|ram\[45\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[15\]\[14\] " "Latch ram1:ramC\|ram\[15\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[13\]\[14\] " "Latch ram1:ramC\|ram\[13\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[47\]\[14\] " "Latch ram1:ramC\|ram\[47\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[33\]\[14\] " "Latch ram1:ramC\|ram\[33\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[5\]\[14\] " "Latch ram1:ramC\|ram\[5\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[1\]\[14\] " "Latch ram1:ramC\|ram\[1\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[37\]\[14\] " "Latch ram1:ramC\|ram\[37\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[34\]\[14\] " "Latch ram1:ramC\|ram\[34\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[6\]\[14\] " "Latch ram1:ramC\|ram\[6\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[2\]\[14\] " "Latch ram1:ramC\|ram\[2\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[38\]\[14\] " "Latch ram1:ramC\|ram\[38\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[32\]\[14\] " "Latch ram1:ramC\|ram\[32\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[4\]\[14\] " "Latch ram1:ramC\|ram\[4\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[0\]\[14\] " "Latch ram1:ramC\|ram\[0\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[36\]\[14\] " "Latch ram1:ramC\|ram\[36\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[35\]\[14\] " "Latch ram1:ramC\|ram\[35\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[7\]\[14\] " "Latch ram1:ramC\|ram\[7\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[3\]\[14\] " "Latch ram1:ramC\|ram\[3\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[39\]\[14\] " "Latch ram1:ramC\|ram\[39\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[57\]\[14\] " "Latch ram1:ramC\|ram\[57\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[29\]\[14\] " "Latch ram1:ramC\|ram\[29\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[25\]\[14\] " "Latch ram1:ramC\|ram\[25\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[61\]\[14\] " "Latch ram1:ramC\|ram\[61\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[58\]\[14\] " "Latch ram1:ramC\|ram\[58\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[30\]\[14\] " "Latch ram1:ramC\|ram\[30\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[26\]\[14\] " "Latch ram1:ramC\|ram\[26\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[62\]\[14\] " "Latch ram1:ramC\|ram\[62\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[56\]\[14\] " "Latch ram1:ramC\|ram\[56\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[28\]\[14\] " "Latch ram1:ramC\|ram\[28\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[24\]\[14\] " "Latch ram1:ramC\|ram\[24\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[60\]\[14\] " "Latch ram1:ramC\|ram\[60\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[59\]\[14\] " "Latch ram1:ramC\|ram\[59\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[31\]\[14\] " "Latch ram1:ramC\|ram\[31\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[27\]\[14\] " "Latch ram1:ramC\|ram\[27\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[63\]\[14\] " "Latch ram1:ramC\|ram\[63\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[49\]\[15\] " "Latch ram1:ramC\|ram\[49\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[37\]\[15\] " "Latch ram1:ramC\|ram\[37\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[33\]\[15\] " "Latch ram1:ramC\|ram\[33\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[53\]\[15\] " "Latch ram1:ramC\|ram\[53\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[50\]\[15\] " "Latch ram1:ramC\|ram\[50\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[38\]\[15\] " "Latch ram1:ramC\|ram\[38\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[34\]\[15\] " "Latch ram1:ramC\|ram\[34\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[54\]\[15\] " "Latch ram1:ramC\|ram\[54\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[48\]\[15\] " "Latch ram1:ramC\|ram\[48\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[36\]\[15\] " "Latch ram1:ramC\|ram\[36\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[32\]\[15\] " "Latch ram1:ramC\|ram\[32\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[52\]\[15\] " "Latch ram1:ramC\|ram\[52\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[51\]\[15\] " "Latch ram1:ramC\|ram\[51\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[39\]\[15\] " "Latch ram1:ramC\|ram\[39\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[35\]\[15\] " "Latch ram1:ramC\|ram\[35\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[55\]\[15\] " "Latch ram1:ramC\|ram\[55\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[26\]\[15\] " "Latch ram1:ramC\|ram\[26\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[11\]\[15\] " "Latch ram1:ramC\|ram\[11\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[10\]\[15\] " "Latch ram1:ramC\|ram\[10\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880148 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[27\]\[15\] " "Latch ram1:ramC\|ram\[27\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[28\]\[15\] " "Latch ram1:ramC\|ram\[28\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[13\]\[15\] " "Latch ram1:ramC\|ram\[13\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[12\]\[15\] " "Latch ram1:ramC\|ram\[12\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[29\]\[15\] " "Latch ram1:ramC\|ram\[29\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[24\]\[15\] " "Latch ram1:ramC\|ram\[24\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[9\]\[15\] " "Latch ram1:ramC\|ram\[9\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[8\]\[15\] " "Latch ram1:ramC\|ram\[8\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[25\]\[15\] " "Latch ram1:ramC\|ram\[25\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[30\]\[15\] " "Latch ram1:ramC\|ram\[30\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[15\]\[15\] " "Latch ram1:ramC\|ram\[15\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[14\]\[15\] " "Latch ram1:ramC\|ram\[14\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[31\]\[15\] " "Latch ram1:ramC\|ram\[31\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[20\]\[15\] " "Latch ram1:ramC\|ram\[20\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[6\]\[15\] " "Latch ram1:ramC\|ram\[6\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[4\]\[15\] " "Latch ram1:ramC\|ram\[4\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[22\]\[15\] " "Latch ram1:ramC\|ram\[22\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[17\]\[15\] " "Latch ram1:ramC\|ram\[17\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[3\]\[15\] " "Latch ram1:ramC\|ram\[3\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[1\]\[15\] " "Latch ram1:ramC\|ram\[1\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[19\]\[15\] " "Latch ram1:ramC\|ram\[19\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[16\]\[15\] " "Latch ram1:ramC\|ram\[16\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[2\]\[15\] " "Latch ram1:ramC\|ram\[2\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[0\]\[15\] " "Latch ram1:ramC\|ram\[0\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[18\]\[15\] " "Latch ram1:ramC\|ram\[18\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[21\]\[15\] " "Latch ram1:ramC\|ram\[21\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[7\]\[15\] " "Latch ram1:ramC\|ram\[7\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[5\]\[15\] " "Latch ram1:ramC\|ram\[5\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[23\]\[15\] " "Latch ram1:ramC\|ram\[23\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[60\]\[15\] " "Latch ram1:ramC\|ram\[60\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[46\]\[15\] " "Latch ram1:ramC\|ram\[46\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[44\]\[15\] " "Latch ram1:ramC\|ram\[44\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[62\]\[15\] " "Latch ram1:ramC\|ram\[62\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[57\]\[15\] " "Latch ram1:ramC\|ram\[57\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[43\]\[15\] " "Latch ram1:ramC\|ram\[43\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[41\]\[15\] " "Latch ram1:ramC\|ram\[41\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[59\]\[15\] " "Latch ram1:ramC\|ram\[59\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[56\]\[15\] " "Latch ram1:ramC\|ram\[56\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[42\]\[15\] " "Latch ram1:ramC\|ram\[42\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[40\]\[15\] " "Latch ram1:ramC\|ram\[40\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[58\]\[15\] " "Latch ram1:ramC\|ram\[58\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[61\]\[15\] " "Latch ram1:ramC\|ram\[61\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[47\]\[15\] " "Latch ram1:ramC\|ram\[47\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[45\]\[15\] " "Latch ram1:ramC\|ram\[45\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[63\]\[15\] " "Latch ram1:ramC\|ram\[63\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[28\]\[12\] " "Latch ram1:ramC\|ram\[28\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[22\]\[12\] " "Latch ram1:ramC\|ram\[22\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[20\]\[12\] " "Latch ram1:ramC\|ram\[20\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[30\]\[12\] " "Latch ram1:ramC\|ram\[30\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[25\]\[12\] " "Latch ram1:ramC\|ram\[25\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[19\]\[12\] " "Latch ram1:ramC\|ram\[19\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[17\]\[12\] " "Latch ram1:ramC\|ram\[17\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[27\]\[12\] " "Latch ram1:ramC\|ram\[27\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[24\]\[12\] " "Latch ram1:ramC\|ram\[24\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[18\]\[12\] " "Latch ram1:ramC\|ram\[18\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[16\]\[12\] " "Latch ram1:ramC\|ram\[16\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[26\]\[12\] " "Latch ram1:ramC\|ram\[26\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[29\]\[12\] " "Latch ram1:ramC\|ram\[29\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[23\]\[12\] " "Latch ram1:ramC\|ram\[23\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[21\]\[12\] " "Latch ram1:ramC\|ram\[21\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[31\]\[12\] " "Latch ram1:ramC\|ram\[31\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880158 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[41\]\[12\] " "Latch ram1:ramC\|ram\[41\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880161 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[37\]\[12\] " "Latch ram1:ramC\|ram\[37\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880161 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[33\]\[12\] " "Latch ram1:ramC\|ram\[33\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880161 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[45\]\[12\] " "Latch ram1:ramC\|ram\[45\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880161 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[42\]\[12\] " "Latch ram1:ramC\|ram\[42\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880161 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[38\]\[12\] " "Latch ram1:ramC\|ram\[38\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880161 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[34\]\[12\] " "Latch ram1:ramC\|ram\[34\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880161 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[46\]\[12\] " "Latch ram1:ramC\|ram\[46\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880161 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[40\]\[12\] " "Latch ram1:ramC\|ram\[40\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880161 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[36\]\[12\] " "Latch ram1:ramC\|ram\[36\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880161 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[32\]\[12\] " "Latch ram1:ramC\|ram\[32\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880161 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[44\]\[12\] " "Latch ram1:ramC\|ram\[44\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880161 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[43\]\[12\] " "Latch ram1:ramC\|ram\[43\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880161 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[39\]\[12\] " "Latch ram1:ramC\|ram\[39\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880161 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[35\]\[12\] " "Latch ram1:ramC\|ram\[35\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880161 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[47\]\[12\] " "Latch ram1:ramC\|ram\[47\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880161 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[10\]\[12\] " "Latch ram1:ramC\|ram\[10\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880161 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[3\]\[12\] " "Latch ram1:ramC\|ram\[3\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880161 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[2\]\[12\] " "Latch ram1:ramC\|ram\[2\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880161 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[11\]\[12\] " "Latch ram1:ramC\|ram\[11\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880162 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[12\]\[12\] " "Latch ram1:ramC\|ram\[12\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880162 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[5\]\[12\] " "Latch ram1:ramC\|ram\[5\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880162 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[4\]\[12\] " "Latch ram1:ramC\|ram\[4\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880162 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[13\]\[12\] " "Latch ram1:ramC\|ram\[13\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880162 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[8\]\[12\] " "Latch ram1:ramC\|ram\[8\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880162 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[1\]\[12\] " "Latch ram1:ramC\|ram\[1\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880162 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[0\]\[12\] " "Latch ram1:ramC\|ram\[0\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880162 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[9\]\[12\] " "Latch ram1:ramC\|ram\[9\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880162 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[14\]\[12\] " "Latch ram1:ramC\|ram\[14\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880162 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[7\]\[12\] " "Latch ram1:ramC\|ram\[7\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880162 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[6\]\[12\] " "Latch ram1:ramC\|ram\[6\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880162 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[15\]\[12\] " "Latch ram1:ramC\|ram\[15\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880162 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[58\]\[12\] " "Latch ram1:ramC\|ram\[58\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880162 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[51\]\[12\] " "Latch ram1:ramC\|ram\[51\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880162 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[50\]\[12\] " "Latch ram1:ramC\|ram\[50\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880162 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[59\]\[12\] " "Latch ram1:ramC\|ram\[59\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880162 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[60\]\[12\] " "Latch ram1:ramC\|ram\[60\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880162 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[53\]\[12\] " "Latch ram1:ramC\|ram\[53\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880162 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[52\]\[12\] " "Latch ram1:ramC\|ram\[52\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880162 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[61\]\[12\] " "Latch ram1:ramC\|ram\[61\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[56\]\[12\] " "Latch ram1:ramC\|ram\[56\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[49\]\[12\] " "Latch ram1:ramC\|ram\[49\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[48\]\[12\] " "Latch ram1:ramC\|ram\[48\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[57\]\[12\] " "Latch ram1:ramC\|ram\[57\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[62\]\[12\] " "Latch ram1:ramC\|ram\[62\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[55\]\[12\] " "Latch ram1:ramC\|ram\[55\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[54\]\[12\] " "Latch ram1:ramC\|ram\[54\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[63\]\[12\] " "Latch ram1:ramC\|ram\[63\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[28\]\[13\] " "Latch ram1:ramC\|ram\[28\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[22\]\[13\] " "Latch ram1:ramC\|ram\[22\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[20\]\[13\] " "Latch ram1:ramC\|ram\[20\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[30\]\[13\] " "Latch ram1:ramC\|ram\[30\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[25\]\[13\] " "Latch ram1:ramC\|ram\[25\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[19\]\[13\] " "Latch ram1:ramC\|ram\[19\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[17\]\[13\] " "Latch ram1:ramC\|ram\[17\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[27\]\[13\] " "Latch ram1:ramC\|ram\[27\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[24\]\[13\] " "Latch ram1:ramC\|ram\[24\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[18\]\[13\] " "Latch ram1:ramC\|ram\[18\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[16\]\[13\] " "Latch ram1:ramC\|ram\[16\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[26\]\[13\] " "Latch ram1:ramC\|ram\[26\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[29\]\[13\] " "Latch ram1:ramC\|ram\[29\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[23\]\[13\] " "Latch ram1:ramC\|ram\[23\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[21\]\[13\] " "Latch ram1:ramC\|ram\[21\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[31\]\[13\] " "Latch ram1:ramC\|ram\[31\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[41\]\[13\] " "Latch ram1:ramC\|ram\[41\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[37\]\[13\] " "Latch ram1:ramC\|ram\[37\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[33\]\[13\] " "Latch ram1:ramC\|ram\[33\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[45\]\[13\] " "Latch ram1:ramC\|ram\[45\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[42\]\[13\] " "Latch ram1:ramC\|ram\[42\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[38\]\[13\] " "Latch ram1:ramC\|ram\[38\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[34\]\[13\] " "Latch ram1:ramC\|ram\[34\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[46\]\[13\] " "Latch ram1:ramC\|ram\[46\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[40\]\[13\] " "Latch ram1:ramC\|ram\[40\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[36\]\[13\] " "Latch ram1:ramC\|ram\[36\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[32\]\[13\] " "Latch ram1:ramC\|ram\[32\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[44\]\[13\] " "Latch ram1:ramC\|ram\[44\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[43\]\[13\] " "Latch ram1:ramC\|ram\[43\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[39\]\[13\] " "Latch ram1:ramC\|ram\[39\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[35\]\[13\] " "Latch ram1:ramC\|ram\[35\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[47\]\[13\] " "Latch ram1:ramC\|ram\[47\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[10\]\[13\] " "Latch ram1:ramC\|ram\[10\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[3\]\[13\] " "Latch ram1:ramC\|ram\[3\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[2\]\[13\] " "Latch ram1:ramC\|ram\[2\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[11\]\[13\] " "Latch ram1:ramC\|ram\[11\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[12\]\[13\] " "Latch ram1:ramC\|ram\[12\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[5\]\[13\] " "Latch ram1:ramC\|ram\[5\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[4\]\[13\] " "Latch ram1:ramC\|ram\[4\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[13\]\[13\] " "Latch ram1:ramC\|ram\[13\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[8\]\[13\] " "Latch ram1:ramC\|ram\[8\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[1\]\[13\] " "Latch ram1:ramC\|ram\[1\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[0\]\[13\] " "Latch ram1:ramC\|ram\[0\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[9\]\[13\] " "Latch ram1:ramC\|ram\[9\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[14\]\[13\] " "Latch ram1:ramC\|ram\[14\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[7\]\[13\] " "Latch ram1:ramC\|ram\[7\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[6\]\[13\] " "Latch ram1:ramC\|ram\[6\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[15\]\[13\] " "Latch ram1:ramC\|ram\[15\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_mux_sw " "Ports D and ENA on the latch are fed by the same signal mem_mux_sw" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[58\]\[13\] " "Latch ram1:ramC\|ram\[58\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[51\]\[13\] " "Latch ram1:ramC\|ram\[51\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[50\]\[13\] " "Latch ram1:ramC\|ram\[50\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[59\]\[13\] " "Latch ram1:ramC\|ram\[59\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[60\]\[13\] " "Latch ram1:ramC\|ram\[60\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[53\]\[13\] " "Latch ram1:ramC\|ram\[53\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[52\]\[13\] " "Latch ram1:ramC\|ram\[52\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[61\]\[13\] " "Latch ram1:ramC\|ram\[61\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[56\]\[13\] " "Latch ram1:ramC\|ram\[56\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[49\]\[13\] " "Latch ram1:ramC\|ram\[49\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[48\]\[13\] " "Latch ram1:ramC\|ram\[48\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[57\]\[13\] " "Latch ram1:ramC\|ram\[57\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[62\]\[13\] " "Latch ram1:ramC\|ram\[62\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[55\]\[13\] " "Latch ram1:ramC\|ram\[55\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[54\]\[13\] " "Latch ram1:ramC\|ram\[54\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1:ramC\|ram\[63\]\[13\] " "Latch ram1:ramC\|ram\[63\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703237880163 ""}  } { { "ram1.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703237880163 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703237880403 "|CPU_ON_DE0|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703237880403 "|CPU_ON_DE0|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703237880403 "|CPU_ON_DE0|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703237880403 "|CPU_ON_DE0|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703237880403 "|CPU_ON_DE0|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703237880403 "|CPU_ON_DE0|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703237880403 "|CPU_ON_DE0|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703237880403 "|CPU_ON_DE0|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703237880403 "|CPU_ON_DE0|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703237880403 "|CPU_ON_DE0|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703237880403 "|CPU_ON_DE0|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703237880403 "|CPU_ON_DE0|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703237880403 "|CPU_ON_DE0|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703237880403 "|CPU_ON_DE0|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703237880403 "|CPU_ON_DE0|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703237880403 "|CPU_ON_DE0|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[6\] GND " "Pin \"led\[6\]\" is stuck at GND" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703237880403 "|CPU_ON_DE0|led[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[7\] GND " "Pin \"led\[7\]\" is stuck at GND" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703237880403 "|CPU_ON_DE0|led[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[8\] GND " "Pin \"led\[8\]\" is stuck at GND" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703237880403 "|CPU_ON_DE0|led[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[9\] GND " "Pin \"led\[9\]\" is stuck at GND" {  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/A610/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703237880403 "|CPU_ON_DE0|led[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1703237880403 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1703237880488 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1703237881799 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1703237881956 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703237881956 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2123 " "Implemented 2123 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1703237882009 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1703237882009 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2076 " "Implemented 2076 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1703237882009 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1703237882009 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2090 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2090 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4642 " "Peak virtual memory: 4642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1703237882056 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 22 17:38:02 2023 " "Processing ended: Fri Dec 22 17:38:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1703237882056 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1703237882056 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1703237882056 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1703237882056 ""}
