<h1 id="id-2019-08-04Progress:-Highlights:"><em><strong><span class="legacy-color-text-blue4"><u>Highlights:</u></span></strong></em></h1><ol><li>Symphony <span class="legacy-color-text-default"><strong>RTL only bugs</strong> s</span>tatistics in last week: <strong>Created=19 ( <span class="legacy-color-text-blue4">Multicast=1, CTL=3, </span><span class="legacy-color-text-blue4">AXI_ATU</span><span class="legacy-color-text-blue4">=12, Firewall=1, Multiwidth</span><span class="legacy-color-text-blue4">=2 </span>)</strong><strong>, Resolved=20, Updated=32.</strong></li><li>Symphony<strong> RTL only bugs open / in-progress Total = 27.</strong></li><li>Symphony <strong>RTL+DV bugs</strong> statistics in last week: <strong>Created=28, Resolved=31, Updated=47.</strong> Details at <a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=12000" rel="nofollow">https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=12000</a></li><li><strong>CTL Verification:</strong><ol><li>Finished both Splitting and Striping bring-up at CTL TB level. Now CTL verification move to NL level using AXI interfaces.</li><li>Following issues blocking the progress,<br/><ol><li>
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
</li></ol></li><li>Multiple bugs ping-pong between Design &amp; DV.. Found 3 new bugs</li></ol></li><li><strong>Maestro and Symphony TB Sync-Up:</strong><br/><ol><li>Worked with Benny in giving parameter list for VIP parameter generation</li><li>Improving tb wrapper to use new interface format and define system-verilog interface to instance and make the connections/names explicit.</li></ol></li><li><strong>PMA Verification:</strong><ol><li>Assemble the initial PMA test-bench as per test plan document at<strong><span class="legacy-color-text-blue4"> <span class="legacy-color-text-default"><span class="legacy-color-text-default"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16155060/PMA+Test+Plan+Native+Layer+Level" data-linked-resource-id="16155060" data-linked-resource-version="21" data-linked-resource-type="page">PMA Test Plan (Native Layer Level):</a></span></span></span></strong></li></ol></li><li><strong>Firewall Adapter:</strong><br/><ol><li>Enhanced the testplan as per the reviews given by the designers.</li><li>Generated customized user defined verilog tachl. </li><li>Filed a bug for interrupt signal going to x.</li></ol></li><li><strong>PMON</strong> + RAL verification is <strong>blocked</strong> by following JIRA,<ol><li>
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
</li></ol></li><li><strong>Multicast Adapter:</strong><ol><li>Multicast bringup test passing with specific configuration and trans=1. Test checked into regression.</li><li>Presented multicast test plan to Saad,John, Syed</li><li>Filed two JIRAs found during multicast bring up:<ol><li><p><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-1236" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-1236</a></p></li><li><p><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-1237" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-1237</a></p></li></ol></li></ol></li><li><strong>UN2N Adapter:</strong><ol><li>RTL_TOP assemble by EricT.</li><li>Started looking into TB infrastructure. Plan to reuse from CTL testbench. </li></ol></li><li><strong>DV Infrastructure:</strong><ol><li>TACHL Coverage:<br/><ol><li>Latest TACHL Coverage numbers <strong><span class="legacy-color-text-blue4">Statement &amp; Line = 80%; Branches = 61% Functions = 80%</span>. </strong>Details at <strong>&quot;<a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/index_tachl.html" rel="nofollow">http://dev.arteris.com/dv_reg_symphony/reports/index_tachl.html</a>&quot;</strong></li></ol></li><li>Sun-Grid-Engine:<ol><li><strong>
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
<br/></strong></li><li><strong>
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
<br/></strong></li><li><strong>
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
<br/></strong></li></ol></li><li>TACHL Compiler:<ol><li><strong>
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
<br/></strong></li></ol></li></ol></li><li><strong>Nightly Regressions:</strong><ol><li>Symphony nightly regression <strong>passing rate are 0% due to SGE issues</strong>.</li><li>Fixed top_smi fails in nightly regression (Vc_buff &amp; rand_configs). <a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-1220" rel="nofollow">SYM-1220</a></li></ol></li><li><strong>Miscellaneous items &amp; hiring:</strong><ol><li>Onsite interviews,<ol><li>Balaji &amp; Santosh.</li></ol></li><li>Offer Acceptance <ol><li><strong>Bill Chandler accepted the offer. He will be starting 8/12/2019</strong></li><li><strong>Santosh Ramu accepted the offer. He will be starting at around 9/9/2019</strong>.</li></ol></li><li>Sync-up meetings<ol><li>PMA test plan review meeting and bring-up status.</li><li>Multiple sync-up meetings with India team.</li><li>Multicast test plan review and bring-up progress.</li><li>DV team goals for next two weeks (sync-up individually).</li><li>DV infrastructure task and priorities.</li></ol></li></ol></li><li>Mentor license utilization live graph shown below is at <a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/grid_util/index.html" rel="nofollow">http://dev.arteris.com/dv_reg_symphony/reports/grid_util/index.html</a></li><li><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16159317/licenses.jpg?api=v2"></span></li></ol><p> </p><h1 id="id-2019-08-04Progress:-Details:"><em><strong><span class="legacy-color-text-blue4"><u>Details:</u></span></strong></em></h1><h2 style="margin-left: 30.0px;" id="id-2019-08-04Progress:-Blocker/CriticalIssues:Livelink&gt;&gt;&gt;ClickHere:"><u><strong>Blocker / Critical Issues: Live link &gt;&gt;&gt; <a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11812" rel="nofollow">Click Here</a></strong></u>:</h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16159317/blockers.jpg?api=v2"></span></p><h2 style="margin-left: 30.0px;" id="id-2019-08-04Progress:-BugsStatistics:Livelink&gt;&gt;&gt;ClickHere:"><u><strong>Bugs Statistics : Live link &gt;&gt;&gt; <a class="external-link" href="https://confluence.arteris.com/pages/viewpage.action?pageId=10390927" rel="nofollow">Click Here:</a></strong></u></h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16159317/bugs_table.jpg?api=v2"></span></p><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16159317/bugs_trend.jpg?api=v2"></span></p><p style="margin-left: 60.0px;"> </p><h2 style="margin-left: 30.0px;" id="id-2019-08-04Progress:-Symphonyregressiontrendanddetails:Livelink&gt;&gt;&gt;ClickHere:"><strong><u>Symphony regression trend and details: Live link &gt;&gt;&gt; <a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/" rel="nofollow">Click Here:</a></u></strong></h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16159317/regr.jpg?api=v2"></span></p><p style="margin-left: 60.0px;"> </p><h2 style="margin-left: 30.0px;" id="id-2019-08-04Progress:-LegatoTACHLCoverageDetails:Livelink&gt;&gt;&gt;ClickHere:"><strong><u>Legato TACHL Coverage Details: Live link &gt;&gt;&gt; <a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/index_tachl.html" rel="nofollow">Click Here</a>:</u></strong></h2><p style="margin-left: 90.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16159317/tachl_cov.jpg?api=v2"></span></p><h2 style="margin-left: 30.0px;" id="id-2019-08-04Progress:-FunctionalVerification:"><u><strong>Functional Verification:</strong></u></h2><ul><li style="list-style-type: none;background-image: none;"><ul><li><p>CTL Verification</p><ul><li><p>Blockers:</p><ul><li><p>SYM-1240: waiting for Eric to turn off read data interleaving, which was not yet in scope (targeted to be added to DV with VC support) but was enabled in RTL.</p></li></ul></li><li><p>filed: SYM-1218, SYM-1233, SYM-1235, SYM-1240</p></li><li><p>closed: SYM-1136, SYM-1172, SYM-1209, SYM-1217, SYM-1218, SYM-1233</p></li><li><p>updated async_adapter formal TB to new interfaces after breaking RTL change</p></li><li><p>fixed segfault, off-by-one, missing objection issues in CTL VIP</p></li><li><p>SYM-1233: exposed miscommunication with RTL about the nature of SPLIT_WRAP</p></li></ul></li><li><p>PMA Verification:</p><ul><li>Integrate the bench with PMA controller and Eric’s topology</li><li>Legato Modeling help to NCORE team.</li></ul></li><li>Maestro &amp; TB JSON and Wrapper:<ul><li>Worked with Benny in giving parameter list for VIP parameter generation</li><li>Improving tb wrapper to use new interface format and define system verilog interface to instance and make the connections/names explicit.</li></ul></li><li><p>Multicast:</p><ul><li>Multicast bringup test passing with specific configuration and trans=1. Test checked into regression.</li><li>Presented multicast test plan to Saad,John, Syed</li><li>Filed two JIRAs found during multicast bring up:</li><li><p><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-1236" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-1236</a> </p></li><li><p><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-1237" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-1237</a></p></li></ul></li><li><p><span class="legacy-color-text-blue1">Firewall Verification</span>:</p><ul><li>Enhanced the testplan as per the reviews given by the designers.</li><li>Generated customized user defined verilog tachl. </li><li>Developed more tachl files for the firewall UVM environment.</li><li>Filed a bug for interrupt signal going to x.</li><li>Able to run basic firewall UVM simulation without any tb issues.</li><li>JIRA:</li><ul><li>1154 - Firewall Integration into Symphony Verification Environment.</li><li>1229 - Interrupt signal going to x</li></ul></ul></li><li>Debug regression failures for axi4 P0 features.</li><li>Worked for adding AXI5 P0 features(trace, atomic access) into VIP(SYM-1170).</li><li>Updated axsize based comparison logic in AXI4 VIP.</li><li>Regression fail debug/TB-fixes/triage.</li><li>Work on AXI5 feature implementation. Added ‘trace’ feature in local. (1170)</li><li>JIRA</li><ul><li>1201 – debug/fix tb issue for Axi/Apb PC errors.</li><li>1204 – debug RTL issue</li><li>1205 – debug RTL issue</li><li>1208 – fix tb issue</li><li>1213 – debug RTL issue</li><li>1220 – debug/fix TB issue for top_smi</li><li>1221 – debug/fix tb issue</li><li>1175 – fix tb issue for top_atp</li><li>1224 – fix tb issue</li><li>1228 – debug RTL issue</li><li>1231 – fix tb/GLBL_TIMEOUT issue for PMON</li><li>1238 – debug RTL issue</li><li>1239 – debug RTL issue</li><li>1170 – AXI5 trace feature changes</li></ul></ul></li></ul><ul><li style="list-style-type: none;background-image: none;"><ul><li style="list-style-type: none;background-image: none;"><ul><li>1206: Bug jira for wrong axsize at target.</li><li>1207: Bug jira for undefined values at target  with top_axi_1x4_multicast config.</li><li>1212: Bug jira for read data len issue.</li><li>1214: Bug jira for tachl failure.</li><li>1219: Task jira for adding additional signal from AXI5 and AXI-stream into cpr file.</li><li>1222: Task jira for Update axsize based data comparison.</li><li>1223: Bug jira for wrong write conversion at target.</li></ul></li></ul></li></ul><ul><li style="list-style-type: none;background-image: none;"><ul><li><p>Regression triaging report from Archit (<strong>excellent work in keeping the close eye on regression failures</strong>). </p><p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16159317/regr_status.jpg?api=v2"></span><br/><br/></p></li></ul></li></ul><p style="margin-left: 30.0px;"><u><strong style="font-size: 20.0px;">Formal Verification</strong>:</u></p><ul><li style="list-style-type: none;background-image: none;"><ul><li><p>No progress this week.</p></li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-08-04Progress:-ToolDevelopment&amp;Support:"><u><strong>Tool Development &amp; Support</strong>:</u></h2><ul><li style="list-style-type: none;background-image: none;"><ul><li>Fixed top_smi fails in nightly regression (Vc_buff &amp; rand_configs). <a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-1220" rel="nofollow">SYM-1220</a></li><li>Symphony Jenkins build had some hiccups in terms of starting a build on SCM change &amp; cleaning out nightly repositories. Have made changes to fix them. From Thursday afternoon till Friday I didn’t see any unexpected behavior.</li><li><a class="external-link" href="https://arterisip.atlassian.net/browse/TACHL-74" rel="nofollow">TACHL-74</a> : Changes in runsim to support changes made by Dan in tachl-report tool. Did a manual merge over the past week regression to verify the functionality. Works as expected.</li><li><a class="external-link" href="https://arterisip.atlassian.net/browse/TACHL-71" rel="nofollow">TACHL-71</a> : Spoke with Chandra and provided all the hooks for testing his changes. We found a way to pass the lodash library as a -j option. Running regressions before pushing the changes.</li><li>Debugged runsim regression failures due to JS Stack memory issue, had to refactor code &amp; increase the memory buffer limit for runsim. (Has been running fine for a week since then)</li><li>Working with Ailyn on infrastructure needs. (Her progress)</li><ul><li>Added RAL_GEN flow as it was discussed earlier <a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-1194" rel="nofollow">SYM-1194</a>. Will make revisions next week as per the real flow.</li><li>Added Consolidated Tachl Merge <a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-1234" rel="nofollow">SYM-1234</a> (Page will be live with modifications by evening): <a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/index_tachl.html" rel="nofollow">http://dev.arteris.com/dv_reg_symphony/reports/index_tachl.html</a></li><li>Other changes in runsim. <a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-1152" rel="nofollow">SYM-1152</a>, <a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-1216" rel="nofollow">SYM-1216</a></li></ul><li>Tachl coverage for randomized failings (SYM-1152).</li><li>Changing grep error parsing organization (SYM-1216). Goal is to finish today.</li><li>Adding consolidated merged tachl coverage graph and table in symphony dashboard (SYM-1234). Goal is to finish early next week</li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-08-04Progress:-Miscellaneousitems:"><u><strong>Miscellaneous items</strong></u>:</h2><ul><li style="list-style-type: none;background-image: none;"><ul><li>Onsite interviews,<ol><li>Balaji &amp; Santosh.</li></ol></li><li>Offer Acceptance <ol><li><strong>Bill Chandler accepted the offer. He will be starting 8/12/2019</strong></li><li><strong>Santosh Ramu accepted the offer. He will be starting at around 9/9/2019</strong>.</li></ol></li><li>Sync-up meetings<ol><li>PMA test plan review meeting and bring-up status.</li><li>Multiple sync-up meetings with India team.</li><li>Multicast test plan review and bring-up progress.</li><li>DV team goals for next two weeks (sync-up individually).</li><li>DV infrastructure task and priorities.</li></ol></li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-08-04Progress:-Travel/Vacation:"><strong><u>Travel / Vacation</u></strong>:</h2><ul><li style="list-style-type: none;background-image: none;"><ul><li>Saad – PTO: 8/5 to 8/16.</li><li>Andrew – PTO 8/19.</li><li>Aniq – PTO 8/9, 8/19 to 8/23</li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-08-04Progress:-LegatoDeliveryStatus:"><u><strong>Legato Delivery Status:</strong></u></h2><p style="margin-left: 30.0px;"><u><strong><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" src="https://arterisip.atlassian.net/wiki/download/attachments/16159317/legato_status.jpg?api=v2"></span><br/></strong></u></p><p class="MsoNormal"> </p>