<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="pRACT2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="P2EJ1a_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="P2EJ1a_tb_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="p2ej1a.vhf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1603880211" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1603880211">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1603880211" xil_pn:in_ck="-8387677894554369030" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1603880211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../../../../Downloads/Testbench 2/p2ej1a_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1603880211" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8179391054305765684" xil_pn:start_ts="1603880211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603880504" xil_pn:in_ck="8372041645671504012" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8567679598349592596" xil_pn:start_ts="1603880502">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="p2ej1a.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1603880213" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7857121420755901568" xil_pn:start_ts="1603880213">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603880504" xil_pn:in_ck="-3527134528008059217" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1603880504">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../../../../Downloads/Testbench 2/p2ej1a_tb.vhd"/>
      <outfile xil_pn:name="p2ej1a.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1603880511" xil_pn:in_ck="-3527134528008059217" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1838861548915180161" xil_pn:start_ts="1603880504">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603880492" xil_pn:in_ck="-220893354850948409" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4136711040242693772" xil_pn:start_ts="1603880492">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForced"/>
      <outfile xil_pn:name="P2EJ1a_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
