
STM32_Nucleo_F103RB_MPU9250.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e73c  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000700  0800e850  0800e850  0001e850  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ef50  0800ef50  000200a8  2**0
                  CONTENTS
  4 .ARM          00000000  0800ef50  0800ef50  000200a8  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800ef50  0800ef50  000200a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ef50  0800ef50  0001ef50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ef54  0800ef54  0001ef54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a8  20000000  0800ef58  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003534  200000a8  0800f000  000200a8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200035dc  0800f000  000235dc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014f8b  00000000  00000000  000200d1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000033d5  00000000  00000000  0003505c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000fc8  00000000  00000000  00038438  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000e30  00000000  00000000  00039400  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00016846  00000000  00000000  0003a230  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000effc  00000000  00000000  00050a76  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00076a9a  00000000  00000000  0005fa72  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000d650c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004a50  00000000  00000000  000d6588  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200000a8 	.word	0x200000a8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800e834 	.word	0x0800e834

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200000ac 	.word	0x200000ac
 800014c:	0800e834 	.word	0x0800e834

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800028e:	f1a4 0401 	sub.w	r4, r4, #1
 8000292:	d1e9      	bne.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpun>:
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d102      	bne.n	8000a0c <__aeabi_dcmpun+0x10>
 8000a06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0a:	d10a      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x20>
 8000a16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1a:	d102      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a1c:	f04f 0000 	mov.w	r0, #0
 8000a20:	4770      	bx	lr
 8000a22:	f04f 0001 	mov.w	r0, #1
 8000a26:	4770      	bx	lr

08000a28 <__aeabi_d2iz>:
 8000a28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a2c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a30:	d215      	bcs.n	8000a5e <__aeabi_d2iz+0x36>
 8000a32:	d511      	bpl.n	8000a58 <__aeabi_d2iz+0x30>
 8000a34:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a38:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a3c:	d912      	bls.n	8000a64 <__aeabi_d2iz+0x3c>
 8000a3e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a42:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a46:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a4a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a52:	bf18      	it	ne
 8000a54:	4240      	negne	r0, r0
 8000a56:	4770      	bx	lr
 8000a58:	f04f 0000 	mov.w	r0, #0
 8000a5c:	4770      	bx	lr
 8000a5e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a62:	d105      	bne.n	8000a70 <__aeabi_d2iz+0x48>
 8000a64:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a68:	bf08      	it	eq
 8000a6a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a6e:	4770      	bx	lr
 8000a70:	f04f 0000 	mov.w	r0, #0
 8000a74:	4770      	bx	lr
 8000a76:	bf00      	nop

08000a78 <__aeabi_d2f>:
 8000a78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a7c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a80:	bf24      	itt	cs
 8000a82:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a86:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a8a:	d90d      	bls.n	8000aa8 <__aeabi_d2f+0x30>
 8000a8c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a90:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a94:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a98:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a9c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aa0:	bf08      	it	eq
 8000aa2:	f020 0001 	biceq.w	r0, r0, #1
 8000aa6:	4770      	bx	lr
 8000aa8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000aac:	d121      	bne.n	8000af2 <__aeabi_d2f+0x7a>
 8000aae:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ab2:	bfbc      	itt	lt
 8000ab4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ab8:	4770      	bxlt	lr
 8000aba:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000abe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ac2:	f1c2 0218 	rsb	r2, r2, #24
 8000ac6:	f1c2 0c20 	rsb	ip, r2, #32
 8000aca:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ace:	fa20 f002 	lsr.w	r0, r0, r2
 8000ad2:	bf18      	it	ne
 8000ad4:	f040 0001 	orrne.w	r0, r0, #1
 8000ad8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000adc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ae0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ae4:	ea40 000c 	orr.w	r0, r0, ip
 8000ae8:	fa23 f302 	lsr.w	r3, r3, r2
 8000aec:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000af0:	e7cc      	b.n	8000a8c <__aeabi_d2f+0x14>
 8000af2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000af6:	d107      	bne.n	8000b08 <__aeabi_d2f+0x90>
 8000af8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000afc:	bf1e      	ittt	ne
 8000afe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b02:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b06:	4770      	bxne	lr
 8000b08:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b0c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b10:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_frsub>:
 8000b18:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b1c:	e002      	b.n	8000b24 <__addsf3>
 8000b1e:	bf00      	nop

08000b20 <__aeabi_fsub>:
 8000b20:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b24 <__addsf3>:
 8000b24:	0042      	lsls	r2, r0, #1
 8000b26:	bf1f      	itttt	ne
 8000b28:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b2c:	ea92 0f03 	teqne	r2, r3
 8000b30:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b34:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b38:	d06a      	beq.n	8000c10 <__addsf3+0xec>
 8000b3a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b3e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b42:	bfc1      	itttt	gt
 8000b44:	18d2      	addgt	r2, r2, r3
 8000b46:	4041      	eorgt	r1, r0
 8000b48:	4048      	eorgt	r0, r1
 8000b4a:	4041      	eorgt	r1, r0
 8000b4c:	bfb8      	it	lt
 8000b4e:	425b      	neglt	r3, r3
 8000b50:	2b19      	cmp	r3, #25
 8000b52:	bf88      	it	hi
 8000b54:	4770      	bxhi	lr
 8000b56:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b5e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b62:	bf18      	it	ne
 8000b64:	4240      	negne	r0, r0
 8000b66:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b6a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b6e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4249      	negne	r1, r1
 8000b76:	ea92 0f03 	teq	r2, r3
 8000b7a:	d03f      	beq.n	8000bfc <__addsf3+0xd8>
 8000b7c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b80:	fa41 fc03 	asr.w	ip, r1, r3
 8000b84:	eb10 000c 	adds.w	r0, r0, ip
 8000b88:	f1c3 0320 	rsb	r3, r3, #32
 8000b8c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b90:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b94:	d502      	bpl.n	8000b9c <__addsf3+0x78>
 8000b96:	4249      	negs	r1, r1
 8000b98:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b9c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000ba0:	d313      	bcc.n	8000bca <__addsf3+0xa6>
 8000ba2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000ba6:	d306      	bcc.n	8000bb6 <__addsf3+0x92>
 8000ba8:	0840      	lsrs	r0, r0, #1
 8000baa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bae:	f102 0201 	add.w	r2, r2, #1
 8000bb2:	2afe      	cmp	r2, #254	; 0xfe
 8000bb4:	d251      	bcs.n	8000c5a <__addsf3+0x136>
 8000bb6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bba:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bbe:	bf08      	it	eq
 8000bc0:	f020 0001 	biceq.w	r0, r0, #1
 8000bc4:	ea40 0003 	orr.w	r0, r0, r3
 8000bc8:	4770      	bx	lr
 8000bca:	0049      	lsls	r1, r1, #1
 8000bcc:	eb40 0000 	adc.w	r0, r0, r0
 8000bd0:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000bd4:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd8:	d1ed      	bne.n	8000bb6 <__addsf3+0x92>
 8000bda:	fab0 fc80 	clz	ip, r0
 8000bde:	f1ac 0c08 	sub.w	ip, ip, #8
 8000be2:	ebb2 020c 	subs.w	r2, r2, ip
 8000be6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bea:	bfaa      	itet	ge
 8000bec:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000bf0:	4252      	neglt	r2, r2
 8000bf2:	4318      	orrge	r0, r3
 8000bf4:	bfbc      	itt	lt
 8000bf6:	40d0      	lsrlt	r0, r2
 8000bf8:	4318      	orrlt	r0, r3
 8000bfa:	4770      	bx	lr
 8000bfc:	f092 0f00 	teq	r2, #0
 8000c00:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c04:	bf06      	itte	eq
 8000c06:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c0a:	3201      	addeq	r2, #1
 8000c0c:	3b01      	subne	r3, #1
 8000c0e:	e7b5      	b.n	8000b7c <__addsf3+0x58>
 8000c10:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c14:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c18:	bf18      	it	ne
 8000c1a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c1e:	d021      	beq.n	8000c64 <__addsf3+0x140>
 8000c20:	ea92 0f03 	teq	r2, r3
 8000c24:	d004      	beq.n	8000c30 <__addsf3+0x10c>
 8000c26:	f092 0f00 	teq	r2, #0
 8000c2a:	bf08      	it	eq
 8000c2c:	4608      	moveq	r0, r1
 8000c2e:	4770      	bx	lr
 8000c30:	ea90 0f01 	teq	r0, r1
 8000c34:	bf1c      	itt	ne
 8000c36:	2000      	movne	r0, #0
 8000c38:	4770      	bxne	lr
 8000c3a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c3e:	d104      	bne.n	8000c4a <__addsf3+0x126>
 8000c40:	0040      	lsls	r0, r0, #1
 8000c42:	bf28      	it	cs
 8000c44:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c48:	4770      	bx	lr
 8000c4a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c4e:	bf3c      	itt	cc
 8000c50:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bxcc	lr
 8000c56:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c5a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c5e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c62:	4770      	bx	lr
 8000c64:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c68:	bf16      	itet	ne
 8000c6a:	4608      	movne	r0, r1
 8000c6c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c70:	4601      	movne	r1, r0
 8000c72:	0242      	lsls	r2, r0, #9
 8000c74:	bf06      	itte	eq
 8000c76:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c7a:	ea90 0f01 	teqeq	r0, r1
 8000c7e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c82:	4770      	bx	lr

08000c84 <__aeabi_ui2f>:
 8000c84:	f04f 0300 	mov.w	r3, #0
 8000c88:	e004      	b.n	8000c94 <__aeabi_i2f+0x8>
 8000c8a:	bf00      	nop

08000c8c <__aeabi_i2f>:
 8000c8c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c90:	bf48      	it	mi
 8000c92:	4240      	negmi	r0, r0
 8000c94:	ea5f 0c00 	movs.w	ip, r0
 8000c98:	bf08      	it	eq
 8000c9a:	4770      	bxeq	lr
 8000c9c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000ca0:	4601      	mov	r1, r0
 8000ca2:	f04f 0000 	mov.w	r0, #0
 8000ca6:	e01c      	b.n	8000ce2 <__aeabi_l2f+0x2a>

08000ca8 <__aeabi_ul2f>:
 8000ca8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cac:	bf08      	it	eq
 8000cae:	4770      	bxeq	lr
 8000cb0:	f04f 0300 	mov.w	r3, #0
 8000cb4:	e00a      	b.n	8000ccc <__aeabi_l2f+0x14>
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_l2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cc4:	d502      	bpl.n	8000ccc <__aeabi_l2f+0x14>
 8000cc6:	4240      	negs	r0, r0
 8000cc8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ccc:	ea5f 0c01 	movs.w	ip, r1
 8000cd0:	bf02      	ittt	eq
 8000cd2:	4684      	moveq	ip, r0
 8000cd4:	4601      	moveq	r1, r0
 8000cd6:	2000      	moveq	r0, #0
 8000cd8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cdc:	bf08      	it	eq
 8000cde:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000ce2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000ce6:	fabc f28c 	clz	r2, ip
 8000cea:	3a08      	subs	r2, #8
 8000cec:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000cf0:	db10      	blt.n	8000d14 <__aeabi_l2f+0x5c>
 8000cf2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cf6:	4463      	add	r3, ip
 8000cf8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cfc:	f1c2 0220 	rsb	r2, r2, #32
 8000d00:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d04:	fa20 f202 	lsr.w	r2, r0, r2
 8000d08:	eb43 0002 	adc.w	r0, r3, r2
 8000d0c:	bf08      	it	eq
 8000d0e:	f020 0001 	biceq.w	r0, r0, #1
 8000d12:	4770      	bx	lr
 8000d14:	f102 0220 	add.w	r2, r2, #32
 8000d18:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d1c:	f1c2 0220 	rsb	r2, r2, #32
 8000d20:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d24:	fa21 f202 	lsr.w	r2, r1, r2
 8000d28:	eb43 0002 	adc.w	r0, r3, r2
 8000d2c:	bf08      	it	eq
 8000d2e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d32:	4770      	bx	lr

08000d34 <__aeabi_fmul>:
 8000d34:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d38:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d3c:	bf1e      	ittt	ne
 8000d3e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d42:	ea92 0f0c 	teqne	r2, ip
 8000d46:	ea93 0f0c 	teqne	r3, ip
 8000d4a:	d06f      	beq.n	8000e2c <__aeabi_fmul+0xf8>
 8000d4c:	441a      	add	r2, r3
 8000d4e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d52:	0240      	lsls	r0, r0, #9
 8000d54:	bf18      	it	ne
 8000d56:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d5a:	d01e      	beq.n	8000d9a <__aeabi_fmul+0x66>
 8000d5c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d60:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d64:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d68:	fba0 3101 	umull	r3, r1, r0, r1
 8000d6c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d70:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d74:	bf3e      	ittt	cc
 8000d76:	0049      	lslcc	r1, r1, #1
 8000d78:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d7c:	005b      	lslcc	r3, r3, #1
 8000d7e:	ea40 0001 	orr.w	r0, r0, r1
 8000d82:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d86:	2afd      	cmp	r2, #253	; 0xfd
 8000d88:	d81d      	bhi.n	8000dc6 <__aeabi_fmul+0x92>
 8000d8a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d8e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d92:	bf08      	it	eq
 8000d94:	f020 0001 	biceq.w	r0, r0, #1
 8000d98:	4770      	bx	lr
 8000d9a:	f090 0f00 	teq	r0, #0
 8000d9e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000da2:	bf08      	it	eq
 8000da4:	0249      	lsleq	r1, r1, #9
 8000da6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000daa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dae:	3a7f      	subs	r2, #127	; 0x7f
 8000db0:	bfc2      	ittt	gt
 8000db2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000db6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dba:	4770      	bxgt	lr
 8000dbc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dc0:	f04f 0300 	mov.w	r3, #0
 8000dc4:	3a01      	subs	r2, #1
 8000dc6:	dc5d      	bgt.n	8000e84 <__aeabi_fmul+0x150>
 8000dc8:	f112 0f19 	cmn.w	r2, #25
 8000dcc:	bfdc      	itt	le
 8000dce:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000dd2:	4770      	bxle	lr
 8000dd4:	f1c2 0200 	rsb	r2, r2, #0
 8000dd8:	0041      	lsls	r1, r0, #1
 8000dda:	fa21 f102 	lsr.w	r1, r1, r2
 8000dde:	f1c2 0220 	rsb	r2, r2, #32
 8000de2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000de6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dea:	f140 0000 	adc.w	r0, r0, #0
 8000dee:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000df2:	bf08      	it	eq
 8000df4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000df8:	4770      	bx	lr
 8000dfa:	f092 0f00 	teq	r2, #0
 8000dfe:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e02:	bf02      	ittt	eq
 8000e04:	0040      	lsleq	r0, r0, #1
 8000e06:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e0a:	3a01      	subeq	r2, #1
 8000e0c:	d0f9      	beq.n	8000e02 <__aeabi_fmul+0xce>
 8000e0e:	ea40 000c 	orr.w	r0, r0, ip
 8000e12:	f093 0f00 	teq	r3, #0
 8000e16:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e1a:	bf02      	ittt	eq
 8000e1c:	0049      	lsleq	r1, r1, #1
 8000e1e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e22:	3b01      	subeq	r3, #1
 8000e24:	d0f9      	beq.n	8000e1a <__aeabi_fmul+0xe6>
 8000e26:	ea41 010c 	orr.w	r1, r1, ip
 8000e2a:	e78f      	b.n	8000d4c <__aeabi_fmul+0x18>
 8000e2c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e30:	ea92 0f0c 	teq	r2, ip
 8000e34:	bf18      	it	ne
 8000e36:	ea93 0f0c 	teqne	r3, ip
 8000e3a:	d00a      	beq.n	8000e52 <__aeabi_fmul+0x11e>
 8000e3c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e40:	bf18      	it	ne
 8000e42:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e46:	d1d8      	bne.n	8000dfa <__aeabi_fmul+0xc6>
 8000e48:	ea80 0001 	eor.w	r0, r0, r1
 8000e4c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e50:	4770      	bx	lr
 8000e52:	f090 0f00 	teq	r0, #0
 8000e56:	bf17      	itett	ne
 8000e58:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e5c:	4608      	moveq	r0, r1
 8000e5e:	f091 0f00 	teqne	r1, #0
 8000e62:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e66:	d014      	beq.n	8000e92 <__aeabi_fmul+0x15e>
 8000e68:	ea92 0f0c 	teq	r2, ip
 8000e6c:	d101      	bne.n	8000e72 <__aeabi_fmul+0x13e>
 8000e6e:	0242      	lsls	r2, r0, #9
 8000e70:	d10f      	bne.n	8000e92 <__aeabi_fmul+0x15e>
 8000e72:	ea93 0f0c 	teq	r3, ip
 8000e76:	d103      	bne.n	8000e80 <__aeabi_fmul+0x14c>
 8000e78:	024b      	lsls	r3, r1, #9
 8000e7a:	bf18      	it	ne
 8000e7c:	4608      	movne	r0, r1
 8000e7e:	d108      	bne.n	8000e92 <__aeabi_fmul+0x15e>
 8000e80:	ea80 0001 	eor.w	r0, r0, r1
 8000e84:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e88:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e8c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e90:	4770      	bx	lr
 8000e92:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e96:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e9a:	4770      	bx	lr

08000e9c <__aeabi_fdiv>:
 8000e9c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ea0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ea4:	bf1e      	ittt	ne
 8000ea6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eaa:	ea92 0f0c 	teqne	r2, ip
 8000eae:	ea93 0f0c 	teqne	r3, ip
 8000eb2:	d069      	beq.n	8000f88 <__aeabi_fdiv+0xec>
 8000eb4:	eba2 0203 	sub.w	r2, r2, r3
 8000eb8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ebc:	0249      	lsls	r1, r1, #9
 8000ebe:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ec2:	d037      	beq.n	8000f34 <__aeabi_fdiv+0x98>
 8000ec4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ec8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ecc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ed0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ed4:	428b      	cmp	r3, r1
 8000ed6:	bf38      	it	cc
 8000ed8:	005b      	lslcc	r3, r3, #1
 8000eda:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000ede:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ee2:	428b      	cmp	r3, r1
 8000ee4:	bf24      	itt	cs
 8000ee6:	1a5b      	subcs	r3, r3, r1
 8000ee8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000eec:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ef0:	bf24      	itt	cs
 8000ef2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ef6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000efa:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000efe:	bf24      	itt	cs
 8000f00:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f04:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f08:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f0c:	bf24      	itt	cs
 8000f0e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f12:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f16:	011b      	lsls	r3, r3, #4
 8000f18:	bf18      	it	ne
 8000f1a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f1e:	d1e0      	bne.n	8000ee2 <__aeabi_fdiv+0x46>
 8000f20:	2afd      	cmp	r2, #253	; 0xfd
 8000f22:	f63f af50 	bhi.w	8000dc6 <__aeabi_fmul+0x92>
 8000f26:	428b      	cmp	r3, r1
 8000f28:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f2c:	bf08      	it	eq
 8000f2e:	f020 0001 	biceq.w	r0, r0, #1
 8000f32:	4770      	bx	lr
 8000f34:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f38:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f3c:	327f      	adds	r2, #127	; 0x7f
 8000f3e:	bfc2      	ittt	gt
 8000f40:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f44:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f48:	4770      	bxgt	lr
 8000f4a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f4e:	f04f 0300 	mov.w	r3, #0
 8000f52:	3a01      	subs	r2, #1
 8000f54:	e737      	b.n	8000dc6 <__aeabi_fmul+0x92>
 8000f56:	f092 0f00 	teq	r2, #0
 8000f5a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f5e:	bf02      	ittt	eq
 8000f60:	0040      	lsleq	r0, r0, #1
 8000f62:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f66:	3a01      	subeq	r2, #1
 8000f68:	d0f9      	beq.n	8000f5e <__aeabi_fdiv+0xc2>
 8000f6a:	ea40 000c 	orr.w	r0, r0, ip
 8000f6e:	f093 0f00 	teq	r3, #0
 8000f72:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f76:	bf02      	ittt	eq
 8000f78:	0049      	lsleq	r1, r1, #1
 8000f7a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f7e:	3b01      	subeq	r3, #1
 8000f80:	d0f9      	beq.n	8000f76 <__aeabi_fdiv+0xda>
 8000f82:	ea41 010c 	orr.w	r1, r1, ip
 8000f86:	e795      	b.n	8000eb4 <__aeabi_fdiv+0x18>
 8000f88:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f8c:	ea92 0f0c 	teq	r2, ip
 8000f90:	d108      	bne.n	8000fa4 <__aeabi_fdiv+0x108>
 8000f92:	0242      	lsls	r2, r0, #9
 8000f94:	f47f af7d 	bne.w	8000e92 <__aeabi_fmul+0x15e>
 8000f98:	ea93 0f0c 	teq	r3, ip
 8000f9c:	f47f af70 	bne.w	8000e80 <__aeabi_fmul+0x14c>
 8000fa0:	4608      	mov	r0, r1
 8000fa2:	e776      	b.n	8000e92 <__aeabi_fmul+0x15e>
 8000fa4:	ea93 0f0c 	teq	r3, ip
 8000fa8:	d104      	bne.n	8000fb4 <__aeabi_fdiv+0x118>
 8000faa:	024b      	lsls	r3, r1, #9
 8000fac:	f43f af4c 	beq.w	8000e48 <__aeabi_fmul+0x114>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e76e      	b.n	8000e92 <__aeabi_fmul+0x15e>
 8000fb4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fb8:	bf18      	it	ne
 8000fba:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fbe:	d1ca      	bne.n	8000f56 <__aeabi_fdiv+0xba>
 8000fc0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fc4:	f47f af5c 	bne.w	8000e80 <__aeabi_fmul+0x14c>
 8000fc8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fcc:	f47f af3c 	bne.w	8000e48 <__aeabi_fmul+0x114>
 8000fd0:	e75f      	b.n	8000e92 <__aeabi_fmul+0x15e>
 8000fd2:	bf00      	nop

08000fd4 <__gesf2>:
 8000fd4:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000fd8:	e006      	b.n	8000fe8 <__cmpsf2+0x4>
 8000fda:	bf00      	nop

08000fdc <__lesf2>:
 8000fdc:	f04f 0c01 	mov.w	ip, #1
 8000fe0:	e002      	b.n	8000fe8 <__cmpsf2+0x4>
 8000fe2:	bf00      	nop

08000fe4 <__cmpsf2>:
 8000fe4:	f04f 0c01 	mov.w	ip, #1
 8000fe8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000fec:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000ff0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ff4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ff8:	bf18      	it	ne
 8000ffa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ffe:	d011      	beq.n	8001024 <__cmpsf2+0x40>
 8001000:	b001      	add	sp, #4
 8001002:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001006:	bf18      	it	ne
 8001008:	ea90 0f01 	teqne	r0, r1
 800100c:	bf58      	it	pl
 800100e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001012:	bf88      	it	hi
 8001014:	17c8      	asrhi	r0, r1, #31
 8001016:	bf38      	it	cc
 8001018:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800101c:	bf18      	it	ne
 800101e:	f040 0001 	orrne.w	r0, r0, #1
 8001022:	4770      	bx	lr
 8001024:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001028:	d102      	bne.n	8001030 <__cmpsf2+0x4c>
 800102a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800102e:	d105      	bne.n	800103c <__cmpsf2+0x58>
 8001030:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001034:	d1e4      	bne.n	8001000 <__cmpsf2+0x1c>
 8001036:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800103a:	d0e1      	beq.n	8001000 <__cmpsf2+0x1c>
 800103c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001040:	4770      	bx	lr
 8001042:	bf00      	nop

08001044 <__aeabi_cfrcmple>:
 8001044:	4684      	mov	ip, r0
 8001046:	4608      	mov	r0, r1
 8001048:	4661      	mov	r1, ip
 800104a:	e7ff      	b.n	800104c <__aeabi_cfcmpeq>

0800104c <__aeabi_cfcmpeq>:
 800104c:	b50f      	push	{r0, r1, r2, r3, lr}
 800104e:	f7ff ffc9 	bl	8000fe4 <__cmpsf2>
 8001052:	2800      	cmp	r0, #0
 8001054:	bf48      	it	mi
 8001056:	f110 0f00 	cmnmi.w	r0, #0
 800105a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800105c <__aeabi_fcmpeq>:
 800105c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001060:	f7ff fff4 	bl	800104c <__aeabi_cfcmpeq>
 8001064:	bf0c      	ite	eq
 8001066:	2001      	moveq	r0, #1
 8001068:	2000      	movne	r0, #0
 800106a:	f85d fb08 	ldr.w	pc, [sp], #8
 800106e:	bf00      	nop

08001070 <__aeabi_fcmplt>:
 8001070:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001074:	f7ff ffea 	bl	800104c <__aeabi_cfcmpeq>
 8001078:	bf34      	ite	cc
 800107a:	2001      	movcc	r0, #1
 800107c:	2000      	movcs	r0, #0
 800107e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001082:	bf00      	nop

08001084 <__aeabi_fcmple>:
 8001084:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001088:	f7ff ffe0 	bl	800104c <__aeabi_cfcmpeq>
 800108c:	bf94      	ite	ls
 800108e:	2001      	movls	r0, #1
 8001090:	2000      	movhi	r0, #0
 8001092:	f85d fb08 	ldr.w	pc, [sp], #8
 8001096:	bf00      	nop

08001098 <__aeabi_fcmpge>:
 8001098:	f84d ed08 	str.w	lr, [sp, #-8]!
 800109c:	f7ff ffd2 	bl	8001044 <__aeabi_cfrcmple>
 80010a0:	bf94      	ite	ls
 80010a2:	2001      	movls	r0, #1
 80010a4:	2000      	movhi	r0, #0
 80010a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010aa:	bf00      	nop

080010ac <__aeabi_fcmpgt>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff ffc8 	bl	8001044 <__aeabi_cfrcmple>
 80010b4:	bf34      	ite	cc
 80010b6:	2001      	movcc	r0, #1
 80010b8:	2000      	movcs	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmpun>:
 80010c0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010c4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80010c8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010cc:	d102      	bne.n	80010d4 <__aeabi_fcmpun+0x14>
 80010ce:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80010d2:	d108      	bne.n	80010e6 <__aeabi_fcmpun+0x26>
 80010d4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80010d8:	d102      	bne.n	80010e0 <__aeabi_fcmpun+0x20>
 80010da:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80010de:	d102      	bne.n	80010e6 <__aeabi_fcmpun+0x26>
 80010e0:	f04f 0000 	mov.w	r0, #0
 80010e4:	4770      	bx	lr
 80010e6:	f04f 0001 	mov.w	r0, #1
 80010ea:	4770      	bx	lr

080010ec <__aeabi_f2iz>:
 80010ec:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010f0:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010f4:	d30f      	bcc.n	8001116 <__aeabi_f2iz+0x2a>
 80010f6:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010fa:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010fe:	d90d      	bls.n	800111c <__aeabi_f2iz+0x30>
 8001100:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001104:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001108:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800110c:	fa23 f002 	lsr.w	r0, r3, r2
 8001110:	bf18      	it	ne
 8001112:	4240      	negne	r0, r0
 8001114:	4770      	bx	lr
 8001116:	f04f 0000 	mov.w	r0, #0
 800111a:	4770      	bx	lr
 800111c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001120:	d101      	bne.n	8001126 <__aeabi_f2iz+0x3a>
 8001122:	0242      	lsls	r2, r0, #9
 8001124:	d105      	bne.n	8001132 <__aeabi_f2iz+0x46>
 8001126:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800112a:	bf08      	it	eq
 800112c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001130:	4770      	bx	lr
 8001132:	f04f 0000 	mov.w	r0, #0
 8001136:	4770      	bx	lr

08001138 <MadgwickAHRSupdate>:
// Functions

//---------------------------------------------------------------------------------------------------
// AHRS algorithm update

void MadgwickAHRSupdate(float beta, float gx, float gy, float gz, float ax, float ay, float az, float mx, float my, float mz, float dt) {
 8001138:	b5f0      	push	{r4, r5, r6, r7, lr}
 800113a:	b0ad      	sub	sp, #180	; 0xb4
 800113c:	af04      	add	r7, sp, #16
 800113e:	60f8      	str	r0, [r7, #12]
 8001140:	60b9      	str	r1, [r7, #8]
 8001142:	607a      	str	r2, [r7, #4]
 8001144:	603b      	str	r3, [r7, #0]

	float sampleFreq = 1 /dt;
 8001146:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 800114a:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800114e:	f7ff fea5 	bl	8000e9c <__aeabi_fdiv>
 8001152:	4603      	mov	r3, r0
 8001154:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c

	float recipNorm = 0;
 8001158:	f04f 0300 	mov.w	r3, #0
 800115c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	float s0 = 0, s1 = 0, s2 = 0, s3 = 0;
 8001160:	f04f 0300 	mov.w	r3, #0
 8001164:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001168:	f04f 0300 	mov.w	r3, #0
 800116c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001170:	f04f 0300 	mov.w	r3, #0
 8001174:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001176:	f04f 0300 	mov.w	r3, #0
 800117a:	67bb      	str	r3, [r7, #120]	; 0x78
	float qDot1 = 0, qDot2 = 0, qDot3 = 0, qDot4 = 0;
 800117c:	f04f 0300 	mov.w	r3, #0
 8001180:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8001184:	f04f 0300 	mov.w	r3, #0
 8001188:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800118c:	f04f 0300 	mov.w	r3, #0
 8001190:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001194:	f04f 0300 	mov.w	r3, #0
 8001198:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	float hx = 0, hy = 0;
 800119c:	f04f 0300 	mov.w	r3, #0
 80011a0:	677b      	str	r3, [r7, #116]	; 0x74
 80011a2:	f04f 0300 	mov.w	r3, #0
 80011a6:	673b      	str	r3, [r7, #112]	; 0x70
	float _2q0mx, _2q0my, _2q0mz, _2q1mx, _2bx, _2bz, _4bx, _4bz, _2q0, _2q1, _2q2, _2q3, _2q0q2, _2q2q3, q0q0, q0q1, q0q2, q0q3, q1q1, q1q2, q1q3, q2q2, q2q3, q3q3;

	// Use IMU algorithm if magnetometer measurement invalid (avoids NaN in magnetometer normalisation)
	if((mx == 0.0f) && (my == 0.0f) && (mz == 0.0f)) {
 80011a8:	f04f 0100 	mov.w	r1, #0
 80011ac:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 80011b0:	f7ff ff54 	bl	800105c <__aeabi_fcmpeq>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d025      	beq.n	8001206 <MadgwickAHRSupdate+0xce>
 80011ba:	f04f 0100 	mov.w	r1, #0
 80011be:	f8d7 00c8 	ldr.w	r0, [r7, #200]	; 0xc8
 80011c2:	f7ff ff4b 	bl	800105c <__aeabi_fcmpeq>
 80011c6:	4603      	mov	r3, r0
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d01c      	beq.n	8001206 <MadgwickAHRSupdate+0xce>
 80011cc:	f04f 0100 	mov.w	r1, #0
 80011d0:	f8d7 00cc 	ldr.w	r0, [r7, #204]	; 0xcc
 80011d4:	f7ff ff42 	bl	800105c <__aeabi_fcmpeq>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d013      	beq.n	8001206 <MadgwickAHRSupdate+0xce>
		MadgwickAHRSupdateIMU(beta, gx, gy, gz, ax, ay, az, dt);
 80011de:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80011e2:	9303      	str	r3, [sp, #12]
 80011e4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80011e8:	9302      	str	r3, [sp, #8]
 80011ea:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80011ee:	9301      	str	r3, [sp, #4]
 80011f0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80011f4:	9300      	str	r3, [sp, #0]
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	687a      	ldr	r2, [r7, #4]
 80011fa:	68b9      	ldr	r1, [r7, #8]
 80011fc:	68f8      	ldr	r0, [r7, #12]
 80011fe:	f001 f95b 	bl	80024b8 <MadgwickAHRSupdateIMU>
		return;
 8001202:	f001 b94d 	b.w	80024a0 <MadgwickAHRSupdate+0x1368>
	}

	// Rate of change of quaternion from gyroscope
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 8001206:	4bb2      	ldr	r3, [pc, #712]	; (80014d0 <MadgwickAHRSupdate+0x398>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800120e:	68b9      	ldr	r1, [r7, #8]
 8001210:	4618      	mov	r0, r3
 8001212:	f7ff fd8f 	bl	8000d34 <__aeabi_fmul>
 8001216:	4603      	mov	r3, r0
 8001218:	461c      	mov	r4, r3
 800121a:	4bae      	ldr	r3, [pc, #696]	; (80014d4 <MadgwickAHRSupdate+0x39c>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	6879      	ldr	r1, [r7, #4]
 8001220:	4618      	mov	r0, r3
 8001222:	f7ff fd87 	bl	8000d34 <__aeabi_fmul>
 8001226:	4603      	mov	r3, r0
 8001228:	4619      	mov	r1, r3
 800122a:	4620      	mov	r0, r4
 800122c:	f7ff fc78 	bl	8000b20 <__aeabi_fsub>
 8001230:	4603      	mov	r3, r0
 8001232:	461c      	mov	r4, r3
 8001234:	4ba8      	ldr	r3, [pc, #672]	; (80014d8 <MadgwickAHRSupdate+0x3a0>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	6839      	ldr	r1, [r7, #0]
 800123a:	4618      	mov	r0, r3
 800123c:	f7ff fd7a 	bl	8000d34 <__aeabi_fmul>
 8001240:	4603      	mov	r3, r0
 8001242:	4619      	mov	r1, r3
 8001244:	4620      	mov	r0, r4
 8001246:	f7ff fc6b 	bl	8000b20 <__aeabi_fsub>
 800124a:	4603      	mov	r3, r0
 800124c:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8001250:	4618      	mov	r0, r3
 8001252:	f7ff fd6f 	bl	8000d34 <__aeabi_fmul>
 8001256:	4603      	mov	r3, r0
 8001258:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 800125c:	4b9f      	ldr	r3, [pc, #636]	; (80014dc <MadgwickAHRSupdate+0x3a4>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	68b9      	ldr	r1, [r7, #8]
 8001262:	4618      	mov	r0, r3
 8001264:	f7ff fd66 	bl	8000d34 <__aeabi_fmul>
 8001268:	4603      	mov	r3, r0
 800126a:	461c      	mov	r4, r3
 800126c:	4b99      	ldr	r3, [pc, #612]	; (80014d4 <MadgwickAHRSupdate+0x39c>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	6839      	ldr	r1, [r7, #0]
 8001272:	4618      	mov	r0, r3
 8001274:	f7ff fd5e 	bl	8000d34 <__aeabi_fmul>
 8001278:	4603      	mov	r3, r0
 800127a:	4619      	mov	r1, r3
 800127c:	4620      	mov	r0, r4
 800127e:	f7ff fc51 	bl	8000b24 <__addsf3>
 8001282:	4603      	mov	r3, r0
 8001284:	461c      	mov	r4, r3
 8001286:	4b94      	ldr	r3, [pc, #592]	; (80014d8 <MadgwickAHRSupdate+0x3a0>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	6879      	ldr	r1, [r7, #4]
 800128c:	4618      	mov	r0, r3
 800128e:	f7ff fd51 	bl	8000d34 <__aeabi_fmul>
 8001292:	4603      	mov	r3, r0
 8001294:	4619      	mov	r1, r3
 8001296:	4620      	mov	r0, r4
 8001298:	f7ff fc42 	bl	8000b20 <__aeabi_fsub>
 800129c:	4603      	mov	r3, r0
 800129e:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80012a2:	4618      	mov	r0, r3
 80012a4:	f7ff fd46 	bl	8000d34 <__aeabi_fmul>
 80012a8:	4603      	mov	r3, r0
 80012aa:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 80012ae:	4b8b      	ldr	r3, [pc, #556]	; (80014dc <MadgwickAHRSupdate+0x3a4>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	6879      	ldr	r1, [r7, #4]
 80012b4:	4618      	mov	r0, r3
 80012b6:	f7ff fd3d 	bl	8000d34 <__aeabi_fmul>
 80012ba:	4603      	mov	r3, r0
 80012bc:	461c      	mov	r4, r3
 80012be:	4b84      	ldr	r3, [pc, #528]	; (80014d0 <MadgwickAHRSupdate+0x398>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	6839      	ldr	r1, [r7, #0]
 80012c4:	4618      	mov	r0, r3
 80012c6:	f7ff fd35 	bl	8000d34 <__aeabi_fmul>
 80012ca:	4603      	mov	r3, r0
 80012cc:	4619      	mov	r1, r3
 80012ce:	4620      	mov	r0, r4
 80012d0:	f7ff fc26 	bl	8000b20 <__aeabi_fsub>
 80012d4:	4603      	mov	r3, r0
 80012d6:	461c      	mov	r4, r3
 80012d8:	4b7f      	ldr	r3, [pc, #508]	; (80014d8 <MadgwickAHRSupdate+0x3a0>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	68b9      	ldr	r1, [r7, #8]
 80012de:	4618      	mov	r0, r3
 80012e0:	f7ff fd28 	bl	8000d34 <__aeabi_fmul>
 80012e4:	4603      	mov	r3, r0
 80012e6:	4619      	mov	r1, r3
 80012e8:	4620      	mov	r0, r4
 80012ea:	f7ff fc1b 	bl	8000b24 <__addsf3>
 80012ee:	4603      	mov	r3, r0
 80012f0:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80012f4:	4618      	mov	r0, r3
 80012f6:	f7ff fd1d 	bl	8000d34 <__aeabi_fmul>
 80012fa:	4603      	mov	r3, r0
 80012fc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 8001300:	4b76      	ldr	r3, [pc, #472]	; (80014dc <MadgwickAHRSupdate+0x3a4>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	6839      	ldr	r1, [r7, #0]
 8001306:	4618      	mov	r0, r3
 8001308:	f7ff fd14 	bl	8000d34 <__aeabi_fmul>
 800130c:	4603      	mov	r3, r0
 800130e:	461c      	mov	r4, r3
 8001310:	4b6f      	ldr	r3, [pc, #444]	; (80014d0 <MadgwickAHRSupdate+0x398>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	6879      	ldr	r1, [r7, #4]
 8001316:	4618      	mov	r0, r3
 8001318:	f7ff fd0c 	bl	8000d34 <__aeabi_fmul>
 800131c:	4603      	mov	r3, r0
 800131e:	4619      	mov	r1, r3
 8001320:	4620      	mov	r0, r4
 8001322:	f7ff fbff 	bl	8000b24 <__addsf3>
 8001326:	4603      	mov	r3, r0
 8001328:	461c      	mov	r4, r3
 800132a:	4b6a      	ldr	r3, [pc, #424]	; (80014d4 <MadgwickAHRSupdate+0x39c>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	68b9      	ldr	r1, [r7, #8]
 8001330:	4618      	mov	r0, r3
 8001332:	f7ff fcff 	bl	8000d34 <__aeabi_fmul>
 8001336:	4603      	mov	r3, r0
 8001338:	4619      	mov	r1, r3
 800133a:	4620      	mov	r0, r4
 800133c:	f7ff fbf0 	bl	8000b20 <__aeabi_fsub>
 8001340:	4603      	mov	r3, r0
 8001342:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8001346:	4618      	mov	r0, r3
 8001348:	f7ff fcf4 	bl	8000d34 <__aeabi_fmul>
 800134c:	4603      	mov	r3, r0
 800134e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

	// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 8001352:	f04f 0100 	mov.w	r1, #0
 8001356:	f8d7 00b8 	ldr.w	r0, [r7, #184]	; 0xb8
 800135a:	f7ff fe7f 	bl	800105c <__aeabi_fcmpeq>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d012      	beq.n	800138a <MadgwickAHRSupdate+0x252>
 8001364:	f04f 0100 	mov.w	r1, #0
 8001368:	f8d7 00bc 	ldr.w	r0, [r7, #188]	; 0xbc
 800136c:	f7ff fe76 	bl	800105c <__aeabi_fcmpeq>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d009      	beq.n	800138a <MadgwickAHRSupdate+0x252>
 8001376:	f04f 0100 	mov.w	r1, #0
 800137a:	f8d7 00c0 	ldr.w	r0, [r7, #192]	; 0xc0
 800137e:	f7ff fe6d 	bl	800105c <__aeabi_fcmpeq>
 8001382:	4603      	mov	r3, r0
 8001384:	2b00      	cmp	r3, #0
 8001386:	f040 87c4 	bne.w	8002312 <MadgwickAHRSupdate+0x11da>

		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 800138a:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 800138e:	f8d7 00b8 	ldr.w	r0, [r7, #184]	; 0xb8
 8001392:	f7ff fccf 	bl	8000d34 <__aeabi_fmul>
 8001396:	4603      	mov	r3, r0
 8001398:	461c      	mov	r4, r3
 800139a:	f8d7 10bc 	ldr.w	r1, [r7, #188]	; 0xbc
 800139e:	f8d7 00bc 	ldr.w	r0, [r7, #188]	; 0xbc
 80013a2:	f7ff fcc7 	bl	8000d34 <__aeabi_fmul>
 80013a6:	4603      	mov	r3, r0
 80013a8:	4619      	mov	r1, r3
 80013aa:	4620      	mov	r0, r4
 80013ac:	f7ff fbba 	bl	8000b24 <__addsf3>
 80013b0:	4603      	mov	r3, r0
 80013b2:	461c      	mov	r4, r3
 80013b4:	f8d7 10c0 	ldr.w	r1, [r7, #192]	; 0xc0
 80013b8:	f8d7 00c0 	ldr.w	r0, [r7, #192]	; 0xc0
 80013bc:	f7ff fcba 	bl	8000d34 <__aeabi_fmul>
 80013c0:	4603      	mov	r3, r0
 80013c2:	4619      	mov	r1, r3
 80013c4:	4620      	mov	r0, r4
 80013c6:	f7ff fbad 	bl	8000b24 <__addsf3>
 80013ca:	4603      	mov	r3, r0
 80013cc:	4618      	mov	r0, r3
 80013ce:	f001 fc4f 	bl	8002c70 <invSqrt>
 80013d2:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88
		ax *= recipNorm;
 80013d6:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 80013da:	f8d7 00b8 	ldr.w	r0, [r7, #184]	; 0xb8
 80013de:	f7ff fca9 	bl	8000d34 <__aeabi_fmul>
 80013e2:	4603      	mov	r3, r0
 80013e4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
		ay *= recipNorm;
 80013e8:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 80013ec:	f8d7 00bc 	ldr.w	r0, [r7, #188]	; 0xbc
 80013f0:	f7ff fca0 	bl	8000d34 <__aeabi_fmul>
 80013f4:	4603      	mov	r3, r0
 80013f6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
		az *= recipNorm;   
 80013fa:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 80013fe:	f8d7 00c0 	ldr.w	r0, [r7, #192]	; 0xc0
 8001402:	f7ff fc97 	bl	8000d34 <__aeabi_fmul>
 8001406:	4603      	mov	r3, r0
 8001408:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0

		// Normalise magnetometer measurement
		recipNorm = invSqrt(mx * mx + my * my + mz * mz);
 800140c:	f8d7 10c4 	ldr.w	r1, [r7, #196]	; 0xc4
 8001410:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 8001414:	f7ff fc8e 	bl	8000d34 <__aeabi_fmul>
 8001418:	4603      	mov	r3, r0
 800141a:	461c      	mov	r4, r3
 800141c:	f8d7 10c8 	ldr.w	r1, [r7, #200]	; 0xc8
 8001420:	f8d7 00c8 	ldr.w	r0, [r7, #200]	; 0xc8
 8001424:	f7ff fc86 	bl	8000d34 <__aeabi_fmul>
 8001428:	4603      	mov	r3, r0
 800142a:	4619      	mov	r1, r3
 800142c:	4620      	mov	r0, r4
 800142e:	f7ff fb79 	bl	8000b24 <__addsf3>
 8001432:	4603      	mov	r3, r0
 8001434:	461c      	mov	r4, r3
 8001436:	f8d7 10cc 	ldr.w	r1, [r7, #204]	; 0xcc
 800143a:	f8d7 00cc 	ldr.w	r0, [r7, #204]	; 0xcc
 800143e:	f7ff fc79 	bl	8000d34 <__aeabi_fmul>
 8001442:	4603      	mov	r3, r0
 8001444:	4619      	mov	r1, r3
 8001446:	4620      	mov	r0, r4
 8001448:	f7ff fb6c 	bl	8000b24 <__addsf3>
 800144c:	4603      	mov	r3, r0
 800144e:	4618      	mov	r0, r3
 8001450:	f001 fc0e 	bl	8002c70 <invSqrt>
 8001454:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88
		mx *= recipNorm;
 8001458:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 800145c:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 8001460:	f7ff fc68 	bl	8000d34 <__aeabi_fmul>
 8001464:	4603      	mov	r3, r0
 8001466:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
		my *= recipNorm;
 800146a:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 800146e:	f8d7 00c8 	ldr.w	r0, [r7, #200]	; 0xc8
 8001472:	f7ff fc5f 	bl	8000d34 <__aeabi_fmul>
 8001476:	4603      	mov	r3, r0
 8001478:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
		mz *= recipNorm;
 800147c:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 8001480:	f8d7 00cc 	ldr.w	r0, [r7, #204]	; 0xcc
 8001484:	f7ff fc56 	bl	8000d34 <__aeabi_fmul>
 8001488:	4603      	mov	r3, r0
 800148a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc

		// Auxiliary variables to avoid repeated arithmetic
		_2q0mx = 2.0f * q0 * mx;
 800148e:	4b13      	ldr	r3, [pc, #76]	; (80014dc <MadgwickAHRSupdate+0x3a4>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	4619      	mov	r1, r3
 8001494:	4618      	mov	r0, r3
 8001496:	f7ff fb45 	bl	8000b24 <__addsf3>
 800149a:	4603      	mov	r3, r0
 800149c:	4619      	mov	r1, r3
 800149e:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 80014a2:	f7ff fc47 	bl	8000d34 <__aeabi_fmul>
 80014a6:	4603      	mov	r3, r0
 80014a8:	66fb      	str	r3, [r7, #108]	; 0x6c
		_2q0my = 2.0f * q0 * my;
 80014aa:	4b0c      	ldr	r3, [pc, #48]	; (80014dc <MadgwickAHRSupdate+0x3a4>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	4619      	mov	r1, r3
 80014b0:	4618      	mov	r0, r3
 80014b2:	f7ff fb37 	bl	8000b24 <__addsf3>
 80014b6:	4603      	mov	r3, r0
 80014b8:	4619      	mov	r1, r3
 80014ba:	f8d7 00c8 	ldr.w	r0, [r7, #200]	; 0xc8
 80014be:	f7ff fc39 	bl	8000d34 <__aeabi_fmul>
 80014c2:	4603      	mov	r3, r0
 80014c4:	66bb      	str	r3, [r7, #104]	; 0x68
		_2q0mz = 2.0f * q0 * mz;
 80014c6:	4b05      	ldr	r3, [pc, #20]	; (80014dc <MadgwickAHRSupdate+0x3a4>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	4619      	mov	r1, r3
 80014cc:	4618      	mov	r0, r3
 80014ce:	e007      	b.n	80014e0 <MadgwickAHRSupdate+0x3a8>
 80014d0:	200000c4 	.word	0x200000c4
 80014d4:	200000c8 	.word	0x200000c8
 80014d8:	200000cc 	.word	0x200000cc
 80014dc:	20000000 	.word	0x20000000
 80014e0:	f7ff fb20 	bl	8000b24 <__addsf3>
 80014e4:	4603      	mov	r3, r0
 80014e6:	4619      	mov	r1, r3
 80014e8:	f8d7 00cc 	ldr.w	r0, [r7, #204]	; 0xcc
 80014ec:	f7ff fc22 	bl	8000d34 <__aeabi_fmul>
 80014f0:	4603      	mov	r3, r0
 80014f2:	667b      	str	r3, [r7, #100]	; 0x64
		_2q1mx = 2.0f * q1 * mx;
 80014f4:	4b96      	ldr	r3, [pc, #600]	; (8001750 <MadgwickAHRSupdate+0x618>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4619      	mov	r1, r3
 80014fa:	4618      	mov	r0, r3
 80014fc:	f7ff fb12 	bl	8000b24 <__addsf3>
 8001500:	4603      	mov	r3, r0
 8001502:	4619      	mov	r1, r3
 8001504:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 8001508:	f7ff fc14 	bl	8000d34 <__aeabi_fmul>
 800150c:	4603      	mov	r3, r0
 800150e:	663b      	str	r3, [r7, #96]	; 0x60
		_2q0 = 2.0f * q0;
 8001510:	4b90      	ldr	r3, [pc, #576]	; (8001754 <MadgwickAHRSupdate+0x61c>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	4619      	mov	r1, r3
 8001516:	4618      	mov	r0, r3
 8001518:	f7ff fb04 	bl	8000b24 <__addsf3>
 800151c:	4603      	mov	r3, r0
 800151e:	65fb      	str	r3, [r7, #92]	; 0x5c
		_2q1 = 2.0f * q1;
 8001520:	4b8b      	ldr	r3, [pc, #556]	; (8001750 <MadgwickAHRSupdate+0x618>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	4619      	mov	r1, r3
 8001526:	4618      	mov	r0, r3
 8001528:	f7ff fafc 	bl	8000b24 <__addsf3>
 800152c:	4603      	mov	r3, r0
 800152e:	65bb      	str	r3, [r7, #88]	; 0x58
		_2q2 = 2.0f * q2;
 8001530:	4b89      	ldr	r3, [pc, #548]	; (8001758 <MadgwickAHRSupdate+0x620>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	4619      	mov	r1, r3
 8001536:	4618      	mov	r0, r3
 8001538:	f7ff faf4 	bl	8000b24 <__addsf3>
 800153c:	4603      	mov	r3, r0
 800153e:	657b      	str	r3, [r7, #84]	; 0x54
		_2q3 = 2.0f * q3;
 8001540:	4b86      	ldr	r3, [pc, #536]	; (800175c <MadgwickAHRSupdate+0x624>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4619      	mov	r1, r3
 8001546:	4618      	mov	r0, r3
 8001548:	f7ff faec 	bl	8000b24 <__addsf3>
 800154c:	4603      	mov	r3, r0
 800154e:	653b      	str	r3, [r7, #80]	; 0x50
		_2q0q2 = 2.0f * q0 * q2;
 8001550:	4b80      	ldr	r3, [pc, #512]	; (8001754 <MadgwickAHRSupdate+0x61c>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4619      	mov	r1, r3
 8001556:	4618      	mov	r0, r3
 8001558:	f7ff fae4 	bl	8000b24 <__addsf3>
 800155c:	4603      	mov	r3, r0
 800155e:	461a      	mov	r2, r3
 8001560:	4b7d      	ldr	r3, [pc, #500]	; (8001758 <MadgwickAHRSupdate+0x620>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	4619      	mov	r1, r3
 8001566:	4610      	mov	r0, r2
 8001568:	f7ff fbe4 	bl	8000d34 <__aeabi_fmul>
 800156c:	4603      	mov	r3, r0
 800156e:	64fb      	str	r3, [r7, #76]	; 0x4c
		_2q2q3 = 2.0f * q2 * q3;
 8001570:	4b79      	ldr	r3, [pc, #484]	; (8001758 <MadgwickAHRSupdate+0x620>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4619      	mov	r1, r3
 8001576:	4618      	mov	r0, r3
 8001578:	f7ff fad4 	bl	8000b24 <__addsf3>
 800157c:	4603      	mov	r3, r0
 800157e:	461a      	mov	r2, r3
 8001580:	4b76      	ldr	r3, [pc, #472]	; (800175c <MadgwickAHRSupdate+0x624>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	4619      	mov	r1, r3
 8001586:	4610      	mov	r0, r2
 8001588:	f7ff fbd4 	bl	8000d34 <__aeabi_fmul>
 800158c:	4603      	mov	r3, r0
 800158e:	64bb      	str	r3, [r7, #72]	; 0x48
		q0q0 = q0 * q0;
 8001590:	4b70      	ldr	r3, [pc, #448]	; (8001754 <MadgwickAHRSupdate+0x61c>)
 8001592:	681a      	ldr	r2, [r3, #0]
 8001594:	4b6f      	ldr	r3, [pc, #444]	; (8001754 <MadgwickAHRSupdate+0x61c>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4619      	mov	r1, r3
 800159a:	4610      	mov	r0, r2
 800159c:	f7ff fbca 	bl	8000d34 <__aeabi_fmul>
 80015a0:	4603      	mov	r3, r0
 80015a2:	647b      	str	r3, [r7, #68]	; 0x44
		q0q1 = q0 * q1;
 80015a4:	4b6b      	ldr	r3, [pc, #428]	; (8001754 <MadgwickAHRSupdate+0x61c>)
 80015a6:	681a      	ldr	r2, [r3, #0]
 80015a8:	4b69      	ldr	r3, [pc, #420]	; (8001750 <MadgwickAHRSupdate+0x618>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4619      	mov	r1, r3
 80015ae:	4610      	mov	r0, r2
 80015b0:	f7ff fbc0 	bl	8000d34 <__aeabi_fmul>
 80015b4:	4603      	mov	r3, r0
 80015b6:	643b      	str	r3, [r7, #64]	; 0x40
		q0q2 = q0 * q2;
 80015b8:	4b66      	ldr	r3, [pc, #408]	; (8001754 <MadgwickAHRSupdate+0x61c>)
 80015ba:	681a      	ldr	r2, [r3, #0]
 80015bc:	4b66      	ldr	r3, [pc, #408]	; (8001758 <MadgwickAHRSupdate+0x620>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	4619      	mov	r1, r3
 80015c2:	4610      	mov	r0, r2
 80015c4:	f7ff fbb6 	bl	8000d34 <__aeabi_fmul>
 80015c8:	4603      	mov	r3, r0
 80015ca:	63fb      	str	r3, [r7, #60]	; 0x3c
		q0q3 = q0 * q3;
 80015cc:	4b61      	ldr	r3, [pc, #388]	; (8001754 <MadgwickAHRSupdate+0x61c>)
 80015ce:	681a      	ldr	r2, [r3, #0]
 80015d0:	4b62      	ldr	r3, [pc, #392]	; (800175c <MadgwickAHRSupdate+0x624>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	4619      	mov	r1, r3
 80015d6:	4610      	mov	r0, r2
 80015d8:	f7ff fbac 	bl	8000d34 <__aeabi_fmul>
 80015dc:	4603      	mov	r3, r0
 80015de:	63bb      	str	r3, [r7, #56]	; 0x38
		q1q1 = q1 * q1;
 80015e0:	4b5b      	ldr	r3, [pc, #364]	; (8001750 <MadgwickAHRSupdate+0x618>)
 80015e2:	681a      	ldr	r2, [r3, #0]
 80015e4:	4b5a      	ldr	r3, [pc, #360]	; (8001750 <MadgwickAHRSupdate+0x618>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	4619      	mov	r1, r3
 80015ea:	4610      	mov	r0, r2
 80015ec:	f7ff fba2 	bl	8000d34 <__aeabi_fmul>
 80015f0:	4603      	mov	r3, r0
 80015f2:	637b      	str	r3, [r7, #52]	; 0x34
		q1q2 = q1 * q2;
 80015f4:	4b56      	ldr	r3, [pc, #344]	; (8001750 <MadgwickAHRSupdate+0x618>)
 80015f6:	681a      	ldr	r2, [r3, #0]
 80015f8:	4b57      	ldr	r3, [pc, #348]	; (8001758 <MadgwickAHRSupdate+0x620>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	4619      	mov	r1, r3
 80015fe:	4610      	mov	r0, r2
 8001600:	f7ff fb98 	bl	8000d34 <__aeabi_fmul>
 8001604:	4603      	mov	r3, r0
 8001606:	633b      	str	r3, [r7, #48]	; 0x30
		q1q3 = q1 * q3;
 8001608:	4b51      	ldr	r3, [pc, #324]	; (8001750 <MadgwickAHRSupdate+0x618>)
 800160a:	681a      	ldr	r2, [r3, #0]
 800160c:	4b53      	ldr	r3, [pc, #332]	; (800175c <MadgwickAHRSupdate+0x624>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	4619      	mov	r1, r3
 8001612:	4610      	mov	r0, r2
 8001614:	f7ff fb8e 	bl	8000d34 <__aeabi_fmul>
 8001618:	4603      	mov	r3, r0
 800161a:	62fb      	str	r3, [r7, #44]	; 0x2c
		q2q2 = q2 * q2;
 800161c:	4b4e      	ldr	r3, [pc, #312]	; (8001758 <MadgwickAHRSupdate+0x620>)
 800161e:	681a      	ldr	r2, [r3, #0]
 8001620:	4b4d      	ldr	r3, [pc, #308]	; (8001758 <MadgwickAHRSupdate+0x620>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	4619      	mov	r1, r3
 8001626:	4610      	mov	r0, r2
 8001628:	f7ff fb84 	bl	8000d34 <__aeabi_fmul>
 800162c:	4603      	mov	r3, r0
 800162e:	62bb      	str	r3, [r7, #40]	; 0x28
		q2q3 = q2 * q3;
 8001630:	4b49      	ldr	r3, [pc, #292]	; (8001758 <MadgwickAHRSupdate+0x620>)
 8001632:	681a      	ldr	r2, [r3, #0]
 8001634:	4b49      	ldr	r3, [pc, #292]	; (800175c <MadgwickAHRSupdate+0x624>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	4619      	mov	r1, r3
 800163a:	4610      	mov	r0, r2
 800163c:	f7ff fb7a 	bl	8000d34 <__aeabi_fmul>
 8001640:	4603      	mov	r3, r0
 8001642:	627b      	str	r3, [r7, #36]	; 0x24
		q3q3 = q3 * q3;
 8001644:	4b45      	ldr	r3, [pc, #276]	; (800175c <MadgwickAHRSupdate+0x624>)
 8001646:	681a      	ldr	r2, [r3, #0]
 8001648:	4b44      	ldr	r3, [pc, #272]	; (800175c <MadgwickAHRSupdate+0x624>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	4619      	mov	r1, r3
 800164e:	4610      	mov	r0, r2
 8001650:	f7ff fb70 	bl	8000d34 <__aeabi_fmul>
 8001654:	4603      	mov	r3, r0
 8001656:	623b      	str	r3, [r7, #32]

		// Reference direction of Earth's magnetic field
		hx = mx * q0q0 - _2q0my * q3 + _2q0mz * q2 + mx * q1q1 + _2q1 * my * q2 + _2q1 * mz * q3 - mx * q2q2 - mx * q3q3;
 8001658:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800165a:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 800165e:	f7ff fb69 	bl	8000d34 <__aeabi_fmul>
 8001662:	4603      	mov	r3, r0
 8001664:	461c      	mov	r4, r3
 8001666:	4b3d      	ldr	r3, [pc, #244]	; (800175c <MadgwickAHRSupdate+0x624>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800166c:	4618      	mov	r0, r3
 800166e:	f7ff fb61 	bl	8000d34 <__aeabi_fmul>
 8001672:	4603      	mov	r3, r0
 8001674:	4619      	mov	r1, r3
 8001676:	4620      	mov	r0, r4
 8001678:	f7ff fa52 	bl	8000b20 <__aeabi_fsub>
 800167c:	4603      	mov	r3, r0
 800167e:	461c      	mov	r4, r3
 8001680:	4b35      	ldr	r3, [pc, #212]	; (8001758 <MadgwickAHRSupdate+0x620>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8001686:	4618      	mov	r0, r3
 8001688:	f7ff fb54 	bl	8000d34 <__aeabi_fmul>
 800168c:	4603      	mov	r3, r0
 800168e:	4619      	mov	r1, r3
 8001690:	4620      	mov	r0, r4
 8001692:	f7ff fa47 	bl	8000b24 <__addsf3>
 8001696:	4603      	mov	r3, r0
 8001698:	461c      	mov	r4, r3
 800169a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800169c:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 80016a0:	f7ff fb48 	bl	8000d34 <__aeabi_fmul>
 80016a4:	4603      	mov	r3, r0
 80016a6:	4619      	mov	r1, r3
 80016a8:	4620      	mov	r0, r4
 80016aa:	f7ff fa3b 	bl	8000b24 <__addsf3>
 80016ae:	4603      	mov	r3, r0
 80016b0:	461c      	mov	r4, r3
 80016b2:	f8d7 10c8 	ldr.w	r1, [r7, #200]	; 0xc8
 80016b6:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80016b8:	f7ff fb3c 	bl	8000d34 <__aeabi_fmul>
 80016bc:	4603      	mov	r3, r0
 80016be:	461a      	mov	r2, r3
 80016c0:	4b25      	ldr	r3, [pc, #148]	; (8001758 <MadgwickAHRSupdate+0x620>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	4619      	mov	r1, r3
 80016c6:	4610      	mov	r0, r2
 80016c8:	f7ff fb34 	bl	8000d34 <__aeabi_fmul>
 80016cc:	4603      	mov	r3, r0
 80016ce:	4619      	mov	r1, r3
 80016d0:	4620      	mov	r0, r4
 80016d2:	f7ff fa27 	bl	8000b24 <__addsf3>
 80016d6:	4603      	mov	r3, r0
 80016d8:	461c      	mov	r4, r3
 80016da:	f8d7 10cc 	ldr.w	r1, [r7, #204]	; 0xcc
 80016de:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80016e0:	f7ff fb28 	bl	8000d34 <__aeabi_fmul>
 80016e4:	4603      	mov	r3, r0
 80016e6:	461a      	mov	r2, r3
 80016e8:	4b1c      	ldr	r3, [pc, #112]	; (800175c <MadgwickAHRSupdate+0x624>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4619      	mov	r1, r3
 80016ee:	4610      	mov	r0, r2
 80016f0:	f7ff fb20 	bl	8000d34 <__aeabi_fmul>
 80016f4:	4603      	mov	r3, r0
 80016f6:	4619      	mov	r1, r3
 80016f8:	4620      	mov	r0, r4
 80016fa:	f7ff fa13 	bl	8000b24 <__addsf3>
 80016fe:	4603      	mov	r3, r0
 8001700:	461c      	mov	r4, r3
 8001702:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001704:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 8001708:	f7ff fb14 	bl	8000d34 <__aeabi_fmul>
 800170c:	4603      	mov	r3, r0
 800170e:	4619      	mov	r1, r3
 8001710:	4620      	mov	r0, r4
 8001712:	f7ff fa05 	bl	8000b20 <__aeabi_fsub>
 8001716:	4603      	mov	r3, r0
 8001718:	461c      	mov	r4, r3
 800171a:	6a39      	ldr	r1, [r7, #32]
 800171c:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 8001720:	f7ff fb08 	bl	8000d34 <__aeabi_fmul>
 8001724:	4603      	mov	r3, r0
 8001726:	4619      	mov	r1, r3
 8001728:	4620      	mov	r0, r4
 800172a:	f7ff f9f9 	bl	8000b20 <__aeabi_fsub>
 800172e:	4603      	mov	r3, r0
 8001730:	677b      	str	r3, [r7, #116]	; 0x74
		hy = _2q0mx * q3 + my * q0q0 - _2q0mz * q1 + _2q1mx * q2 - my * q1q1 + my * q2q2 + _2q2 * mz * q3 - my * q3q3;
 8001732:	4b0a      	ldr	r3, [pc, #40]	; (800175c <MadgwickAHRSupdate+0x624>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8001738:	4618      	mov	r0, r3
 800173a:	f7ff fafb 	bl	8000d34 <__aeabi_fmul>
 800173e:	4603      	mov	r3, r0
 8001740:	461c      	mov	r4, r3
 8001742:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8001744:	f8d7 00c8 	ldr.w	r0, [r7, #200]	; 0xc8
 8001748:	f7ff faf4 	bl	8000d34 <__aeabi_fmul>
 800174c:	4603      	mov	r3, r0
 800174e:	e007      	b.n	8001760 <MadgwickAHRSupdate+0x628>
 8001750:	200000c4 	.word	0x200000c4
 8001754:	20000000 	.word	0x20000000
 8001758:	200000c8 	.word	0x200000c8
 800175c:	200000cc 	.word	0x200000cc
 8001760:	4619      	mov	r1, r3
 8001762:	4620      	mov	r0, r4
 8001764:	f7ff f9de 	bl	8000b24 <__addsf3>
 8001768:	4603      	mov	r3, r0
 800176a:	461c      	mov	r4, r3
 800176c:	4ba2      	ldr	r3, [pc, #648]	; (80019f8 <MadgwickAHRSupdate+0x8c0>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8001772:	4618      	mov	r0, r3
 8001774:	f7ff fade 	bl	8000d34 <__aeabi_fmul>
 8001778:	4603      	mov	r3, r0
 800177a:	4619      	mov	r1, r3
 800177c:	4620      	mov	r0, r4
 800177e:	f7ff f9cf 	bl	8000b20 <__aeabi_fsub>
 8001782:	4603      	mov	r3, r0
 8001784:	461c      	mov	r4, r3
 8001786:	4b9d      	ldr	r3, [pc, #628]	; (80019fc <MadgwickAHRSupdate+0x8c4>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800178c:	4618      	mov	r0, r3
 800178e:	f7ff fad1 	bl	8000d34 <__aeabi_fmul>
 8001792:	4603      	mov	r3, r0
 8001794:	4619      	mov	r1, r3
 8001796:	4620      	mov	r0, r4
 8001798:	f7ff f9c4 	bl	8000b24 <__addsf3>
 800179c:	4603      	mov	r3, r0
 800179e:	461c      	mov	r4, r3
 80017a0:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80017a2:	f8d7 00c8 	ldr.w	r0, [r7, #200]	; 0xc8
 80017a6:	f7ff fac5 	bl	8000d34 <__aeabi_fmul>
 80017aa:	4603      	mov	r3, r0
 80017ac:	4619      	mov	r1, r3
 80017ae:	4620      	mov	r0, r4
 80017b0:	f7ff f9b6 	bl	8000b20 <__aeabi_fsub>
 80017b4:	4603      	mov	r3, r0
 80017b6:	461c      	mov	r4, r3
 80017b8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80017ba:	f8d7 00c8 	ldr.w	r0, [r7, #200]	; 0xc8
 80017be:	f7ff fab9 	bl	8000d34 <__aeabi_fmul>
 80017c2:	4603      	mov	r3, r0
 80017c4:	4619      	mov	r1, r3
 80017c6:	4620      	mov	r0, r4
 80017c8:	f7ff f9ac 	bl	8000b24 <__addsf3>
 80017cc:	4603      	mov	r3, r0
 80017ce:	461c      	mov	r4, r3
 80017d0:	f8d7 10cc 	ldr.w	r1, [r7, #204]	; 0xcc
 80017d4:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80017d6:	f7ff faad 	bl	8000d34 <__aeabi_fmul>
 80017da:	4603      	mov	r3, r0
 80017dc:	461a      	mov	r2, r3
 80017de:	4b88      	ldr	r3, [pc, #544]	; (8001a00 <MadgwickAHRSupdate+0x8c8>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	4619      	mov	r1, r3
 80017e4:	4610      	mov	r0, r2
 80017e6:	f7ff faa5 	bl	8000d34 <__aeabi_fmul>
 80017ea:	4603      	mov	r3, r0
 80017ec:	4619      	mov	r1, r3
 80017ee:	4620      	mov	r0, r4
 80017f0:	f7ff f998 	bl	8000b24 <__addsf3>
 80017f4:	4603      	mov	r3, r0
 80017f6:	461c      	mov	r4, r3
 80017f8:	6a39      	ldr	r1, [r7, #32]
 80017fa:	f8d7 00c8 	ldr.w	r0, [r7, #200]	; 0xc8
 80017fe:	f7ff fa99 	bl	8000d34 <__aeabi_fmul>
 8001802:	4603      	mov	r3, r0
 8001804:	4619      	mov	r1, r3
 8001806:	4620      	mov	r0, r4
 8001808:	f7ff f98a 	bl	8000b20 <__aeabi_fsub>
 800180c:	4603      	mov	r3, r0
 800180e:	673b      	str	r3, [r7, #112]	; 0x70
		_2bx = sqrt(hx * hx + hy * hy);
 8001810:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8001812:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8001814:	f7ff fa8e 	bl	8000d34 <__aeabi_fmul>
 8001818:	4603      	mov	r3, r0
 800181a:	461c      	mov	r4, r3
 800181c:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800181e:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8001820:	f7ff fa88 	bl	8000d34 <__aeabi_fmul>
 8001824:	4603      	mov	r3, r0
 8001826:	4619      	mov	r1, r3
 8001828:	4620      	mov	r0, r4
 800182a:	f7ff f97b 	bl	8000b24 <__addsf3>
 800182e:	4603      	mov	r3, r0
 8001830:	4618      	mov	r0, r3
 8001832:	f7fe fdf1 	bl	8000418 <__aeabi_f2d>
 8001836:	4603      	mov	r3, r0
 8001838:	460c      	mov	r4, r1
 800183a:	4618      	mov	r0, r3
 800183c:	4621      	mov	r1, r4
 800183e:	f009 fa71 	bl	800ad24 <sqrt>
 8001842:	4603      	mov	r3, r0
 8001844:	460c      	mov	r4, r1
 8001846:	4618      	mov	r0, r3
 8001848:	4621      	mov	r1, r4
 800184a:	f7ff f915 	bl	8000a78 <__aeabi_d2f>
 800184e:	4603      	mov	r3, r0
 8001850:	61fb      	str	r3, [r7, #28]
		_2bz = -_2q0mx * q2 + _2q0my * q1 + mz * q0q0 + _2q1mx * q3 - mz * q1q1 + _2q2 * my * q3 - mz * q2q2 + mz * q3q3;
 8001852:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001854:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
 8001858:	4b68      	ldr	r3, [pc, #416]	; (80019fc <MadgwickAHRSupdate+0x8c4>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	4619      	mov	r1, r3
 800185e:	4610      	mov	r0, r2
 8001860:	f7ff fa68 	bl	8000d34 <__aeabi_fmul>
 8001864:	4603      	mov	r3, r0
 8001866:	461c      	mov	r4, r3
 8001868:	4b63      	ldr	r3, [pc, #396]	; (80019f8 <MadgwickAHRSupdate+0x8c0>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800186e:	4618      	mov	r0, r3
 8001870:	f7ff fa60 	bl	8000d34 <__aeabi_fmul>
 8001874:	4603      	mov	r3, r0
 8001876:	4619      	mov	r1, r3
 8001878:	4620      	mov	r0, r4
 800187a:	f7ff f953 	bl	8000b24 <__addsf3>
 800187e:	4603      	mov	r3, r0
 8001880:	461c      	mov	r4, r3
 8001882:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8001884:	f8d7 00cc 	ldr.w	r0, [r7, #204]	; 0xcc
 8001888:	f7ff fa54 	bl	8000d34 <__aeabi_fmul>
 800188c:	4603      	mov	r3, r0
 800188e:	4619      	mov	r1, r3
 8001890:	4620      	mov	r0, r4
 8001892:	f7ff f947 	bl	8000b24 <__addsf3>
 8001896:	4603      	mov	r3, r0
 8001898:	461c      	mov	r4, r3
 800189a:	4b59      	ldr	r3, [pc, #356]	; (8001a00 <MadgwickAHRSupdate+0x8c8>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80018a0:	4618      	mov	r0, r3
 80018a2:	f7ff fa47 	bl	8000d34 <__aeabi_fmul>
 80018a6:	4603      	mov	r3, r0
 80018a8:	4619      	mov	r1, r3
 80018aa:	4620      	mov	r0, r4
 80018ac:	f7ff f93a 	bl	8000b24 <__addsf3>
 80018b0:	4603      	mov	r3, r0
 80018b2:	461c      	mov	r4, r3
 80018b4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80018b6:	f8d7 00cc 	ldr.w	r0, [r7, #204]	; 0xcc
 80018ba:	f7ff fa3b 	bl	8000d34 <__aeabi_fmul>
 80018be:	4603      	mov	r3, r0
 80018c0:	4619      	mov	r1, r3
 80018c2:	4620      	mov	r0, r4
 80018c4:	f7ff f92c 	bl	8000b20 <__aeabi_fsub>
 80018c8:	4603      	mov	r3, r0
 80018ca:	461c      	mov	r4, r3
 80018cc:	f8d7 10c8 	ldr.w	r1, [r7, #200]	; 0xc8
 80018d0:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80018d2:	f7ff fa2f 	bl	8000d34 <__aeabi_fmul>
 80018d6:	4603      	mov	r3, r0
 80018d8:	461a      	mov	r2, r3
 80018da:	4b49      	ldr	r3, [pc, #292]	; (8001a00 <MadgwickAHRSupdate+0x8c8>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4619      	mov	r1, r3
 80018e0:	4610      	mov	r0, r2
 80018e2:	f7ff fa27 	bl	8000d34 <__aeabi_fmul>
 80018e6:	4603      	mov	r3, r0
 80018e8:	4619      	mov	r1, r3
 80018ea:	4620      	mov	r0, r4
 80018ec:	f7ff f91a 	bl	8000b24 <__addsf3>
 80018f0:	4603      	mov	r3, r0
 80018f2:	461c      	mov	r4, r3
 80018f4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80018f6:	f8d7 00cc 	ldr.w	r0, [r7, #204]	; 0xcc
 80018fa:	f7ff fa1b 	bl	8000d34 <__aeabi_fmul>
 80018fe:	4603      	mov	r3, r0
 8001900:	4619      	mov	r1, r3
 8001902:	4620      	mov	r0, r4
 8001904:	f7ff f90c 	bl	8000b20 <__aeabi_fsub>
 8001908:	4603      	mov	r3, r0
 800190a:	461c      	mov	r4, r3
 800190c:	6a39      	ldr	r1, [r7, #32]
 800190e:	f8d7 00cc 	ldr.w	r0, [r7, #204]	; 0xcc
 8001912:	f7ff fa0f 	bl	8000d34 <__aeabi_fmul>
 8001916:	4603      	mov	r3, r0
 8001918:	4619      	mov	r1, r3
 800191a:	4620      	mov	r0, r4
 800191c:	f7ff f902 	bl	8000b24 <__addsf3>
 8001920:	4603      	mov	r3, r0
 8001922:	61bb      	str	r3, [r7, #24]
		_4bx = 2.0f * _2bx;
 8001924:	69fb      	ldr	r3, [r7, #28]
 8001926:	4619      	mov	r1, r3
 8001928:	4618      	mov	r0, r3
 800192a:	f7ff f8fb 	bl	8000b24 <__addsf3>
 800192e:	4603      	mov	r3, r0
 8001930:	617b      	str	r3, [r7, #20]
		_4bz = 2.0f * _2bz;
 8001932:	69bb      	ldr	r3, [r7, #24]
 8001934:	4619      	mov	r1, r3
 8001936:	4618      	mov	r0, r3
 8001938:	f7ff f8f4 	bl	8000b24 <__addsf3>
 800193c:	4603      	mov	r3, r0
 800193e:	613b      	str	r3, [r7, #16]

		// Gradient decent algorithm corrective step
		s0 = -_2q2 * (2.0f * q1q3 - _2q0q2 - ax) + _2q1 * (2.0f * q0q1 + _2q2q3 - ay) - _2bz * q2 * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (-_2bx * q3 + _2bz * q1) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + _2bx * q2 * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8001940:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001942:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 8001946:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001948:	4619      	mov	r1, r3
 800194a:	4618      	mov	r0, r3
 800194c:	f7ff f8ea 	bl	8000b24 <__addsf3>
 8001950:	4603      	mov	r3, r0
 8001952:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8001954:	4618      	mov	r0, r3
 8001956:	f7ff f8e3 	bl	8000b20 <__aeabi_fsub>
 800195a:	4603      	mov	r3, r0
 800195c:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 8001960:	4618      	mov	r0, r3
 8001962:	f7ff f8dd 	bl	8000b20 <__aeabi_fsub>
 8001966:	4603      	mov	r3, r0
 8001968:	4619      	mov	r1, r3
 800196a:	4620      	mov	r0, r4
 800196c:	f7ff f9e2 	bl	8000d34 <__aeabi_fmul>
 8001970:	4603      	mov	r3, r0
 8001972:	461c      	mov	r4, r3
 8001974:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001976:	4619      	mov	r1, r3
 8001978:	4618      	mov	r0, r3
 800197a:	f7ff f8d3 	bl	8000b24 <__addsf3>
 800197e:	4603      	mov	r3, r0
 8001980:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8001982:	4618      	mov	r0, r3
 8001984:	f7ff f8ce 	bl	8000b24 <__addsf3>
 8001988:	4603      	mov	r3, r0
 800198a:	f8d7 10bc 	ldr.w	r1, [r7, #188]	; 0xbc
 800198e:	4618      	mov	r0, r3
 8001990:	f7ff f8c6 	bl	8000b20 <__aeabi_fsub>
 8001994:	4603      	mov	r3, r0
 8001996:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8001998:	4618      	mov	r0, r3
 800199a:	f7ff f9cb 	bl	8000d34 <__aeabi_fmul>
 800199e:	4603      	mov	r3, r0
 80019a0:	4619      	mov	r1, r3
 80019a2:	4620      	mov	r0, r4
 80019a4:	f7ff f8be 	bl	8000b24 <__addsf3>
 80019a8:	4603      	mov	r3, r0
 80019aa:	461c      	mov	r4, r3
 80019ac:	4b13      	ldr	r3, [pc, #76]	; (80019fc <MadgwickAHRSupdate+0x8c4>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	69b9      	ldr	r1, [r7, #24]
 80019b2:	4618      	mov	r0, r3
 80019b4:	f7ff f9be 	bl	8000d34 <__aeabi_fmul>
 80019b8:	4603      	mov	r3, r0
 80019ba:	461d      	mov	r5, r3
 80019bc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80019be:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
 80019c2:	f7ff f8ad 	bl	8000b20 <__aeabi_fsub>
 80019c6:	4603      	mov	r3, r0
 80019c8:	6a39      	ldr	r1, [r7, #32]
 80019ca:	4618      	mov	r0, r3
 80019cc:	f7ff f8a8 	bl	8000b20 <__aeabi_fsub>
 80019d0:	4603      	mov	r3, r0
 80019d2:	69f9      	ldr	r1, [r7, #28]
 80019d4:	4618      	mov	r0, r3
 80019d6:	f7ff f9ad 	bl	8000d34 <__aeabi_fmul>
 80019da:	4603      	mov	r3, r0
 80019dc:	461e      	mov	r6, r3
 80019de:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80019e0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80019e2:	f7ff f89d 	bl	8000b20 <__aeabi_fsub>
 80019e6:	4603      	mov	r3, r0
 80019e8:	69b9      	ldr	r1, [r7, #24]
 80019ea:	4618      	mov	r0, r3
 80019ec:	f7ff f9a2 	bl	8000d34 <__aeabi_fmul>
 80019f0:	4603      	mov	r3, r0
 80019f2:	4619      	mov	r1, r3
 80019f4:	e006      	b.n	8001a04 <MadgwickAHRSupdate+0x8cc>
 80019f6:	bf00      	nop
 80019f8:	200000c4 	.word	0x200000c4
 80019fc:	200000c8 	.word	0x200000c8
 8001a00:	200000cc 	.word	0x200000cc
 8001a04:	4630      	mov	r0, r6
 8001a06:	f7ff f88d 	bl	8000b24 <__addsf3>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	f8d7 10c4 	ldr.w	r1, [r7, #196]	; 0xc4
 8001a10:	4618      	mov	r0, r3
 8001a12:	f7ff f885 	bl	8000b20 <__aeabi_fsub>
 8001a16:	4603      	mov	r3, r0
 8001a18:	4619      	mov	r1, r3
 8001a1a:	4628      	mov	r0, r5
 8001a1c:	f7ff f98a 	bl	8000d34 <__aeabi_fmul>
 8001a20:	4603      	mov	r3, r0
 8001a22:	4619      	mov	r1, r3
 8001a24:	4620      	mov	r0, r4
 8001a26:	f7ff f87b 	bl	8000b20 <__aeabi_fsub>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	461c      	mov	r4, r3
 8001a2e:	69fb      	ldr	r3, [r7, #28]
 8001a30:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
 8001a34:	4b9f      	ldr	r3, [pc, #636]	; (8001cb4 <MadgwickAHRSupdate+0xb7c>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	4619      	mov	r1, r3
 8001a3a:	4610      	mov	r0, r2
 8001a3c:	f7ff f97a 	bl	8000d34 <__aeabi_fmul>
 8001a40:	4603      	mov	r3, r0
 8001a42:	461d      	mov	r5, r3
 8001a44:	4b9c      	ldr	r3, [pc, #624]	; (8001cb8 <MadgwickAHRSupdate+0xb80>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	69b9      	ldr	r1, [r7, #24]
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f7ff f972 	bl	8000d34 <__aeabi_fmul>
 8001a50:	4603      	mov	r3, r0
 8001a52:	4619      	mov	r1, r3
 8001a54:	4628      	mov	r0, r5
 8001a56:	f7ff f865 	bl	8000b24 <__addsf3>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	461d      	mov	r5, r3
 8001a5e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001a60:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001a62:	f7ff f85d 	bl	8000b20 <__aeabi_fsub>
 8001a66:	4603      	mov	r3, r0
 8001a68:	69f9      	ldr	r1, [r7, #28]
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f7ff f962 	bl	8000d34 <__aeabi_fmul>
 8001a70:	4603      	mov	r3, r0
 8001a72:	461e      	mov	r6, r3
 8001a74:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001a76:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8001a78:	f7ff f854 	bl	8000b24 <__addsf3>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	69b9      	ldr	r1, [r7, #24]
 8001a80:	4618      	mov	r0, r3
 8001a82:	f7ff f957 	bl	8000d34 <__aeabi_fmul>
 8001a86:	4603      	mov	r3, r0
 8001a88:	4619      	mov	r1, r3
 8001a8a:	4630      	mov	r0, r6
 8001a8c:	f7ff f84a 	bl	8000b24 <__addsf3>
 8001a90:	4603      	mov	r3, r0
 8001a92:	f8d7 10c8 	ldr.w	r1, [r7, #200]	; 0xc8
 8001a96:	4618      	mov	r0, r3
 8001a98:	f7ff f842 	bl	8000b20 <__aeabi_fsub>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	4628      	mov	r0, r5
 8001aa2:	f7ff f947 	bl	8000d34 <__aeabi_fmul>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	4619      	mov	r1, r3
 8001aaa:	4620      	mov	r0, r4
 8001aac:	f7ff f83a 	bl	8000b24 <__addsf3>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	461c      	mov	r4, r3
 8001ab4:	4b81      	ldr	r3, [pc, #516]	; (8001cbc <MadgwickAHRSupdate+0xb84>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	69f9      	ldr	r1, [r7, #28]
 8001aba:	4618      	mov	r0, r3
 8001abc:	f7ff f93a 	bl	8000d34 <__aeabi_fmul>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	461d      	mov	r5, r3
 8001ac4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001ac6:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8001ac8:	f7ff f82c 	bl	8000b24 <__addsf3>
 8001acc:	4603      	mov	r3, r0
 8001ace:	69f9      	ldr	r1, [r7, #28]
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f7ff f92f 	bl	8000d34 <__aeabi_fmul>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	461e      	mov	r6, r3
 8001ada:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8001adc:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
 8001ae0:	f7ff f81e 	bl	8000b20 <__aeabi_fsub>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f7ff f819 	bl	8000b20 <__aeabi_fsub>
 8001aee:	4603      	mov	r3, r0
 8001af0:	69b9      	ldr	r1, [r7, #24]
 8001af2:	4618      	mov	r0, r3
 8001af4:	f7ff f91e 	bl	8000d34 <__aeabi_fmul>
 8001af8:	4603      	mov	r3, r0
 8001afa:	4619      	mov	r1, r3
 8001afc:	4630      	mov	r0, r6
 8001afe:	f7ff f811 	bl	8000b24 <__addsf3>
 8001b02:	4603      	mov	r3, r0
 8001b04:	f8d7 10cc 	ldr.w	r1, [r7, #204]	; 0xcc
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f7ff f809 	bl	8000b20 <__aeabi_fsub>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	4619      	mov	r1, r3
 8001b12:	4628      	mov	r0, r5
 8001b14:	f7ff f90e 	bl	8000d34 <__aeabi_fmul>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	4619      	mov	r1, r3
 8001b1c:	4620      	mov	r0, r4
 8001b1e:	f7ff f801 	bl	8000b24 <__addsf3>
 8001b22:	4603      	mov	r3, r0
 8001b24:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		s1 = _2q3 * (2.0f * q1q3 - _2q0q2 - ax) + _2q0 * (2.0f * q0q1 + _2q2q3 - ay) - 4.0f * q1 * (1 - 2.0f * q1q1 - 2.0f * q2q2 - az) + _2bz * q3 * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (_2bx * q2 + _2bz * q0) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + (_2bx * q3 - _4bz * q1) * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8001b28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b2a:	4619      	mov	r1, r3
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f7fe fff9 	bl	8000b24 <__addsf3>
 8001b32:	4603      	mov	r3, r0
 8001b34:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8001b36:	4618      	mov	r0, r3
 8001b38:	f7fe fff2 	bl	8000b20 <__aeabi_fsub>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 8001b42:	4618      	mov	r0, r3
 8001b44:	f7fe ffec 	bl	8000b20 <__aeabi_fsub>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	f7ff f8f1 	bl	8000d34 <__aeabi_fmul>
 8001b52:	4603      	mov	r3, r0
 8001b54:	461c      	mov	r4, r3
 8001b56:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001b58:	4619      	mov	r1, r3
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f7fe ffe2 	bl	8000b24 <__addsf3>
 8001b60:	4603      	mov	r3, r0
 8001b62:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8001b64:	4618      	mov	r0, r3
 8001b66:	f7fe ffdd 	bl	8000b24 <__addsf3>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	f8d7 10bc 	ldr.w	r1, [r7, #188]	; 0xbc
 8001b70:	4618      	mov	r0, r3
 8001b72:	f7fe ffd5 	bl	8000b20 <__aeabi_fsub>
 8001b76:	4603      	mov	r3, r0
 8001b78:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	f7ff f8da 	bl	8000d34 <__aeabi_fmul>
 8001b80:	4603      	mov	r3, r0
 8001b82:	4619      	mov	r1, r3
 8001b84:	4620      	mov	r0, r4
 8001b86:	f7fe ffcd 	bl	8000b24 <__addsf3>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	461c      	mov	r4, r3
 8001b8e:	4b4a      	ldr	r3, [pc, #296]	; (8001cb8 <MadgwickAHRSupdate+0xb80>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8001b96:	4618      	mov	r0, r3
 8001b98:	f7ff f8cc 	bl	8000d34 <__aeabi_fmul>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	461d      	mov	r5, r3
 8001ba0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ba2:	4619      	mov	r1, r3
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f7fe ffbd 	bl	8000b24 <__addsf3>
 8001baa:	4603      	mov	r3, r0
 8001bac:	4619      	mov	r1, r3
 8001bae:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8001bb2:	f7fe ffb5 	bl	8000b20 <__aeabi_fsub>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	461e      	mov	r6, r3
 8001bba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bbc:	4619      	mov	r1, r3
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f7fe ffb0 	bl	8000b24 <__addsf3>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	4630      	mov	r0, r6
 8001bca:	f7fe ffa9 	bl	8000b20 <__aeabi_fsub>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	f8d7 10c0 	ldr.w	r1, [r7, #192]	; 0xc0
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	f7fe ffa3 	bl	8000b20 <__aeabi_fsub>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	4619      	mov	r1, r3
 8001bde:	4628      	mov	r0, r5
 8001be0:	f7ff f8a8 	bl	8000d34 <__aeabi_fmul>
 8001be4:	4603      	mov	r3, r0
 8001be6:	4619      	mov	r1, r3
 8001be8:	4620      	mov	r0, r4
 8001bea:	f7fe ff99 	bl	8000b20 <__aeabi_fsub>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	461c      	mov	r4, r3
 8001bf2:	4b30      	ldr	r3, [pc, #192]	; (8001cb4 <MadgwickAHRSupdate+0xb7c>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	69b9      	ldr	r1, [r7, #24]
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	f7ff f89b 	bl	8000d34 <__aeabi_fmul>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	461d      	mov	r5, r3
 8001c02:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001c04:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
 8001c08:	f7fe ff8a 	bl	8000b20 <__aeabi_fsub>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	6a39      	ldr	r1, [r7, #32]
 8001c10:	4618      	mov	r0, r3
 8001c12:	f7fe ff85 	bl	8000b20 <__aeabi_fsub>
 8001c16:	4603      	mov	r3, r0
 8001c18:	69f9      	ldr	r1, [r7, #28]
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	f7ff f88a 	bl	8000d34 <__aeabi_fmul>
 8001c20:	4603      	mov	r3, r0
 8001c22:	461e      	mov	r6, r3
 8001c24:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8001c26:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001c28:	f7fe ff7a 	bl	8000b20 <__aeabi_fsub>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	69b9      	ldr	r1, [r7, #24]
 8001c30:	4618      	mov	r0, r3
 8001c32:	f7ff f87f 	bl	8000d34 <__aeabi_fmul>
 8001c36:	4603      	mov	r3, r0
 8001c38:	4619      	mov	r1, r3
 8001c3a:	4630      	mov	r0, r6
 8001c3c:	f7fe ff72 	bl	8000b24 <__addsf3>
 8001c40:	4603      	mov	r3, r0
 8001c42:	f8d7 10c4 	ldr.w	r1, [r7, #196]	; 0xc4
 8001c46:	4618      	mov	r0, r3
 8001c48:	f7fe ff6a 	bl	8000b20 <__aeabi_fsub>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	4619      	mov	r1, r3
 8001c50:	4628      	mov	r0, r5
 8001c52:	f7ff f86f 	bl	8000d34 <__aeabi_fmul>
 8001c56:	4603      	mov	r3, r0
 8001c58:	4619      	mov	r1, r3
 8001c5a:	4620      	mov	r0, r4
 8001c5c:	f7fe ff62 	bl	8000b24 <__addsf3>
 8001c60:	4603      	mov	r3, r0
 8001c62:	461c      	mov	r4, r3
 8001c64:	4b15      	ldr	r3, [pc, #84]	; (8001cbc <MadgwickAHRSupdate+0xb84>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	69f9      	ldr	r1, [r7, #28]
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f7ff f862 	bl	8000d34 <__aeabi_fmul>
 8001c70:	4603      	mov	r3, r0
 8001c72:	461d      	mov	r5, r3
 8001c74:	4b12      	ldr	r3, [pc, #72]	; (8001cc0 <MadgwickAHRSupdate+0xb88>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	69b9      	ldr	r1, [r7, #24]
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f7ff f85a 	bl	8000d34 <__aeabi_fmul>
 8001c80:	4603      	mov	r3, r0
 8001c82:	4619      	mov	r1, r3
 8001c84:	4628      	mov	r0, r5
 8001c86:	f7fe ff4d 	bl	8000b24 <__addsf3>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	461d      	mov	r5, r3
 8001c8e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001c90:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001c92:	f7fe ff45 	bl	8000b20 <__aeabi_fsub>
 8001c96:	4603      	mov	r3, r0
 8001c98:	69f9      	ldr	r1, [r7, #28]
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	f7ff f84a 	bl	8000d34 <__aeabi_fmul>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	461e      	mov	r6, r3
 8001ca4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001ca6:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8001ca8:	f7fe ff3c 	bl	8000b24 <__addsf3>
 8001cac:	4603      	mov	r3, r0
 8001cae:	69b9      	ldr	r1, [r7, #24]
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	e007      	b.n	8001cc4 <MadgwickAHRSupdate+0xb8c>
 8001cb4:	200000cc 	.word	0x200000cc
 8001cb8:	200000c4 	.word	0x200000c4
 8001cbc:	200000c8 	.word	0x200000c8
 8001cc0:	20000000 	.word	0x20000000
 8001cc4:	f7ff f836 	bl	8000d34 <__aeabi_fmul>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	4619      	mov	r1, r3
 8001ccc:	4630      	mov	r0, r6
 8001cce:	f7fe ff29 	bl	8000b24 <__addsf3>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	f8d7 10c8 	ldr.w	r1, [r7, #200]	; 0xc8
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f7fe ff21 	bl	8000b20 <__aeabi_fsub>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	4628      	mov	r0, r5
 8001ce4:	f7ff f826 	bl	8000d34 <__aeabi_fmul>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	4619      	mov	r1, r3
 8001cec:	4620      	mov	r0, r4
 8001cee:	f7fe ff19 	bl	8000b24 <__addsf3>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	461c      	mov	r4, r3
 8001cf6:	4ba0      	ldr	r3, [pc, #640]	; (8001f78 <MadgwickAHRSupdate+0xe40>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	69f9      	ldr	r1, [r7, #28]
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	f7ff f819 	bl	8000d34 <__aeabi_fmul>
 8001d02:	4603      	mov	r3, r0
 8001d04:	461d      	mov	r5, r3
 8001d06:	4b9d      	ldr	r3, [pc, #628]	; (8001f7c <MadgwickAHRSupdate+0xe44>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	6939      	ldr	r1, [r7, #16]
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	f7ff f811 	bl	8000d34 <__aeabi_fmul>
 8001d12:	4603      	mov	r3, r0
 8001d14:	4619      	mov	r1, r3
 8001d16:	4628      	mov	r0, r5
 8001d18:	f7fe ff02 	bl	8000b20 <__aeabi_fsub>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	461d      	mov	r5, r3
 8001d20:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001d22:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8001d24:	f7fe fefe 	bl	8000b24 <__addsf3>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	69f9      	ldr	r1, [r7, #28]
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f7ff f801 	bl	8000d34 <__aeabi_fmul>
 8001d32:	4603      	mov	r3, r0
 8001d34:	461e      	mov	r6, r3
 8001d36:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8001d38:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
 8001d3c:	f7fe fef0 	bl	8000b20 <__aeabi_fsub>
 8001d40:	4603      	mov	r3, r0
 8001d42:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001d44:	4618      	mov	r0, r3
 8001d46:	f7fe feeb 	bl	8000b20 <__aeabi_fsub>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	69b9      	ldr	r1, [r7, #24]
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f7fe fff0 	bl	8000d34 <__aeabi_fmul>
 8001d54:	4603      	mov	r3, r0
 8001d56:	4619      	mov	r1, r3
 8001d58:	4630      	mov	r0, r6
 8001d5a:	f7fe fee3 	bl	8000b24 <__addsf3>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	f8d7 10cc 	ldr.w	r1, [r7, #204]	; 0xcc
 8001d64:	4618      	mov	r0, r3
 8001d66:	f7fe fedb 	bl	8000b20 <__aeabi_fsub>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	4619      	mov	r1, r3
 8001d6e:	4628      	mov	r0, r5
 8001d70:	f7fe ffe0 	bl	8000d34 <__aeabi_fmul>
 8001d74:	4603      	mov	r3, r0
 8001d76:	4619      	mov	r1, r3
 8001d78:	4620      	mov	r0, r4
 8001d7a:	f7fe fed3 	bl	8000b24 <__addsf3>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
		s2 = -_2q0 * (2.0f * q1q3 - _2q0q2 - ax) + _2q3 * (2.0f * q0q1 + _2q2q3 - ay) - 4.0f * q2 * (1 - 2.0f * q1q1 - 2.0f * q2q2 - az) + (-_4bx * q2 - _2bz * q0) * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (_2bx * q1 + _2bz * q3) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + (_2bx * q0 - _4bz * q2) * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8001d84:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001d86:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 8001d8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d8c:	4619      	mov	r1, r3
 8001d8e:	4618      	mov	r0, r3
 8001d90:	f7fe fec8 	bl	8000b24 <__addsf3>
 8001d94:	4603      	mov	r3, r0
 8001d96:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8001d98:	4618      	mov	r0, r3
 8001d9a:	f7fe fec1 	bl	8000b20 <__aeabi_fsub>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 8001da4:	4618      	mov	r0, r3
 8001da6:	f7fe febb 	bl	8000b20 <__aeabi_fsub>
 8001daa:	4603      	mov	r3, r0
 8001dac:	4619      	mov	r1, r3
 8001dae:	4620      	mov	r0, r4
 8001db0:	f7fe ffc0 	bl	8000d34 <__aeabi_fmul>
 8001db4:	4603      	mov	r3, r0
 8001db6:	461c      	mov	r4, r3
 8001db8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001dba:	4619      	mov	r1, r3
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f7fe feb1 	bl	8000b24 <__addsf3>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f7fe feac 	bl	8000b24 <__addsf3>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	f8d7 10bc 	ldr.w	r1, [r7, #188]	; 0xbc
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	f7fe fea4 	bl	8000b20 <__aeabi_fsub>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8001ddc:	4618      	mov	r0, r3
 8001dde:	f7fe ffa9 	bl	8000d34 <__aeabi_fmul>
 8001de2:	4603      	mov	r3, r0
 8001de4:	4619      	mov	r1, r3
 8001de6:	4620      	mov	r0, r4
 8001de8:	f7fe fe9c 	bl	8000b24 <__addsf3>
 8001dec:	4603      	mov	r3, r0
 8001dee:	461c      	mov	r4, r3
 8001df0:	4b63      	ldr	r3, [pc, #396]	; (8001f80 <MadgwickAHRSupdate+0xe48>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8001df8:	4618      	mov	r0, r3
 8001dfa:	f7fe ff9b 	bl	8000d34 <__aeabi_fmul>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	461d      	mov	r5, r3
 8001e02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e04:	4619      	mov	r1, r3
 8001e06:	4618      	mov	r0, r3
 8001e08:	f7fe fe8c 	bl	8000b24 <__addsf3>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	4619      	mov	r1, r3
 8001e10:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8001e14:	f7fe fe84 	bl	8000b20 <__aeabi_fsub>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	461e      	mov	r6, r3
 8001e1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e1e:	4619      	mov	r1, r3
 8001e20:	4618      	mov	r0, r3
 8001e22:	f7fe fe7f 	bl	8000b24 <__addsf3>
 8001e26:	4603      	mov	r3, r0
 8001e28:	4619      	mov	r1, r3
 8001e2a:	4630      	mov	r0, r6
 8001e2c:	f7fe fe78 	bl	8000b20 <__aeabi_fsub>
 8001e30:	4603      	mov	r3, r0
 8001e32:	f8d7 10c0 	ldr.w	r1, [r7, #192]	; 0xc0
 8001e36:	4618      	mov	r0, r3
 8001e38:	f7fe fe72 	bl	8000b20 <__aeabi_fsub>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	4619      	mov	r1, r3
 8001e40:	4628      	mov	r0, r5
 8001e42:	f7fe ff77 	bl	8000d34 <__aeabi_fmul>
 8001e46:	4603      	mov	r3, r0
 8001e48:	4619      	mov	r1, r3
 8001e4a:	4620      	mov	r0, r4
 8001e4c:	f7fe fe68 	bl	8000b20 <__aeabi_fsub>
 8001e50:	4603      	mov	r3, r0
 8001e52:	461c      	mov	r4, r3
 8001e54:	697b      	ldr	r3, [r7, #20]
 8001e56:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
 8001e5a:	4b49      	ldr	r3, [pc, #292]	; (8001f80 <MadgwickAHRSupdate+0xe48>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	4619      	mov	r1, r3
 8001e60:	4610      	mov	r0, r2
 8001e62:	f7fe ff67 	bl	8000d34 <__aeabi_fmul>
 8001e66:	4603      	mov	r3, r0
 8001e68:	461d      	mov	r5, r3
 8001e6a:	4b46      	ldr	r3, [pc, #280]	; (8001f84 <MadgwickAHRSupdate+0xe4c>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	69b9      	ldr	r1, [r7, #24]
 8001e70:	4618      	mov	r0, r3
 8001e72:	f7fe ff5f 	bl	8000d34 <__aeabi_fmul>
 8001e76:	4603      	mov	r3, r0
 8001e78:	4619      	mov	r1, r3
 8001e7a:	4628      	mov	r0, r5
 8001e7c:	f7fe fe50 	bl	8000b20 <__aeabi_fsub>
 8001e80:	4603      	mov	r3, r0
 8001e82:	461d      	mov	r5, r3
 8001e84:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001e86:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
 8001e8a:	f7fe fe49 	bl	8000b20 <__aeabi_fsub>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	6a39      	ldr	r1, [r7, #32]
 8001e92:	4618      	mov	r0, r3
 8001e94:	f7fe fe44 	bl	8000b20 <__aeabi_fsub>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	69f9      	ldr	r1, [r7, #28]
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	f7fe ff49 	bl	8000d34 <__aeabi_fmul>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	461e      	mov	r6, r3
 8001ea6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8001ea8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001eaa:	f7fe fe39 	bl	8000b20 <__aeabi_fsub>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	69b9      	ldr	r1, [r7, #24]
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f7fe ff3e 	bl	8000d34 <__aeabi_fmul>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	4619      	mov	r1, r3
 8001ebc:	4630      	mov	r0, r6
 8001ebe:	f7fe fe31 	bl	8000b24 <__addsf3>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	f8d7 10c4 	ldr.w	r1, [r7, #196]	; 0xc4
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f7fe fe29 	bl	8000b20 <__aeabi_fsub>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	4628      	mov	r0, r5
 8001ed4:	f7fe ff2e 	bl	8000d34 <__aeabi_fmul>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	4619      	mov	r1, r3
 8001edc:	4620      	mov	r0, r4
 8001ede:	f7fe fe21 	bl	8000b24 <__addsf3>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	461c      	mov	r4, r3
 8001ee6:	4b25      	ldr	r3, [pc, #148]	; (8001f7c <MadgwickAHRSupdate+0xe44>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	69f9      	ldr	r1, [r7, #28]
 8001eec:	4618      	mov	r0, r3
 8001eee:	f7fe ff21 	bl	8000d34 <__aeabi_fmul>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	461d      	mov	r5, r3
 8001ef6:	4b20      	ldr	r3, [pc, #128]	; (8001f78 <MadgwickAHRSupdate+0xe40>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	69b9      	ldr	r1, [r7, #24]
 8001efc:	4618      	mov	r0, r3
 8001efe:	f7fe ff19 	bl	8000d34 <__aeabi_fmul>
 8001f02:	4603      	mov	r3, r0
 8001f04:	4619      	mov	r1, r3
 8001f06:	4628      	mov	r0, r5
 8001f08:	f7fe fe0c 	bl	8000b24 <__addsf3>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	461d      	mov	r5, r3
 8001f10:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001f12:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001f14:	f7fe fe04 	bl	8000b20 <__aeabi_fsub>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	69f9      	ldr	r1, [r7, #28]
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f7fe ff09 	bl	8000d34 <__aeabi_fmul>
 8001f22:	4603      	mov	r3, r0
 8001f24:	461e      	mov	r6, r3
 8001f26:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001f28:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8001f2a:	f7fe fdfb 	bl	8000b24 <__addsf3>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	69b9      	ldr	r1, [r7, #24]
 8001f32:	4618      	mov	r0, r3
 8001f34:	f7fe fefe 	bl	8000d34 <__aeabi_fmul>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	4619      	mov	r1, r3
 8001f3c:	4630      	mov	r0, r6
 8001f3e:	f7fe fdf1 	bl	8000b24 <__addsf3>
 8001f42:	4603      	mov	r3, r0
 8001f44:	f8d7 10c8 	ldr.w	r1, [r7, #200]	; 0xc8
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f7fe fde9 	bl	8000b20 <__aeabi_fsub>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	4619      	mov	r1, r3
 8001f52:	4628      	mov	r0, r5
 8001f54:	f7fe feee 	bl	8000d34 <__aeabi_fmul>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	4619      	mov	r1, r3
 8001f5c:	4620      	mov	r0, r4
 8001f5e:	f7fe fde1 	bl	8000b24 <__addsf3>
 8001f62:	4603      	mov	r3, r0
 8001f64:	461c      	mov	r4, r3
 8001f66:	4b07      	ldr	r3, [pc, #28]	; (8001f84 <MadgwickAHRSupdate+0xe4c>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	69f9      	ldr	r1, [r7, #28]
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	f7fe fee1 	bl	8000d34 <__aeabi_fmul>
 8001f72:	4603      	mov	r3, r0
 8001f74:	461d      	mov	r5, r3
 8001f76:	e007      	b.n	8001f88 <MadgwickAHRSupdate+0xe50>
 8001f78:	200000cc 	.word	0x200000cc
 8001f7c:	200000c4 	.word	0x200000c4
 8001f80:	200000c8 	.word	0x200000c8
 8001f84:	20000000 	.word	0x20000000
 8001f88:	4ba2      	ldr	r3, [pc, #648]	; (8002214 <MadgwickAHRSupdate+0x10dc>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	6939      	ldr	r1, [r7, #16]
 8001f8e:	4618      	mov	r0, r3
 8001f90:	f7fe fed0 	bl	8000d34 <__aeabi_fmul>
 8001f94:	4603      	mov	r3, r0
 8001f96:	4619      	mov	r1, r3
 8001f98:	4628      	mov	r0, r5
 8001f9a:	f7fe fdc1 	bl	8000b20 <__aeabi_fsub>
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	461d      	mov	r5, r3
 8001fa2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001fa4:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8001fa6:	f7fe fdbd 	bl	8000b24 <__addsf3>
 8001faa:	4603      	mov	r3, r0
 8001fac:	69f9      	ldr	r1, [r7, #28]
 8001fae:	4618      	mov	r0, r3
 8001fb0:	f7fe fec0 	bl	8000d34 <__aeabi_fmul>
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	461e      	mov	r6, r3
 8001fb8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8001fba:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
 8001fbe:	f7fe fdaf 	bl	8000b20 <__aeabi_fsub>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	f7fe fdaa 	bl	8000b20 <__aeabi_fsub>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	69b9      	ldr	r1, [r7, #24]
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f7fe feaf 	bl	8000d34 <__aeabi_fmul>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	4619      	mov	r1, r3
 8001fda:	4630      	mov	r0, r6
 8001fdc:	f7fe fda2 	bl	8000b24 <__addsf3>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	f8d7 10cc 	ldr.w	r1, [r7, #204]	; 0xcc
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f7fe fd9a 	bl	8000b20 <__aeabi_fsub>
 8001fec:	4603      	mov	r3, r0
 8001fee:	4619      	mov	r1, r3
 8001ff0:	4628      	mov	r0, r5
 8001ff2:	f7fe fe9f 	bl	8000d34 <__aeabi_fmul>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	4619      	mov	r1, r3
 8001ffa:	4620      	mov	r0, r4
 8001ffc:	f7fe fd92 	bl	8000b24 <__addsf3>
 8002000:	4603      	mov	r3, r0
 8002002:	67fb      	str	r3, [r7, #124]	; 0x7c
		s3 = _2q1 * (2.0f * q1q3 - _2q0q2 - ax) + _2q2 * (2.0f * q0q1 + _2q2q3 - ay) + (-_4bx * q3 + _2bz * q1) * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (-_2bx * q0 + _2bz * q2) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + _2bx * q1 * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8002004:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002006:	4619      	mov	r1, r3
 8002008:	4618      	mov	r0, r3
 800200a:	f7fe fd8b 	bl	8000b24 <__addsf3>
 800200e:	4603      	mov	r3, r0
 8002010:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8002012:	4618      	mov	r0, r3
 8002014:	f7fe fd84 	bl	8000b20 <__aeabi_fsub>
 8002018:	4603      	mov	r3, r0
 800201a:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 800201e:	4618      	mov	r0, r3
 8002020:	f7fe fd7e 	bl	8000b20 <__aeabi_fsub>
 8002024:	4603      	mov	r3, r0
 8002026:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8002028:	4618      	mov	r0, r3
 800202a:	f7fe fe83 	bl	8000d34 <__aeabi_fmul>
 800202e:	4603      	mov	r3, r0
 8002030:	461c      	mov	r4, r3
 8002032:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002034:	4619      	mov	r1, r3
 8002036:	4618      	mov	r0, r3
 8002038:	f7fe fd74 	bl	8000b24 <__addsf3>
 800203c:	4603      	mov	r3, r0
 800203e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8002040:	4618      	mov	r0, r3
 8002042:	f7fe fd6f 	bl	8000b24 <__addsf3>
 8002046:	4603      	mov	r3, r0
 8002048:	f8d7 10bc 	ldr.w	r1, [r7, #188]	; 0xbc
 800204c:	4618      	mov	r0, r3
 800204e:	f7fe fd67 	bl	8000b20 <__aeabi_fsub>
 8002052:	4603      	mov	r3, r0
 8002054:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002056:	4618      	mov	r0, r3
 8002058:	f7fe fe6c 	bl	8000d34 <__aeabi_fmul>
 800205c:	4603      	mov	r3, r0
 800205e:	4619      	mov	r1, r3
 8002060:	4620      	mov	r0, r4
 8002062:	f7fe fd5f 	bl	8000b24 <__addsf3>
 8002066:	4603      	mov	r3, r0
 8002068:	461c      	mov	r4, r3
 800206a:	697b      	ldr	r3, [r7, #20]
 800206c:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
 8002070:	4b69      	ldr	r3, [pc, #420]	; (8002218 <MadgwickAHRSupdate+0x10e0>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	4619      	mov	r1, r3
 8002076:	4610      	mov	r0, r2
 8002078:	f7fe fe5c 	bl	8000d34 <__aeabi_fmul>
 800207c:	4603      	mov	r3, r0
 800207e:	461d      	mov	r5, r3
 8002080:	4b66      	ldr	r3, [pc, #408]	; (800221c <MadgwickAHRSupdate+0x10e4>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	69b9      	ldr	r1, [r7, #24]
 8002086:	4618      	mov	r0, r3
 8002088:	f7fe fe54 	bl	8000d34 <__aeabi_fmul>
 800208c:	4603      	mov	r3, r0
 800208e:	4619      	mov	r1, r3
 8002090:	4628      	mov	r0, r5
 8002092:	f7fe fd47 	bl	8000b24 <__addsf3>
 8002096:	4603      	mov	r3, r0
 8002098:	461d      	mov	r5, r3
 800209a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800209c:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
 80020a0:	f7fe fd3e 	bl	8000b20 <__aeabi_fsub>
 80020a4:	4603      	mov	r3, r0
 80020a6:	6a39      	ldr	r1, [r7, #32]
 80020a8:	4618      	mov	r0, r3
 80020aa:	f7fe fd39 	bl	8000b20 <__aeabi_fsub>
 80020ae:	4603      	mov	r3, r0
 80020b0:	69f9      	ldr	r1, [r7, #28]
 80020b2:	4618      	mov	r0, r3
 80020b4:	f7fe fe3e 	bl	8000d34 <__aeabi_fmul>
 80020b8:	4603      	mov	r3, r0
 80020ba:	461e      	mov	r6, r3
 80020bc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80020be:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80020c0:	f7fe fd2e 	bl	8000b20 <__aeabi_fsub>
 80020c4:	4603      	mov	r3, r0
 80020c6:	69b9      	ldr	r1, [r7, #24]
 80020c8:	4618      	mov	r0, r3
 80020ca:	f7fe fe33 	bl	8000d34 <__aeabi_fmul>
 80020ce:	4603      	mov	r3, r0
 80020d0:	4619      	mov	r1, r3
 80020d2:	4630      	mov	r0, r6
 80020d4:	f7fe fd26 	bl	8000b24 <__addsf3>
 80020d8:	4603      	mov	r3, r0
 80020da:	f8d7 10c4 	ldr.w	r1, [r7, #196]	; 0xc4
 80020de:	4618      	mov	r0, r3
 80020e0:	f7fe fd1e 	bl	8000b20 <__aeabi_fsub>
 80020e4:	4603      	mov	r3, r0
 80020e6:	4619      	mov	r1, r3
 80020e8:	4628      	mov	r0, r5
 80020ea:	f7fe fe23 	bl	8000d34 <__aeabi_fmul>
 80020ee:	4603      	mov	r3, r0
 80020f0:	4619      	mov	r1, r3
 80020f2:	4620      	mov	r0, r4
 80020f4:	f7fe fd16 	bl	8000b24 <__addsf3>
 80020f8:	4603      	mov	r3, r0
 80020fa:	461c      	mov	r4, r3
 80020fc:	69fb      	ldr	r3, [r7, #28]
 80020fe:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
 8002102:	4b47      	ldr	r3, [pc, #284]	; (8002220 <MadgwickAHRSupdate+0x10e8>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4619      	mov	r1, r3
 8002108:	4610      	mov	r0, r2
 800210a:	f7fe fe13 	bl	8000d34 <__aeabi_fmul>
 800210e:	4603      	mov	r3, r0
 8002110:	461d      	mov	r5, r3
 8002112:	4b40      	ldr	r3, [pc, #256]	; (8002214 <MadgwickAHRSupdate+0x10dc>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	69b9      	ldr	r1, [r7, #24]
 8002118:	4618      	mov	r0, r3
 800211a:	f7fe fe0b 	bl	8000d34 <__aeabi_fmul>
 800211e:	4603      	mov	r3, r0
 8002120:	4619      	mov	r1, r3
 8002122:	4628      	mov	r0, r5
 8002124:	f7fe fcfe 	bl	8000b24 <__addsf3>
 8002128:	4603      	mov	r3, r0
 800212a:	461d      	mov	r5, r3
 800212c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800212e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002130:	f7fe fcf6 	bl	8000b20 <__aeabi_fsub>
 8002134:	4603      	mov	r3, r0
 8002136:	69f9      	ldr	r1, [r7, #28]
 8002138:	4618      	mov	r0, r3
 800213a:	f7fe fdfb 	bl	8000d34 <__aeabi_fmul>
 800213e:	4603      	mov	r3, r0
 8002140:	461e      	mov	r6, r3
 8002142:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002144:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8002146:	f7fe fced 	bl	8000b24 <__addsf3>
 800214a:	4603      	mov	r3, r0
 800214c:	69b9      	ldr	r1, [r7, #24]
 800214e:	4618      	mov	r0, r3
 8002150:	f7fe fdf0 	bl	8000d34 <__aeabi_fmul>
 8002154:	4603      	mov	r3, r0
 8002156:	4619      	mov	r1, r3
 8002158:	4630      	mov	r0, r6
 800215a:	f7fe fce3 	bl	8000b24 <__addsf3>
 800215e:	4603      	mov	r3, r0
 8002160:	f8d7 10c8 	ldr.w	r1, [r7, #200]	; 0xc8
 8002164:	4618      	mov	r0, r3
 8002166:	f7fe fcdb 	bl	8000b20 <__aeabi_fsub>
 800216a:	4603      	mov	r3, r0
 800216c:	4619      	mov	r1, r3
 800216e:	4628      	mov	r0, r5
 8002170:	f7fe fde0 	bl	8000d34 <__aeabi_fmul>
 8002174:	4603      	mov	r3, r0
 8002176:	4619      	mov	r1, r3
 8002178:	4620      	mov	r0, r4
 800217a:	f7fe fcd3 	bl	8000b24 <__addsf3>
 800217e:	4603      	mov	r3, r0
 8002180:	461c      	mov	r4, r3
 8002182:	4b26      	ldr	r3, [pc, #152]	; (800221c <MadgwickAHRSupdate+0x10e4>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	69f9      	ldr	r1, [r7, #28]
 8002188:	4618      	mov	r0, r3
 800218a:	f7fe fdd3 	bl	8000d34 <__aeabi_fmul>
 800218e:	4603      	mov	r3, r0
 8002190:	461d      	mov	r5, r3
 8002192:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002194:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002196:	f7fe fcc5 	bl	8000b24 <__addsf3>
 800219a:	4603      	mov	r3, r0
 800219c:	69f9      	ldr	r1, [r7, #28]
 800219e:	4618      	mov	r0, r3
 80021a0:	f7fe fdc8 	bl	8000d34 <__aeabi_fmul>
 80021a4:	4603      	mov	r3, r0
 80021a6:	461e      	mov	r6, r3
 80021a8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80021aa:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
 80021ae:	f7fe fcb7 	bl	8000b20 <__aeabi_fsub>
 80021b2:	4603      	mov	r3, r0
 80021b4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80021b6:	4618      	mov	r0, r3
 80021b8:	f7fe fcb2 	bl	8000b20 <__aeabi_fsub>
 80021bc:	4603      	mov	r3, r0
 80021be:	69b9      	ldr	r1, [r7, #24]
 80021c0:	4618      	mov	r0, r3
 80021c2:	f7fe fdb7 	bl	8000d34 <__aeabi_fmul>
 80021c6:	4603      	mov	r3, r0
 80021c8:	4619      	mov	r1, r3
 80021ca:	4630      	mov	r0, r6
 80021cc:	f7fe fcaa 	bl	8000b24 <__addsf3>
 80021d0:	4603      	mov	r3, r0
 80021d2:	f8d7 10cc 	ldr.w	r1, [r7, #204]	; 0xcc
 80021d6:	4618      	mov	r0, r3
 80021d8:	f7fe fca2 	bl	8000b20 <__aeabi_fsub>
 80021dc:	4603      	mov	r3, r0
 80021de:	4619      	mov	r1, r3
 80021e0:	4628      	mov	r0, r5
 80021e2:	f7fe fda7 	bl	8000d34 <__aeabi_fmul>
 80021e6:	4603      	mov	r3, r0
 80021e8:	4619      	mov	r1, r3
 80021ea:	4620      	mov	r0, r4
 80021ec:	f7fe fc9a 	bl	8000b24 <__addsf3>
 80021f0:	4603      	mov	r3, r0
 80021f2:	67bb      	str	r3, [r7, #120]	; 0x78
		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 80021f4:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 80021f8:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 80021fc:	f7fe fd9a 	bl	8000d34 <__aeabi_fmul>
 8002200:	4603      	mov	r3, r0
 8002202:	461c      	mov	r4, r3
 8002204:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 8002208:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800220c:	f7fe fd92 	bl	8000d34 <__aeabi_fmul>
 8002210:	e008      	b.n	8002224 <MadgwickAHRSupdate+0x10ec>
 8002212:	bf00      	nop
 8002214:	200000c8 	.word	0x200000c8
 8002218:	200000cc 	.word	0x200000cc
 800221c:	200000c4 	.word	0x200000c4
 8002220:	20000000 	.word	0x20000000
 8002224:	4603      	mov	r3, r0
 8002226:	4619      	mov	r1, r3
 8002228:	4620      	mov	r0, r4
 800222a:	f7fe fc7b 	bl	8000b24 <__addsf3>
 800222e:	4603      	mov	r3, r0
 8002230:	461c      	mov	r4, r3
 8002232:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002234:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8002236:	f7fe fd7d 	bl	8000d34 <__aeabi_fmul>
 800223a:	4603      	mov	r3, r0
 800223c:	4619      	mov	r1, r3
 800223e:	4620      	mov	r0, r4
 8002240:	f7fe fc70 	bl	8000b24 <__addsf3>
 8002244:	4603      	mov	r3, r0
 8002246:	461c      	mov	r4, r3
 8002248:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800224a:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800224c:	f7fe fd72 	bl	8000d34 <__aeabi_fmul>
 8002250:	4603      	mov	r3, r0
 8002252:	4619      	mov	r1, r3
 8002254:	4620      	mov	r0, r4
 8002256:	f7fe fc65 	bl	8000b24 <__addsf3>
 800225a:	4603      	mov	r3, r0
 800225c:	4618      	mov	r0, r3
 800225e:	f000 fd07 	bl	8002c70 <invSqrt>
 8002262:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88
		s0 *= recipNorm;
 8002266:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 800226a:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 800226e:	f7fe fd61 	bl	8000d34 <__aeabi_fmul>
 8002272:	4603      	mov	r3, r0
 8002274:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		s1 *= recipNorm;
 8002278:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 800227c:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 8002280:	f7fe fd58 	bl	8000d34 <__aeabi_fmul>
 8002284:	4603      	mov	r3, r0
 8002286:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
		s2 *= recipNorm;
 800228a:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 800228e:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8002290:	f7fe fd50 	bl	8000d34 <__aeabi_fmul>
 8002294:	4603      	mov	r3, r0
 8002296:	67fb      	str	r3, [r7, #124]	; 0x7c
		s3 *= recipNorm;
 8002298:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 800229c:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800229e:	f7fe fd49 	bl	8000d34 <__aeabi_fmul>
 80022a2:	4603      	mov	r3, r0
 80022a4:	67bb      	str	r3, [r7, #120]	; 0x78

		// Apply feedback step
		qDot1 -= beta * s0;
 80022a6:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 80022aa:	68f8      	ldr	r0, [r7, #12]
 80022ac:	f7fe fd42 	bl	8000d34 <__aeabi_fmul>
 80022b0:	4603      	mov	r3, r0
 80022b2:	4619      	mov	r1, r3
 80022b4:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 80022b8:	f7fe fc32 	bl	8000b20 <__aeabi_fsub>
 80022bc:	4603      	mov	r3, r0
 80022be:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
		qDot2 -= beta * s1;
 80022c2:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 80022c6:	68f8      	ldr	r0, [r7, #12]
 80022c8:	f7fe fd34 	bl	8000d34 <__aeabi_fmul>
 80022cc:	4603      	mov	r3, r0
 80022ce:	4619      	mov	r1, r3
 80022d0:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 80022d4:	f7fe fc24 	bl	8000b20 <__aeabi_fsub>
 80022d8:	4603      	mov	r3, r0
 80022da:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		qDot3 -= beta * s2;
 80022de:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80022e0:	68f8      	ldr	r0, [r7, #12]
 80022e2:	f7fe fd27 	bl	8000d34 <__aeabi_fmul>
 80022e6:	4603      	mov	r3, r0
 80022e8:	4619      	mov	r1, r3
 80022ea:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 80022ee:	f7fe fc17 	bl	8000b20 <__aeabi_fsub>
 80022f2:	4603      	mov	r3, r0
 80022f4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		qDot4 -= beta * s3;
 80022f8:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 80022fa:	68f8      	ldr	r0, [r7, #12]
 80022fc:	f7fe fd1a 	bl	8000d34 <__aeabi_fmul>
 8002300:	4603      	mov	r3, r0
 8002302:	4619      	mov	r1, r3
 8002304:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 8002308:	f7fe fc0a 	bl	8000b20 <__aeabi_fsub>
 800230c:	4603      	mov	r3, r0
 800230e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	}

	// Integrate rate of change of quaternion to yield quaternion
	q0 += qDot1 * (1.0f / sampleFreq);
 8002312:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 8002316:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800231a:	f7fe fdbf 	bl	8000e9c <__aeabi_fdiv>
 800231e:	4603      	mov	r3, r0
 8002320:	f8d7 109c 	ldr.w	r1, [r7, #156]	; 0x9c
 8002324:	4618      	mov	r0, r3
 8002326:	f7fe fd05 	bl	8000d34 <__aeabi_fmul>
 800232a:	4603      	mov	r3, r0
 800232c:	461a      	mov	r2, r3
 800232e:	4b5e      	ldr	r3, [pc, #376]	; (80024a8 <MadgwickAHRSupdate+0x1370>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	4619      	mov	r1, r3
 8002334:	4610      	mov	r0, r2
 8002336:	f7fe fbf5 	bl	8000b24 <__addsf3>
 800233a:	4603      	mov	r3, r0
 800233c:	461a      	mov	r2, r3
 800233e:	4b5a      	ldr	r3, [pc, #360]	; (80024a8 <MadgwickAHRSupdate+0x1370>)
 8002340:	601a      	str	r2, [r3, #0]
	q1 += qDot2 * (1.0f / sampleFreq);
 8002342:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 8002346:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800234a:	f7fe fda7 	bl	8000e9c <__aeabi_fdiv>
 800234e:	4603      	mov	r3, r0
 8002350:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
 8002354:	4618      	mov	r0, r3
 8002356:	f7fe fced 	bl	8000d34 <__aeabi_fmul>
 800235a:	4603      	mov	r3, r0
 800235c:	461a      	mov	r2, r3
 800235e:	4b53      	ldr	r3, [pc, #332]	; (80024ac <MadgwickAHRSupdate+0x1374>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	4619      	mov	r1, r3
 8002364:	4610      	mov	r0, r2
 8002366:	f7fe fbdd 	bl	8000b24 <__addsf3>
 800236a:	4603      	mov	r3, r0
 800236c:	461a      	mov	r2, r3
 800236e:	4b4f      	ldr	r3, [pc, #316]	; (80024ac <MadgwickAHRSupdate+0x1374>)
 8002370:	601a      	str	r2, [r3, #0]
	q2 += qDot3 * (1.0f / sampleFreq);
 8002372:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 8002376:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800237a:	f7fe fd8f 	bl	8000e9c <__aeabi_fdiv>
 800237e:	4603      	mov	r3, r0
 8002380:	f8d7 1094 	ldr.w	r1, [r7, #148]	; 0x94
 8002384:	4618      	mov	r0, r3
 8002386:	f7fe fcd5 	bl	8000d34 <__aeabi_fmul>
 800238a:	4603      	mov	r3, r0
 800238c:	461a      	mov	r2, r3
 800238e:	4b48      	ldr	r3, [pc, #288]	; (80024b0 <MadgwickAHRSupdate+0x1378>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	4619      	mov	r1, r3
 8002394:	4610      	mov	r0, r2
 8002396:	f7fe fbc5 	bl	8000b24 <__addsf3>
 800239a:	4603      	mov	r3, r0
 800239c:	461a      	mov	r2, r3
 800239e:	4b44      	ldr	r3, [pc, #272]	; (80024b0 <MadgwickAHRSupdate+0x1378>)
 80023a0:	601a      	str	r2, [r3, #0]
	q3 += qDot4 * (1.0f / sampleFreq);
 80023a2:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 80023a6:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80023aa:	f7fe fd77 	bl	8000e9c <__aeabi_fdiv>
 80023ae:	4603      	mov	r3, r0
 80023b0:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80023b4:	4618      	mov	r0, r3
 80023b6:	f7fe fcbd 	bl	8000d34 <__aeabi_fmul>
 80023ba:	4603      	mov	r3, r0
 80023bc:	461a      	mov	r2, r3
 80023be:	4b3d      	ldr	r3, [pc, #244]	; (80024b4 <MadgwickAHRSupdate+0x137c>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	4619      	mov	r1, r3
 80023c4:	4610      	mov	r0, r2
 80023c6:	f7fe fbad 	bl	8000b24 <__addsf3>
 80023ca:	4603      	mov	r3, r0
 80023cc:	461a      	mov	r2, r3
 80023ce:	4b39      	ldr	r3, [pc, #228]	; (80024b4 <MadgwickAHRSupdate+0x137c>)
 80023d0:	601a      	str	r2, [r3, #0]

	// Normalise quaternion
	recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 80023d2:	4b35      	ldr	r3, [pc, #212]	; (80024a8 <MadgwickAHRSupdate+0x1370>)
 80023d4:	681a      	ldr	r2, [r3, #0]
 80023d6:	4b34      	ldr	r3, [pc, #208]	; (80024a8 <MadgwickAHRSupdate+0x1370>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4619      	mov	r1, r3
 80023dc:	4610      	mov	r0, r2
 80023de:	f7fe fca9 	bl	8000d34 <__aeabi_fmul>
 80023e2:	4603      	mov	r3, r0
 80023e4:	461c      	mov	r4, r3
 80023e6:	4b31      	ldr	r3, [pc, #196]	; (80024ac <MadgwickAHRSupdate+0x1374>)
 80023e8:	681a      	ldr	r2, [r3, #0]
 80023ea:	4b30      	ldr	r3, [pc, #192]	; (80024ac <MadgwickAHRSupdate+0x1374>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	4619      	mov	r1, r3
 80023f0:	4610      	mov	r0, r2
 80023f2:	f7fe fc9f 	bl	8000d34 <__aeabi_fmul>
 80023f6:	4603      	mov	r3, r0
 80023f8:	4619      	mov	r1, r3
 80023fa:	4620      	mov	r0, r4
 80023fc:	f7fe fb92 	bl	8000b24 <__addsf3>
 8002400:	4603      	mov	r3, r0
 8002402:	461c      	mov	r4, r3
 8002404:	4b2a      	ldr	r3, [pc, #168]	; (80024b0 <MadgwickAHRSupdate+0x1378>)
 8002406:	681a      	ldr	r2, [r3, #0]
 8002408:	4b29      	ldr	r3, [pc, #164]	; (80024b0 <MadgwickAHRSupdate+0x1378>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4619      	mov	r1, r3
 800240e:	4610      	mov	r0, r2
 8002410:	f7fe fc90 	bl	8000d34 <__aeabi_fmul>
 8002414:	4603      	mov	r3, r0
 8002416:	4619      	mov	r1, r3
 8002418:	4620      	mov	r0, r4
 800241a:	f7fe fb83 	bl	8000b24 <__addsf3>
 800241e:	4603      	mov	r3, r0
 8002420:	461c      	mov	r4, r3
 8002422:	4b24      	ldr	r3, [pc, #144]	; (80024b4 <MadgwickAHRSupdate+0x137c>)
 8002424:	681a      	ldr	r2, [r3, #0]
 8002426:	4b23      	ldr	r3, [pc, #140]	; (80024b4 <MadgwickAHRSupdate+0x137c>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4619      	mov	r1, r3
 800242c:	4610      	mov	r0, r2
 800242e:	f7fe fc81 	bl	8000d34 <__aeabi_fmul>
 8002432:	4603      	mov	r3, r0
 8002434:	4619      	mov	r1, r3
 8002436:	4620      	mov	r0, r4
 8002438:	f7fe fb74 	bl	8000b24 <__addsf3>
 800243c:	4603      	mov	r3, r0
 800243e:	4618      	mov	r0, r3
 8002440:	f000 fc16 	bl	8002c70 <invSqrt>
 8002444:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88
	q0 *= recipNorm;
 8002448:	4b17      	ldr	r3, [pc, #92]	; (80024a8 <MadgwickAHRSupdate+0x1370>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 8002450:	4618      	mov	r0, r3
 8002452:	f7fe fc6f 	bl	8000d34 <__aeabi_fmul>
 8002456:	4603      	mov	r3, r0
 8002458:	461a      	mov	r2, r3
 800245a:	4b13      	ldr	r3, [pc, #76]	; (80024a8 <MadgwickAHRSupdate+0x1370>)
 800245c:	601a      	str	r2, [r3, #0]
	q1 *= recipNorm;
 800245e:	4b13      	ldr	r3, [pc, #76]	; (80024ac <MadgwickAHRSupdate+0x1374>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 8002466:	4618      	mov	r0, r3
 8002468:	f7fe fc64 	bl	8000d34 <__aeabi_fmul>
 800246c:	4603      	mov	r3, r0
 800246e:	461a      	mov	r2, r3
 8002470:	4b0e      	ldr	r3, [pc, #56]	; (80024ac <MadgwickAHRSupdate+0x1374>)
 8002472:	601a      	str	r2, [r3, #0]
	q2 *= recipNorm;
 8002474:	4b0e      	ldr	r3, [pc, #56]	; (80024b0 <MadgwickAHRSupdate+0x1378>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 800247c:	4618      	mov	r0, r3
 800247e:	f7fe fc59 	bl	8000d34 <__aeabi_fmul>
 8002482:	4603      	mov	r3, r0
 8002484:	461a      	mov	r2, r3
 8002486:	4b0a      	ldr	r3, [pc, #40]	; (80024b0 <MadgwickAHRSupdate+0x1378>)
 8002488:	601a      	str	r2, [r3, #0]
	q3 *= recipNorm;
 800248a:	4b0a      	ldr	r3, [pc, #40]	; (80024b4 <MadgwickAHRSupdate+0x137c>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 8002492:	4618      	mov	r0, r3
 8002494:	f7fe fc4e 	bl	8000d34 <__aeabi_fmul>
 8002498:	4603      	mov	r3, r0
 800249a:	461a      	mov	r2, r3
 800249c:	4b05      	ldr	r3, [pc, #20]	; (80024b4 <MadgwickAHRSupdate+0x137c>)
 800249e:	601a      	str	r2, [r3, #0]
}
 80024a0:	37a4      	adds	r7, #164	; 0xa4
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80024a6:	bf00      	nop
 80024a8:	20000000 	.word	0x20000000
 80024ac:	200000c4 	.word	0x200000c4
 80024b0:	200000c8 	.word	0x200000c8
 80024b4:	200000cc 	.word	0x200000cc

080024b8 <MadgwickAHRSupdateIMU>:

//---------------------------------------------------------------------------------------------------
// IMU algorithm update

void MadgwickAHRSupdateIMU(float beta, float gx, float gy, float gz, float ax, float ay, float az, float dt) {
 80024b8:	b590      	push	{r4, r7, lr}
 80024ba:	b09d      	sub	sp, #116	; 0x74
 80024bc:	af00      	add	r7, sp, #0
 80024be:	60f8      	str	r0, [r7, #12]
 80024c0:	60b9      	str	r1, [r7, #8]
 80024c2:	607a      	str	r2, [r7, #4]
 80024c4:	603b      	str	r3, [r7, #0]

	float sampleFreq = 1 /dt;
 80024c6:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 80024ca:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80024ce:	f7fe fce5 	bl	8000e9c <__aeabi_fdiv>
 80024d2:	4603      	mov	r3, r0
 80024d4:	65fb      	str	r3, [r7, #92]	; 0x5c
	float s0, s1, s2, s3;
	float qDot1, qDot2, qDot3, qDot4;
	float _2q0, _2q1, _2q2, _2q3, _4q0, _4q1, _4q2 ,_8q1, _8q2, q0q0, q1q1, q2q2, q3q3;

	// Rate of change of quaternion from gyroscope
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 80024d6:	4ba5      	ldr	r3, [pc, #660]	; (800276c <MadgwickAHRSupdateIMU+0x2b4>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80024de:	68b9      	ldr	r1, [r7, #8]
 80024e0:	4618      	mov	r0, r3
 80024e2:	f7fe fc27 	bl	8000d34 <__aeabi_fmul>
 80024e6:	4603      	mov	r3, r0
 80024e8:	461c      	mov	r4, r3
 80024ea:	4ba1      	ldr	r3, [pc, #644]	; (8002770 <MadgwickAHRSupdateIMU+0x2b8>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	6879      	ldr	r1, [r7, #4]
 80024f0:	4618      	mov	r0, r3
 80024f2:	f7fe fc1f 	bl	8000d34 <__aeabi_fmul>
 80024f6:	4603      	mov	r3, r0
 80024f8:	4619      	mov	r1, r3
 80024fa:	4620      	mov	r0, r4
 80024fc:	f7fe fb10 	bl	8000b20 <__aeabi_fsub>
 8002500:	4603      	mov	r3, r0
 8002502:	461c      	mov	r4, r3
 8002504:	4b9b      	ldr	r3, [pc, #620]	; (8002774 <MadgwickAHRSupdateIMU+0x2bc>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	6839      	ldr	r1, [r7, #0]
 800250a:	4618      	mov	r0, r3
 800250c:	f7fe fc12 	bl	8000d34 <__aeabi_fmul>
 8002510:	4603      	mov	r3, r0
 8002512:	4619      	mov	r1, r3
 8002514:	4620      	mov	r0, r4
 8002516:	f7fe fb03 	bl	8000b20 <__aeabi_fsub>
 800251a:	4603      	mov	r3, r0
 800251c:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8002520:	4618      	mov	r0, r3
 8002522:	f7fe fc07 	bl	8000d34 <__aeabi_fmul>
 8002526:	4603      	mov	r3, r0
 8002528:	66fb      	str	r3, [r7, #108]	; 0x6c
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 800252a:	4b93      	ldr	r3, [pc, #588]	; (8002778 <MadgwickAHRSupdateIMU+0x2c0>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	68b9      	ldr	r1, [r7, #8]
 8002530:	4618      	mov	r0, r3
 8002532:	f7fe fbff 	bl	8000d34 <__aeabi_fmul>
 8002536:	4603      	mov	r3, r0
 8002538:	461c      	mov	r4, r3
 800253a:	4b8d      	ldr	r3, [pc, #564]	; (8002770 <MadgwickAHRSupdateIMU+0x2b8>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	6839      	ldr	r1, [r7, #0]
 8002540:	4618      	mov	r0, r3
 8002542:	f7fe fbf7 	bl	8000d34 <__aeabi_fmul>
 8002546:	4603      	mov	r3, r0
 8002548:	4619      	mov	r1, r3
 800254a:	4620      	mov	r0, r4
 800254c:	f7fe faea 	bl	8000b24 <__addsf3>
 8002550:	4603      	mov	r3, r0
 8002552:	461c      	mov	r4, r3
 8002554:	4b87      	ldr	r3, [pc, #540]	; (8002774 <MadgwickAHRSupdateIMU+0x2bc>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	6879      	ldr	r1, [r7, #4]
 800255a:	4618      	mov	r0, r3
 800255c:	f7fe fbea 	bl	8000d34 <__aeabi_fmul>
 8002560:	4603      	mov	r3, r0
 8002562:	4619      	mov	r1, r3
 8002564:	4620      	mov	r0, r4
 8002566:	f7fe fadb 	bl	8000b20 <__aeabi_fsub>
 800256a:	4603      	mov	r3, r0
 800256c:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8002570:	4618      	mov	r0, r3
 8002572:	f7fe fbdf 	bl	8000d34 <__aeabi_fmul>
 8002576:	4603      	mov	r3, r0
 8002578:	66bb      	str	r3, [r7, #104]	; 0x68
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 800257a:	4b7f      	ldr	r3, [pc, #508]	; (8002778 <MadgwickAHRSupdateIMU+0x2c0>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	6879      	ldr	r1, [r7, #4]
 8002580:	4618      	mov	r0, r3
 8002582:	f7fe fbd7 	bl	8000d34 <__aeabi_fmul>
 8002586:	4603      	mov	r3, r0
 8002588:	461c      	mov	r4, r3
 800258a:	4b78      	ldr	r3, [pc, #480]	; (800276c <MadgwickAHRSupdateIMU+0x2b4>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	6839      	ldr	r1, [r7, #0]
 8002590:	4618      	mov	r0, r3
 8002592:	f7fe fbcf 	bl	8000d34 <__aeabi_fmul>
 8002596:	4603      	mov	r3, r0
 8002598:	4619      	mov	r1, r3
 800259a:	4620      	mov	r0, r4
 800259c:	f7fe fac0 	bl	8000b20 <__aeabi_fsub>
 80025a0:	4603      	mov	r3, r0
 80025a2:	461c      	mov	r4, r3
 80025a4:	4b73      	ldr	r3, [pc, #460]	; (8002774 <MadgwickAHRSupdateIMU+0x2bc>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	68b9      	ldr	r1, [r7, #8]
 80025aa:	4618      	mov	r0, r3
 80025ac:	f7fe fbc2 	bl	8000d34 <__aeabi_fmul>
 80025b0:	4603      	mov	r3, r0
 80025b2:	4619      	mov	r1, r3
 80025b4:	4620      	mov	r0, r4
 80025b6:	f7fe fab5 	bl	8000b24 <__addsf3>
 80025ba:	4603      	mov	r3, r0
 80025bc:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80025c0:	4618      	mov	r0, r3
 80025c2:	f7fe fbb7 	bl	8000d34 <__aeabi_fmul>
 80025c6:	4603      	mov	r3, r0
 80025c8:	667b      	str	r3, [r7, #100]	; 0x64
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 80025ca:	4b6b      	ldr	r3, [pc, #428]	; (8002778 <MadgwickAHRSupdateIMU+0x2c0>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	6839      	ldr	r1, [r7, #0]
 80025d0:	4618      	mov	r0, r3
 80025d2:	f7fe fbaf 	bl	8000d34 <__aeabi_fmul>
 80025d6:	4603      	mov	r3, r0
 80025d8:	461c      	mov	r4, r3
 80025da:	4b64      	ldr	r3, [pc, #400]	; (800276c <MadgwickAHRSupdateIMU+0x2b4>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	6879      	ldr	r1, [r7, #4]
 80025e0:	4618      	mov	r0, r3
 80025e2:	f7fe fba7 	bl	8000d34 <__aeabi_fmul>
 80025e6:	4603      	mov	r3, r0
 80025e8:	4619      	mov	r1, r3
 80025ea:	4620      	mov	r0, r4
 80025ec:	f7fe fa9a 	bl	8000b24 <__addsf3>
 80025f0:	4603      	mov	r3, r0
 80025f2:	461c      	mov	r4, r3
 80025f4:	4b5e      	ldr	r3, [pc, #376]	; (8002770 <MadgwickAHRSupdateIMU+0x2b8>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	68b9      	ldr	r1, [r7, #8]
 80025fa:	4618      	mov	r0, r3
 80025fc:	f7fe fb9a 	bl	8000d34 <__aeabi_fmul>
 8002600:	4603      	mov	r3, r0
 8002602:	4619      	mov	r1, r3
 8002604:	4620      	mov	r0, r4
 8002606:	f7fe fa8b 	bl	8000b20 <__aeabi_fsub>
 800260a:	4603      	mov	r3, r0
 800260c:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8002610:	4618      	mov	r0, r3
 8002612:	f7fe fb8f 	bl	8000d34 <__aeabi_fmul>
 8002616:	4603      	mov	r3, r0
 8002618:	663b      	str	r3, [r7, #96]	; 0x60

	// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 800261a:	f04f 0100 	mov.w	r1, #0
 800261e:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 8002622:	f7fe fd1b 	bl	800105c <__aeabi_fcmpeq>
 8002626:	4603      	mov	r3, r0
 8002628:	2b00      	cmp	r3, #0
 800262a:	d012      	beq.n	8002652 <MadgwickAHRSupdateIMU+0x19a>
 800262c:	f04f 0100 	mov.w	r1, #0
 8002630:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 8002634:	f7fe fd12 	bl	800105c <__aeabi_fcmpeq>
 8002638:	4603      	mov	r3, r0
 800263a:	2b00      	cmp	r3, #0
 800263c:	d009      	beq.n	8002652 <MadgwickAHRSupdateIMU+0x19a>
 800263e:	f04f 0100 	mov.w	r1, #0
 8002642:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 8002646:	f7fe fd09 	bl	800105c <__aeabi_fcmpeq>
 800264a:	4603      	mov	r3, r0
 800264c:	2b00      	cmp	r3, #0
 800264e:	f040 8249 	bne.w	8002ae4 <MadgwickAHRSupdateIMU+0x62c>

		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 8002652:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 8002656:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800265a:	f7fe fb6b 	bl	8000d34 <__aeabi_fmul>
 800265e:	4603      	mov	r3, r0
 8002660:	461c      	mov	r4, r3
 8002662:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 8002666:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 800266a:	f7fe fb63 	bl	8000d34 <__aeabi_fmul>
 800266e:	4603      	mov	r3, r0
 8002670:	4619      	mov	r1, r3
 8002672:	4620      	mov	r0, r4
 8002674:	f7fe fa56 	bl	8000b24 <__addsf3>
 8002678:	4603      	mov	r3, r0
 800267a:	461c      	mov	r4, r3
 800267c:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 8002680:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 8002684:	f7fe fb56 	bl	8000d34 <__aeabi_fmul>
 8002688:	4603      	mov	r3, r0
 800268a:	4619      	mov	r1, r3
 800268c:	4620      	mov	r0, r4
 800268e:	f7fe fa49 	bl	8000b24 <__addsf3>
 8002692:	4603      	mov	r3, r0
 8002694:	4618      	mov	r0, r3
 8002696:	f000 faeb 	bl	8002c70 <invSqrt>
 800269a:	65b8      	str	r0, [r7, #88]	; 0x58
		ax *= recipNorm;
 800269c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800269e:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 80026a2:	f7fe fb47 	bl	8000d34 <__aeabi_fmul>
 80026a6:	4603      	mov	r3, r0
 80026a8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
		ay *= recipNorm;
 80026ac:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80026ae:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 80026b2:	f7fe fb3f 	bl	8000d34 <__aeabi_fmul>
 80026b6:	4603      	mov	r3, r0
 80026b8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		az *= recipNorm;   
 80026bc:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80026be:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 80026c2:	f7fe fb37 	bl	8000d34 <__aeabi_fmul>
 80026c6:	4603      	mov	r3, r0
 80026c8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

		// Auxiliary variables to avoid repeated arithmetic
		_2q0 = 2.0f * q0;
 80026cc:	4b2a      	ldr	r3, [pc, #168]	; (8002778 <MadgwickAHRSupdateIMU+0x2c0>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4619      	mov	r1, r3
 80026d2:	4618      	mov	r0, r3
 80026d4:	f7fe fa26 	bl	8000b24 <__addsf3>
 80026d8:	4603      	mov	r3, r0
 80026da:	657b      	str	r3, [r7, #84]	; 0x54
		_2q1 = 2.0f * q1;
 80026dc:	4b23      	ldr	r3, [pc, #140]	; (800276c <MadgwickAHRSupdateIMU+0x2b4>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4619      	mov	r1, r3
 80026e2:	4618      	mov	r0, r3
 80026e4:	f7fe fa1e 	bl	8000b24 <__addsf3>
 80026e8:	4603      	mov	r3, r0
 80026ea:	653b      	str	r3, [r7, #80]	; 0x50
		_2q2 = 2.0f * q2;
 80026ec:	4b20      	ldr	r3, [pc, #128]	; (8002770 <MadgwickAHRSupdateIMU+0x2b8>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4619      	mov	r1, r3
 80026f2:	4618      	mov	r0, r3
 80026f4:	f7fe fa16 	bl	8000b24 <__addsf3>
 80026f8:	4603      	mov	r3, r0
 80026fa:	64fb      	str	r3, [r7, #76]	; 0x4c
		_2q3 = 2.0f * q3;
 80026fc:	4b1d      	ldr	r3, [pc, #116]	; (8002774 <MadgwickAHRSupdateIMU+0x2bc>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4619      	mov	r1, r3
 8002702:	4618      	mov	r0, r3
 8002704:	f7fe fa0e 	bl	8000b24 <__addsf3>
 8002708:	4603      	mov	r3, r0
 800270a:	64bb      	str	r3, [r7, #72]	; 0x48
		_4q0 = 4.0f * q0;
 800270c:	4b1a      	ldr	r3, [pc, #104]	; (8002778 <MadgwickAHRSupdateIMU+0x2c0>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8002714:	4618      	mov	r0, r3
 8002716:	f7fe fb0d 	bl	8000d34 <__aeabi_fmul>
 800271a:	4603      	mov	r3, r0
 800271c:	647b      	str	r3, [r7, #68]	; 0x44
		_4q1 = 4.0f * q1;
 800271e:	4b13      	ldr	r3, [pc, #76]	; (800276c <MadgwickAHRSupdateIMU+0x2b4>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8002726:	4618      	mov	r0, r3
 8002728:	f7fe fb04 	bl	8000d34 <__aeabi_fmul>
 800272c:	4603      	mov	r3, r0
 800272e:	643b      	str	r3, [r7, #64]	; 0x40
		_4q2 = 4.0f * q2;
 8002730:	4b0f      	ldr	r3, [pc, #60]	; (8002770 <MadgwickAHRSupdateIMU+0x2b8>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8002738:	4618      	mov	r0, r3
 800273a:	f7fe fafb 	bl	8000d34 <__aeabi_fmul>
 800273e:	4603      	mov	r3, r0
 8002740:	63fb      	str	r3, [r7, #60]	; 0x3c
		_8q1 = 8.0f * q1;
 8002742:	4b0a      	ldr	r3, [pc, #40]	; (800276c <MadgwickAHRSupdateIMU+0x2b4>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 800274a:	4618      	mov	r0, r3
 800274c:	f7fe faf2 	bl	8000d34 <__aeabi_fmul>
 8002750:	4603      	mov	r3, r0
 8002752:	63bb      	str	r3, [r7, #56]	; 0x38
		_8q2 = 8.0f * q2;
 8002754:	4b06      	ldr	r3, [pc, #24]	; (8002770 <MadgwickAHRSupdateIMU+0x2b8>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 800275c:	4618      	mov	r0, r3
 800275e:	f7fe fae9 	bl	8000d34 <__aeabi_fmul>
 8002762:	4603      	mov	r3, r0
 8002764:	637b      	str	r3, [r7, #52]	; 0x34
		q0q0 = q0 * q0;
 8002766:	4b04      	ldr	r3, [pc, #16]	; (8002778 <MadgwickAHRSupdateIMU+0x2c0>)
 8002768:	681a      	ldr	r2, [r3, #0]
 800276a:	e007      	b.n	800277c <MadgwickAHRSupdateIMU+0x2c4>
 800276c:	200000c4 	.word	0x200000c4
 8002770:	200000c8 	.word	0x200000c8
 8002774:	200000cc 	.word	0x200000cc
 8002778:	20000000 	.word	0x20000000
 800277c:	4b9f      	ldr	r3, [pc, #636]	; (80029fc <MadgwickAHRSupdateIMU+0x544>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4619      	mov	r1, r3
 8002782:	4610      	mov	r0, r2
 8002784:	f7fe fad6 	bl	8000d34 <__aeabi_fmul>
 8002788:	4603      	mov	r3, r0
 800278a:	633b      	str	r3, [r7, #48]	; 0x30
		q1q1 = q1 * q1;
 800278c:	4b9c      	ldr	r3, [pc, #624]	; (8002a00 <MadgwickAHRSupdateIMU+0x548>)
 800278e:	681a      	ldr	r2, [r3, #0]
 8002790:	4b9b      	ldr	r3, [pc, #620]	; (8002a00 <MadgwickAHRSupdateIMU+0x548>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4619      	mov	r1, r3
 8002796:	4610      	mov	r0, r2
 8002798:	f7fe facc 	bl	8000d34 <__aeabi_fmul>
 800279c:	4603      	mov	r3, r0
 800279e:	62fb      	str	r3, [r7, #44]	; 0x2c
		q2q2 = q2 * q2;
 80027a0:	4b98      	ldr	r3, [pc, #608]	; (8002a04 <MadgwickAHRSupdateIMU+0x54c>)
 80027a2:	681a      	ldr	r2, [r3, #0]
 80027a4:	4b97      	ldr	r3, [pc, #604]	; (8002a04 <MadgwickAHRSupdateIMU+0x54c>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4619      	mov	r1, r3
 80027aa:	4610      	mov	r0, r2
 80027ac:	f7fe fac2 	bl	8000d34 <__aeabi_fmul>
 80027b0:	4603      	mov	r3, r0
 80027b2:	62bb      	str	r3, [r7, #40]	; 0x28
		q3q3 = q3 * q3;
 80027b4:	4b94      	ldr	r3, [pc, #592]	; (8002a08 <MadgwickAHRSupdateIMU+0x550>)
 80027b6:	681a      	ldr	r2, [r3, #0]
 80027b8:	4b93      	ldr	r3, [pc, #588]	; (8002a08 <MadgwickAHRSupdateIMU+0x550>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4619      	mov	r1, r3
 80027be:	4610      	mov	r0, r2
 80027c0:	f7fe fab8 	bl	8000d34 <__aeabi_fmul>
 80027c4:	4603      	mov	r3, r0
 80027c6:	627b      	str	r3, [r7, #36]	; 0x24

		// Gradient decent algorithm corrective step
		s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 80027c8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80027ca:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80027cc:	f7fe fab2 	bl	8000d34 <__aeabi_fmul>
 80027d0:	4603      	mov	r3, r0
 80027d2:	461c      	mov	r4, r3
 80027d4:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 80027d8:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80027da:	f7fe faab 	bl	8000d34 <__aeabi_fmul>
 80027de:	4603      	mov	r3, r0
 80027e0:	4619      	mov	r1, r3
 80027e2:	4620      	mov	r0, r4
 80027e4:	f7fe f99e 	bl	8000b24 <__addsf3>
 80027e8:	4603      	mov	r3, r0
 80027ea:	461c      	mov	r4, r3
 80027ec:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80027ee:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80027f0:	f7fe faa0 	bl	8000d34 <__aeabi_fmul>
 80027f4:	4603      	mov	r3, r0
 80027f6:	4619      	mov	r1, r3
 80027f8:	4620      	mov	r0, r4
 80027fa:	f7fe f993 	bl	8000b24 <__addsf3>
 80027fe:	4603      	mov	r3, r0
 8002800:	461c      	mov	r4, r3
 8002802:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 8002806:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8002808:	f7fe fa94 	bl	8000d34 <__aeabi_fmul>
 800280c:	4603      	mov	r3, r0
 800280e:	4619      	mov	r1, r3
 8002810:	4620      	mov	r0, r4
 8002812:	f7fe f985 	bl	8000b20 <__aeabi_fsub>
 8002816:	4603      	mov	r3, r0
 8002818:	623b      	str	r3, [r7, #32]
		s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 800281a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800281c:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800281e:	f7fe fa89 	bl	8000d34 <__aeabi_fmul>
 8002822:	4603      	mov	r3, r0
 8002824:	461c      	mov	r4, r3
 8002826:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800282a:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800282c:	f7fe fa82 	bl	8000d34 <__aeabi_fmul>
 8002830:	4603      	mov	r3, r0
 8002832:	4619      	mov	r1, r3
 8002834:	4620      	mov	r0, r4
 8002836:	f7fe f973 	bl	8000b20 <__aeabi_fsub>
 800283a:	4603      	mov	r3, r0
 800283c:	461c      	mov	r4, r3
 800283e:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8002842:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002844:	f7fe fa76 	bl	8000d34 <__aeabi_fmul>
 8002848:	4603      	mov	r3, r0
 800284a:	461a      	mov	r2, r3
 800284c:	4b6c      	ldr	r3, [pc, #432]	; (8002a00 <MadgwickAHRSupdateIMU+0x548>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	4619      	mov	r1, r3
 8002852:	4610      	mov	r0, r2
 8002854:	f7fe fa6e 	bl	8000d34 <__aeabi_fmul>
 8002858:	4603      	mov	r3, r0
 800285a:	4619      	mov	r1, r3
 800285c:	4620      	mov	r0, r4
 800285e:	f7fe f961 	bl	8000b24 <__addsf3>
 8002862:	4603      	mov	r3, r0
 8002864:	461c      	mov	r4, r3
 8002866:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 800286a:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800286c:	f7fe fa62 	bl	8000d34 <__aeabi_fmul>
 8002870:	4603      	mov	r3, r0
 8002872:	4619      	mov	r1, r3
 8002874:	4620      	mov	r0, r4
 8002876:	f7fe f953 	bl	8000b20 <__aeabi_fsub>
 800287a:	4603      	mov	r3, r0
 800287c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800287e:	4618      	mov	r0, r3
 8002880:	f7fe f94e 	bl	8000b20 <__aeabi_fsub>
 8002884:	4603      	mov	r3, r0
 8002886:	461c      	mov	r4, r3
 8002888:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800288a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800288c:	f7fe fa52 	bl	8000d34 <__aeabi_fmul>
 8002890:	4603      	mov	r3, r0
 8002892:	4619      	mov	r1, r3
 8002894:	4620      	mov	r0, r4
 8002896:	f7fe f945 	bl	8000b24 <__addsf3>
 800289a:	4603      	mov	r3, r0
 800289c:	461c      	mov	r4, r3
 800289e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80028a0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80028a2:	f7fe fa47 	bl	8000d34 <__aeabi_fmul>
 80028a6:	4603      	mov	r3, r0
 80028a8:	4619      	mov	r1, r3
 80028aa:	4620      	mov	r0, r4
 80028ac:	f7fe f93a 	bl	8000b24 <__addsf3>
 80028b0:	4603      	mov	r3, r0
 80028b2:	461c      	mov	r4, r3
 80028b4:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 80028b8:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80028ba:	f7fe fa3b 	bl	8000d34 <__aeabi_fmul>
 80028be:	4603      	mov	r3, r0
 80028c0:	4619      	mov	r1, r3
 80028c2:	4620      	mov	r0, r4
 80028c4:	f7fe f92e 	bl	8000b24 <__addsf3>
 80028c8:	4603      	mov	r3, r0
 80028ca:	61fb      	str	r3, [r7, #28]
		s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 80028cc:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 80028d0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80028d2:	f7fe fa2f 	bl	8000d34 <__aeabi_fmul>
 80028d6:	4603      	mov	r3, r0
 80028d8:	461a      	mov	r2, r3
 80028da:	4b4a      	ldr	r3, [pc, #296]	; (8002a04 <MadgwickAHRSupdateIMU+0x54c>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4619      	mov	r1, r3
 80028e0:	4610      	mov	r0, r2
 80028e2:	f7fe fa27 	bl	8000d34 <__aeabi_fmul>
 80028e6:	4603      	mov	r3, r0
 80028e8:	461c      	mov	r4, r3
 80028ea:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 80028ee:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80028f0:	f7fe fa20 	bl	8000d34 <__aeabi_fmul>
 80028f4:	4603      	mov	r3, r0
 80028f6:	4619      	mov	r1, r3
 80028f8:	4620      	mov	r0, r4
 80028fa:	f7fe f913 	bl	8000b24 <__addsf3>
 80028fe:	4603      	mov	r3, r0
 8002900:	461c      	mov	r4, r3
 8002902:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002904:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002906:	f7fe fa15 	bl	8000d34 <__aeabi_fmul>
 800290a:	4603      	mov	r3, r0
 800290c:	4619      	mov	r1, r3
 800290e:	4620      	mov	r0, r4
 8002910:	f7fe f908 	bl	8000b24 <__addsf3>
 8002914:	4603      	mov	r3, r0
 8002916:	461c      	mov	r4, r3
 8002918:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 800291c:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800291e:	f7fe fa09 	bl	8000d34 <__aeabi_fmul>
 8002922:	4603      	mov	r3, r0
 8002924:	4619      	mov	r1, r3
 8002926:	4620      	mov	r0, r4
 8002928:	f7fe f8fa 	bl	8000b20 <__aeabi_fsub>
 800292c:	4603      	mov	r3, r0
 800292e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002930:	4618      	mov	r0, r3
 8002932:	f7fe f8f5 	bl	8000b20 <__aeabi_fsub>
 8002936:	4603      	mov	r3, r0
 8002938:	461c      	mov	r4, r3
 800293a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800293c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800293e:	f7fe f9f9 	bl	8000d34 <__aeabi_fmul>
 8002942:	4603      	mov	r3, r0
 8002944:	4619      	mov	r1, r3
 8002946:	4620      	mov	r0, r4
 8002948:	f7fe f8ec 	bl	8000b24 <__addsf3>
 800294c:	4603      	mov	r3, r0
 800294e:	461c      	mov	r4, r3
 8002950:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002952:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002954:	f7fe f9ee 	bl	8000d34 <__aeabi_fmul>
 8002958:	4603      	mov	r3, r0
 800295a:	4619      	mov	r1, r3
 800295c:	4620      	mov	r0, r4
 800295e:	f7fe f8e1 	bl	8000b24 <__addsf3>
 8002962:	4603      	mov	r3, r0
 8002964:	461c      	mov	r4, r3
 8002966:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 800296a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800296c:	f7fe f9e2 	bl	8000d34 <__aeabi_fmul>
 8002970:	4603      	mov	r3, r0
 8002972:	4619      	mov	r1, r3
 8002974:	4620      	mov	r0, r4
 8002976:	f7fe f8d5 	bl	8000b24 <__addsf3>
 800297a:	4603      	mov	r3, r0
 800297c:	61bb      	str	r3, [r7, #24]
		s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 800297e:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8002982:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002984:	f7fe f9d6 	bl	8000d34 <__aeabi_fmul>
 8002988:	4603      	mov	r3, r0
 800298a:	461a      	mov	r2, r3
 800298c:	4b1e      	ldr	r3, [pc, #120]	; (8002a08 <MadgwickAHRSupdateIMU+0x550>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	4619      	mov	r1, r3
 8002992:	4610      	mov	r0, r2
 8002994:	f7fe f9ce 	bl	8000d34 <__aeabi_fmul>
 8002998:	4603      	mov	r3, r0
 800299a:	461c      	mov	r4, r3
 800299c:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 80029a0:	6d38      	ldr	r0, [r7, #80]	; 0x50
 80029a2:	f7fe f9c7 	bl	8000d34 <__aeabi_fmul>
 80029a6:	4603      	mov	r3, r0
 80029a8:	4619      	mov	r1, r3
 80029aa:	4620      	mov	r0, r4
 80029ac:	f7fe f8b8 	bl	8000b20 <__aeabi_fsub>
 80029b0:	4603      	mov	r3, r0
 80029b2:	461c      	mov	r4, r3
 80029b4:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 80029b8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80029ba:	f7fe f9bb 	bl	8000d34 <__aeabi_fmul>
 80029be:	4603      	mov	r3, r0
 80029c0:	461a      	mov	r2, r3
 80029c2:	4b11      	ldr	r3, [pc, #68]	; (8002a08 <MadgwickAHRSupdateIMU+0x550>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	4619      	mov	r1, r3
 80029c8:	4610      	mov	r0, r2
 80029ca:	f7fe f9b3 	bl	8000d34 <__aeabi_fmul>
 80029ce:	4603      	mov	r3, r0
 80029d0:	4619      	mov	r1, r3
 80029d2:	4620      	mov	r0, r4
 80029d4:	f7fe f8a6 	bl	8000b24 <__addsf3>
 80029d8:	4603      	mov	r3, r0
 80029da:	461c      	mov	r4, r3
 80029dc:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 80029e0:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80029e2:	f7fe f9a7 	bl	8000d34 <__aeabi_fmul>
 80029e6:	4603      	mov	r3, r0
 80029e8:	4619      	mov	r1, r3
 80029ea:	4620      	mov	r0, r4
 80029ec:	f7fe f898 	bl	8000b20 <__aeabi_fsub>
 80029f0:	4603      	mov	r3, r0
 80029f2:	617b      	str	r3, [r7, #20]
		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 80029f4:	6a39      	ldr	r1, [r7, #32]
 80029f6:	6a38      	ldr	r0, [r7, #32]
 80029f8:	e008      	b.n	8002a0c <MadgwickAHRSupdateIMU+0x554>
 80029fa:	bf00      	nop
 80029fc:	20000000 	.word	0x20000000
 8002a00:	200000c4 	.word	0x200000c4
 8002a04:	200000c8 	.word	0x200000c8
 8002a08:	200000cc 	.word	0x200000cc
 8002a0c:	f7fe f992 	bl	8000d34 <__aeabi_fmul>
 8002a10:	4603      	mov	r3, r0
 8002a12:	461c      	mov	r4, r3
 8002a14:	69f9      	ldr	r1, [r7, #28]
 8002a16:	69f8      	ldr	r0, [r7, #28]
 8002a18:	f7fe f98c 	bl	8000d34 <__aeabi_fmul>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	4619      	mov	r1, r3
 8002a20:	4620      	mov	r0, r4
 8002a22:	f7fe f87f 	bl	8000b24 <__addsf3>
 8002a26:	4603      	mov	r3, r0
 8002a28:	461c      	mov	r4, r3
 8002a2a:	69b9      	ldr	r1, [r7, #24]
 8002a2c:	69b8      	ldr	r0, [r7, #24]
 8002a2e:	f7fe f981 	bl	8000d34 <__aeabi_fmul>
 8002a32:	4603      	mov	r3, r0
 8002a34:	4619      	mov	r1, r3
 8002a36:	4620      	mov	r0, r4
 8002a38:	f7fe f874 	bl	8000b24 <__addsf3>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	461c      	mov	r4, r3
 8002a40:	6979      	ldr	r1, [r7, #20]
 8002a42:	6978      	ldr	r0, [r7, #20]
 8002a44:	f7fe f976 	bl	8000d34 <__aeabi_fmul>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	4619      	mov	r1, r3
 8002a4c:	4620      	mov	r0, r4
 8002a4e:	f7fe f869 	bl	8000b24 <__addsf3>
 8002a52:	4603      	mov	r3, r0
 8002a54:	4618      	mov	r0, r3
 8002a56:	f000 f90b 	bl	8002c70 <invSqrt>
 8002a5a:	65b8      	str	r0, [r7, #88]	; 0x58
		s0 *= recipNorm;
 8002a5c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8002a5e:	6a38      	ldr	r0, [r7, #32]
 8002a60:	f7fe f968 	bl	8000d34 <__aeabi_fmul>
 8002a64:	4603      	mov	r3, r0
 8002a66:	623b      	str	r3, [r7, #32]
		s1 *= recipNorm;
 8002a68:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8002a6a:	69f8      	ldr	r0, [r7, #28]
 8002a6c:	f7fe f962 	bl	8000d34 <__aeabi_fmul>
 8002a70:	4603      	mov	r3, r0
 8002a72:	61fb      	str	r3, [r7, #28]
		s2 *= recipNorm;
 8002a74:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8002a76:	69b8      	ldr	r0, [r7, #24]
 8002a78:	f7fe f95c 	bl	8000d34 <__aeabi_fmul>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	61bb      	str	r3, [r7, #24]
		s3 *= recipNorm;
 8002a80:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8002a82:	6978      	ldr	r0, [r7, #20]
 8002a84:	f7fe f956 	bl	8000d34 <__aeabi_fmul>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	617b      	str	r3, [r7, #20]

		// Apply feedback step
		qDot1 -= beta * s0;
 8002a8c:	6a39      	ldr	r1, [r7, #32]
 8002a8e:	68f8      	ldr	r0, [r7, #12]
 8002a90:	f7fe f950 	bl	8000d34 <__aeabi_fmul>
 8002a94:	4603      	mov	r3, r0
 8002a96:	4619      	mov	r1, r3
 8002a98:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8002a9a:	f7fe f841 	bl	8000b20 <__aeabi_fsub>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	66fb      	str	r3, [r7, #108]	; 0x6c
		qDot2 -= beta * s1;
 8002aa2:	69f9      	ldr	r1, [r7, #28]
 8002aa4:	68f8      	ldr	r0, [r7, #12]
 8002aa6:	f7fe f945 	bl	8000d34 <__aeabi_fmul>
 8002aaa:	4603      	mov	r3, r0
 8002aac:	4619      	mov	r1, r3
 8002aae:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8002ab0:	f7fe f836 	bl	8000b20 <__aeabi_fsub>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	66bb      	str	r3, [r7, #104]	; 0x68
		qDot3 -= beta * s2;
 8002ab8:	69b9      	ldr	r1, [r7, #24]
 8002aba:	68f8      	ldr	r0, [r7, #12]
 8002abc:	f7fe f93a 	bl	8000d34 <__aeabi_fmul>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	4619      	mov	r1, r3
 8002ac4:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8002ac6:	f7fe f82b 	bl	8000b20 <__aeabi_fsub>
 8002aca:	4603      	mov	r3, r0
 8002acc:	667b      	str	r3, [r7, #100]	; 0x64
		qDot4 -= beta * s3;
 8002ace:	6979      	ldr	r1, [r7, #20]
 8002ad0:	68f8      	ldr	r0, [r7, #12]
 8002ad2:	f7fe f92f 	bl	8000d34 <__aeabi_fmul>
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	4619      	mov	r1, r3
 8002ada:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8002adc:	f7fe f820 	bl	8000b20 <__aeabi_fsub>
 8002ae0:	4603      	mov	r3, r0
 8002ae2:	663b      	str	r3, [r7, #96]	; 0x60
	}

	// Integrate rate of change of quaternion to yield quaternion
	q0 += qDot1 * (1.0f / sampleFreq);
 8002ae4:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8002ae6:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8002aea:	f7fe f9d7 	bl	8000e9c <__aeabi_fdiv>
 8002aee:	4603      	mov	r3, r0
 8002af0:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8002af2:	4618      	mov	r0, r3
 8002af4:	f7fe f91e 	bl	8000d34 <__aeabi_fmul>
 8002af8:	4603      	mov	r3, r0
 8002afa:	461a      	mov	r2, r3
 8002afc:	4b58      	ldr	r3, [pc, #352]	; (8002c60 <MadgwickAHRSupdateIMU+0x7a8>)
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	4619      	mov	r1, r3
 8002b02:	4610      	mov	r0, r2
 8002b04:	f7fe f80e 	bl	8000b24 <__addsf3>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	461a      	mov	r2, r3
 8002b0c:	4b54      	ldr	r3, [pc, #336]	; (8002c60 <MadgwickAHRSupdateIMU+0x7a8>)
 8002b0e:	601a      	str	r2, [r3, #0]
	q1 += qDot2 * (1.0f / sampleFreq);
 8002b10:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8002b12:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8002b16:	f7fe f9c1 	bl	8000e9c <__aeabi_fdiv>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f7fe f908 	bl	8000d34 <__aeabi_fmul>
 8002b24:	4603      	mov	r3, r0
 8002b26:	461a      	mov	r2, r3
 8002b28:	4b4e      	ldr	r3, [pc, #312]	; (8002c64 <MadgwickAHRSupdateIMU+0x7ac>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4619      	mov	r1, r3
 8002b2e:	4610      	mov	r0, r2
 8002b30:	f7fd fff8 	bl	8000b24 <__addsf3>
 8002b34:	4603      	mov	r3, r0
 8002b36:	461a      	mov	r2, r3
 8002b38:	4b4a      	ldr	r3, [pc, #296]	; (8002c64 <MadgwickAHRSupdateIMU+0x7ac>)
 8002b3a:	601a      	str	r2, [r3, #0]
	q2 += qDot3 * (1.0f / sampleFreq);
 8002b3c:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8002b3e:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8002b42:	f7fe f9ab 	bl	8000e9c <__aeabi_fdiv>
 8002b46:	4603      	mov	r3, r0
 8002b48:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	f7fe f8f2 	bl	8000d34 <__aeabi_fmul>
 8002b50:	4603      	mov	r3, r0
 8002b52:	461a      	mov	r2, r3
 8002b54:	4b44      	ldr	r3, [pc, #272]	; (8002c68 <MadgwickAHRSupdateIMU+0x7b0>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4619      	mov	r1, r3
 8002b5a:	4610      	mov	r0, r2
 8002b5c:	f7fd ffe2 	bl	8000b24 <__addsf3>
 8002b60:	4603      	mov	r3, r0
 8002b62:	461a      	mov	r2, r3
 8002b64:	4b40      	ldr	r3, [pc, #256]	; (8002c68 <MadgwickAHRSupdateIMU+0x7b0>)
 8002b66:	601a      	str	r2, [r3, #0]
	q3 += qDot4 * (1.0f / sampleFreq);
 8002b68:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8002b6a:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8002b6e:	f7fe f995 	bl	8000e9c <__aeabi_fdiv>
 8002b72:	4603      	mov	r3, r0
 8002b74:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8002b76:	4618      	mov	r0, r3
 8002b78:	f7fe f8dc 	bl	8000d34 <__aeabi_fmul>
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	461a      	mov	r2, r3
 8002b80:	4b3a      	ldr	r3, [pc, #232]	; (8002c6c <MadgwickAHRSupdateIMU+0x7b4>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4619      	mov	r1, r3
 8002b86:	4610      	mov	r0, r2
 8002b88:	f7fd ffcc 	bl	8000b24 <__addsf3>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	461a      	mov	r2, r3
 8002b90:	4b36      	ldr	r3, [pc, #216]	; (8002c6c <MadgwickAHRSupdateIMU+0x7b4>)
 8002b92:	601a      	str	r2, [r3, #0]

	// Normalise quaternion
	recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8002b94:	4b32      	ldr	r3, [pc, #200]	; (8002c60 <MadgwickAHRSupdateIMU+0x7a8>)
 8002b96:	681a      	ldr	r2, [r3, #0]
 8002b98:	4b31      	ldr	r3, [pc, #196]	; (8002c60 <MadgwickAHRSupdateIMU+0x7a8>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4619      	mov	r1, r3
 8002b9e:	4610      	mov	r0, r2
 8002ba0:	f7fe f8c8 	bl	8000d34 <__aeabi_fmul>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	461c      	mov	r4, r3
 8002ba8:	4b2e      	ldr	r3, [pc, #184]	; (8002c64 <MadgwickAHRSupdateIMU+0x7ac>)
 8002baa:	681a      	ldr	r2, [r3, #0]
 8002bac:	4b2d      	ldr	r3, [pc, #180]	; (8002c64 <MadgwickAHRSupdateIMU+0x7ac>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	4619      	mov	r1, r3
 8002bb2:	4610      	mov	r0, r2
 8002bb4:	f7fe f8be 	bl	8000d34 <__aeabi_fmul>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	4619      	mov	r1, r3
 8002bbc:	4620      	mov	r0, r4
 8002bbe:	f7fd ffb1 	bl	8000b24 <__addsf3>
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	461c      	mov	r4, r3
 8002bc6:	4b28      	ldr	r3, [pc, #160]	; (8002c68 <MadgwickAHRSupdateIMU+0x7b0>)
 8002bc8:	681a      	ldr	r2, [r3, #0]
 8002bca:	4b27      	ldr	r3, [pc, #156]	; (8002c68 <MadgwickAHRSupdateIMU+0x7b0>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	4619      	mov	r1, r3
 8002bd0:	4610      	mov	r0, r2
 8002bd2:	f7fe f8af 	bl	8000d34 <__aeabi_fmul>
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	4619      	mov	r1, r3
 8002bda:	4620      	mov	r0, r4
 8002bdc:	f7fd ffa2 	bl	8000b24 <__addsf3>
 8002be0:	4603      	mov	r3, r0
 8002be2:	461c      	mov	r4, r3
 8002be4:	4b21      	ldr	r3, [pc, #132]	; (8002c6c <MadgwickAHRSupdateIMU+0x7b4>)
 8002be6:	681a      	ldr	r2, [r3, #0]
 8002be8:	4b20      	ldr	r3, [pc, #128]	; (8002c6c <MadgwickAHRSupdateIMU+0x7b4>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4619      	mov	r1, r3
 8002bee:	4610      	mov	r0, r2
 8002bf0:	f7fe f8a0 	bl	8000d34 <__aeabi_fmul>
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	4619      	mov	r1, r3
 8002bf8:	4620      	mov	r0, r4
 8002bfa:	f7fd ff93 	bl	8000b24 <__addsf3>
 8002bfe:	4603      	mov	r3, r0
 8002c00:	4618      	mov	r0, r3
 8002c02:	f000 f835 	bl	8002c70 <invSqrt>
 8002c06:	65b8      	str	r0, [r7, #88]	; 0x58
	q0 *= recipNorm;
 8002c08:	4b15      	ldr	r3, [pc, #84]	; (8002c60 <MadgwickAHRSupdateIMU+0x7a8>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8002c0e:	4618      	mov	r0, r3
 8002c10:	f7fe f890 	bl	8000d34 <__aeabi_fmul>
 8002c14:	4603      	mov	r3, r0
 8002c16:	461a      	mov	r2, r3
 8002c18:	4b11      	ldr	r3, [pc, #68]	; (8002c60 <MadgwickAHRSupdateIMU+0x7a8>)
 8002c1a:	601a      	str	r2, [r3, #0]
	q1 *= recipNorm;
 8002c1c:	4b11      	ldr	r3, [pc, #68]	; (8002c64 <MadgwickAHRSupdateIMU+0x7ac>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8002c22:	4618      	mov	r0, r3
 8002c24:	f7fe f886 	bl	8000d34 <__aeabi_fmul>
 8002c28:	4603      	mov	r3, r0
 8002c2a:	461a      	mov	r2, r3
 8002c2c:	4b0d      	ldr	r3, [pc, #52]	; (8002c64 <MadgwickAHRSupdateIMU+0x7ac>)
 8002c2e:	601a      	str	r2, [r3, #0]
	q2 *= recipNorm;
 8002c30:	4b0d      	ldr	r3, [pc, #52]	; (8002c68 <MadgwickAHRSupdateIMU+0x7b0>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8002c36:	4618      	mov	r0, r3
 8002c38:	f7fe f87c 	bl	8000d34 <__aeabi_fmul>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	461a      	mov	r2, r3
 8002c40:	4b09      	ldr	r3, [pc, #36]	; (8002c68 <MadgwickAHRSupdateIMU+0x7b0>)
 8002c42:	601a      	str	r2, [r3, #0]
	q3 *= recipNorm;
 8002c44:	4b09      	ldr	r3, [pc, #36]	; (8002c6c <MadgwickAHRSupdateIMU+0x7b4>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	f7fe f872 	bl	8000d34 <__aeabi_fmul>
 8002c50:	4603      	mov	r3, r0
 8002c52:	461a      	mov	r2, r3
 8002c54:	4b05      	ldr	r3, [pc, #20]	; (8002c6c <MadgwickAHRSupdateIMU+0x7b4>)
 8002c56:	601a      	str	r2, [r3, #0]
}
 8002c58:	bf00      	nop
 8002c5a:	3774      	adds	r7, #116	; 0x74
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bd90      	pop	{r4, r7, pc}
 8002c60:	20000000 	.word	0x20000000
 8002c64:	200000c4 	.word	0x200000c4
 8002c68:	200000c8 	.word	0x200000c8
 8002c6c:	200000cc 	.word	0x200000cc

08002c70 <invSqrt>:

//---------------------------------------------------------------------------------------------------
// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float invSqrt(float x) {
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b086      	sub	sp, #24
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
	float halfx = 0.5f * x;
 8002c78:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8002c7c:	6878      	ldr	r0, [r7, #4]
 8002c7e:	f7fe f859 	bl	8000d34 <__aeabi_fmul>
 8002c82:	4603      	mov	r3, r0
 8002c84:	617b      	str	r3, [r7, #20]
	float y = x;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	613b      	str	r3, [r7, #16]
	long i = *(long*)&y;
 8002c8a:	f107 0310 	add.w	r3, r7, #16
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	60fb      	str	r3, [r7, #12]
	i = 0x5f3759df - (i>>1);
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	105a      	asrs	r2, r3, #1
 8002c96:	4b13      	ldr	r3, [pc, #76]	; (8002ce4 <invSqrt+0x74>)
 8002c98:	1a9b      	subs	r3, r3, r2
 8002c9a:	60fb      	str	r3, [r7, #12]
	y = *(float*)&i;
 8002c9c:	f107 030c 	add.w	r3, r7, #12
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 8002ca4:	693b      	ldr	r3, [r7, #16]
 8002ca6:	6979      	ldr	r1, [r7, #20]
 8002ca8:	4618      	mov	r0, r3
 8002caa:	f7fe f843 	bl	8000d34 <__aeabi_fmul>
 8002cae:	4603      	mov	r3, r0
 8002cb0:	461a      	mov	r2, r3
 8002cb2:	693b      	ldr	r3, [r7, #16]
 8002cb4:	4619      	mov	r1, r3
 8002cb6:	4610      	mov	r0, r2
 8002cb8:	f7fe f83c 	bl	8000d34 <__aeabi_fmul>
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	4619      	mov	r1, r3
 8002cc0:	f04f 507f 	mov.w	r0, #1069547520	; 0x3fc00000
 8002cc4:	f7fd ff2c 	bl	8000b20 <__aeabi_fsub>
 8002cc8:	4603      	mov	r3, r0
 8002cca:	461a      	mov	r2, r3
 8002ccc:	693b      	ldr	r3, [r7, #16]
 8002cce:	4619      	mov	r1, r3
 8002cd0:	4610      	mov	r0, r2
 8002cd2:	f7fe f82f 	bl	8000d34 <__aeabi_fmul>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	613b      	str	r3, [r7, #16]
	return y;
 8002cda:	693b      	ldr	r3, [r7, #16]
}
 8002cdc:	4618      	mov	r0, r3
 8002cde:	3718      	adds	r7, #24
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	bd80      	pop	{r7, pc}
 8002ce4:	5f3759df 	.word	0x5f3759df

08002ce8 <CRC8_SingleByte>:
 *      Author: mnowak5
 */

#include "crc.h"

byte CRC8_SingleByte(byte CRC_prev, byte Data) {
 8002ce8:	b480      	push	{r7}
 8002cea:	b085      	sub	sp, #20
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	4603      	mov	r3, r0
 8002cf0:	460a      	mov	r2, r1
 8002cf2:	71fb      	strb	r3, [r7, #7]
 8002cf4:	4613      	mov	r3, r2
 8002cf6:	71bb      	strb	r3, [r7, #6]

	CRC_prev ^= Data;
 8002cf8:	79fa      	ldrb	r2, [r7, #7]
 8002cfa:	79bb      	ldrb	r3, [r7, #6]
 8002cfc:	4053      	eors	r3, r2
 8002cfe:	71fb      	strb	r3, [r7, #7]

	for(byte Idx = 0; Idx < 8; ++Idx) {
 8002d00:	2300      	movs	r3, #0
 8002d02:	73fb      	strb	r3, [r7, #15]
 8002d04:	e011      	b.n	8002d2a <CRC8_SingleByte+0x42>

		if( (CRC_prev & 0x80) != 0 ) {
 8002d06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	da07      	bge.n	8002d1e <CRC8_SingleByte+0x36>

			CRC_prev = (byte)( (CRC_prev << 1) ^ POLYNOMIAL_9 );
 8002d0e:	79fb      	ldrb	r3, [r7, #7]
 8002d10:	005b      	lsls	r3, r3, #1
 8002d12:	b25b      	sxtb	r3, r3
 8002d14:	f083 0331 	eor.w	r3, r3, #49	; 0x31
 8002d18:	b25b      	sxtb	r3, r3
 8002d1a:	71fb      	strb	r3, [r7, #7]
 8002d1c:	e002      	b.n	8002d24 <CRC8_SingleByte+0x3c>
		} else {

			CRC_prev = (byte)(CRC_prev << 1);
 8002d1e:	79fb      	ldrb	r3, [r7, #7]
 8002d20:	005b      	lsls	r3, r3, #1
 8002d22:	71fb      	strb	r3, [r7, #7]
	for(byte Idx = 0; Idx < 8; ++Idx) {
 8002d24:	7bfb      	ldrb	r3, [r7, #15]
 8002d26:	3301      	adds	r3, #1
 8002d28:	73fb      	strb	r3, [r7, #15]
 8002d2a:	7bfb      	ldrb	r3, [r7, #15]
 8002d2c:	2b07      	cmp	r3, #7
 8002d2e:	d9ea      	bls.n	8002d06 <CRC8_SingleByte+0x1e>
		}
	}

	return CRC_prev;
 8002d30:	79fb      	ldrb	r3, [r7, #7]
}
 8002d32:	4618      	mov	r0, r3
 8002d34:	3714      	adds	r7, #20
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bc80      	pop	{r7}
 8002d3a:	4770      	bx	lr

08002d3c <CRC8_DataArray>:

byte CRC8_DataArray(byte *pData, byte Len) {
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b084      	sub	sp, #16
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
 8002d44:	460b      	mov	r3, r1
 8002d46:	70fb      	strb	r3, [r7, #3]

	byte CRC_final = 0xFF;
 8002d48:	23ff      	movs	r3, #255	; 0xff
 8002d4a:	73fb      	strb	r3, [r7, #15]

	for(byte Idx = 0; Idx < Len; ++Idx) {
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	73bb      	strb	r3, [r7, #14]
 8002d50:	e00d      	b.n	8002d6e <CRC8_DataArray+0x32>

		CRC_final = CRC8_SingleByte(CRC_final, pData[Idx]);
 8002d52:	7bbb      	ldrb	r3, [r7, #14]
 8002d54:	687a      	ldr	r2, [r7, #4]
 8002d56:	4413      	add	r3, r2
 8002d58:	781a      	ldrb	r2, [r3, #0]
 8002d5a:	7bfb      	ldrb	r3, [r7, #15]
 8002d5c:	4611      	mov	r1, r2
 8002d5e:	4618      	mov	r0, r3
 8002d60:	f7ff ffc2 	bl	8002ce8 <CRC8_SingleByte>
 8002d64:	4603      	mov	r3, r0
 8002d66:	73fb      	strb	r3, [r7, #15]
	for(byte Idx = 0; Idx < Len; ++Idx) {
 8002d68:	7bbb      	ldrb	r3, [r7, #14]
 8002d6a:	3301      	adds	r3, #1
 8002d6c:	73bb      	strb	r3, [r7, #14]
 8002d6e:	7bba      	ldrb	r2, [r7, #14]
 8002d70:	78fb      	ldrb	r3, [r7, #3]
 8002d72:	429a      	cmp	r2, r3
 8002d74:	d3ed      	bcc.n	8002d52 <CRC8_DataArray+0x16>
	}

	return CRC_final;
 8002d76:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d78:	4618      	mov	r0, r3
 8002d7a:	3710      	adds	r7, #16
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bd80      	pop	{r7, pc}

08002d80 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b082      	sub	sp, #8
 8002d84:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002d86:	4b18      	ldr	r3, [pc, #96]	; (8002de8 <MX_DMA_Init+0x68>)
 8002d88:	695b      	ldr	r3, [r3, #20]
 8002d8a:	4a17      	ldr	r2, [pc, #92]	; (8002de8 <MX_DMA_Init+0x68>)
 8002d8c:	f043 0301 	orr.w	r3, r3, #1
 8002d90:	6153      	str	r3, [r2, #20]
 8002d92:	4b15      	ldr	r3, [pc, #84]	; (8002de8 <MX_DMA_Init+0x68>)
 8002d94:	695b      	ldr	r3, [r3, #20]
 8002d96:	f003 0301 	and.w	r3, r3, #1
 8002d9a:	607b      	str	r3, [r7, #4]
 8002d9c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 8002d9e:	2200      	movs	r2, #0
 8002da0:	2105      	movs	r1, #5
 8002da2:	200e      	movs	r0, #14
 8002da4:	f003 fd79 	bl	800689a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8002da8:	200e      	movs	r0, #14
 8002daa:	f003 fd92 	bl	80068d2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 8002dae:	2200      	movs	r2, #0
 8002db0:	2105      	movs	r1, #5
 8002db2:	200f      	movs	r0, #15
 8002db4:	f003 fd71 	bl	800689a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8002db8:	200f      	movs	r0, #15
 8002dba:	f003 fd8a 	bl	80068d2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	2105      	movs	r1, #5
 8002dc2:	2010      	movs	r0, #16
 8002dc4:	f003 fd69 	bl	800689a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8002dc8:	2010      	movs	r0, #16
 8002dca:	f003 fd82 	bl	80068d2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 8002dce:	2200      	movs	r2, #0
 8002dd0:	2105      	movs	r1, #5
 8002dd2:	2011      	movs	r0, #17
 8002dd4:	f003 fd61 	bl	800689a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8002dd8:	2011      	movs	r0, #17
 8002dda:	f003 fd7a 	bl	80068d2 <HAL_NVIC_EnableIRQ>

}
 8002dde:	bf00      	nop
 8002de0:	3708      	adds	r7, #8
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bd80      	pop	{r7, pc}
 8002de6:	bf00      	nop
 8002de8:	40021000 	.word	0x40021000

08002dec <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8002dec:	b480      	push	{r7}
 8002dee:	b085      	sub	sp, #20
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	60f8      	str	r0, [r7, #12]
 8002df4:	60b9      	str	r1, [r7, #8]
 8002df6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	4a06      	ldr	r2, [pc, #24]	; (8002e14 <vApplicationGetIdleTaskMemory+0x28>)
 8002dfc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8002dfe:	68bb      	ldr	r3, [r7, #8]
 8002e00:	4a05      	ldr	r2, [pc, #20]	; (8002e18 <vApplicationGetIdleTaskMemory+0x2c>)
 8002e02:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2280      	movs	r2, #128	; 0x80
 8002e08:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 8002e0a:	bf00      	nop
 8002e0c:	3714      	adds	r7, #20
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	bc80      	pop	{r7}
 8002e12:	4770      	bx	lr
 8002e14:	20000164 	.word	0x20000164
 8002e18:	200001b8 	.word	0x200001b8

08002e1c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8002e1c:	b5b0      	push	{r4, r5, r7, lr}
 8002e1e:	b08e      	sub	sp, #56	; 0x38
 8002e20:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of USART_Task */
  osThreadDef(USART_Task, Start_USART_Task, osPriorityNormal, 0, 512);
 8002e22:	4b14      	ldr	r3, [pc, #80]	; (8002e74 <MX_FREERTOS_Init+0x58>)
 8002e24:	f107 041c 	add.w	r4, r7, #28
 8002e28:	461d      	mov	r5, r3
 8002e2a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002e2c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002e2e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002e32:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  USART_TaskHandle = osThreadCreate(osThread(USART_Task), NULL);
 8002e36:	f107 031c 	add.w	r3, r7, #28
 8002e3a:	2100      	movs	r1, #0
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	f006 fb89 	bl	8009554 <osThreadCreate>
 8002e42:	4602      	mov	r2, r0
 8002e44:	4b0c      	ldr	r3, [pc, #48]	; (8002e78 <MX_FREERTOS_Init+0x5c>)
 8002e46:	601a      	str	r2, [r3, #0]

  /* definition and creation of IMU_Task */
  osThreadDef(IMU_Task, Start_IMU_Task, osPriorityRealtime, 0, 512);
 8002e48:	4b0c      	ldr	r3, [pc, #48]	; (8002e7c <MX_FREERTOS_Init+0x60>)
 8002e4a:	463c      	mov	r4, r7
 8002e4c:	461d      	mov	r5, r3
 8002e4e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002e50:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002e52:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002e56:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  IMU_TaskHandle = osThreadCreate(osThread(IMU_Task), NULL);
 8002e5a:	463b      	mov	r3, r7
 8002e5c:	2100      	movs	r1, #0
 8002e5e:	4618      	mov	r0, r3
 8002e60:	f006 fb78 	bl	8009554 <osThreadCreate>
 8002e64:	4602      	mov	r2, r0
 8002e66:	4b06      	ldr	r3, [pc, #24]	; (8002e80 <MX_FREERTOS_Init+0x64>)
 8002e68:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8002e6a:	bf00      	nop
 8002e6c:	3738      	adds	r7, #56	; 0x38
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	bdb0      	pop	{r4, r5, r7, pc}
 8002e72:	bf00      	nop
 8002e74:	0800e85c 	.word	0x0800e85c
 8002e78:	200033f8 	.word	0x200033f8
 8002e7c:	0800e884 	.word	0x0800e884
 8002e80:	200033f4 	.word	0x200033f4

08002e84 <Start_USART_Task>:
* @brief Function implementing the USART_Task thread.
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_USART_Task */
void Start_USART_Task(void const *argument) {
 8002e84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e88:	b091      	sub	sp, #68	; 0x44
 8002e8a:	af0c      	add	r7, sp, #48	; 0x30
 8002e8c:	60f8      	str	r0, [r7, #12]
	/* USER CODE BEGIN Start_USART_Task */

	/* Start receiving */
	HAL_UART_Receive_DMA(HC05_handle, Data_from_PC, DATA_FRAME_FROM_PC_SIZE);
 8002e8e:	4b22      	ldr	r3, [pc, #136]	; (8002f18 <Start_USART_Task+0x94>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	220a      	movs	r2, #10
 8002e94:	4921      	ldr	r1, [pc, #132]	; (8002f1c <Start_USART_Task+0x98>)
 8002e96:	4618      	mov	r0, r3
 8002e98:	f005 fecc 	bl	8008c34 <HAL_UART_Receive_DMA>

	/* Infinite loop */
	for (;;) {

		HC05_Fill_Data_frame_to_PC(&DT_PC, Data_to_PC,
 8002e9c:	4b20      	ldr	r3, [pc, #128]	; (8002f20 <Start_USART_Task+0x9c>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	60bb      	str	r3, [r7, #8]
 8002ea2:	4b20      	ldr	r3, [pc, #128]	; (8002f24 <Start_USART_Task+0xa0>)
 8002ea4:	6819      	ldr	r1, [r3, #0]
 8002ea6:	6079      	str	r1, [r7, #4]
 8002ea8:	4b1f      	ldr	r3, [pc, #124]	; (8002f28 <Start_USART_Task+0xa4>)
 8002eaa:	f8d3 c000 	ldr.w	ip, [r3]
 8002eae:	4b1f      	ldr	r3, [pc, #124]	; (8002f2c <Start_USART_Task+0xa8>)
 8002eb0:	f8d3 e000 	ldr.w	lr, [r3]
 8002eb4:	4b1e      	ldr	r3, [pc, #120]	; (8002f30 <Start_USART_Task+0xac>)
 8002eb6:	f8d3 a000 	ldr.w	sl, [r3]
 8002eba:	4b1e      	ldr	r3, [pc, #120]	; (8002f34 <Start_USART_Task+0xb0>)
 8002ebc:	f8d3 b000 	ldr.w	fp, [r3]
 8002ec0:	4b1d      	ldr	r3, [pc, #116]	; (8002f38 <Start_USART_Task+0xb4>)
 8002ec2:	cb18      	ldmia	r3, {r3, r4}
 8002ec4:	4a1d      	ldr	r2, [pc, #116]	; (8002f3c <Start_USART_Task+0xb8>)
 8002ec6:	e9d2 1200 	ldrd	r1, r2, [r2]
 8002eca:	481d      	ldr	r0, [pc, #116]	; (8002f40 <Start_USART_Task+0xbc>)
 8002ecc:	e9d0 5600 	ldrd	r5, r6, [r0]
 8002ed0:	481c      	ldr	r0, [pc, #112]	; (8002f44 <Start_USART_Task+0xc0>)
 8002ed2:	e9d0 8900 	ldrd	r8, r9, [r0]
 8002ed6:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
 8002eda:	e9cd 5608 	strd	r5, r6, [sp, #32]
 8002ede:	e9cd 1206 	strd	r1, r2, [sp, #24]
 8002ee2:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8002ee6:	f8cd b00c 	str.w	fp, [sp, #12]
 8002eea:	f8cd a008 	str.w	sl, [sp, #8]
 8002eee:	f8cd e004 	str.w	lr, [sp, #4]
 8002ef2:	f8cd c000 	str.w	ip, [sp]
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	68ba      	ldr	r2, [r7, #8]
 8002efa:	4913      	ldr	r1, [pc, #76]	; (8002f48 <Start_USART_Task+0xc4>)
 8002efc:	4813      	ldr	r0, [pc, #76]	; (8002f4c <Start_USART_Task+0xc8>)
 8002efe:	f000 fb15 	bl	800352c <HC05_Fill_Data_frame_to_PC>
				Complementary_Roll_global, Complementary_Pitch_global, Complementary_Yaw_global,
				Kalman_Roll_global, Kalman_Pitch_global,Kalman_Yaw_global,
				Madgwick_q_w, Madgwick_q_x, Madgwick_q_y, Madgwick_q_z);

		HAL_UART_Transmit_DMA(HC05_handle, Data_to_PC, DATA_FRAME_TO_PC_SIZE);
 8002f02:	4b05      	ldr	r3, [pc, #20]	; (8002f18 <Start_USART_Task+0x94>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	2217      	movs	r2, #23
 8002f08:	490f      	ldr	r1, [pc, #60]	; (8002f48 <Start_USART_Task+0xc4>)
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	f005 fe26 	bl	8008b5c <HAL_UART_Transmit_DMA>

		osDelay(10);
 8002f10:	200a      	movs	r0, #10
 8002f12:	f006 fb6b 	bl	80095ec <osDelay>
		HC05_Fill_Data_frame_to_PC(&DT_PC, Data_to_PC,
 8002f16:	e7c1      	b.n	8002e9c <Start_USART_Task+0x18>
 8002f18:	2000002c 	.word	0x2000002c
 8002f1c:	200033fc 	.word	0x200033fc
 8002f20:	20000128 	.word	0x20000128
 8002f24:	2000012c 	.word	0x2000012c
 8002f28:	20000130 	.word	0x20000130
 8002f2c:	20000134 	.word	0x20000134
 8002f30:	20000138 	.word	0x20000138
 8002f34:	2000013c 	.word	0x2000013c
 8002f38:	20000008 	.word	0x20000008
 8002f3c:	20000140 	.word	0x20000140
 8002f40:	20000148 	.word	0x20000148
 8002f44:	20000150 	.word	0x20000150
 8002f48:	20003408 	.word	0x20003408
 8002f4c:	20003420 	.word	0x20003420

08002f50 <Start_IMU_Task>:
* @brief Function implementing the IMU_Task thread.
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_IMU_Task */
void Start_IMU_Task(void const *argument) {
 8002f50:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002f54:	f5ad 7d45 	sub.w	sp, sp, #788	; 0x314
 8002f58:	af02      	add	r7, sp, #8
 8002f5a:	1d3b      	adds	r3, r7, #4
 8002f5c:	6018      	str	r0, [r3, #0]
	/* USER CODE BEGIN Start_IMU_Task */

	/* IMU task variables */
	uint8_t mpu9250_correct_init_global = 0;
 8002f5e:	2300      	movs	r3, #0
 8002f60:	f887 3307 	strb.w	r3, [r7, #775]	; 0x307

	struct MPU9250 mpu1;

	uint32_t I_Time_Stop = 0;
 8002f64:	2300      	movs	r3, #0
 8002f66:	f8c7 3300 	str.w	r3, [r7, #768]	; 0x300
	uint32_t I_Time_Start = 0;
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	f8c7 32f8 	str.w	r3, [r7, #760]	; 0x2f8

	/* IMU task initialization */
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8002f70:	2120      	movs	r1, #32
 8002f72:	484d      	ldr	r0, [pc, #308]	; (80030a8 <Start_IMU_Task+0x158>)
 8002f74:	f004 f89e 	bl	80070b4 <HAL_GPIO_TogglePin>
	osDelay(100);
 8002f78:	2064      	movs	r0, #100	; 0x64
 8002f7a:	f006 fb37 	bl	80095ec <osDelay>

	if (MPU9250_Init(&hi2c1, &mpu1, MPU9250_Device_1, MPU9250_Acce_2G,
 8002f7e:	f107 0108 	add.w	r1, r7, #8
 8002f82:	2303      	movs	r3, #3
 8002f84:	9300      	str	r3, [sp, #0]
 8002f86:	2300      	movs	r3, #0
 8002f88:	2200      	movs	r2, #0
 8002f8a:	4848      	ldr	r0, [pc, #288]	; (80030ac <Start_IMU_Task+0x15c>)
 8002f8c:	f001 fb14 	bl	80045b8 <MPU9250_Init>
 8002f90:	4603      	mov	r3, r0
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	f040 80a0 	bne.w	80030d8 <Start_IMU_Task+0x188>
			MPU9250_Gyro_2000s) == MPU9250_Init_OK) {

		//MPU9250_Set_Offsets(&hi2c1, &mpu1, 0,0,0, 0,0,0, 27.5,0.97,0.95, 1.07,1,1);

		MPU9250_Calibration_Acce(&hi2c1, &mpu1);
 8002f98:	f107 0308 	add.w	r3, r7, #8
 8002f9c:	4619      	mov	r1, r3
 8002f9e:	4843      	ldr	r0, [pc, #268]	; (80030ac <Start_IMU_Task+0x15c>)
 8002fa0:	f001 fde2 	bl	8004b68 <MPU9250_Calibration_Acce>
		MPU9250_Calibration_Gyro(&hi2c1, &mpu1);
 8002fa4:	f107 0308 	add.w	r3, r7, #8
 8002fa8:	4619      	mov	r1, r3
 8002faa:	4840      	ldr	r0, [pc, #256]	; (80030ac <Start_IMU_Task+0x15c>)
 8002fac:	f001 fe4e 	bl	8004c4c <MPU9250_Calibration_Gyro>
		MPU9250_Calibration_Mag(&hi2c1, &mpu1);
 8002fb0:	f107 0308 	add.w	r3, r7, #8
 8002fb4:	4619      	mov	r1, r3
 8002fb6:	483d      	ldr	r0, [pc, #244]	; (80030ac <Start_IMU_Task+0x15c>)
 8002fb8:	f001 fece 	bl	8004d58 <MPU9250_Calibration_Mag>

		a_x_offset_global = mpu1.Accelerometer_X_offset, a_y_offset_global = mpu1.Accelerometer_Y_offset, a_z_offset_global = mpu1.Accelerometer_Z_offset;
 8002fbc:	f107 0308 	add.w	r3, r7, #8
 8002fc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fc2:	4a3b      	ldr	r2, [pc, #236]	; (80030b0 <Start_IMU_Task+0x160>)
 8002fc4:	6013      	str	r3, [r2, #0]
 8002fc6:	f107 0308 	add.w	r3, r7, #8
 8002fca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fcc:	4a39      	ldr	r2, [pc, #228]	; (80030b4 <Start_IMU_Task+0x164>)
 8002fce:	6013      	str	r3, [r2, #0]
 8002fd0:	f107 0308 	add.w	r3, r7, #8
 8002fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fd6:	4a38      	ldr	r2, [pc, #224]	; (80030b8 <Start_IMU_Task+0x168>)
 8002fd8:	6013      	str	r3, [r2, #0]
		g_x_offset_global = mpu1.Gyroscope_X_offset, g_y_offset_global = mpu1.Gyroscope_Y_offset, g_z_offset_global = mpu1.Gyroscope_Z_offset;
 8002fda:	f107 0308 	add.w	r3, r7, #8
 8002fde:	f103 04a0 	add.w	r4, r3, #160	; 0xa0
 8002fe2:	e9d4 3400 	ldrd	r3, r4, [r4]
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	4621      	mov	r1, r4
 8002fea:	f7fd fd45 	bl	8000a78 <__aeabi_d2f>
 8002fee:	4602      	mov	r2, r0
 8002ff0:	4b32      	ldr	r3, [pc, #200]	; (80030bc <Start_IMU_Task+0x16c>)
 8002ff2:	601a      	str	r2, [r3, #0]
 8002ff4:	f107 0308 	add.w	r3, r7, #8
 8002ff8:	f103 04a8 	add.w	r4, r3, #168	; 0xa8
 8002ffc:	e9d4 3400 	ldrd	r3, r4, [r4]
 8003000:	4618      	mov	r0, r3
 8003002:	4621      	mov	r1, r4
 8003004:	f7fd fd38 	bl	8000a78 <__aeabi_d2f>
 8003008:	4602      	mov	r2, r0
 800300a:	4b2d      	ldr	r3, [pc, #180]	; (80030c0 <Start_IMU_Task+0x170>)
 800300c:	601a      	str	r2, [r3, #0]
 800300e:	f107 0308 	add.w	r3, r7, #8
 8003012:	f103 04b0 	add.w	r4, r3, #176	; 0xb0
 8003016:	e9d4 3400 	ldrd	r3, r4, [r4]
 800301a:	4618      	mov	r0, r3
 800301c:	4621      	mov	r1, r4
 800301e:	f7fd fd2b 	bl	8000a78 <__aeabi_d2f>
 8003022:	4602      	mov	r2, r0
 8003024:	4b27      	ldr	r3, [pc, #156]	; (80030c4 <Start_IMU_Task+0x174>)
 8003026:	601a      	str	r2, [r3, #0]
		m_x_offset_global = mpu1.Magnetometer_X_offset, m_y_offset_global = mpu1.Magnetometer_Y_offset, m_z_offset_global = mpu1.Magnetometer_Z_offset;
 8003028:	f107 0308 	add.w	r3, r7, #8
 800302c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800302e:	4a26      	ldr	r2, [pc, #152]	; (80030c8 <Start_IMU_Task+0x178>)
 8003030:	6013      	str	r3, [r2, #0]
 8003032:	f107 0308 	add.w	r3, r7, #8
 8003036:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003038:	4a24      	ldr	r2, [pc, #144]	; (80030cc <Start_IMU_Task+0x17c>)
 800303a:	6013      	str	r3, [r2, #0]
 800303c:	f107 0308 	add.w	r3, r7, #8
 8003040:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003042:	4a23      	ldr	r2, [pc, #140]	; (80030d0 <Start_IMU_Task+0x180>)
 8003044:	6013      	str	r3, [r2, #0]
		m_x_scale_global = mpu1.Magnetometer_X_scale, m_y_offset_global = mpu1.Magnetometer_Y_scale, m_z_offset_global = mpu1.Magnetometer_Z_scale;
 8003046:	f107 0308 	add.w	r3, r7, #8
 800304a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800304c:	4a21      	ldr	r2, [pc, #132]	; (80030d4 <Start_IMU_Task+0x184>)
 800304e:	6013      	str	r3, [r2, #0]
 8003050:	f107 0308 	add.w	r3, r7, #8
 8003054:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003056:	4a1d      	ldr	r2, [pc, #116]	; (80030cc <Start_IMU_Task+0x17c>)
 8003058:	6013      	str	r3, [r2, #0]
 800305a:	f107 0308 	add.w	r3, r7, #8
 800305e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003060:	4a1b      	ldr	r2, [pc, #108]	; (80030d0 <Start_IMU_Task+0x180>)
 8003062:	6013      	str	r3, [r2, #0]

		for (int i = 0; i < 3; ++i) {
 8003064:	2300      	movs	r3, #0
 8003066:	f8c7 32fc 	str.w	r3, [r7, #764]	; 0x2fc
 800306a:	e014      	b.n	8003096 <Start_IMU_Task+0x146>

			HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 800306c:	2201      	movs	r2, #1
 800306e:	2120      	movs	r1, #32
 8003070:	480d      	ldr	r0, [pc, #52]	; (80030a8 <Start_IMU_Task+0x158>)
 8003072:	f004 f807 	bl	8007084 <HAL_GPIO_WritePin>
			osDelay(200);
 8003076:	20c8      	movs	r0, #200	; 0xc8
 8003078:	f006 fab8 	bl	80095ec <osDelay>
			HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800307c:	2200      	movs	r2, #0
 800307e:	2120      	movs	r1, #32
 8003080:	4809      	ldr	r0, [pc, #36]	; (80030a8 <Start_IMU_Task+0x158>)
 8003082:	f003 ffff 	bl	8007084 <HAL_GPIO_WritePin>
			osDelay(200);
 8003086:	20c8      	movs	r0, #200	; 0xc8
 8003088:	f006 fab0 	bl	80095ec <osDelay>
		for (int i = 0; i < 3; ++i) {
 800308c:	f8d7 32fc 	ldr.w	r3, [r7, #764]	; 0x2fc
 8003090:	3301      	adds	r3, #1
 8003092:	f8c7 32fc 	str.w	r3, [r7, #764]	; 0x2fc
 8003096:	f8d7 32fc 	ldr.w	r3, [r7, #764]	; 0x2fc
 800309a:	2b02      	cmp	r3, #2
 800309c:	dde6      	ble.n	800306c <Start_IMU_Task+0x11c>
		}

		mpu9250_correct_init_global = 1;
 800309e:	2301      	movs	r3, #1
 80030a0:	f887 3307 	strb.w	r3, [r7, #775]	; 0x307
 80030a4:	e01b      	b.n	80030de <Start_IMU_Task+0x18e>
 80030a6:	bf00      	nop
 80030a8:	40010800 	.word	0x40010800
 80030ac:	20003478 	.word	0x20003478
 80030b0:	20000100 	.word	0x20000100
 80030b4:	20000104 	.word	0x20000104
 80030b8:	20000108 	.word	0x20000108
 80030bc:	2000010c 	.word	0x2000010c
 80030c0:	20000110 	.word	0x20000110
 80030c4:	20000114 	.word	0x20000114
 80030c8:	20000118 	.word	0x20000118
 80030cc:	2000011c 	.word	0x2000011c
 80030d0:	20000120 	.word	0x20000120
 80030d4:	20000124 	.word	0x20000124
	} else {

		mpu9250_correct_init_global = 0;
 80030d8:	2300      	movs	r3, #0
 80030da:	f887 3307 	strb.w	r3, [r7, #775]	; 0x307
	}

	osDelay(100);
 80030de:	2064      	movs	r0, #100	; 0x64
 80030e0:	f006 fa84 	bl	80095ec <osDelay>
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80030e4:	2120      	movs	r1, #32
 80030e6:	4880      	ldr	r0, [pc, #512]	; (80032e8 <Start_IMU_Task+0x398>)
 80030e8:	f003 ffe4 	bl	80070b4 <HAL_GPIO_TogglePin>
	mpu1.Magnetometer_Yaw_offset = mpu1.Magnetometer_Yaw_offset / 1000;
	*/

	/* Infinite loop */
	for (;;) {
		if (mpu9250_correct_init_global == 1) {
 80030ec:	f897 3307 	ldrb.w	r3, [r7, #775]	; 0x307
 80030f0:	2b01      	cmp	r3, #1
 80030f2:	f040 80f5 	bne.w	80032e0 <Start_IMU_Task+0x390>

			/* Case 1: Time measurement */
			I_Time_Start = I_Time_Stop;
 80030f6:	f8d7 3300 	ldr.w	r3, [r7, #768]	; 0x300
 80030fa:	f8c7 32f8 	str.w	r3, [r7, #760]	; 0x2f8
			I_Time_Stop = HAL_GetTick();
 80030fe:	f003 fac9 	bl	8006694 <HAL_GetTick>
 8003102:	f8c7 0300 	str.w	r0, [r7, #768]	; 0x300

			dt = (double) (I_Time_Stop - I_Time_Start) / 1000;
 8003106:	f8d7 2300 	ldr.w	r2, [r7, #768]	; 0x300
 800310a:	f8d7 32f8 	ldr.w	r3, [r7, #760]	; 0x2f8
 800310e:	1ad3      	subs	r3, r2, r3
 8003110:	4618      	mov	r0, r3
 8003112:	f7fd f95f 	bl	80003d4 <__aeabi_ui2d>
 8003116:	f04f 0200 	mov.w	r2, #0
 800311a:	4b74      	ldr	r3, [pc, #464]	; (80032ec <Start_IMU_Task+0x39c>)
 800311c:	f7fd fafe 	bl	800071c <__aeabi_ddiv>
 8003120:	4603      	mov	r3, r0
 8003122:	460c      	mov	r4, r1
 8003124:	4a72      	ldr	r2, [pc, #456]	; (80032f0 <Start_IMU_Task+0x3a0>)
 8003126:	e9c2 3400 	strd	r3, r4, [r2]

			/* Case 2: RPY calculation */
			MPU9250_Calculate_RPY(&hi2c1, &mpu1, dt);
 800312a:	4b71      	ldr	r3, [pc, #452]	; (80032f0 <Start_IMU_Task+0x3a0>)
 800312c:	cb18      	ldmia	r3, {r3, r4}
 800312e:	f107 0108 	add.w	r1, r7, #8
 8003132:	461a      	mov	r2, r3
 8003134:	4623      	mov	r3, r4
 8003136:	486f      	ldr	r0, [pc, #444]	; (80032f4 <Start_IMU_Task+0x3a4>)
 8003138:	f001 ff36 	bl	8004fa8 <MPU9250_Calculate_RPY>

			a_x_g_global = mpu1.Accelerometer_X_g, a_y_g_global = mpu1.Accelerometer_Y_g, a_z_g_global = mpu1.Accelerometer_Z_g;
 800313c:	f107 0308 	add.w	r3, r7, #8
 8003140:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003142:	4a6d      	ldr	r2, [pc, #436]	; (80032f8 <Start_IMU_Task+0x3a8>)
 8003144:	6013      	str	r3, [r2, #0]
 8003146:	f107 0308 	add.w	r3, r7, #8
 800314a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800314c:	4a6b      	ldr	r2, [pc, #428]	; (80032fc <Start_IMU_Task+0x3ac>)
 800314e:	6013      	str	r3, [r2, #0]
 8003150:	f107 0308 	add.w	r3, r7, #8
 8003154:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003156:	4a6a      	ldr	r2, [pc, #424]	; (8003300 <Start_IMU_Task+0x3b0>)
 8003158:	6013      	str	r3, [r2, #0]
			g_x_dgs_global = mpu1.Gyroscope_X_dgs, g_y_dgs_global = mpu1.Gyroscope_Y_dgs, g_z_dgs_global = mpu1.Gyroscope_Z_dgs;
 800315a:	f107 0308 	add.w	r3, r7, #8
 800315e:	f103 0488 	add.w	r4, r3, #136	; 0x88
 8003162:	e9d4 3400 	ldrd	r3, r4, [r4]
 8003166:	4618      	mov	r0, r3
 8003168:	4621      	mov	r1, r4
 800316a:	f7fd fc85 	bl	8000a78 <__aeabi_d2f>
 800316e:	4602      	mov	r2, r0
 8003170:	4b64      	ldr	r3, [pc, #400]	; (8003304 <Start_IMU_Task+0x3b4>)
 8003172:	601a      	str	r2, [r3, #0]
 8003174:	f107 0308 	add.w	r3, r7, #8
 8003178:	f103 0490 	add.w	r4, r3, #144	; 0x90
 800317c:	e9d4 3400 	ldrd	r3, r4, [r4]
 8003180:	4618      	mov	r0, r3
 8003182:	4621      	mov	r1, r4
 8003184:	f7fd fc78 	bl	8000a78 <__aeabi_d2f>
 8003188:	4602      	mov	r2, r0
 800318a:	4b5f      	ldr	r3, [pc, #380]	; (8003308 <Start_IMU_Task+0x3b8>)
 800318c:	601a      	str	r2, [r3, #0]
 800318e:	f107 0308 	add.w	r3, r7, #8
 8003192:	f103 0498 	add.w	r4, r3, #152	; 0x98
 8003196:	e9d4 3400 	ldrd	r3, r4, [r4]
 800319a:	4618      	mov	r0, r3
 800319c:	4621      	mov	r1, r4
 800319e:	f7fd fc6b 	bl	8000a78 <__aeabi_d2f>
 80031a2:	4602      	mov	r2, r0
 80031a4:	4b59      	ldr	r3, [pc, #356]	; (800330c <Start_IMU_Task+0x3bc>)
 80031a6:	601a      	str	r2, [r3, #0]
			m_x_uT_global = mpu1.Magnetometer_X_uT, m_y_uT_global = mpu1.Magnetometer_Y_uT, m_z_uT_global = mpu1.Magnetometer_Z_uT;
 80031a8:	f107 0308 	add.w	r3, r7, #8
 80031ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031ae:	4a58      	ldr	r2, [pc, #352]	; (8003310 <Start_IMU_Task+0x3c0>)
 80031b0:	6013      	str	r3, [r2, #0]
 80031b2:	f107 0308 	add.w	r3, r7, #8
 80031b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031b8:	4a56      	ldr	r2, [pc, #344]	; (8003314 <Start_IMU_Task+0x3c4>)
 80031ba:	6013      	str	r3, [r2, #0]
 80031bc:	f107 0308 	add.w	r3, r7, #8
 80031c0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80031c2:	4a55      	ldr	r2, [pc, #340]	; (8003318 <Start_IMU_Task+0x3c8>)
 80031c4:	6013      	str	r3, [r2, #0]

			a_roll_global = mpu1.Accelerometer_Roll, a_pitch_global = mpu1.Accelerometer_Pitch;
 80031c6:	f107 0308 	add.w	r3, r7, #8
 80031ca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80031cc:	4a53      	ldr	r2, [pc, #332]	; (800331c <Start_IMU_Task+0x3cc>)
 80031ce:	6013      	str	r3, [r2, #0]
 80031d0:	f107 0308 	add.w	r3, r7, #8
 80031d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80031d6:	4a52      	ldr	r2, [pc, #328]	; (8003320 <Start_IMU_Task+0x3d0>)
 80031d8:	6013      	str	r3, [r2, #0]
			//g_roll_global = mpu1.Gyroscope_Roll, g_pitch_global = mpu1.Gyroscope_Pitch, g_yaw_global = mpu1.Gyroscope_Yaw;
			m_yaw_global = mpu1.Magnetometer_Yaw;
 80031da:	f107 0308 	add.w	r3, r7, #8
 80031de:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80031e0:	4a50      	ldr	r2, [pc, #320]	; (8003324 <Start_IMU_Task+0x3d4>)
 80031e2:	6013      	str	r3, [r2, #0]

			/* Case 3: Filters using */
			Complementary_filter(&mpu1, Filter_weight_RP_global, Filter_weight_Y_global, dt);
 80031e4:	4b50      	ldr	r3, [pc, #320]	; (8003328 <Start_IMU_Task+0x3d8>)
 80031e6:	681d      	ldr	r5, [r3, #0]
 80031e8:	4b50      	ldr	r3, [pc, #320]	; (800332c <Start_IMU_Task+0x3dc>)
 80031ea:	681e      	ldr	r6, [r3, #0]
 80031ec:	4b40      	ldr	r3, [pc, #256]	; (80032f0 <Start_IMU_Task+0x3a0>)
 80031ee:	cb18      	ldmia	r3, {r3, r4}
 80031f0:	4618      	mov	r0, r3
 80031f2:	4621      	mov	r1, r4
 80031f4:	f7fd fc40 	bl	8000a78 <__aeabi_d2f>
 80031f8:	4603      	mov	r3, r0
 80031fa:	f107 0008 	add.w	r0, r7, #8
 80031fe:	4632      	mov	r2, r6
 8003200:	4629      	mov	r1, r5
 8003202:	f002 f8f1 	bl	80053e8 <Complementary_filter>
			Kalman_filter(&mpu1,
 8003206:	4b4a      	ldr	r3, [pc, #296]	; (8003330 <Start_IMU_Task+0x3e0>)
 8003208:	681e      	ldr	r6, [r3, #0]
 800320a:	4b4a      	ldr	r3, [pc, #296]	; (8003334 <Start_IMU_Task+0x3e4>)
 800320c:	f8d3 8000 	ldr.w	r8, [r3]
 8003210:	4b49      	ldr	r3, [pc, #292]	; (8003338 <Start_IMU_Task+0x3e8>)
 8003212:	f8d3 9000 	ldr.w	r9, [r3]
 8003216:	4b49      	ldr	r3, [pc, #292]	; (800333c <Start_IMU_Task+0x3ec>)
 8003218:	681d      	ldr	r5, [r3, #0]
 800321a:	4b35      	ldr	r3, [pc, #212]	; (80032f0 <Start_IMU_Task+0x3a0>)
 800321c:	cb18      	ldmia	r3, {r3, r4}
 800321e:	4618      	mov	r0, r3
 8003220:	4621      	mov	r1, r4
 8003222:	f7fd fc29 	bl	8000a78 <__aeabi_d2f>
 8003226:	4603      	mov	r3, r0
 8003228:	f107 0008 	add.w	r0, r7, #8
 800322c:	9301      	str	r3, [sp, #4]
 800322e:	9500      	str	r5, [sp, #0]
 8003230:	464b      	mov	r3, r9
 8003232:	4642      	mov	r2, r8
 8003234:	4631      	mov	r1, r6
 8003236:	f002 f9cb 	bl	80055d0 <Kalman_filter>
						  Kalman_filter_process_variance_RP, Kalman_filter_measure_variance_RP,
						  Kalman_filter_process_variance_Y, Kalman_filter_measure_variance_Y,
						  dt);
			Madgwick_filter(&mpu1, Madgwick_filter_beta, dt);
 800323a:	4b41      	ldr	r3, [pc, #260]	; (8003340 <Start_IMU_Task+0x3f0>)
 800323c:	681d      	ldr	r5, [r3, #0]
 800323e:	4b2c      	ldr	r3, [pc, #176]	; (80032f0 <Start_IMU_Task+0x3a0>)
 8003240:	cb18      	ldmia	r3, {r3, r4}
 8003242:	4618      	mov	r0, r3
 8003244:	4621      	mov	r1, r4
 8003246:	f7fd fc17 	bl	8000a78 <__aeabi_d2f>
 800324a:	4602      	mov	r2, r0
 800324c:	f107 0308 	add.w	r3, r7, #8
 8003250:	4629      	mov	r1, r5
 8003252:	4618      	mov	r0, r3
 8003254:	f002 fa70 	bl	8005738 <Madgwick_filter>

			//Complementary_Roll_global  = mpu1.Complementary_filter_Roll;
			//Complementary_Pitch_global = mpu1.Complementary_filter_Pitch;
			//Complementary_Yaw_global   = mpu1.Complementary_filter_Yaw;

			Complementary_Roll_global  = mpu1.Gyroscope_euler.roll;
 8003258:	f107 0308 	add.w	r3, r7, #8
 800325c:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 8003260:	4a38      	ldr	r2, [pc, #224]	; (8003344 <Start_IMU_Task+0x3f4>)
 8003262:	6013      	str	r3, [r2, #0]
			Complementary_Pitch_global = mpu1.Gyroscope_euler.pitch;
 8003264:	f107 0308 	add.w	r3, r7, #8
 8003268:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800326c:	4a36      	ldr	r2, [pc, #216]	; (8003348 <Start_IMU_Task+0x3f8>)
 800326e:	6013      	str	r3, [r2, #0]
			Complementary_Yaw_global   = mpu1.Gyroscope_euler.yaw;
 8003270:	f107 0308 	add.w	r3, r7, #8
 8003274:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003278:	4a34      	ldr	r2, [pc, #208]	; (800334c <Start_IMU_Task+0x3fc>)
 800327a:	6013      	str	r3, [r2, #0]

			Kalman_Roll_global  = mpu1.Kalman_filter_Roll;
 800327c:	f107 0308 	add.w	r3, r7, #8
 8003280:	f8d3 32a8 	ldr.w	r3, [r3, #680]	; 0x2a8
 8003284:	4a32      	ldr	r2, [pc, #200]	; (8003350 <Start_IMU_Task+0x400>)
 8003286:	6013      	str	r3, [r2, #0]
			Kalman_Pitch_global = mpu1.Kalman_filter_Pitch;
 8003288:	f107 0308 	add.w	r3, r7, #8
 800328c:	f8d3 32ac 	ldr.w	r3, [r3, #684]	; 0x2ac
 8003290:	4a30      	ldr	r2, [pc, #192]	; (8003354 <Start_IMU_Task+0x404>)
 8003292:	6013      	str	r3, [r2, #0]
			Kalman_Yaw_global   = mpu1.Kalman_filter_Yaw;
 8003294:	f107 0308 	add.w	r3, r7, #8
 8003298:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800329c:	4a2e      	ldr	r2, [pc, #184]	; (8003358 <Start_IMU_Task+0x408>)
 800329e:	6013      	str	r3, [r2, #0]

			Madgwick_q_w = mpu1.Madgwick_quaternion.w;
 80032a0:	f107 0308 	add.w	r3, r7, #8
 80032a4:	f503 732e 	add.w	r3, r3, #696	; 0x2b8
 80032a8:	cb18      	ldmia	r3, {r3, r4}
 80032aa:	4a2c      	ldr	r2, [pc, #176]	; (800335c <Start_IMU_Task+0x40c>)
 80032ac:	e9c2 3400 	strd	r3, r4, [r2]
			Madgwick_q_x = mpu1.Madgwick_quaternion.x;
 80032b0:	f107 0308 	add.w	r3, r7, #8
 80032b4:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 80032b8:	cb18      	ldmia	r3, {r3, r4}
 80032ba:	4a29      	ldr	r2, [pc, #164]	; (8003360 <Start_IMU_Task+0x410>)
 80032bc:	e9c2 3400 	strd	r3, r4, [r2]
			Madgwick_q_y = mpu1.Madgwick_quaternion.y;
 80032c0:	f107 0308 	add.w	r3, r7, #8
 80032c4:	f503 7332 	add.w	r3, r3, #712	; 0x2c8
 80032c8:	cb18      	ldmia	r3, {r3, r4}
 80032ca:	4a26      	ldr	r2, [pc, #152]	; (8003364 <Start_IMU_Task+0x414>)
 80032cc:	e9c2 3400 	strd	r3, r4, [r2]
			Madgwick_q_z = mpu1.Madgwick_quaternion.z;
 80032d0:	f107 0308 	add.w	r3, r7, #8
 80032d4:	f503 7334 	add.w	r3, r3, #720	; 0x2d0
 80032d8:	cb18      	ldmia	r3, {r3, r4}
 80032da:	4a23      	ldr	r2, [pc, #140]	; (8003368 <Start_IMU_Task+0x418>)
 80032dc:	e9c2 3400 	strd	r3, r4, [r2]
		}

		osDelay(10);
 80032e0:	200a      	movs	r0, #10
 80032e2:	f006 f983 	bl	80095ec <osDelay>
		if (mpu9250_correct_init_global == 1) {
 80032e6:	e701      	b.n	80030ec <Start_IMU_Task+0x19c>
 80032e8:	40010800 	.word	0x40010800
 80032ec:	408f4000 	.word	0x408f4000
 80032f0:	20000158 	.word	0x20000158
 80032f4:	20003478 	.word	0x20003478
 80032f8:	200000d0 	.word	0x200000d0
 80032fc:	200000d4 	.word	0x200000d4
 8003300:	200000d8 	.word	0x200000d8
 8003304:	200000dc 	.word	0x200000dc
 8003308:	200000e0 	.word	0x200000e0
 800330c:	200000e4 	.word	0x200000e4
 8003310:	200000e8 	.word	0x200000e8
 8003314:	200000ec 	.word	0x200000ec
 8003318:	200000f0 	.word	0x200000f0
 800331c:	200000f4 	.word	0x200000f4
 8003320:	200000f8 	.word	0x200000f8
 8003324:	200000fc 	.word	0x200000fc
 8003328:	20000010 	.word	0x20000010
 800332c:	20000014 	.word	0x20000014
 8003330:	20000018 	.word	0x20000018
 8003334:	2000001c 	.word	0x2000001c
 8003338:	20000020 	.word	0x20000020
 800333c:	20000024 	.word	0x20000024
 8003340:	20000028 	.word	0x20000028
 8003344:	20000128 	.word	0x20000128
 8003348:	2000012c 	.word	0x2000012c
 800334c:	20000130 	.word	0x20000130
 8003350:	20000134 	.word	0x20000134
 8003354:	20000138 	.word	0x20000138
 8003358:	2000013c 	.word	0x2000013c
 800335c:	20000008 	.word	0x20000008
 8003360:	20000140 	.word	0x20000140
 8003364:	20000148 	.word	0x20000148
 8003368:	20000150 	.word	0x20000150

0800336c <HAL_UART_RxCpltCallback>:
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
     
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800336c:	b580      	push	{r7, lr}
 800336e:	b082      	sub	sp, #8
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]

	if (huart->Instance == USART1) {
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4a0f      	ldr	r2, [pc, #60]	; (80033b8 <HAL_UART_RxCpltCallback+0x4c>)
 800337a:	4293      	cmp	r3, r2
 800337c:	d117      	bne.n	80033ae <HAL_UART_RxCpltCallback+0x42>

		HAL_UART_Receive_DMA(HC05_handle, Data_from_PC, DATA_FRAME_FROM_PC_SIZE);
 800337e:	4b0f      	ldr	r3, [pc, #60]	; (80033bc <HAL_UART_RxCpltCallback+0x50>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	220a      	movs	r2, #10
 8003384:	490e      	ldr	r1, [pc, #56]	; (80033c0 <HAL_UART_RxCpltCallback+0x54>)
 8003386:	4618      	mov	r0, r3
 8003388:	f005 fc54 	bl	8008c34 <HAL_UART_Receive_DMA>

		if( HC05_Parse_Data_frame(&DF_PC, Data_from_PC) == 0 ) {
 800338c:	490c      	ldr	r1, [pc, #48]	; (80033c0 <HAL_UART_RxCpltCallback+0x54>)
 800338e:	480d      	ldr	r0, [pc, #52]	; (80033c4 <HAL_UART_RxCpltCallback+0x58>)
 8003390:	f000 fa96 	bl	80038c0 <HC05_Parse_Data_frame>
 8003394:	4603      	mov	r3, r0
 8003396:	2b00      	cmp	r3, #0
 8003398:	d109      	bne.n	80033ae <HAL_UART_RxCpltCallback+0x42>

			HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800339a:	2120      	movs	r1, #32
 800339c:	480a      	ldr	r0, [pc, #40]	; (80033c8 <HAL_UART_RxCpltCallback+0x5c>)
 800339e:	f003 fe89 	bl	80070b4 <HAL_GPIO_TogglePin>
			//Kalman_filter_measure_variance = DF_PC.Kalman_filter_measure_variance;

			//Madgwick_filter_beta           = (float) DF_PC.Madgwick_filter_beta / 1000;

			/* Additional data from PC */
			Which_filter_global = DF_PC.Which_filter;
 80033a2:	4b08      	ldr	r3, [pc, #32]	; (80033c4 <HAL_UART_RxCpltCallback+0x58>)
 80033a4:	f993 300c 	ldrsb.w	r3, [r3, #12]
 80033a8:	b2da      	uxtb	r2, r3
 80033aa:	4b08      	ldr	r3, [pc, #32]	; (80033cc <HAL_UART_RxCpltCallback+0x60>)
 80033ac:	701a      	strb	r2, [r3, #0]
		}
	}
}
 80033ae:	bf00      	nop
 80033b0:	3708      	adds	r7, #8
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bd80      	pop	{r7, pc}
 80033b6:	bf00      	nop
 80033b8:	40013800 	.word	0x40013800
 80033bc:	2000002c 	.word	0x2000002c
 80033c0:	200033fc 	.word	0x200033fc
 80033c4:	200033e4 	.word	0x200033e4
 80033c8:	40010800 	.word	0x40010800
 80033cc:	20000160 	.word	0x20000160

080033d0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b088      	sub	sp, #32
 80033d4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033d6:	f107 0310 	add.w	r3, r7, #16
 80033da:	2200      	movs	r2, #0
 80033dc:	601a      	str	r2, [r3, #0]
 80033de:	605a      	str	r2, [r3, #4]
 80033e0:	609a      	str	r2, [r3, #8]
 80033e2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80033e4:	4b2d      	ldr	r3, [pc, #180]	; (800349c <MX_GPIO_Init+0xcc>)
 80033e6:	699b      	ldr	r3, [r3, #24]
 80033e8:	4a2c      	ldr	r2, [pc, #176]	; (800349c <MX_GPIO_Init+0xcc>)
 80033ea:	f043 0310 	orr.w	r3, r3, #16
 80033ee:	6193      	str	r3, [r2, #24]
 80033f0:	4b2a      	ldr	r3, [pc, #168]	; (800349c <MX_GPIO_Init+0xcc>)
 80033f2:	699b      	ldr	r3, [r3, #24]
 80033f4:	f003 0310 	and.w	r3, r3, #16
 80033f8:	60fb      	str	r3, [r7, #12]
 80033fa:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80033fc:	4b27      	ldr	r3, [pc, #156]	; (800349c <MX_GPIO_Init+0xcc>)
 80033fe:	699b      	ldr	r3, [r3, #24]
 8003400:	4a26      	ldr	r2, [pc, #152]	; (800349c <MX_GPIO_Init+0xcc>)
 8003402:	f043 0320 	orr.w	r3, r3, #32
 8003406:	6193      	str	r3, [r2, #24]
 8003408:	4b24      	ldr	r3, [pc, #144]	; (800349c <MX_GPIO_Init+0xcc>)
 800340a:	699b      	ldr	r3, [r3, #24]
 800340c:	f003 0320 	and.w	r3, r3, #32
 8003410:	60bb      	str	r3, [r7, #8]
 8003412:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003414:	4b21      	ldr	r3, [pc, #132]	; (800349c <MX_GPIO_Init+0xcc>)
 8003416:	699b      	ldr	r3, [r3, #24]
 8003418:	4a20      	ldr	r2, [pc, #128]	; (800349c <MX_GPIO_Init+0xcc>)
 800341a:	f043 0304 	orr.w	r3, r3, #4
 800341e:	6193      	str	r3, [r2, #24]
 8003420:	4b1e      	ldr	r3, [pc, #120]	; (800349c <MX_GPIO_Init+0xcc>)
 8003422:	699b      	ldr	r3, [r3, #24]
 8003424:	f003 0304 	and.w	r3, r3, #4
 8003428:	607b      	str	r3, [r7, #4]
 800342a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800342c:	4b1b      	ldr	r3, [pc, #108]	; (800349c <MX_GPIO_Init+0xcc>)
 800342e:	699b      	ldr	r3, [r3, #24]
 8003430:	4a1a      	ldr	r2, [pc, #104]	; (800349c <MX_GPIO_Init+0xcc>)
 8003432:	f043 0308 	orr.w	r3, r3, #8
 8003436:	6193      	str	r3, [r2, #24]
 8003438:	4b18      	ldr	r3, [pc, #96]	; (800349c <MX_GPIO_Init+0xcc>)
 800343a:	699b      	ldr	r3, [r3, #24]
 800343c:	f003 0308 	and.w	r3, r3, #8
 8003440:	603b      	str	r3, [r7, #0]
 8003442:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8003444:	2200      	movs	r2, #0
 8003446:	2120      	movs	r1, #32
 8003448:	4815      	ldr	r0, [pc, #84]	; (80034a0 <MX_GPIO_Init+0xd0>)
 800344a:	f003 fe1b 	bl	8007084 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800344e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003452:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003454:	4b13      	ldr	r3, [pc, #76]	; (80034a4 <MX_GPIO_Init+0xd4>)
 8003456:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003458:	2300      	movs	r3, #0
 800345a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800345c:	f107 0310 	add.w	r3, r7, #16
 8003460:	4619      	mov	r1, r3
 8003462:	4811      	ldr	r0, [pc, #68]	; (80034a8 <MX_GPIO_Init+0xd8>)
 8003464:	f003 fcb4 	bl	8006dd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8003468:	2320      	movs	r3, #32
 800346a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800346c:	2301      	movs	r3, #1
 800346e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003470:	2300      	movs	r3, #0
 8003472:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003474:	2302      	movs	r3, #2
 8003476:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8003478:	f107 0310 	add.w	r3, r7, #16
 800347c:	4619      	mov	r1, r3
 800347e:	4808      	ldr	r0, [pc, #32]	; (80034a0 <MX_GPIO_Init+0xd0>)
 8003480:	f003 fca6 	bl	8006dd0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8003484:	2200      	movs	r2, #0
 8003486:	2105      	movs	r1, #5
 8003488:	2028      	movs	r0, #40	; 0x28
 800348a:	f003 fa06 	bl	800689a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800348e:	2028      	movs	r0, #40	; 0x28
 8003490:	f003 fa1f 	bl	80068d2 <HAL_NVIC_EnableIRQ>

}
 8003494:	bf00      	nop
 8003496:	3720      	adds	r7, #32
 8003498:	46bd      	mov	sp, r7
 800349a:	bd80      	pop	{r7, pc}
 800349c:	40021000 	.word	0x40021000
 80034a0:	40010800 	.word	0x40010800
 80034a4:	10110000 	.word	0x10110000
 80034a8:	40011000 	.word	0x40011000

080034ac <HC05_Divide_int16>:

#include "hc05.h"

/* --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */

uint8_t HC05_Divide_int16(int16_t _data, uint8_t _which_byte) {
 80034ac:	b480      	push	{r7}
 80034ae:	b083      	sub	sp, #12
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	4603      	mov	r3, r0
 80034b4:	460a      	mov	r2, r1
 80034b6:	80fb      	strh	r3, [r7, #6]
 80034b8:	4613      	mov	r3, r2
 80034ba:	717b      	strb	r3, [r7, #5]

	if(_which_byte == 'L') {
 80034bc:	797b      	ldrb	r3, [r7, #5]
 80034be:	2b4c      	cmp	r3, #76	; 0x4c
 80034c0:	d102      	bne.n	80034c8 <HC05_Divide_int16+0x1c>

		return (_data & 0xFF); // return lower byte
 80034c2:	88fb      	ldrh	r3, [r7, #6]
 80034c4:	b2db      	uxtb	r3, r3
 80034c6:	e009      	b.n	80034dc <HC05_Divide_int16+0x30>
	}
	else if(_which_byte == 'H'){
 80034c8:	797b      	ldrb	r3, [r7, #5]
 80034ca:	2b48      	cmp	r3, #72	; 0x48
 80034cc:	d105      	bne.n	80034da <HC05_Divide_int16+0x2e>

		return (_data >> 8);   // return higher byte
 80034ce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80034d2:	121b      	asrs	r3, r3, #8
 80034d4:	b21b      	sxth	r3, r3
 80034d6:	b2db      	uxtb	r3, r3
 80034d8:	e000      	b.n	80034dc <HC05_Divide_int16+0x30>
	}

	return 0;
 80034da:	2300      	movs	r3, #0
}
 80034dc:	4618      	mov	r0, r3
 80034de:	370c      	adds	r7, #12
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bc80      	pop	{r7}
 80034e4:	4770      	bx	lr

080034e6 <HC05_Merge_bytes>:

/* --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */

int16_t HC05_Merge_bytes(uint8_t _lower_byte, uint8_t _higher_byte) {
 80034e6:	b480      	push	{r7}
 80034e8:	b085      	sub	sp, #20
 80034ea:	af00      	add	r7, sp, #0
 80034ec:	4603      	mov	r3, r0
 80034ee:	460a      	mov	r2, r1
 80034f0:	71fb      	strb	r3, [r7, #7]
 80034f2:	4613      	mov	r3, r2
 80034f4:	71bb      	strb	r3, [r7, #6]

	int16_t uint16t_byte = ( (_higher_byte << 8) + _lower_byte );
 80034f6:	79bb      	ldrb	r3, [r7, #6]
 80034f8:	b29b      	uxth	r3, r3
 80034fa:	021b      	lsls	r3, r3, #8
 80034fc:	b29a      	uxth	r2, r3
 80034fe:	79fb      	ldrb	r3, [r7, #7]
 8003500:	b29b      	uxth	r3, r3
 8003502:	4413      	add	r3, r2
 8003504:	b29b      	uxth	r3, r3
 8003506:	81fb      	strh	r3, [r7, #14]

	if(uint16t_byte >= 32767) {
 8003508:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800350c:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8003510:	4293      	cmp	r3, r2
 8003512:	d104      	bne.n	800351e <HC05_Merge_bytes+0x38>

		int16_t int_byte = uint16t_byte - ( 2 * 32768);
 8003514:	89fb      	ldrh	r3, [r7, #14]
 8003516:	81bb      	strh	r3, [r7, #12]
		return int_byte;
 8003518:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800351c:	e001      	b.n	8003522 <HC05_Merge_bytes+0x3c>
	}
	else  return uint16t_byte;
 800351e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]

	return 0;
}
 8003522:	4618      	mov	r0, r3
 8003524:	3714      	adds	r7, #20
 8003526:	46bd      	mov	sp, r7
 8003528:	bc80      	pop	{r7}
 800352a:	4770      	bx	lr

0800352c <HC05_Fill_Data_frame_to_PC>:
/* --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */

void HC05_Fill_Data_frame_to_PC(struct Data_frame_to_PC *_data, uint8_t *_frame,
							    float Complementary_Roll, float Complementary_Pitch, float Complementary_Yaw,
								float Kalman_Roll, float Kalman_Pitch, float Kalman_Yaw,
								double Madgwick_q_w, double Madgwick_q_x, double Madgwick_q_y, double Madgwick_q_z) {
 800352c:	b590      	push	{r4, r7, lr}
 800352e:	b085      	sub	sp, #20
 8003530:	af00      	add	r7, sp, #0
 8003532:	60f8      	str	r0, [r7, #12]
 8003534:	60b9      	str	r1, [r7, #8]
 8003536:	607a      	str	r2, [r7, #4]
 8003538:	603b      	str	r3, [r7, #0]

	/* Complementary filter data */
	_frame[0] = HC05_Divide_int16(Complementary_Roll * 100, 'L');
 800353a:	49c7      	ldr	r1, [pc, #796]	; (8003858 <HC05_Fill_Data_frame_to_PC+0x32c>)
 800353c:	6878      	ldr	r0, [r7, #4]
 800353e:	f7fd fbf9 	bl	8000d34 <__aeabi_fmul>
 8003542:	4603      	mov	r3, r0
 8003544:	4618      	mov	r0, r3
 8003546:	f7fd fdd1 	bl	80010ec <__aeabi_f2iz>
 800354a:	4603      	mov	r3, r0
 800354c:	b21b      	sxth	r3, r3
 800354e:	214c      	movs	r1, #76	; 0x4c
 8003550:	4618      	mov	r0, r3
 8003552:	f7ff ffab 	bl	80034ac <HC05_Divide_int16>
 8003556:	4603      	mov	r3, r0
 8003558:	461a      	mov	r2, r3
 800355a:	68bb      	ldr	r3, [r7, #8]
 800355c:	701a      	strb	r2, [r3, #0]
	_frame[1] = HC05_Divide_int16(Complementary_Roll * 100, 'H');
 800355e:	49be      	ldr	r1, [pc, #760]	; (8003858 <HC05_Fill_Data_frame_to_PC+0x32c>)
 8003560:	6878      	ldr	r0, [r7, #4]
 8003562:	f7fd fbe7 	bl	8000d34 <__aeabi_fmul>
 8003566:	4603      	mov	r3, r0
 8003568:	4618      	mov	r0, r3
 800356a:	f7fd fdbf 	bl	80010ec <__aeabi_f2iz>
 800356e:	4603      	mov	r3, r0
 8003570:	b21a      	sxth	r2, r3
 8003572:	68bb      	ldr	r3, [r7, #8]
 8003574:	1c5c      	adds	r4, r3, #1
 8003576:	2148      	movs	r1, #72	; 0x48
 8003578:	4610      	mov	r0, r2
 800357a:	f7ff ff97 	bl	80034ac <HC05_Divide_int16>
 800357e:	4603      	mov	r3, r0
 8003580:	7023      	strb	r3, [r4, #0]

	_frame[2] = HC05_Divide_int16(Complementary_Pitch * 100, 'L');
 8003582:	49b5      	ldr	r1, [pc, #724]	; (8003858 <HC05_Fill_Data_frame_to_PC+0x32c>)
 8003584:	6838      	ldr	r0, [r7, #0]
 8003586:	f7fd fbd5 	bl	8000d34 <__aeabi_fmul>
 800358a:	4603      	mov	r3, r0
 800358c:	4618      	mov	r0, r3
 800358e:	f7fd fdad 	bl	80010ec <__aeabi_f2iz>
 8003592:	4603      	mov	r3, r0
 8003594:	b21a      	sxth	r2, r3
 8003596:	68bb      	ldr	r3, [r7, #8]
 8003598:	1c9c      	adds	r4, r3, #2
 800359a:	214c      	movs	r1, #76	; 0x4c
 800359c:	4610      	mov	r0, r2
 800359e:	f7ff ff85 	bl	80034ac <HC05_Divide_int16>
 80035a2:	4603      	mov	r3, r0
 80035a4:	7023      	strb	r3, [r4, #0]
	_frame[3] = HC05_Divide_int16(Complementary_Pitch * 100, 'H');
 80035a6:	49ac      	ldr	r1, [pc, #688]	; (8003858 <HC05_Fill_Data_frame_to_PC+0x32c>)
 80035a8:	6838      	ldr	r0, [r7, #0]
 80035aa:	f7fd fbc3 	bl	8000d34 <__aeabi_fmul>
 80035ae:	4603      	mov	r3, r0
 80035b0:	4618      	mov	r0, r3
 80035b2:	f7fd fd9b 	bl	80010ec <__aeabi_f2iz>
 80035b6:	4603      	mov	r3, r0
 80035b8:	b21a      	sxth	r2, r3
 80035ba:	68bb      	ldr	r3, [r7, #8]
 80035bc:	1cdc      	adds	r4, r3, #3
 80035be:	2148      	movs	r1, #72	; 0x48
 80035c0:	4610      	mov	r0, r2
 80035c2:	f7ff ff73 	bl	80034ac <HC05_Divide_int16>
 80035c6:	4603      	mov	r3, r0
 80035c8:	7023      	strb	r3, [r4, #0]

	_frame[4] = HC05_Divide_int16(Complementary_Yaw * 100, 'L');
 80035ca:	49a3      	ldr	r1, [pc, #652]	; (8003858 <HC05_Fill_Data_frame_to_PC+0x32c>)
 80035cc:	6a38      	ldr	r0, [r7, #32]
 80035ce:	f7fd fbb1 	bl	8000d34 <__aeabi_fmul>
 80035d2:	4603      	mov	r3, r0
 80035d4:	4618      	mov	r0, r3
 80035d6:	f7fd fd89 	bl	80010ec <__aeabi_f2iz>
 80035da:	4603      	mov	r3, r0
 80035dc:	b21a      	sxth	r2, r3
 80035de:	68bb      	ldr	r3, [r7, #8]
 80035e0:	1d1c      	adds	r4, r3, #4
 80035e2:	214c      	movs	r1, #76	; 0x4c
 80035e4:	4610      	mov	r0, r2
 80035e6:	f7ff ff61 	bl	80034ac <HC05_Divide_int16>
 80035ea:	4603      	mov	r3, r0
 80035ec:	7023      	strb	r3, [r4, #0]
	_frame[5] = HC05_Divide_int16(Complementary_Yaw * 100, 'H');
 80035ee:	499a      	ldr	r1, [pc, #616]	; (8003858 <HC05_Fill_Data_frame_to_PC+0x32c>)
 80035f0:	6a38      	ldr	r0, [r7, #32]
 80035f2:	f7fd fb9f 	bl	8000d34 <__aeabi_fmul>
 80035f6:	4603      	mov	r3, r0
 80035f8:	4618      	mov	r0, r3
 80035fa:	f7fd fd77 	bl	80010ec <__aeabi_f2iz>
 80035fe:	4603      	mov	r3, r0
 8003600:	b21a      	sxth	r2, r3
 8003602:	68bb      	ldr	r3, [r7, #8]
 8003604:	1d5c      	adds	r4, r3, #5
 8003606:	2148      	movs	r1, #72	; 0x48
 8003608:	4610      	mov	r0, r2
 800360a:	f7ff ff4f 	bl	80034ac <HC05_Divide_int16>
 800360e:	4603      	mov	r3, r0
 8003610:	7023      	strb	r3, [r4, #0]

	/* Complementary filter data */
	_frame[6] = HC05_Divide_int16(Kalman_Roll * 100, 'L');
 8003612:	4991      	ldr	r1, [pc, #580]	; (8003858 <HC05_Fill_Data_frame_to_PC+0x32c>)
 8003614:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003616:	f7fd fb8d 	bl	8000d34 <__aeabi_fmul>
 800361a:	4603      	mov	r3, r0
 800361c:	4618      	mov	r0, r3
 800361e:	f7fd fd65 	bl	80010ec <__aeabi_f2iz>
 8003622:	4603      	mov	r3, r0
 8003624:	b21a      	sxth	r2, r3
 8003626:	68bb      	ldr	r3, [r7, #8]
 8003628:	1d9c      	adds	r4, r3, #6
 800362a:	214c      	movs	r1, #76	; 0x4c
 800362c:	4610      	mov	r0, r2
 800362e:	f7ff ff3d 	bl	80034ac <HC05_Divide_int16>
 8003632:	4603      	mov	r3, r0
 8003634:	7023      	strb	r3, [r4, #0]
	_frame[7] = HC05_Divide_int16(Kalman_Roll * 100, 'H');
 8003636:	4988      	ldr	r1, [pc, #544]	; (8003858 <HC05_Fill_Data_frame_to_PC+0x32c>)
 8003638:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800363a:	f7fd fb7b 	bl	8000d34 <__aeabi_fmul>
 800363e:	4603      	mov	r3, r0
 8003640:	4618      	mov	r0, r3
 8003642:	f7fd fd53 	bl	80010ec <__aeabi_f2iz>
 8003646:	4603      	mov	r3, r0
 8003648:	b21a      	sxth	r2, r3
 800364a:	68bb      	ldr	r3, [r7, #8]
 800364c:	1ddc      	adds	r4, r3, #7
 800364e:	2148      	movs	r1, #72	; 0x48
 8003650:	4610      	mov	r0, r2
 8003652:	f7ff ff2b 	bl	80034ac <HC05_Divide_int16>
 8003656:	4603      	mov	r3, r0
 8003658:	7023      	strb	r3, [r4, #0]

	_frame[8] = HC05_Divide_int16(Kalman_Pitch * 100, 'L');
 800365a:	497f      	ldr	r1, [pc, #508]	; (8003858 <HC05_Fill_Data_frame_to_PC+0x32c>)
 800365c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800365e:	f7fd fb69 	bl	8000d34 <__aeabi_fmul>
 8003662:	4603      	mov	r3, r0
 8003664:	4618      	mov	r0, r3
 8003666:	f7fd fd41 	bl	80010ec <__aeabi_f2iz>
 800366a:	4603      	mov	r3, r0
 800366c:	b21a      	sxth	r2, r3
 800366e:	68bb      	ldr	r3, [r7, #8]
 8003670:	f103 0408 	add.w	r4, r3, #8
 8003674:	214c      	movs	r1, #76	; 0x4c
 8003676:	4610      	mov	r0, r2
 8003678:	f7ff ff18 	bl	80034ac <HC05_Divide_int16>
 800367c:	4603      	mov	r3, r0
 800367e:	7023      	strb	r3, [r4, #0]
	_frame[9] = HC05_Divide_int16(Kalman_Pitch * 100, 'H');
 8003680:	4975      	ldr	r1, [pc, #468]	; (8003858 <HC05_Fill_Data_frame_to_PC+0x32c>)
 8003682:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003684:	f7fd fb56 	bl	8000d34 <__aeabi_fmul>
 8003688:	4603      	mov	r3, r0
 800368a:	4618      	mov	r0, r3
 800368c:	f7fd fd2e 	bl	80010ec <__aeabi_f2iz>
 8003690:	4603      	mov	r3, r0
 8003692:	b21a      	sxth	r2, r3
 8003694:	68bb      	ldr	r3, [r7, #8]
 8003696:	f103 0409 	add.w	r4, r3, #9
 800369a:	2148      	movs	r1, #72	; 0x48
 800369c:	4610      	mov	r0, r2
 800369e:	f7ff ff05 	bl	80034ac <HC05_Divide_int16>
 80036a2:	4603      	mov	r3, r0
 80036a4:	7023      	strb	r3, [r4, #0]

	_frame[10] = HC05_Divide_int16(Kalman_Yaw * 100, 'L');
 80036a6:	496c      	ldr	r1, [pc, #432]	; (8003858 <HC05_Fill_Data_frame_to_PC+0x32c>)
 80036a8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80036aa:	f7fd fb43 	bl	8000d34 <__aeabi_fmul>
 80036ae:	4603      	mov	r3, r0
 80036b0:	4618      	mov	r0, r3
 80036b2:	f7fd fd1b 	bl	80010ec <__aeabi_f2iz>
 80036b6:	4603      	mov	r3, r0
 80036b8:	b21a      	sxth	r2, r3
 80036ba:	68bb      	ldr	r3, [r7, #8]
 80036bc:	f103 040a 	add.w	r4, r3, #10
 80036c0:	214c      	movs	r1, #76	; 0x4c
 80036c2:	4610      	mov	r0, r2
 80036c4:	f7ff fef2 	bl	80034ac <HC05_Divide_int16>
 80036c8:	4603      	mov	r3, r0
 80036ca:	7023      	strb	r3, [r4, #0]
	_frame[11] = HC05_Divide_int16(Kalman_Yaw * 100, 'H');
 80036cc:	4962      	ldr	r1, [pc, #392]	; (8003858 <HC05_Fill_Data_frame_to_PC+0x32c>)
 80036ce:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80036d0:	f7fd fb30 	bl	8000d34 <__aeabi_fmul>
 80036d4:	4603      	mov	r3, r0
 80036d6:	4618      	mov	r0, r3
 80036d8:	f7fd fd08 	bl	80010ec <__aeabi_f2iz>
 80036dc:	4603      	mov	r3, r0
 80036de:	b21a      	sxth	r2, r3
 80036e0:	68bb      	ldr	r3, [r7, #8]
 80036e2:	f103 040b 	add.w	r4, r3, #11
 80036e6:	2148      	movs	r1, #72	; 0x48
 80036e8:	4610      	mov	r0, r2
 80036ea:	f7ff fedf 	bl	80034ac <HC05_Divide_int16>
 80036ee:	4603      	mov	r3, r0
 80036f0:	7023      	strb	r3, [r4, #0]

	/* Complementary filter data */
	_frame[12] = HC05_Divide_int16(Madgwick_q_w * 1000, 'L');
 80036f2:	f04f 0200 	mov.w	r2, #0
 80036f6:	4b59      	ldr	r3, [pc, #356]	; (800385c <HC05_Fill_Data_frame_to_PC+0x330>)
 80036f8:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80036fc:	f7fc fee4 	bl	80004c8 <__aeabi_dmul>
 8003700:	4603      	mov	r3, r0
 8003702:	460c      	mov	r4, r1
 8003704:	4618      	mov	r0, r3
 8003706:	4621      	mov	r1, r4
 8003708:	f7fd f98e 	bl	8000a28 <__aeabi_d2iz>
 800370c:	4603      	mov	r3, r0
 800370e:	b21a      	sxth	r2, r3
 8003710:	68bb      	ldr	r3, [r7, #8]
 8003712:	f103 040c 	add.w	r4, r3, #12
 8003716:	214c      	movs	r1, #76	; 0x4c
 8003718:	4610      	mov	r0, r2
 800371a:	f7ff fec7 	bl	80034ac <HC05_Divide_int16>
 800371e:	4603      	mov	r3, r0
 8003720:	7023      	strb	r3, [r4, #0]
	_frame[13] = HC05_Divide_int16(Madgwick_q_w * 1000, 'H');
 8003722:	f04f 0200 	mov.w	r2, #0
 8003726:	4b4d      	ldr	r3, [pc, #308]	; (800385c <HC05_Fill_Data_frame_to_PC+0x330>)
 8003728:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800372c:	f7fc fecc 	bl	80004c8 <__aeabi_dmul>
 8003730:	4603      	mov	r3, r0
 8003732:	460c      	mov	r4, r1
 8003734:	4618      	mov	r0, r3
 8003736:	4621      	mov	r1, r4
 8003738:	f7fd f976 	bl	8000a28 <__aeabi_d2iz>
 800373c:	4603      	mov	r3, r0
 800373e:	b21a      	sxth	r2, r3
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	f103 040d 	add.w	r4, r3, #13
 8003746:	2148      	movs	r1, #72	; 0x48
 8003748:	4610      	mov	r0, r2
 800374a:	f7ff feaf 	bl	80034ac <HC05_Divide_int16>
 800374e:	4603      	mov	r3, r0
 8003750:	7023      	strb	r3, [r4, #0]

	_frame[14] = HC05_Divide_int16(Madgwick_q_x * 1000, 'L');
 8003752:	f04f 0200 	mov.w	r2, #0
 8003756:	4b41      	ldr	r3, [pc, #260]	; (800385c <HC05_Fill_Data_frame_to_PC+0x330>)
 8003758:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800375c:	f7fc feb4 	bl	80004c8 <__aeabi_dmul>
 8003760:	4603      	mov	r3, r0
 8003762:	460c      	mov	r4, r1
 8003764:	4618      	mov	r0, r3
 8003766:	4621      	mov	r1, r4
 8003768:	f7fd f95e 	bl	8000a28 <__aeabi_d2iz>
 800376c:	4603      	mov	r3, r0
 800376e:	b21a      	sxth	r2, r3
 8003770:	68bb      	ldr	r3, [r7, #8]
 8003772:	f103 040e 	add.w	r4, r3, #14
 8003776:	214c      	movs	r1, #76	; 0x4c
 8003778:	4610      	mov	r0, r2
 800377a:	f7ff fe97 	bl	80034ac <HC05_Divide_int16>
 800377e:	4603      	mov	r3, r0
 8003780:	7023      	strb	r3, [r4, #0]
	_frame[15] = HC05_Divide_int16(Madgwick_q_x * 1000, 'H');
 8003782:	f04f 0200 	mov.w	r2, #0
 8003786:	4b35      	ldr	r3, [pc, #212]	; (800385c <HC05_Fill_Data_frame_to_PC+0x330>)
 8003788:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800378c:	f7fc fe9c 	bl	80004c8 <__aeabi_dmul>
 8003790:	4603      	mov	r3, r0
 8003792:	460c      	mov	r4, r1
 8003794:	4618      	mov	r0, r3
 8003796:	4621      	mov	r1, r4
 8003798:	f7fd f946 	bl	8000a28 <__aeabi_d2iz>
 800379c:	4603      	mov	r3, r0
 800379e:	b21a      	sxth	r2, r3
 80037a0:	68bb      	ldr	r3, [r7, #8]
 80037a2:	f103 040f 	add.w	r4, r3, #15
 80037a6:	2148      	movs	r1, #72	; 0x48
 80037a8:	4610      	mov	r0, r2
 80037aa:	f7ff fe7f 	bl	80034ac <HC05_Divide_int16>
 80037ae:	4603      	mov	r3, r0
 80037b0:	7023      	strb	r3, [r4, #0]

	_frame[16] = HC05_Divide_int16(Madgwick_q_y * 1000, 'L');
 80037b2:	f04f 0200 	mov.w	r2, #0
 80037b6:	4b29      	ldr	r3, [pc, #164]	; (800385c <HC05_Fill_Data_frame_to_PC+0x330>)
 80037b8:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80037bc:	f7fc fe84 	bl	80004c8 <__aeabi_dmul>
 80037c0:	4603      	mov	r3, r0
 80037c2:	460c      	mov	r4, r1
 80037c4:	4618      	mov	r0, r3
 80037c6:	4621      	mov	r1, r4
 80037c8:	f7fd f92e 	bl	8000a28 <__aeabi_d2iz>
 80037cc:	4603      	mov	r3, r0
 80037ce:	b21a      	sxth	r2, r3
 80037d0:	68bb      	ldr	r3, [r7, #8]
 80037d2:	f103 0410 	add.w	r4, r3, #16
 80037d6:	214c      	movs	r1, #76	; 0x4c
 80037d8:	4610      	mov	r0, r2
 80037da:	f7ff fe67 	bl	80034ac <HC05_Divide_int16>
 80037de:	4603      	mov	r3, r0
 80037e0:	7023      	strb	r3, [r4, #0]
	_frame[17] = HC05_Divide_int16(Madgwick_q_y * 1000, 'H');
 80037e2:	f04f 0200 	mov.w	r2, #0
 80037e6:	4b1d      	ldr	r3, [pc, #116]	; (800385c <HC05_Fill_Data_frame_to_PC+0x330>)
 80037e8:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80037ec:	f7fc fe6c 	bl	80004c8 <__aeabi_dmul>
 80037f0:	4603      	mov	r3, r0
 80037f2:	460c      	mov	r4, r1
 80037f4:	4618      	mov	r0, r3
 80037f6:	4621      	mov	r1, r4
 80037f8:	f7fd f916 	bl	8000a28 <__aeabi_d2iz>
 80037fc:	4603      	mov	r3, r0
 80037fe:	b21a      	sxth	r2, r3
 8003800:	68bb      	ldr	r3, [r7, #8]
 8003802:	f103 0411 	add.w	r4, r3, #17
 8003806:	2148      	movs	r1, #72	; 0x48
 8003808:	4610      	mov	r0, r2
 800380a:	f7ff fe4f 	bl	80034ac <HC05_Divide_int16>
 800380e:	4603      	mov	r3, r0
 8003810:	7023      	strb	r3, [r4, #0]

	_frame[18] = HC05_Divide_int16(Madgwick_q_z * 1000, 'L');
 8003812:	f04f 0200 	mov.w	r2, #0
 8003816:	4b11      	ldr	r3, [pc, #68]	; (800385c <HC05_Fill_Data_frame_to_PC+0x330>)
 8003818:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800381c:	f7fc fe54 	bl	80004c8 <__aeabi_dmul>
 8003820:	4603      	mov	r3, r0
 8003822:	460c      	mov	r4, r1
 8003824:	4618      	mov	r0, r3
 8003826:	4621      	mov	r1, r4
 8003828:	f7fd f8fe 	bl	8000a28 <__aeabi_d2iz>
 800382c:	4603      	mov	r3, r0
 800382e:	b21a      	sxth	r2, r3
 8003830:	68bb      	ldr	r3, [r7, #8]
 8003832:	f103 0412 	add.w	r4, r3, #18
 8003836:	214c      	movs	r1, #76	; 0x4c
 8003838:	4610      	mov	r0, r2
 800383a:	f7ff fe37 	bl	80034ac <HC05_Divide_int16>
 800383e:	4603      	mov	r3, r0
 8003840:	7023      	strb	r3, [r4, #0]
	_frame[19] = HC05_Divide_int16(Madgwick_q_z * 1000, 'H');
 8003842:	f04f 0200 	mov.w	r2, #0
 8003846:	4b05      	ldr	r3, [pc, #20]	; (800385c <HC05_Fill_Data_frame_to_PC+0x330>)
 8003848:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800384c:	f7fc fe3c 	bl	80004c8 <__aeabi_dmul>
 8003850:	4603      	mov	r3, r0
 8003852:	460c      	mov	r4, r1
 8003854:	4618      	mov	r0, r3
 8003856:	e003      	b.n	8003860 <HC05_Fill_Data_frame_to_PC+0x334>
 8003858:	42c80000 	.word	0x42c80000
 800385c:	408f4000 	.word	0x408f4000
 8003860:	4621      	mov	r1, r4
 8003862:	f7fd f8e1 	bl	8000a28 <__aeabi_d2iz>
 8003866:	4603      	mov	r3, r0
 8003868:	b21a      	sxth	r2, r3
 800386a:	68bb      	ldr	r3, [r7, #8]
 800386c:	f103 0413 	add.w	r4, r3, #19
 8003870:	2148      	movs	r1, #72	; 0x48
 8003872:	4610      	mov	r0, r2
 8003874:	f7ff fe1a 	bl	80034ac <HC05_Divide_int16>
 8003878:	4603      	mov	r3, r0
 800387a:	7023      	strb	r3, [r4, #0]

	_frame[20] = HC05_Divide_int16(32768, 'L');
 800387c:	68bb      	ldr	r3, [r7, #8]
 800387e:	f103 0414 	add.w	r4, r3, #20
 8003882:	214c      	movs	r1, #76	; 0x4c
 8003884:	480d      	ldr	r0, [pc, #52]	; (80038bc <HC05_Fill_Data_frame_to_PC+0x390>)
 8003886:	f7ff fe11 	bl	80034ac <HC05_Divide_int16>
 800388a:	4603      	mov	r3, r0
 800388c:	7023      	strb	r3, [r4, #0]
	_frame[21] = HC05_Divide_int16(32768, 'H');
 800388e:	68bb      	ldr	r3, [r7, #8]
 8003890:	f103 0415 	add.w	r4, r3, #21
 8003894:	2148      	movs	r1, #72	; 0x48
 8003896:	4809      	ldr	r0, [pc, #36]	; (80038bc <HC05_Fill_Data_frame_to_PC+0x390>)
 8003898:	f7ff fe08 	bl	80034ac <HC05_Divide_int16>
 800389c:	4603      	mov	r3, r0
 800389e:	7023      	strb	r3, [r4, #0]

	/* CRC */
	_frame[22] = CRC8_DataArray(_frame, DATA_FRAME_TO_PC_SIZE - 1);
 80038a0:	68bb      	ldr	r3, [r7, #8]
 80038a2:	f103 0416 	add.w	r4, r3, #22
 80038a6:	2116      	movs	r1, #22
 80038a8:	68b8      	ldr	r0, [r7, #8]
 80038aa:	f7ff fa47 	bl	8002d3c <CRC8_DataArray>
 80038ae:	4603      	mov	r3, r0
 80038b0:	7023      	strb	r3, [r4, #0]
}
 80038b2:	bf00      	nop
 80038b4:	3714      	adds	r7, #20
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd90      	pop	{r4, r7, pc}
 80038ba:	bf00      	nop
 80038bc:	ffff8000 	.word	0xffff8000

080038c0 <HC05_Parse_Data_frame>:

/* --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */

int HC05_Parse_Data_frame(struct Data_frame_from_PC *_data, uint8_t *_frame) {
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b084      	sub	sp, #16
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
 80038c8:	6039      	str	r1, [r7, #0]

	uint8_t Actual_CRC = 0;
 80038ca:	2300      	movs	r3, #0
 80038cc:	73fb      	strb	r3, [r7, #15]
	uint8_t Received_CRC = 0;
 80038ce:	2300      	movs	r3, #0
 80038d0:	73bb      	strb	r3, [r7, #14]

	/* Filters data */
	_data->Complementary_filter_weight = HC05_Merge_bytes(_frame[0], _frame[1]);
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	781a      	ldrb	r2, [r3, #0]
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	3301      	adds	r3, #1
 80038da:	781b      	ldrb	r3, [r3, #0]
 80038dc:	4619      	mov	r1, r3
 80038de:	4610      	mov	r0, r2
 80038e0:	f7ff fe01 	bl	80034e6 <HC05_Merge_bytes>
 80038e4:	4603      	mov	r3, r0
 80038e6:	461a      	mov	r2, r3
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	801a      	strh	r2, [r3, #0]
	_data->Kalman_filter_process_variance = HC05_Merge_bytes(_frame[2], _frame[3]);
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	3302      	adds	r3, #2
 80038f0:	781a      	ldrb	r2, [r3, #0]
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	3303      	adds	r3, #3
 80038f6:	781b      	ldrb	r3, [r3, #0]
 80038f8:	4619      	mov	r1, r3
 80038fa:	4610      	mov	r0, r2
 80038fc:	f7ff fdf3 	bl	80034e6 <HC05_Merge_bytes>
 8003900:	4603      	mov	r3, r0
 8003902:	461a      	mov	r2, r3
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	805a      	strh	r2, [r3, #2]
	_data->Kalman_filter_measure_variance = HC05_Merge_bytes(_frame[4], _frame[5]);
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	3304      	adds	r3, #4
 800390c:	781a      	ldrb	r2, [r3, #0]
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	3305      	adds	r3, #5
 8003912:	781b      	ldrb	r3, [r3, #0]
 8003914:	4619      	mov	r1, r3
 8003916:	4610      	mov	r0, r2
 8003918:	f7ff fde5 	bl	80034e6 <HC05_Merge_bytes>
 800391c:	4603      	mov	r3, r0
 800391e:	461a      	mov	r2, r3
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	809a      	strh	r2, [r3, #4]
	_data->Madgwick_filter_beta = HC05_Merge_bytes(_frame[6], _frame[7]);
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	3306      	adds	r3, #6
 8003928:	781a      	ldrb	r2, [r3, #0]
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	3307      	adds	r3, #7
 800392e:	781b      	ldrb	r3, [r3, #0]
 8003930:	4619      	mov	r1, r3
 8003932:	4610      	mov	r0, r2
 8003934:	f7ff fdd7 	bl	80034e6 <HC05_Merge_bytes>
 8003938:	4603      	mov	r3, r0
 800393a:	461a      	mov	r2, r3
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	80da      	strh	r2, [r3, #6]

	/* Additional data */
	_data->Which_filter = _frame[8];
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	3308      	adds	r3, #8
 8003944:	781b      	ldrb	r3, [r3, #0]
 8003946:	b25a      	sxtb	r2, r3
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	731a      	strb	r2, [r3, #12]

	/* CRC test */
	Received_CRC = _frame[9];
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	7a5b      	ldrb	r3, [r3, #9]
 8003950:	73bb      	strb	r3, [r7, #14]
	Actual_CRC = CRC8_DataArray(_frame, DATA_FRAME_FROM_PC_SIZE - 1);
 8003952:	2109      	movs	r1, #9
 8003954:	6838      	ldr	r0, [r7, #0]
 8003956:	f7ff f9f1 	bl	8002d3c <CRC8_DataArray>
 800395a:	4603      	mov	r3, r0
 800395c:	73fb      	strb	r3, [r7, #15]

	if( Actual_CRC != Received_CRC ) {
 800395e:	7bfa      	ldrb	r2, [r7, #15]
 8003960:	7bbb      	ldrb	r3, [r7, #14]
 8003962:	429a      	cmp	r2, r3
 8003964:	d002      	beq.n	800396c <HC05_Parse_Data_frame+0xac>

		return -1;
 8003966:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800396a:	e000      	b.n	800396e <HC05_Parse_Data_frame+0xae>
	}

	return 0;
 800396c:	2300      	movs	r3, #0
}
 800396e:	4618      	mov	r0, r3
 8003970:	3710      	adds	r7, #16
 8003972:	46bd      	mov	sp, r7
 8003974:	bd80      	pop	{r7, pc}
	...

08003978 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_rx;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 800397c:	4b12      	ldr	r3, [pc, #72]	; (80039c8 <MX_I2C1_Init+0x50>)
 800397e:	4a13      	ldr	r2, [pc, #76]	; (80039cc <MX_I2C1_Init+0x54>)
 8003980:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8003982:	4b11      	ldr	r3, [pc, #68]	; (80039c8 <MX_I2C1_Init+0x50>)
 8003984:	4a12      	ldr	r2, [pc, #72]	; (80039d0 <MX_I2C1_Init+0x58>)
 8003986:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003988:	4b0f      	ldr	r3, [pc, #60]	; (80039c8 <MX_I2C1_Init+0x50>)
 800398a:	2200      	movs	r2, #0
 800398c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800398e:	4b0e      	ldr	r3, [pc, #56]	; (80039c8 <MX_I2C1_Init+0x50>)
 8003990:	2200      	movs	r2, #0
 8003992:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003994:	4b0c      	ldr	r3, [pc, #48]	; (80039c8 <MX_I2C1_Init+0x50>)
 8003996:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800399a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800399c:	4b0a      	ldr	r3, [pc, #40]	; (80039c8 <MX_I2C1_Init+0x50>)
 800399e:	2200      	movs	r2, #0
 80039a0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80039a2:	4b09      	ldr	r3, [pc, #36]	; (80039c8 <MX_I2C1_Init+0x50>)
 80039a4:	2200      	movs	r2, #0
 80039a6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80039a8:	4b07      	ldr	r3, [pc, #28]	; (80039c8 <MX_I2C1_Init+0x50>)
 80039aa:	2200      	movs	r2, #0
 80039ac:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80039ae:	4b06      	ldr	r3, [pc, #24]	; (80039c8 <MX_I2C1_Init+0x50>)
 80039b0:	2200      	movs	r2, #0
 80039b2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80039b4:	4804      	ldr	r0, [pc, #16]	; (80039c8 <MX_I2C1_Init+0x50>)
 80039b6:	f003 fbb7 	bl	8007128 <HAL_I2C_Init>
 80039ba:	4603      	mov	r3, r0
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d001      	beq.n	80039c4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80039c0:	f000 fbd2 	bl	8004168 <Error_Handler>
  }

}
 80039c4:	bf00      	nop
 80039c6:	bd80      	pop	{r7, pc}
 80039c8:	20003478 	.word	0x20003478
 80039cc:	40005400 	.word	0x40005400
 80039d0:	000186a0 	.word	0x000186a0

080039d4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b088      	sub	sp, #32
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039dc:	f107 0310 	add.w	r3, r7, #16
 80039e0:	2200      	movs	r2, #0
 80039e2:	601a      	str	r2, [r3, #0]
 80039e4:	605a      	str	r2, [r3, #4]
 80039e6:	609a      	str	r2, [r3, #8]
 80039e8:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4a3b      	ldr	r2, [pc, #236]	; (8003adc <HAL_I2C_MspInit+0x108>)
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d16f      	bne.n	8003ad4 <HAL_I2C_MspInit+0x100>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80039f4:	4b3a      	ldr	r3, [pc, #232]	; (8003ae0 <HAL_I2C_MspInit+0x10c>)
 80039f6:	699b      	ldr	r3, [r3, #24]
 80039f8:	4a39      	ldr	r2, [pc, #228]	; (8003ae0 <HAL_I2C_MspInit+0x10c>)
 80039fa:	f043 0308 	orr.w	r3, r3, #8
 80039fe:	6193      	str	r3, [r2, #24]
 8003a00:	4b37      	ldr	r3, [pc, #220]	; (8003ae0 <HAL_I2C_MspInit+0x10c>)
 8003a02:	699b      	ldr	r3, [r3, #24]
 8003a04:	f003 0308 	and.w	r3, r3, #8
 8003a08:	60fb      	str	r3, [r7, #12]
 8003a0a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = I2C1_MPU9250_SCL_Pin|I2C1_MPU9250_SDA_Pin;
 8003a0c:	23c0      	movs	r3, #192	; 0xc0
 8003a0e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003a10:	2312      	movs	r3, #18
 8003a12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003a14:	2303      	movs	r3, #3
 8003a16:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a18:	f107 0310 	add.w	r3, r7, #16
 8003a1c:	4619      	mov	r1, r3
 8003a1e:	4831      	ldr	r0, [pc, #196]	; (8003ae4 <HAL_I2C_MspInit+0x110>)
 8003a20:	f003 f9d6 	bl	8006dd0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003a24:	4b2e      	ldr	r3, [pc, #184]	; (8003ae0 <HAL_I2C_MspInit+0x10c>)
 8003a26:	69db      	ldr	r3, [r3, #28]
 8003a28:	4a2d      	ldr	r2, [pc, #180]	; (8003ae0 <HAL_I2C_MspInit+0x10c>)
 8003a2a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003a2e:	61d3      	str	r3, [r2, #28]
 8003a30:	4b2b      	ldr	r3, [pc, #172]	; (8003ae0 <HAL_I2C_MspInit+0x10c>)
 8003a32:	69db      	ldr	r3, [r3, #28]
 8003a34:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003a38:	60bb      	str	r3, [r7, #8]
 8003a3a:	68bb      	ldr	r3, [r7, #8]
  
    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel7;
 8003a3c:	4b2a      	ldr	r3, [pc, #168]	; (8003ae8 <HAL_I2C_MspInit+0x114>)
 8003a3e:	4a2b      	ldr	r2, [pc, #172]	; (8003aec <HAL_I2C_MspInit+0x118>)
 8003a40:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003a42:	4b29      	ldr	r3, [pc, #164]	; (8003ae8 <HAL_I2C_MspInit+0x114>)
 8003a44:	2200      	movs	r2, #0
 8003a46:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003a48:	4b27      	ldr	r3, [pc, #156]	; (8003ae8 <HAL_I2C_MspInit+0x114>)
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003a4e:	4b26      	ldr	r3, [pc, #152]	; (8003ae8 <HAL_I2C_MspInit+0x114>)
 8003a50:	2280      	movs	r2, #128	; 0x80
 8003a52:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003a54:	4b24      	ldr	r3, [pc, #144]	; (8003ae8 <HAL_I2C_MspInit+0x114>)
 8003a56:	2200      	movs	r2, #0
 8003a58:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003a5a:	4b23      	ldr	r3, [pc, #140]	; (8003ae8 <HAL_I2C_MspInit+0x114>)
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8003a60:	4b21      	ldr	r3, [pc, #132]	; (8003ae8 <HAL_I2C_MspInit+0x114>)
 8003a62:	2200      	movs	r2, #0
 8003a64:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003a66:	4b20      	ldr	r3, [pc, #128]	; (8003ae8 <HAL_I2C_MspInit+0x114>)
 8003a68:	2200      	movs	r2, #0
 8003a6a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8003a6c:	481e      	ldr	r0, [pc, #120]	; (8003ae8 <HAL_I2C_MspInit+0x114>)
 8003a6e:	f002 ff4b 	bl	8006908 <HAL_DMA_Init>
 8003a72:	4603      	mov	r3, r0
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d001      	beq.n	8003a7c <HAL_I2C_MspInit+0xa8>
    {
      Error_Handler();
 8003a78:	f000 fb76 	bl	8004168 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	4a1a      	ldr	r2, [pc, #104]	; (8003ae8 <HAL_I2C_MspInit+0x114>)
 8003a80:	639a      	str	r2, [r3, #56]	; 0x38
 8003a82:	4a19      	ldr	r2, [pc, #100]	; (8003ae8 <HAL_I2C_MspInit+0x114>)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6253      	str	r3, [r2, #36]	; 0x24

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 8003a88:	4b19      	ldr	r3, [pc, #100]	; (8003af0 <HAL_I2C_MspInit+0x11c>)
 8003a8a:	4a1a      	ldr	r2, [pc, #104]	; (8003af4 <HAL_I2C_MspInit+0x120>)
 8003a8c:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003a8e:	4b18      	ldr	r3, [pc, #96]	; (8003af0 <HAL_I2C_MspInit+0x11c>)
 8003a90:	2210      	movs	r2, #16
 8003a92:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003a94:	4b16      	ldr	r3, [pc, #88]	; (8003af0 <HAL_I2C_MspInit+0x11c>)
 8003a96:	2200      	movs	r2, #0
 8003a98:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003a9a:	4b15      	ldr	r3, [pc, #84]	; (8003af0 <HAL_I2C_MspInit+0x11c>)
 8003a9c:	2280      	movs	r2, #128	; 0x80
 8003a9e:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003aa0:	4b13      	ldr	r3, [pc, #76]	; (8003af0 <HAL_I2C_MspInit+0x11c>)
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003aa6:	4b12      	ldr	r3, [pc, #72]	; (8003af0 <HAL_I2C_MspInit+0x11c>)
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8003aac:	4b10      	ldr	r3, [pc, #64]	; (8003af0 <HAL_I2C_MspInit+0x11c>)
 8003aae:	2200      	movs	r2, #0
 8003ab0:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003ab2:	4b0f      	ldr	r3, [pc, #60]	; (8003af0 <HAL_I2C_MspInit+0x11c>)
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8003ab8:	480d      	ldr	r0, [pc, #52]	; (8003af0 <HAL_I2C_MspInit+0x11c>)
 8003aba:	f002 ff25 	bl	8006908 <HAL_DMA_Init>
 8003abe:	4603      	mov	r3, r0
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d001      	beq.n	8003ac8 <HAL_I2C_MspInit+0xf4>
    {
      Error_Handler();
 8003ac4:	f000 fb50 	bl	8004168 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	4a09      	ldr	r2, [pc, #36]	; (8003af0 <HAL_I2C_MspInit+0x11c>)
 8003acc:	635a      	str	r2, [r3, #52]	; 0x34
 8003ace:	4a08      	ldr	r2, [pc, #32]	; (8003af0 <HAL_I2C_MspInit+0x11c>)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8003ad4:	bf00      	nop
 8003ad6:	3720      	adds	r7, #32
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	bd80      	pop	{r7, pc}
 8003adc:	40005400 	.word	0x40005400
 8003ae0:	40021000 	.word	0x40021000
 8003ae4:	40010c00 	.word	0x40010c00
 8003ae8:	200034cc 	.word	0x200034cc
 8003aec:	40020080 	.word	0x40020080
 8003af0:	20003434 	.word	0x20003434
 8003af4:	4002006c 	.word	0x4002006c

08003af8 <Kalman_filter_init>:

#include "kalman.h"

/* ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */

void Kalman_filter_init(struct Kalman *k, double q, double r) {
 8003af8:	b490      	push	{r4, r7}
 8003afa:	b084      	sub	sp, #16
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	60f8      	str	r0, [r7, #12]
 8003b00:	e9c7 2300 	strd	r2, r3, [r7]

	// stan
	k->stan_theta = 0;
 8003b04:	68fa      	ldr	r2, [r7, #12]
 8003b06:	f04f 0300 	mov.w	r3, #0
 8003b0a:	f04f 0400 	mov.w	r4, #0
 8003b0e:	e9c2 3400 	strd	r3, r4, [r2]
	k->stan_omega = 0;
 8003b12:	68fa      	ldr	r2, [r7, #12]
 8003b14:	f04f 0300 	mov.w	r3, #0
 8003b18:	f04f 0400 	mov.w	r4, #0
 8003b1c:	e9c2 3402 	strd	r3, r4, [r2, #8]
	k->stan_pomiar_theta = 0;
 8003b20:	68fa      	ldr	r2, [r7, #12]
 8003b22:	f04f 0300 	mov.w	r3, #0
 8003b26:	f04f 0400 	mov.w	r4, #0
 8003b2a:	e9c2 3404 	strd	r3, r4, [r2, #16]
	k->stan_pomiar_omega = 0;
 8003b2e:	68fa      	ldr	r2, [r7, #12]
 8003b30:	f04f 0300 	mov.w	r3, #0
 8003b34:	f04f 0400 	mov.w	r4, #0
 8003b38:	e9c2 3406 	strd	r3, r4, [r2, #24]

	// kalman
	k->kalman_Q = q;
 8003b3c:	68fa      	ldr	r2, [r7, #12]
 8003b3e:	e9d7 3400 	ldrd	r3, r4, [r7]
 8003b42:	e9c2 3408 	strd	r3, r4, [r2, #32]
	k->kalman_R = r;
 8003b46:	68fa      	ldr	r2, [r7, #12]
 8003b48:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8003b4c:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28

	k->kalman_theta = 0;
 8003b50:	68fa      	ldr	r2, [r7, #12]
 8003b52:	f04f 0300 	mov.w	r3, #0
 8003b56:	f04f 0400 	mov.w	r4, #0
 8003b5a:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
	k->kalman_omega = 0;
 8003b5e:	68fa      	ldr	r2, [r7, #12]
 8003b60:	f04f 0300 	mov.w	r3, #0
 8003b64:	f04f 0400 	mov.w	r4, #0
 8003b68:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38
	k->kalman_g_bias = 0;
 8003b6c:	68fa      	ldr	r2, [r7, #12]
 8003b6e:	f04f 0300 	mov.w	r3, #0
 8003b72:	f04f 0400 	mov.w	r4, #0
 8003b76:	e9c2 3410 	strd	r3, r4, [r2, #64]	; 0x40

	k->kalman_P11 = k->kalman_R;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	f103 0428 	add.w	r4, r3, #40	; 0x28
 8003b80:	e9d4 3400 	ldrd	r3, r4, [r4]
 8003b84:	68fa      	ldr	r2, [r7, #12]
 8003b86:	e9c2 3412 	strd	r3, r4, [r2, #72]	; 0x48
	k->kalman_P13 = 0;
 8003b8a:	68fa      	ldr	r2, [r7, #12]
 8003b8c:	f04f 0300 	mov.w	r3, #0
 8003b90:	f04f 0400 	mov.w	r4, #0
 8003b94:	e9c2 3414 	strd	r3, r4, [r2, #80]	; 0x50
	k->kalman_P21 = 0;
 8003b98:	68fa      	ldr	r2, [r7, #12]
 8003b9a:	f04f 0300 	mov.w	r3, #0
 8003b9e:	f04f 0400 	mov.w	r4, #0
 8003ba2:	e9c2 3416 	strd	r3, r4, [r2, #88]	; 0x58
	k->kalman_P31 = 0;
 8003ba6:	68fa      	ldr	r2, [r7, #12]
 8003ba8:	f04f 0300 	mov.w	r3, #0
 8003bac:	f04f 0400 	mov.w	r4, #0
 8003bb0:	e9c2 3418 	strd	r3, r4, [r2, #96]	; 0x60
	k->kalman_P33 = 0;
 8003bb4:	68fa      	ldr	r2, [r7, #12]
 8003bb6:	f04f 0300 	mov.w	r3, #0
 8003bba:	f04f 0400 	mov.w	r4, #0
 8003bbe:	e9c2 341a 	strd	r3, r4, [r2, #104]	; 0x68

	k->kalman_K1 = 0;
 8003bc2:	68fa      	ldr	r2, [r7, #12]
 8003bc4:	f04f 0300 	mov.w	r3, #0
 8003bc8:	f04f 0400 	mov.w	r4, #0
 8003bcc:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
	k->kalman_K2 = 0;
 8003bd0:	68fa      	ldr	r2, [r7, #12]
 8003bd2:	f04f 0300 	mov.w	r3, #0
 8003bd6:	f04f 0400 	mov.w	r4, #0
 8003bda:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
	k->kalman_K3 = 0;
 8003bde:	68fa      	ldr	r2, [r7, #12]
 8003be0:	f04f 0300 	mov.w	r3, #0
 8003be4:	f04f 0400 	mov.w	r4, #0
 8003be8:	e9c2 3420 	strd	r3, r4, [r2, #128]	; 0x80
}
 8003bec:	bf00      	nop
 8003bee:	3710      	adds	r7, #16
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	bc90      	pop	{r4, r7}
 8003bf4:	4770      	bx	lr
	...

08003bf8 <Kalman_filter_calculate>:

/* ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */

float Kalman_filter_calculate(struct Kalman *k, float Acce, float Gyro, float dt) {
 8003bf8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003bfc:	b084      	sub	sp, #16
 8003bfe:	af00      	add	r7, sp, #0
 8003c00:	60f8      	str	r0, [r7, #12]
 8003c02:	60b9      	str	r1, [r7, #8]
 8003c04:	607a      	str	r2, [r7, #4]
 8003c06:	603b      	str	r3, [r7, #0]

	// pomiar
	k->stan_pomiar_theta = Acce;
 8003c08:	68b8      	ldr	r0, [r7, #8]
 8003c0a:	f7fc fc05 	bl	8000418 <__aeabi_f2d>
 8003c0e:	4603      	mov	r3, r0
 8003c10:	460c      	mov	r4, r1
 8003c12:	68fa      	ldr	r2, [r7, #12]
 8003c14:	e9c2 3404 	strd	r3, r4, [r2, #16]
	k->stan_pomiar_omega = Gyro;
 8003c18:	6878      	ldr	r0, [r7, #4]
 8003c1a:	f7fc fbfd 	bl	8000418 <__aeabi_f2d>
 8003c1e:	4603      	mov	r3, r0
 8003c20:	460c      	mov	r4, r1
 8003c22:	68fa      	ldr	r2, [r7, #12]
 8003c24:	e9c2 3406 	strd	r3, r4, [r2, #24]

	// predykcja
	k->kalman_theta = k->kalman_theta + ( k->stan_pomiar_omega - k->kalman_g_bias ) * dt;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 8003c3a:	f7fc fa8d 	bl	8000158 <__aeabi_dsub>
 8003c3e:	4602      	mov	r2, r0
 8003c40:	460b      	mov	r3, r1
 8003c42:	4690      	mov	r8, r2
 8003c44:	4699      	mov	r9, r3
 8003c46:	6838      	ldr	r0, [r7, #0]
 8003c48:	f7fc fbe6 	bl	8000418 <__aeabi_f2d>
 8003c4c:	4602      	mov	r2, r0
 8003c4e:	460b      	mov	r3, r1
 8003c50:	4640      	mov	r0, r8
 8003c52:	4649      	mov	r1, r9
 8003c54:	f7fc fc38 	bl	80004c8 <__aeabi_dmul>
 8003c58:	4602      	mov	r2, r0
 8003c5a:	460b      	mov	r3, r1
 8003c5c:	4620      	mov	r0, r4
 8003c5e:	4629      	mov	r1, r5
 8003c60:	f7fc fa7c 	bl	800015c <__adddf3>
 8003c64:	4603      	mov	r3, r0
 8003c66:	460c      	mov	r4, r1
 8003c68:	68fa      	ldr	r2, [r7, #12]
 8003c6a:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
	k->kalman_omega = k->stan_pomiar_omega - k->kalman_g_bias;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	f103 0440 	add.w	r4, r3, #64	; 0x40
 8003c7a:	e9d4 3400 	ldrd	r3, r4, [r4]
 8003c7e:	461a      	mov	r2, r3
 8003c80:	4623      	mov	r3, r4
 8003c82:	f7fc fa69 	bl	8000158 <__aeabi_dsub>
 8003c86:	4603      	mov	r3, r0
 8003c88:	460c      	mov	r4, r1
 8003c8a:	68fa      	ldr	r2, [r7, #12]
 8003c8c:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38

	k->kalman_P11 = k->kalman_P11 - k->kalman_P31 * dt + k->kalman_P33 * dt * dt - k->kalman_P13 * dt + k->kalman_Q;
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	e9d3 4512 	ldrd	r4, r5, [r3, #72]	; 0x48
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	e9d3 8918 	ldrd	r8, r9, [r3, #96]	; 0x60
 8003c9c:	6838      	ldr	r0, [r7, #0]
 8003c9e:	f7fc fbbb 	bl	8000418 <__aeabi_f2d>
 8003ca2:	4602      	mov	r2, r0
 8003ca4:	460b      	mov	r3, r1
 8003ca6:	4640      	mov	r0, r8
 8003ca8:	4649      	mov	r1, r9
 8003caa:	f7fc fc0d 	bl	80004c8 <__aeabi_dmul>
 8003cae:	4602      	mov	r2, r0
 8003cb0:	460b      	mov	r3, r1
 8003cb2:	4620      	mov	r0, r4
 8003cb4:	4629      	mov	r1, r5
 8003cb6:	f7fc fa4f 	bl	8000158 <__aeabi_dsub>
 8003cba:	4603      	mov	r3, r0
 8003cbc:	460c      	mov	r4, r1
 8003cbe:	4698      	mov	r8, r3
 8003cc0:	46a1      	mov	r9, r4
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	e9d3 451a 	ldrd	r4, r5, [r3, #104]	; 0x68
 8003cc8:	6838      	ldr	r0, [r7, #0]
 8003cca:	f7fc fba5 	bl	8000418 <__aeabi_f2d>
 8003cce:	4602      	mov	r2, r0
 8003cd0:	460b      	mov	r3, r1
 8003cd2:	4620      	mov	r0, r4
 8003cd4:	4629      	mov	r1, r5
 8003cd6:	f7fc fbf7 	bl	80004c8 <__aeabi_dmul>
 8003cda:	4603      	mov	r3, r0
 8003cdc:	460c      	mov	r4, r1
 8003cde:	4625      	mov	r5, r4
 8003ce0:	461c      	mov	r4, r3
 8003ce2:	6838      	ldr	r0, [r7, #0]
 8003ce4:	f7fc fb98 	bl	8000418 <__aeabi_f2d>
 8003ce8:	4602      	mov	r2, r0
 8003cea:	460b      	mov	r3, r1
 8003cec:	4620      	mov	r0, r4
 8003cee:	4629      	mov	r1, r5
 8003cf0:	f7fc fbea 	bl	80004c8 <__aeabi_dmul>
 8003cf4:	4603      	mov	r3, r0
 8003cf6:	460c      	mov	r4, r1
 8003cf8:	461a      	mov	r2, r3
 8003cfa:	4623      	mov	r3, r4
 8003cfc:	4640      	mov	r0, r8
 8003cfe:	4649      	mov	r1, r9
 8003d00:	f7fc fa2c 	bl	800015c <__adddf3>
 8003d04:	4603      	mov	r3, r0
 8003d06:	460c      	mov	r4, r1
 8003d08:	4698      	mov	r8, r3
 8003d0a:	46a1      	mov	r9, r4
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	; 0x50
 8003d12:	6838      	ldr	r0, [r7, #0]
 8003d14:	f7fc fb80 	bl	8000418 <__aeabi_f2d>
 8003d18:	4602      	mov	r2, r0
 8003d1a:	460b      	mov	r3, r1
 8003d1c:	4620      	mov	r0, r4
 8003d1e:	4629      	mov	r1, r5
 8003d20:	f7fc fbd2 	bl	80004c8 <__aeabi_dmul>
 8003d24:	4603      	mov	r3, r0
 8003d26:	460c      	mov	r4, r1
 8003d28:	461a      	mov	r2, r3
 8003d2a:	4623      	mov	r3, r4
 8003d2c:	4640      	mov	r0, r8
 8003d2e:	4649      	mov	r1, r9
 8003d30:	f7fc fa12 	bl	8000158 <__aeabi_dsub>
 8003d34:	4603      	mov	r3, r0
 8003d36:	460c      	mov	r4, r1
 8003d38:	4618      	mov	r0, r3
 8003d3a:	4621      	mov	r1, r4
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	f103 0420 	add.w	r4, r3, #32
 8003d42:	e9d4 3400 	ldrd	r3, r4, [r4]
 8003d46:	461a      	mov	r2, r3
 8003d48:	4623      	mov	r3, r4
 8003d4a:	f7fc fa07 	bl	800015c <__adddf3>
 8003d4e:	4603      	mov	r3, r0
 8003d50:	460c      	mov	r4, r1
 8003d52:	68fa      	ldr	r2, [r7, #12]
 8003d54:	e9c2 3412 	strd	r3, r4, [r2, #72]	; 0x48
	k->kalman_P13 = k->kalman_P13 - k->kalman_P33 * dt;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	; 0x50
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	e9d3 891a 	ldrd	r8, r9, [r3, #104]	; 0x68
 8003d64:	6838      	ldr	r0, [r7, #0]
 8003d66:	f7fc fb57 	bl	8000418 <__aeabi_f2d>
 8003d6a:	4602      	mov	r2, r0
 8003d6c:	460b      	mov	r3, r1
 8003d6e:	4640      	mov	r0, r8
 8003d70:	4649      	mov	r1, r9
 8003d72:	f7fc fba9 	bl	80004c8 <__aeabi_dmul>
 8003d76:	4602      	mov	r2, r0
 8003d78:	460b      	mov	r3, r1
 8003d7a:	4620      	mov	r0, r4
 8003d7c:	4629      	mov	r1, r5
 8003d7e:	f7fc f9eb 	bl	8000158 <__aeabi_dsub>
 8003d82:	4603      	mov	r3, r0
 8003d84:	460c      	mov	r4, r1
 8003d86:	68fa      	ldr	r2, [r7, #12]
 8003d88:	e9c2 3414 	strd	r3, r4, [r2, #80]	; 0x50
	k->kalman_P21 = k->kalman_P33 * dt - k->kalman_P31;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	e9d3 451a 	ldrd	r4, r5, [r3, #104]	; 0x68
 8003d92:	6838      	ldr	r0, [r7, #0]
 8003d94:	f7fc fb40 	bl	8000418 <__aeabi_f2d>
 8003d98:	4602      	mov	r2, r0
 8003d9a:	460b      	mov	r3, r1
 8003d9c:	4620      	mov	r0, r4
 8003d9e:	4629      	mov	r1, r5
 8003da0:	f7fc fb92 	bl	80004c8 <__aeabi_dmul>
 8003da4:	4603      	mov	r3, r0
 8003da6:	460c      	mov	r4, r1
 8003da8:	4618      	mov	r0, r3
 8003daa:	4621      	mov	r1, r4
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	f103 0460 	add.w	r4, r3, #96	; 0x60
 8003db2:	e9d4 3400 	ldrd	r3, r4, [r4]
 8003db6:	461a      	mov	r2, r3
 8003db8:	4623      	mov	r3, r4
 8003dba:	f7fc f9cd 	bl	8000158 <__aeabi_dsub>
 8003dbe:	4603      	mov	r3, r0
 8003dc0:	460c      	mov	r4, r1
 8003dc2:	68fa      	ldr	r2, [r7, #12]
 8003dc4:	e9c2 3416 	strd	r3, r4, [r2, #88]	; 0x58
	k->kalman_P31 = k->kalman_P31 - k->kalman_P33 * dt;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	e9d3 4518 	ldrd	r4, r5, [r3, #96]	; 0x60
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	e9d3 891a 	ldrd	r8, r9, [r3, #104]	; 0x68
 8003dd4:	6838      	ldr	r0, [r7, #0]
 8003dd6:	f7fc fb1f 	bl	8000418 <__aeabi_f2d>
 8003dda:	4602      	mov	r2, r0
 8003ddc:	460b      	mov	r3, r1
 8003dde:	4640      	mov	r0, r8
 8003de0:	4649      	mov	r1, r9
 8003de2:	f7fc fb71 	bl	80004c8 <__aeabi_dmul>
 8003de6:	4602      	mov	r2, r0
 8003de8:	460b      	mov	r3, r1
 8003dea:	4620      	mov	r0, r4
 8003dec:	4629      	mov	r1, r5
 8003dee:	f7fc f9b3 	bl	8000158 <__aeabi_dsub>
 8003df2:	4603      	mov	r3, r0
 8003df4:	460c      	mov	r4, r1
 8003df6:	68fa      	ldr	r2, [r7, #12]
 8003df8:	e9c2 3418 	strd	r3, r4, [r2, #96]	; 0x60
	k->kalman_P33 = k->kalman_P33 + k->kalman_Q;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	; 0x68
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	f103 0420 	add.w	r4, r3, #32
 8003e08:	e9d4 3400 	ldrd	r3, r4, [r4]
 8003e0c:	461a      	mov	r2, r3
 8003e0e:	4623      	mov	r3, r4
 8003e10:	f7fc f9a4 	bl	800015c <__adddf3>
 8003e14:	4603      	mov	r3, r0
 8003e16:	460c      	mov	r4, r1
 8003e18:	68fa      	ldr	r2, [r7, #12]
 8003e1a:	e9c2 341a 	strd	r3, r4, [r2, #104]	; 0x68

	// korekcja
	k->kalman_K1 = k->kalman_P11 * ( 1 / ( k->kalman_P11 + k->kalman_R ) );
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	e9d3 4512 	ldrd	r4, r5, [r3, #72]	; 0x48
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8003e30:	f7fc f994 	bl	800015c <__adddf3>
 8003e34:	4602      	mov	r2, r0
 8003e36:	460b      	mov	r3, r1
 8003e38:	f04f 0000 	mov.w	r0, #0
 8003e3c:	499f      	ldr	r1, [pc, #636]	; (80040bc <Kalman_filter_calculate+0x4c4>)
 8003e3e:	f7fc fc6d 	bl	800071c <__aeabi_ddiv>
 8003e42:	4602      	mov	r2, r0
 8003e44:	460b      	mov	r3, r1
 8003e46:	4620      	mov	r0, r4
 8003e48:	4629      	mov	r1, r5
 8003e4a:	f7fc fb3d 	bl	80004c8 <__aeabi_dmul>
 8003e4e:	4603      	mov	r3, r0
 8003e50:	460c      	mov	r4, r1
 8003e52:	68fa      	ldr	r2, [r7, #12]
 8003e54:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
	k->kalman_K2 = k->kalman_P21 * ( 1 / ( k->kalman_P11 + k->kalman_R ) );
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	e9d3 4516 	ldrd	r4, r5, [r3, #88]	; 0x58
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8003e6a:	f7fc f977 	bl	800015c <__adddf3>
 8003e6e:	4602      	mov	r2, r0
 8003e70:	460b      	mov	r3, r1
 8003e72:	f04f 0000 	mov.w	r0, #0
 8003e76:	4991      	ldr	r1, [pc, #580]	; (80040bc <Kalman_filter_calculate+0x4c4>)
 8003e78:	f7fc fc50 	bl	800071c <__aeabi_ddiv>
 8003e7c:	4602      	mov	r2, r0
 8003e7e:	460b      	mov	r3, r1
 8003e80:	4620      	mov	r0, r4
 8003e82:	4629      	mov	r1, r5
 8003e84:	f7fc fb20 	bl	80004c8 <__aeabi_dmul>
 8003e88:	4603      	mov	r3, r0
 8003e8a:	460c      	mov	r4, r1
 8003e8c:	68fa      	ldr	r2, [r7, #12]
 8003e8e:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
	k->kalman_K3 = k->kalman_P31 * ( 1 / ( k->kalman_P11 + k->kalman_R ) );
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	e9d3 4518 	ldrd	r4, r5, [r3, #96]	; 0x60
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8003ea4:	f7fc f95a 	bl	800015c <__adddf3>
 8003ea8:	4602      	mov	r2, r0
 8003eaa:	460b      	mov	r3, r1
 8003eac:	f04f 0000 	mov.w	r0, #0
 8003eb0:	4982      	ldr	r1, [pc, #520]	; (80040bc <Kalman_filter_calculate+0x4c4>)
 8003eb2:	f7fc fc33 	bl	800071c <__aeabi_ddiv>
 8003eb6:	4602      	mov	r2, r0
 8003eb8:	460b      	mov	r3, r1
 8003eba:	4620      	mov	r0, r4
 8003ebc:	4629      	mov	r1, r5
 8003ebe:	f7fc fb03 	bl	80004c8 <__aeabi_dmul>
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	460c      	mov	r4, r1
 8003ec6:	68fa      	ldr	r2, [r7, #12]
 8003ec8:	e9c2 3420 	strd	r3, r4, [r2, #128]	; 0x80

	k->kalman_theta  = k->kalman_theta  + k->kalman_K1 * ( k->stan_pomiar_theta - k->kalman_theta);
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	e9d3 891c 	ldrd	r8, r9, [r3, #112]	; 0x70
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8003ee4:	f7fc f938 	bl	8000158 <__aeabi_dsub>
 8003ee8:	4602      	mov	r2, r0
 8003eea:	460b      	mov	r3, r1
 8003eec:	4640      	mov	r0, r8
 8003eee:	4649      	mov	r1, r9
 8003ef0:	f7fc faea 	bl	80004c8 <__aeabi_dmul>
 8003ef4:	4602      	mov	r2, r0
 8003ef6:	460b      	mov	r3, r1
 8003ef8:	4620      	mov	r0, r4
 8003efa:	4629      	mov	r1, r5
 8003efc:	f7fc f92e 	bl	800015c <__adddf3>
 8003f00:	4603      	mov	r3, r0
 8003f02:	460c      	mov	r4, r1
 8003f04:	68fa      	ldr	r2, [r7, #12]
 8003f06:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
	k->kalman_omega  = k->kalman_omega  + k->kalman_K2 * ( k->stan_pomiar_theta - k->kalman_theta);
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	e9d3 891e 	ldrd	r8, r9, [r3, #120]	; 0x78
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8003f22:	f7fc f919 	bl	8000158 <__aeabi_dsub>
 8003f26:	4602      	mov	r2, r0
 8003f28:	460b      	mov	r3, r1
 8003f2a:	4640      	mov	r0, r8
 8003f2c:	4649      	mov	r1, r9
 8003f2e:	f7fc facb 	bl	80004c8 <__aeabi_dmul>
 8003f32:	4602      	mov	r2, r0
 8003f34:	460b      	mov	r3, r1
 8003f36:	4620      	mov	r0, r4
 8003f38:	4629      	mov	r1, r5
 8003f3a:	f7fc f90f 	bl	800015c <__adddf3>
 8003f3e:	4603      	mov	r3, r0
 8003f40:	460c      	mov	r4, r1
 8003f42:	68fa      	ldr	r2, [r7, #12]
 8003f44:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38
	k->kalman_g_bias = k->kalman_g_bias + k->kalman_K3 * ( k->stan_pomiar_theta - k->kalman_theta);
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	; 0x40
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	e9d3 8920 	ldrd	r8, r9, [r3, #128]	; 0x80
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8003f60:	f7fc f8fa 	bl	8000158 <__aeabi_dsub>
 8003f64:	4602      	mov	r2, r0
 8003f66:	460b      	mov	r3, r1
 8003f68:	4640      	mov	r0, r8
 8003f6a:	4649      	mov	r1, r9
 8003f6c:	f7fc faac 	bl	80004c8 <__aeabi_dmul>
 8003f70:	4602      	mov	r2, r0
 8003f72:	460b      	mov	r3, r1
 8003f74:	4620      	mov	r0, r4
 8003f76:	4629      	mov	r1, r5
 8003f78:	f7fc f8f0 	bl	800015c <__adddf3>
 8003f7c:	4603      	mov	r3, r0
 8003f7e:	460c      	mov	r4, r1
 8003f80:	68fa      	ldr	r2, [r7, #12]
 8003f82:	e9c2 3410 	strd	r3, r4, [r2, #64]	; 0x40

	// a posteriori
	k->kalman_P11 = ( 1 - k->kalman_K1 ) * k->kalman_P11;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	f103 0470 	add.w	r4, r3, #112	; 0x70
 8003f8c:	e9d4 3400 	ldrd	r3, r4, [r4]
 8003f90:	461a      	mov	r2, r3
 8003f92:	4623      	mov	r3, r4
 8003f94:	f04f 0000 	mov.w	r0, #0
 8003f98:	4948      	ldr	r1, [pc, #288]	; (80040bc <Kalman_filter_calculate+0x4c4>)
 8003f9a:	f7fc f8dd 	bl	8000158 <__aeabi_dsub>
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	460c      	mov	r4, r1
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	4621      	mov	r1, r4
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	f103 0448 	add.w	r4, r3, #72	; 0x48
 8003fac:	e9d4 3400 	ldrd	r3, r4, [r4]
 8003fb0:	461a      	mov	r2, r3
 8003fb2:	4623      	mov	r3, r4
 8003fb4:	f7fc fa88 	bl	80004c8 <__aeabi_dmul>
 8003fb8:	4603      	mov	r3, r0
 8003fba:	460c      	mov	r4, r1
 8003fbc:	68fa      	ldr	r2, [r7, #12]
 8003fbe:	e9c2 3412 	strd	r3, r4, [r2, #72]	; 0x48
	k->kalman_P13 = ( 1 - k->kalman_K1 ) * k->kalman_P13;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	f103 0470 	add.w	r4, r3, #112	; 0x70
 8003fc8:	e9d4 3400 	ldrd	r3, r4, [r4]
 8003fcc:	461a      	mov	r2, r3
 8003fce:	4623      	mov	r3, r4
 8003fd0:	f04f 0000 	mov.w	r0, #0
 8003fd4:	4939      	ldr	r1, [pc, #228]	; (80040bc <Kalman_filter_calculate+0x4c4>)
 8003fd6:	f7fc f8bf 	bl	8000158 <__aeabi_dsub>
 8003fda:	4603      	mov	r3, r0
 8003fdc:	460c      	mov	r4, r1
 8003fde:	4618      	mov	r0, r3
 8003fe0:	4621      	mov	r1, r4
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	f103 0450 	add.w	r4, r3, #80	; 0x50
 8003fe8:	e9d4 3400 	ldrd	r3, r4, [r4]
 8003fec:	461a      	mov	r2, r3
 8003fee:	4623      	mov	r3, r4
 8003ff0:	f7fc fa6a 	bl	80004c8 <__aeabi_dmul>
 8003ff4:	4603      	mov	r3, r0
 8003ff6:	460c      	mov	r4, r1
 8003ff8:	68fa      	ldr	r2, [r7, #12]
 8003ffa:	e9c2 3414 	strd	r3, r4, [r2, #80]	; 0x50
	k->kalman_P21 = k->kalman_P21 - k->kalman_P11 * k->kalman_K2;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	e9d3 4516 	ldrd	r4, r5, [r3, #88]	; 0x58
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 8004010:	f7fc fa5a 	bl	80004c8 <__aeabi_dmul>
 8004014:	4602      	mov	r2, r0
 8004016:	460b      	mov	r3, r1
 8004018:	4620      	mov	r0, r4
 800401a:	4629      	mov	r1, r5
 800401c:	f7fc f89c 	bl	8000158 <__aeabi_dsub>
 8004020:	4603      	mov	r3, r0
 8004022:	460c      	mov	r4, r1
 8004024:	68fa      	ldr	r2, [r7, #12]
 8004026:	e9c2 3416 	strd	r3, r4, [r2, #88]	; 0x58
	k->kalman_P31 = k->kalman_P31 - k->kalman_P11 * k->kalman_K3;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	e9d3 4518 	ldrd	r4, r5, [r3, #96]	; 0x60
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 800403c:	f7fc fa44 	bl	80004c8 <__aeabi_dmul>
 8004040:	4602      	mov	r2, r0
 8004042:	460b      	mov	r3, r1
 8004044:	4620      	mov	r0, r4
 8004046:	4629      	mov	r1, r5
 8004048:	f7fc f886 	bl	8000158 <__aeabi_dsub>
 800404c:	4603      	mov	r3, r0
 800404e:	460c      	mov	r4, r1
 8004050:	68fa      	ldr	r2, [r7, #12]
 8004052:	e9c2 3418 	strd	r3, r4, [r2, #96]	; 0x60
	k->kalman_P33 = k->kalman_P33 - k->kalman_P13 * k->kalman_K3;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	e9d3 451a 	ldrd	r4, r5, [r3, #104]	; 0x68
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 8004068:	f7fc fa2e 	bl	80004c8 <__aeabi_dmul>
 800406c:	4602      	mov	r2, r0
 800406e:	460b      	mov	r3, r1
 8004070:	4620      	mov	r0, r4
 8004072:	4629      	mov	r1, r5
 8004074:	f7fc f870 	bl	8000158 <__aeabi_dsub>
 8004078:	4603      	mov	r3, r0
 800407a:	460c      	mov	r4, r1
 800407c:	68fa      	ldr	r2, [r7, #12]
 800407e:	e9c2 341a 	strd	r3, r4, [r2, #104]	; 0x68

	// aktualizacja wektora stanu
	k->stan_theta = k->kalman_theta;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	f103 0430 	add.w	r4, r3, #48	; 0x30
 8004088:	e9d4 3400 	ldrd	r3, r4, [r4]
 800408c:	68fa      	ldr	r2, [r7, #12]
 800408e:	e9c2 3400 	strd	r3, r4, [r2]
	k->stan_omega = k->kalman_omega;
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	f103 0438 	add.w	r4, r3, #56	; 0x38
 8004098:	e9d4 3400 	ldrd	r3, r4, [r4]
 800409c:	68fa      	ldr	r2, [r7, #12]
 800409e:	e9c2 3402 	strd	r3, r4, [r2, #8]

	return k->stan_theta;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	cb18      	ldmia	r3, {r3, r4}
 80040a6:	4618      	mov	r0, r3
 80040a8:	4621      	mov	r1, r4
 80040aa:	f7fc fce5 	bl	8000a78 <__aeabi_d2f>
 80040ae:	4603      	mov	r3, r0
}
 80040b0:	4618      	mov	r0, r3
 80040b2:	3710      	adds	r7, #16
 80040b4:	46bd      	mov	sp, r7
 80040b6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80040ba:	bf00      	nop
 80040bc:	3ff00000 	.word	0x3ff00000

080040c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80040c4:	f002 fa8e 	bl	80065e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80040c8:	f000 f80d 	bl	80040e6 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80040cc:	f7ff f980 	bl	80033d0 <MX_GPIO_Init>
  MX_DMA_Init();
 80040d0:	f7fe fe56 	bl	8002d80 <MX_DMA_Init>
  MX_I2C1_Init();
 80040d4:	f7ff fc50 	bl	8003978 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80040d8:	f002 f98a 	bl	80063f0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init(); 
 80040dc:	f7fe fe9e 	bl	8002e1c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80040e0:	f005 fa31 	bl	8009546 <osKernelStart>
  
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80040e4:	e7fe      	b.n	80040e4 <main+0x24>

080040e6 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80040e6:	b580      	push	{r7, lr}
 80040e8:	b090      	sub	sp, #64	; 0x40
 80040ea:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80040ec:	f107 0318 	add.w	r3, r7, #24
 80040f0:	2228      	movs	r2, #40	; 0x28
 80040f2:	2100      	movs	r1, #0
 80040f4:	4618      	mov	r0, r3
 80040f6:	f006 fc0f 	bl	800a918 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80040fa:	1d3b      	adds	r3, r7, #4
 80040fc:	2200      	movs	r2, #0
 80040fe:	601a      	str	r2, [r3, #0]
 8004100:	605a      	str	r2, [r3, #4]
 8004102:	609a      	str	r2, [r3, #8]
 8004104:	60da      	str	r2, [r3, #12]
 8004106:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004108:	2302      	movs	r3, #2
 800410a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800410c:	2301      	movs	r3, #1
 800410e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004110:	2310      	movs	r3, #16
 8004112:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004114:	2302      	movs	r3, #2
 8004116:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8004118:	2300      	movs	r3, #0
 800411a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800411c:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8004120:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004122:	f107 0318 	add.w	r3, r7, #24
 8004126:	4618      	mov	r0, r3
 8004128:	f004 f8ae 	bl	8008288 <HAL_RCC_OscConfig>
 800412c:	4603      	mov	r3, r0
 800412e:	2b00      	cmp	r3, #0
 8004130:	d001      	beq.n	8004136 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8004132:	f000 f819 	bl	8004168 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004136:	230f      	movs	r3, #15
 8004138:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800413a:	2302      	movs	r3, #2
 800413c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800413e:	2300      	movs	r3, #0
 8004140:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004142:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004146:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004148:	2300      	movs	r3, #0
 800414a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800414c:	1d3b      	adds	r3, r7, #4
 800414e:	2102      	movs	r1, #2
 8004150:	4618      	mov	r0, r3
 8004152:	f004 fb19 	bl	8008788 <HAL_RCC_ClockConfig>
 8004156:	4603      	mov	r3, r0
 8004158:	2b00      	cmp	r3, #0
 800415a:	d001      	beq.n	8004160 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800415c:	f000 f804 	bl	8004168 <Error_Handler>
  }
}
 8004160:	bf00      	nop
 8004162:	3740      	adds	r7, #64	; 0x40
 8004164:	46bd      	mov	sp, r7
 8004166:	bd80      	pop	{r7, pc}

08004168 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004168:	b480      	push	{r7}
 800416a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800416c:	bf00      	nop
 800416e:	46bd      	mov	sp, r7
 8004170:	bc80      	pop	{r7}
 8004172:	4770      	bx	lr

08004174 <MPU9250_Accelerometer_Configuration>:

/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------ */

MPU9250_Error_code MPU9250_Accelerometer_Configuration(I2C_HandleTypeDef *I2Cx,
													   struct MPU9250 *DataStructure,
													   MPU9250_Acce_range Range) {
 8004174:	b580      	push	{r7, lr}
 8004176:	b08a      	sub	sp, #40	; 0x28
 8004178:	af04      	add	r7, sp, #16
 800417a:	60f8      	str	r0, [r7, #12]
 800417c:	60b9      	str	r1, [r7, #8]
 800417e:	4613      	mov	r3, r2
 8004180:	71fb      	strb	r3, [r7, #7]

	uint8_t Byte_temp = 0x00;
 8004182:	2300      	movs	r3, #0
 8004184:	75fb      	strb	r3, [r7, #23]

	/* Case 1: Set accelerometer sensitivity range */
	Byte_temp = Range << 3;
 8004186:	79fb      	ldrb	r3, [r7, #7]
 8004188:	00db      	lsls	r3, r3, #3
 800418a:	b2db      	uxtb	r3, r3
 800418c:	75fb      	strb	r3, [r7, #23]

	if( HAL_I2C_Mem_Write(I2Cx, DataStructure->Device_addres, MPU9250_ACCEL_CONFIG, 1, &Byte_temp, 1, 1000) != HAL_OK ) {
 800418e:	68bb      	ldr	r3, [r7, #8]
 8004190:	785b      	ldrb	r3, [r3, #1]
 8004192:	b299      	uxth	r1, r3
 8004194:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004198:	9302      	str	r3, [sp, #8]
 800419a:	2301      	movs	r3, #1
 800419c:	9301      	str	r3, [sp, #4]
 800419e:	f107 0317 	add.w	r3, r7, #23
 80041a2:	9300      	str	r3, [sp, #0]
 80041a4:	2301      	movs	r3, #1
 80041a6:	221c      	movs	r2, #28
 80041a8:	68f8      	ldr	r0, [r7, #12]
 80041aa:	f003 f8e5 	bl	8007378 <HAL_I2C_Mem_Write>
 80041ae:	4603      	mov	r3, r0
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d001      	beq.n	80041b8 <MPU9250_Accelerometer_Configuration+0x44>

		return MPU9250_Accelerometer_Config_FAIL;
 80041b4:	2303      	movs	r3, #3
 80041b6:	e02b      	b.n	8004210 <MPU9250_Accelerometer_Configuration+0x9c>
		return MPU9250_Accelerometer_Config_FAIL;
	}
	*/

	/* Case 3: Save configuration to data structure */
	if(      Range == MPU9250_Acce_2G )     DataStructure->Accelerometer_sensitivity_factor = MPU9250_ACCE_SENSITIVITY_FACTOR_2G;
 80041b8:	79fb      	ldrb	r3, [r7, #7]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d104      	bne.n	80041c8 <MPU9250_Accelerometer_Configuration+0x54>
 80041be:	68bb      	ldr	r3, [r7, #8]
 80041c0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80041c4:	811a      	strh	r2, [r3, #8]
 80041c6:	e016      	b.n	80041f6 <MPU9250_Accelerometer_Configuration+0x82>
	else if( Range == MPU9250_Acce_4G )		DataStructure->Accelerometer_sensitivity_factor = MPU9250_ACCE_SENSITIVITY_FACTOR_4G;
 80041c8:	79fb      	ldrb	r3, [r7, #7]
 80041ca:	2b01      	cmp	r3, #1
 80041cc:	d104      	bne.n	80041d8 <MPU9250_Accelerometer_Configuration+0x64>
 80041ce:	68bb      	ldr	r3, [r7, #8]
 80041d0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80041d4:	811a      	strh	r2, [r3, #8]
 80041d6:	e00e      	b.n	80041f6 <MPU9250_Accelerometer_Configuration+0x82>
	else if( Range == MPU9250_Acce_8G )		DataStructure->Accelerometer_sensitivity_factor = MPU9250_ACCE_SENSITIVITY_FACTOR_8G;
 80041d8:	79fb      	ldrb	r3, [r7, #7]
 80041da:	2b02      	cmp	r3, #2
 80041dc:	d104      	bne.n	80041e8 <MPU9250_Accelerometer_Configuration+0x74>
 80041de:	68bb      	ldr	r3, [r7, #8]
 80041e0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80041e4:	811a      	strh	r2, [r3, #8]
 80041e6:	e006      	b.n	80041f6 <MPU9250_Accelerometer_Configuration+0x82>
	else if( Range == MPU9250_Acce_16G )	DataStructure->Accelerometer_sensitivity_factor = MPU9250_ACCE_SENSITIVITY_FACTOR_16G;
 80041e8:	79fb      	ldrb	r3, [r7, #7]
 80041ea:	2b03      	cmp	r3, #3
 80041ec:	d103      	bne.n	80041f6 <MPU9250_Accelerometer_Configuration+0x82>
 80041ee:	68bb      	ldr	r3, [r7, #8]
 80041f0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80041f4:	811a      	strh	r2, [r3, #8]

	DataStructure->Accelerometer_X_offset = 0;
 80041f6:	68bb      	ldr	r3, [r7, #8]
 80041f8:	f04f 0200 	mov.w	r2, #0
 80041fc:	629a      	str	r2, [r3, #40]	; 0x28
	DataStructure->Accelerometer_Y_offset = 0;
 80041fe:	68bb      	ldr	r3, [r7, #8]
 8004200:	f04f 0200 	mov.w	r2, #0
 8004204:	62da      	str	r2, [r3, #44]	; 0x2c
	DataStructure->Accelerometer_Z_offset = 0;
 8004206:	68bb      	ldr	r3, [r7, #8]
 8004208:	f04f 0200 	mov.w	r2, #0
 800420c:	631a      	str	r2, [r3, #48]	; 0x30

	return MPU9250_Accelerometer_Config_OK;
 800420e:	2302      	movs	r3, #2
}
 8004210:	4618      	mov	r0, r3
 8004212:	3718      	adds	r7, #24
 8004214:	46bd      	mov	sp, r7
 8004216:	bd80      	pop	{r7, pc}

08004218 <MPU9250_Gyroscope_Configuration>:

/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------ */

MPU9250_Error_code MPU9250_Gyroscope_Configuration(I2C_HandleTypeDef *I2Cx,
												   struct MPU9250 *DataStructure,
												   MPU9250_Gyro_range Range) {
 8004218:	b590      	push	{r4, r7, lr}
 800421a:	b08b      	sub	sp, #44	; 0x2c
 800421c:	af04      	add	r7, sp, #16
 800421e:	60f8      	str	r0, [r7, #12]
 8004220:	60b9      	str	r1, [r7, #8]
 8004222:	4613      	mov	r3, r2
 8004224:	71fb      	strb	r3, [r7, #7]

	uint8_t Byte_temp = 0x00;
 8004226:	2300      	movs	r3, #0
 8004228:	75fb      	strb	r3, [r7, #23]


	/* Case 1: Set gyroscope sensitivity range */
	Byte_temp = Range << 3;
 800422a:	79fb      	ldrb	r3, [r7, #7]
 800422c:	00db      	lsls	r3, r3, #3
 800422e:	b2db      	uxtb	r3, r3
 8004230:	75fb      	strb	r3, [r7, #23]

	if( HAL_I2C_Mem_Write(I2Cx, DataStructure->Device_addres, MPU9250_GYRO_CONFIG, 1, &Byte_temp, 1, 1000) != HAL_OK ) {
 8004232:	68bb      	ldr	r3, [r7, #8]
 8004234:	785b      	ldrb	r3, [r3, #1]
 8004236:	b299      	uxth	r1, r3
 8004238:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800423c:	9302      	str	r3, [sp, #8]
 800423e:	2301      	movs	r3, #1
 8004240:	9301      	str	r3, [sp, #4]
 8004242:	f107 0317 	add.w	r3, r7, #23
 8004246:	9300      	str	r3, [sp, #0]
 8004248:	2301      	movs	r3, #1
 800424a:	221b      	movs	r2, #27
 800424c:	68f8      	ldr	r0, [r7, #12]
 800424e:	f003 f893 	bl	8007378 <HAL_I2C_Mem_Write>
 8004252:	4603      	mov	r3, r0
 8004254:	2b00      	cmp	r3, #0
 8004256:	d001      	beq.n	800425c <MPU9250_Gyroscope_Configuration+0x44>

		return MPU9250_Gyroscope_Config_FAIL;
 8004258:	2305      	movs	r3, #5
 800425a:	e04b      	b.n	80042f4 <MPU9250_Gyroscope_Configuration+0xdc>
	}

	/* Case 2: Set gyroscope low pass filter cut-off frequency */
	Byte_temp = 0x0E;
 800425c:	230e      	movs	r3, #14
 800425e:	75fb      	strb	r3, [r7, #23]

	if( HAL_I2C_Mem_Write(I2Cx, DataStructure->Device_addres, MPU9250_CONFIG, 1, &Byte_temp, 1, 1000) != HAL_OK ) {
 8004260:	68bb      	ldr	r3, [r7, #8]
 8004262:	785b      	ldrb	r3, [r3, #1]
 8004264:	b299      	uxth	r1, r3
 8004266:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800426a:	9302      	str	r3, [sp, #8]
 800426c:	2301      	movs	r3, #1
 800426e:	9301      	str	r3, [sp, #4]
 8004270:	f107 0317 	add.w	r3, r7, #23
 8004274:	9300      	str	r3, [sp, #0]
 8004276:	2301      	movs	r3, #1
 8004278:	221a      	movs	r2, #26
 800427a:	68f8      	ldr	r0, [r7, #12]
 800427c:	f003 f87c 	bl	8007378 <HAL_I2C_Mem_Write>
 8004280:	4603      	mov	r3, r0
 8004282:	2b00      	cmp	r3, #0
 8004284:	d001      	beq.n	800428a <MPU9250_Gyroscope_Configuration+0x72>

		return MPU9250_Gyroscope_Config_FAIL;
 8004286:	2305      	movs	r3, #5
 8004288:	e034      	b.n	80042f4 <MPU9250_Gyroscope_Configuration+0xdc>
	}

	/* Case 3: Save configuration to data structure */
	if(      Range == MPU9250_Gyro_250s )   DataStructure->Gyroscope_sensitivity_factor = MPU9250_GYRO_SENSITIVITY_FACTOR_250s;
 800428a:	79fb      	ldrb	r3, [r7, #7]
 800428c:	2b00      	cmp	r3, #0
 800428e:	d104      	bne.n	800429a <MPU9250_Gyroscope_Configuration+0x82>
 8004290:	68bb      	ldr	r3, [r7, #8]
 8004292:	2283      	movs	r2, #131	; 0x83
 8004294:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
 8004298:	e016      	b.n	80042c8 <MPU9250_Gyroscope_Configuration+0xb0>
	else if( Range == MPU9250_Gyro_500s )	DataStructure->Gyroscope_sensitivity_factor = MPU9250_GYRO_SENSITIVITY_FACTOR_500s;
 800429a:	79fb      	ldrb	r3, [r7, #7]
 800429c:	2b01      	cmp	r3, #1
 800429e:	d104      	bne.n	80042aa <MPU9250_Gyroscope_Configuration+0x92>
 80042a0:	68bb      	ldr	r3, [r7, #8]
 80042a2:	2241      	movs	r2, #65	; 0x41
 80042a4:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
 80042a8:	e00e      	b.n	80042c8 <MPU9250_Gyroscope_Configuration+0xb0>
	else if( Range == MPU9250_Gyro_1000s )	DataStructure->Gyroscope_sensitivity_factor = MPU9250_GYRO_SENSITIVITY_FACTOR_1000s;
 80042aa:	79fb      	ldrb	r3, [r7, #7]
 80042ac:	2b02      	cmp	r3, #2
 80042ae:	d104      	bne.n	80042ba <MPU9250_Gyroscope_Configuration+0xa2>
 80042b0:	68bb      	ldr	r3, [r7, #8]
 80042b2:	2220      	movs	r2, #32
 80042b4:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
 80042b8:	e006      	b.n	80042c8 <MPU9250_Gyroscope_Configuration+0xb0>
	else if( Range == MPU9250_Gyro_2000s )	DataStructure->Gyroscope_sensitivity_factor = MPU9250_GYRO_SENSITIVITY_FACTOR_2000s;
 80042ba:	79fb      	ldrb	r3, [r7, #7]
 80042bc:	2b03      	cmp	r3, #3
 80042be:	d103      	bne.n	80042c8 <MPU9250_Gyroscope_Configuration+0xb0>
 80042c0:	68bb      	ldr	r3, [r7, #8]
 80042c2:	2210      	movs	r2, #16
 80042c4:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c

	DataStructure->Gyroscope_X_offset = 0;
 80042c8:	68ba      	ldr	r2, [r7, #8]
 80042ca:	f04f 0300 	mov.w	r3, #0
 80042ce:	f04f 0400 	mov.w	r4, #0
 80042d2:	e9c2 3428 	strd	r3, r4, [r2, #160]	; 0xa0
	DataStructure->Gyroscope_Y_offset = 0;
 80042d6:	68ba      	ldr	r2, [r7, #8]
 80042d8:	f04f 0300 	mov.w	r3, #0
 80042dc:	f04f 0400 	mov.w	r4, #0
 80042e0:	e9c2 342a 	strd	r3, r4, [r2, #168]	; 0xa8
	DataStructure->Gyroscope_Z_offset = 0;
 80042e4:	68ba      	ldr	r2, [r7, #8]
 80042e6:	f04f 0300 	mov.w	r3, #0
 80042ea:	f04f 0400 	mov.w	r4, #0
 80042ee:	e9c2 342c 	strd	r3, r4, [r2, #176]	; 0xb0

	return MPU9250_Gyroscope_Config_OK;
 80042f2:	2304      	movs	r3, #4

}
 80042f4:	4618      	mov	r0, r3
 80042f6:	371c      	adds	r7, #28
 80042f8:	46bd      	mov	sp, r7
 80042fa:	bd90      	pop	{r4, r7, pc}

080042fc <MPU9250_Magnetometer_Configuration>:

/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------ */

MPU9250_Error_code MPU9250_Magnetometer_Configuration(I2C_HandleTypeDef *I2Cx,
												      struct MPU9250 *DataStructure) {
 80042fc:	b590      	push	{r4, r7, lr}
 80042fe:	b089      	sub	sp, #36	; 0x24
 8004300:	af04      	add	r7, sp, #16
 8004302:	6078      	str	r0, [r7, #4]
 8004304:	6039      	str	r1, [r7, #0]


	uint8_t Byte_temp = 0x00;
 8004306:	2300      	movs	r3, #0
 8004308:	73fb      	strb	r3, [r7, #15]
	uint8_t Bytes_temp[3] = {0};
 800430a:	f107 030c 	add.w	r3, r7, #12
 800430e:	2100      	movs	r1, #0
 8004310:	460a      	mov	r2, r1
 8004312:	801a      	strh	r2, [r3, #0]
 8004314:	460a      	mov	r2, r1
 8004316:	709a      	strb	r2, [r3, #2]

	DataStructure->Magnetometer_addres = 0x0C << 1;
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	2218      	movs	r2, #24
 800431c:	709a      	strb	r2, [r3, #2]
	DataStructure->Magnetometer_sesitivity_factor = 0.1499; /* 4912/32768 */
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	4aa1      	ldr	r2, [pc, #644]	; (80045a8 <MPU9250_Magnetometer_Configuration+0x2ac>)
 8004322:	60da      	str	r2, [r3, #12]

	// Case 2: Disable the I2C master interface
	Byte_temp = 0x00;
 8004324:	2300      	movs	r3, #0
 8004326:	73fb      	strb	r3, [r7, #15]

	if( HAL_I2C_Mem_Write(I2Cx, DataStructure->Device_addres, MPU9250_USER_CTRL, 1, &Byte_temp, 1, 1000) != HAL_OK ) {
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	785b      	ldrb	r3, [r3, #1]
 800432c:	b299      	uxth	r1, r3
 800432e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004332:	9302      	str	r3, [sp, #8]
 8004334:	2301      	movs	r3, #1
 8004336:	9301      	str	r3, [sp, #4]
 8004338:	f107 030f 	add.w	r3, r7, #15
 800433c:	9300      	str	r3, [sp, #0]
 800433e:	2301      	movs	r3, #1
 8004340:	226a      	movs	r2, #106	; 0x6a
 8004342:	6878      	ldr	r0, [r7, #4]
 8004344:	f003 f818 	bl	8007378 <HAL_I2C_Mem_Write>
 8004348:	4603      	mov	r3, r0
 800434a:	2b00      	cmp	r3, #0
 800434c:	d001      	beq.n	8004352 <MPU9250_Magnetometer_Configuration+0x56>

		//HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
		return MPU9250_Magnetometer_Config_FAIL;
 800434e:	2307      	movs	r3, #7
 8004350:	e126      	b.n	80045a0 <MPU9250_Magnetometer_Configuration+0x2a4>
	}

	// Case 3: Enable the bypass multiplexer
	Byte_temp = 0x02;
 8004352:	2302      	movs	r3, #2
 8004354:	73fb      	strb	r3, [r7, #15]

	if( HAL_I2C_Mem_Write(I2Cx, DataStructure->Device_addres, MPU9250_INT_PIN_CFG, 1, &Byte_temp, 1, 1000) != HAL_OK ) {
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	785b      	ldrb	r3, [r3, #1]
 800435a:	b299      	uxth	r1, r3
 800435c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004360:	9302      	str	r3, [sp, #8]
 8004362:	2301      	movs	r3, #1
 8004364:	9301      	str	r3, [sp, #4]
 8004366:	f107 030f 	add.w	r3, r7, #15
 800436a:	9300      	str	r3, [sp, #0]
 800436c:	2301      	movs	r3, #1
 800436e:	2237      	movs	r2, #55	; 0x37
 8004370:	6878      	ldr	r0, [r7, #4]
 8004372:	f003 f801 	bl	8007378 <HAL_I2C_Mem_Write>
 8004376:	4603      	mov	r3, r0
 8004378:	2b00      	cmp	r3, #0
 800437a:	d001      	beq.n	8004380 <MPU9250_Magnetometer_Configuration+0x84>

		//HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
		return MPU9250_Magnetometer_Config_FAIL;
 800437c:	2307      	movs	r3, #7
 800437e:	e10f      	b.n	80045a0 <MPU9250_Magnetometer_Configuration+0x2a4>
	}

	// Case 1: Is device connected ?
	if( HAL_I2C_IsDeviceReady(I2Cx, DataStructure->Magnetometer_addres, 1, 1000) != HAL_OK ) {
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	789b      	ldrb	r3, [r3, #2]
 8004384:	b299      	uxth	r1, r3
 8004386:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800438a:	2201      	movs	r2, #1
 800438c:	6878      	ldr	r0, [r7, #4]
 800438e:	f003 fb23 	bl	80079d8 <HAL_I2C_IsDeviceReady>
 8004392:	4603      	mov	r3, r0
 8004394:	2b00      	cmp	r3, #0
 8004396:	d001      	beq.n	800439c <MPU9250_Magnetometer_Configuration+0xa0>

		//HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
		return MPU9250_Magnetometer_Config_FAIL;
 8004398:	2307      	movs	r3, #7
 800439a:	e101      	b.n	80045a0 <MPU9250_Magnetometer_Configuration+0x2a4>
	}

	// Case 2: Who am i test
	if( HAL_I2C_Mem_Read(I2Cx, DataStructure->Magnetometer_addres, AK9863_WIA, 1, &Byte_temp, 1, 1000) != HAL_OK ) {
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	789b      	ldrb	r3, [r3, #2]
 80043a0:	b299      	uxth	r1, r3
 80043a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80043a6:	9302      	str	r3, [sp, #8]
 80043a8:	2301      	movs	r3, #1
 80043aa:	9301      	str	r3, [sp, #4]
 80043ac:	f107 030f 	add.w	r3, r7, #15
 80043b0:	9300      	str	r3, [sp, #0]
 80043b2:	2301      	movs	r3, #1
 80043b4:	2200      	movs	r2, #0
 80043b6:	6878      	ldr	r0, [r7, #4]
 80043b8:	f003 f8d8 	bl	800756c <HAL_I2C_Mem_Read>
 80043bc:	4603      	mov	r3, r0
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d001      	beq.n	80043c6 <MPU9250_Magnetometer_Configuration+0xca>

		//HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
		return MPU9250_Init_FAIL;
 80043c2:	2301      	movs	r3, #1
 80043c4:	e0ec      	b.n	80045a0 <MPU9250_Magnetometer_Configuration+0x2a4>
	}

	if( Byte_temp != 0x48 ) {
 80043c6:	7bfb      	ldrb	r3, [r7, #15]
 80043c8:	2b48      	cmp	r3, #72	; 0x48
 80043ca:	d001      	beq.n	80043d0 <MPU9250_Magnetometer_Configuration+0xd4>

		//HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
		return MPU9250_Init_FAIL;
 80043cc:	2301      	movs	r3, #1
 80043ce:	e0e7      	b.n	80045a0 <MPU9250_Magnetometer_Configuration+0x2a4>
	}

	// Case 4: Setup to fuse ROM access mode and 16-bit output
	Byte_temp = 0x1F;
 80043d0:	231f      	movs	r3, #31
 80043d2:	73fb      	strb	r3, [r7, #15]

	if( HAL_I2C_Mem_Write(I2Cx, DataStructure->Magnetometer_addres, AK9863_CNTL1, 1, &Byte_temp, 1, 1000) != HAL_OK ) {
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	789b      	ldrb	r3, [r3, #2]
 80043d8:	b299      	uxth	r1, r3
 80043da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80043de:	9302      	str	r3, [sp, #8]
 80043e0:	2301      	movs	r3, #1
 80043e2:	9301      	str	r3, [sp, #4]
 80043e4:	f107 030f 	add.w	r3, r7, #15
 80043e8:	9300      	str	r3, [sp, #0]
 80043ea:	2301      	movs	r3, #1
 80043ec:	220a      	movs	r2, #10
 80043ee:	6878      	ldr	r0, [r7, #4]
 80043f0:	f002 ffc2 	bl	8007378 <HAL_I2C_Mem_Write>
 80043f4:	4603      	mov	r3, r0
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d001      	beq.n	80043fe <MPU9250_Magnetometer_Configuration+0x102>

		//HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
		return MPU9250_Magnetometer_Config_FAIL;
 80043fa:	2307      	movs	r3, #7
 80043fc:	e0d0      	b.n	80045a0 <MPU9250_Magnetometer_Configuration+0x2a4>
	}

	HAL_Delay(100);
 80043fe:	2064      	movs	r0, #100	; 0x64
 8004400:	f002 f952 	bl	80066a8 <HAL_Delay>

	// Case 5: Read from the fuse ROM sensitivity adjustment values
	if( HAL_I2C_Mem_Read(I2Cx, DataStructure->Magnetometer_addres, AK9863_ASAX | 0x80, 1, Bytes_temp, 3, 1000) != HAL_OK ) {
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	789b      	ldrb	r3, [r3, #2]
 8004408:	b299      	uxth	r1, r3
 800440a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800440e:	9302      	str	r3, [sp, #8]
 8004410:	2303      	movs	r3, #3
 8004412:	9301      	str	r3, [sp, #4]
 8004414:	f107 030c 	add.w	r3, r7, #12
 8004418:	9300      	str	r3, [sp, #0]
 800441a:	2301      	movs	r3, #1
 800441c:	2290      	movs	r2, #144	; 0x90
 800441e:	6878      	ldr	r0, [r7, #4]
 8004420:	f003 f8a4 	bl	800756c <HAL_I2C_Mem_Read>
 8004424:	4603      	mov	r3, r0
 8004426:	2b00      	cmp	r3, #0
 8004428:	d001      	beq.n	800442e <MPU9250_Magnetometer_Configuration+0x132>

		//HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
		return MPU9250_Magnetometer_Config_FAIL;
 800442a:	2307      	movs	r3, #7
 800442c:	e0b8      	b.n	80045a0 <MPU9250_Magnetometer_Configuration+0x2a4>
	}

	DataStructure->Magnetometer_ASAX = ( ( (Bytes_temp[0] - 128) * 0.5 ) / 128 ) + 1;
 800442e:	7b3b      	ldrb	r3, [r7, #12]
 8004430:	3b80      	subs	r3, #128	; 0x80
 8004432:	4618      	mov	r0, r3
 8004434:	f7fb ffde 	bl	80003f4 <__aeabi_i2d>
 8004438:	f04f 0200 	mov.w	r2, #0
 800443c:	4b5b      	ldr	r3, [pc, #364]	; (80045ac <MPU9250_Magnetometer_Configuration+0x2b0>)
 800443e:	f7fc f843 	bl	80004c8 <__aeabi_dmul>
 8004442:	4603      	mov	r3, r0
 8004444:	460c      	mov	r4, r1
 8004446:	4618      	mov	r0, r3
 8004448:	4621      	mov	r1, r4
 800444a:	f04f 0200 	mov.w	r2, #0
 800444e:	4b58      	ldr	r3, [pc, #352]	; (80045b0 <MPU9250_Magnetometer_Configuration+0x2b4>)
 8004450:	f7fc f964 	bl	800071c <__aeabi_ddiv>
 8004454:	4603      	mov	r3, r0
 8004456:	460c      	mov	r4, r1
 8004458:	4618      	mov	r0, r3
 800445a:	4621      	mov	r1, r4
 800445c:	f04f 0200 	mov.w	r2, #0
 8004460:	4b54      	ldr	r3, [pc, #336]	; (80045b4 <MPU9250_Magnetometer_Configuration+0x2b8>)
 8004462:	f7fb fe7b 	bl	800015c <__adddf3>
 8004466:	4603      	mov	r3, r0
 8004468:	460c      	mov	r4, r1
 800446a:	4618      	mov	r0, r3
 800446c:	4621      	mov	r1, r4
 800446e:	f7fc fb03 	bl	8000a78 <__aeabi_d2f>
 8004472:	4602      	mov	r2, r0
 8004474:	683b      	ldr	r3, [r7, #0]
 8004476:	611a      	str	r2, [r3, #16]
	DataStructure->Magnetometer_ASAY = ( ( (Bytes_temp[1] - 128) * 0.5 ) / 128 ) + 1;
 8004478:	7b7b      	ldrb	r3, [r7, #13]
 800447a:	3b80      	subs	r3, #128	; 0x80
 800447c:	4618      	mov	r0, r3
 800447e:	f7fb ffb9 	bl	80003f4 <__aeabi_i2d>
 8004482:	f04f 0200 	mov.w	r2, #0
 8004486:	4b49      	ldr	r3, [pc, #292]	; (80045ac <MPU9250_Magnetometer_Configuration+0x2b0>)
 8004488:	f7fc f81e 	bl	80004c8 <__aeabi_dmul>
 800448c:	4603      	mov	r3, r0
 800448e:	460c      	mov	r4, r1
 8004490:	4618      	mov	r0, r3
 8004492:	4621      	mov	r1, r4
 8004494:	f04f 0200 	mov.w	r2, #0
 8004498:	4b45      	ldr	r3, [pc, #276]	; (80045b0 <MPU9250_Magnetometer_Configuration+0x2b4>)
 800449a:	f7fc f93f 	bl	800071c <__aeabi_ddiv>
 800449e:	4603      	mov	r3, r0
 80044a0:	460c      	mov	r4, r1
 80044a2:	4618      	mov	r0, r3
 80044a4:	4621      	mov	r1, r4
 80044a6:	f04f 0200 	mov.w	r2, #0
 80044aa:	4b42      	ldr	r3, [pc, #264]	; (80045b4 <MPU9250_Magnetometer_Configuration+0x2b8>)
 80044ac:	f7fb fe56 	bl	800015c <__adddf3>
 80044b0:	4603      	mov	r3, r0
 80044b2:	460c      	mov	r4, r1
 80044b4:	4618      	mov	r0, r3
 80044b6:	4621      	mov	r1, r4
 80044b8:	f7fc fade 	bl	8000a78 <__aeabi_d2f>
 80044bc:	4602      	mov	r2, r0
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	615a      	str	r2, [r3, #20]
	DataStructure->Magnetometer_ASAZ = ( ( (Bytes_temp[2] - 128) * 0.5 ) / 128 ) + 1;
 80044c2:	7bbb      	ldrb	r3, [r7, #14]
 80044c4:	3b80      	subs	r3, #128	; 0x80
 80044c6:	4618      	mov	r0, r3
 80044c8:	f7fb ff94 	bl	80003f4 <__aeabi_i2d>
 80044cc:	f04f 0200 	mov.w	r2, #0
 80044d0:	4b36      	ldr	r3, [pc, #216]	; (80045ac <MPU9250_Magnetometer_Configuration+0x2b0>)
 80044d2:	f7fb fff9 	bl	80004c8 <__aeabi_dmul>
 80044d6:	4603      	mov	r3, r0
 80044d8:	460c      	mov	r4, r1
 80044da:	4618      	mov	r0, r3
 80044dc:	4621      	mov	r1, r4
 80044de:	f04f 0200 	mov.w	r2, #0
 80044e2:	4b33      	ldr	r3, [pc, #204]	; (80045b0 <MPU9250_Magnetometer_Configuration+0x2b4>)
 80044e4:	f7fc f91a 	bl	800071c <__aeabi_ddiv>
 80044e8:	4603      	mov	r3, r0
 80044ea:	460c      	mov	r4, r1
 80044ec:	4618      	mov	r0, r3
 80044ee:	4621      	mov	r1, r4
 80044f0:	f04f 0200 	mov.w	r2, #0
 80044f4:	4b2f      	ldr	r3, [pc, #188]	; (80045b4 <MPU9250_Magnetometer_Configuration+0x2b8>)
 80044f6:	f7fb fe31 	bl	800015c <__adddf3>
 80044fa:	4603      	mov	r3, r0
 80044fc:	460c      	mov	r4, r1
 80044fe:	4618      	mov	r0, r3
 8004500:	4621      	mov	r1, r4
 8004502:	f7fc fab9 	bl	8000a78 <__aeabi_d2f>
 8004506:	4602      	mov	r2, r0
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	619a      	str	r2, [r3, #24]

	// Case 6: Reset to power down mode
	Byte_temp = 0x00;
 800450c:	2300      	movs	r3, #0
 800450e:	73fb      	strb	r3, [r7, #15]

	if( HAL_I2C_Mem_Write(I2Cx, DataStructure->Magnetometer_addres, AK9863_CNTL1, 1, &Byte_temp, 1, 1000) != HAL_OK ) {
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	789b      	ldrb	r3, [r3, #2]
 8004514:	b299      	uxth	r1, r3
 8004516:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800451a:	9302      	str	r3, [sp, #8]
 800451c:	2301      	movs	r3, #1
 800451e:	9301      	str	r3, [sp, #4]
 8004520:	f107 030f 	add.w	r3, r7, #15
 8004524:	9300      	str	r3, [sp, #0]
 8004526:	2301      	movs	r3, #1
 8004528:	220a      	movs	r2, #10
 800452a:	6878      	ldr	r0, [r7, #4]
 800452c:	f002 ff24 	bl	8007378 <HAL_I2C_Mem_Write>
 8004530:	4603      	mov	r3, r0
 8004532:	2b00      	cmp	r3, #0
 8004534:	d001      	beq.n	800453a <MPU9250_Magnetometer_Configuration+0x23e>

		//HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
		return MPU9250_Magnetometer_Config_FAIL;
 8004536:	2307      	movs	r3, #7
 8004538:	e032      	b.n	80045a0 <MPU9250_Magnetometer_Configuration+0x2a4>
	}

	// Case 7: Enable continuous mode 2 and 16-bit output
	Byte_temp = 0x16; // 0x16
 800453a:	2316      	movs	r3, #22
 800453c:	73fb      	strb	r3, [r7, #15]

	if( HAL_I2C_Mem_Write(I2Cx, DataStructure->Magnetometer_addres, AK9863_CNTL1, 1, &Byte_temp, 1, 1000) != HAL_OK ) {
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	789b      	ldrb	r3, [r3, #2]
 8004542:	b299      	uxth	r1, r3
 8004544:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004548:	9302      	str	r3, [sp, #8]
 800454a:	2301      	movs	r3, #1
 800454c:	9301      	str	r3, [sp, #4]
 800454e:	f107 030f 	add.w	r3, r7, #15
 8004552:	9300      	str	r3, [sp, #0]
 8004554:	2301      	movs	r3, #1
 8004556:	220a      	movs	r2, #10
 8004558:	6878      	ldr	r0, [r7, #4]
 800455a:	f002 ff0d 	bl	8007378 <HAL_I2C_Mem_Write>
 800455e:	4603      	mov	r3, r0
 8004560:	2b00      	cmp	r3, #0
 8004562:	d001      	beq.n	8004568 <MPU9250_Magnetometer_Configuration+0x26c>

		//HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
		return MPU9250_Magnetometer_Config_FAIL;
 8004564:	2307      	movs	r3, #7
 8004566:	e01b      	b.n	80045a0 <MPU9250_Magnetometer_Configuration+0x2a4>
	}

	HAL_Delay(100);
 8004568:	2064      	movs	r0, #100	; 0x64
 800456a:	f002 f89d 	bl	80066a8 <HAL_Delay>

	/* Default variables value */
	DataStructure->Magnetometer_X_scale = 1;
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8004574:	641a      	str	r2, [r3, #64]	; 0x40
	DataStructure->Magnetometer_Y_scale = 1;
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800457c:	645a      	str	r2, [r3, #68]	; 0x44
	DataStructure->Magnetometer_Z_scale = 1;
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8004584:	649a      	str	r2, [r3, #72]	; 0x48

	DataStructure->Magnetometer_X_offset = 0;
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	f04f 0200 	mov.w	r2, #0
 800458c:	635a      	str	r2, [r3, #52]	; 0x34
	DataStructure->Magnetometer_Y_offset = 0;
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	f04f 0200 	mov.w	r2, #0
 8004594:	639a      	str	r2, [r3, #56]	; 0x38
	DataStructure->Magnetometer_Z_offset = 0;
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	f04f 0200 	mov.w	r2, #0
 800459c:	63da      	str	r2, [r3, #60]	; 0x3c

	return MPU9250_Magnetometer_Config_OK;
 800459e:	2306      	movs	r3, #6
}
 80045a0:	4618      	mov	r0, r3
 80045a2:	3714      	adds	r7, #20
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bd90      	pop	{r4, r7, pc}
 80045a8:	3e197f63 	.word	0x3e197f63
 80045ac:	3fe00000 	.word	0x3fe00000
 80045b0:	40600000 	.word	0x40600000
 80045b4:	3ff00000 	.word	0x3ff00000

080045b8 <MPU9250_Init>:

MPU9250_Error_code MPU9250_Init(I2C_HandleTypeDef *I2Cx,
								struct MPU9250 *DataStructure,
								MPU9250_Device_number Number,
								MPU9250_Acce_range Acce_range,
								MPU9250_Gyro_range Gyro_range) {
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b08a      	sub	sp, #40	; 0x28
 80045bc:	af04      	add	r7, sp, #16
 80045be:	60f8      	str	r0, [r7, #12]
 80045c0:	60b9      	str	r1, [r7, #8]
 80045c2:	4611      	mov	r1, r2
 80045c4:	461a      	mov	r2, r3
 80045c6:	460b      	mov	r3, r1
 80045c8:	71fb      	strb	r3, [r7, #7]
 80045ca:	4613      	mov	r3, r2
 80045cc:	71bb      	strb	r3, [r7, #6]

	uint8_t Byte_temp = 0x00;
 80045ce:	2300      	movs	r3, #0
 80045d0:	75fb      	strb	r3, [r7, #23]

	DataStructure->Device_number = Number;
 80045d2:	68bb      	ldr	r3, [r7, #8]
 80045d4:	79fa      	ldrb	r2, [r7, #7]
 80045d6:	701a      	strb	r2, [r3, #0]
	DataStructure->Device_addres = (0x68 | DataStructure->Device_number) << 1;
 80045d8:	68bb      	ldr	r3, [r7, #8]
 80045da:	781b      	ldrb	r3, [r3, #0]
 80045dc:	005b      	lsls	r3, r3, #1
 80045de:	b2db      	uxtb	r3, r3
 80045e0:	f063 032f 	orn	r3, r3, #47	; 0x2f
 80045e4:	b2da      	uxtb	r2, r3
 80045e6:	68bb      	ldr	r3, [r7, #8]
 80045e8:	705a      	strb	r2, [r3, #1]

	/* Case 1: Is device connected ? */
	if( HAL_I2C_IsDeviceReady(I2Cx, DataStructure->Device_addres, 1, 1000) != HAL_OK ) {
 80045ea:	68bb      	ldr	r3, [r7, #8]
 80045ec:	785b      	ldrb	r3, [r3, #1]
 80045ee:	b299      	uxth	r1, r3
 80045f0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80045f4:	2201      	movs	r2, #1
 80045f6:	68f8      	ldr	r0, [r7, #12]
 80045f8:	f003 f9ee 	bl	80079d8 <HAL_I2C_IsDeviceReady>
 80045fc:	4603      	mov	r3, r0
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d001      	beq.n	8004606 <MPU9250_Init+0x4e>

		return MPU9250_Init_FAIL;
 8004602:	2301      	movs	r3, #1
 8004604:	e067      	b.n	80046d6 <MPU9250_Init+0x11e>
	}

	/* Case 2: Who am i test */
	if( HAL_I2C_Mem_Read(I2Cx, DataStructure->Device_addres, MPU9250_WHO_AM_I, 1, &Byte_temp, 1, 1000) != HAL_OK ) {
 8004606:	68bb      	ldr	r3, [r7, #8]
 8004608:	785b      	ldrb	r3, [r3, #1]
 800460a:	b299      	uxth	r1, r3
 800460c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004610:	9302      	str	r3, [sp, #8]
 8004612:	2301      	movs	r3, #1
 8004614:	9301      	str	r3, [sp, #4]
 8004616:	f107 0317 	add.w	r3, r7, #23
 800461a:	9300      	str	r3, [sp, #0]
 800461c:	2301      	movs	r3, #1
 800461e:	2275      	movs	r2, #117	; 0x75
 8004620:	68f8      	ldr	r0, [r7, #12]
 8004622:	f002 ffa3 	bl	800756c <HAL_I2C_Mem_Read>
 8004626:	4603      	mov	r3, r0
 8004628:	2b00      	cmp	r3, #0
 800462a:	d001      	beq.n	8004630 <MPU9250_Init+0x78>

		return MPU9250_Init_FAIL;
 800462c:	2301      	movs	r3, #1
 800462e:	e052      	b.n	80046d6 <MPU9250_Init+0x11e>
	}

	if( Byte_temp != 0x71 ) {
 8004630:	7dfb      	ldrb	r3, [r7, #23]
 8004632:	2b71      	cmp	r3, #113	; 0x71
 8004634:	d001      	beq.n	800463a <MPU9250_Init+0x82>

		return MPU9250_Init_FAIL;
 8004636:	2301      	movs	r3, #1
 8004638:	e04d      	b.n	80046d6 <MPU9250_Init+0x11e>
	}

	/* Case 3: Wake up */
	Byte_temp = 0x01;
 800463a:	2301      	movs	r3, #1
 800463c:	75fb      	strb	r3, [r7, #23]

	if( HAL_I2C_Mem_Write(I2Cx, DataStructure->Device_addres, MPU9250_PWR_MGMT_1, 1, &Byte_temp, 1, 1000) != HAL_OK ) {
 800463e:	68bb      	ldr	r3, [r7, #8]
 8004640:	785b      	ldrb	r3, [r3, #1]
 8004642:	b299      	uxth	r1, r3
 8004644:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004648:	9302      	str	r3, [sp, #8]
 800464a:	2301      	movs	r3, #1
 800464c:	9301      	str	r3, [sp, #4]
 800464e:	f107 0317 	add.w	r3, r7, #23
 8004652:	9300      	str	r3, [sp, #0]
 8004654:	2301      	movs	r3, #1
 8004656:	226b      	movs	r2, #107	; 0x6b
 8004658:	68f8      	ldr	r0, [r7, #12]
 800465a:	f002 fe8d 	bl	8007378 <HAL_I2C_Mem_Write>
 800465e:	4603      	mov	r3, r0
 8004660:	2b00      	cmp	r3, #0
 8004662:	d001      	beq.n	8004668 <MPU9250_Init+0xb0>

		return MPU9250_Init_FAIL;
 8004664:	2301      	movs	r3, #1
 8004666:	e036      	b.n	80046d6 <MPU9250_Init+0x11e>
	}

	/* Case 4: Accelerometer configuration */
	if( MPU9250_Accelerometer_Configuration(I2Cx, DataStructure, Acce_range) != MPU9250_Accelerometer_Config_OK ) {
 8004668:	79bb      	ldrb	r3, [r7, #6]
 800466a:	461a      	mov	r2, r3
 800466c:	68b9      	ldr	r1, [r7, #8]
 800466e:	68f8      	ldr	r0, [r7, #12]
 8004670:	f7ff fd80 	bl	8004174 <MPU9250_Accelerometer_Configuration>
 8004674:	4603      	mov	r3, r0
 8004676:	2b02      	cmp	r3, #2
 8004678:	d001      	beq.n	800467e <MPU9250_Init+0xc6>

		return MPU9250_Accelerometer_Config_FAIL;
 800467a:	2303      	movs	r3, #3
 800467c:	e02b      	b.n	80046d6 <MPU9250_Init+0x11e>
	}

	/* Case 5: Gyroscope configuration */
	if( MPU9250_Gyroscope_Configuration(I2Cx, DataStructure, Gyro_range) != MPU9250_Gyroscope_Config_OK ) {
 800467e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004682:	461a      	mov	r2, r3
 8004684:	68b9      	ldr	r1, [r7, #8]
 8004686:	68f8      	ldr	r0, [r7, #12]
 8004688:	f7ff fdc6 	bl	8004218 <MPU9250_Gyroscope_Configuration>
 800468c:	4603      	mov	r3, r0
 800468e:	2b04      	cmp	r3, #4
 8004690:	d001      	beq.n	8004696 <MPU9250_Init+0xde>

		return MPU9250_Gyroscope_Config_FAIL;
 8004692:	2305      	movs	r3, #5
 8004694:	e01f      	b.n	80046d6 <MPU9250_Init+0x11e>
	}

	/* Case 6: Magnetometer configuration */
	if( MPU9250_Magnetometer_Configuration(I2Cx, DataStructure) != MPU9250_Magnetometer_Config_OK ) {
 8004696:	68b9      	ldr	r1, [r7, #8]
 8004698:	68f8      	ldr	r0, [r7, #12]
 800469a:	f7ff fe2f 	bl	80042fc <MPU9250_Magnetometer_Configuration>
 800469e:	4603      	mov	r3, r0
 80046a0:	2b06      	cmp	r3, #6
 80046a2:	d001      	beq.n	80046a8 <MPU9250_Init+0xf0>

		return MPU9250_Magnetometer_Config_FAIL;
 80046a4:	2307      	movs	r3, #7
 80046a6:	e016      	b.n	80046d6 <MPU9250_Init+0x11e>
	}

	/* Case 7: Default values of variables */

	quaternion_init( &(DataStructure->Gyroscope_quaternion) );
 80046a8:	68bb      	ldr	r3, [r7, #8]
 80046aa:	33b8      	adds	r3, #184	; 0xb8
 80046ac:	4618      	mov	r0, r3
 80046ae:	f001 f8eb 	bl	8005888 <quaternion_init>
	euler_init( &(DataStructure->Gyroscope_euler) );
 80046b2:	68bb      	ldr	r3, [r7, #8]
 80046b4:	33f8      	adds	r3, #248	; 0xf8
 80046b6:	4618      	mov	r0, r3
 80046b8:	f001 f90c 	bl	80058d4 <euler_init>

	quaternion_init( &(DataStructure->Madgwick_quaternion) );
 80046bc:	68bb      	ldr	r3, [r7, #8]
 80046be:	f503 732e 	add.w	r3, r3, #696	; 0x2b8
 80046c2:	4618      	mov	r0, r3
 80046c4:	f001 f8e0 	bl	8005888 <quaternion_init>
	euler_init( &(DataStructure->Madgwick_euler) );
 80046c8:	68bb      	ldr	r3, [r7, #8]
 80046ca:	f503 7336 	add.w	r3, r3, #728	; 0x2d8
 80046ce:	4618      	mov	r0, r3
 80046d0:	f001 f900 	bl	80058d4 <euler_init>

	return MPU9250_Init_OK;
 80046d4:	2300      	movs	r3, #0
}
 80046d6:	4618      	mov	r0, r3
 80046d8:	3718      	adds	r7, #24
 80046da:	46bd      	mov	sp, r7
 80046dc:	bd80      	pop	{r7, pc}

080046de <MPU9250_Read_Accelerometer>:

/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------ */

MPU9250_Error_code MPU9250_Read_Accelerometer(I2C_HandleTypeDef *I2Cx,
											  struct MPU9250 *DataStructure) {
 80046de:	b590      	push	{r4, r7, lr}
 80046e0:	b089      	sub	sp, #36	; 0x24
 80046e2:	af04      	add	r7, sp, #16
 80046e4:	6078      	str	r0, [r7, #4]
 80046e6:	6039      	str	r1, [r7, #0]

	uint8_t Bytes_temp[6] = {0x00};
 80046e8:	f107 0308 	add.w	r3, r7, #8
 80046ec:	2200      	movs	r2, #0
 80046ee:	601a      	str	r2, [r3, #0]
 80046f0:	809a      	strh	r2, [r3, #4]

	if( HAL_I2C_Mem_Read(I2Cx, DataStructure->Device_addres, MPU9250_ACCEL_XOUT_H, 1, Bytes_temp , 6, 1000) != HAL_OK ) {
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	785b      	ldrb	r3, [r3, #1]
 80046f6:	b299      	uxth	r1, r3
 80046f8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80046fc:	9302      	str	r3, [sp, #8]
 80046fe:	2306      	movs	r3, #6
 8004700:	9301      	str	r3, [sp, #4]
 8004702:	f107 0308 	add.w	r3, r7, #8
 8004706:	9300      	str	r3, [sp, #0]
 8004708:	2301      	movs	r3, #1
 800470a:	223b      	movs	r2, #59	; 0x3b
 800470c:	6878      	ldr	r0, [r7, #4]
 800470e:	f002 ff2d 	bl	800756c <HAL_I2C_Mem_Read>
 8004712:	4603      	mov	r3, r0
 8004714:	2b00      	cmp	r3, #0
 8004716:	d001      	beq.n	800471c <MPU9250_Read_Accelerometer+0x3e>

		return MPU9250_Read_Accelerometer_FAIL;
 8004718:	230f      	movs	r3, #15
 800471a:	e084      	b.n	8004826 <MPU9250_Read_Accelerometer+0x148>
	}

	DataStructure->Accelerometer_X = ( Bytes_temp[0] << 8 | Bytes_temp[1] ) - DataStructure->Accelerometer_X_offset;
 800471c:	7a3b      	ldrb	r3, [r7, #8]
 800471e:	021b      	lsls	r3, r3, #8
 8004720:	7a7a      	ldrb	r2, [r7, #9]
 8004722:	4313      	orrs	r3, r2
 8004724:	4618      	mov	r0, r3
 8004726:	f7fc fab1 	bl	8000c8c <__aeabi_i2f>
 800472a:	4602      	mov	r2, r0
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004730:	4619      	mov	r1, r3
 8004732:	4610      	mov	r0, r2
 8004734:	f7fc f9f4 	bl	8000b20 <__aeabi_fsub>
 8004738:	4603      	mov	r3, r0
 800473a:	4618      	mov	r0, r3
 800473c:	f7fc fcd6 	bl	80010ec <__aeabi_f2iz>
 8004740:	4603      	mov	r3, r0
 8004742:	b21a      	sxth	r2, r3
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	839a      	strh	r2, [r3, #28]
	DataStructure->Accelerometer_Y = ( Bytes_temp[2] << 8 | Bytes_temp[3] ) - DataStructure->Accelerometer_Y_offset;
 8004748:	7abb      	ldrb	r3, [r7, #10]
 800474a:	021b      	lsls	r3, r3, #8
 800474c:	7afa      	ldrb	r2, [r7, #11]
 800474e:	4313      	orrs	r3, r2
 8004750:	4618      	mov	r0, r3
 8004752:	f7fc fa9b 	bl	8000c8c <__aeabi_i2f>
 8004756:	4602      	mov	r2, r0
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800475c:	4619      	mov	r1, r3
 800475e:	4610      	mov	r0, r2
 8004760:	f7fc f9de 	bl	8000b20 <__aeabi_fsub>
 8004764:	4603      	mov	r3, r0
 8004766:	4618      	mov	r0, r3
 8004768:	f7fc fcc0 	bl	80010ec <__aeabi_f2iz>
 800476c:	4603      	mov	r3, r0
 800476e:	b21a      	sxth	r2, r3
 8004770:	683b      	ldr	r3, [r7, #0]
 8004772:	83da      	strh	r2, [r3, #30]
	DataStructure->Accelerometer_Z = ( Bytes_temp[4] << 8 | Bytes_temp[5] ) - DataStructure->Accelerometer_Z_offset;
 8004774:	7b3b      	ldrb	r3, [r7, #12]
 8004776:	021b      	lsls	r3, r3, #8
 8004778:	7b7a      	ldrb	r2, [r7, #13]
 800477a:	4313      	orrs	r3, r2
 800477c:	4618      	mov	r0, r3
 800477e:	f7fc fa85 	bl	8000c8c <__aeabi_i2f>
 8004782:	4602      	mov	r2, r0
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004788:	4619      	mov	r1, r3
 800478a:	4610      	mov	r0, r2
 800478c:	f7fc f9c8 	bl	8000b20 <__aeabi_fsub>
 8004790:	4603      	mov	r3, r0
 8004792:	4618      	mov	r0, r3
 8004794:	f7fc fcaa 	bl	80010ec <__aeabi_f2iz>
 8004798:	4603      	mov	r3, r0
 800479a:	b21a      	sxth	r2, r3
 800479c:	683b      	ldr	r3, [r7, #0]
 800479e:	841a      	strh	r2, [r3, #32]

	/* Case x: Calculate g-force values for XYZ axis */
	DataStructure->Accelerometer_X_g = (float)(DataStructure->Accelerometer_X) / DataStructure->Accelerometer_sensitivity_factor;
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 80047a6:	4618      	mov	r0, r3
 80047a8:	f7fc fa70 	bl	8000c8c <__aeabi_i2f>
 80047ac:	4604      	mov	r4, r0
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80047b4:	4618      	mov	r0, r3
 80047b6:	f7fc fa69 	bl	8000c8c <__aeabi_i2f>
 80047ba:	4603      	mov	r3, r0
 80047bc:	4619      	mov	r1, r3
 80047be:	4620      	mov	r0, r4
 80047c0:	f7fc fb6c 	bl	8000e9c <__aeabi_fdiv>
 80047c4:	4603      	mov	r3, r0
 80047c6:	461a      	mov	r2, r3
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	651a      	str	r2, [r3, #80]	; 0x50
	DataStructure->Accelerometer_Y_g = (float)(DataStructure->Accelerometer_Y) / DataStructure->Accelerometer_sensitivity_factor;
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 80047d2:	4618      	mov	r0, r3
 80047d4:	f7fc fa5a 	bl	8000c8c <__aeabi_i2f>
 80047d8:	4604      	mov	r4, r0
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80047e0:	4618      	mov	r0, r3
 80047e2:	f7fc fa53 	bl	8000c8c <__aeabi_i2f>
 80047e6:	4603      	mov	r3, r0
 80047e8:	4619      	mov	r1, r3
 80047ea:	4620      	mov	r0, r4
 80047ec:	f7fc fb56 	bl	8000e9c <__aeabi_fdiv>
 80047f0:	4603      	mov	r3, r0
 80047f2:	461a      	mov	r2, r3
 80047f4:	683b      	ldr	r3, [r7, #0]
 80047f6:	655a      	str	r2, [r3, #84]	; 0x54
	DataStructure->Accelerometer_Z_g = (float)(DataStructure->Accelerometer_Z) / DataStructure->Accelerometer_sensitivity_factor;
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 80047fe:	4618      	mov	r0, r3
 8004800:	f7fc fa44 	bl	8000c8c <__aeabi_i2f>
 8004804:	4604      	mov	r4, r0
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800480c:	4618      	mov	r0, r3
 800480e:	f7fc fa3d 	bl	8000c8c <__aeabi_i2f>
 8004812:	4603      	mov	r3, r0
 8004814:	4619      	mov	r1, r3
 8004816:	4620      	mov	r0, r4
 8004818:	f7fc fb40 	bl	8000e9c <__aeabi_fdiv>
 800481c:	4603      	mov	r3, r0
 800481e:	461a      	mov	r2, r3
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	659a      	str	r2, [r3, #88]	; 0x58

	return MPU9250_Read_Accelerometer_OK;
 8004824:	230e      	movs	r3, #14
}
 8004826:	4618      	mov	r0, r3
 8004828:	3714      	adds	r7, #20
 800482a:	46bd      	mov	sp, r7
 800482c:	bd90      	pop	{r4, r7, pc}

0800482e <MPU9250_Read_Gyroscope>:

/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------ */

MPU9250_Error_code MPU9250_Read_Gyroscope(I2C_HandleTypeDef *I2Cx,
										  struct MPU9250 *DataStructure) {
 800482e:	b5b0      	push	{r4, r5, r7, lr}
 8004830:	b088      	sub	sp, #32
 8004832:	af04      	add	r7, sp, #16
 8004834:	6078      	str	r0, [r7, #4]
 8004836:	6039      	str	r1, [r7, #0]

	uint8_t Bytes_temp[6] = { 0x00 };
 8004838:	f107 0308 	add.w	r3, r7, #8
 800483c:	2200      	movs	r2, #0
 800483e:	601a      	str	r2, [r3, #0]
 8004840:	809a      	strh	r2, [r3, #4]

	if (HAL_I2C_Mem_Read(I2Cx, DataStructure->Device_addres, MPU9250_GYRO_XOUT_H, 1, Bytes_temp, 6, 1000) != HAL_OK) {
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	785b      	ldrb	r3, [r3, #1]
 8004846:	b299      	uxth	r1, r3
 8004848:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800484c:	9302      	str	r3, [sp, #8]
 800484e:	2306      	movs	r3, #6
 8004850:	9301      	str	r3, [sp, #4]
 8004852:	f107 0308 	add.w	r3, r7, #8
 8004856:	9300      	str	r3, [sp, #0]
 8004858:	2301      	movs	r3, #1
 800485a:	2243      	movs	r2, #67	; 0x43
 800485c:	6878      	ldr	r0, [r7, #4]
 800485e:	f002 fe85 	bl	800756c <HAL_I2C_Mem_Read>
 8004862:	4603      	mov	r3, r0
 8004864:	2b00      	cmp	r3, #0
 8004866:	d001      	beq.n	800486c <MPU9250_Read_Gyroscope+0x3e>

		return MPU9250_Read_Gyroscope_FAIL;
 8004868:	2311      	movs	r3, #17
 800486a:	e09c      	b.n	80049a6 <MPU9250_Read_Gyroscope+0x178>
	}

	DataStructure->Gyroscope_X = ( Bytes_temp[0] << 8 | Bytes_temp[1] ) - DataStructure->Gyroscope_X_offset;
 800486c:	7a3b      	ldrb	r3, [r7, #8]
 800486e:	021b      	lsls	r3, r3, #8
 8004870:	7a7a      	ldrb	r2, [r7, #9]
 8004872:	4313      	orrs	r3, r2
 8004874:	4618      	mov	r0, r3
 8004876:	f7fb fdbd 	bl	80003f4 <__aeabi_i2d>
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	f103 04a0 	add.w	r4, r3, #160	; 0xa0
 8004880:	e9d4 3400 	ldrd	r3, r4, [r4]
 8004884:	461a      	mov	r2, r3
 8004886:	4623      	mov	r3, r4
 8004888:	f7fb fc66 	bl	8000158 <__aeabi_dsub>
 800488c:	4603      	mov	r3, r0
 800488e:	460c      	mov	r4, r1
 8004890:	4618      	mov	r0, r3
 8004892:	4621      	mov	r1, r4
 8004894:	f7fc f8c8 	bl	8000a28 <__aeabi_d2iz>
 8004898:	4603      	mov	r3, r0
 800489a:	b21a      	sxth	r2, r3
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e
	DataStructure->Gyroscope_Y = ( Bytes_temp[2] << 8 | Bytes_temp[3] ) - DataStructure->Gyroscope_Y_offset;
 80048a2:	7abb      	ldrb	r3, [r7, #10]
 80048a4:	021b      	lsls	r3, r3, #8
 80048a6:	7afa      	ldrb	r2, [r7, #11]
 80048a8:	4313      	orrs	r3, r2
 80048aa:	4618      	mov	r0, r3
 80048ac:	f7fb fda2 	bl	80003f4 <__aeabi_i2d>
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	f103 04a8 	add.w	r4, r3, #168	; 0xa8
 80048b6:	e9d4 3400 	ldrd	r3, r4, [r4]
 80048ba:	461a      	mov	r2, r3
 80048bc:	4623      	mov	r3, r4
 80048be:	f7fb fc4b 	bl	8000158 <__aeabi_dsub>
 80048c2:	4603      	mov	r3, r0
 80048c4:	460c      	mov	r4, r1
 80048c6:	4618      	mov	r0, r3
 80048c8:	4621      	mov	r1, r4
 80048ca:	f7fc f8ad 	bl	8000a28 <__aeabi_d2iz>
 80048ce:	4603      	mov	r3, r0
 80048d0:	b21a      	sxth	r2, r3
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
	DataStructure->Gyroscope_Z = ( Bytes_temp[4] << 8 | Bytes_temp[5] ) - DataStructure->Gyroscope_Z_offset;
 80048d8:	7b3b      	ldrb	r3, [r7, #12]
 80048da:	021b      	lsls	r3, r3, #8
 80048dc:	7b7a      	ldrb	r2, [r7, #13]
 80048de:	4313      	orrs	r3, r2
 80048e0:	4618      	mov	r0, r3
 80048e2:	f7fb fd87 	bl	80003f4 <__aeabi_i2d>
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	f103 04b0 	add.w	r4, r3, #176	; 0xb0
 80048ec:	e9d4 3400 	ldrd	r3, r4, [r4]
 80048f0:	461a      	mov	r2, r3
 80048f2:	4623      	mov	r3, r4
 80048f4:	f7fb fc30 	bl	8000158 <__aeabi_dsub>
 80048f8:	4603      	mov	r3, r0
 80048fa:	460c      	mov	r4, r1
 80048fc:	4618      	mov	r0, r3
 80048fe:	4621      	mov	r1, r4
 8004900:	f7fc f892 	bl	8000a28 <__aeabi_d2iz>
 8004904:	4603      	mov	r3, r0
 8004906:	b21a      	sxth	r2, r3
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82

	/* Case x: Calculate dgs/s values for XYZ axis */
	DataStructure->Gyroscope_X_dgs =  (double)(DataStructure->Gyroscope_X) / DataStructure->Gyroscope_sensitivity_factor;
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	f9b3 307e 	ldrsh.w	r3, [r3, #126]	; 0x7e
 8004914:	4618      	mov	r0, r3
 8004916:	f7fb fd6d 	bl	80003f4 <__aeabi_i2d>
 800491a:	4604      	mov	r4, r0
 800491c:	460d      	mov	r5, r1
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	f9b3 307c 	ldrsh.w	r3, [r3, #124]	; 0x7c
 8004924:	4618      	mov	r0, r3
 8004926:	f7fb fd65 	bl	80003f4 <__aeabi_i2d>
 800492a:	4602      	mov	r2, r0
 800492c:	460b      	mov	r3, r1
 800492e:	4620      	mov	r0, r4
 8004930:	4629      	mov	r1, r5
 8004932:	f7fb fef3 	bl	800071c <__aeabi_ddiv>
 8004936:	4603      	mov	r3, r0
 8004938:	460c      	mov	r4, r1
 800493a:	683a      	ldr	r2, [r7, #0]
 800493c:	e9c2 3422 	strd	r3, r4, [r2, #136]	; 0x88
	DataStructure->Gyroscope_Y_dgs =  (double)(DataStructure->Gyroscope_Y) / DataStructure->Gyroscope_sensitivity_factor;
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	f9b3 3080 	ldrsh.w	r3, [r3, #128]	; 0x80
 8004946:	4618      	mov	r0, r3
 8004948:	f7fb fd54 	bl	80003f4 <__aeabi_i2d>
 800494c:	4604      	mov	r4, r0
 800494e:	460d      	mov	r5, r1
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	f9b3 307c 	ldrsh.w	r3, [r3, #124]	; 0x7c
 8004956:	4618      	mov	r0, r3
 8004958:	f7fb fd4c 	bl	80003f4 <__aeabi_i2d>
 800495c:	4602      	mov	r2, r0
 800495e:	460b      	mov	r3, r1
 8004960:	4620      	mov	r0, r4
 8004962:	4629      	mov	r1, r5
 8004964:	f7fb feda 	bl	800071c <__aeabi_ddiv>
 8004968:	4603      	mov	r3, r0
 800496a:	460c      	mov	r4, r1
 800496c:	683a      	ldr	r2, [r7, #0]
 800496e:	e9c2 3424 	strd	r3, r4, [r2, #144]	; 0x90
	DataStructure->Gyroscope_Z_dgs =  (double)(DataStructure->Gyroscope_Z) / DataStructure->Gyroscope_sensitivity_factor;
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	f9b3 3082 	ldrsh.w	r3, [r3, #130]	; 0x82
 8004978:	4618      	mov	r0, r3
 800497a:	f7fb fd3b 	bl	80003f4 <__aeabi_i2d>
 800497e:	4604      	mov	r4, r0
 8004980:	460d      	mov	r5, r1
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	f9b3 307c 	ldrsh.w	r3, [r3, #124]	; 0x7c
 8004988:	4618      	mov	r0, r3
 800498a:	f7fb fd33 	bl	80003f4 <__aeabi_i2d>
 800498e:	4602      	mov	r2, r0
 8004990:	460b      	mov	r3, r1
 8004992:	4620      	mov	r0, r4
 8004994:	4629      	mov	r1, r5
 8004996:	f7fb fec1 	bl	800071c <__aeabi_ddiv>
 800499a:	4603      	mov	r3, r0
 800499c:	460c      	mov	r4, r1
 800499e:	683a      	ldr	r2, [r7, #0]
 80049a0:	e9c2 3426 	strd	r3, r4, [r2, #152]	; 0x98

	return MPU9250_Read_Gyroscope_OK;
 80049a4:	2310      	movs	r3, #16
}
 80049a6:	4618      	mov	r0, r3
 80049a8:	3710      	adds	r7, #16
 80049aa:	46bd      	mov	sp, r7
 80049ac:	bdb0      	pop	{r4, r5, r7, pc}

080049ae <MPU9250_Read_Magnetometer>:

/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------ */

MPU9250_Error_code MPU9250_Read_Magnetometer(I2C_HandleTypeDef *I2Cx,
										     struct MPU9250 *DataStructure) {
 80049ae:	b580      	push	{r7, lr}
 80049b0:	b08c      	sub	sp, #48	; 0x30
 80049b2:	af04      	add	r7, sp, #16
 80049b4:	6078      	str	r0, [r7, #4]
 80049b6:	6039      	str	r1, [r7, #0]

	uint8_t Bytes_temp[8] = { 0x00 };
 80049b8:	f107 030c 	add.w	r3, r7, #12
 80049bc:	2200      	movs	r2, #0
 80049be:	601a      	str	r2, [r3, #0]
 80049c0:	605a      	str	r2, [r3, #4]

	/* Case x: Read measured values from registers */
	if( HAL_I2C_Mem_Read(I2Cx, DataStructure->Magnetometer_addres, AK9863_ST1, 1, Bytes_temp, 8, 1000) != HAL_OK ) {
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	789b      	ldrb	r3, [r3, #2]
 80049c6:	b299      	uxth	r1, r3
 80049c8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80049cc:	9302      	str	r3, [sp, #8]
 80049ce:	2308      	movs	r3, #8
 80049d0:	9301      	str	r3, [sp, #4]
 80049d2:	f107 030c 	add.w	r3, r7, #12
 80049d6:	9300      	str	r3, [sp, #0]
 80049d8:	2301      	movs	r3, #1
 80049da:	2202      	movs	r2, #2
 80049dc:	6878      	ldr	r0, [r7, #4]
 80049de:	f002 fdc5 	bl	800756c <HAL_I2C_Mem_Read>
 80049e2:	4603      	mov	r3, r0
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d001      	beq.n	80049ec <MPU9250_Read_Magnetometer+0x3e>

		return MPU9250_Read_Magnetometer_FAIL;
 80049e8:	2313      	movs	r3, #19
 80049ea:	e0b9      	b.n	8004b60 <MPU9250_Read_Magnetometer+0x1b2>
	if( Bytes_temp[0] & 0x00 ) {

		return MPU9250_Read_Magnetometer_FAIL;
	}

	DataStructure->Magnetometer_X = ( ( Bytes_temp[2] << 8 | Bytes_temp[1] ) - DataStructure->Magnetometer_X_offset );
 80049ec:	7bbb      	ldrb	r3, [r7, #14]
 80049ee:	021b      	lsls	r3, r3, #8
 80049f0:	7b7a      	ldrb	r2, [r7, #13]
 80049f2:	4313      	orrs	r3, r2
 80049f4:	4618      	mov	r0, r3
 80049f6:	f7fc f949 	bl	8000c8c <__aeabi_i2f>
 80049fa:	4602      	mov	r2, r0
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a00:	4619      	mov	r1, r3
 8004a02:	4610      	mov	r0, r2
 8004a04:	f7fc f88c 	bl	8000b20 <__aeabi_fsub>
 8004a08:	4603      	mov	r3, r0
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	f7fc fb6e 	bl	80010ec <__aeabi_f2iz>
 8004a10:	4603      	mov	r3, r0
 8004a12:	b21a      	sxth	r2, r3
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	845a      	strh	r2, [r3, #34]	; 0x22
	DataStructure->Magnetometer_Y = ( ( Bytes_temp[4] << 8 | Bytes_temp[3] ) - DataStructure->Magnetometer_Y_offset );
 8004a18:	7c3b      	ldrb	r3, [r7, #16]
 8004a1a:	021b      	lsls	r3, r3, #8
 8004a1c:	7bfa      	ldrb	r2, [r7, #15]
 8004a1e:	4313      	orrs	r3, r2
 8004a20:	4618      	mov	r0, r3
 8004a22:	f7fc f933 	bl	8000c8c <__aeabi_i2f>
 8004a26:	4602      	mov	r2, r0
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a2c:	4619      	mov	r1, r3
 8004a2e:	4610      	mov	r0, r2
 8004a30:	f7fc f876 	bl	8000b20 <__aeabi_fsub>
 8004a34:	4603      	mov	r3, r0
 8004a36:	4618      	mov	r0, r3
 8004a38:	f7fc fb58 	bl	80010ec <__aeabi_f2iz>
 8004a3c:	4603      	mov	r3, r0
 8004a3e:	b21a      	sxth	r2, r3
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	849a      	strh	r2, [r3, #36]	; 0x24
	DataStructure->Magnetometer_Z = ( ( Bytes_temp[6] << 8 | Bytes_temp[5] ) - DataStructure->Magnetometer_Z_offset );
 8004a44:	7cbb      	ldrb	r3, [r7, #18]
 8004a46:	021b      	lsls	r3, r3, #8
 8004a48:	7c7a      	ldrb	r2, [r7, #17]
 8004a4a:	4313      	orrs	r3, r2
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	f7fc f91d 	bl	8000c8c <__aeabi_i2f>
 8004a52:	4602      	mov	r2, r0
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a58:	4619      	mov	r1, r3
 8004a5a:	4610      	mov	r0, r2
 8004a5c:	f7fc f860 	bl	8000b20 <__aeabi_fsub>
 8004a60:	4603      	mov	r3, r0
 8004a62:	4618      	mov	r0, r3
 8004a64:	f7fc fb42 	bl	80010ec <__aeabi_f2iz>
 8004a68:	4603      	mov	r3, r0
 8004a6a:	b21a      	sxth	r2, r3
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	84da      	strh	r2, [r3, #38]	; 0x26

	/* Case x: Calculate uT (micro Tesla) value for XYZ axis */
	DataStructure->Magnetometer_X_uT = DataStructure->Magnetometer_X * DataStructure->Magnetometer_ASAX * DataStructure->Magnetometer_sesitivity_factor * DataStructure->Magnetometer_X_scale;
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 8004a76:	4618      	mov	r0, r3
 8004a78:	f7fc f908 	bl	8000c8c <__aeabi_i2f>
 8004a7c:	4602      	mov	r2, r0
 8004a7e:	683b      	ldr	r3, [r7, #0]
 8004a80:	691b      	ldr	r3, [r3, #16]
 8004a82:	4619      	mov	r1, r3
 8004a84:	4610      	mov	r0, r2
 8004a86:	f7fc f955 	bl	8000d34 <__aeabi_fmul>
 8004a8a:	4603      	mov	r3, r0
 8004a8c:	461a      	mov	r2, r3
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	68db      	ldr	r3, [r3, #12]
 8004a92:	4619      	mov	r1, r3
 8004a94:	4610      	mov	r0, r2
 8004a96:	f7fc f94d 	bl	8000d34 <__aeabi_fmul>
 8004a9a:	4603      	mov	r3, r0
 8004a9c:	461a      	mov	r2, r3
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aa2:	4619      	mov	r1, r3
 8004aa4:	4610      	mov	r0, r2
 8004aa6:	f7fc f945 	bl	8000d34 <__aeabi_fmul>
 8004aaa:	4603      	mov	r3, r0
 8004aac:	461a      	mov	r2, r3
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	65da      	str	r2, [r3, #92]	; 0x5c
	DataStructure->Magnetometer_Y_uT = DataStructure->Magnetometer_Y * DataStructure->Magnetometer_ASAY * DataStructure->Magnetometer_sesitivity_factor * DataStructure->Magnetometer_Y_scale;
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 8004ab8:	4618      	mov	r0, r3
 8004aba:	f7fc f8e7 	bl	8000c8c <__aeabi_i2f>
 8004abe:	4602      	mov	r2, r0
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	695b      	ldr	r3, [r3, #20]
 8004ac4:	4619      	mov	r1, r3
 8004ac6:	4610      	mov	r0, r2
 8004ac8:	f7fc f934 	bl	8000d34 <__aeabi_fmul>
 8004acc:	4603      	mov	r3, r0
 8004ace:	461a      	mov	r2, r3
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	68db      	ldr	r3, [r3, #12]
 8004ad4:	4619      	mov	r1, r3
 8004ad6:	4610      	mov	r0, r2
 8004ad8:	f7fc f92c 	bl	8000d34 <__aeabi_fmul>
 8004adc:	4603      	mov	r3, r0
 8004ade:	461a      	mov	r2, r3
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ae4:	4619      	mov	r1, r3
 8004ae6:	4610      	mov	r0, r2
 8004ae8:	f7fc f924 	bl	8000d34 <__aeabi_fmul>
 8004aec:	4603      	mov	r3, r0
 8004aee:	461a      	mov	r2, r3
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	661a      	str	r2, [r3, #96]	; 0x60
	DataStructure->Magnetometer_Z_uT = DataStructure->Magnetometer_Z * DataStructure->Magnetometer_ASAZ * DataStructure->Magnetometer_sesitivity_factor * DataStructure->Magnetometer_Z_scale;
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 8004afa:	4618      	mov	r0, r3
 8004afc:	f7fc f8c6 	bl	8000c8c <__aeabi_i2f>
 8004b00:	4602      	mov	r2, r0
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	699b      	ldr	r3, [r3, #24]
 8004b06:	4619      	mov	r1, r3
 8004b08:	4610      	mov	r0, r2
 8004b0a:	f7fc f913 	bl	8000d34 <__aeabi_fmul>
 8004b0e:	4603      	mov	r3, r0
 8004b10:	461a      	mov	r2, r3
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	68db      	ldr	r3, [r3, #12]
 8004b16:	4619      	mov	r1, r3
 8004b18:	4610      	mov	r0, r2
 8004b1a:	f7fc f90b 	bl	8000d34 <__aeabi_fmul>
 8004b1e:	4603      	mov	r3, r0
 8004b20:	461a      	mov	r2, r3
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b26:	4619      	mov	r1, r3
 8004b28:	4610      	mov	r0, r2
 8004b2a:	f7fc f903 	bl	8000d34 <__aeabi_fmul>
 8004b2e:	4603      	mov	r3, r0
 8004b30:	461a      	mov	r2, r3
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	665a      	str	r2, [r3, #100]	; 0x64

	float a = DataStructure->Magnetometer_X_uT;
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b3a:	61fb      	str	r3, [r7, #28]
	float b = DataStructure->Magnetometer_Y_uT;
 8004b3c:	683b      	ldr	r3, [r7, #0]
 8004b3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b40:	61bb      	str	r3, [r7, #24]
	float c = DataStructure->Magnetometer_Z_uT;
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004b46:	617b      	str	r3, [r7, #20]

	DataStructure->Magnetometer_X_uT = b;
 8004b48:	683b      	ldr	r3, [r7, #0]
 8004b4a:	69ba      	ldr	r2, [r7, #24]
 8004b4c:	65da      	str	r2, [r3, #92]	; 0x5c
	DataStructure->Magnetometer_Y_uT = a;
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	69fa      	ldr	r2, [r7, #28]
 8004b52:	661a      	str	r2, [r3, #96]	; 0x60
	DataStructure->Magnetometer_Z_uT = -c;
 8004b54:	697b      	ldr	r3, [r7, #20]
 8004b56:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	665a      	str	r2, [r3, #100]	; 0x64

	return MPU9250_Read_Magnetometer_OK;
 8004b5e:	2312      	movs	r3, #18
}
 8004b60:	4618      	mov	r0, r3
 8004b62:	3720      	adds	r7, #32
 8004b64:	46bd      	mov	sp, r7
 8004b66:	bd80      	pop	{r7, pc}

08004b68 <MPU9250_Calibration_Acce>:

/* ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */

void MPU9250_Calibration_Acce(I2C_HandleTypeDef *I2Cx,
	      	  	  	  	  	  	  	        struct MPU9250 *DataStructure) {
 8004b68:	b590      	push	{r4, r7, lr}
 8004b6a:	b087      	sub	sp, #28
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
 8004b70:	6039      	str	r1, [r7, #0]

	float Acce_X_offset = 0, Acce_Y_offset = 0, Acce_Z_offset = 0;
 8004b72:	f04f 0300 	mov.w	r3, #0
 8004b76:	617b      	str	r3, [r7, #20]
 8004b78:	f04f 0300 	mov.w	r3, #0
 8004b7c:	613b      	str	r3, [r7, #16]
 8004b7e:	f04f 0300 	mov.w	r3, #0
 8004b82:	60fb      	str	r3, [r7, #12]

	for (int i = 0; i < 1000; ++i) {
 8004b84:	2300      	movs	r3, #0
 8004b86:	60bb      	str	r3, [r7, #8]
 8004b88:	e02d      	b.n	8004be6 <MPU9250_Calibration_Acce+0x7e>

		MPU9250_Read_Accelerometer(I2Cx, DataStructure);
 8004b8a:	6839      	ldr	r1, [r7, #0]
 8004b8c:	6878      	ldr	r0, [r7, #4]
 8004b8e:	f7ff fda6 	bl	80046de <MPU9250_Read_Accelerometer>

		Acce_X_offset = Acce_X_offset + DataStructure->Accelerometer_X;
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 8004b98:	4618      	mov	r0, r3
 8004b9a:	f7fc f877 	bl	8000c8c <__aeabi_i2f>
 8004b9e:	4603      	mov	r3, r0
 8004ba0:	4619      	mov	r1, r3
 8004ba2:	6978      	ldr	r0, [r7, #20]
 8004ba4:	f7fb ffbe 	bl	8000b24 <__addsf3>
 8004ba8:	4603      	mov	r3, r0
 8004baa:	617b      	str	r3, [r7, #20]
		Acce_Y_offset = Acce_Y_offset + DataStructure->Accelerometer_Y;
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	f7fc f86a 	bl	8000c8c <__aeabi_i2f>
 8004bb8:	4603      	mov	r3, r0
 8004bba:	4619      	mov	r1, r3
 8004bbc:	6938      	ldr	r0, [r7, #16]
 8004bbe:	f7fb ffb1 	bl	8000b24 <__addsf3>
 8004bc2:	4603      	mov	r3, r0
 8004bc4:	613b      	str	r3, [r7, #16]
		Acce_Z_offset = Acce_Z_offset + DataStructure->Accelerometer_Z;
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8004bcc:	4618      	mov	r0, r3
 8004bce:	f7fc f85d 	bl	8000c8c <__aeabi_i2f>
 8004bd2:	4603      	mov	r3, r0
 8004bd4:	4619      	mov	r1, r3
 8004bd6:	68f8      	ldr	r0, [r7, #12]
 8004bd8:	f7fb ffa4 	bl	8000b24 <__addsf3>
 8004bdc:	4603      	mov	r3, r0
 8004bde:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < 1000; ++i) {
 8004be0:	68bb      	ldr	r3, [r7, #8]
 8004be2:	3301      	adds	r3, #1
 8004be4:	60bb      	str	r3, [r7, #8]
 8004be6:	68bb      	ldr	r3, [r7, #8]
 8004be8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004bec:	dbcd      	blt.n	8004b8a <MPU9250_Calibration_Acce+0x22>
	}

	DataStructure->Accelerometer_X_offset = Acce_X_offset / 1000;
 8004bee:	4916      	ldr	r1, [pc, #88]	; (8004c48 <MPU9250_Calibration_Acce+0xe0>)
 8004bf0:	6978      	ldr	r0, [r7, #20]
 8004bf2:	f7fc f953 	bl	8000e9c <__aeabi_fdiv>
 8004bf6:	4603      	mov	r3, r0
 8004bf8:	461a      	mov	r2, r3
 8004bfa:	683b      	ldr	r3, [r7, #0]
 8004bfc:	629a      	str	r2, [r3, #40]	; 0x28
	DataStructure->Accelerometer_Y_offset = Acce_Y_offset / 1000;
 8004bfe:	4912      	ldr	r1, [pc, #72]	; (8004c48 <MPU9250_Calibration_Acce+0xe0>)
 8004c00:	6938      	ldr	r0, [r7, #16]
 8004c02:	f7fc f94b 	bl	8000e9c <__aeabi_fdiv>
 8004c06:	4603      	mov	r3, r0
 8004c08:	461a      	mov	r2, r3
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	62da      	str	r2, [r3, #44]	; 0x2c
	DataStructure->Accelerometer_Z_offset = Acce_Z_offset / 1000;
 8004c0e:	490e      	ldr	r1, [pc, #56]	; (8004c48 <MPU9250_Calibration_Acce+0xe0>)
 8004c10:	68f8      	ldr	r0, [r7, #12]
 8004c12:	f7fc f943 	bl	8000e9c <__aeabi_fdiv>
 8004c16:	4603      	mov	r3, r0
 8004c18:	461a      	mov	r2, r3
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	631a      	str	r2, [r3, #48]	; 0x30


	DataStructure->Accelerometer_Z_offset = DataStructure->Accelerometer_Z_offset - DataStructure->Accelerometer_sensitivity_factor;
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004c28:	4618      	mov	r0, r3
 8004c2a:	f7fc f82f 	bl	8000c8c <__aeabi_i2f>
 8004c2e:	4603      	mov	r3, r0
 8004c30:	4619      	mov	r1, r3
 8004c32:	4620      	mov	r0, r4
 8004c34:	f7fb ff74 	bl	8000b20 <__aeabi_fsub>
 8004c38:	4603      	mov	r3, r0
 8004c3a:	461a      	mov	r2, r3
 8004c3c:	683b      	ldr	r3, [r7, #0]
 8004c3e:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004c40:	bf00      	nop
 8004c42:	371c      	adds	r7, #28
 8004c44:	46bd      	mov	sp, r7
 8004c46:	bd90      	pop	{r4, r7, pc}
 8004c48:	447a0000 	.word	0x447a0000

08004c4c <MPU9250_Calibration_Gyro>:

/* ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */

void MPU9250_Calibration_Gyro(I2C_HandleTypeDef *I2Cx,
	      	  	  	  	  	  	  	        struct MPU9250 *DataStructure) {
 8004c4c:	b590      	push	{r4, r7, lr}
 8004c4e:	b08b      	sub	sp, #44	; 0x2c
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
 8004c54:	6039      	str	r1, [r7, #0]

	double Gyro_X_offset = 0, Gyro_Y_offset = 0, Gyro_Z_offset = 0;
 8004c56:	f04f 0300 	mov.w	r3, #0
 8004c5a:	f04f 0400 	mov.w	r4, #0
 8004c5e:	e9c7 3408 	strd	r3, r4, [r7, #32]
 8004c62:	f04f 0300 	mov.w	r3, #0
 8004c66:	f04f 0400 	mov.w	r4, #0
 8004c6a:	e9c7 3406 	strd	r3, r4, [r7, #24]
 8004c6e:	f04f 0300 	mov.w	r3, #0
 8004c72:	f04f 0400 	mov.w	r4, #0
 8004c76:	e9c7 3404 	strd	r3, r4, [r7, #16]

	for (int i = 0; i < 1000; ++i) {
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	60fb      	str	r3, [r7, #12]
 8004c7e:	e03c      	b.n	8004cfa <MPU9250_Calibration_Gyro+0xae>

		MPU9250_Read_Gyroscope(I2Cx, DataStructure);
 8004c80:	6839      	ldr	r1, [r7, #0]
 8004c82:	6878      	ldr	r0, [r7, #4]
 8004c84:	f7ff fdd3 	bl	800482e <MPU9250_Read_Gyroscope>

		Gyro_X_offset += DataStructure->Gyroscope_X;
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	f9b3 307e 	ldrsh.w	r3, [r3, #126]	; 0x7e
 8004c8e:	4618      	mov	r0, r3
 8004c90:	f7fb fbb0 	bl	80003f4 <__aeabi_i2d>
 8004c94:	4603      	mov	r3, r0
 8004c96:	460c      	mov	r4, r1
 8004c98:	461a      	mov	r2, r3
 8004c9a:	4623      	mov	r3, r4
 8004c9c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8004ca0:	f7fb fa5c 	bl	800015c <__adddf3>
 8004ca4:	4603      	mov	r3, r0
 8004ca6:	460c      	mov	r4, r1
 8004ca8:	e9c7 3408 	strd	r3, r4, [r7, #32]
		Gyro_Y_offset += DataStructure->Gyroscope_Y;
 8004cac:	683b      	ldr	r3, [r7, #0]
 8004cae:	f9b3 3080 	ldrsh.w	r3, [r3, #128]	; 0x80
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	f7fb fb9e 	bl	80003f4 <__aeabi_i2d>
 8004cb8:	4603      	mov	r3, r0
 8004cba:	460c      	mov	r4, r1
 8004cbc:	461a      	mov	r2, r3
 8004cbe:	4623      	mov	r3, r4
 8004cc0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004cc4:	f7fb fa4a 	bl	800015c <__adddf3>
 8004cc8:	4603      	mov	r3, r0
 8004cca:	460c      	mov	r4, r1
 8004ccc:	e9c7 3406 	strd	r3, r4, [r7, #24]
		Gyro_Z_offset += DataStructure->Gyroscope_Z;
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	f9b3 3082 	ldrsh.w	r3, [r3, #130]	; 0x82
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	f7fb fb8c 	bl	80003f4 <__aeabi_i2d>
 8004cdc:	4603      	mov	r3, r0
 8004cde:	460c      	mov	r4, r1
 8004ce0:	461a      	mov	r2, r3
 8004ce2:	4623      	mov	r3, r4
 8004ce4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004ce8:	f7fb fa38 	bl	800015c <__adddf3>
 8004cec:	4603      	mov	r3, r0
 8004cee:	460c      	mov	r4, r1
 8004cf0:	e9c7 3404 	strd	r3, r4, [r7, #16]
	for (int i = 0; i < 1000; ++i) {
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	3301      	adds	r3, #1
 8004cf8:	60fb      	str	r3, [r7, #12]
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004d00:	dbbe      	blt.n	8004c80 <MPU9250_Calibration_Gyro+0x34>
	}

	DataStructure->Gyroscope_X_offset = Gyro_X_offset / 1000;
 8004d02:	f04f 0200 	mov.w	r2, #0
 8004d06:	4b13      	ldr	r3, [pc, #76]	; (8004d54 <MPU9250_Calibration_Gyro+0x108>)
 8004d08:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8004d0c:	f7fb fd06 	bl	800071c <__aeabi_ddiv>
 8004d10:	4603      	mov	r3, r0
 8004d12:	460c      	mov	r4, r1
 8004d14:	683a      	ldr	r2, [r7, #0]
 8004d16:	e9c2 3428 	strd	r3, r4, [r2, #160]	; 0xa0
	DataStructure->Gyroscope_Y_offset = Gyro_Y_offset / 1000;
 8004d1a:	f04f 0200 	mov.w	r2, #0
 8004d1e:	4b0d      	ldr	r3, [pc, #52]	; (8004d54 <MPU9250_Calibration_Gyro+0x108>)
 8004d20:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004d24:	f7fb fcfa 	bl	800071c <__aeabi_ddiv>
 8004d28:	4603      	mov	r3, r0
 8004d2a:	460c      	mov	r4, r1
 8004d2c:	683a      	ldr	r2, [r7, #0]
 8004d2e:	e9c2 342a 	strd	r3, r4, [r2, #168]	; 0xa8
	DataStructure->Gyroscope_Z_offset = Gyro_Z_offset / 1000;
 8004d32:	f04f 0200 	mov.w	r2, #0
 8004d36:	4b07      	ldr	r3, [pc, #28]	; (8004d54 <MPU9250_Calibration_Gyro+0x108>)
 8004d38:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004d3c:	f7fb fcee 	bl	800071c <__aeabi_ddiv>
 8004d40:	4603      	mov	r3, r0
 8004d42:	460c      	mov	r4, r1
 8004d44:	683a      	ldr	r2, [r7, #0]
 8004d46:	e9c2 342c 	strd	r3, r4, [r2, #176]	; 0xb0

}
 8004d4a:	bf00      	nop
 8004d4c:	372c      	adds	r7, #44	; 0x2c
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	bd90      	pop	{r4, r7, pc}
 8004d52:	bf00      	nop
 8004d54:	408f4000 	.word	0x408f4000

08004d58 <MPU9250_Calibration_Mag>:

/* ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
void MPU9250_Calibration_Mag(I2C_HandleTypeDef *I2Cx,
	      	  	  	  	  	  	  	        struct MPU9250 *DataStructure) {
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b08e      	sub	sp, #56	; 0x38
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
 8004d60:	6039      	str	r1, [r7, #0]

	float X_max = -99999, X_min = 99999, Y_max = -99999, Y_min = 99999, Z_max = -99999, Z_min = 99999;
 8004d62:	4b8e      	ldr	r3, [pc, #568]	; (8004f9c <MPU9250_Calibration_Mag+0x244>)
 8004d64:	637b      	str	r3, [r7, #52]	; 0x34
 8004d66:	4b8e      	ldr	r3, [pc, #568]	; (8004fa0 <MPU9250_Calibration_Mag+0x248>)
 8004d68:	633b      	str	r3, [r7, #48]	; 0x30
 8004d6a:	4b8c      	ldr	r3, [pc, #560]	; (8004f9c <MPU9250_Calibration_Mag+0x244>)
 8004d6c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004d6e:	4b8c      	ldr	r3, [pc, #560]	; (8004fa0 <MPU9250_Calibration_Mag+0x248>)
 8004d70:	62bb      	str	r3, [r7, #40]	; 0x28
 8004d72:	4b8a      	ldr	r3, [pc, #552]	; (8004f9c <MPU9250_Calibration_Mag+0x244>)
 8004d74:	627b      	str	r3, [r7, #36]	; 0x24
 8004d76:	4b8a      	ldr	r3, [pc, #552]	; (8004fa0 <MPU9250_Calibration_Mag+0x248>)
 8004d78:	623b      	str	r3, [r7, #32]

	/* Hard Iron effect compensation */
	for (int i = 0; i < 1000; ++i) {
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	61fb      	str	r3, [r7, #28]
 8004d7e:	e08d      	b.n	8004e9c <MPU9250_Calibration_Mag+0x144>

		MPU9250_Read_Magnetometer(I2Cx, DataStructure);
 8004d80:	6839      	ldr	r1, [r7, #0]
 8004d82:	6878      	ldr	r0, [r7, #4]
 8004d84:	f7ff fe13 	bl	80049ae <MPU9250_Read_Magnetometer>

		if (DataStructure->Magnetometer_X > X_max)
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 8004d8e:	4618      	mov	r0, r3
 8004d90:	f7fb ff7c 	bl	8000c8c <__aeabi_i2f>
 8004d94:	4603      	mov	r3, r0
 8004d96:	4619      	mov	r1, r3
 8004d98:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004d9a:	f7fc f969 	bl	8001070 <__aeabi_fcmplt>
 8004d9e:	4603      	mov	r3, r0
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d007      	beq.n	8004db4 <MPU9250_Calibration_Mag+0x5c>
			X_max = DataStructure->Magnetometer_X;
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 8004daa:	4618      	mov	r0, r3
 8004dac:	f7fb ff6e 	bl	8000c8c <__aeabi_i2f>
 8004db0:	4603      	mov	r3, r0
 8004db2:	637b      	str	r3, [r7, #52]	; 0x34
		if (DataStructure->Magnetometer_Y > Y_max)
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 8004dba:	4618      	mov	r0, r3
 8004dbc:	f7fb ff66 	bl	8000c8c <__aeabi_i2f>
 8004dc0:	4603      	mov	r3, r0
 8004dc2:	4619      	mov	r1, r3
 8004dc4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004dc6:	f7fc f953 	bl	8001070 <__aeabi_fcmplt>
 8004dca:	4603      	mov	r3, r0
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d007      	beq.n	8004de0 <MPU9250_Calibration_Mag+0x88>
			Y_max = DataStructure->Magnetometer_Y;
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	f7fb ff58 	bl	8000c8c <__aeabi_i2f>
 8004ddc:	4603      	mov	r3, r0
 8004dde:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (DataStructure->Magnetometer_Z > Z_max)
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 8004de6:	4618      	mov	r0, r3
 8004de8:	f7fb ff50 	bl	8000c8c <__aeabi_i2f>
 8004dec:	4603      	mov	r3, r0
 8004dee:	4619      	mov	r1, r3
 8004df0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004df2:	f7fc f93d 	bl	8001070 <__aeabi_fcmplt>
 8004df6:	4603      	mov	r3, r0
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d007      	beq.n	8004e0c <MPU9250_Calibration_Mag+0xb4>
			Z_max = DataStructure->Magnetometer_Z;
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 8004e02:	4618      	mov	r0, r3
 8004e04:	f7fb ff42 	bl	8000c8c <__aeabi_i2f>
 8004e08:	4603      	mov	r3, r0
 8004e0a:	627b      	str	r3, [r7, #36]	; 0x24

		if (DataStructure->Magnetometer_X < X_min)
 8004e0c:	683b      	ldr	r3, [r7, #0]
 8004e0e:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 8004e12:	4618      	mov	r0, r3
 8004e14:	f7fb ff3a 	bl	8000c8c <__aeabi_i2f>
 8004e18:	4603      	mov	r3, r0
 8004e1a:	4619      	mov	r1, r3
 8004e1c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004e1e:	f7fc f945 	bl	80010ac <__aeabi_fcmpgt>
 8004e22:	4603      	mov	r3, r0
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d007      	beq.n	8004e38 <MPU9250_Calibration_Mag+0xe0>
			X_min = DataStructure->Magnetometer_X;
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 8004e2e:	4618      	mov	r0, r3
 8004e30:	f7fb ff2c 	bl	8000c8c <__aeabi_i2f>
 8004e34:	4603      	mov	r3, r0
 8004e36:	633b      	str	r3, [r7, #48]	; 0x30
		if (DataStructure->Magnetometer_Y < Y_min)
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 8004e3e:	4618      	mov	r0, r3
 8004e40:	f7fb ff24 	bl	8000c8c <__aeabi_i2f>
 8004e44:	4603      	mov	r3, r0
 8004e46:	4619      	mov	r1, r3
 8004e48:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004e4a:	f7fc f92f 	bl	80010ac <__aeabi_fcmpgt>
 8004e4e:	4603      	mov	r3, r0
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d007      	beq.n	8004e64 <MPU9250_Calibration_Mag+0x10c>
			Y_min = DataStructure->Magnetometer_Y;
 8004e54:	683b      	ldr	r3, [r7, #0]
 8004e56:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	f7fb ff16 	bl	8000c8c <__aeabi_i2f>
 8004e60:	4603      	mov	r3, r0
 8004e62:	62bb      	str	r3, [r7, #40]	; 0x28
		if (DataStructure->Magnetometer_Z < Z_min)
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	f7fb ff0e 	bl	8000c8c <__aeabi_i2f>
 8004e70:	4603      	mov	r3, r0
 8004e72:	4619      	mov	r1, r3
 8004e74:	6a38      	ldr	r0, [r7, #32]
 8004e76:	f7fc f919 	bl	80010ac <__aeabi_fcmpgt>
 8004e7a:	4603      	mov	r3, r0
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d007      	beq.n	8004e90 <MPU9250_Calibration_Mag+0x138>
			Z_min = DataStructure->Magnetometer_Z;
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 8004e86:	4618      	mov	r0, r3
 8004e88:	f7fb ff00 	bl	8000c8c <__aeabi_i2f>
 8004e8c:	4603      	mov	r3, r0
 8004e8e:	623b      	str	r3, [r7, #32]

		HAL_Delay(20);
 8004e90:	2014      	movs	r0, #20
 8004e92:	f001 fc09 	bl	80066a8 <HAL_Delay>
	for (int i = 0; i < 1000; ++i) {
 8004e96:	69fb      	ldr	r3, [r7, #28]
 8004e98:	3301      	adds	r3, #1
 8004e9a:	61fb      	str	r3, [r7, #28]
 8004e9c:	69fb      	ldr	r3, [r7, #28]
 8004e9e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004ea2:	f6ff af6d 	blt.w	8004d80 <MPU9250_Calibration_Mag+0x28>
	}

	DataStructure->Magnetometer_X_offset = (X_max + X_min) / 2;
 8004ea6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004ea8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004eaa:	f7fb fe3b 	bl	8000b24 <__addsf3>
 8004eae:	4603      	mov	r3, r0
 8004eb0:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	f7fb fff1 	bl	8000e9c <__aeabi_fdiv>
 8004eba:	4603      	mov	r3, r0
 8004ebc:	461a      	mov	r2, r3
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	635a      	str	r2, [r3, #52]	; 0x34
	DataStructure->Magnetometer_Y_offset = (Y_max + Y_min) / 2;
 8004ec2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004ec4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004ec6:	f7fb fe2d 	bl	8000b24 <__addsf3>
 8004eca:	4603      	mov	r3, r0
 8004ecc:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	f7fb ffe3 	bl	8000e9c <__aeabi_fdiv>
 8004ed6:	4603      	mov	r3, r0
 8004ed8:	461a      	mov	r2, r3
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	639a      	str	r2, [r3, #56]	; 0x38
	DataStructure->Magnetometer_Z_offset = (Z_max + Z_min) / 2;
 8004ede:	6a39      	ldr	r1, [r7, #32]
 8004ee0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004ee2:	f7fb fe1f 	bl	8000b24 <__addsf3>
 8004ee6:	4603      	mov	r3, r0
 8004ee8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8004eec:	4618      	mov	r0, r3
 8004eee:	f7fb ffd5 	bl	8000e9c <__aeabi_fdiv>
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	461a      	mov	r2, r3
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	63da      	str	r2, [r3, #60]	; 0x3c

	/* Soft Iron effect compensation */
	float delta_x = (X_max - X_min) / 2;
 8004efa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004efc:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004efe:	f7fb fe0f 	bl	8000b20 <__aeabi_fsub>
 8004f02:	4603      	mov	r3, r0
 8004f04:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8004f08:	4618      	mov	r0, r3
 8004f0a:	f7fb ffc7 	bl	8000e9c <__aeabi_fdiv>
 8004f0e:	4603      	mov	r3, r0
 8004f10:	61bb      	str	r3, [r7, #24]
	float delta_y = (Y_max - Y_min) / 2;
 8004f12:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004f14:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004f16:	f7fb fe03 	bl	8000b20 <__aeabi_fsub>
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8004f20:	4618      	mov	r0, r3
 8004f22:	f7fb ffbb 	bl	8000e9c <__aeabi_fdiv>
 8004f26:	4603      	mov	r3, r0
 8004f28:	617b      	str	r3, [r7, #20]
	float delta_z = (Z_max - Z_min) / 2;
 8004f2a:	6a39      	ldr	r1, [r7, #32]
 8004f2c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004f2e:	f7fb fdf7 	bl	8000b20 <__aeabi_fsub>
 8004f32:	4603      	mov	r3, r0
 8004f34:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8004f38:	4618      	mov	r0, r3
 8004f3a:	f7fb ffaf 	bl	8000e9c <__aeabi_fdiv>
 8004f3e:	4603      	mov	r3, r0
 8004f40:	613b      	str	r3, [r7, #16]

	float delta = (delta_x + delta_y + delta_z) / 3;
 8004f42:	6979      	ldr	r1, [r7, #20]
 8004f44:	69b8      	ldr	r0, [r7, #24]
 8004f46:	f7fb fded 	bl	8000b24 <__addsf3>
 8004f4a:	4603      	mov	r3, r0
 8004f4c:	6939      	ldr	r1, [r7, #16]
 8004f4e:	4618      	mov	r0, r3
 8004f50:	f7fb fde8 	bl	8000b24 <__addsf3>
 8004f54:	4603      	mov	r3, r0
 8004f56:	4913      	ldr	r1, [pc, #76]	; (8004fa4 <MPU9250_Calibration_Mag+0x24c>)
 8004f58:	4618      	mov	r0, r3
 8004f5a:	f7fb ff9f 	bl	8000e9c <__aeabi_fdiv>
 8004f5e:	4603      	mov	r3, r0
 8004f60:	60fb      	str	r3, [r7, #12]

	DataStructure->Magnetometer_X_scale = delta / delta_x;
 8004f62:	69b9      	ldr	r1, [r7, #24]
 8004f64:	68f8      	ldr	r0, [r7, #12]
 8004f66:	f7fb ff99 	bl	8000e9c <__aeabi_fdiv>
 8004f6a:	4603      	mov	r3, r0
 8004f6c:	461a      	mov	r2, r3
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	641a      	str	r2, [r3, #64]	; 0x40
	DataStructure->Magnetometer_Y_scale = delta / delta_y;
 8004f72:	6979      	ldr	r1, [r7, #20]
 8004f74:	68f8      	ldr	r0, [r7, #12]
 8004f76:	f7fb ff91 	bl	8000e9c <__aeabi_fdiv>
 8004f7a:	4603      	mov	r3, r0
 8004f7c:	461a      	mov	r2, r3
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	645a      	str	r2, [r3, #68]	; 0x44
	DataStructure->Magnetometer_Z_scale = delta / delta_z;
 8004f82:	6939      	ldr	r1, [r7, #16]
 8004f84:	68f8      	ldr	r0, [r7, #12]
 8004f86:	f7fb ff89 	bl	8000e9c <__aeabi_fdiv>
 8004f8a:	4603      	mov	r3, r0
 8004f8c:	461a      	mov	r2, r3
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	649a      	str	r2, [r3, #72]	; 0x48


}
 8004f92:	bf00      	nop
 8004f94:	3738      	adds	r7, #56	; 0x38
 8004f96:	46bd      	mov	sp, r7
 8004f98:	bd80      	pop	{r7, pc}
 8004f9a:	bf00      	nop
 8004f9c:	c7c34f80 	.word	0xc7c34f80
 8004fa0:	47c34f80 	.word	0x47c34f80
 8004fa4:	40400000 	.word	0x40400000

08004fa8 <MPU9250_Calculate_RPY>:

/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------ */

void MPU9250_Calculate_RPY(I2C_HandleTypeDef *I2Cx,
	      	  	  	  	  	  	  		 struct MPU9250 *DataStructure,
										 double dt) {
 8004fa8:	b5b0      	push	{r4, r5, r7, lr}
 8004faa:	b0b4      	sub	sp, #208	; 0xd0
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	62f8      	str	r0, [r7, #44]	; 0x2c
 8004fb0:	62b9      	str	r1, [r7, #40]	; 0x28
 8004fb2:	e9c7 2308 	strd	r2, r3, [r7, #32]

	/* Case 1: */
	MPU9250_Read_Accelerometer(I2Cx, DataStructure);
 8004fb6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004fb8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004fba:	f7ff fb90 	bl	80046de <MPU9250_Read_Accelerometer>
	MPU9250_Read_Gyroscope(I2Cx, DataStructure);
 8004fbe:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004fc0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004fc2:	f7ff fc34 	bl	800482e <MPU9250_Read_Gyroscope>
	MPU9250_Read_Magnetometer(I2Cx, DataStructure);
 8004fc6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004fc8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004fca:	f7ff fcf0 	bl	80049ae <MPU9250_Read_Magnetometer>

	/* Case 2: Calculate accelerometer Roll and Pitch */
	DataStructure->Accelerometer_Roll  = atan2f(DataStructure->Accelerometer_Y_g, DataStructure->Accelerometer_Z_g) * (180 / M_PI);
 8004fce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fd0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004fd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fd6:	4619      	mov	r1, r3
 8004fd8:	4610      	mov	r0, r2
 8004fda:	f005 fef7 	bl	800adcc <atan2f>
 8004fde:	4603      	mov	r3, r0
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	f7fb fa19 	bl	8000418 <__aeabi_f2d>
 8004fe6:	a3b4      	add	r3, pc, #720	; (adr r3, 80052b8 <MPU9250_Calculate_RPY+0x310>)
 8004fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fec:	f7fb fa6c 	bl	80004c8 <__aeabi_dmul>
 8004ff0:	4603      	mov	r3, r0
 8004ff2:	460c      	mov	r4, r1
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	4621      	mov	r1, r4
 8004ff8:	f7fb fd3e 	bl	8000a78 <__aeabi_d2f>
 8004ffc:	4602      	mov	r2, r0
 8004ffe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005000:	669a      	str	r2, [r3, #104]	; 0x68
	DataStructure->Accelerometer_Pitch = atan2f(-DataStructure->Accelerometer_X_g, sqrtf(powf(DataStructure->Accelerometer_Y_g,2) + powf(DataStructure->Accelerometer_Z_g,2))) * (180 / M_PI);
 8005002:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005004:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005006:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800500a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800500c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800500e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8005012:	4618      	mov	r0, r3
 8005014:	f005 fedc 	bl	800add0 <powf>
 8005018:	4605      	mov	r5, r0
 800501a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800501c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800501e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8005022:	4618      	mov	r0, r3
 8005024:	f005 fed4 	bl	800add0 <powf>
 8005028:	4603      	mov	r3, r0
 800502a:	4619      	mov	r1, r3
 800502c:	4628      	mov	r0, r5
 800502e:	f7fb fd79 	bl	8000b24 <__addsf3>
 8005032:	4603      	mov	r3, r0
 8005034:	4618      	mov	r0, r3
 8005036:	f006 f82b 	bl	800b090 <sqrtf>
 800503a:	4603      	mov	r3, r0
 800503c:	4619      	mov	r1, r3
 800503e:	4620      	mov	r0, r4
 8005040:	f005 fec4 	bl	800adcc <atan2f>
 8005044:	4603      	mov	r3, r0
 8005046:	4618      	mov	r0, r3
 8005048:	f7fb f9e6 	bl	8000418 <__aeabi_f2d>
 800504c:	a39a      	add	r3, pc, #616	; (adr r3, 80052b8 <MPU9250_Calculate_RPY+0x310>)
 800504e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005052:	f7fb fa39 	bl	80004c8 <__aeabi_dmul>
 8005056:	4603      	mov	r3, r0
 8005058:	460c      	mov	r4, r1
 800505a:	4618      	mov	r0, r3
 800505c:	4621      	mov	r1, r4
 800505e:	f7fb fd0b 	bl	8000a78 <__aeabi_d2f>
 8005062:	4602      	mov	r2, r0
 8005064:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005066:	66da      	str	r2, [r3, #108]	; 0x6c

	/* Case 3: Calculate gyroscope Roll, Pitch and Yaw */
	struct quaternion temp_quaternion;
	temp_quaternion.w = 0.5 * DataStructure->Gyroscope_quaternion.w;
 8005068:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800506a:	e9d3 012e 	ldrd	r0, r1, [r3, #184]	; 0xb8
 800506e:	f04f 0200 	mov.w	r2, #0
 8005072:	4b95      	ldr	r3, [pc, #596]	; (80052c8 <MPU9250_Calculate_RPY+0x320>)
 8005074:	f7fb fa28 	bl	80004c8 <__aeabi_dmul>
 8005078:	4603      	mov	r3, r0
 800507a:	460c      	mov	r4, r1
 800507c:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
	temp_quaternion.x = 0.5 * DataStructure->Gyroscope_quaternion.x;
 8005080:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005082:	e9d3 0130 	ldrd	r0, r1, [r3, #192]	; 0xc0
 8005086:	f04f 0200 	mov.w	r2, #0
 800508a:	4b8f      	ldr	r3, [pc, #572]	; (80052c8 <MPU9250_Calculate_RPY+0x320>)
 800508c:	f7fb fa1c 	bl	80004c8 <__aeabi_dmul>
 8005090:	4603      	mov	r3, r0
 8005092:	460c      	mov	r4, r1
 8005094:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
	temp_quaternion.y = 0.5 * DataStructure->Gyroscope_quaternion.y;
 8005098:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800509a:	e9d3 0132 	ldrd	r0, r1, [r3, #200]	; 0xc8
 800509e:	f04f 0200 	mov.w	r2, #0
 80050a2:	4b89      	ldr	r3, [pc, #548]	; (80052c8 <MPU9250_Calculate_RPY+0x320>)
 80050a4:	f7fb fa10 	bl	80004c8 <__aeabi_dmul>
 80050a8:	4603      	mov	r3, r0
 80050aa:	460c      	mov	r4, r1
 80050ac:	e9c7 342a 	strd	r3, r4, [r7, #168]	; 0xa8
	temp_quaternion.z = 0.5 * DataStructure->Gyroscope_quaternion.z;
 80050b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050b2:	e9d3 0134 	ldrd	r0, r1, [r3, #208]	; 0xd0
 80050b6:	f04f 0200 	mov.w	r2, #0
 80050ba:	4b83      	ldr	r3, [pc, #524]	; (80052c8 <MPU9250_Calculate_RPY+0x320>)
 80050bc:	f7fb fa04 	bl	80004c8 <__aeabi_dmul>
 80050c0:	4603      	mov	r3, r0
 80050c2:	460c      	mov	r4, r1
 80050c4:	e9c7 342c 	strd	r3, r4, [r7, #176]	; 0xb0

	struct quaternion gyroscope_vector;
	gyroscope_vector.w = 0;
 80050c8:	f04f 0300 	mov.w	r3, #0
 80050cc:	f04f 0400 	mov.w	r4, #0
 80050d0:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
	gyroscope_vector.x = DataStructure->Gyroscope_X_dgs * (M_PI / 180);
 80050d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050d6:	e9d3 0122 	ldrd	r0, r1, [r3, #136]	; 0x88
 80050da:	a379      	add	r3, pc, #484	; (adr r3, 80052c0 <MPU9250_Calculate_RPY+0x318>)
 80050dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050e0:	f7fb f9f2 	bl	80004c8 <__aeabi_dmul>
 80050e4:	4603      	mov	r3, r0
 80050e6:	460c      	mov	r4, r1
 80050e8:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
	gyroscope_vector.y = DataStructure->Gyroscope_Y_dgs * (M_PI / 180);
 80050ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050ee:	e9d3 0124 	ldrd	r0, r1, [r3, #144]	; 0x90
 80050f2:	a373      	add	r3, pc, #460	; (adr r3, 80052c0 <MPU9250_Calculate_RPY+0x318>)
 80050f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050f8:	f7fb f9e6 	bl	80004c8 <__aeabi_dmul>
 80050fc:	4603      	mov	r3, r0
 80050fe:	460c      	mov	r4, r1
 8005100:	e9c7 3422 	strd	r3, r4, [r7, #136]	; 0x88
	gyroscope_vector.z = DataStructure->Gyroscope_Z_dgs * (M_PI / 180);
 8005104:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005106:	e9d3 0126 	ldrd	r0, r1, [r3, #152]	; 0x98
 800510a:	a36d      	add	r3, pc, #436	; (adr r3, 80052c0 <MPU9250_Calculate_RPY+0x318>)
 800510c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005110:	f7fb f9da 	bl	80004c8 <__aeabi_dmul>
 8005114:	4603      	mov	r3, r0
 8005116:	460c      	mov	r4, r1
 8005118:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90

	DataStructure->Gyroscope_quaternion_dot = quaternion_tensor_product(&temp_quaternion, &gyroscope_vector);
 800511c:	6abc      	ldr	r4, [r7, #40]	; 0x28
 800511e:	463b      	mov	r3, r7
 8005120:	f107 0278 	add.w	r2, r7, #120	; 0x78
 8005124:	f107 0198 	add.w	r1, r7, #152	; 0x98
 8005128:	4618      	mov	r0, r3
 800512a:	f000 fbe8 	bl	80058fe <quaternion_tensor_product>
 800512e:	34d8      	adds	r4, #216	; 0xd8
 8005130:	463d      	mov	r5, r7
 8005132:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005134:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005136:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800513a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	DataStructure->Gyroscope_quaternion.w = DataStructure->Gyroscope_quaternion.w + (DataStructure->Gyroscope_quaternion_dot.w * dt);
 800513e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005140:	e9d3 452e 	ldrd	r4, r5, [r3, #184]	; 0xb8
 8005144:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005146:	e9d3 0136 	ldrd	r0, r1, [r3, #216]	; 0xd8
 800514a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800514e:	f7fb f9bb 	bl	80004c8 <__aeabi_dmul>
 8005152:	4602      	mov	r2, r0
 8005154:	460b      	mov	r3, r1
 8005156:	4620      	mov	r0, r4
 8005158:	4629      	mov	r1, r5
 800515a:	f7fa ffff 	bl	800015c <__adddf3>
 800515e:	4603      	mov	r3, r0
 8005160:	460c      	mov	r4, r1
 8005162:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005164:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
	DataStructure->Gyroscope_quaternion.x = DataStructure->Gyroscope_quaternion.x + (DataStructure->Gyroscope_quaternion_dot.x * dt);
 8005168:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800516a:	e9d3 4530 	ldrd	r4, r5, [r3, #192]	; 0xc0
 800516e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005170:	e9d3 0138 	ldrd	r0, r1, [r3, #224]	; 0xe0
 8005174:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005178:	f7fb f9a6 	bl	80004c8 <__aeabi_dmul>
 800517c:	4602      	mov	r2, r0
 800517e:	460b      	mov	r3, r1
 8005180:	4620      	mov	r0, r4
 8005182:	4629      	mov	r1, r5
 8005184:	f7fa ffea 	bl	800015c <__adddf3>
 8005188:	4603      	mov	r3, r0
 800518a:	460c      	mov	r4, r1
 800518c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800518e:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0
	DataStructure->Gyroscope_quaternion.y = DataStructure->Gyroscope_quaternion.y + (DataStructure->Gyroscope_quaternion_dot.y * dt);
 8005192:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005194:	e9d3 4532 	ldrd	r4, r5, [r3, #200]	; 0xc8
 8005198:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800519a:	e9d3 013a 	ldrd	r0, r1, [r3, #232]	; 0xe8
 800519e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80051a2:	f7fb f991 	bl	80004c8 <__aeabi_dmul>
 80051a6:	4602      	mov	r2, r0
 80051a8:	460b      	mov	r3, r1
 80051aa:	4620      	mov	r0, r4
 80051ac:	4629      	mov	r1, r5
 80051ae:	f7fa ffd5 	bl	800015c <__adddf3>
 80051b2:	4603      	mov	r3, r0
 80051b4:	460c      	mov	r4, r1
 80051b6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80051b8:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
	DataStructure->Gyroscope_quaternion.z = DataStructure->Gyroscope_quaternion.z + (DataStructure->Gyroscope_quaternion_dot.z * dt);
 80051bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051be:	e9d3 4534 	ldrd	r4, r5, [r3, #208]	; 0xd0
 80051c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051c4:	e9d3 013c 	ldrd	r0, r1, [r3, #240]	; 0xf0
 80051c8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80051cc:	f7fb f97c 	bl	80004c8 <__aeabi_dmul>
 80051d0:	4602      	mov	r2, r0
 80051d2:	460b      	mov	r3, r1
 80051d4:	4620      	mov	r0, r4
 80051d6:	4629      	mov	r1, r5
 80051d8:	f7fa ffc0 	bl	800015c <__adddf3>
 80051dc:	4603      	mov	r3, r0
 80051de:	460c      	mov	r4, r1
 80051e0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80051e2:	e9c2 3434 	strd	r3, r4, [r2, #208]	; 0xd0

	quaternion_normalise(&DataStructure->Gyroscope_quaternion);
 80051e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051e8:	33b8      	adds	r3, #184	; 0xb8
 80051ea:	4618      	mov	r0, r3
 80051ec:	f000 fcef 	bl	8005bce <quaternion_normalise>

	struct rot_matrix gyroscope_matrix;
	quaternion_to_matrix(&DataStructure->Gyroscope_quaternion, &gyroscope_matrix);
 80051f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051f2:	33b8      	adds	r3, #184	; 0xb8
 80051f4:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80051f8:	4611      	mov	r1, r2
 80051fa:	4618      	mov	r0, r3
 80051fc:	f000 fd68 	bl	8005cd0 <quaternion_to_matrix>

	matrix_to_euler(&gyroscope_matrix, &DataStructure->Gyroscope_euler);
 8005200:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005202:	f103 02f8 	add.w	r2, r3, #248	; 0xf8
 8005206:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800520a:	4611      	mov	r1, r2
 800520c:	4618      	mov	r0, r3
 800520e:	f000 ff4b 	bl	80060a8 <matrix_to_euler>

	/* Case 4: Calculate magnetometer Yaw */
	int16_t m_x = DataStructure->Magnetometer_X_uT;
 8005212:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005214:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005216:	4618      	mov	r0, r3
 8005218:	f7fb ff68 	bl	80010ec <__aeabi_f2iz>
 800521c:	4603      	mov	r3, r0
 800521e:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
	int16_t m_y = DataStructure->Magnetometer_Y_uT;
 8005222:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005224:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005226:	4618      	mov	r0, r3
 8005228:	f7fb ff60 	bl	80010ec <__aeabi_f2iz>
 800522c:	4603      	mov	r3, r0
 800522e:	f8a7 30cc 	strh.w	r3, [r7, #204]	; 0xcc
	int16_t m_z = DataStructure->Magnetometer_Z_uT;
 8005232:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005234:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005236:	4618      	mov	r0, r3
 8005238:	f7fb ff58 	bl	80010ec <__aeabi_f2iz>
 800523c:	4603      	mov	r3, r0
 800523e:	f8a7 30ca 	strh.w	r3, [r7, #202]	; 0xca

	float Roll  = DataStructure->Accelerometer_Roll  * (M_PI / 180);
 8005242:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005244:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005246:	4618      	mov	r0, r3
 8005248:	f7fb f8e6 	bl	8000418 <__aeabi_f2d>
 800524c:	a31c      	add	r3, pc, #112	; (adr r3, 80052c0 <MPU9250_Calculate_RPY+0x318>)
 800524e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005252:	f7fb f939 	bl	80004c8 <__aeabi_dmul>
 8005256:	4603      	mov	r3, r0
 8005258:	460c      	mov	r4, r1
 800525a:	4618      	mov	r0, r3
 800525c:	4621      	mov	r1, r4
 800525e:	f7fb fc0b 	bl	8000a78 <__aeabi_d2f>
 8005262:	4603      	mov	r3, r0
 8005264:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	float Pitch = DataStructure->Accelerometer_Pitch * (M_PI / 180);
 8005268:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800526a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800526c:	4618      	mov	r0, r3
 800526e:	f7fb f8d3 	bl	8000418 <__aeabi_f2d>
 8005272:	a313      	add	r3, pc, #76	; (adr r3, 80052c0 <MPU9250_Calculate_RPY+0x318>)
 8005274:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005278:	f7fb f926 	bl	80004c8 <__aeabi_dmul>
 800527c:	4603      	mov	r3, r0
 800527e:	460c      	mov	r4, r1
 8005280:	4618      	mov	r0, r3
 8005282:	4621      	mov	r1, r4
 8005284:	f7fb fbf8 	bl	8000a78 <__aeabi_d2f>
 8005288:	4603      	mov	r3, r0
 800528a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0

	float X_h = m_x * cosf(Pitch) + m_y * sinf(Roll) * sinf(Pitch) + m_z * cosf(Roll) * sinf(Pitch);
 800528e:	f9b7 30ce 	ldrsh.w	r3, [r7, #206]	; 0xce
 8005292:	4618      	mov	r0, r3
 8005294:	f7fb fcfa 	bl	8000c8c <__aeabi_i2f>
 8005298:	4604      	mov	r4, r0
 800529a:	f8d7 00c0 	ldr.w	r0, [r7, #192]	; 0xc0
 800529e:	f005 fb79 	bl	800a994 <cosf>
 80052a2:	4603      	mov	r3, r0
 80052a4:	4619      	mov	r1, r3
 80052a6:	4620      	mov	r0, r4
 80052a8:	f7fb fd44 	bl	8000d34 <__aeabi_fmul>
 80052ac:	4603      	mov	r3, r0
 80052ae:	461c      	mov	r4, r3
 80052b0:	f9b7 30cc 	ldrsh.w	r3, [r7, #204]	; 0xcc
 80052b4:	4618      	mov	r0, r3
 80052b6:	e009      	b.n	80052cc <MPU9250_Calculate_RPY+0x324>
 80052b8:	1a63c1f8 	.word	0x1a63c1f8
 80052bc:	404ca5dc 	.word	0x404ca5dc
 80052c0:	a2529d39 	.word	0xa2529d39
 80052c4:	3f91df46 	.word	0x3f91df46
 80052c8:	3fe00000 	.word	0x3fe00000
 80052cc:	f7fb fcde 	bl	8000c8c <__aeabi_i2f>
 80052d0:	4605      	mov	r5, r0
 80052d2:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 80052d6:	f005 fb91 	bl	800a9fc <sinf>
 80052da:	4603      	mov	r3, r0
 80052dc:	4619      	mov	r1, r3
 80052de:	4628      	mov	r0, r5
 80052e0:	f7fb fd28 	bl	8000d34 <__aeabi_fmul>
 80052e4:	4603      	mov	r3, r0
 80052e6:	461d      	mov	r5, r3
 80052e8:	f8d7 00c0 	ldr.w	r0, [r7, #192]	; 0xc0
 80052ec:	f005 fb86 	bl	800a9fc <sinf>
 80052f0:	4603      	mov	r3, r0
 80052f2:	4619      	mov	r1, r3
 80052f4:	4628      	mov	r0, r5
 80052f6:	f7fb fd1d 	bl	8000d34 <__aeabi_fmul>
 80052fa:	4603      	mov	r3, r0
 80052fc:	4619      	mov	r1, r3
 80052fe:	4620      	mov	r0, r4
 8005300:	f7fb fc10 	bl	8000b24 <__addsf3>
 8005304:	4603      	mov	r3, r0
 8005306:	461c      	mov	r4, r3
 8005308:	f9b7 30ca 	ldrsh.w	r3, [r7, #202]	; 0xca
 800530c:	4618      	mov	r0, r3
 800530e:	f7fb fcbd 	bl	8000c8c <__aeabi_i2f>
 8005312:	4605      	mov	r5, r0
 8005314:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 8005318:	f005 fb3c 	bl	800a994 <cosf>
 800531c:	4603      	mov	r3, r0
 800531e:	4619      	mov	r1, r3
 8005320:	4628      	mov	r0, r5
 8005322:	f7fb fd07 	bl	8000d34 <__aeabi_fmul>
 8005326:	4603      	mov	r3, r0
 8005328:	461d      	mov	r5, r3
 800532a:	f8d7 00c0 	ldr.w	r0, [r7, #192]	; 0xc0
 800532e:	f005 fb65 	bl	800a9fc <sinf>
 8005332:	4603      	mov	r3, r0
 8005334:	4619      	mov	r1, r3
 8005336:	4628      	mov	r0, r5
 8005338:	f7fb fcfc 	bl	8000d34 <__aeabi_fmul>
 800533c:	4603      	mov	r3, r0
 800533e:	4619      	mov	r1, r3
 8005340:	4620      	mov	r0, r4
 8005342:	f7fb fbef 	bl	8000b24 <__addsf3>
 8005346:	4603      	mov	r3, r0
 8005348:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
	float Y_h = m_y * cosf(Roll)  - m_z * sinf(Roll);
 800534c:	f9b7 30cc 	ldrsh.w	r3, [r7, #204]	; 0xcc
 8005350:	4618      	mov	r0, r3
 8005352:	f7fb fc9b 	bl	8000c8c <__aeabi_i2f>
 8005356:	4604      	mov	r4, r0
 8005358:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 800535c:	f005 fb1a 	bl	800a994 <cosf>
 8005360:	4603      	mov	r3, r0
 8005362:	4619      	mov	r1, r3
 8005364:	4620      	mov	r0, r4
 8005366:	f7fb fce5 	bl	8000d34 <__aeabi_fmul>
 800536a:	4603      	mov	r3, r0
 800536c:	461c      	mov	r4, r3
 800536e:	f9b7 30ca 	ldrsh.w	r3, [r7, #202]	; 0xca
 8005372:	4618      	mov	r0, r3
 8005374:	f7fb fc8a 	bl	8000c8c <__aeabi_i2f>
 8005378:	4605      	mov	r5, r0
 800537a:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 800537e:	f005 fb3d 	bl	800a9fc <sinf>
 8005382:	4603      	mov	r3, r0
 8005384:	4619      	mov	r1, r3
 8005386:	4628      	mov	r0, r5
 8005388:	f7fb fcd4 	bl	8000d34 <__aeabi_fmul>
 800538c:	4603      	mov	r3, r0
 800538e:	4619      	mov	r1, r3
 8005390:	4620      	mov	r0, r4
 8005392:	f7fb fbc5 	bl	8000b20 <__aeabi_fsub>
 8005396:	4603      	mov	r3, r0
 8005398:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8

	DataStructure->Magnetometer_Yaw = atan2f(-Y_h, X_h) * (180 / M_PI);
 800539c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80053a0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80053a4:	f8d7 10bc 	ldr.w	r1, [r7, #188]	; 0xbc
 80053a8:	4618      	mov	r0, r3
 80053aa:	f005 fd0f 	bl	800adcc <atan2f>
 80053ae:	4603      	mov	r3, r0
 80053b0:	4618      	mov	r0, r3
 80053b2:	f7fb f831 	bl	8000418 <__aeabi_f2d>
 80053b6:	a30a      	add	r3, pc, #40	; (adr r3, 80053e0 <MPU9250_Calculate_RPY+0x438>)
 80053b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053bc:	f7fb f884 	bl	80004c8 <__aeabi_dmul>
 80053c0:	4603      	mov	r3, r0
 80053c2:	460c      	mov	r4, r1
 80053c4:	4618      	mov	r0, r3
 80053c6:	4621      	mov	r1, r4
 80053c8:	f7fb fb56 	bl	8000a78 <__aeabi_d2f>
 80053cc:	4602      	mov	r2, r0
 80053ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053d0:	679a      	str	r2, [r3, #120]	; 0x78
}
 80053d2:	bf00      	nop
 80053d4:	37d0      	adds	r7, #208	; 0xd0
 80053d6:	46bd      	mov	sp, r7
 80053d8:	bdb0      	pop	{r4, r5, r7, pc}
 80053da:	bf00      	nop
 80053dc:	f3af 8000 	nop.w
 80053e0:	1a63c1f8 	.word	0x1a63c1f8
 80053e4:	404ca5dc 	.word	0x404ca5dc

080053e8 <Complementary_filter>:

/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------ */
void Complementary_filter(struct MPU9250 *DataStructure,
						  float weight_Roll_Pitch,
						  float weight_Yaw,
						  float dt) {
 80053e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80053ec:	b084      	sub	sp, #16
 80053ee:	af00      	add	r7, sp, #0
 80053f0:	60f8      	str	r0, [r7, #12]
 80053f2:	60b9      	str	r1, [r7, #8]
 80053f4:	607a      	str	r2, [r7, #4]
 80053f6:	603b      	str	r3, [r7, #0]

	DataStructure->Complementary_filter_Roll   = ( (1-weight_Roll_Pitch) * (DataStructure->Complementary_filter_Roll  + DataStructure->Gyroscope_X_dgs * dt )
 80053f8:	68b9      	ldr	r1, [r7, #8]
 80053fa:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80053fe:	f7fb fb8f 	bl	8000b20 <__aeabi_fsub>
 8005402:	4603      	mov	r3, r0
 8005404:	4618      	mov	r0, r3
 8005406:	f7fb f807 	bl	8000418 <__aeabi_f2d>
 800540a:	4680      	mov	r8, r0
 800540c:	4689      	mov	r9, r1
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8005414:	4618      	mov	r0, r3
 8005416:	f7fa ffff 	bl	8000418 <__aeabi_f2d>
 800541a:	4682      	mov	sl, r0
 800541c:	468b      	mov	fp, r1
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	e9d3 4522 	ldrd	r4, r5, [r3, #136]	; 0x88
 8005424:	6838      	ldr	r0, [r7, #0]
 8005426:	f7fa fff7 	bl	8000418 <__aeabi_f2d>
 800542a:	4602      	mov	r2, r0
 800542c:	460b      	mov	r3, r1
 800542e:	4620      	mov	r0, r4
 8005430:	4629      	mov	r1, r5
 8005432:	f7fb f849 	bl	80004c8 <__aeabi_dmul>
 8005436:	4603      	mov	r3, r0
 8005438:	460c      	mov	r4, r1
 800543a:	461a      	mov	r2, r3
 800543c:	4623      	mov	r3, r4
 800543e:	4650      	mov	r0, sl
 8005440:	4659      	mov	r1, fp
 8005442:	f7fa fe8b 	bl	800015c <__adddf3>
 8005446:	4603      	mov	r3, r0
 8005448:	460c      	mov	r4, r1
 800544a:	461a      	mov	r2, r3
 800544c:	4623      	mov	r3, r4
 800544e:	4640      	mov	r0, r8
 8005450:	4649      	mov	r1, r9
 8005452:	f7fb f839 	bl	80004c8 <__aeabi_dmul>
 8005456:	4603      	mov	r3, r0
 8005458:	460c      	mov	r4, r1
 800545a:	4625      	mov	r5, r4
 800545c:	461c      	mov	r4, r3
			                                   + (weight_Roll_Pitch * DataStructure->Accelerometer_Roll)  );
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005462:	68b9      	ldr	r1, [r7, #8]
 8005464:	4618      	mov	r0, r3
 8005466:	f7fb fc65 	bl	8000d34 <__aeabi_fmul>
 800546a:	4603      	mov	r3, r0
 800546c:	4618      	mov	r0, r3
 800546e:	f7fa ffd3 	bl	8000418 <__aeabi_f2d>
 8005472:	4602      	mov	r2, r0
 8005474:	460b      	mov	r3, r1
 8005476:	4620      	mov	r0, r4
 8005478:	4629      	mov	r1, r5
 800547a:	f7fa fe6f 	bl	800015c <__adddf3>
 800547e:	4603      	mov	r3, r0
 8005480:	460c      	mov	r4, r1
 8005482:	4618      	mov	r0, r3
 8005484:	4621      	mov	r1, r4
 8005486:	f7fb faf7 	bl	8000a78 <__aeabi_d2f>
 800548a:	4602      	mov	r2, r0
	DataStructure->Complementary_filter_Roll   = ( (1-weight_Roll_Pitch) * (DataStructure->Complementary_filter_Roll  + DataStructure->Gyroscope_X_dgs * dt )
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104

	DataStructure->Complementary_filter_Pitch  = ( (1-weight_Roll_Pitch) * (DataStructure->Complementary_filter_Pitch + DataStructure->Gyroscope_Y_dgs * dt )
 8005492:	68b9      	ldr	r1, [r7, #8]
 8005494:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8005498:	f7fb fb42 	bl	8000b20 <__aeabi_fsub>
 800549c:	4603      	mov	r3, r0
 800549e:	4618      	mov	r0, r3
 80054a0:	f7fa ffba 	bl	8000418 <__aeabi_f2d>
 80054a4:	4680      	mov	r8, r0
 80054a6:	4689      	mov	r9, r1
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80054ae:	4618      	mov	r0, r3
 80054b0:	f7fa ffb2 	bl	8000418 <__aeabi_f2d>
 80054b4:	4682      	mov	sl, r0
 80054b6:	468b      	mov	fp, r1
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	e9d3 4524 	ldrd	r4, r5, [r3, #144]	; 0x90
 80054be:	6838      	ldr	r0, [r7, #0]
 80054c0:	f7fa ffaa 	bl	8000418 <__aeabi_f2d>
 80054c4:	4602      	mov	r2, r0
 80054c6:	460b      	mov	r3, r1
 80054c8:	4620      	mov	r0, r4
 80054ca:	4629      	mov	r1, r5
 80054cc:	f7fa fffc 	bl	80004c8 <__aeabi_dmul>
 80054d0:	4603      	mov	r3, r0
 80054d2:	460c      	mov	r4, r1
 80054d4:	461a      	mov	r2, r3
 80054d6:	4623      	mov	r3, r4
 80054d8:	4650      	mov	r0, sl
 80054da:	4659      	mov	r1, fp
 80054dc:	f7fa fe3e 	bl	800015c <__adddf3>
 80054e0:	4603      	mov	r3, r0
 80054e2:	460c      	mov	r4, r1
 80054e4:	461a      	mov	r2, r3
 80054e6:	4623      	mov	r3, r4
 80054e8:	4640      	mov	r0, r8
 80054ea:	4649      	mov	r1, r9
 80054ec:	f7fa ffec 	bl	80004c8 <__aeabi_dmul>
 80054f0:	4603      	mov	r3, r0
 80054f2:	460c      	mov	r4, r1
 80054f4:	4625      	mov	r5, r4
 80054f6:	461c      	mov	r4, r3
											   + (weight_Roll_Pitch * DataStructure->Accelerometer_Pitch) );
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80054fc:	68b9      	ldr	r1, [r7, #8]
 80054fe:	4618      	mov	r0, r3
 8005500:	f7fb fc18 	bl	8000d34 <__aeabi_fmul>
 8005504:	4603      	mov	r3, r0
 8005506:	4618      	mov	r0, r3
 8005508:	f7fa ff86 	bl	8000418 <__aeabi_f2d>
 800550c:	4602      	mov	r2, r0
 800550e:	460b      	mov	r3, r1
 8005510:	4620      	mov	r0, r4
 8005512:	4629      	mov	r1, r5
 8005514:	f7fa fe22 	bl	800015c <__adddf3>
 8005518:	4603      	mov	r3, r0
 800551a:	460c      	mov	r4, r1
 800551c:	4618      	mov	r0, r3
 800551e:	4621      	mov	r1, r4
 8005520:	f7fb faaa 	bl	8000a78 <__aeabi_d2f>
 8005524:	4602      	mov	r2, r0
	DataStructure->Complementary_filter_Pitch  = ( (1-weight_Roll_Pitch) * (DataStructure->Complementary_filter_Pitch + DataStructure->Gyroscope_Y_dgs * dt )
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108

	DataStructure->Complementary_filter_Yaw    = ( (1-weight_Yaw) * (DataStructure->Complementary_filter_Yaw   + DataStructure->Gyroscope_Z_dgs * dt )
 800552c:	6879      	ldr	r1, [r7, #4]
 800552e:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8005532:	f7fb faf5 	bl	8000b20 <__aeabi_fsub>
 8005536:	4603      	mov	r3, r0
 8005538:	4618      	mov	r0, r3
 800553a:	f7fa ff6d 	bl	8000418 <__aeabi_f2d>
 800553e:	4680      	mov	r8, r0
 8005540:	4689      	mov	r9, r1
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8005548:	4618      	mov	r0, r3
 800554a:	f7fa ff65 	bl	8000418 <__aeabi_f2d>
 800554e:	4682      	mov	sl, r0
 8005550:	468b      	mov	fp, r1
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	e9d3 4526 	ldrd	r4, r5, [r3, #152]	; 0x98
 8005558:	6838      	ldr	r0, [r7, #0]
 800555a:	f7fa ff5d 	bl	8000418 <__aeabi_f2d>
 800555e:	4602      	mov	r2, r0
 8005560:	460b      	mov	r3, r1
 8005562:	4620      	mov	r0, r4
 8005564:	4629      	mov	r1, r5
 8005566:	f7fa ffaf 	bl	80004c8 <__aeabi_dmul>
 800556a:	4603      	mov	r3, r0
 800556c:	460c      	mov	r4, r1
 800556e:	461a      	mov	r2, r3
 8005570:	4623      	mov	r3, r4
 8005572:	4650      	mov	r0, sl
 8005574:	4659      	mov	r1, fp
 8005576:	f7fa fdf1 	bl	800015c <__adddf3>
 800557a:	4603      	mov	r3, r0
 800557c:	460c      	mov	r4, r1
 800557e:	461a      	mov	r2, r3
 8005580:	4623      	mov	r3, r4
 8005582:	4640      	mov	r0, r8
 8005584:	4649      	mov	r1, r9
 8005586:	f7fa ff9f 	bl	80004c8 <__aeabi_dmul>
 800558a:	4603      	mov	r3, r0
 800558c:	460c      	mov	r4, r1
 800558e:	4625      	mov	r5, r4
 8005590:	461c      	mov	r4, r3
											   + (weight_Yaw * DataStructure->Magnetometer_Yaw)    );
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005596:	6879      	ldr	r1, [r7, #4]
 8005598:	4618      	mov	r0, r3
 800559a:	f7fb fbcb 	bl	8000d34 <__aeabi_fmul>
 800559e:	4603      	mov	r3, r0
 80055a0:	4618      	mov	r0, r3
 80055a2:	f7fa ff39 	bl	8000418 <__aeabi_f2d>
 80055a6:	4602      	mov	r2, r0
 80055a8:	460b      	mov	r3, r1
 80055aa:	4620      	mov	r0, r4
 80055ac:	4629      	mov	r1, r5
 80055ae:	f7fa fdd5 	bl	800015c <__adddf3>
 80055b2:	4603      	mov	r3, r0
 80055b4:	460c      	mov	r4, r1
 80055b6:	4618      	mov	r0, r3
 80055b8:	4621      	mov	r1, r4
 80055ba:	f7fb fa5d 	bl	8000a78 <__aeabi_d2f>
 80055be:	4602      	mov	r2, r0
	DataStructure->Complementary_filter_Yaw    = ( (1-weight_Yaw) * (DataStructure->Complementary_filter_Yaw   + DataStructure->Gyroscope_Z_dgs * dt )
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
}
 80055c6:	bf00      	nop
 80055c8:	3710      	adds	r7, #16
 80055ca:	46bd      	mov	sp, r7
 80055cc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080055d0 <Kalman_filter>:
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------ */

void Kalman_filter(struct MPU9250 *DataStructure,
				   float Q_Roll_Pitch, float R_Roll_Pitch,
				   float Q_Yaw, float R_Yaw,
				   float dt) {
 80055d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80055d4:	b087      	sub	sp, #28
 80055d6:	af02      	add	r7, sp, #8
 80055d8:	60f8      	str	r0, [r7, #12]
 80055da:	60b9      	str	r1, [r7, #8]
 80055dc:	607a      	str	r2, [r7, #4]
 80055de:	603b      	str	r3, [r7, #0]

	/* Case 1: Update Q and R value */
	if( DataStructure->Kalman_P.kalman_Q != Q_Roll_Pitch || DataStructure->Kalman_P.kalman_R != R_Roll_Pitch ) {
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80055e6:	e9d3 4500 	ldrd	r4, r5, [r3]
 80055ea:	68b8      	ldr	r0, [r7, #8]
 80055ec:	f7fa ff14 	bl	8000418 <__aeabi_f2d>
 80055f0:	4602      	mov	r2, r0
 80055f2:	460b      	mov	r3, r1
 80055f4:	4620      	mov	r0, r4
 80055f6:	4629      	mov	r1, r5
 80055f8:	f7fb f9ce 	bl	8000998 <__aeabi_dcmpeq>
 80055fc:	4603      	mov	r3, r0
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d010      	beq.n	8005624 <Kalman_filter+0x54>
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 8005608:	e9d3 4500 	ldrd	r4, r5, [r3]
 800560c:	6878      	ldr	r0, [r7, #4]
 800560e:	f7fa ff03 	bl	8000418 <__aeabi_f2d>
 8005612:	4602      	mov	r2, r0
 8005614:	460b      	mov	r3, r1
 8005616:	4620      	mov	r0, r4
 8005618:	4629      	mov	r1, r5
 800561a:	f7fb f9bd 	bl	8000998 <__aeabi_dcmpeq>
 800561e:	4603      	mov	r3, r0
 8005620:	2b00      	cmp	r3, #0
 8005622:	d13c      	bne.n	800569e <Kalman_filter+0xce>

		Kalman_filter_init(&DataStructure->Kalman_R, Q_Roll_Pitch, R_Roll_Pitch);
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	f503 7588 	add.w	r5, r3, #272	; 0x110
 800562a:	68b8      	ldr	r0, [r7, #8]
 800562c:	f7fa fef4 	bl	8000418 <__aeabi_f2d>
 8005630:	4680      	mov	r8, r0
 8005632:	4689      	mov	r9, r1
 8005634:	6878      	ldr	r0, [r7, #4]
 8005636:	f7fa feef 	bl	8000418 <__aeabi_f2d>
 800563a:	4603      	mov	r3, r0
 800563c:	460c      	mov	r4, r1
 800563e:	e9cd 3400 	strd	r3, r4, [sp]
 8005642:	4642      	mov	r2, r8
 8005644:	464b      	mov	r3, r9
 8005646:	4628      	mov	r0, r5
 8005648:	f7fe fa56 	bl	8003af8 <Kalman_filter_init>
		Kalman_filter_init(&DataStructure->Kalman_P, Q_Roll_Pitch, R_Roll_Pitch);
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	f503 75cc 	add.w	r5, r3, #408	; 0x198
 8005652:	68b8      	ldr	r0, [r7, #8]
 8005654:	f7fa fee0 	bl	8000418 <__aeabi_f2d>
 8005658:	4680      	mov	r8, r0
 800565a:	4689      	mov	r9, r1
 800565c:	6878      	ldr	r0, [r7, #4]
 800565e:	f7fa fedb 	bl	8000418 <__aeabi_f2d>
 8005662:	4603      	mov	r3, r0
 8005664:	460c      	mov	r4, r1
 8005666:	e9cd 3400 	strd	r3, r4, [sp]
 800566a:	4642      	mov	r2, r8
 800566c:	464b      	mov	r3, r9
 800566e:	4628      	mov	r0, r5
 8005670:	f7fe fa42 	bl	8003af8 <Kalman_filter_init>
		Kalman_filter_init(&DataStructure->Kalman_Y, Q_Yaw, R_Yaw);
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	f503 7508 	add.w	r5, r3, #544	; 0x220
 800567a:	6838      	ldr	r0, [r7, #0]
 800567c:	f7fa fecc 	bl	8000418 <__aeabi_f2d>
 8005680:	4680      	mov	r8, r0
 8005682:	4689      	mov	r9, r1
 8005684:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005686:	f7fa fec7 	bl	8000418 <__aeabi_f2d>
 800568a:	4603      	mov	r3, r0
 800568c:	460c      	mov	r4, r1
 800568e:	e9cd 3400 	strd	r3, r4, [sp]
 8005692:	4642      	mov	r2, r8
 8005694:	464b      	mov	r3, r9
 8005696:	4628      	mov	r0, r5
 8005698:	f7fe fa2e 	bl	8003af8 <Kalman_filter_init>

		return;
 800569c:	e047      	b.n	800572e <Kalman_filter+0x15e>
	}

	/* Case 2: */
	DataStructure->Kalman_filter_Roll  = Kalman_filter_calculate(&DataStructure->Kalman_R, DataStructure->Accelerometer_Roll,  DataStructure->Gyroscope_X_dgs, dt);
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	f503 7588 	add.w	r5, r3, #272	; 0x110
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	6e9e      	ldr	r6, [r3, #104]	; 0x68
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	f103 0488 	add.w	r4, r3, #136	; 0x88
 80056ae:	e9d4 3400 	ldrd	r3, r4, [r4]
 80056b2:	4618      	mov	r0, r3
 80056b4:	4621      	mov	r1, r4
 80056b6:	f7fb f9df 	bl	8000a78 <__aeabi_d2f>
 80056ba:	4602      	mov	r2, r0
 80056bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80056be:	4631      	mov	r1, r6
 80056c0:	4628      	mov	r0, r5
 80056c2:	f7fe fa99 	bl	8003bf8 <Kalman_filter_calculate>
 80056c6:	4602      	mov	r2, r0
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	f8c3 22a8 	str.w	r2, [r3, #680]	; 0x2a8
	DataStructure->Kalman_filter_Pitch = Kalman_filter_calculate(&DataStructure->Kalman_P, DataStructure->Accelerometer_Pitch, DataStructure->Gyroscope_Y_dgs, dt);
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	f503 75cc 	add.w	r5, r3, #408	; 0x198
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	6ede      	ldr	r6, [r3, #108]	; 0x6c
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	f103 0490 	add.w	r4, r3, #144	; 0x90
 80056de:	e9d4 3400 	ldrd	r3, r4, [r4]
 80056e2:	4618      	mov	r0, r3
 80056e4:	4621      	mov	r1, r4
 80056e6:	f7fb f9c7 	bl	8000a78 <__aeabi_d2f>
 80056ea:	4602      	mov	r2, r0
 80056ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80056ee:	4631      	mov	r1, r6
 80056f0:	4628      	mov	r0, r5
 80056f2:	f7fe fa81 	bl	8003bf8 <Kalman_filter_calculate>
 80056f6:	4602      	mov	r2, r0
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	f8c3 22ac 	str.w	r2, [r3, #684]	; 0x2ac
	DataStructure->Kalman_filter_Yaw   = Kalman_filter_calculate(&DataStructure->Kalman_Y, DataStructure->Magnetometer_Yaw,    DataStructure->Gyroscope_Z_dgs, dt);
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	f503 7508 	add.w	r5, r3, #544	; 0x220
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	6f9e      	ldr	r6, [r3, #120]	; 0x78
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	f103 0498 	add.w	r4, r3, #152	; 0x98
 800570e:	e9d4 3400 	ldrd	r3, r4, [r4]
 8005712:	4618      	mov	r0, r3
 8005714:	4621      	mov	r1, r4
 8005716:	f7fb f9af 	bl	8000a78 <__aeabi_d2f>
 800571a:	4602      	mov	r2, r0
 800571c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800571e:	4631      	mov	r1, r6
 8005720:	4628      	mov	r0, r5
 8005722:	f7fe fa69 	bl	8003bf8 <Kalman_filter_calculate>
 8005726:	4602      	mov	r2, r0
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
}
 800572e:	3714      	adds	r7, #20
 8005730:	46bd      	mov	sp, r7
 8005732:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	...

08005738 <Madgwick_filter>:

/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------ */

void Madgwick_filter(struct MPU9250 *DataStructure,
					 float beta,
					 float dt) {
 8005738:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800573c:	b09f      	sub	sp, #124	; 0x7c
 800573e:	af08      	add	r7, sp, #32
 8005740:	60f8      	str	r0, [r7, #12]
 8005742:	60b9      	str	r1, [r7, #8]
 8005744:	607a      	str	r2, [r7, #4]

	MadgwickAHRSupdate(beta,
					   DataStructure->Gyroscope_X_dgs * (M_PI / 180), DataStructure->Gyroscope_Y_dgs * (M_PI / 180), DataStructure->Gyroscope_Z_dgs * (M_PI / 180),
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	e9d3 0122 	ldrd	r0, r1, [r3, #136]	; 0x88
 800574c:	a348      	add	r3, pc, #288	; (adr r3, 8005870 <Madgwick_filter+0x138>)
 800574e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005752:	f7fa feb9 	bl	80004c8 <__aeabi_dmul>
 8005756:	4603      	mov	r3, r0
 8005758:	460c      	mov	r4, r1
	MadgwickAHRSupdate(beta,
 800575a:	4618      	mov	r0, r3
 800575c:	4621      	mov	r1, r4
 800575e:	f7fb f98b 	bl	8000a78 <__aeabi_d2f>
 8005762:	4680      	mov	r8, r0
					   DataStructure->Gyroscope_X_dgs * (M_PI / 180), DataStructure->Gyroscope_Y_dgs * (M_PI / 180), DataStructure->Gyroscope_Z_dgs * (M_PI / 180),
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	e9d3 0124 	ldrd	r0, r1, [r3, #144]	; 0x90
 800576a:	a341      	add	r3, pc, #260	; (adr r3, 8005870 <Madgwick_filter+0x138>)
 800576c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005770:	f7fa feaa 	bl	80004c8 <__aeabi_dmul>
 8005774:	4603      	mov	r3, r0
 8005776:	460c      	mov	r4, r1
	MadgwickAHRSupdate(beta,
 8005778:	4618      	mov	r0, r3
 800577a:	4621      	mov	r1, r4
 800577c:	f7fb f97c 	bl	8000a78 <__aeabi_d2f>
 8005780:	4681      	mov	r9, r0
					   DataStructure->Gyroscope_X_dgs * (M_PI / 180), DataStructure->Gyroscope_Y_dgs * (M_PI / 180), DataStructure->Gyroscope_Z_dgs * (M_PI / 180),
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	e9d3 0126 	ldrd	r0, r1, [r3, #152]	; 0x98
 8005788:	a339      	add	r3, pc, #228	; (adr r3, 8005870 <Madgwick_filter+0x138>)
 800578a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800578e:	f7fa fe9b 	bl	80004c8 <__aeabi_dmul>
 8005792:	4603      	mov	r3, r0
 8005794:	460c      	mov	r4, r1
	MadgwickAHRSupdate(beta,
 8005796:	4618      	mov	r0, r3
 8005798:	4621      	mov	r1, r4
 800579a:	f7fb f96d 	bl	8000a78 <__aeabi_d2f>
 800579e:	4684      	mov	ip, r0
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80057a4:	68fa      	ldr	r2, [r7, #12]
 80057a6:	6d52      	ldr	r2, [r2, #84]	; 0x54
 80057a8:	68f9      	ldr	r1, [r7, #12]
 80057aa:	6d89      	ldr	r1, [r1, #88]	; 0x58
 80057ac:	68f8      	ldr	r0, [r7, #12]
 80057ae:	6dc0      	ldr	r0, [r0, #92]	; 0x5c
 80057b0:	68fc      	ldr	r4, [r7, #12]
 80057b2:	6e24      	ldr	r4, [r4, #96]	; 0x60
 80057b4:	68fd      	ldr	r5, [r7, #12]
 80057b6:	6e6d      	ldr	r5, [r5, #100]	; 0x64
 80057b8:	687e      	ldr	r6, [r7, #4]
 80057ba:	9606      	str	r6, [sp, #24]
 80057bc:	9505      	str	r5, [sp, #20]
 80057be:	9404      	str	r4, [sp, #16]
 80057c0:	9003      	str	r0, [sp, #12]
 80057c2:	9102      	str	r1, [sp, #8]
 80057c4:	9201      	str	r2, [sp, #4]
 80057c6:	9300      	str	r3, [sp, #0]
 80057c8:	4663      	mov	r3, ip
 80057ca:	464a      	mov	r2, r9
 80057cc:	4641      	mov	r1, r8
 80057ce:	68b8      	ldr	r0, [r7, #8]
 80057d0:	f7fb fcb2 	bl	8001138 <MadgwickAHRSupdate>
					   DataStructure->Accelerometer_X_g, DataStructure->Accelerometer_Y_g, DataStructure->Accelerometer_Z_g,
					   DataStructure->Magnetometer_X_uT, DataStructure->Magnetometer_Y_uT, DataStructure->Magnetometer_Z_uT,
					   dt);

	DataStructure->Madgwick_quaternion.w = q0;
 80057d4:	4b28      	ldr	r3, [pc, #160]	; (8005878 <Madgwick_filter+0x140>)
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	4618      	mov	r0, r3
 80057da:	f7fa fe1d 	bl	8000418 <__aeabi_f2d>
 80057de:	4603      	mov	r3, r0
 80057e0:	460c      	mov	r4, r1
 80057e2:	68fa      	ldr	r2, [r7, #12]
 80057e4:	f502 722e 	add.w	r2, r2, #696	; 0x2b8
 80057e8:	e9c2 3400 	strd	r3, r4, [r2]
	DataStructure->Madgwick_quaternion.x = q1;
 80057ec:	4b23      	ldr	r3, [pc, #140]	; (800587c <Madgwick_filter+0x144>)
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	4618      	mov	r0, r3
 80057f2:	f7fa fe11 	bl	8000418 <__aeabi_f2d>
 80057f6:	4603      	mov	r3, r0
 80057f8:	460c      	mov	r4, r1
 80057fa:	68fa      	ldr	r2, [r7, #12]
 80057fc:	f502 7230 	add.w	r2, r2, #704	; 0x2c0
 8005800:	e9c2 3400 	strd	r3, r4, [r2]
	DataStructure->Madgwick_quaternion.y = q2;
 8005804:	4b1e      	ldr	r3, [pc, #120]	; (8005880 <Madgwick_filter+0x148>)
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	4618      	mov	r0, r3
 800580a:	f7fa fe05 	bl	8000418 <__aeabi_f2d>
 800580e:	4603      	mov	r3, r0
 8005810:	460c      	mov	r4, r1
 8005812:	68fa      	ldr	r2, [r7, #12]
 8005814:	f502 7232 	add.w	r2, r2, #712	; 0x2c8
 8005818:	e9c2 3400 	strd	r3, r4, [r2]
	DataStructure->Madgwick_quaternion.z = q3;
 800581c:	4b19      	ldr	r3, [pc, #100]	; (8005884 <Madgwick_filter+0x14c>)
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	4618      	mov	r0, r3
 8005822:	f7fa fdf9 	bl	8000418 <__aeabi_f2d>
 8005826:	4603      	mov	r3, r0
 8005828:	460c      	mov	r4, r1
 800582a:	68fa      	ldr	r2, [r7, #12]
 800582c:	f502 7234 	add.w	r2, r2, #720	; 0x2d0
 8005830:	e9c2 3400 	strd	r3, r4, [r2]

	quaternion_normalise(&DataStructure->Madgwick_quaternion);
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	f503 732e 	add.w	r3, r3, #696	; 0x2b8
 800583a:	4618      	mov	r0, r3
 800583c:	f000 f9c7 	bl	8005bce <quaternion_normalise>

	struct rot_matrix madgwick_matrix;
	quaternion_to_matrix(&DataStructure->Madgwick_quaternion, &madgwick_matrix);
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	f503 732e 	add.w	r3, r3, #696	; 0x2b8
 8005846:	f107 0210 	add.w	r2, r7, #16
 800584a:	4611      	mov	r1, r2
 800584c:	4618      	mov	r0, r3
 800584e:	f000 fa3f 	bl	8005cd0 <quaternion_to_matrix>

	matrix_to_euler(&madgwick_matrix, &DataStructure->Madgwick_euler);
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	f503 7236 	add.w	r2, r3, #728	; 0x2d8
 8005858:	f107 0310 	add.w	r3, r7, #16
 800585c:	4611      	mov	r1, r2
 800585e:	4618      	mov	r0, r3
 8005860:	f000 fc22 	bl	80060a8 <matrix_to_euler>
}
 8005864:	bf00      	nop
 8005866:	375c      	adds	r7, #92	; 0x5c
 8005868:	46bd      	mov	sp, r7
 800586a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800586e:	bf00      	nop
 8005870:	a2529d39 	.word	0xa2529d39
 8005874:	3f91df46 	.word	0x3f91df46
 8005878:	20000000 	.word	0x20000000
 800587c:	200000c4 	.word	0x200000c4
 8005880:	200000c8 	.word	0x200000c8
 8005884:	200000cc 	.word	0x200000cc

08005888 <quaternion_init>:
 *      Author: macbookmichal
 */

#include "quaternion.h"

void quaternion_init(struct quaternion *q) {
 8005888:	b490      	push	{r4, r7}
 800588a:	b082      	sub	sp, #8
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]

	q->w = 1;
 8005890:	687a      	ldr	r2, [r7, #4]
 8005892:	f04f 0300 	mov.w	r3, #0
 8005896:	4c0e      	ldr	r4, [pc, #56]	; (80058d0 <quaternion_init+0x48>)
 8005898:	e9c2 3400 	strd	r3, r4, [r2]
	q->x = 0;
 800589c:	687a      	ldr	r2, [r7, #4]
 800589e:	f04f 0300 	mov.w	r3, #0
 80058a2:	f04f 0400 	mov.w	r4, #0
 80058a6:	e9c2 3402 	strd	r3, r4, [r2, #8]
	q->y = 0;
 80058aa:	687a      	ldr	r2, [r7, #4]
 80058ac:	f04f 0300 	mov.w	r3, #0
 80058b0:	f04f 0400 	mov.w	r4, #0
 80058b4:	e9c2 3404 	strd	r3, r4, [r2, #16]
	q->z = 0;
 80058b8:	687a      	ldr	r2, [r7, #4]
 80058ba:	f04f 0300 	mov.w	r3, #0
 80058be:	f04f 0400 	mov.w	r4, #0
 80058c2:	e9c2 3406 	strd	r3, r4, [r2, #24]
}
 80058c6:	bf00      	nop
 80058c8:	3708      	adds	r7, #8
 80058ca:	46bd      	mov	sp, r7
 80058cc:	bc90      	pop	{r4, r7}
 80058ce:	4770      	bx	lr
 80058d0:	3ff00000 	.word	0x3ff00000

080058d4 <euler_init>:

void euler_init(struct euler *e) {
 80058d4:	b480      	push	{r7}
 80058d6:	b083      	sub	sp, #12
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]

	e->roll = 0;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	f04f 0200 	mov.w	r2, #0
 80058e2:	601a      	str	r2, [r3, #0]
	e->pitch = 0;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	f04f 0200 	mov.w	r2, #0
 80058ea:	605a      	str	r2, [r3, #4]
	e->yaw = 0;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	f04f 0200 	mov.w	r2, #0
 80058f2:	609a      	str	r2, [r3, #8]
}
 80058f4:	bf00      	nop
 80058f6:	370c      	adds	r7, #12
 80058f8:	46bd      	mov	sp, r7
 80058fa:	bc80      	pop	{r7}
 80058fc:	4770      	bx	lr

080058fe <quaternion_tensor_product>:

struct quaternion quaternion_tensor_product(struct quaternion *q1, struct quaternion *q2) {
 80058fe:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005900:	b08d      	sub	sp, #52	; 0x34
 8005902:	af00      	add	r7, sp, #0
 8005904:	60f8      	str	r0, [r7, #12]
 8005906:	60b9      	str	r1, [r7, #8]
 8005908:	607a      	str	r2, [r7, #4]

	struct quaternion tensor_product;

	tensor_product.w = (q1->w * q2->w) - (q1->x * q2->x) - (q1->y * q2->y) - (q1->z * q2->z);
 800590a:	68bb      	ldr	r3, [r7, #8]
 800590c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	cb18      	ldmia	r3, {r3, r4}
 8005914:	461a      	mov	r2, r3
 8005916:	4623      	mov	r3, r4
 8005918:	f7fa fdd6 	bl	80004c8 <__aeabi_dmul>
 800591c:	4603      	mov	r3, r0
 800591e:	460c      	mov	r4, r1
 8005920:	461d      	mov	r5, r3
 8005922:	4626      	mov	r6, r4
 8005924:	68bb      	ldr	r3, [r7, #8]
 8005926:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	f103 0408 	add.w	r4, r3, #8
 8005930:	e9d4 3400 	ldrd	r3, r4, [r4]
 8005934:	461a      	mov	r2, r3
 8005936:	4623      	mov	r3, r4
 8005938:	f7fa fdc6 	bl	80004c8 <__aeabi_dmul>
 800593c:	4603      	mov	r3, r0
 800593e:	460c      	mov	r4, r1
 8005940:	461a      	mov	r2, r3
 8005942:	4623      	mov	r3, r4
 8005944:	4628      	mov	r0, r5
 8005946:	4631      	mov	r1, r6
 8005948:	f7fa fc06 	bl	8000158 <__aeabi_dsub>
 800594c:	4603      	mov	r3, r0
 800594e:	460c      	mov	r4, r1
 8005950:	461d      	mov	r5, r3
 8005952:	4626      	mov	r6, r4
 8005954:	68bb      	ldr	r3, [r7, #8]
 8005956:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	f103 0410 	add.w	r4, r3, #16
 8005960:	e9d4 3400 	ldrd	r3, r4, [r4]
 8005964:	461a      	mov	r2, r3
 8005966:	4623      	mov	r3, r4
 8005968:	f7fa fdae 	bl	80004c8 <__aeabi_dmul>
 800596c:	4603      	mov	r3, r0
 800596e:	460c      	mov	r4, r1
 8005970:	461a      	mov	r2, r3
 8005972:	4623      	mov	r3, r4
 8005974:	4628      	mov	r0, r5
 8005976:	4631      	mov	r1, r6
 8005978:	f7fa fbee 	bl	8000158 <__aeabi_dsub>
 800597c:	4603      	mov	r3, r0
 800597e:	460c      	mov	r4, r1
 8005980:	461d      	mov	r5, r3
 8005982:	4626      	mov	r6, r4
 8005984:	68bb      	ldr	r3, [r7, #8]
 8005986:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	f103 0418 	add.w	r4, r3, #24
 8005990:	e9d4 3400 	ldrd	r3, r4, [r4]
 8005994:	461a      	mov	r2, r3
 8005996:	4623      	mov	r3, r4
 8005998:	f7fa fd96 	bl	80004c8 <__aeabi_dmul>
 800599c:	4603      	mov	r3, r0
 800599e:	460c      	mov	r4, r1
 80059a0:	461a      	mov	r2, r3
 80059a2:	4623      	mov	r3, r4
 80059a4:	4628      	mov	r0, r5
 80059a6:	4631      	mov	r1, r6
 80059a8:	f7fa fbd6 	bl	8000158 <__aeabi_dsub>
 80059ac:	4603      	mov	r3, r0
 80059ae:	460c      	mov	r4, r1
 80059b0:	e9c7 3404 	strd	r3, r4, [r7, #16]
	tensor_product.x = (q1->w * q2->x) + (q1->x * q2->w) + (q1->y * q2->z) - (q1->z * q2->y);
 80059b4:	68bb      	ldr	r3, [r7, #8]
 80059b6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	f103 0408 	add.w	r4, r3, #8
 80059c0:	e9d4 3400 	ldrd	r3, r4, [r4]
 80059c4:	461a      	mov	r2, r3
 80059c6:	4623      	mov	r3, r4
 80059c8:	f7fa fd7e 	bl	80004c8 <__aeabi_dmul>
 80059cc:	4603      	mov	r3, r0
 80059ce:	460c      	mov	r4, r1
 80059d0:	461d      	mov	r5, r3
 80059d2:	4626      	mov	r6, r4
 80059d4:	68bb      	ldr	r3, [r7, #8]
 80059d6:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	cb18      	ldmia	r3, {r3, r4}
 80059de:	461a      	mov	r2, r3
 80059e0:	4623      	mov	r3, r4
 80059e2:	f7fa fd71 	bl	80004c8 <__aeabi_dmul>
 80059e6:	4603      	mov	r3, r0
 80059e8:	460c      	mov	r4, r1
 80059ea:	461a      	mov	r2, r3
 80059ec:	4623      	mov	r3, r4
 80059ee:	4628      	mov	r0, r5
 80059f0:	4631      	mov	r1, r6
 80059f2:	f7fa fbb3 	bl	800015c <__adddf3>
 80059f6:	4603      	mov	r3, r0
 80059f8:	460c      	mov	r4, r1
 80059fa:	461d      	mov	r5, r3
 80059fc:	4626      	mov	r6, r4
 80059fe:	68bb      	ldr	r3, [r7, #8]
 8005a00:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	f103 0418 	add.w	r4, r3, #24
 8005a0a:	e9d4 3400 	ldrd	r3, r4, [r4]
 8005a0e:	461a      	mov	r2, r3
 8005a10:	4623      	mov	r3, r4
 8005a12:	f7fa fd59 	bl	80004c8 <__aeabi_dmul>
 8005a16:	4603      	mov	r3, r0
 8005a18:	460c      	mov	r4, r1
 8005a1a:	461a      	mov	r2, r3
 8005a1c:	4623      	mov	r3, r4
 8005a1e:	4628      	mov	r0, r5
 8005a20:	4631      	mov	r1, r6
 8005a22:	f7fa fb9b 	bl	800015c <__adddf3>
 8005a26:	4603      	mov	r3, r0
 8005a28:	460c      	mov	r4, r1
 8005a2a:	461d      	mov	r5, r3
 8005a2c:	4626      	mov	r6, r4
 8005a2e:	68bb      	ldr	r3, [r7, #8]
 8005a30:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	f103 0410 	add.w	r4, r3, #16
 8005a3a:	e9d4 3400 	ldrd	r3, r4, [r4]
 8005a3e:	461a      	mov	r2, r3
 8005a40:	4623      	mov	r3, r4
 8005a42:	f7fa fd41 	bl	80004c8 <__aeabi_dmul>
 8005a46:	4603      	mov	r3, r0
 8005a48:	460c      	mov	r4, r1
 8005a4a:	461a      	mov	r2, r3
 8005a4c:	4623      	mov	r3, r4
 8005a4e:	4628      	mov	r0, r5
 8005a50:	4631      	mov	r1, r6
 8005a52:	f7fa fb81 	bl	8000158 <__aeabi_dsub>
 8005a56:	4603      	mov	r3, r0
 8005a58:	460c      	mov	r4, r1
 8005a5a:	e9c7 3406 	strd	r3, r4, [r7, #24]
	tensor_product.y = (q1->w * q2->y) - (q1->x * q2->z) + (q1->y * q2->w) + (q1->z * q2->x);
 8005a5e:	68bb      	ldr	r3, [r7, #8]
 8005a60:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	f103 0410 	add.w	r4, r3, #16
 8005a6a:	e9d4 3400 	ldrd	r3, r4, [r4]
 8005a6e:	461a      	mov	r2, r3
 8005a70:	4623      	mov	r3, r4
 8005a72:	f7fa fd29 	bl	80004c8 <__aeabi_dmul>
 8005a76:	4603      	mov	r3, r0
 8005a78:	460c      	mov	r4, r1
 8005a7a:	461d      	mov	r5, r3
 8005a7c:	4626      	mov	r6, r4
 8005a7e:	68bb      	ldr	r3, [r7, #8]
 8005a80:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	f103 0418 	add.w	r4, r3, #24
 8005a8a:	e9d4 3400 	ldrd	r3, r4, [r4]
 8005a8e:	461a      	mov	r2, r3
 8005a90:	4623      	mov	r3, r4
 8005a92:	f7fa fd19 	bl	80004c8 <__aeabi_dmul>
 8005a96:	4603      	mov	r3, r0
 8005a98:	460c      	mov	r4, r1
 8005a9a:	461a      	mov	r2, r3
 8005a9c:	4623      	mov	r3, r4
 8005a9e:	4628      	mov	r0, r5
 8005aa0:	4631      	mov	r1, r6
 8005aa2:	f7fa fb59 	bl	8000158 <__aeabi_dsub>
 8005aa6:	4603      	mov	r3, r0
 8005aa8:	460c      	mov	r4, r1
 8005aaa:	461d      	mov	r5, r3
 8005aac:	4626      	mov	r6, r4
 8005aae:	68bb      	ldr	r3, [r7, #8]
 8005ab0:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	cb18      	ldmia	r3, {r3, r4}
 8005ab8:	461a      	mov	r2, r3
 8005aba:	4623      	mov	r3, r4
 8005abc:	f7fa fd04 	bl	80004c8 <__aeabi_dmul>
 8005ac0:	4603      	mov	r3, r0
 8005ac2:	460c      	mov	r4, r1
 8005ac4:	461a      	mov	r2, r3
 8005ac6:	4623      	mov	r3, r4
 8005ac8:	4628      	mov	r0, r5
 8005aca:	4631      	mov	r1, r6
 8005acc:	f7fa fb46 	bl	800015c <__adddf3>
 8005ad0:	4603      	mov	r3, r0
 8005ad2:	460c      	mov	r4, r1
 8005ad4:	461d      	mov	r5, r3
 8005ad6:	4626      	mov	r6, r4
 8005ad8:	68bb      	ldr	r3, [r7, #8]
 8005ada:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	f103 0408 	add.w	r4, r3, #8
 8005ae4:	e9d4 3400 	ldrd	r3, r4, [r4]
 8005ae8:	461a      	mov	r2, r3
 8005aea:	4623      	mov	r3, r4
 8005aec:	f7fa fcec 	bl	80004c8 <__aeabi_dmul>
 8005af0:	4603      	mov	r3, r0
 8005af2:	460c      	mov	r4, r1
 8005af4:	461a      	mov	r2, r3
 8005af6:	4623      	mov	r3, r4
 8005af8:	4628      	mov	r0, r5
 8005afa:	4631      	mov	r1, r6
 8005afc:	f7fa fb2e 	bl	800015c <__adddf3>
 8005b00:	4603      	mov	r3, r0
 8005b02:	460c      	mov	r4, r1
 8005b04:	e9c7 3408 	strd	r3, r4, [r7, #32]
	tensor_product.z = (q1->w * q2->z) + (q1->x * q2->y) - (q1->y * q2->x) + (q1->z * q2->w);
 8005b08:	68bb      	ldr	r3, [r7, #8]
 8005b0a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	f103 0418 	add.w	r4, r3, #24
 8005b14:	e9d4 3400 	ldrd	r3, r4, [r4]
 8005b18:	461a      	mov	r2, r3
 8005b1a:	4623      	mov	r3, r4
 8005b1c:	f7fa fcd4 	bl	80004c8 <__aeabi_dmul>
 8005b20:	4603      	mov	r3, r0
 8005b22:	460c      	mov	r4, r1
 8005b24:	461d      	mov	r5, r3
 8005b26:	4626      	mov	r6, r4
 8005b28:	68bb      	ldr	r3, [r7, #8]
 8005b2a:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	f103 0410 	add.w	r4, r3, #16
 8005b34:	e9d4 3400 	ldrd	r3, r4, [r4]
 8005b38:	461a      	mov	r2, r3
 8005b3a:	4623      	mov	r3, r4
 8005b3c:	f7fa fcc4 	bl	80004c8 <__aeabi_dmul>
 8005b40:	4603      	mov	r3, r0
 8005b42:	460c      	mov	r4, r1
 8005b44:	461a      	mov	r2, r3
 8005b46:	4623      	mov	r3, r4
 8005b48:	4628      	mov	r0, r5
 8005b4a:	4631      	mov	r1, r6
 8005b4c:	f7fa fb06 	bl	800015c <__adddf3>
 8005b50:	4603      	mov	r3, r0
 8005b52:	460c      	mov	r4, r1
 8005b54:	461d      	mov	r5, r3
 8005b56:	4626      	mov	r6, r4
 8005b58:	68bb      	ldr	r3, [r7, #8]
 8005b5a:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	f103 0408 	add.w	r4, r3, #8
 8005b64:	e9d4 3400 	ldrd	r3, r4, [r4]
 8005b68:	461a      	mov	r2, r3
 8005b6a:	4623      	mov	r3, r4
 8005b6c:	f7fa fcac 	bl	80004c8 <__aeabi_dmul>
 8005b70:	4603      	mov	r3, r0
 8005b72:	460c      	mov	r4, r1
 8005b74:	461a      	mov	r2, r3
 8005b76:	4623      	mov	r3, r4
 8005b78:	4628      	mov	r0, r5
 8005b7a:	4631      	mov	r1, r6
 8005b7c:	f7fa faec 	bl	8000158 <__aeabi_dsub>
 8005b80:	4603      	mov	r3, r0
 8005b82:	460c      	mov	r4, r1
 8005b84:	461d      	mov	r5, r3
 8005b86:	4626      	mov	r6, r4
 8005b88:	68bb      	ldr	r3, [r7, #8]
 8005b8a:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	cb18      	ldmia	r3, {r3, r4}
 8005b92:	461a      	mov	r2, r3
 8005b94:	4623      	mov	r3, r4
 8005b96:	f7fa fc97 	bl	80004c8 <__aeabi_dmul>
 8005b9a:	4603      	mov	r3, r0
 8005b9c:	460c      	mov	r4, r1
 8005b9e:	461a      	mov	r2, r3
 8005ba0:	4623      	mov	r3, r4
 8005ba2:	4628      	mov	r0, r5
 8005ba4:	4631      	mov	r1, r6
 8005ba6:	f7fa fad9 	bl	800015c <__adddf3>
 8005baa:	4603      	mov	r3, r0
 8005bac:	460c      	mov	r4, r1
 8005bae:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28

	return tensor_product;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	461d      	mov	r5, r3
 8005bb6:	f107 0410 	add.w	r4, r7, #16
 8005bba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005bbc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005bbe:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8005bc2:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
}
 8005bc6:	68f8      	ldr	r0, [r7, #12]
 8005bc8:	3734      	adds	r7, #52	; 0x34
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005bce <quaternion_normalise>:

void quaternion_normalise(struct quaternion *q) {
 8005bce:	b5b0      	push	{r4, r5, r7, lr}
 8005bd0:	b084      	sub	sp, #16
 8005bd2:	af00      	add	r7, sp, #0
 8005bd4:	6078      	str	r0, [r7, #4]

	double norm = sqrt( pow(q->w,2) + pow(q->x,2) + pow(q->y,2) + pow(q->z,2) );
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005bdc:	f04f 0200 	mov.w	r2, #0
 8005be0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005be4:	f004 ff42 	bl	800aa6c <pow>
 8005be8:	4604      	mov	r4, r0
 8005bea:	460d      	mov	r5, r1
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8005bf2:	f04f 0200 	mov.w	r2, #0
 8005bf6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005bfa:	f004 ff37 	bl	800aa6c <pow>
 8005bfe:	4602      	mov	r2, r0
 8005c00:	460b      	mov	r3, r1
 8005c02:	4620      	mov	r0, r4
 8005c04:	4629      	mov	r1, r5
 8005c06:	f7fa faa9 	bl	800015c <__adddf3>
 8005c0a:	4603      	mov	r3, r0
 8005c0c:	460c      	mov	r4, r1
 8005c0e:	4625      	mov	r5, r4
 8005c10:	461c      	mov	r4, r3
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8005c18:	f04f 0200 	mov.w	r2, #0
 8005c1c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005c20:	f004 ff24 	bl	800aa6c <pow>
 8005c24:	4602      	mov	r2, r0
 8005c26:	460b      	mov	r3, r1
 8005c28:	4620      	mov	r0, r4
 8005c2a:	4629      	mov	r1, r5
 8005c2c:	f7fa fa96 	bl	800015c <__adddf3>
 8005c30:	4603      	mov	r3, r0
 8005c32:	460c      	mov	r4, r1
 8005c34:	4625      	mov	r5, r4
 8005c36:	461c      	mov	r4, r3
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8005c3e:	f04f 0200 	mov.w	r2, #0
 8005c42:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005c46:	f004 ff11 	bl	800aa6c <pow>
 8005c4a:	4602      	mov	r2, r0
 8005c4c:	460b      	mov	r3, r1
 8005c4e:	4620      	mov	r0, r4
 8005c50:	4629      	mov	r1, r5
 8005c52:	f7fa fa83 	bl	800015c <__adddf3>
 8005c56:	4603      	mov	r3, r0
 8005c58:	460c      	mov	r4, r1
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	4621      	mov	r1, r4
 8005c5e:	f005 f861 	bl	800ad24 <sqrt>
 8005c62:	e9c7 0102 	strd	r0, r1, [r7, #8]

	q->w = q->w / norm;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005c6c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005c70:	f7fa fd54 	bl	800071c <__aeabi_ddiv>
 8005c74:	4603      	mov	r3, r0
 8005c76:	460c      	mov	r4, r1
 8005c78:	687a      	ldr	r2, [r7, #4]
 8005c7a:	e9c2 3400 	strd	r3, r4, [r2]
	q->x = q->x / norm;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8005c84:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005c88:	f7fa fd48 	bl	800071c <__aeabi_ddiv>
 8005c8c:	4603      	mov	r3, r0
 8005c8e:	460c      	mov	r4, r1
 8005c90:	687a      	ldr	r2, [r7, #4]
 8005c92:	e9c2 3402 	strd	r3, r4, [r2, #8]
	q->y = q->y / norm;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8005c9c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005ca0:	f7fa fd3c 	bl	800071c <__aeabi_ddiv>
 8005ca4:	4603      	mov	r3, r0
 8005ca6:	460c      	mov	r4, r1
 8005ca8:	687a      	ldr	r2, [r7, #4]
 8005caa:	e9c2 3404 	strd	r3, r4, [r2, #16]
	q->z = q->z / norm;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8005cb4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005cb8:	f7fa fd30 	bl	800071c <__aeabi_ddiv>
 8005cbc:	4603      	mov	r3, r0
 8005cbe:	460c      	mov	r4, r1
 8005cc0:	687a      	ldr	r2, [r7, #4]
 8005cc2:	e9c2 3406 	strd	r3, r4, [r2, #24]
}
 8005cc6:	bf00      	nop
 8005cc8:	3710      	adds	r7, #16
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	bdb0      	pop	{r4, r5, r7, pc}
	...

08005cd0 <quaternion_to_matrix>:

void quaternion_to_matrix(struct quaternion *q, struct rot_matrix *m) {
 8005cd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005cd2:	b083      	sub	sp, #12
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
 8005cd8:	6039      	str	r1, [r7, #0]

	m->m11 = 1 - ( 2 * pow(q->y,2) ) - ( 2 * pow(q->z,2) );
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8005ce0:	f04f 0200 	mov.w	r2, #0
 8005ce4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005ce8:	f004 fec0 	bl	800aa6c <pow>
 8005cec:	4602      	mov	r2, r0
 8005cee:	460b      	mov	r3, r1
 8005cf0:	f7fa fa34 	bl	800015c <__adddf3>
 8005cf4:	4603      	mov	r3, r0
 8005cf6:	460c      	mov	r4, r1
 8005cf8:	461a      	mov	r2, r3
 8005cfa:	4623      	mov	r3, r4
 8005cfc:	f04f 0000 	mov.w	r0, #0
 8005d00:	49cb      	ldr	r1, [pc, #812]	; (8006030 <quaternion_to_matrix+0x360>)
 8005d02:	f7fa fa29 	bl	8000158 <__aeabi_dsub>
 8005d06:	4603      	mov	r3, r0
 8005d08:	460c      	mov	r4, r1
 8005d0a:	4625      	mov	r5, r4
 8005d0c:	461c      	mov	r4, r3
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8005d14:	f04f 0200 	mov.w	r2, #0
 8005d18:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005d1c:	f004 fea6 	bl	800aa6c <pow>
 8005d20:	4602      	mov	r2, r0
 8005d22:	460b      	mov	r3, r1
 8005d24:	f7fa fa1a 	bl	800015c <__adddf3>
 8005d28:	4602      	mov	r2, r0
 8005d2a:	460b      	mov	r3, r1
 8005d2c:	4620      	mov	r0, r4
 8005d2e:	4629      	mov	r1, r5
 8005d30:	f7fa fa12 	bl	8000158 <__aeabi_dsub>
 8005d34:	4603      	mov	r3, r0
 8005d36:	460c      	mov	r4, r1
 8005d38:	683a      	ldr	r2, [r7, #0]
 8005d3a:	e9c2 3400 	strd	r3, r4, [r2]
	m->m12 = ( 2 * q->x * q->y ) - ( 2 * q->z * q->w );
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8005d44:	4602      	mov	r2, r0
 8005d46:	460b      	mov	r3, r1
 8005d48:	f7fa fa08 	bl	800015c <__adddf3>
 8005d4c:	4603      	mov	r3, r0
 8005d4e:	460c      	mov	r4, r1
 8005d50:	4618      	mov	r0, r3
 8005d52:	4621      	mov	r1, r4
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	f103 0410 	add.w	r4, r3, #16
 8005d5a:	e9d4 3400 	ldrd	r3, r4, [r4]
 8005d5e:	461a      	mov	r2, r3
 8005d60:	4623      	mov	r3, r4
 8005d62:	f7fa fbb1 	bl	80004c8 <__aeabi_dmul>
 8005d66:	4603      	mov	r3, r0
 8005d68:	460c      	mov	r4, r1
 8005d6a:	461d      	mov	r5, r3
 8005d6c:	4626      	mov	r6, r4
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8005d74:	4602      	mov	r2, r0
 8005d76:	460b      	mov	r3, r1
 8005d78:	f7fa f9f0 	bl	800015c <__adddf3>
 8005d7c:	4603      	mov	r3, r0
 8005d7e:	460c      	mov	r4, r1
 8005d80:	4618      	mov	r0, r3
 8005d82:	4621      	mov	r1, r4
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	cb18      	ldmia	r3, {r3, r4}
 8005d88:	461a      	mov	r2, r3
 8005d8a:	4623      	mov	r3, r4
 8005d8c:	f7fa fb9c 	bl	80004c8 <__aeabi_dmul>
 8005d90:	4603      	mov	r3, r0
 8005d92:	460c      	mov	r4, r1
 8005d94:	461a      	mov	r2, r3
 8005d96:	4623      	mov	r3, r4
 8005d98:	4628      	mov	r0, r5
 8005d9a:	4631      	mov	r1, r6
 8005d9c:	f7fa f9dc 	bl	8000158 <__aeabi_dsub>
 8005da0:	4603      	mov	r3, r0
 8005da2:	460c      	mov	r4, r1
 8005da4:	683a      	ldr	r2, [r7, #0]
 8005da6:	e9c2 3402 	strd	r3, r4, [r2, #8]
	m->m13 = ( 2 * q->x * q->z ) + ( 2 * q->y * q->w );
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8005db0:	4602      	mov	r2, r0
 8005db2:	460b      	mov	r3, r1
 8005db4:	f7fa f9d2 	bl	800015c <__adddf3>
 8005db8:	4603      	mov	r3, r0
 8005dba:	460c      	mov	r4, r1
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	4621      	mov	r1, r4
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	f103 0418 	add.w	r4, r3, #24
 8005dc6:	e9d4 3400 	ldrd	r3, r4, [r4]
 8005dca:	461a      	mov	r2, r3
 8005dcc:	4623      	mov	r3, r4
 8005dce:	f7fa fb7b 	bl	80004c8 <__aeabi_dmul>
 8005dd2:	4603      	mov	r3, r0
 8005dd4:	460c      	mov	r4, r1
 8005dd6:	461d      	mov	r5, r3
 8005dd8:	4626      	mov	r6, r4
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8005de0:	4602      	mov	r2, r0
 8005de2:	460b      	mov	r3, r1
 8005de4:	f7fa f9ba 	bl	800015c <__adddf3>
 8005de8:	4603      	mov	r3, r0
 8005dea:	460c      	mov	r4, r1
 8005dec:	4618      	mov	r0, r3
 8005dee:	4621      	mov	r1, r4
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	cb18      	ldmia	r3, {r3, r4}
 8005df4:	461a      	mov	r2, r3
 8005df6:	4623      	mov	r3, r4
 8005df8:	f7fa fb66 	bl	80004c8 <__aeabi_dmul>
 8005dfc:	4603      	mov	r3, r0
 8005dfe:	460c      	mov	r4, r1
 8005e00:	461a      	mov	r2, r3
 8005e02:	4623      	mov	r3, r4
 8005e04:	4628      	mov	r0, r5
 8005e06:	4631      	mov	r1, r6
 8005e08:	f7fa f9a8 	bl	800015c <__adddf3>
 8005e0c:	4603      	mov	r3, r0
 8005e0e:	460c      	mov	r4, r1
 8005e10:	683a      	ldr	r2, [r7, #0]
 8005e12:	e9c2 3404 	strd	r3, r4, [r2, #16]

	m->m21 = ( 2 * q->x * q->y ) + ( 2 * q->z * q->w );
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8005e1c:	4602      	mov	r2, r0
 8005e1e:	460b      	mov	r3, r1
 8005e20:	f7fa f99c 	bl	800015c <__adddf3>
 8005e24:	4603      	mov	r3, r0
 8005e26:	460c      	mov	r4, r1
 8005e28:	4618      	mov	r0, r3
 8005e2a:	4621      	mov	r1, r4
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	f103 0410 	add.w	r4, r3, #16
 8005e32:	e9d4 3400 	ldrd	r3, r4, [r4]
 8005e36:	461a      	mov	r2, r3
 8005e38:	4623      	mov	r3, r4
 8005e3a:	f7fa fb45 	bl	80004c8 <__aeabi_dmul>
 8005e3e:	4603      	mov	r3, r0
 8005e40:	460c      	mov	r4, r1
 8005e42:	461d      	mov	r5, r3
 8005e44:	4626      	mov	r6, r4
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8005e4c:	4602      	mov	r2, r0
 8005e4e:	460b      	mov	r3, r1
 8005e50:	f7fa f984 	bl	800015c <__adddf3>
 8005e54:	4603      	mov	r3, r0
 8005e56:	460c      	mov	r4, r1
 8005e58:	4618      	mov	r0, r3
 8005e5a:	4621      	mov	r1, r4
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	cb18      	ldmia	r3, {r3, r4}
 8005e60:	461a      	mov	r2, r3
 8005e62:	4623      	mov	r3, r4
 8005e64:	f7fa fb30 	bl	80004c8 <__aeabi_dmul>
 8005e68:	4603      	mov	r3, r0
 8005e6a:	460c      	mov	r4, r1
 8005e6c:	461a      	mov	r2, r3
 8005e6e:	4623      	mov	r3, r4
 8005e70:	4628      	mov	r0, r5
 8005e72:	4631      	mov	r1, r6
 8005e74:	f7fa f972 	bl	800015c <__adddf3>
 8005e78:	4603      	mov	r3, r0
 8005e7a:	460c      	mov	r4, r1
 8005e7c:	683a      	ldr	r2, [r7, #0]
 8005e7e:	e9c2 3406 	strd	r3, r4, [r2, #24]
	m->m22 = 1 - ( 2 * pow(q->x,2) ) - ( 2 * pow(q->z,2) );
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8005e88:	f04f 0200 	mov.w	r2, #0
 8005e8c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005e90:	f004 fdec 	bl	800aa6c <pow>
 8005e94:	4602      	mov	r2, r0
 8005e96:	460b      	mov	r3, r1
 8005e98:	f7fa f960 	bl	800015c <__adddf3>
 8005e9c:	4603      	mov	r3, r0
 8005e9e:	460c      	mov	r4, r1
 8005ea0:	461a      	mov	r2, r3
 8005ea2:	4623      	mov	r3, r4
 8005ea4:	f04f 0000 	mov.w	r0, #0
 8005ea8:	4961      	ldr	r1, [pc, #388]	; (8006030 <quaternion_to_matrix+0x360>)
 8005eaa:	f7fa f955 	bl	8000158 <__aeabi_dsub>
 8005eae:	4603      	mov	r3, r0
 8005eb0:	460c      	mov	r4, r1
 8005eb2:	4625      	mov	r5, r4
 8005eb4:	461c      	mov	r4, r3
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8005ebc:	f04f 0200 	mov.w	r2, #0
 8005ec0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005ec4:	f004 fdd2 	bl	800aa6c <pow>
 8005ec8:	4602      	mov	r2, r0
 8005eca:	460b      	mov	r3, r1
 8005ecc:	f7fa f946 	bl	800015c <__adddf3>
 8005ed0:	4602      	mov	r2, r0
 8005ed2:	460b      	mov	r3, r1
 8005ed4:	4620      	mov	r0, r4
 8005ed6:	4629      	mov	r1, r5
 8005ed8:	f7fa f93e 	bl	8000158 <__aeabi_dsub>
 8005edc:	4603      	mov	r3, r0
 8005ede:	460c      	mov	r4, r1
 8005ee0:	683a      	ldr	r2, [r7, #0]
 8005ee2:	e9c2 3408 	strd	r3, r4, [r2, #32]
	m->m23 = ( 2 * q->y * q->z ) - ( 2 * q->x * q->w );
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8005eec:	4602      	mov	r2, r0
 8005eee:	460b      	mov	r3, r1
 8005ef0:	f7fa f934 	bl	800015c <__adddf3>
 8005ef4:	4603      	mov	r3, r0
 8005ef6:	460c      	mov	r4, r1
 8005ef8:	4618      	mov	r0, r3
 8005efa:	4621      	mov	r1, r4
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	f103 0418 	add.w	r4, r3, #24
 8005f02:	e9d4 3400 	ldrd	r3, r4, [r4]
 8005f06:	461a      	mov	r2, r3
 8005f08:	4623      	mov	r3, r4
 8005f0a:	f7fa fadd 	bl	80004c8 <__aeabi_dmul>
 8005f0e:	4603      	mov	r3, r0
 8005f10:	460c      	mov	r4, r1
 8005f12:	461d      	mov	r5, r3
 8005f14:	4626      	mov	r6, r4
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8005f1c:	4602      	mov	r2, r0
 8005f1e:	460b      	mov	r3, r1
 8005f20:	f7fa f91c 	bl	800015c <__adddf3>
 8005f24:	4603      	mov	r3, r0
 8005f26:	460c      	mov	r4, r1
 8005f28:	4618      	mov	r0, r3
 8005f2a:	4621      	mov	r1, r4
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	cb18      	ldmia	r3, {r3, r4}
 8005f30:	461a      	mov	r2, r3
 8005f32:	4623      	mov	r3, r4
 8005f34:	f7fa fac8 	bl	80004c8 <__aeabi_dmul>
 8005f38:	4603      	mov	r3, r0
 8005f3a:	460c      	mov	r4, r1
 8005f3c:	461a      	mov	r2, r3
 8005f3e:	4623      	mov	r3, r4
 8005f40:	4628      	mov	r0, r5
 8005f42:	4631      	mov	r1, r6
 8005f44:	f7fa f908 	bl	8000158 <__aeabi_dsub>
 8005f48:	4603      	mov	r3, r0
 8005f4a:	460c      	mov	r4, r1
 8005f4c:	683a      	ldr	r2, [r7, #0]
 8005f4e:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28

	m->m31 = ( 2 * q->x * q->z ) - ( 2 * q->y * q->w );
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8005f58:	4602      	mov	r2, r0
 8005f5a:	460b      	mov	r3, r1
 8005f5c:	f7fa f8fe 	bl	800015c <__adddf3>
 8005f60:	4603      	mov	r3, r0
 8005f62:	460c      	mov	r4, r1
 8005f64:	4618      	mov	r0, r3
 8005f66:	4621      	mov	r1, r4
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	f103 0418 	add.w	r4, r3, #24
 8005f6e:	e9d4 3400 	ldrd	r3, r4, [r4]
 8005f72:	461a      	mov	r2, r3
 8005f74:	4623      	mov	r3, r4
 8005f76:	f7fa faa7 	bl	80004c8 <__aeabi_dmul>
 8005f7a:	4603      	mov	r3, r0
 8005f7c:	460c      	mov	r4, r1
 8005f7e:	461d      	mov	r5, r3
 8005f80:	4626      	mov	r6, r4
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8005f88:	4602      	mov	r2, r0
 8005f8a:	460b      	mov	r3, r1
 8005f8c:	f7fa f8e6 	bl	800015c <__adddf3>
 8005f90:	4603      	mov	r3, r0
 8005f92:	460c      	mov	r4, r1
 8005f94:	4618      	mov	r0, r3
 8005f96:	4621      	mov	r1, r4
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	cb18      	ldmia	r3, {r3, r4}
 8005f9c:	461a      	mov	r2, r3
 8005f9e:	4623      	mov	r3, r4
 8005fa0:	f7fa fa92 	bl	80004c8 <__aeabi_dmul>
 8005fa4:	4603      	mov	r3, r0
 8005fa6:	460c      	mov	r4, r1
 8005fa8:	461a      	mov	r2, r3
 8005faa:	4623      	mov	r3, r4
 8005fac:	4628      	mov	r0, r5
 8005fae:	4631      	mov	r1, r6
 8005fb0:	f7fa f8d2 	bl	8000158 <__aeabi_dsub>
 8005fb4:	4603      	mov	r3, r0
 8005fb6:	460c      	mov	r4, r1
 8005fb8:	683a      	ldr	r2, [r7, #0]
 8005fba:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
	m->m32 = ( 2 * q->y * q->z ) + ( 2 * q->x * q->w );
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8005fc4:	4602      	mov	r2, r0
 8005fc6:	460b      	mov	r3, r1
 8005fc8:	f7fa f8c8 	bl	800015c <__adddf3>
 8005fcc:	4603      	mov	r3, r0
 8005fce:	460c      	mov	r4, r1
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	4621      	mov	r1, r4
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	f103 0418 	add.w	r4, r3, #24
 8005fda:	e9d4 3400 	ldrd	r3, r4, [r4]
 8005fde:	461a      	mov	r2, r3
 8005fe0:	4623      	mov	r3, r4
 8005fe2:	f7fa fa71 	bl	80004c8 <__aeabi_dmul>
 8005fe6:	4603      	mov	r3, r0
 8005fe8:	460c      	mov	r4, r1
 8005fea:	461d      	mov	r5, r3
 8005fec:	4626      	mov	r6, r4
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8005ff4:	4602      	mov	r2, r0
 8005ff6:	460b      	mov	r3, r1
 8005ff8:	f7fa f8b0 	bl	800015c <__adddf3>
 8005ffc:	4603      	mov	r3, r0
 8005ffe:	460c      	mov	r4, r1
 8006000:	4618      	mov	r0, r3
 8006002:	4621      	mov	r1, r4
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	cb18      	ldmia	r3, {r3, r4}
 8006008:	461a      	mov	r2, r3
 800600a:	4623      	mov	r3, r4
 800600c:	f7fa fa5c 	bl	80004c8 <__aeabi_dmul>
 8006010:	4603      	mov	r3, r0
 8006012:	460c      	mov	r4, r1
 8006014:	461a      	mov	r2, r3
 8006016:	4623      	mov	r3, r4
 8006018:	4628      	mov	r0, r5
 800601a:	4631      	mov	r1, r6
 800601c:	f7fa f89e 	bl	800015c <__adddf3>
 8006020:	4603      	mov	r3, r0
 8006022:	460c      	mov	r4, r1
 8006024:	683a      	ldr	r2, [r7, #0]
 8006026:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38
	m->m33 = 1 - ( 2 * pow(q->x,2) ) - ( 2 * pow(q->y,2) );
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	e002      	b.n	8006034 <quaternion_to_matrix+0x364>
 800602e:	bf00      	nop
 8006030:	3ff00000 	.word	0x3ff00000
 8006034:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8006038:	f04f 0200 	mov.w	r2, #0
 800603c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006040:	f004 fd14 	bl	800aa6c <pow>
 8006044:	4602      	mov	r2, r0
 8006046:	460b      	mov	r3, r1
 8006048:	f7fa f888 	bl	800015c <__adddf3>
 800604c:	4603      	mov	r3, r0
 800604e:	460c      	mov	r4, r1
 8006050:	461a      	mov	r2, r3
 8006052:	4623      	mov	r3, r4
 8006054:	f04f 0000 	mov.w	r0, #0
 8006058:	4911      	ldr	r1, [pc, #68]	; (80060a0 <quaternion_to_matrix+0x3d0>)
 800605a:	f7fa f87d 	bl	8000158 <__aeabi_dsub>
 800605e:	4603      	mov	r3, r0
 8006060:	460c      	mov	r4, r1
 8006062:	4625      	mov	r5, r4
 8006064:	461c      	mov	r4, r3
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 800606c:	f04f 0200 	mov.w	r2, #0
 8006070:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006074:	f004 fcfa 	bl	800aa6c <pow>
 8006078:	4602      	mov	r2, r0
 800607a:	460b      	mov	r3, r1
 800607c:	f7fa f86e 	bl	800015c <__adddf3>
 8006080:	4602      	mov	r2, r0
 8006082:	460b      	mov	r3, r1
 8006084:	4620      	mov	r0, r4
 8006086:	4629      	mov	r1, r5
 8006088:	f7fa f866 	bl	8000158 <__aeabi_dsub>
 800608c:	4603      	mov	r3, r0
 800608e:	460c      	mov	r4, r1
 8006090:	683a      	ldr	r2, [r7, #0]
 8006092:	e9c2 3410 	strd	r3, r4, [r2, #64]	; 0x40
}
 8006096:	bf00      	nop
 8006098:	370c      	adds	r7, #12
 800609a:	46bd      	mov	sp, r7
 800609c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800609e:	bf00      	nop
 80060a0:	3ff00000 	.word	0x3ff00000
 80060a4:	00000000 	.word	0x00000000

080060a8 <matrix_to_euler>:

void matrix_to_euler(struct rot_matrix *m, struct euler *e) {
 80060a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80060ac:	b085      	sub	sp, #20
 80060ae:	af00      	add	r7, sp, #0
 80060b0:	6078      	str	r0, [r7, #4]
 80060b2:	6039      	str	r1, [r7, #0]

	double Beta = atan2f(-m->m31, sqrt( pow(m->m11,2) + pow(m->m21,2) ) );
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	f103 0430 	add.w	r4, r3, #48	; 0x30
 80060ba:	e9d4 3400 	ldrd	r3, r4, [r4]
 80060be:	4618      	mov	r0, r3
 80060c0:	4621      	mov	r1, r4
 80060c2:	f7fa fcd9 	bl	8000a78 <__aeabi_d2f>
 80060c6:	4603      	mov	r3, r0
 80060c8:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	e9d3 0100 	ldrd	r0, r1, [r3]
 80060d2:	f04f 0200 	mov.w	r2, #0
 80060d6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80060da:	f004 fcc7 	bl	800aa6c <pow>
 80060de:	4605      	mov	r5, r0
 80060e0:	460e      	mov	r6, r1
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 80060e8:	f04f 0200 	mov.w	r2, #0
 80060ec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80060f0:	f004 fcbc 	bl	800aa6c <pow>
 80060f4:	4602      	mov	r2, r0
 80060f6:	460b      	mov	r3, r1
 80060f8:	4628      	mov	r0, r5
 80060fa:	4631      	mov	r1, r6
 80060fc:	f7fa f82e 	bl	800015c <__adddf3>
 8006100:	4602      	mov	r2, r0
 8006102:	460b      	mov	r3, r1
 8006104:	4610      	mov	r0, r2
 8006106:	4619      	mov	r1, r3
 8006108:	f004 fe0c 	bl	800ad24 <sqrt>
 800610c:	4602      	mov	r2, r0
 800610e:	460b      	mov	r3, r1
 8006110:	4610      	mov	r0, r2
 8006112:	4619      	mov	r1, r3
 8006114:	f7fa fcb0 	bl	8000a78 <__aeabi_d2f>
 8006118:	4603      	mov	r3, r0
 800611a:	4619      	mov	r1, r3
 800611c:	4620      	mov	r0, r4
 800611e:	f004 fe55 	bl	800adcc <atan2f>
 8006122:	4603      	mov	r3, r0
 8006124:	4618      	mov	r0, r3
 8006126:	f7fa f977 	bl	8000418 <__aeabi_f2d>
 800612a:	4603      	mov	r3, r0
 800612c:	460c      	mov	r4, r1
 800612e:	e9c7 3402 	strd	r3, r4, [r7, #8]

	e->pitch = Beta * (180 / M_PI);
 8006132:	a347      	add	r3, pc, #284	; (adr r3, 8006250 <matrix_to_euler+0x1a8>)
 8006134:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006138:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800613c:	f7fa f9c4 	bl	80004c8 <__aeabi_dmul>
 8006140:	4603      	mov	r3, r0
 8006142:	460c      	mov	r4, r1
 8006144:	4618      	mov	r0, r3
 8006146:	4621      	mov	r1, r4
 8006148:	f7fa fc96 	bl	8000a78 <__aeabi_d2f>
 800614c:	4602      	mov	r2, r0
 800614e:	683b      	ldr	r3, [r7, #0]
 8006150:	605a      	str	r2, [r3, #4]
	e->roll  = atan2(m->m32 / cosf(Beta), m->m33 / cos(Beta) ) * (180 / M_PI);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 8006158:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800615c:	f7fa fc8c 	bl	8000a78 <__aeabi_d2f>
 8006160:	4603      	mov	r3, r0
 8006162:	4618      	mov	r0, r3
 8006164:	f004 fc16 	bl	800a994 <cosf>
 8006168:	4603      	mov	r3, r0
 800616a:	4618      	mov	r0, r3
 800616c:	f7fa f954 	bl	8000418 <__aeabi_f2d>
 8006170:	4602      	mov	r2, r0
 8006172:	460b      	mov	r3, r1
 8006174:	4620      	mov	r0, r4
 8006176:	4629      	mov	r1, r5
 8006178:	f7fa fad0 	bl	800071c <__aeabi_ddiv>
 800617c:	4603      	mov	r3, r0
 800617e:	460c      	mov	r4, r1
 8006180:	4698      	mov	r8, r3
 8006182:	46a1      	mov	r9, r4
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	; 0x40
 800618a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800618e:	f004 fbcb 	bl	800a928 <cos>
 8006192:	4602      	mov	r2, r0
 8006194:	460b      	mov	r3, r1
 8006196:	4620      	mov	r0, r4
 8006198:	4629      	mov	r1, r5
 800619a:	f7fa fabf 	bl	800071c <__aeabi_ddiv>
 800619e:	4603      	mov	r3, r0
 80061a0:	460c      	mov	r4, r1
 80061a2:	461a      	mov	r2, r3
 80061a4:	4623      	mov	r3, r4
 80061a6:	4640      	mov	r0, r8
 80061a8:	4649      	mov	r1, r9
 80061aa:	f004 fc5d 	bl	800aa68 <atan2>
 80061ae:	a328      	add	r3, pc, #160	; (adr r3, 8006250 <matrix_to_euler+0x1a8>)
 80061b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061b4:	f7fa f988 	bl	80004c8 <__aeabi_dmul>
 80061b8:	4603      	mov	r3, r0
 80061ba:	460c      	mov	r4, r1
 80061bc:	4618      	mov	r0, r3
 80061be:	4621      	mov	r1, r4
 80061c0:	f7fa fc5a 	bl	8000a78 <__aeabi_d2f>
 80061c4:	4602      	mov	r2, r0
 80061c6:	683b      	ldr	r3, [r7, #0]
 80061c8:	601a      	str	r2, [r3, #0]
	e->yaw   = atan2(m->m21 / cosf(Beta), m->m11 / cos(Beta) ) * (180 / M_PI);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 80061d0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80061d4:	f7fa fc50 	bl	8000a78 <__aeabi_d2f>
 80061d8:	4603      	mov	r3, r0
 80061da:	4618      	mov	r0, r3
 80061dc:	f004 fbda 	bl	800a994 <cosf>
 80061e0:	4603      	mov	r3, r0
 80061e2:	4618      	mov	r0, r3
 80061e4:	f7fa f918 	bl	8000418 <__aeabi_f2d>
 80061e8:	4602      	mov	r2, r0
 80061ea:	460b      	mov	r3, r1
 80061ec:	4620      	mov	r0, r4
 80061ee:	4629      	mov	r1, r5
 80061f0:	f7fa fa94 	bl	800071c <__aeabi_ddiv>
 80061f4:	4603      	mov	r3, r0
 80061f6:	460c      	mov	r4, r1
 80061f8:	4698      	mov	r8, r3
 80061fa:	46a1      	mov	r9, r4
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	e9d3 4500 	ldrd	r4, r5, [r3]
 8006202:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006206:	f004 fb8f 	bl	800a928 <cos>
 800620a:	4602      	mov	r2, r0
 800620c:	460b      	mov	r3, r1
 800620e:	4620      	mov	r0, r4
 8006210:	4629      	mov	r1, r5
 8006212:	f7fa fa83 	bl	800071c <__aeabi_ddiv>
 8006216:	4603      	mov	r3, r0
 8006218:	460c      	mov	r4, r1
 800621a:	461a      	mov	r2, r3
 800621c:	4623      	mov	r3, r4
 800621e:	4640      	mov	r0, r8
 8006220:	4649      	mov	r1, r9
 8006222:	f004 fc21 	bl	800aa68 <atan2>
 8006226:	a30a      	add	r3, pc, #40	; (adr r3, 8006250 <matrix_to_euler+0x1a8>)
 8006228:	e9d3 2300 	ldrd	r2, r3, [r3]
 800622c:	f7fa f94c 	bl	80004c8 <__aeabi_dmul>
 8006230:	4603      	mov	r3, r0
 8006232:	460c      	mov	r4, r1
 8006234:	4618      	mov	r0, r3
 8006236:	4621      	mov	r1, r4
 8006238:	f7fa fc1e 	bl	8000a78 <__aeabi_d2f>
 800623c:	4602      	mov	r2, r0
 800623e:	683b      	ldr	r3, [r7, #0]
 8006240:	609a      	str	r2, [r3, #8]
}
 8006242:	bf00      	nop
 8006244:	3714      	adds	r7, #20
 8006246:	46bd      	mov	sp, r7
 8006248:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800624c:	f3af 8000 	nop.w
 8006250:	1a63c1f8 	.word	0x1a63c1f8
 8006254:	404ca5dc 	.word	0x404ca5dc

08006258 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006258:	b580      	push	{r7, lr}
 800625a:	b084      	sub	sp, #16
 800625c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800625e:	4b18      	ldr	r3, [pc, #96]	; (80062c0 <HAL_MspInit+0x68>)
 8006260:	699b      	ldr	r3, [r3, #24]
 8006262:	4a17      	ldr	r2, [pc, #92]	; (80062c0 <HAL_MspInit+0x68>)
 8006264:	f043 0301 	orr.w	r3, r3, #1
 8006268:	6193      	str	r3, [r2, #24]
 800626a:	4b15      	ldr	r3, [pc, #84]	; (80062c0 <HAL_MspInit+0x68>)
 800626c:	699b      	ldr	r3, [r3, #24]
 800626e:	f003 0301 	and.w	r3, r3, #1
 8006272:	60bb      	str	r3, [r7, #8]
 8006274:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006276:	4b12      	ldr	r3, [pc, #72]	; (80062c0 <HAL_MspInit+0x68>)
 8006278:	69db      	ldr	r3, [r3, #28]
 800627a:	4a11      	ldr	r2, [pc, #68]	; (80062c0 <HAL_MspInit+0x68>)
 800627c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006280:	61d3      	str	r3, [r2, #28]
 8006282:	4b0f      	ldr	r3, [pc, #60]	; (80062c0 <HAL_MspInit+0x68>)
 8006284:	69db      	ldr	r3, [r3, #28]
 8006286:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800628a:	607b      	str	r3, [r7, #4]
 800628c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800628e:	2200      	movs	r2, #0
 8006290:	210f      	movs	r1, #15
 8006292:	f06f 0001 	mvn.w	r0, #1
 8006296:	f000 fb00 	bl	800689a <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800629a:	4b0a      	ldr	r3, [pc, #40]	; (80062c4 <HAL_MspInit+0x6c>)
 800629c:	685b      	ldr	r3, [r3, #4]
 800629e:	60fb      	str	r3, [r7, #12]
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80062a6:	60fb      	str	r3, [r7, #12]
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80062ae:	60fb      	str	r3, [r7, #12]
 80062b0:	4a04      	ldr	r2, [pc, #16]	; (80062c4 <HAL_MspInit+0x6c>)
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80062b6:	bf00      	nop
 80062b8:	3710      	adds	r7, #16
 80062ba:	46bd      	mov	sp, r7
 80062bc:	bd80      	pop	{r7, pc}
 80062be:	bf00      	nop
 80062c0:	40021000 	.word	0x40021000
 80062c4:	40010000 	.word	0x40010000

080062c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80062c8:	b480      	push	{r7}
 80062ca:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80062cc:	bf00      	nop
 80062ce:	46bd      	mov	sp, r7
 80062d0:	bc80      	pop	{r7}
 80062d2:	4770      	bx	lr

080062d4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80062d4:	b480      	push	{r7}
 80062d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80062d8:	e7fe      	b.n	80062d8 <HardFault_Handler+0x4>

080062da <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80062da:	b480      	push	{r7}
 80062dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80062de:	e7fe      	b.n	80062de <MemManage_Handler+0x4>

080062e0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80062e0:	b480      	push	{r7}
 80062e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80062e4:	e7fe      	b.n	80062e4 <BusFault_Handler+0x4>

080062e6 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80062e6:	b480      	push	{r7}
 80062e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80062ea:	e7fe      	b.n	80062ea <UsageFault_Handler+0x4>

080062ec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80062ec:	b480      	push	{r7}
 80062ee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80062f0:	bf00      	nop
 80062f2:	46bd      	mov	sp, r7
 80062f4:	bc80      	pop	{r7}
 80062f6:	4770      	bx	lr

080062f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80062fc:	f000 f9b8 	bl	8006670 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8006300:	f003 fee6 	bl	800a0d0 <xTaskGetSchedulerState>
 8006304:	4603      	mov	r3, r0
 8006306:	2b01      	cmp	r3, #1
 8006308:	d001      	beq.n	800630e <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800630a:	f004 f8c5 	bl	800a498 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800630e:	bf00      	nop
 8006310:	bd80      	pop	{r7, pc}
	...

08006314 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8006314:	b580      	push	{r7, lr}
 8006316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8006318:	4802      	ldr	r0, [pc, #8]	; (8006324 <DMA1_Channel4_IRQHandler+0x10>)
 800631a:	f000 fc25 	bl	8006b68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800631e:	bf00      	nop
 8006320:	bd80      	pop	{r7, pc}
 8006322:	bf00      	nop
 8006324:	20003510 	.word	0x20003510

08006328 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8006328:	b580      	push	{r7, lr}
 800632a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800632c:	4802      	ldr	r0, [pc, #8]	; (8006338 <DMA1_Channel5_IRQHandler+0x10>)
 800632e:	f000 fc1b 	bl	8006b68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8006332:	bf00      	nop
 8006334:	bd80      	pop	{r7, pc}
 8006336:	bf00      	nop
 8006338:	20003554 	.word	0x20003554

0800633c <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 800633c:	b580      	push	{r7, lr}
 800633e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8006340:	4802      	ldr	r0, [pc, #8]	; (800634c <DMA1_Channel6_IRQHandler+0x10>)
 8006342:	f000 fc11 	bl	8006b68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8006346:	bf00      	nop
 8006348:	bd80      	pop	{r7, pc}
 800634a:	bf00      	nop
 800634c:	20003434 	.word	0x20003434

08006350 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8006350:	b580      	push	{r7, lr}
 8006352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8006354:	4802      	ldr	r0, [pc, #8]	; (8006360 <DMA1_Channel7_IRQHandler+0x10>)
 8006356:	f000 fc07 	bl	8006b68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 800635a:	bf00      	nop
 800635c:	bd80      	pop	{r7, pc}
 800635e:	bf00      	nop
 8006360:	200034cc 	.word	0x200034cc

08006364 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8006364:	b580      	push	{r7, lr}
 8006366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8006368:	4802      	ldr	r0, [pc, #8]	; (8006374 <USART1_IRQHandler+0x10>)
 800636a:	f002 fce3 	bl	8008d34 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800636e:	bf00      	nop
 8006370:	bd80      	pop	{r7, pc}
 8006372:	bf00      	nop
 8006374:	20003598 	.word	0x20003598

08006378 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8006378:	b580      	push	{r7, lr}
 800637a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800637c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8006380:	f000 feb0 	bl	80070e4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8006384:	bf00      	nop
 8006386:	bd80      	pop	{r7, pc}

08006388 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8006388:	b480      	push	{r7}
 800638a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 800638c:	4b15      	ldr	r3, [pc, #84]	; (80063e4 <SystemInit+0x5c>)
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	4a14      	ldr	r2, [pc, #80]	; (80063e4 <SystemInit+0x5c>)
 8006392:	f043 0301 	orr.w	r3, r3, #1
 8006396:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8006398:	4b12      	ldr	r3, [pc, #72]	; (80063e4 <SystemInit+0x5c>)
 800639a:	685a      	ldr	r2, [r3, #4]
 800639c:	4911      	ldr	r1, [pc, #68]	; (80063e4 <SystemInit+0x5c>)
 800639e:	4b12      	ldr	r3, [pc, #72]	; (80063e8 <SystemInit+0x60>)
 80063a0:	4013      	ands	r3, r2
 80063a2:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80063a4:	4b0f      	ldr	r3, [pc, #60]	; (80063e4 <SystemInit+0x5c>)
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	4a0e      	ldr	r2, [pc, #56]	; (80063e4 <SystemInit+0x5c>)
 80063aa:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80063ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80063b2:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80063b4:	4b0b      	ldr	r3, [pc, #44]	; (80063e4 <SystemInit+0x5c>)
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	4a0a      	ldr	r2, [pc, #40]	; (80063e4 <SystemInit+0x5c>)
 80063ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80063be:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80063c0:	4b08      	ldr	r3, [pc, #32]	; (80063e4 <SystemInit+0x5c>)
 80063c2:	685b      	ldr	r3, [r3, #4]
 80063c4:	4a07      	ldr	r2, [pc, #28]	; (80063e4 <SystemInit+0x5c>)
 80063c6:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80063ca:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80063cc:	4b05      	ldr	r3, [pc, #20]	; (80063e4 <SystemInit+0x5c>)
 80063ce:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80063d2:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80063d4:	4b05      	ldr	r3, [pc, #20]	; (80063ec <SystemInit+0x64>)
 80063d6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80063da:	609a      	str	r2, [r3, #8]
#endif 
}
 80063dc:	bf00      	nop
 80063de:	46bd      	mov	sp, r7
 80063e0:	bc80      	pop	{r7}
 80063e2:	4770      	bx	lr
 80063e4:	40021000 	.word	0x40021000
 80063e8:	f8ff0000 	.word	0xf8ff0000
 80063ec:	e000ed00 	.word	0xe000ed00

080063f0 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80063f0:	b580      	push	{r7, lr}
 80063f2:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 80063f4:	4b11      	ldr	r3, [pc, #68]	; (800643c <MX_USART1_UART_Init+0x4c>)
 80063f6:	4a12      	ldr	r2, [pc, #72]	; (8006440 <MX_USART1_UART_Init+0x50>)
 80063f8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80063fa:	4b10      	ldr	r3, [pc, #64]	; (800643c <MX_USART1_UART_Init+0x4c>)
 80063fc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8006400:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8006402:	4b0e      	ldr	r3, [pc, #56]	; (800643c <MX_USART1_UART_Init+0x4c>)
 8006404:	2200      	movs	r2, #0
 8006406:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8006408:	4b0c      	ldr	r3, [pc, #48]	; (800643c <MX_USART1_UART_Init+0x4c>)
 800640a:	2200      	movs	r2, #0
 800640c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800640e:	4b0b      	ldr	r3, [pc, #44]	; (800643c <MX_USART1_UART_Init+0x4c>)
 8006410:	2200      	movs	r2, #0
 8006412:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8006414:	4b09      	ldr	r3, [pc, #36]	; (800643c <MX_USART1_UART_Init+0x4c>)
 8006416:	220c      	movs	r2, #12
 8006418:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800641a:	4b08      	ldr	r3, [pc, #32]	; (800643c <MX_USART1_UART_Init+0x4c>)
 800641c:	2200      	movs	r2, #0
 800641e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8006420:	4b06      	ldr	r3, [pc, #24]	; (800643c <MX_USART1_UART_Init+0x4c>)
 8006422:	2200      	movs	r2, #0
 8006424:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8006426:	4805      	ldr	r0, [pc, #20]	; (800643c <MX_USART1_UART_Init+0x4c>)
 8006428:	f002 fb4a 	bl	8008ac0 <HAL_UART_Init>
 800642c:	4603      	mov	r3, r0
 800642e:	2b00      	cmp	r3, #0
 8006430:	d001      	beq.n	8006436 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8006432:	f7fd fe99 	bl	8004168 <Error_Handler>
  }

}
 8006436:	bf00      	nop
 8006438:	bd80      	pop	{r7, pc}
 800643a:	bf00      	nop
 800643c:	20003598 	.word	0x20003598
 8006440:	40013800 	.word	0x40013800

08006444 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8006444:	b580      	push	{r7, lr}
 8006446:	b088      	sub	sp, #32
 8006448:	af00      	add	r7, sp, #0
 800644a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800644c:	f107 0310 	add.w	r3, r7, #16
 8006450:	2200      	movs	r2, #0
 8006452:	601a      	str	r2, [r3, #0]
 8006454:	605a      	str	r2, [r3, #4]
 8006456:	609a      	str	r2, [r3, #8]
 8006458:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	4a47      	ldr	r2, [pc, #284]	; (800657c <HAL_UART_MspInit+0x138>)
 8006460:	4293      	cmp	r3, r2
 8006462:	f040 8086 	bne.w	8006572 <HAL_UART_MspInit+0x12e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8006466:	4b46      	ldr	r3, [pc, #280]	; (8006580 <HAL_UART_MspInit+0x13c>)
 8006468:	699b      	ldr	r3, [r3, #24]
 800646a:	4a45      	ldr	r2, [pc, #276]	; (8006580 <HAL_UART_MspInit+0x13c>)
 800646c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006470:	6193      	str	r3, [r2, #24]
 8006472:	4b43      	ldr	r3, [pc, #268]	; (8006580 <HAL_UART_MspInit+0x13c>)
 8006474:	699b      	ldr	r3, [r3, #24]
 8006476:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800647a:	60fb      	str	r3, [r7, #12]
 800647c:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800647e:	4b40      	ldr	r3, [pc, #256]	; (8006580 <HAL_UART_MspInit+0x13c>)
 8006480:	699b      	ldr	r3, [r3, #24]
 8006482:	4a3f      	ldr	r2, [pc, #252]	; (8006580 <HAL_UART_MspInit+0x13c>)
 8006484:	f043 0304 	orr.w	r3, r3, #4
 8006488:	6193      	str	r3, [r2, #24]
 800648a:	4b3d      	ldr	r3, [pc, #244]	; (8006580 <HAL_UART_MspInit+0x13c>)
 800648c:	699b      	ldr	r3, [r3, #24]
 800648e:	f003 0304 	and.w	r3, r3, #4
 8006492:	60bb      	str	r3, [r7, #8]
 8006494:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = USART1_HC05_TX_Pin;
 8006496:	f44f 7300 	mov.w	r3, #512	; 0x200
 800649a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800649c:	2302      	movs	r3, #2
 800649e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80064a0:	2303      	movs	r3, #3
 80064a2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USART1_HC05_TX_GPIO_Port, &GPIO_InitStruct);
 80064a4:	f107 0310 	add.w	r3, r7, #16
 80064a8:	4619      	mov	r1, r3
 80064aa:	4836      	ldr	r0, [pc, #216]	; (8006584 <HAL_UART_MspInit+0x140>)
 80064ac:	f000 fc90 	bl	8006dd0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USART1_HC05_RX_Pin;
 80064b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80064b4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80064b6:	2300      	movs	r3, #0
 80064b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80064ba:	2300      	movs	r3, #0
 80064bc:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(USART1_HC05_RX_GPIO_Port, &GPIO_InitStruct);
 80064be:	f107 0310 	add.w	r3, r7, #16
 80064c2:	4619      	mov	r1, r3
 80064c4:	482f      	ldr	r0, [pc, #188]	; (8006584 <HAL_UART_MspInit+0x140>)
 80064c6:	f000 fc83 	bl	8006dd0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80064ca:	4b2f      	ldr	r3, [pc, #188]	; (8006588 <HAL_UART_MspInit+0x144>)
 80064cc:	4a2f      	ldr	r2, [pc, #188]	; (800658c <HAL_UART_MspInit+0x148>)
 80064ce:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80064d0:	4b2d      	ldr	r3, [pc, #180]	; (8006588 <HAL_UART_MspInit+0x144>)
 80064d2:	2200      	movs	r2, #0
 80064d4:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80064d6:	4b2c      	ldr	r3, [pc, #176]	; (8006588 <HAL_UART_MspInit+0x144>)
 80064d8:	2200      	movs	r2, #0
 80064da:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80064dc:	4b2a      	ldr	r3, [pc, #168]	; (8006588 <HAL_UART_MspInit+0x144>)
 80064de:	2280      	movs	r2, #128	; 0x80
 80064e0:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80064e2:	4b29      	ldr	r3, [pc, #164]	; (8006588 <HAL_UART_MspInit+0x144>)
 80064e4:	2200      	movs	r2, #0
 80064e6:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80064e8:	4b27      	ldr	r3, [pc, #156]	; (8006588 <HAL_UART_MspInit+0x144>)
 80064ea:	2200      	movs	r2, #0
 80064ec:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80064ee:	4b26      	ldr	r3, [pc, #152]	; (8006588 <HAL_UART_MspInit+0x144>)
 80064f0:	2200      	movs	r2, #0
 80064f2:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80064f4:	4b24      	ldr	r3, [pc, #144]	; (8006588 <HAL_UART_MspInit+0x144>)
 80064f6:	2200      	movs	r2, #0
 80064f8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80064fa:	4823      	ldr	r0, [pc, #140]	; (8006588 <HAL_UART_MspInit+0x144>)
 80064fc:	f000 fa04 	bl	8006908 <HAL_DMA_Init>
 8006500:	4603      	mov	r3, r0
 8006502:	2b00      	cmp	r3, #0
 8006504:	d001      	beq.n	800650a <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 8006506:	f7fd fe2f 	bl	8004168 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	4a1e      	ldr	r2, [pc, #120]	; (8006588 <HAL_UART_MspInit+0x144>)
 800650e:	635a      	str	r2, [r3, #52]	; 0x34
 8006510:	4a1d      	ldr	r2, [pc, #116]	; (8006588 <HAL_UART_MspInit+0x144>)
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8006516:	4b1e      	ldr	r3, [pc, #120]	; (8006590 <HAL_UART_MspInit+0x14c>)
 8006518:	4a1e      	ldr	r2, [pc, #120]	; (8006594 <HAL_UART_MspInit+0x150>)
 800651a:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800651c:	4b1c      	ldr	r3, [pc, #112]	; (8006590 <HAL_UART_MspInit+0x14c>)
 800651e:	2210      	movs	r2, #16
 8006520:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006522:	4b1b      	ldr	r3, [pc, #108]	; (8006590 <HAL_UART_MspInit+0x14c>)
 8006524:	2200      	movs	r2, #0
 8006526:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8006528:	4b19      	ldr	r3, [pc, #100]	; (8006590 <HAL_UART_MspInit+0x14c>)
 800652a:	2280      	movs	r2, #128	; 0x80
 800652c:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800652e:	4b18      	ldr	r3, [pc, #96]	; (8006590 <HAL_UART_MspInit+0x14c>)
 8006530:	2200      	movs	r2, #0
 8006532:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006534:	4b16      	ldr	r3, [pc, #88]	; (8006590 <HAL_UART_MspInit+0x14c>)
 8006536:	2200      	movs	r2, #0
 8006538:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800653a:	4b15      	ldr	r3, [pc, #84]	; (8006590 <HAL_UART_MspInit+0x14c>)
 800653c:	2200      	movs	r2, #0
 800653e:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8006540:	4b13      	ldr	r3, [pc, #76]	; (8006590 <HAL_UART_MspInit+0x14c>)
 8006542:	2200      	movs	r2, #0
 8006544:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8006546:	4812      	ldr	r0, [pc, #72]	; (8006590 <HAL_UART_MspInit+0x14c>)
 8006548:	f000 f9de 	bl	8006908 <HAL_DMA_Init>
 800654c:	4603      	mov	r3, r0
 800654e:	2b00      	cmp	r3, #0
 8006550:	d001      	beq.n	8006556 <HAL_UART_MspInit+0x112>
    {
      Error_Handler();
 8006552:	f7fd fe09 	bl	8004168 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	4a0d      	ldr	r2, [pc, #52]	; (8006590 <HAL_UART_MspInit+0x14c>)
 800655a:	631a      	str	r2, [r3, #48]	; 0x30
 800655c:	4a0c      	ldr	r2, [pc, #48]	; (8006590 <HAL_UART_MspInit+0x14c>)
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8006562:	2200      	movs	r2, #0
 8006564:	2105      	movs	r1, #5
 8006566:	2025      	movs	r0, #37	; 0x25
 8006568:	f000 f997 	bl	800689a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800656c:	2025      	movs	r0, #37	; 0x25
 800656e:	f000 f9b0 	bl	80068d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8006572:	bf00      	nop
 8006574:	3720      	adds	r7, #32
 8006576:	46bd      	mov	sp, r7
 8006578:	bd80      	pop	{r7, pc}
 800657a:	bf00      	nop
 800657c:	40013800 	.word	0x40013800
 8006580:	40021000 	.word	0x40021000
 8006584:	40010800 	.word	0x40010800
 8006588:	20003554 	.word	0x20003554
 800658c:	40020058 	.word	0x40020058
 8006590:	20003510 	.word	0x20003510
 8006594:	40020044 	.word	0x40020044

08006598 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8006598:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800659a:	e003      	b.n	80065a4 <LoopCopyDataInit>

0800659c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800659c:	4b0b      	ldr	r3, [pc, #44]	; (80065cc <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800659e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80065a0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80065a2:	3104      	adds	r1, #4

080065a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80065a4:	480a      	ldr	r0, [pc, #40]	; (80065d0 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80065a6:	4b0b      	ldr	r3, [pc, #44]	; (80065d4 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80065a8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80065aa:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80065ac:	d3f6      	bcc.n	800659c <CopyDataInit>
  ldr r2, =_sbss
 80065ae:	4a0a      	ldr	r2, [pc, #40]	; (80065d8 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80065b0:	e002      	b.n	80065b8 <LoopFillZerobss>

080065b2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80065b2:	2300      	movs	r3, #0
  str r3, [r2], #4
 80065b4:	f842 3b04 	str.w	r3, [r2], #4

080065b8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80065b8:	4b08      	ldr	r3, [pc, #32]	; (80065dc <LoopFillZerobss+0x24>)
  cmp r2, r3
 80065ba:	429a      	cmp	r2, r3
  bcc FillZerobss
 80065bc:	d3f9      	bcc.n	80065b2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80065be:	f7ff fee3 	bl	8006388 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80065c2:	f004 f985 	bl	800a8d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80065c6:	f7fd fd7b 	bl	80040c0 <main>
  bx lr
 80065ca:	4770      	bx	lr
  ldr r3, =_sidata
 80065cc:	0800ef58 	.word	0x0800ef58
  ldr r0, =_sdata
 80065d0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80065d4:	200000a8 	.word	0x200000a8
  ldr r2, =_sbss
 80065d8:	200000a8 	.word	0x200000a8
  ldr r3, = _ebss
 80065dc:	200035dc 	.word	0x200035dc

080065e0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80065e0:	e7fe      	b.n	80065e0 <ADC1_2_IRQHandler>
	...

080065e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80065e4:	b580      	push	{r7, lr}
 80065e6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80065e8:	4b08      	ldr	r3, [pc, #32]	; (800660c <HAL_Init+0x28>)
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	4a07      	ldr	r2, [pc, #28]	; (800660c <HAL_Init+0x28>)
 80065ee:	f043 0310 	orr.w	r3, r3, #16
 80065f2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80065f4:	2003      	movs	r0, #3
 80065f6:	f000 f945 	bl	8006884 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80065fa:	200f      	movs	r0, #15
 80065fc:	f000 f808 	bl	8006610 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006600:	f7ff fe2a 	bl	8006258 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006604:	2300      	movs	r3, #0
}
 8006606:	4618      	mov	r0, r3
 8006608:	bd80      	pop	{r7, pc}
 800660a:	bf00      	nop
 800660c:	40022000 	.word	0x40022000

08006610 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006610:	b580      	push	{r7, lr}
 8006612:	b082      	sub	sp, #8
 8006614:	af00      	add	r7, sp, #0
 8006616:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006618:	4b12      	ldr	r3, [pc, #72]	; (8006664 <HAL_InitTick+0x54>)
 800661a:	681a      	ldr	r2, [r3, #0]
 800661c:	4b12      	ldr	r3, [pc, #72]	; (8006668 <HAL_InitTick+0x58>)
 800661e:	781b      	ldrb	r3, [r3, #0]
 8006620:	4619      	mov	r1, r3
 8006622:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006626:	fbb3 f3f1 	udiv	r3, r3, r1
 800662a:	fbb2 f3f3 	udiv	r3, r2, r3
 800662e:	4618      	mov	r0, r3
 8006630:	f000 f95d 	bl	80068ee <HAL_SYSTICK_Config>
 8006634:	4603      	mov	r3, r0
 8006636:	2b00      	cmp	r3, #0
 8006638:	d001      	beq.n	800663e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800663a:	2301      	movs	r3, #1
 800663c:	e00e      	b.n	800665c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	2b0f      	cmp	r3, #15
 8006642:	d80a      	bhi.n	800665a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006644:	2200      	movs	r2, #0
 8006646:	6879      	ldr	r1, [r7, #4]
 8006648:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800664c:	f000 f925 	bl	800689a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006650:	4a06      	ldr	r2, [pc, #24]	; (800666c <HAL_InitTick+0x5c>)
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8006656:	2300      	movs	r3, #0
 8006658:	e000      	b.n	800665c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800665a:	2301      	movs	r3, #1
}
 800665c:	4618      	mov	r0, r3
 800665e:	3708      	adds	r7, #8
 8006660:	46bd      	mov	sp, r7
 8006662:	bd80      	pop	{r7, pc}
 8006664:	20000030 	.word	0x20000030
 8006668:	20000038 	.word	0x20000038
 800666c:	20000034 	.word	0x20000034

08006670 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006670:	b480      	push	{r7}
 8006672:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006674:	4b05      	ldr	r3, [pc, #20]	; (800668c <HAL_IncTick+0x1c>)
 8006676:	781b      	ldrb	r3, [r3, #0]
 8006678:	461a      	mov	r2, r3
 800667a:	4b05      	ldr	r3, [pc, #20]	; (8006690 <HAL_IncTick+0x20>)
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	4413      	add	r3, r2
 8006680:	4a03      	ldr	r2, [pc, #12]	; (8006690 <HAL_IncTick+0x20>)
 8006682:	6013      	str	r3, [r2, #0]
}
 8006684:	bf00      	nop
 8006686:	46bd      	mov	sp, r7
 8006688:	bc80      	pop	{r7}
 800668a:	4770      	bx	lr
 800668c:	20000038 	.word	0x20000038
 8006690:	200035d8 	.word	0x200035d8

08006694 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006694:	b480      	push	{r7}
 8006696:	af00      	add	r7, sp, #0
  return uwTick;
 8006698:	4b02      	ldr	r3, [pc, #8]	; (80066a4 <HAL_GetTick+0x10>)
 800669a:	681b      	ldr	r3, [r3, #0]
}
 800669c:	4618      	mov	r0, r3
 800669e:	46bd      	mov	sp, r7
 80066a0:	bc80      	pop	{r7}
 80066a2:	4770      	bx	lr
 80066a4:	200035d8 	.word	0x200035d8

080066a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80066a8:	b580      	push	{r7, lr}
 80066aa:	b084      	sub	sp, #16
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80066b0:	f7ff fff0 	bl	8006694 <HAL_GetTick>
 80066b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80066c0:	d005      	beq.n	80066ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80066c2:	4b09      	ldr	r3, [pc, #36]	; (80066e8 <HAL_Delay+0x40>)
 80066c4:	781b      	ldrb	r3, [r3, #0]
 80066c6:	461a      	mov	r2, r3
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	4413      	add	r3, r2
 80066cc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80066ce:	bf00      	nop
 80066d0:	f7ff ffe0 	bl	8006694 <HAL_GetTick>
 80066d4:	4602      	mov	r2, r0
 80066d6:	68bb      	ldr	r3, [r7, #8]
 80066d8:	1ad3      	subs	r3, r2, r3
 80066da:	68fa      	ldr	r2, [r7, #12]
 80066dc:	429a      	cmp	r2, r3
 80066de:	d8f7      	bhi.n	80066d0 <HAL_Delay+0x28>
  {
  }
}
 80066e0:	bf00      	nop
 80066e2:	3710      	adds	r7, #16
 80066e4:	46bd      	mov	sp, r7
 80066e6:	bd80      	pop	{r7, pc}
 80066e8:	20000038 	.word	0x20000038

080066ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80066ec:	b480      	push	{r7}
 80066ee:	b085      	sub	sp, #20
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	f003 0307 	and.w	r3, r3, #7
 80066fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80066fc:	4b0c      	ldr	r3, [pc, #48]	; (8006730 <__NVIC_SetPriorityGrouping+0x44>)
 80066fe:	68db      	ldr	r3, [r3, #12]
 8006700:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006702:	68ba      	ldr	r2, [r7, #8]
 8006704:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006708:	4013      	ands	r3, r2
 800670a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006710:	68bb      	ldr	r3, [r7, #8]
 8006712:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006714:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006718:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800671c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800671e:	4a04      	ldr	r2, [pc, #16]	; (8006730 <__NVIC_SetPriorityGrouping+0x44>)
 8006720:	68bb      	ldr	r3, [r7, #8]
 8006722:	60d3      	str	r3, [r2, #12]
}
 8006724:	bf00      	nop
 8006726:	3714      	adds	r7, #20
 8006728:	46bd      	mov	sp, r7
 800672a:	bc80      	pop	{r7}
 800672c:	4770      	bx	lr
 800672e:	bf00      	nop
 8006730:	e000ed00 	.word	0xe000ed00

08006734 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006734:	b480      	push	{r7}
 8006736:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006738:	4b04      	ldr	r3, [pc, #16]	; (800674c <__NVIC_GetPriorityGrouping+0x18>)
 800673a:	68db      	ldr	r3, [r3, #12]
 800673c:	0a1b      	lsrs	r3, r3, #8
 800673e:	f003 0307 	and.w	r3, r3, #7
}
 8006742:	4618      	mov	r0, r3
 8006744:	46bd      	mov	sp, r7
 8006746:	bc80      	pop	{r7}
 8006748:	4770      	bx	lr
 800674a:	bf00      	nop
 800674c:	e000ed00 	.word	0xe000ed00

08006750 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006750:	b480      	push	{r7}
 8006752:	b083      	sub	sp, #12
 8006754:	af00      	add	r7, sp, #0
 8006756:	4603      	mov	r3, r0
 8006758:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800675a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800675e:	2b00      	cmp	r3, #0
 8006760:	db0b      	blt.n	800677a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006762:	79fb      	ldrb	r3, [r7, #7]
 8006764:	f003 021f 	and.w	r2, r3, #31
 8006768:	4906      	ldr	r1, [pc, #24]	; (8006784 <__NVIC_EnableIRQ+0x34>)
 800676a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800676e:	095b      	lsrs	r3, r3, #5
 8006770:	2001      	movs	r0, #1
 8006772:	fa00 f202 	lsl.w	r2, r0, r2
 8006776:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800677a:	bf00      	nop
 800677c:	370c      	adds	r7, #12
 800677e:	46bd      	mov	sp, r7
 8006780:	bc80      	pop	{r7}
 8006782:	4770      	bx	lr
 8006784:	e000e100 	.word	0xe000e100

08006788 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006788:	b480      	push	{r7}
 800678a:	b083      	sub	sp, #12
 800678c:	af00      	add	r7, sp, #0
 800678e:	4603      	mov	r3, r0
 8006790:	6039      	str	r1, [r7, #0]
 8006792:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006794:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006798:	2b00      	cmp	r3, #0
 800679a:	db0a      	blt.n	80067b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800679c:	683b      	ldr	r3, [r7, #0]
 800679e:	b2da      	uxtb	r2, r3
 80067a0:	490c      	ldr	r1, [pc, #48]	; (80067d4 <__NVIC_SetPriority+0x4c>)
 80067a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80067a6:	0112      	lsls	r2, r2, #4
 80067a8:	b2d2      	uxtb	r2, r2
 80067aa:	440b      	add	r3, r1
 80067ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80067b0:	e00a      	b.n	80067c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80067b2:	683b      	ldr	r3, [r7, #0]
 80067b4:	b2da      	uxtb	r2, r3
 80067b6:	4908      	ldr	r1, [pc, #32]	; (80067d8 <__NVIC_SetPriority+0x50>)
 80067b8:	79fb      	ldrb	r3, [r7, #7]
 80067ba:	f003 030f 	and.w	r3, r3, #15
 80067be:	3b04      	subs	r3, #4
 80067c0:	0112      	lsls	r2, r2, #4
 80067c2:	b2d2      	uxtb	r2, r2
 80067c4:	440b      	add	r3, r1
 80067c6:	761a      	strb	r2, [r3, #24]
}
 80067c8:	bf00      	nop
 80067ca:	370c      	adds	r7, #12
 80067cc:	46bd      	mov	sp, r7
 80067ce:	bc80      	pop	{r7}
 80067d0:	4770      	bx	lr
 80067d2:	bf00      	nop
 80067d4:	e000e100 	.word	0xe000e100
 80067d8:	e000ed00 	.word	0xe000ed00

080067dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80067dc:	b480      	push	{r7}
 80067de:	b089      	sub	sp, #36	; 0x24
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	60f8      	str	r0, [r7, #12]
 80067e4:	60b9      	str	r1, [r7, #8]
 80067e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	f003 0307 	and.w	r3, r3, #7
 80067ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80067f0:	69fb      	ldr	r3, [r7, #28]
 80067f2:	f1c3 0307 	rsb	r3, r3, #7
 80067f6:	2b04      	cmp	r3, #4
 80067f8:	bf28      	it	cs
 80067fa:	2304      	movcs	r3, #4
 80067fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80067fe:	69fb      	ldr	r3, [r7, #28]
 8006800:	3304      	adds	r3, #4
 8006802:	2b06      	cmp	r3, #6
 8006804:	d902      	bls.n	800680c <NVIC_EncodePriority+0x30>
 8006806:	69fb      	ldr	r3, [r7, #28]
 8006808:	3b03      	subs	r3, #3
 800680a:	e000      	b.n	800680e <NVIC_EncodePriority+0x32>
 800680c:	2300      	movs	r3, #0
 800680e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006810:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006814:	69bb      	ldr	r3, [r7, #24]
 8006816:	fa02 f303 	lsl.w	r3, r2, r3
 800681a:	43da      	mvns	r2, r3
 800681c:	68bb      	ldr	r3, [r7, #8]
 800681e:	401a      	ands	r2, r3
 8006820:	697b      	ldr	r3, [r7, #20]
 8006822:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006824:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006828:	697b      	ldr	r3, [r7, #20]
 800682a:	fa01 f303 	lsl.w	r3, r1, r3
 800682e:	43d9      	mvns	r1, r3
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006834:	4313      	orrs	r3, r2
         );
}
 8006836:	4618      	mov	r0, r3
 8006838:	3724      	adds	r7, #36	; 0x24
 800683a:	46bd      	mov	sp, r7
 800683c:	bc80      	pop	{r7}
 800683e:	4770      	bx	lr

08006840 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006840:	b580      	push	{r7, lr}
 8006842:	b082      	sub	sp, #8
 8006844:	af00      	add	r7, sp, #0
 8006846:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	3b01      	subs	r3, #1
 800684c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006850:	d301      	bcc.n	8006856 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006852:	2301      	movs	r3, #1
 8006854:	e00f      	b.n	8006876 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006856:	4a0a      	ldr	r2, [pc, #40]	; (8006880 <SysTick_Config+0x40>)
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	3b01      	subs	r3, #1
 800685c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800685e:	210f      	movs	r1, #15
 8006860:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006864:	f7ff ff90 	bl	8006788 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006868:	4b05      	ldr	r3, [pc, #20]	; (8006880 <SysTick_Config+0x40>)
 800686a:	2200      	movs	r2, #0
 800686c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800686e:	4b04      	ldr	r3, [pc, #16]	; (8006880 <SysTick_Config+0x40>)
 8006870:	2207      	movs	r2, #7
 8006872:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006874:	2300      	movs	r3, #0
}
 8006876:	4618      	mov	r0, r3
 8006878:	3708      	adds	r7, #8
 800687a:	46bd      	mov	sp, r7
 800687c:	bd80      	pop	{r7, pc}
 800687e:	bf00      	nop
 8006880:	e000e010 	.word	0xe000e010

08006884 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006884:	b580      	push	{r7, lr}
 8006886:	b082      	sub	sp, #8
 8006888:	af00      	add	r7, sp, #0
 800688a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800688c:	6878      	ldr	r0, [r7, #4]
 800688e:	f7ff ff2d 	bl	80066ec <__NVIC_SetPriorityGrouping>
}
 8006892:	bf00      	nop
 8006894:	3708      	adds	r7, #8
 8006896:	46bd      	mov	sp, r7
 8006898:	bd80      	pop	{r7, pc}

0800689a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800689a:	b580      	push	{r7, lr}
 800689c:	b086      	sub	sp, #24
 800689e:	af00      	add	r7, sp, #0
 80068a0:	4603      	mov	r3, r0
 80068a2:	60b9      	str	r1, [r7, #8]
 80068a4:	607a      	str	r2, [r7, #4]
 80068a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80068a8:	2300      	movs	r3, #0
 80068aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80068ac:	f7ff ff42 	bl	8006734 <__NVIC_GetPriorityGrouping>
 80068b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80068b2:	687a      	ldr	r2, [r7, #4]
 80068b4:	68b9      	ldr	r1, [r7, #8]
 80068b6:	6978      	ldr	r0, [r7, #20]
 80068b8:	f7ff ff90 	bl	80067dc <NVIC_EncodePriority>
 80068bc:	4602      	mov	r2, r0
 80068be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80068c2:	4611      	mov	r1, r2
 80068c4:	4618      	mov	r0, r3
 80068c6:	f7ff ff5f 	bl	8006788 <__NVIC_SetPriority>
}
 80068ca:	bf00      	nop
 80068cc:	3718      	adds	r7, #24
 80068ce:	46bd      	mov	sp, r7
 80068d0:	bd80      	pop	{r7, pc}

080068d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80068d2:	b580      	push	{r7, lr}
 80068d4:	b082      	sub	sp, #8
 80068d6:	af00      	add	r7, sp, #0
 80068d8:	4603      	mov	r3, r0
 80068da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80068dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80068e0:	4618      	mov	r0, r3
 80068e2:	f7ff ff35 	bl	8006750 <__NVIC_EnableIRQ>
}
 80068e6:	bf00      	nop
 80068e8:	3708      	adds	r7, #8
 80068ea:	46bd      	mov	sp, r7
 80068ec:	bd80      	pop	{r7, pc}

080068ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80068ee:	b580      	push	{r7, lr}
 80068f0:	b082      	sub	sp, #8
 80068f2:	af00      	add	r7, sp, #0
 80068f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80068f6:	6878      	ldr	r0, [r7, #4]
 80068f8:	f7ff ffa2 	bl	8006840 <SysTick_Config>
 80068fc:	4603      	mov	r3, r0
}
 80068fe:	4618      	mov	r0, r3
 8006900:	3708      	adds	r7, #8
 8006902:	46bd      	mov	sp, r7
 8006904:	bd80      	pop	{r7, pc}
	...

08006908 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006908:	b480      	push	{r7}
 800690a:	b085      	sub	sp, #20
 800690c:	af00      	add	r7, sp, #0
 800690e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006910:	2300      	movs	r3, #0
 8006912:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2b00      	cmp	r3, #0
 8006918:	d101      	bne.n	800691e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800691a:	2301      	movs	r3, #1
 800691c:	e043      	b.n	80069a6 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	461a      	mov	r2, r3
 8006924:	4b22      	ldr	r3, [pc, #136]	; (80069b0 <HAL_DMA_Init+0xa8>)
 8006926:	4413      	add	r3, r2
 8006928:	4a22      	ldr	r2, [pc, #136]	; (80069b4 <HAL_DMA_Init+0xac>)
 800692a:	fba2 2303 	umull	r2, r3, r2, r3
 800692e:	091b      	lsrs	r3, r3, #4
 8006930:	009a      	lsls	r2, r3, #2
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	4a1f      	ldr	r2, [pc, #124]	; (80069b8 <HAL_DMA_Init+0xb0>)
 800693a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2202      	movs	r2, #2
 8006940:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8006952:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8006956:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8006960:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	68db      	ldr	r3, [r3, #12]
 8006966:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800696c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	695b      	ldr	r3, [r3, #20]
 8006972:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006978:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	69db      	ldr	r3, [r3, #28]
 800697e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8006980:	68fa      	ldr	r2, [r7, #12]
 8006982:	4313      	orrs	r3, r2
 8006984:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	68fa      	ldr	r2, [r7, #12]
 800698c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	2200      	movs	r2, #0
 8006992:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	2201      	movs	r2, #1
 8006998:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	2200      	movs	r2, #0
 80069a0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80069a4:	2300      	movs	r3, #0
}
 80069a6:	4618      	mov	r0, r3
 80069a8:	3714      	adds	r7, #20
 80069aa:	46bd      	mov	sp, r7
 80069ac:	bc80      	pop	{r7}
 80069ae:	4770      	bx	lr
 80069b0:	bffdfff8 	.word	0xbffdfff8
 80069b4:	cccccccd 	.word	0xcccccccd
 80069b8:	40020000 	.word	0x40020000

080069bc <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80069bc:	b580      	push	{r7, lr}
 80069be:	b086      	sub	sp, #24
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	60f8      	str	r0, [r7, #12]
 80069c4:	60b9      	str	r1, [r7, #8]
 80069c6:	607a      	str	r2, [r7, #4]
 80069c8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80069ca:	2300      	movs	r3, #0
 80069cc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80069d4:	2b01      	cmp	r3, #1
 80069d6:	d101      	bne.n	80069dc <HAL_DMA_Start_IT+0x20>
 80069d8:	2302      	movs	r3, #2
 80069da:	e04a      	b.n	8006a72 <HAL_DMA_Start_IT+0xb6>
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	2201      	movs	r2, #1
 80069e0:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80069ea:	2b01      	cmp	r3, #1
 80069ec:	d13a      	bne.n	8006a64 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	2202      	movs	r2, #2
 80069f2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	2200      	movs	r2, #0
 80069fa:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	681a      	ldr	r2, [r3, #0]
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	f022 0201 	bic.w	r2, r2, #1
 8006a0a:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	687a      	ldr	r2, [r7, #4]
 8006a10:	68b9      	ldr	r1, [r7, #8]
 8006a12:	68f8      	ldr	r0, [r7, #12]
 8006a14:	f000 f9ae 	bl	8006d74 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d008      	beq.n	8006a32 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	681a      	ldr	r2, [r3, #0]
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	f042 020e 	orr.w	r2, r2, #14
 8006a2e:	601a      	str	r2, [r3, #0]
 8006a30:	e00f      	b.n	8006a52 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	681a      	ldr	r2, [r3, #0]
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f022 0204 	bic.w	r2, r2, #4
 8006a40:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	681a      	ldr	r2, [r3, #0]
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	f042 020a 	orr.w	r2, r2, #10
 8006a50:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	681a      	ldr	r2, [r3, #0]
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	f042 0201 	orr.w	r2, r2, #1
 8006a60:	601a      	str	r2, [r3, #0]
 8006a62:	e005      	b.n	8006a70 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	2200      	movs	r2, #0
 8006a68:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8006a6c:	2302      	movs	r3, #2
 8006a6e:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8006a70:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a72:	4618      	mov	r0, r3
 8006a74:	3718      	adds	r7, #24
 8006a76:	46bd      	mov	sp, r7
 8006a78:	bd80      	pop	{r7, pc}
	...

08006a7c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8006a7c:	b580      	push	{r7, lr}
 8006a7e:	b084      	sub	sp, #16
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006a84:	2300      	movs	r3, #0
 8006a86:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8006a8e:	2b02      	cmp	r3, #2
 8006a90:	d005      	beq.n	8006a9e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	2204      	movs	r2, #4
 8006a96:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8006a98:	2301      	movs	r3, #1
 8006a9a:	73fb      	strb	r3, [r7, #15]
 8006a9c:	e051      	b.n	8006b42 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	681a      	ldr	r2, [r3, #0]
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	f022 020e 	bic.w	r2, r2, #14
 8006aac:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	681a      	ldr	r2, [r3, #0]
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f022 0201 	bic.w	r2, r2, #1
 8006abc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	4a22      	ldr	r2, [pc, #136]	; (8006b4c <HAL_DMA_Abort_IT+0xd0>)
 8006ac4:	4293      	cmp	r3, r2
 8006ac6:	d029      	beq.n	8006b1c <HAL_DMA_Abort_IT+0xa0>
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	4a20      	ldr	r2, [pc, #128]	; (8006b50 <HAL_DMA_Abort_IT+0xd4>)
 8006ace:	4293      	cmp	r3, r2
 8006ad0:	d022      	beq.n	8006b18 <HAL_DMA_Abort_IT+0x9c>
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	4a1f      	ldr	r2, [pc, #124]	; (8006b54 <HAL_DMA_Abort_IT+0xd8>)
 8006ad8:	4293      	cmp	r3, r2
 8006ada:	d01a      	beq.n	8006b12 <HAL_DMA_Abort_IT+0x96>
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	4a1d      	ldr	r2, [pc, #116]	; (8006b58 <HAL_DMA_Abort_IT+0xdc>)
 8006ae2:	4293      	cmp	r3, r2
 8006ae4:	d012      	beq.n	8006b0c <HAL_DMA_Abort_IT+0x90>
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	4a1c      	ldr	r2, [pc, #112]	; (8006b5c <HAL_DMA_Abort_IT+0xe0>)
 8006aec:	4293      	cmp	r3, r2
 8006aee:	d00a      	beq.n	8006b06 <HAL_DMA_Abort_IT+0x8a>
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	4a1a      	ldr	r2, [pc, #104]	; (8006b60 <HAL_DMA_Abort_IT+0xe4>)
 8006af6:	4293      	cmp	r3, r2
 8006af8:	d102      	bne.n	8006b00 <HAL_DMA_Abort_IT+0x84>
 8006afa:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006afe:	e00e      	b.n	8006b1e <HAL_DMA_Abort_IT+0xa2>
 8006b00:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006b04:	e00b      	b.n	8006b1e <HAL_DMA_Abort_IT+0xa2>
 8006b06:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006b0a:	e008      	b.n	8006b1e <HAL_DMA_Abort_IT+0xa2>
 8006b0c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006b10:	e005      	b.n	8006b1e <HAL_DMA_Abort_IT+0xa2>
 8006b12:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006b16:	e002      	b.n	8006b1e <HAL_DMA_Abort_IT+0xa2>
 8006b18:	2310      	movs	r3, #16
 8006b1a:	e000      	b.n	8006b1e <HAL_DMA_Abort_IT+0xa2>
 8006b1c:	2301      	movs	r3, #1
 8006b1e:	4a11      	ldr	r2, [pc, #68]	; (8006b64 <HAL_DMA_Abort_IT+0xe8>)
 8006b20:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	2201      	movs	r2, #1
 8006b26:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d003      	beq.n	8006b42 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b3e:	6878      	ldr	r0, [r7, #4]
 8006b40:	4798      	blx	r3
    } 
  }
  return status;
 8006b42:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b44:	4618      	mov	r0, r3
 8006b46:	3710      	adds	r7, #16
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	bd80      	pop	{r7, pc}
 8006b4c:	40020008 	.word	0x40020008
 8006b50:	4002001c 	.word	0x4002001c
 8006b54:	40020030 	.word	0x40020030
 8006b58:	40020044 	.word	0x40020044
 8006b5c:	40020058 	.word	0x40020058
 8006b60:	4002006c 	.word	0x4002006c
 8006b64:	40020000 	.word	0x40020000

08006b68 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006b68:	b580      	push	{r7, lr}
 8006b6a:	b084      	sub	sp, #16
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b84:	2204      	movs	r2, #4
 8006b86:	409a      	lsls	r2, r3
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	4013      	ands	r3, r2
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d04f      	beq.n	8006c30 <HAL_DMA_IRQHandler+0xc8>
 8006b90:	68bb      	ldr	r3, [r7, #8]
 8006b92:	f003 0304 	and.w	r3, r3, #4
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d04a      	beq.n	8006c30 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	f003 0320 	and.w	r3, r3, #32
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d107      	bne.n	8006bb8 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	681a      	ldr	r2, [r3, #0]
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	f022 0204 	bic.w	r2, r2, #4
 8006bb6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	4a66      	ldr	r2, [pc, #408]	; (8006d58 <HAL_DMA_IRQHandler+0x1f0>)
 8006bbe:	4293      	cmp	r3, r2
 8006bc0:	d029      	beq.n	8006c16 <HAL_DMA_IRQHandler+0xae>
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	4a65      	ldr	r2, [pc, #404]	; (8006d5c <HAL_DMA_IRQHandler+0x1f4>)
 8006bc8:	4293      	cmp	r3, r2
 8006bca:	d022      	beq.n	8006c12 <HAL_DMA_IRQHandler+0xaa>
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	4a63      	ldr	r2, [pc, #396]	; (8006d60 <HAL_DMA_IRQHandler+0x1f8>)
 8006bd2:	4293      	cmp	r3, r2
 8006bd4:	d01a      	beq.n	8006c0c <HAL_DMA_IRQHandler+0xa4>
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	4a62      	ldr	r2, [pc, #392]	; (8006d64 <HAL_DMA_IRQHandler+0x1fc>)
 8006bdc:	4293      	cmp	r3, r2
 8006bde:	d012      	beq.n	8006c06 <HAL_DMA_IRQHandler+0x9e>
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	4a60      	ldr	r2, [pc, #384]	; (8006d68 <HAL_DMA_IRQHandler+0x200>)
 8006be6:	4293      	cmp	r3, r2
 8006be8:	d00a      	beq.n	8006c00 <HAL_DMA_IRQHandler+0x98>
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	4a5f      	ldr	r2, [pc, #380]	; (8006d6c <HAL_DMA_IRQHandler+0x204>)
 8006bf0:	4293      	cmp	r3, r2
 8006bf2:	d102      	bne.n	8006bfa <HAL_DMA_IRQHandler+0x92>
 8006bf4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006bf8:	e00e      	b.n	8006c18 <HAL_DMA_IRQHandler+0xb0>
 8006bfa:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8006bfe:	e00b      	b.n	8006c18 <HAL_DMA_IRQHandler+0xb0>
 8006c00:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006c04:	e008      	b.n	8006c18 <HAL_DMA_IRQHandler+0xb0>
 8006c06:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006c0a:	e005      	b.n	8006c18 <HAL_DMA_IRQHandler+0xb0>
 8006c0c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006c10:	e002      	b.n	8006c18 <HAL_DMA_IRQHandler+0xb0>
 8006c12:	2340      	movs	r3, #64	; 0x40
 8006c14:	e000      	b.n	8006c18 <HAL_DMA_IRQHandler+0xb0>
 8006c16:	2304      	movs	r3, #4
 8006c18:	4a55      	ldr	r2, [pc, #340]	; (8006d70 <HAL_DMA_IRQHandler+0x208>)
 8006c1a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	f000 8094 	beq.w	8006d4e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c2a:	6878      	ldr	r0, [r7, #4]
 8006c2c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8006c2e:	e08e      	b.n	8006d4e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c34:	2202      	movs	r2, #2
 8006c36:	409a      	lsls	r2, r3
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	4013      	ands	r3, r2
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d056      	beq.n	8006cee <HAL_DMA_IRQHandler+0x186>
 8006c40:	68bb      	ldr	r3, [r7, #8]
 8006c42:	f003 0302 	and.w	r3, r3, #2
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d051      	beq.n	8006cee <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	f003 0320 	and.w	r3, r3, #32
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d10b      	bne.n	8006c70 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	681a      	ldr	r2, [r3, #0]
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	f022 020a 	bic.w	r2, r2, #10
 8006c66:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2201      	movs	r2, #1
 8006c6c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	4a38      	ldr	r2, [pc, #224]	; (8006d58 <HAL_DMA_IRQHandler+0x1f0>)
 8006c76:	4293      	cmp	r3, r2
 8006c78:	d029      	beq.n	8006cce <HAL_DMA_IRQHandler+0x166>
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	4a37      	ldr	r2, [pc, #220]	; (8006d5c <HAL_DMA_IRQHandler+0x1f4>)
 8006c80:	4293      	cmp	r3, r2
 8006c82:	d022      	beq.n	8006cca <HAL_DMA_IRQHandler+0x162>
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	4a35      	ldr	r2, [pc, #212]	; (8006d60 <HAL_DMA_IRQHandler+0x1f8>)
 8006c8a:	4293      	cmp	r3, r2
 8006c8c:	d01a      	beq.n	8006cc4 <HAL_DMA_IRQHandler+0x15c>
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	4a34      	ldr	r2, [pc, #208]	; (8006d64 <HAL_DMA_IRQHandler+0x1fc>)
 8006c94:	4293      	cmp	r3, r2
 8006c96:	d012      	beq.n	8006cbe <HAL_DMA_IRQHandler+0x156>
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	4a32      	ldr	r2, [pc, #200]	; (8006d68 <HAL_DMA_IRQHandler+0x200>)
 8006c9e:	4293      	cmp	r3, r2
 8006ca0:	d00a      	beq.n	8006cb8 <HAL_DMA_IRQHandler+0x150>
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	4a31      	ldr	r2, [pc, #196]	; (8006d6c <HAL_DMA_IRQHandler+0x204>)
 8006ca8:	4293      	cmp	r3, r2
 8006caa:	d102      	bne.n	8006cb2 <HAL_DMA_IRQHandler+0x14a>
 8006cac:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8006cb0:	e00e      	b.n	8006cd0 <HAL_DMA_IRQHandler+0x168>
 8006cb2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006cb6:	e00b      	b.n	8006cd0 <HAL_DMA_IRQHandler+0x168>
 8006cb8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006cbc:	e008      	b.n	8006cd0 <HAL_DMA_IRQHandler+0x168>
 8006cbe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006cc2:	e005      	b.n	8006cd0 <HAL_DMA_IRQHandler+0x168>
 8006cc4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006cc8:	e002      	b.n	8006cd0 <HAL_DMA_IRQHandler+0x168>
 8006cca:	2320      	movs	r3, #32
 8006ccc:	e000      	b.n	8006cd0 <HAL_DMA_IRQHandler+0x168>
 8006cce:	2302      	movs	r3, #2
 8006cd0:	4a27      	ldr	r2, [pc, #156]	; (8006d70 <HAL_DMA_IRQHandler+0x208>)
 8006cd2:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	2200      	movs	r2, #0
 8006cd8:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d034      	beq.n	8006d4e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ce8:	6878      	ldr	r0, [r7, #4]
 8006cea:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8006cec:	e02f      	b.n	8006d4e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cf2:	2208      	movs	r2, #8
 8006cf4:	409a      	lsls	r2, r3
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	4013      	ands	r3, r2
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d028      	beq.n	8006d50 <HAL_DMA_IRQHandler+0x1e8>
 8006cfe:	68bb      	ldr	r3, [r7, #8]
 8006d00:	f003 0308 	and.w	r3, r3, #8
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d023      	beq.n	8006d50 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	681a      	ldr	r2, [r3, #0]
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	f022 020e 	bic.w	r2, r2, #14
 8006d16:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d20:	2101      	movs	r1, #1
 8006d22:	fa01 f202 	lsl.w	r2, r1, r2
 8006d26:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	2201      	movs	r2, #1
 8006d2c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	2201      	movs	r2, #1
 8006d32:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	2200      	movs	r2, #0
 8006d3a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d004      	beq.n	8006d50 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d4a:	6878      	ldr	r0, [r7, #4]
 8006d4c:	4798      	blx	r3
    }
  }
  return;
 8006d4e:	bf00      	nop
 8006d50:	bf00      	nop
}
 8006d52:	3710      	adds	r7, #16
 8006d54:	46bd      	mov	sp, r7
 8006d56:	bd80      	pop	{r7, pc}
 8006d58:	40020008 	.word	0x40020008
 8006d5c:	4002001c 	.word	0x4002001c
 8006d60:	40020030 	.word	0x40020030
 8006d64:	40020044 	.word	0x40020044
 8006d68:	40020058 	.word	0x40020058
 8006d6c:	4002006c 	.word	0x4002006c
 8006d70:	40020000 	.word	0x40020000

08006d74 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006d74:	b480      	push	{r7}
 8006d76:	b085      	sub	sp, #20
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	60f8      	str	r0, [r7, #12]
 8006d7c:	60b9      	str	r1, [r7, #8]
 8006d7e:	607a      	str	r2, [r7, #4]
 8006d80:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d8a:	2101      	movs	r1, #1
 8006d8c:	fa01 f202 	lsl.w	r2, r1, r2
 8006d90:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	683a      	ldr	r2, [r7, #0]
 8006d98:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	685b      	ldr	r3, [r3, #4]
 8006d9e:	2b10      	cmp	r3, #16
 8006da0:	d108      	bne.n	8006db4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	687a      	ldr	r2, [r7, #4]
 8006da8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	68ba      	ldr	r2, [r7, #8]
 8006db0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8006db2:	e007      	b.n	8006dc4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	68ba      	ldr	r2, [r7, #8]
 8006dba:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	687a      	ldr	r2, [r7, #4]
 8006dc2:	60da      	str	r2, [r3, #12]
}
 8006dc4:	bf00      	nop
 8006dc6:	3714      	adds	r7, #20
 8006dc8:	46bd      	mov	sp, r7
 8006dca:	bc80      	pop	{r7}
 8006dcc:	4770      	bx	lr
	...

08006dd0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006dd0:	b480      	push	{r7}
 8006dd2:	b08b      	sub	sp, #44	; 0x2c
 8006dd4:	af00      	add	r7, sp, #0
 8006dd6:	6078      	str	r0, [r7, #4]
 8006dd8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006dda:	2300      	movs	r3, #0
 8006ddc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8006dde:	2300      	movs	r3, #0
 8006de0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006de2:	e127      	b.n	8007034 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8006de4:	2201      	movs	r2, #1
 8006de6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006de8:	fa02 f303 	lsl.w	r3, r2, r3
 8006dec:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006dee:	683b      	ldr	r3, [r7, #0]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	69fa      	ldr	r2, [r7, #28]
 8006df4:	4013      	ands	r3, r2
 8006df6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8006df8:	69ba      	ldr	r2, [r7, #24]
 8006dfa:	69fb      	ldr	r3, [r7, #28]
 8006dfc:	429a      	cmp	r2, r3
 8006dfe:	f040 8116 	bne.w	800702e <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	685b      	ldr	r3, [r3, #4]
 8006e06:	2b12      	cmp	r3, #18
 8006e08:	d034      	beq.n	8006e74 <HAL_GPIO_Init+0xa4>
 8006e0a:	2b12      	cmp	r3, #18
 8006e0c:	d80d      	bhi.n	8006e2a <HAL_GPIO_Init+0x5a>
 8006e0e:	2b02      	cmp	r3, #2
 8006e10:	d02b      	beq.n	8006e6a <HAL_GPIO_Init+0x9a>
 8006e12:	2b02      	cmp	r3, #2
 8006e14:	d804      	bhi.n	8006e20 <HAL_GPIO_Init+0x50>
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d031      	beq.n	8006e7e <HAL_GPIO_Init+0xae>
 8006e1a:	2b01      	cmp	r3, #1
 8006e1c:	d01c      	beq.n	8006e58 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8006e1e:	e048      	b.n	8006eb2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8006e20:	2b03      	cmp	r3, #3
 8006e22:	d043      	beq.n	8006eac <HAL_GPIO_Init+0xdc>
 8006e24:	2b11      	cmp	r3, #17
 8006e26:	d01b      	beq.n	8006e60 <HAL_GPIO_Init+0x90>
          break;
 8006e28:	e043      	b.n	8006eb2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8006e2a:	4a89      	ldr	r2, [pc, #548]	; (8007050 <HAL_GPIO_Init+0x280>)
 8006e2c:	4293      	cmp	r3, r2
 8006e2e:	d026      	beq.n	8006e7e <HAL_GPIO_Init+0xae>
 8006e30:	4a87      	ldr	r2, [pc, #540]	; (8007050 <HAL_GPIO_Init+0x280>)
 8006e32:	4293      	cmp	r3, r2
 8006e34:	d806      	bhi.n	8006e44 <HAL_GPIO_Init+0x74>
 8006e36:	4a87      	ldr	r2, [pc, #540]	; (8007054 <HAL_GPIO_Init+0x284>)
 8006e38:	4293      	cmp	r3, r2
 8006e3a:	d020      	beq.n	8006e7e <HAL_GPIO_Init+0xae>
 8006e3c:	4a86      	ldr	r2, [pc, #536]	; (8007058 <HAL_GPIO_Init+0x288>)
 8006e3e:	4293      	cmp	r3, r2
 8006e40:	d01d      	beq.n	8006e7e <HAL_GPIO_Init+0xae>
          break;
 8006e42:	e036      	b.n	8006eb2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8006e44:	4a85      	ldr	r2, [pc, #532]	; (800705c <HAL_GPIO_Init+0x28c>)
 8006e46:	4293      	cmp	r3, r2
 8006e48:	d019      	beq.n	8006e7e <HAL_GPIO_Init+0xae>
 8006e4a:	4a85      	ldr	r2, [pc, #532]	; (8007060 <HAL_GPIO_Init+0x290>)
 8006e4c:	4293      	cmp	r3, r2
 8006e4e:	d016      	beq.n	8006e7e <HAL_GPIO_Init+0xae>
 8006e50:	4a84      	ldr	r2, [pc, #528]	; (8007064 <HAL_GPIO_Init+0x294>)
 8006e52:	4293      	cmp	r3, r2
 8006e54:	d013      	beq.n	8006e7e <HAL_GPIO_Init+0xae>
          break;
 8006e56:	e02c      	b.n	8006eb2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8006e58:	683b      	ldr	r3, [r7, #0]
 8006e5a:	68db      	ldr	r3, [r3, #12]
 8006e5c:	623b      	str	r3, [r7, #32]
          break;
 8006e5e:	e028      	b.n	8006eb2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8006e60:	683b      	ldr	r3, [r7, #0]
 8006e62:	68db      	ldr	r3, [r3, #12]
 8006e64:	3304      	adds	r3, #4
 8006e66:	623b      	str	r3, [r7, #32]
          break;
 8006e68:	e023      	b.n	8006eb2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8006e6a:	683b      	ldr	r3, [r7, #0]
 8006e6c:	68db      	ldr	r3, [r3, #12]
 8006e6e:	3308      	adds	r3, #8
 8006e70:	623b      	str	r3, [r7, #32]
          break;
 8006e72:	e01e      	b.n	8006eb2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8006e74:	683b      	ldr	r3, [r7, #0]
 8006e76:	68db      	ldr	r3, [r3, #12]
 8006e78:	330c      	adds	r3, #12
 8006e7a:	623b      	str	r3, [r7, #32]
          break;
 8006e7c:	e019      	b.n	8006eb2 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8006e7e:	683b      	ldr	r3, [r7, #0]
 8006e80:	689b      	ldr	r3, [r3, #8]
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d102      	bne.n	8006e8c <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8006e86:	2304      	movs	r3, #4
 8006e88:	623b      	str	r3, [r7, #32]
          break;
 8006e8a:	e012      	b.n	8006eb2 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8006e8c:	683b      	ldr	r3, [r7, #0]
 8006e8e:	689b      	ldr	r3, [r3, #8]
 8006e90:	2b01      	cmp	r3, #1
 8006e92:	d105      	bne.n	8006ea0 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006e94:	2308      	movs	r3, #8
 8006e96:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	69fa      	ldr	r2, [r7, #28]
 8006e9c:	611a      	str	r2, [r3, #16]
          break;
 8006e9e:	e008      	b.n	8006eb2 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006ea0:	2308      	movs	r3, #8
 8006ea2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	69fa      	ldr	r2, [r7, #28]
 8006ea8:	615a      	str	r2, [r3, #20]
          break;
 8006eaa:	e002      	b.n	8006eb2 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8006eac:	2300      	movs	r3, #0
 8006eae:	623b      	str	r3, [r7, #32]
          break;
 8006eb0:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8006eb2:	69bb      	ldr	r3, [r7, #24]
 8006eb4:	2bff      	cmp	r3, #255	; 0xff
 8006eb6:	d801      	bhi.n	8006ebc <HAL_GPIO_Init+0xec>
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	e001      	b.n	8006ec0 <HAL_GPIO_Init+0xf0>
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	3304      	adds	r3, #4
 8006ec0:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8006ec2:	69bb      	ldr	r3, [r7, #24]
 8006ec4:	2bff      	cmp	r3, #255	; 0xff
 8006ec6:	d802      	bhi.n	8006ece <HAL_GPIO_Init+0xfe>
 8006ec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eca:	009b      	lsls	r3, r3, #2
 8006ecc:	e002      	b.n	8006ed4 <HAL_GPIO_Init+0x104>
 8006ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ed0:	3b08      	subs	r3, #8
 8006ed2:	009b      	lsls	r3, r3, #2
 8006ed4:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8006ed6:	697b      	ldr	r3, [r7, #20]
 8006ed8:	681a      	ldr	r2, [r3, #0]
 8006eda:	210f      	movs	r1, #15
 8006edc:	693b      	ldr	r3, [r7, #16]
 8006ede:	fa01 f303 	lsl.w	r3, r1, r3
 8006ee2:	43db      	mvns	r3, r3
 8006ee4:	401a      	ands	r2, r3
 8006ee6:	6a39      	ldr	r1, [r7, #32]
 8006ee8:	693b      	ldr	r3, [r7, #16]
 8006eea:	fa01 f303 	lsl.w	r3, r1, r3
 8006eee:	431a      	orrs	r2, r3
 8006ef0:	697b      	ldr	r3, [r7, #20]
 8006ef2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006ef4:	683b      	ldr	r3, [r7, #0]
 8006ef6:	685b      	ldr	r3, [r3, #4]
 8006ef8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	f000 8096 	beq.w	800702e <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8006f02:	4b59      	ldr	r3, [pc, #356]	; (8007068 <HAL_GPIO_Init+0x298>)
 8006f04:	699b      	ldr	r3, [r3, #24]
 8006f06:	4a58      	ldr	r2, [pc, #352]	; (8007068 <HAL_GPIO_Init+0x298>)
 8006f08:	f043 0301 	orr.w	r3, r3, #1
 8006f0c:	6193      	str	r3, [r2, #24]
 8006f0e:	4b56      	ldr	r3, [pc, #344]	; (8007068 <HAL_GPIO_Init+0x298>)
 8006f10:	699b      	ldr	r3, [r3, #24]
 8006f12:	f003 0301 	and.w	r3, r3, #1
 8006f16:	60bb      	str	r3, [r7, #8]
 8006f18:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8006f1a:	4a54      	ldr	r2, [pc, #336]	; (800706c <HAL_GPIO_Init+0x29c>)
 8006f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f1e:	089b      	lsrs	r3, r3, #2
 8006f20:	3302      	adds	r3, #2
 8006f22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f26:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8006f28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f2a:	f003 0303 	and.w	r3, r3, #3
 8006f2e:	009b      	lsls	r3, r3, #2
 8006f30:	220f      	movs	r2, #15
 8006f32:	fa02 f303 	lsl.w	r3, r2, r3
 8006f36:	43db      	mvns	r3, r3
 8006f38:	68fa      	ldr	r2, [r7, #12]
 8006f3a:	4013      	ands	r3, r2
 8006f3c:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	4a4b      	ldr	r2, [pc, #300]	; (8007070 <HAL_GPIO_Init+0x2a0>)
 8006f42:	4293      	cmp	r3, r2
 8006f44:	d013      	beq.n	8006f6e <HAL_GPIO_Init+0x19e>
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	4a4a      	ldr	r2, [pc, #296]	; (8007074 <HAL_GPIO_Init+0x2a4>)
 8006f4a:	4293      	cmp	r3, r2
 8006f4c:	d00d      	beq.n	8006f6a <HAL_GPIO_Init+0x19a>
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	4a49      	ldr	r2, [pc, #292]	; (8007078 <HAL_GPIO_Init+0x2a8>)
 8006f52:	4293      	cmp	r3, r2
 8006f54:	d007      	beq.n	8006f66 <HAL_GPIO_Init+0x196>
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	4a48      	ldr	r2, [pc, #288]	; (800707c <HAL_GPIO_Init+0x2ac>)
 8006f5a:	4293      	cmp	r3, r2
 8006f5c:	d101      	bne.n	8006f62 <HAL_GPIO_Init+0x192>
 8006f5e:	2303      	movs	r3, #3
 8006f60:	e006      	b.n	8006f70 <HAL_GPIO_Init+0x1a0>
 8006f62:	2304      	movs	r3, #4
 8006f64:	e004      	b.n	8006f70 <HAL_GPIO_Init+0x1a0>
 8006f66:	2302      	movs	r3, #2
 8006f68:	e002      	b.n	8006f70 <HAL_GPIO_Init+0x1a0>
 8006f6a:	2301      	movs	r3, #1
 8006f6c:	e000      	b.n	8006f70 <HAL_GPIO_Init+0x1a0>
 8006f6e:	2300      	movs	r3, #0
 8006f70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f72:	f002 0203 	and.w	r2, r2, #3
 8006f76:	0092      	lsls	r2, r2, #2
 8006f78:	4093      	lsls	r3, r2
 8006f7a:	68fa      	ldr	r2, [r7, #12]
 8006f7c:	4313      	orrs	r3, r2
 8006f7e:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8006f80:	493a      	ldr	r1, [pc, #232]	; (800706c <HAL_GPIO_Init+0x29c>)
 8006f82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f84:	089b      	lsrs	r3, r3, #2
 8006f86:	3302      	adds	r3, #2
 8006f88:	68fa      	ldr	r2, [r7, #12]
 8006f8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006f8e:	683b      	ldr	r3, [r7, #0]
 8006f90:	685b      	ldr	r3, [r3, #4]
 8006f92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d006      	beq.n	8006fa8 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8006f9a:	4b39      	ldr	r3, [pc, #228]	; (8007080 <HAL_GPIO_Init+0x2b0>)
 8006f9c:	681a      	ldr	r2, [r3, #0]
 8006f9e:	4938      	ldr	r1, [pc, #224]	; (8007080 <HAL_GPIO_Init+0x2b0>)
 8006fa0:	69bb      	ldr	r3, [r7, #24]
 8006fa2:	4313      	orrs	r3, r2
 8006fa4:	600b      	str	r3, [r1, #0]
 8006fa6:	e006      	b.n	8006fb6 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8006fa8:	4b35      	ldr	r3, [pc, #212]	; (8007080 <HAL_GPIO_Init+0x2b0>)
 8006faa:	681a      	ldr	r2, [r3, #0]
 8006fac:	69bb      	ldr	r3, [r7, #24]
 8006fae:	43db      	mvns	r3, r3
 8006fb0:	4933      	ldr	r1, [pc, #204]	; (8007080 <HAL_GPIO_Init+0x2b0>)
 8006fb2:	4013      	ands	r3, r2
 8006fb4:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006fb6:	683b      	ldr	r3, [r7, #0]
 8006fb8:	685b      	ldr	r3, [r3, #4]
 8006fba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d006      	beq.n	8006fd0 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8006fc2:	4b2f      	ldr	r3, [pc, #188]	; (8007080 <HAL_GPIO_Init+0x2b0>)
 8006fc4:	685a      	ldr	r2, [r3, #4]
 8006fc6:	492e      	ldr	r1, [pc, #184]	; (8007080 <HAL_GPIO_Init+0x2b0>)
 8006fc8:	69bb      	ldr	r3, [r7, #24]
 8006fca:	4313      	orrs	r3, r2
 8006fcc:	604b      	str	r3, [r1, #4]
 8006fce:	e006      	b.n	8006fde <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8006fd0:	4b2b      	ldr	r3, [pc, #172]	; (8007080 <HAL_GPIO_Init+0x2b0>)
 8006fd2:	685a      	ldr	r2, [r3, #4]
 8006fd4:	69bb      	ldr	r3, [r7, #24]
 8006fd6:	43db      	mvns	r3, r3
 8006fd8:	4929      	ldr	r1, [pc, #164]	; (8007080 <HAL_GPIO_Init+0x2b0>)
 8006fda:	4013      	ands	r3, r2
 8006fdc:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	685b      	ldr	r3, [r3, #4]
 8006fe2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d006      	beq.n	8006ff8 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8006fea:	4b25      	ldr	r3, [pc, #148]	; (8007080 <HAL_GPIO_Init+0x2b0>)
 8006fec:	689a      	ldr	r2, [r3, #8]
 8006fee:	4924      	ldr	r1, [pc, #144]	; (8007080 <HAL_GPIO_Init+0x2b0>)
 8006ff0:	69bb      	ldr	r3, [r7, #24]
 8006ff2:	4313      	orrs	r3, r2
 8006ff4:	608b      	str	r3, [r1, #8]
 8006ff6:	e006      	b.n	8007006 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8006ff8:	4b21      	ldr	r3, [pc, #132]	; (8007080 <HAL_GPIO_Init+0x2b0>)
 8006ffa:	689a      	ldr	r2, [r3, #8]
 8006ffc:	69bb      	ldr	r3, [r7, #24]
 8006ffe:	43db      	mvns	r3, r3
 8007000:	491f      	ldr	r1, [pc, #124]	; (8007080 <HAL_GPIO_Init+0x2b0>)
 8007002:	4013      	ands	r3, r2
 8007004:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8007006:	683b      	ldr	r3, [r7, #0]
 8007008:	685b      	ldr	r3, [r3, #4]
 800700a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800700e:	2b00      	cmp	r3, #0
 8007010:	d006      	beq.n	8007020 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8007012:	4b1b      	ldr	r3, [pc, #108]	; (8007080 <HAL_GPIO_Init+0x2b0>)
 8007014:	68da      	ldr	r2, [r3, #12]
 8007016:	491a      	ldr	r1, [pc, #104]	; (8007080 <HAL_GPIO_Init+0x2b0>)
 8007018:	69bb      	ldr	r3, [r7, #24]
 800701a:	4313      	orrs	r3, r2
 800701c:	60cb      	str	r3, [r1, #12]
 800701e:	e006      	b.n	800702e <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8007020:	4b17      	ldr	r3, [pc, #92]	; (8007080 <HAL_GPIO_Init+0x2b0>)
 8007022:	68da      	ldr	r2, [r3, #12]
 8007024:	69bb      	ldr	r3, [r7, #24]
 8007026:	43db      	mvns	r3, r3
 8007028:	4915      	ldr	r1, [pc, #84]	; (8007080 <HAL_GPIO_Init+0x2b0>)
 800702a:	4013      	ands	r3, r2
 800702c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800702e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007030:	3301      	adds	r3, #1
 8007032:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007034:	683b      	ldr	r3, [r7, #0]
 8007036:	681a      	ldr	r2, [r3, #0]
 8007038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800703a:	fa22 f303 	lsr.w	r3, r2, r3
 800703e:	2b00      	cmp	r3, #0
 8007040:	f47f aed0 	bne.w	8006de4 <HAL_GPIO_Init+0x14>
  }
}
 8007044:	bf00      	nop
 8007046:	372c      	adds	r7, #44	; 0x2c
 8007048:	46bd      	mov	sp, r7
 800704a:	bc80      	pop	{r7}
 800704c:	4770      	bx	lr
 800704e:	bf00      	nop
 8007050:	10210000 	.word	0x10210000
 8007054:	10110000 	.word	0x10110000
 8007058:	10120000 	.word	0x10120000
 800705c:	10310000 	.word	0x10310000
 8007060:	10320000 	.word	0x10320000
 8007064:	10220000 	.word	0x10220000
 8007068:	40021000 	.word	0x40021000
 800706c:	40010000 	.word	0x40010000
 8007070:	40010800 	.word	0x40010800
 8007074:	40010c00 	.word	0x40010c00
 8007078:	40011000 	.word	0x40011000
 800707c:	40011400 	.word	0x40011400
 8007080:	40010400 	.word	0x40010400

08007084 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007084:	b480      	push	{r7}
 8007086:	b083      	sub	sp, #12
 8007088:	af00      	add	r7, sp, #0
 800708a:	6078      	str	r0, [r7, #4]
 800708c:	460b      	mov	r3, r1
 800708e:	807b      	strh	r3, [r7, #2]
 8007090:	4613      	mov	r3, r2
 8007092:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007094:	787b      	ldrb	r3, [r7, #1]
 8007096:	2b00      	cmp	r3, #0
 8007098:	d003      	beq.n	80070a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800709a:	887a      	ldrh	r2, [r7, #2]
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80070a0:	e003      	b.n	80070aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80070a2:	887b      	ldrh	r3, [r7, #2]
 80070a4:	041a      	lsls	r2, r3, #16
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	611a      	str	r2, [r3, #16]
}
 80070aa:	bf00      	nop
 80070ac:	370c      	adds	r7, #12
 80070ae:	46bd      	mov	sp, r7
 80070b0:	bc80      	pop	{r7}
 80070b2:	4770      	bx	lr

080070b4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80070b4:	b480      	push	{r7}
 80070b6:	b083      	sub	sp, #12
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	6078      	str	r0, [r7, #4]
 80070bc:	460b      	mov	r3, r1
 80070be:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	68da      	ldr	r2, [r3, #12]
 80070c4:	887b      	ldrh	r3, [r7, #2]
 80070c6:	4013      	ands	r3, r2
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d003      	beq.n	80070d4 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80070cc:	887a      	ldrh	r2, [r7, #2]
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 80070d2:	e002      	b.n	80070da <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80070d4:	887a      	ldrh	r2, [r7, #2]
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	611a      	str	r2, [r3, #16]
}
 80070da:	bf00      	nop
 80070dc:	370c      	adds	r7, #12
 80070de:	46bd      	mov	sp, r7
 80070e0:	bc80      	pop	{r7}
 80070e2:	4770      	bx	lr

080070e4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80070e4:	b580      	push	{r7, lr}
 80070e6:	b082      	sub	sp, #8
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	4603      	mov	r3, r0
 80070ec:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80070ee:	4b08      	ldr	r3, [pc, #32]	; (8007110 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80070f0:	695a      	ldr	r2, [r3, #20]
 80070f2:	88fb      	ldrh	r3, [r7, #6]
 80070f4:	4013      	ands	r3, r2
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d006      	beq.n	8007108 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80070fa:	4a05      	ldr	r2, [pc, #20]	; (8007110 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80070fc:	88fb      	ldrh	r3, [r7, #6]
 80070fe:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007100:	88fb      	ldrh	r3, [r7, #6]
 8007102:	4618      	mov	r0, r3
 8007104:	f000 f806 	bl	8007114 <HAL_GPIO_EXTI_Callback>
  }
}
 8007108:	bf00      	nop
 800710a:	3708      	adds	r7, #8
 800710c:	46bd      	mov	sp, r7
 800710e:	bd80      	pop	{r7, pc}
 8007110:	40010400 	.word	0x40010400

08007114 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8007114:	b480      	push	{r7}
 8007116:	b083      	sub	sp, #12
 8007118:	af00      	add	r7, sp, #0
 800711a:	4603      	mov	r3, r0
 800711c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800711e:	bf00      	nop
 8007120:	370c      	adds	r7, #12
 8007122:	46bd      	mov	sp, r7
 8007124:	bc80      	pop	{r7}
 8007126:	4770      	bx	lr

08007128 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007128:	b580      	push	{r7, lr}
 800712a:	b084      	sub	sp, #16
 800712c:	af00      	add	r7, sp, #0
 800712e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2b00      	cmp	r3, #0
 8007134:	d101      	bne.n	800713a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007136:	2301      	movs	r3, #1
 8007138:	e10f      	b.n	800735a <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007140:	b2db      	uxtb	r3, r3
 8007142:	2b00      	cmp	r3, #0
 8007144:	d106      	bne.n	8007154 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	2200      	movs	r2, #0
 800714a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800714e:	6878      	ldr	r0, [r7, #4]
 8007150:	f7fc fc40 	bl	80039d4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2224      	movs	r2, #36	; 0x24
 8007158:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	681a      	ldr	r2, [r3, #0]
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f022 0201 	bic.w	r2, r2, #1
 800716a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800716c:	f001 fc62 	bl	8008a34 <HAL_RCC_GetPCLK1Freq>
 8007170:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	685b      	ldr	r3, [r3, #4]
 8007176:	4a7b      	ldr	r2, [pc, #492]	; (8007364 <HAL_I2C_Init+0x23c>)
 8007178:	4293      	cmp	r3, r2
 800717a:	d807      	bhi.n	800718c <HAL_I2C_Init+0x64>
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	4a7a      	ldr	r2, [pc, #488]	; (8007368 <HAL_I2C_Init+0x240>)
 8007180:	4293      	cmp	r3, r2
 8007182:	bf94      	ite	ls
 8007184:	2301      	movls	r3, #1
 8007186:	2300      	movhi	r3, #0
 8007188:	b2db      	uxtb	r3, r3
 800718a:	e006      	b.n	800719a <HAL_I2C_Init+0x72>
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	4a77      	ldr	r2, [pc, #476]	; (800736c <HAL_I2C_Init+0x244>)
 8007190:	4293      	cmp	r3, r2
 8007192:	bf94      	ite	ls
 8007194:	2301      	movls	r3, #1
 8007196:	2300      	movhi	r3, #0
 8007198:	b2db      	uxtb	r3, r3
 800719a:	2b00      	cmp	r3, #0
 800719c:	d001      	beq.n	80071a2 <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 800719e:	2301      	movs	r3, #1
 80071a0:	e0db      	b.n	800735a <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	4a72      	ldr	r2, [pc, #456]	; (8007370 <HAL_I2C_Init+0x248>)
 80071a6:	fba2 2303 	umull	r2, r3, r2, r3
 80071aa:	0c9b      	lsrs	r3, r3, #18
 80071ac:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	685b      	ldr	r3, [r3, #4]
 80071b4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	68ba      	ldr	r2, [r7, #8]
 80071be:	430a      	orrs	r2, r1
 80071c0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	6a1b      	ldr	r3, [r3, #32]
 80071c8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	685b      	ldr	r3, [r3, #4]
 80071d0:	4a64      	ldr	r2, [pc, #400]	; (8007364 <HAL_I2C_Init+0x23c>)
 80071d2:	4293      	cmp	r3, r2
 80071d4:	d802      	bhi.n	80071dc <HAL_I2C_Init+0xb4>
 80071d6:	68bb      	ldr	r3, [r7, #8]
 80071d8:	3301      	adds	r3, #1
 80071da:	e009      	b.n	80071f0 <HAL_I2C_Init+0xc8>
 80071dc:	68bb      	ldr	r3, [r7, #8]
 80071de:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80071e2:	fb02 f303 	mul.w	r3, r2, r3
 80071e6:	4a63      	ldr	r2, [pc, #396]	; (8007374 <HAL_I2C_Init+0x24c>)
 80071e8:	fba2 2303 	umull	r2, r3, r2, r3
 80071ec:	099b      	lsrs	r3, r3, #6
 80071ee:	3301      	adds	r3, #1
 80071f0:	687a      	ldr	r2, [r7, #4]
 80071f2:	6812      	ldr	r2, [r2, #0]
 80071f4:	430b      	orrs	r3, r1
 80071f6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	69db      	ldr	r3, [r3, #28]
 80071fe:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8007202:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	685b      	ldr	r3, [r3, #4]
 800720a:	4956      	ldr	r1, [pc, #344]	; (8007364 <HAL_I2C_Init+0x23c>)
 800720c:	428b      	cmp	r3, r1
 800720e:	d80d      	bhi.n	800722c <HAL_I2C_Init+0x104>
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	1e59      	subs	r1, r3, #1
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	685b      	ldr	r3, [r3, #4]
 8007218:	005b      	lsls	r3, r3, #1
 800721a:	fbb1 f3f3 	udiv	r3, r1, r3
 800721e:	3301      	adds	r3, #1
 8007220:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007224:	2b04      	cmp	r3, #4
 8007226:	bf38      	it	cc
 8007228:	2304      	movcc	r3, #4
 800722a:	e04f      	b.n	80072cc <HAL_I2C_Init+0x1a4>
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	689b      	ldr	r3, [r3, #8]
 8007230:	2b00      	cmp	r3, #0
 8007232:	d111      	bne.n	8007258 <HAL_I2C_Init+0x130>
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	1e58      	subs	r0, r3, #1
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	6859      	ldr	r1, [r3, #4]
 800723c:	460b      	mov	r3, r1
 800723e:	005b      	lsls	r3, r3, #1
 8007240:	440b      	add	r3, r1
 8007242:	fbb0 f3f3 	udiv	r3, r0, r3
 8007246:	3301      	adds	r3, #1
 8007248:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800724c:	2b00      	cmp	r3, #0
 800724e:	bf0c      	ite	eq
 8007250:	2301      	moveq	r3, #1
 8007252:	2300      	movne	r3, #0
 8007254:	b2db      	uxtb	r3, r3
 8007256:	e012      	b.n	800727e <HAL_I2C_Init+0x156>
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	1e58      	subs	r0, r3, #1
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	6859      	ldr	r1, [r3, #4]
 8007260:	460b      	mov	r3, r1
 8007262:	009b      	lsls	r3, r3, #2
 8007264:	440b      	add	r3, r1
 8007266:	0099      	lsls	r1, r3, #2
 8007268:	440b      	add	r3, r1
 800726a:	fbb0 f3f3 	udiv	r3, r0, r3
 800726e:	3301      	adds	r3, #1
 8007270:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007274:	2b00      	cmp	r3, #0
 8007276:	bf0c      	ite	eq
 8007278:	2301      	moveq	r3, #1
 800727a:	2300      	movne	r3, #0
 800727c:	b2db      	uxtb	r3, r3
 800727e:	2b00      	cmp	r3, #0
 8007280:	d001      	beq.n	8007286 <HAL_I2C_Init+0x15e>
 8007282:	2301      	movs	r3, #1
 8007284:	e022      	b.n	80072cc <HAL_I2C_Init+0x1a4>
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	689b      	ldr	r3, [r3, #8]
 800728a:	2b00      	cmp	r3, #0
 800728c:	d10e      	bne.n	80072ac <HAL_I2C_Init+0x184>
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	1e58      	subs	r0, r3, #1
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	6859      	ldr	r1, [r3, #4]
 8007296:	460b      	mov	r3, r1
 8007298:	005b      	lsls	r3, r3, #1
 800729a:	440b      	add	r3, r1
 800729c:	fbb0 f3f3 	udiv	r3, r0, r3
 80072a0:	3301      	adds	r3, #1
 80072a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80072a6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80072aa:	e00f      	b.n	80072cc <HAL_I2C_Init+0x1a4>
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	1e58      	subs	r0, r3, #1
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	6859      	ldr	r1, [r3, #4]
 80072b4:	460b      	mov	r3, r1
 80072b6:	009b      	lsls	r3, r3, #2
 80072b8:	440b      	add	r3, r1
 80072ba:	0099      	lsls	r1, r3, #2
 80072bc:	440b      	add	r3, r1
 80072be:	fbb0 f3f3 	udiv	r3, r0, r3
 80072c2:	3301      	adds	r3, #1
 80072c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80072c8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80072cc:	6879      	ldr	r1, [r7, #4]
 80072ce:	6809      	ldr	r1, [r1, #0]
 80072d0:	4313      	orrs	r3, r2
 80072d2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	69da      	ldr	r2, [r3, #28]
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	6a1b      	ldr	r3, [r3, #32]
 80072e6:	431a      	orrs	r2, r3
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	430a      	orrs	r2, r1
 80072ee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	689b      	ldr	r3, [r3, #8]
 80072f6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80072fa:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80072fe:	687a      	ldr	r2, [r7, #4]
 8007300:	6911      	ldr	r1, [r2, #16]
 8007302:	687a      	ldr	r2, [r7, #4]
 8007304:	68d2      	ldr	r2, [r2, #12]
 8007306:	4311      	orrs	r1, r2
 8007308:	687a      	ldr	r2, [r7, #4]
 800730a:	6812      	ldr	r2, [r2, #0]
 800730c:	430b      	orrs	r3, r1
 800730e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	68db      	ldr	r3, [r3, #12]
 8007316:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	695a      	ldr	r2, [r3, #20]
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	699b      	ldr	r3, [r3, #24]
 8007322:	431a      	orrs	r2, r3
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	430a      	orrs	r2, r1
 800732a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	681a      	ldr	r2, [r3, #0]
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	f042 0201 	orr.w	r2, r2, #1
 800733a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	2200      	movs	r2, #0
 8007340:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	2220      	movs	r2, #32
 8007346:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	2200      	movs	r2, #0
 800734e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	2200      	movs	r2, #0
 8007354:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007358:	2300      	movs	r3, #0
}
 800735a:	4618      	mov	r0, r3
 800735c:	3710      	adds	r7, #16
 800735e:	46bd      	mov	sp, r7
 8007360:	bd80      	pop	{r7, pc}
 8007362:	bf00      	nop
 8007364:	000186a0 	.word	0x000186a0
 8007368:	001e847f 	.word	0x001e847f
 800736c:	003d08ff 	.word	0x003d08ff
 8007370:	431bde83 	.word	0x431bde83
 8007374:	10624dd3 	.word	0x10624dd3

08007378 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007378:	b580      	push	{r7, lr}
 800737a:	b088      	sub	sp, #32
 800737c:	af02      	add	r7, sp, #8
 800737e:	60f8      	str	r0, [r7, #12]
 8007380:	4608      	mov	r0, r1
 8007382:	4611      	mov	r1, r2
 8007384:	461a      	mov	r2, r3
 8007386:	4603      	mov	r3, r0
 8007388:	817b      	strh	r3, [r7, #10]
 800738a:	460b      	mov	r3, r1
 800738c:	813b      	strh	r3, [r7, #8]
 800738e:	4613      	mov	r3, r2
 8007390:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007392:	f7ff f97f 	bl	8006694 <HAL_GetTick>
 8007396:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800739e:	b2db      	uxtb	r3, r3
 80073a0:	2b20      	cmp	r3, #32
 80073a2:	f040 80d9 	bne.w	8007558 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80073a6:	697b      	ldr	r3, [r7, #20]
 80073a8:	9300      	str	r3, [sp, #0]
 80073aa:	2319      	movs	r3, #25
 80073ac:	2201      	movs	r2, #1
 80073ae:	496d      	ldr	r1, [pc, #436]	; (8007564 <HAL_I2C_Mem_Write+0x1ec>)
 80073b0:	68f8      	ldr	r0, [r7, #12]
 80073b2:	f000 fd8d 	bl	8007ed0 <I2C_WaitOnFlagUntilTimeout>
 80073b6:	4603      	mov	r3, r0
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d001      	beq.n	80073c0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80073bc:	2302      	movs	r3, #2
 80073be:	e0cc      	b.n	800755a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80073c6:	2b01      	cmp	r3, #1
 80073c8:	d101      	bne.n	80073ce <HAL_I2C_Mem_Write+0x56>
 80073ca:	2302      	movs	r3, #2
 80073cc:	e0c5      	b.n	800755a <HAL_I2C_Mem_Write+0x1e2>
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	2201      	movs	r2, #1
 80073d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	f003 0301 	and.w	r3, r3, #1
 80073e0:	2b01      	cmp	r3, #1
 80073e2:	d007      	beq.n	80073f4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	681a      	ldr	r2, [r3, #0]
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	f042 0201 	orr.w	r2, r2, #1
 80073f2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	681a      	ldr	r2, [r3, #0]
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007402:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	2221      	movs	r2, #33	; 0x21
 8007408:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	2240      	movs	r2, #64	; 0x40
 8007410:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	2200      	movs	r2, #0
 8007418:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	6a3a      	ldr	r2, [r7, #32]
 800741e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8007424:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800742a:	b29a      	uxth	r2, r3
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	4a4d      	ldr	r2, [pc, #308]	; (8007568 <HAL_I2C_Mem_Write+0x1f0>)
 8007434:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007436:	88f8      	ldrh	r0, [r7, #6]
 8007438:	893a      	ldrh	r2, [r7, #8]
 800743a:	8979      	ldrh	r1, [r7, #10]
 800743c:	697b      	ldr	r3, [r7, #20]
 800743e:	9301      	str	r3, [sp, #4]
 8007440:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007442:	9300      	str	r3, [sp, #0]
 8007444:	4603      	mov	r3, r0
 8007446:	68f8      	ldr	r0, [r7, #12]
 8007448:	f000 fbe8 	bl	8007c1c <I2C_RequestMemoryWrite>
 800744c:	4603      	mov	r3, r0
 800744e:	2b00      	cmp	r3, #0
 8007450:	d052      	beq.n	80074f8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8007452:	2301      	movs	r3, #1
 8007454:	e081      	b.n	800755a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007456:	697a      	ldr	r2, [r7, #20]
 8007458:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800745a:	68f8      	ldr	r0, [r7, #12]
 800745c:	f000 fe0e 	bl	800807c <I2C_WaitOnTXEFlagUntilTimeout>
 8007460:	4603      	mov	r3, r0
 8007462:	2b00      	cmp	r3, #0
 8007464:	d00d      	beq.n	8007482 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800746a:	2b04      	cmp	r3, #4
 800746c:	d107      	bne.n	800747e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	681a      	ldr	r2, [r3, #0]
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800747c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800747e:	2301      	movs	r3, #1
 8007480:	e06b      	b.n	800755a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007486:	781a      	ldrb	r2, [r3, #0]
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007492:	1c5a      	adds	r2, r3, #1
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800749c:	3b01      	subs	r3, #1
 800749e:	b29a      	uxth	r2, r3
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074a8:	b29b      	uxth	r3, r3
 80074aa:	3b01      	subs	r3, #1
 80074ac:	b29a      	uxth	r2, r3
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	695b      	ldr	r3, [r3, #20]
 80074b8:	f003 0304 	and.w	r3, r3, #4
 80074bc:	2b04      	cmp	r3, #4
 80074be:	d11b      	bne.n	80074f8 <HAL_I2C_Mem_Write+0x180>
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d017      	beq.n	80074f8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074cc:	781a      	ldrb	r2, [r3, #0]
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074d8:	1c5a      	adds	r2, r3, #1
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80074e2:	3b01      	subs	r3, #1
 80074e4:	b29a      	uxth	r2, r3
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074ee:	b29b      	uxth	r3, r3
 80074f0:	3b01      	subs	r3, #1
 80074f2:	b29a      	uxth	r2, r3
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d1aa      	bne.n	8007456 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007500:	697a      	ldr	r2, [r7, #20]
 8007502:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007504:	68f8      	ldr	r0, [r7, #12]
 8007506:	f000 fdfa 	bl	80080fe <I2C_WaitOnBTFFlagUntilTimeout>
 800750a:	4603      	mov	r3, r0
 800750c:	2b00      	cmp	r3, #0
 800750e:	d00d      	beq.n	800752c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007514:	2b04      	cmp	r3, #4
 8007516:	d107      	bne.n	8007528 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	681a      	ldr	r2, [r3, #0]
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007526:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007528:	2301      	movs	r3, #1
 800752a:	e016      	b.n	800755a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	681a      	ldr	r2, [r3, #0]
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800753a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	2220      	movs	r2, #32
 8007540:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	2200      	movs	r2, #0
 8007548:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	2200      	movs	r2, #0
 8007550:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007554:	2300      	movs	r3, #0
 8007556:	e000      	b.n	800755a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8007558:	2302      	movs	r3, #2
  }
}
 800755a:	4618      	mov	r0, r3
 800755c:	3718      	adds	r7, #24
 800755e:	46bd      	mov	sp, r7
 8007560:	bd80      	pop	{r7, pc}
 8007562:	bf00      	nop
 8007564:	00100002 	.word	0x00100002
 8007568:	ffff0000 	.word	0xffff0000

0800756c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800756c:	b580      	push	{r7, lr}
 800756e:	b08c      	sub	sp, #48	; 0x30
 8007570:	af02      	add	r7, sp, #8
 8007572:	60f8      	str	r0, [r7, #12]
 8007574:	4608      	mov	r0, r1
 8007576:	4611      	mov	r1, r2
 8007578:	461a      	mov	r2, r3
 800757a:	4603      	mov	r3, r0
 800757c:	817b      	strh	r3, [r7, #10]
 800757e:	460b      	mov	r3, r1
 8007580:	813b      	strh	r3, [r7, #8]
 8007582:	4613      	mov	r3, r2
 8007584:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007586:	f7ff f885 	bl	8006694 <HAL_GetTick>
 800758a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007592:	b2db      	uxtb	r3, r3
 8007594:	2b20      	cmp	r3, #32
 8007596:	f040 8218 	bne.w	80079ca <HAL_I2C_Mem_Read+0x45e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800759a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800759c:	9300      	str	r3, [sp, #0]
 800759e:	2319      	movs	r3, #25
 80075a0:	2201      	movs	r2, #1
 80075a2:	4981      	ldr	r1, [pc, #516]	; (80077a8 <HAL_I2C_Mem_Read+0x23c>)
 80075a4:	68f8      	ldr	r0, [r7, #12]
 80075a6:	f000 fc93 	bl	8007ed0 <I2C_WaitOnFlagUntilTimeout>
 80075aa:	4603      	mov	r3, r0
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d001      	beq.n	80075b4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80075b0:	2302      	movs	r3, #2
 80075b2:	e20b      	b.n	80079cc <HAL_I2C_Mem_Read+0x460>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80075ba:	2b01      	cmp	r3, #1
 80075bc:	d101      	bne.n	80075c2 <HAL_I2C_Mem_Read+0x56>
 80075be:	2302      	movs	r3, #2
 80075c0:	e204      	b.n	80079cc <HAL_I2C_Mem_Read+0x460>
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	2201      	movs	r2, #1
 80075c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	f003 0301 	and.w	r3, r3, #1
 80075d4:	2b01      	cmp	r3, #1
 80075d6:	d007      	beq.n	80075e8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	681a      	ldr	r2, [r3, #0]
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	f042 0201 	orr.w	r2, r2, #1
 80075e6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	681a      	ldr	r2, [r3, #0]
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80075f6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	2222      	movs	r2, #34	; 0x22
 80075fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	2240      	movs	r2, #64	; 0x40
 8007604:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	2200      	movs	r2, #0
 800760c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007612:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8007618:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800761e:	b29a      	uxth	r2, r3
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	4a61      	ldr	r2, [pc, #388]	; (80077ac <HAL_I2C_Mem_Read+0x240>)
 8007628:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800762a:	88f8      	ldrh	r0, [r7, #6]
 800762c:	893a      	ldrh	r2, [r7, #8]
 800762e:	8979      	ldrh	r1, [r7, #10]
 8007630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007632:	9301      	str	r3, [sp, #4]
 8007634:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007636:	9300      	str	r3, [sp, #0]
 8007638:	4603      	mov	r3, r0
 800763a:	68f8      	ldr	r0, [r7, #12]
 800763c:	f000 fb78 	bl	8007d30 <I2C_RequestMemoryRead>
 8007640:	4603      	mov	r3, r0
 8007642:	2b00      	cmp	r3, #0
 8007644:	d001      	beq.n	800764a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8007646:	2301      	movs	r3, #1
 8007648:	e1c0      	b.n	80079cc <HAL_I2C_Mem_Read+0x460>
    }

    if (hi2c->XferSize == 0U)
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800764e:	2b00      	cmp	r3, #0
 8007650:	d113      	bne.n	800767a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007652:	2300      	movs	r3, #0
 8007654:	623b      	str	r3, [r7, #32]
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	695b      	ldr	r3, [r3, #20]
 800765c:	623b      	str	r3, [r7, #32]
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	699b      	ldr	r3, [r3, #24]
 8007664:	623b      	str	r3, [r7, #32]
 8007666:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	681a      	ldr	r2, [r3, #0]
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007676:	601a      	str	r2, [r3, #0]
 8007678:	e194      	b.n	80079a4 <HAL_I2C_Mem_Read+0x438>
    }
    else if (hi2c->XferSize == 1U)
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800767e:	2b01      	cmp	r3, #1
 8007680:	d11d      	bne.n	80076be <HAL_I2C_Mem_Read+0x152>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	681a      	ldr	r2, [r3, #0]
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007690:	601a      	str	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8007692:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007694:	2300      	movs	r3, #0
 8007696:	61fb      	str	r3, [r7, #28]
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	695b      	ldr	r3, [r3, #20]
 800769e:	61fb      	str	r3, [r7, #28]
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	699b      	ldr	r3, [r3, #24]
 80076a6:	61fb      	str	r3, [r7, #28]
 80076a8:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	681a      	ldr	r2, [r3, #0]
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80076b8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80076ba:	b662      	cpsie	i
 80076bc:	e172      	b.n	80079a4 <HAL_I2C_Mem_Read+0x438>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80076c2:	2b02      	cmp	r3, #2
 80076c4:	d11d      	bne.n	8007702 <HAL_I2C_Mem_Read+0x196>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	681a      	ldr	r2, [r3, #0]
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80076d4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80076d6:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80076d8:	2300      	movs	r3, #0
 80076da:	61bb      	str	r3, [r7, #24]
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	695b      	ldr	r3, [r3, #20]
 80076e2:	61bb      	str	r3, [r7, #24]
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	699b      	ldr	r3, [r3, #24]
 80076ea:	61bb      	str	r3, [r7, #24]
 80076ec:	69bb      	ldr	r3, [r7, #24]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	681a      	ldr	r2, [r3, #0]
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80076fc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80076fe:	b662      	cpsie	i
 8007700:	e150      	b.n	80079a4 <HAL_I2C_Mem_Read+0x438>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	681a      	ldr	r2, [r3, #0]
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007710:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007712:	2300      	movs	r3, #0
 8007714:	617b      	str	r3, [r7, #20]
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	695b      	ldr	r3, [r3, #20]
 800771c:	617b      	str	r3, [r7, #20]
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	699b      	ldr	r3, [r3, #24]
 8007724:	617b      	str	r3, [r7, #20]
 8007726:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8007728:	e13c      	b.n	80079a4 <HAL_I2C_Mem_Read+0x438>
    {
      if (hi2c->XferSize <= 3U)
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800772e:	2b03      	cmp	r3, #3
 8007730:	f200 80f5 	bhi.w	800791e <HAL_I2C_Mem_Read+0x3b2>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007738:	2b01      	cmp	r3, #1
 800773a:	d123      	bne.n	8007784 <HAL_I2C_Mem_Read+0x218>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800773c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800773e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007740:	68f8      	ldr	r0, [r7, #12]
 8007742:	f000 fd1d 	bl	8008180 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007746:	4603      	mov	r3, r0
 8007748:	2b00      	cmp	r3, #0
 800774a:	d001      	beq.n	8007750 <HAL_I2C_Mem_Read+0x1e4>
          {
            return HAL_ERROR;
 800774c:	2301      	movs	r3, #1
 800774e:	e13d      	b.n	80079cc <HAL_I2C_Mem_Read+0x460>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	691a      	ldr	r2, [r3, #16]
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800775a:	b2d2      	uxtb	r2, r2
 800775c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007762:	1c5a      	adds	r2, r3, #1
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800776c:	3b01      	subs	r3, #1
 800776e:	b29a      	uxth	r2, r3
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007778:	b29b      	uxth	r3, r3
 800777a:	3b01      	subs	r3, #1
 800777c:	b29a      	uxth	r2, r3
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007782:	e10f      	b.n	80079a4 <HAL_I2C_Mem_Read+0x438>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007788:	2b02      	cmp	r3, #2
 800778a:	d150      	bne.n	800782e <HAL_I2C_Mem_Read+0x2c2>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800778c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800778e:	9300      	str	r3, [sp, #0]
 8007790:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007792:	2200      	movs	r2, #0
 8007794:	4906      	ldr	r1, [pc, #24]	; (80077b0 <HAL_I2C_Mem_Read+0x244>)
 8007796:	68f8      	ldr	r0, [r7, #12]
 8007798:	f000 fb9a 	bl	8007ed0 <I2C_WaitOnFlagUntilTimeout>
 800779c:	4603      	mov	r3, r0
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d008      	beq.n	80077b4 <HAL_I2C_Mem_Read+0x248>
          {
            return HAL_ERROR;
 80077a2:	2301      	movs	r3, #1
 80077a4:	e112      	b.n	80079cc <HAL_I2C_Mem_Read+0x460>
 80077a6:	bf00      	nop
 80077a8:	00100002 	.word	0x00100002
 80077ac:	ffff0000 	.word	0xffff0000
 80077b0:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80077b4:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	681a      	ldr	r2, [r3, #0]
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80077c4:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	691a      	ldr	r2, [r3, #16]
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077d0:	b2d2      	uxtb	r2, r2
 80077d2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077d8:	1c5a      	adds	r2, r3, #1
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80077e2:	3b01      	subs	r3, #1
 80077e4:	b29a      	uxth	r2, r3
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077ee:	b29b      	uxth	r3, r3
 80077f0:	3b01      	subs	r3, #1
 80077f2:	b29a      	uxth	r2, r3
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80077f8:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	691a      	ldr	r2, [r3, #16]
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007804:	b2d2      	uxtb	r2, r2
 8007806:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800780c:	1c5a      	adds	r2, r3, #1
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007816:	3b01      	subs	r3, #1
 8007818:	b29a      	uxth	r2, r3
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007822:	b29b      	uxth	r3, r3
 8007824:	3b01      	subs	r3, #1
 8007826:	b29a      	uxth	r2, r3
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800782c:	e0ba      	b.n	80079a4 <HAL_I2C_Mem_Read+0x438>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800782e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007830:	9300      	str	r3, [sp, #0]
 8007832:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007834:	2200      	movs	r2, #0
 8007836:	4967      	ldr	r1, [pc, #412]	; (80079d4 <HAL_I2C_Mem_Read+0x468>)
 8007838:	68f8      	ldr	r0, [r7, #12]
 800783a:	f000 fb49 	bl	8007ed0 <I2C_WaitOnFlagUntilTimeout>
 800783e:	4603      	mov	r3, r0
 8007840:	2b00      	cmp	r3, #0
 8007842:	d001      	beq.n	8007848 <HAL_I2C_Mem_Read+0x2dc>
          {
            return HAL_ERROR;
 8007844:	2301      	movs	r3, #1
 8007846:	e0c1      	b.n	80079cc <HAL_I2C_Mem_Read+0x460>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	681a      	ldr	r2, [r3, #0]
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007856:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8007858:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	691a      	ldr	r2, [r3, #16]
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007864:	b2d2      	uxtb	r2, r2
 8007866:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800786c:	1c5a      	adds	r2, r3, #1
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007876:	3b01      	subs	r3, #1
 8007878:	b29a      	uxth	r2, r3
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007882:	b29b      	uxth	r3, r3
 8007884:	3b01      	subs	r3, #1
 8007886:	b29a      	uxth	r2, r3
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800788c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800788e:	9300      	str	r3, [sp, #0]
 8007890:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007892:	2200      	movs	r2, #0
 8007894:	494f      	ldr	r1, [pc, #316]	; (80079d4 <HAL_I2C_Mem_Read+0x468>)
 8007896:	68f8      	ldr	r0, [r7, #12]
 8007898:	f000 fb1a 	bl	8007ed0 <I2C_WaitOnFlagUntilTimeout>
 800789c:	4603      	mov	r3, r0
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d001      	beq.n	80078a6 <HAL_I2C_Mem_Read+0x33a>
          {
            return HAL_ERROR;
 80078a2:	2301      	movs	r3, #1
 80078a4:	e092      	b.n	80079cc <HAL_I2C_Mem_Read+0x460>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	681a      	ldr	r2, [r3, #0]
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80078b4:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	691a      	ldr	r2, [r3, #16]
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078c0:	b2d2      	uxtb	r2, r2
 80078c2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078c8:	1c5a      	adds	r2, r3, #1
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80078d2:	3b01      	subs	r3, #1
 80078d4:	b29a      	uxth	r2, r3
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80078de:	b29b      	uxth	r3, r3
 80078e0:	3b01      	subs	r3, #1
 80078e2:	b29a      	uxth	r2, r3
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80078e8:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	691a      	ldr	r2, [r3, #16]
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078f4:	b2d2      	uxtb	r2, r2
 80078f6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078fc:	1c5a      	adds	r2, r3, #1
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007906:	3b01      	subs	r3, #1
 8007908:	b29a      	uxth	r2, r3
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007912:	b29b      	uxth	r3, r3
 8007914:	3b01      	subs	r3, #1
 8007916:	b29a      	uxth	r2, r3
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800791c:	e042      	b.n	80079a4 <HAL_I2C_Mem_Read+0x438>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800791e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007920:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007922:	68f8      	ldr	r0, [r7, #12]
 8007924:	f000 fc2c 	bl	8008180 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007928:	4603      	mov	r3, r0
 800792a:	2b00      	cmp	r3, #0
 800792c:	d001      	beq.n	8007932 <HAL_I2C_Mem_Read+0x3c6>
        {
          return HAL_ERROR;
 800792e:	2301      	movs	r3, #1
 8007930:	e04c      	b.n	80079cc <HAL_I2C_Mem_Read+0x460>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	691a      	ldr	r2, [r3, #16]
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800793c:	b2d2      	uxtb	r2, r2
 800793e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007944:	1c5a      	adds	r2, r3, #1
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800794e:	3b01      	subs	r3, #1
 8007950:	b29a      	uxth	r2, r3
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800795a:	b29b      	uxth	r3, r3
 800795c:	3b01      	subs	r3, #1
 800795e:	b29a      	uxth	r2, r3
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	695b      	ldr	r3, [r3, #20]
 800796a:	f003 0304 	and.w	r3, r3, #4
 800796e:	2b04      	cmp	r3, #4
 8007970:	d118      	bne.n	80079a4 <HAL_I2C_Mem_Read+0x438>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	691a      	ldr	r2, [r3, #16]
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800797c:	b2d2      	uxtb	r2, r2
 800797e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007984:	1c5a      	adds	r2, r3, #1
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800798e:	3b01      	subs	r3, #1
 8007990:	b29a      	uxth	r2, r3
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800799a:	b29b      	uxth	r3, r3
 800799c:	3b01      	subs	r3, #1
 800799e:	b29a      	uxth	r2, r3
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	f47f aebe 	bne.w	800772a <HAL_I2C_Mem_Read+0x1be>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	2220      	movs	r2, #32
 80079b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	2200      	movs	r2, #0
 80079ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	2200      	movs	r2, #0
 80079c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80079c6:	2300      	movs	r3, #0
 80079c8:	e000      	b.n	80079cc <HAL_I2C_Mem_Read+0x460>
  }
  else
  {
    return HAL_BUSY;
 80079ca:	2302      	movs	r3, #2
  }
}
 80079cc:	4618      	mov	r0, r3
 80079ce:	3728      	adds	r7, #40	; 0x28
 80079d0:	46bd      	mov	sp, r7
 80079d2:	bd80      	pop	{r7, pc}
 80079d4:	00010004 	.word	0x00010004

080079d8 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80079d8:	b580      	push	{r7, lr}
 80079da:	b08a      	sub	sp, #40	; 0x28
 80079dc:	af02      	add	r7, sp, #8
 80079de:	60f8      	str	r0, [r7, #12]
 80079e0:	607a      	str	r2, [r7, #4]
 80079e2:	603b      	str	r3, [r7, #0]
 80079e4:	460b      	mov	r3, r1
 80079e6:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80079e8:	f7fe fe54 	bl	8006694 <HAL_GetTick>
 80079ec:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 80079ee:	2301      	movs	r3, #1
 80079f0:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80079f8:	b2db      	uxtb	r3, r3
 80079fa:	2b20      	cmp	r3, #32
 80079fc:	f040 8105 	bne.w	8007c0a <HAL_I2C_IsDeviceReady+0x232>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007a00:	69fb      	ldr	r3, [r7, #28]
 8007a02:	9300      	str	r3, [sp, #0]
 8007a04:	2319      	movs	r3, #25
 8007a06:	2201      	movs	r2, #1
 8007a08:	4982      	ldr	r1, [pc, #520]	; (8007c14 <HAL_I2C_IsDeviceReady+0x23c>)
 8007a0a:	68f8      	ldr	r0, [r7, #12]
 8007a0c:	f000 fa60 	bl	8007ed0 <I2C_WaitOnFlagUntilTimeout>
 8007a10:	4603      	mov	r3, r0
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d001      	beq.n	8007a1a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8007a16:	2302      	movs	r3, #2
 8007a18:	e0f8      	b.n	8007c0c <HAL_I2C_IsDeviceReady+0x234>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007a20:	2b01      	cmp	r3, #1
 8007a22:	d101      	bne.n	8007a28 <HAL_I2C_IsDeviceReady+0x50>
 8007a24:	2302      	movs	r3, #2
 8007a26:	e0f1      	b.n	8007c0c <HAL_I2C_IsDeviceReady+0x234>
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	2201      	movs	r2, #1
 8007a2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	f003 0301 	and.w	r3, r3, #1
 8007a3a:	2b01      	cmp	r3, #1
 8007a3c:	d007      	beq.n	8007a4e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	681a      	ldr	r2, [r3, #0]
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	f042 0201 	orr.w	r2, r2, #1
 8007a4c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	681a      	ldr	r2, [r3, #0]
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007a5c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	2224      	movs	r2, #36	; 0x24
 8007a62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	2200      	movs	r2, #0
 8007a6a:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	4a6a      	ldr	r2, [pc, #424]	; (8007c18 <HAL_I2C_IsDeviceReady+0x240>)
 8007a70:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	681a      	ldr	r2, [r3, #0]
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007a80:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8007a82:	69fb      	ldr	r3, [r7, #28]
 8007a84:	9300      	str	r3, [sp, #0]
 8007a86:	683b      	ldr	r3, [r7, #0]
 8007a88:	2200      	movs	r2, #0
 8007a8a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007a8e:	68f8      	ldr	r0, [r7, #12]
 8007a90:	f000 fa1e 	bl	8007ed0 <I2C_WaitOnFlagUntilTimeout>
 8007a94:	4603      	mov	r3, r0
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d001      	beq.n	8007a9e <HAL_I2C_IsDeviceReady+0xc6>
      {
        return HAL_ERROR;
 8007a9a:	2301      	movs	r3, #1
 8007a9c:	e0b6      	b.n	8007c0c <HAL_I2C_IsDeviceReady+0x234>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007a9e:	897b      	ldrh	r3, [r7, #10]
 8007aa0:	b2db      	uxtb	r3, r3
 8007aa2:	461a      	mov	r2, r3
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007aac:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8007aae:	f7fe fdf1 	bl	8006694 <HAL_GetTick>
 8007ab2:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	695b      	ldr	r3, [r3, #20]
 8007aba:	f003 0302 	and.w	r3, r3, #2
 8007abe:	2b02      	cmp	r3, #2
 8007ac0:	bf0c      	ite	eq
 8007ac2:	2301      	moveq	r3, #1
 8007ac4:	2300      	movne	r3, #0
 8007ac6:	b2db      	uxtb	r3, r3
 8007ac8:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	695b      	ldr	r3, [r3, #20]
 8007ad0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007ad4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007ad8:	bf0c      	ite	eq
 8007ada:	2301      	moveq	r3, #1
 8007adc:	2300      	movne	r3, #0
 8007ade:	b2db      	uxtb	r3, r3
 8007ae0:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8007ae2:	e025      	b.n	8007b30 <HAL_I2C_IsDeviceReady+0x158>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007ae4:	f7fe fdd6 	bl	8006694 <HAL_GetTick>
 8007ae8:	4602      	mov	r2, r0
 8007aea:	69fb      	ldr	r3, [r7, #28]
 8007aec:	1ad3      	subs	r3, r2, r3
 8007aee:	683a      	ldr	r2, [r7, #0]
 8007af0:	429a      	cmp	r2, r3
 8007af2:	d302      	bcc.n	8007afa <HAL_I2C_IsDeviceReady+0x122>
 8007af4:	683b      	ldr	r3, [r7, #0]
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d103      	bne.n	8007b02 <HAL_I2C_IsDeviceReady+0x12a>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	22a0      	movs	r2, #160	; 0xa0
 8007afe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	695b      	ldr	r3, [r3, #20]
 8007b08:	f003 0302 	and.w	r3, r3, #2
 8007b0c:	2b02      	cmp	r3, #2
 8007b0e:	bf0c      	ite	eq
 8007b10:	2301      	moveq	r3, #1
 8007b12:	2300      	movne	r3, #0
 8007b14:	b2db      	uxtb	r3, r3
 8007b16:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	695b      	ldr	r3, [r3, #20]
 8007b1e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007b22:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007b26:	bf0c      	ite	eq
 8007b28:	2301      	moveq	r3, #1
 8007b2a:	2300      	movne	r3, #0
 8007b2c:	b2db      	uxtb	r3, r3
 8007b2e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b36:	b2db      	uxtb	r3, r3
 8007b38:	2ba0      	cmp	r3, #160	; 0xa0
 8007b3a:	d005      	beq.n	8007b48 <HAL_I2C_IsDeviceReady+0x170>
 8007b3c:	7dfb      	ldrb	r3, [r7, #23]
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d102      	bne.n	8007b48 <HAL_I2C_IsDeviceReady+0x170>
 8007b42:	7dbb      	ldrb	r3, [r7, #22]
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d0cd      	beq.n	8007ae4 <HAL_I2C_IsDeviceReady+0x10c>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	2220      	movs	r2, #32
 8007b4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	695b      	ldr	r3, [r3, #20]
 8007b56:	f003 0302 	and.w	r3, r3, #2
 8007b5a:	2b02      	cmp	r3, #2
 8007b5c:	d129      	bne.n	8007bb2 <HAL_I2C_IsDeviceReady+0x1da>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	681a      	ldr	r2, [r3, #0]
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007b6c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007b6e:	2300      	movs	r3, #0
 8007b70:	613b      	str	r3, [r7, #16]
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	695b      	ldr	r3, [r3, #20]
 8007b78:	613b      	str	r3, [r7, #16]
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	699b      	ldr	r3, [r3, #24]
 8007b80:	613b      	str	r3, [r7, #16]
 8007b82:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007b84:	69fb      	ldr	r3, [r7, #28]
 8007b86:	9300      	str	r3, [sp, #0]
 8007b88:	2319      	movs	r3, #25
 8007b8a:	2201      	movs	r2, #1
 8007b8c:	4921      	ldr	r1, [pc, #132]	; (8007c14 <HAL_I2C_IsDeviceReady+0x23c>)
 8007b8e:	68f8      	ldr	r0, [r7, #12]
 8007b90:	f000 f99e 	bl	8007ed0 <I2C_WaitOnFlagUntilTimeout>
 8007b94:	4603      	mov	r3, r0
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d001      	beq.n	8007b9e <HAL_I2C_IsDeviceReady+0x1c6>
        {
          return HAL_ERROR;
 8007b9a:	2301      	movs	r3, #1
 8007b9c:	e036      	b.n	8007c0c <HAL_I2C_IsDeviceReady+0x234>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	2220      	movs	r2, #32
 8007ba2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	2200      	movs	r2, #0
 8007baa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8007bae:	2300      	movs	r3, #0
 8007bb0:	e02c      	b.n	8007c0c <HAL_I2C_IsDeviceReady+0x234>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	681a      	ldr	r2, [r3, #0]
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007bc0:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007bca:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007bcc:	69fb      	ldr	r3, [r7, #28]
 8007bce:	9300      	str	r3, [sp, #0]
 8007bd0:	2319      	movs	r3, #25
 8007bd2:	2201      	movs	r2, #1
 8007bd4:	490f      	ldr	r1, [pc, #60]	; (8007c14 <HAL_I2C_IsDeviceReady+0x23c>)
 8007bd6:	68f8      	ldr	r0, [r7, #12]
 8007bd8:	f000 f97a 	bl	8007ed0 <I2C_WaitOnFlagUntilTimeout>
 8007bdc:	4603      	mov	r3, r0
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d001      	beq.n	8007be6 <HAL_I2C_IsDeviceReady+0x20e>
        {
          return HAL_ERROR;
 8007be2:	2301      	movs	r3, #1
 8007be4:	e012      	b.n	8007c0c <HAL_I2C_IsDeviceReady+0x234>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8007be6:	69bb      	ldr	r3, [r7, #24]
 8007be8:	3301      	adds	r3, #1
 8007bea:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8007bec:	69ba      	ldr	r2, [r7, #24]
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	429a      	cmp	r2, r3
 8007bf2:	f4ff af3e 	bcc.w	8007a72 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	2220      	movs	r2, #32
 8007bfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	2200      	movs	r2, #0
 8007c02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8007c06:	2301      	movs	r3, #1
 8007c08:	e000      	b.n	8007c0c <HAL_I2C_IsDeviceReady+0x234>
  }
  else
  {
    return HAL_BUSY;
 8007c0a:	2302      	movs	r3, #2
  }
}
 8007c0c:	4618      	mov	r0, r3
 8007c0e:	3720      	adds	r7, #32
 8007c10:	46bd      	mov	sp, r7
 8007c12:	bd80      	pop	{r7, pc}
 8007c14:	00100002 	.word	0x00100002
 8007c18:	ffff0000 	.word	0xffff0000

08007c1c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007c1c:	b580      	push	{r7, lr}
 8007c1e:	b088      	sub	sp, #32
 8007c20:	af02      	add	r7, sp, #8
 8007c22:	60f8      	str	r0, [r7, #12]
 8007c24:	4608      	mov	r0, r1
 8007c26:	4611      	mov	r1, r2
 8007c28:	461a      	mov	r2, r3
 8007c2a:	4603      	mov	r3, r0
 8007c2c:	817b      	strh	r3, [r7, #10]
 8007c2e:	460b      	mov	r3, r1
 8007c30:	813b      	strh	r3, [r7, #8]
 8007c32:	4613      	mov	r3, r2
 8007c34:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	681a      	ldr	r2, [r3, #0]
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007c44:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007c46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c48:	9300      	str	r3, [sp, #0]
 8007c4a:	6a3b      	ldr	r3, [r7, #32]
 8007c4c:	2200      	movs	r2, #0
 8007c4e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007c52:	68f8      	ldr	r0, [r7, #12]
 8007c54:	f000 f93c 	bl	8007ed0 <I2C_WaitOnFlagUntilTimeout>
 8007c58:	4603      	mov	r3, r0
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d001      	beq.n	8007c62 <I2C_RequestMemoryWrite+0x46>
  {
    return HAL_ERROR;
 8007c5e:	2301      	movs	r3, #1
 8007c60:	e05f      	b.n	8007d22 <I2C_RequestMemoryWrite+0x106>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007c62:	897b      	ldrh	r3, [r7, #10]
 8007c64:	b2db      	uxtb	r3, r3
 8007c66:	461a      	mov	r2, r3
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007c70:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c74:	6a3a      	ldr	r2, [r7, #32]
 8007c76:	492d      	ldr	r1, [pc, #180]	; (8007d2c <I2C_RequestMemoryWrite+0x110>)
 8007c78:	68f8      	ldr	r0, [r7, #12]
 8007c7a:	f000 f980 	bl	8007f7e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007c7e:	4603      	mov	r3, r0
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d001      	beq.n	8007c88 <I2C_RequestMemoryWrite+0x6c>
  {
    return HAL_ERROR;
 8007c84:	2301      	movs	r3, #1
 8007c86:	e04c      	b.n	8007d22 <I2C_RequestMemoryWrite+0x106>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007c88:	2300      	movs	r3, #0
 8007c8a:	617b      	str	r3, [r7, #20]
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	695b      	ldr	r3, [r3, #20]
 8007c92:	617b      	str	r3, [r7, #20]
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	699b      	ldr	r3, [r3, #24]
 8007c9a:	617b      	str	r3, [r7, #20]
 8007c9c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007c9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007ca0:	6a39      	ldr	r1, [r7, #32]
 8007ca2:	68f8      	ldr	r0, [r7, #12]
 8007ca4:	f000 f9ea 	bl	800807c <I2C_WaitOnTXEFlagUntilTimeout>
 8007ca8:	4603      	mov	r3, r0
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d00d      	beq.n	8007cca <I2C_RequestMemoryWrite+0xae>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cb2:	2b04      	cmp	r3, #4
 8007cb4:	d107      	bne.n	8007cc6 <I2C_RequestMemoryWrite+0xaa>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	681a      	ldr	r2, [r3, #0]
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007cc4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007cc6:	2301      	movs	r3, #1
 8007cc8:	e02b      	b.n	8007d22 <I2C_RequestMemoryWrite+0x106>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007cca:	88fb      	ldrh	r3, [r7, #6]
 8007ccc:	2b01      	cmp	r3, #1
 8007cce:	d105      	bne.n	8007cdc <I2C_RequestMemoryWrite+0xc0>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007cd0:	893b      	ldrh	r3, [r7, #8]
 8007cd2:	b2da      	uxtb	r2, r3
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	611a      	str	r2, [r3, #16]
 8007cda:	e021      	b.n	8007d20 <I2C_RequestMemoryWrite+0x104>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007cdc:	893b      	ldrh	r3, [r7, #8]
 8007cde:	0a1b      	lsrs	r3, r3, #8
 8007ce0:	b29b      	uxth	r3, r3
 8007ce2:	b2da      	uxtb	r2, r3
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007cea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007cec:	6a39      	ldr	r1, [r7, #32]
 8007cee:	68f8      	ldr	r0, [r7, #12]
 8007cf0:	f000 f9c4 	bl	800807c <I2C_WaitOnTXEFlagUntilTimeout>
 8007cf4:	4603      	mov	r3, r0
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d00d      	beq.n	8007d16 <I2C_RequestMemoryWrite+0xfa>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cfe:	2b04      	cmp	r3, #4
 8007d00:	d107      	bne.n	8007d12 <I2C_RequestMemoryWrite+0xf6>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	681a      	ldr	r2, [r3, #0]
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007d10:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007d12:	2301      	movs	r3, #1
 8007d14:	e005      	b.n	8007d22 <I2C_RequestMemoryWrite+0x106>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007d16:	893b      	ldrh	r3, [r7, #8]
 8007d18:	b2da      	uxtb	r2, r3
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8007d20:	2300      	movs	r3, #0
}
 8007d22:	4618      	mov	r0, r3
 8007d24:	3718      	adds	r7, #24
 8007d26:	46bd      	mov	sp, r7
 8007d28:	bd80      	pop	{r7, pc}
 8007d2a:	bf00      	nop
 8007d2c:	00010002 	.word	0x00010002

08007d30 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007d30:	b580      	push	{r7, lr}
 8007d32:	b088      	sub	sp, #32
 8007d34:	af02      	add	r7, sp, #8
 8007d36:	60f8      	str	r0, [r7, #12]
 8007d38:	4608      	mov	r0, r1
 8007d3a:	4611      	mov	r1, r2
 8007d3c:	461a      	mov	r2, r3
 8007d3e:	4603      	mov	r3, r0
 8007d40:	817b      	strh	r3, [r7, #10]
 8007d42:	460b      	mov	r3, r1
 8007d44:	813b      	strh	r3, [r7, #8]
 8007d46:	4613      	mov	r3, r2
 8007d48:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	681a      	ldr	r2, [r3, #0]
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007d58:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	681a      	ldr	r2, [r3, #0]
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007d68:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d6c:	9300      	str	r3, [sp, #0]
 8007d6e:	6a3b      	ldr	r3, [r7, #32]
 8007d70:	2200      	movs	r2, #0
 8007d72:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007d76:	68f8      	ldr	r0, [r7, #12]
 8007d78:	f000 f8aa 	bl	8007ed0 <I2C_WaitOnFlagUntilTimeout>
 8007d7c:	4603      	mov	r3, r0
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d001      	beq.n	8007d86 <I2C_RequestMemoryRead+0x56>
  {
    return HAL_ERROR;
 8007d82:	2301      	movs	r3, #1
 8007d84:	e09e      	b.n	8007ec4 <I2C_RequestMemoryRead+0x194>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007d86:	897b      	ldrh	r3, [r7, #10]
 8007d88:	b2db      	uxtb	r3, r3
 8007d8a:	461a      	mov	r2, r3
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007d94:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007d96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d98:	6a3a      	ldr	r2, [r7, #32]
 8007d9a:	494c      	ldr	r1, [pc, #304]	; (8007ecc <I2C_RequestMemoryRead+0x19c>)
 8007d9c:	68f8      	ldr	r0, [r7, #12]
 8007d9e:	f000 f8ee 	bl	8007f7e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007da2:	4603      	mov	r3, r0
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d001      	beq.n	8007dac <I2C_RequestMemoryRead+0x7c>
  {
    return HAL_ERROR;
 8007da8:	2301      	movs	r3, #1
 8007daa:	e08b      	b.n	8007ec4 <I2C_RequestMemoryRead+0x194>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007dac:	2300      	movs	r3, #0
 8007dae:	617b      	str	r3, [r7, #20]
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	695b      	ldr	r3, [r3, #20]
 8007db6:	617b      	str	r3, [r7, #20]
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	699b      	ldr	r3, [r3, #24]
 8007dbe:	617b      	str	r3, [r7, #20]
 8007dc0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007dc2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007dc4:	6a39      	ldr	r1, [r7, #32]
 8007dc6:	68f8      	ldr	r0, [r7, #12]
 8007dc8:	f000 f958 	bl	800807c <I2C_WaitOnTXEFlagUntilTimeout>
 8007dcc:	4603      	mov	r3, r0
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d00d      	beq.n	8007dee <I2C_RequestMemoryRead+0xbe>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dd6:	2b04      	cmp	r3, #4
 8007dd8:	d107      	bne.n	8007dea <I2C_RequestMemoryRead+0xba>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	681a      	ldr	r2, [r3, #0]
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007de8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007dea:	2301      	movs	r3, #1
 8007dec:	e06a      	b.n	8007ec4 <I2C_RequestMemoryRead+0x194>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007dee:	88fb      	ldrh	r3, [r7, #6]
 8007df0:	2b01      	cmp	r3, #1
 8007df2:	d105      	bne.n	8007e00 <I2C_RequestMemoryRead+0xd0>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007df4:	893b      	ldrh	r3, [r7, #8]
 8007df6:	b2da      	uxtb	r2, r3
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	611a      	str	r2, [r3, #16]
 8007dfe:	e021      	b.n	8007e44 <I2C_RequestMemoryRead+0x114>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007e00:	893b      	ldrh	r3, [r7, #8]
 8007e02:	0a1b      	lsrs	r3, r3, #8
 8007e04:	b29b      	uxth	r3, r3
 8007e06:	b2da      	uxtb	r2, r3
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007e0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007e10:	6a39      	ldr	r1, [r7, #32]
 8007e12:	68f8      	ldr	r0, [r7, #12]
 8007e14:	f000 f932 	bl	800807c <I2C_WaitOnTXEFlagUntilTimeout>
 8007e18:	4603      	mov	r3, r0
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d00d      	beq.n	8007e3a <I2C_RequestMemoryRead+0x10a>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e22:	2b04      	cmp	r3, #4
 8007e24:	d107      	bne.n	8007e36 <I2C_RequestMemoryRead+0x106>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	681a      	ldr	r2, [r3, #0]
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007e34:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007e36:	2301      	movs	r3, #1
 8007e38:	e044      	b.n	8007ec4 <I2C_RequestMemoryRead+0x194>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007e3a:	893b      	ldrh	r3, [r7, #8]
 8007e3c:	b2da      	uxtb	r2, r3
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007e44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007e46:	6a39      	ldr	r1, [r7, #32]
 8007e48:	68f8      	ldr	r0, [r7, #12]
 8007e4a:	f000 f917 	bl	800807c <I2C_WaitOnTXEFlagUntilTimeout>
 8007e4e:	4603      	mov	r3, r0
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d00d      	beq.n	8007e70 <I2C_RequestMemoryRead+0x140>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e58:	2b04      	cmp	r3, #4
 8007e5a:	d107      	bne.n	8007e6c <I2C_RequestMemoryRead+0x13c>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	681a      	ldr	r2, [r3, #0]
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007e6a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007e6c:	2301      	movs	r3, #1
 8007e6e:	e029      	b.n	8007ec4 <I2C_RequestMemoryRead+0x194>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	681a      	ldr	r2, [r3, #0]
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007e7e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e82:	9300      	str	r3, [sp, #0]
 8007e84:	6a3b      	ldr	r3, [r7, #32]
 8007e86:	2200      	movs	r2, #0
 8007e88:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007e8c:	68f8      	ldr	r0, [r7, #12]
 8007e8e:	f000 f81f 	bl	8007ed0 <I2C_WaitOnFlagUntilTimeout>
 8007e92:	4603      	mov	r3, r0
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d001      	beq.n	8007e9c <I2C_RequestMemoryRead+0x16c>
  {
    return HAL_ERROR;
 8007e98:	2301      	movs	r3, #1
 8007e9a:	e013      	b.n	8007ec4 <I2C_RequestMemoryRead+0x194>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007e9c:	897b      	ldrh	r3, [r7, #10]
 8007e9e:	b2db      	uxtb	r3, r3
 8007ea0:	f043 0301 	orr.w	r3, r3, #1
 8007ea4:	b2da      	uxtb	r2, r3
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007eac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007eae:	6a3a      	ldr	r2, [r7, #32]
 8007eb0:	4906      	ldr	r1, [pc, #24]	; (8007ecc <I2C_RequestMemoryRead+0x19c>)
 8007eb2:	68f8      	ldr	r0, [r7, #12]
 8007eb4:	f000 f863 	bl	8007f7e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007eb8:	4603      	mov	r3, r0
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d001      	beq.n	8007ec2 <I2C_RequestMemoryRead+0x192>
  {
    return HAL_ERROR;
 8007ebe:	2301      	movs	r3, #1
 8007ec0:	e000      	b.n	8007ec4 <I2C_RequestMemoryRead+0x194>
  }

  return HAL_OK;
 8007ec2:	2300      	movs	r3, #0
}
 8007ec4:	4618      	mov	r0, r3
 8007ec6:	3718      	adds	r7, #24
 8007ec8:	46bd      	mov	sp, r7
 8007eca:	bd80      	pop	{r7, pc}
 8007ecc:	00010002 	.word	0x00010002

08007ed0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007ed0:	b580      	push	{r7, lr}
 8007ed2:	b084      	sub	sp, #16
 8007ed4:	af00      	add	r7, sp, #0
 8007ed6:	60f8      	str	r0, [r7, #12]
 8007ed8:	60b9      	str	r1, [r7, #8]
 8007eda:	603b      	str	r3, [r7, #0]
 8007edc:	4613      	mov	r3, r2
 8007ede:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007ee0:	e025      	b.n	8007f2e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ee2:	683b      	ldr	r3, [r7, #0]
 8007ee4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007ee8:	d021      	beq.n	8007f2e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007eea:	f7fe fbd3 	bl	8006694 <HAL_GetTick>
 8007eee:	4602      	mov	r2, r0
 8007ef0:	69bb      	ldr	r3, [r7, #24]
 8007ef2:	1ad3      	subs	r3, r2, r3
 8007ef4:	683a      	ldr	r2, [r7, #0]
 8007ef6:	429a      	cmp	r2, r3
 8007ef8:	d302      	bcc.n	8007f00 <I2C_WaitOnFlagUntilTimeout+0x30>
 8007efa:	683b      	ldr	r3, [r7, #0]
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d116      	bne.n	8007f2e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	2200      	movs	r2, #0
 8007f04:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	2220      	movs	r2, #32
 8007f0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	2200      	movs	r2, #0
 8007f12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f1a:	f043 0220 	orr.w	r2, r3, #32
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	2200      	movs	r2, #0
 8007f26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007f2a:	2301      	movs	r3, #1
 8007f2c:	e023      	b.n	8007f76 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007f2e:	68bb      	ldr	r3, [r7, #8]
 8007f30:	0c1b      	lsrs	r3, r3, #16
 8007f32:	b2db      	uxtb	r3, r3
 8007f34:	2b01      	cmp	r3, #1
 8007f36:	d10d      	bne.n	8007f54 <I2C_WaitOnFlagUntilTimeout+0x84>
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	695b      	ldr	r3, [r3, #20]
 8007f3e:	43da      	mvns	r2, r3
 8007f40:	68bb      	ldr	r3, [r7, #8]
 8007f42:	4013      	ands	r3, r2
 8007f44:	b29b      	uxth	r3, r3
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	bf0c      	ite	eq
 8007f4a:	2301      	moveq	r3, #1
 8007f4c:	2300      	movne	r3, #0
 8007f4e:	b2db      	uxtb	r3, r3
 8007f50:	461a      	mov	r2, r3
 8007f52:	e00c      	b.n	8007f6e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	699b      	ldr	r3, [r3, #24]
 8007f5a:	43da      	mvns	r2, r3
 8007f5c:	68bb      	ldr	r3, [r7, #8]
 8007f5e:	4013      	ands	r3, r2
 8007f60:	b29b      	uxth	r3, r3
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	bf0c      	ite	eq
 8007f66:	2301      	moveq	r3, #1
 8007f68:	2300      	movne	r3, #0
 8007f6a:	b2db      	uxtb	r3, r3
 8007f6c:	461a      	mov	r2, r3
 8007f6e:	79fb      	ldrb	r3, [r7, #7]
 8007f70:	429a      	cmp	r2, r3
 8007f72:	d0b6      	beq.n	8007ee2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007f74:	2300      	movs	r3, #0
}
 8007f76:	4618      	mov	r0, r3
 8007f78:	3710      	adds	r7, #16
 8007f7a:	46bd      	mov	sp, r7
 8007f7c:	bd80      	pop	{r7, pc}

08007f7e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007f7e:	b580      	push	{r7, lr}
 8007f80:	b084      	sub	sp, #16
 8007f82:	af00      	add	r7, sp, #0
 8007f84:	60f8      	str	r0, [r7, #12]
 8007f86:	60b9      	str	r1, [r7, #8]
 8007f88:	607a      	str	r2, [r7, #4]
 8007f8a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007f8c:	e051      	b.n	8008032 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	695b      	ldr	r3, [r3, #20]
 8007f94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007f98:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007f9c:	d123      	bne.n	8007fe6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	681a      	ldr	r2, [r3, #0]
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007fac:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007fb6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	2200      	movs	r2, #0
 8007fbc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	2220      	movs	r2, #32
 8007fc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	2200      	movs	r2, #0
 8007fca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fd2:	f043 0204 	orr.w	r2, r3, #4
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	2200      	movs	r2, #0
 8007fde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007fe2:	2301      	movs	r3, #1
 8007fe4:	e046      	b.n	8008074 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007fec:	d021      	beq.n	8008032 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007fee:	f7fe fb51 	bl	8006694 <HAL_GetTick>
 8007ff2:	4602      	mov	r2, r0
 8007ff4:	683b      	ldr	r3, [r7, #0]
 8007ff6:	1ad3      	subs	r3, r2, r3
 8007ff8:	687a      	ldr	r2, [r7, #4]
 8007ffa:	429a      	cmp	r2, r3
 8007ffc:	d302      	bcc.n	8008004 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	2b00      	cmp	r3, #0
 8008002:	d116      	bne.n	8008032 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	2200      	movs	r2, #0
 8008008:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	2220      	movs	r2, #32
 800800e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	2200      	movs	r2, #0
 8008016:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800801e:	f043 0220 	orr.w	r2, r3, #32
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	2200      	movs	r2, #0
 800802a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800802e:	2301      	movs	r3, #1
 8008030:	e020      	b.n	8008074 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008032:	68bb      	ldr	r3, [r7, #8]
 8008034:	0c1b      	lsrs	r3, r3, #16
 8008036:	b2db      	uxtb	r3, r3
 8008038:	2b01      	cmp	r3, #1
 800803a:	d10c      	bne.n	8008056 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	695b      	ldr	r3, [r3, #20]
 8008042:	43da      	mvns	r2, r3
 8008044:	68bb      	ldr	r3, [r7, #8]
 8008046:	4013      	ands	r3, r2
 8008048:	b29b      	uxth	r3, r3
 800804a:	2b00      	cmp	r3, #0
 800804c:	bf14      	ite	ne
 800804e:	2301      	movne	r3, #1
 8008050:	2300      	moveq	r3, #0
 8008052:	b2db      	uxtb	r3, r3
 8008054:	e00b      	b.n	800806e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	699b      	ldr	r3, [r3, #24]
 800805c:	43da      	mvns	r2, r3
 800805e:	68bb      	ldr	r3, [r7, #8]
 8008060:	4013      	ands	r3, r2
 8008062:	b29b      	uxth	r3, r3
 8008064:	2b00      	cmp	r3, #0
 8008066:	bf14      	ite	ne
 8008068:	2301      	movne	r3, #1
 800806a:	2300      	moveq	r3, #0
 800806c:	b2db      	uxtb	r3, r3
 800806e:	2b00      	cmp	r3, #0
 8008070:	d18d      	bne.n	8007f8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8008072:	2300      	movs	r3, #0
}
 8008074:	4618      	mov	r0, r3
 8008076:	3710      	adds	r7, #16
 8008078:	46bd      	mov	sp, r7
 800807a:	bd80      	pop	{r7, pc}

0800807c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800807c:	b580      	push	{r7, lr}
 800807e:	b084      	sub	sp, #16
 8008080:	af00      	add	r7, sp, #0
 8008082:	60f8      	str	r0, [r7, #12]
 8008084:	60b9      	str	r1, [r7, #8]
 8008086:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008088:	e02d      	b.n	80080e6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800808a:	68f8      	ldr	r0, [r7, #12]
 800808c:	f000 f8ce 	bl	800822c <I2C_IsAcknowledgeFailed>
 8008090:	4603      	mov	r3, r0
 8008092:	2b00      	cmp	r3, #0
 8008094:	d001      	beq.n	800809a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008096:	2301      	movs	r3, #1
 8008098:	e02d      	b.n	80080f6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800809a:	68bb      	ldr	r3, [r7, #8]
 800809c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80080a0:	d021      	beq.n	80080e6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80080a2:	f7fe faf7 	bl	8006694 <HAL_GetTick>
 80080a6:	4602      	mov	r2, r0
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	1ad3      	subs	r3, r2, r3
 80080ac:	68ba      	ldr	r2, [r7, #8]
 80080ae:	429a      	cmp	r2, r3
 80080b0:	d302      	bcc.n	80080b8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80080b2:	68bb      	ldr	r3, [r7, #8]
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d116      	bne.n	80080e6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	2200      	movs	r2, #0
 80080bc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	2220      	movs	r2, #32
 80080c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	2200      	movs	r2, #0
 80080ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080d2:	f043 0220 	orr.w	r2, r3, #32
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	2200      	movs	r2, #0
 80080de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80080e2:	2301      	movs	r3, #1
 80080e4:	e007      	b.n	80080f6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	695b      	ldr	r3, [r3, #20]
 80080ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80080f0:	2b80      	cmp	r3, #128	; 0x80
 80080f2:	d1ca      	bne.n	800808a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80080f4:	2300      	movs	r3, #0
}
 80080f6:	4618      	mov	r0, r3
 80080f8:	3710      	adds	r7, #16
 80080fa:	46bd      	mov	sp, r7
 80080fc:	bd80      	pop	{r7, pc}

080080fe <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80080fe:	b580      	push	{r7, lr}
 8008100:	b084      	sub	sp, #16
 8008102:	af00      	add	r7, sp, #0
 8008104:	60f8      	str	r0, [r7, #12]
 8008106:	60b9      	str	r1, [r7, #8]
 8008108:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800810a:	e02d      	b.n	8008168 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800810c:	68f8      	ldr	r0, [r7, #12]
 800810e:	f000 f88d 	bl	800822c <I2C_IsAcknowledgeFailed>
 8008112:	4603      	mov	r3, r0
 8008114:	2b00      	cmp	r3, #0
 8008116:	d001      	beq.n	800811c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008118:	2301      	movs	r3, #1
 800811a:	e02d      	b.n	8008178 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800811c:	68bb      	ldr	r3, [r7, #8]
 800811e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008122:	d021      	beq.n	8008168 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008124:	f7fe fab6 	bl	8006694 <HAL_GetTick>
 8008128:	4602      	mov	r2, r0
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	1ad3      	subs	r3, r2, r3
 800812e:	68ba      	ldr	r2, [r7, #8]
 8008130:	429a      	cmp	r2, r3
 8008132:	d302      	bcc.n	800813a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8008134:	68bb      	ldr	r3, [r7, #8]
 8008136:	2b00      	cmp	r3, #0
 8008138:	d116      	bne.n	8008168 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	2200      	movs	r2, #0
 800813e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	2220      	movs	r2, #32
 8008144:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	2200      	movs	r2, #0
 800814c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008154:	f043 0220 	orr.w	r2, r3, #32
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	2200      	movs	r2, #0
 8008160:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008164:	2301      	movs	r3, #1
 8008166:	e007      	b.n	8008178 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	695b      	ldr	r3, [r3, #20]
 800816e:	f003 0304 	and.w	r3, r3, #4
 8008172:	2b04      	cmp	r3, #4
 8008174:	d1ca      	bne.n	800810c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008176:	2300      	movs	r3, #0
}
 8008178:	4618      	mov	r0, r3
 800817a:	3710      	adds	r7, #16
 800817c:	46bd      	mov	sp, r7
 800817e:	bd80      	pop	{r7, pc}

08008180 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008180:	b580      	push	{r7, lr}
 8008182:	b084      	sub	sp, #16
 8008184:	af00      	add	r7, sp, #0
 8008186:	60f8      	str	r0, [r7, #12]
 8008188:	60b9      	str	r1, [r7, #8]
 800818a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800818c:	e042      	b.n	8008214 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	695b      	ldr	r3, [r3, #20]
 8008194:	f003 0310 	and.w	r3, r3, #16
 8008198:	2b10      	cmp	r3, #16
 800819a:	d119      	bne.n	80081d0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	f06f 0210 	mvn.w	r2, #16
 80081a4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	2200      	movs	r2, #0
 80081aa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	2220      	movs	r2, #32
 80081b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	2200      	movs	r2, #0
 80081b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	2200      	movs	r2, #0
 80081c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80081cc:	2301      	movs	r3, #1
 80081ce:	e029      	b.n	8008224 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80081d0:	f7fe fa60 	bl	8006694 <HAL_GetTick>
 80081d4:	4602      	mov	r2, r0
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	1ad3      	subs	r3, r2, r3
 80081da:	68ba      	ldr	r2, [r7, #8]
 80081dc:	429a      	cmp	r2, r3
 80081de:	d302      	bcc.n	80081e6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80081e0:	68bb      	ldr	r3, [r7, #8]
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d116      	bne.n	8008214 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	2200      	movs	r2, #0
 80081ea:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	2220      	movs	r2, #32
 80081f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	2200      	movs	r2, #0
 80081f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008200:	f043 0220 	orr.w	r2, r3, #32
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	2200      	movs	r2, #0
 800820c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008210:	2301      	movs	r3, #1
 8008212:	e007      	b.n	8008224 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	695b      	ldr	r3, [r3, #20]
 800821a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800821e:	2b40      	cmp	r3, #64	; 0x40
 8008220:	d1b5      	bne.n	800818e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8008222:	2300      	movs	r3, #0
}
 8008224:	4618      	mov	r0, r3
 8008226:	3710      	adds	r7, #16
 8008228:	46bd      	mov	sp, r7
 800822a:	bd80      	pop	{r7, pc}

0800822c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800822c:	b480      	push	{r7}
 800822e:	b083      	sub	sp, #12
 8008230:	af00      	add	r7, sp, #0
 8008232:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	695b      	ldr	r3, [r3, #20]
 800823a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800823e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008242:	d11b      	bne.n	800827c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800824c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	2200      	movs	r2, #0
 8008252:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	2220      	movs	r2, #32
 8008258:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	2200      	movs	r2, #0
 8008260:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008268:	f043 0204 	orr.w	r2, r3, #4
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	2200      	movs	r2, #0
 8008274:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8008278:	2301      	movs	r3, #1
 800827a:	e000      	b.n	800827e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800827c:	2300      	movs	r3, #0
}
 800827e:	4618      	mov	r0, r3
 8008280:	370c      	adds	r7, #12
 8008282:	46bd      	mov	sp, r7
 8008284:	bc80      	pop	{r7}
 8008286:	4770      	bx	lr

08008288 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008288:	b580      	push	{r7, lr}
 800828a:	b086      	sub	sp, #24
 800828c:	af00      	add	r7, sp, #0
 800828e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	2b00      	cmp	r3, #0
 8008294:	d101      	bne.n	800829a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008296:	2301      	movs	r3, #1
 8008298:	e26c      	b.n	8008774 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	f003 0301 	and.w	r3, r3, #1
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	f000 8087 	beq.w	80083b6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80082a8:	4b92      	ldr	r3, [pc, #584]	; (80084f4 <HAL_RCC_OscConfig+0x26c>)
 80082aa:	685b      	ldr	r3, [r3, #4]
 80082ac:	f003 030c 	and.w	r3, r3, #12
 80082b0:	2b04      	cmp	r3, #4
 80082b2:	d00c      	beq.n	80082ce <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80082b4:	4b8f      	ldr	r3, [pc, #572]	; (80084f4 <HAL_RCC_OscConfig+0x26c>)
 80082b6:	685b      	ldr	r3, [r3, #4]
 80082b8:	f003 030c 	and.w	r3, r3, #12
 80082bc:	2b08      	cmp	r3, #8
 80082be:	d112      	bne.n	80082e6 <HAL_RCC_OscConfig+0x5e>
 80082c0:	4b8c      	ldr	r3, [pc, #560]	; (80084f4 <HAL_RCC_OscConfig+0x26c>)
 80082c2:	685b      	ldr	r3, [r3, #4]
 80082c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80082c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80082cc:	d10b      	bne.n	80082e6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80082ce:	4b89      	ldr	r3, [pc, #548]	; (80084f4 <HAL_RCC_OscConfig+0x26c>)
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d06c      	beq.n	80083b4 <HAL_RCC_OscConfig+0x12c>
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	685b      	ldr	r3, [r3, #4]
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d168      	bne.n	80083b4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80082e2:	2301      	movs	r3, #1
 80082e4:	e246      	b.n	8008774 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	685b      	ldr	r3, [r3, #4]
 80082ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80082ee:	d106      	bne.n	80082fe <HAL_RCC_OscConfig+0x76>
 80082f0:	4b80      	ldr	r3, [pc, #512]	; (80084f4 <HAL_RCC_OscConfig+0x26c>)
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	4a7f      	ldr	r2, [pc, #508]	; (80084f4 <HAL_RCC_OscConfig+0x26c>)
 80082f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80082fa:	6013      	str	r3, [r2, #0]
 80082fc:	e02e      	b.n	800835c <HAL_RCC_OscConfig+0xd4>
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	685b      	ldr	r3, [r3, #4]
 8008302:	2b00      	cmp	r3, #0
 8008304:	d10c      	bne.n	8008320 <HAL_RCC_OscConfig+0x98>
 8008306:	4b7b      	ldr	r3, [pc, #492]	; (80084f4 <HAL_RCC_OscConfig+0x26c>)
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	4a7a      	ldr	r2, [pc, #488]	; (80084f4 <HAL_RCC_OscConfig+0x26c>)
 800830c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008310:	6013      	str	r3, [r2, #0]
 8008312:	4b78      	ldr	r3, [pc, #480]	; (80084f4 <HAL_RCC_OscConfig+0x26c>)
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	4a77      	ldr	r2, [pc, #476]	; (80084f4 <HAL_RCC_OscConfig+0x26c>)
 8008318:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800831c:	6013      	str	r3, [r2, #0]
 800831e:	e01d      	b.n	800835c <HAL_RCC_OscConfig+0xd4>
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	685b      	ldr	r3, [r3, #4]
 8008324:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008328:	d10c      	bne.n	8008344 <HAL_RCC_OscConfig+0xbc>
 800832a:	4b72      	ldr	r3, [pc, #456]	; (80084f4 <HAL_RCC_OscConfig+0x26c>)
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	4a71      	ldr	r2, [pc, #452]	; (80084f4 <HAL_RCC_OscConfig+0x26c>)
 8008330:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008334:	6013      	str	r3, [r2, #0]
 8008336:	4b6f      	ldr	r3, [pc, #444]	; (80084f4 <HAL_RCC_OscConfig+0x26c>)
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	4a6e      	ldr	r2, [pc, #440]	; (80084f4 <HAL_RCC_OscConfig+0x26c>)
 800833c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008340:	6013      	str	r3, [r2, #0]
 8008342:	e00b      	b.n	800835c <HAL_RCC_OscConfig+0xd4>
 8008344:	4b6b      	ldr	r3, [pc, #428]	; (80084f4 <HAL_RCC_OscConfig+0x26c>)
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	4a6a      	ldr	r2, [pc, #424]	; (80084f4 <HAL_RCC_OscConfig+0x26c>)
 800834a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800834e:	6013      	str	r3, [r2, #0]
 8008350:	4b68      	ldr	r3, [pc, #416]	; (80084f4 <HAL_RCC_OscConfig+0x26c>)
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	4a67      	ldr	r2, [pc, #412]	; (80084f4 <HAL_RCC_OscConfig+0x26c>)
 8008356:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800835a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	685b      	ldr	r3, [r3, #4]
 8008360:	2b00      	cmp	r3, #0
 8008362:	d013      	beq.n	800838c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008364:	f7fe f996 	bl	8006694 <HAL_GetTick>
 8008368:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800836a:	e008      	b.n	800837e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800836c:	f7fe f992 	bl	8006694 <HAL_GetTick>
 8008370:	4602      	mov	r2, r0
 8008372:	693b      	ldr	r3, [r7, #16]
 8008374:	1ad3      	subs	r3, r2, r3
 8008376:	2b64      	cmp	r3, #100	; 0x64
 8008378:	d901      	bls.n	800837e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800837a:	2303      	movs	r3, #3
 800837c:	e1fa      	b.n	8008774 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800837e:	4b5d      	ldr	r3, [pc, #372]	; (80084f4 <HAL_RCC_OscConfig+0x26c>)
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008386:	2b00      	cmp	r3, #0
 8008388:	d0f0      	beq.n	800836c <HAL_RCC_OscConfig+0xe4>
 800838a:	e014      	b.n	80083b6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800838c:	f7fe f982 	bl	8006694 <HAL_GetTick>
 8008390:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008392:	e008      	b.n	80083a6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008394:	f7fe f97e 	bl	8006694 <HAL_GetTick>
 8008398:	4602      	mov	r2, r0
 800839a:	693b      	ldr	r3, [r7, #16]
 800839c:	1ad3      	subs	r3, r2, r3
 800839e:	2b64      	cmp	r3, #100	; 0x64
 80083a0:	d901      	bls.n	80083a6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80083a2:	2303      	movs	r3, #3
 80083a4:	e1e6      	b.n	8008774 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80083a6:	4b53      	ldr	r3, [pc, #332]	; (80084f4 <HAL_RCC_OscConfig+0x26c>)
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d1f0      	bne.n	8008394 <HAL_RCC_OscConfig+0x10c>
 80083b2:	e000      	b.n	80083b6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80083b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	f003 0302 	and.w	r3, r3, #2
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d063      	beq.n	800848a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80083c2:	4b4c      	ldr	r3, [pc, #304]	; (80084f4 <HAL_RCC_OscConfig+0x26c>)
 80083c4:	685b      	ldr	r3, [r3, #4]
 80083c6:	f003 030c 	and.w	r3, r3, #12
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d00b      	beq.n	80083e6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80083ce:	4b49      	ldr	r3, [pc, #292]	; (80084f4 <HAL_RCC_OscConfig+0x26c>)
 80083d0:	685b      	ldr	r3, [r3, #4]
 80083d2:	f003 030c 	and.w	r3, r3, #12
 80083d6:	2b08      	cmp	r3, #8
 80083d8:	d11c      	bne.n	8008414 <HAL_RCC_OscConfig+0x18c>
 80083da:	4b46      	ldr	r3, [pc, #280]	; (80084f4 <HAL_RCC_OscConfig+0x26c>)
 80083dc:	685b      	ldr	r3, [r3, #4]
 80083de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d116      	bne.n	8008414 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80083e6:	4b43      	ldr	r3, [pc, #268]	; (80084f4 <HAL_RCC_OscConfig+0x26c>)
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	f003 0302 	and.w	r3, r3, #2
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d005      	beq.n	80083fe <HAL_RCC_OscConfig+0x176>
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	691b      	ldr	r3, [r3, #16]
 80083f6:	2b01      	cmp	r3, #1
 80083f8:	d001      	beq.n	80083fe <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80083fa:	2301      	movs	r3, #1
 80083fc:	e1ba      	b.n	8008774 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80083fe:	4b3d      	ldr	r3, [pc, #244]	; (80084f4 <HAL_RCC_OscConfig+0x26c>)
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	695b      	ldr	r3, [r3, #20]
 800840a:	00db      	lsls	r3, r3, #3
 800840c:	4939      	ldr	r1, [pc, #228]	; (80084f4 <HAL_RCC_OscConfig+0x26c>)
 800840e:	4313      	orrs	r3, r2
 8008410:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008412:	e03a      	b.n	800848a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	691b      	ldr	r3, [r3, #16]
 8008418:	2b00      	cmp	r3, #0
 800841a:	d020      	beq.n	800845e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800841c:	4b36      	ldr	r3, [pc, #216]	; (80084f8 <HAL_RCC_OscConfig+0x270>)
 800841e:	2201      	movs	r2, #1
 8008420:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008422:	f7fe f937 	bl	8006694 <HAL_GetTick>
 8008426:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008428:	e008      	b.n	800843c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800842a:	f7fe f933 	bl	8006694 <HAL_GetTick>
 800842e:	4602      	mov	r2, r0
 8008430:	693b      	ldr	r3, [r7, #16]
 8008432:	1ad3      	subs	r3, r2, r3
 8008434:	2b02      	cmp	r3, #2
 8008436:	d901      	bls.n	800843c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8008438:	2303      	movs	r3, #3
 800843a:	e19b      	b.n	8008774 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800843c:	4b2d      	ldr	r3, [pc, #180]	; (80084f4 <HAL_RCC_OscConfig+0x26c>)
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	f003 0302 	and.w	r3, r3, #2
 8008444:	2b00      	cmp	r3, #0
 8008446:	d0f0      	beq.n	800842a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008448:	4b2a      	ldr	r3, [pc, #168]	; (80084f4 <HAL_RCC_OscConfig+0x26c>)
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	695b      	ldr	r3, [r3, #20]
 8008454:	00db      	lsls	r3, r3, #3
 8008456:	4927      	ldr	r1, [pc, #156]	; (80084f4 <HAL_RCC_OscConfig+0x26c>)
 8008458:	4313      	orrs	r3, r2
 800845a:	600b      	str	r3, [r1, #0]
 800845c:	e015      	b.n	800848a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800845e:	4b26      	ldr	r3, [pc, #152]	; (80084f8 <HAL_RCC_OscConfig+0x270>)
 8008460:	2200      	movs	r2, #0
 8008462:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008464:	f7fe f916 	bl	8006694 <HAL_GetTick>
 8008468:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800846a:	e008      	b.n	800847e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800846c:	f7fe f912 	bl	8006694 <HAL_GetTick>
 8008470:	4602      	mov	r2, r0
 8008472:	693b      	ldr	r3, [r7, #16]
 8008474:	1ad3      	subs	r3, r2, r3
 8008476:	2b02      	cmp	r3, #2
 8008478:	d901      	bls.n	800847e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800847a:	2303      	movs	r3, #3
 800847c:	e17a      	b.n	8008774 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800847e:	4b1d      	ldr	r3, [pc, #116]	; (80084f4 <HAL_RCC_OscConfig+0x26c>)
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	f003 0302 	and.w	r3, r3, #2
 8008486:	2b00      	cmp	r3, #0
 8008488:	d1f0      	bne.n	800846c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	f003 0308 	and.w	r3, r3, #8
 8008492:	2b00      	cmp	r3, #0
 8008494:	d03a      	beq.n	800850c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	699b      	ldr	r3, [r3, #24]
 800849a:	2b00      	cmp	r3, #0
 800849c:	d019      	beq.n	80084d2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800849e:	4b17      	ldr	r3, [pc, #92]	; (80084fc <HAL_RCC_OscConfig+0x274>)
 80084a0:	2201      	movs	r2, #1
 80084a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80084a4:	f7fe f8f6 	bl	8006694 <HAL_GetTick>
 80084a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80084aa:	e008      	b.n	80084be <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80084ac:	f7fe f8f2 	bl	8006694 <HAL_GetTick>
 80084b0:	4602      	mov	r2, r0
 80084b2:	693b      	ldr	r3, [r7, #16]
 80084b4:	1ad3      	subs	r3, r2, r3
 80084b6:	2b02      	cmp	r3, #2
 80084b8:	d901      	bls.n	80084be <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80084ba:	2303      	movs	r3, #3
 80084bc:	e15a      	b.n	8008774 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80084be:	4b0d      	ldr	r3, [pc, #52]	; (80084f4 <HAL_RCC_OscConfig+0x26c>)
 80084c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084c2:	f003 0302 	and.w	r3, r3, #2
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d0f0      	beq.n	80084ac <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80084ca:	2001      	movs	r0, #1
 80084cc:	f000 fada 	bl	8008a84 <RCC_Delay>
 80084d0:	e01c      	b.n	800850c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80084d2:	4b0a      	ldr	r3, [pc, #40]	; (80084fc <HAL_RCC_OscConfig+0x274>)
 80084d4:	2200      	movs	r2, #0
 80084d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80084d8:	f7fe f8dc 	bl	8006694 <HAL_GetTick>
 80084dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80084de:	e00f      	b.n	8008500 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80084e0:	f7fe f8d8 	bl	8006694 <HAL_GetTick>
 80084e4:	4602      	mov	r2, r0
 80084e6:	693b      	ldr	r3, [r7, #16]
 80084e8:	1ad3      	subs	r3, r2, r3
 80084ea:	2b02      	cmp	r3, #2
 80084ec:	d908      	bls.n	8008500 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80084ee:	2303      	movs	r3, #3
 80084f0:	e140      	b.n	8008774 <HAL_RCC_OscConfig+0x4ec>
 80084f2:	bf00      	nop
 80084f4:	40021000 	.word	0x40021000
 80084f8:	42420000 	.word	0x42420000
 80084fc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008500:	4b9e      	ldr	r3, [pc, #632]	; (800877c <HAL_RCC_OscConfig+0x4f4>)
 8008502:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008504:	f003 0302 	and.w	r3, r3, #2
 8008508:	2b00      	cmp	r3, #0
 800850a:	d1e9      	bne.n	80084e0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	f003 0304 	and.w	r3, r3, #4
 8008514:	2b00      	cmp	r3, #0
 8008516:	f000 80a6 	beq.w	8008666 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800851a:	2300      	movs	r3, #0
 800851c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800851e:	4b97      	ldr	r3, [pc, #604]	; (800877c <HAL_RCC_OscConfig+0x4f4>)
 8008520:	69db      	ldr	r3, [r3, #28]
 8008522:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008526:	2b00      	cmp	r3, #0
 8008528:	d10d      	bne.n	8008546 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800852a:	4b94      	ldr	r3, [pc, #592]	; (800877c <HAL_RCC_OscConfig+0x4f4>)
 800852c:	69db      	ldr	r3, [r3, #28]
 800852e:	4a93      	ldr	r2, [pc, #588]	; (800877c <HAL_RCC_OscConfig+0x4f4>)
 8008530:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008534:	61d3      	str	r3, [r2, #28]
 8008536:	4b91      	ldr	r3, [pc, #580]	; (800877c <HAL_RCC_OscConfig+0x4f4>)
 8008538:	69db      	ldr	r3, [r3, #28]
 800853a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800853e:	60bb      	str	r3, [r7, #8]
 8008540:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008542:	2301      	movs	r3, #1
 8008544:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008546:	4b8e      	ldr	r3, [pc, #568]	; (8008780 <HAL_RCC_OscConfig+0x4f8>)
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800854e:	2b00      	cmp	r3, #0
 8008550:	d118      	bne.n	8008584 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008552:	4b8b      	ldr	r3, [pc, #556]	; (8008780 <HAL_RCC_OscConfig+0x4f8>)
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	4a8a      	ldr	r2, [pc, #552]	; (8008780 <HAL_RCC_OscConfig+0x4f8>)
 8008558:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800855c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800855e:	f7fe f899 	bl	8006694 <HAL_GetTick>
 8008562:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008564:	e008      	b.n	8008578 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008566:	f7fe f895 	bl	8006694 <HAL_GetTick>
 800856a:	4602      	mov	r2, r0
 800856c:	693b      	ldr	r3, [r7, #16]
 800856e:	1ad3      	subs	r3, r2, r3
 8008570:	2b64      	cmp	r3, #100	; 0x64
 8008572:	d901      	bls.n	8008578 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8008574:	2303      	movs	r3, #3
 8008576:	e0fd      	b.n	8008774 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008578:	4b81      	ldr	r3, [pc, #516]	; (8008780 <HAL_RCC_OscConfig+0x4f8>)
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008580:	2b00      	cmp	r3, #0
 8008582:	d0f0      	beq.n	8008566 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	68db      	ldr	r3, [r3, #12]
 8008588:	2b01      	cmp	r3, #1
 800858a:	d106      	bne.n	800859a <HAL_RCC_OscConfig+0x312>
 800858c:	4b7b      	ldr	r3, [pc, #492]	; (800877c <HAL_RCC_OscConfig+0x4f4>)
 800858e:	6a1b      	ldr	r3, [r3, #32]
 8008590:	4a7a      	ldr	r2, [pc, #488]	; (800877c <HAL_RCC_OscConfig+0x4f4>)
 8008592:	f043 0301 	orr.w	r3, r3, #1
 8008596:	6213      	str	r3, [r2, #32]
 8008598:	e02d      	b.n	80085f6 <HAL_RCC_OscConfig+0x36e>
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	68db      	ldr	r3, [r3, #12]
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d10c      	bne.n	80085bc <HAL_RCC_OscConfig+0x334>
 80085a2:	4b76      	ldr	r3, [pc, #472]	; (800877c <HAL_RCC_OscConfig+0x4f4>)
 80085a4:	6a1b      	ldr	r3, [r3, #32]
 80085a6:	4a75      	ldr	r2, [pc, #468]	; (800877c <HAL_RCC_OscConfig+0x4f4>)
 80085a8:	f023 0301 	bic.w	r3, r3, #1
 80085ac:	6213      	str	r3, [r2, #32]
 80085ae:	4b73      	ldr	r3, [pc, #460]	; (800877c <HAL_RCC_OscConfig+0x4f4>)
 80085b0:	6a1b      	ldr	r3, [r3, #32]
 80085b2:	4a72      	ldr	r2, [pc, #456]	; (800877c <HAL_RCC_OscConfig+0x4f4>)
 80085b4:	f023 0304 	bic.w	r3, r3, #4
 80085b8:	6213      	str	r3, [r2, #32]
 80085ba:	e01c      	b.n	80085f6 <HAL_RCC_OscConfig+0x36e>
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	68db      	ldr	r3, [r3, #12]
 80085c0:	2b05      	cmp	r3, #5
 80085c2:	d10c      	bne.n	80085de <HAL_RCC_OscConfig+0x356>
 80085c4:	4b6d      	ldr	r3, [pc, #436]	; (800877c <HAL_RCC_OscConfig+0x4f4>)
 80085c6:	6a1b      	ldr	r3, [r3, #32]
 80085c8:	4a6c      	ldr	r2, [pc, #432]	; (800877c <HAL_RCC_OscConfig+0x4f4>)
 80085ca:	f043 0304 	orr.w	r3, r3, #4
 80085ce:	6213      	str	r3, [r2, #32]
 80085d0:	4b6a      	ldr	r3, [pc, #424]	; (800877c <HAL_RCC_OscConfig+0x4f4>)
 80085d2:	6a1b      	ldr	r3, [r3, #32]
 80085d4:	4a69      	ldr	r2, [pc, #420]	; (800877c <HAL_RCC_OscConfig+0x4f4>)
 80085d6:	f043 0301 	orr.w	r3, r3, #1
 80085da:	6213      	str	r3, [r2, #32]
 80085dc:	e00b      	b.n	80085f6 <HAL_RCC_OscConfig+0x36e>
 80085de:	4b67      	ldr	r3, [pc, #412]	; (800877c <HAL_RCC_OscConfig+0x4f4>)
 80085e0:	6a1b      	ldr	r3, [r3, #32]
 80085e2:	4a66      	ldr	r2, [pc, #408]	; (800877c <HAL_RCC_OscConfig+0x4f4>)
 80085e4:	f023 0301 	bic.w	r3, r3, #1
 80085e8:	6213      	str	r3, [r2, #32]
 80085ea:	4b64      	ldr	r3, [pc, #400]	; (800877c <HAL_RCC_OscConfig+0x4f4>)
 80085ec:	6a1b      	ldr	r3, [r3, #32]
 80085ee:	4a63      	ldr	r2, [pc, #396]	; (800877c <HAL_RCC_OscConfig+0x4f4>)
 80085f0:	f023 0304 	bic.w	r3, r3, #4
 80085f4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	68db      	ldr	r3, [r3, #12]
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d015      	beq.n	800862a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80085fe:	f7fe f849 	bl	8006694 <HAL_GetTick>
 8008602:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008604:	e00a      	b.n	800861c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008606:	f7fe f845 	bl	8006694 <HAL_GetTick>
 800860a:	4602      	mov	r2, r0
 800860c:	693b      	ldr	r3, [r7, #16]
 800860e:	1ad3      	subs	r3, r2, r3
 8008610:	f241 3288 	movw	r2, #5000	; 0x1388
 8008614:	4293      	cmp	r3, r2
 8008616:	d901      	bls.n	800861c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8008618:	2303      	movs	r3, #3
 800861a:	e0ab      	b.n	8008774 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800861c:	4b57      	ldr	r3, [pc, #348]	; (800877c <HAL_RCC_OscConfig+0x4f4>)
 800861e:	6a1b      	ldr	r3, [r3, #32]
 8008620:	f003 0302 	and.w	r3, r3, #2
 8008624:	2b00      	cmp	r3, #0
 8008626:	d0ee      	beq.n	8008606 <HAL_RCC_OscConfig+0x37e>
 8008628:	e014      	b.n	8008654 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800862a:	f7fe f833 	bl	8006694 <HAL_GetTick>
 800862e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008630:	e00a      	b.n	8008648 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008632:	f7fe f82f 	bl	8006694 <HAL_GetTick>
 8008636:	4602      	mov	r2, r0
 8008638:	693b      	ldr	r3, [r7, #16]
 800863a:	1ad3      	subs	r3, r2, r3
 800863c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008640:	4293      	cmp	r3, r2
 8008642:	d901      	bls.n	8008648 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8008644:	2303      	movs	r3, #3
 8008646:	e095      	b.n	8008774 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008648:	4b4c      	ldr	r3, [pc, #304]	; (800877c <HAL_RCC_OscConfig+0x4f4>)
 800864a:	6a1b      	ldr	r3, [r3, #32]
 800864c:	f003 0302 	and.w	r3, r3, #2
 8008650:	2b00      	cmp	r3, #0
 8008652:	d1ee      	bne.n	8008632 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8008654:	7dfb      	ldrb	r3, [r7, #23]
 8008656:	2b01      	cmp	r3, #1
 8008658:	d105      	bne.n	8008666 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800865a:	4b48      	ldr	r3, [pc, #288]	; (800877c <HAL_RCC_OscConfig+0x4f4>)
 800865c:	69db      	ldr	r3, [r3, #28]
 800865e:	4a47      	ldr	r2, [pc, #284]	; (800877c <HAL_RCC_OscConfig+0x4f4>)
 8008660:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008664:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	69db      	ldr	r3, [r3, #28]
 800866a:	2b00      	cmp	r3, #0
 800866c:	f000 8081 	beq.w	8008772 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008670:	4b42      	ldr	r3, [pc, #264]	; (800877c <HAL_RCC_OscConfig+0x4f4>)
 8008672:	685b      	ldr	r3, [r3, #4]
 8008674:	f003 030c 	and.w	r3, r3, #12
 8008678:	2b08      	cmp	r3, #8
 800867a:	d061      	beq.n	8008740 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	69db      	ldr	r3, [r3, #28]
 8008680:	2b02      	cmp	r3, #2
 8008682:	d146      	bne.n	8008712 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008684:	4b3f      	ldr	r3, [pc, #252]	; (8008784 <HAL_RCC_OscConfig+0x4fc>)
 8008686:	2200      	movs	r2, #0
 8008688:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800868a:	f7fe f803 	bl	8006694 <HAL_GetTick>
 800868e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008690:	e008      	b.n	80086a4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008692:	f7fd ffff 	bl	8006694 <HAL_GetTick>
 8008696:	4602      	mov	r2, r0
 8008698:	693b      	ldr	r3, [r7, #16]
 800869a:	1ad3      	subs	r3, r2, r3
 800869c:	2b02      	cmp	r3, #2
 800869e:	d901      	bls.n	80086a4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80086a0:	2303      	movs	r3, #3
 80086a2:	e067      	b.n	8008774 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80086a4:	4b35      	ldr	r3, [pc, #212]	; (800877c <HAL_RCC_OscConfig+0x4f4>)
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d1f0      	bne.n	8008692 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	6a1b      	ldr	r3, [r3, #32]
 80086b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80086b8:	d108      	bne.n	80086cc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80086ba:	4b30      	ldr	r3, [pc, #192]	; (800877c <HAL_RCC_OscConfig+0x4f4>)
 80086bc:	685b      	ldr	r3, [r3, #4]
 80086be:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	689b      	ldr	r3, [r3, #8]
 80086c6:	492d      	ldr	r1, [pc, #180]	; (800877c <HAL_RCC_OscConfig+0x4f4>)
 80086c8:	4313      	orrs	r3, r2
 80086ca:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80086cc:	4b2b      	ldr	r3, [pc, #172]	; (800877c <HAL_RCC_OscConfig+0x4f4>)
 80086ce:	685b      	ldr	r3, [r3, #4]
 80086d0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	6a19      	ldr	r1, [r3, #32]
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086dc:	430b      	orrs	r3, r1
 80086de:	4927      	ldr	r1, [pc, #156]	; (800877c <HAL_RCC_OscConfig+0x4f4>)
 80086e0:	4313      	orrs	r3, r2
 80086e2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80086e4:	4b27      	ldr	r3, [pc, #156]	; (8008784 <HAL_RCC_OscConfig+0x4fc>)
 80086e6:	2201      	movs	r2, #1
 80086e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80086ea:	f7fd ffd3 	bl	8006694 <HAL_GetTick>
 80086ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80086f0:	e008      	b.n	8008704 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80086f2:	f7fd ffcf 	bl	8006694 <HAL_GetTick>
 80086f6:	4602      	mov	r2, r0
 80086f8:	693b      	ldr	r3, [r7, #16]
 80086fa:	1ad3      	subs	r3, r2, r3
 80086fc:	2b02      	cmp	r3, #2
 80086fe:	d901      	bls.n	8008704 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8008700:	2303      	movs	r3, #3
 8008702:	e037      	b.n	8008774 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8008704:	4b1d      	ldr	r3, [pc, #116]	; (800877c <HAL_RCC_OscConfig+0x4f4>)
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800870c:	2b00      	cmp	r3, #0
 800870e:	d0f0      	beq.n	80086f2 <HAL_RCC_OscConfig+0x46a>
 8008710:	e02f      	b.n	8008772 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008712:	4b1c      	ldr	r3, [pc, #112]	; (8008784 <HAL_RCC_OscConfig+0x4fc>)
 8008714:	2200      	movs	r2, #0
 8008716:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008718:	f7fd ffbc 	bl	8006694 <HAL_GetTick>
 800871c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800871e:	e008      	b.n	8008732 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008720:	f7fd ffb8 	bl	8006694 <HAL_GetTick>
 8008724:	4602      	mov	r2, r0
 8008726:	693b      	ldr	r3, [r7, #16]
 8008728:	1ad3      	subs	r3, r2, r3
 800872a:	2b02      	cmp	r3, #2
 800872c:	d901      	bls.n	8008732 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800872e:	2303      	movs	r3, #3
 8008730:	e020      	b.n	8008774 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008732:	4b12      	ldr	r3, [pc, #72]	; (800877c <HAL_RCC_OscConfig+0x4f4>)
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800873a:	2b00      	cmp	r3, #0
 800873c:	d1f0      	bne.n	8008720 <HAL_RCC_OscConfig+0x498>
 800873e:	e018      	b.n	8008772 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	69db      	ldr	r3, [r3, #28]
 8008744:	2b01      	cmp	r3, #1
 8008746:	d101      	bne.n	800874c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8008748:	2301      	movs	r3, #1
 800874a:	e013      	b.n	8008774 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800874c:	4b0b      	ldr	r3, [pc, #44]	; (800877c <HAL_RCC_OscConfig+0x4f4>)
 800874e:	685b      	ldr	r3, [r3, #4]
 8008750:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	6a1b      	ldr	r3, [r3, #32]
 800875c:	429a      	cmp	r2, r3
 800875e:	d106      	bne.n	800876e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800876a:	429a      	cmp	r2, r3
 800876c:	d001      	beq.n	8008772 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800876e:	2301      	movs	r3, #1
 8008770:	e000      	b.n	8008774 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8008772:	2300      	movs	r3, #0
}
 8008774:	4618      	mov	r0, r3
 8008776:	3718      	adds	r7, #24
 8008778:	46bd      	mov	sp, r7
 800877a:	bd80      	pop	{r7, pc}
 800877c:	40021000 	.word	0x40021000
 8008780:	40007000 	.word	0x40007000
 8008784:	42420060 	.word	0x42420060

08008788 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008788:	b580      	push	{r7, lr}
 800878a:	b084      	sub	sp, #16
 800878c:	af00      	add	r7, sp, #0
 800878e:	6078      	str	r0, [r7, #4]
 8008790:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	2b00      	cmp	r3, #0
 8008796:	d101      	bne.n	800879c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008798:	2301      	movs	r3, #1
 800879a:	e0d0      	b.n	800893e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800879c:	4b6a      	ldr	r3, [pc, #424]	; (8008948 <HAL_RCC_ClockConfig+0x1c0>)
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	f003 0307 	and.w	r3, r3, #7
 80087a4:	683a      	ldr	r2, [r7, #0]
 80087a6:	429a      	cmp	r2, r3
 80087a8:	d910      	bls.n	80087cc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80087aa:	4b67      	ldr	r3, [pc, #412]	; (8008948 <HAL_RCC_ClockConfig+0x1c0>)
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	f023 0207 	bic.w	r2, r3, #7
 80087b2:	4965      	ldr	r1, [pc, #404]	; (8008948 <HAL_RCC_ClockConfig+0x1c0>)
 80087b4:	683b      	ldr	r3, [r7, #0]
 80087b6:	4313      	orrs	r3, r2
 80087b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80087ba:	4b63      	ldr	r3, [pc, #396]	; (8008948 <HAL_RCC_ClockConfig+0x1c0>)
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	f003 0307 	and.w	r3, r3, #7
 80087c2:	683a      	ldr	r2, [r7, #0]
 80087c4:	429a      	cmp	r2, r3
 80087c6:	d001      	beq.n	80087cc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80087c8:	2301      	movs	r3, #1
 80087ca:	e0b8      	b.n	800893e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	f003 0302 	and.w	r3, r3, #2
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d020      	beq.n	800881a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	f003 0304 	and.w	r3, r3, #4
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d005      	beq.n	80087f0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80087e4:	4b59      	ldr	r3, [pc, #356]	; (800894c <HAL_RCC_ClockConfig+0x1c4>)
 80087e6:	685b      	ldr	r3, [r3, #4]
 80087e8:	4a58      	ldr	r2, [pc, #352]	; (800894c <HAL_RCC_ClockConfig+0x1c4>)
 80087ea:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80087ee:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	f003 0308 	and.w	r3, r3, #8
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d005      	beq.n	8008808 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80087fc:	4b53      	ldr	r3, [pc, #332]	; (800894c <HAL_RCC_ClockConfig+0x1c4>)
 80087fe:	685b      	ldr	r3, [r3, #4]
 8008800:	4a52      	ldr	r2, [pc, #328]	; (800894c <HAL_RCC_ClockConfig+0x1c4>)
 8008802:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8008806:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008808:	4b50      	ldr	r3, [pc, #320]	; (800894c <HAL_RCC_ClockConfig+0x1c4>)
 800880a:	685b      	ldr	r3, [r3, #4]
 800880c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	689b      	ldr	r3, [r3, #8]
 8008814:	494d      	ldr	r1, [pc, #308]	; (800894c <HAL_RCC_ClockConfig+0x1c4>)
 8008816:	4313      	orrs	r3, r2
 8008818:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	f003 0301 	and.w	r3, r3, #1
 8008822:	2b00      	cmp	r3, #0
 8008824:	d040      	beq.n	80088a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	685b      	ldr	r3, [r3, #4]
 800882a:	2b01      	cmp	r3, #1
 800882c:	d107      	bne.n	800883e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800882e:	4b47      	ldr	r3, [pc, #284]	; (800894c <HAL_RCC_ClockConfig+0x1c4>)
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008836:	2b00      	cmp	r3, #0
 8008838:	d115      	bne.n	8008866 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800883a:	2301      	movs	r3, #1
 800883c:	e07f      	b.n	800893e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	685b      	ldr	r3, [r3, #4]
 8008842:	2b02      	cmp	r3, #2
 8008844:	d107      	bne.n	8008856 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008846:	4b41      	ldr	r3, [pc, #260]	; (800894c <HAL_RCC_ClockConfig+0x1c4>)
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800884e:	2b00      	cmp	r3, #0
 8008850:	d109      	bne.n	8008866 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008852:	2301      	movs	r3, #1
 8008854:	e073      	b.n	800893e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008856:	4b3d      	ldr	r3, [pc, #244]	; (800894c <HAL_RCC_ClockConfig+0x1c4>)
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	f003 0302 	and.w	r3, r3, #2
 800885e:	2b00      	cmp	r3, #0
 8008860:	d101      	bne.n	8008866 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008862:	2301      	movs	r3, #1
 8008864:	e06b      	b.n	800893e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008866:	4b39      	ldr	r3, [pc, #228]	; (800894c <HAL_RCC_ClockConfig+0x1c4>)
 8008868:	685b      	ldr	r3, [r3, #4]
 800886a:	f023 0203 	bic.w	r2, r3, #3
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	685b      	ldr	r3, [r3, #4]
 8008872:	4936      	ldr	r1, [pc, #216]	; (800894c <HAL_RCC_ClockConfig+0x1c4>)
 8008874:	4313      	orrs	r3, r2
 8008876:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008878:	f7fd ff0c 	bl	8006694 <HAL_GetTick>
 800887c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800887e:	e00a      	b.n	8008896 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008880:	f7fd ff08 	bl	8006694 <HAL_GetTick>
 8008884:	4602      	mov	r2, r0
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	1ad3      	subs	r3, r2, r3
 800888a:	f241 3288 	movw	r2, #5000	; 0x1388
 800888e:	4293      	cmp	r3, r2
 8008890:	d901      	bls.n	8008896 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008892:	2303      	movs	r3, #3
 8008894:	e053      	b.n	800893e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008896:	4b2d      	ldr	r3, [pc, #180]	; (800894c <HAL_RCC_ClockConfig+0x1c4>)
 8008898:	685b      	ldr	r3, [r3, #4]
 800889a:	f003 020c 	and.w	r2, r3, #12
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	685b      	ldr	r3, [r3, #4]
 80088a2:	009b      	lsls	r3, r3, #2
 80088a4:	429a      	cmp	r2, r3
 80088a6:	d1eb      	bne.n	8008880 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80088a8:	4b27      	ldr	r3, [pc, #156]	; (8008948 <HAL_RCC_ClockConfig+0x1c0>)
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	f003 0307 	and.w	r3, r3, #7
 80088b0:	683a      	ldr	r2, [r7, #0]
 80088b2:	429a      	cmp	r2, r3
 80088b4:	d210      	bcs.n	80088d8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80088b6:	4b24      	ldr	r3, [pc, #144]	; (8008948 <HAL_RCC_ClockConfig+0x1c0>)
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	f023 0207 	bic.w	r2, r3, #7
 80088be:	4922      	ldr	r1, [pc, #136]	; (8008948 <HAL_RCC_ClockConfig+0x1c0>)
 80088c0:	683b      	ldr	r3, [r7, #0]
 80088c2:	4313      	orrs	r3, r2
 80088c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80088c6:	4b20      	ldr	r3, [pc, #128]	; (8008948 <HAL_RCC_ClockConfig+0x1c0>)
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	f003 0307 	and.w	r3, r3, #7
 80088ce:	683a      	ldr	r2, [r7, #0]
 80088d0:	429a      	cmp	r2, r3
 80088d2:	d001      	beq.n	80088d8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80088d4:	2301      	movs	r3, #1
 80088d6:	e032      	b.n	800893e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	f003 0304 	and.w	r3, r3, #4
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d008      	beq.n	80088f6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80088e4:	4b19      	ldr	r3, [pc, #100]	; (800894c <HAL_RCC_ClockConfig+0x1c4>)
 80088e6:	685b      	ldr	r3, [r3, #4]
 80088e8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	68db      	ldr	r3, [r3, #12]
 80088f0:	4916      	ldr	r1, [pc, #88]	; (800894c <HAL_RCC_ClockConfig+0x1c4>)
 80088f2:	4313      	orrs	r3, r2
 80088f4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	f003 0308 	and.w	r3, r3, #8
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d009      	beq.n	8008916 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8008902:	4b12      	ldr	r3, [pc, #72]	; (800894c <HAL_RCC_ClockConfig+0x1c4>)
 8008904:	685b      	ldr	r3, [r3, #4]
 8008906:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	691b      	ldr	r3, [r3, #16]
 800890e:	00db      	lsls	r3, r3, #3
 8008910:	490e      	ldr	r1, [pc, #56]	; (800894c <HAL_RCC_ClockConfig+0x1c4>)
 8008912:	4313      	orrs	r3, r2
 8008914:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8008916:	f000 f821 	bl	800895c <HAL_RCC_GetSysClockFreq>
 800891a:	4601      	mov	r1, r0
 800891c:	4b0b      	ldr	r3, [pc, #44]	; (800894c <HAL_RCC_ClockConfig+0x1c4>)
 800891e:	685b      	ldr	r3, [r3, #4]
 8008920:	091b      	lsrs	r3, r3, #4
 8008922:	f003 030f 	and.w	r3, r3, #15
 8008926:	4a0a      	ldr	r2, [pc, #40]	; (8008950 <HAL_RCC_ClockConfig+0x1c8>)
 8008928:	5cd3      	ldrb	r3, [r2, r3]
 800892a:	fa21 f303 	lsr.w	r3, r1, r3
 800892e:	4a09      	ldr	r2, [pc, #36]	; (8008954 <HAL_RCC_ClockConfig+0x1cc>)
 8008930:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8008932:	4b09      	ldr	r3, [pc, #36]	; (8008958 <HAL_RCC_ClockConfig+0x1d0>)
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	4618      	mov	r0, r3
 8008938:	f7fd fe6a 	bl	8006610 <HAL_InitTick>

  return HAL_OK;
 800893c:	2300      	movs	r3, #0
}
 800893e:	4618      	mov	r0, r3
 8008940:	3710      	adds	r7, #16
 8008942:	46bd      	mov	sp, r7
 8008944:	bd80      	pop	{r7, pc}
 8008946:	bf00      	nop
 8008948:	40022000 	.word	0x40022000
 800894c:	40021000 	.word	0x40021000
 8008950:	0800e8bc 	.word	0x0800e8bc
 8008954:	20000030 	.word	0x20000030
 8008958:	20000034 	.word	0x20000034

0800895c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800895c:	b490      	push	{r4, r7}
 800895e:	b08a      	sub	sp, #40	; 0x28
 8008960:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8008962:	4b2a      	ldr	r3, [pc, #168]	; (8008a0c <HAL_RCC_GetSysClockFreq+0xb0>)
 8008964:	1d3c      	adds	r4, r7, #4
 8008966:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008968:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800896c:	4b28      	ldr	r3, [pc, #160]	; (8008a10 <HAL_RCC_GetSysClockFreq+0xb4>)
 800896e:	881b      	ldrh	r3, [r3, #0]
 8008970:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8008972:	2300      	movs	r3, #0
 8008974:	61fb      	str	r3, [r7, #28]
 8008976:	2300      	movs	r3, #0
 8008978:	61bb      	str	r3, [r7, #24]
 800897a:	2300      	movs	r3, #0
 800897c:	627b      	str	r3, [r7, #36]	; 0x24
 800897e:	2300      	movs	r3, #0
 8008980:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8008982:	2300      	movs	r3, #0
 8008984:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8008986:	4b23      	ldr	r3, [pc, #140]	; (8008a14 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008988:	685b      	ldr	r3, [r3, #4]
 800898a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800898c:	69fb      	ldr	r3, [r7, #28]
 800898e:	f003 030c 	and.w	r3, r3, #12
 8008992:	2b04      	cmp	r3, #4
 8008994:	d002      	beq.n	800899c <HAL_RCC_GetSysClockFreq+0x40>
 8008996:	2b08      	cmp	r3, #8
 8008998:	d003      	beq.n	80089a2 <HAL_RCC_GetSysClockFreq+0x46>
 800899a:	e02d      	b.n	80089f8 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800899c:	4b1e      	ldr	r3, [pc, #120]	; (8008a18 <HAL_RCC_GetSysClockFreq+0xbc>)
 800899e:	623b      	str	r3, [r7, #32]
      break;
 80089a0:	e02d      	b.n	80089fe <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80089a2:	69fb      	ldr	r3, [r7, #28]
 80089a4:	0c9b      	lsrs	r3, r3, #18
 80089a6:	f003 030f 	and.w	r3, r3, #15
 80089aa:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80089ae:	4413      	add	r3, r2
 80089b0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80089b4:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80089b6:	69fb      	ldr	r3, [r7, #28]
 80089b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d013      	beq.n	80089e8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80089c0:	4b14      	ldr	r3, [pc, #80]	; (8008a14 <HAL_RCC_GetSysClockFreq+0xb8>)
 80089c2:	685b      	ldr	r3, [r3, #4]
 80089c4:	0c5b      	lsrs	r3, r3, #17
 80089c6:	f003 0301 	and.w	r3, r3, #1
 80089ca:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80089ce:	4413      	add	r3, r2
 80089d0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80089d4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80089d6:	697b      	ldr	r3, [r7, #20]
 80089d8:	4a0f      	ldr	r2, [pc, #60]	; (8008a18 <HAL_RCC_GetSysClockFreq+0xbc>)
 80089da:	fb02 f203 	mul.w	r2, r2, r3
 80089de:	69bb      	ldr	r3, [r7, #24]
 80089e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80089e4:	627b      	str	r3, [r7, #36]	; 0x24
 80089e6:	e004      	b.n	80089f2 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80089e8:	697b      	ldr	r3, [r7, #20]
 80089ea:	4a0c      	ldr	r2, [pc, #48]	; (8008a1c <HAL_RCC_GetSysClockFreq+0xc0>)
 80089ec:	fb02 f303 	mul.w	r3, r2, r3
 80089f0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80089f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089f4:	623b      	str	r3, [r7, #32]
      break;
 80089f6:	e002      	b.n	80089fe <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80089f8:	4b07      	ldr	r3, [pc, #28]	; (8008a18 <HAL_RCC_GetSysClockFreq+0xbc>)
 80089fa:	623b      	str	r3, [r7, #32]
      break;
 80089fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80089fe:	6a3b      	ldr	r3, [r7, #32]
}
 8008a00:	4618      	mov	r0, r3
 8008a02:	3728      	adds	r7, #40	; 0x28
 8008a04:	46bd      	mov	sp, r7
 8008a06:	bc90      	pop	{r4, r7}
 8008a08:	4770      	bx	lr
 8008a0a:	bf00      	nop
 8008a0c:	0800e8a0 	.word	0x0800e8a0
 8008a10:	0800e8b0 	.word	0x0800e8b0
 8008a14:	40021000 	.word	0x40021000
 8008a18:	007a1200 	.word	0x007a1200
 8008a1c:	003d0900 	.word	0x003d0900

08008a20 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008a20:	b480      	push	{r7}
 8008a22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008a24:	4b02      	ldr	r3, [pc, #8]	; (8008a30 <HAL_RCC_GetHCLKFreq+0x10>)
 8008a26:	681b      	ldr	r3, [r3, #0]
}
 8008a28:	4618      	mov	r0, r3
 8008a2a:	46bd      	mov	sp, r7
 8008a2c:	bc80      	pop	{r7}
 8008a2e:	4770      	bx	lr
 8008a30:	20000030 	.word	0x20000030

08008a34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008a34:	b580      	push	{r7, lr}
 8008a36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008a38:	f7ff fff2 	bl	8008a20 <HAL_RCC_GetHCLKFreq>
 8008a3c:	4601      	mov	r1, r0
 8008a3e:	4b05      	ldr	r3, [pc, #20]	; (8008a54 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008a40:	685b      	ldr	r3, [r3, #4]
 8008a42:	0a1b      	lsrs	r3, r3, #8
 8008a44:	f003 0307 	and.w	r3, r3, #7
 8008a48:	4a03      	ldr	r2, [pc, #12]	; (8008a58 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008a4a:	5cd3      	ldrb	r3, [r2, r3]
 8008a4c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8008a50:	4618      	mov	r0, r3
 8008a52:	bd80      	pop	{r7, pc}
 8008a54:	40021000 	.word	0x40021000
 8008a58:	0800e8cc 	.word	0x0800e8cc

08008a5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008a5c:	b580      	push	{r7, lr}
 8008a5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008a60:	f7ff ffde 	bl	8008a20 <HAL_RCC_GetHCLKFreq>
 8008a64:	4601      	mov	r1, r0
 8008a66:	4b05      	ldr	r3, [pc, #20]	; (8008a7c <HAL_RCC_GetPCLK2Freq+0x20>)
 8008a68:	685b      	ldr	r3, [r3, #4]
 8008a6a:	0adb      	lsrs	r3, r3, #11
 8008a6c:	f003 0307 	and.w	r3, r3, #7
 8008a70:	4a03      	ldr	r2, [pc, #12]	; (8008a80 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008a72:	5cd3      	ldrb	r3, [r2, r3]
 8008a74:	fa21 f303 	lsr.w	r3, r1, r3
}
 8008a78:	4618      	mov	r0, r3
 8008a7a:	bd80      	pop	{r7, pc}
 8008a7c:	40021000 	.word	0x40021000
 8008a80:	0800e8cc 	.word	0x0800e8cc

08008a84 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8008a84:	b480      	push	{r7}
 8008a86:	b085      	sub	sp, #20
 8008a88:	af00      	add	r7, sp, #0
 8008a8a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8008a8c:	4b0a      	ldr	r3, [pc, #40]	; (8008ab8 <RCC_Delay+0x34>)
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	4a0a      	ldr	r2, [pc, #40]	; (8008abc <RCC_Delay+0x38>)
 8008a92:	fba2 2303 	umull	r2, r3, r2, r3
 8008a96:	0a5b      	lsrs	r3, r3, #9
 8008a98:	687a      	ldr	r2, [r7, #4]
 8008a9a:	fb02 f303 	mul.w	r3, r2, r3
 8008a9e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8008aa0:	bf00      	nop
  }
  while (Delay --);
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	1e5a      	subs	r2, r3, #1
 8008aa6:	60fa      	str	r2, [r7, #12]
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d1f9      	bne.n	8008aa0 <RCC_Delay+0x1c>
}
 8008aac:	bf00      	nop
 8008aae:	3714      	adds	r7, #20
 8008ab0:	46bd      	mov	sp, r7
 8008ab2:	bc80      	pop	{r7}
 8008ab4:	4770      	bx	lr
 8008ab6:	bf00      	nop
 8008ab8:	20000030 	.word	0x20000030
 8008abc:	10624dd3 	.word	0x10624dd3

08008ac0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008ac0:	b580      	push	{r7, lr}
 8008ac2:	b082      	sub	sp, #8
 8008ac4:	af00      	add	r7, sp, #0
 8008ac6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d101      	bne.n	8008ad2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008ace:	2301      	movs	r3, #1
 8008ad0:	e03f      	b.n	8008b52 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008ad8:	b2db      	uxtb	r3, r3
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d106      	bne.n	8008aec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	2200      	movs	r2, #0
 8008ae2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008ae6:	6878      	ldr	r0, [r7, #4]
 8008ae8:	f7fd fcac 	bl	8006444 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	2224      	movs	r2, #36	; 0x24
 8008af0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	68da      	ldr	r2, [r3, #12]
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008b02:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008b04:	6878      	ldr	r0, [r7, #4]
 8008b06:	f000 fc2d 	bl	8009364 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	691a      	ldr	r2, [r3, #16]
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008b18:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	695a      	ldr	r2, [r3, #20]
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008b28:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	68da      	ldr	r2, [r3, #12]
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008b38:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	2200      	movs	r2, #0
 8008b3e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	2220      	movs	r2, #32
 8008b44:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	2220      	movs	r2, #32
 8008b4c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8008b50:	2300      	movs	r3, #0
}
 8008b52:	4618      	mov	r0, r3
 8008b54:	3708      	adds	r7, #8
 8008b56:	46bd      	mov	sp, r7
 8008b58:	bd80      	pop	{r7, pc}
	...

08008b5c <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008b5c:	b580      	push	{r7, lr}
 8008b5e:	b086      	sub	sp, #24
 8008b60:	af00      	add	r7, sp, #0
 8008b62:	60f8      	str	r0, [r7, #12]
 8008b64:	60b9      	str	r1, [r7, #8]
 8008b66:	4613      	mov	r3, r2
 8008b68:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008b70:	b2db      	uxtb	r3, r3
 8008b72:	2b20      	cmp	r3, #32
 8008b74:	d153      	bne.n	8008c1e <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 8008b76:	68bb      	ldr	r3, [r7, #8]
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d002      	beq.n	8008b82 <HAL_UART_Transmit_DMA+0x26>
 8008b7c:	88fb      	ldrh	r3, [r7, #6]
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d101      	bne.n	8008b86 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8008b82:	2301      	movs	r3, #1
 8008b84:	e04c      	b.n	8008c20 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008b8c:	2b01      	cmp	r3, #1
 8008b8e:	d101      	bne.n	8008b94 <HAL_UART_Transmit_DMA+0x38>
 8008b90:	2302      	movs	r3, #2
 8008b92:	e045      	b.n	8008c20 <HAL_UART_Transmit_DMA+0xc4>
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	2201      	movs	r2, #1
 8008b98:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8008b9c:	68ba      	ldr	r2, [r7, #8]
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	88fa      	ldrh	r2, [r7, #6]
 8008ba6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	88fa      	ldrh	r2, [r7, #6]
 8008bac:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	2200      	movs	r2, #0
 8008bb2:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	2221      	movs	r2, #33	; 0x21
 8008bb8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bc0:	4a19      	ldr	r2, [pc, #100]	; (8008c28 <HAL_UART_Transmit_DMA+0xcc>)
 8008bc2:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bc8:	4a18      	ldr	r2, [pc, #96]	; (8008c2c <HAL_UART_Transmit_DMA+0xd0>)
 8008bca:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bd0:	4a17      	ldr	r2, [pc, #92]	; (8008c30 <HAL_UART_Transmit_DMA+0xd4>)
 8008bd2:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bd8:	2200      	movs	r2, #0
 8008bda:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (uint32_t *)&pData;
 8008bdc:	f107 0308 	add.w	r3, r7, #8
 8008be0:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8008be6:	697b      	ldr	r3, [r7, #20]
 8008be8:	6819      	ldr	r1, [r3, #0]
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	3304      	adds	r3, #4
 8008bf0:	461a      	mov	r2, r3
 8008bf2:	88fb      	ldrh	r3, [r7, #6]
 8008bf4:	f7fd fee2 	bl	80069bc <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008c00:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	2200      	movs	r2, #0
 8008c06:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	695a      	ldr	r2, [r3, #20]
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008c18:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	e000      	b.n	8008c20 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 8008c1e:	2302      	movs	r3, #2
  }
}
 8008c20:	4618      	mov	r0, r3
 8008c22:	3718      	adds	r7, #24
 8008c24:	46bd      	mov	sp, r7
 8008c26:	bd80      	pop	{r7, pc}
 8008c28:	08008f75 	.word	0x08008f75
 8008c2c:	08008fc7 	.word	0x08008fc7
 8008c30:	08009067 	.word	0x08009067

08008c34 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008c34:	b580      	push	{r7, lr}
 8008c36:	b086      	sub	sp, #24
 8008c38:	af00      	add	r7, sp, #0
 8008c3a:	60f8      	str	r0, [r7, #12]
 8008c3c:	60b9      	str	r1, [r7, #8]
 8008c3e:	4613      	mov	r3, r2
 8008c40:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008c48:	b2db      	uxtb	r3, r3
 8008c4a:	2b20      	cmp	r3, #32
 8008c4c:	d166      	bne.n	8008d1c <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8008c4e:	68bb      	ldr	r3, [r7, #8]
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d002      	beq.n	8008c5a <HAL_UART_Receive_DMA+0x26>
 8008c54:	88fb      	ldrh	r3, [r7, #6]
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d101      	bne.n	8008c5e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8008c5a:	2301      	movs	r3, #1
 8008c5c:	e05f      	b.n	8008d1e <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008c64:	2b01      	cmp	r3, #1
 8008c66:	d101      	bne.n	8008c6c <HAL_UART_Receive_DMA+0x38>
 8008c68:	2302      	movs	r3, #2
 8008c6a:	e058      	b.n	8008d1e <HAL_UART_Receive_DMA+0xea>
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	2201      	movs	r2, #1
 8008c70:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8008c74:	68ba      	ldr	r2, [r7, #8]
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	88fa      	ldrh	r2, [r7, #6]
 8008c7e:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	2200      	movs	r2, #0
 8008c84:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	2222      	movs	r2, #34	; 0x22
 8008c8a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c92:	4a25      	ldr	r2, [pc, #148]	; (8008d28 <HAL_UART_Receive_DMA+0xf4>)
 8008c94:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c9a:	4a24      	ldr	r2, [pc, #144]	; (8008d2c <HAL_UART_Receive_DMA+0xf8>)
 8008c9c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ca2:	4a23      	ldr	r2, [pc, #140]	; (8008d30 <HAL_UART_Receive_DMA+0xfc>)
 8008ca4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008caa:	2200      	movs	r2, #0
 8008cac:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    tmp = (uint32_t *)&pData;
 8008cae:	f107 0308 	add.w	r3, r7, #8
 8008cb2:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	3304      	adds	r3, #4
 8008cbe:	4619      	mov	r1, r3
 8008cc0:	697b      	ldr	r3, [r7, #20]
 8008cc2:	681a      	ldr	r2, [r3, #0]
 8008cc4:	88fb      	ldrh	r3, [r7, #6]
 8008cc6:	f7fd fe79 	bl	80069bc <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8008cca:	2300      	movs	r3, #0
 8008ccc:	613b      	str	r3, [r7, #16]
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	613b      	str	r3, [r7, #16]
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	685b      	ldr	r3, [r3, #4]
 8008cdc:	613b      	str	r3, [r7, #16]
 8008cde:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	2200      	movs	r2, #0
 8008ce4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	68da      	ldr	r2, [r3, #12]
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008cf6:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	695a      	ldr	r2, [r3, #20]
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	f042 0201 	orr.w	r2, r2, #1
 8008d06:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	695a      	ldr	r2, [r3, #20]
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008d16:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8008d18:	2300      	movs	r3, #0
 8008d1a:	e000      	b.n	8008d1e <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8008d1c:	2302      	movs	r3, #2
  }
}
 8008d1e:	4618      	mov	r0, r3
 8008d20:	3718      	adds	r7, #24
 8008d22:	46bd      	mov	sp, r7
 8008d24:	bd80      	pop	{r7, pc}
 8008d26:	bf00      	nop
 8008d28:	08008fe3 	.word	0x08008fe3
 8008d2c:	0800904b 	.word	0x0800904b
 8008d30:	08009067 	.word	0x08009067

08008d34 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008d34:	b580      	push	{r7, lr}
 8008d36:	b088      	sub	sp, #32
 8008d38:	af00      	add	r7, sp, #0
 8008d3a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	68db      	ldr	r3, [r3, #12]
 8008d4a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	695b      	ldr	r3, [r3, #20]
 8008d52:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8008d54:	2300      	movs	r3, #0
 8008d56:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8008d58:	2300      	movs	r3, #0
 8008d5a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008d5c:	69fb      	ldr	r3, [r7, #28]
 8008d5e:	f003 030f 	and.w	r3, r3, #15
 8008d62:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8008d64:	693b      	ldr	r3, [r7, #16]
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d10d      	bne.n	8008d86 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008d6a:	69fb      	ldr	r3, [r7, #28]
 8008d6c:	f003 0320 	and.w	r3, r3, #32
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d008      	beq.n	8008d86 <HAL_UART_IRQHandler+0x52>
 8008d74:	69bb      	ldr	r3, [r7, #24]
 8008d76:	f003 0320 	and.w	r3, r3, #32
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d003      	beq.n	8008d86 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8008d7e:	6878      	ldr	r0, [r7, #4]
 8008d80:	f000 fa6e 	bl	8009260 <UART_Receive_IT>
      return;
 8008d84:	e0cc      	b.n	8008f20 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008d86:	693b      	ldr	r3, [r7, #16]
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	f000 80ab 	beq.w	8008ee4 <HAL_UART_IRQHandler+0x1b0>
 8008d8e:	697b      	ldr	r3, [r7, #20]
 8008d90:	f003 0301 	and.w	r3, r3, #1
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d105      	bne.n	8008da4 <HAL_UART_IRQHandler+0x70>
 8008d98:	69bb      	ldr	r3, [r7, #24]
 8008d9a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	f000 80a0 	beq.w	8008ee4 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008da4:	69fb      	ldr	r3, [r7, #28]
 8008da6:	f003 0301 	and.w	r3, r3, #1
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d00a      	beq.n	8008dc4 <HAL_UART_IRQHandler+0x90>
 8008dae:	69bb      	ldr	r3, [r7, #24]
 8008db0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d005      	beq.n	8008dc4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008dbc:	f043 0201 	orr.w	r2, r3, #1
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008dc4:	69fb      	ldr	r3, [r7, #28]
 8008dc6:	f003 0304 	and.w	r3, r3, #4
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d00a      	beq.n	8008de4 <HAL_UART_IRQHandler+0xb0>
 8008dce:	697b      	ldr	r3, [r7, #20]
 8008dd0:	f003 0301 	and.w	r3, r3, #1
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d005      	beq.n	8008de4 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008ddc:	f043 0202 	orr.w	r2, r3, #2
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008de4:	69fb      	ldr	r3, [r7, #28]
 8008de6:	f003 0302 	and.w	r3, r3, #2
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d00a      	beq.n	8008e04 <HAL_UART_IRQHandler+0xd0>
 8008dee:	697b      	ldr	r3, [r7, #20]
 8008df0:	f003 0301 	and.w	r3, r3, #1
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d005      	beq.n	8008e04 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008dfc:	f043 0204 	orr.w	r2, r3, #4
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008e04:	69fb      	ldr	r3, [r7, #28]
 8008e06:	f003 0308 	and.w	r3, r3, #8
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d00a      	beq.n	8008e24 <HAL_UART_IRQHandler+0xf0>
 8008e0e:	697b      	ldr	r3, [r7, #20]
 8008e10:	f003 0301 	and.w	r3, r3, #1
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d005      	beq.n	8008e24 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e1c:	f043 0208 	orr.w	r2, r3, #8
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d078      	beq.n	8008f1e <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008e2c:	69fb      	ldr	r3, [r7, #28]
 8008e2e:	f003 0320 	and.w	r3, r3, #32
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d007      	beq.n	8008e46 <HAL_UART_IRQHandler+0x112>
 8008e36:	69bb      	ldr	r3, [r7, #24]
 8008e38:	f003 0320 	and.w	r3, r3, #32
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d002      	beq.n	8008e46 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8008e40:	6878      	ldr	r0, [r7, #4]
 8008e42:	f000 fa0d 	bl	8009260 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	695b      	ldr	r3, [r3, #20]
 8008e4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	bf14      	ite	ne
 8008e54:	2301      	movne	r3, #1
 8008e56:	2300      	moveq	r3, #0
 8008e58:	b2db      	uxtb	r3, r3
 8008e5a:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e60:	f003 0308 	and.w	r3, r3, #8
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d102      	bne.n	8008e6e <HAL_UART_IRQHandler+0x13a>
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d031      	beq.n	8008ed2 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008e6e:	6878      	ldr	r0, [r7, #4]
 8008e70:	f000 f958 	bl	8009124 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	695b      	ldr	r3, [r3, #20]
 8008e7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d023      	beq.n	8008eca <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	695a      	ldr	r2, [r3, #20]
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008e90:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d013      	beq.n	8008ec2 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e9e:	4a22      	ldr	r2, [pc, #136]	; (8008f28 <HAL_UART_IRQHandler+0x1f4>)
 8008ea0:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ea6:	4618      	mov	r0, r3
 8008ea8:	f7fd fde8 	bl	8006a7c <HAL_DMA_Abort_IT>
 8008eac:	4603      	mov	r3, r0
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d016      	beq.n	8008ee0 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008eb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008eb8:	687a      	ldr	r2, [r7, #4]
 8008eba:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008ebc:	4610      	mov	r0, r2
 8008ebe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ec0:	e00e      	b.n	8008ee0 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008ec2:	6878      	ldr	r0, [r7, #4]
 8008ec4:	f000 f84d 	bl	8008f62 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ec8:	e00a      	b.n	8008ee0 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008eca:	6878      	ldr	r0, [r7, #4]
 8008ecc:	f000 f849 	bl	8008f62 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ed0:	e006      	b.n	8008ee0 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008ed2:	6878      	ldr	r0, [r7, #4]
 8008ed4:	f000 f845 	bl	8008f62 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	2200      	movs	r2, #0
 8008edc:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8008ede:	e01e      	b.n	8008f1e <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ee0:	bf00      	nop
    return;
 8008ee2:	e01c      	b.n	8008f1e <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008ee4:	69fb      	ldr	r3, [r7, #28]
 8008ee6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d008      	beq.n	8008f00 <HAL_UART_IRQHandler+0x1cc>
 8008eee:	69bb      	ldr	r3, [r7, #24]
 8008ef0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d003      	beq.n	8008f00 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8008ef8:	6878      	ldr	r0, [r7, #4]
 8008efa:	f000 f944 	bl	8009186 <UART_Transmit_IT>
    return;
 8008efe:	e00f      	b.n	8008f20 <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008f00:	69fb      	ldr	r3, [r7, #28]
 8008f02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d00a      	beq.n	8008f20 <HAL_UART_IRQHandler+0x1ec>
 8008f0a:	69bb      	ldr	r3, [r7, #24]
 8008f0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d005      	beq.n	8008f20 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8008f14:	6878      	ldr	r0, [r7, #4]
 8008f16:	f000 f98b 	bl	8009230 <UART_EndTransmit_IT>
    return;
 8008f1a:	bf00      	nop
 8008f1c:	e000      	b.n	8008f20 <HAL_UART_IRQHandler+0x1ec>
    return;
 8008f1e:	bf00      	nop
  }
}
 8008f20:	3720      	adds	r7, #32
 8008f22:	46bd      	mov	sp, r7
 8008f24:	bd80      	pop	{r7, pc}
 8008f26:	bf00      	nop
 8008f28:	0800915f 	.word	0x0800915f

08008f2c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008f2c:	b480      	push	{r7}
 8008f2e:	b083      	sub	sp, #12
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008f34:	bf00      	nop
 8008f36:	370c      	adds	r7, #12
 8008f38:	46bd      	mov	sp, r7
 8008f3a:	bc80      	pop	{r7}
 8008f3c:	4770      	bx	lr

08008f3e <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008f3e:	b480      	push	{r7}
 8008f40:	b083      	sub	sp, #12
 8008f42:	af00      	add	r7, sp, #0
 8008f44:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8008f46:	bf00      	nop
 8008f48:	370c      	adds	r7, #12
 8008f4a:	46bd      	mov	sp, r7
 8008f4c:	bc80      	pop	{r7}
 8008f4e:	4770      	bx	lr

08008f50 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008f50:	b480      	push	{r7}
 8008f52:	b083      	sub	sp, #12
 8008f54:	af00      	add	r7, sp, #0
 8008f56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8008f58:	bf00      	nop
 8008f5a:	370c      	adds	r7, #12
 8008f5c:	46bd      	mov	sp, r7
 8008f5e:	bc80      	pop	{r7}
 8008f60:	4770      	bx	lr

08008f62 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008f62:	b480      	push	{r7}
 8008f64:	b083      	sub	sp, #12
 8008f66:	af00      	add	r7, sp, #0
 8008f68:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008f6a:	bf00      	nop
 8008f6c:	370c      	adds	r7, #12
 8008f6e:	46bd      	mov	sp, r7
 8008f70:	bc80      	pop	{r7}
 8008f72:	4770      	bx	lr

08008f74 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008f74:	b580      	push	{r7, lr}
 8008f76:	b084      	sub	sp, #16
 8008f78:	af00      	add	r7, sp, #0
 8008f7a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f80:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	f003 0320 	and.w	r3, r3, #32
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d113      	bne.n	8008fb8 <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	2200      	movs	r2, #0
 8008f94:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	695a      	ldr	r2, [r3, #20]
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008fa4:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	68da      	ldr	r2, [r3, #12]
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008fb4:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008fb6:	e002      	b.n	8008fbe <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 8008fb8:	68f8      	ldr	r0, [r7, #12]
 8008fba:	f7ff ffb7 	bl	8008f2c <HAL_UART_TxCpltCallback>
}
 8008fbe:	bf00      	nop
 8008fc0:	3710      	adds	r7, #16
 8008fc2:	46bd      	mov	sp, r7
 8008fc4:	bd80      	pop	{r7, pc}

08008fc6 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008fc6:	b580      	push	{r7, lr}
 8008fc8:	b084      	sub	sp, #16
 8008fca:	af00      	add	r7, sp, #0
 8008fcc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fd2:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8008fd4:	68f8      	ldr	r0, [r7, #12]
 8008fd6:	f7ff ffb2 	bl	8008f3e <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008fda:	bf00      	nop
 8008fdc:	3710      	adds	r7, #16
 8008fde:	46bd      	mov	sp, r7
 8008fe0:	bd80      	pop	{r7, pc}

08008fe2 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008fe2:	b580      	push	{r7, lr}
 8008fe4:	b084      	sub	sp, #16
 8008fe6:	af00      	add	r7, sp, #0
 8008fe8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fee:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	f003 0320 	and.w	r3, r3, #32
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d11e      	bne.n	800903c <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	2200      	movs	r2, #0
 8009002:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	68da      	ldr	r2, [r3, #12]
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009012:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	695a      	ldr	r2, [r3, #20]
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	f022 0201 	bic.w	r2, r2, #1
 8009022:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	695a      	ldr	r2, [r3, #20]
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009032:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	2220      	movs	r2, #32
 8009038:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 800903c:	68f8      	ldr	r0, [r7, #12]
 800903e:	f7fa f995 	bl	800336c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009042:	bf00      	nop
 8009044:	3710      	adds	r7, #16
 8009046:	46bd      	mov	sp, r7
 8009048:	bd80      	pop	{r7, pc}

0800904a <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800904a:	b580      	push	{r7, lr}
 800904c:	b084      	sub	sp, #16
 800904e:	af00      	add	r7, sp, #0
 8009050:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009056:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8009058:	68f8      	ldr	r0, [r7, #12]
 800905a:	f7ff ff79 	bl	8008f50 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800905e:	bf00      	nop
 8009060:	3710      	adds	r7, #16
 8009062:	46bd      	mov	sp, r7
 8009064:	bd80      	pop	{r7, pc}

08009066 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009066:	b580      	push	{r7, lr}
 8009068:	b084      	sub	sp, #16
 800906a:	af00      	add	r7, sp, #0
 800906c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800906e:	2300      	movs	r3, #0
 8009070:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009076:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8009078:	68bb      	ldr	r3, [r7, #8]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	695b      	ldr	r3, [r3, #20]
 800907e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009082:	2b00      	cmp	r3, #0
 8009084:	bf14      	ite	ne
 8009086:	2301      	movne	r3, #1
 8009088:	2300      	moveq	r3, #0
 800908a:	b2db      	uxtb	r3, r3
 800908c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800908e:	68bb      	ldr	r3, [r7, #8]
 8009090:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009094:	b2db      	uxtb	r3, r3
 8009096:	2b21      	cmp	r3, #33	; 0x21
 8009098:	d108      	bne.n	80090ac <UART_DMAError+0x46>
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	2b00      	cmp	r3, #0
 800909e:	d005      	beq.n	80090ac <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80090a0:	68bb      	ldr	r3, [r7, #8]
 80090a2:	2200      	movs	r2, #0
 80090a4:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80090a6:	68b8      	ldr	r0, [r7, #8]
 80090a8:	f000 f827 	bl	80090fa <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80090ac:	68bb      	ldr	r3, [r7, #8]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	695b      	ldr	r3, [r3, #20]
 80090b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	bf14      	ite	ne
 80090ba:	2301      	movne	r3, #1
 80090bc:	2300      	moveq	r3, #0
 80090be:	b2db      	uxtb	r3, r3
 80090c0:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80090c2:	68bb      	ldr	r3, [r7, #8]
 80090c4:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80090c8:	b2db      	uxtb	r3, r3
 80090ca:	2b22      	cmp	r3, #34	; 0x22
 80090cc:	d108      	bne.n	80090e0 <UART_DMAError+0x7a>
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d005      	beq.n	80090e0 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80090d4:	68bb      	ldr	r3, [r7, #8]
 80090d6:	2200      	movs	r2, #0
 80090d8:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80090da:	68b8      	ldr	r0, [r7, #8]
 80090dc:	f000 f822 	bl	8009124 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80090e0:	68bb      	ldr	r3, [r7, #8]
 80090e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80090e4:	f043 0210 	orr.w	r2, r3, #16
 80090e8:	68bb      	ldr	r3, [r7, #8]
 80090ea:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80090ec:	68b8      	ldr	r0, [r7, #8]
 80090ee:	f7ff ff38 	bl	8008f62 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80090f2:	bf00      	nop
 80090f4:	3710      	adds	r7, #16
 80090f6:	46bd      	mov	sp, r7
 80090f8:	bd80      	pop	{r7, pc}

080090fa <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80090fa:	b480      	push	{r7}
 80090fc:	b083      	sub	sp, #12
 80090fe:	af00      	add	r7, sp, #0
 8009100:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	68da      	ldr	r2, [r3, #12]
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8009110:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	2220      	movs	r2, #32
 8009116:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 800911a:	bf00      	nop
 800911c:	370c      	adds	r7, #12
 800911e:	46bd      	mov	sp, r7
 8009120:	bc80      	pop	{r7}
 8009122:	4770      	bx	lr

08009124 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009124:	b480      	push	{r7}
 8009126:	b083      	sub	sp, #12
 8009128:	af00      	add	r7, sp, #0
 800912a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	68da      	ldr	r2, [r3, #12]
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800913a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	695a      	ldr	r2, [r3, #20]
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	f022 0201 	bic.w	r2, r2, #1
 800914a:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	2220      	movs	r2, #32
 8009150:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8009154:	bf00      	nop
 8009156:	370c      	adds	r7, #12
 8009158:	46bd      	mov	sp, r7
 800915a:	bc80      	pop	{r7}
 800915c:	4770      	bx	lr

0800915e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800915e:	b580      	push	{r7, lr}
 8009160:	b084      	sub	sp, #16
 8009162:	af00      	add	r7, sp, #0
 8009164:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800916a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	2200      	movs	r2, #0
 8009170:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	2200      	movs	r2, #0
 8009176:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009178:	68f8      	ldr	r0, [r7, #12]
 800917a:	f7ff fef2 	bl	8008f62 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800917e:	bf00      	nop
 8009180:	3710      	adds	r7, #16
 8009182:	46bd      	mov	sp, r7
 8009184:	bd80      	pop	{r7, pc}

08009186 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009186:	b480      	push	{r7}
 8009188:	b085      	sub	sp, #20
 800918a:	af00      	add	r7, sp, #0
 800918c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009194:	b2db      	uxtb	r3, r3
 8009196:	2b21      	cmp	r3, #33	; 0x21
 8009198:	d144      	bne.n	8009224 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	689b      	ldr	r3, [r3, #8]
 800919e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80091a2:	d11a      	bne.n	80091da <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	6a1b      	ldr	r3, [r3, #32]
 80091a8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	881b      	ldrh	r3, [r3, #0]
 80091ae:	461a      	mov	r2, r3
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80091b8:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	691b      	ldr	r3, [r3, #16]
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d105      	bne.n	80091ce <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	6a1b      	ldr	r3, [r3, #32]
 80091c6:	1c9a      	adds	r2, r3, #2
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	621a      	str	r2, [r3, #32]
 80091cc:	e00e      	b.n	80091ec <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	6a1b      	ldr	r3, [r3, #32]
 80091d2:	1c5a      	adds	r2, r3, #1
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	621a      	str	r2, [r3, #32]
 80091d8:	e008      	b.n	80091ec <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	6a1b      	ldr	r3, [r3, #32]
 80091de:	1c59      	adds	r1, r3, #1
 80091e0:	687a      	ldr	r2, [r7, #4]
 80091e2:	6211      	str	r1, [r2, #32]
 80091e4:	781a      	ldrb	r2, [r3, #0]
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80091f0:	b29b      	uxth	r3, r3
 80091f2:	3b01      	subs	r3, #1
 80091f4:	b29b      	uxth	r3, r3
 80091f6:	687a      	ldr	r2, [r7, #4]
 80091f8:	4619      	mov	r1, r3
 80091fa:	84d1      	strh	r1, [r2, #38]	; 0x26
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d10f      	bne.n	8009220 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	68da      	ldr	r2, [r3, #12]
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800920e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	68da      	ldr	r2, [r3, #12]
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800921e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009220:	2300      	movs	r3, #0
 8009222:	e000      	b.n	8009226 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8009224:	2302      	movs	r3, #2
  }
}
 8009226:	4618      	mov	r0, r3
 8009228:	3714      	adds	r7, #20
 800922a:	46bd      	mov	sp, r7
 800922c:	bc80      	pop	{r7}
 800922e:	4770      	bx	lr

08009230 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009230:	b580      	push	{r7, lr}
 8009232:	b082      	sub	sp, #8
 8009234:	af00      	add	r7, sp, #0
 8009236:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	68da      	ldr	r2, [r3, #12]
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009246:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	2220      	movs	r2, #32
 800924c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009250:	6878      	ldr	r0, [r7, #4]
 8009252:	f7ff fe6b 	bl	8008f2c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009256:	2300      	movs	r3, #0
}
 8009258:	4618      	mov	r0, r3
 800925a:	3708      	adds	r7, #8
 800925c:	46bd      	mov	sp, r7
 800925e:	bd80      	pop	{r7, pc}

08009260 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009260:	b580      	push	{r7, lr}
 8009262:	b084      	sub	sp, #16
 8009264:	af00      	add	r7, sp, #0
 8009266:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800926e:	b2db      	uxtb	r3, r3
 8009270:	2b22      	cmp	r3, #34	; 0x22
 8009272:	d171      	bne.n	8009358 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	689b      	ldr	r3, [r3, #8]
 8009278:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800927c:	d123      	bne.n	80092c6 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009282:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	691b      	ldr	r3, [r3, #16]
 8009288:	2b00      	cmp	r3, #0
 800928a:	d10e      	bne.n	80092aa <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	685b      	ldr	r3, [r3, #4]
 8009292:	b29b      	uxth	r3, r3
 8009294:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009298:	b29a      	uxth	r2, r3
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092a2:	1c9a      	adds	r2, r3, #2
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	629a      	str	r2, [r3, #40]	; 0x28
 80092a8:	e029      	b.n	80092fe <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	685b      	ldr	r3, [r3, #4]
 80092b0:	b29b      	uxth	r3, r3
 80092b2:	b2db      	uxtb	r3, r3
 80092b4:	b29a      	uxth	r2, r3
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092be:	1c5a      	adds	r2, r3, #1
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	629a      	str	r2, [r3, #40]	; 0x28
 80092c4:	e01b      	b.n	80092fe <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	691b      	ldr	r3, [r3, #16]
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d10a      	bne.n	80092e4 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	6858      	ldr	r0, [r3, #4]
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092d8:	1c59      	adds	r1, r3, #1
 80092da:	687a      	ldr	r2, [r7, #4]
 80092dc:	6291      	str	r1, [r2, #40]	; 0x28
 80092de:	b2c2      	uxtb	r2, r0
 80092e0:	701a      	strb	r2, [r3, #0]
 80092e2:	e00c      	b.n	80092fe <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	685b      	ldr	r3, [r3, #4]
 80092ea:	b2da      	uxtb	r2, r3
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092f0:	1c58      	adds	r0, r3, #1
 80092f2:	6879      	ldr	r1, [r7, #4]
 80092f4:	6288      	str	r0, [r1, #40]	; 0x28
 80092f6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80092fa:	b2d2      	uxtb	r2, r2
 80092fc:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009302:	b29b      	uxth	r3, r3
 8009304:	3b01      	subs	r3, #1
 8009306:	b29b      	uxth	r3, r3
 8009308:	687a      	ldr	r2, [r7, #4]
 800930a:	4619      	mov	r1, r3
 800930c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800930e:	2b00      	cmp	r3, #0
 8009310:	d120      	bne.n	8009354 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	68da      	ldr	r2, [r3, #12]
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	f022 0220 	bic.w	r2, r2, #32
 8009320:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	68da      	ldr	r2, [r3, #12]
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009330:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	695a      	ldr	r2, [r3, #20]
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	f022 0201 	bic.w	r2, r2, #1
 8009340:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	2220      	movs	r2, #32
 8009346:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800934a:	6878      	ldr	r0, [r7, #4]
 800934c:	f7fa f80e 	bl	800336c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8009350:	2300      	movs	r3, #0
 8009352:	e002      	b.n	800935a <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8009354:	2300      	movs	r3, #0
 8009356:	e000      	b.n	800935a <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8009358:	2302      	movs	r3, #2
  }
}
 800935a:	4618      	mov	r0, r3
 800935c:	3710      	adds	r7, #16
 800935e:	46bd      	mov	sp, r7
 8009360:	bd80      	pop	{r7, pc}
	...

08009364 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009364:	b580      	push	{r7, lr}
 8009366:	b084      	sub	sp, #16
 8009368:	af00      	add	r7, sp, #0
 800936a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	691b      	ldr	r3, [r3, #16]
 8009372:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	68da      	ldr	r2, [r3, #12]
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	430a      	orrs	r2, r1
 8009380:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	689a      	ldr	r2, [r3, #8]
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	691b      	ldr	r3, [r3, #16]
 800938a:	431a      	orrs	r2, r3
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	695b      	ldr	r3, [r3, #20]
 8009390:	4313      	orrs	r3, r2
 8009392:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	68db      	ldr	r3, [r3, #12]
 800939a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800939e:	f023 030c 	bic.w	r3, r3, #12
 80093a2:	687a      	ldr	r2, [r7, #4]
 80093a4:	6812      	ldr	r2, [r2, #0]
 80093a6:	68f9      	ldr	r1, [r7, #12]
 80093a8:	430b      	orrs	r3, r1
 80093aa:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	695b      	ldr	r3, [r3, #20]
 80093b2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	699a      	ldr	r2, [r3, #24]
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	430a      	orrs	r2, r1
 80093c0:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	4a52      	ldr	r2, [pc, #328]	; (8009510 <UART_SetConfig+0x1ac>)
 80093c8:	4293      	cmp	r3, r2
 80093ca:	d14e      	bne.n	800946a <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80093cc:	f7ff fb46 	bl	8008a5c <HAL_RCC_GetPCLK2Freq>
 80093d0:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80093d2:	68ba      	ldr	r2, [r7, #8]
 80093d4:	4613      	mov	r3, r2
 80093d6:	009b      	lsls	r3, r3, #2
 80093d8:	4413      	add	r3, r2
 80093da:	009a      	lsls	r2, r3, #2
 80093dc:	441a      	add	r2, r3
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	685b      	ldr	r3, [r3, #4]
 80093e2:	009b      	lsls	r3, r3, #2
 80093e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80093e8:	4a4a      	ldr	r2, [pc, #296]	; (8009514 <UART_SetConfig+0x1b0>)
 80093ea:	fba2 2303 	umull	r2, r3, r2, r3
 80093ee:	095b      	lsrs	r3, r3, #5
 80093f0:	0119      	lsls	r1, r3, #4
 80093f2:	68ba      	ldr	r2, [r7, #8]
 80093f4:	4613      	mov	r3, r2
 80093f6:	009b      	lsls	r3, r3, #2
 80093f8:	4413      	add	r3, r2
 80093fa:	009a      	lsls	r2, r3, #2
 80093fc:	441a      	add	r2, r3
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	685b      	ldr	r3, [r3, #4]
 8009402:	009b      	lsls	r3, r3, #2
 8009404:	fbb2 f2f3 	udiv	r2, r2, r3
 8009408:	4b42      	ldr	r3, [pc, #264]	; (8009514 <UART_SetConfig+0x1b0>)
 800940a:	fba3 0302 	umull	r0, r3, r3, r2
 800940e:	095b      	lsrs	r3, r3, #5
 8009410:	2064      	movs	r0, #100	; 0x64
 8009412:	fb00 f303 	mul.w	r3, r0, r3
 8009416:	1ad3      	subs	r3, r2, r3
 8009418:	011b      	lsls	r3, r3, #4
 800941a:	3332      	adds	r3, #50	; 0x32
 800941c:	4a3d      	ldr	r2, [pc, #244]	; (8009514 <UART_SetConfig+0x1b0>)
 800941e:	fba2 2303 	umull	r2, r3, r2, r3
 8009422:	095b      	lsrs	r3, r3, #5
 8009424:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009428:	4419      	add	r1, r3
 800942a:	68ba      	ldr	r2, [r7, #8]
 800942c:	4613      	mov	r3, r2
 800942e:	009b      	lsls	r3, r3, #2
 8009430:	4413      	add	r3, r2
 8009432:	009a      	lsls	r2, r3, #2
 8009434:	441a      	add	r2, r3
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	685b      	ldr	r3, [r3, #4]
 800943a:	009b      	lsls	r3, r3, #2
 800943c:	fbb2 f2f3 	udiv	r2, r2, r3
 8009440:	4b34      	ldr	r3, [pc, #208]	; (8009514 <UART_SetConfig+0x1b0>)
 8009442:	fba3 0302 	umull	r0, r3, r3, r2
 8009446:	095b      	lsrs	r3, r3, #5
 8009448:	2064      	movs	r0, #100	; 0x64
 800944a:	fb00 f303 	mul.w	r3, r0, r3
 800944e:	1ad3      	subs	r3, r2, r3
 8009450:	011b      	lsls	r3, r3, #4
 8009452:	3332      	adds	r3, #50	; 0x32
 8009454:	4a2f      	ldr	r2, [pc, #188]	; (8009514 <UART_SetConfig+0x1b0>)
 8009456:	fba2 2303 	umull	r2, r3, r2, r3
 800945a:	095b      	lsrs	r3, r3, #5
 800945c:	f003 020f 	and.w	r2, r3, #15
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	440a      	add	r2, r1
 8009466:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8009468:	e04d      	b.n	8009506 <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 800946a:	f7ff fae3 	bl	8008a34 <HAL_RCC_GetPCLK1Freq>
 800946e:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009470:	68ba      	ldr	r2, [r7, #8]
 8009472:	4613      	mov	r3, r2
 8009474:	009b      	lsls	r3, r3, #2
 8009476:	4413      	add	r3, r2
 8009478:	009a      	lsls	r2, r3, #2
 800947a:	441a      	add	r2, r3
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	685b      	ldr	r3, [r3, #4]
 8009480:	009b      	lsls	r3, r3, #2
 8009482:	fbb2 f3f3 	udiv	r3, r2, r3
 8009486:	4a23      	ldr	r2, [pc, #140]	; (8009514 <UART_SetConfig+0x1b0>)
 8009488:	fba2 2303 	umull	r2, r3, r2, r3
 800948c:	095b      	lsrs	r3, r3, #5
 800948e:	0119      	lsls	r1, r3, #4
 8009490:	68ba      	ldr	r2, [r7, #8]
 8009492:	4613      	mov	r3, r2
 8009494:	009b      	lsls	r3, r3, #2
 8009496:	4413      	add	r3, r2
 8009498:	009a      	lsls	r2, r3, #2
 800949a:	441a      	add	r2, r3
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	685b      	ldr	r3, [r3, #4]
 80094a0:	009b      	lsls	r3, r3, #2
 80094a2:	fbb2 f2f3 	udiv	r2, r2, r3
 80094a6:	4b1b      	ldr	r3, [pc, #108]	; (8009514 <UART_SetConfig+0x1b0>)
 80094a8:	fba3 0302 	umull	r0, r3, r3, r2
 80094ac:	095b      	lsrs	r3, r3, #5
 80094ae:	2064      	movs	r0, #100	; 0x64
 80094b0:	fb00 f303 	mul.w	r3, r0, r3
 80094b4:	1ad3      	subs	r3, r2, r3
 80094b6:	011b      	lsls	r3, r3, #4
 80094b8:	3332      	adds	r3, #50	; 0x32
 80094ba:	4a16      	ldr	r2, [pc, #88]	; (8009514 <UART_SetConfig+0x1b0>)
 80094bc:	fba2 2303 	umull	r2, r3, r2, r3
 80094c0:	095b      	lsrs	r3, r3, #5
 80094c2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80094c6:	4419      	add	r1, r3
 80094c8:	68ba      	ldr	r2, [r7, #8]
 80094ca:	4613      	mov	r3, r2
 80094cc:	009b      	lsls	r3, r3, #2
 80094ce:	4413      	add	r3, r2
 80094d0:	009a      	lsls	r2, r3, #2
 80094d2:	441a      	add	r2, r3
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	685b      	ldr	r3, [r3, #4]
 80094d8:	009b      	lsls	r3, r3, #2
 80094da:	fbb2 f2f3 	udiv	r2, r2, r3
 80094de:	4b0d      	ldr	r3, [pc, #52]	; (8009514 <UART_SetConfig+0x1b0>)
 80094e0:	fba3 0302 	umull	r0, r3, r3, r2
 80094e4:	095b      	lsrs	r3, r3, #5
 80094e6:	2064      	movs	r0, #100	; 0x64
 80094e8:	fb00 f303 	mul.w	r3, r0, r3
 80094ec:	1ad3      	subs	r3, r2, r3
 80094ee:	011b      	lsls	r3, r3, #4
 80094f0:	3332      	adds	r3, #50	; 0x32
 80094f2:	4a08      	ldr	r2, [pc, #32]	; (8009514 <UART_SetConfig+0x1b0>)
 80094f4:	fba2 2303 	umull	r2, r3, r2, r3
 80094f8:	095b      	lsrs	r3, r3, #5
 80094fa:	f003 020f 	and.w	r2, r3, #15
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	440a      	add	r2, r1
 8009504:	609a      	str	r2, [r3, #8]
}
 8009506:	bf00      	nop
 8009508:	3710      	adds	r7, #16
 800950a:	46bd      	mov	sp, r7
 800950c:	bd80      	pop	{r7, pc}
 800950e:	bf00      	nop
 8009510:	40013800 	.word	0x40013800
 8009514:	51eb851f 	.word	0x51eb851f

08009518 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8009518:	b480      	push	{r7}
 800951a:	b085      	sub	sp, #20
 800951c:	af00      	add	r7, sp, #0
 800951e:	4603      	mov	r3, r0
 8009520:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8009522:	2300      	movs	r3, #0
 8009524:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8009526:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800952a:	2b84      	cmp	r3, #132	; 0x84
 800952c:	d005      	beq.n	800953a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800952e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	4413      	add	r3, r2
 8009536:	3303      	adds	r3, #3
 8009538:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800953a:	68fb      	ldr	r3, [r7, #12]
}
 800953c:	4618      	mov	r0, r3
 800953e:	3714      	adds	r7, #20
 8009540:	46bd      	mov	sp, r7
 8009542:	bc80      	pop	{r7}
 8009544:	4770      	bx	lr

08009546 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8009546:	b580      	push	{r7, lr}
 8009548:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800954a:	f000 facd 	bl	8009ae8 <vTaskStartScheduler>
  
  return osOK;
 800954e:	2300      	movs	r3, #0
}
 8009550:	4618      	mov	r0, r3
 8009552:	bd80      	pop	{r7, pc}

08009554 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8009554:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009556:	b089      	sub	sp, #36	; 0x24
 8009558:	af04      	add	r7, sp, #16
 800955a:	6078      	str	r0, [r7, #4]
 800955c:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	695b      	ldr	r3, [r3, #20]
 8009562:	2b00      	cmp	r3, #0
 8009564:	d020      	beq.n	80095a8 <osThreadCreate+0x54>
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	699b      	ldr	r3, [r3, #24]
 800956a:	2b00      	cmp	r3, #0
 800956c:	d01c      	beq.n	80095a8 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	685c      	ldr	r4, [r3, #4]
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	681d      	ldr	r5, [r3, #0]
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	691e      	ldr	r6, [r3, #16]
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8009580:	4618      	mov	r0, r3
 8009582:	f7ff ffc9 	bl	8009518 <makeFreeRtosPriority>
 8009586:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	695b      	ldr	r3, [r3, #20]
 800958c:	687a      	ldr	r2, [r7, #4]
 800958e:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009590:	9202      	str	r2, [sp, #8]
 8009592:	9301      	str	r3, [sp, #4]
 8009594:	9100      	str	r1, [sp, #0]
 8009596:	683b      	ldr	r3, [r7, #0]
 8009598:	4632      	mov	r2, r6
 800959a:	4629      	mov	r1, r5
 800959c:	4620      	mov	r0, r4
 800959e:	f000 f8e8 	bl	8009772 <xTaskCreateStatic>
 80095a2:	4603      	mov	r3, r0
 80095a4:	60fb      	str	r3, [r7, #12]
 80095a6:	e01c      	b.n	80095e2 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	685c      	ldr	r4, [r3, #4]
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80095b4:	b29e      	uxth	r6, r3
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80095bc:	4618      	mov	r0, r3
 80095be:	f7ff ffab 	bl	8009518 <makeFreeRtosPriority>
 80095c2:	4602      	mov	r2, r0
 80095c4:	f107 030c 	add.w	r3, r7, #12
 80095c8:	9301      	str	r3, [sp, #4]
 80095ca:	9200      	str	r2, [sp, #0]
 80095cc:	683b      	ldr	r3, [r7, #0]
 80095ce:	4632      	mov	r2, r6
 80095d0:	4629      	mov	r1, r5
 80095d2:	4620      	mov	r0, r4
 80095d4:	f000 f926 	bl	8009824 <xTaskCreate>
 80095d8:	4603      	mov	r3, r0
 80095da:	2b01      	cmp	r3, #1
 80095dc:	d001      	beq.n	80095e2 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80095de:	2300      	movs	r3, #0
 80095e0:	e000      	b.n	80095e4 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80095e2:	68fb      	ldr	r3, [r7, #12]
}
 80095e4:	4618      	mov	r0, r3
 80095e6:	3714      	adds	r7, #20
 80095e8:	46bd      	mov	sp, r7
 80095ea:	bdf0      	pop	{r4, r5, r6, r7, pc}

080095ec <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80095ec:	b580      	push	{r7, lr}
 80095ee:	b084      	sub	sp, #16
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d001      	beq.n	8009602 <osDelay+0x16>
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	e000      	b.n	8009604 <osDelay+0x18>
 8009602:	2301      	movs	r3, #1
 8009604:	4618      	mov	r0, r3
 8009606:	f000 fa3b 	bl	8009a80 <vTaskDelay>
  
  return osOK;
 800960a:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800960c:	4618      	mov	r0, r3
 800960e:	3710      	adds	r7, #16
 8009610:	46bd      	mov	sp, r7
 8009612:	bd80      	pop	{r7, pc}

08009614 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009614:	b480      	push	{r7}
 8009616:	b083      	sub	sp, #12
 8009618:	af00      	add	r7, sp, #0
 800961a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	f103 0208 	add.w	r2, r3, #8
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800962c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	f103 0208 	add.w	r2, r3, #8
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	f103 0208 	add.w	r2, r3, #8
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	2200      	movs	r2, #0
 8009646:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009648:	bf00      	nop
 800964a:	370c      	adds	r7, #12
 800964c:	46bd      	mov	sp, r7
 800964e:	bc80      	pop	{r7}
 8009650:	4770      	bx	lr

08009652 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009652:	b480      	push	{r7}
 8009654:	b083      	sub	sp, #12
 8009656:	af00      	add	r7, sp, #0
 8009658:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	2200      	movs	r2, #0
 800965e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009660:	bf00      	nop
 8009662:	370c      	adds	r7, #12
 8009664:	46bd      	mov	sp, r7
 8009666:	bc80      	pop	{r7}
 8009668:	4770      	bx	lr

0800966a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800966a:	b480      	push	{r7}
 800966c:	b085      	sub	sp, #20
 800966e:	af00      	add	r7, sp, #0
 8009670:	6078      	str	r0, [r7, #4]
 8009672:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	685b      	ldr	r3, [r3, #4]
 8009678:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800967a:	683b      	ldr	r3, [r7, #0]
 800967c:	68fa      	ldr	r2, [r7, #12]
 800967e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	689a      	ldr	r2, [r3, #8]
 8009684:	683b      	ldr	r3, [r7, #0]
 8009686:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	689b      	ldr	r3, [r3, #8]
 800968c:	683a      	ldr	r2, [r7, #0]
 800968e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	683a      	ldr	r2, [r7, #0]
 8009694:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8009696:	683b      	ldr	r3, [r7, #0]
 8009698:	687a      	ldr	r2, [r7, #4]
 800969a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	1c5a      	adds	r2, r3, #1
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	601a      	str	r2, [r3, #0]
}
 80096a6:	bf00      	nop
 80096a8:	3714      	adds	r7, #20
 80096aa:	46bd      	mov	sp, r7
 80096ac:	bc80      	pop	{r7}
 80096ae:	4770      	bx	lr

080096b0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80096b0:	b480      	push	{r7}
 80096b2:	b085      	sub	sp, #20
 80096b4:	af00      	add	r7, sp, #0
 80096b6:	6078      	str	r0, [r7, #4]
 80096b8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80096ba:	683b      	ldr	r3, [r7, #0]
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80096c0:	68bb      	ldr	r3, [r7, #8]
 80096c2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80096c6:	d103      	bne.n	80096d0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	691b      	ldr	r3, [r3, #16]
 80096cc:	60fb      	str	r3, [r7, #12]
 80096ce:	e00c      	b.n	80096ea <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	3308      	adds	r3, #8
 80096d4:	60fb      	str	r3, [r7, #12]
 80096d6:	e002      	b.n	80096de <vListInsert+0x2e>
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	685b      	ldr	r3, [r3, #4]
 80096dc:	60fb      	str	r3, [r7, #12]
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	685b      	ldr	r3, [r3, #4]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	68ba      	ldr	r2, [r7, #8]
 80096e6:	429a      	cmp	r2, r3
 80096e8:	d2f6      	bcs.n	80096d8 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	685a      	ldr	r2, [r3, #4]
 80096ee:	683b      	ldr	r3, [r7, #0]
 80096f0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80096f2:	683b      	ldr	r3, [r7, #0]
 80096f4:	685b      	ldr	r3, [r3, #4]
 80096f6:	683a      	ldr	r2, [r7, #0]
 80096f8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80096fa:	683b      	ldr	r3, [r7, #0]
 80096fc:	68fa      	ldr	r2, [r7, #12]
 80096fe:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	683a      	ldr	r2, [r7, #0]
 8009704:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8009706:	683b      	ldr	r3, [r7, #0]
 8009708:	687a      	ldr	r2, [r7, #4]
 800970a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	1c5a      	adds	r2, r3, #1
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	601a      	str	r2, [r3, #0]
}
 8009716:	bf00      	nop
 8009718:	3714      	adds	r7, #20
 800971a:	46bd      	mov	sp, r7
 800971c:	bc80      	pop	{r7}
 800971e:	4770      	bx	lr

08009720 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009720:	b480      	push	{r7}
 8009722:	b085      	sub	sp, #20
 8009724:	af00      	add	r7, sp, #0
 8009726:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	691b      	ldr	r3, [r3, #16]
 800972c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	685b      	ldr	r3, [r3, #4]
 8009732:	687a      	ldr	r2, [r7, #4]
 8009734:	6892      	ldr	r2, [r2, #8]
 8009736:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	689b      	ldr	r3, [r3, #8]
 800973c:	687a      	ldr	r2, [r7, #4]
 800973e:	6852      	ldr	r2, [r2, #4]
 8009740:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	685b      	ldr	r3, [r3, #4]
 8009746:	687a      	ldr	r2, [r7, #4]
 8009748:	429a      	cmp	r2, r3
 800974a:	d103      	bne.n	8009754 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	689a      	ldr	r2, [r3, #8]
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	2200      	movs	r2, #0
 8009758:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	1e5a      	subs	r2, r3, #1
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	681b      	ldr	r3, [r3, #0]
}
 8009768:	4618      	mov	r0, r3
 800976a:	3714      	adds	r7, #20
 800976c:	46bd      	mov	sp, r7
 800976e:	bc80      	pop	{r7}
 8009770:	4770      	bx	lr

08009772 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009772:	b580      	push	{r7, lr}
 8009774:	b08e      	sub	sp, #56	; 0x38
 8009776:	af04      	add	r7, sp, #16
 8009778:	60f8      	str	r0, [r7, #12]
 800977a:	60b9      	str	r1, [r7, #8]
 800977c:	607a      	str	r2, [r7, #4]
 800977e:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009780:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009782:	2b00      	cmp	r3, #0
 8009784:	d109      	bne.n	800979a <xTaskCreateStatic+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009786:	f04f 0350 	mov.w	r3, #80	; 0x50
 800978a:	f383 8811 	msr	BASEPRI, r3
 800978e:	f3bf 8f6f 	isb	sy
 8009792:	f3bf 8f4f 	dsb	sy
 8009796:	623b      	str	r3, [r7, #32]
 8009798:	e7fe      	b.n	8009798 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 800979a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800979c:	2b00      	cmp	r3, #0
 800979e:	d109      	bne.n	80097b4 <xTaskCreateStatic+0x42>
 80097a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097a4:	f383 8811 	msr	BASEPRI, r3
 80097a8:	f3bf 8f6f 	isb	sy
 80097ac:	f3bf 8f4f 	dsb	sy
 80097b0:	61fb      	str	r3, [r7, #28]
 80097b2:	e7fe      	b.n	80097b2 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80097b4:	2354      	movs	r3, #84	; 0x54
 80097b6:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80097b8:	693b      	ldr	r3, [r7, #16]
 80097ba:	2b54      	cmp	r3, #84	; 0x54
 80097bc:	d009      	beq.n	80097d2 <xTaskCreateStatic+0x60>
 80097be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097c2:	f383 8811 	msr	BASEPRI, r3
 80097c6:	f3bf 8f6f 	isb	sy
 80097ca:	f3bf 8f4f 	dsb	sy
 80097ce:	61bb      	str	r3, [r7, #24]
 80097d0:	e7fe      	b.n	80097d0 <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80097d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d01e      	beq.n	8009816 <xTaskCreateStatic+0xa4>
 80097d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d01b      	beq.n	8009816 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80097de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097e0:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80097e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097e4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80097e6:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80097e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097ea:	2202      	movs	r2, #2
 80097ec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80097f0:	2300      	movs	r3, #0
 80097f2:	9303      	str	r3, [sp, #12]
 80097f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097f6:	9302      	str	r3, [sp, #8]
 80097f8:	f107 0314 	add.w	r3, r7, #20
 80097fc:	9301      	str	r3, [sp, #4]
 80097fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009800:	9300      	str	r3, [sp, #0]
 8009802:	683b      	ldr	r3, [r7, #0]
 8009804:	687a      	ldr	r2, [r7, #4]
 8009806:	68b9      	ldr	r1, [r7, #8]
 8009808:	68f8      	ldr	r0, [r7, #12]
 800980a:	f000 f850 	bl	80098ae <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800980e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009810:	f000 f8cc 	bl	80099ac <prvAddNewTaskToReadyList>
 8009814:	e001      	b.n	800981a <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 8009816:	2300      	movs	r3, #0
 8009818:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800981a:	697b      	ldr	r3, [r7, #20]
	}
 800981c:	4618      	mov	r0, r3
 800981e:	3728      	adds	r7, #40	; 0x28
 8009820:	46bd      	mov	sp, r7
 8009822:	bd80      	pop	{r7, pc}

08009824 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009824:	b580      	push	{r7, lr}
 8009826:	b08c      	sub	sp, #48	; 0x30
 8009828:	af04      	add	r7, sp, #16
 800982a:	60f8      	str	r0, [r7, #12]
 800982c:	60b9      	str	r1, [r7, #8]
 800982e:	603b      	str	r3, [r7, #0]
 8009830:	4613      	mov	r3, r2
 8009832:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009834:	88fb      	ldrh	r3, [r7, #6]
 8009836:	009b      	lsls	r3, r3, #2
 8009838:	4618      	mov	r0, r3
 800983a:	f000 fe6f 	bl	800a51c <pvPortMalloc>
 800983e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009840:	697b      	ldr	r3, [r7, #20]
 8009842:	2b00      	cmp	r3, #0
 8009844:	d00e      	beq.n	8009864 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8009846:	2054      	movs	r0, #84	; 0x54
 8009848:	f000 fe68 	bl	800a51c <pvPortMalloc>
 800984c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800984e:	69fb      	ldr	r3, [r7, #28]
 8009850:	2b00      	cmp	r3, #0
 8009852:	d003      	beq.n	800985c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009854:	69fb      	ldr	r3, [r7, #28]
 8009856:	697a      	ldr	r2, [r7, #20]
 8009858:	631a      	str	r2, [r3, #48]	; 0x30
 800985a:	e005      	b.n	8009868 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800985c:	6978      	ldr	r0, [r7, #20]
 800985e:	f000 ff1f 	bl	800a6a0 <vPortFree>
 8009862:	e001      	b.n	8009868 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009864:	2300      	movs	r3, #0
 8009866:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009868:	69fb      	ldr	r3, [r7, #28]
 800986a:	2b00      	cmp	r3, #0
 800986c:	d017      	beq.n	800989e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800986e:	69fb      	ldr	r3, [r7, #28]
 8009870:	2200      	movs	r2, #0
 8009872:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009876:	88fa      	ldrh	r2, [r7, #6]
 8009878:	2300      	movs	r3, #0
 800987a:	9303      	str	r3, [sp, #12]
 800987c:	69fb      	ldr	r3, [r7, #28]
 800987e:	9302      	str	r3, [sp, #8]
 8009880:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009882:	9301      	str	r3, [sp, #4]
 8009884:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009886:	9300      	str	r3, [sp, #0]
 8009888:	683b      	ldr	r3, [r7, #0]
 800988a:	68b9      	ldr	r1, [r7, #8]
 800988c:	68f8      	ldr	r0, [r7, #12]
 800988e:	f000 f80e 	bl	80098ae <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009892:	69f8      	ldr	r0, [r7, #28]
 8009894:	f000 f88a 	bl	80099ac <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009898:	2301      	movs	r3, #1
 800989a:	61bb      	str	r3, [r7, #24]
 800989c:	e002      	b.n	80098a4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800989e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80098a2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80098a4:	69bb      	ldr	r3, [r7, #24]
	}
 80098a6:	4618      	mov	r0, r3
 80098a8:	3720      	adds	r7, #32
 80098aa:	46bd      	mov	sp, r7
 80098ac:	bd80      	pop	{r7, pc}

080098ae <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80098ae:	b580      	push	{r7, lr}
 80098b0:	b088      	sub	sp, #32
 80098b2:	af00      	add	r7, sp, #0
 80098b4:	60f8      	str	r0, [r7, #12]
 80098b6:	60b9      	str	r1, [r7, #8]
 80098b8:	607a      	str	r2, [r7, #4]
 80098ba:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80098bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80098c6:	3b01      	subs	r3, #1
 80098c8:	009b      	lsls	r3, r3, #2
 80098ca:	4413      	add	r3, r2
 80098cc:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80098ce:	69bb      	ldr	r3, [r7, #24]
 80098d0:	f023 0307 	bic.w	r3, r3, #7
 80098d4:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80098d6:	69bb      	ldr	r3, [r7, #24]
 80098d8:	f003 0307 	and.w	r3, r3, #7
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d009      	beq.n	80098f4 <prvInitialiseNewTask+0x46>
 80098e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098e4:	f383 8811 	msr	BASEPRI, r3
 80098e8:	f3bf 8f6f 	isb	sy
 80098ec:	f3bf 8f4f 	dsb	sy
 80098f0:	617b      	str	r3, [r7, #20]
 80098f2:	e7fe      	b.n	80098f2 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80098f4:	2300      	movs	r3, #0
 80098f6:	61fb      	str	r3, [r7, #28]
 80098f8:	e012      	b.n	8009920 <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80098fa:	68ba      	ldr	r2, [r7, #8]
 80098fc:	69fb      	ldr	r3, [r7, #28]
 80098fe:	4413      	add	r3, r2
 8009900:	7819      	ldrb	r1, [r3, #0]
 8009902:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009904:	69fb      	ldr	r3, [r7, #28]
 8009906:	4413      	add	r3, r2
 8009908:	3334      	adds	r3, #52	; 0x34
 800990a:	460a      	mov	r2, r1
 800990c:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800990e:	68ba      	ldr	r2, [r7, #8]
 8009910:	69fb      	ldr	r3, [r7, #28]
 8009912:	4413      	add	r3, r2
 8009914:	781b      	ldrb	r3, [r3, #0]
 8009916:	2b00      	cmp	r3, #0
 8009918:	d006      	beq.n	8009928 <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800991a:	69fb      	ldr	r3, [r7, #28]
 800991c:	3301      	adds	r3, #1
 800991e:	61fb      	str	r3, [r7, #28]
 8009920:	69fb      	ldr	r3, [r7, #28]
 8009922:	2b0f      	cmp	r3, #15
 8009924:	d9e9      	bls.n	80098fa <prvInitialiseNewTask+0x4c>
 8009926:	e000      	b.n	800992a <prvInitialiseNewTask+0x7c>
		{
			break;
 8009928:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800992a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800992c:	2200      	movs	r2, #0
 800992e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009932:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009934:	2b06      	cmp	r3, #6
 8009936:	d901      	bls.n	800993c <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009938:	2306      	movs	r3, #6
 800993a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800993c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800993e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009940:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009942:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009944:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009946:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8009948:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800994a:	2200      	movs	r2, #0
 800994c:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800994e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009950:	3304      	adds	r3, #4
 8009952:	4618      	mov	r0, r3
 8009954:	f7ff fe7d 	bl	8009652 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009958:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800995a:	3318      	adds	r3, #24
 800995c:	4618      	mov	r0, r3
 800995e:	f7ff fe78 	bl	8009652 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009962:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009964:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009966:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009968:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800996a:	f1c3 0207 	rsb	r2, r3, #7
 800996e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009970:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009972:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009974:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009976:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009978:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800997a:	2200      	movs	r2, #0
 800997c:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800997e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009980:	2200      	movs	r2, #0
 8009982:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009986:	683a      	ldr	r2, [r7, #0]
 8009988:	68f9      	ldr	r1, [r7, #12]
 800998a:	69b8      	ldr	r0, [r7, #24]
 800998c:	f000 fc24 	bl	800a1d8 <pxPortInitialiseStack>
 8009990:	4602      	mov	r2, r0
 8009992:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009994:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8009996:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009998:	2b00      	cmp	r3, #0
 800999a:	d002      	beq.n	80099a2 <prvInitialiseNewTask+0xf4>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800999c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800999e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80099a0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80099a2:	bf00      	nop
 80099a4:	3720      	adds	r7, #32
 80099a6:	46bd      	mov	sp, r7
 80099a8:	bd80      	pop	{r7, pc}
	...

080099ac <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80099ac:	b580      	push	{r7, lr}
 80099ae:	b082      	sub	sp, #8
 80099b0:	af00      	add	r7, sp, #0
 80099b2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80099b4:	f000 fcf8 	bl	800a3a8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80099b8:	4b2a      	ldr	r3, [pc, #168]	; (8009a64 <prvAddNewTaskToReadyList+0xb8>)
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	3301      	adds	r3, #1
 80099be:	4a29      	ldr	r2, [pc, #164]	; (8009a64 <prvAddNewTaskToReadyList+0xb8>)
 80099c0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80099c2:	4b29      	ldr	r3, [pc, #164]	; (8009a68 <prvAddNewTaskToReadyList+0xbc>)
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d109      	bne.n	80099de <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80099ca:	4a27      	ldr	r2, [pc, #156]	; (8009a68 <prvAddNewTaskToReadyList+0xbc>)
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80099d0:	4b24      	ldr	r3, [pc, #144]	; (8009a64 <prvAddNewTaskToReadyList+0xb8>)
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	2b01      	cmp	r3, #1
 80099d6:	d110      	bne.n	80099fa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80099d8:	f000 fabc 	bl	8009f54 <prvInitialiseTaskLists>
 80099dc:	e00d      	b.n	80099fa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80099de:	4b23      	ldr	r3, [pc, #140]	; (8009a6c <prvAddNewTaskToReadyList+0xc0>)
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d109      	bne.n	80099fa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80099e6:	4b20      	ldr	r3, [pc, #128]	; (8009a68 <prvAddNewTaskToReadyList+0xbc>)
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80099f0:	429a      	cmp	r2, r3
 80099f2:	d802      	bhi.n	80099fa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80099f4:	4a1c      	ldr	r2, [pc, #112]	; (8009a68 <prvAddNewTaskToReadyList+0xbc>)
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80099fa:	4b1d      	ldr	r3, [pc, #116]	; (8009a70 <prvAddNewTaskToReadyList+0xc4>)
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	3301      	adds	r3, #1
 8009a00:	4a1b      	ldr	r2, [pc, #108]	; (8009a70 <prvAddNewTaskToReadyList+0xc4>)
 8009a02:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a08:	2201      	movs	r2, #1
 8009a0a:	409a      	lsls	r2, r3
 8009a0c:	4b19      	ldr	r3, [pc, #100]	; (8009a74 <prvAddNewTaskToReadyList+0xc8>)
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	4313      	orrs	r3, r2
 8009a12:	4a18      	ldr	r2, [pc, #96]	; (8009a74 <prvAddNewTaskToReadyList+0xc8>)
 8009a14:	6013      	str	r3, [r2, #0]
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009a1a:	4613      	mov	r3, r2
 8009a1c:	009b      	lsls	r3, r3, #2
 8009a1e:	4413      	add	r3, r2
 8009a20:	009b      	lsls	r3, r3, #2
 8009a22:	4a15      	ldr	r2, [pc, #84]	; (8009a78 <prvAddNewTaskToReadyList+0xcc>)
 8009a24:	441a      	add	r2, r3
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	3304      	adds	r3, #4
 8009a2a:	4619      	mov	r1, r3
 8009a2c:	4610      	mov	r0, r2
 8009a2e:	f7ff fe1c 	bl	800966a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009a32:	f000 fce7 	bl	800a404 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009a36:	4b0d      	ldr	r3, [pc, #52]	; (8009a6c <prvAddNewTaskToReadyList+0xc0>)
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d00e      	beq.n	8009a5c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009a3e:	4b0a      	ldr	r3, [pc, #40]	; (8009a68 <prvAddNewTaskToReadyList+0xbc>)
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a48:	429a      	cmp	r2, r3
 8009a4a:	d207      	bcs.n	8009a5c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009a4c:	4b0b      	ldr	r3, [pc, #44]	; (8009a7c <prvAddNewTaskToReadyList+0xd0>)
 8009a4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009a52:	601a      	str	r2, [r3, #0]
 8009a54:	f3bf 8f4f 	dsb	sy
 8009a58:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009a5c:	bf00      	nop
 8009a5e:	3708      	adds	r7, #8
 8009a60:	46bd      	mov	sp, r7
 8009a62:	bd80      	pop	{r7, pc}
 8009a64:	200004b8 	.word	0x200004b8
 8009a68:	200003b8 	.word	0x200003b8
 8009a6c:	200004c4 	.word	0x200004c4
 8009a70:	200004d4 	.word	0x200004d4
 8009a74:	200004c0 	.word	0x200004c0
 8009a78:	200003bc 	.word	0x200003bc
 8009a7c:	e000ed04 	.word	0xe000ed04

08009a80 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009a80:	b580      	push	{r7, lr}
 8009a82:	b084      	sub	sp, #16
 8009a84:	af00      	add	r7, sp, #0
 8009a86:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009a88:	2300      	movs	r3, #0
 8009a8a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d016      	beq.n	8009ac0 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009a92:	4b13      	ldr	r3, [pc, #76]	; (8009ae0 <vTaskDelay+0x60>)
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d009      	beq.n	8009aae <vTaskDelay+0x2e>
 8009a9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a9e:	f383 8811 	msr	BASEPRI, r3
 8009aa2:	f3bf 8f6f 	isb	sy
 8009aa6:	f3bf 8f4f 	dsb	sy
 8009aaa:	60bb      	str	r3, [r7, #8]
 8009aac:	e7fe      	b.n	8009aac <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8009aae:	f000 f879 	bl	8009ba4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009ab2:	2100      	movs	r1, #0
 8009ab4:	6878      	ldr	r0, [r7, #4]
 8009ab6:	f000 fb29 	bl	800a10c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009aba:	f000 f881 	bl	8009bc0 <xTaskResumeAll>
 8009abe:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d107      	bne.n	8009ad6 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8009ac6:	4b07      	ldr	r3, [pc, #28]	; (8009ae4 <vTaskDelay+0x64>)
 8009ac8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009acc:	601a      	str	r2, [r3, #0]
 8009ace:	f3bf 8f4f 	dsb	sy
 8009ad2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009ad6:	bf00      	nop
 8009ad8:	3710      	adds	r7, #16
 8009ada:	46bd      	mov	sp, r7
 8009adc:	bd80      	pop	{r7, pc}
 8009ade:	bf00      	nop
 8009ae0:	200004e0 	.word	0x200004e0
 8009ae4:	e000ed04 	.word	0xe000ed04

08009ae8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009ae8:	b580      	push	{r7, lr}
 8009aea:	b08a      	sub	sp, #40	; 0x28
 8009aec:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009aee:	2300      	movs	r3, #0
 8009af0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009af2:	2300      	movs	r3, #0
 8009af4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009af6:	463a      	mov	r2, r7
 8009af8:	1d39      	adds	r1, r7, #4
 8009afa:	f107 0308 	add.w	r3, r7, #8
 8009afe:	4618      	mov	r0, r3
 8009b00:	f7f9 f974 	bl	8002dec <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009b04:	6839      	ldr	r1, [r7, #0]
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	68ba      	ldr	r2, [r7, #8]
 8009b0a:	9202      	str	r2, [sp, #8]
 8009b0c:	9301      	str	r3, [sp, #4]
 8009b0e:	2300      	movs	r3, #0
 8009b10:	9300      	str	r3, [sp, #0]
 8009b12:	2300      	movs	r3, #0
 8009b14:	460a      	mov	r2, r1
 8009b16:	491d      	ldr	r1, [pc, #116]	; (8009b8c <vTaskStartScheduler+0xa4>)
 8009b18:	481d      	ldr	r0, [pc, #116]	; (8009b90 <vTaskStartScheduler+0xa8>)
 8009b1a:	f7ff fe2a 	bl	8009772 <xTaskCreateStatic>
 8009b1e:	4602      	mov	r2, r0
 8009b20:	4b1c      	ldr	r3, [pc, #112]	; (8009b94 <vTaskStartScheduler+0xac>)
 8009b22:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009b24:	4b1b      	ldr	r3, [pc, #108]	; (8009b94 <vTaskStartScheduler+0xac>)
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d002      	beq.n	8009b32 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009b2c:	2301      	movs	r3, #1
 8009b2e:	617b      	str	r3, [r7, #20]
 8009b30:	e001      	b.n	8009b36 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009b32:	2300      	movs	r3, #0
 8009b34:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009b36:	697b      	ldr	r3, [r7, #20]
 8009b38:	2b01      	cmp	r3, #1
 8009b3a:	d115      	bne.n	8009b68 <vTaskStartScheduler+0x80>
 8009b3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b40:	f383 8811 	msr	BASEPRI, r3
 8009b44:	f3bf 8f6f 	isb	sy
 8009b48:	f3bf 8f4f 	dsb	sy
 8009b4c:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009b4e:	4b12      	ldr	r3, [pc, #72]	; (8009b98 <vTaskStartScheduler+0xb0>)
 8009b50:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009b54:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009b56:	4b11      	ldr	r3, [pc, #68]	; (8009b9c <vTaskStartScheduler+0xb4>)
 8009b58:	2201      	movs	r2, #1
 8009b5a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8009b5c:	4b10      	ldr	r3, [pc, #64]	; (8009ba0 <vTaskStartScheduler+0xb8>)
 8009b5e:	2200      	movs	r2, #0
 8009b60:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009b62:	f000 fbb1 	bl	800a2c8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009b66:	e00d      	b.n	8009b84 <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009b68:	697b      	ldr	r3, [r7, #20]
 8009b6a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009b6e:	d109      	bne.n	8009b84 <vTaskStartScheduler+0x9c>
 8009b70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b74:	f383 8811 	msr	BASEPRI, r3
 8009b78:	f3bf 8f6f 	isb	sy
 8009b7c:	f3bf 8f4f 	dsb	sy
 8009b80:	60fb      	str	r3, [r7, #12]
 8009b82:	e7fe      	b.n	8009b82 <vTaskStartScheduler+0x9a>
}
 8009b84:	bf00      	nop
 8009b86:	3718      	adds	r7, #24
 8009b88:	46bd      	mov	sp, r7
 8009b8a:	bd80      	pop	{r7, pc}
 8009b8c:	0800e8b4 	.word	0x0800e8b4
 8009b90:	08009f25 	.word	0x08009f25
 8009b94:	200004dc 	.word	0x200004dc
 8009b98:	200004d8 	.word	0x200004d8
 8009b9c:	200004c4 	.word	0x200004c4
 8009ba0:	200004bc 	.word	0x200004bc

08009ba4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009ba4:	b480      	push	{r7}
 8009ba6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8009ba8:	4b04      	ldr	r3, [pc, #16]	; (8009bbc <vTaskSuspendAll+0x18>)
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	3301      	adds	r3, #1
 8009bae:	4a03      	ldr	r2, [pc, #12]	; (8009bbc <vTaskSuspendAll+0x18>)
 8009bb0:	6013      	str	r3, [r2, #0]
}
 8009bb2:	bf00      	nop
 8009bb4:	46bd      	mov	sp, r7
 8009bb6:	bc80      	pop	{r7}
 8009bb8:	4770      	bx	lr
 8009bba:	bf00      	nop
 8009bbc:	200004e0 	.word	0x200004e0

08009bc0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009bc0:	b580      	push	{r7, lr}
 8009bc2:	b084      	sub	sp, #16
 8009bc4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009bc6:	2300      	movs	r3, #0
 8009bc8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009bca:	2300      	movs	r3, #0
 8009bcc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009bce:	4b41      	ldr	r3, [pc, #260]	; (8009cd4 <xTaskResumeAll+0x114>)
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d109      	bne.n	8009bea <xTaskResumeAll+0x2a>
 8009bd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bda:	f383 8811 	msr	BASEPRI, r3
 8009bde:	f3bf 8f6f 	isb	sy
 8009be2:	f3bf 8f4f 	dsb	sy
 8009be6:	603b      	str	r3, [r7, #0]
 8009be8:	e7fe      	b.n	8009be8 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009bea:	f000 fbdd 	bl	800a3a8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009bee:	4b39      	ldr	r3, [pc, #228]	; (8009cd4 <xTaskResumeAll+0x114>)
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	3b01      	subs	r3, #1
 8009bf4:	4a37      	ldr	r2, [pc, #220]	; (8009cd4 <xTaskResumeAll+0x114>)
 8009bf6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009bf8:	4b36      	ldr	r3, [pc, #216]	; (8009cd4 <xTaskResumeAll+0x114>)
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d161      	bne.n	8009cc4 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009c00:	4b35      	ldr	r3, [pc, #212]	; (8009cd8 <xTaskResumeAll+0x118>)
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d05d      	beq.n	8009cc4 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009c08:	e02e      	b.n	8009c68 <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8009c0a:	4b34      	ldr	r3, [pc, #208]	; (8009cdc <xTaskResumeAll+0x11c>)
 8009c0c:	68db      	ldr	r3, [r3, #12]
 8009c0e:	68db      	ldr	r3, [r3, #12]
 8009c10:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	3318      	adds	r3, #24
 8009c16:	4618      	mov	r0, r3
 8009c18:	f7ff fd82 	bl	8009720 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	3304      	adds	r3, #4
 8009c20:	4618      	mov	r0, r3
 8009c22:	f7ff fd7d 	bl	8009720 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c2a:	2201      	movs	r2, #1
 8009c2c:	409a      	lsls	r2, r3
 8009c2e:	4b2c      	ldr	r3, [pc, #176]	; (8009ce0 <xTaskResumeAll+0x120>)
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	4313      	orrs	r3, r2
 8009c34:	4a2a      	ldr	r2, [pc, #168]	; (8009ce0 <xTaskResumeAll+0x120>)
 8009c36:	6013      	str	r3, [r2, #0]
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c3c:	4613      	mov	r3, r2
 8009c3e:	009b      	lsls	r3, r3, #2
 8009c40:	4413      	add	r3, r2
 8009c42:	009b      	lsls	r3, r3, #2
 8009c44:	4a27      	ldr	r2, [pc, #156]	; (8009ce4 <xTaskResumeAll+0x124>)
 8009c46:	441a      	add	r2, r3
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	3304      	adds	r3, #4
 8009c4c:	4619      	mov	r1, r3
 8009c4e:	4610      	mov	r0, r2
 8009c50:	f7ff fd0b 	bl	800966a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c58:	4b23      	ldr	r3, [pc, #140]	; (8009ce8 <xTaskResumeAll+0x128>)
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c5e:	429a      	cmp	r2, r3
 8009c60:	d302      	bcc.n	8009c68 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8009c62:	4b22      	ldr	r3, [pc, #136]	; (8009cec <xTaskResumeAll+0x12c>)
 8009c64:	2201      	movs	r2, #1
 8009c66:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009c68:	4b1c      	ldr	r3, [pc, #112]	; (8009cdc <xTaskResumeAll+0x11c>)
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d1cc      	bne.n	8009c0a <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d001      	beq.n	8009c7a <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009c76:	f000 fa07 	bl	800a088 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8009c7a:	4b1d      	ldr	r3, [pc, #116]	; (8009cf0 <xTaskResumeAll+0x130>)
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d010      	beq.n	8009ca8 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009c86:	f000 f837 	bl	8009cf8 <xTaskIncrementTick>
 8009c8a:	4603      	mov	r3, r0
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	d002      	beq.n	8009c96 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8009c90:	4b16      	ldr	r3, [pc, #88]	; (8009cec <xTaskResumeAll+0x12c>)
 8009c92:	2201      	movs	r2, #1
 8009c94:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	3b01      	subs	r3, #1
 8009c9a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d1f1      	bne.n	8009c86 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 8009ca2:	4b13      	ldr	r3, [pc, #76]	; (8009cf0 <xTaskResumeAll+0x130>)
 8009ca4:	2200      	movs	r2, #0
 8009ca6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009ca8:	4b10      	ldr	r3, [pc, #64]	; (8009cec <xTaskResumeAll+0x12c>)
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d009      	beq.n	8009cc4 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009cb0:	2301      	movs	r3, #1
 8009cb2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009cb4:	4b0f      	ldr	r3, [pc, #60]	; (8009cf4 <xTaskResumeAll+0x134>)
 8009cb6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009cba:	601a      	str	r2, [r3, #0]
 8009cbc:	f3bf 8f4f 	dsb	sy
 8009cc0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009cc4:	f000 fb9e 	bl	800a404 <vPortExitCritical>

	return xAlreadyYielded;
 8009cc8:	68bb      	ldr	r3, [r7, #8]
}
 8009cca:	4618      	mov	r0, r3
 8009ccc:	3710      	adds	r7, #16
 8009cce:	46bd      	mov	sp, r7
 8009cd0:	bd80      	pop	{r7, pc}
 8009cd2:	bf00      	nop
 8009cd4:	200004e0 	.word	0x200004e0
 8009cd8:	200004b8 	.word	0x200004b8
 8009cdc:	20000478 	.word	0x20000478
 8009ce0:	200004c0 	.word	0x200004c0
 8009ce4:	200003bc 	.word	0x200003bc
 8009ce8:	200003b8 	.word	0x200003b8
 8009cec:	200004cc 	.word	0x200004cc
 8009cf0:	200004c8 	.word	0x200004c8
 8009cf4:	e000ed04 	.word	0xe000ed04

08009cf8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009cf8:	b580      	push	{r7, lr}
 8009cfa:	b086      	sub	sp, #24
 8009cfc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009cfe:	2300      	movs	r3, #0
 8009d00:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009d02:	4b50      	ldr	r3, [pc, #320]	; (8009e44 <xTaskIncrementTick+0x14c>)
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	f040 808c 	bne.w	8009e24 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009d0c:	4b4e      	ldr	r3, [pc, #312]	; (8009e48 <xTaskIncrementTick+0x150>)
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	3301      	adds	r3, #1
 8009d12:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009d14:	4a4c      	ldr	r2, [pc, #304]	; (8009e48 <xTaskIncrementTick+0x150>)
 8009d16:	693b      	ldr	r3, [r7, #16]
 8009d18:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009d1a:	693b      	ldr	r3, [r7, #16]
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	d11f      	bne.n	8009d60 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8009d20:	4b4a      	ldr	r3, [pc, #296]	; (8009e4c <xTaskIncrementTick+0x154>)
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d009      	beq.n	8009d3e <xTaskIncrementTick+0x46>
 8009d2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d2e:	f383 8811 	msr	BASEPRI, r3
 8009d32:	f3bf 8f6f 	isb	sy
 8009d36:	f3bf 8f4f 	dsb	sy
 8009d3a:	603b      	str	r3, [r7, #0]
 8009d3c:	e7fe      	b.n	8009d3c <xTaskIncrementTick+0x44>
 8009d3e:	4b43      	ldr	r3, [pc, #268]	; (8009e4c <xTaskIncrementTick+0x154>)
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	60fb      	str	r3, [r7, #12]
 8009d44:	4b42      	ldr	r3, [pc, #264]	; (8009e50 <xTaskIncrementTick+0x158>)
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	4a40      	ldr	r2, [pc, #256]	; (8009e4c <xTaskIncrementTick+0x154>)
 8009d4a:	6013      	str	r3, [r2, #0]
 8009d4c:	4a40      	ldr	r2, [pc, #256]	; (8009e50 <xTaskIncrementTick+0x158>)
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	6013      	str	r3, [r2, #0]
 8009d52:	4b40      	ldr	r3, [pc, #256]	; (8009e54 <xTaskIncrementTick+0x15c>)
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	3301      	adds	r3, #1
 8009d58:	4a3e      	ldr	r2, [pc, #248]	; (8009e54 <xTaskIncrementTick+0x15c>)
 8009d5a:	6013      	str	r3, [r2, #0]
 8009d5c:	f000 f994 	bl	800a088 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009d60:	4b3d      	ldr	r3, [pc, #244]	; (8009e58 <xTaskIncrementTick+0x160>)
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	693a      	ldr	r2, [r7, #16]
 8009d66:	429a      	cmp	r2, r3
 8009d68:	d34d      	bcc.n	8009e06 <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009d6a:	4b38      	ldr	r3, [pc, #224]	; (8009e4c <xTaskIncrementTick+0x154>)
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d101      	bne.n	8009d78 <xTaskIncrementTick+0x80>
 8009d74:	2301      	movs	r3, #1
 8009d76:	e000      	b.n	8009d7a <xTaskIncrementTick+0x82>
 8009d78:	2300      	movs	r3, #0
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d004      	beq.n	8009d88 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009d7e:	4b36      	ldr	r3, [pc, #216]	; (8009e58 <xTaskIncrementTick+0x160>)
 8009d80:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009d84:	601a      	str	r2, [r3, #0]
					break;
 8009d86:	e03e      	b.n	8009e06 <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8009d88:	4b30      	ldr	r3, [pc, #192]	; (8009e4c <xTaskIncrementTick+0x154>)
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	68db      	ldr	r3, [r3, #12]
 8009d8e:	68db      	ldr	r3, [r3, #12]
 8009d90:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009d92:	68bb      	ldr	r3, [r7, #8]
 8009d94:	685b      	ldr	r3, [r3, #4]
 8009d96:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009d98:	693a      	ldr	r2, [r7, #16]
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	429a      	cmp	r2, r3
 8009d9e:	d203      	bcs.n	8009da8 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009da0:	4a2d      	ldr	r2, [pc, #180]	; (8009e58 <xTaskIncrementTick+0x160>)
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	6013      	str	r3, [r2, #0]
						break;
 8009da6:	e02e      	b.n	8009e06 <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009da8:	68bb      	ldr	r3, [r7, #8]
 8009daa:	3304      	adds	r3, #4
 8009dac:	4618      	mov	r0, r3
 8009dae:	f7ff fcb7 	bl	8009720 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009db2:	68bb      	ldr	r3, [r7, #8]
 8009db4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d004      	beq.n	8009dc4 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009dba:	68bb      	ldr	r3, [r7, #8]
 8009dbc:	3318      	adds	r3, #24
 8009dbe:	4618      	mov	r0, r3
 8009dc0:	f7ff fcae 	bl	8009720 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009dc4:	68bb      	ldr	r3, [r7, #8]
 8009dc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009dc8:	2201      	movs	r2, #1
 8009dca:	409a      	lsls	r2, r3
 8009dcc:	4b23      	ldr	r3, [pc, #140]	; (8009e5c <xTaskIncrementTick+0x164>)
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	4313      	orrs	r3, r2
 8009dd2:	4a22      	ldr	r2, [pc, #136]	; (8009e5c <xTaskIncrementTick+0x164>)
 8009dd4:	6013      	str	r3, [r2, #0]
 8009dd6:	68bb      	ldr	r3, [r7, #8]
 8009dd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009dda:	4613      	mov	r3, r2
 8009ddc:	009b      	lsls	r3, r3, #2
 8009dde:	4413      	add	r3, r2
 8009de0:	009b      	lsls	r3, r3, #2
 8009de2:	4a1f      	ldr	r2, [pc, #124]	; (8009e60 <xTaskIncrementTick+0x168>)
 8009de4:	441a      	add	r2, r3
 8009de6:	68bb      	ldr	r3, [r7, #8]
 8009de8:	3304      	adds	r3, #4
 8009dea:	4619      	mov	r1, r3
 8009dec:	4610      	mov	r0, r2
 8009dee:	f7ff fc3c 	bl	800966a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009df2:	68bb      	ldr	r3, [r7, #8]
 8009df4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009df6:	4b1b      	ldr	r3, [pc, #108]	; (8009e64 <xTaskIncrementTick+0x16c>)
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009dfc:	429a      	cmp	r2, r3
 8009dfe:	d3b4      	bcc.n	8009d6a <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8009e00:	2301      	movs	r3, #1
 8009e02:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009e04:	e7b1      	b.n	8009d6a <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009e06:	4b17      	ldr	r3, [pc, #92]	; (8009e64 <xTaskIncrementTick+0x16c>)
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009e0c:	4914      	ldr	r1, [pc, #80]	; (8009e60 <xTaskIncrementTick+0x168>)
 8009e0e:	4613      	mov	r3, r2
 8009e10:	009b      	lsls	r3, r3, #2
 8009e12:	4413      	add	r3, r2
 8009e14:	009b      	lsls	r3, r3, #2
 8009e16:	440b      	add	r3, r1
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	2b01      	cmp	r3, #1
 8009e1c:	d907      	bls.n	8009e2e <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 8009e1e:	2301      	movs	r3, #1
 8009e20:	617b      	str	r3, [r7, #20]
 8009e22:	e004      	b.n	8009e2e <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8009e24:	4b10      	ldr	r3, [pc, #64]	; (8009e68 <xTaskIncrementTick+0x170>)
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	3301      	adds	r3, #1
 8009e2a:	4a0f      	ldr	r2, [pc, #60]	; (8009e68 <xTaskIncrementTick+0x170>)
 8009e2c:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8009e2e:	4b0f      	ldr	r3, [pc, #60]	; (8009e6c <xTaskIncrementTick+0x174>)
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d001      	beq.n	8009e3a <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 8009e36:	2301      	movs	r3, #1
 8009e38:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8009e3a:	697b      	ldr	r3, [r7, #20]
}
 8009e3c:	4618      	mov	r0, r3
 8009e3e:	3718      	adds	r7, #24
 8009e40:	46bd      	mov	sp, r7
 8009e42:	bd80      	pop	{r7, pc}
 8009e44:	200004e0 	.word	0x200004e0
 8009e48:	200004bc 	.word	0x200004bc
 8009e4c:	20000470 	.word	0x20000470
 8009e50:	20000474 	.word	0x20000474
 8009e54:	200004d0 	.word	0x200004d0
 8009e58:	200004d8 	.word	0x200004d8
 8009e5c:	200004c0 	.word	0x200004c0
 8009e60:	200003bc 	.word	0x200003bc
 8009e64:	200003b8 	.word	0x200003b8
 8009e68:	200004c8 	.word	0x200004c8
 8009e6c:	200004cc 	.word	0x200004cc

08009e70 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009e70:	b480      	push	{r7}
 8009e72:	b087      	sub	sp, #28
 8009e74:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009e76:	4b26      	ldr	r3, [pc, #152]	; (8009f10 <vTaskSwitchContext+0xa0>)
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d003      	beq.n	8009e86 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009e7e:	4b25      	ldr	r3, [pc, #148]	; (8009f14 <vTaskSwitchContext+0xa4>)
 8009e80:	2201      	movs	r2, #1
 8009e82:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009e84:	e03e      	b.n	8009f04 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 8009e86:	4b23      	ldr	r3, [pc, #140]	; (8009f14 <vTaskSwitchContext+0xa4>)
 8009e88:	2200      	movs	r2, #0
 8009e8a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8009e8c:	4b22      	ldr	r3, [pc, #136]	; (8009f18 <vTaskSwitchContext+0xa8>)
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	fab3 f383 	clz	r3, r3
 8009e98:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8009e9a:	7afb      	ldrb	r3, [r7, #11]
 8009e9c:	f1c3 031f 	rsb	r3, r3, #31
 8009ea0:	617b      	str	r3, [r7, #20]
 8009ea2:	491e      	ldr	r1, [pc, #120]	; (8009f1c <vTaskSwitchContext+0xac>)
 8009ea4:	697a      	ldr	r2, [r7, #20]
 8009ea6:	4613      	mov	r3, r2
 8009ea8:	009b      	lsls	r3, r3, #2
 8009eaa:	4413      	add	r3, r2
 8009eac:	009b      	lsls	r3, r3, #2
 8009eae:	440b      	add	r3, r1
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d109      	bne.n	8009eca <vTaskSwitchContext+0x5a>
	__asm volatile
 8009eb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009eba:	f383 8811 	msr	BASEPRI, r3
 8009ebe:	f3bf 8f6f 	isb	sy
 8009ec2:	f3bf 8f4f 	dsb	sy
 8009ec6:	607b      	str	r3, [r7, #4]
 8009ec8:	e7fe      	b.n	8009ec8 <vTaskSwitchContext+0x58>
 8009eca:	697a      	ldr	r2, [r7, #20]
 8009ecc:	4613      	mov	r3, r2
 8009ece:	009b      	lsls	r3, r3, #2
 8009ed0:	4413      	add	r3, r2
 8009ed2:	009b      	lsls	r3, r3, #2
 8009ed4:	4a11      	ldr	r2, [pc, #68]	; (8009f1c <vTaskSwitchContext+0xac>)
 8009ed6:	4413      	add	r3, r2
 8009ed8:	613b      	str	r3, [r7, #16]
 8009eda:	693b      	ldr	r3, [r7, #16]
 8009edc:	685b      	ldr	r3, [r3, #4]
 8009ede:	685a      	ldr	r2, [r3, #4]
 8009ee0:	693b      	ldr	r3, [r7, #16]
 8009ee2:	605a      	str	r2, [r3, #4]
 8009ee4:	693b      	ldr	r3, [r7, #16]
 8009ee6:	685a      	ldr	r2, [r3, #4]
 8009ee8:	693b      	ldr	r3, [r7, #16]
 8009eea:	3308      	adds	r3, #8
 8009eec:	429a      	cmp	r2, r3
 8009eee:	d104      	bne.n	8009efa <vTaskSwitchContext+0x8a>
 8009ef0:	693b      	ldr	r3, [r7, #16]
 8009ef2:	685b      	ldr	r3, [r3, #4]
 8009ef4:	685a      	ldr	r2, [r3, #4]
 8009ef6:	693b      	ldr	r3, [r7, #16]
 8009ef8:	605a      	str	r2, [r3, #4]
 8009efa:	693b      	ldr	r3, [r7, #16]
 8009efc:	685b      	ldr	r3, [r3, #4]
 8009efe:	68db      	ldr	r3, [r3, #12]
 8009f00:	4a07      	ldr	r2, [pc, #28]	; (8009f20 <vTaskSwitchContext+0xb0>)
 8009f02:	6013      	str	r3, [r2, #0]
}
 8009f04:	bf00      	nop
 8009f06:	371c      	adds	r7, #28
 8009f08:	46bd      	mov	sp, r7
 8009f0a:	bc80      	pop	{r7}
 8009f0c:	4770      	bx	lr
 8009f0e:	bf00      	nop
 8009f10:	200004e0 	.word	0x200004e0
 8009f14:	200004cc 	.word	0x200004cc
 8009f18:	200004c0 	.word	0x200004c0
 8009f1c:	200003bc 	.word	0x200003bc
 8009f20:	200003b8 	.word	0x200003b8

08009f24 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009f24:	b580      	push	{r7, lr}
 8009f26:	b082      	sub	sp, #8
 8009f28:	af00      	add	r7, sp, #0
 8009f2a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009f2c:	f000 f852 	bl	8009fd4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009f30:	4b06      	ldr	r3, [pc, #24]	; (8009f4c <prvIdleTask+0x28>)
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	2b01      	cmp	r3, #1
 8009f36:	d9f9      	bls.n	8009f2c <prvIdleTask+0x8>
			{
				taskYIELD();
 8009f38:	4b05      	ldr	r3, [pc, #20]	; (8009f50 <prvIdleTask+0x2c>)
 8009f3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009f3e:	601a      	str	r2, [r3, #0]
 8009f40:	f3bf 8f4f 	dsb	sy
 8009f44:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009f48:	e7f0      	b.n	8009f2c <prvIdleTask+0x8>
 8009f4a:	bf00      	nop
 8009f4c:	200003bc 	.word	0x200003bc
 8009f50:	e000ed04 	.word	0xe000ed04

08009f54 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009f54:	b580      	push	{r7, lr}
 8009f56:	b082      	sub	sp, #8
 8009f58:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009f5a:	2300      	movs	r3, #0
 8009f5c:	607b      	str	r3, [r7, #4]
 8009f5e:	e00c      	b.n	8009f7a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009f60:	687a      	ldr	r2, [r7, #4]
 8009f62:	4613      	mov	r3, r2
 8009f64:	009b      	lsls	r3, r3, #2
 8009f66:	4413      	add	r3, r2
 8009f68:	009b      	lsls	r3, r3, #2
 8009f6a:	4a12      	ldr	r2, [pc, #72]	; (8009fb4 <prvInitialiseTaskLists+0x60>)
 8009f6c:	4413      	add	r3, r2
 8009f6e:	4618      	mov	r0, r3
 8009f70:	f7ff fb50 	bl	8009614 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	3301      	adds	r3, #1
 8009f78:	607b      	str	r3, [r7, #4]
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	2b06      	cmp	r3, #6
 8009f7e:	d9ef      	bls.n	8009f60 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009f80:	480d      	ldr	r0, [pc, #52]	; (8009fb8 <prvInitialiseTaskLists+0x64>)
 8009f82:	f7ff fb47 	bl	8009614 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009f86:	480d      	ldr	r0, [pc, #52]	; (8009fbc <prvInitialiseTaskLists+0x68>)
 8009f88:	f7ff fb44 	bl	8009614 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009f8c:	480c      	ldr	r0, [pc, #48]	; (8009fc0 <prvInitialiseTaskLists+0x6c>)
 8009f8e:	f7ff fb41 	bl	8009614 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009f92:	480c      	ldr	r0, [pc, #48]	; (8009fc4 <prvInitialiseTaskLists+0x70>)
 8009f94:	f7ff fb3e 	bl	8009614 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009f98:	480b      	ldr	r0, [pc, #44]	; (8009fc8 <prvInitialiseTaskLists+0x74>)
 8009f9a:	f7ff fb3b 	bl	8009614 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009f9e:	4b0b      	ldr	r3, [pc, #44]	; (8009fcc <prvInitialiseTaskLists+0x78>)
 8009fa0:	4a05      	ldr	r2, [pc, #20]	; (8009fb8 <prvInitialiseTaskLists+0x64>)
 8009fa2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009fa4:	4b0a      	ldr	r3, [pc, #40]	; (8009fd0 <prvInitialiseTaskLists+0x7c>)
 8009fa6:	4a05      	ldr	r2, [pc, #20]	; (8009fbc <prvInitialiseTaskLists+0x68>)
 8009fa8:	601a      	str	r2, [r3, #0]
}
 8009faa:	bf00      	nop
 8009fac:	3708      	adds	r7, #8
 8009fae:	46bd      	mov	sp, r7
 8009fb0:	bd80      	pop	{r7, pc}
 8009fb2:	bf00      	nop
 8009fb4:	200003bc 	.word	0x200003bc
 8009fb8:	20000448 	.word	0x20000448
 8009fbc:	2000045c 	.word	0x2000045c
 8009fc0:	20000478 	.word	0x20000478
 8009fc4:	2000048c 	.word	0x2000048c
 8009fc8:	200004a4 	.word	0x200004a4
 8009fcc:	20000470 	.word	0x20000470
 8009fd0:	20000474 	.word	0x20000474

08009fd4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009fd4:	b580      	push	{r7, lr}
 8009fd6:	b082      	sub	sp, #8
 8009fd8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009fda:	e019      	b.n	800a010 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009fdc:	f000 f9e4 	bl	800a3a8 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8009fe0:	4b0f      	ldr	r3, [pc, #60]	; (800a020 <prvCheckTasksWaitingTermination+0x4c>)
 8009fe2:	68db      	ldr	r3, [r3, #12]
 8009fe4:	68db      	ldr	r3, [r3, #12]
 8009fe6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	3304      	adds	r3, #4
 8009fec:	4618      	mov	r0, r3
 8009fee:	f7ff fb97 	bl	8009720 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009ff2:	4b0c      	ldr	r3, [pc, #48]	; (800a024 <prvCheckTasksWaitingTermination+0x50>)
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	3b01      	subs	r3, #1
 8009ff8:	4a0a      	ldr	r2, [pc, #40]	; (800a024 <prvCheckTasksWaitingTermination+0x50>)
 8009ffa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009ffc:	4b0a      	ldr	r3, [pc, #40]	; (800a028 <prvCheckTasksWaitingTermination+0x54>)
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	3b01      	subs	r3, #1
 800a002:	4a09      	ldr	r2, [pc, #36]	; (800a028 <prvCheckTasksWaitingTermination+0x54>)
 800a004:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a006:	f000 f9fd 	bl	800a404 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a00a:	6878      	ldr	r0, [r7, #4]
 800a00c:	f000 f80e 	bl	800a02c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a010:	4b05      	ldr	r3, [pc, #20]	; (800a028 <prvCheckTasksWaitingTermination+0x54>)
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	2b00      	cmp	r3, #0
 800a016:	d1e1      	bne.n	8009fdc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a018:	bf00      	nop
 800a01a:	3708      	adds	r7, #8
 800a01c:	46bd      	mov	sp, r7
 800a01e:	bd80      	pop	{r7, pc}
 800a020:	2000048c 	.word	0x2000048c
 800a024:	200004b8 	.word	0x200004b8
 800a028:	200004a0 	.word	0x200004a0

0800a02c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a02c:	b580      	push	{r7, lr}
 800a02e:	b084      	sub	sp, #16
 800a030:	af00      	add	r7, sp, #0
 800a032:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d108      	bne.n	800a050 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a042:	4618      	mov	r0, r3
 800a044:	f000 fb2c 	bl	800a6a0 <vPortFree>
				vPortFree( pxTCB );
 800a048:	6878      	ldr	r0, [r7, #4]
 800a04a:	f000 fb29 	bl	800a6a0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a04e:	e017      	b.n	800a080 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a056:	2b01      	cmp	r3, #1
 800a058:	d103      	bne.n	800a062 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800a05a:	6878      	ldr	r0, [r7, #4]
 800a05c:	f000 fb20 	bl	800a6a0 <vPortFree>
	}
 800a060:	e00e      	b.n	800a080 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a068:	2b02      	cmp	r3, #2
 800a06a:	d009      	beq.n	800a080 <prvDeleteTCB+0x54>
 800a06c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a070:	f383 8811 	msr	BASEPRI, r3
 800a074:	f3bf 8f6f 	isb	sy
 800a078:	f3bf 8f4f 	dsb	sy
 800a07c:	60fb      	str	r3, [r7, #12]
 800a07e:	e7fe      	b.n	800a07e <prvDeleteTCB+0x52>
	}
 800a080:	bf00      	nop
 800a082:	3710      	adds	r7, #16
 800a084:	46bd      	mov	sp, r7
 800a086:	bd80      	pop	{r7, pc}

0800a088 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a088:	b480      	push	{r7}
 800a08a:	b083      	sub	sp, #12
 800a08c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a08e:	4b0e      	ldr	r3, [pc, #56]	; (800a0c8 <prvResetNextTaskUnblockTime+0x40>)
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	2b00      	cmp	r3, #0
 800a096:	d101      	bne.n	800a09c <prvResetNextTaskUnblockTime+0x14>
 800a098:	2301      	movs	r3, #1
 800a09a:	e000      	b.n	800a09e <prvResetNextTaskUnblockTime+0x16>
 800a09c:	2300      	movs	r3, #0
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d004      	beq.n	800a0ac <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a0a2:	4b0a      	ldr	r3, [pc, #40]	; (800a0cc <prvResetNextTaskUnblockTime+0x44>)
 800a0a4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a0a8:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a0aa:	e008      	b.n	800a0be <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800a0ac:	4b06      	ldr	r3, [pc, #24]	; (800a0c8 <prvResetNextTaskUnblockTime+0x40>)
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	68db      	ldr	r3, [r3, #12]
 800a0b2:	68db      	ldr	r3, [r3, #12]
 800a0b4:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	685b      	ldr	r3, [r3, #4]
 800a0ba:	4a04      	ldr	r2, [pc, #16]	; (800a0cc <prvResetNextTaskUnblockTime+0x44>)
 800a0bc:	6013      	str	r3, [r2, #0]
}
 800a0be:	bf00      	nop
 800a0c0:	370c      	adds	r7, #12
 800a0c2:	46bd      	mov	sp, r7
 800a0c4:	bc80      	pop	{r7}
 800a0c6:	4770      	bx	lr
 800a0c8:	20000470 	.word	0x20000470
 800a0cc:	200004d8 	.word	0x200004d8

0800a0d0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a0d0:	b480      	push	{r7}
 800a0d2:	b083      	sub	sp, #12
 800a0d4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a0d6:	4b0b      	ldr	r3, [pc, #44]	; (800a104 <xTaskGetSchedulerState+0x34>)
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d102      	bne.n	800a0e4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a0de:	2301      	movs	r3, #1
 800a0e0:	607b      	str	r3, [r7, #4]
 800a0e2:	e008      	b.n	800a0f6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a0e4:	4b08      	ldr	r3, [pc, #32]	; (800a108 <xTaskGetSchedulerState+0x38>)
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d102      	bne.n	800a0f2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a0ec:	2302      	movs	r3, #2
 800a0ee:	607b      	str	r3, [r7, #4]
 800a0f0:	e001      	b.n	800a0f6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a0f2:	2300      	movs	r3, #0
 800a0f4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a0f6:	687b      	ldr	r3, [r7, #4]
	}
 800a0f8:	4618      	mov	r0, r3
 800a0fa:	370c      	adds	r7, #12
 800a0fc:	46bd      	mov	sp, r7
 800a0fe:	bc80      	pop	{r7}
 800a100:	4770      	bx	lr
 800a102:	bf00      	nop
 800a104:	200004c4 	.word	0x200004c4
 800a108:	200004e0 	.word	0x200004e0

0800a10c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a10c:	b580      	push	{r7, lr}
 800a10e:	b084      	sub	sp, #16
 800a110:	af00      	add	r7, sp, #0
 800a112:	6078      	str	r0, [r7, #4]
 800a114:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a116:	4b29      	ldr	r3, [pc, #164]	; (800a1bc <prvAddCurrentTaskToDelayedList+0xb0>)
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a11c:	4b28      	ldr	r3, [pc, #160]	; (800a1c0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	3304      	adds	r3, #4
 800a122:	4618      	mov	r0, r3
 800a124:	f7ff fafc 	bl	8009720 <uxListRemove>
 800a128:	4603      	mov	r3, r0
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d10b      	bne.n	800a146 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800a12e:	4b24      	ldr	r3, [pc, #144]	; (800a1c0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a134:	2201      	movs	r2, #1
 800a136:	fa02 f303 	lsl.w	r3, r2, r3
 800a13a:	43da      	mvns	r2, r3
 800a13c:	4b21      	ldr	r3, [pc, #132]	; (800a1c4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	4013      	ands	r3, r2
 800a142:	4a20      	ldr	r2, [pc, #128]	; (800a1c4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a144:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a14c:	d10a      	bne.n	800a164 <prvAddCurrentTaskToDelayedList+0x58>
 800a14e:	683b      	ldr	r3, [r7, #0]
 800a150:	2b00      	cmp	r3, #0
 800a152:	d007      	beq.n	800a164 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a154:	4b1a      	ldr	r3, [pc, #104]	; (800a1c0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	3304      	adds	r3, #4
 800a15a:	4619      	mov	r1, r3
 800a15c:	481a      	ldr	r0, [pc, #104]	; (800a1c8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800a15e:	f7ff fa84 	bl	800966a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a162:	e026      	b.n	800a1b2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a164:	68fa      	ldr	r2, [r7, #12]
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	4413      	add	r3, r2
 800a16a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a16c:	4b14      	ldr	r3, [pc, #80]	; (800a1c0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	68ba      	ldr	r2, [r7, #8]
 800a172:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a174:	68ba      	ldr	r2, [r7, #8]
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	429a      	cmp	r2, r3
 800a17a:	d209      	bcs.n	800a190 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a17c:	4b13      	ldr	r3, [pc, #76]	; (800a1cc <prvAddCurrentTaskToDelayedList+0xc0>)
 800a17e:	681a      	ldr	r2, [r3, #0]
 800a180:	4b0f      	ldr	r3, [pc, #60]	; (800a1c0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	3304      	adds	r3, #4
 800a186:	4619      	mov	r1, r3
 800a188:	4610      	mov	r0, r2
 800a18a:	f7ff fa91 	bl	80096b0 <vListInsert>
}
 800a18e:	e010      	b.n	800a1b2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a190:	4b0f      	ldr	r3, [pc, #60]	; (800a1d0 <prvAddCurrentTaskToDelayedList+0xc4>)
 800a192:	681a      	ldr	r2, [r3, #0]
 800a194:	4b0a      	ldr	r3, [pc, #40]	; (800a1c0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	3304      	adds	r3, #4
 800a19a:	4619      	mov	r1, r3
 800a19c:	4610      	mov	r0, r2
 800a19e:	f7ff fa87 	bl	80096b0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a1a2:	4b0c      	ldr	r3, [pc, #48]	; (800a1d4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	68ba      	ldr	r2, [r7, #8]
 800a1a8:	429a      	cmp	r2, r3
 800a1aa:	d202      	bcs.n	800a1b2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800a1ac:	4a09      	ldr	r2, [pc, #36]	; (800a1d4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a1ae:	68bb      	ldr	r3, [r7, #8]
 800a1b0:	6013      	str	r3, [r2, #0]
}
 800a1b2:	bf00      	nop
 800a1b4:	3710      	adds	r7, #16
 800a1b6:	46bd      	mov	sp, r7
 800a1b8:	bd80      	pop	{r7, pc}
 800a1ba:	bf00      	nop
 800a1bc:	200004bc 	.word	0x200004bc
 800a1c0:	200003b8 	.word	0x200003b8
 800a1c4:	200004c0 	.word	0x200004c0
 800a1c8:	200004a4 	.word	0x200004a4
 800a1cc:	20000474 	.word	0x20000474
 800a1d0:	20000470 	.word	0x20000470
 800a1d4:	200004d8 	.word	0x200004d8

0800a1d8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a1d8:	b480      	push	{r7}
 800a1da:	b085      	sub	sp, #20
 800a1dc:	af00      	add	r7, sp, #0
 800a1de:	60f8      	str	r0, [r7, #12]
 800a1e0:	60b9      	str	r1, [r7, #8]
 800a1e2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	3b04      	subs	r3, #4
 800a1e8:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800a1f0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	3b04      	subs	r3, #4
 800a1f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a1f8:	68bb      	ldr	r3, [r7, #8]
 800a1fa:	f023 0201 	bic.w	r2, r3, #1
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	3b04      	subs	r3, #4
 800a206:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a208:	4a08      	ldr	r2, [pc, #32]	; (800a22c <pxPortInitialiseStack+0x54>)
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	3b14      	subs	r3, #20
 800a212:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a214:	687a      	ldr	r2, [r7, #4]
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	3b20      	subs	r3, #32
 800a21e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a220:	68fb      	ldr	r3, [r7, #12]
}
 800a222:	4618      	mov	r0, r3
 800a224:	3714      	adds	r7, #20
 800a226:	46bd      	mov	sp, r7
 800a228:	bc80      	pop	{r7}
 800a22a:	4770      	bx	lr
 800a22c:	0800a231 	.word	0x0800a231

0800a230 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a230:	b480      	push	{r7}
 800a232:	b085      	sub	sp, #20
 800a234:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800a236:	2300      	movs	r3, #0
 800a238:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a23a:	4b10      	ldr	r3, [pc, #64]	; (800a27c <prvTaskExitError+0x4c>)
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a242:	d009      	beq.n	800a258 <prvTaskExitError+0x28>
 800a244:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a248:	f383 8811 	msr	BASEPRI, r3
 800a24c:	f3bf 8f6f 	isb	sy
 800a250:	f3bf 8f4f 	dsb	sy
 800a254:	60fb      	str	r3, [r7, #12]
 800a256:	e7fe      	b.n	800a256 <prvTaskExitError+0x26>
 800a258:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a25c:	f383 8811 	msr	BASEPRI, r3
 800a260:	f3bf 8f6f 	isb	sy
 800a264:	f3bf 8f4f 	dsb	sy
 800a268:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a26a:	bf00      	nop
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d0fc      	beq.n	800a26c <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a272:	bf00      	nop
 800a274:	3714      	adds	r7, #20
 800a276:	46bd      	mov	sp, r7
 800a278:	bc80      	pop	{r7}
 800a27a:	4770      	bx	lr
 800a27c:	2000003c 	.word	0x2000003c

0800a280 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a280:	4b07      	ldr	r3, [pc, #28]	; (800a2a0 <pxCurrentTCBConst2>)
 800a282:	6819      	ldr	r1, [r3, #0]
 800a284:	6808      	ldr	r0, [r1, #0]
 800a286:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a28a:	f380 8809 	msr	PSP, r0
 800a28e:	f3bf 8f6f 	isb	sy
 800a292:	f04f 0000 	mov.w	r0, #0
 800a296:	f380 8811 	msr	BASEPRI, r0
 800a29a:	f04e 0e0d 	orr.w	lr, lr, #13
 800a29e:	4770      	bx	lr

0800a2a0 <pxCurrentTCBConst2>:
 800a2a0:	200003b8 	.word	0x200003b8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a2a4:	bf00      	nop
 800a2a6:	bf00      	nop

0800a2a8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800a2a8:	4806      	ldr	r0, [pc, #24]	; (800a2c4 <prvPortStartFirstTask+0x1c>)
 800a2aa:	6800      	ldr	r0, [r0, #0]
 800a2ac:	6800      	ldr	r0, [r0, #0]
 800a2ae:	f380 8808 	msr	MSP, r0
 800a2b2:	b662      	cpsie	i
 800a2b4:	b661      	cpsie	f
 800a2b6:	f3bf 8f4f 	dsb	sy
 800a2ba:	f3bf 8f6f 	isb	sy
 800a2be:	df00      	svc	0
 800a2c0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a2c2:	bf00      	nop
 800a2c4:	e000ed08 	.word	0xe000ed08

0800a2c8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a2c8:	b580      	push	{r7, lr}
 800a2ca:	b084      	sub	sp, #16
 800a2cc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a2ce:	4b31      	ldr	r3, [pc, #196]	; (800a394 <xPortStartScheduler+0xcc>)
 800a2d0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a2d2:	68fb      	ldr	r3, [r7, #12]
 800a2d4:	781b      	ldrb	r3, [r3, #0]
 800a2d6:	b2db      	uxtb	r3, r3
 800a2d8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	22ff      	movs	r2, #255	; 0xff
 800a2de:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	781b      	ldrb	r3, [r3, #0]
 800a2e4:	b2db      	uxtb	r3, r3
 800a2e6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a2e8:	78fb      	ldrb	r3, [r7, #3]
 800a2ea:	b2db      	uxtb	r3, r3
 800a2ec:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a2f0:	b2da      	uxtb	r2, r3
 800a2f2:	4b29      	ldr	r3, [pc, #164]	; (800a398 <xPortStartScheduler+0xd0>)
 800a2f4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a2f6:	4b29      	ldr	r3, [pc, #164]	; (800a39c <xPortStartScheduler+0xd4>)
 800a2f8:	2207      	movs	r2, #7
 800a2fa:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a2fc:	e009      	b.n	800a312 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800a2fe:	4b27      	ldr	r3, [pc, #156]	; (800a39c <xPortStartScheduler+0xd4>)
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	3b01      	subs	r3, #1
 800a304:	4a25      	ldr	r2, [pc, #148]	; (800a39c <xPortStartScheduler+0xd4>)
 800a306:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a308:	78fb      	ldrb	r3, [r7, #3]
 800a30a:	b2db      	uxtb	r3, r3
 800a30c:	005b      	lsls	r3, r3, #1
 800a30e:	b2db      	uxtb	r3, r3
 800a310:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a312:	78fb      	ldrb	r3, [r7, #3]
 800a314:	b2db      	uxtb	r3, r3
 800a316:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a31a:	2b80      	cmp	r3, #128	; 0x80
 800a31c:	d0ef      	beq.n	800a2fe <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a31e:	4b1f      	ldr	r3, [pc, #124]	; (800a39c <xPortStartScheduler+0xd4>)
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	f1c3 0307 	rsb	r3, r3, #7
 800a326:	2b04      	cmp	r3, #4
 800a328:	d009      	beq.n	800a33e <xPortStartScheduler+0x76>
 800a32a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a32e:	f383 8811 	msr	BASEPRI, r3
 800a332:	f3bf 8f6f 	isb	sy
 800a336:	f3bf 8f4f 	dsb	sy
 800a33a:	60bb      	str	r3, [r7, #8]
 800a33c:	e7fe      	b.n	800a33c <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a33e:	4b17      	ldr	r3, [pc, #92]	; (800a39c <xPortStartScheduler+0xd4>)
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	021b      	lsls	r3, r3, #8
 800a344:	4a15      	ldr	r2, [pc, #84]	; (800a39c <xPortStartScheduler+0xd4>)
 800a346:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a348:	4b14      	ldr	r3, [pc, #80]	; (800a39c <xPortStartScheduler+0xd4>)
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a350:	4a12      	ldr	r2, [pc, #72]	; (800a39c <xPortStartScheduler+0xd4>)
 800a352:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	b2da      	uxtb	r2, r3
 800a358:	68fb      	ldr	r3, [r7, #12]
 800a35a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a35c:	4b10      	ldr	r3, [pc, #64]	; (800a3a0 <xPortStartScheduler+0xd8>)
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	4a0f      	ldr	r2, [pc, #60]	; (800a3a0 <xPortStartScheduler+0xd8>)
 800a362:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a366:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a368:	4b0d      	ldr	r3, [pc, #52]	; (800a3a0 <xPortStartScheduler+0xd8>)
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	4a0c      	ldr	r2, [pc, #48]	; (800a3a0 <xPortStartScheduler+0xd8>)
 800a36e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800a372:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a374:	f000 f8b0 	bl	800a4d8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a378:	4b0a      	ldr	r3, [pc, #40]	; (800a3a4 <xPortStartScheduler+0xdc>)
 800a37a:	2200      	movs	r2, #0
 800a37c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a37e:	f7ff ff93 	bl	800a2a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a382:	f7ff fd75 	bl	8009e70 <vTaskSwitchContext>
	prvTaskExitError();
 800a386:	f7ff ff53 	bl	800a230 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a38a:	2300      	movs	r3, #0
}
 800a38c:	4618      	mov	r0, r3
 800a38e:	3710      	adds	r7, #16
 800a390:	46bd      	mov	sp, r7
 800a392:	bd80      	pop	{r7, pc}
 800a394:	e000e400 	.word	0xe000e400
 800a398:	200004e4 	.word	0x200004e4
 800a39c:	200004e8 	.word	0x200004e8
 800a3a0:	e000ed20 	.word	0xe000ed20
 800a3a4:	2000003c 	.word	0x2000003c

0800a3a8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a3a8:	b480      	push	{r7}
 800a3aa:	b083      	sub	sp, #12
 800a3ac:	af00      	add	r7, sp, #0
 800a3ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3b2:	f383 8811 	msr	BASEPRI, r3
 800a3b6:	f3bf 8f6f 	isb	sy
 800a3ba:	f3bf 8f4f 	dsb	sy
 800a3be:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a3c0:	4b0e      	ldr	r3, [pc, #56]	; (800a3fc <vPortEnterCritical+0x54>)
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	3301      	adds	r3, #1
 800a3c6:	4a0d      	ldr	r2, [pc, #52]	; (800a3fc <vPortEnterCritical+0x54>)
 800a3c8:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a3ca:	4b0c      	ldr	r3, [pc, #48]	; (800a3fc <vPortEnterCritical+0x54>)
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	2b01      	cmp	r3, #1
 800a3d0:	d10e      	bne.n	800a3f0 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a3d2:	4b0b      	ldr	r3, [pc, #44]	; (800a400 <vPortEnterCritical+0x58>)
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	b2db      	uxtb	r3, r3
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d009      	beq.n	800a3f0 <vPortEnterCritical+0x48>
 800a3dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3e0:	f383 8811 	msr	BASEPRI, r3
 800a3e4:	f3bf 8f6f 	isb	sy
 800a3e8:	f3bf 8f4f 	dsb	sy
 800a3ec:	603b      	str	r3, [r7, #0]
 800a3ee:	e7fe      	b.n	800a3ee <vPortEnterCritical+0x46>
	}
}
 800a3f0:	bf00      	nop
 800a3f2:	370c      	adds	r7, #12
 800a3f4:	46bd      	mov	sp, r7
 800a3f6:	bc80      	pop	{r7}
 800a3f8:	4770      	bx	lr
 800a3fa:	bf00      	nop
 800a3fc:	2000003c 	.word	0x2000003c
 800a400:	e000ed04 	.word	0xe000ed04

0800a404 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a404:	b480      	push	{r7}
 800a406:	b083      	sub	sp, #12
 800a408:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a40a:	4b10      	ldr	r3, [pc, #64]	; (800a44c <vPortExitCritical+0x48>)
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d109      	bne.n	800a426 <vPortExitCritical+0x22>
 800a412:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a416:	f383 8811 	msr	BASEPRI, r3
 800a41a:	f3bf 8f6f 	isb	sy
 800a41e:	f3bf 8f4f 	dsb	sy
 800a422:	607b      	str	r3, [r7, #4]
 800a424:	e7fe      	b.n	800a424 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800a426:	4b09      	ldr	r3, [pc, #36]	; (800a44c <vPortExitCritical+0x48>)
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	3b01      	subs	r3, #1
 800a42c:	4a07      	ldr	r2, [pc, #28]	; (800a44c <vPortExitCritical+0x48>)
 800a42e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a430:	4b06      	ldr	r3, [pc, #24]	; (800a44c <vPortExitCritical+0x48>)
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	2b00      	cmp	r3, #0
 800a436:	d104      	bne.n	800a442 <vPortExitCritical+0x3e>
 800a438:	2300      	movs	r3, #0
 800a43a:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a43c:	683b      	ldr	r3, [r7, #0]
 800a43e:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800a442:	bf00      	nop
 800a444:	370c      	adds	r7, #12
 800a446:	46bd      	mov	sp, r7
 800a448:	bc80      	pop	{r7}
 800a44a:	4770      	bx	lr
 800a44c:	2000003c 	.word	0x2000003c

0800a450 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a450:	f3ef 8009 	mrs	r0, PSP
 800a454:	f3bf 8f6f 	isb	sy
 800a458:	4b0d      	ldr	r3, [pc, #52]	; (800a490 <pxCurrentTCBConst>)
 800a45a:	681a      	ldr	r2, [r3, #0]
 800a45c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a460:	6010      	str	r0, [r2, #0]
 800a462:	e92d 4008 	stmdb	sp!, {r3, lr}
 800a466:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a46a:	f380 8811 	msr	BASEPRI, r0
 800a46e:	f7ff fcff 	bl	8009e70 <vTaskSwitchContext>
 800a472:	f04f 0000 	mov.w	r0, #0
 800a476:	f380 8811 	msr	BASEPRI, r0
 800a47a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800a47e:	6819      	ldr	r1, [r3, #0]
 800a480:	6808      	ldr	r0, [r1, #0]
 800a482:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a486:	f380 8809 	msr	PSP, r0
 800a48a:	f3bf 8f6f 	isb	sy
 800a48e:	4770      	bx	lr

0800a490 <pxCurrentTCBConst>:
 800a490:	200003b8 	.word	0x200003b8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a494:	bf00      	nop
 800a496:	bf00      	nop

0800a498 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a498:	b580      	push	{r7, lr}
 800a49a:	b082      	sub	sp, #8
 800a49c:	af00      	add	r7, sp, #0
	__asm volatile
 800a49e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4a2:	f383 8811 	msr	BASEPRI, r3
 800a4a6:	f3bf 8f6f 	isb	sy
 800a4aa:	f3bf 8f4f 	dsb	sy
 800a4ae:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a4b0:	f7ff fc22 	bl	8009cf8 <xTaskIncrementTick>
 800a4b4:	4603      	mov	r3, r0
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d003      	beq.n	800a4c2 <xPortSysTickHandler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a4ba:	4b06      	ldr	r3, [pc, #24]	; (800a4d4 <xPortSysTickHandler+0x3c>)
 800a4bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a4c0:	601a      	str	r2, [r3, #0]
 800a4c2:	2300      	movs	r3, #0
 800a4c4:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a4c6:	683b      	ldr	r3, [r7, #0]
 800a4c8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800a4cc:	bf00      	nop
 800a4ce:	3708      	adds	r7, #8
 800a4d0:	46bd      	mov	sp, r7
 800a4d2:	bd80      	pop	{r7, pc}
 800a4d4:	e000ed04 	.word	0xe000ed04

0800a4d8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a4d8:	b480      	push	{r7}
 800a4da:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a4dc:	4b0a      	ldr	r3, [pc, #40]	; (800a508 <vPortSetupTimerInterrupt+0x30>)
 800a4de:	2200      	movs	r2, #0
 800a4e0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a4e2:	4b0a      	ldr	r3, [pc, #40]	; (800a50c <vPortSetupTimerInterrupt+0x34>)
 800a4e4:	2200      	movs	r2, #0
 800a4e6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a4e8:	4b09      	ldr	r3, [pc, #36]	; (800a510 <vPortSetupTimerInterrupt+0x38>)
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	4a09      	ldr	r2, [pc, #36]	; (800a514 <vPortSetupTimerInterrupt+0x3c>)
 800a4ee:	fba2 2303 	umull	r2, r3, r2, r3
 800a4f2:	099b      	lsrs	r3, r3, #6
 800a4f4:	4a08      	ldr	r2, [pc, #32]	; (800a518 <vPortSetupTimerInterrupt+0x40>)
 800a4f6:	3b01      	subs	r3, #1
 800a4f8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a4fa:	4b03      	ldr	r3, [pc, #12]	; (800a508 <vPortSetupTimerInterrupt+0x30>)
 800a4fc:	2207      	movs	r2, #7
 800a4fe:	601a      	str	r2, [r3, #0]
}
 800a500:	bf00      	nop
 800a502:	46bd      	mov	sp, r7
 800a504:	bc80      	pop	{r7}
 800a506:	4770      	bx	lr
 800a508:	e000e010 	.word	0xe000e010
 800a50c:	e000e018 	.word	0xe000e018
 800a510:	20000030 	.word	0x20000030
 800a514:	10624dd3 	.word	0x10624dd3
 800a518:	e000e014 	.word	0xe000e014

0800a51c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a51c:	b580      	push	{r7, lr}
 800a51e:	b08a      	sub	sp, #40	; 0x28
 800a520:	af00      	add	r7, sp, #0
 800a522:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a524:	2300      	movs	r3, #0
 800a526:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a528:	f7ff fb3c 	bl	8009ba4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a52c:	4b57      	ldr	r3, [pc, #348]	; (800a68c <pvPortMalloc+0x170>)
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	2b00      	cmp	r3, #0
 800a532:	d101      	bne.n	800a538 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a534:	f000 f90c 	bl	800a750 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a538:	4b55      	ldr	r3, [pc, #340]	; (800a690 <pvPortMalloc+0x174>)
 800a53a:	681a      	ldr	r2, [r3, #0]
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	4013      	ands	r3, r2
 800a540:	2b00      	cmp	r3, #0
 800a542:	f040 808c 	bne.w	800a65e <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d01c      	beq.n	800a586 <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 800a54c:	2208      	movs	r2, #8
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	4413      	add	r3, r2
 800a552:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	f003 0307 	and.w	r3, r3, #7
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d013      	beq.n	800a586 <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	f023 0307 	bic.w	r3, r3, #7
 800a564:	3308      	adds	r3, #8
 800a566:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	f003 0307 	and.w	r3, r3, #7
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d009      	beq.n	800a586 <pvPortMalloc+0x6a>
	__asm volatile
 800a572:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a576:	f383 8811 	msr	BASEPRI, r3
 800a57a:	f3bf 8f6f 	isb	sy
 800a57e:	f3bf 8f4f 	dsb	sy
 800a582:	617b      	str	r3, [r7, #20]
 800a584:	e7fe      	b.n	800a584 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d068      	beq.n	800a65e <pvPortMalloc+0x142>
 800a58c:	4b41      	ldr	r3, [pc, #260]	; (800a694 <pvPortMalloc+0x178>)
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	687a      	ldr	r2, [r7, #4]
 800a592:	429a      	cmp	r2, r3
 800a594:	d863      	bhi.n	800a65e <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a596:	4b40      	ldr	r3, [pc, #256]	; (800a698 <pvPortMalloc+0x17c>)
 800a598:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a59a:	4b3f      	ldr	r3, [pc, #252]	; (800a698 <pvPortMalloc+0x17c>)
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a5a0:	e004      	b.n	800a5ac <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800a5a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5a4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a5a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a5ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5ae:	685b      	ldr	r3, [r3, #4]
 800a5b0:	687a      	ldr	r2, [r7, #4]
 800a5b2:	429a      	cmp	r2, r3
 800a5b4:	d903      	bls.n	800a5be <pvPortMalloc+0xa2>
 800a5b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d1f1      	bne.n	800a5a2 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a5be:	4b33      	ldr	r3, [pc, #204]	; (800a68c <pvPortMalloc+0x170>)
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a5c4:	429a      	cmp	r2, r3
 800a5c6:	d04a      	beq.n	800a65e <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a5c8:	6a3b      	ldr	r3, [r7, #32]
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	2208      	movs	r2, #8
 800a5ce:	4413      	add	r3, r2
 800a5d0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a5d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5d4:	681a      	ldr	r2, [r3, #0]
 800a5d6:	6a3b      	ldr	r3, [r7, #32]
 800a5d8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a5da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5dc:	685a      	ldr	r2, [r3, #4]
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	1ad2      	subs	r2, r2, r3
 800a5e2:	2308      	movs	r3, #8
 800a5e4:	005b      	lsls	r3, r3, #1
 800a5e6:	429a      	cmp	r2, r3
 800a5e8:	d91e      	bls.n	800a628 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a5ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	4413      	add	r3, r2
 800a5f0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a5f2:	69bb      	ldr	r3, [r7, #24]
 800a5f4:	f003 0307 	and.w	r3, r3, #7
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d009      	beq.n	800a610 <pvPortMalloc+0xf4>
 800a5fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a600:	f383 8811 	msr	BASEPRI, r3
 800a604:	f3bf 8f6f 	isb	sy
 800a608:	f3bf 8f4f 	dsb	sy
 800a60c:	613b      	str	r3, [r7, #16]
 800a60e:	e7fe      	b.n	800a60e <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a612:	685a      	ldr	r2, [r3, #4]
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	1ad2      	subs	r2, r2, r3
 800a618:	69bb      	ldr	r3, [r7, #24]
 800a61a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a61c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a61e:	687a      	ldr	r2, [r7, #4]
 800a620:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a622:	69b8      	ldr	r0, [r7, #24]
 800a624:	f000 f8f6 	bl	800a814 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a628:	4b1a      	ldr	r3, [pc, #104]	; (800a694 <pvPortMalloc+0x178>)
 800a62a:	681a      	ldr	r2, [r3, #0]
 800a62c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a62e:	685b      	ldr	r3, [r3, #4]
 800a630:	1ad3      	subs	r3, r2, r3
 800a632:	4a18      	ldr	r2, [pc, #96]	; (800a694 <pvPortMalloc+0x178>)
 800a634:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a636:	4b17      	ldr	r3, [pc, #92]	; (800a694 <pvPortMalloc+0x178>)
 800a638:	681a      	ldr	r2, [r3, #0]
 800a63a:	4b18      	ldr	r3, [pc, #96]	; (800a69c <pvPortMalloc+0x180>)
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	429a      	cmp	r2, r3
 800a640:	d203      	bcs.n	800a64a <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a642:	4b14      	ldr	r3, [pc, #80]	; (800a694 <pvPortMalloc+0x178>)
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	4a15      	ldr	r2, [pc, #84]	; (800a69c <pvPortMalloc+0x180>)
 800a648:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a64a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a64c:	685a      	ldr	r2, [r3, #4]
 800a64e:	4b10      	ldr	r3, [pc, #64]	; (800a690 <pvPortMalloc+0x174>)
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	431a      	orrs	r2, r3
 800a654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a656:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a65a:	2200      	movs	r2, #0
 800a65c:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a65e:	f7ff faaf 	bl	8009bc0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a662:	69fb      	ldr	r3, [r7, #28]
 800a664:	f003 0307 	and.w	r3, r3, #7
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d009      	beq.n	800a680 <pvPortMalloc+0x164>
 800a66c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a670:	f383 8811 	msr	BASEPRI, r3
 800a674:	f3bf 8f6f 	isb	sy
 800a678:	f3bf 8f4f 	dsb	sy
 800a67c:	60fb      	str	r3, [r7, #12]
 800a67e:	e7fe      	b.n	800a67e <pvPortMalloc+0x162>
	return pvReturn;
 800a680:	69fb      	ldr	r3, [r7, #28]
}
 800a682:	4618      	mov	r0, r3
 800a684:	3728      	adds	r7, #40	; 0x28
 800a686:	46bd      	mov	sp, r7
 800a688:	bd80      	pop	{r7, pc}
 800a68a:	bf00      	nop
 800a68c:	200033d4 	.word	0x200033d4
 800a690:	200033e0 	.word	0x200033e0
 800a694:	200033d8 	.word	0x200033d8
 800a698:	200033cc 	.word	0x200033cc
 800a69c:	200033dc 	.word	0x200033dc

0800a6a0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a6a0:	b580      	push	{r7, lr}
 800a6a2:	b086      	sub	sp, #24
 800a6a4:	af00      	add	r7, sp, #0
 800a6a6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d046      	beq.n	800a740 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a6b2:	2308      	movs	r3, #8
 800a6b4:	425b      	negs	r3, r3
 800a6b6:	697a      	ldr	r2, [r7, #20]
 800a6b8:	4413      	add	r3, r2
 800a6ba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a6bc:	697b      	ldr	r3, [r7, #20]
 800a6be:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a6c0:	693b      	ldr	r3, [r7, #16]
 800a6c2:	685a      	ldr	r2, [r3, #4]
 800a6c4:	4b20      	ldr	r3, [pc, #128]	; (800a748 <vPortFree+0xa8>)
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	4013      	ands	r3, r2
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	d109      	bne.n	800a6e2 <vPortFree+0x42>
 800a6ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6d2:	f383 8811 	msr	BASEPRI, r3
 800a6d6:	f3bf 8f6f 	isb	sy
 800a6da:	f3bf 8f4f 	dsb	sy
 800a6de:	60fb      	str	r3, [r7, #12]
 800a6e0:	e7fe      	b.n	800a6e0 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a6e2:	693b      	ldr	r3, [r7, #16]
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d009      	beq.n	800a6fe <vPortFree+0x5e>
 800a6ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6ee:	f383 8811 	msr	BASEPRI, r3
 800a6f2:	f3bf 8f6f 	isb	sy
 800a6f6:	f3bf 8f4f 	dsb	sy
 800a6fa:	60bb      	str	r3, [r7, #8]
 800a6fc:	e7fe      	b.n	800a6fc <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a6fe:	693b      	ldr	r3, [r7, #16]
 800a700:	685a      	ldr	r2, [r3, #4]
 800a702:	4b11      	ldr	r3, [pc, #68]	; (800a748 <vPortFree+0xa8>)
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	4013      	ands	r3, r2
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d019      	beq.n	800a740 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a70c:	693b      	ldr	r3, [r7, #16]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	2b00      	cmp	r3, #0
 800a712:	d115      	bne.n	800a740 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a714:	693b      	ldr	r3, [r7, #16]
 800a716:	685a      	ldr	r2, [r3, #4]
 800a718:	4b0b      	ldr	r3, [pc, #44]	; (800a748 <vPortFree+0xa8>)
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	43db      	mvns	r3, r3
 800a71e:	401a      	ands	r2, r3
 800a720:	693b      	ldr	r3, [r7, #16]
 800a722:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a724:	f7ff fa3e 	bl	8009ba4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a728:	693b      	ldr	r3, [r7, #16]
 800a72a:	685a      	ldr	r2, [r3, #4]
 800a72c:	4b07      	ldr	r3, [pc, #28]	; (800a74c <vPortFree+0xac>)
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	4413      	add	r3, r2
 800a732:	4a06      	ldr	r2, [pc, #24]	; (800a74c <vPortFree+0xac>)
 800a734:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a736:	6938      	ldr	r0, [r7, #16]
 800a738:	f000 f86c 	bl	800a814 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800a73c:	f7ff fa40 	bl	8009bc0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a740:	bf00      	nop
 800a742:	3718      	adds	r7, #24
 800a744:	46bd      	mov	sp, r7
 800a746:	bd80      	pop	{r7, pc}
 800a748:	200033e0 	.word	0x200033e0
 800a74c:	200033d8 	.word	0x200033d8

0800a750 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a750:	b480      	push	{r7}
 800a752:	b085      	sub	sp, #20
 800a754:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a756:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 800a75a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a75c:	4b27      	ldr	r3, [pc, #156]	; (800a7fc <prvHeapInit+0xac>)
 800a75e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	f003 0307 	and.w	r3, r3, #7
 800a766:	2b00      	cmp	r3, #0
 800a768:	d00c      	beq.n	800a784 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	3307      	adds	r3, #7
 800a76e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	f023 0307 	bic.w	r3, r3, #7
 800a776:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a778:	68ba      	ldr	r2, [r7, #8]
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	1ad3      	subs	r3, r2, r3
 800a77e:	4a1f      	ldr	r2, [pc, #124]	; (800a7fc <prvHeapInit+0xac>)
 800a780:	4413      	add	r3, r2
 800a782:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a788:	4a1d      	ldr	r2, [pc, #116]	; (800a800 <prvHeapInit+0xb0>)
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a78e:	4b1c      	ldr	r3, [pc, #112]	; (800a800 <prvHeapInit+0xb0>)
 800a790:	2200      	movs	r2, #0
 800a792:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	68ba      	ldr	r2, [r7, #8]
 800a798:	4413      	add	r3, r2
 800a79a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a79c:	2208      	movs	r2, #8
 800a79e:	68fb      	ldr	r3, [r7, #12]
 800a7a0:	1a9b      	subs	r3, r3, r2
 800a7a2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	f023 0307 	bic.w	r3, r3, #7
 800a7aa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	4a15      	ldr	r2, [pc, #84]	; (800a804 <prvHeapInit+0xb4>)
 800a7b0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a7b2:	4b14      	ldr	r3, [pc, #80]	; (800a804 <prvHeapInit+0xb4>)
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	2200      	movs	r2, #0
 800a7b8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a7ba:	4b12      	ldr	r3, [pc, #72]	; (800a804 <prvHeapInit+0xb4>)
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	2200      	movs	r2, #0
 800a7c0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a7c6:	683b      	ldr	r3, [r7, #0]
 800a7c8:	68fa      	ldr	r2, [r7, #12]
 800a7ca:	1ad2      	subs	r2, r2, r3
 800a7cc:	683b      	ldr	r3, [r7, #0]
 800a7ce:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a7d0:	4b0c      	ldr	r3, [pc, #48]	; (800a804 <prvHeapInit+0xb4>)
 800a7d2:	681a      	ldr	r2, [r3, #0]
 800a7d4:	683b      	ldr	r3, [r7, #0]
 800a7d6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a7d8:	683b      	ldr	r3, [r7, #0]
 800a7da:	685b      	ldr	r3, [r3, #4]
 800a7dc:	4a0a      	ldr	r2, [pc, #40]	; (800a808 <prvHeapInit+0xb8>)
 800a7de:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a7e0:	683b      	ldr	r3, [r7, #0]
 800a7e2:	685b      	ldr	r3, [r3, #4]
 800a7e4:	4a09      	ldr	r2, [pc, #36]	; (800a80c <prvHeapInit+0xbc>)
 800a7e6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a7e8:	4b09      	ldr	r3, [pc, #36]	; (800a810 <prvHeapInit+0xc0>)
 800a7ea:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800a7ee:	601a      	str	r2, [r3, #0]
}
 800a7f0:	bf00      	nop
 800a7f2:	3714      	adds	r7, #20
 800a7f4:	46bd      	mov	sp, r7
 800a7f6:	bc80      	pop	{r7}
 800a7f8:	4770      	bx	lr
 800a7fa:	bf00      	nop
 800a7fc:	200004ec 	.word	0x200004ec
 800a800:	200033cc 	.word	0x200033cc
 800a804:	200033d4 	.word	0x200033d4
 800a808:	200033dc 	.word	0x200033dc
 800a80c:	200033d8 	.word	0x200033d8
 800a810:	200033e0 	.word	0x200033e0

0800a814 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a814:	b480      	push	{r7}
 800a816:	b085      	sub	sp, #20
 800a818:	af00      	add	r7, sp, #0
 800a81a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a81c:	4b27      	ldr	r3, [pc, #156]	; (800a8bc <prvInsertBlockIntoFreeList+0xa8>)
 800a81e:	60fb      	str	r3, [r7, #12]
 800a820:	e002      	b.n	800a828 <prvInsertBlockIntoFreeList+0x14>
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	60fb      	str	r3, [r7, #12]
 800a828:	68fb      	ldr	r3, [r7, #12]
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	687a      	ldr	r2, [r7, #4]
 800a82e:	429a      	cmp	r2, r3
 800a830:	d8f7      	bhi.n	800a822 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	685b      	ldr	r3, [r3, #4]
 800a83a:	68ba      	ldr	r2, [r7, #8]
 800a83c:	4413      	add	r3, r2
 800a83e:	687a      	ldr	r2, [r7, #4]
 800a840:	429a      	cmp	r2, r3
 800a842:	d108      	bne.n	800a856 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	685a      	ldr	r2, [r3, #4]
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	685b      	ldr	r3, [r3, #4]
 800a84c:	441a      	add	r2, r3
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	685b      	ldr	r3, [r3, #4]
 800a85e:	68ba      	ldr	r2, [r7, #8]
 800a860:	441a      	add	r2, r3
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	429a      	cmp	r2, r3
 800a868:	d118      	bne.n	800a89c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a86a:	68fb      	ldr	r3, [r7, #12]
 800a86c:	681a      	ldr	r2, [r3, #0]
 800a86e:	4b14      	ldr	r3, [pc, #80]	; (800a8c0 <prvInsertBlockIntoFreeList+0xac>)
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	429a      	cmp	r2, r3
 800a874:	d00d      	beq.n	800a892 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	685a      	ldr	r2, [r3, #4]
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	685b      	ldr	r3, [r3, #4]
 800a880:	441a      	add	r2, r3
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	681a      	ldr	r2, [r3, #0]
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	601a      	str	r2, [r3, #0]
 800a890:	e008      	b.n	800a8a4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a892:	4b0b      	ldr	r3, [pc, #44]	; (800a8c0 <prvInsertBlockIntoFreeList+0xac>)
 800a894:	681a      	ldr	r2, [r3, #0]
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	601a      	str	r2, [r3, #0]
 800a89a:	e003      	b.n	800a8a4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	681a      	ldr	r2, [r3, #0]
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a8a4:	68fa      	ldr	r2, [r7, #12]
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	429a      	cmp	r2, r3
 800a8aa:	d002      	beq.n	800a8b2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a8ac:	68fb      	ldr	r3, [r7, #12]
 800a8ae:	687a      	ldr	r2, [r7, #4]
 800a8b0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a8b2:	bf00      	nop
 800a8b4:	3714      	adds	r7, #20
 800a8b6:	46bd      	mov	sp, r7
 800a8b8:	bc80      	pop	{r7}
 800a8ba:	4770      	bx	lr
 800a8bc:	200033cc 	.word	0x200033cc
 800a8c0:	200033d4 	.word	0x200033d4

0800a8c4 <__errno>:
 800a8c4:	4b01      	ldr	r3, [pc, #4]	; (800a8cc <__errno+0x8>)
 800a8c6:	6818      	ldr	r0, [r3, #0]
 800a8c8:	4770      	bx	lr
 800a8ca:	bf00      	nop
 800a8cc:	20000040 	.word	0x20000040

0800a8d0 <__libc_init_array>:
 800a8d0:	b570      	push	{r4, r5, r6, lr}
 800a8d2:	2500      	movs	r5, #0
 800a8d4:	4e0c      	ldr	r6, [pc, #48]	; (800a908 <__libc_init_array+0x38>)
 800a8d6:	4c0d      	ldr	r4, [pc, #52]	; (800a90c <__libc_init_array+0x3c>)
 800a8d8:	1ba4      	subs	r4, r4, r6
 800a8da:	10a4      	asrs	r4, r4, #2
 800a8dc:	42a5      	cmp	r5, r4
 800a8de:	d109      	bne.n	800a8f4 <__libc_init_array+0x24>
 800a8e0:	f003 ffa8 	bl	800e834 <_init>
 800a8e4:	2500      	movs	r5, #0
 800a8e6:	4e0a      	ldr	r6, [pc, #40]	; (800a910 <__libc_init_array+0x40>)
 800a8e8:	4c0a      	ldr	r4, [pc, #40]	; (800a914 <__libc_init_array+0x44>)
 800a8ea:	1ba4      	subs	r4, r4, r6
 800a8ec:	10a4      	asrs	r4, r4, #2
 800a8ee:	42a5      	cmp	r5, r4
 800a8f0:	d105      	bne.n	800a8fe <__libc_init_array+0x2e>
 800a8f2:	bd70      	pop	{r4, r5, r6, pc}
 800a8f4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a8f8:	4798      	blx	r3
 800a8fa:	3501      	adds	r5, #1
 800a8fc:	e7ee      	b.n	800a8dc <__libc_init_array+0xc>
 800a8fe:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a902:	4798      	blx	r3
 800a904:	3501      	adds	r5, #1
 800a906:	e7f2      	b.n	800a8ee <__libc_init_array+0x1e>
 800a908:	0800ef50 	.word	0x0800ef50
 800a90c:	0800ef50 	.word	0x0800ef50
 800a910:	0800ef50 	.word	0x0800ef50
 800a914:	0800ef54 	.word	0x0800ef54

0800a918 <memset>:
 800a918:	4603      	mov	r3, r0
 800a91a:	4402      	add	r2, r0
 800a91c:	4293      	cmp	r3, r2
 800a91e:	d100      	bne.n	800a922 <memset+0xa>
 800a920:	4770      	bx	lr
 800a922:	f803 1b01 	strb.w	r1, [r3], #1
 800a926:	e7f9      	b.n	800a91c <memset+0x4>

0800a928 <cos>:
 800a928:	b530      	push	{r4, r5, lr}
 800a92a:	4a18      	ldr	r2, [pc, #96]	; (800a98c <cos+0x64>)
 800a92c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a930:	4293      	cmp	r3, r2
 800a932:	b087      	sub	sp, #28
 800a934:	dc04      	bgt.n	800a940 <cos+0x18>
 800a936:	2200      	movs	r2, #0
 800a938:	2300      	movs	r3, #0
 800a93a:	f002 fa05 	bl	800cd48 <__kernel_cos>
 800a93e:	e006      	b.n	800a94e <cos+0x26>
 800a940:	4a13      	ldr	r2, [pc, #76]	; (800a990 <cos+0x68>)
 800a942:	4293      	cmp	r3, r2
 800a944:	dd05      	ble.n	800a952 <cos+0x2a>
 800a946:	4602      	mov	r2, r0
 800a948:	460b      	mov	r3, r1
 800a94a:	f7f5 fc05 	bl	8000158 <__aeabi_dsub>
 800a94e:	b007      	add	sp, #28
 800a950:	bd30      	pop	{r4, r5, pc}
 800a952:	aa02      	add	r2, sp, #8
 800a954:	f001 f9d4 	bl	800bd00 <__ieee754_rem_pio2>
 800a958:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a95c:	f000 0403 	and.w	r4, r0, #3
 800a960:	2c01      	cmp	r4, #1
 800a962:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a966:	d008      	beq.n	800a97a <cos+0x52>
 800a968:	2c02      	cmp	r4, #2
 800a96a:	d00c      	beq.n	800a986 <cos+0x5e>
 800a96c:	2c00      	cmp	r4, #0
 800a96e:	d0e4      	beq.n	800a93a <cos+0x12>
 800a970:	2401      	movs	r4, #1
 800a972:	9400      	str	r4, [sp, #0]
 800a974:	f002 fdf0 	bl	800d558 <__kernel_sin>
 800a978:	e7e9      	b.n	800a94e <cos+0x26>
 800a97a:	9400      	str	r4, [sp, #0]
 800a97c:	f002 fdec 	bl	800d558 <__kernel_sin>
 800a980:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800a984:	e7e3      	b.n	800a94e <cos+0x26>
 800a986:	f002 f9df 	bl	800cd48 <__kernel_cos>
 800a98a:	e7f9      	b.n	800a980 <cos+0x58>
 800a98c:	3fe921fb 	.word	0x3fe921fb
 800a990:	7fefffff 	.word	0x7fefffff

0800a994 <cosf>:
 800a994:	b507      	push	{r0, r1, r2, lr}
 800a996:	4a18      	ldr	r2, [pc, #96]	; (800a9f8 <cosf+0x64>)
 800a998:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 800a99c:	4293      	cmp	r3, r2
 800a99e:	4601      	mov	r1, r0
 800a9a0:	dc03      	bgt.n	800a9aa <cosf+0x16>
 800a9a2:	2100      	movs	r1, #0
 800a9a4:	f002 fe8e 	bl	800d6c4 <__kernel_cosf>
 800a9a8:	e004      	b.n	800a9b4 <cosf+0x20>
 800a9aa:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800a9ae:	db04      	blt.n	800a9ba <cosf+0x26>
 800a9b0:	f7f6 f8b6 	bl	8000b20 <__aeabi_fsub>
 800a9b4:	b003      	add	sp, #12
 800a9b6:	f85d fb04 	ldr.w	pc, [sp], #4
 800a9ba:	4669      	mov	r1, sp
 800a9bc:	f002 f818 	bl	800c9f0 <__ieee754_rem_pio2f>
 800a9c0:	f000 0203 	and.w	r2, r0, #3
 800a9c4:	2a01      	cmp	r2, #1
 800a9c6:	d005      	beq.n	800a9d4 <cosf+0x40>
 800a9c8:	2a02      	cmp	r2, #2
 800a9ca:	d00a      	beq.n	800a9e2 <cosf+0x4e>
 800a9cc:	b972      	cbnz	r2, 800a9ec <cosf+0x58>
 800a9ce:	9901      	ldr	r1, [sp, #4]
 800a9d0:	9800      	ldr	r0, [sp, #0]
 800a9d2:	e7e7      	b.n	800a9a4 <cosf+0x10>
 800a9d4:	9901      	ldr	r1, [sp, #4]
 800a9d6:	9800      	ldr	r0, [sp, #0]
 800a9d8:	f003 f992 	bl	800dd00 <__kernel_sinf>
 800a9dc:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800a9e0:	e7e8      	b.n	800a9b4 <cosf+0x20>
 800a9e2:	9901      	ldr	r1, [sp, #4]
 800a9e4:	9800      	ldr	r0, [sp, #0]
 800a9e6:	f002 fe6d 	bl	800d6c4 <__kernel_cosf>
 800a9ea:	e7f7      	b.n	800a9dc <cosf+0x48>
 800a9ec:	2201      	movs	r2, #1
 800a9ee:	9901      	ldr	r1, [sp, #4]
 800a9f0:	9800      	ldr	r0, [sp, #0]
 800a9f2:	f003 f985 	bl	800dd00 <__kernel_sinf>
 800a9f6:	e7dd      	b.n	800a9b4 <cosf+0x20>
 800a9f8:	3f490fd8 	.word	0x3f490fd8

0800a9fc <sinf>:
 800a9fc:	b507      	push	{r0, r1, r2, lr}
 800a9fe:	4a19      	ldr	r2, [pc, #100]	; (800aa64 <sinf+0x68>)
 800aa00:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 800aa04:	4293      	cmp	r3, r2
 800aa06:	4601      	mov	r1, r0
 800aa08:	dc04      	bgt.n	800aa14 <sinf+0x18>
 800aa0a:	2200      	movs	r2, #0
 800aa0c:	2100      	movs	r1, #0
 800aa0e:	f003 f977 	bl	800dd00 <__kernel_sinf>
 800aa12:	e004      	b.n	800aa1e <sinf+0x22>
 800aa14:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800aa18:	db04      	blt.n	800aa24 <sinf+0x28>
 800aa1a:	f7f6 f881 	bl	8000b20 <__aeabi_fsub>
 800aa1e:	b003      	add	sp, #12
 800aa20:	f85d fb04 	ldr.w	pc, [sp], #4
 800aa24:	4669      	mov	r1, sp
 800aa26:	f001 ffe3 	bl	800c9f0 <__ieee754_rem_pio2f>
 800aa2a:	f000 0003 	and.w	r0, r0, #3
 800aa2e:	2801      	cmp	r0, #1
 800aa30:	d006      	beq.n	800aa40 <sinf+0x44>
 800aa32:	2802      	cmp	r0, #2
 800aa34:	d009      	beq.n	800aa4a <sinf+0x4e>
 800aa36:	b980      	cbnz	r0, 800aa5a <sinf+0x5e>
 800aa38:	2201      	movs	r2, #1
 800aa3a:	9901      	ldr	r1, [sp, #4]
 800aa3c:	9800      	ldr	r0, [sp, #0]
 800aa3e:	e7e6      	b.n	800aa0e <sinf+0x12>
 800aa40:	9901      	ldr	r1, [sp, #4]
 800aa42:	9800      	ldr	r0, [sp, #0]
 800aa44:	f002 fe3e 	bl	800d6c4 <__kernel_cosf>
 800aa48:	e7e9      	b.n	800aa1e <sinf+0x22>
 800aa4a:	2201      	movs	r2, #1
 800aa4c:	9901      	ldr	r1, [sp, #4]
 800aa4e:	9800      	ldr	r0, [sp, #0]
 800aa50:	f003 f956 	bl	800dd00 <__kernel_sinf>
 800aa54:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800aa58:	e7e1      	b.n	800aa1e <sinf+0x22>
 800aa5a:	9901      	ldr	r1, [sp, #4]
 800aa5c:	9800      	ldr	r0, [sp, #0]
 800aa5e:	f002 fe31 	bl	800d6c4 <__kernel_cosf>
 800aa62:	e7f7      	b.n	800aa54 <sinf+0x58>
 800aa64:	3f490fd8 	.word	0x3f490fd8

0800aa68 <atan2>:
 800aa68:	f000 bb5e 	b.w	800b128 <__ieee754_atan2>

0800aa6c <pow>:
 800aa6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa70:	b08f      	sub	sp, #60	; 0x3c
 800aa72:	461d      	mov	r5, r3
 800aa74:	4680      	mov	r8, r0
 800aa76:	4689      	mov	r9, r1
 800aa78:	4614      	mov	r4, r2
 800aa7a:	f000 fc35 	bl	800b2e8 <__ieee754_pow>
 800aa7e:	4fa1      	ldr	r7, [pc, #644]	; (800ad04 <pow+0x298>)
 800aa80:	e9cd 0100 	strd	r0, r1, [sp]
 800aa84:	f997 3000 	ldrsb.w	r3, [r7]
 800aa88:	463e      	mov	r6, r7
 800aa8a:	9302      	str	r3, [sp, #8]
 800aa8c:	3301      	adds	r3, #1
 800aa8e:	d05f      	beq.n	800ab50 <pow+0xe4>
 800aa90:	4622      	mov	r2, r4
 800aa92:	462b      	mov	r3, r5
 800aa94:	4620      	mov	r0, r4
 800aa96:	4629      	mov	r1, r5
 800aa98:	f7f5 ffb0 	bl	80009fc <__aeabi_dcmpun>
 800aa9c:	4682      	mov	sl, r0
 800aa9e:	2800      	cmp	r0, #0
 800aaa0:	d156      	bne.n	800ab50 <pow+0xe4>
 800aaa2:	4642      	mov	r2, r8
 800aaa4:	464b      	mov	r3, r9
 800aaa6:	4640      	mov	r0, r8
 800aaa8:	4649      	mov	r1, r9
 800aaaa:	f7f5 ffa7 	bl	80009fc <__aeabi_dcmpun>
 800aaae:	9003      	str	r0, [sp, #12]
 800aab0:	b1e8      	cbz	r0, 800aaee <pow+0x82>
 800aab2:	2200      	movs	r2, #0
 800aab4:	2300      	movs	r3, #0
 800aab6:	4620      	mov	r0, r4
 800aab8:	4629      	mov	r1, r5
 800aaba:	f7f5 ff6d 	bl	8000998 <__aeabi_dcmpeq>
 800aabe:	2800      	cmp	r0, #0
 800aac0:	d046      	beq.n	800ab50 <pow+0xe4>
 800aac2:	2301      	movs	r3, #1
 800aac4:	2200      	movs	r2, #0
 800aac6:	9304      	str	r3, [sp, #16]
 800aac8:	4b8f      	ldr	r3, [pc, #572]	; (800ad08 <pow+0x29c>)
 800aaca:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800aace:	9305      	str	r3, [sp, #20]
 800aad0:	4b8e      	ldr	r3, [pc, #568]	; (800ad0c <pow+0x2a0>)
 800aad2:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800aad6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800aada:	9b02      	ldr	r3, [sp, #8]
 800aadc:	e9cd 4508 	strd	r4, r5, [sp, #32]
 800aae0:	2b02      	cmp	r3, #2
 800aae2:	d031      	beq.n	800ab48 <pow+0xdc>
 800aae4:	a804      	add	r0, sp, #16
 800aae6:	f003 fb9b 	bl	800e220 <matherr>
 800aaea:	bb38      	cbnz	r0, 800ab3c <pow+0xd0>
 800aaec:	e058      	b.n	800aba0 <pow+0x134>
 800aaee:	f04f 0a00 	mov.w	sl, #0
 800aaf2:	f04f 0b00 	mov.w	fp, #0
 800aaf6:	4652      	mov	r2, sl
 800aaf8:	465b      	mov	r3, fp
 800aafa:	4640      	mov	r0, r8
 800aafc:	4649      	mov	r1, r9
 800aafe:	f7f5 ff4b 	bl	8000998 <__aeabi_dcmpeq>
 800ab02:	2800      	cmp	r0, #0
 800ab04:	d051      	beq.n	800abaa <pow+0x13e>
 800ab06:	4652      	mov	r2, sl
 800ab08:	465b      	mov	r3, fp
 800ab0a:	4620      	mov	r0, r4
 800ab0c:	4629      	mov	r1, r5
 800ab0e:	f7f5 ff43 	bl	8000998 <__aeabi_dcmpeq>
 800ab12:	4606      	mov	r6, r0
 800ab14:	b308      	cbz	r0, 800ab5a <pow+0xee>
 800ab16:	2301      	movs	r3, #1
 800ab18:	9304      	str	r3, [sp, #16]
 800ab1a:	4b7b      	ldr	r3, [pc, #492]	; (800ad08 <pow+0x29c>)
 800ab1c:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800ab20:	9305      	str	r3, [sp, #20]
 800ab22:	9b03      	ldr	r3, [sp, #12]
 800ab24:	e9cd 4508 	strd	r4, r5, [sp, #32]
 800ab28:	930c      	str	r3, [sp, #48]	; 0x30
 800ab2a:	9b02      	ldr	r3, [sp, #8]
 800ab2c:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d0d7      	beq.n	800aae4 <pow+0x78>
 800ab34:	2200      	movs	r2, #0
 800ab36:	4b75      	ldr	r3, [pc, #468]	; (800ad0c <pow+0x2a0>)
 800ab38:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800ab3c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ab3e:	b11b      	cbz	r3, 800ab48 <pow+0xdc>
 800ab40:	f7ff fec0 	bl	800a8c4 <__errno>
 800ab44:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ab46:	6003      	str	r3, [r0, #0]
 800ab48:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	; 0x28
 800ab4c:	e9cd 3400 	strd	r3, r4, [sp]
 800ab50:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ab54:	b00f      	add	sp, #60	; 0x3c
 800ab56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab5a:	4620      	mov	r0, r4
 800ab5c:	4629      	mov	r1, r5
 800ab5e:	f003 fad5 	bl	800e10c <finite>
 800ab62:	2800      	cmp	r0, #0
 800ab64:	d0f4      	beq.n	800ab50 <pow+0xe4>
 800ab66:	4652      	mov	r2, sl
 800ab68:	465b      	mov	r3, fp
 800ab6a:	4620      	mov	r0, r4
 800ab6c:	4629      	mov	r1, r5
 800ab6e:	f7f5 ff1d 	bl	80009ac <__aeabi_dcmplt>
 800ab72:	2800      	cmp	r0, #0
 800ab74:	d0ec      	beq.n	800ab50 <pow+0xe4>
 800ab76:	2301      	movs	r3, #1
 800ab78:	9304      	str	r3, [sp, #16]
 800ab7a:	4b63      	ldr	r3, [pc, #396]	; (800ad08 <pow+0x29c>)
 800ab7c:	960c      	str	r6, [sp, #48]	; 0x30
 800ab7e:	9305      	str	r3, [sp, #20]
 800ab80:	f997 3000 	ldrsb.w	r3, [r7]
 800ab84:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800ab88:	e9cd 4508 	strd	r4, r5, [sp, #32]
 800ab8c:	b913      	cbnz	r3, 800ab94 <pow+0x128>
 800ab8e:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800ab92:	e7a7      	b.n	800aae4 <pow+0x78>
 800ab94:	2000      	movs	r0, #0
 800ab96:	495e      	ldr	r1, [pc, #376]	; (800ad10 <pow+0x2a4>)
 800ab98:	2b02      	cmp	r3, #2
 800ab9a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800ab9e:	d1a1      	bne.n	800aae4 <pow+0x78>
 800aba0:	f7ff fe90 	bl	800a8c4 <__errno>
 800aba4:	2321      	movs	r3, #33	; 0x21
 800aba6:	6003      	str	r3, [r0, #0]
 800aba8:	e7c8      	b.n	800ab3c <pow+0xd0>
 800abaa:	e9dd 0100 	ldrd	r0, r1, [sp]
 800abae:	f003 faad 	bl	800e10c <finite>
 800abb2:	9002      	str	r0, [sp, #8]
 800abb4:	2800      	cmp	r0, #0
 800abb6:	d177      	bne.n	800aca8 <pow+0x23c>
 800abb8:	4640      	mov	r0, r8
 800abba:	4649      	mov	r1, r9
 800abbc:	f003 faa6 	bl	800e10c <finite>
 800abc0:	2800      	cmp	r0, #0
 800abc2:	d071      	beq.n	800aca8 <pow+0x23c>
 800abc4:	4620      	mov	r0, r4
 800abc6:	4629      	mov	r1, r5
 800abc8:	f003 faa0 	bl	800e10c <finite>
 800abcc:	2800      	cmp	r0, #0
 800abce:	d06b      	beq.n	800aca8 <pow+0x23c>
 800abd0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800abd4:	4619      	mov	r1, r3
 800abd6:	4610      	mov	r0, r2
 800abd8:	f7f5 ff10 	bl	80009fc <__aeabi_dcmpun>
 800abdc:	f997 7000 	ldrsb.w	r7, [r7]
 800abe0:	4b49      	ldr	r3, [pc, #292]	; (800ad08 <pow+0x29c>)
 800abe2:	b1a0      	cbz	r0, 800ac0e <pow+0x1a2>
 800abe4:	2201      	movs	r2, #1
 800abe6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800abea:	9b02      	ldr	r3, [sp, #8]
 800abec:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800abf0:	930c      	str	r3, [sp, #48]	; 0x30
 800abf2:	e9cd 4508 	strd	r4, r5, [sp, #32]
 800abf6:	2f00      	cmp	r7, #0
 800abf8:	d0c9      	beq.n	800ab8e <pow+0x122>
 800abfa:	4652      	mov	r2, sl
 800abfc:	465b      	mov	r3, fp
 800abfe:	4650      	mov	r0, sl
 800ac00:	4659      	mov	r1, fp
 800ac02:	f7f5 fd8b 	bl	800071c <__aeabi_ddiv>
 800ac06:	2f02      	cmp	r7, #2
 800ac08:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800ac0c:	e7c7      	b.n	800ab9e <pow+0x132>
 800ac0e:	2203      	movs	r2, #3
 800ac10:	900c      	str	r0, [sp, #48]	; 0x30
 800ac12:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ac16:	4620      	mov	r0, r4
 800ac18:	4629      	mov	r1, r5
 800ac1a:	2200      	movs	r2, #0
 800ac1c:	4b3d      	ldr	r3, [pc, #244]	; (800ad14 <pow+0x2a8>)
 800ac1e:	e9cd 4508 	strd	r4, r5, [sp, #32]
 800ac22:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800ac26:	f7f5 fc4f 	bl	80004c8 <__aeabi_dmul>
 800ac2a:	4604      	mov	r4, r0
 800ac2c:	460d      	mov	r5, r1
 800ac2e:	bb17      	cbnz	r7, 800ac76 <pow+0x20a>
 800ac30:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800ac34:	4b38      	ldr	r3, [pc, #224]	; (800ad18 <pow+0x2ac>)
 800ac36:	4640      	mov	r0, r8
 800ac38:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800ac3c:	4649      	mov	r1, r9
 800ac3e:	4652      	mov	r2, sl
 800ac40:	465b      	mov	r3, fp
 800ac42:	f7f5 feb3 	bl	80009ac <__aeabi_dcmplt>
 800ac46:	2800      	cmp	r0, #0
 800ac48:	d054      	beq.n	800acf4 <pow+0x288>
 800ac4a:	4620      	mov	r0, r4
 800ac4c:	4629      	mov	r1, r5
 800ac4e:	f003 faef 	bl	800e230 <rint>
 800ac52:	4622      	mov	r2, r4
 800ac54:	462b      	mov	r3, r5
 800ac56:	f7f5 fe9f 	bl	8000998 <__aeabi_dcmpeq>
 800ac5a:	b920      	cbnz	r0, 800ac66 <pow+0x1fa>
 800ac5c:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800ac60:	4b2e      	ldr	r3, [pc, #184]	; (800ad1c <pow+0x2b0>)
 800ac62:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800ac66:	f996 3000 	ldrsb.w	r3, [r6]
 800ac6a:	2b02      	cmp	r3, #2
 800ac6c:	d142      	bne.n	800acf4 <pow+0x288>
 800ac6e:	f7ff fe29 	bl	800a8c4 <__errno>
 800ac72:	2322      	movs	r3, #34	; 0x22
 800ac74:	e797      	b.n	800aba6 <pow+0x13a>
 800ac76:	2200      	movs	r2, #0
 800ac78:	4b29      	ldr	r3, [pc, #164]	; (800ad20 <pow+0x2b4>)
 800ac7a:	4640      	mov	r0, r8
 800ac7c:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800ac80:	4649      	mov	r1, r9
 800ac82:	4652      	mov	r2, sl
 800ac84:	465b      	mov	r3, fp
 800ac86:	f7f5 fe91 	bl	80009ac <__aeabi_dcmplt>
 800ac8a:	2800      	cmp	r0, #0
 800ac8c:	d0eb      	beq.n	800ac66 <pow+0x1fa>
 800ac8e:	4620      	mov	r0, r4
 800ac90:	4629      	mov	r1, r5
 800ac92:	f003 facd 	bl	800e230 <rint>
 800ac96:	4622      	mov	r2, r4
 800ac98:	462b      	mov	r3, r5
 800ac9a:	f7f5 fe7d 	bl	8000998 <__aeabi_dcmpeq>
 800ac9e:	2800      	cmp	r0, #0
 800aca0:	d1e1      	bne.n	800ac66 <pow+0x1fa>
 800aca2:	2200      	movs	r2, #0
 800aca4:	4b1a      	ldr	r3, [pc, #104]	; (800ad10 <pow+0x2a4>)
 800aca6:	e7dc      	b.n	800ac62 <pow+0x1f6>
 800aca8:	2200      	movs	r2, #0
 800acaa:	e9dd 0100 	ldrd	r0, r1, [sp]
 800acae:	2300      	movs	r3, #0
 800acb0:	f7f5 fe72 	bl	8000998 <__aeabi_dcmpeq>
 800acb4:	2800      	cmp	r0, #0
 800acb6:	f43f af4b 	beq.w	800ab50 <pow+0xe4>
 800acba:	4640      	mov	r0, r8
 800acbc:	4649      	mov	r1, r9
 800acbe:	f003 fa25 	bl	800e10c <finite>
 800acc2:	2800      	cmp	r0, #0
 800acc4:	f43f af44 	beq.w	800ab50 <pow+0xe4>
 800acc8:	4620      	mov	r0, r4
 800acca:	4629      	mov	r1, r5
 800accc:	f003 fa1e 	bl	800e10c <finite>
 800acd0:	2800      	cmp	r0, #0
 800acd2:	f43f af3d 	beq.w	800ab50 <pow+0xe4>
 800acd6:	2304      	movs	r3, #4
 800acd8:	9304      	str	r3, [sp, #16]
 800acda:	4b0b      	ldr	r3, [pc, #44]	; (800ad08 <pow+0x29c>)
 800acdc:	e9cd 4508 	strd	r4, r5, [sp, #32]
 800ace0:	9305      	str	r3, [sp, #20]
 800ace2:	2300      	movs	r3, #0
 800ace4:	2400      	movs	r4, #0
 800ace6:	930c      	str	r3, [sp, #48]	; 0x30
 800ace8:	2300      	movs	r3, #0
 800acea:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800acee:	e9cd 340a 	strd	r3, r4, [sp, #40]	; 0x28
 800acf2:	e7b8      	b.n	800ac66 <pow+0x1fa>
 800acf4:	a804      	add	r0, sp, #16
 800acf6:	f003 fa93 	bl	800e220 <matherr>
 800acfa:	2800      	cmp	r0, #0
 800acfc:	f47f af1e 	bne.w	800ab3c <pow+0xd0>
 800ad00:	e7b5      	b.n	800ac6e <pow+0x202>
 800ad02:	bf00      	nop
 800ad04:	200000a4 	.word	0x200000a4
 800ad08:	0800e8d4 	.word	0x0800e8d4
 800ad0c:	3ff00000 	.word	0x3ff00000
 800ad10:	fff00000 	.word	0xfff00000
 800ad14:	3fe00000 	.word	0x3fe00000
 800ad18:	47efffff 	.word	0x47efffff
 800ad1c:	c7efffff 	.word	0xc7efffff
 800ad20:	7ff00000 	.word	0x7ff00000

0800ad24 <sqrt>:
 800ad24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad28:	b08b      	sub	sp, #44	; 0x2c
 800ad2a:	4604      	mov	r4, r0
 800ad2c:	460d      	mov	r5, r1
 800ad2e:	f001 f9d7 	bl	800c0e0 <__ieee754_sqrt>
 800ad32:	4b24      	ldr	r3, [pc, #144]	; (800adc4 <sqrt+0xa0>)
 800ad34:	4680      	mov	r8, r0
 800ad36:	f993 a000 	ldrsb.w	sl, [r3]
 800ad3a:	4689      	mov	r9, r1
 800ad3c:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 800ad40:	d02b      	beq.n	800ad9a <sqrt+0x76>
 800ad42:	4622      	mov	r2, r4
 800ad44:	462b      	mov	r3, r5
 800ad46:	4620      	mov	r0, r4
 800ad48:	4629      	mov	r1, r5
 800ad4a:	f7f5 fe57 	bl	80009fc <__aeabi_dcmpun>
 800ad4e:	4683      	mov	fp, r0
 800ad50:	bb18      	cbnz	r0, 800ad9a <sqrt+0x76>
 800ad52:	2600      	movs	r6, #0
 800ad54:	2700      	movs	r7, #0
 800ad56:	4632      	mov	r2, r6
 800ad58:	463b      	mov	r3, r7
 800ad5a:	4620      	mov	r0, r4
 800ad5c:	4629      	mov	r1, r5
 800ad5e:	f7f5 fe25 	bl	80009ac <__aeabi_dcmplt>
 800ad62:	b1d0      	cbz	r0, 800ad9a <sqrt+0x76>
 800ad64:	2301      	movs	r3, #1
 800ad66:	9300      	str	r3, [sp, #0]
 800ad68:	4b17      	ldr	r3, [pc, #92]	; (800adc8 <sqrt+0xa4>)
 800ad6a:	f8cd b020 	str.w	fp, [sp, #32]
 800ad6e:	9301      	str	r3, [sp, #4]
 800ad70:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800ad74:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800ad78:	f1ba 0f00 	cmp.w	sl, #0
 800ad7c:	d112      	bne.n	800ada4 <sqrt+0x80>
 800ad7e:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800ad82:	4668      	mov	r0, sp
 800ad84:	f003 fa4c 	bl	800e220 <matherr>
 800ad88:	b1b8      	cbz	r0, 800adba <sqrt+0x96>
 800ad8a:	9b08      	ldr	r3, [sp, #32]
 800ad8c:	b11b      	cbz	r3, 800ad96 <sqrt+0x72>
 800ad8e:	f7ff fd99 	bl	800a8c4 <__errno>
 800ad92:	9b08      	ldr	r3, [sp, #32]
 800ad94:	6003      	str	r3, [r0, #0]
 800ad96:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 800ad9a:	4640      	mov	r0, r8
 800ad9c:	4649      	mov	r1, r9
 800ad9e:	b00b      	add	sp, #44	; 0x2c
 800ada0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ada4:	4632      	mov	r2, r6
 800ada6:	463b      	mov	r3, r7
 800ada8:	4630      	mov	r0, r6
 800adaa:	4639      	mov	r1, r7
 800adac:	f7f5 fcb6 	bl	800071c <__aeabi_ddiv>
 800adb0:	f1ba 0f02 	cmp.w	sl, #2
 800adb4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800adb8:	d1e3      	bne.n	800ad82 <sqrt+0x5e>
 800adba:	f7ff fd83 	bl	800a8c4 <__errno>
 800adbe:	2321      	movs	r3, #33	; 0x21
 800adc0:	6003      	str	r3, [r0, #0]
 800adc2:	e7e2      	b.n	800ad8a <sqrt+0x66>
 800adc4:	200000a4 	.word	0x200000a4
 800adc8:	0800e8d8 	.word	0x0800e8d8

0800adcc <atan2f>:
 800adcc:	f001 ba34 	b.w	800c238 <__ieee754_atan2f>

0800add0 <powf>:
 800add0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800add4:	b08d      	sub	sp, #52	; 0x34
 800add6:	4605      	mov	r5, r0
 800add8:	460c      	mov	r4, r1
 800adda:	f001 fabd 	bl	800c358 <__ieee754_powf>
 800adde:	f8df 82ac 	ldr.w	r8, [pc, #684]	; 800b08c <powf+0x2bc>
 800ade2:	4606      	mov	r6, r0
 800ade4:	f998 9000 	ldrsb.w	r9, [r8]
 800ade8:	4647      	mov	r7, r8
 800adea:	f1b9 3fff 	cmp.w	r9, #4294967295	; 0xffffffff
 800adee:	d060      	beq.n	800aeb2 <powf+0xe2>
 800adf0:	4621      	mov	r1, r4
 800adf2:	4620      	mov	r0, r4
 800adf4:	f7f6 f964 	bl	80010c0 <__aeabi_fcmpun>
 800adf8:	4683      	mov	fp, r0
 800adfa:	2800      	cmp	r0, #0
 800adfc:	d159      	bne.n	800aeb2 <powf+0xe2>
 800adfe:	4629      	mov	r1, r5
 800ae00:	4628      	mov	r0, r5
 800ae02:	f7f6 f95d 	bl	80010c0 <__aeabi_fcmpun>
 800ae06:	2100      	movs	r1, #0
 800ae08:	4682      	mov	sl, r0
 800ae0a:	b300      	cbz	r0, 800ae4e <powf+0x7e>
 800ae0c:	4620      	mov	r0, r4
 800ae0e:	f7f6 f925 	bl	800105c <__aeabi_fcmpeq>
 800ae12:	2800      	cmp	r0, #0
 800ae14:	d04d      	beq.n	800aeb2 <powf+0xe2>
 800ae16:	2301      	movs	r3, #1
 800ae18:	9302      	str	r3, [sp, #8]
 800ae1a:	4b96      	ldr	r3, [pc, #600]	; (800b074 <powf+0x2a4>)
 800ae1c:	4628      	mov	r0, r5
 800ae1e:	9303      	str	r3, [sp, #12]
 800ae20:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800ae24:	f7f5 faf8 	bl	8000418 <__aeabi_f2d>
 800ae28:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ae2c:	4620      	mov	r0, r4
 800ae2e:	f7f5 faf3 	bl	8000418 <__aeabi_f2d>
 800ae32:	2200      	movs	r2, #0
 800ae34:	4b90      	ldr	r3, [pc, #576]	; (800b078 <powf+0x2a8>)
 800ae36:	f1b9 0f02 	cmp.w	r9, #2
 800ae3a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ae3e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ae42:	d031      	beq.n	800aea8 <powf+0xd8>
 800ae44:	a802      	add	r0, sp, #8
 800ae46:	f003 f9eb 	bl	800e220 <matherr>
 800ae4a:	bb38      	cbnz	r0, 800ae9c <powf+0xcc>
 800ae4c:	e05d      	b.n	800af0a <powf+0x13a>
 800ae4e:	4628      	mov	r0, r5
 800ae50:	f7f6 f904 	bl	800105c <__aeabi_fcmpeq>
 800ae54:	2800      	cmp	r0, #0
 800ae56:	d05d      	beq.n	800af14 <powf+0x144>
 800ae58:	2100      	movs	r1, #0
 800ae5a:	4620      	mov	r0, r4
 800ae5c:	f7f6 f8fe 	bl	800105c <__aeabi_fcmpeq>
 800ae60:	4607      	mov	r7, r0
 800ae62:	2800      	cmp	r0, #0
 800ae64:	d029      	beq.n	800aeba <powf+0xea>
 800ae66:	2301      	movs	r3, #1
 800ae68:	9302      	str	r3, [sp, #8]
 800ae6a:	4b82      	ldr	r3, [pc, #520]	; (800b074 <powf+0x2a4>)
 800ae6c:	4628      	mov	r0, r5
 800ae6e:	9303      	str	r3, [sp, #12]
 800ae70:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 800ae74:	f7f5 fad0 	bl	8000418 <__aeabi_f2d>
 800ae78:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ae7c:	4620      	mov	r0, r4
 800ae7e:	f7f5 facb 	bl	8000418 <__aeabi_f2d>
 800ae82:	2200      	movs	r2, #0
 800ae84:	2300      	movs	r3, #0
 800ae86:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ae8a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ae8e:	f1b9 0f00 	cmp.w	r9, #0
 800ae92:	d0d7      	beq.n	800ae44 <powf+0x74>
 800ae94:	2200      	movs	r2, #0
 800ae96:	4b78      	ldr	r3, [pc, #480]	; (800b078 <powf+0x2a8>)
 800ae98:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ae9c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ae9e:	b11b      	cbz	r3, 800aea8 <powf+0xd8>
 800aea0:	f7ff fd10 	bl	800a8c4 <__errno>
 800aea4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aea6:	6003      	str	r3, [r0, #0]
 800aea8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800aeac:	f7f5 fde4 	bl	8000a78 <__aeabi_d2f>
 800aeb0:	4606      	mov	r6, r0
 800aeb2:	4630      	mov	r0, r6
 800aeb4:	b00d      	add	sp, #52	; 0x34
 800aeb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aeba:	4620      	mov	r0, r4
 800aebc:	f003 fbc1 	bl	800e642 <finitef>
 800aec0:	2800      	cmp	r0, #0
 800aec2:	d0f6      	beq.n	800aeb2 <powf+0xe2>
 800aec4:	2100      	movs	r1, #0
 800aec6:	4620      	mov	r0, r4
 800aec8:	f7f6 f8d2 	bl	8001070 <__aeabi_fcmplt>
 800aecc:	2800      	cmp	r0, #0
 800aece:	d0f0      	beq.n	800aeb2 <powf+0xe2>
 800aed0:	2301      	movs	r3, #1
 800aed2:	9302      	str	r3, [sp, #8]
 800aed4:	4b67      	ldr	r3, [pc, #412]	; (800b074 <powf+0x2a4>)
 800aed6:	4628      	mov	r0, r5
 800aed8:	9303      	str	r3, [sp, #12]
 800aeda:	970a      	str	r7, [sp, #40]	; 0x28
 800aedc:	f7f5 fa9c 	bl	8000418 <__aeabi_f2d>
 800aee0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aee4:	4620      	mov	r0, r4
 800aee6:	f7f5 fa97 	bl	8000418 <__aeabi_f2d>
 800aeea:	f998 3000 	ldrsb.w	r3, [r8]
 800aeee:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800aef2:	b923      	cbnz	r3, 800aefe <powf+0x12e>
 800aef4:	2200      	movs	r2, #0
 800aef6:	2300      	movs	r3, #0
 800aef8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800aefc:	e7a2      	b.n	800ae44 <powf+0x74>
 800aefe:	2000      	movs	r0, #0
 800af00:	495e      	ldr	r1, [pc, #376]	; (800b07c <powf+0x2ac>)
 800af02:	2b02      	cmp	r3, #2
 800af04:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800af08:	d19c      	bne.n	800ae44 <powf+0x74>
 800af0a:	f7ff fcdb 	bl	800a8c4 <__errno>
 800af0e:	2321      	movs	r3, #33	; 0x21
 800af10:	6003      	str	r3, [r0, #0]
 800af12:	e7c3      	b.n	800ae9c <powf+0xcc>
 800af14:	4630      	mov	r0, r6
 800af16:	f003 fb94 	bl	800e642 <finitef>
 800af1a:	4681      	mov	r9, r0
 800af1c:	2800      	cmp	r0, #0
 800af1e:	d17b      	bne.n	800b018 <powf+0x248>
 800af20:	4628      	mov	r0, r5
 800af22:	f003 fb8e 	bl	800e642 <finitef>
 800af26:	2800      	cmp	r0, #0
 800af28:	d076      	beq.n	800b018 <powf+0x248>
 800af2a:	4620      	mov	r0, r4
 800af2c:	f003 fb89 	bl	800e642 <finitef>
 800af30:	2800      	cmp	r0, #0
 800af32:	d071      	beq.n	800b018 <powf+0x248>
 800af34:	4628      	mov	r0, r5
 800af36:	f7f5 fa6f 	bl	8000418 <__aeabi_f2d>
 800af3a:	4682      	mov	sl, r0
 800af3c:	4620      	mov	r0, r4
 800af3e:	468b      	mov	fp, r1
 800af40:	f7f5 fa6a 	bl	8000418 <__aeabi_f2d>
 800af44:	4602      	mov	r2, r0
 800af46:	460b      	mov	r3, r1
 800af48:	4630      	mov	r0, r6
 800af4a:	4631      	mov	r1, r6
 800af4c:	e9cd 2300 	strd	r2, r3, [sp]
 800af50:	f7f6 f8b6 	bl	80010c0 <__aeabi_fcmpun>
 800af54:	e9dd 2300 	ldrd	r2, r3, [sp]
 800af58:	f998 8000 	ldrsb.w	r8, [r8]
 800af5c:	4945      	ldr	r1, [pc, #276]	; (800b074 <powf+0x2a4>)
 800af5e:	b1b0      	cbz	r0, 800af8e <powf+0x1be>
 800af60:	2001      	movs	r0, #1
 800af62:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
 800af66:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800af6a:	e9cd ab04 	strd	sl, fp, [sp, #16]
 800af6e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800af72:	f1b8 0f00 	cmp.w	r8, #0
 800af76:	d0bd      	beq.n	800aef4 <powf+0x124>
 800af78:	2100      	movs	r1, #0
 800af7a:	4608      	mov	r0, r1
 800af7c:	f7f5 ff8e 	bl	8000e9c <__aeabi_fdiv>
 800af80:	f7f5 fa4a 	bl	8000418 <__aeabi_f2d>
 800af84:	f1b8 0f02 	cmp.w	r8, #2
 800af88:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800af8c:	e7bc      	b.n	800af08 <powf+0x138>
 800af8e:	2603      	movs	r6, #3
 800af90:	900a      	str	r0, [sp, #40]	; 0x28
 800af92:	e9cd 6102 	strd	r6, r1, [sp, #8]
 800af96:	4620      	mov	r0, r4
 800af98:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800af9c:	e9cd ab04 	strd	sl, fp, [sp, #16]
 800afa0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800afa4:	f7f5 fec6 	bl	8000d34 <__aeabi_fmul>
 800afa8:	4604      	mov	r4, r0
 800afaa:	f1b8 0f00 	cmp.w	r8, #0
 800afae:	d11e      	bne.n	800afee <powf+0x21e>
 800afb0:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800afb4:	4b32      	ldr	r3, [pc, #200]	; (800b080 <powf+0x2b0>)
 800afb6:	2100      	movs	r1, #0
 800afb8:	4628      	mov	r0, r5
 800afba:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800afbe:	f7f6 f857 	bl	8001070 <__aeabi_fcmplt>
 800afc2:	2800      	cmp	r0, #0
 800afc4:	d04e      	beq.n	800b064 <powf+0x294>
 800afc6:	4620      	mov	r0, r4
 800afc8:	f003 fb88 	bl	800e6dc <rintf>
 800afcc:	4621      	mov	r1, r4
 800afce:	f7f6 f845 	bl	800105c <__aeabi_fcmpeq>
 800afd2:	b920      	cbnz	r0, 800afde <powf+0x20e>
 800afd4:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800afd8:	4b2a      	ldr	r3, [pc, #168]	; (800b084 <powf+0x2b4>)
 800afda:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800afde:	f997 3000 	ldrsb.w	r3, [r7]
 800afe2:	2b02      	cmp	r3, #2
 800afe4:	d13e      	bne.n	800b064 <powf+0x294>
 800afe6:	f7ff fc6d 	bl	800a8c4 <__errno>
 800afea:	2322      	movs	r3, #34	; 0x22
 800afec:	e790      	b.n	800af10 <powf+0x140>
 800afee:	2200      	movs	r2, #0
 800aff0:	4b25      	ldr	r3, [pc, #148]	; (800b088 <powf+0x2b8>)
 800aff2:	2100      	movs	r1, #0
 800aff4:	4628      	mov	r0, r5
 800aff6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800affa:	f7f6 f839 	bl	8001070 <__aeabi_fcmplt>
 800affe:	2800      	cmp	r0, #0
 800b000:	d0ed      	beq.n	800afde <powf+0x20e>
 800b002:	4620      	mov	r0, r4
 800b004:	f003 fb6a 	bl	800e6dc <rintf>
 800b008:	4621      	mov	r1, r4
 800b00a:	f7f6 f827 	bl	800105c <__aeabi_fcmpeq>
 800b00e:	2800      	cmp	r0, #0
 800b010:	d1e5      	bne.n	800afde <powf+0x20e>
 800b012:	2200      	movs	r2, #0
 800b014:	4b19      	ldr	r3, [pc, #100]	; (800b07c <powf+0x2ac>)
 800b016:	e7e0      	b.n	800afda <powf+0x20a>
 800b018:	2100      	movs	r1, #0
 800b01a:	4630      	mov	r0, r6
 800b01c:	f7f6 f81e 	bl	800105c <__aeabi_fcmpeq>
 800b020:	2800      	cmp	r0, #0
 800b022:	f43f af46 	beq.w	800aeb2 <powf+0xe2>
 800b026:	4628      	mov	r0, r5
 800b028:	f003 fb0b 	bl	800e642 <finitef>
 800b02c:	2800      	cmp	r0, #0
 800b02e:	f43f af40 	beq.w	800aeb2 <powf+0xe2>
 800b032:	4620      	mov	r0, r4
 800b034:	f003 fb05 	bl	800e642 <finitef>
 800b038:	2800      	cmp	r0, #0
 800b03a:	f43f af3a 	beq.w	800aeb2 <powf+0xe2>
 800b03e:	2304      	movs	r3, #4
 800b040:	9302      	str	r3, [sp, #8]
 800b042:	4b0c      	ldr	r3, [pc, #48]	; (800b074 <powf+0x2a4>)
 800b044:	4628      	mov	r0, r5
 800b046:	9303      	str	r3, [sp, #12]
 800b048:	2300      	movs	r3, #0
 800b04a:	930a      	str	r3, [sp, #40]	; 0x28
 800b04c:	f7f5 f9e4 	bl	8000418 <__aeabi_f2d>
 800b050:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b054:	4620      	mov	r0, r4
 800b056:	f7f5 f9df 	bl	8000418 <__aeabi_f2d>
 800b05a:	2200      	movs	r2, #0
 800b05c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b060:	2300      	movs	r3, #0
 800b062:	e7ba      	b.n	800afda <powf+0x20a>
 800b064:	a802      	add	r0, sp, #8
 800b066:	f003 f8db 	bl	800e220 <matherr>
 800b06a:	2800      	cmp	r0, #0
 800b06c:	f47f af16 	bne.w	800ae9c <powf+0xcc>
 800b070:	e7b9      	b.n	800afe6 <powf+0x216>
 800b072:	bf00      	nop
 800b074:	0800e8dd 	.word	0x0800e8dd
 800b078:	3ff00000 	.word	0x3ff00000
 800b07c:	fff00000 	.word	0xfff00000
 800b080:	47efffff 	.word	0x47efffff
 800b084:	c7efffff 	.word	0xc7efffff
 800b088:	7ff00000 	.word	0x7ff00000
 800b08c:	200000a4 	.word	0x200000a4

0800b090 <sqrtf>:
 800b090:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b092:	b08b      	sub	sp, #44	; 0x2c
 800b094:	4604      	mov	r4, r0
 800b096:	f001 fe03 	bl	800cca0 <__ieee754_sqrtf>
 800b09a:	4b20      	ldr	r3, [pc, #128]	; (800b11c <sqrtf+0x8c>)
 800b09c:	4606      	mov	r6, r0
 800b09e:	f993 5000 	ldrsb.w	r5, [r3]
 800b0a2:	1c6b      	adds	r3, r5, #1
 800b0a4:	d02a      	beq.n	800b0fc <sqrtf+0x6c>
 800b0a6:	4621      	mov	r1, r4
 800b0a8:	4620      	mov	r0, r4
 800b0aa:	f7f6 f809 	bl	80010c0 <__aeabi_fcmpun>
 800b0ae:	4607      	mov	r7, r0
 800b0b0:	bb20      	cbnz	r0, 800b0fc <sqrtf+0x6c>
 800b0b2:	2100      	movs	r1, #0
 800b0b4:	4620      	mov	r0, r4
 800b0b6:	f7f5 ffdb 	bl	8001070 <__aeabi_fcmplt>
 800b0ba:	b1f8      	cbz	r0, 800b0fc <sqrtf+0x6c>
 800b0bc:	2301      	movs	r3, #1
 800b0be:	9300      	str	r3, [sp, #0]
 800b0c0:	4b17      	ldr	r3, [pc, #92]	; (800b120 <sqrtf+0x90>)
 800b0c2:	4620      	mov	r0, r4
 800b0c4:	9301      	str	r3, [sp, #4]
 800b0c6:	9708      	str	r7, [sp, #32]
 800b0c8:	f7f5 f9a6 	bl	8000418 <__aeabi_f2d>
 800b0cc:	2200      	movs	r2, #0
 800b0ce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b0d2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b0d6:	2300      	movs	r3, #0
 800b0d8:	b99d      	cbnz	r5, 800b102 <sqrtf+0x72>
 800b0da:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b0de:	4668      	mov	r0, sp
 800b0e0:	f003 f89e 	bl	800e220 <matherr>
 800b0e4:	b1a8      	cbz	r0, 800b112 <sqrtf+0x82>
 800b0e6:	9b08      	ldr	r3, [sp, #32]
 800b0e8:	b11b      	cbz	r3, 800b0f2 <sqrtf+0x62>
 800b0ea:	f7ff fbeb 	bl	800a8c4 <__errno>
 800b0ee:	9b08      	ldr	r3, [sp, #32]
 800b0f0:	6003      	str	r3, [r0, #0]
 800b0f2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b0f6:	f7f5 fcbf 	bl	8000a78 <__aeabi_d2f>
 800b0fa:	4606      	mov	r6, r0
 800b0fc:	4630      	mov	r0, r6
 800b0fe:	b00b      	add	sp, #44	; 0x2c
 800b100:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b102:	4610      	mov	r0, r2
 800b104:	4619      	mov	r1, r3
 800b106:	f7f5 fb09 	bl	800071c <__aeabi_ddiv>
 800b10a:	2d02      	cmp	r5, #2
 800b10c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b110:	d1e5      	bne.n	800b0de <sqrtf+0x4e>
 800b112:	f7ff fbd7 	bl	800a8c4 <__errno>
 800b116:	2321      	movs	r3, #33	; 0x21
 800b118:	6003      	str	r3, [r0, #0]
 800b11a:	e7e4      	b.n	800b0e6 <sqrtf+0x56>
 800b11c:	200000a4 	.word	0x200000a4
 800b120:	0800e8e2 	.word	0x0800e8e2
 800b124:	00000000 	.word	0x00000000

0800b128 <__ieee754_atan2>:
 800b128:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b12c:	4256      	negs	r6, r2
 800b12e:	f023 4c00 	bic.w	ip, r3, #2147483648	; 0x80000000
 800b132:	4316      	orrs	r6, r2
 800b134:	f8df 91a8 	ldr.w	r9, [pc, #424]	; 800b2e0 <__ieee754_atan2+0x1b8>
 800b138:	ea4c 76d6 	orr.w	r6, ip, r6, lsr #31
 800b13c:	454e      	cmp	r6, r9
 800b13e:	4604      	mov	r4, r0
 800b140:	460d      	mov	r5, r1
 800b142:	469e      	mov	lr, r3
 800b144:	d808      	bhi.n	800b158 <__ieee754_atan2+0x30>
 800b146:	4246      	negs	r6, r0
 800b148:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 800b14c:	4306      	orrs	r6, r0
 800b14e:	ea47 76d6 	orr.w	r6, r7, r6, lsr #31
 800b152:	454e      	cmp	r6, r9
 800b154:	4688      	mov	r8, r1
 800b156:	d906      	bls.n	800b166 <__ieee754_atan2+0x3e>
 800b158:	4620      	mov	r0, r4
 800b15a:	4629      	mov	r1, r5
 800b15c:	f7f4 fffe 	bl	800015c <__adddf3>
 800b160:	4604      	mov	r4, r0
 800b162:	460d      	mov	r5, r1
 800b164:	e030      	b.n	800b1c8 <__ieee754_atan2+0xa0>
 800b166:	f103 4640 	add.w	r6, r3, #3221225472	; 0xc0000000
 800b16a:	f506 1680 	add.w	r6, r6, #1048576	; 0x100000
 800b16e:	4316      	orrs	r6, r2
 800b170:	d103      	bne.n	800b17a <__ieee754_atan2+0x52>
 800b172:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b176:	f002 be3b 	b.w	800ddf0 <atan>
 800b17a:	179e      	asrs	r6, r3, #30
 800b17c:	f006 0602 	and.w	r6, r6, #2
 800b180:	ea46 76d1 	orr.w	r6, r6, r1, lsr #31
 800b184:	ea57 0100 	orrs.w	r1, r7, r0
 800b188:	d107      	bne.n	800b19a <__ieee754_atan2+0x72>
 800b18a:	2e02      	cmp	r6, #2
 800b18c:	d079      	beq.n	800b282 <__ieee754_atan2+0x15a>
 800b18e:	2e03      	cmp	r6, #3
 800b190:	d11a      	bne.n	800b1c8 <__ieee754_atan2+0xa0>
 800b192:	a541      	add	r5, pc, #260	; (adr r5, 800b298 <__ieee754_atan2+0x170>)
 800b194:	e9d5 4500 	ldrd	r4, r5, [r5]
 800b198:	e016      	b.n	800b1c8 <__ieee754_atan2+0xa0>
 800b19a:	ea5c 0102 	orrs.w	r1, ip, r2
 800b19e:	d106      	bne.n	800b1ae <__ieee754_atan2+0x86>
 800b1a0:	f1b8 0f00 	cmp.w	r8, #0
 800b1a4:	da71      	bge.n	800b28a <__ieee754_atan2+0x162>
 800b1a6:	a53e      	add	r5, pc, #248	; (adr r5, 800b2a0 <__ieee754_atan2+0x178>)
 800b1a8:	e9d5 4500 	ldrd	r4, r5, [r5]
 800b1ac:	e00c      	b.n	800b1c8 <__ieee754_atan2+0xa0>
 800b1ae:	45cc      	cmp	ip, r9
 800b1b0:	d123      	bne.n	800b1fa <__ieee754_atan2+0xd2>
 800b1b2:	4567      	cmp	r7, ip
 800b1b4:	d114      	bne.n	800b1e0 <__ieee754_atan2+0xb8>
 800b1b6:	2e02      	cmp	r6, #2
 800b1b8:	d00a      	beq.n	800b1d0 <__ieee754_atan2+0xa8>
 800b1ba:	2e03      	cmp	r6, #3
 800b1bc:	d00c      	beq.n	800b1d8 <__ieee754_atan2+0xb0>
 800b1be:	2e01      	cmp	r6, #1
 800b1c0:	d15b      	bne.n	800b27a <__ieee754_atan2+0x152>
 800b1c2:	a539      	add	r5, pc, #228	; (adr r5, 800b2a8 <__ieee754_atan2+0x180>)
 800b1c4:	e9d5 4500 	ldrd	r4, r5, [r5]
 800b1c8:	4620      	mov	r0, r4
 800b1ca:	4629      	mov	r1, r5
 800b1cc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1d0:	a537      	add	r5, pc, #220	; (adr r5, 800b2b0 <__ieee754_atan2+0x188>)
 800b1d2:	e9d5 4500 	ldrd	r4, r5, [r5]
 800b1d6:	e7f7      	b.n	800b1c8 <__ieee754_atan2+0xa0>
 800b1d8:	a537      	add	r5, pc, #220	; (adr r5, 800b2b8 <__ieee754_atan2+0x190>)
 800b1da:	e9d5 4500 	ldrd	r4, r5, [r5]
 800b1de:	e7f3      	b.n	800b1c8 <__ieee754_atan2+0xa0>
 800b1e0:	2e02      	cmp	r6, #2
 800b1e2:	d04e      	beq.n	800b282 <__ieee754_atan2+0x15a>
 800b1e4:	2e03      	cmp	r6, #3
 800b1e6:	d0d4      	beq.n	800b192 <__ieee754_atan2+0x6a>
 800b1e8:	2e01      	cmp	r6, #1
 800b1ea:	f04f 0400 	mov.w	r4, #0
 800b1ee:	d102      	bne.n	800b1f6 <__ieee754_atan2+0xce>
 800b1f0:	f04f 4500 	mov.w	r5, #2147483648	; 0x80000000
 800b1f4:	e7e8      	b.n	800b1c8 <__ieee754_atan2+0xa0>
 800b1f6:	2500      	movs	r5, #0
 800b1f8:	e7e6      	b.n	800b1c8 <__ieee754_atan2+0xa0>
 800b1fa:	454f      	cmp	r7, r9
 800b1fc:	d0d0      	beq.n	800b1a0 <__ieee754_atan2+0x78>
 800b1fe:	eba7 070c 	sub.w	r7, r7, ip
 800b202:	153f      	asrs	r7, r7, #20
 800b204:	2f3c      	cmp	r7, #60	; 0x3c
 800b206:	dc1e      	bgt.n	800b246 <__ieee754_atan2+0x11e>
 800b208:	2b00      	cmp	r3, #0
 800b20a:	da01      	bge.n	800b210 <__ieee754_atan2+0xe8>
 800b20c:	373c      	adds	r7, #60	; 0x3c
 800b20e:	db1e      	blt.n	800b24e <__ieee754_atan2+0x126>
 800b210:	4620      	mov	r0, r4
 800b212:	4629      	mov	r1, r5
 800b214:	f7f5 fa82 	bl	800071c <__aeabi_ddiv>
 800b218:	f002 ff74 	bl	800e104 <fabs>
 800b21c:	f002 fde8 	bl	800ddf0 <atan>
 800b220:	4604      	mov	r4, r0
 800b222:	460d      	mov	r5, r1
 800b224:	2e01      	cmp	r6, #1
 800b226:	d015      	beq.n	800b254 <__ieee754_atan2+0x12c>
 800b228:	2e02      	cmp	r6, #2
 800b22a:	d017      	beq.n	800b25c <__ieee754_atan2+0x134>
 800b22c:	2e00      	cmp	r6, #0
 800b22e:	d0cb      	beq.n	800b1c8 <__ieee754_atan2+0xa0>
 800b230:	a323      	add	r3, pc, #140	; (adr r3, 800b2c0 <__ieee754_atan2+0x198>)
 800b232:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b236:	4620      	mov	r0, r4
 800b238:	4629      	mov	r1, r5
 800b23a:	f7f4 ff8d 	bl	8000158 <__aeabi_dsub>
 800b23e:	a322      	add	r3, pc, #136	; (adr r3, 800b2c8 <__ieee754_atan2+0x1a0>)
 800b240:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b244:	e016      	b.n	800b274 <__ieee754_atan2+0x14c>
 800b246:	a522      	add	r5, pc, #136	; (adr r5, 800b2d0 <__ieee754_atan2+0x1a8>)
 800b248:	e9d5 4500 	ldrd	r4, r5, [r5]
 800b24c:	e7ea      	b.n	800b224 <__ieee754_atan2+0xfc>
 800b24e:	2400      	movs	r4, #0
 800b250:	2500      	movs	r5, #0
 800b252:	e7e7      	b.n	800b224 <__ieee754_atan2+0xfc>
 800b254:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800b258:	461d      	mov	r5, r3
 800b25a:	e7b5      	b.n	800b1c8 <__ieee754_atan2+0xa0>
 800b25c:	a318      	add	r3, pc, #96	; (adr r3, 800b2c0 <__ieee754_atan2+0x198>)
 800b25e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b262:	4620      	mov	r0, r4
 800b264:	4629      	mov	r1, r5
 800b266:	f7f4 ff77 	bl	8000158 <__aeabi_dsub>
 800b26a:	4602      	mov	r2, r0
 800b26c:	460b      	mov	r3, r1
 800b26e:	a116      	add	r1, pc, #88	; (adr r1, 800b2c8 <__ieee754_atan2+0x1a0>)
 800b270:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b274:	f7f4 ff70 	bl	8000158 <__aeabi_dsub>
 800b278:	e772      	b.n	800b160 <__ieee754_atan2+0x38>
 800b27a:	a517      	add	r5, pc, #92	; (adr r5, 800b2d8 <__ieee754_atan2+0x1b0>)
 800b27c:	e9d5 4500 	ldrd	r4, r5, [r5]
 800b280:	e7a2      	b.n	800b1c8 <__ieee754_atan2+0xa0>
 800b282:	a511      	add	r5, pc, #68	; (adr r5, 800b2c8 <__ieee754_atan2+0x1a0>)
 800b284:	e9d5 4500 	ldrd	r4, r5, [r5]
 800b288:	e79e      	b.n	800b1c8 <__ieee754_atan2+0xa0>
 800b28a:	a511      	add	r5, pc, #68	; (adr r5, 800b2d0 <__ieee754_atan2+0x1a8>)
 800b28c:	e9d5 4500 	ldrd	r4, r5, [r5]
 800b290:	e79a      	b.n	800b1c8 <__ieee754_atan2+0xa0>
 800b292:	bf00      	nop
 800b294:	f3af 8000 	nop.w
 800b298:	54442d18 	.word	0x54442d18
 800b29c:	c00921fb 	.word	0xc00921fb
 800b2a0:	54442d18 	.word	0x54442d18
 800b2a4:	bff921fb 	.word	0xbff921fb
 800b2a8:	54442d18 	.word	0x54442d18
 800b2ac:	bfe921fb 	.word	0xbfe921fb
 800b2b0:	7f3321d2 	.word	0x7f3321d2
 800b2b4:	4002d97c 	.word	0x4002d97c
 800b2b8:	7f3321d2 	.word	0x7f3321d2
 800b2bc:	c002d97c 	.word	0xc002d97c
 800b2c0:	33145c07 	.word	0x33145c07
 800b2c4:	3ca1a626 	.word	0x3ca1a626
 800b2c8:	54442d18 	.word	0x54442d18
 800b2cc:	400921fb 	.word	0x400921fb
 800b2d0:	54442d18 	.word	0x54442d18
 800b2d4:	3ff921fb 	.word	0x3ff921fb
 800b2d8:	54442d18 	.word	0x54442d18
 800b2dc:	3fe921fb 	.word	0x3fe921fb
 800b2e0:	7ff00000 	.word	0x7ff00000
 800b2e4:	00000000 	.word	0x00000000

0800b2e8 <__ieee754_pow>:
 800b2e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2ec:	b091      	sub	sp, #68	; 0x44
 800b2ee:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b2f2:	e9dd 2602 	ldrd	r2, r6, [sp, #8]
 800b2f6:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800b2fa:	ea55 0302 	orrs.w	r3, r5, r2
 800b2fe:	4607      	mov	r7, r0
 800b300:	4688      	mov	r8, r1
 800b302:	f000 84b7 	beq.w	800bc74 <__ieee754_pow+0x98c>
 800b306:	4b80      	ldr	r3, [pc, #512]	; (800b508 <__ieee754_pow+0x220>)
 800b308:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 800b30c:	429c      	cmp	r4, r3
 800b30e:	4689      	mov	r9, r1
 800b310:	4682      	mov	sl, r0
 800b312:	dc09      	bgt.n	800b328 <__ieee754_pow+0x40>
 800b314:	d103      	bne.n	800b31e <__ieee754_pow+0x36>
 800b316:	b938      	cbnz	r0, 800b328 <__ieee754_pow+0x40>
 800b318:	42a5      	cmp	r5, r4
 800b31a:	dc0d      	bgt.n	800b338 <__ieee754_pow+0x50>
 800b31c:	e001      	b.n	800b322 <__ieee754_pow+0x3a>
 800b31e:	429d      	cmp	r5, r3
 800b320:	dc02      	bgt.n	800b328 <__ieee754_pow+0x40>
 800b322:	429d      	cmp	r5, r3
 800b324:	d10e      	bne.n	800b344 <__ieee754_pow+0x5c>
 800b326:	b16a      	cbz	r2, 800b344 <__ieee754_pow+0x5c>
 800b328:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800b32c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800b330:	ea54 030a 	orrs.w	r3, r4, sl
 800b334:	f000 849e 	beq.w	800bc74 <__ieee754_pow+0x98c>
 800b338:	4874      	ldr	r0, [pc, #464]	; (800b50c <__ieee754_pow+0x224>)
 800b33a:	b011      	add	sp, #68	; 0x44
 800b33c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b340:	f002 bf70 	b.w	800e224 <nan>
 800b344:	f1b9 0f00 	cmp.w	r9, #0
 800b348:	da53      	bge.n	800b3f2 <__ieee754_pow+0x10a>
 800b34a:	4b71      	ldr	r3, [pc, #452]	; (800b510 <__ieee754_pow+0x228>)
 800b34c:	429d      	cmp	r5, r3
 800b34e:	dc4e      	bgt.n	800b3ee <__ieee754_pow+0x106>
 800b350:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800b354:	429d      	cmp	r5, r3
 800b356:	dd4c      	ble.n	800b3f2 <__ieee754_pow+0x10a>
 800b358:	152b      	asrs	r3, r5, #20
 800b35a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800b35e:	2b14      	cmp	r3, #20
 800b360:	dd28      	ble.n	800b3b4 <__ieee754_pow+0xcc>
 800b362:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800b366:	fa22 f103 	lsr.w	r1, r2, r3
 800b36a:	fa01 f303 	lsl.w	r3, r1, r3
 800b36e:	4293      	cmp	r3, r2
 800b370:	d13f      	bne.n	800b3f2 <__ieee754_pow+0x10a>
 800b372:	f001 0101 	and.w	r1, r1, #1
 800b376:	f1c1 0302 	rsb	r3, r1, #2
 800b37a:	9300      	str	r3, [sp, #0]
 800b37c:	2a00      	cmp	r2, #0
 800b37e:	d15c      	bne.n	800b43a <__ieee754_pow+0x152>
 800b380:	4b61      	ldr	r3, [pc, #388]	; (800b508 <__ieee754_pow+0x220>)
 800b382:	429d      	cmp	r5, r3
 800b384:	d126      	bne.n	800b3d4 <__ieee754_pow+0xec>
 800b386:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800b38a:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800b38e:	ea53 030a 	orrs.w	r3, r3, sl
 800b392:	f000 846f 	beq.w	800bc74 <__ieee754_pow+0x98c>
 800b396:	4b5f      	ldr	r3, [pc, #380]	; (800b514 <__ieee754_pow+0x22c>)
 800b398:	429c      	cmp	r4, r3
 800b39a:	dd2c      	ble.n	800b3f6 <__ieee754_pow+0x10e>
 800b39c:	2e00      	cmp	r6, #0
 800b39e:	f280 846f 	bge.w	800bc80 <__ieee754_pow+0x998>
 800b3a2:	f04f 0b00 	mov.w	fp, #0
 800b3a6:	f04f 0c00 	mov.w	ip, #0
 800b3aa:	4658      	mov	r0, fp
 800b3ac:	4661      	mov	r1, ip
 800b3ae:	b011      	add	sp, #68	; 0x44
 800b3b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3b4:	2a00      	cmp	r2, #0
 800b3b6:	d13e      	bne.n	800b436 <__ieee754_pow+0x14e>
 800b3b8:	f1c3 0314 	rsb	r3, r3, #20
 800b3bc:	fa45 f103 	asr.w	r1, r5, r3
 800b3c0:	fa01 f303 	lsl.w	r3, r1, r3
 800b3c4:	42ab      	cmp	r3, r5
 800b3c6:	f040 8463 	bne.w	800bc90 <__ieee754_pow+0x9a8>
 800b3ca:	f001 0101 	and.w	r1, r1, #1
 800b3ce:	f1c1 0302 	rsb	r3, r1, #2
 800b3d2:	9300      	str	r3, [sp, #0]
 800b3d4:	4b50      	ldr	r3, [pc, #320]	; (800b518 <__ieee754_pow+0x230>)
 800b3d6:	429d      	cmp	r5, r3
 800b3d8:	d114      	bne.n	800b404 <__ieee754_pow+0x11c>
 800b3da:	2e00      	cmp	r6, #0
 800b3dc:	f280 8454 	bge.w	800bc88 <__ieee754_pow+0x9a0>
 800b3e0:	463a      	mov	r2, r7
 800b3e2:	4643      	mov	r3, r8
 800b3e4:	2000      	movs	r0, #0
 800b3e6:	494c      	ldr	r1, [pc, #304]	; (800b518 <__ieee754_pow+0x230>)
 800b3e8:	f7f5 f998 	bl	800071c <__aeabi_ddiv>
 800b3ec:	e013      	b.n	800b416 <__ieee754_pow+0x12e>
 800b3ee:	2302      	movs	r3, #2
 800b3f0:	e7c3      	b.n	800b37a <__ieee754_pow+0x92>
 800b3f2:	2300      	movs	r3, #0
 800b3f4:	e7c1      	b.n	800b37a <__ieee754_pow+0x92>
 800b3f6:	2e00      	cmp	r6, #0
 800b3f8:	dad3      	bge.n	800b3a2 <__ieee754_pow+0xba>
 800b3fa:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 800b3fe:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 800b402:	e7d2      	b.n	800b3aa <__ieee754_pow+0xc2>
 800b404:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 800b408:	d108      	bne.n	800b41c <__ieee754_pow+0x134>
 800b40a:	463a      	mov	r2, r7
 800b40c:	4643      	mov	r3, r8
 800b40e:	4638      	mov	r0, r7
 800b410:	4641      	mov	r1, r8
 800b412:	f7f5 f859 	bl	80004c8 <__aeabi_dmul>
 800b416:	4683      	mov	fp, r0
 800b418:	468c      	mov	ip, r1
 800b41a:	e7c6      	b.n	800b3aa <__ieee754_pow+0xc2>
 800b41c:	4b3f      	ldr	r3, [pc, #252]	; (800b51c <__ieee754_pow+0x234>)
 800b41e:	429e      	cmp	r6, r3
 800b420:	d10b      	bne.n	800b43a <__ieee754_pow+0x152>
 800b422:	f1b9 0f00 	cmp.w	r9, #0
 800b426:	db08      	blt.n	800b43a <__ieee754_pow+0x152>
 800b428:	4638      	mov	r0, r7
 800b42a:	4641      	mov	r1, r8
 800b42c:	b011      	add	sp, #68	; 0x44
 800b42e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b432:	f000 be55 	b.w	800c0e0 <__ieee754_sqrt>
 800b436:	2300      	movs	r3, #0
 800b438:	9300      	str	r3, [sp, #0]
 800b43a:	4638      	mov	r0, r7
 800b43c:	4641      	mov	r1, r8
 800b43e:	f002 fe61 	bl	800e104 <fabs>
 800b442:	4683      	mov	fp, r0
 800b444:	468c      	mov	ip, r1
 800b446:	f1ba 0f00 	cmp.w	sl, #0
 800b44a:	d12b      	bne.n	800b4a4 <__ieee754_pow+0x1bc>
 800b44c:	b124      	cbz	r4, 800b458 <__ieee754_pow+0x170>
 800b44e:	4b32      	ldr	r3, [pc, #200]	; (800b518 <__ieee754_pow+0x230>)
 800b450:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 800b454:	429a      	cmp	r2, r3
 800b456:	d125      	bne.n	800b4a4 <__ieee754_pow+0x1bc>
 800b458:	2e00      	cmp	r6, #0
 800b45a:	da07      	bge.n	800b46c <__ieee754_pow+0x184>
 800b45c:	465a      	mov	r2, fp
 800b45e:	4663      	mov	r3, ip
 800b460:	2000      	movs	r0, #0
 800b462:	492d      	ldr	r1, [pc, #180]	; (800b518 <__ieee754_pow+0x230>)
 800b464:	f7f5 f95a 	bl	800071c <__aeabi_ddiv>
 800b468:	4683      	mov	fp, r0
 800b46a:	468c      	mov	ip, r1
 800b46c:	f1b9 0f00 	cmp.w	r9, #0
 800b470:	da9b      	bge.n	800b3aa <__ieee754_pow+0xc2>
 800b472:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800b476:	9b00      	ldr	r3, [sp, #0]
 800b478:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800b47c:	4323      	orrs	r3, r4
 800b47e:	d108      	bne.n	800b492 <__ieee754_pow+0x1aa>
 800b480:	465a      	mov	r2, fp
 800b482:	4663      	mov	r3, ip
 800b484:	4658      	mov	r0, fp
 800b486:	4661      	mov	r1, ip
 800b488:	f7f4 fe66 	bl	8000158 <__aeabi_dsub>
 800b48c:	4602      	mov	r2, r0
 800b48e:	460b      	mov	r3, r1
 800b490:	e7aa      	b.n	800b3e8 <__ieee754_pow+0x100>
 800b492:	9b00      	ldr	r3, [sp, #0]
 800b494:	2b01      	cmp	r3, #1
 800b496:	d188      	bne.n	800b3aa <__ieee754_pow+0xc2>
 800b498:	4658      	mov	r0, fp
 800b49a:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 800b49e:	4683      	mov	fp, r0
 800b4a0:	469c      	mov	ip, r3
 800b4a2:	e782      	b.n	800b3aa <__ieee754_pow+0xc2>
 800b4a4:	ea4f 79d9 	mov.w	r9, r9, lsr #31
 800b4a8:	f109 33ff 	add.w	r3, r9, #4294967295	; 0xffffffff
 800b4ac:	930d      	str	r3, [sp, #52]	; 0x34
 800b4ae:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b4b0:	9b00      	ldr	r3, [sp, #0]
 800b4b2:	4313      	orrs	r3, r2
 800b4b4:	d104      	bne.n	800b4c0 <__ieee754_pow+0x1d8>
 800b4b6:	463a      	mov	r2, r7
 800b4b8:	4643      	mov	r3, r8
 800b4ba:	4638      	mov	r0, r7
 800b4bc:	4641      	mov	r1, r8
 800b4be:	e7e3      	b.n	800b488 <__ieee754_pow+0x1a0>
 800b4c0:	4b17      	ldr	r3, [pc, #92]	; (800b520 <__ieee754_pow+0x238>)
 800b4c2:	429d      	cmp	r5, r3
 800b4c4:	f340 80fe 	ble.w	800b6c4 <__ieee754_pow+0x3dc>
 800b4c8:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800b4cc:	429d      	cmp	r5, r3
 800b4ce:	dd0b      	ble.n	800b4e8 <__ieee754_pow+0x200>
 800b4d0:	4b10      	ldr	r3, [pc, #64]	; (800b514 <__ieee754_pow+0x22c>)
 800b4d2:	429c      	cmp	r4, r3
 800b4d4:	dc0e      	bgt.n	800b4f4 <__ieee754_pow+0x20c>
 800b4d6:	2e00      	cmp	r6, #0
 800b4d8:	f6bf af63 	bge.w	800b3a2 <__ieee754_pow+0xba>
 800b4dc:	a308      	add	r3, pc, #32	; (adr r3, 800b500 <__ieee754_pow+0x218>)
 800b4de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4e2:	4610      	mov	r0, r2
 800b4e4:	4619      	mov	r1, r3
 800b4e6:	e794      	b.n	800b412 <__ieee754_pow+0x12a>
 800b4e8:	4b0e      	ldr	r3, [pc, #56]	; (800b524 <__ieee754_pow+0x23c>)
 800b4ea:	429c      	cmp	r4, r3
 800b4ec:	ddf3      	ble.n	800b4d6 <__ieee754_pow+0x1ee>
 800b4ee:	4b0a      	ldr	r3, [pc, #40]	; (800b518 <__ieee754_pow+0x230>)
 800b4f0:	429c      	cmp	r4, r3
 800b4f2:	dd19      	ble.n	800b528 <__ieee754_pow+0x240>
 800b4f4:	2e00      	cmp	r6, #0
 800b4f6:	dcf1      	bgt.n	800b4dc <__ieee754_pow+0x1f4>
 800b4f8:	e753      	b.n	800b3a2 <__ieee754_pow+0xba>
 800b4fa:	bf00      	nop
 800b4fc:	f3af 8000 	nop.w
 800b500:	8800759c 	.word	0x8800759c
 800b504:	7e37e43c 	.word	0x7e37e43c
 800b508:	7ff00000 	.word	0x7ff00000
 800b50c:	0800e8e7 	.word	0x0800e8e7
 800b510:	433fffff 	.word	0x433fffff
 800b514:	3fefffff 	.word	0x3fefffff
 800b518:	3ff00000 	.word	0x3ff00000
 800b51c:	3fe00000 	.word	0x3fe00000
 800b520:	41e00000 	.word	0x41e00000
 800b524:	3feffffe 	.word	0x3feffffe
 800b528:	4661      	mov	r1, ip
 800b52a:	2200      	movs	r2, #0
 800b52c:	4b60      	ldr	r3, [pc, #384]	; (800b6b0 <__ieee754_pow+0x3c8>)
 800b52e:	4658      	mov	r0, fp
 800b530:	f7f4 fe12 	bl	8000158 <__aeabi_dsub>
 800b534:	a354      	add	r3, pc, #336	; (adr r3, 800b688 <__ieee754_pow+0x3a0>)
 800b536:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b53a:	4604      	mov	r4, r0
 800b53c:	460d      	mov	r5, r1
 800b53e:	f7f4 ffc3 	bl	80004c8 <__aeabi_dmul>
 800b542:	a353      	add	r3, pc, #332	; (adr r3, 800b690 <__ieee754_pow+0x3a8>)
 800b544:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b548:	4606      	mov	r6, r0
 800b54a:	460f      	mov	r7, r1
 800b54c:	4620      	mov	r0, r4
 800b54e:	4629      	mov	r1, r5
 800b550:	f7f4 ffba 	bl	80004c8 <__aeabi_dmul>
 800b554:	2200      	movs	r2, #0
 800b556:	4682      	mov	sl, r0
 800b558:	468b      	mov	fp, r1
 800b55a:	4b56      	ldr	r3, [pc, #344]	; (800b6b4 <__ieee754_pow+0x3cc>)
 800b55c:	4620      	mov	r0, r4
 800b55e:	4629      	mov	r1, r5
 800b560:	f7f4 ffb2 	bl	80004c8 <__aeabi_dmul>
 800b564:	4602      	mov	r2, r0
 800b566:	460b      	mov	r3, r1
 800b568:	a14b      	add	r1, pc, #300	; (adr r1, 800b698 <__ieee754_pow+0x3b0>)
 800b56a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b56e:	f7f4 fdf3 	bl	8000158 <__aeabi_dsub>
 800b572:	4622      	mov	r2, r4
 800b574:	462b      	mov	r3, r5
 800b576:	f7f4 ffa7 	bl	80004c8 <__aeabi_dmul>
 800b57a:	4602      	mov	r2, r0
 800b57c:	460b      	mov	r3, r1
 800b57e:	2000      	movs	r0, #0
 800b580:	494d      	ldr	r1, [pc, #308]	; (800b6b8 <__ieee754_pow+0x3d0>)
 800b582:	f7f4 fde9 	bl	8000158 <__aeabi_dsub>
 800b586:	4622      	mov	r2, r4
 800b588:	462b      	mov	r3, r5
 800b58a:	4680      	mov	r8, r0
 800b58c:	4689      	mov	r9, r1
 800b58e:	4620      	mov	r0, r4
 800b590:	4629      	mov	r1, r5
 800b592:	f7f4 ff99 	bl	80004c8 <__aeabi_dmul>
 800b596:	4602      	mov	r2, r0
 800b598:	460b      	mov	r3, r1
 800b59a:	4640      	mov	r0, r8
 800b59c:	4649      	mov	r1, r9
 800b59e:	f7f4 ff93 	bl	80004c8 <__aeabi_dmul>
 800b5a2:	a33f      	add	r3, pc, #252	; (adr r3, 800b6a0 <__ieee754_pow+0x3b8>)
 800b5a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5a8:	f7f4 ff8e 	bl	80004c8 <__aeabi_dmul>
 800b5ac:	4602      	mov	r2, r0
 800b5ae:	460b      	mov	r3, r1
 800b5b0:	4650      	mov	r0, sl
 800b5b2:	4659      	mov	r1, fp
 800b5b4:	f7f4 fdd0 	bl	8000158 <__aeabi_dsub>
 800b5b8:	4602      	mov	r2, r0
 800b5ba:	460b      	mov	r3, r1
 800b5bc:	4604      	mov	r4, r0
 800b5be:	460d      	mov	r5, r1
 800b5c0:	4630      	mov	r0, r6
 800b5c2:	4639      	mov	r1, r7
 800b5c4:	f7f4 fdca 	bl	800015c <__adddf3>
 800b5c8:	2000      	movs	r0, #0
 800b5ca:	468b      	mov	fp, r1
 800b5cc:	4682      	mov	sl, r0
 800b5ce:	4632      	mov	r2, r6
 800b5d0:	463b      	mov	r3, r7
 800b5d2:	f7f4 fdc1 	bl	8000158 <__aeabi_dsub>
 800b5d6:	4602      	mov	r2, r0
 800b5d8:	460b      	mov	r3, r1
 800b5da:	4620      	mov	r0, r4
 800b5dc:	4629      	mov	r1, r5
 800b5de:	f7f4 fdbb 	bl	8000158 <__aeabi_dsub>
 800b5e2:	9b00      	ldr	r3, [sp, #0]
 800b5e4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b5e6:	3b01      	subs	r3, #1
 800b5e8:	4313      	orrs	r3, r2
 800b5ea:	f04f 0300 	mov.w	r3, #0
 800b5ee:	bf0c      	ite	eq
 800b5f0:	4c32      	ldreq	r4, [pc, #200]	; (800b6bc <__ieee754_pow+0x3d4>)
 800b5f2:	4c2f      	ldrne	r4, [pc, #188]	; (800b6b0 <__ieee754_pow+0x3c8>)
 800b5f4:	4606      	mov	r6, r0
 800b5f6:	e9cd 3400 	strd	r3, r4, [sp]
 800b5fa:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800b5fe:	2400      	movs	r4, #0
 800b600:	460f      	mov	r7, r1
 800b602:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b606:	4622      	mov	r2, r4
 800b608:	462b      	mov	r3, r5
 800b60a:	f7f4 fda5 	bl	8000158 <__aeabi_dsub>
 800b60e:	4652      	mov	r2, sl
 800b610:	465b      	mov	r3, fp
 800b612:	f7f4 ff59 	bl	80004c8 <__aeabi_dmul>
 800b616:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b61a:	4680      	mov	r8, r0
 800b61c:	4689      	mov	r9, r1
 800b61e:	4630      	mov	r0, r6
 800b620:	4639      	mov	r1, r7
 800b622:	f7f4 ff51 	bl	80004c8 <__aeabi_dmul>
 800b626:	4602      	mov	r2, r0
 800b628:	460b      	mov	r3, r1
 800b62a:	4640      	mov	r0, r8
 800b62c:	4649      	mov	r1, r9
 800b62e:	f7f4 fd95 	bl	800015c <__adddf3>
 800b632:	4622      	mov	r2, r4
 800b634:	462b      	mov	r3, r5
 800b636:	4680      	mov	r8, r0
 800b638:	4689      	mov	r9, r1
 800b63a:	4650      	mov	r0, sl
 800b63c:	4659      	mov	r1, fp
 800b63e:	f7f4 ff43 	bl	80004c8 <__aeabi_dmul>
 800b642:	4604      	mov	r4, r0
 800b644:	460d      	mov	r5, r1
 800b646:	460b      	mov	r3, r1
 800b648:	4602      	mov	r2, r0
 800b64a:	4649      	mov	r1, r9
 800b64c:	4640      	mov	r0, r8
 800b64e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800b652:	f7f4 fd83 	bl	800015c <__adddf3>
 800b656:	4b1a      	ldr	r3, [pc, #104]	; (800b6c0 <__ieee754_pow+0x3d8>)
 800b658:	4682      	mov	sl, r0
 800b65a:	4299      	cmp	r1, r3
 800b65c:	460f      	mov	r7, r1
 800b65e:	460e      	mov	r6, r1
 800b660:	f340 82e1 	ble.w	800bc26 <__ieee754_pow+0x93e>
 800b664:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800b668:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800b66c:	4303      	orrs	r3, r0
 800b66e:	f000 81db 	beq.w	800ba28 <__ieee754_pow+0x740>
 800b672:	a30d      	add	r3, pc, #52	; (adr r3, 800b6a8 <__ieee754_pow+0x3c0>)
 800b674:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b678:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b67c:	f7f4 ff24 	bl	80004c8 <__aeabi_dmul>
 800b680:	a309      	add	r3, pc, #36	; (adr r3, 800b6a8 <__ieee754_pow+0x3c0>)
 800b682:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b686:	e6c4      	b.n	800b412 <__ieee754_pow+0x12a>
 800b688:	60000000 	.word	0x60000000
 800b68c:	3ff71547 	.word	0x3ff71547
 800b690:	f85ddf44 	.word	0xf85ddf44
 800b694:	3e54ae0b 	.word	0x3e54ae0b
 800b698:	55555555 	.word	0x55555555
 800b69c:	3fd55555 	.word	0x3fd55555
 800b6a0:	652b82fe 	.word	0x652b82fe
 800b6a4:	3ff71547 	.word	0x3ff71547
 800b6a8:	8800759c 	.word	0x8800759c
 800b6ac:	7e37e43c 	.word	0x7e37e43c
 800b6b0:	3ff00000 	.word	0x3ff00000
 800b6b4:	3fd00000 	.word	0x3fd00000
 800b6b8:	3fe00000 	.word	0x3fe00000
 800b6bc:	bff00000 	.word	0xbff00000
 800b6c0:	408fffff 	.word	0x408fffff
 800b6c4:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800b6c8:	f04f 0200 	mov.w	r2, #0
 800b6cc:	da08      	bge.n	800b6e0 <__ieee754_pow+0x3f8>
 800b6ce:	4658      	mov	r0, fp
 800b6d0:	4bcd      	ldr	r3, [pc, #820]	; (800ba08 <__ieee754_pow+0x720>)
 800b6d2:	4661      	mov	r1, ip
 800b6d4:	f7f4 fef8 	bl	80004c8 <__aeabi_dmul>
 800b6d8:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800b6dc:	4683      	mov	fp, r0
 800b6de:	460c      	mov	r4, r1
 800b6e0:	1523      	asrs	r3, r4, #20
 800b6e2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800b6e6:	4413      	add	r3, r2
 800b6e8:	930c      	str	r3, [sp, #48]	; 0x30
 800b6ea:	4bc8      	ldr	r3, [pc, #800]	; (800ba0c <__ieee754_pow+0x724>)
 800b6ec:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800b6f0:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800b6f4:	429c      	cmp	r4, r3
 800b6f6:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800b6fa:	dd08      	ble.n	800b70e <__ieee754_pow+0x426>
 800b6fc:	4bc4      	ldr	r3, [pc, #784]	; (800ba10 <__ieee754_pow+0x728>)
 800b6fe:	429c      	cmp	r4, r3
 800b700:	f340 815b 	ble.w	800b9ba <__ieee754_pow+0x6d2>
 800b704:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b706:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800b70a:	3301      	adds	r3, #1
 800b70c:	930c      	str	r3, [sp, #48]	; 0x30
 800b70e:	f04f 0800 	mov.w	r8, #0
 800b712:	4658      	mov	r0, fp
 800b714:	4629      	mov	r1, r5
 800b716:	4bbf      	ldr	r3, [pc, #764]	; (800ba14 <__ieee754_pow+0x72c>)
 800b718:	ea4f 09c8 	mov.w	r9, r8, lsl #3
 800b71c:	444b      	add	r3, r9
 800b71e:	e9d3 3400 	ldrd	r3, r4, [r3]
 800b722:	e9cd 3408 	strd	r3, r4, [sp, #32]
 800b726:	461a      	mov	r2, r3
 800b728:	4623      	mov	r3, r4
 800b72a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800b72e:	f7f4 fd13 	bl	8000158 <__aeabi_dsub>
 800b732:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800b736:	4606      	mov	r6, r0
 800b738:	460f      	mov	r7, r1
 800b73a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b73e:	f7f4 fd0d 	bl	800015c <__adddf3>
 800b742:	4602      	mov	r2, r0
 800b744:	460b      	mov	r3, r1
 800b746:	2000      	movs	r0, #0
 800b748:	49b3      	ldr	r1, [pc, #716]	; (800ba18 <__ieee754_pow+0x730>)
 800b74a:	f7f4 ffe7 	bl	800071c <__aeabi_ddiv>
 800b74e:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800b752:	4602      	mov	r2, r0
 800b754:	460b      	mov	r3, r1
 800b756:	4630      	mov	r0, r6
 800b758:	4639      	mov	r1, r7
 800b75a:	f7f4 feb5 	bl	80004c8 <__aeabi_dmul>
 800b75e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b762:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 800b766:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b76a:	2300      	movs	r3, #0
 800b76c:	2200      	movs	r2, #0
 800b76e:	106d      	asrs	r5, r5, #1
 800b770:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800b774:	9304      	str	r3, [sp, #16]
 800b776:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800b77a:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800b77e:	eb05 4388 	add.w	r3, r5, r8, lsl #18
 800b782:	4650      	mov	r0, sl
 800b784:	4659      	mov	r1, fp
 800b786:	4614      	mov	r4, r2
 800b788:	461d      	mov	r5, r3
 800b78a:	f7f4 fe9d 	bl	80004c8 <__aeabi_dmul>
 800b78e:	4602      	mov	r2, r0
 800b790:	460b      	mov	r3, r1
 800b792:	4630      	mov	r0, r6
 800b794:	4639      	mov	r1, r7
 800b796:	f7f4 fcdf 	bl	8000158 <__aeabi_dsub>
 800b79a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b79e:	4606      	mov	r6, r0
 800b7a0:	460f      	mov	r7, r1
 800b7a2:	4620      	mov	r0, r4
 800b7a4:	4629      	mov	r1, r5
 800b7a6:	f7f4 fcd7 	bl	8000158 <__aeabi_dsub>
 800b7aa:	4602      	mov	r2, r0
 800b7ac:	460b      	mov	r3, r1
 800b7ae:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b7b2:	f7f4 fcd1 	bl	8000158 <__aeabi_dsub>
 800b7b6:	4652      	mov	r2, sl
 800b7b8:	465b      	mov	r3, fp
 800b7ba:	f7f4 fe85 	bl	80004c8 <__aeabi_dmul>
 800b7be:	4602      	mov	r2, r0
 800b7c0:	460b      	mov	r3, r1
 800b7c2:	4630      	mov	r0, r6
 800b7c4:	4639      	mov	r1, r7
 800b7c6:	f7f4 fcc7 	bl	8000158 <__aeabi_dsub>
 800b7ca:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800b7ce:	f7f4 fe7b 	bl	80004c8 <__aeabi_dmul>
 800b7d2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b7d6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b7da:	4610      	mov	r0, r2
 800b7dc:	4619      	mov	r1, r3
 800b7de:	f7f4 fe73 	bl	80004c8 <__aeabi_dmul>
 800b7e2:	a377      	add	r3, pc, #476	; (adr r3, 800b9c0 <__ieee754_pow+0x6d8>)
 800b7e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7e8:	4604      	mov	r4, r0
 800b7ea:	460d      	mov	r5, r1
 800b7ec:	f7f4 fe6c 	bl	80004c8 <__aeabi_dmul>
 800b7f0:	a375      	add	r3, pc, #468	; (adr r3, 800b9c8 <__ieee754_pow+0x6e0>)
 800b7f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7f6:	f7f4 fcb1 	bl	800015c <__adddf3>
 800b7fa:	4622      	mov	r2, r4
 800b7fc:	462b      	mov	r3, r5
 800b7fe:	f7f4 fe63 	bl	80004c8 <__aeabi_dmul>
 800b802:	a373      	add	r3, pc, #460	; (adr r3, 800b9d0 <__ieee754_pow+0x6e8>)
 800b804:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b808:	f7f4 fca8 	bl	800015c <__adddf3>
 800b80c:	4622      	mov	r2, r4
 800b80e:	462b      	mov	r3, r5
 800b810:	f7f4 fe5a 	bl	80004c8 <__aeabi_dmul>
 800b814:	a370      	add	r3, pc, #448	; (adr r3, 800b9d8 <__ieee754_pow+0x6f0>)
 800b816:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b81a:	f7f4 fc9f 	bl	800015c <__adddf3>
 800b81e:	4622      	mov	r2, r4
 800b820:	462b      	mov	r3, r5
 800b822:	f7f4 fe51 	bl	80004c8 <__aeabi_dmul>
 800b826:	a36e      	add	r3, pc, #440	; (adr r3, 800b9e0 <__ieee754_pow+0x6f8>)
 800b828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b82c:	f7f4 fc96 	bl	800015c <__adddf3>
 800b830:	4622      	mov	r2, r4
 800b832:	462b      	mov	r3, r5
 800b834:	f7f4 fe48 	bl	80004c8 <__aeabi_dmul>
 800b838:	a36b      	add	r3, pc, #428	; (adr r3, 800b9e8 <__ieee754_pow+0x700>)
 800b83a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b83e:	f7f4 fc8d 	bl	800015c <__adddf3>
 800b842:	4622      	mov	r2, r4
 800b844:	4606      	mov	r6, r0
 800b846:	460f      	mov	r7, r1
 800b848:	462b      	mov	r3, r5
 800b84a:	4620      	mov	r0, r4
 800b84c:	4629      	mov	r1, r5
 800b84e:	f7f4 fe3b 	bl	80004c8 <__aeabi_dmul>
 800b852:	4602      	mov	r2, r0
 800b854:	460b      	mov	r3, r1
 800b856:	4630      	mov	r0, r6
 800b858:	4639      	mov	r1, r7
 800b85a:	f7f4 fe35 	bl	80004c8 <__aeabi_dmul>
 800b85e:	4604      	mov	r4, r0
 800b860:	460d      	mov	r5, r1
 800b862:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b866:	4652      	mov	r2, sl
 800b868:	465b      	mov	r3, fp
 800b86a:	f7f4 fc77 	bl	800015c <__adddf3>
 800b86e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b872:	f7f4 fe29 	bl	80004c8 <__aeabi_dmul>
 800b876:	4622      	mov	r2, r4
 800b878:	462b      	mov	r3, r5
 800b87a:	f7f4 fc6f 	bl	800015c <__adddf3>
 800b87e:	4652      	mov	r2, sl
 800b880:	4606      	mov	r6, r0
 800b882:	460f      	mov	r7, r1
 800b884:	465b      	mov	r3, fp
 800b886:	4650      	mov	r0, sl
 800b888:	4659      	mov	r1, fp
 800b88a:	f7f4 fe1d 	bl	80004c8 <__aeabi_dmul>
 800b88e:	2200      	movs	r2, #0
 800b890:	4b62      	ldr	r3, [pc, #392]	; (800ba1c <__ieee754_pow+0x734>)
 800b892:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800b896:	f7f4 fc61 	bl	800015c <__adddf3>
 800b89a:	4632      	mov	r2, r6
 800b89c:	463b      	mov	r3, r7
 800b89e:	f7f4 fc5d 	bl	800015c <__adddf3>
 800b8a2:	9804      	ldr	r0, [sp, #16]
 800b8a4:	460d      	mov	r5, r1
 800b8a6:	4604      	mov	r4, r0
 800b8a8:	4602      	mov	r2, r0
 800b8aa:	460b      	mov	r3, r1
 800b8ac:	4650      	mov	r0, sl
 800b8ae:	4659      	mov	r1, fp
 800b8b0:	f7f4 fe0a 	bl	80004c8 <__aeabi_dmul>
 800b8b4:	2200      	movs	r2, #0
 800b8b6:	4682      	mov	sl, r0
 800b8b8:	468b      	mov	fp, r1
 800b8ba:	4b58      	ldr	r3, [pc, #352]	; (800ba1c <__ieee754_pow+0x734>)
 800b8bc:	4620      	mov	r0, r4
 800b8be:	4629      	mov	r1, r5
 800b8c0:	f7f4 fc4a 	bl	8000158 <__aeabi_dsub>
 800b8c4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800b8c8:	f7f4 fc46 	bl	8000158 <__aeabi_dsub>
 800b8cc:	4602      	mov	r2, r0
 800b8ce:	460b      	mov	r3, r1
 800b8d0:	4630      	mov	r0, r6
 800b8d2:	4639      	mov	r1, r7
 800b8d4:	f7f4 fc40 	bl	8000158 <__aeabi_dsub>
 800b8d8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b8dc:	f7f4 fdf4 	bl	80004c8 <__aeabi_dmul>
 800b8e0:	4622      	mov	r2, r4
 800b8e2:	4606      	mov	r6, r0
 800b8e4:	460f      	mov	r7, r1
 800b8e6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b8ea:	462b      	mov	r3, r5
 800b8ec:	f7f4 fdec 	bl	80004c8 <__aeabi_dmul>
 800b8f0:	4602      	mov	r2, r0
 800b8f2:	460b      	mov	r3, r1
 800b8f4:	4630      	mov	r0, r6
 800b8f6:	4639      	mov	r1, r7
 800b8f8:	f7f4 fc30 	bl	800015c <__adddf3>
 800b8fc:	4606      	mov	r6, r0
 800b8fe:	460f      	mov	r7, r1
 800b900:	4602      	mov	r2, r0
 800b902:	460b      	mov	r3, r1
 800b904:	4650      	mov	r0, sl
 800b906:	4659      	mov	r1, fp
 800b908:	f7f4 fc28 	bl	800015c <__adddf3>
 800b90c:	a338      	add	r3, pc, #224	; (adr r3, 800b9f0 <__ieee754_pow+0x708>)
 800b90e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b912:	9804      	ldr	r0, [sp, #16]
 800b914:	460d      	mov	r5, r1
 800b916:	4604      	mov	r4, r0
 800b918:	f7f4 fdd6 	bl	80004c8 <__aeabi_dmul>
 800b91c:	4652      	mov	r2, sl
 800b91e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b922:	465b      	mov	r3, fp
 800b924:	4620      	mov	r0, r4
 800b926:	4629      	mov	r1, r5
 800b928:	f7f4 fc16 	bl	8000158 <__aeabi_dsub>
 800b92c:	4602      	mov	r2, r0
 800b92e:	460b      	mov	r3, r1
 800b930:	4630      	mov	r0, r6
 800b932:	4639      	mov	r1, r7
 800b934:	f7f4 fc10 	bl	8000158 <__aeabi_dsub>
 800b938:	a32f      	add	r3, pc, #188	; (adr r3, 800b9f8 <__ieee754_pow+0x710>)
 800b93a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b93e:	f7f4 fdc3 	bl	80004c8 <__aeabi_dmul>
 800b942:	a32f      	add	r3, pc, #188	; (adr r3, 800ba00 <__ieee754_pow+0x718>)
 800b944:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b948:	4606      	mov	r6, r0
 800b94a:	460f      	mov	r7, r1
 800b94c:	4620      	mov	r0, r4
 800b94e:	4629      	mov	r1, r5
 800b950:	f7f4 fdba 	bl	80004c8 <__aeabi_dmul>
 800b954:	4602      	mov	r2, r0
 800b956:	460b      	mov	r3, r1
 800b958:	4630      	mov	r0, r6
 800b95a:	4639      	mov	r1, r7
 800b95c:	f7f4 fbfe 	bl	800015c <__adddf3>
 800b960:	4b2f      	ldr	r3, [pc, #188]	; (800ba20 <__ieee754_pow+0x738>)
 800b962:	444b      	add	r3, r9
 800b964:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b968:	f7f4 fbf8 	bl	800015c <__adddf3>
 800b96c:	4604      	mov	r4, r0
 800b96e:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b970:	460d      	mov	r5, r1
 800b972:	f7f4 fd3f 	bl	80003f4 <__aeabi_i2d>
 800b976:	4606      	mov	r6, r0
 800b978:	460f      	mov	r7, r1
 800b97a:	4b2a      	ldr	r3, [pc, #168]	; (800ba24 <__ieee754_pow+0x73c>)
 800b97c:	4622      	mov	r2, r4
 800b97e:	444b      	add	r3, r9
 800b980:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b984:	462b      	mov	r3, r5
 800b986:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b98a:	f7f4 fbe7 	bl	800015c <__adddf3>
 800b98e:	4642      	mov	r2, r8
 800b990:	464b      	mov	r3, r9
 800b992:	f7f4 fbe3 	bl	800015c <__adddf3>
 800b996:	4632      	mov	r2, r6
 800b998:	463b      	mov	r3, r7
 800b99a:	f7f4 fbdf 	bl	800015c <__adddf3>
 800b99e:	9804      	ldr	r0, [sp, #16]
 800b9a0:	4632      	mov	r2, r6
 800b9a2:	463b      	mov	r3, r7
 800b9a4:	4682      	mov	sl, r0
 800b9a6:	468b      	mov	fp, r1
 800b9a8:	f7f4 fbd6 	bl	8000158 <__aeabi_dsub>
 800b9ac:	4642      	mov	r2, r8
 800b9ae:	464b      	mov	r3, r9
 800b9b0:	f7f4 fbd2 	bl	8000158 <__aeabi_dsub>
 800b9b4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b9b8:	e60b      	b.n	800b5d2 <__ieee754_pow+0x2ea>
 800b9ba:	f04f 0801 	mov.w	r8, #1
 800b9be:	e6a8      	b.n	800b712 <__ieee754_pow+0x42a>
 800b9c0:	4a454eef 	.word	0x4a454eef
 800b9c4:	3fca7e28 	.word	0x3fca7e28
 800b9c8:	93c9db65 	.word	0x93c9db65
 800b9cc:	3fcd864a 	.word	0x3fcd864a
 800b9d0:	a91d4101 	.word	0xa91d4101
 800b9d4:	3fd17460 	.word	0x3fd17460
 800b9d8:	518f264d 	.word	0x518f264d
 800b9dc:	3fd55555 	.word	0x3fd55555
 800b9e0:	db6fabff 	.word	0xdb6fabff
 800b9e4:	3fdb6db6 	.word	0x3fdb6db6
 800b9e8:	33333303 	.word	0x33333303
 800b9ec:	3fe33333 	.word	0x3fe33333
 800b9f0:	e0000000 	.word	0xe0000000
 800b9f4:	3feec709 	.word	0x3feec709
 800b9f8:	dc3a03fd 	.word	0xdc3a03fd
 800b9fc:	3feec709 	.word	0x3feec709
 800ba00:	145b01f5 	.word	0x145b01f5
 800ba04:	be3e2fe0 	.word	0xbe3e2fe0
 800ba08:	43400000 	.word	0x43400000
 800ba0c:	0003988e 	.word	0x0003988e
 800ba10:	000bb679 	.word	0x000bb679
 800ba14:	0800e8e8 	.word	0x0800e8e8
 800ba18:	3ff00000 	.word	0x3ff00000
 800ba1c:	40080000 	.word	0x40080000
 800ba20:	0800e908 	.word	0x0800e908
 800ba24:	0800e8f8 	.word	0x0800e8f8
 800ba28:	a39b      	add	r3, pc, #620	; (adr r3, 800bc98 <__ieee754_pow+0x9b0>)
 800ba2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba2e:	4640      	mov	r0, r8
 800ba30:	4649      	mov	r1, r9
 800ba32:	f7f4 fb93 	bl	800015c <__adddf3>
 800ba36:	4622      	mov	r2, r4
 800ba38:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ba3c:	462b      	mov	r3, r5
 800ba3e:	4650      	mov	r0, sl
 800ba40:	4639      	mov	r1, r7
 800ba42:	f7f4 fb89 	bl	8000158 <__aeabi_dsub>
 800ba46:	4602      	mov	r2, r0
 800ba48:	460b      	mov	r3, r1
 800ba4a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ba4e:	f7f4 ffcb 	bl	80009e8 <__aeabi_dcmpgt>
 800ba52:	2800      	cmp	r0, #0
 800ba54:	f47f ae0d 	bne.w	800b672 <__ieee754_pow+0x38a>
 800ba58:	4aa3      	ldr	r2, [pc, #652]	; (800bce8 <__ieee754_pow+0xa00>)
 800ba5a:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 800ba5e:	4293      	cmp	r3, r2
 800ba60:	f340 8103 	ble.w	800bc6a <__ieee754_pow+0x982>
 800ba64:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800ba68:	2000      	movs	r0, #0
 800ba6a:	151b      	asrs	r3, r3, #20
 800ba6c:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800ba70:	fa4a f303 	asr.w	r3, sl, r3
 800ba74:	4433      	add	r3, r6
 800ba76:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800ba7a:	4f9c      	ldr	r7, [pc, #624]	; (800bcec <__ieee754_pow+0xa04>)
 800ba7c:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800ba80:	4117      	asrs	r7, r2
 800ba82:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800ba86:	ea23 0107 	bic.w	r1, r3, r7
 800ba8a:	f1c2 0214 	rsb	r2, r2, #20
 800ba8e:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800ba92:	fa4a fa02 	asr.w	sl, sl, r2
 800ba96:	2e00      	cmp	r6, #0
 800ba98:	4602      	mov	r2, r0
 800ba9a:	460b      	mov	r3, r1
 800ba9c:	4620      	mov	r0, r4
 800ba9e:	4629      	mov	r1, r5
 800baa0:	bfb8      	it	lt
 800baa2:	f1ca 0a00 	rsblt	sl, sl, #0
 800baa6:	f7f4 fb57 	bl	8000158 <__aeabi_dsub>
 800baaa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800baae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bab2:	4642      	mov	r2, r8
 800bab4:	464b      	mov	r3, r9
 800bab6:	f7f4 fb51 	bl	800015c <__adddf3>
 800baba:	a379      	add	r3, pc, #484	; (adr r3, 800bca0 <__ieee754_pow+0x9b8>)
 800babc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bac0:	2000      	movs	r0, #0
 800bac2:	460d      	mov	r5, r1
 800bac4:	4604      	mov	r4, r0
 800bac6:	f7f4 fcff 	bl	80004c8 <__aeabi_dmul>
 800baca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bace:	4606      	mov	r6, r0
 800bad0:	460f      	mov	r7, r1
 800bad2:	4620      	mov	r0, r4
 800bad4:	4629      	mov	r1, r5
 800bad6:	f7f4 fb3f 	bl	8000158 <__aeabi_dsub>
 800bada:	4602      	mov	r2, r0
 800badc:	460b      	mov	r3, r1
 800bade:	4640      	mov	r0, r8
 800bae0:	4649      	mov	r1, r9
 800bae2:	f7f4 fb39 	bl	8000158 <__aeabi_dsub>
 800bae6:	a370      	add	r3, pc, #448	; (adr r3, 800bca8 <__ieee754_pow+0x9c0>)
 800bae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800baec:	f7f4 fcec 	bl	80004c8 <__aeabi_dmul>
 800baf0:	a36f      	add	r3, pc, #444	; (adr r3, 800bcb0 <__ieee754_pow+0x9c8>)
 800baf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800baf6:	4680      	mov	r8, r0
 800baf8:	4689      	mov	r9, r1
 800bafa:	4620      	mov	r0, r4
 800bafc:	4629      	mov	r1, r5
 800bafe:	f7f4 fce3 	bl	80004c8 <__aeabi_dmul>
 800bb02:	4602      	mov	r2, r0
 800bb04:	460b      	mov	r3, r1
 800bb06:	4640      	mov	r0, r8
 800bb08:	4649      	mov	r1, r9
 800bb0a:	f7f4 fb27 	bl	800015c <__adddf3>
 800bb0e:	4604      	mov	r4, r0
 800bb10:	460d      	mov	r5, r1
 800bb12:	4602      	mov	r2, r0
 800bb14:	460b      	mov	r3, r1
 800bb16:	4630      	mov	r0, r6
 800bb18:	4639      	mov	r1, r7
 800bb1a:	f7f4 fb1f 	bl	800015c <__adddf3>
 800bb1e:	4632      	mov	r2, r6
 800bb20:	463b      	mov	r3, r7
 800bb22:	4680      	mov	r8, r0
 800bb24:	4689      	mov	r9, r1
 800bb26:	f7f4 fb17 	bl	8000158 <__aeabi_dsub>
 800bb2a:	4602      	mov	r2, r0
 800bb2c:	460b      	mov	r3, r1
 800bb2e:	4620      	mov	r0, r4
 800bb30:	4629      	mov	r1, r5
 800bb32:	f7f4 fb11 	bl	8000158 <__aeabi_dsub>
 800bb36:	4642      	mov	r2, r8
 800bb38:	4606      	mov	r6, r0
 800bb3a:	460f      	mov	r7, r1
 800bb3c:	464b      	mov	r3, r9
 800bb3e:	4640      	mov	r0, r8
 800bb40:	4649      	mov	r1, r9
 800bb42:	f7f4 fcc1 	bl	80004c8 <__aeabi_dmul>
 800bb46:	a35c      	add	r3, pc, #368	; (adr r3, 800bcb8 <__ieee754_pow+0x9d0>)
 800bb48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb4c:	4604      	mov	r4, r0
 800bb4e:	460d      	mov	r5, r1
 800bb50:	f7f4 fcba 	bl	80004c8 <__aeabi_dmul>
 800bb54:	a35a      	add	r3, pc, #360	; (adr r3, 800bcc0 <__ieee754_pow+0x9d8>)
 800bb56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb5a:	f7f4 fafd 	bl	8000158 <__aeabi_dsub>
 800bb5e:	4622      	mov	r2, r4
 800bb60:	462b      	mov	r3, r5
 800bb62:	f7f4 fcb1 	bl	80004c8 <__aeabi_dmul>
 800bb66:	a358      	add	r3, pc, #352	; (adr r3, 800bcc8 <__ieee754_pow+0x9e0>)
 800bb68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb6c:	f7f4 faf6 	bl	800015c <__adddf3>
 800bb70:	4622      	mov	r2, r4
 800bb72:	462b      	mov	r3, r5
 800bb74:	f7f4 fca8 	bl	80004c8 <__aeabi_dmul>
 800bb78:	a355      	add	r3, pc, #340	; (adr r3, 800bcd0 <__ieee754_pow+0x9e8>)
 800bb7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb7e:	f7f4 faeb 	bl	8000158 <__aeabi_dsub>
 800bb82:	4622      	mov	r2, r4
 800bb84:	462b      	mov	r3, r5
 800bb86:	f7f4 fc9f 	bl	80004c8 <__aeabi_dmul>
 800bb8a:	a353      	add	r3, pc, #332	; (adr r3, 800bcd8 <__ieee754_pow+0x9f0>)
 800bb8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb90:	f7f4 fae4 	bl	800015c <__adddf3>
 800bb94:	4622      	mov	r2, r4
 800bb96:	462b      	mov	r3, r5
 800bb98:	f7f4 fc96 	bl	80004c8 <__aeabi_dmul>
 800bb9c:	4602      	mov	r2, r0
 800bb9e:	460b      	mov	r3, r1
 800bba0:	4640      	mov	r0, r8
 800bba2:	4649      	mov	r1, r9
 800bba4:	f7f4 fad8 	bl	8000158 <__aeabi_dsub>
 800bba8:	4604      	mov	r4, r0
 800bbaa:	460d      	mov	r5, r1
 800bbac:	4602      	mov	r2, r0
 800bbae:	460b      	mov	r3, r1
 800bbb0:	4640      	mov	r0, r8
 800bbb2:	4649      	mov	r1, r9
 800bbb4:	f7f4 fc88 	bl	80004c8 <__aeabi_dmul>
 800bbb8:	2200      	movs	r2, #0
 800bbba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bbbe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800bbc2:	4620      	mov	r0, r4
 800bbc4:	4629      	mov	r1, r5
 800bbc6:	f7f4 fac7 	bl	8000158 <__aeabi_dsub>
 800bbca:	4602      	mov	r2, r0
 800bbcc:	460b      	mov	r3, r1
 800bbce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bbd2:	f7f4 fda3 	bl	800071c <__aeabi_ddiv>
 800bbd6:	4632      	mov	r2, r6
 800bbd8:	4604      	mov	r4, r0
 800bbda:	460d      	mov	r5, r1
 800bbdc:	463b      	mov	r3, r7
 800bbde:	4640      	mov	r0, r8
 800bbe0:	4649      	mov	r1, r9
 800bbe2:	f7f4 fc71 	bl	80004c8 <__aeabi_dmul>
 800bbe6:	4632      	mov	r2, r6
 800bbe8:	463b      	mov	r3, r7
 800bbea:	f7f4 fab7 	bl	800015c <__adddf3>
 800bbee:	4602      	mov	r2, r0
 800bbf0:	460b      	mov	r3, r1
 800bbf2:	4620      	mov	r0, r4
 800bbf4:	4629      	mov	r1, r5
 800bbf6:	f7f4 faaf 	bl	8000158 <__aeabi_dsub>
 800bbfa:	4642      	mov	r2, r8
 800bbfc:	464b      	mov	r3, r9
 800bbfe:	f7f4 faab 	bl	8000158 <__aeabi_dsub>
 800bc02:	4602      	mov	r2, r0
 800bc04:	460b      	mov	r3, r1
 800bc06:	2000      	movs	r0, #0
 800bc08:	4939      	ldr	r1, [pc, #228]	; (800bcf0 <__ieee754_pow+0xa08>)
 800bc0a:	f7f4 faa5 	bl	8000158 <__aeabi_dsub>
 800bc0e:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800bc12:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800bc16:	da2b      	bge.n	800bc70 <__ieee754_pow+0x988>
 800bc18:	4652      	mov	r2, sl
 800bc1a:	f002 fb95 	bl	800e348 <scalbn>
 800bc1e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bc22:	f7ff bbf6 	b.w	800b412 <__ieee754_pow+0x12a>
 800bc26:	4b33      	ldr	r3, [pc, #204]	; (800bcf4 <__ieee754_pow+0xa0c>)
 800bc28:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 800bc2c:	429f      	cmp	r7, r3
 800bc2e:	f77f af13 	ble.w	800ba58 <__ieee754_pow+0x770>
 800bc32:	4b31      	ldr	r3, [pc, #196]	; (800bcf8 <__ieee754_pow+0xa10>)
 800bc34:	440b      	add	r3, r1
 800bc36:	4303      	orrs	r3, r0
 800bc38:	d00b      	beq.n	800bc52 <__ieee754_pow+0x96a>
 800bc3a:	a329      	add	r3, pc, #164	; (adr r3, 800bce0 <__ieee754_pow+0x9f8>)
 800bc3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc40:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bc44:	f7f4 fc40 	bl	80004c8 <__aeabi_dmul>
 800bc48:	a325      	add	r3, pc, #148	; (adr r3, 800bce0 <__ieee754_pow+0x9f8>)
 800bc4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc4e:	f7ff bbe0 	b.w	800b412 <__ieee754_pow+0x12a>
 800bc52:	4622      	mov	r2, r4
 800bc54:	462b      	mov	r3, r5
 800bc56:	f7f4 fa7f 	bl	8000158 <__aeabi_dsub>
 800bc5a:	4642      	mov	r2, r8
 800bc5c:	464b      	mov	r3, r9
 800bc5e:	f7f4 feb9 	bl	80009d4 <__aeabi_dcmpge>
 800bc62:	2800      	cmp	r0, #0
 800bc64:	f43f aef8 	beq.w	800ba58 <__ieee754_pow+0x770>
 800bc68:	e7e7      	b.n	800bc3a <__ieee754_pow+0x952>
 800bc6a:	f04f 0a00 	mov.w	sl, #0
 800bc6e:	e71e      	b.n	800baae <__ieee754_pow+0x7c6>
 800bc70:	4621      	mov	r1, r4
 800bc72:	e7d4      	b.n	800bc1e <__ieee754_pow+0x936>
 800bc74:	f04f 0b00 	mov.w	fp, #0
 800bc78:	f8df c074 	ldr.w	ip, [pc, #116]	; 800bcf0 <__ieee754_pow+0xa08>
 800bc7c:	f7ff bb95 	b.w	800b3aa <__ieee754_pow+0xc2>
 800bc80:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 800bc84:	f7ff bb91 	b.w	800b3aa <__ieee754_pow+0xc2>
 800bc88:	4638      	mov	r0, r7
 800bc8a:	4641      	mov	r1, r8
 800bc8c:	f7ff bbc3 	b.w	800b416 <__ieee754_pow+0x12e>
 800bc90:	9200      	str	r2, [sp, #0]
 800bc92:	f7ff bb9f 	b.w	800b3d4 <__ieee754_pow+0xec>
 800bc96:	bf00      	nop
 800bc98:	652b82fe 	.word	0x652b82fe
 800bc9c:	3c971547 	.word	0x3c971547
 800bca0:	00000000 	.word	0x00000000
 800bca4:	3fe62e43 	.word	0x3fe62e43
 800bca8:	fefa39ef 	.word	0xfefa39ef
 800bcac:	3fe62e42 	.word	0x3fe62e42
 800bcb0:	0ca86c39 	.word	0x0ca86c39
 800bcb4:	be205c61 	.word	0xbe205c61
 800bcb8:	72bea4d0 	.word	0x72bea4d0
 800bcbc:	3e663769 	.word	0x3e663769
 800bcc0:	c5d26bf1 	.word	0xc5d26bf1
 800bcc4:	3ebbbd41 	.word	0x3ebbbd41
 800bcc8:	af25de2c 	.word	0xaf25de2c
 800bccc:	3f11566a 	.word	0x3f11566a
 800bcd0:	16bebd93 	.word	0x16bebd93
 800bcd4:	3f66c16c 	.word	0x3f66c16c
 800bcd8:	5555553e 	.word	0x5555553e
 800bcdc:	3fc55555 	.word	0x3fc55555
 800bce0:	c2f8f359 	.word	0xc2f8f359
 800bce4:	01a56e1f 	.word	0x01a56e1f
 800bce8:	3fe00000 	.word	0x3fe00000
 800bcec:	000fffff 	.word	0x000fffff
 800bcf0:	3ff00000 	.word	0x3ff00000
 800bcf4:	4090cbff 	.word	0x4090cbff
 800bcf8:	3f6f3400 	.word	0x3f6f3400
 800bcfc:	00000000 	.word	0x00000000

0800bd00 <__ieee754_rem_pio2>:
 800bd00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd04:	4614      	mov	r4, r2
 800bd06:	4ac2      	ldr	r2, [pc, #776]	; (800c010 <__ieee754_rem_pio2+0x310>)
 800bd08:	f021 4a00 	bic.w	sl, r1, #2147483648	; 0x80000000
 800bd0c:	4592      	cmp	sl, r2
 800bd0e:	b08d      	sub	sp, #52	; 0x34
 800bd10:	468b      	mov	fp, r1
 800bd12:	dc07      	bgt.n	800bd24 <__ieee754_rem_pio2+0x24>
 800bd14:	2200      	movs	r2, #0
 800bd16:	2300      	movs	r3, #0
 800bd18:	e9c4 0100 	strd	r0, r1, [r4]
 800bd1c:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800bd20:	2500      	movs	r5, #0
 800bd22:	e023      	b.n	800bd6c <__ieee754_rem_pio2+0x6c>
 800bd24:	4abb      	ldr	r2, [pc, #748]	; (800c014 <__ieee754_rem_pio2+0x314>)
 800bd26:	4592      	cmp	sl, r2
 800bd28:	dc71      	bgt.n	800be0e <__ieee754_rem_pio2+0x10e>
 800bd2a:	a3ab      	add	r3, pc, #684	; (adr r3, 800bfd8 <__ieee754_rem_pio2+0x2d8>)
 800bd2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd30:	2900      	cmp	r1, #0
 800bd32:	4db9      	ldr	r5, [pc, #740]	; (800c018 <__ieee754_rem_pio2+0x318>)
 800bd34:	dd36      	ble.n	800bda4 <__ieee754_rem_pio2+0xa4>
 800bd36:	f7f4 fa0f 	bl	8000158 <__aeabi_dsub>
 800bd3a:	45aa      	cmp	sl, r5
 800bd3c:	4606      	mov	r6, r0
 800bd3e:	460f      	mov	r7, r1
 800bd40:	d018      	beq.n	800bd74 <__ieee754_rem_pio2+0x74>
 800bd42:	a3a7      	add	r3, pc, #668	; (adr r3, 800bfe0 <__ieee754_rem_pio2+0x2e0>)
 800bd44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd48:	f7f4 fa06 	bl	8000158 <__aeabi_dsub>
 800bd4c:	4602      	mov	r2, r0
 800bd4e:	460b      	mov	r3, r1
 800bd50:	4630      	mov	r0, r6
 800bd52:	e9c4 2300 	strd	r2, r3, [r4]
 800bd56:	4639      	mov	r1, r7
 800bd58:	f7f4 f9fe 	bl	8000158 <__aeabi_dsub>
 800bd5c:	a3a0      	add	r3, pc, #640	; (adr r3, 800bfe0 <__ieee754_rem_pio2+0x2e0>)
 800bd5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd62:	f7f4 f9f9 	bl	8000158 <__aeabi_dsub>
 800bd66:	2501      	movs	r5, #1
 800bd68:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800bd6c:	4628      	mov	r0, r5
 800bd6e:	b00d      	add	sp, #52	; 0x34
 800bd70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd74:	a39c      	add	r3, pc, #624	; (adr r3, 800bfe8 <__ieee754_rem_pio2+0x2e8>)
 800bd76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd7a:	f7f4 f9ed 	bl	8000158 <__aeabi_dsub>
 800bd7e:	a39c      	add	r3, pc, #624	; (adr r3, 800bff0 <__ieee754_rem_pio2+0x2f0>)
 800bd80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd84:	4606      	mov	r6, r0
 800bd86:	460f      	mov	r7, r1
 800bd88:	f7f4 f9e6 	bl	8000158 <__aeabi_dsub>
 800bd8c:	4602      	mov	r2, r0
 800bd8e:	460b      	mov	r3, r1
 800bd90:	4630      	mov	r0, r6
 800bd92:	e9c4 2300 	strd	r2, r3, [r4]
 800bd96:	4639      	mov	r1, r7
 800bd98:	f7f4 f9de 	bl	8000158 <__aeabi_dsub>
 800bd9c:	a394      	add	r3, pc, #592	; (adr r3, 800bff0 <__ieee754_rem_pio2+0x2f0>)
 800bd9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bda2:	e7de      	b.n	800bd62 <__ieee754_rem_pio2+0x62>
 800bda4:	f7f4 f9da 	bl	800015c <__adddf3>
 800bda8:	45aa      	cmp	sl, r5
 800bdaa:	4606      	mov	r6, r0
 800bdac:	460f      	mov	r7, r1
 800bdae:	d016      	beq.n	800bdde <__ieee754_rem_pio2+0xde>
 800bdb0:	a38b      	add	r3, pc, #556	; (adr r3, 800bfe0 <__ieee754_rem_pio2+0x2e0>)
 800bdb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdb6:	f7f4 f9d1 	bl	800015c <__adddf3>
 800bdba:	4602      	mov	r2, r0
 800bdbc:	460b      	mov	r3, r1
 800bdbe:	4630      	mov	r0, r6
 800bdc0:	e9c4 2300 	strd	r2, r3, [r4]
 800bdc4:	4639      	mov	r1, r7
 800bdc6:	f7f4 f9c7 	bl	8000158 <__aeabi_dsub>
 800bdca:	a385      	add	r3, pc, #532	; (adr r3, 800bfe0 <__ieee754_rem_pio2+0x2e0>)
 800bdcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdd0:	f7f4 f9c4 	bl	800015c <__adddf3>
 800bdd4:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800bdd8:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800bddc:	e7c6      	b.n	800bd6c <__ieee754_rem_pio2+0x6c>
 800bdde:	a382      	add	r3, pc, #520	; (adr r3, 800bfe8 <__ieee754_rem_pio2+0x2e8>)
 800bde0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bde4:	f7f4 f9ba 	bl	800015c <__adddf3>
 800bde8:	a381      	add	r3, pc, #516	; (adr r3, 800bff0 <__ieee754_rem_pio2+0x2f0>)
 800bdea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdee:	4606      	mov	r6, r0
 800bdf0:	460f      	mov	r7, r1
 800bdf2:	f7f4 f9b3 	bl	800015c <__adddf3>
 800bdf6:	4602      	mov	r2, r0
 800bdf8:	460b      	mov	r3, r1
 800bdfa:	4630      	mov	r0, r6
 800bdfc:	e9c4 2300 	strd	r2, r3, [r4]
 800be00:	4639      	mov	r1, r7
 800be02:	f7f4 f9a9 	bl	8000158 <__aeabi_dsub>
 800be06:	a37a      	add	r3, pc, #488	; (adr r3, 800bff0 <__ieee754_rem_pio2+0x2f0>)
 800be08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be0c:	e7e0      	b.n	800bdd0 <__ieee754_rem_pio2+0xd0>
 800be0e:	4a83      	ldr	r2, [pc, #524]	; (800c01c <__ieee754_rem_pio2+0x31c>)
 800be10:	4592      	cmp	sl, r2
 800be12:	f300 80d2 	bgt.w	800bfba <__ieee754_rem_pio2+0x2ba>
 800be16:	f002 f975 	bl	800e104 <fabs>
 800be1a:	a377      	add	r3, pc, #476	; (adr r3, 800bff8 <__ieee754_rem_pio2+0x2f8>)
 800be1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be20:	4606      	mov	r6, r0
 800be22:	460f      	mov	r7, r1
 800be24:	f7f4 fb50 	bl	80004c8 <__aeabi_dmul>
 800be28:	2200      	movs	r2, #0
 800be2a:	4b7d      	ldr	r3, [pc, #500]	; (800c020 <__ieee754_rem_pio2+0x320>)
 800be2c:	f7f4 f996 	bl	800015c <__adddf3>
 800be30:	f7f4 fdfa 	bl	8000a28 <__aeabi_d2iz>
 800be34:	4605      	mov	r5, r0
 800be36:	f7f4 fadd 	bl	80003f4 <__aeabi_i2d>
 800be3a:	a367      	add	r3, pc, #412	; (adr r3, 800bfd8 <__ieee754_rem_pio2+0x2d8>)
 800be3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be40:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800be44:	f7f4 fb40 	bl	80004c8 <__aeabi_dmul>
 800be48:	4602      	mov	r2, r0
 800be4a:	460b      	mov	r3, r1
 800be4c:	4630      	mov	r0, r6
 800be4e:	4639      	mov	r1, r7
 800be50:	f7f4 f982 	bl	8000158 <__aeabi_dsub>
 800be54:	a362      	add	r3, pc, #392	; (adr r3, 800bfe0 <__ieee754_rem_pio2+0x2e0>)
 800be56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be5a:	4606      	mov	r6, r0
 800be5c:	460f      	mov	r7, r1
 800be5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800be62:	f7f4 fb31 	bl	80004c8 <__aeabi_dmul>
 800be66:	2d1f      	cmp	r5, #31
 800be68:	4680      	mov	r8, r0
 800be6a:	4689      	mov	r9, r1
 800be6c:	dc0e      	bgt.n	800be8c <__ieee754_rem_pio2+0x18c>
 800be6e:	4b6d      	ldr	r3, [pc, #436]	; (800c024 <__ieee754_rem_pio2+0x324>)
 800be70:	1e6a      	subs	r2, r5, #1
 800be72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be76:	4553      	cmp	r3, sl
 800be78:	d008      	beq.n	800be8c <__ieee754_rem_pio2+0x18c>
 800be7a:	4642      	mov	r2, r8
 800be7c:	464b      	mov	r3, r9
 800be7e:	4630      	mov	r0, r6
 800be80:	4639      	mov	r1, r7
 800be82:	f7f4 f969 	bl	8000158 <__aeabi_dsub>
 800be86:	e9c4 0100 	strd	r0, r1, [r4]
 800be8a:	e011      	b.n	800beb0 <__ieee754_rem_pio2+0x1b0>
 800be8c:	464b      	mov	r3, r9
 800be8e:	4642      	mov	r2, r8
 800be90:	4630      	mov	r0, r6
 800be92:	4639      	mov	r1, r7
 800be94:	f7f4 f960 	bl	8000158 <__aeabi_dsub>
 800be98:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 800be9c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800bea0:	ebaa 0303 	sub.w	r3, sl, r3
 800bea4:	2b10      	cmp	r3, #16
 800bea6:	dc1f      	bgt.n	800bee8 <__ieee754_rem_pio2+0x1e8>
 800bea8:	4602      	mov	r2, r0
 800beaa:	460b      	mov	r3, r1
 800beac:	e9c4 2300 	strd	r2, r3, [r4]
 800beb0:	e9d4 2a00 	ldrd	r2, sl, [r4]
 800beb4:	4630      	mov	r0, r6
 800beb6:	4653      	mov	r3, sl
 800beb8:	4639      	mov	r1, r7
 800beba:	f7f4 f94d 	bl	8000158 <__aeabi_dsub>
 800bebe:	4642      	mov	r2, r8
 800bec0:	464b      	mov	r3, r9
 800bec2:	f7f4 f949 	bl	8000158 <__aeabi_dsub>
 800bec6:	4602      	mov	r2, r0
 800bec8:	460b      	mov	r3, r1
 800beca:	f1bb 0f00 	cmp.w	fp, #0
 800bece:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800bed2:	f6bf af4b 	bge.w	800bd6c <__ieee754_rem_pio2+0x6c>
 800bed6:	f10a 4300 	add.w	r3, sl, #2147483648	; 0x80000000
 800beda:	e9c4 3001 	strd	r3, r0, [r4, #4]
 800bede:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800bee2:	60e1      	str	r1, [r4, #12]
 800bee4:	426d      	negs	r5, r5
 800bee6:	e741      	b.n	800bd6c <__ieee754_rem_pio2+0x6c>
 800bee8:	a33f      	add	r3, pc, #252	; (adr r3, 800bfe8 <__ieee754_rem_pio2+0x2e8>)
 800beea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800beee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bef2:	f7f4 fae9 	bl	80004c8 <__aeabi_dmul>
 800bef6:	4680      	mov	r8, r0
 800bef8:	4689      	mov	r9, r1
 800befa:	4602      	mov	r2, r0
 800befc:	460b      	mov	r3, r1
 800befe:	4630      	mov	r0, r6
 800bf00:	4639      	mov	r1, r7
 800bf02:	f7f4 f929 	bl	8000158 <__aeabi_dsub>
 800bf06:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bf0a:	4602      	mov	r2, r0
 800bf0c:	460b      	mov	r3, r1
 800bf0e:	4630      	mov	r0, r6
 800bf10:	4639      	mov	r1, r7
 800bf12:	f7f4 f921 	bl	8000158 <__aeabi_dsub>
 800bf16:	4642      	mov	r2, r8
 800bf18:	464b      	mov	r3, r9
 800bf1a:	f7f4 f91d 	bl	8000158 <__aeabi_dsub>
 800bf1e:	a334      	add	r3, pc, #208	; (adr r3, 800bff0 <__ieee754_rem_pio2+0x2f0>)
 800bf20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf24:	4606      	mov	r6, r0
 800bf26:	460f      	mov	r7, r1
 800bf28:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bf2c:	f7f4 facc 	bl	80004c8 <__aeabi_dmul>
 800bf30:	4632      	mov	r2, r6
 800bf32:	463b      	mov	r3, r7
 800bf34:	f7f4 f910 	bl	8000158 <__aeabi_dsub>
 800bf38:	460b      	mov	r3, r1
 800bf3a:	4602      	mov	r2, r0
 800bf3c:	4680      	mov	r8, r0
 800bf3e:	4689      	mov	r9, r1
 800bf40:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bf44:	f7f4 f908 	bl	8000158 <__aeabi_dsub>
 800bf48:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800bf4c:	ebaa 0a03 	sub.w	sl, sl, r3
 800bf50:	f1ba 0f31 	cmp.w	sl, #49	; 0x31
 800bf54:	dc06      	bgt.n	800bf64 <__ieee754_rem_pio2+0x264>
 800bf56:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
 800bf5a:	4602      	mov	r2, r0
 800bf5c:	460b      	mov	r3, r1
 800bf5e:	e9c4 2300 	strd	r2, r3, [r4]
 800bf62:	e7a5      	b.n	800beb0 <__ieee754_rem_pio2+0x1b0>
 800bf64:	a326      	add	r3, pc, #152	; (adr r3, 800c000 <__ieee754_rem_pio2+0x300>)
 800bf66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf6a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bf6e:	f7f4 faab 	bl	80004c8 <__aeabi_dmul>
 800bf72:	4680      	mov	r8, r0
 800bf74:	4689      	mov	r9, r1
 800bf76:	4602      	mov	r2, r0
 800bf78:	460b      	mov	r3, r1
 800bf7a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bf7e:	f7f4 f8eb 	bl	8000158 <__aeabi_dsub>
 800bf82:	4602      	mov	r2, r0
 800bf84:	460b      	mov	r3, r1
 800bf86:	4606      	mov	r6, r0
 800bf88:	460f      	mov	r7, r1
 800bf8a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bf8e:	f7f4 f8e3 	bl	8000158 <__aeabi_dsub>
 800bf92:	4642      	mov	r2, r8
 800bf94:	464b      	mov	r3, r9
 800bf96:	f7f4 f8df 	bl	8000158 <__aeabi_dsub>
 800bf9a:	a31b      	add	r3, pc, #108	; (adr r3, 800c008 <__ieee754_rem_pio2+0x308>)
 800bf9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfa0:	4680      	mov	r8, r0
 800bfa2:	4689      	mov	r9, r1
 800bfa4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bfa8:	f7f4 fa8e 	bl	80004c8 <__aeabi_dmul>
 800bfac:	4642      	mov	r2, r8
 800bfae:	464b      	mov	r3, r9
 800bfb0:	f7f4 f8d2 	bl	8000158 <__aeabi_dsub>
 800bfb4:	4680      	mov	r8, r0
 800bfb6:	4689      	mov	r9, r1
 800bfb8:	e75f      	b.n	800be7a <__ieee754_rem_pio2+0x17a>
 800bfba:	4a1b      	ldr	r2, [pc, #108]	; (800c028 <__ieee754_rem_pio2+0x328>)
 800bfbc:	4592      	cmp	sl, r2
 800bfbe:	dd35      	ble.n	800c02c <__ieee754_rem_pio2+0x32c>
 800bfc0:	4602      	mov	r2, r0
 800bfc2:	460b      	mov	r3, r1
 800bfc4:	f7f4 f8c8 	bl	8000158 <__aeabi_dsub>
 800bfc8:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800bfcc:	e9c4 0100 	strd	r0, r1, [r4]
 800bfd0:	e6a6      	b.n	800bd20 <__ieee754_rem_pio2+0x20>
 800bfd2:	bf00      	nop
 800bfd4:	f3af 8000 	nop.w
 800bfd8:	54400000 	.word	0x54400000
 800bfdc:	3ff921fb 	.word	0x3ff921fb
 800bfe0:	1a626331 	.word	0x1a626331
 800bfe4:	3dd0b461 	.word	0x3dd0b461
 800bfe8:	1a600000 	.word	0x1a600000
 800bfec:	3dd0b461 	.word	0x3dd0b461
 800bff0:	2e037073 	.word	0x2e037073
 800bff4:	3ba3198a 	.word	0x3ba3198a
 800bff8:	6dc9c883 	.word	0x6dc9c883
 800bffc:	3fe45f30 	.word	0x3fe45f30
 800c000:	2e000000 	.word	0x2e000000
 800c004:	3ba3198a 	.word	0x3ba3198a
 800c008:	252049c1 	.word	0x252049c1
 800c00c:	397b839a 	.word	0x397b839a
 800c010:	3fe921fb 	.word	0x3fe921fb
 800c014:	4002d97b 	.word	0x4002d97b
 800c018:	3ff921fb 	.word	0x3ff921fb
 800c01c:	413921fb 	.word	0x413921fb
 800c020:	3fe00000 	.word	0x3fe00000
 800c024:	0800e918 	.word	0x0800e918
 800c028:	7fefffff 	.word	0x7fefffff
 800c02c:	ea4f 552a 	mov.w	r5, sl, asr #20
 800c030:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 800c034:	ebaa 5105 	sub.w	r1, sl, r5, lsl #20
 800c038:	460f      	mov	r7, r1
 800c03a:	4606      	mov	r6, r0
 800c03c:	f7f4 fcf4 	bl	8000a28 <__aeabi_d2iz>
 800c040:	f7f4 f9d8 	bl	80003f4 <__aeabi_i2d>
 800c044:	4602      	mov	r2, r0
 800c046:	460b      	mov	r3, r1
 800c048:	4630      	mov	r0, r6
 800c04a:	4639      	mov	r1, r7
 800c04c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c050:	f7f4 f882 	bl	8000158 <__aeabi_dsub>
 800c054:	2200      	movs	r2, #0
 800c056:	4b20      	ldr	r3, [pc, #128]	; (800c0d8 <__ieee754_rem_pio2+0x3d8>)
 800c058:	f7f4 fa36 	bl	80004c8 <__aeabi_dmul>
 800c05c:	460f      	mov	r7, r1
 800c05e:	4606      	mov	r6, r0
 800c060:	f7f4 fce2 	bl	8000a28 <__aeabi_d2iz>
 800c064:	f7f4 f9c6 	bl	80003f4 <__aeabi_i2d>
 800c068:	4602      	mov	r2, r0
 800c06a:	460b      	mov	r3, r1
 800c06c:	4630      	mov	r0, r6
 800c06e:	4639      	mov	r1, r7
 800c070:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800c074:	f7f4 f870 	bl	8000158 <__aeabi_dsub>
 800c078:	2200      	movs	r2, #0
 800c07a:	4b17      	ldr	r3, [pc, #92]	; (800c0d8 <__ieee754_rem_pio2+0x3d8>)
 800c07c:	f7f4 fa24 	bl	80004c8 <__aeabi_dmul>
 800c080:	f04f 0803 	mov.w	r8, #3
 800c084:	2600      	movs	r6, #0
 800c086:	2700      	movs	r7, #0
 800c088:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800c08c:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 800c090:	4632      	mov	r2, r6
 800c092:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800c096:	463b      	mov	r3, r7
 800c098:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 800c09c:	f7f4 fc7c 	bl	8000998 <__aeabi_dcmpeq>
 800c0a0:	b9b8      	cbnz	r0, 800c0d2 <__ieee754_rem_pio2+0x3d2>
 800c0a2:	4b0e      	ldr	r3, [pc, #56]	; (800c0dc <__ieee754_rem_pio2+0x3dc>)
 800c0a4:	462a      	mov	r2, r5
 800c0a6:	9301      	str	r3, [sp, #4]
 800c0a8:	2302      	movs	r3, #2
 800c0aa:	4621      	mov	r1, r4
 800c0ac:	9300      	str	r3, [sp, #0]
 800c0ae:	a806      	add	r0, sp, #24
 800c0b0:	4643      	mov	r3, r8
 800c0b2:	f000 ff07 	bl	800cec4 <__kernel_rem_pio2>
 800c0b6:	f1bb 0f00 	cmp.w	fp, #0
 800c0ba:	4605      	mov	r5, r0
 800c0bc:	f6bf ae56 	bge.w	800bd6c <__ieee754_rem_pio2+0x6c>
 800c0c0:	6863      	ldr	r3, [r4, #4]
 800c0c2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800c0c6:	6063      	str	r3, [r4, #4]
 800c0c8:	68e3      	ldr	r3, [r4, #12]
 800c0ca:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800c0ce:	60e3      	str	r3, [r4, #12]
 800c0d0:	e708      	b.n	800bee4 <__ieee754_rem_pio2+0x1e4>
 800c0d2:	46d0      	mov	r8, sl
 800c0d4:	e7dc      	b.n	800c090 <__ieee754_rem_pio2+0x390>
 800c0d6:	bf00      	nop
 800c0d8:	41700000 	.word	0x41700000
 800c0dc:	0800e998 	.word	0x0800e998

0800c0e0 <__ieee754_sqrt>:
 800c0e0:	4b54      	ldr	r3, [pc, #336]	; (800c234 <__ieee754_sqrt+0x154>)
 800c0e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c0e6:	438b      	bics	r3, r1
 800c0e8:	4606      	mov	r6, r0
 800c0ea:	460d      	mov	r5, r1
 800c0ec:	460a      	mov	r2, r1
 800c0ee:	460c      	mov	r4, r1
 800c0f0:	d10f      	bne.n	800c112 <__ieee754_sqrt+0x32>
 800c0f2:	4602      	mov	r2, r0
 800c0f4:	460b      	mov	r3, r1
 800c0f6:	f7f4 f9e7 	bl	80004c8 <__aeabi_dmul>
 800c0fa:	4602      	mov	r2, r0
 800c0fc:	460b      	mov	r3, r1
 800c0fe:	4630      	mov	r0, r6
 800c100:	4629      	mov	r1, r5
 800c102:	f7f4 f82b 	bl	800015c <__adddf3>
 800c106:	4606      	mov	r6, r0
 800c108:	460d      	mov	r5, r1
 800c10a:	4630      	mov	r0, r6
 800c10c:	4629      	mov	r1, r5
 800c10e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c112:	2900      	cmp	r1, #0
 800c114:	4607      	mov	r7, r0
 800c116:	4603      	mov	r3, r0
 800c118:	dc0e      	bgt.n	800c138 <__ieee754_sqrt+0x58>
 800c11a:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 800c11e:	ea5c 0707 	orrs.w	r7, ip, r7
 800c122:	d0f2      	beq.n	800c10a <__ieee754_sqrt+0x2a>
 800c124:	b141      	cbz	r1, 800c138 <__ieee754_sqrt+0x58>
 800c126:	4602      	mov	r2, r0
 800c128:	460b      	mov	r3, r1
 800c12a:	f7f4 f815 	bl	8000158 <__aeabi_dsub>
 800c12e:	4602      	mov	r2, r0
 800c130:	460b      	mov	r3, r1
 800c132:	f7f4 faf3 	bl	800071c <__aeabi_ddiv>
 800c136:	e7e6      	b.n	800c106 <__ieee754_sqrt+0x26>
 800c138:	1512      	asrs	r2, r2, #20
 800c13a:	d074      	beq.n	800c226 <__ieee754_sqrt+0x146>
 800c13c:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800c140:	07d5      	lsls	r5, r2, #31
 800c142:	f04f 0500 	mov.w	r5, #0
 800c146:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800c14a:	bf48      	it	mi
 800c14c:	0fd9      	lsrmi	r1, r3, #31
 800c14e:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 800c152:	bf44      	itt	mi
 800c154:	005b      	lslmi	r3, r3, #1
 800c156:	eb01 0444 	addmi.w	r4, r1, r4, lsl #1
 800c15a:	1051      	asrs	r1, r2, #1
 800c15c:	0fda      	lsrs	r2, r3, #31
 800c15e:	eb02 0444 	add.w	r4, r2, r4, lsl #1
 800c162:	4628      	mov	r0, r5
 800c164:	2216      	movs	r2, #22
 800c166:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800c16a:	005b      	lsls	r3, r3, #1
 800c16c:	1987      	adds	r7, r0, r6
 800c16e:	42a7      	cmp	r7, r4
 800c170:	bfde      	ittt	le
 800c172:	19b8      	addle	r0, r7, r6
 800c174:	1be4      	suble	r4, r4, r7
 800c176:	19ad      	addle	r5, r5, r6
 800c178:	0fdf      	lsrs	r7, r3, #31
 800c17a:	3a01      	subs	r2, #1
 800c17c:	eb07 0444 	add.w	r4, r7, r4, lsl #1
 800c180:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c184:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800c188:	d1f0      	bne.n	800c16c <__ieee754_sqrt+0x8c>
 800c18a:	f04f 0c20 	mov.w	ip, #32
 800c18e:	4696      	mov	lr, r2
 800c190:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800c194:	4284      	cmp	r4, r0
 800c196:	eb06 070e 	add.w	r7, r6, lr
 800c19a:	dc02      	bgt.n	800c1a2 <__ieee754_sqrt+0xc2>
 800c19c:	d112      	bne.n	800c1c4 <__ieee754_sqrt+0xe4>
 800c19e:	429f      	cmp	r7, r3
 800c1a0:	d810      	bhi.n	800c1c4 <__ieee754_sqrt+0xe4>
 800c1a2:	2f00      	cmp	r7, #0
 800c1a4:	eb07 0e06 	add.w	lr, r7, r6
 800c1a8:	da42      	bge.n	800c230 <__ieee754_sqrt+0x150>
 800c1aa:	f1be 0f00 	cmp.w	lr, #0
 800c1ae:	db3f      	blt.n	800c230 <__ieee754_sqrt+0x150>
 800c1b0:	f100 0801 	add.w	r8, r0, #1
 800c1b4:	1a24      	subs	r4, r4, r0
 800c1b6:	4640      	mov	r0, r8
 800c1b8:	429f      	cmp	r7, r3
 800c1ba:	bf88      	it	hi
 800c1bc:	f104 34ff 	addhi.w	r4, r4, #4294967295	; 0xffffffff
 800c1c0:	1bdb      	subs	r3, r3, r7
 800c1c2:	4432      	add	r2, r6
 800c1c4:	0064      	lsls	r4, r4, #1
 800c1c6:	f1bc 0c01 	subs.w	ip, ip, #1
 800c1ca:	eb04 74d3 	add.w	r4, r4, r3, lsr #31
 800c1ce:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800c1d2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c1d6:	d1dd      	bne.n	800c194 <__ieee754_sqrt+0xb4>
 800c1d8:	4323      	orrs	r3, r4
 800c1da:	d006      	beq.n	800c1ea <__ieee754_sqrt+0x10a>
 800c1dc:	1c54      	adds	r4, r2, #1
 800c1de:	bf0b      	itete	eq
 800c1e0:	4662      	moveq	r2, ip
 800c1e2:	3201      	addne	r2, #1
 800c1e4:	3501      	addeq	r5, #1
 800c1e6:	f022 0201 	bicne.w	r2, r2, #1
 800c1ea:	106b      	asrs	r3, r5, #1
 800c1ec:	0852      	lsrs	r2, r2, #1
 800c1ee:	07e8      	lsls	r0, r5, #31
 800c1f0:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800c1f4:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800c1f8:	bf48      	it	mi
 800c1fa:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800c1fe:	eb03 5501 	add.w	r5, r3, r1, lsl #20
 800c202:	4616      	mov	r6, r2
 800c204:	e781      	b.n	800c10a <__ieee754_sqrt+0x2a>
 800c206:	0adc      	lsrs	r4, r3, #11
 800c208:	3915      	subs	r1, #21
 800c20a:	055b      	lsls	r3, r3, #21
 800c20c:	2c00      	cmp	r4, #0
 800c20e:	d0fa      	beq.n	800c206 <__ieee754_sqrt+0x126>
 800c210:	02e6      	lsls	r6, r4, #11
 800c212:	d50a      	bpl.n	800c22a <__ieee754_sqrt+0x14a>
 800c214:	f1c2 0020 	rsb	r0, r2, #32
 800c218:	fa23 f000 	lsr.w	r0, r3, r0
 800c21c:	1e55      	subs	r5, r2, #1
 800c21e:	4093      	lsls	r3, r2
 800c220:	4304      	orrs	r4, r0
 800c222:	1b4a      	subs	r2, r1, r5
 800c224:	e78a      	b.n	800c13c <__ieee754_sqrt+0x5c>
 800c226:	4611      	mov	r1, r2
 800c228:	e7f0      	b.n	800c20c <__ieee754_sqrt+0x12c>
 800c22a:	0064      	lsls	r4, r4, #1
 800c22c:	3201      	adds	r2, #1
 800c22e:	e7ef      	b.n	800c210 <__ieee754_sqrt+0x130>
 800c230:	4680      	mov	r8, r0
 800c232:	e7bf      	b.n	800c1b4 <__ieee754_sqrt+0xd4>
 800c234:	7ff00000 	.word	0x7ff00000

0800c238 <__ieee754_atan2f>:
 800c238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c23a:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800c23e:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 800c242:	4603      	mov	r3, r0
 800c244:	dc05      	bgt.n	800c252 <__ieee754_atan2f+0x1a>
 800c246:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 800c24a:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800c24e:	4607      	mov	r7, r0
 800c250:	dd04      	ble.n	800c25c <__ieee754_atan2f+0x24>
 800c252:	4618      	mov	r0, r3
 800c254:	f7f4 fc66 	bl	8000b24 <__addsf3>
 800c258:	4603      	mov	r3, r0
 800c25a:	e024      	b.n	800c2a6 <__ieee754_atan2f+0x6e>
 800c25c:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
 800c260:	d103      	bne.n	800c26a <__ieee754_atan2f+0x32>
 800c262:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800c266:	f002 b8dd 	b.w	800e424 <atanf>
 800c26a:	178c      	asrs	r4, r1, #30
 800c26c:	f004 0402 	and.w	r4, r4, #2
 800c270:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800c274:	b92a      	cbnz	r2, 800c282 <__ieee754_atan2f+0x4a>
 800c276:	2c02      	cmp	r4, #2
 800c278:	d057      	beq.n	800c32a <__ieee754_atan2f+0xf2>
 800c27a:	2c03      	cmp	r4, #3
 800c27c:	d113      	bne.n	800c2a6 <__ieee754_atan2f+0x6e>
 800c27e:	4b2d      	ldr	r3, [pc, #180]	; (800c334 <__ieee754_atan2f+0xfc>)
 800c280:	e011      	b.n	800c2a6 <__ieee754_atan2f+0x6e>
 800c282:	b91e      	cbnz	r6, 800c28c <__ieee754_atan2f+0x54>
 800c284:	2f00      	cmp	r7, #0
 800c286:	da52      	bge.n	800c32e <__ieee754_atan2f+0xf6>
 800c288:	4b2b      	ldr	r3, [pc, #172]	; (800c338 <__ieee754_atan2f+0x100>)
 800c28a:	e00c      	b.n	800c2a6 <__ieee754_atan2f+0x6e>
 800c28c:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 800c290:	d11a      	bne.n	800c2c8 <__ieee754_atan2f+0x90>
 800c292:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800c296:	d10c      	bne.n	800c2b2 <__ieee754_atan2f+0x7a>
 800c298:	2c02      	cmp	r4, #2
 800c29a:	d006      	beq.n	800c2aa <__ieee754_atan2f+0x72>
 800c29c:	2c03      	cmp	r4, #3
 800c29e:	d006      	beq.n	800c2ae <__ieee754_atan2f+0x76>
 800c2a0:	2c01      	cmp	r4, #1
 800c2a2:	d140      	bne.n	800c326 <__ieee754_atan2f+0xee>
 800c2a4:	4b25      	ldr	r3, [pc, #148]	; (800c33c <__ieee754_atan2f+0x104>)
 800c2a6:	4618      	mov	r0, r3
 800c2a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c2aa:	4b25      	ldr	r3, [pc, #148]	; (800c340 <__ieee754_atan2f+0x108>)
 800c2ac:	e7fb      	b.n	800c2a6 <__ieee754_atan2f+0x6e>
 800c2ae:	4b25      	ldr	r3, [pc, #148]	; (800c344 <__ieee754_atan2f+0x10c>)
 800c2b0:	e7f9      	b.n	800c2a6 <__ieee754_atan2f+0x6e>
 800c2b2:	2c02      	cmp	r4, #2
 800c2b4:	d039      	beq.n	800c32a <__ieee754_atan2f+0xf2>
 800c2b6:	2c03      	cmp	r4, #3
 800c2b8:	d0e1      	beq.n	800c27e <__ieee754_atan2f+0x46>
 800c2ba:	2c01      	cmp	r4, #1
 800c2bc:	d102      	bne.n	800c2c4 <__ieee754_atan2f+0x8c>
 800c2be:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800c2c2:	e7f0      	b.n	800c2a6 <__ieee754_atan2f+0x6e>
 800c2c4:	2300      	movs	r3, #0
 800c2c6:	e7ee      	b.n	800c2a6 <__ieee754_atan2f+0x6e>
 800c2c8:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800c2cc:	d0da      	beq.n	800c284 <__ieee754_atan2f+0x4c>
 800c2ce:	1b92      	subs	r2, r2, r6
 800c2d0:	15d2      	asrs	r2, r2, #23
 800c2d2:	2a3c      	cmp	r2, #60	; 0x3c
 800c2d4:	dc17      	bgt.n	800c306 <__ieee754_atan2f+0xce>
 800c2d6:	2900      	cmp	r1, #0
 800c2d8:	da01      	bge.n	800c2de <__ieee754_atan2f+0xa6>
 800c2da:	323c      	adds	r2, #60	; 0x3c
 800c2dc:	db15      	blt.n	800c30a <__ieee754_atan2f+0xd2>
 800c2de:	4618      	mov	r0, r3
 800c2e0:	f7f4 fddc 	bl	8000e9c <__aeabi_fdiv>
 800c2e4:	f002 f9aa 	bl	800e63c <fabsf>
 800c2e8:	f002 f89c 	bl	800e424 <atanf>
 800c2ec:	4603      	mov	r3, r0
 800c2ee:	2c01      	cmp	r4, #1
 800c2f0:	d00d      	beq.n	800c30e <__ieee754_atan2f+0xd6>
 800c2f2:	2c02      	cmp	r4, #2
 800c2f4:	d00e      	beq.n	800c314 <__ieee754_atan2f+0xdc>
 800c2f6:	2c00      	cmp	r4, #0
 800c2f8:	d0d5      	beq.n	800c2a6 <__ieee754_atan2f+0x6e>
 800c2fa:	4913      	ldr	r1, [pc, #76]	; (800c348 <__ieee754_atan2f+0x110>)
 800c2fc:	4618      	mov	r0, r3
 800c2fe:	f7f4 fc11 	bl	8000b24 <__addsf3>
 800c302:	4912      	ldr	r1, [pc, #72]	; (800c34c <__ieee754_atan2f+0x114>)
 800c304:	e00c      	b.n	800c320 <__ieee754_atan2f+0xe8>
 800c306:	4b12      	ldr	r3, [pc, #72]	; (800c350 <__ieee754_atan2f+0x118>)
 800c308:	e7f1      	b.n	800c2ee <__ieee754_atan2f+0xb6>
 800c30a:	2300      	movs	r3, #0
 800c30c:	e7ef      	b.n	800c2ee <__ieee754_atan2f+0xb6>
 800c30e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800c312:	e7c8      	b.n	800c2a6 <__ieee754_atan2f+0x6e>
 800c314:	490c      	ldr	r1, [pc, #48]	; (800c348 <__ieee754_atan2f+0x110>)
 800c316:	4618      	mov	r0, r3
 800c318:	f7f4 fc04 	bl	8000b24 <__addsf3>
 800c31c:	4601      	mov	r1, r0
 800c31e:	480b      	ldr	r0, [pc, #44]	; (800c34c <__ieee754_atan2f+0x114>)
 800c320:	f7f4 fbfe 	bl	8000b20 <__aeabi_fsub>
 800c324:	e798      	b.n	800c258 <__ieee754_atan2f+0x20>
 800c326:	4b0b      	ldr	r3, [pc, #44]	; (800c354 <__ieee754_atan2f+0x11c>)
 800c328:	e7bd      	b.n	800c2a6 <__ieee754_atan2f+0x6e>
 800c32a:	4b08      	ldr	r3, [pc, #32]	; (800c34c <__ieee754_atan2f+0x114>)
 800c32c:	e7bb      	b.n	800c2a6 <__ieee754_atan2f+0x6e>
 800c32e:	4b08      	ldr	r3, [pc, #32]	; (800c350 <__ieee754_atan2f+0x118>)
 800c330:	e7b9      	b.n	800c2a6 <__ieee754_atan2f+0x6e>
 800c332:	bf00      	nop
 800c334:	c0490fdb 	.word	0xc0490fdb
 800c338:	bfc90fdb 	.word	0xbfc90fdb
 800c33c:	bf490fdb 	.word	0xbf490fdb
 800c340:	4016cbe4 	.word	0x4016cbe4
 800c344:	c016cbe4 	.word	0xc016cbe4
 800c348:	33bbbd2e 	.word	0x33bbbd2e
 800c34c:	40490fdb 	.word	0x40490fdb
 800c350:	3fc90fdb 	.word	0x3fc90fdb
 800c354:	3f490fdb 	.word	0x3f490fdb

0800c358 <__ieee754_powf>:
 800c358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c35c:	b087      	sub	sp, #28
 800c35e:	9101      	str	r1, [sp, #4]
 800c360:	9c01      	ldr	r4, [sp, #4]
 800c362:	4681      	mov	r9, r0
 800c364:	f034 4700 	bics.w	r7, r4, #2147483648	; 0x80000000
 800c368:	f000 8324 	beq.w	800c9b4 <__ieee754_powf+0x65c>
 800c36c:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 800c370:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 800c374:	4680      	mov	r8, r0
 800c376:	dc06      	bgt.n	800c386 <__ieee754_powf+0x2e>
 800c378:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 800c37c:	dd09      	ble.n	800c392 <__ieee754_powf+0x3a>
 800c37e:	f1b6 5f7e 	cmp.w	r6, #1065353216	; 0x3f800000
 800c382:	f000 8317 	beq.w	800c9b4 <__ieee754_powf+0x65c>
 800c386:	4885      	ldr	r0, [pc, #532]	; (800c59c <__ieee754_powf+0x244>)
 800c388:	b007      	add	sp, #28
 800c38a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c38e:	f002 b9a1 	b.w	800e6d4 <nanf>
 800c392:	2800      	cmp	r0, #0
 800c394:	da1d      	bge.n	800c3d2 <__ieee754_powf+0x7a>
 800c396:	f1b7 4f97 	cmp.w	r7, #1266679808	; 0x4b800000
 800c39a:	da2b      	bge.n	800c3f4 <__ieee754_powf+0x9c>
 800c39c:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 800c3a0:	db30      	blt.n	800c404 <__ieee754_powf+0xac>
 800c3a2:	15fb      	asrs	r3, r7, #23
 800c3a4:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 800c3a8:	fa47 f503 	asr.w	r5, r7, r3
 800c3ac:	fa05 f303 	lsl.w	r3, r5, r3
 800c3b0:	42bb      	cmp	r3, r7
 800c3b2:	d127      	bne.n	800c404 <__ieee754_powf+0xac>
 800c3b4:	f005 0501 	and.w	r5, r5, #1
 800c3b8:	f1c5 0502 	rsb	r5, r5, #2
 800c3bc:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 800c3c0:	d122      	bne.n	800c408 <__ieee754_powf+0xb0>
 800c3c2:	2c00      	cmp	r4, #0
 800c3c4:	4649      	mov	r1, r9
 800c3c6:	da11      	bge.n	800c3ec <__ieee754_powf+0x94>
 800c3c8:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800c3cc:	f7f4 fd66 	bl	8000e9c <__aeabi_fdiv>
 800c3d0:	e021      	b.n	800c416 <__ieee754_powf+0xbe>
 800c3d2:	2500      	movs	r5, #0
 800c3d4:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 800c3d8:	d1f0      	bne.n	800c3bc <__ieee754_powf+0x64>
 800c3da:	f1b6 5f7e 	cmp.w	r6, #1065353216	; 0x3f800000
 800c3de:	f000 82e9 	beq.w	800c9b4 <__ieee754_powf+0x65c>
 800c3e2:	dd09      	ble.n	800c3f8 <__ieee754_powf+0xa0>
 800c3e4:	2c00      	cmp	r4, #0
 800c3e6:	f280 82e8 	bge.w	800c9ba <__ieee754_powf+0x662>
 800c3ea:	2100      	movs	r1, #0
 800c3ec:	4608      	mov	r0, r1
 800c3ee:	b007      	add	sp, #28
 800c3f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3f4:	2502      	movs	r5, #2
 800c3f6:	e7ed      	b.n	800c3d4 <__ieee754_powf+0x7c>
 800c3f8:	2c00      	cmp	r4, #0
 800c3fa:	daf6      	bge.n	800c3ea <__ieee754_powf+0x92>
 800c3fc:	9b01      	ldr	r3, [sp, #4]
 800c3fe:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800c402:	e7f3      	b.n	800c3ec <__ieee754_powf+0x94>
 800c404:	2500      	movs	r5, #0
 800c406:	e7d9      	b.n	800c3bc <__ieee754_powf+0x64>
 800c408:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 800c40c:	d105      	bne.n	800c41a <__ieee754_powf+0xc2>
 800c40e:	4649      	mov	r1, r9
 800c410:	4608      	mov	r0, r1
 800c412:	f7f4 fc8f 	bl	8000d34 <__aeabi_fmul>
 800c416:	4601      	mov	r1, r0
 800c418:	e7e8      	b.n	800c3ec <__ieee754_powf+0x94>
 800c41a:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 800c41e:	4648      	mov	r0, r9
 800c420:	d107      	bne.n	800c432 <__ieee754_powf+0xda>
 800c422:	f1b8 0f00 	cmp.w	r8, #0
 800c426:	db04      	blt.n	800c432 <__ieee754_powf+0xda>
 800c428:	b007      	add	sp, #28
 800c42a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c42e:	f000 bc37 	b.w	800cca0 <__ieee754_sqrtf>
 800c432:	f002 f903 	bl	800e63c <fabsf>
 800c436:	4601      	mov	r1, r0
 800c438:	b126      	cbz	r6, 800c444 <__ieee754_powf+0xec>
 800c43a:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 800c43e:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 800c442:	d118      	bne.n	800c476 <__ieee754_powf+0x11e>
 800c444:	2c00      	cmp	r4, #0
 800c446:	da04      	bge.n	800c452 <__ieee754_powf+0xfa>
 800c448:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800c44c:	f7f4 fd26 	bl	8000e9c <__aeabi_fdiv>
 800c450:	4601      	mov	r1, r0
 800c452:	f1b8 0f00 	cmp.w	r8, #0
 800c456:	dac9      	bge.n	800c3ec <__ieee754_powf+0x94>
 800c458:	f1a6 507e 	sub.w	r0, r6, #1065353216	; 0x3f800000
 800c45c:	ea50 0305 	orrs.w	r3, r0, r5
 800c460:	d104      	bne.n	800c46c <__ieee754_powf+0x114>
 800c462:	4608      	mov	r0, r1
 800c464:	f7f4 fb5c 	bl	8000b20 <__aeabi_fsub>
 800c468:	4601      	mov	r1, r0
 800c46a:	e7af      	b.n	800c3cc <__ieee754_powf+0x74>
 800c46c:	2d01      	cmp	r5, #1
 800c46e:	d1bd      	bne.n	800c3ec <__ieee754_powf+0x94>
 800c470:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800c474:	e7ba      	b.n	800c3ec <__ieee754_powf+0x94>
 800c476:	ea4f 78d8 	mov.w	r8, r8, lsr #31
 800c47a:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
 800c47e:	9303      	str	r3, [sp, #12]
 800c480:	432b      	orrs	r3, r5
 800c482:	d101      	bne.n	800c488 <__ieee754_powf+0x130>
 800c484:	4649      	mov	r1, r9
 800c486:	e7ec      	b.n	800c462 <__ieee754_powf+0x10a>
 800c488:	f1b7 4f9a 	cmp.w	r7, #1291845632	; 0x4d000000
 800c48c:	f340 8098 	ble.w	800c5c0 <__ieee754_powf+0x268>
 800c490:	4b43      	ldr	r3, [pc, #268]	; (800c5a0 <__ieee754_powf+0x248>)
 800c492:	429e      	cmp	r6, r3
 800c494:	dc03      	bgt.n	800c49e <__ieee754_powf+0x146>
 800c496:	2c00      	cmp	r4, #0
 800c498:	daa7      	bge.n	800c3ea <__ieee754_powf+0x92>
 800c49a:	4942      	ldr	r1, [pc, #264]	; (800c5a4 <__ieee754_powf+0x24c>)
 800c49c:	e7b8      	b.n	800c410 <__ieee754_powf+0xb8>
 800c49e:	4b42      	ldr	r3, [pc, #264]	; (800c5a8 <__ieee754_powf+0x250>)
 800c4a0:	429e      	cmp	r6, r3
 800c4a2:	dd02      	ble.n	800c4aa <__ieee754_powf+0x152>
 800c4a4:	2c00      	cmp	r4, #0
 800c4a6:	dcf8      	bgt.n	800c49a <__ieee754_powf+0x142>
 800c4a8:	e79f      	b.n	800c3ea <__ieee754_powf+0x92>
 800c4aa:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800c4ae:	f7f4 fb37 	bl	8000b20 <__aeabi_fsub>
 800c4b2:	493e      	ldr	r1, [pc, #248]	; (800c5ac <__ieee754_powf+0x254>)
 800c4b4:	4606      	mov	r6, r0
 800c4b6:	f7f4 fc3d 	bl	8000d34 <__aeabi_fmul>
 800c4ba:	493d      	ldr	r1, [pc, #244]	; (800c5b0 <__ieee754_powf+0x258>)
 800c4bc:	4607      	mov	r7, r0
 800c4be:	4630      	mov	r0, r6
 800c4c0:	f7f4 fc38 	bl	8000d34 <__aeabi_fmul>
 800c4c4:	f04f 517a 	mov.w	r1, #1048576000	; 0x3e800000
 800c4c8:	4680      	mov	r8, r0
 800c4ca:	4630      	mov	r0, r6
 800c4cc:	f7f4 fc32 	bl	8000d34 <__aeabi_fmul>
 800c4d0:	4601      	mov	r1, r0
 800c4d2:	4838      	ldr	r0, [pc, #224]	; (800c5b4 <__ieee754_powf+0x25c>)
 800c4d4:	f7f4 fb24 	bl	8000b20 <__aeabi_fsub>
 800c4d8:	4631      	mov	r1, r6
 800c4da:	f7f4 fc2b 	bl	8000d34 <__aeabi_fmul>
 800c4de:	4601      	mov	r1, r0
 800c4e0:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
 800c4e4:	f7f4 fb1c 	bl	8000b20 <__aeabi_fsub>
 800c4e8:	4631      	mov	r1, r6
 800c4ea:	4681      	mov	r9, r0
 800c4ec:	4630      	mov	r0, r6
 800c4ee:	f7f4 fc21 	bl	8000d34 <__aeabi_fmul>
 800c4f2:	4601      	mov	r1, r0
 800c4f4:	4648      	mov	r0, r9
 800c4f6:	f7f4 fc1d 	bl	8000d34 <__aeabi_fmul>
 800c4fa:	492f      	ldr	r1, [pc, #188]	; (800c5b8 <__ieee754_powf+0x260>)
 800c4fc:	f7f4 fc1a 	bl	8000d34 <__aeabi_fmul>
 800c500:	4601      	mov	r1, r0
 800c502:	4640      	mov	r0, r8
 800c504:	f7f4 fb0c 	bl	8000b20 <__aeabi_fsub>
 800c508:	4601      	mov	r1, r0
 800c50a:	4606      	mov	r6, r0
 800c50c:	4638      	mov	r0, r7
 800c50e:	f7f4 fb09 	bl	8000b24 <__addsf3>
 800c512:	f420 6a7f 	bic.w	sl, r0, #4080	; 0xff0
 800c516:	f02a 0a0f 	bic.w	sl, sl, #15
 800c51a:	4639      	mov	r1, r7
 800c51c:	4650      	mov	r0, sl
 800c51e:	f7f4 faff 	bl	8000b20 <__aeabi_fsub>
 800c522:	4601      	mov	r1, r0
 800c524:	4630      	mov	r0, r6
 800c526:	f7f4 fafb 	bl	8000b20 <__aeabi_fsub>
 800c52a:	f424 647f 	bic.w	r4, r4, #4080	; 0xff0
 800c52e:	9b03      	ldr	r3, [sp, #12]
 800c530:	3d01      	subs	r5, #1
 800c532:	f024 040f 	bic.w	r4, r4, #15
 800c536:	432b      	orrs	r3, r5
 800c538:	4606      	mov	r6, r0
 800c53a:	4621      	mov	r1, r4
 800c53c:	9801      	ldr	r0, [sp, #4]
 800c53e:	bf0c      	ite	eq
 800c540:	4d1e      	ldreq	r5, [pc, #120]	; (800c5bc <__ieee754_powf+0x264>)
 800c542:	f04f 557e 	movne.w	r5, #1065353216	; 0x3f800000
 800c546:	f7f4 faeb 	bl	8000b20 <__aeabi_fsub>
 800c54a:	4651      	mov	r1, sl
 800c54c:	f7f4 fbf2 	bl	8000d34 <__aeabi_fmul>
 800c550:	9901      	ldr	r1, [sp, #4]
 800c552:	4607      	mov	r7, r0
 800c554:	4630      	mov	r0, r6
 800c556:	f7f4 fbed 	bl	8000d34 <__aeabi_fmul>
 800c55a:	4601      	mov	r1, r0
 800c55c:	4638      	mov	r0, r7
 800c55e:	f7f4 fae1 	bl	8000b24 <__addsf3>
 800c562:	4621      	mov	r1, r4
 800c564:	4606      	mov	r6, r0
 800c566:	4650      	mov	r0, sl
 800c568:	f7f4 fbe4 	bl	8000d34 <__aeabi_fmul>
 800c56c:	4601      	mov	r1, r0
 800c56e:	4607      	mov	r7, r0
 800c570:	4681      	mov	r9, r0
 800c572:	4630      	mov	r0, r6
 800c574:	f7f4 fad6 	bl	8000b24 <__addsf3>
 800c578:	2800      	cmp	r0, #0
 800c57a:	4682      	mov	sl, r0
 800c57c:	4680      	mov	r8, r0
 800c57e:	f020 4400 	bic.w	r4, r0, #2147483648	; 0x80000000
 800c582:	f340 81fb 	ble.w	800c97c <__ieee754_powf+0x624>
 800c586:	f1b4 4f86 	cmp.w	r4, #1124073472	; 0x43000000
 800c58a:	f340 8149 	ble.w	800c820 <__ieee754_powf+0x4c8>
 800c58e:	4905      	ldr	r1, [pc, #20]	; (800c5a4 <__ieee754_powf+0x24c>)
 800c590:	4628      	mov	r0, r5
 800c592:	f7f4 fbcf 	bl	8000d34 <__aeabi_fmul>
 800c596:	4903      	ldr	r1, [pc, #12]	; (800c5a4 <__ieee754_powf+0x24c>)
 800c598:	e73b      	b.n	800c412 <__ieee754_powf+0xba>
 800c59a:	bf00      	nop
 800c59c:	0800e8e7 	.word	0x0800e8e7
 800c5a0:	3f7ffff7 	.word	0x3f7ffff7
 800c5a4:	7149f2ca 	.word	0x7149f2ca
 800c5a8:	3f800007 	.word	0x3f800007
 800c5ac:	3fb8aa00 	.word	0x3fb8aa00
 800c5b0:	36eca570 	.word	0x36eca570
 800c5b4:	3eaaaaab 	.word	0x3eaaaaab
 800c5b8:	3fb8aa3b 	.word	0x3fb8aa3b
 800c5bc:	bf800000 	.word	0xbf800000
 800c5c0:	f5b6 0f00 	cmp.w	r6, #8388608	; 0x800000
 800c5c4:	f280 810a 	bge.w	800c7dc <__ieee754_powf+0x484>
 800c5c8:	f04f 4197 	mov.w	r1, #1266679808	; 0x4b800000
 800c5cc:	f7f4 fbb2 	bl	8000d34 <__aeabi_fmul>
 800c5d0:	f06f 0217 	mvn.w	r2, #23
 800c5d4:	4606      	mov	r6, r0
 800c5d6:	15f3      	asrs	r3, r6, #23
 800c5d8:	3b7f      	subs	r3, #127	; 0x7f
 800c5da:	441a      	add	r2, r3
 800c5dc:	4b81      	ldr	r3, [pc, #516]	; (800c7e4 <__ieee754_powf+0x48c>)
 800c5de:	f3c6 0016 	ubfx	r0, r6, #0, #23
 800c5e2:	4298      	cmp	r0, r3
 800c5e4:	f040 567e 	orr.w	r6, r0, #1065353216	; 0x3f800000
 800c5e8:	dd06      	ble.n	800c5f8 <__ieee754_powf+0x2a0>
 800c5ea:	4b7f      	ldr	r3, [pc, #508]	; (800c7e8 <__ieee754_powf+0x490>)
 800c5ec:	4298      	cmp	r0, r3
 800c5ee:	f340 80f7 	ble.w	800c7e0 <__ieee754_powf+0x488>
 800c5f2:	3201      	adds	r2, #1
 800c5f4:	f5a6 0600 	sub.w	r6, r6, #8388608	; 0x800000
 800c5f8:	2700      	movs	r7, #0
 800c5fa:	4b7c      	ldr	r3, [pc, #496]	; (800c7ec <__ieee754_powf+0x494>)
 800c5fc:	4630      	mov	r0, r6
 800c5fe:	f853 3027 	ldr.w	r3, [r3, r7, lsl #2]
 800c602:	9205      	str	r2, [sp, #20]
 800c604:	4619      	mov	r1, r3
 800c606:	9302      	str	r3, [sp, #8]
 800c608:	f7f4 fa8a 	bl	8000b20 <__aeabi_fsub>
 800c60c:	4631      	mov	r1, r6
 800c60e:	4683      	mov	fp, r0
 800c610:	9802      	ldr	r0, [sp, #8]
 800c612:	f7f4 fa87 	bl	8000b24 <__addsf3>
 800c616:	4601      	mov	r1, r0
 800c618:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800c61c:	f7f4 fc3e 	bl	8000e9c <__aeabi_fdiv>
 800c620:	4601      	mov	r1, r0
 800c622:	9004      	str	r0, [sp, #16]
 800c624:	4658      	mov	r0, fp
 800c626:	f7f4 fb85 	bl	8000d34 <__aeabi_fmul>
 800c62a:	46b2      	mov	sl, r6
 800c62c:	1076      	asrs	r6, r6, #1
 800c62e:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
 800c632:	f420 687f 	bic.w	r8, r0, #4080	; 0xff0
 800c636:	f506 2680 	add.w	r6, r6, #262144	; 0x40000
 800c63a:	f028 080f 	bic.w	r8, r8, #15
 800c63e:	eb06 5647 	add.w	r6, r6, r7, lsl #21
 800c642:	4681      	mov	r9, r0
 800c644:	4631      	mov	r1, r6
 800c646:	4640      	mov	r0, r8
 800c648:	f7f4 fb74 	bl	8000d34 <__aeabi_fmul>
 800c64c:	4601      	mov	r1, r0
 800c64e:	4658      	mov	r0, fp
 800c650:	f7f4 fa66 	bl	8000b20 <__aeabi_fsub>
 800c654:	9902      	ldr	r1, [sp, #8]
 800c656:	4683      	mov	fp, r0
 800c658:	4630      	mov	r0, r6
 800c65a:	f7f4 fa61 	bl	8000b20 <__aeabi_fsub>
 800c65e:	4601      	mov	r1, r0
 800c660:	4650      	mov	r0, sl
 800c662:	f7f4 fa5d 	bl	8000b20 <__aeabi_fsub>
 800c666:	4641      	mov	r1, r8
 800c668:	f7f4 fb64 	bl	8000d34 <__aeabi_fmul>
 800c66c:	4601      	mov	r1, r0
 800c66e:	4658      	mov	r0, fp
 800c670:	f7f4 fa56 	bl	8000b20 <__aeabi_fsub>
 800c674:	9b04      	ldr	r3, [sp, #16]
 800c676:	4619      	mov	r1, r3
 800c678:	f7f4 fb5c 	bl	8000d34 <__aeabi_fmul>
 800c67c:	4649      	mov	r1, r9
 800c67e:	4683      	mov	fp, r0
 800c680:	4648      	mov	r0, r9
 800c682:	f7f4 fb57 	bl	8000d34 <__aeabi_fmul>
 800c686:	4606      	mov	r6, r0
 800c688:	4959      	ldr	r1, [pc, #356]	; (800c7f0 <__ieee754_powf+0x498>)
 800c68a:	f7f4 fb53 	bl	8000d34 <__aeabi_fmul>
 800c68e:	4959      	ldr	r1, [pc, #356]	; (800c7f4 <__ieee754_powf+0x49c>)
 800c690:	f7f4 fa48 	bl	8000b24 <__addsf3>
 800c694:	4631      	mov	r1, r6
 800c696:	f7f4 fb4d 	bl	8000d34 <__aeabi_fmul>
 800c69a:	4957      	ldr	r1, [pc, #348]	; (800c7f8 <__ieee754_powf+0x4a0>)
 800c69c:	f7f4 fa42 	bl	8000b24 <__addsf3>
 800c6a0:	4631      	mov	r1, r6
 800c6a2:	f7f4 fb47 	bl	8000d34 <__aeabi_fmul>
 800c6a6:	4955      	ldr	r1, [pc, #340]	; (800c7fc <__ieee754_powf+0x4a4>)
 800c6a8:	f7f4 fa3c 	bl	8000b24 <__addsf3>
 800c6ac:	4631      	mov	r1, r6
 800c6ae:	f7f4 fb41 	bl	8000d34 <__aeabi_fmul>
 800c6b2:	4953      	ldr	r1, [pc, #332]	; (800c800 <__ieee754_powf+0x4a8>)
 800c6b4:	f7f4 fa36 	bl	8000b24 <__addsf3>
 800c6b8:	4631      	mov	r1, r6
 800c6ba:	f7f4 fb3b 	bl	8000d34 <__aeabi_fmul>
 800c6be:	4951      	ldr	r1, [pc, #324]	; (800c804 <__ieee754_powf+0x4ac>)
 800c6c0:	f7f4 fa30 	bl	8000b24 <__addsf3>
 800c6c4:	4631      	mov	r1, r6
 800c6c6:	4682      	mov	sl, r0
 800c6c8:	4630      	mov	r0, r6
 800c6ca:	f7f4 fb33 	bl	8000d34 <__aeabi_fmul>
 800c6ce:	4601      	mov	r1, r0
 800c6d0:	4650      	mov	r0, sl
 800c6d2:	f7f4 fb2f 	bl	8000d34 <__aeabi_fmul>
 800c6d6:	4606      	mov	r6, r0
 800c6d8:	4649      	mov	r1, r9
 800c6da:	4640      	mov	r0, r8
 800c6dc:	f7f4 fa22 	bl	8000b24 <__addsf3>
 800c6e0:	4659      	mov	r1, fp
 800c6e2:	f7f4 fb27 	bl	8000d34 <__aeabi_fmul>
 800c6e6:	4631      	mov	r1, r6
 800c6e8:	f7f4 fa1c 	bl	8000b24 <__addsf3>
 800c6ec:	4641      	mov	r1, r8
 800c6ee:	4682      	mov	sl, r0
 800c6f0:	4640      	mov	r0, r8
 800c6f2:	f7f4 fb1f 	bl	8000d34 <__aeabi_fmul>
 800c6f6:	4944      	ldr	r1, [pc, #272]	; (800c808 <__ieee754_powf+0x4b0>)
 800c6f8:	9002      	str	r0, [sp, #8]
 800c6fa:	f7f4 fa13 	bl	8000b24 <__addsf3>
 800c6fe:	4651      	mov	r1, sl
 800c700:	f7f4 fa10 	bl	8000b24 <__addsf3>
 800c704:	f420 667f 	bic.w	r6, r0, #4080	; 0xff0
 800c708:	f026 060f 	bic.w	r6, r6, #15
 800c70c:	4631      	mov	r1, r6
 800c70e:	4640      	mov	r0, r8
 800c710:	f7f4 fb10 	bl	8000d34 <__aeabi_fmul>
 800c714:	493c      	ldr	r1, [pc, #240]	; (800c808 <__ieee754_powf+0x4b0>)
 800c716:	4680      	mov	r8, r0
 800c718:	4630      	mov	r0, r6
 800c71a:	f7f4 fa01 	bl	8000b20 <__aeabi_fsub>
 800c71e:	9b02      	ldr	r3, [sp, #8]
 800c720:	4619      	mov	r1, r3
 800c722:	f7f4 f9fd 	bl	8000b20 <__aeabi_fsub>
 800c726:	4601      	mov	r1, r0
 800c728:	4650      	mov	r0, sl
 800c72a:	f7f4 f9f9 	bl	8000b20 <__aeabi_fsub>
 800c72e:	4649      	mov	r1, r9
 800c730:	f7f4 fb00 	bl	8000d34 <__aeabi_fmul>
 800c734:	4659      	mov	r1, fp
 800c736:	4681      	mov	r9, r0
 800c738:	4630      	mov	r0, r6
 800c73a:	f7f4 fafb 	bl	8000d34 <__aeabi_fmul>
 800c73e:	4601      	mov	r1, r0
 800c740:	4648      	mov	r0, r9
 800c742:	f7f4 f9ef 	bl	8000b24 <__addsf3>
 800c746:	4682      	mov	sl, r0
 800c748:	4601      	mov	r1, r0
 800c74a:	4640      	mov	r0, r8
 800c74c:	f7f4 f9ea 	bl	8000b24 <__addsf3>
 800c750:	f420 697f 	bic.w	r9, r0, #4080	; 0xff0
 800c754:	f029 090f 	bic.w	r9, r9, #15
 800c758:	492c      	ldr	r1, [pc, #176]	; (800c80c <__ieee754_powf+0x4b4>)
 800c75a:	4648      	mov	r0, r9
 800c75c:	f7f4 faea 	bl	8000d34 <__aeabi_fmul>
 800c760:	4641      	mov	r1, r8
 800c762:	4606      	mov	r6, r0
 800c764:	4648      	mov	r0, r9
 800c766:	f7f4 f9db 	bl	8000b20 <__aeabi_fsub>
 800c76a:	4601      	mov	r1, r0
 800c76c:	4650      	mov	r0, sl
 800c76e:	f7f4 f9d7 	bl	8000b20 <__aeabi_fsub>
 800c772:	4927      	ldr	r1, [pc, #156]	; (800c810 <__ieee754_powf+0x4b8>)
 800c774:	f7f4 fade 	bl	8000d34 <__aeabi_fmul>
 800c778:	4926      	ldr	r1, [pc, #152]	; (800c814 <__ieee754_powf+0x4bc>)
 800c77a:	4680      	mov	r8, r0
 800c77c:	4648      	mov	r0, r9
 800c77e:	f7f4 fad9 	bl	8000d34 <__aeabi_fmul>
 800c782:	4601      	mov	r1, r0
 800c784:	4640      	mov	r0, r8
 800c786:	f7f4 f9cd 	bl	8000b24 <__addsf3>
 800c78a:	4b23      	ldr	r3, [pc, #140]	; (800c818 <__ieee754_powf+0x4c0>)
 800c78c:	f853 1027 	ldr.w	r1, [r3, r7, lsl #2]
 800c790:	f7f4 f9c8 	bl	8000b24 <__addsf3>
 800c794:	9a05      	ldr	r2, [sp, #20]
 800c796:	4680      	mov	r8, r0
 800c798:	4610      	mov	r0, r2
 800c79a:	f7f4 fa77 	bl	8000c8c <__aeabi_i2f>
 800c79e:	4681      	mov	r9, r0
 800c7a0:	4b1e      	ldr	r3, [pc, #120]	; (800c81c <__ieee754_powf+0x4c4>)
 800c7a2:	4641      	mov	r1, r8
 800c7a4:	f853 7027 	ldr.w	r7, [r3, r7, lsl #2]
 800c7a8:	4630      	mov	r0, r6
 800c7aa:	f7f4 f9bb 	bl	8000b24 <__addsf3>
 800c7ae:	4639      	mov	r1, r7
 800c7b0:	f7f4 f9b8 	bl	8000b24 <__addsf3>
 800c7b4:	4649      	mov	r1, r9
 800c7b6:	f7f4 f9b5 	bl	8000b24 <__addsf3>
 800c7ba:	f420 6a7f 	bic.w	sl, r0, #4080	; 0xff0
 800c7be:	f02a 0a0f 	bic.w	sl, sl, #15
 800c7c2:	4649      	mov	r1, r9
 800c7c4:	4650      	mov	r0, sl
 800c7c6:	f7f4 f9ab 	bl	8000b20 <__aeabi_fsub>
 800c7ca:	4639      	mov	r1, r7
 800c7cc:	f7f4 f9a8 	bl	8000b20 <__aeabi_fsub>
 800c7d0:	4631      	mov	r1, r6
 800c7d2:	f7f4 f9a5 	bl	8000b20 <__aeabi_fsub>
 800c7d6:	4601      	mov	r1, r0
 800c7d8:	4640      	mov	r0, r8
 800c7da:	e6a4      	b.n	800c526 <__ieee754_powf+0x1ce>
 800c7dc:	2200      	movs	r2, #0
 800c7de:	e6fa      	b.n	800c5d6 <__ieee754_powf+0x27e>
 800c7e0:	2701      	movs	r7, #1
 800c7e2:	e70a      	b.n	800c5fa <__ieee754_powf+0x2a2>
 800c7e4:	001cc471 	.word	0x001cc471
 800c7e8:	005db3d6 	.word	0x005db3d6
 800c7ec:	0800eaa0 	.word	0x0800eaa0
 800c7f0:	3e53f142 	.word	0x3e53f142
 800c7f4:	3e6c3255 	.word	0x3e6c3255
 800c7f8:	3e8ba305 	.word	0x3e8ba305
 800c7fc:	3eaaaaab 	.word	0x3eaaaaab
 800c800:	3edb6db7 	.word	0x3edb6db7
 800c804:	3f19999a 	.word	0x3f19999a
 800c808:	40400000 	.word	0x40400000
 800c80c:	3f763800 	.word	0x3f763800
 800c810:	3f76384f 	.word	0x3f76384f
 800c814:	369dc3a0 	.word	0x369dc3a0
 800c818:	0800eab0 	.word	0x0800eab0
 800c81c:	0800eaa8 	.word	0x0800eaa8
 800c820:	f040 80c0 	bne.w	800c9a4 <__ieee754_powf+0x64c>
 800c824:	4966      	ldr	r1, [pc, #408]	; (800c9c0 <__ieee754_powf+0x668>)
 800c826:	4630      	mov	r0, r6
 800c828:	f7f4 f97c 	bl	8000b24 <__addsf3>
 800c82c:	4639      	mov	r1, r7
 800c82e:	4681      	mov	r9, r0
 800c830:	4650      	mov	r0, sl
 800c832:	f7f4 f975 	bl	8000b20 <__aeabi_fsub>
 800c836:	4601      	mov	r1, r0
 800c838:	4648      	mov	r0, r9
 800c83a:	f7f4 fc37 	bl	80010ac <__aeabi_fcmpgt>
 800c83e:	2800      	cmp	r0, #0
 800c840:	f47f aea5 	bne.w	800c58e <__ieee754_powf+0x236>
 800c844:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800c848:	15e4      	asrs	r4, r4, #23
 800c84a:	3c7e      	subs	r4, #126	; 0x7e
 800c84c:	4123      	asrs	r3, r4
 800c84e:	4443      	add	r3, r8
 800c850:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800c854:	495b      	ldr	r1, [pc, #364]	; (800c9c4 <__ieee754_powf+0x66c>)
 800c856:	3a7f      	subs	r2, #127	; 0x7f
 800c858:	f3c3 0416 	ubfx	r4, r3, #0, #23
 800c85c:	4111      	asrs	r1, r2
 800c85e:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
 800c862:	f1c2 0217 	rsb	r2, r2, #23
 800c866:	4114      	asrs	r4, r2
 800c868:	f1b8 0f00 	cmp.w	r8, #0
 800c86c:	ea23 0101 	bic.w	r1, r3, r1
 800c870:	4638      	mov	r0, r7
 800c872:	bfb8      	it	lt
 800c874:	4264      	neglt	r4, r4
 800c876:	f7f4 f953 	bl	8000b20 <__aeabi_fsub>
 800c87a:	4681      	mov	r9, r0
 800c87c:	4631      	mov	r1, r6
 800c87e:	4648      	mov	r0, r9
 800c880:	f7f4 f950 	bl	8000b24 <__addsf3>
 800c884:	f420 677f 	bic.w	r7, r0, #4080	; 0xff0
 800c888:	f027 070f 	bic.w	r7, r7, #15
 800c88c:	494e      	ldr	r1, [pc, #312]	; (800c9c8 <__ieee754_powf+0x670>)
 800c88e:	4638      	mov	r0, r7
 800c890:	f7f4 fa50 	bl	8000d34 <__aeabi_fmul>
 800c894:	4649      	mov	r1, r9
 800c896:	4680      	mov	r8, r0
 800c898:	4638      	mov	r0, r7
 800c89a:	f7f4 f941 	bl	8000b20 <__aeabi_fsub>
 800c89e:	4601      	mov	r1, r0
 800c8a0:	4630      	mov	r0, r6
 800c8a2:	f7f4 f93d 	bl	8000b20 <__aeabi_fsub>
 800c8a6:	4949      	ldr	r1, [pc, #292]	; (800c9cc <__ieee754_powf+0x674>)
 800c8a8:	f7f4 fa44 	bl	8000d34 <__aeabi_fmul>
 800c8ac:	4948      	ldr	r1, [pc, #288]	; (800c9d0 <__ieee754_powf+0x678>)
 800c8ae:	4606      	mov	r6, r0
 800c8b0:	4638      	mov	r0, r7
 800c8b2:	f7f4 fa3f 	bl	8000d34 <__aeabi_fmul>
 800c8b6:	4601      	mov	r1, r0
 800c8b8:	4630      	mov	r0, r6
 800c8ba:	f7f4 f933 	bl	8000b24 <__addsf3>
 800c8be:	4607      	mov	r7, r0
 800c8c0:	4601      	mov	r1, r0
 800c8c2:	4640      	mov	r0, r8
 800c8c4:	f7f4 f92e 	bl	8000b24 <__addsf3>
 800c8c8:	4641      	mov	r1, r8
 800c8ca:	4606      	mov	r6, r0
 800c8cc:	f7f4 f928 	bl	8000b20 <__aeabi_fsub>
 800c8d0:	4601      	mov	r1, r0
 800c8d2:	4638      	mov	r0, r7
 800c8d4:	f7f4 f924 	bl	8000b20 <__aeabi_fsub>
 800c8d8:	4631      	mov	r1, r6
 800c8da:	4680      	mov	r8, r0
 800c8dc:	4630      	mov	r0, r6
 800c8de:	f7f4 fa29 	bl	8000d34 <__aeabi_fmul>
 800c8e2:	4607      	mov	r7, r0
 800c8e4:	493b      	ldr	r1, [pc, #236]	; (800c9d4 <__ieee754_powf+0x67c>)
 800c8e6:	f7f4 fa25 	bl	8000d34 <__aeabi_fmul>
 800c8ea:	493b      	ldr	r1, [pc, #236]	; (800c9d8 <__ieee754_powf+0x680>)
 800c8ec:	f7f4 f918 	bl	8000b20 <__aeabi_fsub>
 800c8f0:	4639      	mov	r1, r7
 800c8f2:	f7f4 fa1f 	bl	8000d34 <__aeabi_fmul>
 800c8f6:	4939      	ldr	r1, [pc, #228]	; (800c9dc <__ieee754_powf+0x684>)
 800c8f8:	f7f4 f914 	bl	8000b24 <__addsf3>
 800c8fc:	4639      	mov	r1, r7
 800c8fe:	f7f4 fa19 	bl	8000d34 <__aeabi_fmul>
 800c902:	4937      	ldr	r1, [pc, #220]	; (800c9e0 <__ieee754_powf+0x688>)
 800c904:	f7f4 f90c 	bl	8000b20 <__aeabi_fsub>
 800c908:	4639      	mov	r1, r7
 800c90a:	f7f4 fa13 	bl	8000d34 <__aeabi_fmul>
 800c90e:	4935      	ldr	r1, [pc, #212]	; (800c9e4 <__ieee754_powf+0x68c>)
 800c910:	f7f4 f908 	bl	8000b24 <__addsf3>
 800c914:	4639      	mov	r1, r7
 800c916:	f7f4 fa0d 	bl	8000d34 <__aeabi_fmul>
 800c91a:	4601      	mov	r1, r0
 800c91c:	4630      	mov	r0, r6
 800c91e:	f7f4 f8ff 	bl	8000b20 <__aeabi_fsub>
 800c922:	4607      	mov	r7, r0
 800c924:	4601      	mov	r1, r0
 800c926:	4630      	mov	r0, r6
 800c928:	f7f4 fa04 	bl	8000d34 <__aeabi_fmul>
 800c92c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800c930:	4681      	mov	r9, r0
 800c932:	4638      	mov	r0, r7
 800c934:	f7f4 f8f4 	bl	8000b20 <__aeabi_fsub>
 800c938:	4601      	mov	r1, r0
 800c93a:	4648      	mov	r0, r9
 800c93c:	f7f4 faae 	bl	8000e9c <__aeabi_fdiv>
 800c940:	4641      	mov	r1, r8
 800c942:	4607      	mov	r7, r0
 800c944:	4630      	mov	r0, r6
 800c946:	f7f4 f9f5 	bl	8000d34 <__aeabi_fmul>
 800c94a:	4641      	mov	r1, r8
 800c94c:	f7f4 f8ea 	bl	8000b24 <__addsf3>
 800c950:	4601      	mov	r1, r0
 800c952:	4638      	mov	r0, r7
 800c954:	f7f4 f8e4 	bl	8000b20 <__aeabi_fsub>
 800c958:	4631      	mov	r1, r6
 800c95a:	f7f4 f8e1 	bl	8000b20 <__aeabi_fsub>
 800c95e:	4601      	mov	r1, r0
 800c960:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800c964:	f7f4 f8dc 	bl	8000b20 <__aeabi_fsub>
 800c968:	eb00 53c4 	add.w	r3, r0, r4, lsl #23
 800c96c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c970:	da1e      	bge.n	800c9b0 <__ieee754_powf+0x658>
 800c972:	4621      	mov	r1, r4
 800c974:	f001 ff02 	bl	800e77c <scalbnf>
 800c978:	4629      	mov	r1, r5
 800c97a:	e54a      	b.n	800c412 <__ieee754_powf+0xba>
 800c97c:	4b1a      	ldr	r3, [pc, #104]	; (800c9e8 <__ieee754_powf+0x690>)
 800c97e:	429c      	cmp	r4, r3
 800c980:	dd05      	ble.n	800c98e <__ieee754_powf+0x636>
 800c982:	491a      	ldr	r1, [pc, #104]	; (800c9ec <__ieee754_powf+0x694>)
 800c984:	4628      	mov	r0, r5
 800c986:	f7f4 f9d5 	bl	8000d34 <__aeabi_fmul>
 800c98a:	4918      	ldr	r1, [pc, #96]	; (800c9ec <__ieee754_powf+0x694>)
 800c98c:	e541      	b.n	800c412 <__ieee754_powf+0xba>
 800c98e:	d109      	bne.n	800c9a4 <__ieee754_powf+0x64c>
 800c990:	4639      	mov	r1, r7
 800c992:	f7f4 f8c5 	bl	8000b20 <__aeabi_fsub>
 800c996:	4631      	mov	r1, r6
 800c998:	f7f4 fb7e 	bl	8001098 <__aeabi_fcmpge>
 800c99c:	2800      	cmp	r0, #0
 800c99e:	f43f af51 	beq.w	800c844 <__ieee754_powf+0x4ec>
 800c9a2:	e7ee      	b.n	800c982 <__ieee754_powf+0x62a>
 800c9a4:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 800c9a8:	f73f af4c 	bgt.w	800c844 <__ieee754_powf+0x4ec>
 800c9ac:	2400      	movs	r4, #0
 800c9ae:	e765      	b.n	800c87c <__ieee754_powf+0x524>
 800c9b0:	4618      	mov	r0, r3
 800c9b2:	e7e1      	b.n	800c978 <__ieee754_powf+0x620>
 800c9b4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800c9b8:	e518      	b.n	800c3ec <__ieee754_powf+0x94>
 800c9ba:	9901      	ldr	r1, [sp, #4]
 800c9bc:	e516      	b.n	800c3ec <__ieee754_powf+0x94>
 800c9be:	bf00      	nop
 800c9c0:	3338aa3c 	.word	0x3338aa3c
 800c9c4:	007fffff 	.word	0x007fffff
 800c9c8:	3f317200 	.word	0x3f317200
 800c9cc:	3f317218 	.word	0x3f317218
 800c9d0:	35bfbe8c 	.word	0x35bfbe8c
 800c9d4:	3331bb4c 	.word	0x3331bb4c
 800c9d8:	35ddea0e 	.word	0x35ddea0e
 800c9dc:	388ab355 	.word	0x388ab355
 800c9e0:	3b360b61 	.word	0x3b360b61
 800c9e4:	3e2aaaab 	.word	0x3e2aaaab
 800c9e8:	43160000 	.word	0x43160000
 800c9ec:	0da24260 	.word	0x0da24260

0800c9f0 <__ieee754_rem_pio2f>:
 800c9f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c9f4:	4a9d      	ldr	r2, [pc, #628]	; (800cc6c <__ieee754_rem_pio2f+0x27c>)
 800c9f6:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
 800c9fa:	4295      	cmp	r5, r2
 800c9fc:	b087      	sub	sp, #28
 800c9fe:	460c      	mov	r4, r1
 800ca00:	4607      	mov	r7, r0
 800ca02:	dc04      	bgt.n	800ca0e <__ieee754_rem_pio2f+0x1e>
 800ca04:	2300      	movs	r3, #0
 800ca06:	6020      	str	r0, [r4, #0]
 800ca08:	604b      	str	r3, [r1, #4]
 800ca0a:	2600      	movs	r6, #0
 800ca0c:	e01a      	b.n	800ca44 <__ieee754_rem_pio2f+0x54>
 800ca0e:	4a98      	ldr	r2, [pc, #608]	; (800cc70 <__ieee754_rem_pio2f+0x280>)
 800ca10:	4295      	cmp	r5, r2
 800ca12:	dc4b      	bgt.n	800caac <__ieee754_rem_pio2f+0xbc>
 800ca14:	2800      	cmp	r0, #0
 800ca16:	f025 050f 	bic.w	r5, r5, #15
 800ca1a:	4996      	ldr	r1, [pc, #600]	; (800cc74 <__ieee754_rem_pio2f+0x284>)
 800ca1c:	4e96      	ldr	r6, [pc, #600]	; (800cc78 <__ieee754_rem_pio2f+0x288>)
 800ca1e:	dd23      	ble.n	800ca68 <__ieee754_rem_pio2f+0x78>
 800ca20:	f7f4 f87e 	bl	8000b20 <__aeabi_fsub>
 800ca24:	42b5      	cmp	r5, r6
 800ca26:	4607      	mov	r7, r0
 800ca28:	d010      	beq.n	800ca4c <__ieee754_rem_pio2f+0x5c>
 800ca2a:	4994      	ldr	r1, [pc, #592]	; (800cc7c <__ieee754_rem_pio2f+0x28c>)
 800ca2c:	f7f4 f878 	bl	8000b20 <__aeabi_fsub>
 800ca30:	4601      	mov	r1, r0
 800ca32:	6020      	str	r0, [r4, #0]
 800ca34:	4638      	mov	r0, r7
 800ca36:	f7f4 f873 	bl	8000b20 <__aeabi_fsub>
 800ca3a:	4990      	ldr	r1, [pc, #576]	; (800cc7c <__ieee754_rem_pio2f+0x28c>)
 800ca3c:	f7f4 f870 	bl	8000b20 <__aeabi_fsub>
 800ca40:	2601      	movs	r6, #1
 800ca42:	6060      	str	r0, [r4, #4]
 800ca44:	4630      	mov	r0, r6
 800ca46:	b007      	add	sp, #28
 800ca48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca4c:	498c      	ldr	r1, [pc, #560]	; (800cc80 <__ieee754_rem_pio2f+0x290>)
 800ca4e:	f7f4 f867 	bl	8000b20 <__aeabi_fsub>
 800ca52:	498c      	ldr	r1, [pc, #560]	; (800cc84 <__ieee754_rem_pio2f+0x294>)
 800ca54:	4605      	mov	r5, r0
 800ca56:	f7f4 f863 	bl	8000b20 <__aeabi_fsub>
 800ca5a:	4601      	mov	r1, r0
 800ca5c:	6020      	str	r0, [r4, #0]
 800ca5e:	4628      	mov	r0, r5
 800ca60:	f7f4 f85e 	bl	8000b20 <__aeabi_fsub>
 800ca64:	4987      	ldr	r1, [pc, #540]	; (800cc84 <__ieee754_rem_pio2f+0x294>)
 800ca66:	e7e9      	b.n	800ca3c <__ieee754_rem_pio2f+0x4c>
 800ca68:	f7f4 f85c 	bl	8000b24 <__addsf3>
 800ca6c:	42b5      	cmp	r5, r6
 800ca6e:	4607      	mov	r7, r0
 800ca70:	d00e      	beq.n	800ca90 <__ieee754_rem_pio2f+0xa0>
 800ca72:	4982      	ldr	r1, [pc, #520]	; (800cc7c <__ieee754_rem_pio2f+0x28c>)
 800ca74:	f7f4 f856 	bl	8000b24 <__addsf3>
 800ca78:	4601      	mov	r1, r0
 800ca7a:	6020      	str	r0, [r4, #0]
 800ca7c:	4638      	mov	r0, r7
 800ca7e:	f7f4 f84f 	bl	8000b20 <__aeabi_fsub>
 800ca82:	497e      	ldr	r1, [pc, #504]	; (800cc7c <__ieee754_rem_pio2f+0x28c>)
 800ca84:	f7f4 f84e 	bl	8000b24 <__addsf3>
 800ca88:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 800ca8c:	6060      	str	r0, [r4, #4]
 800ca8e:	e7d9      	b.n	800ca44 <__ieee754_rem_pio2f+0x54>
 800ca90:	497b      	ldr	r1, [pc, #492]	; (800cc80 <__ieee754_rem_pio2f+0x290>)
 800ca92:	f7f4 f847 	bl	8000b24 <__addsf3>
 800ca96:	497b      	ldr	r1, [pc, #492]	; (800cc84 <__ieee754_rem_pio2f+0x294>)
 800ca98:	4605      	mov	r5, r0
 800ca9a:	f7f4 f843 	bl	8000b24 <__addsf3>
 800ca9e:	4601      	mov	r1, r0
 800caa0:	6020      	str	r0, [r4, #0]
 800caa2:	4628      	mov	r0, r5
 800caa4:	f7f4 f83c 	bl	8000b20 <__aeabi_fsub>
 800caa8:	4976      	ldr	r1, [pc, #472]	; (800cc84 <__ieee754_rem_pio2f+0x294>)
 800caaa:	e7eb      	b.n	800ca84 <__ieee754_rem_pio2f+0x94>
 800caac:	4a76      	ldr	r2, [pc, #472]	; (800cc88 <__ieee754_rem_pio2f+0x298>)
 800caae:	4295      	cmp	r5, r2
 800cab0:	f300 808c 	bgt.w	800cbcc <__ieee754_rem_pio2f+0x1dc>
 800cab4:	f001 fdc2 	bl	800e63c <fabsf>
 800cab8:	4974      	ldr	r1, [pc, #464]	; (800cc8c <__ieee754_rem_pio2f+0x29c>)
 800caba:	4680      	mov	r8, r0
 800cabc:	f7f4 f93a 	bl	8000d34 <__aeabi_fmul>
 800cac0:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800cac4:	f7f4 f82e 	bl	8000b24 <__addsf3>
 800cac8:	f7f4 fb10 	bl	80010ec <__aeabi_f2iz>
 800cacc:	4606      	mov	r6, r0
 800cace:	f7f4 f8dd 	bl	8000c8c <__aeabi_i2f>
 800cad2:	4968      	ldr	r1, [pc, #416]	; (800cc74 <__ieee754_rem_pio2f+0x284>)
 800cad4:	4682      	mov	sl, r0
 800cad6:	f7f4 f92d 	bl	8000d34 <__aeabi_fmul>
 800cada:	4601      	mov	r1, r0
 800cadc:	4640      	mov	r0, r8
 800cade:	f7f4 f81f 	bl	8000b20 <__aeabi_fsub>
 800cae2:	4966      	ldr	r1, [pc, #408]	; (800cc7c <__ieee754_rem_pio2f+0x28c>)
 800cae4:	4680      	mov	r8, r0
 800cae6:	4650      	mov	r0, sl
 800cae8:	f7f4 f924 	bl	8000d34 <__aeabi_fmul>
 800caec:	2e1f      	cmp	r6, #31
 800caee:	4681      	mov	r9, r0
 800caf0:	dc0c      	bgt.n	800cb0c <__ieee754_rem_pio2f+0x11c>
 800caf2:	4a67      	ldr	r2, [pc, #412]	; (800cc90 <__ieee754_rem_pio2f+0x2a0>)
 800caf4:	1e71      	subs	r1, r6, #1
 800caf6:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800cafa:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 800cafe:	4293      	cmp	r3, r2
 800cb00:	d004      	beq.n	800cb0c <__ieee754_rem_pio2f+0x11c>
 800cb02:	4649      	mov	r1, r9
 800cb04:	4640      	mov	r0, r8
 800cb06:	f7f4 f80b 	bl	8000b20 <__aeabi_fsub>
 800cb0a:	e009      	b.n	800cb20 <__ieee754_rem_pio2f+0x130>
 800cb0c:	4649      	mov	r1, r9
 800cb0e:	4640      	mov	r0, r8
 800cb10:	f7f4 f806 	bl	8000b20 <__aeabi_fsub>
 800cb14:	15ed      	asrs	r5, r5, #23
 800cb16:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800cb1a:	1aeb      	subs	r3, r5, r3
 800cb1c:	2b08      	cmp	r3, #8
 800cb1e:	dc01      	bgt.n	800cb24 <__ieee754_rem_pio2f+0x134>
 800cb20:	6020      	str	r0, [r4, #0]
 800cb22:	e024      	b.n	800cb6e <__ieee754_rem_pio2f+0x17e>
 800cb24:	4956      	ldr	r1, [pc, #344]	; (800cc80 <__ieee754_rem_pio2f+0x290>)
 800cb26:	4650      	mov	r0, sl
 800cb28:	f7f4 f904 	bl	8000d34 <__aeabi_fmul>
 800cb2c:	4681      	mov	r9, r0
 800cb2e:	4601      	mov	r1, r0
 800cb30:	4640      	mov	r0, r8
 800cb32:	f7f3 fff5 	bl	8000b20 <__aeabi_fsub>
 800cb36:	4601      	mov	r1, r0
 800cb38:	4683      	mov	fp, r0
 800cb3a:	4640      	mov	r0, r8
 800cb3c:	f7f3 fff0 	bl	8000b20 <__aeabi_fsub>
 800cb40:	4649      	mov	r1, r9
 800cb42:	f7f3 ffed 	bl	8000b20 <__aeabi_fsub>
 800cb46:	4680      	mov	r8, r0
 800cb48:	494e      	ldr	r1, [pc, #312]	; (800cc84 <__ieee754_rem_pio2f+0x294>)
 800cb4a:	4650      	mov	r0, sl
 800cb4c:	f7f4 f8f2 	bl	8000d34 <__aeabi_fmul>
 800cb50:	4641      	mov	r1, r8
 800cb52:	f7f3 ffe5 	bl	8000b20 <__aeabi_fsub>
 800cb56:	4601      	mov	r1, r0
 800cb58:	4681      	mov	r9, r0
 800cb5a:	4658      	mov	r0, fp
 800cb5c:	f7f3 ffe0 	bl	8000b20 <__aeabi_fsub>
 800cb60:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800cb64:	1aed      	subs	r5, r5, r3
 800cb66:	2d19      	cmp	r5, #25
 800cb68:	dc15      	bgt.n	800cb96 <__ieee754_rem_pio2f+0x1a6>
 800cb6a:	46d8      	mov	r8, fp
 800cb6c:	6020      	str	r0, [r4, #0]
 800cb6e:	6825      	ldr	r5, [r4, #0]
 800cb70:	4640      	mov	r0, r8
 800cb72:	4629      	mov	r1, r5
 800cb74:	f7f3 ffd4 	bl	8000b20 <__aeabi_fsub>
 800cb78:	4649      	mov	r1, r9
 800cb7a:	f7f3 ffd1 	bl	8000b20 <__aeabi_fsub>
 800cb7e:	2f00      	cmp	r7, #0
 800cb80:	6060      	str	r0, [r4, #4]
 800cb82:	f6bf af5f 	bge.w	800ca44 <__ieee754_rem_pio2f+0x54>
 800cb86:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
 800cb8a:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800cb8e:	6025      	str	r5, [r4, #0]
 800cb90:	6060      	str	r0, [r4, #4]
 800cb92:	4276      	negs	r6, r6
 800cb94:	e756      	b.n	800ca44 <__ieee754_rem_pio2f+0x54>
 800cb96:	493f      	ldr	r1, [pc, #252]	; (800cc94 <__ieee754_rem_pio2f+0x2a4>)
 800cb98:	4650      	mov	r0, sl
 800cb9a:	f7f4 f8cb 	bl	8000d34 <__aeabi_fmul>
 800cb9e:	4605      	mov	r5, r0
 800cba0:	4601      	mov	r1, r0
 800cba2:	4658      	mov	r0, fp
 800cba4:	f7f3 ffbc 	bl	8000b20 <__aeabi_fsub>
 800cba8:	4601      	mov	r1, r0
 800cbaa:	4680      	mov	r8, r0
 800cbac:	4658      	mov	r0, fp
 800cbae:	f7f3 ffb7 	bl	8000b20 <__aeabi_fsub>
 800cbb2:	4629      	mov	r1, r5
 800cbb4:	f7f3 ffb4 	bl	8000b20 <__aeabi_fsub>
 800cbb8:	4605      	mov	r5, r0
 800cbba:	4937      	ldr	r1, [pc, #220]	; (800cc98 <__ieee754_rem_pio2f+0x2a8>)
 800cbbc:	4650      	mov	r0, sl
 800cbbe:	f7f4 f8b9 	bl	8000d34 <__aeabi_fmul>
 800cbc2:	4629      	mov	r1, r5
 800cbc4:	f7f3 ffac 	bl	8000b20 <__aeabi_fsub>
 800cbc8:	4681      	mov	r9, r0
 800cbca:	e79a      	b.n	800cb02 <__ieee754_rem_pio2f+0x112>
 800cbcc:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800cbd0:	db05      	blt.n	800cbde <__ieee754_rem_pio2f+0x1ee>
 800cbd2:	4601      	mov	r1, r0
 800cbd4:	f7f3 ffa4 	bl	8000b20 <__aeabi_fsub>
 800cbd8:	6060      	str	r0, [r4, #4]
 800cbda:	6020      	str	r0, [r4, #0]
 800cbdc:	e715      	b.n	800ca0a <__ieee754_rem_pio2f+0x1a>
 800cbde:	15ee      	asrs	r6, r5, #23
 800cbe0:	3e86      	subs	r6, #134	; 0x86
 800cbe2:	eba5 55c6 	sub.w	r5, r5, r6, lsl #23
 800cbe6:	4628      	mov	r0, r5
 800cbe8:	f7f4 fa80 	bl	80010ec <__aeabi_f2iz>
 800cbec:	f7f4 f84e 	bl	8000c8c <__aeabi_i2f>
 800cbf0:	4601      	mov	r1, r0
 800cbf2:	9003      	str	r0, [sp, #12]
 800cbf4:	4628      	mov	r0, r5
 800cbf6:	f7f3 ff93 	bl	8000b20 <__aeabi_fsub>
 800cbfa:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800cbfe:	f7f4 f899 	bl	8000d34 <__aeabi_fmul>
 800cc02:	4680      	mov	r8, r0
 800cc04:	f7f4 fa72 	bl	80010ec <__aeabi_f2iz>
 800cc08:	f7f4 f840 	bl	8000c8c <__aeabi_i2f>
 800cc0c:	4601      	mov	r1, r0
 800cc0e:	9004      	str	r0, [sp, #16]
 800cc10:	4605      	mov	r5, r0
 800cc12:	4640      	mov	r0, r8
 800cc14:	f7f3 ff84 	bl	8000b20 <__aeabi_fsub>
 800cc18:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800cc1c:	f7f4 f88a 	bl	8000d34 <__aeabi_fmul>
 800cc20:	2100      	movs	r1, #0
 800cc22:	9005      	str	r0, [sp, #20]
 800cc24:	f7f4 fa1a 	bl	800105c <__aeabi_fcmpeq>
 800cc28:	b1e8      	cbz	r0, 800cc66 <__ieee754_rem_pio2f+0x276>
 800cc2a:	2100      	movs	r1, #0
 800cc2c:	4628      	mov	r0, r5
 800cc2e:	f7f4 fa15 	bl	800105c <__aeabi_fcmpeq>
 800cc32:	2800      	cmp	r0, #0
 800cc34:	bf14      	ite	ne
 800cc36:	2301      	movne	r3, #1
 800cc38:	2302      	moveq	r3, #2
 800cc3a:	4a18      	ldr	r2, [pc, #96]	; (800cc9c <__ieee754_rem_pio2f+0x2ac>)
 800cc3c:	4621      	mov	r1, r4
 800cc3e:	9201      	str	r2, [sp, #4]
 800cc40:	2202      	movs	r2, #2
 800cc42:	a803      	add	r0, sp, #12
 800cc44:	9200      	str	r2, [sp, #0]
 800cc46:	4632      	mov	r2, r6
 800cc48:	f000 fdbc 	bl	800d7c4 <__kernel_rem_pio2f>
 800cc4c:	2f00      	cmp	r7, #0
 800cc4e:	4606      	mov	r6, r0
 800cc50:	f6bf aef8 	bge.w	800ca44 <__ieee754_rem_pio2f+0x54>
 800cc54:	6823      	ldr	r3, [r4, #0]
 800cc56:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800cc5a:	6023      	str	r3, [r4, #0]
 800cc5c:	6863      	ldr	r3, [r4, #4]
 800cc5e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800cc62:	6063      	str	r3, [r4, #4]
 800cc64:	e795      	b.n	800cb92 <__ieee754_rem_pio2f+0x1a2>
 800cc66:	2303      	movs	r3, #3
 800cc68:	e7e7      	b.n	800cc3a <__ieee754_rem_pio2f+0x24a>
 800cc6a:	bf00      	nop
 800cc6c:	3f490fd8 	.word	0x3f490fd8
 800cc70:	4016cbe3 	.word	0x4016cbe3
 800cc74:	3fc90f80 	.word	0x3fc90f80
 800cc78:	3fc90fd0 	.word	0x3fc90fd0
 800cc7c:	37354443 	.word	0x37354443
 800cc80:	37354400 	.word	0x37354400
 800cc84:	2e85a308 	.word	0x2e85a308
 800cc88:	43490f80 	.word	0x43490f80
 800cc8c:	3f22f984 	.word	0x3f22f984
 800cc90:	0800eab8 	.word	0x0800eab8
 800cc94:	2e85a300 	.word	0x2e85a300
 800cc98:	248d3132 	.word	0x248d3132
 800cc9c:	0800eb38 	.word	0x0800eb38

0800cca0 <__ieee754_sqrtf>:
 800cca0:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 800cca4:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800cca8:	b570      	push	{r4, r5, r6, lr}
 800ccaa:	4603      	mov	r3, r0
 800ccac:	4604      	mov	r4, r0
 800ccae:	d309      	bcc.n	800ccc4 <__ieee754_sqrtf+0x24>
 800ccb0:	4601      	mov	r1, r0
 800ccb2:	f7f4 f83f 	bl	8000d34 <__aeabi_fmul>
 800ccb6:	4601      	mov	r1, r0
 800ccb8:	4620      	mov	r0, r4
 800ccba:	f7f3 ff33 	bl	8000b24 <__addsf3>
 800ccbe:	4604      	mov	r4, r0
 800ccc0:	4620      	mov	r0, r4
 800ccc2:	bd70      	pop	{r4, r5, r6, pc}
 800ccc4:	2a00      	cmp	r2, #0
 800ccc6:	d0fb      	beq.n	800ccc0 <__ieee754_sqrtf+0x20>
 800ccc8:	2800      	cmp	r0, #0
 800ccca:	da06      	bge.n	800ccda <__ieee754_sqrtf+0x3a>
 800cccc:	4601      	mov	r1, r0
 800ccce:	f7f3 ff27 	bl	8000b20 <__aeabi_fsub>
 800ccd2:	4601      	mov	r1, r0
 800ccd4:	f7f4 f8e2 	bl	8000e9c <__aeabi_fdiv>
 800ccd8:	e7f1      	b.n	800ccbe <__ieee754_sqrtf+0x1e>
 800ccda:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 800ccde:	ea4f 54e0 	mov.w	r4, r0, asr #23
 800cce2:	d32e      	bcc.n	800cd42 <__ieee754_sqrtf+0xa2>
 800cce4:	3c7f      	subs	r4, #127	; 0x7f
 800cce6:	07e2      	lsls	r2, r4, #31
 800cce8:	f04f 0200 	mov.w	r2, #0
 800ccec:	ea4f 0164 	mov.w	r1, r4, asr #1
 800ccf0:	4616      	mov	r6, r2
 800ccf2:	f04f 0419 	mov.w	r4, #25
 800ccf6:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 800ccfa:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800ccfe:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800cd02:	bf48      	it	mi
 800cd04:	005b      	lslmi	r3, r3, #1
 800cd06:	005b      	lsls	r3, r3, #1
 800cd08:	1835      	adds	r5, r6, r0
 800cd0a:	429d      	cmp	r5, r3
 800cd0c:	bfde      	ittt	le
 800cd0e:	182e      	addle	r6, r5, r0
 800cd10:	1b5b      	suble	r3, r3, r5
 800cd12:	1812      	addle	r2, r2, r0
 800cd14:	3c01      	subs	r4, #1
 800cd16:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800cd1a:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800cd1e:	d1f3      	bne.n	800cd08 <__ieee754_sqrtf+0x68>
 800cd20:	b113      	cbz	r3, 800cd28 <__ieee754_sqrtf+0x88>
 800cd22:	3201      	adds	r2, #1
 800cd24:	f022 0201 	bic.w	r2, r2, #1
 800cd28:	1054      	asrs	r4, r2, #1
 800cd2a:	f104 547c 	add.w	r4, r4, #1056964608	; 0x3f000000
 800cd2e:	eb04 54c1 	add.w	r4, r4, r1, lsl #23
 800cd32:	e7c5      	b.n	800ccc0 <__ieee754_sqrtf+0x20>
 800cd34:	005b      	lsls	r3, r3, #1
 800cd36:	3201      	adds	r2, #1
 800cd38:	0219      	lsls	r1, r3, #8
 800cd3a:	d5fb      	bpl.n	800cd34 <__ieee754_sqrtf+0x94>
 800cd3c:	3a01      	subs	r2, #1
 800cd3e:	1aa4      	subs	r4, r4, r2
 800cd40:	e7d0      	b.n	800cce4 <__ieee754_sqrtf+0x44>
 800cd42:	2200      	movs	r2, #0
 800cd44:	e7f8      	b.n	800cd38 <__ieee754_sqrtf+0x98>
	...

0800cd48 <__kernel_cos>:
 800cd48:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd4c:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800cd50:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 800cd54:	4680      	mov	r8, r0
 800cd56:	460f      	mov	r7, r1
 800cd58:	e9cd 2300 	strd	r2, r3, [sp]
 800cd5c:	da04      	bge.n	800cd68 <__kernel_cos+0x20>
 800cd5e:	f7f3 fe63 	bl	8000a28 <__aeabi_d2iz>
 800cd62:	2800      	cmp	r0, #0
 800cd64:	f000 8086 	beq.w	800ce74 <__kernel_cos+0x12c>
 800cd68:	4642      	mov	r2, r8
 800cd6a:	463b      	mov	r3, r7
 800cd6c:	4640      	mov	r0, r8
 800cd6e:	4639      	mov	r1, r7
 800cd70:	f7f3 fbaa 	bl	80004c8 <__aeabi_dmul>
 800cd74:	2200      	movs	r2, #0
 800cd76:	4b4e      	ldr	r3, [pc, #312]	; (800ceb0 <__kernel_cos+0x168>)
 800cd78:	4604      	mov	r4, r0
 800cd7a:	460d      	mov	r5, r1
 800cd7c:	f7f3 fba4 	bl	80004c8 <__aeabi_dmul>
 800cd80:	a33f      	add	r3, pc, #252	; (adr r3, 800ce80 <__kernel_cos+0x138>)
 800cd82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd86:	4682      	mov	sl, r0
 800cd88:	468b      	mov	fp, r1
 800cd8a:	4620      	mov	r0, r4
 800cd8c:	4629      	mov	r1, r5
 800cd8e:	f7f3 fb9b 	bl	80004c8 <__aeabi_dmul>
 800cd92:	a33d      	add	r3, pc, #244	; (adr r3, 800ce88 <__kernel_cos+0x140>)
 800cd94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd98:	f7f3 f9e0 	bl	800015c <__adddf3>
 800cd9c:	4622      	mov	r2, r4
 800cd9e:	462b      	mov	r3, r5
 800cda0:	f7f3 fb92 	bl	80004c8 <__aeabi_dmul>
 800cda4:	a33a      	add	r3, pc, #232	; (adr r3, 800ce90 <__kernel_cos+0x148>)
 800cda6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdaa:	f7f3 f9d5 	bl	8000158 <__aeabi_dsub>
 800cdae:	4622      	mov	r2, r4
 800cdb0:	462b      	mov	r3, r5
 800cdb2:	f7f3 fb89 	bl	80004c8 <__aeabi_dmul>
 800cdb6:	a338      	add	r3, pc, #224	; (adr r3, 800ce98 <__kernel_cos+0x150>)
 800cdb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdbc:	f7f3 f9ce 	bl	800015c <__adddf3>
 800cdc0:	4622      	mov	r2, r4
 800cdc2:	462b      	mov	r3, r5
 800cdc4:	f7f3 fb80 	bl	80004c8 <__aeabi_dmul>
 800cdc8:	a335      	add	r3, pc, #212	; (adr r3, 800cea0 <__kernel_cos+0x158>)
 800cdca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdce:	f7f3 f9c3 	bl	8000158 <__aeabi_dsub>
 800cdd2:	4622      	mov	r2, r4
 800cdd4:	462b      	mov	r3, r5
 800cdd6:	f7f3 fb77 	bl	80004c8 <__aeabi_dmul>
 800cdda:	a333      	add	r3, pc, #204	; (adr r3, 800cea8 <__kernel_cos+0x160>)
 800cddc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cde0:	f7f3 f9bc 	bl	800015c <__adddf3>
 800cde4:	4622      	mov	r2, r4
 800cde6:	462b      	mov	r3, r5
 800cde8:	f7f3 fb6e 	bl	80004c8 <__aeabi_dmul>
 800cdec:	4622      	mov	r2, r4
 800cdee:	462b      	mov	r3, r5
 800cdf0:	f7f3 fb6a 	bl	80004c8 <__aeabi_dmul>
 800cdf4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cdf8:	4604      	mov	r4, r0
 800cdfa:	460d      	mov	r5, r1
 800cdfc:	4640      	mov	r0, r8
 800cdfe:	4639      	mov	r1, r7
 800ce00:	f7f3 fb62 	bl	80004c8 <__aeabi_dmul>
 800ce04:	460b      	mov	r3, r1
 800ce06:	4602      	mov	r2, r0
 800ce08:	4629      	mov	r1, r5
 800ce0a:	4620      	mov	r0, r4
 800ce0c:	f7f3 f9a4 	bl	8000158 <__aeabi_dsub>
 800ce10:	4b28      	ldr	r3, [pc, #160]	; (800ceb4 <__kernel_cos+0x16c>)
 800ce12:	4680      	mov	r8, r0
 800ce14:	429e      	cmp	r6, r3
 800ce16:	4689      	mov	r9, r1
 800ce18:	dc0e      	bgt.n	800ce38 <__kernel_cos+0xf0>
 800ce1a:	4602      	mov	r2, r0
 800ce1c:	460b      	mov	r3, r1
 800ce1e:	4650      	mov	r0, sl
 800ce20:	4659      	mov	r1, fp
 800ce22:	f7f3 f999 	bl	8000158 <__aeabi_dsub>
 800ce26:	4602      	mov	r2, r0
 800ce28:	2000      	movs	r0, #0
 800ce2a:	460b      	mov	r3, r1
 800ce2c:	4922      	ldr	r1, [pc, #136]	; (800ceb8 <__kernel_cos+0x170>)
 800ce2e:	f7f3 f993 	bl	8000158 <__aeabi_dsub>
 800ce32:	b003      	add	sp, #12
 800ce34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce38:	2400      	movs	r4, #0
 800ce3a:	4b20      	ldr	r3, [pc, #128]	; (800cebc <__kernel_cos+0x174>)
 800ce3c:	4622      	mov	r2, r4
 800ce3e:	429e      	cmp	r6, r3
 800ce40:	bfcc      	ite	gt
 800ce42:	4d1f      	ldrgt	r5, [pc, #124]	; (800cec0 <__kernel_cos+0x178>)
 800ce44:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 800ce48:	462b      	mov	r3, r5
 800ce4a:	2000      	movs	r0, #0
 800ce4c:	491a      	ldr	r1, [pc, #104]	; (800ceb8 <__kernel_cos+0x170>)
 800ce4e:	f7f3 f983 	bl	8000158 <__aeabi_dsub>
 800ce52:	4622      	mov	r2, r4
 800ce54:	4606      	mov	r6, r0
 800ce56:	460f      	mov	r7, r1
 800ce58:	462b      	mov	r3, r5
 800ce5a:	4650      	mov	r0, sl
 800ce5c:	4659      	mov	r1, fp
 800ce5e:	f7f3 f97b 	bl	8000158 <__aeabi_dsub>
 800ce62:	4642      	mov	r2, r8
 800ce64:	464b      	mov	r3, r9
 800ce66:	f7f3 f977 	bl	8000158 <__aeabi_dsub>
 800ce6a:	4602      	mov	r2, r0
 800ce6c:	460b      	mov	r3, r1
 800ce6e:	4630      	mov	r0, r6
 800ce70:	4639      	mov	r1, r7
 800ce72:	e7dc      	b.n	800ce2e <__kernel_cos+0xe6>
 800ce74:	2000      	movs	r0, #0
 800ce76:	4910      	ldr	r1, [pc, #64]	; (800ceb8 <__kernel_cos+0x170>)
 800ce78:	e7db      	b.n	800ce32 <__kernel_cos+0xea>
 800ce7a:	bf00      	nop
 800ce7c:	f3af 8000 	nop.w
 800ce80:	be8838d4 	.word	0xbe8838d4
 800ce84:	bda8fae9 	.word	0xbda8fae9
 800ce88:	bdb4b1c4 	.word	0xbdb4b1c4
 800ce8c:	3e21ee9e 	.word	0x3e21ee9e
 800ce90:	809c52ad 	.word	0x809c52ad
 800ce94:	3e927e4f 	.word	0x3e927e4f
 800ce98:	19cb1590 	.word	0x19cb1590
 800ce9c:	3efa01a0 	.word	0x3efa01a0
 800cea0:	16c15177 	.word	0x16c15177
 800cea4:	3f56c16c 	.word	0x3f56c16c
 800cea8:	5555554c 	.word	0x5555554c
 800ceac:	3fa55555 	.word	0x3fa55555
 800ceb0:	3fe00000 	.word	0x3fe00000
 800ceb4:	3fd33332 	.word	0x3fd33332
 800ceb8:	3ff00000 	.word	0x3ff00000
 800cebc:	3fe90000 	.word	0x3fe90000
 800cec0:	3fd20000 	.word	0x3fd20000

0800cec4 <__kernel_rem_pio2>:
 800cec4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cec8:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800cecc:	9307      	str	r3, [sp, #28]
 800cece:	9104      	str	r1, [sp, #16]
 800ced0:	4bbf      	ldr	r3, [pc, #764]	; (800d1d0 <__kernel_rem_pio2+0x30c>)
 800ced2:	99a2      	ldr	r1, [sp, #648]	; 0x288
 800ced4:	1ed4      	subs	r4, r2, #3
 800ced6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ceda:	2500      	movs	r5, #0
 800cedc:	9302      	str	r3, [sp, #8]
 800cede:	9b07      	ldr	r3, [sp, #28]
 800cee0:	9008      	str	r0, [sp, #32]
 800cee2:	3b01      	subs	r3, #1
 800cee4:	9306      	str	r3, [sp, #24]
 800cee6:	2318      	movs	r3, #24
 800cee8:	fb94 f4f3 	sdiv	r4, r4, r3
 800ceec:	f06f 0317 	mvn.w	r3, #23
 800cef0:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 800cef4:	fb04 3303 	mla	r3, r4, r3, r3
 800cef8:	eb03 0a02 	add.w	sl, r3, r2
 800cefc:	9a06      	ldr	r2, [sp, #24]
 800cefe:	9b02      	ldr	r3, [sp, #8]
 800cf00:	1aa7      	subs	r7, r4, r2
 800cf02:	eb03 0802 	add.w	r8, r3, r2
 800cf06:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800cf08:	2200      	movs	r2, #0
 800cf0a:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800cf0e:	2300      	movs	r3, #0
 800cf10:	ae1e      	add	r6, sp, #120	; 0x78
 800cf12:	4545      	cmp	r5, r8
 800cf14:	dd14      	ble.n	800cf40 <__kernel_rem_pio2+0x7c>
 800cf16:	2600      	movs	r6, #0
 800cf18:	f50d 7bdc 	add.w	fp, sp, #440	; 0x1b8
 800cf1c:	9b02      	ldr	r3, [sp, #8]
 800cf1e:	429e      	cmp	r6, r3
 800cf20:	dc39      	bgt.n	800cf96 <__kernel_rem_pio2+0xd2>
 800cf22:	9b08      	ldr	r3, [sp, #32]
 800cf24:	f04f 0800 	mov.w	r8, #0
 800cf28:	3b08      	subs	r3, #8
 800cf2a:	9300      	str	r3, [sp, #0]
 800cf2c:	9b07      	ldr	r3, [sp, #28]
 800cf2e:	f04f 0900 	mov.w	r9, #0
 800cf32:	199d      	adds	r5, r3, r6
 800cf34:	ab20      	add	r3, sp, #128	; 0x80
 800cf36:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800cf3a:	9305      	str	r3, [sp, #20]
 800cf3c:	2700      	movs	r7, #0
 800cf3e:	e023      	b.n	800cf88 <__kernel_rem_pio2+0xc4>
 800cf40:	42ef      	cmn	r7, r5
 800cf42:	d40b      	bmi.n	800cf5c <__kernel_rem_pio2+0x98>
 800cf44:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800cf48:	e9cd 2300 	strd	r2, r3, [sp]
 800cf4c:	f7f3 fa52 	bl	80003f4 <__aeabi_i2d>
 800cf50:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cf54:	e9e6 0102 	strd	r0, r1, [r6, #8]!
 800cf58:	3501      	adds	r5, #1
 800cf5a:	e7da      	b.n	800cf12 <__kernel_rem_pio2+0x4e>
 800cf5c:	4610      	mov	r0, r2
 800cf5e:	4619      	mov	r1, r3
 800cf60:	e7f8      	b.n	800cf54 <__kernel_rem_pio2+0x90>
 800cf62:	9905      	ldr	r1, [sp, #20]
 800cf64:	9d00      	ldr	r5, [sp, #0]
 800cf66:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800cf6a:	9105      	str	r1, [sp, #20]
 800cf6c:	e9f5 0102 	ldrd	r0, r1, [r5, #8]!
 800cf70:	9500      	str	r5, [sp, #0]
 800cf72:	f7f3 faa9 	bl	80004c8 <__aeabi_dmul>
 800cf76:	4602      	mov	r2, r0
 800cf78:	460b      	mov	r3, r1
 800cf7a:	4640      	mov	r0, r8
 800cf7c:	4649      	mov	r1, r9
 800cf7e:	f7f3 f8ed 	bl	800015c <__adddf3>
 800cf82:	4680      	mov	r8, r0
 800cf84:	4689      	mov	r9, r1
 800cf86:	3701      	adds	r7, #1
 800cf88:	9b06      	ldr	r3, [sp, #24]
 800cf8a:	429f      	cmp	r7, r3
 800cf8c:	dde9      	ble.n	800cf62 <__kernel_rem_pio2+0x9e>
 800cf8e:	e9eb 8902 	strd	r8, r9, [fp, #8]!
 800cf92:	3601      	adds	r6, #1
 800cf94:	e7c2      	b.n	800cf1c <__kernel_rem_pio2+0x58>
 800cf96:	9b02      	ldr	r3, [sp, #8]
 800cf98:	aa0c      	add	r2, sp, #48	; 0x30
 800cf9a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800cf9e:	930b      	str	r3, [sp, #44]	; 0x2c
 800cfa0:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800cfa2:	9f02      	ldr	r7, [sp, #8]
 800cfa4:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800cfa8:	930a      	str	r3, [sp, #40]	; 0x28
 800cfaa:	2600      	movs	r6, #0
 800cfac:	ab98      	add	r3, sp, #608	; 0x260
 800cfae:	f107 5b00 	add.w	fp, r7, #536870912	; 0x20000000
 800cfb2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800cfb6:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800cfba:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 800cfbe:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 800cfc2:	ab98      	add	r3, sp, #608	; 0x260
 800cfc4:	445b      	add	r3, fp
 800cfc6:	f1a3 0498 	sub.w	r4, r3, #152	; 0x98
 800cfca:	1bbb      	subs	r3, r7, r6
 800cfcc:	2b00      	cmp	r3, #0
 800cfce:	dc71      	bgt.n	800d0b4 <__kernel_rem_pio2+0x1f0>
 800cfd0:	4652      	mov	r2, sl
 800cfd2:	4640      	mov	r0, r8
 800cfd4:	4649      	mov	r1, r9
 800cfd6:	f001 f9b7 	bl	800e348 <scalbn>
 800cfda:	2200      	movs	r2, #0
 800cfdc:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800cfe0:	4604      	mov	r4, r0
 800cfe2:	460d      	mov	r5, r1
 800cfe4:	f7f3 fa70 	bl	80004c8 <__aeabi_dmul>
 800cfe8:	f001 f896 	bl	800e118 <floor>
 800cfec:	2200      	movs	r2, #0
 800cfee:	4b79      	ldr	r3, [pc, #484]	; (800d1d4 <__kernel_rem_pio2+0x310>)
 800cff0:	f7f3 fa6a 	bl	80004c8 <__aeabi_dmul>
 800cff4:	4602      	mov	r2, r0
 800cff6:	460b      	mov	r3, r1
 800cff8:	4620      	mov	r0, r4
 800cffa:	4629      	mov	r1, r5
 800cffc:	f7f3 f8ac 	bl	8000158 <__aeabi_dsub>
 800d000:	460d      	mov	r5, r1
 800d002:	4604      	mov	r4, r0
 800d004:	f7f3 fd10 	bl	8000a28 <__aeabi_d2iz>
 800d008:	9005      	str	r0, [sp, #20]
 800d00a:	f7f3 f9f3 	bl	80003f4 <__aeabi_i2d>
 800d00e:	4602      	mov	r2, r0
 800d010:	460b      	mov	r3, r1
 800d012:	4620      	mov	r0, r4
 800d014:	4629      	mov	r1, r5
 800d016:	f7f3 f89f 	bl	8000158 <__aeabi_dsub>
 800d01a:	f1ba 0f00 	cmp.w	sl, #0
 800d01e:	4680      	mov	r8, r0
 800d020:	4689      	mov	r9, r1
 800d022:	dd6c      	ble.n	800d0fe <__kernel_rem_pio2+0x23a>
 800d024:	1e7a      	subs	r2, r7, #1
 800d026:	ab0c      	add	r3, sp, #48	; 0x30
 800d028:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800d02c:	f1ca 0118 	rsb	r1, sl, #24
 800d030:	9c05      	ldr	r4, [sp, #20]
 800d032:	fa40 f301 	asr.w	r3, r0, r1
 800d036:	441c      	add	r4, r3
 800d038:	408b      	lsls	r3, r1
 800d03a:	1ac0      	subs	r0, r0, r3
 800d03c:	ab0c      	add	r3, sp, #48	; 0x30
 800d03e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800d042:	f1ca 0317 	rsb	r3, sl, #23
 800d046:	9405      	str	r4, [sp, #20]
 800d048:	fa40 f303 	asr.w	r3, r0, r3
 800d04c:	9300      	str	r3, [sp, #0]
 800d04e:	9b00      	ldr	r3, [sp, #0]
 800d050:	2b00      	cmp	r3, #0
 800d052:	dd62      	ble.n	800d11a <__kernel_rem_pio2+0x256>
 800d054:	2200      	movs	r2, #0
 800d056:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800d05a:	4614      	mov	r4, r2
 800d05c:	9b05      	ldr	r3, [sp, #20]
 800d05e:	3301      	adds	r3, #1
 800d060:	9305      	str	r3, [sp, #20]
 800d062:	4297      	cmp	r7, r2
 800d064:	f300 809f 	bgt.w	800d1a6 <__kernel_rem_pio2+0x2e2>
 800d068:	f1ba 0f00 	cmp.w	sl, #0
 800d06c:	dd07      	ble.n	800d07e <__kernel_rem_pio2+0x1ba>
 800d06e:	f1ba 0f01 	cmp.w	sl, #1
 800d072:	f000 80bb 	beq.w	800d1ec <__kernel_rem_pio2+0x328>
 800d076:	f1ba 0f02 	cmp.w	sl, #2
 800d07a:	f000 80c1 	beq.w	800d200 <__kernel_rem_pio2+0x33c>
 800d07e:	9b00      	ldr	r3, [sp, #0]
 800d080:	2b02      	cmp	r3, #2
 800d082:	d14a      	bne.n	800d11a <__kernel_rem_pio2+0x256>
 800d084:	4642      	mov	r2, r8
 800d086:	464b      	mov	r3, r9
 800d088:	2000      	movs	r0, #0
 800d08a:	4953      	ldr	r1, [pc, #332]	; (800d1d8 <__kernel_rem_pio2+0x314>)
 800d08c:	f7f3 f864 	bl	8000158 <__aeabi_dsub>
 800d090:	4680      	mov	r8, r0
 800d092:	4689      	mov	r9, r1
 800d094:	2c00      	cmp	r4, #0
 800d096:	d040      	beq.n	800d11a <__kernel_rem_pio2+0x256>
 800d098:	4652      	mov	r2, sl
 800d09a:	2000      	movs	r0, #0
 800d09c:	494e      	ldr	r1, [pc, #312]	; (800d1d8 <__kernel_rem_pio2+0x314>)
 800d09e:	f001 f953 	bl	800e348 <scalbn>
 800d0a2:	4602      	mov	r2, r0
 800d0a4:	460b      	mov	r3, r1
 800d0a6:	4640      	mov	r0, r8
 800d0a8:	4649      	mov	r1, r9
 800d0aa:	f7f3 f855 	bl	8000158 <__aeabi_dsub>
 800d0ae:	4680      	mov	r8, r0
 800d0b0:	4689      	mov	r9, r1
 800d0b2:	e032      	b.n	800d11a <__kernel_rem_pio2+0x256>
 800d0b4:	2200      	movs	r2, #0
 800d0b6:	4b49      	ldr	r3, [pc, #292]	; (800d1dc <__kernel_rem_pio2+0x318>)
 800d0b8:	4640      	mov	r0, r8
 800d0ba:	4649      	mov	r1, r9
 800d0bc:	f7f3 fa04 	bl	80004c8 <__aeabi_dmul>
 800d0c0:	f7f3 fcb2 	bl	8000a28 <__aeabi_d2iz>
 800d0c4:	f7f3 f996 	bl	80003f4 <__aeabi_i2d>
 800d0c8:	2200      	movs	r2, #0
 800d0ca:	4b45      	ldr	r3, [pc, #276]	; (800d1e0 <__kernel_rem_pio2+0x31c>)
 800d0cc:	e9cd 0100 	strd	r0, r1, [sp]
 800d0d0:	f7f3 f9fa 	bl	80004c8 <__aeabi_dmul>
 800d0d4:	4602      	mov	r2, r0
 800d0d6:	460b      	mov	r3, r1
 800d0d8:	4640      	mov	r0, r8
 800d0da:	4649      	mov	r1, r9
 800d0dc:	f7f3 f83c 	bl	8000158 <__aeabi_dsub>
 800d0e0:	f7f3 fca2 	bl	8000a28 <__aeabi_d2iz>
 800d0e4:	ab0c      	add	r3, sp, #48	; 0x30
 800d0e6:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 800d0ea:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800d0ee:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d0f2:	f7f3 f833 	bl	800015c <__adddf3>
 800d0f6:	3601      	adds	r6, #1
 800d0f8:	4680      	mov	r8, r0
 800d0fa:	4689      	mov	r9, r1
 800d0fc:	e765      	b.n	800cfca <__kernel_rem_pio2+0x106>
 800d0fe:	d105      	bne.n	800d10c <__kernel_rem_pio2+0x248>
 800d100:	1e7b      	subs	r3, r7, #1
 800d102:	aa0c      	add	r2, sp, #48	; 0x30
 800d104:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800d108:	15c3      	asrs	r3, r0, #23
 800d10a:	e79f      	b.n	800d04c <__kernel_rem_pio2+0x188>
 800d10c:	2200      	movs	r2, #0
 800d10e:	4b35      	ldr	r3, [pc, #212]	; (800d1e4 <__kernel_rem_pio2+0x320>)
 800d110:	f7f3 fc60 	bl	80009d4 <__aeabi_dcmpge>
 800d114:	2800      	cmp	r0, #0
 800d116:	d143      	bne.n	800d1a0 <__kernel_rem_pio2+0x2dc>
 800d118:	9000      	str	r0, [sp, #0]
 800d11a:	2200      	movs	r2, #0
 800d11c:	2300      	movs	r3, #0
 800d11e:	4640      	mov	r0, r8
 800d120:	4649      	mov	r1, r9
 800d122:	f7f3 fc39 	bl	8000998 <__aeabi_dcmpeq>
 800d126:	2800      	cmp	r0, #0
 800d128:	f000 80c3 	beq.w	800d2b2 <__kernel_rem_pio2+0x3ee>
 800d12c:	1e7c      	subs	r4, r7, #1
 800d12e:	4623      	mov	r3, r4
 800d130:	2200      	movs	r2, #0
 800d132:	9902      	ldr	r1, [sp, #8]
 800d134:	428b      	cmp	r3, r1
 800d136:	da6a      	bge.n	800d20e <__kernel_rem_pio2+0x34a>
 800d138:	2a00      	cmp	r2, #0
 800d13a:	f000 8084 	beq.w	800d246 <__kernel_rem_pio2+0x382>
 800d13e:	ab0c      	add	r3, sp, #48	; 0x30
 800d140:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800d144:	f1aa 0a18 	sub.w	sl, sl, #24
 800d148:	2b00      	cmp	r3, #0
 800d14a:	f000 80b0 	beq.w	800d2ae <__kernel_rem_pio2+0x3ea>
 800d14e:	4652      	mov	r2, sl
 800d150:	2000      	movs	r0, #0
 800d152:	4921      	ldr	r1, [pc, #132]	; (800d1d8 <__kernel_rem_pio2+0x314>)
 800d154:	f001 f8f8 	bl	800e348 <scalbn>
 800d158:	4625      	mov	r5, r4
 800d15a:	4606      	mov	r6, r0
 800d15c:	460f      	mov	r7, r1
 800d15e:	f04f 0a00 	mov.w	sl, #0
 800d162:	00e3      	lsls	r3, r4, #3
 800d164:	aa98      	add	r2, sp, #608	; 0x260
 800d166:	eb02 0803 	add.w	r8, r2, r3
 800d16a:	f8df b070 	ldr.w	fp, [pc, #112]	; 800d1dc <__kernel_rem_pio2+0x318>
 800d16e:	9306      	str	r3, [sp, #24]
 800d170:	f1a8 0898 	sub.w	r8, r8, #152	; 0x98
 800d174:	2d00      	cmp	r5, #0
 800d176:	f280 80d2 	bge.w	800d31e <__kernel_rem_pio2+0x45a>
 800d17a:	2500      	movs	r5, #0
 800d17c:	9a06      	ldr	r2, [sp, #24]
 800d17e:	ab98      	add	r3, sp, #608	; 0x260
 800d180:	189e      	adds	r6, r3, r2
 800d182:	3ea8      	subs	r6, #168	; 0xa8
 800d184:	1b63      	subs	r3, r4, r5
 800d186:	2b00      	cmp	r3, #0
 800d188:	f2c0 80f9 	blt.w	800d37e <__kernel_rem_pio2+0x4ba>
 800d18c:	f8df 9058 	ldr.w	r9, [pc, #88]	; 800d1e8 <__kernel_rem_pio2+0x324>
 800d190:	eba6 08c5 	sub.w	r8, r6, r5, lsl #3
 800d194:	f04f 0a00 	mov.w	sl, #0
 800d198:	f04f 0b00 	mov.w	fp, #0
 800d19c:	2700      	movs	r7, #0
 800d19e:	e0e2      	b.n	800d366 <__kernel_rem_pio2+0x4a2>
 800d1a0:	2302      	movs	r3, #2
 800d1a2:	9300      	str	r3, [sp, #0]
 800d1a4:	e756      	b.n	800d054 <__kernel_rem_pio2+0x190>
 800d1a6:	ab0c      	add	r3, sp, #48	; 0x30
 800d1a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d1ac:	b94c      	cbnz	r4, 800d1c2 <__kernel_rem_pio2+0x2fe>
 800d1ae:	b12b      	cbz	r3, 800d1bc <__kernel_rem_pio2+0x2f8>
 800d1b0:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800d1b4:	a80c      	add	r0, sp, #48	; 0x30
 800d1b6:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800d1ba:	2301      	movs	r3, #1
 800d1bc:	3201      	adds	r2, #1
 800d1be:	461c      	mov	r4, r3
 800d1c0:	e74f      	b.n	800d062 <__kernel_rem_pio2+0x19e>
 800d1c2:	1acb      	subs	r3, r1, r3
 800d1c4:	a80c      	add	r0, sp, #48	; 0x30
 800d1c6:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800d1ca:	4623      	mov	r3, r4
 800d1cc:	e7f6      	b.n	800d1bc <__kernel_rem_pio2+0x2f8>
 800d1ce:	bf00      	nop
 800d1d0:	0800ee90 	.word	0x0800ee90
 800d1d4:	40200000 	.word	0x40200000
 800d1d8:	3ff00000 	.word	0x3ff00000
 800d1dc:	3e700000 	.word	0x3e700000
 800d1e0:	41700000 	.word	0x41700000
 800d1e4:	3fe00000 	.word	0x3fe00000
 800d1e8:	0800ee48 	.word	0x0800ee48
 800d1ec:	1e7a      	subs	r2, r7, #1
 800d1ee:	ab0c      	add	r3, sp, #48	; 0x30
 800d1f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d1f4:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800d1f8:	a90c      	add	r1, sp, #48	; 0x30
 800d1fa:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800d1fe:	e73e      	b.n	800d07e <__kernel_rem_pio2+0x1ba>
 800d200:	1e7a      	subs	r2, r7, #1
 800d202:	ab0c      	add	r3, sp, #48	; 0x30
 800d204:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d208:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800d20c:	e7f4      	b.n	800d1f8 <__kernel_rem_pio2+0x334>
 800d20e:	a90c      	add	r1, sp, #48	; 0x30
 800d210:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800d214:	3b01      	subs	r3, #1
 800d216:	430a      	orrs	r2, r1
 800d218:	e78b      	b.n	800d132 <__kernel_rem_pio2+0x26e>
 800d21a:	3401      	adds	r4, #1
 800d21c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800d220:	2a00      	cmp	r2, #0
 800d222:	d0fa      	beq.n	800d21a <__kernel_rem_pio2+0x356>
 800d224:	ab98      	add	r3, sp, #608	; 0x260
 800d226:	449b      	add	fp, r3
 800d228:	9b07      	ldr	r3, [sp, #28]
 800d22a:	1c7e      	adds	r6, r7, #1
 800d22c:	19dd      	adds	r5, r3, r7
 800d22e:	ab98      	add	r3, sp, #608	; 0x260
 800d230:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800d234:	f1ab 0b98 	sub.w	fp, fp, #152	; 0x98
 800d238:	f5a5 75f4 	sub.w	r5, r5, #488	; 0x1e8
 800d23c:	443c      	add	r4, r7
 800d23e:	42b4      	cmp	r4, r6
 800d240:	da04      	bge.n	800d24c <__kernel_rem_pio2+0x388>
 800d242:	4627      	mov	r7, r4
 800d244:	e6b1      	b.n	800cfaa <__kernel_rem_pio2+0xe6>
 800d246:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d248:	2401      	movs	r4, #1
 800d24a:	e7e7      	b.n	800d21c <__kernel_rem_pio2+0x358>
 800d24c:	f105 0308 	add.w	r3, r5, #8
 800d250:	9309      	str	r3, [sp, #36]	; 0x24
 800d252:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d254:	2700      	movs	r7, #0
 800d256:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800d25a:	f7f3 f8cb 	bl	80003f4 <__aeabi_i2d>
 800d25e:	f04f 0800 	mov.w	r8, #0
 800d262:	f04f 0900 	mov.w	r9, #0
 800d266:	9b08      	ldr	r3, [sp, #32]
 800d268:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800d26c:	3b08      	subs	r3, #8
 800d26e:	9300      	str	r3, [sp, #0]
 800d270:	f105 0310 	add.w	r3, r5, #16
 800d274:	9305      	str	r3, [sp, #20]
 800d276:	9b06      	ldr	r3, [sp, #24]
 800d278:	429f      	cmp	r7, r3
 800d27a:	dd04      	ble.n	800d286 <__kernel_rem_pio2+0x3c2>
 800d27c:	e9eb 8902 	strd	r8, r9, [fp, #8]!
 800d280:	3601      	adds	r6, #1
 800d282:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800d284:	e7db      	b.n	800d23e <__kernel_rem_pio2+0x37a>
 800d286:	9905      	ldr	r1, [sp, #20]
 800d288:	9d00      	ldr	r5, [sp, #0]
 800d28a:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800d28e:	9105      	str	r1, [sp, #20]
 800d290:	e9f5 0102 	ldrd	r0, r1, [r5, #8]!
 800d294:	9500      	str	r5, [sp, #0]
 800d296:	f7f3 f917 	bl	80004c8 <__aeabi_dmul>
 800d29a:	4602      	mov	r2, r0
 800d29c:	460b      	mov	r3, r1
 800d29e:	4640      	mov	r0, r8
 800d2a0:	4649      	mov	r1, r9
 800d2a2:	f7f2 ff5b 	bl	800015c <__adddf3>
 800d2a6:	3701      	adds	r7, #1
 800d2a8:	4680      	mov	r8, r0
 800d2aa:	4689      	mov	r9, r1
 800d2ac:	e7e3      	b.n	800d276 <__kernel_rem_pio2+0x3b2>
 800d2ae:	3c01      	subs	r4, #1
 800d2b0:	e745      	b.n	800d13e <__kernel_rem_pio2+0x27a>
 800d2b2:	f1ca 0200 	rsb	r2, sl, #0
 800d2b6:	4640      	mov	r0, r8
 800d2b8:	4649      	mov	r1, r9
 800d2ba:	f001 f845 	bl	800e348 <scalbn>
 800d2be:	2200      	movs	r2, #0
 800d2c0:	4ba3      	ldr	r3, [pc, #652]	; (800d550 <__kernel_rem_pio2+0x68c>)
 800d2c2:	4604      	mov	r4, r0
 800d2c4:	460d      	mov	r5, r1
 800d2c6:	f7f3 fb85 	bl	80009d4 <__aeabi_dcmpge>
 800d2ca:	b1f8      	cbz	r0, 800d30c <__kernel_rem_pio2+0x448>
 800d2cc:	2200      	movs	r2, #0
 800d2ce:	4ba1      	ldr	r3, [pc, #644]	; (800d554 <__kernel_rem_pio2+0x690>)
 800d2d0:	4620      	mov	r0, r4
 800d2d2:	4629      	mov	r1, r5
 800d2d4:	f7f3 f8f8 	bl	80004c8 <__aeabi_dmul>
 800d2d8:	f7f3 fba6 	bl	8000a28 <__aeabi_d2iz>
 800d2dc:	4606      	mov	r6, r0
 800d2de:	f7f3 f889 	bl	80003f4 <__aeabi_i2d>
 800d2e2:	2200      	movs	r2, #0
 800d2e4:	4b9a      	ldr	r3, [pc, #616]	; (800d550 <__kernel_rem_pio2+0x68c>)
 800d2e6:	f7f3 f8ef 	bl	80004c8 <__aeabi_dmul>
 800d2ea:	460b      	mov	r3, r1
 800d2ec:	4602      	mov	r2, r0
 800d2ee:	4629      	mov	r1, r5
 800d2f0:	4620      	mov	r0, r4
 800d2f2:	f7f2 ff31 	bl	8000158 <__aeabi_dsub>
 800d2f6:	f7f3 fb97 	bl	8000a28 <__aeabi_d2iz>
 800d2fa:	1c7c      	adds	r4, r7, #1
 800d2fc:	ab0c      	add	r3, sp, #48	; 0x30
 800d2fe:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 800d302:	f10a 0a18 	add.w	sl, sl, #24
 800d306:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
 800d30a:	e720      	b.n	800d14e <__kernel_rem_pio2+0x28a>
 800d30c:	4620      	mov	r0, r4
 800d30e:	4629      	mov	r1, r5
 800d310:	f7f3 fb8a 	bl	8000a28 <__aeabi_d2iz>
 800d314:	ab0c      	add	r3, sp, #48	; 0x30
 800d316:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 800d31a:	463c      	mov	r4, r7
 800d31c:	e717      	b.n	800d14e <__kernel_rem_pio2+0x28a>
 800d31e:	ab0c      	add	r3, sp, #48	; 0x30
 800d320:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d324:	f7f3 f866 	bl	80003f4 <__aeabi_i2d>
 800d328:	4632      	mov	r2, r6
 800d32a:	463b      	mov	r3, r7
 800d32c:	f7f3 f8cc 	bl	80004c8 <__aeabi_dmul>
 800d330:	4652      	mov	r2, sl
 800d332:	e968 0102 	strd	r0, r1, [r8, #-8]!
 800d336:	465b      	mov	r3, fp
 800d338:	4630      	mov	r0, r6
 800d33a:	4639      	mov	r1, r7
 800d33c:	f7f3 f8c4 	bl	80004c8 <__aeabi_dmul>
 800d340:	3d01      	subs	r5, #1
 800d342:	4606      	mov	r6, r0
 800d344:	460f      	mov	r7, r1
 800d346:	e715      	b.n	800d174 <__kernel_rem_pio2+0x2b0>
 800d348:	e9f8 2302 	ldrd	r2, r3, [r8, #8]!
 800d34c:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 800d350:	f7f3 f8ba 	bl	80004c8 <__aeabi_dmul>
 800d354:	4602      	mov	r2, r0
 800d356:	460b      	mov	r3, r1
 800d358:	4650      	mov	r0, sl
 800d35a:	4659      	mov	r1, fp
 800d35c:	f7f2 fefe 	bl	800015c <__adddf3>
 800d360:	4682      	mov	sl, r0
 800d362:	468b      	mov	fp, r1
 800d364:	3701      	adds	r7, #1
 800d366:	9b02      	ldr	r3, [sp, #8]
 800d368:	429f      	cmp	r7, r3
 800d36a:	dc01      	bgt.n	800d370 <__kernel_rem_pio2+0x4ac>
 800d36c:	42bd      	cmp	r5, r7
 800d36e:	daeb      	bge.n	800d348 <__kernel_rem_pio2+0x484>
 800d370:	ab48      	add	r3, sp, #288	; 0x120
 800d372:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800d376:	e9c3 ab00 	strd	sl, fp, [r3]
 800d37a:	3501      	adds	r5, #1
 800d37c:	e702      	b.n	800d184 <__kernel_rem_pio2+0x2c0>
 800d37e:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 800d380:	2b03      	cmp	r3, #3
 800d382:	d86c      	bhi.n	800d45e <__kernel_rem_pio2+0x59a>
 800d384:	e8df f003 	tbb	[pc, r3]
 800d388:	022f2f59 	.word	0x022f2f59
 800d38c:	9a06      	ldr	r2, [sp, #24]
 800d38e:	ab48      	add	r3, sp, #288	; 0x120
 800d390:	189d      	adds	r5, r3, r2
 800d392:	46aa      	mov	sl, r5
 800d394:	46a3      	mov	fp, r4
 800d396:	f1bb 0f00 	cmp.w	fp, #0
 800d39a:	f300 8087 	bgt.w	800d4ac <__kernel_rem_pio2+0x5e8>
 800d39e:	46a2      	mov	sl, r4
 800d3a0:	f1ba 0f01 	cmp.w	sl, #1
 800d3a4:	f300 809f 	bgt.w	800d4e6 <__kernel_rem_pio2+0x622>
 800d3a8:	2700      	movs	r7, #0
 800d3aa:	463e      	mov	r6, r7
 800d3ac:	9d06      	ldr	r5, [sp, #24]
 800d3ae:	ab48      	add	r3, sp, #288	; 0x120
 800d3b0:	3508      	adds	r5, #8
 800d3b2:	441d      	add	r5, r3
 800d3b4:	2c01      	cmp	r4, #1
 800d3b6:	f300 80b3 	bgt.w	800d520 <__kernel_rem_pio2+0x65c>
 800d3ba:	9b00      	ldr	r3, [sp, #0]
 800d3bc:	9d48      	ldr	r5, [sp, #288]	; 0x120
 800d3be:	9849      	ldr	r0, [sp, #292]	; 0x124
 800d3c0:	9c4a      	ldr	r4, [sp, #296]	; 0x128
 800d3c2:	994b      	ldr	r1, [sp, #300]	; 0x12c
 800d3c4:	2b00      	cmp	r3, #0
 800d3c6:	f040 80b5 	bne.w	800d534 <__kernel_rem_pio2+0x670>
 800d3ca:	4603      	mov	r3, r0
 800d3cc:	462a      	mov	r2, r5
 800d3ce:	9804      	ldr	r0, [sp, #16]
 800d3d0:	e9c0 2300 	strd	r2, r3, [r0]
 800d3d4:	4622      	mov	r2, r4
 800d3d6:	460b      	mov	r3, r1
 800d3d8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800d3dc:	463a      	mov	r2, r7
 800d3de:	4633      	mov	r3, r6
 800d3e0:	e9c0 2304 	strd	r2, r3, [r0, #16]
 800d3e4:	e03b      	b.n	800d45e <__kernel_rem_pio2+0x59a>
 800d3e6:	f04f 0c00 	mov.w	ip, #0
 800d3ea:	4626      	mov	r6, r4
 800d3ec:	4667      	mov	r7, ip
 800d3ee:	9d06      	ldr	r5, [sp, #24]
 800d3f0:	ab48      	add	r3, sp, #288	; 0x120
 800d3f2:	3508      	adds	r5, #8
 800d3f4:	441d      	add	r5, r3
 800d3f6:	2e00      	cmp	r6, #0
 800d3f8:	da42      	bge.n	800d480 <__kernel_rem_pio2+0x5bc>
 800d3fa:	9b00      	ldr	r3, [sp, #0]
 800d3fc:	2b00      	cmp	r3, #0
 800d3fe:	d049      	beq.n	800d494 <__kernel_rem_pio2+0x5d0>
 800d400:	f107 4100 	add.w	r1, r7, #2147483648	; 0x80000000
 800d404:	4662      	mov	r2, ip
 800d406:	460b      	mov	r3, r1
 800d408:	9904      	ldr	r1, [sp, #16]
 800d40a:	2601      	movs	r6, #1
 800d40c:	e9c1 2300 	strd	r2, r3, [r1]
 800d410:	a948      	add	r1, sp, #288	; 0x120
 800d412:	463b      	mov	r3, r7
 800d414:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d418:	f7f2 fe9e 	bl	8000158 <__aeabi_dsub>
 800d41c:	4684      	mov	ip, r0
 800d41e:	460f      	mov	r7, r1
 800d420:	ad48      	add	r5, sp, #288	; 0x120
 800d422:	42b4      	cmp	r4, r6
 800d424:	da38      	bge.n	800d498 <__kernel_rem_pio2+0x5d4>
 800d426:	9b00      	ldr	r3, [sp, #0]
 800d428:	b10b      	cbz	r3, 800d42e <__kernel_rem_pio2+0x56a>
 800d42a:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 800d42e:	4662      	mov	r2, ip
 800d430:	463b      	mov	r3, r7
 800d432:	9904      	ldr	r1, [sp, #16]
 800d434:	e9c1 2302 	strd	r2, r3, [r1, #8]
 800d438:	e011      	b.n	800d45e <__kernel_rem_pio2+0x59a>
 800d43a:	2700      	movs	r7, #0
 800d43c:	463d      	mov	r5, r7
 800d43e:	9b06      	ldr	r3, [sp, #24]
 800d440:	aa98      	add	r2, sp, #608	; 0x260
 800d442:	4413      	add	r3, r2
 800d444:	f5a3 769c 	sub.w	r6, r3, #312	; 0x138
 800d448:	2c00      	cmp	r4, #0
 800d44a:	da0f      	bge.n	800d46c <__kernel_rem_pio2+0x5a8>
 800d44c:	9b00      	ldr	r3, [sp, #0]
 800d44e:	b10b      	cbz	r3, 800d454 <__kernel_rem_pio2+0x590>
 800d450:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
 800d454:	463a      	mov	r2, r7
 800d456:	462b      	mov	r3, r5
 800d458:	9904      	ldr	r1, [sp, #16]
 800d45a:	e9c1 2300 	strd	r2, r3, [r1]
 800d45e:	9b05      	ldr	r3, [sp, #20]
 800d460:	f003 0007 	and.w	r0, r3, #7
 800d464:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800d468:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d46c:	4638      	mov	r0, r7
 800d46e:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800d472:	4629      	mov	r1, r5
 800d474:	f7f2 fe72 	bl	800015c <__adddf3>
 800d478:	3c01      	subs	r4, #1
 800d47a:	4607      	mov	r7, r0
 800d47c:	460d      	mov	r5, r1
 800d47e:	e7e3      	b.n	800d448 <__kernel_rem_pio2+0x584>
 800d480:	4660      	mov	r0, ip
 800d482:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800d486:	4639      	mov	r1, r7
 800d488:	f7f2 fe68 	bl	800015c <__adddf3>
 800d48c:	3e01      	subs	r6, #1
 800d48e:	4684      	mov	ip, r0
 800d490:	460f      	mov	r7, r1
 800d492:	e7b0      	b.n	800d3f6 <__kernel_rem_pio2+0x532>
 800d494:	4639      	mov	r1, r7
 800d496:	e7b5      	b.n	800d404 <__kernel_rem_pio2+0x540>
 800d498:	4660      	mov	r0, ip
 800d49a:	e9f5 2302 	ldrd	r2, r3, [r5, #8]!
 800d49e:	4639      	mov	r1, r7
 800d4a0:	f7f2 fe5c 	bl	800015c <__adddf3>
 800d4a4:	3601      	adds	r6, #1
 800d4a6:	4684      	mov	ip, r0
 800d4a8:	460f      	mov	r7, r1
 800d4aa:	e7ba      	b.n	800d422 <__kernel_rem_pio2+0x55e>
 800d4ac:	e97a 8902 	ldrd	r8, r9, [sl, #-8]!
 800d4b0:	e9da 2302 	ldrd	r2, r3, [sl, #8]
 800d4b4:	4640      	mov	r0, r8
 800d4b6:	4649      	mov	r1, r9
 800d4b8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d4bc:	f7f2 fe4e 	bl	800015c <__adddf3>
 800d4c0:	4602      	mov	r2, r0
 800d4c2:	460b      	mov	r3, r1
 800d4c4:	4606      	mov	r6, r0
 800d4c6:	460f      	mov	r7, r1
 800d4c8:	4640      	mov	r0, r8
 800d4ca:	4649      	mov	r1, r9
 800d4cc:	f7f2 fe44 	bl	8000158 <__aeabi_dsub>
 800d4d0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d4d4:	f7f2 fe42 	bl	800015c <__adddf3>
 800d4d8:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800d4dc:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800d4e0:	e9ca 6700 	strd	r6, r7, [sl]
 800d4e4:	e757      	b.n	800d396 <__kernel_rem_pio2+0x4d2>
 800d4e6:	e975 6702 	ldrd	r6, r7, [r5, #-8]!
 800d4ea:	e9d5 2302 	ldrd	r2, r3, [r5, #8]
 800d4ee:	4630      	mov	r0, r6
 800d4f0:	4639      	mov	r1, r7
 800d4f2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d4f6:	f7f2 fe31 	bl	800015c <__adddf3>
 800d4fa:	4602      	mov	r2, r0
 800d4fc:	460b      	mov	r3, r1
 800d4fe:	4680      	mov	r8, r0
 800d500:	4689      	mov	r9, r1
 800d502:	4630      	mov	r0, r6
 800d504:	4639      	mov	r1, r7
 800d506:	f7f2 fe27 	bl	8000158 <__aeabi_dsub>
 800d50a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d50e:	f7f2 fe25 	bl	800015c <__adddf3>
 800d512:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800d516:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800d51a:	e9c5 8900 	strd	r8, r9, [r5]
 800d51e:	e73f      	b.n	800d3a0 <__kernel_rem_pio2+0x4dc>
 800d520:	4638      	mov	r0, r7
 800d522:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800d526:	4631      	mov	r1, r6
 800d528:	f7f2 fe18 	bl	800015c <__adddf3>
 800d52c:	3c01      	subs	r4, #1
 800d52e:	4607      	mov	r7, r0
 800d530:	460e      	mov	r6, r1
 800d532:	e73f      	b.n	800d3b4 <__kernel_rem_pio2+0x4f0>
 800d534:	9b04      	ldr	r3, [sp, #16]
 800d536:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800d53a:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800d53e:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 800d542:	601d      	str	r5, [r3, #0]
 800d544:	e9c3 0401 	strd	r0, r4, [r3, #4]
 800d548:	e9c3 1703 	strd	r1, r7, [r3, #12]
 800d54c:	615e      	str	r6, [r3, #20]
 800d54e:	e786      	b.n	800d45e <__kernel_rem_pio2+0x59a>
 800d550:	41700000 	.word	0x41700000
 800d554:	3e700000 	.word	0x3e700000

0800d558 <__kernel_sin>:
 800d558:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d55c:	b086      	sub	sp, #24
 800d55e:	e9cd 2300 	strd	r2, r3, [sp]
 800d562:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800d566:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800d56a:	4682      	mov	sl, r0
 800d56c:	460c      	mov	r4, r1
 800d56e:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800d570:	da03      	bge.n	800d57a <__kernel_sin+0x22>
 800d572:	f7f3 fa59 	bl	8000a28 <__aeabi_d2iz>
 800d576:	2800      	cmp	r0, #0
 800d578:	d050      	beq.n	800d61c <__kernel_sin+0xc4>
 800d57a:	4652      	mov	r2, sl
 800d57c:	4623      	mov	r3, r4
 800d57e:	4650      	mov	r0, sl
 800d580:	4621      	mov	r1, r4
 800d582:	f7f2 ffa1 	bl	80004c8 <__aeabi_dmul>
 800d586:	4606      	mov	r6, r0
 800d588:	460f      	mov	r7, r1
 800d58a:	4602      	mov	r2, r0
 800d58c:	460b      	mov	r3, r1
 800d58e:	4650      	mov	r0, sl
 800d590:	4621      	mov	r1, r4
 800d592:	f7f2 ff99 	bl	80004c8 <__aeabi_dmul>
 800d596:	a33e      	add	r3, pc, #248	; (adr r3, 800d690 <__kernel_sin+0x138>)
 800d598:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d59c:	4680      	mov	r8, r0
 800d59e:	4689      	mov	r9, r1
 800d5a0:	4630      	mov	r0, r6
 800d5a2:	4639      	mov	r1, r7
 800d5a4:	f7f2 ff90 	bl	80004c8 <__aeabi_dmul>
 800d5a8:	a33b      	add	r3, pc, #236	; (adr r3, 800d698 <__kernel_sin+0x140>)
 800d5aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5ae:	f7f2 fdd3 	bl	8000158 <__aeabi_dsub>
 800d5b2:	4632      	mov	r2, r6
 800d5b4:	463b      	mov	r3, r7
 800d5b6:	f7f2 ff87 	bl	80004c8 <__aeabi_dmul>
 800d5ba:	a339      	add	r3, pc, #228	; (adr r3, 800d6a0 <__kernel_sin+0x148>)
 800d5bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5c0:	f7f2 fdcc 	bl	800015c <__adddf3>
 800d5c4:	4632      	mov	r2, r6
 800d5c6:	463b      	mov	r3, r7
 800d5c8:	f7f2 ff7e 	bl	80004c8 <__aeabi_dmul>
 800d5cc:	a336      	add	r3, pc, #216	; (adr r3, 800d6a8 <__kernel_sin+0x150>)
 800d5ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5d2:	f7f2 fdc1 	bl	8000158 <__aeabi_dsub>
 800d5d6:	4632      	mov	r2, r6
 800d5d8:	463b      	mov	r3, r7
 800d5da:	f7f2 ff75 	bl	80004c8 <__aeabi_dmul>
 800d5de:	a334      	add	r3, pc, #208	; (adr r3, 800d6b0 <__kernel_sin+0x158>)
 800d5e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5e4:	f7f2 fdba 	bl	800015c <__adddf3>
 800d5e8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d5ec:	b9dd      	cbnz	r5, 800d626 <__kernel_sin+0xce>
 800d5ee:	4602      	mov	r2, r0
 800d5f0:	460b      	mov	r3, r1
 800d5f2:	4630      	mov	r0, r6
 800d5f4:	4639      	mov	r1, r7
 800d5f6:	f7f2 ff67 	bl	80004c8 <__aeabi_dmul>
 800d5fa:	a32f      	add	r3, pc, #188	; (adr r3, 800d6b8 <__kernel_sin+0x160>)
 800d5fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d600:	f7f2 fdaa 	bl	8000158 <__aeabi_dsub>
 800d604:	4642      	mov	r2, r8
 800d606:	464b      	mov	r3, r9
 800d608:	f7f2 ff5e 	bl	80004c8 <__aeabi_dmul>
 800d60c:	4602      	mov	r2, r0
 800d60e:	460b      	mov	r3, r1
 800d610:	4650      	mov	r0, sl
 800d612:	4621      	mov	r1, r4
 800d614:	f7f2 fda2 	bl	800015c <__adddf3>
 800d618:	4682      	mov	sl, r0
 800d61a:	460c      	mov	r4, r1
 800d61c:	4650      	mov	r0, sl
 800d61e:	4621      	mov	r1, r4
 800d620:	b006      	add	sp, #24
 800d622:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d626:	2200      	movs	r2, #0
 800d628:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d62c:	4b24      	ldr	r3, [pc, #144]	; (800d6c0 <__kernel_sin+0x168>)
 800d62e:	f7f2 ff4b 	bl	80004c8 <__aeabi_dmul>
 800d632:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d636:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d63a:	4640      	mov	r0, r8
 800d63c:	4649      	mov	r1, r9
 800d63e:	f7f2 ff43 	bl	80004c8 <__aeabi_dmul>
 800d642:	4602      	mov	r2, r0
 800d644:	460b      	mov	r3, r1
 800d646:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d64a:	f7f2 fd85 	bl	8000158 <__aeabi_dsub>
 800d64e:	4632      	mov	r2, r6
 800d650:	463b      	mov	r3, r7
 800d652:	f7f2 ff39 	bl	80004c8 <__aeabi_dmul>
 800d656:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d65a:	f7f2 fd7d 	bl	8000158 <__aeabi_dsub>
 800d65e:	a316      	add	r3, pc, #88	; (adr r3, 800d6b8 <__kernel_sin+0x160>)
 800d660:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d664:	4606      	mov	r6, r0
 800d666:	460f      	mov	r7, r1
 800d668:	4640      	mov	r0, r8
 800d66a:	4649      	mov	r1, r9
 800d66c:	f7f2 ff2c 	bl	80004c8 <__aeabi_dmul>
 800d670:	4602      	mov	r2, r0
 800d672:	460b      	mov	r3, r1
 800d674:	4630      	mov	r0, r6
 800d676:	4639      	mov	r1, r7
 800d678:	f7f2 fd70 	bl	800015c <__adddf3>
 800d67c:	4602      	mov	r2, r0
 800d67e:	460b      	mov	r3, r1
 800d680:	4650      	mov	r0, sl
 800d682:	4621      	mov	r1, r4
 800d684:	f7f2 fd68 	bl	8000158 <__aeabi_dsub>
 800d688:	e7c6      	b.n	800d618 <__kernel_sin+0xc0>
 800d68a:	bf00      	nop
 800d68c:	f3af 8000 	nop.w
 800d690:	5acfd57c 	.word	0x5acfd57c
 800d694:	3de5d93a 	.word	0x3de5d93a
 800d698:	8a2b9ceb 	.word	0x8a2b9ceb
 800d69c:	3e5ae5e6 	.word	0x3e5ae5e6
 800d6a0:	57b1fe7d 	.word	0x57b1fe7d
 800d6a4:	3ec71de3 	.word	0x3ec71de3
 800d6a8:	19c161d5 	.word	0x19c161d5
 800d6ac:	3f2a01a0 	.word	0x3f2a01a0
 800d6b0:	1110f8a6 	.word	0x1110f8a6
 800d6b4:	3f811111 	.word	0x3f811111
 800d6b8:	55555549 	.word	0x55555549
 800d6bc:	3fc55555 	.word	0x3fc55555
 800d6c0:	3fe00000 	.word	0x3fe00000

0800d6c4 <__kernel_cosf>:
 800d6c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d6c8:	f020 4400 	bic.w	r4, r0, #2147483648	; 0x80000000
 800d6cc:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 800d6d0:	4606      	mov	r6, r0
 800d6d2:	4688      	mov	r8, r1
 800d6d4:	da03      	bge.n	800d6de <__kernel_cosf+0x1a>
 800d6d6:	f7f3 fd09 	bl	80010ec <__aeabi_f2iz>
 800d6da:	2800      	cmp	r0, #0
 800d6dc:	d05c      	beq.n	800d798 <__kernel_cosf+0xd4>
 800d6de:	4631      	mov	r1, r6
 800d6e0:	4630      	mov	r0, r6
 800d6e2:	f7f3 fb27 	bl	8000d34 <__aeabi_fmul>
 800d6e6:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800d6ea:	4605      	mov	r5, r0
 800d6ec:	f7f3 fb22 	bl	8000d34 <__aeabi_fmul>
 800d6f0:	492b      	ldr	r1, [pc, #172]	; (800d7a0 <__kernel_cosf+0xdc>)
 800d6f2:	4607      	mov	r7, r0
 800d6f4:	4628      	mov	r0, r5
 800d6f6:	f7f3 fb1d 	bl	8000d34 <__aeabi_fmul>
 800d6fa:	492a      	ldr	r1, [pc, #168]	; (800d7a4 <__kernel_cosf+0xe0>)
 800d6fc:	f7f3 fa12 	bl	8000b24 <__addsf3>
 800d700:	4629      	mov	r1, r5
 800d702:	f7f3 fb17 	bl	8000d34 <__aeabi_fmul>
 800d706:	4928      	ldr	r1, [pc, #160]	; (800d7a8 <__kernel_cosf+0xe4>)
 800d708:	f7f3 fa0a 	bl	8000b20 <__aeabi_fsub>
 800d70c:	4629      	mov	r1, r5
 800d70e:	f7f3 fb11 	bl	8000d34 <__aeabi_fmul>
 800d712:	4926      	ldr	r1, [pc, #152]	; (800d7ac <__kernel_cosf+0xe8>)
 800d714:	f7f3 fa06 	bl	8000b24 <__addsf3>
 800d718:	4629      	mov	r1, r5
 800d71a:	f7f3 fb0b 	bl	8000d34 <__aeabi_fmul>
 800d71e:	4924      	ldr	r1, [pc, #144]	; (800d7b0 <__kernel_cosf+0xec>)
 800d720:	f7f3 f9fe 	bl	8000b20 <__aeabi_fsub>
 800d724:	4629      	mov	r1, r5
 800d726:	f7f3 fb05 	bl	8000d34 <__aeabi_fmul>
 800d72a:	4922      	ldr	r1, [pc, #136]	; (800d7b4 <__kernel_cosf+0xf0>)
 800d72c:	f7f3 f9fa 	bl	8000b24 <__addsf3>
 800d730:	4629      	mov	r1, r5
 800d732:	f7f3 faff 	bl	8000d34 <__aeabi_fmul>
 800d736:	4629      	mov	r1, r5
 800d738:	f7f3 fafc 	bl	8000d34 <__aeabi_fmul>
 800d73c:	4641      	mov	r1, r8
 800d73e:	4605      	mov	r5, r0
 800d740:	4630      	mov	r0, r6
 800d742:	f7f3 faf7 	bl	8000d34 <__aeabi_fmul>
 800d746:	4601      	mov	r1, r0
 800d748:	4628      	mov	r0, r5
 800d74a:	f7f3 f9e9 	bl	8000b20 <__aeabi_fsub>
 800d74e:	4b1a      	ldr	r3, [pc, #104]	; (800d7b8 <__kernel_cosf+0xf4>)
 800d750:	4605      	mov	r5, r0
 800d752:	429c      	cmp	r4, r3
 800d754:	dc0a      	bgt.n	800d76c <__kernel_cosf+0xa8>
 800d756:	4601      	mov	r1, r0
 800d758:	4638      	mov	r0, r7
 800d75a:	f7f3 f9e1 	bl	8000b20 <__aeabi_fsub>
 800d75e:	4601      	mov	r1, r0
 800d760:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800d764:	f7f3 f9dc 	bl	8000b20 <__aeabi_fsub>
 800d768:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d76c:	4b13      	ldr	r3, [pc, #76]	; (800d7bc <__kernel_cosf+0xf8>)
 800d76e:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800d772:	429c      	cmp	r4, r3
 800d774:	bfcc      	ite	gt
 800d776:	4c12      	ldrgt	r4, [pc, #72]	; (800d7c0 <__kernel_cosf+0xfc>)
 800d778:	f104 447f 	addle.w	r4, r4, #4278190080	; 0xff000000
 800d77c:	4621      	mov	r1, r4
 800d77e:	f7f3 f9cf 	bl	8000b20 <__aeabi_fsub>
 800d782:	4621      	mov	r1, r4
 800d784:	4606      	mov	r6, r0
 800d786:	4638      	mov	r0, r7
 800d788:	f7f3 f9ca 	bl	8000b20 <__aeabi_fsub>
 800d78c:	4629      	mov	r1, r5
 800d78e:	f7f3 f9c7 	bl	8000b20 <__aeabi_fsub>
 800d792:	4601      	mov	r1, r0
 800d794:	4630      	mov	r0, r6
 800d796:	e7e5      	b.n	800d764 <__kernel_cosf+0xa0>
 800d798:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800d79c:	e7e4      	b.n	800d768 <__kernel_cosf+0xa4>
 800d79e:	bf00      	nop
 800d7a0:	ad47d74e 	.word	0xad47d74e
 800d7a4:	310f74f6 	.word	0x310f74f6
 800d7a8:	3493f27c 	.word	0x3493f27c
 800d7ac:	37d00d01 	.word	0x37d00d01
 800d7b0:	3ab60b61 	.word	0x3ab60b61
 800d7b4:	3d2aaaab 	.word	0x3d2aaaab
 800d7b8:	3e999999 	.word	0x3e999999
 800d7bc:	3f480000 	.word	0x3f480000
 800d7c0:	3e900000 	.word	0x3e900000

0800d7c4 <__kernel_rem_pio2f>:
 800d7c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7c8:	b0d9      	sub	sp, #356	; 0x164
 800d7ca:	9304      	str	r3, [sp, #16]
 800d7cc:	9101      	str	r1, [sp, #4]
 800d7ce:	4bc3      	ldr	r3, [pc, #780]	; (800dadc <__kernel_rem_pio2f+0x318>)
 800d7d0:	9962      	ldr	r1, [sp, #392]	; 0x188
 800d7d2:	1ed4      	subs	r4, r2, #3
 800d7d4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d7d8:	2500      	movs	r5, #0
 800d7da:	9302      	str	r3, [sp, #8]
 800d7dc:	9b04      	ldr	r3, [sp, #16]
 800d7de:	f04f 0a00 	mov.w	sl, #0
 800d7e2:	3b01      	subs	r3, #1
 800d7e4:	9303      	str	r3, [sp, #12]
 800d7e6:	2308      	movs	r3, #8
 800d7e8:	fb94 f4f3 	sdiv	r4, r4, r3
 800d7ec:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 800d7f0:	1c66      	adds	r6, r4, #1
 800d7f2:	eba2 06c6 	sub.w	r6, r2, r6, lsl #3
 800d7f6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800d7fa:	eb03 0802 	add.w	r8, r3, r2
 800d7fe:	9b63      	ldr	r3, [sp, #396]	; 0x18c
 800d800:	1aa7      	subs	r7, r4, r2
 800d802:	9005      	str	r0, [sp, #20]
 800d804:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800d808:	f10d 0b70 	add.w	fp, sp, #112	; 0x70
 800d80c:	4545      	cmp	r5, r8
 800d80e:	dd7f      	ble.n	800d910 <__kernel_rem_pio2f+0x14c>
 800d810:	f04f 0800 	mov.w	r8, #0
 800d814:	f04f 0a00 	mov.w	sl, #0
 800d818:	f06f 0b03 	mvn.w	fp, #3
 800d81c:	9b04      	ldr	r3, [sp, #16]
 800d81e:	aa1c      	add	r2, sp, #112	; 0x70
 800d820:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800d824:	ab44      	add	r3, sp, #272	; 0x110
 800d826:	9a02      	ldr	r2, [sp, #8]
 800d828:	4590      	cmp	r8, r2
 800d82a:	f340 8097 	ble.w	800d95c <__kernel_rem_pio2f+0x198>
 800d82e:	4613      	mov	r3, r2
 800d830:	aa08      	add	r2, sp, #32
 800d832:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d836:	9307      	str	r3, [sp, #28]
 800d838:	9b63      	ldr	r3, [sp, #396]	; 0x18c
 800d83a:	9f02      	ldr	r7, [sp, #8]
 800d83c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800d840:	9306      	str	r3, [sp, #24]
 800d842:	46ba      	mov	sl, r7
 800d844:	f04f 4887 	mov.w	r8, #1132462080	; 0x43800000
 800d848:	ab58      	add	r3, sp, #352	; 0x160
 800d84a:	eb03 0387 	add.w	r3, r3, r7, lsl #2
 800d84e:	f853 4c50 	ldr.w	r4, [r3, #-80]
 800d852:	ad07      	add	r5, sp, #28
 800d854:	f50d 7988 	add.w	r9, sp, #272	; 0x110
 800d858:	f1ba 0f00 	cmp.w	sl, #0
 800d85c:	f300 8081 	bgt.w	800d962 <__kernel_rem_pio2f+0x19e>
 800d860:	4631      	mov	r1, r6
 800d862:	4620      	mov	r0, r4
 800d864:	f000 ff8a 	bl	800e77c <scalbnf>
 800d868:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
 800d86c:	4604      	mov	r4, r0
 800d86e:	f7f3 fa61 	bl	8000d34 <__aeabi_fmul>
 800d872:	f000 feef 	bl	800e654 <floorf>
 800d876:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 800d87a:	f7f3 fa5b 	bl	8000d34 <__aeabi_fmul>
 800d87e:	4601      	mov	r1, r0
 800d880:	4620      	mov	r0, r4
 800d882:	f7f3 f94d 	bl	8000b20 <__aeabi_fsub>
 800d886:	4604      	mov	r4, r0
 800d888:	f7f3 fc30 	bl	80010ec <__aeabi_f2iz>
 800d88c:	4681      	mov	r9, r0
 800d88e:	f7f3 f9fd 	bl	8000c8c <__aeabi_i2f>
 800d892:	4601      	mov	r1, r0
 800d894:	4620      	mov	r0, r4
 800d896:	f7f3 f943 	bl	8000b20 <__aeabi_fsub>
 800d89a:	2e00      	cmp	r6, #0
 800d89c:	4604      	mov	r4, r0
 800d89e:	dd7e      	ble.n	800d99e <__kernel_rem_pio2f+0x1da>
 800d8a0:	1e7b      	subs	r3, r7, #1
 800d8a2:	aa08      	add	r2, sp, #32
 800d8a4:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 800d8a8:	f1c6 0208 	rsb	r2, r6, #8
 800d8ac:	fa45 f002 	asr.w	r0, r5, r2
 800d8b0:	4481      	add	r9, r0
 800d8b2:	4090      	lsls	r0, r2
 800d8b4:	1a2d      	subs	r5, r5, r0
 800d8b6:	aa08      	add	r2, sp, #32
 800d8b8:	f1c6 0007 	rsb	r0, r6, #7
 800d8bc:	f842 5023 	str.w	r5, [r2, r3, lsl #2]
 800d8c0:	4105      	asrs	r5, r0
 800d8c2:	2d00      	cmp	r5, #0
 800d8c4:	dd79      	ble.n	800d9ba <__kernel_rem_pio2f+0x1f6>
 800d8c6:	2200      	movs	r2, #0
 800d8c8:	4690      	mov	r8, r2
 800d8ca:	f109 0901 	add.w	r9, r9, #1
 800d8ce:	4297      	cmp	r7, r2
 800d8d0:	f300 80ae 	bgt.w	800da30 <__kernel_rem_pio2f+0x26c>
 800d8d4:	2e00      	cmp	r6, #0
 800d8d6:	dd05      	ble.n	800d8e4 <__kernel_rem_pio2f+0x120>
 800d8d8:	2e01      	cmp	r6, #1
 800d8da:	f000 80c0 	beq.w	800da5e <__kernel_rem_pio2f+0x29a>
 800d8de:	2e02      	cmp	r6, #2
 800d8e0:	f000 80c7 	beq.w	800da72 <__kernel_rem_pio2f+0x2ae>
 800d8e4:	2d02      	cmp	r5, #2
 800d8e6:	d168      	bne.n	800d9ba <__kernel_rem_pio2f+0x1f6>
 800d8e8:	4621      	mov	r1, r4
 800d8ea:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800d8ee:	f7f3 f917 	bl	8000b20 <__aeabi_fsub>
 800d8f2:	4604      	mov	r4, r0
 800d8f4:	f1b8 0f00 	cmp.w	r8, #0
 800d8f8:	d05f      	beq.n	800d9ba <__kernel_rem_pio2f+0x1f6>
 800d8fa:	4631      	mov	r1, r6
 800d8fc:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800d900:	f000 ff3c 	bl	800e77c <scalbnf>
 800d904:	4601      	mov	r1, r0
 800d906:	4620      	mov	r0, r4
 800d908:	f7f3 f90a 	bl	8000b20 <__aeabi_fsub>
 800d90c:	4604      	mov	r4, r0
 800d90e:	e054      	b.n	800d9ba <__kernel_rem_pio2f+0x1f6>
 800d910:	42ef      	cmn	r7, r5
 800d912:	d407      	bmi.n	800d924 <__kernel_rem_pio2f+0x160>
 800d914:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800d918:	f7f3 f9b8 	bl	8000c8c <__aeabi_i2f>
 800d91c:	f84b 0025 	str.w	r0, [fp, r5, lsl #2]
 800d920:	3501      	adds	r5, #1
 800d922:	e773      	b.n	800d80c <__kernel_rem_pio2f+0x48>
 800d924:	4650      	mov	r0, sl
 800d926:	e7f9      	b.n	800d91c <__kernel_rem_pio2f+0x158>
 800d928:	fb0b 5207 	mla	r2, fp, r7, r5
 800d92c:	9306      	str	r3, [sp, #24]
 800d92e:	9b05      	ldr	r3, [sp, #20]
 800d930:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800d934:	f853 1027 	ldr.w	r1, [r3, r7, lsl #2]
 800d938:	f7f3 f9fc 	bl	8000d34 <__aeabi_fmul>
 800d93c:	4601      	mov	r1, r0
 800d93e:	4648      	mov	r0, r9
 800d940:	f7f3 f8f0 	bl	8000b24 <__addsf3>
 800d944:	4681      	mov	r9, r0
 800d946:	9b06      	ldr	r3, [sp, #24]
 800d948:	3701      	adds	r7, #1
 800d94a:	9a03      	ldr	r2, [sp, #12]
 800d94c:	4297      	cmp	r7, r2
 800d94e:	ddeb      	ble.n	800d928 <__kernel_rem_pio2f+0x164>
 800d950:	f843 9028 	str.w	r9, [r3, r8, lsl #2]
 800d954:	3504      	adds	r5, #4
 800d956:	f108 0801 	add.w	r8, r8, #1
 800d95a:	e764      	b.n	800d826 <__kernel_rem_pio2f+0x62>
 800d95c:	46d1      	mov	r9, sl
 800d95e:	2700      	movs	r7, #0
 800d960:	e7f3      	b.n	800d94a <__kernel_rem_pio2f+0x186>
 800d962:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 800d966:	4620      	mov	r0, r4
 800d968:	f7f3 f9e4 	bl	8000d34 <__aeabi_fmul>
 800d96c:	f7f3 fbbe 	bl	80010ec <__aeabi_f2iz>
 800d970:	f7f3 f98c 	bl	8000c8c <__aeabi_i2f>
 800d974:	4641      	mov	r1, r8
 800d976:	4683      	mov	fp, r0
 800d978:	f7f3 f9dc 	bl	8000d34 <__aeabi_fmul>
 800d97c:	4601      	mov	r1, r0
 800d97e:	4620      	mov	r0, r4
 800d980:	f7f3 f8ce 	bl	8000b20 <__aeabi_fsub>
 800d984:	f7f3 fbb2 	bl	80010ec <__aeabi_f2iz>
 800d988:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800d98c:	f845 0f04 	str.w	r0, [r5, #4]!
 800d990:	f859 102a 	ldr.w	r1, [r9, sl, lsl #2]
 800d994:	4658      	mov	r0, fp
 800d996:	f7f3 f8c5 	bl	8000b24 <__addsf3>
 800d99a:	4604      	mov	r4, r0
 800d99c:	e75c      	b.n	800d858 <__kernel_rem_pio2f+0x94>
 800d99e:	d105      	bne.n	800d9ac <__kernel_rem_pio2f+0x1e8>
 800d9a0:	1e7b      	subs	r3, r7, #1
 800d9a2:	aa08      	add	r2, sp, #32
 800d9a4:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 800d9a8:	122d      	asrs	r5, r5, #8
 800d9aa:	e78a      	b.n	800d8c2 <__kernel_rem_pio2f+0xfe>
 800d9ac:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800d9b0:	f7f3 fb72 	bl	8001098 <__aeabi_fcmpge>
 800d9b4:	2800      	cmp	r0, #0
 800d9b6:	d139      	bne.n	800da2c <__kernel_rem_pio2f+0x268>
 800d9b8:	4605      	mov	r5, r0
 800d9ba:	2100      	movs	r1, #0
 800d9bc:	4620      	mov	r0, r4
 800d9be:	f7f3 fb4d 	bl	800105c <__aeabi_fcmpeq>
 800d9c2:	2800      	cmp	r0, #0
 800d9c4:	f000 80a0 	beq.w	800db08 <__kernel_rem_pio2f+0x344>
 800d9c8:	1e7c      	subs	r4, r7, #1
 800d9ca:	4623      	mov	r3, r4
 800d9cc:	2200      	movs	r2, #0
 800d9ce:	9902      	ldr	r1, [sp, #8]
 800d9d0:	428b      	cmp	r3, r1
 800d9d2:	da55      	bge.n	800da80 <__kernel_rem_pio2f+0x2bc>
 800d9d4:	2a00      	cmp	r2, #0
 800d9d6:	d07e      	beq.n	800dad6 <__kernel_rem_pio2f+0x312>
 800d9d8:	ab08      	add	r3, sp, #32
 800d9da:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800d9de:	3e08      	subs	r6, #8
 800d9e0:	2b00      	cmp	r3, #0
 800d9e2:	f000 808f 	beq.w	800db04 <__kernel_rem_pio2f+0x340>
 800d9e6:	4631      	mov	r1, r6
 800d9e8:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800d9ec:	f000 fec6 	bl	800e77c <scalbnf>
 800d9f0:	46a0      	mov	r8, r4
 800d9f2:	4682      	mov	sl, r0
 800d9f4:	f04f 566e 	mov.w	r6, #998244352	; 0x3b800000
 800d9f8:	af44      	add	r7, sp, #272	; 0x110
 800d9fa:	f1b8 0f00 	cmp.w	r8, #0
 800d9fe:	f280 80b5 	bge.w	800db6c <__kernel_rem_pio2f+0x3a8>
 800da02:	f04f 0a00 	mov.w	sl, #0
 800da06:	2300      	movs	r3, #0
 800da08:	00a6      	lsls	r6, r4, #2
 800da0a:	4a35      	ldr	r2, [pc, #212]	; (800dae0 <__kernel_rem_pio2f+0x31c>)
 800da0c:	4437      	add	r7, r6
 800da0e:	eba4 010a 	sub.w	r1, r4, sl
 800da12:	2900      	cmp	r1, #0
 800da14:	f280 80db 	bge.w	800dbce <__kernel_rem_pio2f+0x40a>
 800da18:	9b62      	ldr	r3, [sp, #392]	; 0x188
 800da1a:	2b03      	cmp	r3, #3
 800da1c:	f200 80ff 	bhi.w	800dc1e <__kernel_rem_pio2f+0x45a>
 800da20:	e8df f013 	tbh	[pc, r3, lsl #1]
 800da24:	01200102 	.word	0x01200102
 800da28:	00d90120 	.word	0x00d90120
 800da2c:	2502      	movs	r5, #2
 800da2e:	e74a      	b.n	800d8c6 <__kernel_rem_pio2f+0x102>
 800da30:	ab08      	add	r3, sp, #32
 800da32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800da36:	f1b8 0f00 	cmp.w	r8, #0
 800da3a:	d109      	bne.n	800da50 <__kernel_rem_pio2f+0x28c>
 800da3c:	b12b      	cbz	r3, 800da4a <__kernel_rem_pio2f+0x286>
 800da3e:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 800da42:	a908      	add	r1, sp, #32
 800da44:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800da48:	2301      	movs	r3, #1
 800da4a:	3201      	adds	r2, #1
 800da4c:	4698      	mov	r8, r3
 800da4e:	e73e      	b.n	800d8ce <__kernel_rem_pio2f+0x10a>
 800da50:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 800da54:	a908      	add	r1, sp, #32
 800da56:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800da5a:	4643      	mov	r3, r8
 800da5c:	e7f5      	b.n	800da4a <__kernel_rem_pio2f+0x286>
 800da5e:	1e7a      	subs	r2, r7, #1
 800da60:	ab08      	add	r3, sp, #32
 800da62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800da66:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800da6a:	a908      	add	r1, sp, #32
 800da6c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800da70:	e738      	b.n	800d8e4 <__kernel_rem_pio2f+0x120>
 800da72:	1e7a      	subs	r2, r7, #1
 800da74:	ab08      	add	r3, sp, #32
 800da76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800da7a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800da7e:	e7f4      	b.n	800da6a <__kernel_rem_pio2f+0x2a6>
 800da80:	a908      	add	r1, sp, #32
 800da82:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800da86:	3b01      	subs	r3, #1
 800da88:	430a      	orrs	r2, r1
 800da8a:	e7a0      	b.n	800d9ce <__kernel_rem_pio2f+0x20a>
 800da8c:	3301      	adds	r3, #1
 800da8e:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800da92:	2900      	cmp	r1, #0
 800da94:	d0fa      	beq.n	800da8c <__kernel_rem_pio2f+0x2c8>
 800da96:	f06f 0803 	mvn.w	r8, #3
 800da9a:	9a04      	ldr	r2, [sp, #16]
 800da9c:	1c7d      	adds	r5, r7, #1
 800da9e:	18bc      	adds	r4, r7, r2
 800daa0:	aa1c      	add	r2, sp, #112	; 0x70
 800daa2:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 800daa6:	441f      	add	r7, r3
 800daa8:	f50d 7988 	add.w	r9, sp, #272	; 0x110
 800daac:	42af      	cmp	r7, r5
 800daae:	f6ff aec8 	blt.w	800d842 <__kernel_rem_pio2f+0x7e>
 800dab2:	9b06      	ldr	r3, [sp, #24]
 800dab4:	f04f 0a00 	mov.w	sl, #0
 800dab8:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800dabc:	f7f3 f8e6 	bl	8000c8c <__aeabi_i2f>
 800dac0:	f04f 0b00 	mov.w	fp, #0
 800dac4:	6020      	str	r0, [r4, #0]
 800dac6:	9b03      	ldr	r3, [sp, #12]
 800dac8:	459a      	cmp	sl, r3
 800daca:	dd0b      	ble.n	800dae4 <__kernel_rem_pio2f+0x320>
 800dacc:	f849 b025 	str.w	fp, [r9, r5, lsl #2]
 800dad0:	3404      	adds	r4, #4
 800dad2:	3501      	adds	r5, #1
 800dad4:	e7ea      	b.n	800daac <__kernel_rem_pio2f+0x2e8>
 800dad6:	9a07      	ldr	r2, [sp, #28]
 800dad8:	2301      	movs	r3, #1
 800dada:	e7d8      	b.n	800da8e <__kernel_rem_pio2f+0x2ca>
 800dadc:	0800eecc 	.word	0x0800eecc
 800dae0:	0800eea0 	.word	0x0800eea0
 800dae4:	fb08 f30a 	mul.w	r3, r8, sl
 800dae8:	9a05      	ldr	r2, [sp, #20]
 800daea:	58e0      	ldr	r0, [r4, r3]
 800daec:	f852 102a 	ldr.w	r1, [r2, sl, lsl #2]
 800daf0:	f7f3 f920 	bl	8000d34 <__aeabi_fmul>
 800daf4:	4601      	mov	r1, r0
 800daf6:	4658      	mov	r0, fp
 800daf8:	f7f3 f814 	bl	8000b24 <__addsf3>
 800dafc:	f10a 0a01 	add.w	sl, sl, #1
 800db00:	4683      	mov	fp, r0
 800db02:	e7e0      	b.n	800dac6 <__kernel_rem_pio2f+0x302>
 800db04:	3c01      	subs	r4, #1
 800db06:	e767      	b.n	800d9d8 <__kernel_rem_pio2f+0x214>
 800db08:	4271      	negs	r1, r6
 800db0a:	4620      	mov	r0, r4
 800db0c:	f000 fe36 	bl	800e77c <scalbnf>
 800db10:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800db14:	4604      	mov	r4, r0
 800db16:	f7f3 fabf 	bl	8001098 <__aeabi_fcmpge>
 800db1a:	b1f8      	cbz	r0, 800db5c <__kernel_rem_pio2f+0x398>
 800db1c:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 800db20:	4620      	mov	r0, r4
 800db22:	f7f3 f907 	bl	8000d34 <__aeabi_fmul>
 800db26:	f7f3 fae1 	bl	80010ec <__aeabi_f2iz>
 800db2a:	f7f3 f8af 	bl	8000c8c <__aeabi_i2f>
 800db2e:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800db32:	4680      	mov	r8, r0
 800db34:	f7f3 f8fe 	bl	8000d34 <__aeabi_fmul>
 800db38:	4601      	mov	r1, r0
 800db3a:	4620      	mov	r0, r4
 800db3c:	f7f2 fff0 	bl	8000b20 <__aeabi_fsub>
 800db40:	f7f3 fad4 	bl	80010ec <__aeabi_f2iz>
 800db44:	ab08      	add	r3, sp, #32
 800db46:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 800db4a:	4640      	mov	r0, r8
 800db4c:	f7f3 face 	bl	80010ec <__aeabi_f2iz>
 800db50:	1c7c      	adds	r4, r7, #1
 800db52:	ab08      	add	r3, sp, #32
 800db54:	3608      	adds	r6, #8
 800db56:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800db5a:	e744      	b.n	800d9e6 <__kernel_rem_pio2f+0x222>
 800db5c:	4620      	mov	r0, r4
 800db5e:	f7f3 fac5 	bl	80010ec <__aeabi_f2iz>
 800db62:	ab08      	add	r3, sp, #32
 800db64:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 800db68:	463c      	mov	r4, r7
 800db6a:	e73c      	b.n	800d9e6 <__kernel_rem_pio2f+0x222>
 800db6c:	ab08      	add	r3, sp, #32
 800db6e:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800db72:	f7f3 f88b 	bl	8000c8c <__aeabi_i2f>
 800db76:	4651      	mov	r1, sl
 800db78:	f7f3 f8dc 	bl	8000d34 <__aeabi_fmul>
 800db7c:	4631      	mov	r1, r6
 800db7e:	f847 0028 	str.w	r0, [r7, r8, lsl #2]
 800db82:	4650      	mov	r0, sl
 800db84:	f7f3 f8d6 	bl	8000d34 <__aeabi_fmul>
 800db88:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800db8c:	4682      	mov	sl, r0
 800db8e:	e734      	b.n	800d9fa <__kernel_rem_pio2f+0x236>
 800db90:	f852 0028 	ldr.w	r0, [r2, r8, lsl #2]
 800db94:	f857 1028 	ldr.w	r1, [r7, r8, lsl #2]
 800db98:	9304      	str	r3, [sp, #16]
 800db9a:	9203      	str	r2, [sp, #12]
 800db9c:	f7f3 f8ca 	bl	8000d34 <__aeabi_fmul>
 800dba0:	4601      	mov	r1, r0
 800dba2:	4658      	mov	r0, fp
 800dba4:	f7f2 ffbe 	bl	8000b24 <__addsf3>
 800dba8:	e9dd 2303 	ldrd	r2, r3, [sp, #12]
 800dbac:	4683      	mov	fp, r0
 800dbae:	f108 0801 	add.w	r8, r8, #1
 800dbb2:	9902      	ldr	r1, [sp, #8]
 800dbb4:	4588      	cmp	r8, r1
 800dbb6:	dc01      	bgt.n	800dbbc <__kernel_rem_pio2f+0x3f8>
 800dbb8:	45c2      	cmp	sl, r8
 800dbba:	dae9      	bge.n	800db90 <__kernel_rem_pio2f+0x3cc>
 800dbbc:	a958      	add	r1, sp, #352	; 0x160
 800dbbe:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800dbc2:	f841 bca0 	str.w	fp, [r1, #-160]
 800dbc6:	f10a 0a01 	add.w	sl, sl, #1
 800dbca:	3f04      	subs	r7, #4
 800dbcc:	e71f      	b.n	800da0e <__kernel_rem_pio2f+0x24a>
 800dbce:	469b      	mov	fp, r3
 800dbd0:	f04f 0800 	mov.w	r8, #0
 800dbd4:	e7ed      	b.n	800dbb2 <__kernel_rem_pio2f+0x3ee>
 800dbd6:	f10d 0ac0 	add.w	sl, sp, #192	; 0xc0
 800dbda:	4456      	add	r6, sl
 800dbdc:	4637      	mov	r7, r6
 800dbde:	46a0      	mov	r8, r4
 800dbe0:	f1b8 0f00 	cmp.w	r8, #0
 800dbe4:	dc4a      	bgt.n	800dc7c <__kernel_rem_pio2f+0x4b8>
 800dbe6:	4627      	mov	r7, r4
 800dbe8:	2f01      	cmp	r7, #1
 800dbea:	dc60      	bgt.n	800dcae <__kernel_rem_pio2f+0x4ea>
 800dbec:	2000      	movs	r0, #0
 800dbee:	2c01      	cmp	r4, #1
 800dbf0:	dc74      	bgt.n	800dcdc <__kernel_rem_pio2f+0x518>
 800dbf2:	9a30      	ldr	r2, [sp, #192]	; 0xc0
 800dbf4:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 800dbf6:	2d00      	cmp	r5, #0
 800dbf8:	d176      	bne.n	800dce8 <__kernel_rem_pio2f+0x524>
 800dbfa:	9901      	ldr	r1, [sp, #4]
 800dbfc:	600a      	str	r2, [r1, #0]
 800dbfe:	460a      	mov	r2, r1
 800dc00:	604b      	str	r3, [r1, #4]
 800dc02:	6090      	str	r0, [r2, #8]
 800dc04:	e00b      	b.n	800dc1e <__kernel_rem_pio2f+0x45a>
 800dc06:	f856 1024 	ldr.w	r1, [r6, r4, lsl #2]
 800dc0a:	f7f2 ff8b 	bl	8000b24 <__addsf3>
 800dc0e:	3c01      	subs	r4, #1
 800dc10:	2c00      	cmp	r4, #0
 800dc12:	daf8      	bge.n	800dc06 <__kernel_rem_pio2f+0x442>
 800dc14:	b10d      	cbz	r5, 800dc1a <__kernel_rem_pio2f+0x456>
 800dc16:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800dc1a:	9b01      	ldr	r3, [sp, #4]
 800dc1c:	6018      	str	r0, [r3, #0]
 800dc1e:	f009 0007 	and.w	r0, r9, #7
 800dc22:	b059      	add	sp, #356	; 0x164
 800dc24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc28:	2000      	movs	r0, #0
 800dc2a:	ae30      	add	r6, sp, #192	; 0xc0
 800dc2c:	e7f0      	b.n	800dc10 <__kernel_rem_pio2f+0x44c>
 800dc2e:	f857 1026 	ldr.w	r1, [r7, r6, lsl #2]
 800dc32:	f7f2 ff77 	bl	8000b24 <__addsf3>
 800dc36:	3e01      	subs	r6, #1
 800dc38:	2e00      	cmp	r6, #0
 800dc3a:	daf8      	bge.n	800dc2e <__kernel_rem_pio2f+0x46a>
 800dc3c:	b1b5      	cbz	r5, 800dc6c <__kernel_rem_pio2f+0x4a8>
 800dc3e:	f100 4300 	add.w	r3, r0, #2147483648	; 0x80000000
 800dc42:	9a01      	ldr	r2, [sp, #4]
 800dc44:	af58      	add	r7, sp, #352	; 0x160
 800dc46:	4601      	mov	r1, r0
 800dc48:	6013      	str	r3, [r2, #0]
 800dc4a:	f857 0da0 	ldr.w	r0, [r7, #-160]!
 800dc4e:	f7f2 ff67 	bl	8000b20 <__aeabi_fsub>
 800dc52:	2601      	movs	r6, #1
 800dc54:	42b4      	cmp	r4, r6
 800dc56:	da0b      	bge.n	800dc70 <__kernel_rem_pio2f+0x4ac>
 800dc58:	b10d      	cbz	r5, 800dc5e <__kernel_rem_pio2f+0x49a>
 800dc5a:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800dc5e:	9b01      	ldr	r3, [sp, #4]
 800dc60:	6058      	str	r0, [r3, #4]
 800dc62:	e7dc      	b.n	800dc1e <__kernel_rem_pio2f+0x45a>
 800dc64:	4626      	mov	r6, r4
 800dc66:	2000      	movs	r0, #0
 800dc68:	af30      	add	r7, sp, #192	; 0xc0
 800dc6a:	e7e5      	b.n	800dc38 <__kernel_rem_pio2f+0x474>
 800dc6c:	4603      	mov	r3, r0
 800dc6e:	e7e8      	b.n	800dc42 <__kernel_rem_pio2f+0x47e>
 800dc70:	f857 1026 	ldr.w	r1, [r7, r6, lsl #2]
 800dc74:	f7f2 ff56 	bl	8000b24 <__addsf3>
 800dc78:	3601      	adds	r6, #1
 800dc7a:	e7eb      	b.n	800dc54 <__kernel_rem_pio2f+0x490>
 800dc7c:	f857 2d04 	ldr.w	r2, [r7, #-4]!
 800dc80:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800dc84:	687b      	ldr	r3, [r7, #4]
 800dc86:	4610      	mov	r0, r2
 800dc88:	4619      	mov	r1, r3
 800dc8a:	9303      	str	r3, [sp, #12]
 800dc8c:	9202      	str	r2, [sp, #8]
 800dc8e:	f7f2 ff49 	bl	8000b24 <__addsf3>
 800dc92:	9a02      	ldr	r2, [sp, #8]
 800dc94:	4601      	mov	r1, r0
 800dc96:	4683      	mov	fp, r0
 800dc98:	4610      	mov	r0, r2
 800dc9a:	f7f2 ff41 	bl	8000b20 <__aeabi_fsub>
 800dc9e:	9b03      	ldr	r3, [sp, #12]
 800dca0:	4619      	mov	r1, r3
 800dca2:	f7f2 ff3f 	bl	8000b24 <__addsf3>
 800dca6:	f8c7 b000 	str.w	fp, [r7]
 800dcaa:	6078      	str	r0, [r7, #4]
 800dcac:	e798      	b.n	800dbe0 <__kernel_rem_pio2f+0x41c>
 800dcae:	f856 3d04 	ldr.w	r3, [r6, #-4]!
 800dcb2:	3f01      	subs	r7, #1
 800dcb4:	f8d6 b004 	ldr.w	fp, [r6, #4]
 800dcb8:	4618      	mov	r0, r3
 800dcba:	4659      	mov	r1, fp
 800dcbc:	9302      	str	r3, [sp, #8]
 800dcbe:	f7f2 ff31 	bl	8000b24 <__addsf3>
 800dcc2:	9b02      	ldr	r3, [sp, #8]
 800dcc4:	4601      	mov	r1, r0
 800dcc6:	4680      	mov	r8, r0
 800dcc8:	4618      	mov	r0, r3
 800dcca:	f7f2 ff29 	bl	8000b20 <__aeabi_fsub>
 800dcce:	4659      	mov	r1, fp
 800dcd0:	f7f2 ff28 	bl	8000b24 <__addsf3>
 800dcd4:	f8c6 8000 	str.w	r8, [r6]
 800dcd8:	6070      	str	r0, [r6, #4]
 800dcda:	e785      	b.n	800dbe8 <__kernel_rem_pio2f+0x424>
 800dcdc:	f85a 1024 	ldr.w	r1, [sl, r4, lsl #2]
 800dce0:	f7f2 ff20 	bl	8000b24 <__addsf3>
 800dce4:	3c01      	subs	r4, #1
 800dce6:	e782      	b.n	800dbee <__kernel_rem_pio2f+0x42a>
 800dce8:	9901      	ldr	r1, [sp, #4]
 800dcea:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
 800dcee:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800dcf2:	600a      	str	r2, [r1, #0]
 800dcf4:	604b      	str	r3, [r1, #4]
 800dcf6:	460a      	mov	r2, r1
 800dcf8:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800dcfc:	e781      	b.n	800dc02 <__kernel_rem_pio2f+0x43e>
 800dcfe:	bf00      	nop

0800dd00 <__kernel_sinf>:
 800dd00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dd04:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 800dd08:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800dd0c:	4604      	mov	r4, r0
 800dd0e:	460f      	mov	r7, r1
 800dd10:	4691      	mov	r9, r2
 800dd12:	da03      	bge.n	800dd1c <__kernel_sinf+0x1c>
 800dd14:	f7f3 f9ea 	bl	80010ec <__aeabi_f2iz>
 800dd18:	2800      	cmp	r0, #0
 800dd1a:	d035      	beq.n	800dd88 <__kernel_sinf+0x88>
 800dd1c:	4621      	mov	r1, r4
 800dd1e:	4620      	mov	r0, r4
 800dd20:	f7f3 f808 	bl	8000d34 <__aeabi_fmul>
 800dd24:	4605      	mov	r5, r0
 800dd26:	4601      	mov	r1, r0
 800dd28:	4620      	mov	r0, r4
 800dd2a:	f7f3 f803 	bl	8000d34 <__aeabi_fmul>
 800dd2e:	4929      	ldr	r1, [pc, #164]	; (800ddd4 <__kernel_sinf+0xd4>)
 800dd30:	4606      	mov	r6, r0
 800dd32:	4628      	mov	r0, r5
 800dd34:	f7f2 fffe 	bl	8000d34 <__aeabi_fmul>
 800dd38:	4927      	ldr	r1, [pc, #156]	; (800ddd8 <__kernel_sinf+0xd8>)
 800dd3a:	f7f2 fef1 	bl	8000b20 <__aeabi_fsub>
 800dd3e:	4629      	mov	r1, r5
 800dd40:	f7f2 fff8 	bl	8000d34 <__aeabi_fmul>
 800dd44:	4925      	ldr	r1, [pc, #148]	; (800dddc <__kernel_sinf+0xdc>)
 800dd46:	f7f2 feed 	bl	8000b24 <__addsf3>
 800dd4a:	4629      	mov	r1, r5
 800dd4c:	f7f2 fff2 	bl	8000d34 <__aeabi_fmul>
 800dd50:	4923      	ldr	r1, [pc, #140]	; (800dde0 <__kernel_sinf+0xe0>)
 800dd52:	f7f2 fee5 	bl	8000b20 <__aeabi_fsub>
 800dd56:	4629      	mov	r1, r5
 800dd58:	f7f2 ffec 	bl	8000d34 <__aeabi_fmul>
 800dd5c:	4921      	ldr	r1, [pc, #132]	; (800dde4 <__kernel_sinf+0xe4>)
 800dd5e:	f7f2 fee1 	bl	8000b24 <__addsf3>
 800dd62:	4680      	mov	r8, r0
 800dd64:	f1b9 0f00 	cmp.w	r9, #0
 800dd68:	d111      	bne.n	800dd8e <__kernel_sinf+0x8e>
 800dd6a:	4601      	mov	r1, r0
 800dd6c:	4628      	mov	r0, r5
 800dd6e:	f7f2 ffe1 	bl	8000d34 <__aeabi_fmul>
 800dd72:	491d      	ldr	r1, [pc, #116]	; (800dde8 <__kernel_sinf+0xe8>)
 800dd74:	f7f2 fed4 	bl	8000b20 <__aeabi_fsub>
 800dd78:	4631      	mov	r1, r6
 800dd7a:	f7f2 ffdb 	bl	8000d34 <__aeabi_fmul>
 800dd7e:	4601      	mov	r1, r0
 800dd80:	4620      	mov	r0, r4
 800dd82:	f7f2 fecf 	bl	8000b24 <__addsf3>
 800dd86:	4604      	mov	r4, r0
 800dd88:	4620      	mov	r0, r4
 800dd8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dd8e:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800dd92:	4638      	mov	r0, r7
 800dd94:	f7f2 ffce 	bl	8000d34 <__aeabi_fmul>
 800dd98:	4641      	mov	r1, r8
 800dd9a:	4681      	mov	r9, r0
 800dd9c:	4630      	mov	r0, r6
 800dd9e:	f7f2 ffc9 	bl	8000d34 <__aeabi_fmul>
 800dda2:	4601      	mov	r1, r0
 800dda4:	4648      	mov	r0, r9
 800dda6:	f7f2 febb 	bl	8000b20 <__aeabi_fsub>
 800ddaa:	4629      	mov	r1, r5
 800ddac:	f7f2 ffc2 	bl	8000d34 <__aeabi_fmul>
 800ddb0:	4639      	mov	r1, r7
 800ddb2:	f7f2 feb5 	bl	8000b20 <__aeabi_fsub>
 800ddb6:	490c      	ldr	r1, [pc, #48]	; (800dde8 <__kernel_sinf+0xe8>)
 800ddb8:	4605      	mov	r5, r0
 800ddba:	4630      	mov	r0, r6
 800ddbc:	f7f2 ffba 	bl	8000d34 <__aeabi_fmul>
 800ddc0:	4601      	mov	r1, r0
 800ddc2:	4628      	mov	r0, r5
 800ddc4:	f7f2 feae 	bl	8000b24 <__addsf3>
 800ddc8:	4601      	mov	r1, r0
 800ddca:	4620      	mov	r0, r4
 800ddcc:	f7f2 fea8 	bl	8000b20 <__aeabi_fsub>
 800ddd0:	e7d9      	b.n	800dd86 <__kernel_sinf+0x86>
 800ddd2:	bf00      	nop
 800ddd4:	2f2ec9d3 	.word	0x2f2ec9d3
 800ddd8:	32d72f34 	.word	0x32d72f34
 800dddc:	3638ef1b 	.word	0x3638ef1b
 800dde0:	39500d01 	.word	0x39500d01
 800dde4:	3c088889 	.word	0x3c088889
 800dde8:	3e2aaaab 	.word	0x3e2aaaab
 800ddec:	00000000 	.word	0x00000000

0800ddf0 <atan>:
 800ddf0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ddf4:	4bb6      	ldr	r3, [pc, #728]	; (800e0d0 <atan+0x2e0>)
 800ddf6:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800ddfa:	429e      	cmp	r6, r3
 800ddfc:	4604      	mov	r4, r0
 800ddfe:	460d      	mov	r5, r1
 800de00:	468b      	mov	fp, r1
 800de02:	dd17      	ble.n	800de34 <atan+0x44>
 800de04:	4bb3      	ldr	r3, [pc, #716]	; (800e0d4 <atan+0x2e4>)
 800de06:	429e      	cmp	r6, r3
 800de08:	dc01      	bgt.n	800de0e <atan+0x1e>
 800de0a:	d109      	bne.n	800de20 <atan+0x30>
 800de0c:	b140      	cbz	r0, 800de20 <atan+0x30>
 800de0e:	4622      	mov	r2, r4
 800de10:	462b      	mov	r3, r5
 800de12:	4620      	mov	r0, r4
 800de14:	4629      	mov	r1, r5
 800de16:	f7f2 f9a1 	bl	800015c <__adddf3>
 800de1a:	4604      	mov	r4, r0
 800de1c:	460d      	mov	r5, r1
 800de1e:	e005      	b.n	800de2c <atan+0x3c>
 800de20:	f1bb 0f00 	cmp.w	fp, #0
 800de24:	4cac      	ldr	r4, [pc, #688]	; (800e0d8 <atan+0x2e8>)
 800de26:	f340 8121 	ble.w	800e06c <atan+0x27c>
 800de2a:	4dac      	ldr	r5, [pc, #688]	; (800e0dc <atan+0x2ec>)
 800de2c:	4620      	mov	r0, r4
 800de2e:	4629      	mov	r1, r5
 800de30:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de34:	4baa      	ldr	r3, [pc, #680]	; (800e0e0 <atan+0x2f0>)
 800de36:	429e      	cmp	r6, r3
 800de38:	dc11      	bgt.n	800de5e <atan+0x6e>
 800de3a:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800de3e:	429e      	cmp	r6, r3
 800de40:	dc0a      	bgt.n	800de58 <atan+0x68>
 800de42:	a38b      	add	r3, pc, #556	; (adr r3, 800e070 <atan+0x280>)
 800de44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de48:	f7f2 f988 	bl	800015c <__adddf3>
 800de4c:	2200      	movs	r2, #0
 800de4e:	4ba5      	ldr	r3, [pc, #660]	; (800e0e4 <atan+0x2f4>)
 800de50:	f7f2 fdca 	bl	80009e8 <__aeabi_dcmpgt>
 800de54:	2800      	cmp	r0, #0
 800de56:	d1e9      	bne.n	800de2c <atan+0x3c>
 800de58:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800de5c:	e027      	b.n	800deae <atan+0xbe>
 800de5e:	f000 f951 	bl	800e104 <fabs>
 800de62:	4ba1      	ldr	r3, [pc, #644]	; (800e0e8 <atan+0x2f8>)
 800de64:	4604      	mov	r4, r0
 800de66:	429e      	cmp	r6, r3
 800de68:	460d      	mov	r5, r1
 800de6a:	f300 80b8 	bgt.w	800dfde <atan+0x1ee>
 800de6e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800de72:	429e      	cmp	r6, r3
 800de74:	f300 809c 	bgt.w	800dfb0 <atan+0x1c0>
 800de78:	4602      	mov	r2, r0
 800de7a:	460b      	mov	r3, r1
 800de7c:	f7f2 f96e 	bl	800015c <__adddf3>
 800de80:	2200      	movs	r2, #0
 800de82:	4b98      	ldr	r3, [pc, #608]	; (800e0e4 <atan+0x2f4>)
 800de84:	f7f2 f968 	bl	8000158 <__aeabi_dsub>
 800de88:	2200      	movs	r2, #0
 800de8a:	4606      	mov	r6, r0
 800de8c:	460f      	mov	r7, r1
 800de8e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800de92:	4620      	mov	r0, r4
 800de94:	4629      	mov	r1, r5
 800de96:	f7f2 f961 	bl	800015c <__adddf3>
 800de9a:	4602      	mov	r2, r0
 800de9c:	460b      	mov	r3, r1
 800de9e:	4630      	mov	r0, r6
 800dea0:	4639      	mov	r1, r7
 800dea2:	f7f2 fc3b 	bl	800071c <__aeabi_ddiv>
 800dea6:	f04f 0a00 	mov.w	sl, #0
 800deaa:	4604      	mov	r4, r0
 800deac:	460d      	mov	r5, r1
 800deae:	4622      	mov	r2, r4
 800deb0:	462b      	mov	r3, r5
 800deb2:	4620      	mov	r0, r4
 800deb4:	4629      	mov	r1, r5
 800deb6:	f7f2 fb07 	bl	80004c8 <__aeabi_dmul>
 800deba:	4602      	mov	r2, r0
 800debc:	460b      	mov	r3, r1
 800debe:	4680      	mov	r8, r0
 800dec0:	4689      	mov	r9, r1
 800dec2:	f7f2 fb01 	bl	80004c8 <__aeabi_dmul>
 800dec6:	a36c      	add	r3, pc, #432	; (adr r3, 800e078 <atan+0x288>)
 800dec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800decc:	4606      	mov	r6, r0
 800dece:	460f      	mov	r7, r1
 800ded0:	f7f2 fafa 	bl	80004c8 <__aeabi_dmul>
 800ded4:	a36a      	add	r3, pc, #424	; (adr r3, 800e080 <atan+0x290>)
 800ded6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800deda:	f7f2 f93f 	bl	800015c <__adddf3>
 800dede:	4632      	mov	r2, r6
 800dee0:	463b      	mov	r3, r7
 800dee2:	f7f2 faf1 	bl	80004c8 <__aeabi_dmul>
 800dee6:	a368      	add	r3, pc, #416	; (adr r3, 800e088 <atan+0x298>)
 800dee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800deec:	f7f2 f936 	bl	800015c <__adddf3>
 800def0:	4632      	mov	r2, r6
 800def2:	463b      	mov	r3, r7
 800def4:	f7f2 fae8 	bl	80004c8 <__aeabi_dmul>
 800def8:	a365      	add	r3, pc, #404	; (adr r3, 800e090 <atan+0x2a0>)
 800defa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800defe:	f7f2 f92d 	bl	800015c <__adddf3>
 800df02:	4632      	mov	r2, r6
 800df04:	463b      	mov	r3, r7
 800df06:	f7f2 fadf 	bl	80004c8 <__aeabi_dmul>
 800df0a:	a363      	add	r3, pc, #396	; (adr r3, 800e098 <atan+0x2a8>)
 800df0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df10:	f7f2 f924 	bl	800015c <__adddf3>
 800df14:	4632      	mov	r2, r6
 800df16:	463b      	mov	r3, r7
 800df18:	f7f2 fad6 	bl	80004c8 <__aeabi_dmul>
 800df1c:	a360      	add	r3, pc, #384	; (adr r3, 800e0a0 <atan+0x2b0>)
 800df1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df22:	f7f2 f91b 	bl	800015c <__adddf3>
 800df26:	4642      	mov	r2, r8
 800df28:	464b      	mov	r3, r9
 800df2a:	f7f2 facd 	bl	80004c8 <__aeabi_dmul>
 800df2e:	a35e      	add	r3, pc, #376	; (adr r3, 800e0a8 <atan+0x2b8>)
 800df30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df34:	4680      	mov	r8, r0
 800df36:	4689      	mov	r9, r1
 800df38:	4630      	mov	r0, r6
 800df3a:	4639      	mov	r1, r7
 800df3c:	f7f2 fac4 	bl	80004c8 <__aeabi_dmul>
 800df40:	a35b      	add	r3, pc, #364	; (adr r3, 800e0b0 <atan+0x2c0>)
 800df42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df46:	f7f2 f907 	bl	8000158 <__aeabi_dsub>
 800df4a:	4632      	mov	r2, r6
 800df4c:	463b      	mov	r3, r7
 800df4e:	f7f2 fabb 	bl	80004c8 <__aeabi_dmul>
 800df52:	a359      	add	r3, pc, #356	; (adr r3, 800e0b8 <atan+0x2c8>)
 800df54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df58:	f7f2 f8fe 	bl	8000158 <__aeabi_dsub>
 800df5c:	4632      	mov	r2, r6
 800df5e:	463b      	mov	r3, r7
 800df60:	f7f2 fab2 	bl	80004c8 <__aeabi_dmul>
 800df64:	a356      	add	r3, pc, #344	; (adr r3, 800e0c0 <atan+0x2d0>)
 800df66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df6a:	f7f2 f8f5 	bl	8000158 <__aeabi_dsub>
 800df6e:	4632      	mov	r2, r6
 800df70:	463b      	mov	r3, r7
 800df72:	f7f2 faa9 	bl	80004c8 <__aeabi_dmul>
 800df76:	a354      	add	r3, pc, #336	; (adr r3, 800e0c8 <atan+0x2d8>)
 800df78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df7c:	f7f2 f8ec 	bl	8000158 <__aeabi_dsub>
 800df80:	4632      	mov	r2, r6
 800df82:	463b      	mov	r3, r7
 800df84:	f7f2 faa0 	bl	80004c8 <__aeabi_dmul>
 800df88:	4602      	mov	r2, r0
 800df8a:	460b      	mov	r3, r1
 800df8c:	4640      	mov	r0, r8
 800df8e:	4649      	mov	r1, r9
 800df90:	f7f2 f8e4 	bl	800015c <__adddf3>
 800df94:	4622      	mov	r2, r4
 800df96:	462b      	mov	r3, r5
 800df98:	f7f2 fa96 	bl	80004c8 <__aeabi_dmul>
 800df9c:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 800dfa0:	4602      	mov	r2, r0
 800dfa2:	460b      	mov	r3, r1
 800dfa4:	d144      	bne.n	800e030 <atan+0x240>
 800dfa6:	4620      	mov	r0, r4
 800dfa8:	4629      	mov	r1, r5
 800dfaa:	f7f2 f8d5 	bl	8000158 <__aeabi_dsub>
 800dfae:	e734      	b.n	800de1a <atan+0x2a>
 800dfb0:	2200      	movs	r2, #0
 800dfb2:	4b4c      	ldr	r3, [pc, #304]	; (800e0e4 <atan+0x2f4>)
 800dfb4:	f7f2 f8d0 	bl	8000158 <__aeabi_dsub>
 800dfb8:	2200      	movs	r2, #0
 800dfba:	4606      	mov	r6, r0
 800dfbc:	460f      	mov	r7, r1
 800dfbe:	4b49      	ldr	r3, [pc, #292]	; (800e0e4 <atan+0x2f4>)
 800dfc0:	4620      	mov	r0, r4
 800dfc2:	4629      	mov	r1, r5
 800dfc4:	f7f2 f8ca 	bl	800015c <__adddf3>
 800dfc8:	4602      	mov	r2, r0
 800dfca:	460b      	mov	r3, r1
 800dfcc:	4630      	mov	r0, r6
 800dfce:	4639      	mov	r1, r7
 800dfd0:	f7f2 fba4 	bl	800071c <__aeabi_ddiv>
 800dfd4:	f04f 0a01 	mov.w	sl, #1
 800dfd8:	4604      	mov	r4, r0
 800dfda:	460d      	mov	r5, r1
 800dfdc:	e767      	b.n	800deae <atan+0xbe>
 800dfde:	4b43      	ldr	r3, [pc, #268]	; (800e0ec <atan+0x2fc>)
 800dfe0:	429e      	cmp	r6, r3
 800dfe2:	dc1a      	bgt.n	800e01a <atan+0x22a>
 800dfe4:	2200      	movs	r2, #0
 800dfe6:	4b42      	ldr	r3, [pc, #264]	; (800e0f0 <atan+0x300>)
 800dfe8:	f7f2 f8b6 	bl	8000158 <__aeabi_dsub>
 800dfec:	2200      	movs	r2, #0
 800dfee:	4606      	mov	r6, r0
 800dff0:	460f      	mov	r7, r1
 800dff2:	4b3f      	ldr	r3, [pc, #252]	; (800e0f0 <atan+0x300>)
 800dff4:	4620      	mov	r0, r4
 800dff6:	4629      	mov	r1, r5
 800dff8:	f7f2 fa66 	bl	80004c8 <__aeabi_dmul>
 800dffc:	2200      	movs	r2, #0
 800dffe:	4b39      	ldr	r3, [pc, #228]	; (800e0e4 <atan+0x2f4>)
 800e000:	f7f2 f8ac 	bl	800015c <__adddf3>
 800e004:	4602      	mov	r2, r0
 800e006:	460b      	mov	r3, r1
 800e008:	4630      	mov	r0, r6
 800e00a:	4639      	mov	r1, r7
 800e00c:	f7f2 fb86 	bl	800071c <__aeabi_ddiv>
 800e010:	f04f 0a02 	mov.w	sl, #2
 800e014:	4604      	mov	r4, r0
 800e016:	460d      	mov	r5, r1
 800e018:	e749      	b.n	800deae <atan+0xbe>
 800e01a:	4602      	mov	r2, r0
 800e01c:	460b      	mov	r3, r1
 800e01e:	2000      	movs	r0, #0
 800e020:	4934      	ldr	r1, [pc, #208]	; (800e0f4 <atan+0x304>)
 800e022:	f7f2 fb7b 	bl	800071c <__aeabi_ddiv>
 800e026:	f04f 0a03 	mov.w	sl, #3
 800e02a:	4604      	mov	r4, r0
 800e02c:	460d      	mov	r5, r1
 800e02e:	e73e      	b.n	800deae <atan+0xbe>
 800e030:	4b31      	ldr	r3, [pc, #196]	; (800e0f8 <atan+0x308>)
 800e032:	4e32      	ldr	r6, [pc, #200]	; (800e0fc <atan+0x30c>)
 800e034:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 800e038:	4456      	add	r6, sl
 800e03a:	449a      	add	sl, r3
 800e03c:	e9da 2300 	ldrd	r2, r3, [sl]
 800e040:	f7f2 f88a 	bl	8000158 <__aeabi_dsub>
 800e044:	4622      	mov	r2, r4
 800e046:	462b      	mov	r3, r5
 800e048:	f7f2 f886 	bl	8000158 <__aeabi_dsub>
 800e04c:	4602      	mov	r2, r0
 800e04e:	460b      	mov	r3, r1
 800e050:	e9d6 0100 	ldrd	r0, r1, [r6]
 800e054:	f7f2 f880 	bl	8000158 <__aeabi_dsub>
 800e058:	f1bb 0f00 	cmp.w	fp, #0
 800e05c:	4604      	mov	r4, r0
 800e05e:	460d      	mov	r5, r1
 800e060:	f6bf aee4 	bge.w	800de2c <atan+0x3c>
 800e064:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e068:	461d      	mov	r5, r3
 800e06a:	e6df      	b.n	800de2c <atan+0x3c>
 800e06c:	4d24      	ldr	r5, [pc, #144]	; (800e100 <atan+0x310>)
 800e06e:	e6dd      	b.n	800de2c <atan+0x3c>
 800e070:	8800759c 	.word	0x8800759c
 800e074:	7e37e43c 	.word	0x7e37e43c
 800e078:	e322da11 	.word	0xe322da11
 800e07c:	3f90ad3a 	.word	0x3f90ad3a
 800e080:	24760deb 	.word	0x24760deb
 800e084:	3fa97b4b 	.word	0x3fa97b4b
 800e088:	a0d03d51 	.word	0xa0d03d51
 800e08c:	3fb10d66 	.word	0x3fb10d66
 800e090:	c54c206e 	.word	0xc54c206e
 800e094:	3fb745cd 	.word	0x3fb745cd
 800e098:	920083ff 	.word	0x920083ff
 800e09c:	3fc24924 	.word	0x3fc24924
 800e0a0:	5555550d 	.word	0x5555550d
 800e0a4:	3fd55555 	.word	0x3fd55555
 800e0a8:	2c6a6c2f 	.word	0x2c6a6c2f
 800e0ac:	bfa2b444 	.word	0xbfa2b444
 800e0b0:	52defd9a 	.word	0x52defd9a
 800e0b4:	3fadde2d 	.word	0x3fadde2d
 800e0b8:	af749a6d 	.word	0xaf749a6d
 800e0bc:	3fb3b0f2 	.word	0x3fb3b0f2
 800e0c0:	fe231671 	.word	0xfe231671
 800e0c4:	3fbc71c6 	.word	0x3fbc71c6
 800e0c8:	9998ebc4 	.word	0x9998ebc4
 800e0cc:	3fc99999 	.word	0x3fc99999
 800e0d0:	440fffff 	.word	0x440fffff
 800e0d4:	7ff00000 	.word	0x7ff00000
 800e0d8:	54442d18 	.word	0x54442d18
 800e0dc:	3ff921fb 	.word	0x3ff921fb
 800e0e0:	3fdbffff 	.word	0x3fdbffff
 800e0e4:	3ff00000 	.word	0x3ff00000
 800e0e8:	3ff2ffff 	.word	0x3ff2ffff
 800e0ec:	40037fff 	.word	0x40037fff
 800e0f0:	3ff80000 	.word	0x3ff80000
 800e0f4:	bff00000 	.word	0xbff00000
 800e0f8:	0800eef8 	.word	0x0800eef8
 800e0fc:	0800eed8 	.word	0x0800eed8
 800e100:	bff921fb 	.word	0xbff921fb

0800e104 <fabs>:
 800e104:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800e108:	4619      	mov	r1, r3
 800e10a:	4770      	bx	lr

0800e10c <finite>:
 800e10c:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 800e110:	f501 1080 	add.w	r0, r1, #1048576	; 0x100000
 800e114:	0fc0      	lsrs	r0, r0, #31
 800e116:	4770      	bx	lr

0800e118 <floor>:
 800e118:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e11c:	f3c1 580a 	ubfx	r8, r1, #20, #11
 800e120:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 800e124:	2e13      	cmp	r6, #19
 800e126:	4607      	mov	r7, r0
 800e128:	460b      	mov	r3, r1
 800e12a:	460c      	mov	r4, r1
 800e12c:	4605      	mov	r5, r0
 800e12e:	dc35      	bgt.n	800e19c <floor+0x84>
 800e130:	2e00      	cmp	r6, #0
 800e132:	da16      	bge.n	800e162 <floor+0x4a>
 800e134:	a336      	add	r3, pc, #216	; (adr r3, 800e210 <floor+0xf8>)
 800e136:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e13a:	f7f2 f80f 	bl	800015c <__adddf3>
 800e13e:	2200      	movs	r2, #0
 800e140:	2300      	movs	r3, #0
 800e142:	f7f2 fc51 	bl	80009e8 <__aeabi_dcmpgt>
 800e146:	b148      	cbz	r0, 800e15c <floor+0x44>
 800e148:	2c00      	cmp	r4, #0
 800e14a:	da5b      	bge.n	800e204 <floor+0xec>
 800e14c:	2500      	movs	r5, #0
 800e14e:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800e152:	4a31      	ldr	r2, [pc, #196]	; (800e218 <floor+0x100>)
 800e154:	433b      	orrs	r3, r7
 800e156:	42ab      	cmp	r3, r5
 800e158:	bf18      	it	ne
 800e15a:	4614      	movne	r4, r2
 800e15c:	4623      	mov	r3, r4
 800e15e:	462f      	mov	r7, r5
 800e160:	e026      	b.n	800e1b0 <floor+0x98>
 800e162:	4a2e      	ldr	r2, [pc, #184]	; (800e21c <floor+0x104>)
 800e164:	fa42 f806 	asr.w	r8, r2, r6
 800e168:	ea01 0208 	and.w	r2, r1, r8
 800e16c:	4302      	orrs	r2, r0
 800e16e:	d01f      	beq.n	800e1b0 <floor+0x98>
 800e170:	a327      	add	r3, pc, #156	; (adr r3, 800e210 <floor+0xf8>)
 800e172:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e176:	f7f1 fff1 	bl	800015c <__adddf3>
 800e17a:	2200      	movs	r2, #0
 800e17c:	2300      	movs	r3, #0
 800e17e:	f7f2 fc33 	bl	80009e8 <__aeabi_dcmpgt>
 800e182:	2800      	cmp	r0, #0
 800e184:	d0ea      	beq.n	800e15c <floor+0x44>
 800e186:	2c00      	cmp	r4, #0
 800e188:	bfbe      	ittt	lt
 800e18a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800e18e:	fa43 f606 	asrlt.w	r6, r3, r6
 800e192:	19a4      	addlt	r4, r4, r6
 800e194:	ea24 0408 	bic.w	r4, r4, r8
 800e198:	2500      	movs	r5, #0
 800e19a:	e7df      	b.n	800e15c <floor+0x44>
 800e19c:	2e33      	cmp	r6, #51	; 0x33
 800e19e:	dd0b      	ble.n	800e1b8 <floor+0xa0>
 800e1a0:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800e1a4:	d104      	bne.n	800e1b0 <floor+0x98>
 800e1a6:	4602      	mov	r2, r0
 800e1a8:	f7f1 ffd8 	bl	800015c <__adddf3>
 800e1ac:	4607      	mov	r7, r0
 800e1ae:	460b      	mov	r3, r1
 800e1b0:	4638      	mov	r0, r7
 800e1b2:	4619      	mov	r1, r3
 800e1b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e1b8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e1bc:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 800e1c0:	fa22 f808 	lsr.w	r8, r2, r8
 800e1c4:	ea18 0f00 	tst.w	r8, r0
 800e1c8:	d0f2      	beq.n	800e1b0 <floor+0x98>
 800e1ca:	a311      	add	r3, pc, #68	; (adr r3, 800e210 <floor+0xf8>)
 800e1cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1d0:	f7f1 ffc4 	bl	800015c <__adddf3>
 800e1d4:	2200      	movs	r2, #0
 800e1d6:	2300      	movs	r3, #0
 800e1d8:	f7f2 fc06 	bl	80009e8 <__aeabi_dcmpgt>
 800e1dc:	2800      	cmp	r0, #0
 800e1de:	d0bd      	beq.n	800e15c <floor+0x44>
 800e1e0:	2c00      	cmp	r4, #0
 800e1e2:	da02      	bge.n	800e1ea <floor+0xd2>
 800e1e4:	2e14      	cmp	r6, #20
 800e1e6:	d103      	bne.n	800e1f0 <floor+0xd8>
 800e1e8:	3401      	adds	r4, #1
 800e1ea:	ea25 0508 	bic.w	r5, r5, r8
 800e1ee:	e7b5      	b.n	800e15c <floor+0x44>
 800e1f0:	2301      	movs	r3, #1
 800e1f2:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800e1f6:	fa03 f606 	lsl.w	r6, r3, r6
 800e1fa:	4435      	add	r5, r6
 800e1fc:	42bd      	cmp	r5, r7
 800e1fe:	bf38      	it	cc
 800e200:	18e4      	addcc	r4, r4, r3
 800e202:	e7f2      	b.n	800e1ea <floor+0xd2>
 800e204:	2500      	movs	r5, #0
 800e206:	462c      	mov	r4, r5
 800e208:	e7a8      	b.n	800e15c <floor+0x44>
 800e20a:	bf00      	nop
 800e20c:	f3af 8000 	nop.w
 800e210:	8800759c 	.word	0x8800759c
 800e214:	7e37e43c 	.word	0x7e37e43c
 800e218:	bff00000 	.word	0xbff00000
 800e21c:	000fffff 	.word	0x000fffff

0800e220 <matherr>:
 800e220:	2000      	movs	r0, #0
 800e222:	4770      	bx	lr

0800e224 <nan>:
 800e224:	2000      	movs	r0, #0
 800e226:	4901      	ldr	r1, [pc, #4]	; (800e22c <nan+0x8>)
 800e228:	4770      	bx	lr
 800e22a:	bf00      	nop
 800e22c:	7ff80000 	.word	0x7ff80000

0800e230 <rint>:
 800e230:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e232:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800e236:	f2a2 3cff 	subw	ip, r2, #1023	; 0x3ff
 800e23a:	f1bc 0f13 	cmp.w	ip, #19
 800e23e:	4604      	mov	r4, r0
 800e240:	460d      	mov	r5, r1
 800e242:	460b      	mov	r3, r1
 800e244:	4606      	mov	r6, r0
 800e246:	ea4f 77d1 	mov.w	r7, r1, lsr #31
 800e24a:	dc5a      	bgt.n	800e302 <rint+0xd2>
 800e24c:	f1bc 0f00 	cmp.w	ip, #0
 800e250:	da2b      	bge.n	800e2aa <rint+0x7a>
 800e252:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800e256:	4302      	orrs	r2, r0
 800e258:	d023      	beq.n	800e2a2 <rint+0x72>
 800e25a:	f3c1 0213 	ubfx	r2, r1, #0, #20
 800e25e:	4302      	orrs	r2, r0
 800e260:	4256      	negs	r6, r2
 800e262:	4316      	orrs	r6, r2
 800e264:	0c4b      	lsrs	r3, r1, #17
 800e266:	0b36      	lsrs	r6, r6, #12
 800e268:	4934      	ldr	r1, [pc, #208]	; (800e33c <rint+0x10c>)
 800e26a:	045b      	lsls	r3, r3, #17
 800e26c:	f406 2600 	and.w	r6, r6, #524288	; 0x80000
 800e270:	ea46 0503 	orr.w	r5, r6, r3
 800e274:	eb01 01c7 	add.w	r1, r1, r7, lsl #3
 800e278:	4602      	mov	r2, r0
 800e27a:	462b      	mov	r3, r5
 800e27c:	e9d1 4500 	ldrd	r4, r5, [r1]
 800e280:	4620      	mov	r0, r4
 800e282:	4629      	mov	r1, r5
 800e284:	f7f1 ff6a 	bl	800015c <__adddf3>
 800e288:	e9cd 0100 	strd	r0, r1, [sp]
 800e28c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e290:	462b      	mov	r3, r5
 800e292:	4622      	mov	r2, r4
 800e294:	f7f1 ff60 	bl	8000158 <__aeabi_dsub>
 800e298:	4604      	mov	r4, r0
 800e29a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800e29e:	ea43 75c7 	orr.w	r5, r3, r7, lsl #31
 800e2a2:	4620      	mov	r0, r4
 800e2a4:	4629      	mov	r1, r5
 800e2a6:	b003      	add	sp, #12
 800e2a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e2aa:	4a25      	ldr	r2, [pc, #148]	; (800e340 <rint+0x110>)
 800e2ac:	fa42 f20c 	asr.w	r2, r2, ip
 800e2b0:	4011      	ands	r1, r2
 800e2b2:	4301      	orrs	r1, r0
 800e2b4:	d0f5      	beq.n	800e2a2 <rint+0x72>
 800e2b6:	0852      	lsrs	r2, r2, #1
 800e2b8:	ea05 0102 	and.w	r1, r5, r2
 800e2bc:	ea50 0601 	orrs.w	r6, r0, r1
 800e2c0:	d00c      	beq.n	800e2dc <rint+0xac>
 800e2c2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800e2c6:	f1bc 0f13 	cmp.w	ip, #19
 800e2ca:	bf0c      	ite	eq
 800e2cc:	f04f 4600 	moveq.w	r6, #2147483648	; 0x80000000
 800e2d0:	2600      	movne	r6, #0
 800e2d2:	ea25 0202 	bic.w	r2, r5, r2
 800e2d6:	fa43 f30c 	asr.w	r3, r3, ip
 800e2da:	4313      	orrs	r3, r2
 800e2dc:	4917      	ldr	r1, [pc, #92]	; (800e33c <rint+0x10c>)
 800e2de:	4632      	mov	r2, r6
 800e2e0:	eb01 07c7 	add.w	r7, r1, r7, lsl #3
 800e2e4:	e9d7 4500 	ldrd	r4, r5, [r7]
 800e2e8:	4620      	mov	r0, r4
 800e2ea:	4629      	mov	r1, r5
 800e2ec:	f7f1 ff36 	bl	800015c <__adddf3>
 800e2f0:	e9cd 0100 	strd	r0, r1, [sp]
 800e2f4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e2f8:	4622      	mov	r2, r4
 800e2fa:	462b      	mov	r3, r5
 800e2fc:	f7f1 ff2c 	bl	8000158 <__aeabi_dsub>
 800e300:	e008      	b.n	800e314 <rint+0xe4>
 800e302:	f1bc 0f33 	cmp.w	ip, #51	; 0x33
 800e306:	dd08      	ble.n	800e31a <rint+0xea>
 800e308:	f5bc 6f80 	cmp.w	ip, #1024	; 0x400
 800e30c:	d1c9      	bne.n	800e2a2 <rint+0x72>
 800e30e:	4602      	mov	r2, r0
 800e310:	f7f1 ff24 	bl	800015c <__adddf3>
 800e314:	4604      	mov	r4, r0
 800e316:	460d      	mov	r5, r1
 800e318:	e7c3      	b.n	800e2a2 <rint+0x72>
 800e31a:	f2a2 4113 	subw	r1, r2, #1043	; 0x413
 800e31e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e322:	40ca      	lsrs	r2, r1
 800e324:	4210      	tst	r0, r2
 800e326:	d0bc      	beq.n	800e2a2 <rint+0x72>
 800e328:	0852      	lsrs	r2, r2, #1
 800e32a:	4210      	tst	r0, r2
 800e32c:	bf1f      	itttt	ne
 800e32e:	f04f 4680 	movne.w	r6, #1073741824	; 0x40000000
 800e332:	ea20 0202 	bicne.w	r2, r0, r2
 800e336:	410e      	asrne	r6, r1
 800e338:	4316      	orrne	r6, r2
 800e33a:	e7cf      	b.n	800e2dc <rint+0xac>
 800e33c:	0800ef18 	.word	0x0800ef18
 800e340:	000fffff 	.word	0x000fffff
 800e344:	00000000 	.word	0x00000000

0800e348 <scalbn>:
 800e348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e34a:	4616      	mov	r6, r2
 800e34c:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800e350:	4604      	mov	r4, r0
 800e352:	460d      	mov	r5, r1
 800e354:	460b      	mov	r3, r1
 800e356:	b982      	cbnz	r2, 800e37a <scalbn+0x32>
 800e358:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800e35c:	4303      	orrs	r3, r0
 800e35e:	d034      	beq.n	800e3ca <scalbn+0x82>
 800e360:	4b2d      	ldr	r3, [pc, #180]	; (800e418 <scalbn+0xd0>)
 800e362:	2200      	movs	r2, #0
 800e364:	f7f2 f8b0 	bl	80004c8 <__aeabi_dmul>
 800e368:	4b2c      	ldr	r3, [pc, #176]	; (800e41c <scalbn+0xd4>)
 800e36a:	4604      	mov	r4, r0
 800e36c:	429e      	cmp	r6, r3
 800e36e:	460d      	mov	r5, r1
 800e370:	da0d      	bge.n	800e38e <scalbn+0x46>
 800e372:	a325      	add	r3, pc, #148	; (adr r3, 800e408 <scalbn+0xc0>)
 800e374:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e378:	e01c      	b.n	800e3b4 <scalbn+0x6c>
 800e37a:	f240 77ff 	movw	r7, #2047	; 0x7ff
 800e37e:	42ba      	cmp	r2, r7
 800e380:	d109      	bne.n	800e396 <scalbn+0x4e>
 800e382:	4602      	mov	r2, r0
 800e384:	f7f1 feea 	bl	800015c <__adddf3>
 800e388:	4604      	mov	r4, r0
 800e38a:	460d      	mov	r5, r1
 800e38c:	e01d      	b.n	800e3ca <scalbn+0x82>
 800e38e:	460b      	mov	r3, r1
 800e390:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800e394:	3a36      	subs	r2, #54	; 0x36
 800e396:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800e39a:	4432      	add	r2, r6
 800e39c:	428a      	cmp	r2, r1
 800e39e:	dd0c      	ble.n	800e3ba <scalbn+0x72>
 800e3a0:	4622      	mov	r2, r4
 800e3a2:	462b      	mov	r3, r5
 800e3a4:	a11a      	add	r1, pc, #104	; (adr r1, 800e410 <scalbn+0xc8>)
 800e3a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e3aa:	f000 fa33 	bl	800e814 <copysign>
 800e3ae:	a318      	add	r3, pc, #96	; (adr r3, 800e410 <scalbn+0xc8>)
 800e3b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3b4:	f7f2 f888 	bl	80004c8 <__aeabi_dmul>
 800e3b8:	e7e6      	b.n	800e388 <scalbn+0x40>
 800e3ba:	2a00      	cmp	r2, #0
 800e3bc:	dd08      	ble.n	800e3d0 <scalbn+0x88>
 800e3be:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800e3c2:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800e3c6:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800e3ca:	4620      	mov	r0, r4
 800e3cc:	4629      	mov	r1, r5
 800e3ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e3d0:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800e3d4:	da0b      	bge.n	800e3ee <scalbn+0xa6>
 800e3d6:	f24c 3350 	movw	r3, #50000	; 0xc350
 800e3da:	429e      	cmp	r6, r3
 800e3dc:	4622      	mov	r2, r4
 800e3de:	462b      	mov	r3, r5
 800e3e0:	dce0      	bgt.n	800e3a4 <scalbn+0x5c>
 800e3e2:	a109      	add	r1, pc, #36	; (adr r1, 800e408 <scalbn+0xc0>)
 800e3e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e3e8:	f000 fa14 	bl	800e814 <copysign>
 800e3ec:	e7c1      	b.n	800e372 <scalbn+0x2a>
 800e3ee:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800e3f2:	3236      	adds	r2, #54	; 0x36
 800e3f4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800e3f8:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800e3fc:	4620      	mov	r0, r4
 800e3fe:	4629      	mov	r1, r5
 800e400:	2200      	movs	r2, #0
 800e402:	4b07      	ldr	r3, [pc, #28]	; (800e420 <scalbn+0xd8>)
 800e404:	e7d6      	b.n	800e3b4 <scalbn+0x6c>
 800e406:	bf00      	nop
 800e408:	c2f8f359 	.word	0xc2f8f359
 800e40c:	01a56e1f 	.word	0x01a56e1f
 800e410:	8800759c 	.word	0x8800759c
 800e414:	7e37e43c 	.word	0x7e37e43c
 800e418:	43500000 	.word	0x43500000
 800e41c:	ffff3cb0 	.word	0xffff3cb0
 800e420:	3c900000 	.word	0x3c900000

0800e424 <atanf>:
 800e424:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e428:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
 800e42c:	f1b5 4fa1 	cmp.w	r5, #1350565888	; 0x50800000
 800e430:	4604      	mov	r4, r0
 800e432:	4607      	mov	r7, r0
 800e434:	db0e      	blt.n	800e454 <atanf+0x30>
 800e436:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800e43a:	dd04      	ble.n	800e446 <atanf+0x22>
 800e43c:	4601      	mov	r1, r0
 800e43e:	f7f2 fb71 	bl	8000b24 <__addsf3>
 800e442:	4604      	mov	r4, r0
 800e444:	e003      	b.n	800e44e <atanf+0x2a>
 800e446:	2800      	cmp	r0, #0
 800e448:	f340 80cd 	ble.w	800e5e6 <atanf+0x1c2>
 800e44c:	4c67      	ldr	r4, [pc, #412]	; (800e5ec <atanf+0x1c8>)
 800e44e:	4620      	mov	r0, r4
 800e450:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e454:	4b66      	ldr	r3, [pc, #408]	; (800e5f0 <atanf+0x1cc>)
 800e456:	429d      	cmp	r5, r3
 800e458:	dc0e      	bgt.n	800e478 <atanf+0x54>
 800e45a:	f1b5 5f44 	cmp.w	r5, #822083584	; 0x31000000
 800e45e:	da08      	bge.n	800e472 <atanf+0x4e>
 800e460:	4964      	ldr	r1, [pc, #400]	; (800e5f4 <atanf+0x1d0>)
 800e462:	f7f2 fb5f 	bl	8000b24 <__addsf3>
 800e466:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800e46a:	f7f2 fe1f 	bl	80010ac <__aeabi_fcmpgt>
 800e46e:	2800      	cmp	r0, #0
 800e470:	d1ed      	bne.n	800e44e <atanf+0x2a>
 800e472:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 800e476:	e01c      	b.n	800e4b2 <atanf+0x8e>
 800e478:	f000 f8e0 	bl	800e63c <fabsf>
 800e47c:	4b5e      	ldr	r3, [pc, #376]	; (800e5f8 <atanf+0x1d4>)
 800e47e:	4604      	mov	r4, r0
 800e480:	429d      	cmp	r5, r3
 800e482:	dc7c      	bgt.n	800e57e <atanf+0x15a>
 800e484:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 800e488:	429d      	cmp	r5, r3
 800e48a:	dc67      	bgt.n	800e55c <atanf+0x138>
 800e48c:	4601      	mov	r1, r0
 800e48e:	f7f2 fb49 	bl	8000b24 <__addsf3>
 800e492:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800e496:	f7f2 fb43 	bl	8000b20 <__aeabi_fsub>
 800e49a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800e49e:	4605      	mov	r5, r0
 800e4a0:	4620      	mov	r0, r4
 800e4a2:	f7f2 fb3f 	bl	8000b24 <__addsf3>
 800e4a6:	4601      	mov	r1, r0
 800e4a8:	4628      	mov	r0, r5
 800e4aa:	f7f2 fcf7 	bl	8000e9c <__aeabi_fdiv>
 800e4ae:	2600      	movs	r6, #0
 800e4b0:	4604      	mov	r4, r0
 800e4b2:	4621      	mov	r1, r4
 800e4b4:	4620      	mov	r0, r4
 800e4b6:	f7f2 fc3d 	bl	8000d34 <__aeabi_fmul>
 800e4ba:	4601      	mov	r1, r0
 800e4bc:	4680      	mov	r8, r0
 800e4be:	f7f2 fc39 	bl	8000d34 <__aeabi_fmul>
 800e4c2:	4605      	mov	r5, r0
 800e4c4:	494d      	ldr	r1, [pc, #308]	; (800e5fc <atanf+0x1d8>)
 800e4c6:	f7f2 fc35 	bl	8000d34 <__aeabi_fmul>
 800e4ca:	494d      	ldr	r1, [pc, #308]	; (800e600 <atanf+0x1dc>)
 800e4cc:	f7f2 fb2a 	bl	8000b24 <__addsf3>
 800e4d0:	4629      	mov	r1, r5
 800e4d2:	f7f2 fc2f 	bl	8000d34 <__aeabi_fmul>
 800e4d6:	494b      	ldr	r1, [pc, #300]	; (800e604 <atanf+0x1e0>)
 800e4d8:	f7f2 fb24 	bl	8000b24 <__addsf3>
 800e4dc:	4629      	mov	r1, r5
 800e4de:	f7f2 fc29 	bl	8000d34 <__aeabi_fmul>
 800e4e2:	4949      	ldr	r1, [pc, #292]	; (800e608 <atanf+0x1e4>)
 800e4e4:	f7f2 fb1e 	bl	8000b24 <__addsf3>
 800e4e8:	4629      	mov	r1, r5
 800e4ea:	f7f2 fc23 	bl	8000d34 <__aeabi_fmul>
 800e4ee:	4947      	ldr	r1, [pc, #284]	; (800e60c <atanf+0x1e8>)
 800e4f0:	f7f2 fb18 	bl	8000b24 <__addsf3>
 800e4f4:	4629      	mov	r1, r5
 800e4f6:	f7f2 fc1d 	bl	8000d34 <__aeabi_fmul>
 800e4fa:	4945      	ldr	r1, [pc, #276]	; (800e610 <atanf+0x1ec>)
 800e4fc:	f7f2 fb12 	bl	8000b24 <__addsf3>
 800e500:	4641      	mov	r1, r8
 800e502:	f7f2 fc17 	bl	8000d34 <__aeabi_fmul>
 800e506:	4943      	ldr	r1, [pc, #268]	; (800e614 <atanf+0x1f0>)
 800e508:	4680      	mov	r8, r0
 800e50a:	4628      	mov	r0, r5
 800e50c:	f7f2 fc12 	bl	8000d34 <__aeabi_fmul>
 800e510:	4941      	ldr	r1, [pc, #260]	; (800e618 <atanf+0x1f4>)
 800e512:	f7f2 fb05 	bl	8000b20 <__aeabi_fsub>
 800e516:	4629      	mov	r1, r5
 800e518:	f7f2 fc0c 	bl	8000d34 <__aeabi_fmul>
 800e51c:	493f      	ldr	r1, [pc, #252]	; (800e61c <atanf+0x1f8>)
 800e51e:	f7f2 faff 	bl	8000b20 <__aeabi_fsub>
 800e522:	4629      	mov	r1, r5
 800e524:	f7f2 fc06 	bl	8000d34 <__aeabi_fmul>
 800e528:	493d      	ldr	r1, [pc, #244]	; (800e620 <atanf+0x1fc>)
 800e52a:	f7f2 faf9 	bl	8000b20 <__aeabi_fsub>
 800e52e:	4629      	mov	r1, r5
 800e530:	f7f2 fc00 	bl	8000d34 <__aeabi_fmul>
 800e534:	493b      	ldr	r1, [pc, #236]	; (800e624 <atanf+0x200>)
 800e536:	f7f2 faf3 	bl	8000b20 <__aeabi_fsub>
 800e53a:	4629      	mov	r1, r5
 800e53c:	f7f2 fbfa 	bl	8000d34 <__aeabi_fmul>
 800e540:	4601      	mov	r1, r0
 800e542:	4640      	mov	r0, r8
 800e544:	f7f2 faee 	bl	8000b24 <__addsf3>
 800e548:	4621      	mov	r1, r4
 800e54a:	f7f2 fbf3 	bl	8000d34 <__aeabi_fmul>
 800e54e:	1c73      	adds	r3, r6, #1
 800e550:	4601      	mov	r1, r0
 800e552:	d133      	bne.n	800e5bc <atanf+0x198>
 800e554:	4620      	mov	r0, r4
 800e556:	f7f2 fae3 	bl	8000b20 <__aeabi_fsub>
 800e55a:	e772      	b.n	800e442 <atanf+0x1e>
 800e55c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800e560:	f7f2 fade 	bl	8000b20 <__aeabi_fsub>
 800e564:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800e568:	4605      	mov	r5, r0
 800e56a:	4620      	mov	r0, r4
 800e56c:	f7f2 fada 	bl	8000b24 <__addsf3>
 800e570:	4601      	mov	r1, r0
 800e572:	4628      	mov	r0, r5
 800e574:	f7f2 fc92 	bl	8000e9c <__aeabi_fdiv>
 800e578:	2601      	movs	r6, #1
 800e57a:	4604      	mov	r4, r0
 800e57c:	e799      	b.n	800e4b2 <atanf+0x8e>
 800e57e:	4b2a      	ldr	r3, [pc, #168]	; (800e628 <atanf+0x204>)
 800e580:	429d      	cmp	r5, r3
 800e582:	dc14      	bgt.n	800e5ae <atanf+0x18a>
 800e584:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 800e588:	f7f2 faca 	bl	8000b20 <__aeabi_fsub>
 800e58c:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 800e590:	4605      	mov	r5, r0
 800e592:	4620      	mov	r0, r4
 800e594:	f7f2 fbce 	bl	8000d34 <__aeabi_fmul>
 800e598:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800e59c:	f7f2 fac2 	bl	8000b24 <__addsf3>
 800e5a0:	4601      	mov	r1, r0
 800e5a2:	4628      	mov	r0, r5
 800e5a4:	f7f2 fc7a 	bl	8000e9c <__aeabi_fdiv>
 800e5a8:	2602      	movs	r6, #2
 800e5aa:	4604      	mov	r4, r0
 800e5ac:	e781      	b.n	800e4b2 <atanf+0x8e>
 800e5ae:	4601      	mov	r1, r0
 800e5b0:	481e      	ldr	r0, [pc, #120]	; (800e62c <atanf+0x208>)
 800e5b2:	f7f2 fc73 	bl	8000e9c <__aeabi_fdiv>
 800e5b6:	2603      	movs	r6, #3
 800e5b8:	4604      	mov	r4, r0
 800e5ba:	e77a      	b.n	800e4b2 <atanf+0x8e>
 800e5bc:	4b1c      	ldr	r3, [pc, #112]	; (800e630 <atanf+0x20c>)
 800e5be:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
 800e5c2:	f7f2 faad 	bl	8000b20 <__aeabi_fsub>
 800e5c6:	4621      	mov	r1, r4
 800e5c8:	f7f2 faaa 	bl	8000b20 <__aeabi_fsub>
 800e5cc:	4b19      	ldr	r3, [pc, #100]	; (800e634 <atanf+0x210>)
 800e5ce:	4601      	mov	r1, r0
 800e5d0:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800e5d4:	f7f2 faa4 	bl	8000b20 <__aeabi_fsub>
 800e5d8:	2f00      	cmp	r7, #0
 800e5da:	4604      	mov	r4, r0
 800e5dc:	f6bf af37 	bge.w	800e44e <atanf+0x2a>
 800e5e0:	f100 4400 	add.w	r4, r0, #2147483648	; 0x80000000
 800e5e4:	e733      	b.n	800e44e <atanf+0x2a>
 800e5e6:	4c14      	ldr	r4, [pc, #80]	; (800e638 <atanf+0x214>)
 800e5e8:	e731      	b.n	800e44e <atanf+0x2a>
 800e5ea:	bf00      	nop
 800e5ec:	3fc90fdb 	.word	0x3fc90fdb
 800e5f0:	3edfffff 	.word	0x3edfffff
 800e5f4:	7149f2ca 	.word	0x7149f2ca
 800e5f8:	3f97ffff 	.word	0x3f97ffff
 800e5fc:	3c8569d7 	.word	0x3c8569d7
 800e600:	3d4bda59 	.word	0x3d4bda59
 800e604:	3d886b35 	.word	0x3d886b35
 800e608:	3dba2e6e 	.word	0x3dba2e6e
 800e60c:	3e124925 	.word	0x3e124925
 800e610:	3eaaaaab 	.word	0x3eaaaaab
 800e614:	bd15a221 	.word	0xbd15a221
 800e618:	3d6ef16b 	.word	0x3d6ef16b
 800e61c:	3d9d8795 	.word	0x3d9d8795
 800e620:	3de38e38 	.word	0x3de38e38
 800e624:	3e4ccccd 	.word	0x3e4ccccd
 800e628:	401bffff 	.word	0x401bffff
 800e62c:	bf800000 	.word	0xbf800000
 800e630:	0800ef38 	.word	0x0800ef38
 800e634:	0800ef28 	.word	0x0800ef28
 800e638:	bfc90fdb 	.word	0xbfc90fdb

0800e63c <fabsf>:
 800e63c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800e640:	4770      	bx	lr

0800e642 <finitef>:
 800e642:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800e646:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 800e64a:	bfac      	ite	ge
 800e64c:	2000      	movge	r0, #0
 800e64e:	2001      	movlt	r0, #1
 800e650:	4770      	bx	lr
	...

0800e654 <floorf>:
 800e654:	b570      	push	{r4, r5, r6, lr}
 800e656:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 800e65a:	0df5      	lsrs	r5, r6, #23
 800e65c:	3d7f      	subs	r5, #127	; 0x7f
 800e65e:	2d16      	cmp	r5, #22
 800e660:	4601      	mov	r1, r0
 800e662:	4604      	mov	r4, r0
 800e664:	dc26      	bgt.n	800e6b4 <floorf+0x60>
 800e666:	2d00      	cmp	r5, #0
 800e668:	da0e      	bge.n	800e688 <floorf+0x34>
 800e66a:	4917      	ldr	r1, [pc, #92]	; (800e6c8 <floorf+0x74>)
 800e66c:	f7f2 fa5a 	bl	8000b24 <__addsf3>
 800e670:	2100      	movs	r1, #0
 800e672:	f7f2 fd1b 	bl	80010ac <__aeabi_fcmpgt>
 800e676:	b128      	cbz	r0, 800e684 <floorf+0x30>
 800e678:	2c00      	cmp	r4, #0
 800e67a:	da23      	bge.n	800e6c4 <floorf+0x70>
 800e67c:	4b13      	ldr	r3, [pc, #76]	; (800e6cc <floorf+0x78>)
 800e67e:	2e00      	cmp	r6, #0
 800e680:	bf18      	it	ne
 800e682:	461c      	movne	r4, r3
 800e684:	4621      	mov	r1, r4
 800e686:	e01b      	b.n	800e6c0 <floorf+0x6c>
 800e688:	4e11      	ldr	r6, [pc, #68]	; (800e6d0 <floorf+0x7c>)
 800e68a:	412e      	asrs	r6, r5
 800e68c:	4230      	tst	r0, r6
 800e68e:	d017      	beq.n	800e6c0 <floorf+0x6c>
 800e690:	490d      	ldr	r1, [pc, #52]	; (800e6c8 <floorf+0x74>)
 800e692:	f7f2 fa47 	bl	8000b24 <__addsf3>
 800e696:	2100      	movs	r1, #0
 800e698:	f7f2 fd08 	bl	80010ac <__aeabi_fcmpgt>
 800e69c:	2800      	cmp	r0, #0
 800e69e:	d0f1      	beq.n	800e684 <floorf+0x30>
 800e6a0:	2c00      	cmp	r4, #0
 800e6a2:	bfbe      	ittt	lt
 800e6a4:	f44f 0300 	movlt.w	r3, #8388608	; 0x800000
 800e6a8:	fa43 f505 	asrlt.w	r5, r3, r5
 800e6ac:	1964      	addlt	r4, r4, r5
 800e6ae:	ea24 0406 	bic.w	r4, r4, r6
 800e6b2:	e7e7      	b.n	800e684 <floorf+0x30>
 800e6b4:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 800e6b8:	d302      	bcc.n	800e6c0 <floorf+0x6c>
 800e6ba:	f7f2 fa33 	bl	8000b24 <__addsf3>
 800e6be:	4601      	mov	r1, r0
 800e6c0:	4608      	mov	r0, r1
 800e6c2:	bd70      	pop	{r4, r5, r6, pc}
 800e6c4:	2400      	movs	r4, #0
 800e6c6:	e7dd      	b.n	800e684 <floorf+0x30>
 800e6c8:	7149f2ca 	.word	0x7149f2ca
 800e6cc:	bf800000 	.word	0xbf800000
 800e6d0:	007fffff 	.word	0x007fffff

0800e6d4 <nanf>:
 800e6d4:	4800      	ldr	r0, [pc, #0]	; (800e6d8 <nanf+0x4>)
 800e6d6:	4770      	bx	lr
 800e6d8:	7fc00000 	.word	0x7fc00000

0800e6dc <rintf>:
 800e6dc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e6de:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 800e6e2:	0dd5      	lsrs	r5, r2, #23
 800e6e4:	3d7f      	subs	r5, #127	; 0x7f
 800e6e6:	2d16      	cmp	r5, #22
 800e6e8:	4601      	mov	r1, r0
 800e6ea:	dc3b      	bgt.n	800e764 <rintf+0x88>
 800e6ec:	b1e2      	cbz	r2, 800e728 <rintf+0x4c>
 800e6ee:	2d00      	cmp	r5, #0
 800e6f0:	4602      	mov	r2, r0
 800e6f2:	ea4f 74d0 	mov.w	r4, r0, lsr #31
 800e6f6:	da1a      	bge.n	800e72e <rintf+0x52>
 800e6f8:	4a1e      	ldr	r2, [pc, #120]	; (800e774 <rintf+0x98>)
 800e6fa:	f3c0 0116 	ubfx	r1, r0, #0, #23
 800e6fe:	4249      	negs	r1, r1
 800e700:	f852 5024 	ldr.w	r5, [r2, r4, lsl #2]
 800e704:	0d03      	lsrs	r3, r0, #20
 800e706:	0a49      	lsrs	r1, r1, #9
 800e708:	051b      	lsls	r3, r3, #20
 800e70a:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 800e70e:	4319      	orrs	r1, r3
 800e710:	4628      	mov	r0, r5
 800e712:	f7f2 fa07 	bl	8000b24 <__addsf3>
 800e716:	9001      	str	r0, [sp, #4]
 800e718:	4629      	mov	r1, r5
 800e71a:	9801      	ldr	r0, [sp, #4]
 800e71c:	f7f2 fa00 	bl	8000b20 <__aeabi_fsub>
 800e720:	f020 4100 	bic.w	r1, r0, #2147483648	; 0x80000000
 800e724:	ea41 71c4 	orr.w	r1, r1, r4, lsl #31
 800e728:	4608      	mov	r0, r1
 800e72a:	b003      	add	sp, #12
 800e72c:	bd30      	pop	{r4, r5, pc}
 800e72e:	4b12      	ldr	r3, [pc, #72]	; (800e778 <rintf+0x9c>)
 800e730:	412b      	asrs	r3, r5
 800e732:	4218      	tst	r0, r3
 800e734:	d0f8      	beq.n	800e728 <rintf+0x4c>
 800e736:	0859      	lsrs	r1, r3, #1
 800e738:	4208      	tst	r0, r1
 800e73a:	d006      	beq.n	800e74a <rintf+0x6e>
 800e73c:	ea20 0201 	bic.w	r2, r0, r1
 800e740:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800e744:	fa41 f505 	asr.w	r5, r1, r5
 800e748:	432a      	orrs	r2, r5
 800e74a:	4b0a      	ldr	r3, [pc, #40]	; (800e774 <rintf+0x98>)
 800e74c:	4611      	mov	r1, r2
 800e74e:	f853 4024 	ldr.w	r4, [r3, r4, lsl #2]
 800e752:	4620      	mov	r0, r4
 800e754:	f7f2 f9e6 	bl	8000b24 <__addsf3>
 800e758:	9001      	str	r0, [sp, #4]
 800e75a:	9801      	ldr	r0, [sp, #4]
 800e75c:	4621      	mov	r1, r4
 800e75e:	f7f2 f9df 	bl	8000b20 <__aeabi_fsub>
 800e762:	e004      	b.n	800e76e <rintf+0x92>
 800e764:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800e768:	d3de      	bcc.n	800e728 <rintf+0x4c>
 800e76a:	f7f2 f9db 	bl	8000b24 <__addsf3>
 800e76e:	4601      	mov	r1, r0
 800e770:	e7da      	b.n	800e728 <rintf+0x4c>
 800e772:	bf00      	nop
 800e774:	0800ef48 	.word	0x0800ef48
 800e778:	007fffff 	.word	0x007fffff

0800e77c <scalbnf>:
 800e77c:	f030 4300 	bics.w	r3, r0, #2147483648	; 0x80000000
 800e780:	b510      	push	{r4, lr}
 800e782:	4602      	mov	r2, r0
 800e784:	460c      	mov	r4, r1
 800e786:	4601      	mov	r1, r0
 800e788:	d027      	beq.n	800e7da <scalbnf+0x5e>
 800e78a:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800e78e:	d303      	bcc.n	800e798 <scalbnf+0x1c>
 800e790:	f7f2 f9c8 	bl	8000b24 <__addsf3>
 800e794:	4602      	mov	r2, r0
 800e796:	e020      	b.n	800e7da <scalbnf+0x5e>
 800e798:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800e79c:	d215      	bcs.n	800e7ca <scalbnf+0x4e>
 800e79e:	f04f 4198 	mov.w	r1, #1275068416	; 0x4c000000
 800e7a2:	f7f2 fac7 	bl	8000d34 <__aeabi_fmul>
 800e7a6:	4b18      	ldr	r3, [pc, #96]	; (800e808 <scalbnf+0x8c>)
 800e7a8:	4602      	mov	r2, r0
 800e7aa:	429c      	cmp	r4, r3
 800e7ac:	db22      	blt.n	800e7f4 <scalbnf+0x78>
 800e7ae:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800e7b2:	3b19      	subs	r3, #25
 800e7b4:	4423      	add	r3, r4
 800e7b6:	2bfe      	cmp	r3, #254	; 0xfe
 800e7b8:	dd09      	ble.n	800e7ce <scalbnf+0x52>
 800e7ba:	4611      	mov	r1, r2
 800e7bc:	4813      	ldr	r0, [pc, #76]	; (800e80c <scalbnf+0x90>)
 800e7be:	f000 f832 	bl	800e826 <copysignf>
 800e7c2:	4912      	ldr	r1, [pc, #72]	; (800e80c <scalbnf+0x90>)
 800e7c4:	f7f2 fab6 	bl	8000d34 <__aeabi_fmul>
 800e7c8:	e7e4      	b.n	800e794 <scalbnf+0x18>
 800e7ca:	0ddb      	lsrs	r3, r3, #23
 800e7cc:	e7f2      	b.n	800e7b4 <scalbnf+0x38>
 800e7ce:	2b00      	cmp	r3, #0
 800e7d0:	dd05      	ble.n	800e7de <scalbnf+0x62>
 800e7d2:	f020 40ff 	bic.w	r0, r0, #2139095040	; 0x7f800000
 800e7d6:	ea40 52c3 	orr.w	r2, r0, r3, lsl #23
 800e7da:	4610      	mov	r0, r2
 800e7dc:	bd10      	pop	{r4, pc}
 800e7de:	f113 0f16 	cmn.w	r3, #22
 800e7e2:	da09      	bge.n	800e7f8 <scalbnf+0x7c>
 800e7e4:	f24c 3350 	movw	r3, #50000	; 0xc350
 800e7e8:	429c      	cmp	r4, r3
 800e7ea:	4611      	mov	r1, r2
 800e7ec:	dce6      	bgt.n	800e7bc <scalbnf+0x40>
 800e7ee:	4808      	ldr	r0, [pc, #32]	; (800e810 <scalbnf+0x94>)
 800e7f0:	f000 f819 	bl	800e826 <copysignf>
 800e7f4:	4906      	ldr	r1, [pc, #24]	; (800e810 <scalbnf+0x94>)
 800e7f6:	e7e5      	b.n	800e7c4 <scalbnf+0x48>
 800e7f8:	3319      	adds	r3, #25
 800e7fa:	f020 40ff 	bic.w	r0, r0, #2139095040	; 0x7f800000
 800e7fe:	f04f 514c 	mov.w	r1, #855638016	; 0x33000000
 800e802:	ea40 50c3 	orr.w	r0, r0, r3, lsl #23
 800e806:	e7dd      	b.n	800e7c4 <scalbnf+0x48>
 800e808:	ffff3cb0 	.word	0xffff3cb0
 800e80c:	7149f2ca 	.word	0x7149f2ca
 800e810:	0da24260 	.word	0x0da24260

0800e814 <copysign>:
 800e814:	b530      	push	{r4, r5, lr}
 800e816:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800e81a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800e81e:	ea42 0503 	orr.w	r5, r2, r3
 800e822:	4629      	mov	r1, r5
 800e824:	bd30      	pop	{r4, r5, pc}

0800e826 <copysignf>:
 800e826:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800e82a:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800e82e:	4308      	orrs	r0, r1
 800e830:	4770      	bx	lr
	...

0800e834 <_init>:
 800e834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e836:	bf00      	nop
 800e838:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e83a:	bc08      	pop	{r3}
 800e83c:	469e      	mov	lr, r3
 800e83e:	4770      	bx	lr

0800e840 <_fini>:
 800e840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e842:	bf00      	nop
 800e844:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e846:	bc08      	pop	{r3}
 800e848:	469e      	mov	lr, r3
 800e84a:	4770      	bx	lr
