{"url": "https://en.wikipedia.org/wiki/DDR5_SDRAM", "html": "<!DOCTYPE html>\n<html class=\"client-nojs vector-feature-language-in-header-enabled vector-feature-language-in-main-page-header-disabled vector-feature-page-tools-pinned-disabled vector-feature-toc-pinned-clientpref-1 vector-feature-main-menu-pinned-disabled vector-feature-limited-width-clientpref-1 vector-feature-limited-width-content-enabled vector-feature-custom-font-size-clientpref-1 vector-feature-appearance-pinned-clientpref-1 skin-theme-clientpref-day vector-sticky-header-enabled vector-toc-available\" lang=\"en\" dir=\"ltr\">\n<head>\n<meta charset=\"UTF-8\">\n<title>DDR5 SDRAM - Wikipedia</title>\n<script>(function(){var className=\"client-js vector-feature-language-in-header-enabled vector-feature-language-in-main-page-header-disabled vector-feature-page-tools-pinned-disabled vector-feature-toc-pinned-clientpref-1 vector-feature-main-menu-pinned-disabled vector-feature-limited-width-clientpref-1 vector-feature-limited-width-content-enabled vector-feature-custom-font-size-clientpref-1 vector-feature-appearance-pinned-clientpref-1 skin-theme-clientpref-day vector-sticky-header-enabled vector-toc-available\";var cookie=document.cookie.match(/(?:^|; )enwikimwclientpreferences=([^;]+)/);if(cookie){cookie[1].split('%2C').forEach(function(pref){className=className.replace(new RegExp('(^| )'+pref.replace(/-clientpref-\\w+$|[^\\w-]+/g,'')+'-clientpref-\\\\w+( |$)'),'$1'+pref+'$2');});}document.documentElement.className=className;}());RLCONF={\"wgBreakFrames\":false,\"wgSeparatorTransformTable\":[\"\",\"\"],\"wgDigitTransformTable\":[\"\",\"\"],\"wgDefaultDateFormat\":\"dmy\",\"wgMonthNames\":[\"\",\"January\",\"February\",\"March\",\"April\",\"May\",\"June\",\"July\",\"August\",\"September\",\"October\",\"November\",\"December\"],\"wgRequestId\":\"8759c80e-8910-4e20-b2dd-c0339b81ce6f\",\"wgCanonicalNamespace\":\"\",\"wgCanonicalSpecialPageName\":false,\"wgNamespaceNumber\":0,\"wgPageName\":\"DDR5_SDRAM\",\"wgTitle\":\"DDR5 SDRAM\",\"wgCurRevisionId\":1334593513,\"wgRevisionId\":1334593513,\"wgArticleId\":43491772,\"wgIsArticle\":true,\"wgIsRedirect\":false,\"wgAction\":\"view\",\"wgUserName\":null,\"wgUserGroups\":[\"*\"],\"wgCategories\":[\"CS1 maint: url-status\",\"Articles with short description\",\"Short description is different from Wikidata\",\"Use mdy dates from January 2026\",\"All articles with failed verification\",\"Articles with failed verification from December 2024\",\"Wikipedia articles in need of updating from January 2026\",\"All Wikipedia articles in need of updating\",\"All articles with unsourced statements\",\"Articles with unsourced statements from January 2026\",\"Synchronous dynamic random-access memory\"],\"wgPageViewLanguage\":\"en\",\"wgPageContentLanguage\":\"en\",\"wgPageContentModel\":\"wikitext\",\"wgRelevantPageName\":\"DDR5_SDRAM\",\"wgRelevantArticleId\":43491772,\"wgTempUserName\":null,\"wgIsProbablyEditable\":true,\"wgRelevantPageIsProbablyEditable\":true,\"wgRestrictionEdit\":[],\"wgRestrictionMove\":[],\"wgNoticeProject\":\"wikipedia\",\"wgFlaggedRevsParams\":{\"tags\":{\"status\":{\"levels\":1}}},\"wgConfirmEditCaptchaNeededForGenericEdit\":\"hcaptcha\",\"wgConfirmEditHCaptchaVisualEditorOnLoadIntegrationEnabled\":false,\"wgConfirmEditHCaptchaSiteKey\":\"5d0c670e-a5f4-4258-ad16-1f42792c9c62\",\"wgMediaViewerOnClick\":true,\"wgMediaViewerEnabledByDefault\":true,\"wgPopupsFlags\":0,\"wgVisualEditor\":{\"pageLanguageCode\":\"en\",\"pageLanguageDir\":\"ltr\",\"pageVariantFallbacks\":\"en\"},\"wgMFDisplayWikibaseDescriptions\":{\"search\":true,\"watchlist\":true,\"tagline\":false,\"nearby\":true},\"wgWMESchemaEditAttemptStepOversample\":false,\"wgWMEPageLength\":30000,\"wgEditSubmitButtonLabelPublish\":true,\"wgVisualEditorPageIsDisambiguation\":false,\"wgULSPosition\":\"interlanguage\",\"wgULSisCompactLinksEnabled\":false,\"wgVector2022LanguageInHeader\":true,\"wgULSisLanguageSelectorEmpty\":false,\"wgWikibaseItemId\":\"Q28444653\",\"wgCheckUserClientHintsHeadersJsApi\":[\"brands\",\"architecture\",\"bitness\",\"fullVersionList\",\"mobile\",\"model\",\"platform\",\"platformVersion\"],\"GEHomepageSuggestedEditsEnableTopics\":true,\"wgGESuggestedEditsTaskTypes\":{\"taskTypes\":[\"copyedit\",\"link-recommendation\"],\"unavailableTaskTypes\":[]},\"wgGETopicsMatchModeEnabled\":false,\"wgGELevelingUpEnabledForUser\":false,\"wgGEUseMetricsPlatformExtension\":true,\"wgMetricsPlatformUserExperiments\":{\"active_experiments\":[],\"overrides\":[],\"enrolled\":[],\"assigned\":[],\"subject_ids\":[],\"sampling_units\":[],\"coordinator\":[]},\"wgTestKitchenUserExperiments\":{\"active_experiments\":[],\"overrides\":[],\"enrolled\":[],\"assigned\":[],\"subject_ids\":[],\"sampling_units\":[],\"coordinator\":[]}};\nRLSTATE={\"ext.globalCssJs.user.styles\":\"ready\",\"site.styles\":\"ready\",\"user.styles\":\"ready\",\"ext.globalCssJs.user\":\"ready\",\"user\":\"ready\",\"user.options\":\"loading\",\"ext.wikimediamessages.styles\":\"ready\",\"ext.cite.styles\":\"ready\",\"skins.vector.search.codex.styles\":\"ready\",\"skins.vector.styles\":\"ready\",\"skins.vector.icons\":\"ready\",\"jquery.makeCollapsible.styles\":\"ready\",\"ext.visualEditor.desktopArticleTarget.noscript\":\"ready\",\"ext.uls.interlanguage\":\"ready\",\"wikibase.client.init\":\"ready\"};RLPAGEMODULES=[\"ext.cite.ux-enhancements\",\"mediawiki.page.media\",\"site\",\"mediawiki.page.ready\",\"jquery.makeCollapsible\",\"mediawiki.toc\",\"skins.vector.js\",\"ext.centralNotice.geoIP\",\"ext.centralNotice.startUp\",\"ext.gadget.ReferenceTooltips\",\"ext.gadget.switcher\",\"ext.urlShortener.toolbar\",\"ext.centralauth.centralautologin\",\"mmv.bootstrap\",\"ext.popups\",\"ext.visualEditor.desktopArticleTarget.init\",\"ext.echo.centralauth\",\"ext.eventLogging\",\"ext.wikimediaEvents\",\"ext.navigationTiming\",\"ext.uls.interface\",\"ext.cx.eventlogging.campaigns\",\"ext.cx.uls.quick.actions\",\"wikibase.client.vector-2022\",\"wikibase.databox.fromWikidata\",\"ext.checkUser.clientHints\",\"ext.growthExperiments.SuggestedEditSession\",\"ext.xLab\",\"ext.testKitchen\"];</script>\n<script>(RLQ=window.RLQ||[]).push(function(){mw.loader.impl(function(){return[\"user.options@12s5i\",function($,jQuery,require,module){mw.user.tokens.set({\"patrolToken\":\"+\\\\\",\"watchToken\":\"+\\\\\",\"csrfToken\":\"+\\\\\"});\n}];});});</script>\n<link rel=\"stylesheet\" href=\"/w/load.php?lang=en&amp;modules=ext.cite.styles%7Cext.uls.interlanguage%7Cext.visualEditor.desktopArticleTarget.noscript%7Cext.wikimediamessages.styles%7Cjquery.makeCollapsible.styles%7Cskins.vector.icons%2Cstyles%7Cskins.vector.search.codex.styles%7Cwikibase.client.init&amp;only=styles&amp;skin=vector-2022\">\n<script async=\"\" src=\"/w/load.php?lang=en&amp;modules=startup&amp;only=scripts&amp;raw=1&amp;skin=vector-2022\"></script>\n<meta name=\"ResourceLoaderDynamicStyles\" content=\"\">\n<link rel=\"stylesheet\" href=\"/w/load.php?lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector-2022\">\n<meta name=\"generator\" content=\"MediaWiki 1.46.0-wmf.12\">\n<meta name=\"referrer\" content=\"origin\">\n<meta name=\"referrer\" content=\"origin-when-cross-origin\">\n<meta name=\"robots\" content=\"max-image-preview:standard\">\n<meta name=\"format-detection\" content=\"telephone=no\">\n<meta property=\"og:image\" content=\"https://upload.wikimedia.org/wikipedia/commons/thumb/6/63/DDR5_SDRAM_IMGP6304_smial_wp.jpg/1280px-DDR5_SDRAM_IMGP6304_smial_wp.jpg\">\n<meta property=\"og:image:width\" content=\"1200\">\n<meta property=\"og:image:height\" content=\"801\">\n<meta name=\"viewport\" content=\"width=1120\">\n<meta property=\"og:title\" content=\"DDR5 SDRAM - Wikipedia\">\n<meta property=\"og:type\" content=\"website\">\n<link rel=\"preconnect\" href=\"//upload.wikimedia.org\">\n<link rel=\"alternate\" type=\"application/x-wiki\" title=\"Edit this page\" href=\"/w/index.php?title=DDR5_SDRAM&amp;action=edit\">\n<link rel=\"apple-touch-icon\" href=\"/static/apple-touch/wikipedia.png\">\n<link rel=\"icon\" href=\"/static/favicon/wikipedia.ico\">\n<link rel=\"search\" type=\"application/opensearchdescription+xml\" href=\"/w/rest.php/v1/search\" title=\"Wikipedia (en)\">\n<link rel=\"EditURI\" type=\"application/rsd+xml\" href=\"//en.wikipedia.org/w/api.php?action=rsd\">\n<link rel=\"canonical\" href=\"https://en.wikipedia.org/wiki/DDR5_SDRAM\">\n<link rel=\"license\" href=\"https://creativecommons.org/licenses/by-sa/4.0/deed.en\">\n<link rel=\"alternate\" type=\"application/atom+xml\" title=\"Wikipedia Atom feed\" href=\"/w/index.php?title=Special:RecentChanges&amp;feed=atom\">\n<link rel=\"dns-prefetch\" href=\"//meta.wikimedia.org\" />\n<link rel=\"dns-prefetch\" href=\"auth.wikimedia.org\">\n</head>\n<body class=\"skin--responsive skin-vector skin-vector-search-vue mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject mw-editable page-DDR5_SDRAM rootpage-DDR5_SDRAM skin-vector-2022 action-view\">\n<div id=\"mw-aria-live-region\" class=\"mw-aria-live-region\" aria-live=\"polite\"></div><a class=\"mw-jump-link\" href=\"#bodyContent\">Jump to content</a>\n<div class=\"vector-header-container\">\n\t<header class=\"vector-header mw-header no-font-mode-scale\">\n\t\t<div class=\"vector-header-start\">\n\t\t\t<nav class=\"vector-main-menu-landmark\" aria-label=\"Site\">\n\t\t\t\t\n<div id=\"vector-main-menu-dropdown\" class=\"vector-dropdown vector-main-menu-dropdown vector-button-flush-left vector-button-flush-right\"  title=\"Main menu\" >\n\t<input type=\"checkbox\" id=\"vector-main-menu-dropdown-checkbox\" role=\"button\" aria-haspopup=\"true\" data-event-name=\"ui.dropdown-vector-main-menu-dropdown\" class=\"vector-dropdown-checkbox \"  aria-label=\"Main menu\"  >\n\t<label id=\"vector-main-menu-dropdown-label\" for=\"vector-main-menu-dropdown-checkbox\" class=\"vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only \" aria-hidden=\"true\"  ><span class=\"vector-icon mw-ui-icon-menu mw-ui-icon-wikimedia-menu\"></span>\n\n<span class=\"vector-dropdown-label-text\">Main menu</span>\n\t</label>\n\t<div class=\"vector-dropdown-content\">\n\n\n\t\t\t\t<div id=\"vector-main-menu-unpinned-container\" class=\"vector-unpinned-container\">\n\t\t\n<div id=\"vector-main-menu\" class=\"vector-main-menu vector-pinnable-element\">\n\t<div\n\tclass=\"vector-pinnable-header vector-main-menu-pinnable-header vector-pinnable-header-unpinned\"\n\tdata-feature-name=\"main-menu-pinned\"\n\tdata-pinnable-element-id=\"vector-main-menu\"\n\tdata-pinned-container-id=\"vector-main-menu-pinned-container\"\n\tdata-unpinned-container-id=\"vector-main-menu-unpinned-container\"\n>\n\t<div class=\"vector-pinnable-header-label\">Main menu</div>\n\t<button class=\"vector-pinnable-header-toggle-button vector-pinnable-header-pin-button\" data-event-name=\"pinnable-header.vector-main-menu.pin\">move to sidebar</button>\n\t<button class=\"vector-pinnable-header-toggle-button vector-pinnable-header-unpin-button\" data-event-name=\"pinnable-header.vector-main-menu.unpin\">hide</button>\n</div>\n\n\t\n<div id=\"p-navigation\" class=\"vector-menu mw-portlet mw-portlet-navigation\"  >\n\t<div class=\"vector-menu-heading\">\n\t\tNavigation\n\t</div>\n\t<div class=\"vector-menu-content\">\n\t\t\n\t\t<ul class=\"vector-menu-content-list\">\n\t\t\t\n\t\t\t<li id=\"n-mainpage-description\" class=\"mw-list-item\"><a href=\"/wiki/Main_Page\" title=\"Visit the main page [z]\" accesskey=\"z\"><span>Main page</span></a></li><li id=\"n-contents\" class=\"mw-list-item\"><a href=\"/wiki/Wikipedia:Contents\" title=\"Guides to browsing Wikipedia\"><span>Contents</span></a></li><li id=\"n-currentevents\" class=\"mw-list-item\"><a href=\"/wiki/Portal:Current_events\" title=\"Articles related to current events\"><span>Current events</span></a></li><li id=\"n-randompage\" class=\"mw-list-item\"><a href=\"/wiki/Special:Random\" title=\"Visit a randomly selected article [x]\" accesskey=\"x\"><span>Random article</span></a></li><li id=\"n-aboutsite\" class=\"mw-list-item\"><a href=\"/wiki/Wikipedia:About\" title=\"Learn about Wikipedia and how it works\"><span>About Wikipedia</span></a></li><li id=\"n-contactpage\" class=\"mw-list-item\"><a href=\"//en.wikipedia.org/wiki/Wikipedia:Contact_us\" title=\"How to contact Wikipedia\"><span>Contact us</span></a></li>\n\t\t</ul>\n\t\t\n\t</div>\n</div>\n\n\t\n<div id=\"p-interaction\" class=\"vector-menu mw-portlet mw-portlet-interaction\"  >\n\t<div class=\"vector-menu-heading\">\n\t\tContribute\n\t</div>\n\t<div class=\"vector-menu-content\">\n\t\t\n\t\t<ul class=\"vector-menu-content-list\">\n\t\t\t\n\t\t\t<li id=\"n-help\" class=\"mw-list-item\"><a href=\"/wiki/Help:Contents\" title=\"Guidance on how to use and edit Wikipedia\"><span>Help</span></a></li><li id=\"n-introduction\" class=\"mw-list-item\"><a href=\"/wiki/Help:Introduction\" title=\"Learn how to edit Wikipedia\"><span>Learn to edit</span></a></li><li id=\"n-portal\" class=\"mw-list-item\"><a href=\"/wiki/Wikipedia:Community_portal\" title=\"The hub for editors\"><span>Community portal</span></a></li><li id=\"n-recentchanges\" class=\"mw-list-item\"><a href=\"/wiki/Special:RecentChanges\" title=\"A list of recent changes to Wikipedia [r]\" accesskey=\"r\"><span>Recent changes</span></a></li><li id=\"n-upload\" class=\"mw-list-item\"><a href=\"/wiki/Wikipedia:File_upload_wizard\" title=\"Add images or other media for use on Wikipedia\"><span>Upload file</span></a></li><li id=\"n-specialpages\" class=\"mw-list-item\"><a href=\"/wiki/Special:SpecialPages\"><span>Special pages</span></a></li>\n\t\t</ul>\n\t\t\n\t</div>\n</div>\n\n</div>\n\n\t\t\t\t</div>\n\n\t</div>\n</div>\n\n\t\t</nav>\n\t\t\t\n<a href=\"/wiki/Main_Page\" class=\"mw-logo\">\n\t<img class=\"mw-logo-icon\" src=\"/static/images/icons/enwiki-25.svg\" alt=\"\" aria-hidden=\"true\" height=\"50\" width=\"50\">\n\t<span class=\"mw-logo-container skin-invert\">\n\t\t<img class=\"mw-logo-wordmark\" alt=\"Wikipedia\" src=\"/static/images/mobile/copyright/wikipedia-wordmark-en-25.svg\" style=\"width: 8.75em; height: 1.375em;\">\n\t\t<img class=\"mw-logo-tagline\" alt=\"The Free Encyclopedia\" src=\"/static/images/mobile/copyright/wikipedia-tagline-en-25.svg\" width=\"140\" height=\"11\" style=\"width: 8.75em; height: 0.6875em;\">\n\t</span>\n</a>\n\n\t\t</div>\n\t\t<div class=\"vector-header-end\">\n\t\t\t\n<div id=\"p-search\" role=\"search\" class=\"vector-search-box-vue  vector-search-box-collapses vector-search-box-show-thumbnail vector-search-box-auto-expand-width vector-search-box\">\n\t<a href=\"/wiki/Special:Search\" class=\"cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only search-toggle\" title=\"Search Wikipedia [f]\" accesskey=\"f\"><span class=\"vector-icon mw-ui-icon-search mw-ui-icon-wikimedia-search\"></span>\n\n<span>Search</span>\n\t</a>\n\t<div class=\"vector-typeahead-search-container\">\n\t\t<div class=\"cdx-typeahead-search cdx-typeahead-search--show-thumbnail cdx-typeahead-search--auto-expand-width\">\n\t\t\t<form action=\"/w/index.php\" id=\"searchform\" class=\"cdx-search-input cdx-search-input--has-end-button\">\n\t\t\t\t<div id=\"simpleSearch\" class=\"cdx-search-input__input-wrapper\"  data-search-loc=\"header-moved\">\n\t\t\t\t\t<div class=\"cdx-text-input cdx-text-input--has-start-icon\">\n\t\t\t\t\t\t<input\n\t\t\t\t\t\t\tclass=\"cdx-text-input__input mw-searchInput\" autocomplete=\"off\"\n\t\t\t\t\t\t\t type=\"search\" name=\"search\" placeholder=\"Search Wikipedia\" aria-label=\"Search Wikipedia\" autocapitalize=\"none\" spellcheck=\"false\" title=\"Search Wikipedia [f]\" accesskey=\"f\" id=\"searchInput\"\n\t\t\t\t\t\t\t>\n\t\t\t\t\t\t<span class=\"cdx-text-input__icon cdx-text-input__start-icon\"></span>\n\t\t\t\t\t</div>\n\t\t\t\t\t<input type=\"hidden\" name=\"title\" value=\"Special:Search\">\n\t\t\t\t</div>\n\t\t\t\t<button class=\"cdx-button cdx-search-input__end-button\">Search</button>\n\t\t\t</form>\n\t\t</div>\n\t</div>\n</div>\n\n\t\t\t<nav class=\"vector-user-links vector-user-links-wide\" aria-label=\"Personal tools\">\n\t<div class=\"vector-user-links-main\">\n\t\n<div id=\"p-vector-user-menu-preferences\" class=\"vector-menu mw-portlet emptyPortlet\"  >\n\t<div class=\"vector-menu-content\">\n\t\t\n\t\t<ul class=\"vector-menu-content-list\">\n\t\t\t\n\t\t\t\n\t\t</ul>\n\t\t\n\t</div>\n</div>\n\n\t\n<div id=\"p-vector-user-menu-userpage\" class=\"vector-menu mw-portlet emptyPortlet\"  >\n\t<div class=\"vector-menu-content\">\n\t\t\n\t\t<ul class=\"vector-menu-content-list\">\n\t\t\t\n\t\t\t\n\t\t</ul>\n\t\t\n\t</div>\n</div>\n\n\t<nav class=\"vector-appearance-landmark\" aria-label=\"Appearance\">\n\t\t\n<div id=\"vector-appearance-dropdown\" class=\"vector-dropdown \"  title=\"Change the appearance of the page&#039;s font size, width, and color\" >\n\t<input type=\"checkbox\" id=\"vector-appearance-dropdown-checkbox\" role=\"button\" aria-haspopup=\"true\" data-event-name=\"ui.dropdown-vector-appearance-dropdown\" class=\"vector-dropdown-checkbox \"  aria-label=\"Appearance\"  >\n\t<label id=\"vector-appearance-dropdown-label\" for=\"vector-appearance-dropdown-checkbox\" class=\"vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only \" aria-hidden=\"true\"  ><span class=\"vector-icon mw-ui-icon-appearance mw-ui-icon-wikimedia-appearance\"></span>\n\n<span class=\"vector-dropdown-label-text\">Appearance</span>\n\t</label>\n\t<div class=\"vector-dropdown-content\">\n\n\n\t\t\t<div id=\"vector-appearance-unpinned-container\" class=\"vector-unpinned-container\">\n\t\t\t\t\n\t\t\t</div>\n\t\t\n\t</div>\n</div>\n\n\t</nav>\n\t\n<div id=\"p-vector-user-menu-notifications\" class=\"vector-menu mw-portlet emptyPortlet\"  >\n\t<div class=\"vector-menu-content\">\n\t\t\n\t\t<ul class=\"vector-menu-content-list\">\n\t\t\t\n\t\t\t\n\t\t</ul>\n\t\t\n\t</div>\n</div>\n\n\t\n<div id=\"p-vector-user-menu-overflow\" class=\"vector-menu mw-portlet\"  >\n\t<div class=\"vector-menu-content\">\n\t\t\n\t\t<ul class=\"vector-menu-content-list\">\n\t\t\t<li id=\"pt-sitesupport-2\" class=\"user-links-collapsible-item mw-list-item user-links-collapsible-item\"><a data-mw-interface  href=\"https://donate.wikimedia.org/?wmf_source=donate&amp;wmf_medium=sidebar&amp;wmf_campaign=en.wikipedia.org&amp;uselang=en\" class=\"\"><span>Donate</span></a>\n</li>\n<li id=\"pt-createaccount-2\" class=\"user-links-collapsible-item mw-list-item user-links-collapsible-item\"><a data-mw-interface  href=\"/w/index.php?title=Special:CreateAccount&amp;returnto=DDR5+SDRAM\" title=\"You are encouraged to create an account and log in; however, it is not mandatory\" class=\"\"><span>Create account</span></a>\n</li>\n<li id=\"pt-login-2\" class=\"user-links-collapsible-item mw-list-item user-links-collapsible-item\"><a data-mw-interface  href=\"/w/index.php?title=Special:UserLogin&amp;returnto=DDR5+SDRAM\" title=\"You&#039;re encouraged to log in; however, it&#039;s not mandatory. [o]\" accesskey=\"o\" class=\"\"><span>Log in</span></a>\n</li>\n\n\t\t\t\n\t\t</ul>\n\t\t\n\t</div>\n</div>\n\n\t</div>\n\t\n<div id=\"vector-user-links-dropdown\" class=\"vector-dropdown vector-user-menu vector-button-flush-right vector-user-menu-logged-out user-links-collapsible-item\"  title=\"Log in and more options\" >\n\t<input type=\"checkbox\" id=\"vector-user-links-dropdown-checkbox\" role=\"button\" aria-haspopup=\"true\" data-event-name=\"ui.dropdown-vector-user-links-dropdown\" class=\"vector-dropdown-checkbox \"  aria-label=\"Personal tools\"  >\n\t<label id=\"vector-user-links-dropdown-label\" for=\"vector-user-links-dropdown-checkbox\" class=\"vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only \" aria-hidden=\"true\"  ><span class=\"vector-icon mw-ui-icon-ellipsis mw-ui-icon-wikimedia-ellipsis\"></span>\n\n<span class=\"vector-dropdown-label-text\">Personal tools</span>\n\t</label>\n\t<div class=\"vector-dropdown-content\">\n\n\n\t\t\n<div id=\"p-personal\" class=\"vector-menu mw-portlet mw-portlet-personal user-links-collapsible-item\"  title=\"User menu\" >\n\t<div class=\"vector-menu-content\">\n\t\t\n\t\t<ul class=\"vector-menu-content-list\">\n\t\t\t\n\t\t\t<li id=\"pt-sitesupport\" class=\"user-links-collapsible-item mw-list-item\"><a href=\"https://donate.wikimedia.org/?wmf_source=donate&amp;wmf_medium=sidebar&amp;wmf_campaign=en.wikipedia.org&amp;uselang=en\"><span>Donate</span></a></li><li id=\"pt-createaccount\" class=\"user-links-collapsible-item mw-list-item\"><a href=\"/w/index.php?title=Special:CreateAccount&amp;returnto=DDR5+SDRAM\" title=\"You are encouraged to create an account and log in; however, it is not mandatory\"><span class=\"vector-icon mw-ui-icon-userAdd mw-ui-icon-wikimedia-userAdd\"></span> <span>Create account</span></a></li><li id=\"pt-login\" class=\"user-links-collapsible-item mw-list-item\"><a href=\"/w/index.php?title=Special:UserLogin&amp;returnto=DDR5+SDRAM\" title=\"You&#039;re encouraged to log in; however, it&#039;s not mandatory. [o]\" accesskey=\"o\"><span class=\"vector-icon mw-ui-icon-logIn mw-ui-icon-wikimedia-logIn\"></span> <span>Log in</span></a></li>\n\t\t</ul>\n\t\t\n\t</div>\n</div>\n\n\t\n\t</div>\n</div>\n\n</nav>\n\n\t\t</div>\n\t</header>\n</div>\n<div class=\"mw-page-container\">\n\t<div class=\"mw-page-container-inner\">\n\t\t<div class=\"vector-sitenotice-container\">\n\t\t\t<div id=\"siteNotice\"><!-- CentralNotice --></div>\n\t\t</div>\n\t\t<div class=\"vector-column-start\">\n\t\t\t<div class=\"vector-main-menu-container\">\n\t\t<div id=\"mw-navigation\">\n\t\t\t<nav id=\"mw-panel\" class=\"vector-main-menu-landmark\" aria-label=\"Site\">\n\t\t\t\t<div id=\"vector-main-menu-pinned-container\" class=\"vector-pinned-container\">\n\t\t\t\t\n\t\t\t\t</div>\n\t\t</nav>\n\t\t</div>\n\t</div>\n\t<div class=\"vector-sticky-pinned-container\">\n\t\t\t\t<nav id=\"mw-panel-toc\" aria-label=\"Contents\" data-event-name=\"ui.sidebar-toc\" class=\"mw-table-of-contents-container vector-toc-landmark\">\n\t\t\t\t\t<div id=\"vector-toc-pinned-container\" class=\"vector-pinned-container\">\n\t\t\t\t\t<div id=\"vector-toc\" class=\"vector-toc vector-pinnable-element\">\n\t<div\n\tclass=\"vector-pinnable-header vector-toc-pinnable-header vector-pinnable-header-pinned\"\n\tdata-feature-name=\"toc-pinned\"\n\tdata-pinnable-element-id=\"vector-toc\"\n\t\n\t\n>\n\t<h2 class=\"vector-pinnable-header-label\">Contents</h2>\n\t<button class=\"vector-pinnable-header-toggle-button vector-pinnable-header-pin-button\" data-event-name=\"pinnable-header.vector-toc.pin\">move to sidebar</button>\n\t<button class=\"vector-pinnable-header-toggle-button vector-pinnable-header-unpin-button\" data-event-name=\"pinnable-header.vector-toc.unpin\">hide</button>\n</div>\n\n\n\t<ul class=\"vector-toc-contents\" id=\"mw-panel-toc-list\">\n\t\t<li id=\"toc-mw-content-text\"\n\t\t\tclass=\"vector-toc-list-item vector-toc-level-1\">\n\t\t\t<a href=\"#\" class=\"vector-toc-link\">\n\t\t\t\t<div class=\"vector-toc-text\">(Top)</div>\n\t\t\t</a>\n\t\t</li>\n\t\t<li id=\"toc-Features\"\n\t\tclass=\"vector-toc-list-item vector-toc-level-1 vector-toc-list-item-expanded\">\n\t\t<a class=\"vector-toc-link\" href=\"#Features\">\n\t\t\t<div class=\"vector-toc-text\">\n\t\t\t\t<span class=\"vector-toc-numb\">1</span>\n\t\t\t\t<span>Features</span>\n\t\t\t</div>\n\t\t</a>\n\t\t\n\t\t\t<button aria-controls=\"toc-Features-sublist\" class=\"cdx-button cdx-button--weight-quiet cdx-button--icon-only vector-toc-toggle\">\n\t\t\t\t<span class=\"vector-icon mw-ui-icon-wikimedia-expand\"></span>\n\t\t\t\t<span>Toggle Features subsection</span>\n\t\t\t</button>\n\t\t\n\t\t<ul id=\"toc-Features-sublist\" class=\"vector-toc-list\">\n\t\t\t<li id=\"toc-On-die_ECC\"\n\t\t\tclass=\"vector-toc-list-item vector-toc-level-2\">\n\t\t\t<a class=\"vector-toc-link\" href=\"#On-die_ECC\">\n\t\t\t\t<div class=\"vector-toc-text\">\n\t\t\t\t\t<span class=\"vector-toc-numb\">1.1</span>\n\t\t\t\t\t<span>On-die ECC</span>\n\t\t\t\t</div>\n\t\t\t</a>\n\t\t\t\n\t\t\t<ul id=\"toc-On-die_ECC-sublist\" class=\"vector-toc-list\">\n\t\t\t</ul>\n\t\t</li>\n\t\t<li id=\"toc-Subchannels\"\n\t\t\tclass=\"vector-toc-list-item vector-toc-level-2\">\n\t\t\t<a class=\"vector-toc-link\" href=\"#Subchannels\">\n\t\t\t\t<div class=\"vector-toc-text\">\n\t\t\t\t\t<span class=\"vector-toc-numb\">1.2</span>\n\t\t\t\t\t<span>Subchannels</span>\n\t\t\t\t</div>\n\t\t\t</a>\n\t\t\t\n\t\t\t<ul id=\"toc-Subchannels-sublist\" class=\"vector-toc-list\">\n\t\t\t</ul>\n\t\t</li>\n\t\t<li id=\"toc-Refreshing\"\n\t\t\tclass=\"vector-toc-list-item vector-toc-level-2\">\n\t\t\t<a class=\"vector-toc-link\" href=\"#Refreshing\">\n\t\t\t\t<div class=\"vector-toc-text\">\n\t\t\t\t\t<span class=\"vector-toc-numb\">1.3</span>\n\t\t\t\t\t<span>Refreshing</span>\n\t\t\t\t</div>\n\t\t\t</a>\n\t\t\t\n\t\t\t<ul id=\"toc-Refreshing-sublist\" class=\"vector-toc-list\">\n\t\t\t</ul>\n\t\t</li>\n\t</ul>\n\t</li>\n\t<li id=\"toc-Memory_modules\"\n\t\tclass=\"vector-toc-list-item vector-toc-level-1 vector-toc-list-item-expanded\">\n\t\t<a class=\"vector-toc-link\" href=\"#Memory_modules\">\n\t\t\t<div class=\"vector-toc-text\">\n\t\t\t\t<span class=\"vector-toc-numb\">2</span>\n\t\t\t\t<span>Memory modules</span>\n\t\t\t</div>\n\t\t</a>\n\t\t\n\t\t<ul id=\"toc-Memory_modules-sublist\" class=\"vector-toc-list\">\n\t\t</ul>\n\t</li>\n\t<li id=\"toc-Operation\"\n\t\tclass=\"vector-toc-list-item vector-toc-level-1 vector-toc-list-item-expanded\">\n\t\t<a class=\"vector-toc-link\" href=\"#Operation\">\n\t\t\t<div class=\"vector-toc-text\">\n\t\t\t\t<span class=\"vector-toc-numb\">3</span>\n\t\t\t\t<span>Operation</span>\n\t\t\t</div>\n\t\t</a>\n\t\t\n\t\t\t<button aria-controls=\"toc-Operation-sublist\" class=\"cdx-button cdx-button--weight-quiet cdx-button--icon-only vector-toc-toggle\">\n\t\t\t\t<span class=\"vector-icon mw-ui-icon-wikimedia-expand\"></span>\n\t\t\t\t<span>Toggle Operation subsection</span>\n\t\t\t</button>\n\t\t\n\t\t<ul id=\"toc-Operation-sublist\" class=\"vector-toc-list\">\n\t\t\t<li id=\"toc-Command_encoding\"\n\t\t\tclass=\"vector-toc-list-item vector-toc-level-2\">\n\t\t\t<a class=\"vector-toc-link\" href=\"#Command_encoding\">\n\t\t\t\t<div class=\"vector-toc-text\">\n\t\t\t\t\t<span class=\"vector-toc-numb\">3.1</span>\n\t\t\t\t\t<span>Command encoding</span>\n\t\t\t\t</div>\n\t\t\t</a>\n\t\t\t\n\t\t\t<ul id=\"toc-Command_encoding-sublist\" class=\"vector-toc-list\">\n\t\t\t</ul>\n\t\t</li>\n\t</ul>\n\t</li>\n\t<li id=\"toc-Support\"\n\t\tclass=\"vector-toc-list-item vector-toc-level-1 vector-toc-list-item-expanded\">\n\t\t<a class=\"vector-toc-link\" href=\"#Support\">\n\t\t\t<div class=\"vector-toc-text\">\n\t\t\t\t<span class=\"vector-toc-numb\">4</span>\n\t\t\t\t<span>Support</span>\n\t\t\t</div>\n\t\t</a>\n\t\t\n\t\t\t<button aria-controls=\"toc-Support-sublist\" class=\"cdx-button cdx-button--weight-quiet cdx-button--icon-only vector-toc-toggle\">\n\t\t\t\t<span class=\"vector-icon mw-ui-icon-wikimedia-expand\"></span>\n\t\t\t\t<span>Toggle Support subsection</span>\n\t\t\t</button>\n\t\t\n\t\t<ul id=\"toc-Support-sublist\" class=\"vector-toc-list\">\n\t\t\t<li id=\"toc-Intel\"\n\t\t\tclass=\"vector-toc-list-item vector-toc-level-2\">\n\t\t\t<a class=\"vector-toc-link\" href=\"#Intel\">\n\t\t\t\t<div class=\"vector-toc-text\">\n\t\t\t\t\t<span class=\"vector-toc-numb\">4.1</span>\n\t\t\t\t\t<span>Intel</span>\n\t\t\t\t</div>\n\t\t\t</a>\n\t\t\t\n\t\t\t<ul id=\"toc-Intel-sublist\" class=\"vector-toc-list\">\n\t\t\t</ul>\n\t\t</li>\n\t\t<li id=\"toc-AMD\"\n\t\t\tclass=\"vector-toc-list-item vector-toc-level-2\">\n\t\t\t<a class=\"vector-toc-link\" href=\"#AMD\">\n\t\t\t\t<div class=\"vector-toc-text\">\n\t\t\t\t\t<span class=\"vector-toc-numb\">4.2</span>\n\t\t\t\t\t<span>AMD</span>\n\t\t\t\t</div>\n\t\t\t</a>\n\t\t\t\n\t\t\t<ul id=\"toc-AMD-sublist\" class=\"vector-toc-list\">\n\t\t\t</ul>\n\t\t</li>\n\t</ul>\n\t</li>\n\t<li id=\"toc-Notes\"\n\t\tclass=\"vector-toc-list-item vector-toc-level-1 vector-toc-list-item-expanded\">\n\t\t<a class=\"vector-toc-link\" href=\"#Notes\">\n\t\t\t<div class=\"vector-toc-text\">\n\t\t\t\t<span class=\"vector-toc-numb\">5</span>\n\t\t\t\t<span>Notes</span>\n\t\t\t</div>\n\t\t</a>\n\t\t\n\t\t<ul id=\"toc-Notes-sublist\" class=\"vector-toc-list\">\n\t\t</ul>\n\t</li>\n\t<li id=\"toc-References\"\n\t\tclass=\"vector-toc-list-item vector-toc-level-1 vector-toc-list-item-expanded\">\n\t\t<a class=\"vector-toc-link\" href=\"#References\">\n\t\t\t<div class=\"vector-toc-text\">\n\t\t\t\t<span class=\"vector-toc-numb\">6</span>\n\t\t\t\t<span>References</span>\n\t\t\t</div>\n\t\t</a>\n\t\t\n\t\t<ul id=\"toc-References-sublist\" class=\"vector-toc-list\">\n\t\t</ul>\n\t</li>\n\t<li id=\"toc-External_links\"\n\t\tclass=\"vector-toc-list-item vector-toc-level-1 vector-toc-list-item-expanded\">\n\t\t<a class=\"vector-toc-link\" href=\"#External_links\">\n\t\t\t<div class=\"vector-toc-text\">\n\t\t\t\t<span class=\"vector-toc-numb\">7</span>\n\t\t\t\t<span>External links</span>\n\t\t\t</div>\n\t\t</a>\n\t\t\n\t\t<ul id=\"toc-External_links-sublist\" class=\"vector-toc-list\">\n\t\t</ul>\n\t</li>\n</ul>\n</div>\n\n\t\t\t\t\t</div>\n\t\t</nav>\n\t\t\t</div>\n\t\t</div>\n\t\t<div class=\"mw-content-container\">\n\t\t\t<main id=\"content\" class=\"mw-body\">\n\t\t\t\t<header class=\"mw-body-header vector-page-titlebar no-font-mode-scale\">\n\t\t\t\t\t<nav aria-label=\"Contents\" class=\"vector-toc-landmark\">\n\t\t\t\t\t\t\n<div id=\"vector-page-titlebar-toc\" class=\"vector-dropdown vector-page-titlebar-toc vector-button-flush-left\"  title=\"Table of Contents\" >\n\t<input type=\"checkbox\" id=\"vector-page-titlebar-toc-checkbox\" role=\"button\" aria-haspopup=\"true\" data-event-name=\"ui.dropdown-vector-page-titlebar-toc\" class=\"vector-dropdown-checkbox \"  aria-label=\"Toggle the table of contents\"  >\n\t<label id=\"vector-page-titlebar-toc-label\" for=\"vector-page-titlebar-toc-checkbox\" class=\"vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only \" aria-hidden=\"true\"  ><span class=\"vector-icon mw-ui-icon-listBullet mw-ui-icon-wikimedia-listBullet\"></span>\n\n<span class=\"vector-dropdown-label-text\">Toggle the table of contents</span>\n\t</label>\n\t<div class=\"vector-dropdown-content\">\n\n\n\t\t\t\t\t\t\t<div id=\"vector-page-titlebar-toc-unpinned-container\" class=\"vector-unpinned-container\">\n\t\t\t</div>\n\t\t\n\t</div>\n</div>\n\n\t\t\t\t\t</nav>\n\t\t\t\t\t<h1 id=\"firstHeading\" class=\"firstHeading mw-first-heading\"><span class=\"mw-page-title-main\">DDR5 SDRAM</span></h1>\n\t\t\t\t\t\t\t\n<div id=\"p-lang-btn\" class=\"vector-dropdown mw-portlet mw-portlet-lang\"  >\n\t<input type=\"checkbox\" id=\"p-lang-btn-checkbox\" role=\"button\" aria-haspopup=\"true\" data-event-name=\"ui.dropdown-p-lang-btn\" class=\"vector-dropdown-checkbox mw-interlanguage-selector\" aria-label=\"Go to an article in another language. Available in 15 languages\"   >\n\t<label id=\"p-lang-btn-label\" for=\"p-lang-btn-checkbox\" class=\"vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--action-progressive mw-portlet-lang-heading-15\" aria-hidden=\"true\"  ><span class=\"vector-icon mw-ui-icon-language-progressive mw-ui-icon-wikimedia-language-progressive\"></span>\n\n<span class=\"vector-dropdown-label-text\">15 languages</span>\n\t</label>\n\t<div class=\"vector-dropdown-content\">\n\n\t\t<div class=\"vector-menu-content\">\n\t\t\t\n\t\t\t<ul class=\"vector-menu-content-list\">\n\t\t\t\t\n\t\t\t\t<li class=\"interlanguage-link interwiki-ca mw-list-item\"><a href=\"https://ca.wikipedia.org/wiki/DDR5_SDRAM\" title=\"DDR5 SDRAM – Catalan\" lang=\"ca\" hreflang=\"ca\" data-title=\"DDR5 SDRAM\" data-language-autonym=\"Català\" data-language-local-name=\"Catalan\" class=\"interlanguage-link-target\"><span>Català</span></a></li><li class=\"interlanguage-link interwiki-cs mw-list-item\"><a href=\"https://cs.wikipedia.org/wiki/DDR5_SDRAM\" title=\"DDR5 SDRAM – Czech\" lang=\"cs\" hreflang=\"cs\" data-title=\"DDR5 SDRAM\" data-language-autonym=\"Čeština\" data-language-local-name=\"Czech\" class=\"interlanguage-link-target\"><span>Čeština</span></a></li><li class=\"interlanguage-link interwiki-de mw-list-item\"><a href=\"https://de.wikipedia.org/wiki/DDR-SDRAM#DDR5-SDRAM\" title=\"DDR-SDRAM – German\" lang=\"de\" hreflang=\"de\" data-title=\"DDR-SDRAM\" data-language-autonym=\"Deutsch\" data-language-local-name=\"German\" class=\"interlanguage-link-target\"><span>Deutsch</span></a></li><li class=\"interlanguage-link interwiki-et mw-list-item\"><a href=\"https://et.wikipedia.org/wiki/DDR5_SDRAM\" title=\"DDR5 SDRAM – Estonian\" lang=\"et\" hreflang=\"et\" data-title=\"DDR5 SDRAM\" data-language-autonym=\"Eesti\" data-language-local-name=\"Estonian\" class=\"interlanguage-link-target\"><span>Eesti</span></a></li><li class=\"interlanguage-link interwiki-es mw-list-item\"><a href=\"https://es.wikipedia.org/wiki/DDR5_SDRAM\" title=\"DDR5 SDRAM – Spanish\" lang=\"es\" hreflang=\"es\" data-title=\"DDR5 SDRAM\" data-language-autonym=\"Español\" data-language-local-name=\"Spanish\" class=\"interlanguage-link-target\"><span>Español</span></a></li><li class=\"interlanguage-link interwiki-fr mw-list-item\"><a href=\"https://fr.wikipedia.org/wiki/DDR5_SDRAM\" title=\"DDR5 SDRAM – French\" lang=\"fr\" hreflang=\"fr\" data-title=\"DDR5 SDRAM\" data-language-autonym=\"Français\" data-language-local-name=\"French\" class=\"interlanguage-link-target\"><span>Français</span></a></li><li class=\"interlanguage-link interwiki-ko mw-list-item\"><a href=\"https://ko.wikipedia.org/wiki/DDR5_SDRAM\" title=\"DDR5 SDRAM – Korean\" lang=\"ko\" hreflang=\"ko\" data-title=\"DDR5 SDRAM\" data-language-autonym=\"한국어\" data-language-local-name=\"Korean\" class=\"interlanguage-link-target\"><span>한국어</span></a></li><li class=\"interlanguage-link interwiki-it mw-list-item\"><a href=\"https://it.wikipedia.org/wiki/DDR5\" title=\"DDR5 – Italian\" lang=\"it\" hreflang=\"it\" data-title=\"DDR5\" data-language-autonym=\"Italiano\" data-language-local-name=\"Italian\" class=\"interlanguage-link-target\"><span>Italiano</span></a></li><li class=\"interlanguage-link interwiki-ml mw-list-item\"><a href=\"https://ml.wikipedia.org/wiki/%E0%B4%A1%E0%B4%BF%E0%B4%A1%E0%B4%BF%E0%B4%86%E0%B5%BC_5_%E0%B4%8E%E0%B4%B8%E0%B5%8D%E0%B4%A1%E0%B4%BF%E0%B4%B1%E0%B4%BE%E0%B4%82\" title=\"ഡിഡിആർ 5 എസ്ഡിറാം – Malayalam\" lang=\"ml\" hreflang=\"ml\" data-title=\"ഡിഡിആർ 5 എസ്ഡിറാം\" data-language-autonym=\"മലയാളം\" data-language-local-name=\"Malayalam\" class=\"interlanguage-link-target\"><span>മലയാളം</span></a></li><li class=\"interlanguage-link interwiki-ja mw-list-item\"><a href=\"https://ja.wikipedia.org/wiki/DDR5_SDRAM\" title=\"DDR5 SDRAM – Japanese\" lang=\"ja\" hreflang=\"ja\" data-title=\"DDR5 SDRAM\" data-language-autonym=\"日本語\" data-language-local-name=\"Japanese\" class=\"interlanguage-link-target\"><span>日本語</span></a></li><li class=\"interlanguage-link interwiki-pl mw-list-item\"><a href=\"https://pl.wikipedia.org/wiki/DDR5\" title=\"DDR5 – Polish\" lang=\"pl\" hreflang=\"pl\" data-title=\"DDR5\" data-language-autonym=\"Polski\" data-language-local-name=\"Polish\" class=\"interlanguage-link-target\"><span>Polski</span></a></li><li class=\"interlanguage-link interwiki-pt mw-list-item\"><a href=\"https://pt.wikipedia.org/wiki/DDR5_SDRAM\" title=\"DDR5 SDRAM – Portuguese\" lang=\"pt\" hreflang=\"pt\" data-title=\"DDR5 SDRAM\" data-language-autonym=\"Português\" data-language-local-name=\"Portuguese\" class=\"interlanguage-link-target\"><span>Português</span></a></li><li class=\"interlanguage-link interwiki-ru mw-list-item\"><a href=\"https://ru.wikipedia.org/wiki/DDR5_SDRAM\" title=\"DDR5 SDRAM – Russian\" lang=\"ru\" hreflang=\"ru\" data-title=\"DDR5 SDRAM\" data-language-autonym=\"Русский\" data-language-local-name=\"Russian\" class=\"interlanguage-link-target\"><span>Русский</span></a></li><li class=\"interlanguage-link interwiki-uk mw-list-item\"><a href=\"https://uk.wikipedia.org/wiki/DDR5_SDRAM\" title=\"DDR5 SDRAM – Ukrainian\" lang=\"uk\" hreflang=\"uk\" data-title=\"DDR5 SDRAM\" data-language-autonym=\"Українська\" data-language-local-name=\"Ukrainian\" class=\"interlanguage-link-target\"><span>Українська</span></a></li><li class=\"interlanguage-link interwiki-zh mw-list-item\"><a href=\"https://zh.wikipedia.org/wiki/DDR5_SDRAM\" title=\"DDR5 SDRAM – Chinese\" lang=\"zh\" hreflang=\"zh\" data-title=\"DDR5 SDRAM\" data-language-autonym=\"中文\" data-language-local-name=\"Chinese\" class=\"interlanguage-link-target\"><span>中文</span></a></li>\n\t\t\t</ul>\n\t\t\t<div class=\"after-portlet after-portlet-lang\"><span class=\"wb-langlinks-edit wb-langlinks-link\"><a href=\"https://www.wikidata.org/wiki/Special:EntityPage/Q28444653#sitelinks-wikipedia\" title=\"Edit interlanguage links\" class=\"wbc-editpage\">Edit links</a></span></div>\n\t\t</div>\n\n\t</div>\n</div>\n</header>\n\t\t\t\t<div class=\"vector-page-toolbar vector-feature-custom-font-size-clientpref--excluded\">\n\t\t\t\t\t<div class=\"vector-page-toolbar-container\">\n\t\t\t\t\t\t<div id=\"left-navigation\">\n\t\t\t\t\t\t\t<nav aria-label=\"Namespaces\">\n\t\t\t\t\t\t\t\t\n<div id=\"p-associated-pages\" class=\"vector-menu vector-menu-tabs mw-portlet mw-portlet-associated-pages\"  >\n\t<div class=\"vector-menu-content\">\n\t\t\n\t\t<ul class=\"vector-menu-content-list\">\n\t\t\t\n\t\t\t<li id=\"ca-nstab-main\" class=\"selected vector-tab-noicon mw-list-item\"><a href=\"/wiki/DDR5_SDRAM\" title=\"View the content page [c]\" accesskey=\"c\"><span>Article</span></a></li><li id=\"ca-talk\" class=\"vector-tab-noicon mw-list-item\"><a href=\"/wiki/Talk:DDR5_SDRAM\" rel=\"discussion\" title=\"Discuss improvements to the content page [t]\" accesskey=\"t\"><span>Talk</span></a></li>\n\t\t</ul>\n\t\t\n\t</div>\n</div>\n\n\t\t\t\t\t\t\t\t\n<div id=\"vector-variants-dropdown\" class=\"vector-dropdown emptyPortlet\"  >\n\t<input type=\"checkbox\" id=\"vector-variants-dropdown-checkbox\" role=\"button\" aria-haspopup=\"true\" data-event-name=\"ui.dropdown-vector-variants-dropdown\" class=\"vector-dropdown-checkbox \" aria-label=\"Change language variant\"   >\n\t<label id=\"vector-variants-dropdown-label\" for=\"vector-variants-dropdown-checkbox\" class=\"vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet\" aria-hidden=\"true\"  ><span class=\"vector-dropdown-label-text\">English</span>\n\t</label>\n\t<div class=\"vector-dropdown-content\">\n\n\n\t\t\t\t\t\n<div id=\"p-variants\" class=\"vector-menu mw-portlet mw-portlet-variants emptyPortlet\"  >\n\t<div class=\"vector-menu-content\">\n\t\t\n\t\t<ul class=\"vector-menu-content-list\">\n\t\t\t\n\t\t\t\n\t\t</ul>\n\t\t\n\t</div>\n</div>\n\n\t\t\t\t\n\t</div>\n</div>\n\n\t\t\t\t\t\t\t</nav>\n\t\t\t\t\t\t</div>\n\t\t\t\t\t\t<div id=\"right-navigation\" class=\"vector-collapsible\">\n\t\t\t\t\t\t\t<nav aria-label=\"Views\">\n\t\t\t\t\t\t\t\t\n<div id=\"p-views\" class=\"vector-menu vector-menu-tabs mw-portlet mw-portlet-views\"  >\n\t<div class=\"vector-menu-content\">\n\t\t\n\t\t<ul class=\"vector-menu-content-list\">\n\t\t\t\n\t\t\t<li id=\"ca-view\" class=\"selected vector-tab-noicon mw-list-item\"><a href=\"/wiki/DDR5_SDRAM\"><span>Read</span></a></li><li id=\"ca-edit\" class=\"vector-tab-noicon mw-list-item\"><a href=\"/w/index.php?title=DDR5_SDRAM&amp;action=edit\" title=\"Edit this page [e]\" accesskey=\"e\"><span>Edit</span></a></li><li id=\"ca-history\" class=\"vector-tab-noicon mw-list-item\"><a href=\"/w/index.php?title=DDR5_SDRAM&amp;action=history\" title=\"Past revisions of this page [h]\" accesskey=\"h\"><span>View history</span></a></li>\n\t\t</ul>\n\t\t\n\t</div>\n</div>\n\n\t\t\t\t\t\t\t</nav>\n\t\t\t\t\n\t\t\t\t\t\t\t<nav class=\"vector-page-tools-landmark\" aria-label=\"Page tools\">\n\t\t\t\t\t\t\t\t\n<div id=\"vector-page-tools-dropdown\" class=\"vector-dropdown vector-page-tools-dropdown\"  >\n\t<input type=\"checkbox\" id=\"vector-page-tools-dropdown-checkbox\" role=\"button\" aria-haspopup=\"true\" data-event-name=\"ui.dropdown-vector-page-tools-dropdown\" class=\"vector-dropdown-checkbox \"  aria-label=\"Tools\"  >\n\t<label id=\"vector-page-tools-dropdown-label\" for=\"vector-page-tools-dropdown-checkbox\" class=\"vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet\" aria-hidden=\"true\"  ><span class=\"vector-dropdown-label-text\">Tools</span>\n\t</label>\n\t<div class=\"vector-dropdown-content\">\n\n\n\t\t\t\t\t\t\t\t\t<div id=\"vector-page-tools-unpinned-container\" class=\"vector-unpinned-container\">\n\t\t\t\t\t\t\n<div id=\"vector-page-tools\" class=\"vector-page-tools vector-pinnable-element\">\n\t<div\n\tclass=\"vector-pinnable-header vector-page-tools-pinnable-header vector-pinnable-header-unpinned\"\n\tdata-feature-name=\"page-tools-pinned\"\n\tdata-pinnable-element-id=\"vector-page-tools\"\n\tdata-pinned-container-id=\"vector-page-tools-pinned-container\"\n\tdata-unpinned-container-id=\"vector-page-tools-unpinned-container\"\n>\n\t<div class=\"vector-pinnable-header-label\">Tools</div>\n\t<button class=\"vector-pinnable-header-toggle-button vector-pinnable-header-pin-button\" data-event-name=\"pinnable-header.vector-page-tools.pin\">move to sidebar</button>\n\t<button class=\"vector-pinnable-header-toggle-button vector-pinnable-header-unpin-button\" data-event-name=\"pinnable-header.vector-page-tools.unpin\">hide</button>\n</div>\n\n\t\n<div id=\"p-cactions\" class=\"vector-menu mw-portlet mw-portlet-cactions emptyPortlet vector-has-collapsible-items\"  title=\"More options\" >\n\t<div class=\"vector-menu-heading\">\n\t\tActions\n\t</div>\n\t<div class=\"vector-menu-content\">\n\t\t\n\t\t<ul class=\"vector-menu-content-list\">\n\t\t\t\n\t\t\t<li id=\"ca-more-view\" class=\"selected vector-more-collapsible-item mw-list-item\"><a href=\"/wiki/DDR5_SDRAM\"><span>Read</span></a></li><li id=\"ca-more-edit\" class=\"vector-more-collapsible-item mw-list-item\"><a href=\"/w/index.php?title=DDR5_SDRAM&amp;action=edit\" title=\"Edit this page [e]\" accesskey=\"e\"><span>Edit</span></a></li><li id=\"ca-more-history\" class=\"vector-more-collapsible-item mw-list-item\"><a href=\"/w/index.php?title=DDR5_SDRAM&amp;action=history\"><span>View history</span></a></li>\n\t\t</ul>\n\t\t\n\t</div>\n</div>\n\n<div id=\"p-tb\" class=\"vector-menu mw-portlet mw-portlet-tb\"  >\n\t<div class=\"vector-menu-heading\">\n\t\tGeneral\n\t</div>\n\t<div class=\"vector-menu-content\">\n\t\t\n\t\t<ul class=\"vector-menu-content-list\">\n\t\t\t\n\t\t\t<li id=\"t-whatlinkshere\" class=\"mw-list-item\"><a href=\"/wiki/Special:WhatLinksHere/DDR5_SDRAM\" title=\"List of all English Wikipedia pages containing links to this page [j]\" accesskey=\"j\"><span>What links here</span></a></li><li id=\"t-recentchangeslinked\" class=\"mw-list-item\"><a href=\"/wiki/Special:RecentChangesLinked/DDR5_SDRAM\" rel=\"nofollow\" title=\"Recent changes in pages linked from this page [k]\" accesskey=\"k\"><span>Related changes</span></a></li><li id=\"t-upload\" class=\"mw-list-item\"><a href=\"//en.wikipedia.org/wiki/Wikipedia:File_Upload_Wizard\" title=\"Upload files [u]\" accesskey=\"u\"><span>Upload file</span></a></li><li id=\"t-permalink\" class=\"mw-list-item\"><a href=\"/w/index.php?title=DDR5_SDRAM&amp;oldid=1334593513\" title=\"Permanent link to this revision of this page\"><span>Permanent link</span></a></li><li id=\"t-info\" class=\"mw-list-item\"><a href=\"/w/index.php?title=DDR5_SDRAM&amp;action=info\" title=\"More information about this page\"><span>Page information</span></a></li><li id=\"t-cite\" class=\"mw-list-item\"><a href=\"/w/index.php?title=Special:CiteThisPage&amp;page=DDR5_SDRAM&amp;id=1334593513&amp;wpFormIdentifier=titleform\" title=\"Information on how to cite this page\"><span>Cite this page</span></a></li><li id=\"t-urlshortener\" class=\"mw-list-item\"><a href=\"/w/index.php?title=Special:UrlShortener&amp;url=https%3A%2F%2Fen.wikipedia.org%2Fwiki%2FDDR5_SDRAM\"><span>Get shortened URL</span></a></li><li id=\"t-urlshortener-qrcode\" class=\"mw-list-item\"><a href=\"/w/index.php?title=Special:QrCode&amp;url=https%3A%2F%2Fen.wikipedia.org%2Fwiki%2FDDR5_SDRAM\"><span>Download QR code</span></a></li>\n\t\t</ul>\n\t\t\n\t</div>\n</div>\n\n<div id=\"p-coll-print_export\" class=\"vector-menu mw-portlet mw-portlet-coll-print_export\"  >\n\t<div class=\"vector-menu-heading\">\n\t\tPrint/export\n\t</div>\n\t<div class=\"vector-menu-content\">\n\t\t\n\t\t<ul class=\"vector-menu-content-list\">\n\t\t\t\n\t\t\t<li id=\"coll-download-as-rl\" class=\"mw-list-item\"><a href=\"/w/index.php?title=Special:DownloadAsPdf&amp;page=DDR5_SDRAM&amp;action=show-download-screen\" title=\"Download this page as a PDF file\"><span>Download as PDF</span></a></li><li id=\"t-print\" class=\"mw-list-item\"><a href=\"/w/index.php?title=DDR5_SDRAM&amp;printable=yes\" title=\"Printable version of this page [p]\" accesskey=\"p\"><span>Printable version</span></a></li>\n\t\t</ul>\n\t\t\n\t</div>\n</div>\n\n<div id=\"p-wikibase-otherprojects\" class=\"vector-menu mw-portlet mw-portlet-wikibase-otherprojects\"  >\n\t<div class=\"vector-menu-heading\">\n\t\tIn other projects\n\t</div>\n\t<div class=\"vector-menu-content\">\n\t\t\n\t\t<ul class=\"vector-menu-content-list\">\n\t\t\t\n\t\t\t<li class=\"wb-otherproject-link wb-otherproject-commons mw-list-item\"><a href=\"https://commons.wikimedia.org/wiki/Category:DDR5_RAM\" hreflang=\"en\"><span>Wikimedia Commons</span></a></li><li id=\"t-wikibase\" class=\"wb-otherproject-link wb-otherproject-wikibase-dataitem mw-list-item\"><a href=\"https://www.wikidata.org/wiki/Special:EntityPage/Q28444653\" title=\"Structured data on this page hosted by Wikidata [g]\" accesskey=\"g\"><span>Wikidata item</span></a></li>\n\t\t</ul>\n\t\t\n\t</div>\n</div>\n\n</div>\n\n\t\t\t\t\t\t\t\t\t</div>\n\t\t\t\t\n\t</div>\n</div>\n\n\t\t\t\t\t\t\t</nav>\n\t\t\t\t\t\t</div>\n\t\t\t\t\t</div>\n\t\t\t\t</div>\n\t\t\t\t<div class=\"vector-column-end no-font-mode-scale\">\n\t\t\t\t\t<div class=\"vector-sticky-pinned-container\">\n\t\t\t\t\t\t<nav class=\"vector-page-tools-landmark\" aria-label=\"Page tools\">\n\t\t\t\t\t\t\t<div id=\"vector-page-tools-pinned-container\" class=\"vector-pinned-container\">\n\t\t\t\t\n\t\t\t\t\t\t\t</div>\n\t\t</nav>\n\t\t\t\t\t\t<nav class=\"vector-appearance-landmark\" aria-label=\"Appearance\">\n\t\t\t\t\t\t\t<div id=\"vector-appearance-pinned-container\" class=\"vector-pinned-container\">\n\t\t\t\t<div id=\"vector-appearance\" class=\"vector-appearance vector-pinnable-element\">\n\t<div\n\tclass=\"vector-pinnable-header vector-appearance-pinnable-header vector-pinnable-header-pinned\"\n\tdata-feature-name=\"appearance-pinned\"\n\tdata-pinnable-element-id=\"vector-appearance\"\n\tdata-pinned-container-id=\"vector-appearance-pinned-container\"\n\tdata-unpinned-container-id=\"vector-appearance-unpinned-container\"\n>\n\t<div class=\"vector-pinnable-header-label\">Appearance</div>\n\t<button class=\"vector-pinnable-header-toggle-button vector-pinnable-header-pin-button\" data-event-name=\"pinnable-header.vector-appearance.pin\">move to sidebar</button>\n\t<button class=\"vector-pinnable-header-toggle-button vector-pinnable-header-unpin-button\" data-event-name=\"pinnable-header.vector-appearance.unpin\">hide</button>\n</div>\n\n\n</div>\n\n\t\t\t\t\t\t\t</div>\n\t\t</nav>\n\t\t\t\t\t</div>\n\t\t\t\t</div>\n\t\t\t\t<div id=\"bodyContent\" class=\"vector-body\" aria-labelledby=\"firstHeading\" data-mw-ve-target-container>\n\t\t\t\t\t<div class=\"vector-body-before-content\">\n\t\t\t\t\t\t\t<div class=\"mw-indicators\">\n\t\t</div>\n\n\t\t\t\t\t\t<div id=\"siteSub\" class=\"noprint\">From Wikipedia, the free encyclopedia</div>\n\t\t\t\t\t</div>\n\t\t\t\t\t<div id=\"contentSub\"><div id=\"mw-content-subtitle\"></div></div>\n\t\t\t\t\t\n\t\t\t\t\t\n\t\t\t\t\t<div id=\"mw-content-text\" class=\"mw-body-content\"><div class=\"mw-subjectpageheader\">\n</div><div class=\"mw-content-ltr mw-parser-output\" lang=\"en\" dir=\"ltr\"><div class=\"shortdescription nomobile noexcerpt noprint searchaux\" style=\"display:none\">Type of computer memory</div>\n<style data-mw-deduplicate=\"TemplateStyles:r1320445320\">.mw-parser-output .hatnote{font-style:italic}.mw-parser-output div.hatnote{padding-left:1.6em;margin-bottom:0.5em}.mw-parser-output .hatnote i{font-style:normal}.mw-parser-output .hatnote+link+.hatnote{margin-top:-0.5em}@media print{body.ns-0 .mw-parser-output .hatnote{display:none!important}}</style><div role=\"note\" class=\"hatnote navigation-not-searchable\">This article is about DDR5 SDRAM. For graphics DDR5, based on DDR3, see <a href=\"/wiki/GDDR5_SDRAM\" title=\"GDDR5 SDRAM\">GDDR5 SDRAM</a>.</div>\n<p class=\"mw-empty-elt\">\n</p>\n<style data-mw-deduplicate=\"TemplateStyles:r1316064257\">.mw-parser-output .infobox-subbox{padding:0;border:none;margin:-3px;width:auto;min-width:100%;font-size:100%;clear:none;float:none;background-color:transparent;color:inherit}.mw-parser-output .infobox-3cols-child{margin:-3px}.mw-parser-output .infobox .navbar{font-size:100%}@media screen{html.skin-theme-clientpref-night .mw-parser-output .infobox-full-data:not(.notheme)>div:not(.notheme)[style]{background:#1f1f23!important;color:#f8f9fa}}@media screen and (prefers-color-scheme:dark){html.skin-theme-clientpref-os .mw-parser-output .infobox-full-data:not(.notheme)>div:not(.notheme)[style]{background:#1f1f23!important;color:#f8f9fa}}@media(min-width:640px){body.skin--responsive .mw-parser-output .infobox-table{display:table!important}body.skin--responsive .mw-parser-output .infobox-table>caption{display:table-caption!important}body.skin--responsive .mw-parser-output .infobox-table>tbody{display:table-row-group}body.skin--responsive .mw-parser-output .infobox-table th,body.skin--responsive .mw-parser-output .infobox-table td{padding-left:inherit;padding-right:inherit}}</style><table class=\"infobox\"><caption class=\"infobox-title\">DDR5 SDRAM<br /><span style=\"font-size: 85%;\">Double Data Rate 5 Synchronous Dynamic Random-Access Memory</span></caption><tbody><tr><td colspan=\"2\" class=\"infobox-subheader\">Type of <a href=\"/wiki/RAM\" class=\"mw-redirect\" title=\"RAM\">RAM</a></td></tr><tr><td colspan=\"2\" class=\"infobox-image\"><span class=\"mw-default-size\" typeof=\"mw:File/Frameless\"><a href=\"/wiki/File:DDR5_SDRAM_IMGP6304_smial_wp.jpg\" class=\"mw-file-description\"><img src=\"//upload.wikimedia.org/wikipedia/commons/thumb/6/63/DDR5_SDRAM_IMGP6304_smial_wp.jpg/250px-DDR5_SDRAM_IMGP6304_smial_wp.jpg\" decoding=\"async\" width=\"250\" height=\"167\" class=\"mw-file-element\" srcset=\"//upload.wikimedia.org/wikipedia/commons/thumb/6/63/DDR5_SDRAM_IMGP6304_smial_wp.jpg/500px-DDR5_SDRAM_IMGP6304_smial_wp.jpg 1.5x\" data-file-width=\"7360\" data-file-height=\"4912\" /></a></span><div class=\"infobox-caption\">16&#160;<a href=\"/wiki/Gigabyte\" title=\"Gigabyte\">GB</a><sup id=\"cite&#95;ref-binpre&#95;1-0\" class=\"reference\"><a href=\"#cite_note-binpre-1\"><span class=\"cite-bracket\">&#91;</span>1<span class=\"cite-bracket\">&#93;</span></a></sup> DDR5-4800 1.1&#160;V <a href=\"/wiki/UDIMM\" class=\"mw-redirect\" title=\"UDIMM\">UDIMM</a></div></td></tr><tr><th scope=\"row\" class=\"infobox-label\">Developer</th><td class=\"infobox-data\"><a href=\"/wiki/JEDEC\" title=\"JEDEC\">JEDEC</a></td></tr><tr><th scope=\"row\" class=\"infobox-label\">Type</th><td class=\"infobox-data\"><a href=\"/wiki/Synchronous_dynamic_random-access_memory\" title=\"Synchronous dynamic random-access memory\">Synchronous dynamic random-access memory</a></td></tr><tr><th scope=\"row\" class=\"infobox-label\">Generation</th><td class=\"infobox-data\">5th generation</td></tr><tr><th scope=\"row\" class=\"infobox-label\">Release date</th><td class=\"infobox-data\">July&#160;14, 2020<span class=\"noprint\">&#59;&#32;5 years ago</span><span style=\"display:none\">&#160;(<span class=\"bday dtstart published updated\">2020-07-14</span>)</span><sup id=\"cite&#95;ref-anandtech-ddr5&#95;2-0\" class=\"reference\"><a href=\"#cite_note-anandtech-ddr5-2\"><span class=\"cite-bracket\">&#91;</span>2<span class=\"cite-bracket\">&#93;</span></a></sup></td></tr><tr><th scope=\"row\" class=\"infobox-label\">Standards</th><td class=\"infobox-data\"><style data-mw-deduplicate=\"TemplateStyles:r1126788409\">.mw-parser-output .plainlist ol,.mw-parser-output .plainlist ul{line-height:inherit;list-style:none;margin:0;padding:0}.mw-parser-output .plainlist ol li,.mw-parser-output .plainlist ul li{margin-bottom:0}</style><div class=\"plainlist\"><ul><li>DDR5-4000 (PC5-32000)</li><li>DDR5-4400 (PC5-35200)</li><li>DDR5-4800 (PC5-38400)</li><li>DDR5-5200 (PC5-41600)</li><li>DDR5-5600 (PC5-44800)</li><li>DDR5-6000 (PC5-48000)</li><li>DDR5-6200 (PC5-49600)</li><li>DDR5-6400 (PC5-51200)</li><li>DDR5-6800 (PC5-54400)</li><li>DDR5-7200 (PC5-57600)</li><li>DDR5-7600 (PC5-60800)</li><li>DDR5-8000 (PC5-64000)</li><li>DDR5-8200 (PC5-65600)</li><li>DDR5-8400 (PC5-67200)</li><li>DDR5-8800 (PC5-70400)</li></ul></div><sup id=\"cite&#95;ref-kingston-ddr5&#95;3-0\" class=\"reference\"><a href=\"#cite_note-kingston-ddr5-3\"><span class=\"cite-bracket\">&#91;</span>3<span class=\"cite-bracket\">&#93;</span></a></sup><sup id=\"cite&#95;ref-micronsdramcore&#95;4-0\" class=\"reference\"><a href=\"#cite_note-micronsdramcore-4\"><span class=\"cite-bracket\">&#91;</span>4<span class=\"cite-bracket\">&#93;</span></a></sup></td></tr><tr><th scope=\"row\" class=\"infobox-label\"><a href=\"/wiki/Clock_rate\" title=\"Clock rate\">Clock rate</a></th><td class=\"infobox-data\">2,000–4,400 MHz</td></tr><tr><th scope=\"row\" class=\"infobox-label\">Cycle time</th><td class=\"infobox-data\">16n bank structure</td></tr><tr><th scope=\"row\" class=\"infobox-label\"><a href=\"/wiki/Prefetch_buffer\" class=\"mw-redirect\" title=\"Prefetch buffer\">Prefetch buffer</a></th><td class=\"infobox-data\">4n</td></tr><tr><th scope=\"row\" class=\"infobox-label\"><a href=\"/wiki/Transfer_(computing)\" class=\"mw-redirect\" title=\"Transfer (computing)\">Transfer rate</a></th><td class=\"infobox-data\">4.0–8.8 GT/s</td></tr><tr><th scope=\"row\" class=\"infobox-label\"><a href=\"/wiki/Bandwidth_(computing)\" title=\"Bandwidth (computing)\">Bandwidth</a></th><td class=\"infobox-data\">32.0–70.4 GB/s<sup id=\"cite&#95;ref-5\" class=\"reference\"><a href=\"#cite_note-5\"><span class=\"cite-bracket\">&#91;</span>a<span class=\"cite-bracket\">&#93;</span></a></sup></td></tr><tr><th scope=\"row\" class=\"infobox-label\"><a href=\"/wiki/Voltage\" title=\"Voltage\">Voltage</a></th><td class=\"infobox-data\">1.1 V nominal (actual levels are regulated by on-the-module regulators)</td></tr><tr><th scope=\"row\" class=\"infobox-label\">Predecessor</th><td class=\"infobox-data\"><a href=\"/wiki/DDR4_SDRAM\" title=\"DDR4 SDRAM\">DDR4 SDRAM</a> (2014)</td></tr><tr><th scope=\"row\" class=\"infobox-label\">Successor</th><td class=\"infobox-data\"><a href=\"/wiki/DDR6_SDRAM\" title=\"DDR6 SDRAM\">DDR6 SDRAM</a></td></tr></tbody></table>\n<p><b>Double Data Rate 5 Synchronous Dynamic Random-Access Memory</b> (<b>DDR5 SDRAM</b>) is a type of <a href=\"/wiki/Synchronous_dynamic_random-access_memory\" title=\"Synchronous dynamic random-access memory\">synchronous dynamic random-access memory</a>. Compared to its predecessor <a href=\"/wiki/DDR4_SDRAM\" title=\"DDR4 SDRAM\">DDR4 SDRAM</a>, DDR5 was planned to reduce power consumption, while doubling <a href=\"/wiki/Bandwidth_(computing)\" title=\"Bandwidth (computing)\">bandwidth</a>.<sup id=\"cite&#95;ref-6\" class=\"reference\"><a href=\"#cite_note-6\"><span class=\"cite-bracket\">&#91;</span>5<span class=\"cite-bracket\">&#93;</span></a></sup> The standard, originally targeted for 2018,<sup id=\"cite&#95;ref-7\" class=\"reference\"><a href=\"#cite_note-7\"><span class=\"cite-bracket\">&#91;</span>6<span class=\"cite-bracket\">&#93;</span></a></sup> was released on July 14, 2020.<sup id=\"cite&#95;ref-anandtech-ddr5&#95;2-1\" class=\"reference\"><a href=\"#cite_note-anandtech-ddr5-2\"><span class=\"cite-bracket\">&#91;</span>2<span class=\"cite-bracket\">&#93;</span></a></sup>\n</p><p>A new feature called Decision Feedback Equalization (DFE) enables input/output (I/O) speed scalability for higher bandwidth and performance improvement. DDR5 has about the same <span class=\"nowrap\"><span data-sort-value=\"6992140000000000000♠\"></span>14&#160;<a href=\"/wiki/Nanosecond\" title=\"Nanosecond\">ns</a></span> <a href=\"/wiki/Memory_timings\" title=\"Memory timings\">latency</a> as DDR4 and DDR3.<sup id=\"cite&#95;ref-8\" class=\"reference\"><a href=\"#cite_note-8\"><span class=\"cite-bracket\">&#91;</span>7<span class=\"cite-bracket\">&#93;</span></a></sup> DDR5 octuples the maximum <a href=\"/wiki/DIMM\" title=\"DIMM\">dual in-line memory module</a> (DIMM) capacity from 64&#160;GB to 512&#160;GB.<sup id=\"cite&#95;ref-kingston-ddr5&#95;3-1\" class=\"reference\"><a href=\"#cite_note-kingston-ddr5-3\"><span class=\"cite-bracket\">&#91;</span>3<span class=\"cite-bracket\">&#93;</span></a></sup><sup id=\"cite&#95;ref-9\" class=\"reference\"><a href=\"#cite_note-9\"><span class=\"cite-bracket\">&#91;</span>8<span class=\"cite-bracket\">&#93;</span></a></sup> DDR5 also has higher frequencies than DDR4, up to 9.6 <a href=\"/wiki/Transfers_per_second\" title=\"Transfers per second\">GT/s</a> is currently possible, 8.2 GT/s translates into around 64 GB/s of bandwidth. Speeds of more than 13 GT/s have been achieved using <a href=\"/wiki/Liquid_nitrogen\" title=\"Liquid nitrogen\">liquid nitrogen</a>.<sup id=\"cite&#95;ref-10\" class=\"reference\"><a href=\"#cite_note-10\"><span class=\"cite-bracket\">&#91;</span>9<span class=\"cite-bracket\">&#93;</span></a></sup>\n</p><p><a href=\"/wiki/Rambus\" title=\"Rambus\">Rambus</a> announced a working DDR5 DIMM in September 2017.<sup id=\"cite&#95;ref-pcgamer&#95;11-0\" class=\"reference\"><a href=\"#cite_note-pcgamer-11\"><span class=\"cite-bracket\">&#91;</span>10<span class=\"cite-bracket\">&#93;</span></a></sup><sup id=\"cite&#95;ref-hexus&#95;12-0\" class=\"reference\"><a href=\"#cite_note-hexus-12\"><span class=\"cite-bracket\">&#91;</span>11<span class=\"cite-bracket\">&#93;</span></a></sup> On November 15, 2018, <a href=\"/wiki/SK_Hynix\" title=\"SK Hynix\">SK Hynix</a> announced completion of its first DDR5 RAM chip; running at 5.2&#160;<a href=\"/wiki/Transfers_per_second\" title=\"Transfers per second\">GT/s</a> at 1.1&#160;V.<sup id=\"cite&#95;ref-13\" class=\"reference\"><a href=\"#cite_note-13\"><span class=\"cite-bracket\">&#91;</span>12<span class=\"cite-bracket\">&#93;</span></a></sup> In February 2019, SK Hynix announced a 6.4&#160;GT/s chip, the highest speed specified by the preliminary DDR5 standard.<sup id=\"cite&#95;ref-14\" class=\"reference\"><a href=\"#cite_note-14\"><span class=\"cite-bracket\">&#91;</span>13<span class=\"cite-bracket\">&#93;</span></a></sup> The first production DDR5 DRAM chip was officially launched by SK Hynix on October 6, 2020.<sup id=\"cite&#95;ref-15\" class=\"reference\"><a href=\"#cite_note-15\"><span class=\"cite-bracket\">&#91;</span>14<span class=\"cite-bracket\">&#93;</span></a></sup><sup id=\"cite&#95;ref-16\" class=\"reference\"><a href=\"#cite_note-16\"><span class=\"cite-bracket\">&#91;</span>15<span class=\"cite-bracket\">&#93;</span></a></sup> \n</p><p>The separate <a href=\"/wiki/JEDEC\" title=\"JEDEC\">JEDEC</a> standard <a href=\"/wiki/LPDDR5\" class=\"mw-redirect\" title=\"LPDDR5\">Low Power Double Data Rate 5</a> (LPDDR5), intended for laptops and smartphones, was released in February 2019.<sup id=\"cite&#95;ref-17\" class=\"reference\"><a href=\"#cite_note-17\"><span class=\"cite-bracket\">&#91;</span>16<span class=\"cite-bracket\">&#93;</span></a></sup>\n</p><p>Compared to DDR4, DDR5 further reduces memory voltage to <span class=\"nowrap\"><span data-sort-value=\"7000110000000000000♠\"></span>1.1&#160;<a href=\"/wiki/Volt\" title=\"Volt\">V</a></span>, a reduction from the 1.2 V required by DDR4. DDR5 modules incorporate on-board voltage regulators in order to reach higher speeds.<sup id=\"cite&#95;ref-hexus&#95;12-1\" class=\"reference\"><a href=\"#cite_note-hexus-12\"><span class=\"cite-bracket\">&#91;</span>11<span class=\"cite-bracket\">&#93;</span></a></sup><sup class=\"noprint Inline-Template\" style=\"white-space:nowrap;\">&#91;<i><a href=\"/wiki/Wikipedia:Verifiability\" title=\"Wikipedia:Verifiability\"><span title=\"The material near this tag failed verification of its source citation(s). (December 2024)\">failed verification</span></a></i>&#93;</sup><sup id=\"cite&#95;ref-18\" class=\"reference\"><a href=\"#cite_note-18\"><span class=\"cite-bracket\">&#91;</span>17<span class=\"cite-bracket\">&#93;</span></a></sup>\n</p><p>In 2024 the first <a href=\"/wiki/CUDIMM\" class=\"mw-redirect\" title=\"CUDIMM\">CUDIMM</a> (clocked unbuffered DIMM) and CSODIMM (clocked SODIMM) modules were introduced together with Intel Arrow Lake. These modules include a component to re-drive the clock signal to help reach higher speeds.<sup id=\"cite&#95;ref-19\" class=\"reference\"><a href=\"#cite_note-19\"><span class=\"cite-bracket\">&#91;</span>18<span class=\"cite-bracket\">&#93;</span></a></sup> AMD does not support CUDIMM, though Zen 5 will accept CUDIMMs in bypass mode.\n</p>\n<meta property=\"mw:PageProp/toc\" />\n<div class=\"mw-heading mw-heading2\"><h2 id=\"Features\">Features</h2><span class=\"mw-editsection\"><span class=\"mw-editsection-bracket\">[</span><a href=\"/w/index.php?title=DDR5_SDRAM&amp;action=edit&amp;section=1\" title=\"Edit section: Features\"><span>edit</span></a><span class=\"mw-editsection-bracket\">]</span></span></div>\n<div class=\"mw-heading mw-heading3\"><h3 id=\"On-die_ECC\">On-die ECC</h3><span class=\"mw-editsection\"><span class=\"mw-editsection-bracket\">[</span><a href=\"/w/index.php?title=DDR5_SDRAM&amp;action=edit&amp;section=2\" title=\"Edit section: On-die ECC\"><span>edit</span></a><span class=\"mw-editsection-bracket\">]</span></span></div>\n<p>Unlike DDR4, all DDR5 chips have on-die <a href=\"/wiki/Error-correction_code\" class=\"mw-redirect\" title=\"Error-correction code\">error-correction code</a>, that detects and corrects transfer and storage errors before forwarding data to the CPU, to improve reliability and allow denser RAM chips with higher per-chip defect rate to be used.<sup id=\"cite&#95;ref-20\" class=\"reference\"><a href=\"#cite_note-20\"><span class=\"cite-bracket\">&#91;</span>19<span class=\"cite-bracket\">&#93;</span></a></sup>\n</p><p>On-die ECC happens at a lower level than true <a href=\"/wiki/ECC_memory\" title=\"ECC memory\">ECC memory</a>—which has extra chips and data lines to the CPU—and does not report any details about whether errors are detected, unlike externally-controlled ECC. Sophisticated algorithms have been built to infer the existence of corrected errors based on non-corrected errors.<sup id=\"cite&#95;ref-21\" class=\"reference\"><a href=\"#cite_note-21\"><span class=\"cite-bracket\">&#91;</span>20<span class=\"cite-bracket\">&#93;</span></a></sup>\n</p>\n<div class=\"mw-heading mw-heading3\"><h3 id=\"Subchannels\">Subchannels</h3><span class=\"mw-editsection\"><span class=\"mw-editsection-bracket\">[</span><a href=\"/w/index.php?title=DDR5_SDRAM&amp;action=edit&amp;section=3\" title=\"Edit section: Subchannels\"><span>edit</span></a><span class=\"mw-editsection-bracket\">]</span></span></div>\n<p>Each DDR5 <a href=\"/wiki/DIMM\" title=\"DIMM\">DIMM</a> has two independent channels. Earlier DIMM generations featured only a single channel and one CA (Command/Address) bus controlling the whole memory module with its 64 (for non-ECC) or 72 (for ECC) data lines. Both subchannels on a DDR5 DIMM each have their own CA bus, controlling 32 bits for non-ECC memory and either 36 or 40 data lines for ECC memory, resulting in a total number of either 64, 72 or 80 data lines. The reduced bus width is compensated by a doubled minimum burst length of 16, which preserves the minimum access size of 64 bytes, which matches the <a href=\"/wiki/Cache_line\" class=\"mw-redirect\" title=\"Cache line\">cache line</a> size used by modern <a href=\"/wiki/X86\" title=\"X86\">x86</a> microprocessors.<sup id=\"cite&#95;ref-22\" class=\"reference\"><a href=\"#cite_note-22\"><span class=\"cite-bracket\">&#91;</span>21<span class=\"cite-bracket\">&#93;</span></a></sup>\n</p>\n<div class=\"mw-heading mw-heading3\"><h3 id=\"Refreshing\">Refreshing</h3><span class=\"mw-editsection\"><span class=\"mw-editsection-bracket\">[</span><a href=\"/w/index.php?title=DDR5_SDRAM&amp;action=edit&amp;section=4\" title=\"Edit section: Refreshing\"><span>edit</span></a><span class=\"mw-editsection-bracket\">]</span></span></div>\n<p>DDR5 also decreased the refresh interval from 64 ms to 32 ms when operating at and below 85°C. The tRFC4 mechanism from DDR4 is retired. A tRFCsb timing is added.\n</p><p>It also provides two refresh commands: REFab and REFsb.\n</p>\n<div class=\"mw-heading mw-heading2\"><h2 id=\"Memory_modules\">Memory modules</h2><span class=\"mw-editsection\"><span class=\"mw-editsection-bracket\">[</span><a href=\"/w/index.php?title=DDR5_SDRAM&amp;action=edit&amp;section=5\" title=\"Edit section: Memory modules\"><span>edit</span></a><span class=\"mw-editsection-bracket\">]</span></span></div>\n<figure class=\"mw-default-size\" typeof=\"mw:File/Thumb\"><a href=\"/wiki/File:Desktop_DDR_Memory_Comparison.svg\" class=\"mw-file-description\"><img src=\"//upload.wikimedia.org/wikipedia/commons/thumb/1/1b/Desktop_DDR_Memory_Comparison.svg/250px-Desktop_DDR_Memory_Comparison.svg.png\" decoding=\"async\" width=\"250\" height=\"376\" class=\"mw-file-element\" srcset=\"//upload.wikimedia.org/wikipedia/commons/thumb/1/1b/Desktop_DDR_Memory_Comparison.svg/500px-Desktop_DDR_Memory_Comparison.svg.png 1.5x\" data-file-width=\"575\" data-file-height=\"865\" /></a><figcaption>Physical comparison of <a href=\"/wiki/DDR_SDRAM\" title=\"DDR SDRAM\">DDR</a>, <a href=\"/wiki/DDR2_SDRAM\" title=\"DDR2 SDRAM\">DDR2</a>, <a href=\"/wiki/DDR3_SDRAM\" title=\"DDR3 SDRAM\">DDR3</a>, and <a href=\"/wiki/DDR4_SDRAM\" title=\"DDR4 SDRAM\">DDR4</a> SDRAM<sup class=\"noprint Inline-Template\" style=\"white-space:nowrap;\">&#91;<i><a href=\"/wiki/Wikipedia:Manual_of_Style/Dates_and_numbers#Chronological_items\" title=\"Wikipedia:Manual of Style/Dates and numbers\"><span title=\"Add DDR5. (January 2026)\">needs update</span></a></i>&#93;</sup></figcaption></figure>\n<p>Multiple DDR5 memory chips can be mounted on a circuit board to form memory modules. For use in personal computers and servers, DDR5 memory is usually supplied in 288-pin dual in-line memory modules, more commonly known as <a href=\"/wiki/DIMM\" title=\"DIMM\">DIMMs</a>. As with previous memory generations, there are multiple DIMM variants available for DDR5.\n</p><p>Unbuffered memory modules (UDIMMs) directly expose the memory chip interface to the module connector. Registered or load-reduced variants (RDIMMs/LRDIMMs) use additional active circuitry on the memory module in order to buffer the signals between the memory controller and the DRAM chips. This reduces the <a href=\"/wiki/Capacitance\" title=\"Capacitance\">capacitive</a> load on the DDR5 bus.<sup class=\"noprint Inline-Template Template-Fact\" style=\"white-space:nowrap;\">&#91;<i><a href=\"/wiki/Wikipedia:Citation_needed\" title=\"Wikipedia:Citation needed\"><span title=\"This claim needs references to reliable sources. (January 2026)\">citation needed</span></a></i>&#93;</sup>\n</p><p>DDR5 UDIMMs use 5&#160;<a href=\"/wiki/Voltage\" title=\"Voltage\">V</a> input, whereas RDIMMs and LRDIMMs use 12&#160;V.<sup id=\"cite&#95;ref-23\" class=\"reference\"><a href=\"#cite_note-23\"><span class=\"cite-bracket\">&#91;</span>22<span class=\"cite-bracket\">&#93;</span></a></sup> In order to prevent damage by accidental insertion of the wrong memory type, DDR5 UDIMMs and (L)RDIMMs are not mechanically compatible. Additionally, DDR5 DIMMs are supplied with management interface power at 3.3&#160;V,<sup id=\"cite&#95;ref-24\" class=\"reference\"><a href=\"#cite_note-24\"><span class=\"cite-bracket\">&#91;</span>23<span class=\"cite-bracket\">&#93;</span></a></sup><sup id=\"cite&#95;ref-25\" class=\"reference\"><a href=\"#cite_note-25\"><span class=\"cite-bracket\">&#91;</span>24<span class=\"cite-bracket\">&#93;</span></a></sup> and use on-board circuitry (a <a href=\"/wiki/Power_management_integrated_circuit\" title=\"Power management integrated circuit\">power management integrated circuit</a><sup id=\"cite&#95;ref-26\" class=\"reference\"><a href=\"#cite_note-26\"><span class=\"cite-bracket\">&#91;</span>25<span class=\"cite-bracket\">&#93;</span></a></sup> and associated <a href=\"/wiki/Passive_component\" class=\"mw-redirect\" title=\"Passive component\">passive components</a>) to convert to the lower voltage required by the memory chips. Final voltage regulation close to the point of use provides more stable power, and mirrors the development of <a href=\"/wiki/Voltage_regulator_module\" title=\"Voltage regulator module\">voltage regulator modules</a> for CPU power supplies.<sup class=\"noprint Inline-Template Template-Fact\" style=\"white-space:nowrap;\">&#91;<i><a href=\"/wiki/Wikipedia:Citation_needed\" title=\"Wikipedia:Citation needed\"><span title=\"This claim needs references to reliable sources. (January 2026)\">citation needed</span></a></i>&#93;</sup>\n</p>\n<div class=\"mw-heading mw-heading2\"><h2 id=\"Operation\">Operation</h2><span class=\"mw-editsection\"><span class=\"mw-editsection-bracket\">[</span><a href=\"/w/index.php?title=DDR5_SDRAM&amp;action=edit&amp;section=6\" title=\"Edit section: Operation\"><span>edit</span></a><span class=\"mw-editsection-bracket\">]</span></span></div>\n<p>Standard DDR5 memory speeds range from 4,000 to 6,400 million <a href=\"/wiki/Transfers_per_second\" title=\"Transfers per second\">transfers per second</a> (PC5-32000 to PC5-51200).<sup id=\"cite&#95;ref-kingston-ddr5&#95;3-2\" class=\"reference\"><a href=\"#cite_note-kingston-ddr5-3\"><span class=\"cite-bracket\">&#91;</span>3<span class=\"cite-bracket\">&#93;</span></a></sup> Higher speeds may be added later, as happened with previous generations. XMP profiles currently allow 8000 MT/s with 1.400 V/1.450 V, which is much higher than 1.1 V in the JEDEC standard.\n</p><p>Compared to DDR4 SDRAM, the minimum burst length was doubled to 16, with the option of \"burst chop\" after eight transfers. The addressing range is also slightly extended as follows:\n</p>\n<ul><li>The number of chip ID bits remains at three bits, allowing up to eight stacked chips (3 → 3).</li>\n<li>A third bank group bit (BG2) was added, allowing up to eight bank groups (2 → 3).</li>\n<li>The maximum number of banks per bank group remains at four (2 → 2),</li>\n<li>The number of row address bits remains at 17, for a maximum of 128K rows (17 → 17).</li>\n<li>One more column address bit (C10) is added, allowing up to 8192 columns (1&#160;KB pages) in ×4 chips (11 → 12).</li>\n<li>The least-significant three column-address bits (C0, C1, C2) are <i>removed</i>. All reads and writes must begin at a column address which is a multiple of 8 (3 → 0). This is necessary due to the internal ECC.</li>\n<li>One bit is reserved for addressing expansion as <i>either</i> a fourth chip ID bit (CID3) <i>or</i> an additional row address bit (R17) (0 → 1).</li></ul>\n<div class=\"mw-heading mw-heading3\"><h3 id=\"Command_encoding\">Command encoding</h3><span class=\"mw-editsection\"><span class=\"mw-editsection-bracket\">[</span><a href=\"/w/index.php?title=DDR5_SDRAM&amp;action=edit&amp;section=7\" title=\"Edit section: Command encoding\"><span>edit</span></a><span class=\"mw-editsection-bracket\">]</span></span></div>\n<table class=\"wikitable plainrowheaders\" style=\"text-align: center; font-size: 95%;\">\n<caption>DDR5 command encoding<sup id=\"cite&#95;ref-27\" class=\"reference\"><a href=\"#cite_note-27\"><span class=\"cite-bracket\">&#91;</span>26<span class=\"cite-bracket\">&#93;</span></a></sup><sup id=\"cite&#95;ref-micronsdramcore&#95;4-1\" class=\"reference\"><a href=\"#cite_note-micronsdramcore-4\"><span class=\"cite-bracket\">&#91;</span>4<span class=\"cite-bracket\">&#93;</span></a></sup>\n</caption>\n<tbody><tr>\n<th rowspan=\"2\">Command</th>\n<th rowspan=\"2\"><span style=\"text-decoration:overline;\">CS</span></th>\n<th colspan=\"14\">Command/address (CA) bits\n</th></tr>\n<tr>\n<th>0</th>\n<th>1</th>\n<th>2</th>\n<th>3</th>\n<th>4</th>\n<th>5</th>\n<th>6</th>\n<th>7</th>\n<th>8</th>\n<th>9</th>\n<th>10</th>\n<th>11</th>\n<th>12</th>\n<th>13\n</th></tr>\n<tr>\n<td style=\"text-align:left;\" rowspan=\"2\">Activate <br />(Open a row)\n</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td colspan=\"4\">Row R0–3</td>\n<td colspan=\"2\">Bank</td>\n<td colspan=\"3\">Bank group</td>\n<td colspan=\"3\">Chip CID0–2\n</td></tr>\n<tr style=\"line-height:100%\">\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td colspan=\"13\">Row R4–16</td>\n<td data-sort-value=\"\" style=\"background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;\" class=\"table-na\">R17/<br />CID3\n</td></tr>\n<tr>\n<td style=\"text-align:left; background: #ececec; color: #2C2C2C;\" rowspan=\"2\"><i>reserved</i>\n</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td colspan=\"12\" data-sort-value=\"\" style=\"background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;\" class=\"table-na\">Reserved\n</td></tr>\n<tr>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td colspan=\"14\" data-sort-value=\"\" style=\"background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;\" class=\"table-na\">Reserved\n</td></tr>\n<tr>\n<td style=\"text-align:left; background: #ececec; color: #2C2C2C;\" rowspan=\"2\"><i>reserved for future use</i>\n</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td colspan=\"10\" data-sort-value=\"\" style=\"background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;\" class=\"table-na\">V\n</td></tr>\n<tr>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td colspan=\"14\" data-sort-value=\"\" style=\"background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;\" class=\"table-na\">V\n</td></tr>\n<tr>\n<td style=\"text-align:left;\" rowspan=\"2\">Write pattern\n</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td colspan=\"2\">Bank</td>\n<td colspan=\"3\">Bank group</td>\n<td colspan=\"3\">Chip CID0–2\n</td></tr>\n<tr>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td data-sort-value=\"\" style=\"background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;\" class=\"table-na\">V</td>\n<td colspan=\"8\">Column C3–10</td>\n<td data-sort-value=\"\" style=\"background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;\" class=\"table-na\">V</td>\n<td><span style=\"text-decoration:overline;\">AP</span></td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td data-sort-value=\"\" style=\"background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;\" class=\"table-na\">V</td>\n<td data-sort-value=\"\" style=\"background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;\" class=\"table-na\">CID3\n</td></tr>\n<tr>\n<td style=\"text-align:left; background: #ececec; color: #2C2C2C;\" rowspan=\"2\"><i>reserved for future use</i>\n</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td colspan=\"9\" data-sort-value=\"\" style=\"background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;\" class=\"table-na\">V\n</td></tr>\n<tr>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td colspan=\"14\" data-sort-value=\"\" style=\"background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;\" class=\"table-na\">V\n</td></tr>\n<tr>\n<td style=\"text-align:left;\" rowspan=\"2\">Mode register write\n</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td colspan=\"8\">Address MRA0–7</td>\n<td data-sort-value=\"\" style=\"background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;\" class=\"table-na\">V\n</td></tr>\n<tr>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td colspan=\"8\">Opcode OP0-7</td>\n<td colspan=\"2\" data-sort-value=\"\" style=\"background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;\" class=\"table-na\">V</td>\n<td>CW</td>\n<td colspan=\"3\" data-sort-value=\"\" style=\"background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;\" class=\"table-na\">V\n</td></tr>\n<tr>\n<td style=\"text-align:left;\" rowspan=\"2\">Mode register read\n</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td colspan=\"8\">Address MRA0–7</td>\n<td data-sort-value=\"\" style=\"background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;\" class=\"table-na\">V\n</td></tr>\n<tr>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td colspan=\"10\" data-sort-value=\"\" style=\"background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;\" class=\"table-na\">V</td>\n<td>CW</td>\n<td colspan=\"3\" data-sort-value=\"\" style=\"background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;\" class=\"table-na\">V\n</td></tr>\n<tr>\n<td style=\"text-align:left;\" rowspan=\"2\">Write\n</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td><span style=\"text-decoration:overline;\">BL</span></td>\n<td colspan=\"2\">Bank</td>\n<td colspan=\"3\">Bank group</td>\n<td colspan=\"3\">Chip CID0–2\n</td></tr>\n<tr>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td data-sort-value=\"\" style=\"background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;\" class=\"table-na\">V</td>\n<td colspan=\"8\">Column C3–10</td>\n<td data-sort-value=\"\" style=\"background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;\" class=\"table-na\">V</td>\n<td><span style=\"text-decoration:overline;\">AP</span></td>\n<td><span style=\"text-decoration:overline;\">WRP</span></td>\n<td data-sort-value=\"\" style=\"background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;\" class=\"table-na\">V</td>\n<td data-sort-value=\"\" style=\"background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;\" class=\"table-na\">CID3\n</td></tr>\n<tr>\n<td style=\"text-align:left;\" rowspan=\"2\">Read\n</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td><span style=\"text-decoration:overline;\">BL</span></td>\n<td colspan=\"2\">Bank</td>\n<td colspan=\"3\">Bank group</td>\n<td colspan=\"3\">Chip CID0–2\n</td></tr>\n<tr>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td data-sort-value=\"\" style=\"background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;\" class=\"table-na\">V</td>\n<td colspan=\"8\">Column C3–10</td>\n<td data-sort-value=\"\" style=\"background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;\" class=\"table-na\">V</td>\n<td><span style=\"text-decoration:overline;\">AP</span></td>\n<td colspan=\"2\" data-sort-value=\"\" style=\"background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;\" class=\"table-na\">V</td>\n<td data-sort-value=\"\" style=\"background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;\" class=\"table-na\">CID3\n</td></tr>\n<tr>\n<td style=\"text-align:left;\">Vref CA\n</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td colspan=\"7\">Opcode OP0-6</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td data-sort-value=\"\" style=\"background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;\" class=\"table-na\">V\n</td></tr>\n<tr>\n<td style=\"text-align:left;\">Vref CS\n</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td colspan=\"7\">Opcode OP0-6</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td data-sort-value=\"\" style=\"background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;\" class=\"table-na\">V\n</td></tr>\n<tr>\n<td style=\"text-align:left;\">Refresh all\n</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td data-sort-value=\"\" style=\"background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;\" class=\"table-na\">CID3</td>\n<td colspan=\"3\" data-sort-value=\"\" style=\"background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;\" class=\"table-na\">V</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td colspan=\"3\">Chip CID0–2\n</td></tr>\n<tr>\n<td style=\"text-align:left;\">Refresh management all\n</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td data-sort-value=\"\" style=\"background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;\" class=\"table-na\">CID3</td>\n<td colspan=\"3\" data-sort-value=\"\" style=\"background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;\" class=\"table-na\">V</td>\n<td colspan=\"2\" style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td colspan=\"3\">Chip CID0–2\n</td></tr>\n<tr>\n<td style=\"text-align:left;\">Refresh same bank\n</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td data-sort-value=\"\" style=\"background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;\" class=\"table-na\">CID3</td>\n<td colspan=\"2\">Bank</td>\n<td data-sort-value=\"\" style=\"background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;\" class=\"table-na\">V</td>\n<td colspan=\"2\" style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td colspan=\"3\">Chip CID0–2\n</td></tr>\n<tr>\n<td style=\"text-align:left;\">Refresh management same bank\n</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td data-sort-value=\"\" style=\"background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;\" class=\"table-na\">CID3</td>\n<td colspan=\"2\">Bank</td>\n<td data-sort-value=\"\" style=\"background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;\" class=\"table-na\">V</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td colspan=\"3\">Chip CID0–2\n</td></tr>\n<tr>\n<td style=\"text-align:left;\">Precharge all\n</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td data-sort-value=\"\" style=\"background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;\" class=\"table-na\">CID3</td>\n<td colspan=\"4\" data-sort-value=\"\" style=\"background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;\" class=\"table-na\">V</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td colspan=\"3\">Chip CID0–2\n</td></tr>\n<tr>\n<td style=\"text-align:left;\">Precharge same bank\n</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td data-sort-value=\"\" style=\"background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;\" class=\"table-na\">CID3</td>\n<td colspan=\"2\">Bank</td>\n<td colspan=\"2\" data-sort-value=\"\" style=\"background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;\" class=\"table-na\">V</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td colspan=\"3\">Chip CID0–2\n</td></tr>\n<tr>\n<td style=\"text-align:left;\">Precharge\n</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td data-sort-value=\"\" style=\"background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;\" class=\"table-na\">CID3</td>\n<td colspan=\"2\">Bank</td>\n<td colspan=\"3\">Bank group</td>\n<td colspan=\"3\">Chip CID0–2\n</td></tr>\n<tr>\n<td style=\"text-align:left; background: #ececec; color: #2C2C2C;\"><i>reserved for future use</i>\n</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td colspan=\"9\" data-sort-value=\"\" style=\"background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;\" class=\"table-na\">V\n</td></tr>\n<tr>\n<td style=\"text-align:left;\">Self-refresh entry\n</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td colspan=\"5\" data-sort-value=\"\" style=\"background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;\" class=\"table-na\">V</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td colspan=\"3\" data-sort-value=\"\" style=\"background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;\" class=\"table-na\">V\n</td></tr>\n<tr>\n<td style=\"text-align:left;\">Power-down entry\n</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td colspan=\"5\" data-sort-value=\"\" style=\"background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;\" class=\"table-na\">V</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td><span style=\"text-decoration:overline;\">ODT</span></td>\n<td colspan=\"2\" data-sort-value=\"\" style=\"background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;\" class=\"table-na\">V\n</td></tr>\n<tr>\n<td style=\"text-align:left;\">Multi-purpose command\n</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td colspan=\"8\">Opcode OP0–7</td>\n<td data-sort-value=\"\" style=\"background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;\" class=\"table-na\">V\n</td></tr>\n<tr>\n<td style=\"text-align:left;\">Power-down exit; No operation\n</td>\n<td style=\"background:#9EFF9E;color:black;vertical-align:middle;text-align:center;\" class=\"table-yes\">L</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td colspan=\"9\" data-sort-value=\"\" style=\"background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;\" class=\"table-na\">V\n</td></tr>\n<tr>\n<td style=\"text-align:left;\">Deselect (no operation)\n</td>\n<td style=\"background:#FFC7C7;color:black;vertical-align:middle;text-align:center;\" class=\"table-no\">H</td>\n<td colspan=\"14\" data-sort-value=\"\" style=\"background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;\" class=\"table-na\">X\n</td></tr>\n<tr>\n<td colspan=\"16\" style=\"background-color:#FFF;\"><small><style data-mw-deduplicate=\"TemplateStyles:r1333133064\">.mw-parser-output .hlist dl,.mw-parser-output .hlist ol,.mw-parser-output .hlist ul{margin:0;padding:0}.mw-parser-output .hlist dd,.mw-parser-output .hlist dt,.mw-parser-output .hlist li{margin:0;display:inline}.mw-parser-output .hlist.inline,.mw-parser-output .hlist.inline dl,.mw-parser-output .hlist.inline ol,.mw-parser-output .hlist.inline ul,.mw-parser-output .hlist dl dl,.mw-parser-output .hlist dl ol,.mw-parser-output .hlist dl ul,.mw-parser-output .hlist ol dl,.mw-parser-output .hlist ol ol,.mw-parser-output .hlist ol ul,.mw-parser-output .hlist ul dl,.mw-parser-output .hlist ul ol,.mw-parser-output .hlist ul ul{display:inline}.mw-parser-output .hlist .mw-empty-li{display:none}.mw-parser-output .hlist dt::after{content:\": \"}.mw-parser-output .hlist dd::after,.mw-parser-output .hlist li::after{content:\"\\a0 · \";font-weight:bold}.mw-parser-output .hlist dd:last-child::after,.mw-parser-output .hlist dt:last-child::after,.mw-parser-output .hlist li:last-child::after{content:none}.mw-parser-output .hlist dd dd:first-child::before,.mw-parser-output .hlist dd dt:first-child::before,.mw-parser-output .hlist dd li:first-child::before,.mw-parser-output .hlist dt dd:first-child::before,.mw-parser-output .hlist dt dt:first-child::before,.mw-parser-output .hlist dt li:first-child::before,.mw-parser-output .hlist li dd:first-child::before,.mw-parser-output .hlist li dt:first-child::before,.mw-parser-output .hlist li li:first-child::before{content:\" (\";font-weight:normal}.mw-parser-output .hlist dd dd:last-child::after,.mw-parser-output .hlist dd dt:last-child::after,.mw-parser-output .hlist dd li:last-child::after,.mw-parser-output .hlist dt dd:last-child::after,.mw-parser-output .hlist dt dt:last-child::after,.mw-parser-output .hlist dt li:last-child::after,.mw-parser-output .hlist li dd:last-child::after,.mw-parser-output .hlist li dt:last-child::after,.mw-parser-output .hlist li li:last-child::after{content:\")\";font-weight:normal}.mw-parser-output .hlist ol{counter-reset:listitem}.mw-parser-output .hlist ol>li{counter-increment:listitem}.mw-parser-output .hlist ol>li::before{content:\" \"counter(listitem)\"\\a0 \"}.mw-parser-output .hlist dd ol>li:first-child::before,.mw-parser-output .hlist dt ol>li:first-child::before,.mw-parser-output .hlist li ol>li:first-child::before{content:\" (\"counter(listitem)\"\\a0 \"}</style><div class=\"hlist\">\n<ul><li>Signal level\n<ul><li>H, high</li>\n<li>L, low</li>\n<li>V, valid, either low or high</li>\n<li>X, irrelevant</li></ul></li>\n<li>Logic level\n<ul><li><style data-mw-deduplicate=\"TemplateStyles:r981673959\">.mw-parser-output .legend{page-break-inside:avoid;break-inside:avoid-column}.mw-parser-output .legend-color{display:inline-block;min-width:1.25em;height:1.25em;line-height:1.25;margin:1px 0;text-align:center;border:1px solid black;background-color:transparent;color:black}.mw-parser-output .legend-text{}</style><span class=\"legend-color mw-no-invert\" style=\"forced-color-adjust:none; background-color:#9f9; color:black;\">&#160;</span> Active</li>\n<li><link rel=\"mw-deduplicated-inline-style\" href=\"mw-data:TemplateStyles:r981673959\" /><span class=\"legend-color mw-no-invert\" style=\"forced-color-adjust:none; background-color:#f99; color:black;\">&#160;</span> Inactive</li>\n<li><link rel=\"mw-deduplicated-inline-style\" href=\"mw-data:TemplateStyles:r981673959\" /><span class=\"legend-color mw-no-invert\" style=\"forced-color-adjust:none; background-color:#ececec; color:black;\">&#160;</span> Unused</li></ul></li></ul>\n</div><link rel=\"mw-deduplicated-inline-style\" href=\"mw-data:TemplateStyles:r1333133064\" /><div class=\"hlist\">\n<ul><li>Control bits\n<ul><li><span style=\"text-decoration:overline;\">AP</span>, Auto-precharge</li>\n<li>CW, Control word</li>\n<li><span style=\"text-decoration:overline;\">BL</span>, Burst length ≠ 16</li>\n<li><span style=\"text-decoration:overline;\">WRP</span>, Write partial</li>\n<li><span style=\"text-decoration:overline;\">ODT</span>, <a href=\"/wiki/On-die_termination\" title=\"On-die termination\">ODT</a> remains enabled</li></ul></li></ul>\n</div></small>\n</td></tr></tbody></table>\n<p>The command encoding was significantly rearranged and takes inspiration from that of <a href=\"/wiki/LPDDR#LPDDR4\" title=\"LPDDR\">LPDDR4</a>; commands are sent using either one or two cycles with 14-bit bus. Some simple commands (e.g. precharge) take one cycle, while any that include an address (activate, read, write) use two cycles to include 28 bits of information.\n</p><p>Also like LPDDR, there are now 256 8-bit mode registers, rather than eight 13-bit mode registers. Also, rather than one register (MR7) being reserved for use by the registered clock driver chip, a complete second bank of mode registers is defined (selected using the CW bit).\n</p><p>The \"Write Pattern\" command is new for DDR5; it is similar to a normal write command, but instead of taking data from the bus, the range is filled in with copies of a one-byte mode register (which defaults to all-zero) instead of individual data. While this takes just as long to complete as a normal write, it frees up the command bus for other operations.\n</p><p>The multi-purpose command includes various sub-commands for training and calibration of the data bus.\n</p>\n<div class=\"mw-heading mw-heading2\"><h2 id=\"Support\">Support</h2><span class=\"mw-editsection\"><span class=\"mw-editsection-bracket\">[</span><a href=\"/w/index.php?title=DDR5_SDRAM&amp;action=edit&amp;section=8\" title=\"Edit section: Support\"><span>edit</span></a><span class=\"mw-editsection-bracket\">]</span></span></div>\n<div class=\"mw-heading mw-heading3\"><h3 id=\"Intel\">Intel</h3><span class=\"mw-editsection\"><span class=\"mw-editsection-bracket\">[</span><a href=\"/w/index.php?title=DDR5_SDRAM&amp;action=edit&amp;section=9\" title=\"Edit section: Intel\"><span>edit</span></a><span class=\"mw-editsection-bracket\">]</span></span></div>\n<p>The 12th generation <a href=\"/wiki/Alder_Lake\" title=\"Alder Lake\">Alder Lake</a>, 13th generation <a href=\"/wiki/Raptor_Lake\" title=\"Raptor Lake\">Raptor Lake</a>, as well as 14th generation <a href=\"/wiki/Raptor_Lake_Refresh\" class=\"mw-redirect\" title=\"Raptor Lake Refresh\">Raptor Lake Refresh</a> CPUs support both DDR5 and DDR4 but, usually, there are only DIMM sockets for either one or the other on a motherboard. Some mainboards with Intel's H610 chipset support both DDR4 and DDR5, but not simultaneously.<sup id=\"cite&#95;ref-28\" class=\"reference\"><a href=\"#cite_note-28\"><span class=\"cite-bracket\">&#91;</span>27<span class=\"cite-bracket\">&#93;</span></a></sup>\n</p><p><a href=\"/wiki/Sapphire_Rapids\" title=\"Sapphire Rapids\">Sapphire Rapids</a> server CPUs, Core Ultra Series 1 <a href=\"/wiki/Meteor_Lake\" title=\"Meteor Lake\">Meteor Lake</a> mobile CPUs, and the latest Core Ultra Series 2 <a href=\"/wiki/Arrow_Lake_(microprocessor)\" title=\"Arrow Lake (microprocessor)\">Arrow Lake</a> desktop CPUs all exclusively support DDR5 and Arrow Lake also supports CUDIMM DDR5 memory standard that allows for higher default speed of 6400 MT/s.\n</p>\n<div class=\"mw-heading mw-heading3\"><h3 id=\"AMD\">AMD</h3><span class=\"mw-editsection\"><span class=\"mw-editsection-bracket\">[</span><a href=\"/w/index.php?title=DDR5_SDRAM&amp;action=edit&amp;section=10\" title=\"Edit section: AMD\"><span>edit</span></a><span class=\"mw-editsection-bracket\">]</span></span></div>\n<p>DDR5 and <a href=\"/wiki/LPDDR5\" class=\"mw-redirect\" title=\"LPDDR5\">LPDDR5</a> are supported by the <a href=\"/wiki/Ryzen_6000\" class=\"mw-redirect\" title=\"Ryzen 6000\">Ryzen 6000</a> series mobile APUs, powered by their <a href=\"/wiki/Zen_3%2B\" class=\"mw-redirect\" title=\"Zen 3+\">Zen 3+</a> architecture. <a href=\"/wiki/Ryzen_7000\" class=\"mw-redirect\" title=\"Ryzen 7000\">Ryzen 7000</a> and <a href=\"/wiki/Ryzen_9000\" class=\"mw-redirect\" title=\"Ryzen 9000\">Ryzen 9000</a> series desktop processors also support DDR5 memory as standard.<sup id=\"cite&#95;ref-29\" class=\"reference\"><a href=\"#cite_note-29\"><span class=\"cite-bracket\">&#91;</span>28<span class=\"cite-bracket\">&#93;</span></a></sup>\n</p><p><a href=\"/wiki/Epyc\" title=\"Epyc\">Epyc</a> fourth-generation <i>Genoa</i> and <i>Bergamo</i> server CPUs have support for 12-channel DDR5 on the <a href=\"/wiki/Socket_SP5\" title=\"Socket SP5\">SP5</a> socket.<sup id=\"cite&#95;ref-30\" class=\"reference\"><a href=\"#cite_note-30\"><span class=\"cite-bracket\">&#91;</span>29<span class=\"cite-bracket\">&#93;</span></a></sup><sup id=\"cite&#95;ref-31\" class=\"reference\"><a href=\"#cite_note-31\"><span class=\"cite-bracket\">&#91;</span>30<span class=\"cite-bracket\">&#93;</span></a></sup>\n</p>\n<div style=\"clear:right;\" class=\"\"></div>\n<div class=\"mw-heading mw-heading2\"><h2 id=\"Notes\">Notes</h2><span class=\"mw-editsection\"><span class=\"mw-editsection-bracket\">[</span><a href=\"/w/index.php?title=DDR5_SDRAM&amp;action=edit&amp;section=11\" title=\"Edit section: Notes\"><span>edit</span></a><span class=\"mw-editsection-bracket\">]</span></span></div>\n<style data-mw-deduplicate=\"TemplateStyles:r1327269900\">.mw-parser-output .reflist-columns-2{column-width:30em}.mw-parser-output .reflist-columns-3{column-width:25em}body.skin-vector-2022 .mw-parser-output .reflist-columns-2{column-width:27em}body.skin-vector-2022 .mw-parser-output .reflist-columns-3{column-width:22.5em}.mw-parser-output .references[data-mw-group=upper-alpha]{list-style-type:upper-alpha}.mw-parser-output .references[data-mw-group=upper-roman]{list-style-type:upper-roman}.mw-parser-output .references[data-mw-group=lower-alpha]{list-style-type:lower-alpha}.mw-parser-output .references[data-mw-group=lower-greek]{list-style-type:lower-greek}.mw-parser-output .references[data-mw-group=lower-roman]{list-style-type:lower-roman}.mw-parser-output div.reflist-liststyle-upper-alpha .references{list-style-type:upper-alpha}.mw-parser-output div.reflist-liststyle-upper-roman .references{list-style-type:upper-roman}.mw-parser-output div.reflist-liststyle-lower-alpha .references{list-style-type:lower-alpha}.mw-parser-output div.reflist-liststyle-lower-greek .references{list-style-type:lower-greek}.mw-parser-output div.reflist-liststyle-lower-roman .references{list-style-type:lower-roman}</style><div>\n<div class=\"mw-references-wrap\"><ol class=\"references\" data-mw-group=\"lower-alpha\">\n<li id=\"cite&#95;note-5\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-5\">^</a></b></span> <span class=\"reference-text\">64 GB/s assumes 8 GT/s, each with 64 bits of bus width, then divided by 8 to convert from bits to bytes.</span>\n</li>\n</ol></div></div>\n<div class=\"mw-heading mw-heading2\"><h2 id=\"References\">References</h2><span class=\"mw-editsection\"><span class=\"mw-editsection-bracket\">[</span><a href=\"/w/index.php?title=DDR5_SDRAM&amp;action=edit&amp;section=12\" title=\"Edit section: References\"><span>edit</span></a><span class=\"mw-editsection-bracket\">]</span></span></div>\n<link rel=\"mw-deduplicated-inline-style\" href=\"mw-data:TemplateStyles:r1327269900\" /><div>\n<div class=\"mw-references-wrap mw-references-columns\"><ol class=\"references\">\n<li id=\"cite&#95;note-binpre-1\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-binpre_1-0\">^</a></b></span> <span class=\"reference-text\">Here, <i>K</i>, <i>M</i>, <i>G</i>, or <i>T</i> refer to the <a href=\"/wiki/Binary_prefix\" title=\"Binary prefix\">binary prefixes</a> based on powers of 1024.</span>\n</li>\n<li id=\"cite&#95;note-anandtech-ddr5-2\"><span class=\"mw-cite-backlink\">^ <a href=\"#cite_ref-anandtech-ddr5_2-0\"><sup><i><b>a</b></i></sup></a> <a href=\"#cite_ref-anandtech-ddr5_2-1\"><sup><i><b>b</b></i></sup></a></span> <span class=\"reference-text\"><style data-mw-deduplicate=\"TemplateStyles:r1333433106\">.mw-parser-output cite.citation{font-style:inherit;word-wrap:break-word}.mw-parser-output .citation q{quotes:\"\\\"\"\"\\\"\"\"'\"\"'\"}.mw-parser-output .citation:target{background-color:rgba(0,127,255,0.133)}.mw-parser-output .id-lock-free.id-lock-free a{background:url(\"//upload.wikimedia.org/wikipedia/commons/6/65/Lock-green.svg\")right 0.1em center/9px no-repeat}.mw-parser-output .id-lock-limited.id-lock-limited a,.mw-parser-output .id-lock-registration.id-lock-registration a{background:url(\"//upload.wikimedia.org/wikipedia/commons/d/d6/Lock-gray-alt-2.svg\")right 0.1em center/9px no-repeat}.mw-parser-output .id-lock-subscription.id-lock-subscription a{background:url(\"//upload.wikimedia.org/wikipedia/commons/a/aa/Lock-red-alt-2.svg\")right 0.1em center/9px no-repeat}.mw-parser-output .cs1-ws-icon a{background:url(\"//upload.wikimedia.org/wikipedia/commons/4/4c/Wikisource-logo.svg\")right 0.1em center/12px no-repeat}body:not(.skin-timeless):not(.skin-minerva) .mw-parser-output .id-lock-free a,body:not(.skin-timeless):not(.skin-minerva) .mw-parser-output .id-lock-limited a,body:not(.skin-timeless):not(.skin-minerva) .mw-parser-output .id-lock-registration a,body:not(.skin-timeless):not(.skin-minerva) .mw-parser-output .id-lock-subscription a,body:not(.skin-timeless):not(.skin-minerva) .mw-parser-output .cs1-ws-icon a{background-size:contain;padding:0 1em 0 0}.mw-parser-output .cs1-code{color:inherit;background:inherit;border:none;padding:inherit}.mw-parser-output .cs1-hidden-error{display:none;color:var(--color-error,#bf3c2c)}.mw-parser-output .cs1-visible-error{color:var(--color-error,#bf3c2c)}.mw-parser-output .cs1-maint{display:none;color:#085;margin-left:0.3em}.mw-parser-output .cs1-kern-left{padding-left:0.2em}.mw-parser-output .cs1-kern-right{padding-right:0.2em}.mw-parser-output .citation .mw-selflink{font-weight:inherit}@media screen{.mw-parser-output .cs1-format{font-size:95%}html.skin-theme-clientpref-night .mw-parser-output .cs1-maint{color:#18911f}}@media screen and (prefers-color-scheme:dark){html.skin-theme-clientpref-os .mw-parser-output .cs1-maint{color:#18911f}}</style><cite id=\"CITEREFSmith2020\" class=\"citation web cs1\">Smith, Ryan (July 14, 2020). <a rel=\"nofollow\" class=\"external text\" href=\"https://web.archive.org/web/20200714225042/https://www.anandtech.com/show/15912/ddr5-specification-released-setting-the-stage-for-ddr56400-and-beyond\">\"DDR5 Memory Specification Released: Setting the Stage for DDR5-6400 and Beyond\"</a>. <i>AnandTech</i>. Archived from <a rel=\"nofollow\" class=\"external text\" href=\"https://www.anandtech.com/show/15912/ddr5-specification-released-setting-the-stage-for-ddr56400-and-beyond\">the original</a> on July 14, 2020<span class=\"reference-accessdate\">. Retrieved <span class=\"nowrap\">July 15,</span> 2020</span>.</cite><span title=\"ctx&#95;ver=Z39.88-2004&amp;rft&#95;val&#95;fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AnandTech&amp;rft.atitle=DDR5+Memory+Specification+Released%3A+Setting+the+Stage+for+DDR5-6400+and+Beyond&amp;rft.date=2020-07-14&amp;rft.aulast=Smith&amp;rft.aufirst=Ryan&amp;rft&#95;id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F15912%2Fddr5-specification-released-setting-the-stage-for-ddr56400-and-beyond&amp;rfr&#95;id=info%3Asid%2Fen.wikipedia.org%3ADDR5+SDRAM\" class=\"Z3988\"></span></span>\n</li>\n<li id=\"cite&#95;note-kingston-ddr5-3\"><span class=\"mw-cite-backlink\">^ <a href=\"#cite_ref-kingston-ddr5_3-0\"><sup><i><b>a</b></i></sup></a> <a href=\"#cite_ref-kingston-ddr5_3-1\"><sup><i><b>b</b></i></sup></a> <a href=\"#cite_ref-kingston-ddr5_3-2\"><sup><i><b>c</b></i></sup></a></span> <span class=\"reference-text\"><link rel=\"mw-deduplicated-inline-style\" href=\"mw-data:TemplateStyles:r1333433106\" /><cite class=\"citation web cs1\"><a rel=\"nofollow\" class=\"external text\" href=\"https://www.kingston.com/en/blog/pc-performance/ddr5-overview\">\"DDR5 Memory Standard: An introduction to the next generation of DRAM module technology\"</a>. <a href=\"/wiki/Kingston_Technology\" title=\"Kingston Technology\">Kingston Technology</a>. January 2024<span class=\"reference-accessdate\">. Retrieved <span class=\"nowrap\">February 19,</span> 2023</span>.</cite><span title=\"ctx&#95;ver=Z39.88-2004&amp;rft&#95;val&#95;fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=DDR5+Memory+Standard%3A+An+introduction+to+the+next+generation+of+DRAM+module+technology&amp;rft.pub=Kingston+Technology&amp;rft.date=2024-01&amp;rft&#95;id=https%3A%2F%2Fwww.kingston.com%2Fen%2Fblog%2Fpc-performance%2Fddr5-overview&amp;rfr&#95;id=info%3Asid%2Fen.wikipedia.org%3ADDR5+SDRAM\" class=\"Z3988\"></span></span>\n</li>\n<li id=\"cite&#95;note-micronsdramcore-4\"><span class=\"mw-cite-backlink\">^ <a href=\"#cite_ref-micronsdramcore_4-0\"><sup><i><b>a</b></i></sup></a> <a href=\"#cite_ref-micronsdramcore_4-1\"><sup><i><b>b</b></i></sup></a></span> <span class=\"reference-text\"><link rel=\"mw-deduplicated-inline-style\" href=\"mw-data:TemplateStyles:r1333433106\" /><cite class=\"citation techreport cs1\"><a rel=\"nofollow\" class=\"external text\" href=\"https://web.archive.org/web/20230621221722/https://www.micron.com/-/media/client/global/documents/products/data-sheet/dram/ddr5/ddr5_sdram_core.pdf\"><i>DDR5 SDRAM Product Core</i></a> <span class=\"cs1-format\">(PDF)</span> (Data Sheet). <a href=\"/wiki/Micron_Technology\" title=\"Micron Technology\">Micron</a>. October 2022. CCM005-1684161373-23. Archived from <a rel=\"nofollow\" class=\"external text\" href=\"https://media-www.micron.com/-/media/client/global/documents/products/data-sheet/dram/ddr5/ddr5_sdram_core.pdf\">the original</a> <span class=\"cs1-format\">(PDF)</span> on June 21, 2023<span class=\"reference-accessdate\">. Retrieved <span class=\"nowrap\">May 15,</span> 2023</span>.</cite><span title=\"ctx&#95;ver=Z39.88-2004&amp;rft&#95;val&#95;fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=report&amp;rft.btitle=DDR5+SDRAM+Product+Core&amp;rft.pub=Micron&amp;rft.date=2022-10&amp;rft&#95;id=https%3A%2F%2Fmedia-www.micron.com%2F-%2Fmedia%2Fclient%2Fglobal%2Fdocuments%2Fproducts%2Fdata-sheet%2Fdram%2Fddr5%2Fddr5&#95;sdram&#95;core.pdf&amp;rfr&#95;id=info%3Asid%2Fen.wikipedia.org%3ADDR5+SDRAM\" class=\"Z3988\"></span></span>\n</li>\n<li id=\"cite&#95;note-6\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-6\">^</a></b></span> <span class=\"reference-text\"><link rel=\"mw-deduplicated-inline-style\" href=\"mw-data:TemplateStyles:r1333433106\" /><cite id=\"CITEREFManion2017\" class=\"citation news cs1\">Manion, Wayne (March 31, 2017). <a rel=\"nofollow\" class=\"external text\" href=\"https://techreport.com/news/31673/ddr5-will-boost-bandwidth-and-lower-power-consumption\">\"DDR5 will boost bandwidth and lower power consumption\"</a>. Tech Report<span class=\"reference-accessdate\">. Retrieved <span class=\"nowrap\">April 1,</span> 2017</span>.</cite><span title=\"ctx&#95;ver=Z39.88-2004&amp;rft&#95;val&#95;fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=DDR5+will+boost+bandwidth+and+lower+power+consumption&amp;rft.date=2017-03-31&amp;rft.aulast=Manion&amp;rft.aufirst=Wayne&amp;rft&#95;id=https%3A%2F%2Ftechreport.com%2Fnews%2F31673%2Fddr5-will-boost-bandwidth-and-lower-power-consumption&amp;rfr&#95;id=info%3Asid%2Fen.wikipedia.org%3ADDR5+SDRAM\" class=\"Z3988\"></span></span>\n</li>\n<li id=\"cite&#95;note-7\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-7\">^</a></b></span> <span class=\"reference-text\"><link rel=\"mw-deduplicated-inline-style\" href=\"mw-data:TemplateStyles:r1333433106\" /><cite id=\"CITEREFCunningham2017\" class=\"citation news cs1\">Cunningham, Andrew (March 31, 2017). <a rel=\"nofollow\" class=\"external text\" href=\"https://arstechnica.com/gadgets/2017/03/next-generation-ddr5-ram-will-double-the-speed-of-ddr4-in-2018/\">\"Next-generation DDR5 RAM will double the speed of DDR4 in 2018\"</a>. Ars Technica<span class=\"reference-accessdate\">. Retrieved <span class=\"nowrap\">January 15,</span> 2018</span>.</cite><span title=\"ctx&#95;ver=Z39.88-2004&amp;rft&#95;val&#95;fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=Next-generation+DDR5+RAM+will+double+the+speed+of+DDR4+in+2018&amp;rft.date=2017-03-31&amp;rft.aulast=Cunningham&amp;rft.aufirst=Andrew&amp;rft&#95;id=https%3A%2F%2Farstechnica.com%2Fgadgets%2F2017%2F03%2Fnext-generation-ddr5-ram-will-double-the-speed-of-ddr4-in-2018%2F&amp;rfr&#95;id=info%3Asid%2Fen.wikipedia.org%3ADDR5+SDRAM\" class=\"Z3988\"></span></span>\n</li>\n<li id=\"cite&#95;note-8\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-8\">^</a></b></span> <span class=\"reference-text\"><link rel=\"mw-deduplicated-inline-style\" href=\"mw-data:TemplateStyles:r1333433106\" /><cite id=\"CITEREFDr.&#95;Ian&#95;Cutress2020\" class=\"citation web cs1\">Dr. Ian Cutress (October 6, 2020). <a rel=\"nofollow\" class=\"external text\" href=\"https://web.archive.org/web/20201006164336/https://www.anandtech.com/show/16143/insights-into-ddr5-subtimings-and-latencies\">\"Insights into DDR5 Sub-timings and Latencies\"</a>. AnandTech. Archived from <a rel=\"nofollow\" class=\"external text\" href=\"https://www.anandtech.com/show/16143/insights-into-ddr5-subtimings-and-latencies\">the original</a> on October 6, 2020. <q>In terms of single access latency, we are ultimately not going to be any faster than we were by the end of the DDR3 era. DDR3-1866 at CL13 was already at 13.93 nanoseconds.</q></cite><span title=\"ctx&#95;ver=Z39.88-2004&amp;rft&#95;val&#95;fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Insights+into+DDR5+Sub-timings+and+Latencies&amp;rft.pub=AnandTech&amp;rft.date=2020-10-06&amp;rft.au=Dr.+Ian+Cutress&amp;rft&#95;id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F16143%2Finsights-into-ddr5-subtimings-and-latencies&amp;rfr&#95;id=info%3Asid%2Fen.wikipedia.org%3ADDR5+SDRAM\" class=\"Z3988\"></span></span>\n</li>\n<li id=\"cite&#95;note-9\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-9\">^</a></b></span> <span class=\"reference-text\"><link rel=\"mw-deduplicated-inline-style\" href=\"mw-data:TemplateStyles:r1333433106\" /><cite class=\"citation web cs1\"><a rel=\"nofollow\" class=\"external text\" href=\"https://www.rambus.com/blogs/get-ready-for-ddr5-dimm-chipsets/\">\"DDR5 vs DDR4 – All the Design Challenges &amp; Advantages\"</a>.</cite><span title=\"ctx&#95;ver=Z39.88-2004&amp;rft&#95;val&#95;fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=DDR5+vs+DDR4+%E2%80%93+All+the+Design+Challenges+%26+Advantages&amp;rft&#95;id=https%3A%2F%2Fwww.rambus.com%2Fblogs%2Fget-ready-for-ddr5-dimm-chipsets%2F&amp;rfr&#95;id=info%3Asid%2Fen.wikipedia.org%3ADDR5+SDRAM\" class=\"Z3988\"></span></span>\n</li>\n<li id=\"cite&#95;note-10\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-10\">^</a></b></span> <span class=\"reference-text\"><link rel=\"mw-deduplicated-inline-style\" href=\"mw-data:TemplateStyles:r1333433106\" /><cite class=\"citation web cs1\"><a rel=\"nofollow\" class=\"external text\" href=\"https://videocardz.com/newz/ddr5-memory-overclock-surpasses-13020-mt-s-for-the-first-time\">\"DDR5 memory overclock surpasses 13,020 MT/s for the first time\"</a>. <i>VideoCardz.com</i><span class=\"reference-accessdate\">. Retrieved <span class=\"nowrap\">September 23,</span> 2025</span>.</cite><span title=\"ctx&#95;ver=Z39.88-2004&amp;rft&#95;val&#95;fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=VideoCardz.com&amp;rft.atitle=DDR5+memory+overclock+surpasses+13%2C020+MT%2Fs+for+the+first+time&amp;rft&#95;id=https%3A%2F%2Fvideocardz.com%2Fnewz%2Fddr5-memory-overclock-surpasses-13020-mt-s-for-the-first-time&amp;rfr&#95;id=info%3Asid%2Fen.wikipedia.org%3ADDR5+SDRAM\" class=\"Z3988\"></span></span>\n</li>\n<li id=\"cite&#95;note-pcgamer-11\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-pcgamer_11-0\">^</a></b></span> <span class=\"reference-text\"><link rel=\"mw-deduplicated-inline-style\" href=\"mw-data:TemplateStyles:r1333433106\" /><cite id=\"CITEREFLilly2017\" class=\"citation news cs1\">Lilly, Paul (September 22, 2017). <a rel=\"nofollow\" class=\"external text\" href=\"http://www.pcgamer.com/ddr5-memory-is-twice-as-fast-as-ddr4-and-slated-for-2019/\">\"DDR5 memory is twice as fast as DDR4 and slated for 2019\"</a>. PC Gamer<span class=\"reference-accessdate\">. Retrieved <span class=\"nowrap\">January 15,</span> 2018</span>.</cite><span title=\"ctx&#95;ver=Z39.88-2004&amp;rft&#95;val&#95;fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=DDR5+memory+is+twice+as+fast+as+DDR4+and+slated+for+2019&amp;rft.date=2017-09-22&amp;rft.aulast=Lilly&amp;rft.aufirst=Paul&amp;rft&#95;id=http%3A%2F%2Fwww.pcgamer.com%2Fddr5-memory-is-twice-as-fast-as-ddr4-and-slated-for-2019%2F&amp;rfr&#95;id=info%3Asid%2Fen.wikipedia.org%3ADDR5+SDRAM\" class=\"Z3988\"></span></span>\n</li>\n<li id=\"cite&#95;note-hexus-12\"><span class=\"mw-cite-backlink\">^ <a href=\"#cite_ref-hexus_12-0\"><sup><i><b>a</b></i></sup></a> <a href=\"#cite_ref-hexus_12-1\"><sup><i><b>b</b></i></sup></a></span> <span class=\"reference-text\"><link rel=\"mw-deduplicated-inline-style\" href=\"mw-data:TemplateStyles:r1333433106\" /><cite id=\"CITEREFTyson2017\" class=\"citation web cs1\">Tyson, Mark (September 22, 2017). <a rel=\"nofollow\" class=\"external text\" href=\"https://hexus.net/tech/news/ram/110387-rambus-announces-industrys-first-fully-functional-ddr5-dimm/\">\"Rambus announces industry's first fully functional DDR5 DIMM\"</a>. <i>hexus.net</i>.</cite><span title=\"ctx&#95;ver=Z39.88-2004&amp;rft&#95;val&#95;fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=hexus.net&amp;rft.atitle=Rambus+announces+industry%27s+first+fully+functional+DDR5+DIMM&amp;rft.date=2017-09-22&amp;rft.aulast=Tyson&amp;rft.aufirst=Mark&amp;rft&#95;id=https%3A%2F%2Fhexus.net%2Ftech%2Fnews%2Fram%2F110387-rambus-announces-industrys-first-fully-functional-ddr5-dimm%2F&amp;rfr&#95;id=info%3Asid%2Fen.wikipedia.org%3ADDR5+SDRAM\" class=\"Z3988\"></span></span>\n</li>\n<li id=\"cite&#95;note-13\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-13\">^</a></b></span> <span class=\"reference-text\"><link rel=\"mw-deduplicated-inline-style\" href=\"mw-data:TemplateStyles:r1333433106\" /><cite class=\"citation pressrelease cs1\"><a rel=\"nofollow\" class=\"external text\" href=\"https://web.archive.org/web/20181231090216/http://www.skhynix.com/eng/pr/pressReleaseView.do?seq=2588&amp;offset=1\">\"SK Hynix Inc. Announces 1Ynm 16Gb DDR5 DRAM\"</a> (Press release). <a href=\"/wiki/SK_Hynix\" title=\"SK Hynix\">SK Hynix</a>. November 15, 2018. Archived from <a rel=\"nofollow\" class=\"external text\" href=\"http://www.skhynix.com/eng/pr/pressReleaseView.do?seq=2588&amp;offset=1\">the original</a> on December 31, 2018<span class=\"reference-accessdate\">. Retrieved <span class=\"nowrap\">November 18,</span> 2018</span>. <q>The new 16Gb DDR5 DRAM supports a data transfer rate of 5200Mbps</q></cite><span title=\"ctx&#95;ver=Z39.88-2004&amp;rft&#95;val&#95;fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=SK+Hynix+Inc.+Announces+1Ynm+16Gb+DDR5+DRAM&amp;rft.pub=SK+Hynix&amp;rft.date=2018-11-15&amp;rft&#95;id=http%3A%2F%2Fwww.skhynix.com%2Feng%2Fpr%2FpressReleaseView.do%3Fseq%3D2588%26offset%3D1&amp;rfr&#95;id=info%3Asid%2Fen.wikipedia.org%3ADDR5+SDRAM\" class=\"Z3988\"></span></span>\n</li>\n<li id=\"cite&#95;note-14\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-14\">^</a></b></span> <span class=\"reference-text\"><link rel=\"mw-deduplicated-inline-style\" href=\"mw-data:TemplateStyles:r1333433106\" /><cite id=\"CITEREFShilov\" class=\"citation web cs1\">Shilov, Anton. <a rel=\"nofollow\" class=\"external text\" href=\"https://web.archive.org/web/20190226211326/https://www.anandtech.com/show/13999/sk-hynix-details-its-ddr56400-dram-chip\">\"SK Hynix Details DDR5-6400\"</a>. <i>anandtech.com</i>. Archived from <a rel=\"nofollow\" class=\"external text\" href=\"https://www.anandtech.com/show/13999/sk-hynix-details-its-ddr56400-dram-chip\">the original</a> on February 26, 2019.</cite><span title=\"ctx&#95;ver=Z39.88-2004&amp;rft&#95;val&#95;fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=anandtech.com&amp;rft.atitle=SK+Hynix+Details+DDR5-6400&amp;rft.aulast=Shilov&amp;rft.aufirst=Anton&amp;rft&#95;id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F13999%2Fsk-hynix-details-its-ddr56400-dram-chip&amp;rfr&#95;id=info%3Asid%2Fen.wikipedia.org%3ADDR5+SDRAM\" class=\"Z3988\"></span></span>\n</li>\n<li id=\"cite&#95;note-15\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-15\">^</a></b></span> <span class=\"reference-text\"><link rel=\"mw-deduplicated-inline-style\" href=\"mw-data:TemplateStyles:r1333433106\" /><cite class=\"citation web cs1\"><a rel=\"nofollow\" class=\"external text\" href=\"https://www.hpcwire.com/off-the-wire/sk-hynix-launches-worlds-first-ddr5-dram/\">\"SK hynix Launches World's First DDR5 DRAM\"</a>. <i>hpcwire.com</i>.</cite><span title=\"ctx&#95;ver=Z39.88-2004&amp;rft&#95;val&#95;fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=hpcwire.com&amp;rft.atitle=SK+hynix+Launches+World%27s+First+DDR5+DRAM&amp;rft&#95;id=https%3A%2F%2Fwww.hpcwire.com%2Foff-the-wire%2Fsk-hynix-launches-worlds-first-ddr5-dram%2F&amp;rfr&#95;id=info%3Asid%2Fen.wikipedia.org%3ADDR5+SDRAM\" class=\"Z3988\"></span></span>\n</li>\n<li id=\"cite&#95;note-16\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-16\">^</a></b></span> <span class=\"reference-text\"><link rel=\"mw-deduplicated-inline-style\" href=\"mw-data:TemplateStyles:r1333433106\" /><cite id=\"CITEREFHyun-Woo2020\" class=\"citation web cs1\">Hyun-Woo, Doh (October 7, 2020). <a rel=\"nofollow\" class=\"external text\" href=\"http://www.businesskorea.co.kr/news/articleView.html?idxno=52858\">\"SK hynix: DDR5 DRAM Launches\"</a>. <i>businesskorea.co.kr</i>.</cite><span title=\"ctx&#95;ver=Z39.88-2004&amp;rft&#95;val&#95;fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=businesskorea.co.kr&amp;rft.atitle=SK+hynix%3A+DDR5+DRAM+Launches&amp;rft.date=2020-10-07&amp;rft.aulast=Hyun-Woo&amp;rft.aufirst=Doh&amp;rft&#95;id=http%3A%2F%2Fwww.businesskorea.co.kr%2Fnews%2FarticleView.html%3Fidxno%3D52858&amp;rfr&#95;id=info%3Asid%2Fen.wikipedia.org%3ADDR5+SDRAM\" class=\"Z3988\"></span></span>\n</li>\n<li id=\"cite&#95;note-17\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-17\">^</a></b></span> <span class=\"reference-text\"><link rel=\"mw-deduplicated-inline-style\" href=\"mw-data:TemplateStyles:r1333433106\" /><cite class=\"citation pressrelease cs1\"><a rel=\"nofollow\" class=\"external text\" href=\"https://www.jedec.org/news/pressreleases/jedec-updates-standard-low-power-memory-devices-lpddr5\">\"JEDEC Updates Standard for Low Power Memory Devices: LPDDR5\"</a> (Press release). <a href=\"/wiki/JEDEC\" title=\"JEDEC\">JEDEC</a>. February 19, 2019.</cite><span title=\"ctx&#95;ver=Z39.88-2004&amp;rft&#95;val&#95;fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=JEDEC+Updates+Standard+for+Low+Power+Memory+Devices%3A+LPDDR5&amp;rft.pub=JEDEC&amp;rft.date=2019-02-19&amp;rft&#95;id=https%3A%2F%2Fwww.jedec.org%2Fnews%2Fpressreleases%2Fjedec-updates-standard-low-power-memory-devices-lpddr5&amp;rfr&#95;id=info%3Asid%2Fen.wikipedia.org%3ADDR5+SDRAM\" class=\"Z3988\"></span></span>\n</li>\n<li id=\"cite&#95;note-18\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-18\">^</a></b></span> <span class=\"reference-text\"><link rel=\"mw-deduplicated-inline-style\" href=\"mw-data:TemplateStyles:r1333433106\" /><cite id=\"CITEREFLiu2020\" class=\"citation news cs1\">Liu, Zhiye (July 15, 2020). <a rel=\"nofollow\" class=\"external text\" href=\"https://www.tomshardware.com/news/ddr5-specification-released-fast-ram-with-built-in-voltage-regulators\">\"DDR5 Specification Released: Fast RAM With Built-In Voltage Regulators\"</a>. <i>Tom's Hardware</i>.</cite><span title=\"ctx&#95;ver=Z39.88-2004&amp;rft&#95;val&#95;fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Tom%27s+Hardware&amp;rft.atitle=DDR5+Specification+Released%3A+Fast+RAM+With+Built-In+Voltage+Regulators&amp;rft.date=2020-07-15&amp;rft.aulast=Liu&amp;rft.aufirst=Zhiye&amp;rft&#95;id=https%3A%2F%2Fwww.tomshardware.com%2Fnews%2Fddr5-specification-released-fast-ram-with-built-in-voltage-regulators&amp;rfr&#95;id=info%3Asid%2Fen.wikipedia.org%3ADDR5+SDRAM\" class=\"Z3988\"></span></span>\n</li>\n<li id=\"cite&#95;note-19\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-19\">^</a></b></span> <span class=\"reference-text\"><link rel=\"mw-deduplicated-inline-style\" href=\"mw-data:TemplateStyles:r1333433106\" /><cite class=\"citation web cs1\"><a rel=\"nofollow\" class=\"external text\" href=\"https://www.kingston.com/en/blog/system-builder/what-is-a-cudimm-csodimm\">\"What is a CUDIMM / CSODIMM? - Kingston Technology\"</a>. <i>Kingston Technology Company</i>.</cite><span title=\"ctx&#95;ver=Z39.88-2004&amp;rft&#95;val&#95;fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Kingston+Technology+Company&amp;rft.atitle=What+is+a+CUDIMM+%2F+CSODIMM%3F+-+Kingston+Technology&amp;rft&#95;id=https%3A%2F%2Fwww.kingston.com%2Fen%2Fblog%2Fsystem-builder%2Fwhat-is-a-cudimm-csodimm&amp;rfr&#95;id=info%3Asid%2Fen.wikipedia.org%3ADDR5+SDRAM\" class=\"Z3988\"></span></span>\n</li>\n<li id=\"cite&#95;note-20\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-20\">^</a></b></span> <span class=\"reference-text\"><link rel=\"mw-deduplicated-inline-style\" href=\"mw-data:TemplateStyles:r1333433106\" /><cite class=\"citation techreport cs1\"><span class=\"id-lock-subscription\" title=\"Paid subscription required\"><a rel=\"nofollow\" class=\"external text\" href=\"https://www.jedec.org/standards-documents/docs/jesd79-5\"><i>DDR5 SDRAM</i></a></span> <span class=\"cs1-format\">(PDF)</span> (Standard). JESD79-5. Arlington County, Virginia: <a href=\"/wiki/JEDEC\" title=\"JEDEC\">JEDEC</a>. July 2020. p.&#160;243.</cite><span title=\"ctx&#95;ver=Z39.88-2004&amp;rft&#95;val&#95;fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=report&amp;rft.btitle=DDR5+SDRAM&amp;rft.place=Arlington+County%2C+Virginia&amp;rft.series=JESD79-5&amp;rft.pages=243&amp;rft.pub=JEDEC&amp;rft.date=2020-07&amp;rft&#95;id=https%3A%2F%2Fwww.jedec.org%2Fstandards-documents%2Fdocs%2Fjesd79-5&amp;rfr&#95;id=info%3Asid%2Fen.wikipedia.org%3ADDR5+SDRAM\" class=\"Z3988\"></span><span class=\"cs1-maint citation-comment\"><code class=\"cs1-code\">{{<a href=\"/wiki/Template:Cite_tech_report\" title=\"Template:Cite tech report\">cite tech report</a>}}</code>:  CS1 maint: url-status (<a href=\"/wiki/Category:CS1_maint:_url-status\" title=\"Category:CS1 maint: url-status\">link</a>)</span></span>\n</li>\n<li id=\"cite&#95;note-21\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-21\">^</a></b></span> <span class=\"reference-text\"><link rel=\"mw-deduplicated-inline-style\" href=\"mw-data:TemplateStyles:r1333433106\" /><cite id=\"CITEREFPatelKimHassanMutlu2019\" class=\"citation conference cs1\">Patel, M.; Kim, J.S.; Hassan, H.; Mutlu, O. (2019). <i>Understanding and Modeling On-Die Error Correction in Modern DRAM: An Experimental Study Using Real Devices</i>. 2019 49th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN). Portland, Oregon, US. pp.&#160;<span class=\"nowrap\">13–</span>25. <a href=\"/wiki/Doi_(identifier)\" class=\"mw-redirect\" title=\"Doi (identifier)\">doi</a>:<a rel=\"nofollow\" class=\"external text\" href=\"https://doi.org/10.1109%2FDSN.2019.00017\">10.1109/DSN.2019.00017</a>.</cite><span title=\"ctx&#95;ver=Z39.88-2004&amp;rft&#95;val&#95;fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=conference&amp;rft.btitle=Understanding+and+Modeling+On-Die+Error+Correction+in+Modern+DRAM%3A+An+Experimental+Study+Using+Real+Devices&amp;rft.place=Portland%2C+Oregon%2C+US&amp;rft.pages=13-25&amp;rft.date=2019&amp;rft&#95;id=info%3Adoi%2F10.1109%2FDSN.2019.00017&amp;rft.aulast=Patel&amp;rft.aufirst=M.&amp;rft.au=Kim%2C+J.S.&amp;rft.au=Hassan%2C+H.&amp;rft.au=Mutlu%2C+O.&amp;rfr&#95;id=info%3Asid%2Fen.wikipedia.org%3ADDR5+SDRAM\" class=\"Z3988\"></span></span>\n</li>\n<li id=\"cite&#95;note-22\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-22\">^</a></b></span> <span class=\"reference-text\"><link rel=\"mw-deduplicated-inline-style\" href=\"mw-data:TemplateStyles:r1333433106\" /><cite class=\"citation web cs1\"><a rel=\"nofollow\" class=\"external text\" href=\"https://web.archive.org/web/20230715060154/http://www.micron.com/-/media/client/global/documents/products/white-paper/ddr5_more_than_a_generational_update_wp.pdf?la=en\">\"Introducing Micron DDR5 SDRAM: More Than a Generational Update\"</a> <span class=\"cs1-format\">(PDF)</span>. Archived from <a rel=\"nofollow\" class=\"external text\" href=\"https://www.micron.com/-/media/client/global/documents/products/white-paper/ddr5_more_than_a_generational_update_wp.pdf?la=en\">the original</a> <span class=\"cs1-format\">(PDF)</span> on July 15, 2023<span class=\"reference-accessdate\">. Retrieved <span class=\"nowrap\">July 10,</span> 2023</span>.</cite><span title=\"ctx&#95;ver=Z39.88-2004&amp;rft&#95;val&#95;fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Introducing+Micron+DDR5+SDRAM%3A+More+Than+a+Generational+Update&amp;rft&#95;id=https%3A%2F%2Fwww.micron.com%2F-%2Fmedia%2Fclient%2Fglobal%2Fdocuments%2Fproducts%2Fwhite-paper%2Fddr5&#95;more&#95;than&#95;a&#95;generational&#95;update&#95;wp.pdf%3Fla%3Den&amp;rfr&#95;id=info%3Asid%2Fen.wikipedia.org%3ADDR5+SDRAM\" class=\"Z3988\"></span></span>\n</li>\n<li id=\"cite&#95;note-23\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-23\">^</a></b></span> <span class=\"reference-text\"><link rel=\"mw-deduplicated-inline-style\" href=\"mw-data:TemplateStyles:r1333433106\" /><cite class=\"citation web cs1\"><a rel=\"nofollow\" class=\"external text\" href=\"https://web.archive.org/web/20231225163238/https://media-www.micron.com/-/media/client/global/documents/products/data-sheet/modules/unbuffered_dimm/ddr5/ddr5_udimm_core.pdf?rev=fdbd9476506c4e019360a5e402827caa\">\"DDR5 SDRAM UDIMM Core: Product Description\"</a> <span class=\"cs1-format\">(PDF)</span>. Micron Technology. p.&#160;1. Archived from <a rel=\"nofollow\" class=\"external text\" href=\"https://media-www.micron.com/-/media/client/global/documents/products/data-sheet/modules/unbuffered_dimm/ddr5/ddr5_udimm_core.pdf?rev=fdbd9476506c4e019360a5e402827caa\">the original</a> <span class=\"cs1-format\">(PDF)</span> on December 25, 2023. <q>Voltage (external supply, nominal) / VIN_Bulk: 5V / Bulk input DC supply voltage from system</q></cite><span title=\"ctx&#95;ver=Z39.88-2004&amp;rft&#95;val&#95;fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=DDR5+SDRAM+UDIMM+Core%3A+Product+Description&amp;rft.pages=1&amp;rft.pub=Micron+Technology&amp;rft&#95;id=https%3A%2F%2Fmedia-www.micron.com%2F-%2Fmedia%2Fclient%2Fglobal%2Fdocuments%2Fproducts%2Fdata-sheet%2Fmodules%2Funbuffered&#95;dimm%2Fddr5%2Fddr5&#95;udimm&#95;core.pdf%3Frev%3Dfdbd9476506c4e019360a5e402827caa&amp;rfr&#95;id=info%3Asid%2Fen.wikipedia.org%3ADDR5+SDRAM\" class=\"Z3988\"></span></span>\n</li>\n<li id=\"cite&#95;note-24\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-24\">^</a></b></span> <span class=\"reference-text\"><link rel=\"mw-deduplicated-inline-style\" href=\"mw-data:TemplateStyles:r1333433106\" /><cite class=\"citation web cs1\"><a rel=\"nofollow\" class=\"external text\" href=\"https://www.idt.com/us/en/products/power-management/power-management-ics-pmic-and-pmus/p8900-pmic-ddr5-rdimms-and-lrdimms\">\"P8900 PMIC for DDR5 RDIMMs and LRDIMMs\"</a>. <a href=\"/wiki/Renesas\" class=\"mw-redirect\" title=\"Renesas\">Renesas</a><span class=\"reference-accessdate\">. Retrieved <span class=\"nowrap\">July 19,</span> 2020</span>.</cite><span title=\"ctx&#95;ver=Z39.88-2004&amp;rft&#95;val&#95;fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=P8900+PMIC+for+DDR5+RDIMMs+and+LRDIMMs&amp;rft.pub=Renesas&amp;rft&#95;id=https%3A%2F%2Fwww.idt.com%2Fus%2Fen%2Fproducts%2Fpower-management%2Fpower-management-ics-pmic-and-pmus%2Fp8900-pmic-ddr5-rdimms-and-lrdimms&amp;rfr&#95;id=info%3Asid%2Fen.wikipedia.org%3ADDR5+SDRAM\" class=\"Z3988\"></span><br /><link rel=\"mw-deduplicated-inline-style\" href=\"mw-data:TemplateStyles:r1333433106\" /><cite class=\"citation web cs1\"><a rel=\"nofollow\" class=\"external text\" href=\"https://www.idt.com/us/en/products/power-management/power-management-ics-pmic-and-pmus/p8911-pmic-client-ddr5-memory-modules\">\"P8911 PMIC for Client DDR5 Memory Modules\"</a>. <a href=\"/wiki/Renesas\" class=\"mw-redirect\" title=\"Renesas\">Renesas</a><span class=\"reference-accessdate\">. Retrieved <span class=\"nowrap\">July 19,</span> 2020</span>.</cite><span title=\"ctx&#95;ver=Z39.88-2004&amp;rft&#95;val&#95;fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=P8911+PMIC+for+Client+DDR5+Memory+Modules&amp;rft.pub=Renesas&amp;rft&#95;id=https%3A%2F%2Fwww.idt.com%2Fus%2Fen%2Fproducts%2Fpower-management%2Fpower-management-ics-pmic-and-pmus%2Fp8911-pmic-client-ddr5-memory-modules&amp;rfr&#95;id=info%3Asid%2Fen.wikipedia.org%3ADDR5+SDRAM\" class=\"Z3988\"></span></span>\n</li>\n<li id=\"cite&#95;note-25\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-25\">^</a></b></span> <span class=\"reference-text\"><link rel=\"mw-deduplicated-inline-style\" href=\"mw-data:TemplateStyles:r1333433106\" /><cite class=\"citation web cs1\"><a rel=\"nofollow\" class=\"external text\" href=\"https://web.archive.org/web/20211029163115/https://mis-prod-koce-producthomepage-cdn-01-blob-ep.azureedge.net/web/TR-20210526195932644.pdf\">\"DDR5 SDRAM RDIMM Based on 16Gb M-die\"</a> <span class=\"cs1-format\">(PDF)</span>. <i>SK Hynix</i>. p.&#160;7. Archived from <a rel=\"nofollow\" class=\"external text\" href=\"https://mis-prod-koce-producthomepage-cdn-01-blob-ep.azureedge.net/web/TR-20210526195932644.pdf\">the original</a> <span class=\"cs1-format\">(PDF)</span> on October 29, 2021<span class=\"reference-accessdate\">. Retrieved <span class=\"nowrap\">October 29,</span> 2021</span>. <q>VIN_BULK[:] 12 V power input supply pin to the PMIC. VIN_MGMT[:] 3.3 V power input supply pin to the PMIC for VOUT_1.8V &amp; VOUT_1.0V LDO output, side band management access, internal memory read operation.</q></cite><span title=\"ctx&#95;ver=Z39.88-2004&amp;rft&#95;val&#95;fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=SK+Hynix&amp;rft.atitle=DDR5+SDRAM+RDIMM+Based+on+16Gb+M-die&amp;rft.pages=7&amp;rft&#95;id=https%3A%2F%2Fmis-prod-koce-producthomepage-cdn-01-blob-ep.azureedge.net%2Fweb%2FTR-20210526195932644.pdf&amp;rfr&#95;id=info%3Asid%2Fen.wikipedia.org%3ADDR5+SDRAM\" class=\"Z3988\"></span></span>\n</li>\n<li id=\"cite&#95;note-26\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-26\">^</a></b></span> <span class=\"reference-text\"><style data-mw-deduplicate=\"TemplateStyles:r1041539562\">.mw-parser-output .citation{word-wrap:break-word}.mw-parser-output .citation:target{background-color:rgba(0,127,255,0.133)}</style><span class=\"citation patent\" id=\"CITEREFPatel,&#95;Shwetal&#95;ArvindZhang,&#95;AndyMeng,&#95;Wen&#95;JieChenxiao&#95;Ren,&#95;Alejandro&#95;F.Gonzalez2019\"><a rel=\"nofollow\" class=\"external text\" href=\"https://worldwide.espacenet.com/textdoc?DB=EPODOC&amp;IDX=US10769082\">US&#32;patent 10769082</a>,&#32;Patel, Shwetal Arvind; Zhang, Andy&#32;&amp; Meng, Wen Jie&#32;et al.,&#32;\"DDR5 PMIC Interface Protocol and Operation\",&#32;published November 7, 2019,&#32; assigned to <a href=\"/wiki/Integrated_Device_Technology\" title=\"Integrated Device Technology\">Integrated Device Technology</a></span><span class=\"Z3988\" title=\"ctx&#95;ver=Z39.88-2004&amp;rft&#95;val&#95;fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&amp;rft.number=10769082&amp;rft.cc=US&amp;rft.title=DDR5+PMIC+Interface+Protocol+and+Operation&amp;rft.inventor=Patel%2C+Shwetal+Arvind&amp;rft.assignee=%5B%5BIntegrated+Device+Technology%5D%5D&amp;rft.appldate=2018-05-01&amp;rft.pubdate=2019-11-07&amp;rft.prioritydate=2018-05-01\"><span style=\"display: none;\">&#160;</span></span></span>\n</li>\n<li id=\"cite&#95;note-27\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-27\">^</a></b></span> <span class=\"reference-text\"><link rel=\"mw-deduplicated-inline-style\" href=\"mw-data:TemplateStyles:r1333433106\" /><cite class=\"citation web cs1\"><a rel=\"nofollow\" class=\"external text\" href=\"https://www.jedec.org/standards-documents/docs/jesd79-5\">\"JEDEC DDR5 SDRAM Specification\"</a>. JEDEC committee JC42.3<span class=\"reference-accessdate\">. Retrieved <span class=\"nowrap\">May 15,</span> 2023</span>.</cite><span title=\"ctx&#95;ver=Z39.88-2004&amp;rft&#95;val&#95;fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=JEDEC+DDR5+SDRAM+Specification&amp;rft.pub=JEDEC+committee+JC42.3&amp;rft&#95;id=https%3A%2F%2Fwww.jedec.org%2Fstandards-documents%2Fdocs%2Fjesd79-5&amp;rfr&#95;id=info%3Asid%2Fen.wikipedia.org%3ADDR5+SDRAM\" class=\"Z3988\"></span></span>\n</li>\n<li id=\"cite&#95;note-28\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-28\">^</a></b></span> <span class=\"reference-text\"><link rel=\"mw-deduplicated-inline-style\" href=\"mw-data:TemplateStyles:r1333433106\" /><cite class=\"citation web cs1\"><a rel=\"nofollow\" class=\"external text\" href=\"https://www.computerbase.de/2022-03/intel-h610-ddr4-ddr5-speicher/\">\"DDR4 und DDR5: H610-Mainboard kombiniert beide Speicher-Generationen\"</a>. March 7, 2022.</cite><span title=\"ctx&#95;ver=Z39.88-2004&amp;rft&#95;val&#95;fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=DDR4+und+DDR5%3A+H610-Mainboard+kombiniert+beide+Speicher-Generationen&amp;rft.date=2022-03-07&amp;rft&#95;id=https%3A%2F%2Fwww.computerbase.de%2F2022-03%2Fintel-h610-ddr4-ddr5-speicher%2F&amp;rfr&#95;id=info%3Asid%2Fen.wikipedia.org%3ADDR5+SDRAM\" class=\"Z3988\"></span></span>\n</li>\n<li id=\"cite&#95;note-29\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-29\">^</a></b></span> <span class=\"reference-text\"><link rel=\"mw-deduplicated-inline-style\" href=\"mw-data:TemplateStyles:r1333433106\" /><cite id=\"CITEREFCopeman2023\" class=\"citation web cs1\">Copeman, Anyron (June 15, 2023). <a rel=\"nofollow\" class=\"external text\" href=\"https://www.techadvisor.com/article/743561/amd-ryzen-7000-series-everything-we-know-so-far.html\">\"Everything you need to know about the AMD Ryzen 7000 Series\"</a>. <i>Tech Advisor</i>. <a rel=\"nofollow\" class=\"external text\" href=\"https://web.archive.org/web/20230617083049/https://www.techadvisor.com/article/743561/amd-ryzen-7000-series-everything-we-know-so-far.html\">Archived</a> from the original on June 17, 2023<span class=\"reference-accessdate\">. Retrieved <span class=\"nowrap\">June 28,</span> 2023</span>.</cite><span title=\"ctx&#95;ver=Z39.88-2004&amp;rft&#95;val&#95;fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Tech+Advisor&amp;rft.atitle=Everything+you+need+to+know+about+the+AMD+Ryzen+7000+Series&amp;rft.date=2023-06-15&amp;rft.aulast=Copeman&amp;rft.aufirst=Anyron&amp;rft&#95;id=https%3A%2F%2Fwww.techadvisor.com%2Farticle%2F743561%2Famd-ryzen-7000-series-everything-we-know-so-far.html&amp;rfr&#95;id=info%3Asid%2Fen.wikipedia.org%3ADDR5+SDRAM\" class=\"Z3988\"></span></span>\n</li>\n<li id=\"cite&#95;note-30\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-30\">^</a></b></span> <span class=\"reference-text\"><link rel=\"mw-deduplicated-inline-style\" href=\"mw-data:TemplateStyles:r1333433106\" /><cite id=\"CITEREFGoetting2022\" class=\"citation web cs1\">Goetting, Chris (November 10, 2022). <a rel=\"nofollow\" class=\"external text\" href=\"https://hothardware.com/reviews/amd-genoa-data-center-cpu-launch\">\"AMD 4th Gen EPYC 9004 Series Launched: Genoa Tested In A Data Center Benchmark Gauntlet\"</a>. <i>HotHardware</i><span class=\"reference-accessdate\">. Retrieved <span class=\"nowrap\">June 28,</span> 2023</span>.</cite><span title=\"ctx&#95;ver=Z39.88-2004&amp;rft&#95;val&#95;fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=HotHardware&amp;rft.atitle=AMD+4th+Gen+EPYC+9004+Series+Launched%3A+Genoa+Tested+In+A+Data+Center+Benchmark+Gauntlet&amp;rft.date=2022-11-10&amp;rft.aulast=Goetting&amp;rft.aufirst=Chris&amp;rft&#95;id=https%3A%2F%2Fhothardware.com%2Freviews%2Famd-genoa-data-center-cpu-launch&amp;rfr&#95;id=info%3Asid%2Fen.wikipedia.org%3ADDR5+SDRAM\" class=\"Z3988\"></span></span>\n</li>\n<li id=\"cite&#95;note-31\"><span class=\"mw-cite-backlink\"><b><a href=\"#cite_ref-31\">^</a></b></span> <span class=\"reference-text\"><link rel=\"mw-deduplicated-inline-style\" href=\"mw-data:TemplateStyles:r1333433106\" /><cite id=\"CITEREFGoetting2023\" class=\"citation web cs1\">Goetting, Chris (June 13, 2023). <a rel=\"nofollow\" class=\"external text\" href=\"https://hothardware.com/news/amd-epyc-bergamo-genoa-x-instinct-mi300x\">\"AMD Unleashes EPYC Bergamo And Genoa-X Data Center CPUs, AI-Ready Instinct MI300X GPUs\"</a>. <i>HotHardware</i><span class=\"reference-accessdate\">. Retrieved <span class=\"nowrap\">June 28,</span> 2023</span>.</cite><span title=\"ctx&#95;ver=Z39.88-2004&amp;rft&#95;val&#95;fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=HotHardware&amp;rft.atitle=AMD+Unleashes+EPYC+Bergamo+And+Genoa-X+Data+Center+CPUs%2C+AI-Ready+Instinct+MI300X+GPUs&amp;rft.date=2023-06-13&amp;rft.aulast=Goetting&amp;rft.aufirst=Chris&amp;rft&#95;id=https%3A%2F%2Fhothardware.com%2Fnews%2Famd-epyc-bergamo-genoa-x-instinct-mi300x&amp;rfr&#95;id=info%3Asid%2Fen.wikipedia.org%3ADDR5+SDRAM\" class=\"Z3988\"></span></span>\n</li>\n</ol></div></div>\n<div class=\"mw-heading mw-heading2\"><h2 id=\"External_links\">External links</h2><span class=\"mw-editsection\"><span class=\"mw-editsection-bracket\">[</span><a href=\"/w/index.php?title=DDR5_SDRAM&amp;action=edit&amp;section=13\" title=\"Edit section: External links\"><span>edit</span></a><span class=\"mw-editsection-bracket\">]</span></span></div>\n<ul><li><a rel=\"nofollow\" class=\"external text\" href=\"https://www.jedec.org/category/technology-focus-area/main-memory-ddr3-ddr4-sdram\">Main Memory: DDR4 &amp; DDR5 SDRAM</a> / JEDEC</li></ul>\n<div class=\"navbox-styles\"><link rel=\"mw-deduplicated-inline-style\" href=\"mw-data:TemplateStyles:r1333133064\" /><style data-mw-deduplicate=\"TemplateStyles:r1314944253\">.mw-parser-output .navbox{box-sizing:border-box;border:1px solid #a2a9b1;width:100%;clear:both;font-size:88%;text-align:center;padding:1px;margin:1em auto 0}.mw-parser-output .navbox .navbox{margin-top:0}.mw-parser-output .navbox+.navbox,.mw-parser-output .navbox+.navbox-styles+.navbox{margin-top:-1px}.mw-parser-output .navbox-inner,.mw-parser-output .navbox-subgroup{width:100%}.mw-parser-output .navbox-group,.mw-parser-output .navbox-title,.mw-parser-output .navbox-abovebelow{padding:0.25em 1em;line-height:1.5em;text-align:center}.mw-parser-output .navbox-group{white-space:nowrap;text-align:right}.mw-parser-output .navbox,.mw-parser-output .navbox-subgroup{background-color:#fdfdfd;color:inherit}.mw-parser-output .navbox-list{line-height:1.5em;border-color:#fdfdfd}.mw-parser-output .navbox-list-with-group{text-align:left;border-left-width:2px;border-left-style:solid}.mw-parser-output tr+tr>.navbox-abovebelow,.mw-parser-output tr+tr>.navbox-group,.mw-parser-output tr+tr>.navbox-image,.mw-parser-output tr+tr>.navbox-list{border-top:2px solid #fdfdfd}.mw-parser-output .navbox-title{background-color:#ccf;color:inherit}.mw-parser-output .navbox-abovebelow,.mw-parser-output .navbox-group,.mw-parser-output .navbox-subgroup .navbox-title{background-color:#ddf;color:inherit}.mw-parser-output .navbox-subgroup .navbox-group,.mw-parser-output .navbox-subgroup .navbox-abovebelow{background-color:#e6e6ff;color:inherit}.mw-parser-output .navbox-even{background-color:#f7f7f7;color:inherit}.mw-parser-output .navbox-odd{background-color:transparent;color:inherit}.mw-parser-output .navbox .hlist td dl,.mw-parser-output .navbox .hlist td ol,.mw-parser-output .navbox .hlist td ul,.mw-parser-output .navbox td.hlist dl,.mw-parser-output .navbox td.hlist ol,.mw-parser-output .navbox td.hlist ul{padding:0.125em 0}.mw-parser-output .navbox .navbar{display:block;font-size:100%}.mw-parser-output .navbox-title .navbar{float:left;text-align:left;margin-right:0.5em}body.skin--responsive .mw-parser-output .navbox-image img{max-width:none!important}@media print{body.ns-0 .mw-parser-output .navbox{display:none!important}}</style></div><div role=\"navigation\" class=\"navbox\" aria-labelledby=\"Dynamic&#95;random-access&#95;memory&#95;(DRAM)1190\" style=\"padding:3px\"><table class=\"nowraplinks mw-collapsible autocollapse navbox-inner\" style=\"border-spacing:0;background:transparent;color:inherit\"><tbody><tr><th scope=\"col\" class=\"navbox-title\" colspan=\"2\"><link rel=\"mw-deduplicated-inline-style\" href=\"mw-data:TemplateStyles:r1333133064\" /><style data-mw-deduplicate=\"TemplateStyles:r1239400231\">.mw-parser-output .navbar{display:inline;font-size:88%;font-weight:normal}.mw-parser-output .navbar-collapse{float:left;text-align:left}.mw-parser-output .navbar-boxtext{word-spacing:0}.mw-parser-output .navbar ul{display:inline-block;white-space:nowrap;line-height:inherit}.mw-parser-output .navbar-brackets::before{margin-right:-0.125em;content:\"[ \"}.mw-parser-output .navbar-brackets::after{margin-left:-0.125em;content:\" ]\"}.mw-parser-output .navbar li{word-spacing:-0.125em}.mw-parser-output .navbar a>span,.mw-parser-output .navbar a>abbr{text-decoration:inherit}.mw-parser-output .navbar-mini abbr{font-variant:small-caps;border-bottom:none;text-decoration:none;cursor:inherit}.mw-parser-output .navbar-ct-full{font-size:114%;margin:0 7em}.mw-parser-output .navbar-ct-mini{font-size:114%;margin:0 4em}html.skin-theme-clientpref-night .mw-parser-output .navbar li a abbr{color:var(--color-base)!important}@media(prefers-color-scheme:dark){html.skin-theme-clientpref-os .mw-parser-output .navbar li a abbr{color:var(--color-base)!important}}@media print{.mw-parser-output .navbar{display:none!important}}</style><div class=\"navbar plainlinks hlist navbar-mini\"><ul><li class=\"nv-view\"><a href=\"/wiki/Template:DRAM\" title=\"Template:DRAM\"><abbr title=\"View this template\">v</abbr></a></li><li class=\"nv-talk\"><a href=\"/wiki/Template_talk:DRAM\" title=\"Template talk:DRAM\"><abbr title=\"Discuss this template\">t</abbr></a></li><li class=\"nv-edit\"><a href=\"/wiki/Special:EditPage/Template:DRAM\" title=\"Special:EditPage/Template:DRAM\"><abbr title=\"Edit this template\">e</abbr></a></li></ul></div><div id=\"Dynamic&#95;random-access&#95;memory&#95;(DRAM)1190\" style=\"font-size:114%;margin:0 4em\"><a href=\"/wiki/Dynamic_random-access_memory\" title=\"Dynamic random-access memory\">Dynamic random-access memory</a> (DRAM)</div></th></tr><tr><th scope=\"row\" class=\"navbox-group\" style=\"width:1%\">Asynchronous</th><td class=\"navbox-list-with-group navbox-list navbox-odd hlist\" style=\"width:100%;padding:0\"><div style=\"padding:0 0.25em\">\n<ul><li><a href=\"/wiki/FPM_DRAM\" class=\"mw-redirect\" title=\"FPM DRAM\">FPM DRAM</a></li>\n<li><a href=\"/wiki/EDO_DRAM\" class=\"mw-redirect\" title=\"EDO DRAM\">EDO DRAM</a></li></ul>\n</div></td></tr><tr><th scope=\"row\" class=\"navbox-group\" style=\"width:1%\"><a href=\"/wiki/Synchronous_dynamic_random-access_memory\" title=\"Synchronous dynamic random-access memory\">Synchronous</a></th><td class=\"navbox-list-with-group navbox-list navbox-even hlist\" style=\"width:100%;padding:0\"><div style=\"padding:0 0.25em\">\n<ul><li><a href=\"/wiki/Synchronous_dynamic_random-access_memory\" title=\"Synchronous dynamic random-access memory\">SDRAM</a></li>\n<li><a href=\"/wiki/DDR_SDRAM\" title=\"DDR SDRAM\">DDR SDRAM</a>\n<ul><li><a href=\"/wiki/DDR2_SDRAM\" title=\"DDR2 SDRAM\">DDR2</a></li>\n<li><a href=\"/wiki/DDR3_SDRAM\" title=\"DDR3 SDRAM\">DDR3</a></li>\n<li><a href=\"/wiki/DDR4_SDRAM\" title=\"DDR4 SDRAM\">DDR4</a></li>\n<li><a class=\"mw-selflink selflink\">DDR5</a></li>\n<li><a href=\"/wiki/DDR6_SDRAM\" title=\"DDR6 SDRAM\">DDR6</a></li></ul></li>\n<li><a href=\"/wiki/LPDDR\" title=\"LPDDR\">LPDDR</a> (Mobile DDR)</li>\n<li><a href=\"/wiki/Fast_Cycle_DRAM\" title=\"Fast Cycle DRAM\">Fast Cycle DRAM</a> (FCRAM)</li>\n<li><a href=\"/wiki/EDRAM\" title=\"EDRAM\">eDRAM</a></li>\n<li><a href=\"/wiki/RLDRAM\" title=\"RLDRAM\">RLDRAM</a></li>\n<li><a href=\"/wiki/High_Bandwidth_Memory\" title=\"High Bandwidth Memory\">HBM</a>\n<ul><li><a href=\"/wiki/HBM2\" class=\"mw-redirect\" title=\"HBM2\">HBM2</a></li>\n<li><a href=\"/wiki/HBM2E\" class=\"mw-redirect\" title=\"HBM2E\">HBM2E</a></li>\n<li><a href=\"/wiki/HBM3\" class=\"mw-redirect\" title=\"HBM3\">HBM3</a></li>\n<li><a href=\"/wiki/HBM-PIM\" class=\"mw-redirect\" title=\"HBM-PIM\">HBM-PIM</a></li>\n<li><a href=\"/wiki/HBM3E\" class=\"mw-redirect\" title=\"HBM3E\">HBM3E</a></li></ul></li>\n<li><a href=\"/wiki/Hybrid_Memory_Cube\" title=\"Hybrid Memory Cube\">Hybrid Memory Cube</a></li></ul>\n</div></td></tr><tr><th scope=\"row\" class=\"navbox-group\" style=\"width:1%\">Graphics</th><td class=\"navbox-list-with-group navbox-list navbox-odd hlist\" style=\"width:100%;padding:0\"><div style=\"padding:0 0.25em\">\n<ul><li><a href=\"/wiki/Video_RAM_(dual-ported_DRAM)\" class=\"mw-redirect\" title=\"Video RAM (dual-ported DRAM)\">VRAM</a></li>\n<li><a href=\"/wiki/WRAM_(memory)\" class=\"mw-redirect\" title=\"WRAM (memory)\">WRAM</a></li>\n<li><a href=\"/wiki/MDRAM\" class=\"mw-redirect\" title=\"MDRAM\">MDRAM</a></li>\n<li><a href=\"/wiki/SGRAM\" class=\"mw-redirect\" title=\"SGRAM\">SGRAM</a>\n<ul><li><a href=\"/wiki/GDDR_SDRAM\" title=\"GDDR SDRAM\">GDDR</a></li>\n<li><a href=\"/wiki/GDDR2_SDRAM\" class=\"mw-redirect\" title=\"GDDR2 SDRAM\">GDDR2</a></li>\n<li><a href=\"/wiki/GDDR3_SDRAM\" title=\"GDDR3 SDRAM\">GDDR3</a></li>\n<li><a href=\"/wiki/GDDR4_SDRAM\" title=\"GDDR4 SDRAM\">GDDR4</a></li>\n<li><a href=\"/wiki/GDDR5_SDRAM\" title=\"GDDR5 SDRAM\">GDDR5</a></li>\n<li><a href=\"/wiki/GDDR6_SDRAM\" title=\"GDDR6 SDRAM\">GDDR6</a></li>\n<li><a href=\"/wiki/GDDR7_SDRAM\" title=\"GDDR7 SDRAM\">GDDR7</a></li></ul></li></ul>\n</div></td></tr><tr><th scope=\"row\" class=\"navbox-group\" style=\"width:1%\"><a href=\"/wiki/Rambus\" title=\"Rambus\">Rambus</a></th><td class=\"navbox-list-with-group navbox-list navbox-even hlist\" style=\"width:100%;padding:0\"><div style=\"padding:0 0.25em\">\n<ul><li><a href=\"/wiki/RDRAM\" title=\"RDRAM\">RDRAM</a></li>\n<li><a href=\"/wiki/XDR_DRAM\" title=\"XDR DRAM\">XDR DRAM</a></li>\n<li><a href=\"/wiki/XDR2_DRAM\" title=\"XDR2 DRAM\">XDR2 DRAM</a></li></ul>\n</div></td></tr><tr><th scope=\"row\" class=\"navbox-group\" style=\"width:1%\"><a href=\"/wiki/Memory_module\" title=\"Memory module\">Memory modules</a></th><td class=\"navbox-list-with-group navbox-list navbox-odd hlist\" style=\"width:100%;padding:0\"><div style=\"padding:0 0.25em\">\n<ul><li><a href=\"/wiki/SIMM\" title=\"SIMM\">SIMM</a></li>\n<li><a href=\"/wiki/DIMM\" title=\"DIMM\">DIMM</a></li>\n<li><a href=\"/wiki/UniDIMM\" title=\"UniDIMM\">UniDIMM</a></li>\n<li><a href=\"/wiki/CAMM_(memory_module)\" title=\"CAMM (memory module)\">CAMM</a></li></ul>\n</div></td></tr><tr><th scope=\"row\" class=\"navbox-group\" style=\"width:1%\">Lists</th><td class=\"navbox-list-with-group navbox-list navbox-even hlist\" style=\"width:100%;padding:0\"><div style=\"padding:0 0.25em\">\n<ul><li><a href=\"/wiki/Random-access_memory#DRAM\" title=\"Random-access memory\">DRAM timeline</a></li>\n<li><a href=\"/wiki/Synchronous_dynamic_random-access_memory#Timeline\" title=\"Synchronous dynamic random-access memory\">SDRAM timeline</a></li>\n<li><a href=\"/wiki/List_of_interface_bit_rates#Dynamic_random-access_memory\" title=\"List of interface bit rates\">Bandwidth</a></li>\n<li><a href=\"/wiki/Transistor_count#Memory\" title=\"Transistor count\">Transistor count</a></li></ul>\n</div></td></tr></tbody></table></div>\n<!-- \nNewPP limit report\nParsed by mw‐api‐int.codfw.main‐67468d45b‐2jf49\nCached time: 20260124140242\nCache expiry: 1802\nReduced expiry: true\nComplications: [vary‐revision‐sha1, show‐toc]\nCPU time usage: 0.772 seconds\nReal time usage: 0.883 seconds\nPreprocessor visited node count: 5512/1000000\nRevision size: 26881/2097152 bytes\nPost‐expand include size: 112628/2097152 bytes\nTemplate argument size: 8224/2097152 bytes\nHighest expansion depth: 19/100\nExpensive parser function count: 6/500\nUnstrip recursion depth: 1/20\nUnstrip post‐expand size: 123161/5000000 bytes\nLua time usage: 0.432/10.000 seconds\nLua memory usage: 10090083/52428800 bytes\nNumber of Wikibase entities loaded: 0/500\n-->\n<!--\nTransclusion expansion time report (%,ms,calls,template)\n100.00%  790.530      1 -total\n 41.86%  330.890      2 Template:Reflist\n 25.69%  203.087     20 Template:Cite_web\n 10.97%   86.695      1 Template:Infobox_memory\n 10.70%   84.601      1 Template:Infobox\n  9.38%   74.116      1 Template:Short_description\n  7.32%   57.830      4 Template:Fix\n  6.44%   50.872      2 Template:Pagetype\n  6.28%   49.671      2 Template:Flatlist\n  5.77%   45.600      1 Template:DRAM\n-->\n\n<!-- Saved in parser cache with key enwiki:pcache:43491772:|#|:idhash:canonical and timestamp 20260124140242 and revision id 1334593513. Rendering was triggered because: api-parse\n -->\n</div><noscript><img src=\"https://en.wikipedia.org/wiki/Special:CentralAutoLogin/start?useformat=desktop&amp;type=1x1&amp;usesul3=1\" alt=\"\" width=\"1\" height=\"1\" style=\"border: none; position: absolute;\"></noscript>\n<div class=\"printfooter\" data-nosnippet=\"\">Retrieved from \"<a dir=\"ltr\" href=\"https://en.wikipedia.org/w/index.php?title=DDR5_SDRAM&amp;oldid=1334593513\">https://en.wikipedia.org/w/index.php?title=DDR5_SDRAM&amp;oldid=1334593513</a>\"</div></div>\n\t\t\t\t\t<div id=\"catlinks\" class=\"catlinks\" data-mw-interface=\"\"><div id=\"mw-normal-catlinks\" class=\"mw-normal-catlinks\"><a href=\"/wiki/Help:Category\" title=\"Help:Category\">Category</a>: <ul><li><a href=\"/wiki/Category:Synchronous_dynamic_random-access_memory\" title=\"Category:Synchronous dynamic random-access memory\">Synchronous dynamic random-access memory</a></li></ul></div><div id=\"mw-hidden-catlinks\" class=\"mw-hidden-catlinks mw-hidden-cats-hidden\">Hidden categories: <ul><li><a href=\"/wiki/Category:CS1_maint:_url-status\" title=\"Category:CS1 maint: url-status\">CS1 maint: url-status</a></li><li><a href=\"/wiki/Category:Articles_with_short_description\" title=\"Category:Articles with short description\">Articles with short description</a></li><li><a href=\"/wiki/Category:Short_description_is_different_from_Wikidata\" title=\"Category:Short description is different from Wikidata\">Short description is different from Wikidata</a></li><li><a href=\"/wiki/Category:Use_mdy_dates_from_January_2026\" title=\"Category:Use mdy dates from January 2026\">Use mdy dates from January 2026</a></li><li><a href=\"/wiki/Category:All_articles_with_failed_verification\" title=\"Category:All articles with failed verification\">All articles with failed verification</a></li><li><a href=\"/wiki/Category:Articles_with_failed_verification_from_December_2024\" title=\"Category:Articles with failed verification from December 2024\">Articles with failed verification from December 2024</a></li><li><a href=\"/wiki/Category:Wikipedia_articles_in_need_of_updating_from_January_2026\" title=\"Category:Wikipedia articles in need of updating from January 2026\">Wikipedia articles in need of updating from January 2026</a></li><li><a href=\"/wiki/Category:All_Wikipedia_articles_in_need_of_updating\" title=\"Category:All Wikipedia articles in need of updating\">All Wikipedia articles in need of updating</a></li><li><a href=\"/wiki/Category:All_articles_with_unsourced_statements\" title=\"Category:All articles with unsourced statements\">All articles with unsourced statements</a></li><li><a href=\"/wiki/Category:Articles_with_unsourced_statements_from_January_2026\" title=\"Category:Articles with unsourced statements from January 2026\">Articles with unsourced statements from January 2026</a></li></ul></div></div>\n\t\t\t\t</div>\n\t\t\t</main>\n\t\t\t\n\t\t</div>\n\t\t<div class=\"mw-footer-container\">\n\t\t\t\n<footer id=\"footer\" class=\"mw-footer\" >\n\t<ul id=\"footer-info\">\n\t<li id=\"footer-info-lastmod\"> This page was last edited on 24 January 2026, at 14:02<span class=\"anonymous-show\">&#160;(UTC)</span>.</li>\n\t<li id=\"footer-info-copyright\">Text is available under the <a href=\"/wiki/Wikipedia:Text_of_the_Creative_Commons_Attribution-ShareAlike_4.0_International_License\" title=\"Wikipedia:Text of the Creative Commons Attribution-ShareAlike 4.0 International License\">Creative Commons Attribution-ShareAlike 4.0 License</a>;\nadditional terms may apply. By using this site, you agree to the <a href=\"https://foundation.wikimedia.org/wiki/Special:MyLanguage/Policy:Terms_of_Use\" class=\"extiw\" title=\"foundation:Special:MyLanguage/Policy:Terms of Use\">Terms of Use</a> and <a href=\"https://foundation.wikimedia.org/wiki/Special:MyLanguage/Policy:Privacy_policy\" class=\"extiw\" title=\"foundation:Special:MyLanguage/Policy:Privacy policy\">Privacy Policy</a>. Wikipedia® is a registered trademark of the <a rel=\"nofollow\" class=\"external text\" href=\"https://wikimediafoundation.org/\">Wikimedia Foundation, Inc.</a>, a non-profit organization.</li>\n</ul>\n\n\t<ul id=\"footer-places\">\n\t<li id=\"footer-places-privacy\"><a href=\"https://foundation.wikimedia.org/wiki/Special:MyLanguage/Policy:Privacy_policy\">Privacy policy</a></li>\n\t<li id=\"footer-places-about\"><a href=\"/wiki/Wikipedia:About\">About Wikipedia</a></li>\n\t<li id=\"footer-places-disclaimers\"><a href=\"/wiki/Wikipedia:General_disclaimer\">Disclaimers</a></li>\n\t<li id=\"footer-places-contact\"><a href=\"//en.wikipedia.org/wiki/Wikipedia:Contact_us\">Contact Wikipedia</a></li>\n\t<li id=\"footer-places-legal-safety-contacts\"><a href=\"https://foundation.wikimedia.org/wiki/Special:MyLanguage/Legal:Wikimedia_Foundation_Legal_and_Safety_Contact_Information\">Legal &amp; safety contacts</a></li>\n\t<li id=\"footer-places-wm-codeofconduct\"><a href=\"https://foundation.wikimedia.org/wiki/Special:MyLanguage/Policy:Universal_Code_of_Conduct\">Code of Conduct</a></li>\n\t<li id=\"footer-places-developers\"><a href=\"https://developer.wikimedia.org\">Developers</a></li>\n\t<li id=\"footer-places-statslink\"><a href=\"https://stats.wikimedia.org/#/en.wikipedia.org\">Statistics</a></li>\n\t<li id=\"footer-places-cookiestatement\"><a href=\"https://foundation.wikimedia.org/wiki/Special:MyLanguage/Policy:Cookie_statement\">Cookie statement</a></li>\n\t<li id=\"footer-places-mobileview\"><a href=\"//en.wikipedia.org/w/index.php?title=DDR5_SDRAM&amp;mobileaction=toggle_view_mobile\" class=\"noprint stopMobileRedirectToggle\">Mobile view</a></li>\n</ul>\n\n\t<ul id=\"footer-icons\" class=\"noprint\">\n\t<li id=\"footer-copyrightico\"><a href=\"https://www.wikimedia.org/\" class=\"cdx-button cdx-button--fake-button cdx-button--size-large cdx-button--fake-button--enabled\"><picture><source media=\"(min-width: 500px)\" srcset=\"/static/images/footer/wikimedia-button.svg\" width=\"84\" height=\"29\"><img src=\"/static/images/footer/wikimedia.svg\" width=\"25\" height=\"25\" alt=\"Wikimedia Foundation\" lang=\"en\" loading=\"lazy\"></picture></a></li>\n\t<li id=\"footer-poweredbyico\"><a href=\"https://www.mediawiki.org/\" class=\"cdx-button cdx-button--fake-button cdx-button--size-large cdx-button--fake-button--enabled\"><picture><source media=\"(min-width: 500px)\" srcset=\"/w/resources/assets/poweredby_mediawiki.svg\" width=\"88\" height=\"31\"><img src=\"/w/resources/assets/mediawiki_compact.svg\" alt=\"Powered by MediaWiki\" lang=\"en\" width=\"25\" height=\"25\" loading=\"lazy\"></picture></a></li>\n</ul>\n\n</footer>\n\n\t\t</div>\n\t</div> \n</div> \n<div class=\"vector-header-container vector-sticky-header-container no-font-mode-scale\">\n\t<div id=\"vector-sticky-header\" class=\"vector-sticky-header\">\n\t\t<div class=\"vector-sticky-header-start\">\n\t\t\t<div class=\"vector-sticky-header-icon-start vector-button-flush-left vector-button-flush-right\" aria-hidden=\"true\">\n\t\t\t\t<button class=\"cdx-button cdx-button--weight-quiet cdx-button--icon-only vector-sticky-header-search-toggle\" tabindex=\"-1\" data-event-name=\"ui.vector-sticky-search-form.icon\"><span class=\"vector-icon mw-ui-icon-search mw-ui-icon-wikimedia-search\"></span>\n\n<span>Search</span>\n\t\t\t</button>\n\t\t</div>\n\t\t\t\n\t\t<div role=\"search\" class=\"vector-search-box-vue  vector-search-box-show-thumbnail vector-search-box\">\n\t\t\t<div class=\"vector-typeahead-search-container\">\n\t\t\t\t<div class=\"cdx-typeahead-search cdx-typeahead-search--show-thumbnail\">\n\t\t\t\t\t<form action=\"/w/index.php\" id=\"vector-sticky-search-form\" class=\"cdx-search-input cdx-search-input--has-end-button\">\n\t\t\t\t\t\t<div  class=\"cdx-search-input__input-wrapper\"  data-search-loc=\"header-moved\">\n\t\t\t\t\t\t\t<div class=\"cdx-text-input cdx-text-input--has-start-icon\">\n\t\t\t\t\t\t\t\t<input\n\t\t\t\t\t\t\t\t\tclass=\"cdx-text-input__input mw-searchInput\" autocomplete=\"off\"\n\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\ttype=\"search\" name=\"search\" placeholder=\"Search Wikipedia\">\n\t\t\t\t\t\t\t\t<span class=\"cdx-text-input__icon cdx-text-input__start-icon\"></span>\n\t\t\t\t\t\t\t</div>\n\t\t\t\t\t\t\t<input type=\"hidden\" name=\"title\" value=\"Special:Search\">\n\t\t\t\t\t\t</div>\n\t\t\t\t\t\t<button class=\"cdx-button cdx-search-input__end-button\">Search</button>\n\t\t\t\t\t</form>\n\t\t\t\t</div>\n\t\t\t</div>\n\t\t</div>\n\t\t<div class=\"vector-sticky-header-context-bar\">\n\t\t\t\t<nav aria-label=\"Contents\" class=\"vector-toc-landmark\">\n\t\t\t\t\t\t\n\t\t\t\t\t<div id=\"vector-sticky-header-toc\" class=\"vector-dropdown mw-portlet mw-portlet-sticky-header-toc vector-sticky-header-toc vector-button-flush-left\"  >\n\t\t\t\t\t\t<input type=\"checkbox\" id=\"vector-sticky-header-toc-checkbox\" role=\"button\" aria-haspopup=\"true\" data-event-name=\"ui.dropdown-vector-sticky-header-toc\" class=\"vector-dropdown-checkbox \"  aria-label=\"Toggle the table of contents\"  >\n\t\t\t\t\t\t<label id=\"vector-sticky-header-toc-label\" for=\"vector-sticky-header-toc-checkbox\" class=\"vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only \" aria-hidden=\"true\"  ><span class=\"vector-icon mw-ui-icon-listBullet mw-ui-icon-wikimedia-listBullet\"></span>\n\n<span class=\"vector-dropdown-label-text\">Toggle the table of contents</span>\n\t\t\t\t\t\t</label>\n\t\t\t\t\t\t<div class=\"vector-dropdown-content\">\n\t\t\t\t\t\n\t\t\t\t\t\t<div id=\"vector-sticky-header-toc-unpinned-container\" class=\"vector-unpinned-container\">\n\t\t\t\t\t\t</div>\n\t\t\t\t\t\n\t\t\t\t\t\t</div>\n\t\t\t\t\t</div>\n\t\t\t</nav>\n\t\t\t\t<div class=\"vector-sticky-header-context-bar-primary\" aria-hidden=\"true\" ><span class=\"mw-page-title-main\">DDR5 SDRAM</span></div>\n\t\t\t</div>\n\t\t</div>\n\t\t<div class=\"vector-sticky-header-end\" aria-hidden=\"true\">\n\t\t\t<div class=\"vector-sticky-header-icons\">\n\t\t\t\t<a href=\"#\" class=\"cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only\" id=\"ca-talk-sticky-header\" tabindex=\"-1\" data-event-name=\"talk-sticky-header\"><span class=\"vector-icon mw-ui-icon-speechBubbles mw-ui-icon-wikimedia-speechBubbles\"></span>\n\n<span></span>\n\t\t\t</a>\n\t\t\t<a href=\"#\" class=\"cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only\" id=\"ca-subject-sticky-header\" tabindex=\"-1\" data-event-name=\"subject-sticky-header\"><span class=\"vector-icon mw-ui-icon-article mw-ui-icon-wikimedia-article\"></span>\n\n<span></span>\n\t\t\t</a>\n\t\t\t<a href=\"#\" class=\"cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only\" id=\"ca-history-sticky-header\" tabindex=\"-1\" data-event-name=\"history-sticky-header\"><span class=\"vector-icon mw-ui-icon-wikimedia-history mw-ui-icon-wikimedia-wikimedia-history\"></span>\n\n<span></span>\n\t\t\t</a>\n\t\t\t<a href=\"#\" class=\"cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only mw-watchlink\" id=\"ca-watchstar-sticky-header\" tabindex=\"-1\" data-event-name=\"watch-sticky-header\"><span class=\"vector-icon mw-ui-icon-wikimedia-star mw-ui-icon-wikimedia-wikimedia-star\"></span>\n\n<span></span>\n\t\t\t</a>\n\t\t\t<a href=\"#\" class=\"cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only\" id=\"ca-edit-sticky-header\" tabindex=\"-1\" data-event-name=\"wikitext-edit-sticky-header\"><span class=\"vector-icon mw-ui-icon-wikimedia-wikiText mw-ui-icon-wikimedia-wikimedia-wikiText\"></span>\n\n<span></span>\n\t\t\t</a>\n\t\t\t<a href=\"#\" class=\"cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only\" id=\"ca-ve-edit-sticky-header\" tabindex=\"-1\" data-event-name=\"ve-edit-sticky-header\"><span class=\"vector-icon mw-ui-icon-wikimedia-edit mw-ui-icon-wikimedia-wikimedia-edit\"></span>\n\n<span></span>\n\t\t\t</a>\n\t\t\t<a href=\"#\" class=\"cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only\" id=\"ca-viewsource-sticky-header\" tabindex=\"-1\" data-event-name=\"ve-edit-protected-sticky-header\"><span class=\"vector-icon mw-ui-icon-wikimedia-editLock mw-ui-icon-wikimedia-wikimedia-editLock\"></span>\n\n<span></span>\n\t\t\t</a>\n\t\t</div>\n\t\t\t<div class=\"vector-sticky-header-buttons\">\n\t\t\t\t<button class=\"cdx-button cdx-button--weight-quiet mw-interlanguage-selector\" id=\"p-lang-btn-sticky-header\" tabindex=\"-1\" data-event-name=\"ui.dropdown-p-lang-btn-sticky-header\"><span class=\"vector-icon mw-ui-icon-wikimedia-language mw-ui-icon-wikimedia-wikimedia-language\"></span>\n\n<span>15 languages</span>\n\t\t\t</button>\n\t\t\t<a href=\"#\" class=\"cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--action-progressive\" id=\"ca-addsection-sticky-header\" tabindex=\"-1\" data-event-name=\"addsection-sticky-header\"><span class=\"vector-icon mw-ui-icon-speechBubbleAdd-progressive mw-ui-icon-wikimedia-speechBubbleAdd-progressive\"></span>\n\n<span>Add topic</span>\n\t\t\t</a>\n\t\t</div>\n\t\t\t<div class=\"vector-sticky-header-icon-end\">\n\t\t\t\t<div class=\"vector-user-links\">\n\t\t\t\t</div>\n\t\t\t</div>\n\t\t</div>\n\t</div>\n</div>\n<div class=\"mw-portlet mw-portlet-dock-bottom emptyPortlet\" id=\"p-dock-bottom\">\n\t<ul>\n\t\t\n\t</ul>\n</div>\n<script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({\"wgHostname\":\"mw-web.codfw.main-6bb766b74f-h5xpx\",\"wgBackendResponseTime\":140,\"wgPageParseReport\":{\"limitreport\":{\"cputime\":\"0.772\",\"walltime\":\"0.883\",\"ppvisitednodes\":{\"value\":5512,\"limit\":1000000},\"revisionsize\":{\"value\":26881,\"limit\":2097152},\"postexpandincludesize\":{\"value\":112628,\"limit\":2097152},\"templateargumentsize\":{\"value\":8224,\"limit\":2097152},\"expansiondepth\":{\"value\":19,\"limit\":100},\"expensivefunctioncount\":{\"value\":6,\"limit\":500},\"unstrip-depth\":{\"value\":1,\"limit\":20},\"unstrip-size\":{\"value\":123161,\"limit\":5000000},\"entityaccesscount\":{\"value\":0,\"limit\":500},\"timingprofile\":[\"100.00%  790.530      1 -total\",\" 41.86%  330.890      2 Template:Reflist\",\" 25.69%  203.087     20 Template:Cite_web\",\" 10.97%   86.695      1 Template:Infobox_memory\",\" 10.70%   84.601      1 Template:Infobox\",\"  9.38%   74.116      1 Template:Short_description\",\"  7.32%   57.830      4 Template:Fix\",\"  6.44%   50.872      2 Template:Pagetype\",\"  6.28%   49.671      2 Template:Flatlist\",\"  5.77%   45.600      1 Template:DRAM\"]},\"scribunto\":{\"limitreport-timeusage\":{\"value\":\"0.432\",\"limit\":\"10.000\"},\"limitreport-memusage\":{\"value\":10090083,\"limit\":52428800}},\"cachereport\":{\"origin\":\"mw-api-int.codfw.main-67468d45b-2jf49\",\"timestamp\":\"20260124140242\",\"ttl\":1802,\"transientcontent\":true}}});});</script>\n<script type=\"application/ld+json\">{\"@context\":\"https:\\/\\/schema.org\",\"@type\":\"Article\",\"name\":\"DDR5 SDRAM\",\"url\":\"https:\\/\\/en.wikipedia.org\\/wiki\\/DDR5_SDRAM\",\"sameAs\":\"http:\\/\\/www.wikidata.org\\/entity\\/Q28444653\",\"mainEntity\":\"http:\\/\\/www.wikidata.org\\/entity\\/Q28444653\",\"author\":{\"@type\":\"Organization\",\"name\":\"Contributors to Wikimedia projects\"},\"publisher\":{\"@type\":\"Organization\",\"name\":\"Wikimedia Foundation, Inc.\",\"logo\":{\"@type\":\"ImageObject\",\"url\":\"https:\\/\\/www.wikimedia.org\\/static\\/images\\/wmf-hor-googpub.png\"}},\"datePublished\":\"2014-08-06T21:33:22Z\",\"dateModified\":\"2026-01-24T14:02:37Z\",\"image\":\"https:\\/\\/upload.wikimedia.org\\/wikipedia\\/commons\\/6\\/63\\/DDR5_SDRAM_IMGP6304_smial_wp.jpg\",\"headline\":\"fifth generation of double-data-rate synchronous dynamic random-access memory\"}</script>\n</body>\n</html>", "fetched_at": "2026-01-31T14:37:57.556939"}