{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1568144452688 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568144452689 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 10 16:40:52 2019 " "Processing started: Tue Sep 10 16:40:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568144452689 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568144452689 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exercicio2 -c exercicio2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exercicio2 -c exercicio2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568144452690 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1568144452941 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1568144452942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercicio2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exercicio2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXERCICIO2-LOGICA " "Found design unit 1: EXERCICIO2-LOGICA" {  } { { "exercicio2.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula12Exercicio2/exercicio2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568144468887 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXERCICIO2 " "Found entity 1: EXERCICIO2" {  } { { "exercicio2.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula12Exercicio2/exercicio2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568144468887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568144468887 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exercicio2 " "Elaborating entity \"exercicio2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1568144468948 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1568144469688 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1568144470350 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568144470350 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[7\] " "No output dependent on input pin \"C\[7\]\"" {  } { { "exercicio2.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula12Exercicio2/exercicio2.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1568144470404 "|EXERCICIO2|C[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[6\] " "No output dependent on input pin \"C\[6\]\"" {  } { { "exercicio2.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula12Exercicio2/exercicio2.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1568144470404 "|EXERCICIO2|C[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[5\] " "No output dependent on input pin \"C\[5\]\"" {  } { { "exercicio2.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula12Exercicio2/exercicio2.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1568144470404 "|EXERCICIO2|C[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[4\] " "No output dependent on input pin \"C\[4\]\"" {  } { { "exercicio2.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula12Exercicio2/exercicio2.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1568144470404 "|EXERCICIO2|C[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[3\] " "No output dependent on input pin \"C\[3\]\"" {  } { { "exercicio2.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula12Exercicio2/exercicio2.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1568144470404 "|EXERCICIO2|C[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[2\] " "No output dependent on input pin \"C\[2\]\"" {  } { { "exercicio2.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula12Exercicio2/exercicio2.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1568144470404 "|EXERCICIO2|C[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[1\] " "No output dependent on input pin \"C\[1\]\"" {  } { { "exercicio2.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula12Exercicio2/exercicio2.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1568144470404 "|EXERCICIO2|C[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[0\] " "No output dependent on input pin \"C\[0\]\"" {  } { { "exercicio2.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula12Exercicio2/exercicio2.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1568144470404 "|EXERCICIO2|C[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1568144470404 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40 " "Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1568144470405 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1568144470405 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1568144470405 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1568144470405 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "963 " "Peak virtual memory: 963 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568144470413 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 10 16:41:10 2019 " "Processing ended: Tue Sep 10 16:41:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568144470413 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568144470413 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568144470413 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568144470413 ""}
