# ðŸ“Š Test Cases Explained - Chi Tiáº¿t Hoáº¡t Äá»™ng

## ðŸŽ¯ **Overview**

Document nÃ y giáº£i thÃ­ch chi tiáº¿t cÃ¡ch cÃ¡c test cases hoáº¡t Ä‘á»™ng vÃ  nhá»¯ng gÃ¬ báº¡n sáº½ nhÃ¬n tháº¥y.

---

## ðŸ§ª **3 Test Cases ChÃ­nh**

### **Test Case 1: FIXED Priority Mode** ðŸ¥‡

#### **Má»¥c Ä‘Ã­ch:**
Test xem Master 0 cÃ³ luÃ´n Ä‘Æ°á»£c Æ°u tiÃªn hÆ¡n Master 1 khÃ´ng.

#### **Setup:**
```verilog
ARBITRATION_MODE = 0  // or "FIXED"
M0_AWQOS = 10
M1_AWQOS = 2
```

#### **Ká»‹ch báº£n test:**
1. Cáº£ 2 masters request Ä‘á»“ng thá»i 10 láº§n
2. M0 writes to Slave 0 (address 0x0000_1000)
3. M1 writes to Slave 1 (address 0x4000_2000)

#### **Nhá»¯ng gÃ¬ báº¡n sáº½ tháº¥y trong waveform:**

```
Time    | M0_AWVALID | M1_AWVALID | M0_AWREADY | M1_AWREADY | Who Wins?
--------|------------|------------|------------|------------|----------
65ns    |     1      |     1      |     1      |     0      | M0 âœ…
135ns   |     1      |     1      |     1      |     0      | M0 âœ…
205ns   |     1      |     1      |     1      |     0      | M0 âœ…
275ns   |     1      |     1      |     1      |     0      | M0 âœ…
...     |    ...     |    ...     |    ...     |    ...     | ...
```

#### **Expected Result:**
```
âœ… M0 granted: 10 times
âœ… M1 granted: 0 times
>>> PASS: FIXED mode works (M0 always wins)
```

#### **Signals quan trá»ng Ä‘á»ƒ xem:**
- `grant_m0` - LuÃ´n = 1 khi cáº£ 2 request
- `grant_m1` - LuÃ´n = 0 khi M0 request
- `write_master` - LuÃ´n = 0 (MAST0)
- `M0_AWREADY` - LuÃ´n = 1 khi M0 request
- `M1_AWREADY` - LuÃ´n = 0 khi M0 cÅ©ng request

---

### **Test Case 2: ROUND_ROBIN Mode** ðŸ”„

#### **Má»¥c Ä‘Ã­ch:**
Test xem arbitration cÃ³ fair (cÃ´ng báº±ng) giá»¯a 2 masters khÃ´ng.

#### **Setup:**
```verilog
ARBITRATION_MODE = 1  // or "ROUND_ROBIN"
M0_AWQOS = 10  // (khÃ´ng dÃ¹ng trong RR mode)
M1_AWQOS = 2   // (khÃ´ng dÃ¹ng trong RR mode)
```

#### **Ká»‹ch báº£n test:**
Giá»‘ng Test 1, nhÆ°ng arbitration sáº½ alternate (luÃ¢n phiÃªn).

#### **Nhá»¯ng gÃ¬ báº¡n sáº½ tháº¥y trong waveform:**

```
Time    | M0_AWVALID | M1_AWVALID | M0_AWREADY | M1_AWREADY | wr_turn | Who Wins?
--------|------------|------------|------------|------------|---------|----------
65ns    |     1      |     1      |     0      |     1      | MAST1   | M1 âœ…
135ns   |     1      |     1      |     1      |     0      | MAST0   | M0 âœ…
205ns   |     1      |     1      |     0      |     1      | MAST1   | M1 âœ…
275ns   |     1      |     1      |     1      |     0      | MAST0   | M0 âœ…
345ns   |     1      |     1      |     0      |     1      | MAST1   | M1 âœ…
...     |    ...     |    ...     |    ...     |    ...     |  ...    | ...
```

#### **Expected Result:**
```
âœ… M0 granted: 5 times
âœ… M1 granted: 5 times
>>> PASS: ROUND_ROBIN mode works (fair 50/50)
```

#### **Signals quan trá»ng Ä‘á»ƒ xem:**
- `wr_turn` - Toggles: MAST0 â†” MAST1 â†” MAST0 â†” MAST1
- `grant_m0` - Alternates vá»›i grant_m1
- `grant_m1` - Alternates vá»›i grant_m0
- `write_master` - Toggles: 0 â†’ 1 â†’ 0 â†’ 1 â†’ 0

#### **Animation trong waveform:**
```
wr_turn:     ___â•±â€¾â€¾â€¾â•²___â•±â€¾â€¾â€¾â•²___â•±â€¾â€¾â€¾
grant_m0:    â€¾â€¾â€¾â•²___â•±â€¾â€¾â€¾â•²___â•±â€¾â€¾â€¾â•²___
grant_m1:    ___â•±â€¾â€¾â€¾â•²___â•±â€¾â€¾â€¾â•²___â•±â€¾â€¾â€¾
```

---

### **Test Case 3: QOS Priority Mode** â­

#### **Má»¥c Ä‘Ã­ch:**
Test xem QoS values cÃ³ Ä‘iá»u khiá»ƒn priority khÃ´ng.

#### **Setup:**
```verilog
ARBITRATION_MODE = 2  // or "QOS"
M0_AWQOS = 10  // Higher priority
M1_AWQOS = 2   // Lower priority
```

#### **Ká»‹ch báº£n test:**
Giá»‘ng Test 1, nhÆ°ng priority dá»±a trÃªn QoS value.

#### **Nhá»¯ng gÃ¬ báº¡n sáº½ tháº¥y trong waveform:**

```
Time    | M0_AWQOS | M1_AWQOS | M0_AWREADY | M1_AWREADY | Who Wins? | Why?
--------|----------|----------|------------|------------|-----------|------
65ns    |    10    |    2     |     1      |     0      | M0 âœ…     | 10>2
135ns   |    10    |    2     |     1      |     0      | M0 âœ…     | 10>2
205ns   |    10    |    2     |     1      |     0      | M0 âœ…     | 10>2
...     |   ...    |   ...    |    ...     |    ...     |   ...     | ...
```

#### **Expected Result:**
```
âœ… M0 granted: 10 times (QoS=10)
âœ… M1 granted: 0 times  (QoS=2)
>>> PASS: QOS mode works (M0 QoS=10 > M1 QoS=2)
```

#### **Signals quan trá»ng Ä‘á»ƒ xem:**
- `M0_AWQOS` - Constant = 10
- `M1_AWQOS` - Constant = 2
- `m0_higher_qos` - Always = 1 (10 >= 2)
- `grant_m0` - Always = 1 when both request
- `grant_m1` - Always = 0 when M0 also requests

#### **Thá»­ nghiá»‡m khÃ¡c:**
Náº¿u swap QoS values:
```verilog
M0_AWQOS = 2   // Lower
M1_AWQOS = 10  // Higher
// Result: M1 wins all 10 times!
```

---

## ðŸ“ˆ **Timing Diagram Chi Tiáº¿t**

### **ROUND_ROBIN Mode (Chi tiáº¿t nháº¥t)**

```
Clock:     ___â•±â€¾â•²_â•±â€¾â•²_â•±â€¾â•²_â•±â€¾â•²_â•±â€¾â•²_â•±â€¾â•²_â•±â€¾â•²_â•±â€¾â•²_
           
M0_AWVALID: â€¾â€¾â€¾â€¾â€¾â€¾â•±â€¾â€¾â€¾â€¾â€¾â€¾â•²_____â•±â€¾â€¾â€¾â€¾â€¾â€¾â•²_____
M1_AWVALID: â€¾â€¾â€¾â€¾â€¾â€¾â•±â€¾â€¾â€¾â€¾â€¾â€¾â€¾â€¾â€¾â€¾â€¾â€¾â•²_____â•±â€¾â€¾â€¾â€¾â€¾â€¾
           
wr_turn:    MAST1 â†’ MAST0 â†’ MAST1 â†’ MAST0 â†’
           
grant_m0:   _________â•±â€¾â€¾â€¾â€¾â•²_________â•±â€¾â€¾â€¾â€¾â•²___
grant_m1:   â€¾â€¾â€¾â€¾â•±â€¾â€¾â€¾â€¾â•²_________â•±â€¾â€¾â€¾â€¾â•²_________
           
M0_AWREADY: _________â•±â€¾â€¾â€¾â€¾â•²_________â•±â€¾â€¾â€¾â€¾â•²___
M1_AWREADY: â€¾â€¾â€¾â€¾â•±â€¾â€¾â€¾â€¾â•²_________â•±â€¾â€¾â€¾â€¾â•²_________
           
Transaction:   M1      M0      M1      M0
```

---

## ðŸ” **LÃ m Tháº¿ NÃ o Äá»ƒ Xem Waveforms**

### **Method 1: ModelSim GUI (ÄÃ£ má»Ÿ)**

Trong cá»­a sá»• ModelSim GUI:

1. **Wave window** - Xem signals
2. **Zoom controls**:
   - Zoom in: `Ctrl +`
   - Zoom out: `Ctrl -`
   - Zoom full: `F`
   - Zoom range: Select area + `Z`

3. **Important signals Ä‘Ã£ add:**
   ```
   /arb_test_verilog/M0_AWVALID
   /arb_test_verilog/M1_AWVALID
   /arb_test_verilog/M0_AWREADY
   /arb_test_verilog/M1_AWREADY
   /arb_test_verilog/dut/grant_m0
   /arb_test_verilog/dut/grant_m1
   /arb_test_verilog/dut/wr_turn
   /arb_test_verilog/dut/write_master
   /arb_test_verilog/m0_granted_count
   /arb_test_verilog/m1_granted_count
   ```

4. **Cursor & Measurements**:
   - Click to place cursor
   - Select region to measure time
   - Right-click â†’ Measure â†’ Delta

### **Method 2: Command Line vá»›i Waveform Dump**

```bash
cd D:\AXI\sim\modelsim\scripts\sim

# Add to testbench:
$dumpfile("arb_test.vcd");
$dumpvars(0, arb_test_verilog);

# Then view with GTKWave:
gtkwave ../../waveforms/arb_test.vcd
```

---

## ðŸ“Š **Test Scenarios Breakdown**

### **Scenario 1: Both Masters Request**
```
@time 65ns:
  M0_AWVALID = 1, M0_AWADDR = 0x0000_1000
  M1_AWVALID = 1, M1_AWADDR = 0x4000_2000
  
  Arbitration decides â†’ Who gets AWREADY=1?
  
  FIXED:        M0 âœ…
  ROUND_ROBIN:  Depends on wr_turn
  QOS:          M0 âœ… (QoS 10 > 2)
```

### **Scenario 2: Only M0 Requests**
```
@time 100ns:
  M0_AWVALID = 1
  M1_AWVALID = 0
  
  Result: M0 always wins (no contention)
  All modes: M0_AWREADY = 1
```

### **Scenario 3: Only M1 Requests**
```
@time 150ns:
  M0_AWVALID = 0
  M1_AWVALID = 1
  
  Result: M1 always wins (no contention)
  All modes: M1_AWREADY = 1
```

---

## ðŸŽ¨ **Visual Indicators**

### **In Waveform:**

**FIXED Mode:**
```
grant_m0:  â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆ  (Always high when both)
grant_m1:  ________________________  (Always low when M0 requests)
```

**ROUND_ROBIN Mode:**
```
grant_m0:  â–ˆâ–ˆâ–ˆâ–ˆ____â–ˆâ–ˆâ–ˆâ–ˆ____â–ˆâ–ˆâ–ˆâ–ˆ____  (Alternating)
grant_m1:  ____â–ˆâ–ˆâ–ˆâ–ˆ____â–ˆâ–ˆâ–ˆâ–ˆ____â–ˆâ–ˆâ–ˆâ–ˆ  (Alternating)
```

**QOS Mode:**
```
grant_m0:  â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆ  (High when higher QoS)
grant_m1:  ________________________  (Low when lower QoS)
```

---

## ðŸ§ª **Verification Points**

### **What to Check in Waveforms:**

| Check | Signal | Expected |
|-------|--------|----------|
| **Arbitration works** | `grant_m0` XOR `grant_m1` | Always true (mutual exclusive) |
| **No deadlock** | `M0_AWREADY` OR `M1_AWREADY` | At least one ready |
| **Fair RR** | `wr_turn` | Toggles after each grant |
| **QoS priority** | `m0_higher_qos` | = (M0_AWQOS >= M1_AWQOS) |
| **Transaction count** | `m0_granted_count` + `m1_granted_count` | = 10 total |

---

## ðŸ“ **Console Output Explained**

### **Successful Test:**
```
[65000] M0 Write granted (total=1)   â† First transaction at 65ns
[135000] M1 Write granted (total=1)  â† Second transaction at 135ns
...

M0 granted: 5 times                   â† Final count
M1 granted: 5 times
>>> PASS: ROUND_ROBIN mode works     â† Test result
```

### **What Each Line Means:**
- `[time]` - Simulation time in ns
- `Mx Write granted` - Which master got access
- `(total=N)` - Cumulative count for that master
- `>>> PASS/FAIL` - Test verdict

---

## ðŸ’¡ **Tips for Viewing**

### **Best Signals to Watch:**

**Level 1 (Basic):**
- `M0_AWVALID`, `M1_AWVALID` - Requests
- `M0_AWREADY`, `M1_AWREADY` - Grants
- `m0_granted_count`, `m1_granted_count` - Counters

**Level 2 (Intermediate):**
- `grant_m0`, `grant_m1` - Internal arbitration
- `wr_turn` - Round-robin state (RR mode only)
- `write_master` - Active master
- `write_active` - Transaction in progress

**Level 3 (Advanced):**
- `m0_aw_req`, `m1_aw_req` - Request detection
- `m0_awhandshake`, `m1_awhandshake` - Handshake events
- `write_slave` - Which slave is being accessed
- `slave_awready()` - Slave ready signals

### **Zoom Recommendations:**
- **Full view**: See all 10 transactions (0-1000ns)
- **Detail view**: Zoom to 50-200ns to see first few transactions
- **Arbitration view**: Zoom to grant transitions

---

## ðŸŽ¯ **Summary**

| Mode | Master Priority | Result | Visual Pattern |
|------|----------------|--------|----------------|
| **FIXED** | M0 > M1 | M0 always wins | M0 solid high |
| **ROUND_ROBIN** | Alternating | 50/50 split | Alternating bars |
| **QOS** | Based on QoS value | Higher QoS wins | Based on QoS comparison |

---

## ðŸš€ **Next Steps**

### **To Run Different Modes:**

```bash
cd D:\AXI\sim\modelsim\scripts\sim

# FIXED mode
vsim -gui work.arb_test_verilog -g ARBIT_MODE=0 -do "add wave -r /*; run -all"

# ROUND_ROBIN mode
vsim -gui work.arb_test_verilog -g ARBIT_MODE=1 -do "add wave -r /*; run -all"

# QOS mode
vsim -gui work.arb_test_verilog -g ARBIT_MODE=2 -do "add wave -r /*; run -all"
```

### **To Test with Different QoS:**

Edit testbench `arb_test_verilog.v`:
```verilog
M0_AWQOS = 4'd2;   // Change from 10 to 2
M1_AWQOS = 4'd10;  // Change from 2 to 10
// Now M1 should win in QoS mode!
```

---

**Enjoy exploring your AXI interconnect arbitration!** ðŸŽ‰

**Date:** 2025-01-02  
**Version:** 1.0  
**Status:** âœ… Ready for Demo

