
UP_DCmotorControl.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b20  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000004  08002c30  08002c30  00012c30  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002c34  08002c34  00012c34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002c38  08002c38  00012c38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000048  20000000  08002c3c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000060  20000048  08002c84  00020048  2**2
                  ALLOC
  7 ._user_heap_stack 00000100  200000a8  08002c84  000200a8  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020048  2**0
                  CONTENTS, READONLY
  9 .debug_info   000064a6  00000000  00000000  00020071  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00000fc9  00000000  00000000  00026517  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000798  00000000  00000000  000274e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000700  00000000  00000000  00027c78  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000284f  00000000  00000000  00028378  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00002718  00000000  00000000  0002abc7  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0002d2df  2**0
                  CONTENTS, READONLY
 16 .debug_frame  0000225c  00000000  00000000  0002d35c  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  0002f5b8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000048 	.word	0x20000048
 800012c:	00000000 	.word	0x00000000
 8000130:	08002c18 	.word	0x08002c18

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000004c 	.word	0x2000004c
 800014c:	08002c18 	.word	0x08002c18

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800028e:	f1a4 0401 	sub.w	r4, r4, #1
 8000292:	d1e9      	bne.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f092 0f00 	teq	r2, #0
 800043a:	bf14      	ite	ne
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	4770      	bxeq	lr
 8000442:	b530      	push	{r4, r5, lr}
 8000444:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000448:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800044c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000450:	e720      	b.n	8000294 <__adddf3+0x138>
 8000452:	bf00      	nop

08000454 <__aeabi_ul2d>:
 8000454:	ea50 0201 	orrs.w	r2, r0, r1
 8000458:	bf08      	it	eq
 800045a:	4770      	bxeq	lr
 800045c:	b530      	push	{r4, r5, lr}
 800045e:	f04f 0500 	mov.w	r5, #0
 8000462:	e00a      	b.n	800047a <__aeabi_l2d+0x16>

08000464 <__aeabi_l2d>:
 8000464:	ea50 0201 	orrs.w	r2, r0, r1
 8000468:	bf08      	it	eq
 800046a:	4770      	bxeq	lr
 800046c:	b530      	push	{r4, r5, lr}
 800046e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000472:	d502      	bpl.n	800047a <__aeabi_l2d+0x16>
 8000474:	4240      	negs	r0, r0
 8000476:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800047a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000482:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000486:	f43f aedc 	beq.w	8000242 <__adddf3+0xe6>
 800048a:	f04f 0203 	mov.w	r2, #3
 800048e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000492:	bf18      	it	ne
 8000494:	3203      	addne	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004a2:	f1c2 0320 	rsb	r3, r2, #32
 80004a6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004aa:	fa20 f002 	lsr.w	r0, r0, r2
 80004ae:	fa01 fe03 	lsl.w	lr, r1, r3
 80004b2:	ea40 000e 	orr.w	r0, r0, lr
 80004b6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ba:	4414      	add	r4, r2
 80004bc:	e6c1      	b.n	8000242 <__adddf3+0xe6>
 80004be:	bf00      	nop

080004c0 <__aeabi_dmul>:
 80004c0:	b570      	push	{r4, r5, r6, lr}
 80004c2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004c6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004ca:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004ce:	bf1d      	ittte	ne
 80004d0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004d4:	ea94 0f0c 	teqne	r4, ip
 80004d8:	ea95 0f0c 	teqne	r5, ip
 80004dc:	f000 f8de 	bleq	800069c <__aeabi_dmul+0x1dc>
 80004e0:	442c      	add	r4, r5
 80004e2:	ea81 0603 	eor.w	r6, r1, r3
 80004e6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004ea:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004ee:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004f2:	bf18      	it	ne
 80004f4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80004f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80004fc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000500:	d038      	beq.n	8000574 <__aeabi_dmul+0xb4>
 8000502:	fba0 ce02 	umull	ip, lr, r0, r2
 8000506:	f04f 0500 	mov.w	r5, #0
 800050a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800050e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000512:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000516:	f04f 0600 	mov.w	r6, #0
 800051a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800051e:	f09c 0f00 	teq	ip, #0
 8000522:	bf18      	it	ne
 8000524:	f04e 0e01 	orrne.w	lr, lr, #1
 8000528:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800052c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000530:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000534:	d204      	bcs.n	8000540 <__aeabi_dmul+0x80>
 8000536:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800053a:	416d      	adcs	r5, r5
 800053c:	eb46 0606 	adc.w	r6, r6, r6
 8000540:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000544:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000548:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800054c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000550:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000554:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000558:	bf88      	it	hi
 800055a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800055e:	d81e      	bhi.n	800059e <__aeabi_dmul+0xde>
 8000560:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000564:	bf08      	it	eq
 8000566:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800056a:	f150 0000 	adcs.w	r0, r0, #0
 800056e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000572:	bd70      	pop	{r4, r5, r6, pc}
 8000574:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000578:	ea46 0101 	orr.w	r1, r6, r1
 800057c:	ea40 0002 	orr.w	r0, r0, r2
 8000580:	ea81 0103 	eor.w	r1, r1, r3
 8000584:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000588:	bfc2      	ittt	gt
 800058a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800058e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000592:	bd70      	popgt	{r4, r5, r6, pc}
 8000594:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000598:	f04f 0e00 	mov.w	lr, #0
 800059c:	3c01      	subs	r4, #1
 800059e:	f300 80ab 	bgt.w	80006f8 <__aeabi_dmul+0x238>
 80005a2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005a6:	bfde      	ittt	le
 80005a8:	2000      	movle	r0, #0
 80005aa:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005ae:	bd70      	pople	{r4, r5, r6, pc}
 80005b0:	f1c4 0400 	rsb	r4, r4, #0
 80005b4:	3c20      	subs	r4, #32
 80005b6:	da35      	bge.n	8000624 <__aeabi_dmul+0x164>
 80005b8:	340c      	adds	r4, #12
 80005ba:	dc1b      	bgt.n	80005f4 <__aeabi_dmul+0x134>
 80005bc:	f104 0414 	add.w	r4, r4, #20
 80005c0:	f1c4 0520 	rsb	r5, r4, #32
 80005c4:	fa00 f305 	lsl.w	r3, r0, r5
 80005c8:	fa20 f004 	lsr.w	r0, r0, r4
 80005cc:	fa01 f205 	lsl.w	r2, r1, r5
 80005d0:	ea40 0002 	orr.w	r0, r0, r2
 80005d4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005d8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005dc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e0:	fa21 f604 	lsr.w	r6, r1, r4
 80005e4:	eb42 0106 	adc.w	r1, r2, r6
 80005e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005ec:	bf08      	it	eq
 80005ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f1c4 040c 	rsb	r4, r4, #12
 80005f8:	f1c4 0520 	rsb	r5, r4, #32
 80005fc:	fa00 f304 	lsl.w	r3, r0, r4
 8000600:	fa20 f005 	lsr.w	r0, r0, r5
 8000604:	fa01 f204 	lsl.w	r2, r1, r4
 8000608:	ea40 0002 	orr.w	r0, r0, r2
 800060c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000610:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000614:	f141 0100 	adc.w	r1, r1, #0
 8000618:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800061c:	bf08      	it	eq
 800061e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000622:	bd70      	pop	{r4, r5, r6, pc}
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f205 	lsl.w	r2, r0, r5
 800062c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000630:	fa20 f304 	lsr.w	r3, r0, r4
 8000634:	fa01 f205 	lsl.w	r2, r1, r5
 8000638:	ea43 0302 	orr.w	r3, r3, r2
 800063c:	fa21 f004 	lsr.w	r0, r1, r4
 8000640:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000644:	fa21 f204 	lsr.w	r2, r1, r4
 8000648:	ea20 0002 	bic.w	r0, r0, r2
 800064c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000650:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000654:	bf08      	it	eq
 8000656:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f094 0f00 	teq	r4, #0
 8000660:	d10f      	bne.n	8000682 <__aeabi_dmul+0x1c2>
 8000662:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000666:	0040      	lsls	r0, r0, #1
 8000668:	eb41 0101 	adc.w	r1, r1, r1
 800066c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000670:	bf08      	it	eq
 8000672:	3c01      	subeq	r4, #1
 8000674:	d0f7      	beq.n	8000666 <__aeabi_dmul+0x1a6>
 8000676:	ea41 0106 	orr.w	r1, r1, r6
 800067a:	f095 0f00 	teq	r5, #0
 800067e:	bf18      	it	ne
 8000680:	4770      	bxne	lr
 8000682:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000686:	0052      	lsls	r2, r2, #1
 8000688:	eb43 0303 	adc.w	r3, r3, r3
 800068c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000690:	bf08      	it	eq
 8000692:	3d01      	subeq	r5, #1
 8000694:	d0f7      	beq.n	8000686 <__aeabi_dmul+0x1c6>
 8000696:	ea43 0306 	orr.w	r3, r3, r6
 800069a:	4770      	bx	lr
 800069c:	ea94 0f0c 	teq	r4, ip
 80006a0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006a4:	bf18      	it	ne
 80006a6:	ea95 0f0c 	teqne	r5, ip
 80006aa:	d00c      	beq.n	80006c6 <__aeabi_dmul+0x206>
 80006ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b0:	bf18      	it	ne
 80006b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006b6:	d1d1      	bne.n	800065c <__aeabi_dmul+0x19c>
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c0:	f04f 0000 	mov.w	r0, #0
 80006c4:	bd70      	pop	{r4, r5, r6, pc}
 80006c6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006ca:	bf06      	itte	eq
 80006cc:	4610      	moveq	r0, r2
 80006ce:	4619      	moveq	r1, r3
 80006d0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006d4:	d019      	beq.n	800070a <__aeabi_dmul+0x24a>
 80006d6:	ea94 0f0c 	teq	r4, ip
 80006da:	d102      	bne.n	80006e2 <__aeabi_dmul+0x222>
 80006dc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e0:	d113      	bne.n	800070a <__aeabi_dmul+0x24a>
 80006e2:	ea95 0f0c 	teq	r5, ip
 80006e6:	d105      	bne.n	80006f4 <__aeabi_dmul+0x234>
 80006e8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006ec:	bf1c      	itt	ne
 80006ee:	4610      	movne	r0, r2
 80006f0:	4619      	movne	r1, r3
 80006f2:	d10a      	bne.n	800070a <__aeabi_dmul+0x24a>
 80006f4:	ea81 0103 	eor.w	r1, r1, r3
 80006f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006fc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000700:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000704:	f04f 0000 	mov.w	r0, #0
 8000708:	bd70      	pop	{r4, r5, r6, pc}
 800070a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800070e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000712:	bd70      	pop	{r4, r5, r6, pc}

08000714 <__aeabi_ddiv>:
 8000714:	b570      	push	{r4, r5, r6, lr}
 8000716:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800071a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800071e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000722:	bf1d      	ittte	ne
 8000724:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000728:	ea94 0f0c 	teqne	r4, ip
 800072c:	ea95 0f0c 	teqne	r5, ip
 8000730:	f000 f8a7 	bleq	8000882 <__aeabi_ddiv+0x16e>
 8000734:	eba4 0405 	sub.w	r4, r4, r5
 8000738:	ea81 0e03 	eor.w	lr, r1, r3
 800073c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000740:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000744:	f000 8088 	beq.w	8000858 <__aeabi_ddiv+0x144>
 8000748:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800074c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000750:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000754:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000758:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800075c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000760:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000764:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000768:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800076c:	429d      	cmp	r5, r3
 800076e:	bf08      	it	eq
 8000770:	4296      	cmpeq	r6, r2
 8000772:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000776:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800077a:	d202      	bcs.n	8000782 <__aeabi_ddiv+0x6e>
 800077c:	085b      	lsrs	r3, r3, #1
 800077e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000782:	1ab6      	subs	r6, r6, r2
 8000784:	eb65 0503 	sbc.w	r5, r5, r3
 8000788:	085b      	lsrs	r3, r3, #1
 800078a:	ea4f 0232 	mov.w	r2, r2, rrx
 800078e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000792:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000796:	ebb6 0e02 	subs.w	lr, r6, r2
 800079a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800079e:	bf22      	ittt	cs
 80007a0:	1ab6      	subcs	r6, r6, r2
 80007a2:	4675      	movcs	r5, lr
 80007a4:	ea40 000c 	orrcs.w	r0, r0, ip
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f0:	ea55 0e06 	orrs.w	lr, r5, r6
 80007f4:	d018      	beq.n	8000828 <__aeabi_ddiv+0x114>
 80007f6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80007fa:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80007fe:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000802:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000806:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800080a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800080e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000812:	d1c0      	bne.n	8000796 <__aeabi_ddiv+0x82>
 8000814:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000818:	d10b      	bne.n	8000832 <__aeabi_ddiv+0x11e>
 800081a:	ea41 0100 	orr.w	r1, r1, r0
 800081e:	f04f 0000 	mov.w	r0, #0
 8000822:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000826:	e7b6      	b.n	8000796 <__aeabi_ddiv+0x82>
 8000828:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800082c:	bf04      	itt	eq
 800082e:	4301      	orreq	r1, r0
 8000830:	2000      	moveq	r0, #0
 8000832:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000836:	bf88      	it	hi
 8000838:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800083c:	f63f aeaf 	bhi.w	800059e <__aeabi_dmul+0xde>
 8000840:	ebb5 0c03 	subs.w	ip, r5, r3
 8000844:	bf04      	itt	eq
 8000846:	ebb6 0c02 	subseq.w	ip, r6, r2
 800084a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800084e:	f150 0000 	adcs.w	r0, r0, #0
 8000852:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000856:	bd70      	pop	{r4, r5, r6, pc}
 8000858:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800085c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000860:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000864:	bfc2      	ittt	gt
 8000866:	ebd4 050c 	rsbsgt	r5, r4, ip
 800086a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800086e:	bd70      	popgt	{r4, r5, r6, pc}
 8000870:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000874:	f04f 0e00 	mov.w	lr, #0
 8000878:	3c01      	subs	r4, #1
 800087a:	e690      	b.n	800059e <__aeabi_dmul+0xde>
 800087c:	ea45 0e06 	orr.w	lr, r5, r6
 8000880:	e68d      	b.n	800059e <__aeabi_dmul+0xde>
 8000882:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000886:	ea94 0f0c 	teq	r4, ip
 800088a:	bf08      	it	eq
 800088c:	ea95 0f0c 	teqeq	r5, ip
 8000890:	f43f af3b 	beq.w	800070a <__aeabi_dmul+0x24a>
 8000894:	ea94 0f0c 	teq	r4, ip
 8000898:	d10a      	bne.n	80008b0 <__aeabi_ddiv+0x19c>
 800089a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800089e:	f47f af34 	bne.w	800070a <__aeabi_dmul+0x24a>
 80008a2:	ea95 0f0c 	teq	r5, ip
 80008a6:	f47f af25 	bne.w	80006f4 <__aeabi_dmul+0x234>
 80008aa:	4610      	mov	r0, r2
 80008ac:	4619      	mov	r1, r3
 80008ae:	e72c      	b.n	800070a <__aeabi_dmul+0x24a>
 80008b0:	ea95 0f0c 	teq	r5, ip
 80008b4:	d106      	bne.n	80008c4 <__aeabi_ddiv+0x1b0>
 80008b6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ba:	f43f aefd 	beq.w	80006b8 <__aeabi_dmul+0x1f8>
 80008be:	4610      	mov	r0, r2
 80008c0:	4619      	mov	r1, r3
 80008c2:	e722      	b.n	800070a <__aeabi_dmul+0x24a>
 80008c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008c8:	bf18      	it	ne
 80008ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ce:	f47f aec5 	bne.w	800065c <__aeabi_dmul+0x19c>
 80008d2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008d6:	f47f af0d 	bne.w	80006f4 <__aeabi_dmul+0x234>
 80008da:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008de:	f47f aeeb 	bne.w	80006b8 <__aeabi_dmul+0x1f8>
 80008e2:	e712      	b.n	800070a <__aeabi_dmul+0x24a>

080008e4 <__aeabi_d2iz>:
 80008e4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008e8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80008ec:	d215      	bcs.n	800091a <__aeabi_d2iz+0x36>
 80008ee:	d511      	bpl.n	8000914 <__aeabi_d2iz+0x30>
 80008f0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80008f4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80008f8:	d912      	bls.n	8000920 <__aeabi_d2iz+0x3c>
 80008fa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008fe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000902:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000906:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800090a:	fa23 f002 	lsr.w	r0, r3, r2
 800090e:	bf18      	it	ne
 8000910:	4240      	negne	r0, r0
 8000912:	4770      	bx	lr
 8000914:	f04f 0000 	mov.w	r0, #0
 8000918:	4770      	bx	lr
 800091a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800091e:	d105      	bne.n	800092c <__aeabi_d2iz+0x48>
 8000920:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000924:	bf08      	it	eq
 8000926:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800092a:	4770      	bx	lr
 800092c:	f04f 0000 	mov.w	r0, #0
 8000930:	4770      	bx	lr
 8000932:	bf00      	nop

08000934 <__aeabi_d2uiz>:
 8000934:	004a      	lsls	r2, r1, #1
 8000936:	d211      	bcs.n	800095c <__aeabi_d2uiz+0x28>
 8000938:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800093c:	d211      	bcs.n	8000962 <__aeabi_d2uiz+0x2e>
 800093e:	d50d      	bpl.n	800095c <__aeabi_d2uiz+0x28>
 8000940:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000944:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000948:	d40e      	bmi.n	8000968 <__aeabi_d2uiz+0x34>
 800094a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800094e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000952:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000956:	fa23 f002 	lsr.w	r0, r3, r2
 800095a:	4770      	bx	lr
 800095c:	f04f 0000 	mov.w	r0, #0
 8000960:	4770      	bx	lr
 8000962:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000966:	d102      	bne.n	800096e <__aeabi_d2uiz+0x3a>
 8000968:	f04f 30ff 	mov.w	r0, #4294967295
 800096c:	4770      	bx	lr
 800096e:	f04f 0000 	mov.w	r0, #0
 8000972:	4770      	bx	lr

08000974 <__aeabi_frsub>:
 8000974:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000978:	e002      	b.n	8000980 <__addsf3>
 800097a:	bf00      	nop

0800097c <__aeabi_fsub>:
 800097c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000980 <__addsf3>:
 8000980:	0042      	lsls	r2, r0, #1
 8000982:	bf1f      	itttt	ne
 8000984:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000988:	ea92 0f03 	teqne	r2, r3
 800098c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000990:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000994:	d06a      	beq.n	8000a6c <__addsf3+0xec>
 8000996:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800099a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800099e:	bfc1      	itttt	gt
 80009a0:	18d2      	addgt	r2, r2, r3
 80009a2:	4041      	eorgt	r1, r0
 80009a4:	4048      	eorgt	r0, r1
 80009a6:	4041      	eorgt	r1, r0
 80009a8:	bfb8      	it	lt
 80009aa:	425b      	neglt	r3, r3
 80009ac:	2b19      	cmp	r3, #25
 80009ae:	bf88      	it	hi
 80009b0:	4770      	bxhi	lr
 80009b2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80009b6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009ba:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80009be:	bf18      	it	ne
 80009c0:	4240      	negne	r0, r0
 80009c2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80009c6:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80009ca:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80009ce:	bf18      	it	ne
 80009d0:	4249      	negne	r1, r1
 80009d2:	ea92 0f03 	teq	r2, r3
 80009d6:	d03f      	beq.n	8000a58 <__addsf3+0xd8>
 80009d8:	f1a2 0201 	sub.w	r2, r2, #1
 80009dc:	fa41 fc03 	asr.w	ip, r1, r3
 80009e0:	eb10 000c 	adds.w	r0, r0, ip
 80009e4:	f1c3 0320 	rsb	r3, r3, #32
 80009e8:	fa01 f103 	lsl.w	r1, r1, r3
 80009ec:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80009f0:	d502      	bpl.n	80009f8 <__addsf3+0x78>
 80009f2:	4249      	negs	r1, r1
 80009f4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80009f8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80009fc:	d313      	bcc.n	8000a26 <__addsf3+0xa6>
 80009fe:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000a02:	d306      	bcc.n	8000a12 <__addsf3+0x92>
 8000a04:	0840      	lsrs	r0, r0, #1
 8000a06:	ea4f 0131 	mov.w	r1, r1, rrx
 8000a0a:	f102 0201 	add.w	r2, r2, #1
 8000a0e:	2afe      	cmp	r2, #254	; 0xfe
 8000a10:	d251      	bcs.n	8000ab6 <__addsf3+0x136>
 8000a12:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000a16:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a1a:	bf08      	it	eq
 8000a1c:	f020 0001 	biceq.w	r0, r0, #1
 8000a20:	ea40 0003 	orr.w	r0, r0, r3
 8000a24:	4770      	bx	lr
 8000a26:	0049      	lsls	r1, r1, #1
 8000a28:	eb40 0000 	adc.w	r0, r0, r0
 8000a2c:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000a30:	f1a2 0201 	sub.w	r2, r2, #1
 8000a34:	d1ed      	bne.n	8000a12 <__addsf3+0x92>
 8000a36:	fab0 fc80 	clz	ip, r0
 8000a3a:	f1ac 0c08 	sub.w	ip, ip, #8
 8000a3e:	ebb2 020c 	subs.w	r2, r2, ip
 8000a42:	fa00 f00c 	lsl.w	r0, r0, ip
 8000a46:	bfaa      	itet	ge
 8000a48:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a4c:	4252      	neglt	r2, r2
 8000a4e:	4318      	orrge	r0, r3
 8000a50:	bfbc      	itt	lt
 8000a52:	40d0      	lsrlt	r0, r2
 8000a54:	4318      	orrlt	r0, r3
 8000a56:	4770      	bx	lr
 8000a58:	f092 0f00 	teq	r2, #0
 8000a5c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000a60:	bf06      	itte	eq
 8000a62:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000a66:	3201      	addeq	r2, #1
 8000a68:	3b01      	subne	r3, #1
 8000a6a:	e7b5      	b.n	80009d8 <__addsf3+0x58>
 8000a6c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a70:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a74:	bf18      	it	ne
 8000a76:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a7a:	d021      	beq.n	8000ac0 <__addsf3+0x140>
 8000a7c:	ea92 0f03 	teq	r2, r3
 8000a80:	d004      	beq.n	8000a8c <__addsf3+0x10c>
 8000a82:	f092 0f00 	teq	r2, #0
 8000a86:	bf08      	it	eq
 8000a88:	4608      	moveq	r0, r1
 8000a8a:	4770      	bx	lr
 8000a8c:	ea90 0f01 	teq	r0, r1
 8000a90:	bf1c      	itt	ne
 8000a92:	2000      	movne	r0, #0
 8000a94:	4770      	bxne	lr
 8000a96:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000a9a:	d104      	bne.n	8000aa6 <__addsf3+0x126>
 8000a9c:	0040      	lsls	r0, r0, #1
 8000a9e:	bf28      	it	cs
 8000aa0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000aa4:	4770      	bx	lr
 8000aa6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000aaa:	bf3c      	itt	cc
 8000aac:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ab0:	4770      	bxcc	lr
 8000ab2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ab6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000aba:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000abe:	4770      	bx	lr
 8000ac0:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ac4:	bf16      	itet	ne
 8000ac6:	4608      	movne	r0, r1
 8000ac8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000acc:	4601      	movne	r1, r0
 8000ace:	0242      	lsls	r2, r0, #9
 8000ad0:	bf06      	itte	eq
 8000ad2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000ad6:	ea90 0f01 	teqeq	r0, r1
 8000ada:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000ade:	4770      	bx	lr

08000ae0 <__aeabi_ui2f>:
 8000ae0:	f04f 0300 	mov.w	r3, #0
 8000ae4:	e004      	b.n	8000af0 <__aeabi_i2f+0x8>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_i2f>:
 8000ae8:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000aec:	bf48      	it	mi
 8000aee:	4240      	negmi	r0, r0
 8000af0:	ea5f 0c00 	movs.w	ip, r0
 8000af4:	bf08      	it	eq
 8000af6:	4770      	bxeq	lr
 8000af8:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000afc:	4601      	mov	r1, r0
 8000afe:	f04f 0000 	mov.w	r0, #0
 8000b02:	e01c      	b.n	8000b3e <__aeabi_l2f+0x2a>

08000b04 <__aeabi_ul2f>:
 8000b04:	ea50 0201 	orrs.w	r2, r0, r1
 8000b08:	bf08      	it	eq
 8000b0a:	4770      	bxeq	lr
 8000b0c:	f04f 0300 	mov.w	r3, #0
 8000b10:	e00a      	b.n	8000b28 <__aeabi_l2f+0x14>
 8000b12:	bf00      	nop

08000b14 <__aeabi_l2f>:
 8000b14:	ea50 0201 	orrs.w	r2, r0, r1
 8000b18:	bf08      	it	eq
 8000b1a:	4770      	bxeq	lr
 8000b1c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000b20:	d502      	bpl.n	8000b28 <__aeabi_l2f+0x14>
 8000b22:	4240      	negs	r0, r0
 8000b24:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b28:	ea5f 0c01 	movs.w	ip, r1
 8000b2c:	bf02      	ittt	eq
 8000b2e:	4684      	moveq	ip, r0
 8000b30:	4601      	moveq	r1, r0
 8000b32:	2000      	moveq	r0, #0
 8000b34:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000b38:	bf08      	it	eq
 8000b3a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000b3e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000b42:	fabc f28c 	clz	r2, ip
 8000b46:	3a08      	subs	r2, #8
 8000b48:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b4c:	db10      	blt.n	8000b70 <__aeabi_l2f+0x5c>
 8000b4e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b52:	4463      	add	r3, ip
 8000b54:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b58:	f1c2 0220 	rsb	r2, r2, #32
 8000b5c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000b60:	fa20 f202 	lsr.w	r2, r0, r2
 8000b64:	eb43 0002 	adc.w	r0, r3, r2
 8000b68:	bf08      	it	eq
 8000b6a:	f020 0001 	biceq.w	r0, r0, #1
 8000b6e:	4770      	bx	lr
 8000b70:	f102 0220 	add.w	r2, r2, #32
 8000b74:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b78:	f1c2 0220 	rsb	r2, r2, #32
 8000b7c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000b80:	fa21 f202 	lsr.w	r2, r1, r2
 8000b84:	eb43 0002 	adc.w	r0, r3, r2
 8000b88:	bf08      	it	eq
 8000b8a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000b8e:	4770      	bx	lr

08000b90 <__aeabi_fmul>:
 8000b90:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000b94:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000b98:	bf1e      	ittt	ne
 8000b9a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000b9e:	ea92 0f0c 	teqne	r2, ip
 8000ba2:	ea93 0f0c 	teqne	r3, ip
 8000ba6:	d06f      	beq.n	8000c88 <__aeabi_fmul+0xf8>
 8000ba8:	441a      	add	r2, r3
 8000baa:	ea80 0c01 	eor.w	ip, r0, r1
 8000bae:	0240      	lsls	r0, r0, #9
 8000bb0:	bf18      	it	ne
 8000bb2:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000bb6:	d01e      	beq.n	8000bf6 <__aeabi_fmul+0x66>
 8000bb8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000bbc:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000bc0:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000bc4:	fba0 3101 	umull	r3, r1, r0, r1
 8000bc8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000bcc:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000bd0:	bf3e      	ittt	cc
 8000bd2:	0049      	lslcc	r1, r1, #1
 8000bd4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000bd8:	005b      	lslcc	r3, r3, #1
 8000bda:	ea40 0001 	orr.w	r0, r0, r1
 8000bde:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000be2:	2afd      	cmp	r2, #253	; 0xfd
 8000be4:	d81d      	bhi.n	8000c22 <__aeabi_fmul+0x92>
 8000be6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000bea:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bee:	bf08      	it	eq
 8000bf0:	f020 0001 	biceq.w	r0, r0, #1
 8000bf4:	4770      	bx	lr
 8000bf6:	f090 0f00 	teq	r0, #0
 8000bfa:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000bfe:	bf08      	it	eq
 8000c00:	0249      	lsleq	r1, r1, #9
 8000c02:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000c06:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000c0a:	3a7f      	subs	r2, #127	; 0x7f
 8000c0c:	bfc2      	ittt	gt
 8000c0e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000c12:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000c16:	4770      	bxgt	lr
 8000c18:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c1c:	f04f 0300 	mov.w	r3, #0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	dc5d      	bgt.n	8000ce0 <__aeabi_fmul+0x150>
 8000c24:	f112 0f19 	cmn.w	r2, #25
 8000c28:	bfdc      	itt	le
 8000c2a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000c2e:	4770      	bxle	lr
 8000c30:	f1c2 0200 	rsb	r2, r2, #0
 8000c34:	0041      	lsls	r1, r0, #1
 8000c36:	fa21 f102 	lsr.w	r1, r1, r2
 8000c3a:	f1c2 0220 	rsb	r2, r2, #32
 8000c3e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c42:	ea5f 0031 	movs.w	r0, r1, rrx
 8000c46:	f140 0000 	adc.w	r0, r0, #0
 8000c4a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000c4e:	bf08      	it	eq
 8000c50:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c54:	4770      	bx	lr
 8000c56:	f092 0f00 	teq	r2, #0
 8000c5a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000c5e:	bf02      	ittt	eq
 8000c60:	0040      	lsleq	r0, r0, #1
 8000c62:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000c66:	3a01      	subeq	r2, #1
 8000c68:	d0f9      	beq.n	8000c5e <__aeabi_fmul+0xce>
 8000c6a:	ea40 000c 	orr.w	r0, r0, ip
 8000c6e:	f093 0f00 	teq	r3, #0
 8000c72:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c76:	bf02      	ittt	eq
 8000c78:	0049      	lsleq	r1, r1, #1
 8000c7a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000c7e:	3b01      	subeq	r3, #1
 8000c80:	d0f9      	beq.n	8000c76 <__aeabi_fmul+0xe6>
 8000c82:	ea41 010c 	orr.w	r1, r1, ip
 8000c86:	e78f      	b.n	8000ba8 <__aeabi_fmul+0x18>
 8000c88:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000c8c:	ea92 0f0c 	teq	r2, ip
 8000c90:	bf18      	it	ne
 8000c92:	ea93 0f0c 	teqne	r3, ip
 8000c96:	d00a      	beq.n	8000cae <__aeabi_fmul+0x11e>
 8000c98:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000c9c:	bf18      	it	ne
 8000c9e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000ca2:	d1d8      	bne.n	8000c56 <__aeabi_fmul+0xc6>
 8000ca4:	ea80 0001 	eor.w	r0, r0, r1
 8000ca8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000cac:	4770      	bx	lr
 8000cae:	f090 0f00 	teq	r0, #0
 8000cb2:	bf17      	itett	ne
 8000cb4:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000cb8:	4608      	moveq	r0, r1
 8000cba:	f091 0f00 	teqne	r1, #0
 8000cbe:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000cc2:	d014      	beq.n	8000cee <__aeabi_fmul+0x15e>
 8000cc4:	ea92 0f0c 	teq	r2, ip
 8000cc8:	d101      	bne.n	8000cce <__aeabi_fmul+0x13e>
 8000cca:	0242      	lsls	r2, r0, #9
 8000ccc:	d10f      	bne.n	8000cee <__aeabi_fmul+0x15e>
 8000cce:	ea93 0f0c 	teq	r3, ip
 8000cd2:	d103      	bne.n	8000cdc <__aeabi_fmul+0x14c>
 8000cd4:	024b      	lsls	r3, r1, #9
 8000cd6:	bf18      	it	ne
 8000cd8:	4608      	movne	r0, r1
 8000cda:	d108      	bne.n	8000cee <__aeabi_fmul+0x15e>
 8000cdc:	ea80 0001 	eor.w	r0, r0, r1
 8000ce0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ce4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ce8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cec:	4770      	bx	lr
 8000cee:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cf2:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_fdiv>:
 8000cf8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000cfc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d00:	bf1e      	ittt	ne
 8000d02:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d06:	ea92 0f0c 	teqne	r2, ip
 8000d0a:	ea93 0f0c 	teqne	r3, ip
 8000d0e:	d069      	beq.n	8000de4 <__aeabi_fdiv+0xec>
 8000d10:	eba2 0203 	sub.w	r2, r2, r3
 8000d14:	ea80 0c01 	eor.w	ip, r0, r1
 8000d18:	0249      	lsls	r1, r1, #9
 8000d1a:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000d1e:	d037      	beq.n	8000d90 <__aeabi_fdiv+0x98>
 8000d20:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000d24:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000d28:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000d2c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d30:	428b      	cmp	r3, r1
 8000d32:	bf38      	it	cc
 8000d34:	005b      	lslcc	r3, r3, #1
 8000d36:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000d3a:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	bf24      	itt	cs
 8000d42:	1a5b      	subcs	r3, r3, r1
 8000d44:	ea40 000c 	orrcs.w	r0, r0, ip
 8000d48:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000d4c:	bf24      	itt	cs
 8000d4e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000d52:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d56:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000d5a:	bf24      	itt	cs
 8000d5c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000d60:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d64:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000d68:	bf24      	itt	cs
 8000d6a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000d6e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d72:	011b      	lsls	r3, r3, #4
 8000d74:	bf18      	it	ne
 8000d76:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000d7a:	d1e0      	bne.n	8000d3e <__aeabi_fdiv+0x46>
 8000d7c:	2afd      	cmp	r2, #253	; 0xfd
 8000d7e:	f63f af50 	bhi.w	8000c22 <__aeabi_fmul+0x92>
 8000d82:	428b      	cmp	r3, r1
 8000d84:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d88:	bf08      	it	eq
 8000d8a:	f020 0001 	biceq.w	r0, r0, #1
 8000d8e:	4770      	bx	lr
 8000d90:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d94:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d98:	327f      	adds	r2, #127	; 0x7f
 8000d9a:	bfc2      	ittt	gt
 8000d9c:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000da0:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000da4:	4770      	bxgt	lr
 8000da6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000daa:	f04f 0300 	mov.w	r3, #0
 8000dae:	3a01      	subs	r2, #1
 8000db0:	e737      	b.n	8000c22 <__aeabi_fmul+0x92>
 8000db2:	f092 0f00 	teq	r2, #0
 8000db6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000dba:	bf02      	ittt	eq
 8000dbc:	0040      	lsleq	r0, r0, #1
 8000dbe:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dc2:	3a01      	subeq	r2, #1
 8000dc4:	d0f9      	beq.n	8000dba <__aeabi_fdiv+0xc2>
 8000dc6:	ea40 000c 	orr.w	r0, r0, ip
 8000dca:	f093 0f00 	teq	r3, #0
 8000dce:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000dd2:	bf02      	ittt	eq
 8000dd4:	0049      	lsleq	r1, r1, #1
 8000dd6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000dda:	3b01      	subeq	r3, #1
 8000ddc:	d0f9      	beq.n	8000dd2 <__aeabi_fdiv+0xda>
 8000dde:	ea41 010c 	orr.w	r1, r1, ip
 8000de2:	e795      	b.n	8000d10 <__aeabi_fdiv+0x18>
 8000de4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000de8:	ea92 0f0c 	teq	r2, ip
 8000dec:	d108      	bne.n	8000e00 <__aeabi_fdiv+0x108>
 8000dee:	0242      	lsls	r2, r0, #9
 8000df0:	f47f af7d 	bne.w	8000cee <__aeabi_fmul+0x15e>
 8000df4:	ea93 0f0c 	teq	r3, ip
 8000df8:	f47f af70 	bne.w	8000cdc <__aeabi_fmul+0x14c>
 8000dfc:	4608      	mov	r0, r1
 8000dfe:	e776      	b.n	8000cee <__aeabi_fmul+0x15e>
 8000e00:	ea93 0f0c 	teq	r3, ip
 8000e04:	d104      	bne.n	8000e10 <__aeabi_fdiv+0x118>
 8000e06:	024b      	lsls	r3, r1, #9
 8000e08:	f43f af4c 	beq.w	8000ca4 <__aeabi_fmul+0x114>
 8000e0c:	4608      	mov	r0, r1
 8000e0e:	e76e      	b.n	8000cee <__aeabi_fmul+0x15e>
 8000e10:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e14:	bf18      	it	ne
 8000e16:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e1a:	d1ca      	bne.n	8000db2 <__aeabi_fdiv+0xba>
 8000e1c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000e20:	f47f af5c 	bne.w	8000cdc <__aeabi_fmul+0x14c>
 8000e24:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000e28:	f47f af3c 	bne.w	8000ca4 <__aeabi_fmul+0x114>
 8000e2c:	e75f      	b.n	8000cee <__aeabi_fmul+0x15e>
 8000e2e:	bf00      	nop

08000e30 <__aeabi_f2uiz>:
 8000e30:	0042      	lsls	r2, r0, #1
 8000e32:	d20e      	bcs.n	8000e52 <__aeabi_f2uiz+0x22>
 8000e34:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000e38:	d30b      	bcc.n	8000e52 <__aeabi_f2uiz+0x22>
 8000e3a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000e3e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000e42:	d409      	bmi.n	8000e58 <__aeabi_f2uiz+0x28>
 8000e44:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000e48:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000e4c:	fa23 f002 	lsr.w	r0, r3, r2
 8000e50:	4770      	bx	lr
 8000e52:	f04f 0000 	mov.w	r0, #0
 8000e56:	4770      	bx	lr
 8000e58:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000e5c:	d101      	bne.n	8000e62 <__aeabi_f2uiz+0x32>
 8000e5e:	0242      	lsls	r2, r0, #9
 8000e60:	d102      	bne.n	8000e68 <__aeabi_f2uiz+0x38>
 8000e62:	f04f 30ff 	mov.w	r0, #4294967295
 8000e66:	4770      	bx	lr
 8000e68:	f04f 0000 	mov.w	r0, #0
 8000e6c:	4770      	bx	lr
 8000e6e:	bf00      	nop

08000e70 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000e70:	b480      	push	{r7}
 8000e72:	b089      	sub	sp, #36	; 0x24
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
 8000e78:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	61fb      	str	r3, [r7, #28]
 8000e7e:	2300      	movs	r3, #0
 8000e80:	613b      	str	r3, [r7, #16]
 8000e82:	2300      	movs	r3, #0
 8000e84:	61bb      	str	r3, [r7, #24]
 8000e86:	2300      	movs	r3, #0
 8000e88:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	617b      	str	r3, [r7, #20]
 8000e8e:	2300      	movs	r3, #0
 8000e90:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 8000e92:	683b      	ldr	r3, [r7, #0]
 8000e94:	78db      	ldrb	r3, [r3, #3]
 8000e96:	f003 030f 	and.w	r3, r3, #15
 8000e9a:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 8000e9c:	683b      	ldr	r3, [r7, #0]
 8000e9e:	78db      	ldrb	r3, [r3, #3]
 8000ea0:	f003 0310 	and.w	r3, r3, #16
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d005      	beq.n	8000eb4 <GPIO_Init+0x44>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 8000ea8:	683b      	ldr	r3, [r7, #0]
 8000eaa:	789b      	ldrb	r3, [r3, #2]
 8000eac:	461a      	mov	r2, r3
 8000eae:	69fb      	ldr	r3, [r7, #28]
 8000eb0:	4313      	orrs	r3, r2
 8000eb2:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 8000eb4:	683b      	ldr	r3, [r7, #0]
 8000eb6:	881b      	ldrh	r3, [r3, #0]
 8000eb8:	b2db      	uxtb	r3, r3
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d044      	beq.n	8000f48 <GPIO_Init+0xd8>
  {
    tmpreg = GPIOx->CRL;
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	61bb      	str	r3, [r7, #24]
 8000ec8:	e038      	b.n	8000f3c <GPIO_Init+0xcc>
    {
      pos = ((uint32_t)0x01) << pinpos;
 8000eca:	2201      	movs	r2, #1
 8000ecc:	69bb      	ldr	r3, [r7, #24]
 8000ece:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed2:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000ed4:	683b      	ldr	r3, [r7, #0]
 8000ed6:	881b      	ldrh	r3, [r3, #0]
 8000ed8:	461a      	mov	r2, r3
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	4013      	ands	r3, r2
 8000ede:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8000ee0:	693a      	ldr	r2, [r7, #16]
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	429a      	cmp	r2, r3
 8000ee6:	d126      	bne.n	8000f36 <GPIO_Init+0xc6>
      {
        pos = pinpos << 2;
 8000ee8:	69bb      	ldr	r3, [r7, #24]
 8000eea:	009b      	lsls	r3, r3, #2
 8000eec:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8000eee:	220f      	movs	r2, #15
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef6:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8000ef8:	68bb      	ldr	r3, [r7, #8]
 8000efa:	43db      	mvns	r3, r3
 8000efc:	697a      	ldr	r2, [r7, #20]
 8000efe:	4013      	ands	r3, r2
 8000f00:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8000f02:	69fa      	ldr	r2, [r7, #28]
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	fa02 f303 	lsl.w	r3, r2, r3
 8000f0a:	697a      	ldr	r2, [r7, #20]
 8000f0c:	4313      	orrs	r3, r2
 8000f0e:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8000f10:	683b      	ldr	r3, [r7, #0]
 8000f12:	78db      	ldrb	r3, [r3, #3]
 8000f14:	2b28      	cmp	r3, #40	; 0x28
 8000f16:	d105      	bne.n	8000f24 <GPIO_Init+0xb4>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 8000f18:	2201      	movs	r2, #1
 8000f1a:	69bb      	ldr	r3, [r7, #24]
 8000f1c:	409a      	lsls	r2, r3
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	615a      	str	r2, [r3, #20]
 8000f22:	e008      	b.n	8000f36 <GPIO_Init+0xc6>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	78db      	ldrb	r3, [r3, #3]
 8000f28:	2b48      	cmp	r3, #72	; 0x48
 8000f2a:	d104      	bne.n	8000f36 <GPIO_Init+0xc6>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 8000f2c:	2201      	movs	r2, #1
 8000f2e:	69bb      	ldr	r3, [r7, #24]
 8000f30:	409a      	lsls	r2, r3
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000f36:	69bb      	ldr	r3, [r7, #24]
 8000f38:	3301      	adds	r3, #1
 8000f3a:	61bb      	str	r3, [r7, #24]
 8000f3c:	69bb      	ldr	r3, [r7, #24]
 8000f3e:	2b07      	cmp	r3, #7
 8000f40:	d9c3      	bls.n	8000eca <GPIO_Init+0x5a>
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	697a      	ldr	r2, [r7, #20]
 8000f46:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	881b      	ldrh	r3, [r3, #0]
 8000f4c:	2bff      	cmp	r3, #255	; 0xff
 8000f4e:	d946      	bls.n	8000fde <GPIO_Init+0x16e>
  {
    tmpreg = GPIOx->CRH;
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	685b      	ldr	r3, [r3, #4]
 8000f54:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000f56:	2300      	movs	r3, #0
 8000f58:	61bb      	str	r3, [r7, #24]
 8000f5a:	e03a      	b.n	8000fd2 <GPIO_Init+0x162>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8000f5c:	69bb      	ldr	r3, [r7, #24]
 8000f5e:	3308      	adds	r3, #8
 8000f60:	2201      	movs	r2, #1
 8000f62:	fa02 f303 	lsl.w	r3, r2, r3
 8000f66:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	881b      	ldrh	r3, [r3, #0]
 8000f6c:	461a      	mov	r2, r3
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	4013      	ands	r3, r2
 8000f72:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8000f74:	693a      	ldr	r2, [r7, #16]
 8000f76:	68fb      	ldr	r3, [r7, #12]
 8000f78:	429a      	cmp	r2, r3
 8000f7a:	d127      	bne.n	8000fcc <GPIO_Init+0x15c>
      {
        pos = pinpos << 2;
 8000f7c:	69bb      	ldr	r3, [r7, #24]
 8000f7e:	009b      	lsls	r3, r3, #2
 8000f80:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8000f82:	220f      	movs	r2, #15
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	fa02 f303 	lsl.w	r3, r2, r3
 8000f8a:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8000f8c:	68bb      	ldr	r3, [r7, #8]
 8000f8e:	43db      	mvns	r3, r3
 8000f90:	697a      	ldr	r2, [r7, #20]
 8000f92:	4013      	ands	r3, r2
 8000f94:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8000f96:	69fa      	ldr	r2, [r7, #28]
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f9e:	697a      	ldr	r2, [r7, #20]
 8000fa0:	4313      	orrs	r3, r2
 8000fa2:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8000fa4:	683b      	ldr	r3, [r7, #0]
 8000fa6:	78db      	ldrb	r3, [r3, #3]
 8000fa8:	2b28      	cmp	r3, #40	; 0x28
 8000faa:	d105      	bne.n	8000fb8 <GPIO_Init+0x148>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8000fac:	69bb      	ldr	r3, [r7, #24]
 8000fae:	3308      	adds	r3, #8
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	409a      	lsls	r2, r3
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8000fb8:	683b      	ldr	r3, [r7, #0]
 8000fba:	78db      	ldrb	r3, [r3, #3]
 8000fbc:	2b48      	cmp	r3, #72	; 0x48
 8000fbe:	d105      	bne.n	8000fcc <GPIO_Init+0x15c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8000fc0:	69bb      	ldr	r3, [r7, #24]
 8000fc2:	3308      	adds	r3, #8
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	409a      	lsls	r2, r3
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000fcc:	69bb      	ldr	r3, [r7, #24]
 8000fce:	3301      	adds	r3, #1
 8000fd0:	61bb      	str	r3, [r7, #24]
 8000fd2:	69bb      	ldr	r3, [r7, #24]
 8000fd4:	2b07      	cmp	r3, #7
 8000fd6:	d9c1      	bls.n	8000f5c <GPIO_Init+0xec>
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	697a      	ldr	r2, [r7, #20]
 8000fdc:	605a      	str	r2, [r3, #4]
  }
}
 8000fde:	bf00      	nop
 8000fe0:	3724      	adds	r7, #36	; 0x24
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bc80      	pop	{r7}
 8000fe6:	4770      	bx	lr

08000fe8 <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin:  specifies the port bit to read.
  *   This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	b085      	sub	sp, #20
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
 8000ff0:	460b      	mov	r3, r1
 8000ff2:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	689a      	ldr	r2, [r3, #8]
 8000ffc:	887b      	ldrh	r3, [r7, #2]
 8000ffe:	4013      	ands	r3, r2
 8001000:	2b00      	cmp	r3, #0
 8001002:	d002      	beq.n	800100a <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 8001004:	2301      	movs	r3, #1
 8001006:	73fb      	strb	r3, [r7, #15]
 8001008:	e001      	b.n	800100e <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 800100a:	2300      	movs	r3, #0
 800100c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800100e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001010:	4618      	mov	r0, r3
 8001012:	3714      	adds	r7, #20
 8001014:	46bd      	mov	sp, r7
 8001016:	bc80      	pop	{r7}
 8001018:	4770      	bx	lr

0800101a <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800101a:	b480      	push	{r7}
 800101c:	b083      	sub	sp, #12
 800101e:	af00      	add	r7, sp, #0
 8001020:	6078      	str	r0, [r7, #4]
 8001022:	460b      	mov	r3, r1
 8001024:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 8001026:	887a      	ldrh	r2, [r7, #2]
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	611a      	str	r2, [r3, #16]
}
 800102c:	bf00      	nop
 800102e:	370c      	adds	r7, #12
 8001030:	46bd      	mov	sp, r7
 8001032:	bc80      	pop	{r7}
 8001034:	4770      	bx	lr

08001036 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001036:	b480      	push	{r7}
 8001038:	b083      	sub	sp, #12
 800103a:	af00      	add	r7, sp, #0
 800103c:	6078      	str	r0, [r7, #4]
 800103e:	460b      	mov	r3, r1
 8001040:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 8001042:	887a      	ldrh	r2, [r7, #2]
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	615a      	str	r2, [r3, #20]
}
 8001048:	bf00      	nop
 800104a:	370c      	adds	r7, #12
 800104c:	46bd      	mov	sp, r7
 800104e:	bc80      	pop	{r7}
 8001050:	4770      	bx	lr
	...

08001054 <RCC_GetClocksFreq>:
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8001054:	b480      	push	{r7}
 8001056:	b087      	sub	sp, #28
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 800105c:	2300      	movs	r3, #0
 800105e:	617b      	str	r3, [r7, #20]
 8001060:	2300      	movs	r3, #0
 8001062:	613b      	str	r3, [r7, #16]
 8001064:	2300      	movs	r3, #0
 8001066:	60fb      	str	r3, [r7, #12]
 8001068:	2300      	movs	r3, #0
 800106a:	60bb      	str	r3, [r7, #8]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 800106c:	4b4c      	ldr	r3, [pc, #304]	; (80011a0 <RCC_GetClocksFreq+0x14c>)
 800106e:	685b      	ldr	r3, [r3, #4]
 8001070:	f003 030c 	and.w	r3, r3, #12
 8001074:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 8001076:	697b      	ldr	r3, [r7, #20]
 8001078:	2b04      	cmp	r3, #4
 800107a:	d007      	beq.n	800108c <RCC_GetClocksFreq+0x38>
 800107c:	2b08      	cmp	r3, #8
 800107e:	d009      	beq.n	8001094 <RCC_GetClocksFreq+0x40>
 8001080:	2b00      	cmp	r3, #0
 8001082:	d133      	bne.n	80010ec <RCC_GetClocksFreq+0x98>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	4a47      	ldr	r2, [pc, #284]	; (80011a4 <RCC_GetClocksFreq+0x150>)
 8001088:	601a      	str	r2, [r3, #0]
      break;
 800108a:	e033      	b.n	80010f4 <RCC_GetClocksFreq+0xa0>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	4a45      	ldr	r2, [pc, #276]	; (80011a4 <RCC_GetClocksFreq+0x150>)
 8001090:	601a      	str	r2, [r3, #0]
      break;
 8001092:	e02f      	b.n	80010f4 <RCC_GetClocksFreq+0xa0>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 8001094:	4b42      	ldr	r3, [pc, #264]	; (80011a0 <RCC_GetClocksFreq+0x14c>)
 8001096:	685b      	ldr	r3, [r3, #4]
 8001098:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800109c:	613b      	str	r3, [r7, #16]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 800109e:	4b40      	ldr	r3, [pc, #256]	; (80011a0 <RCC_GetClocksFreq+0x14c>)
 80010a0:	685b      	ldr	r3, [r3, #4]
 80010a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010a6:	60fb      	str	r3, [r7, #12]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 80010a8:	693b      	ldr	r3, [r7, #16]
 80010aa:	0c9b      	lsrs	r3, r3, #18
 80010ac:	3302      	adds	r3, #2
 80010ae:	613b      	str	r3, [r7, #16]
      
      if (pllsource == 0x00)
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d106      	bne.n	80010c4 <RCC_GetClocksFreq+0x70>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 80010b6:	693b      	ldr	r3, [r7, #16]
 80010b8:	4a3b      	ldr	r2, [pc, #236]	; (80011a8 <RCC_GetClocksFreq+0x154>)
 80010ba:	fb02 f203 	mul.w	r2, r2, r3
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 80010c2:	e017      	b.n	80010f4 <RCC_GetClocksFreq+0xa0>
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 80010c4:	4b36      	ldr	r3, [pc, #216]	; (80011a0 <RCC_GetClocksFreq+0x14c>)
 80010c6:	685b      	ldr	r3, [r3, #4]
 80010c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d006      	beq.n	80010de <RCC_GetClocksFreq+0x8a>
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 80010d0:	693b      	ldr	r3, [r7, #16]
 80010d2:	4a35      	ldr	r2, [pc, #212]	; (80011a8 <RCC_GetClocksFreq+0x154>)
 80010d4:	fb02 f203 	mul.w	r2, r2, r3
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	601a      	str	r2, [r3, #0]
      break;
 80010dc:	e00a      	b.n	80010f4 <RCC_GetClocksFreq+0xa0>
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 80010de:	693b      	ldr	r3, [r7, #16]
 80010e0:	4a30      	ldr	r2, [pc, #192]	; (80011a4 <RCC_GetClocksFreq+0x150>)
 80010e2:	fb02 f203 	mul.w	r2, r2, r3
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	601a      	str	r2, [r3, #0]
      break;
 80010ea:	e003      	b.n	80010f4 <RCC_GetClocksFreq+0xa0>

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	4a2d      	ldr	r2, [pc, #180]	; (80011a4 <RCC_GetClocksFreq+0x150>)
 80010f0:	601a      	str	r2, [r3, #0]
      break;
 80010f2:	bf00      	nop
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 80010f4:	4b2a      	ldr	r3, [pc, #168]	; (80011a0 <RCC_GetClocksFreq+0x14c>)
 80010f6:	685b      	ldr	r3, [r3, #4]
 80010f8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80010fc:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 4;
 80010fe:	697b      	ldr	r3, [r7, #20]
 8001100:	091b      	lsrs	r3, r3, #4
 8001102:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8001104:	4a29      	ldr	r2, [pc, #164]	; (80011ac <RCC_GetClocksFreq+0x158>)
 8001106:	697b      	ldr	r3, [r7, #20]
 8001108:	4413      	add	r3, r2
 800110a:	781b      	ldrb	r3, [r3, #0]
 800110c:	b2db      	uxtb	r3, r3
 800110e:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681a      	ldr	r2, [r3, #0]
 8001114:	68bb      	ldr	r3, [r7, #8]
 8001116:	40da      	lsrs	r2, r3
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	605a      	str	r2, [r3, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 800111c:	4b20      	ldr	r3, [pc, #128]	; (80011a0 <RCC_GetClocksFreq+0x14c>)
 800111e:	685b      	ldr	r3, [r3, #4]
 8001120:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001124:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 8;
 8001126:	697b      	ldr	r3, [r7, #20]
 8001128:	0a1b      	lsrs	r3, r3, #8
 800112a:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 800112c:	4a1f      	ldr	r2, [pc, #124]	; (80011ac <RCC_GetClocksFreq+0x158>)
 800112e:	697b      	ldr	r3, [r7, #20]
 8001130:	4413      	add	r3, r2
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	b2db      	uxtb	r3, r3
 8001136:	60bb      	str	r3, [r7, #8]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	685a      	ldr	r2, [r3, #4]
 800113c:	68bb      	ldr	r3, [r7, #8]
 800113e:	40da      	lsrs	r2, r3
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	609a      	str	r2, [r3, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 8001144:	4b16      	ldr	r3, [pc, #88]	; (80011a0 <RCC_GetClocksFreq+0x14c>)
 8001146:	685b      	ldr	r3, [r3, #4]
 8001148:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 800114c:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 11;
 800114e:	697b      	ldr	r3, [r7, #20]
 8001150:	0adb      	lsrs	r3, r3, #11
 8001152:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8001154:	4a15      	ldr	r2, [pc, #84]	; (80011ac <RCC_GetClocksFreq+0x158>)
 8001156:	697b      	ldr	r3, [r7, #20]
 8001158:	4413      	add	r3, r2
 800115a:	781b      	ldrb	r3, [r3, #0]
 800115c:	b2db      	uxtb	r3, r3
 800115e:	60bb      	str	r3, [r7, #8]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	685a      	ldr	r2, [r3, #4]
 8001164:	68bb      	ldr	r3, [r7, #8]
 8001166:	40da      	lsrs	r2, r3
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	60da      	str	r2, [r3, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 800116c:	4b0c      	ldr	r3, [pc, #48]	; (80011a0 <RCC_GetClocksFreq+0x14c>)
 800116e:	685b      	ldr	r3, [r3, #4]
 8001170:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001174:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 14;
 8001176:	697b      	ldr	r3, [r7, #20]
 8001178:	0b9b      	lsrs	r3, r3, #14
 800117a:	617b      	str	r3, [r7, #20]
  presc = ADCPrescTable[tmp];
 800117c:	4a0c      	ldr	r2, [pc, #48]	; (80011b0 <RCC_GetClocksFreq+0x15c>)
 800117e:	697b      	ldr	r3, [r7, #20]
 8001180:	4413      	add	r3, r2
 8001182:	781b      	ldrb	r3, [r3, #0]
 8001184:	b2db      	uxtb	r3, r3
 8001186:	60bb      	str	r3, [r7, #8]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	68da      	ldr	r2, [r3, #12]
 800118c:	68bb      	ldr	r3, [r7, #8]
 800118e:	fbb2 f2f3 	udiv	r2, r2, r3
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	611a      	str	r2, [r3, #16]
}
 8001196:	bf00      	nop
 8001198:	371c      	adds	r7, #28
 800119a:	46bd      	mov	sp, r7
 800119c:	bc80      	pop	{r7}
 800119e:	4770      	bx	lr
 80011a0:	40021000 	.word	0x40021000
 80011a4:	007a1200 	.word	0x007a1200
 80011a8:	003d0900 	.word	0x003d0900
 80011ac:	20000000 	.word	0x20000000
 80011b0:	20000010 	.word	0x20000010

080011b4 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 80011b4:	b480      	push	{r7}
 80011b6:	b083      	sub	sp, #12
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
 80011bc:	460b      	mov	r3, r1
 80011be:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80011c0:	78fb      	ldrb	r3, [r7, #3]
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d006      	beq.n	80011d4 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80011c6:	4909      	ldr	r1, [pc, #36]	; (80011ec <RCC_APB2PeriphClockCmd+0x38>)
 80011c8:	4b08      	ldr	r3, [pc, #32]	; (80011ec <RCC_APB2PeriphClockCmd+0x38>)
 80011ca:	699a      	ldr	r2, [r3, #24]
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	4313      	orrs	r3, r2
 80011d0:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 80011d2:	e006      	b.n	80011e2 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80011d4:	4905      	ldr	r1, [pc, #20]	; (80011ec <RCC_APB2PeriphClockCmd+0x38>)
 80011d6:	4b05      	ldr	r3, [pc, #20]	; (80011ec <RCC_APB2PeriphClockCmd+0x38>)
 80011d8:	699a      	ldr	r2, [r3, #24]
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	43db      	mvns	r3, r3
 80011de:	4013      	ands	r3, r2
 80011e0:	618b      	str	r3, [r1, #24]
}
 80011e2:	bf00      	nop
 80011e4:	370c      	adds	r7, #12
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bc80      	pop	{r7}
 80011ea:	4770      	bx	lr
 80011ec:	40021000 	.word	0x40021000

080011f0 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80011f0:	b480      	push	{r7}
 80011f2:	b083      	sub	sp, #12
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
 80011f8:	460b      	mov	r3, r1
 80011fa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80011fc:	78fb      	ldrb	r3, [r7, #3]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d006      	beq.n	8001210 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8001202:	4909      	ldr	r1, [pc, #36]	; (8001228 <RCC_APB1PeriphClockCmd+0x38>)
 8001204:	4b08      	ldr	r3, [pc, #32]	; (8001228 <RCC_APB1PeriphClockCmd+0x38>)
 8001206:	69da      	ldr	r2, [r3, #28]
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	4313      	orrs	r3, r2
 800120c:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 800120e:	e006      	b.n	800121e <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8001210:	4905      	ldr	r1, [pc, #20]	; (8001228 <RCC_APB1PeriphClockCmd+0x38>)
 8001212:	4b05      	ldr	r3, [pc, #20]	; (8001228 <RCC_APB1PeriphClockCmd+0x38>)
 8001214:	69da      	ldr	r2, [r3, #28]
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	43db      	mvns	r3, r3
 800121a:	4013      	ands	r3, r2
 800121c:	61cb      	str	r3, [r1, #28]
}
 800121e:	bf00      	nop
 8001220:	370c      	adds	r7, #12
 8001222:	46bd      	mov	sp, r7
 8001224:	bc80      	pop	{r7}
 8001226:	4770      	bx	lr
 8001228:	40021000 	.word	0x40021000

0800122c <TIM_TimeBaseInit>:
  *         structure that contains the configuration information for the 
  *         specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 800122c:	b480      	push	{r7}
 800122e:	b085      	sub	sp, #20
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
 8001234:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8001236:	2300      	movs	r3, #0
 8001238:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	881b      	ldrh	r3, [r3, #0]
 800123e:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	4a2e      	ldr	r2, [pc, #184]	; (80012fc <TIM_TimeBaseInit+0xd0>)
 8001244:	4293      	cmp	r3, r2
 8001246:	d013      	beq.n	8001270 <TIM_TimeBaseInit+0x44>
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	4a2d      	ldr	r2, [pc, #180]	; (8001300 <TIM_TimeBaseInit+0xd4>)
 800124c:	4293      	cmp	r3, r2
 800124e:	d00f      	beq.n	8001270 <TIM_TimeBaseInit+0x44>
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001256:	d00b      	beq.n	8001270 <TIM_TimeBaseInit+0x44>
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	4a2a      	ldr	r2, [pc, #168]	; (8001304 <TIM_TimeBaseInit+0xd8>)
 800125c:	4293      	cmp	r3, r2
 800125e:	d007      	beq.n	8001270 <TIM_TimeBaseInit+0x44>
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	4a29      	ldr	r2, [pc, #164]	; (8001308 <TIM_TimeBaseInit+0xdc>)
 8001264:	4293      	cmp	r3, r2
 8001266:	d003      	beq.n	8001270 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	4a28      	ldr	r2, [pc, #160]	; (800130c <TIM_TimeBaseInit+0xe0>)
 800126c:	4293      	cmp	r3, r2
 800126e:	d108      	bne.n	8001282 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 8001270:	89fb      	ldrh	r3, [r7, #14]
 8001272:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001276:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	885a      	ldrh	r2, [r3, #2]
 800127c:	89fb      	ldrh	r3, [r7, #14]
 800127e:	4313      	orrs	r3, r2
 8001280:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	4a22      	ldr	r2, [pc, #136]	; (8001310 <TIM_TimeBaseInit+0xe4>)
 8001286:	4293      	cmp	r3, r2
 8001288:	d00c      	beq.n	80012a4 <TIM_TimeBaseInit+0x78>
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	4a21      	ldr	r2, [pc, #132]	; (8001314 <TIM_TimeBaseInit+0xe8>)
 800128e:	4293      	cmp	r3, r2
 8001290:	d008      	beq.n	80012a4 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 8001292:	89fb      	ldrh	r3, [r7, #14]
 8001294:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001298:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	88da      	ldrh	r2, [r3, #6]
 800129e:	89fb      	ldrh	r3, [r7, #14]
 80012a0:	4313      	orrs	r3, r2
 80012a2:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	89fa      	ldrh	r2, [r7, #14]
 80012a8:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	889a      	ldrh	r2, [r3, #4]
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	859a      	strh	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	881a      	ldrh	r2, [r3, #0]
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17))  
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	4a0f      	ldr	r2, [pc, #60]	; (80012fc <TIM_TimeBaseInit+0xd0>)
 80012be:	4293      	cmp	r3, r2
 80012c0:	d00f      	beq.n	80012e2 <TIM_TimeBaseInit+0xb6>
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	4a0e      	ldr	r2, [pc, #56]	; (8001300 <TIM_TimeBaseInit+0xd4>)
 80012c6:	4293      	cmp	r3, r2
 80012c8:	d00b      	beq.n	80012e2 <TIM_TimeBaseInit+0xb6>
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	4a12      	ldr	r2, [pc, #72]	; (8001318 <TIM_TimeBaseInit+0xec>)
 80012ce:	4293      	cmp	r3, r2
 80012d0:	d007      	beq.n	80012e2 <TIM_TimeBaseInit+0xb6>
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	4a11      	ldr	r2, [pc, #68]	; (800131c <TIM_TimeBaseInit+0xf0>)
 80012d6:	4293      	cmp	r3, r2
 80012d8:	d003      	beq.n	80012e2 <TIM_TimeBaseInit+0xb6>
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	4a10      	ldr	r2, [pc, #64]	; (8001320 <TIM_TimeBaseInit+0xf4>)
 80012de:	4293      	cmp	r3, r2
 80012e0:	d104      	bne.n	80012ec <TIM_TimeBaseInit+0xc0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	7a1b      	ldrb	r3, [r3, #8]
 80012e6:	b29a      	uxth	r2, r3
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler and the Repetition counter
     values immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;           
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	2201      	movs	r2, #1
 80012f0:	829a      	strh	r2, [r3, #20]
}
 80012f2:	bf00      	nop
 80012f4:	3714      	adds	r7, #20
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bc80      	pop	{r7}
 80012fa:	4770      	bx	lr
 80012fc:	40012c00 	.word	0x40012c00
 8001300:	40013400 	.word	0x40013400
 8001304:	40000400 	.word	0x40000400
 8001308:	40000800 	.word	0x40000800
 800130c:	40000c00 	.word	0x40000c00
 8001310:	40001000 	.word	0x40001000
 8001314:	40001400 	.word	0x40001400
 8001318:	40014000 	.word	0x40014000
 800131c:	40014400 	.word	0x40014400
 8001320:	40014800 	.word	0x40014800

08001324 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8001324:	b480      	push	{r7}
 8001326:	b085      	sub	sp, #20
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
 800132c:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 800132e:	2300      	movs	r3, #0
 8001330:	817b      	strh	r3, [r7, #10]
 8001332:	2300      	movs	r3, #0
 8001334:	81fb      	strh	r3, [r7, #14]
 8001336:	2300      	movs	r3, #0
 8001338:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CCER_CC1E);
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	8c1b      	ldrh	r3, [r3, #32]
 800133e:	b29b      	uxth	r3, r3
 8001340:	f023 0301 	bic.w	r3, r3, #1
 8001344:	b29a      	uxth	r2, r3
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	841a      	strh	r2, [r3, #32]
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	8c1b      	ldrh	r3, [r3, #32]
 800134e:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	889b      	ldrh	r3, [r3, #4]
 8001354:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	8b1b      	ldrh	r3, [r3, #24]
 800135a:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC1M));
 800135c:	897b      	ldrh	r3, [r7, #10]
 800135e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001362:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC1S));
 8001364:	897b      	ldrh	r3, [r7, #10]
 8001366:	f023 0303 	bic.w	r3, r3, #3
 800136a:	817b      	strh	r3, [r7, #10]

  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800136c:	683b      	ldr	r3, [r7, #0]
 800136e:	881a      	ldrh	r2, [r3, #0]
 8001370:	897b      	ldrh	r3, [r7, #10]
 8001372:	4313      	orrs	r3, r2
 8001374:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P));
 8001376:	89fb      	ldrh	r3, [r7, #14]
 8001378:	f023 0302 	bic.w	r3, r3, #2
 800137c:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	891a      	ldrh	r2, [r3, #8]
 8001382:	89fb      	ldrh	r3, [r7, #14]
 8001384:	4313      	orrs	r3, r2
 8001386:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	885a      	ldrh	r2, [r3, #2]
 800138c:	89fb      	ldrh	r3, [r7, #14]
 800138e:	4313      	orrs	r3, r2
 8001390:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)||
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	4a24      	ldr	r2, [pc, #144]	; (8001428 <TIM_OC1Init+0x104>)
 8001396:	4293      	cmp	r3, r2
 8001398:	d00f      	beq.n	80013ba <TIM_OC1Init+0x96>
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	4a23      	ldr	r2, [pc, #140]	; (800142c <TIM_OC1Init+0x108>)
 800139e:	4293      	cmp	r3, r2
 80013a0:	d00b      	beq.n	80013ba <TIM_OC1Init+0x96>
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	4a22      	ldr	r2, [pc, #136]	; (8001430 <TIM_OC1Init+0x10c>)
 80013a6:	4293      	cmp	r3, r2
 80013a8:	d007      	beq.n	80013ba <TIM_OC1Init+0x96>
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	4a21      	ldr	r2, [pc, #132]	; (8001434 <TIM_OC1Init+0x110>)
 80013ae:	4293      	cmp	r3, r2
 80013b0:	d003      	beq.n	80013ba <TIM_OC1Init+0x96>
     (TIMx == TIM16)|| (TIMx == TIM17))
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	4a20      	ldr	r2, [pc, #128]	; (8001438 <TIM_OC1Init+0x114>)
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d123      	bne.n	8001402 <TIM_OC1Init+0xde>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NP));
 80013ba:	89fb      	ldrh	r3, [r7, #14]
 80013bc:	f023 0308 	bic.w	r3, r3, #8
 80013c0:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	895a      	ldrh	r2, [r3, #10]
 80013c6:	89fb      	ldrh	r3, [r7, #14]
 80013c8:	4313      	orrs	r3, r2
 80013ca:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NE));    
 80013cc:	89fb      	ldrh	r3, [r7, #14]
 80013ce:	f023 0304 	bic.w	r3, r3, #4
 80013d2:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	889a      	ldrh	r2, [r3, #4]
 80013d8:	89fb      	ldrh	r3, [r7, #14]
 80013da:	4313      	orrs	r3, r2
 80013dc:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1));
 80013de:	89bb      	ldrh	r3, [r7, #12]
 80013e0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80013e4:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1N));
 80013e6:	89bb      	ldrh	r3, [r7, #12]
 80013e8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80013ec:	81bb      	strh	r3, [r7, #12]
    
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	899a      	ldrh	r2, [r3, #12]
 80013f2:	89bb      	ldrh	r3, [r7, #12]
 80013f4:	4313      	orrs	r3, r2
 80013f6:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	89da      	ldrh	r2, [r3, #14]
 80013fc:	89bb      	ldrh	r3, [r7, #12]
 80013fe:	4313      	orrs	r3, r2
 8001400:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	89ba      	ldrh	r2, [r7, #12]
 8001406:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	897a      	ldrh	r2, [r7, #10]
 800140c:	831a      	strh	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse; 
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	88da      	ldrh	r2, [r3, #6]
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	869a      	strh	r2, [r3, #52]	; 0x34
 
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	89fa      	ldrh	r2, [r7, #14]
 800141a:	841a      	strh	r2, [r3, #32]
}
 800141c:	bf00      	nop
 800141e:	3714      	adds	r7, #20
 8001420:	46bd      	mov	sp, r7
 8001422:	bc80      	pop	{r7}
 8001424:	4770      	bx	lr
 8001426:	bf00      	nop
 8001428:	40012c00 	.word	0x40012c00
 800142c:	40013400 	.word	0x40013400
 8001430:	40014000 	.word	0x40014000
 8001434:	40014400 	.word	0x40014400
 8001438:	40014800 	.word	0x40014800

0800143c <TIM_ICInit>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b082      	sub	sp, #8
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
 8001444:	6039      	str	r1, [r7, #0]
  }
  else
  {
    assert_param(IS_TIM_IC_POLARITY_LITE(TIM_ICInitStruct->TIM_ICPolarity));
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	881b      	ldrh	r3, [r3, #0]
 800144a:	2b00      	cmp	r3, #0
 800144c:	d10f      	bne.n	800146e <TIM_ICInit+0x32>
  {
    assert_param(IS_TIM_LIST8_PERIPH(TIMx));
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 800144e:	683b      	ldr	r3, [r7, #0]
 8001450:	8859      	ldrh	r1, [r3, #2]
 8001452:	683b      	ldr	r3, [r7, #0]
 8001454:	889a      	ldrh	r2, [r3, #4]
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	891b      	ldrh	r3, [r3, #8]
 800145a:	6878      	ldr	r0, [r7, #4]
 800145c:	f000 f948 	bl	80016f0 <TI1_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	88db      	ldrh	r3, [r3, #6]
 8001464:	4619      	mov	r1, r3
 8001466:	6878      	ldr	r0, [r7, #4]
 8001468:	f000 f899 	bl	800159e <TIM_SetIC1Prescaler>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 800146c:	e036      	b.n	80014dc <TIM_ICInit+0xa0>
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	881b      	ldrh	r3, [r3, #0]
 8001472:	2b04      	cmp	r3, #4
 8001474:	d10f      	bne.n	8001496 <TIM_ICInit+0x5a>
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	8859      	ldrh	r1, [r3, #2]
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	889a      	ldrh	r2, [r3, #4]
 800147e:	683b      	ldr	r3, [r7, #0]
 8001480:	891b      	ldrh	r3, [r3, #8]
 8001482:	6878      	ldr	r0, [r7, #4]
 8001484:	f000 f9a4 	bl	80017d0 <TI2_Config>
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8001488:	683b      	ldr	r3, [r7, #0]
 800148a:	88db      	ldrh	r3, [r3, #6]
 800148c:	4619      	mov	r1, r3
 800148e:	6878      	ldr	r0, [r7, #4]
 8001490:	f000 f8a0 	bl	80015d4 <TIM_SetIC2Prescaler>
}
 8001494:	e022      	b.n	80014dc <TIM_ICInit+0xa0>
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 8001496:	683b      	ldr	r3, [r7, #0]
 8001498:	881b      	ldrh	r3, [r3, #0]
 800149a:	2b08      	cmp	r3, #8
 800149c:	d10f      	bne.n	80014be <TIM_ICInit+0x82>
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 800149e:	683b      	ldr	r3, [r7, #0]
 80014a0:	8859      	ldrh	r1, [r3, #2]
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	889a      	ldrh	r2, [r3, #4]
 80014a6:	683b      	ldr	r3, [r7, #0]
 80014a8:	891b      	ldrh	r3, [r3, #8]
 80014aa:	6878      	ldr	r0, [r7, #4]
 80014ac:	f000 fa0a 	bl	80018c4 <TI3_Config>
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	88db      	ldrh	r3, [r3, #6]
 80014b4:	4619      	mov	r1, r3
 80014b6:	6878      	ldr	r0, [r7, #4]
 80014b8:	f000 f8a9 	bl	800160e <TIM_SetIC3Prescaler>
}
 80014bc:	e00e      	b.n	80014dc <TIM_ICInit+0xa0>
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	8859      	ldrh	r1, [r3, #2]
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	889a      	ldrh	r2, [r3, #4]
 80014c6:	683b      	ldr	r3, [r7, #0]
 80014c8:	891b      	ldrh	r3, [r3, #8]
 80014ca:	6878      	ldr	r0, [r7, #4]
 80014cc:	f000 fa70 	bl	80019b0 <TI4_Config>
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80014d0:	683b      	ldr	r3, [r7, #0]
 80014d2:	88db      	ldrh	r3, [r3, #6]
 80014d4:	4619      	mov	r1, r3
 80014d6:	6878      	ldr	r0, [r7, #4]
 80014d8:	f000 f8b4 	bl	8001644 <TIM_SetIC4Prescaler>
}
 80014dc:	bf00      	nop
 80014de:	3708      	adds	r7, #8
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}

080014e4 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80014e4:	b480      	push	{r7}
 80014e6:	b083      	sub	sp, #12
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
 80014ec:	460b      	mov	r3, r1
 80014ee:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80014f0:	78fb      	ldrb	r3, [r7, #3]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d008      	beq.n	8001508 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	881b      	ldrh	r3, [r3, #0]
 80014fa:	b29b      	uxth	r3, r3
 80014fc:	f043 0301 	orr.w	r3, r3, #1
 8001500:	b29a      	uxth	r2, r3
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
  }
}
 8001506:	e007      	b.n	8001518 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	881b      	ldrh	r3, [r3, #0]
 800150c:	b29b      	uxth	r3, r3
 800150e:	f023 0301 	bic.w	r3, r3, #1
 8001512:	b29a      	uxth	r2, r3
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	801a      	strh	r2, [r3, #0]
}
 8001518:	bf00      	nop
 800151a:	370c      	adds	r7, #12
 800151c:	46bd      	mov	sp, r7
 800151e:	bc80      	pop	{r7}
 8001520:	4770      	bx	lr

08001522 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8001522:	b480      	push	{r7}
 8001524:	b083      	sub	sp, #12
 8001526:	af00      	add	r7, sp, #0
 8001528:	6078      	str	r0, [r7, #4]
 800152a:	460b      	mov	r3, r1
 800152c:	807b      	strh	r3, [r7, #2]
 800152e:	4613      	mov	r3, r2
 8001530:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001532:	787b      	ldrb	r3, [r7, #1]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d008      	beq.n	800154a <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	899b      	ldrh	r3, [r3, #12]
 800153c:	b29a      	uxth	r2, r3
 800153e:	887b      	ldrh	r3, [r7, #2]
 8001540:	4313      	orrs	r3, r2
 8001542:	b29a      	uxth	r2, r3
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 8001548:	e009      	b.n	800155e <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	899b      	ldrh	r3, [r3, #12]
 800154e:	b29a      	uxth	r2, r3
 8001550:	887b      	ldrh	r3, [r7, #2]
 8001552:	43db      	mvns	r3, r3
 8001554:	b29b      	uxth	r3, r3
 8001556:	4013      	ands	r3, r2
 8001558:	b29a      	uxth	r2, r3
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	819a      	strh	r2, [r3, #12]
}
 800155e:	bf00      	nop
 8001560:	370c      	adds	r7, #12
 8001562:	46bd      	mov	sp, r7
 8001564:	bc80      	pop	{r7}
 8001566:	4770      	bx	lr

08001568 <TIM_OC1PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8001568:	b480      	push	{r7}
 800156a:	b085      	sub	sp, #20
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
 8001570:	460b      	mov	r3, r1
 8001572:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8001574:	2300      	movs	r3, #0
 8001576:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr1 = TIMx->CCMR1;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	8b1b      	ldrh	r3, [r3, #24]
 800157c:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1PE);
 800157e:	89fb      	ldrh	r3, [r7, #14]
 8001580:	f023 0308 	bic.w	r3, r3, #8
 8001584:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8001586:	89fa      	ldrh	r2, [r7, #14]
 8001588:	887b      	ldrh	r3, [r7, #2]
 800158a:	4313      	orrs	r3, r2
 800158c:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	89fa      	ldrh	r2, [r7, #14]
 8001592:	831a      	strh	r2, [r3, #24]
}
 8001594:	bf00      	nop
 8001596:	3714      	adds	r7, #20
 8001598:	46bd      	mov	sp, r7
 800159a:	bc80      	pop	{r7}
 800159c:	4770      	bx	lr

0800159e <TIM_SetIC1Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 800159e:	b480      	push	{r7}
 80015a0:	b083      	sub	sp, #12
 80015a2:	af00      	add	r7, sp, #0
 80015a4:	6078      	str	r0, [r7, #4]
 80015a6:	460b      	mov	r3, r1
 80015a8:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC1PSC);
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	8b1b      	ldrh	r3, [r3, #24]
 80015ae:	b29b      	uxth	r3, r3
 80015b0:	f023 030c 	bic.w	r3, r3, #12
 80015b4:	b29a      	uxth	r2, r3
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	831a      	strh	r2, [r3, #24]
  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	8b1b      	ldrh	r3, [r3, #24]
 80015be:	b29a      	uxth	r2, r3
 80015c0:	887b      	ldrh	r3, [r7, #2]
 80015c2:	4313      	orrs	r3, r2
 80015c4:	b29a      	uxth	r2, r3
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	831a      	strh	r2, [r3, #24]
}
 80015ca:	bf00      	nop
 80015cc:	370c      	adds	r7, #12
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bc80      	pop	{r7}
 80015d2:	4770      	bx	lr

080015d4 <TIM_SetIC2Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 80015d4:	b480      	push	{r7}
 80015d6:	b083      	sub	sp, #12
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
 80015dc:	460b      	mov	r3, r1
 80015de:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC2PSC);
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	8b1b      	ldrh	r3, [r3, #24]
 80015e4:	b29b      	uxth	r3, r3
 80015e6:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80015ea:	b29a      	uxth	r2, r3
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	831a      	strh	r2, [r3, #24]
  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	8b1b      	ldrh	r3, [r3, #24]
 80015f4:	b29a      	uxth	r2, r3
 80015f6:	887b      	ldrh	r3, [r7, #2]
 80015f8:	021b      	lsls	r3, r3, #8
 80015fa:	b29b      	uxth	r3, r3
 80015fc:	4313      	orrs	r3, r2
 80015fe:	b29a      	uxth	r2, r3
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	831a      	strh	r2, [r3, #24]
}
 8001604:	bf00      	nop
 8001606:	370c      	adds	r7, #12
 8001608:	46bd      	mov	sp, r7
 800160a:	bc80      	pop	{r7}
 800160c:	4770      	bx	lr

0800160e <TIM_SetIC3Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 800160e:	b480      	push	{r7}
 8001610:	b083      	sub	sp, #12
 8001612:	af00      	add	r7, sp, #0
 8001614:	6078      	str	r0, [r7, #4]
 8001616:	460b      	mov	r3, r1
 8001618:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC3PSC);
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	8b9b      	ldrh	r3, [r3, #28]
 800161e:	b29b      	uxth	r3, r3
 8001620:	f023 030c 	bic.w	r3, r3, #12
 8001624:	b29a      	uxth	r2, r3
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	839a      	strh	r2, [r3, #28]
  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	8b9b      	ldrh	r3, [r3, #28]
 800162e:	b29a      	uxth	r2, r3
 8001630:	887b      	ldrh	r3, [r7, #2]
 8001632:	4313      	orrs	r3, r2
 8001634:	b29a      	uxth	r2, r3
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	839a      	strh	r2, [r3, #28]
}
 800163a:	bf00      	nop
 800163c:	370c      	adds	r7, #12
 800163e:	46bd      	mov	sp, r7
 8001640:	bc80      	pop	{r7}
 8001642:	4770      	bx	lr

08001644 <TIM_SetIC4Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{  
 8001644:	b480      	push	{r7}
 8001646:	b083      	sub	sp, #12
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
 800164c:	460b      	mov	r3, r1
 800164e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC4PSC);
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	8b9b      	ldrh	r3, [r3, #28]
 8001654:	b29b      	uxth	r3, r3
 8001656:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800165a:	b29a      	uxth	r2, r3
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	839a      	strh	r2, [r3, #28]
  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	8b9b      	ldrh	r3, [r3, #28]
 8001664:	b29a      	uxth	r2, r3
 8001666:	887b      	ldrh	r3, [r7, #2]
 8001668:	021b      	lsls	r3, r3, #8
 800166a:	b29b      	uxth	r3, r3
 800166c:	4313      	orrs	r3, r2
 800166e:	b29a      	uxth	r2, r3
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	839a      	strh	r2, [r3, #28]
}
 8001674:	bf00      	nop
 8001676:	370c      	adds	r7, #12
 8001678:	46bd      	mov	sp, r7
 800167a:	bc80      	pop	{r7}
 800167c:	4770      	bx	lr

0800167e <TIM_GetITStatus>:
  *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.  
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 800167e:	b480      	push	{r7}
 8001680:	b085      	sub	sp, #20
 8001682:	af00      	add	r7, sp, #0
 8001684:	6078      	str	r0, [r7, #4]
 8001686:	460b      	mov	r3, r1
 8001688:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 800168a:	2300      	movs	r3, #0
 800168c:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 800168e:	2300      	movs	r3, #0
 8001690:	81bb      	strh	r3, [r7, #12]
 8001692:	2300      	movs	r3, #0
 8001694:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	8a1b      	ldrh	r3, [r3, #16]
 800169a:	b29a      	uxth	r2, r3
 800169c:	887b      	ldrh	r3, [r7, #2]
 800169e:	4013      	ands	r3, r2
 80016a0:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	899b      	ldrh	r3, [r3, #12]
 80016a6:	b29a      	uxth	r2, r3
 80016a8:	887b      	ldrh	r3, [r7, #2]
 80016aa:	4013      	ands	r3, r2
 80016ac:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 80016ae:	89bb      	ldrh	r3, [r7, #12]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d005      	beq.n	80016c0 <TIM_GetITStatus+0x42>
 80016b4:	897b      	ldrh	r3, [r7, #10]
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d002      	beq.n	80016c0 <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 80016ba:	2301      	movs	r3, #1
 80016bc:	73fb      	strb	r3, [r7, #15]
 80016be:	e001      	b.n	80016c4 <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 80016c0:	2300      	movs	r3, #0
 80016c2:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80016c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80016c6:	4618      	mov	r0, r3
 80016c8:	3714      	adds	r7, #20
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bc80      	pop	{r7}
 80016ce:	4770      	bx	lr

080016d0 <TIM_ClearITPendingBit>:
  *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 80016d0:	b480      	push	{r7}
 80016d2:	b083      	sub	sp, #12
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
 80016d8:	460b      	mov	r3, r1
 80016da:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 80016dc:	887b      	ldrh	r3, [r7, #2]
 80016de:	43db      	mvns	r3, r3
 80016e0:	b29a      	uxth	r2, r3
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	821a      	strh	r2, [r3, #16]
}
 80016e6:	bf00      	nop
 80016e8:	370c      	adds	r7, #12
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bc80      	pop	{r7}
 80016ee:	4770      	bx	lr

080016f0 <TI1_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 80016f0:	b480      	push	{r7}
 80016f2:	b087      	sub	sp, #28
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	60f8      	str	r0, [r7, #12]
 80016f8:	4608      	mov	r0, r1
 80016fa:	4611      	mov	r1, r2
 80016fc:	461a      	mov	r2, r3
 80016fe:	4603      	mov	r3, r0
 8001700:	817b      	strh	r3, [r7, #10]
 8001702:	460b      	mov	r3, r1
 8001704:	813b      	strh	r3, [r7, #8]
 8001706:	4613      	mov	r3, r2
 8001708:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr1 = 0, tmpccer = 0;
 800170a:	2300      	movs	r3, #0
 800170c:	82bb      	strh	r3, [r7, #20]
 800170e:	2300      	movs	r3, #0
 8001710:	82fb      	strh	r3, [r7, #22]
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC1E);
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	8c1b      	ldrh	r3, [r3, #32]
 8001716:	b29b      	uxth	r3, r3
 8001718:	f023 0301 	bic.w	r3, r3, #1
 800171c:	b29a      	uxth	r2, r3
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	8b1b      	ldrh	r3, [r3, #24]
 8001726:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	8c1b      	ldrh	r3, [r3, #32]
 800172c:	82fb      	strh	r3, [r7, #22]
  /* Select the Input and set the filter */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC1F)));
 800172e:	8abb      	ldrh	r3, [r7, #20]
 8001730:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8001734:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8001736:	88fb      	ldrh	r3, [r7, #6]
 8001738:	011b      	lsls	r3, r3, #4
 800173a:	b29a      	uxth	r2, r3
 800173c:	893b      	ldrh	r3, [r7, #8]
 800173e:	4313      	orrs	r3, r2
 8001740:	b29a      	uxth	r2, r3
 8001742:	8abb      	ldrh	r3, [r7, #20]
 8001744:	4313      	orrs	r3, r2
 8001746:	82bb      	strh	r3, [r7, #20]
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	4a1c      	ldr	r2, [pc, #112]	; (80017bc <TI1_Config+0xcc>)
 800174c:	4293      	cmp	r3, r2
 800174e:	d013      	beq.n	8001778 <TI1_Config+0x88>
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	4a1b      	ldr	r2, [pc, #108]	; (80017c0 <TI1_Config+0xd0>)
 8001754:	4293      	cmp	r3, r2
 8001756:	d00f      	beq.n	8001778 <TI1_Config+0x88>
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800175e:	d00b      	beq.n	8001778 <TI1_Config+0x88>
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	4a18      	ldr	r2, [pc, #96]	; (80017c4 <TI1_Config+0xd4>)
 8001764:	4293      	cmp	r3, r2
 8001766:	d007      	beq.n	8001778 <TI1_Config+0x88>
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	4a17      	ldr	r2, [pc, #92]	; (80017c8 <TI1_Config+0xd8>)
 800176c:	4293      	cmp	r3, r2
 800176e:	d003      	beq.n	8001778 <TI1_Config+0x88>
     (TIMx == TIM4) ||(TIMx == TIM5))
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	4a16      	ldr	r2, [pc, #88]	; (80017cc <TI1_Config+0xdc>)
 8001774:	4293      	cmp	r3, r2
 8001776:	d10b      	bne.n	8001790 <TI1_Config+0xa0>
  {
    /* Select the Polarity and set the CC1E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P));
 8001778:	8afb      	ldrh	r3, [r7, #22]
 800177a:	f023 0302 	bic.w	r3, r3, #2
 800177e:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 8001780:	897a      	ldrh	r2, [r7, #10]
 8001782:	8afb      	ldrh	r3, [r7, #22]
 8001784:	4313      	orrs	r3, r2
 8001786:	b29b      	uxth	r3, r3
 8001788:	f043 0301 	orr.w	r3, r3, #1
 800178c:	82fb      	strh	r3, [r7, #22]
 800178e:	e00a      	b.n	80017a6 <TI1_Config+0xb6>
  }
  else
  {
    /* Select the Polarity and set the CC1E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8001790:	8afb      	ldrh	r3, [r7, #22]
 8001792:	f023 030a 	bic.w	r3, r3, #10
 8001796:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 8001798:	897a      	ldrh	r2, [r7, #10]
 800179a:	8afb      	ldrh	r3, [r7, #22]
 800179c:	4313      	orrs	r3, r2
 800179e:	b29b      	uxth	r3, r3
 80017a0:	f043 0301 	orr.w	r3, r3, #1
 80017a4:	82fb      	strh	r3, [r7, #22]
  }

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	8aba      	ldrh	r2, [r7, #20]
 80017aa:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	8afa      	ldrh	r2, [r7, #22]
 80017b0:	841a      	strh	r2, [r3, #32]
}
 80017b2:	bf00      	nop
 80017b4:	371c      	adds	r7, #28
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bc80      	pop	{r7}
 80017ba:	4770      	bx	lr
 80017bc:	40012c00 	.word	0x40012c00
 80017c0:	40013400 	.word	0x40013400
 80017c4:	40000400 	.word	0x40000400
 80017c8:	40000800 	.word	0x40000800
 80017cc:	40000c00 	.word	0x40000c00

080017d0 <TI2_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 80017d0:	b480      	push	{r7}
 80017d2:	b087      	sub	sp, #28
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	60f8      	str	r0, [r7, #12]
 80017d8:	4608      	mov	r0, r1
 80017da:	4611      	mov	r1, r2
 80017dc:	461a      	mov	r2, r3
 80017de:	4603      	mov	r3, r0
 80017e0:	817b      	strh	r3, [r7, #10]
 80017e2:	460b      	mov	r3, r1
 80017e4:	813b      	strh	r3, [r7, #8]
 80017e6:	4613      	mov	r3, r2
 80017e8:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
 80017ea:	2300      	movs	r3, #0
 80017ec:	82bb      	strh	r3, [r7, #20]
 80017ee:	2300      	movs	r3, #0
 80017f0:	82fb      	strh	r3, [r7, #22]
 80017f2:	2300      	movs	r3, #0
 80017f4:	827b      	strh	r3, [r7, #18]
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC2E);
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	8c1b      	ldrh	r3, [r3, #32]
 80017fa:	b29b      	uxth	r3, r3
 80017fc:	f023 0310 	bic.w	r3, r3, #16
 8001800:	b29a      	uxth	r2, r3
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	8b1b      	ldrh	r3, [r3, #24]
 800180a:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	8c1b      	ldrh	r3, [r3, #32]
 8001810:	82fb      	strh	r3, [r7, #22]
  tmp = (uint16_t)(TIM_ICPolarity << 4);
 8001812:	897b      	ldrh	r3, [r7, #10]
 8001814:	011b      	lsls	r3, r3, #4
 8001816:	827b      	strh	r3, [r7, #18]
  /* Select the Input and set the filter */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC2S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC2F)));
 8001818:	8abb      	ldrh	r3, [r7, #20]
 800181a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800181e:	051b      	lsls	r3, r3, #20
 8001820:	0d1b      	lsrs	r3, r3, #20
 8001822:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 8001824:	88fb      	ldrh	r3, [r7, #6]
 8001826:	031b      	lsls	r3, r3, #12
 8001828:	b29a      	uxth	r2, r3
 800182a:	8abb      	ldrh	r3, [r7, #20]
 800182c:	4313      	orrs	r3, r2
 800182e:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8001830:	893b      	ldrh	r3, [r7, #8]
 8001832:	021b      	lsls	r3, r3, #8
 8001834:	b29a      	uxth	r2, r3
 8001836:	8abb      	ldrh	r3, [r7, #20]
 8001838:	4313      	orrs	r3, r2
 800183a:	82bb      	strh	r3, [r7, #20]
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	4a1c      	ldr	r2, [pc, #112]	; (80018b0 <TI2_Config+0xe0>)
 8001840:	4293      	cmp	r3, r2
 8001842:	d013      	beq.n	800186c <TI2_Config+0x9c>
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	4a1b      	ldr	r2, [pc, #108]	; (80018b4 <TI2_Config+0xe4>)
 8001848:	4293      	cmp	r3, r2
 800184a:	d00f      	beq.n	800186c <TI2_Config+0x9c>
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001852:	d00b      	beq.n	800186c <TI2_Config+0x9c>
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	4a18      	ldr	r2, [pc, #96]	; (80018b8 <TI2_Config+0xe8>)
 8001858:	4293      	cmp	r3, r2
 800185a:	d007      	beq.n	800186c <TI2_Config+0x9c>
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	4a17      	ldr	r2, [pc, #92]	; (80018bc <TI2_Config+0xec>)
 8001860:	4293      	cmp	r3, r2
 8001862:	d003      	beq.n	800186c <TI2_Config+0x9c>
     (TIMx == TIM4) ||(TIMx == TIM5))
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	4a16      	ldr	r2, [pc, #88]	; (80018c0 <TI2_Config+0xf0>)
 8001868:	4293      	cmp	r3, r2
 800186a:	d10b      	bne.n	8001884 <TI2_Config+0xb4>
  {
    /* Select the Polarity and set the CC2E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P));
 800186c:	8afb      	ldrh	r3, [r7, #22]
 800186e:	f023 0320 	bic.w	r3, r3, #32
 8001872:	82fb      	strh	r3, [r7, #22]
    tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8001874:	8a7a      	ldrh	r2, [r7, #18]
 8001876:	8afb      	ldrh	r3, [r7, #22]
 8001878:	4313      	orrs	r3, r2
 800187a:	b29b      	uxth	r3, r3
 800187c:	f043 0310 	orr.w	r3, r3, #16
 8001880:	82fb      	strh	r3, [r7, #22]
 8001882:	e00a      	b.n	800189a <TI2_Config+0xca>
  }
  else
  {
    /* Select the Polarity and set the CC2E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8001884:	8afb      	ldrh	r3, [r7, #22]
 8001886:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800188a:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC2E);
 800188c:	897a      	ldrh	r2, [r7, #10]
 800188e:	8afb      	ldrh	r3, [r7, #22]
 8001890:	4313      	orrs	r3, r2
 8001892:	b29b      	uxth	r3, r3
 8001894:	f043 0310 	orr.w	r3, r3, #16
 8001898:	82fb      	strh	r3, [r7, #22]
  }
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	8aba      	ldrh	r2, [r7, #20]
 800189e:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	8afa      	ldrh	r2, [r7, #22]
 80018a4:	841a      	strh	r2, [r3, #32]
}
 80018a6:	bf00      	nop
 80018a8:	371c      	adds	r7, #28
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bc80      	pop	{r7}
 80018ae:	4770      	bx	lr
 80018b0:	40012c00 	.word	0x40012c00
 80018b4:	40013400 	.word	0x40013400
 80018b8:	40000400 	.word	0x40000400
 80018bc:	40000800 	.word	0x40000800
 80018c0:	40000c00 	.word	0x40000c00

080018c4 <TI3_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b087      	sub	sp, #28
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	60f8      	str	r0, [r7, #12]
 80018cc:	4608      	mov	r0, r1
 80018ce:	4611      	mov	r1, r2
 80018d0:	461a      	mov	r2, r3
 80018d2:	4603      	mov	r3, r0
 80018d4:	817b      	strh	r3, [r7, #10]
 80018d6:	460b      	mov	r3, r1
 80018d8:	813b      	strh	r3, [r7, #8]
 80018da:	4613      	mov	r3, r2
 80018dc:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 80018de:	2300      	movs	r3, #0
 80018e0:	82bb      	strh	r3, [r7, #20]
 80018e2:	2300      	movs	r3, #0
 80018e4:	82fb      	strh	r3, [r7, #22]
 80018e6:	2300      	movs	r3, #0
 80018e8:	827b      	strh	r3, [r7, #18]
  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC3E);
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	8c1b      	ldrh	r3, [r3, #32]
 80018ee:	b29b      	uxth	r3, r3
 80018f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80018f4:	b29a      	uxth	r2, r3
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	841a      	strh	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	8b9b      	ldrh	r3, [r3, #28]
 80018fe:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	8c1b      	ldrh	r3, [r3, #32]
 8001904:	82fb      	strh	r3, [r7, #22]
  tmp = (uint16_t)(TIM_ICPolarity << 8);
 8001906:	897b      	ldrh	r3, [r7, #10]
 8001908:	021b      	lsls	r3, r3, #8
 800190a:	827b      	strh	r3, [r7, #18]
  /* Select the Input and set the filter */
  tmpccmr2 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR2_CC3S)) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC3F)));
 800190c:	8abb      	ldrh	r3, [r7, #20]
 800190e:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8001912:	82bb      	strh	r3, [r7, #20]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8001914:	88fb      	ldrh	r3, [r7, #6]
 8001916:	011b      	lsls	r3, r3, #4
 8001918:	b29a      	uxth	r2, r3
 800191a:	893b      	ldrh	r3, [r7, #8]
 800191c:	4313      	orrs	r3, r2
 800191e:	b29a      	uxth	r2, r3
 8001920:	8abb      	ldrh	r3, [r7, #20]
 8001922:	4313      	orrs	r3, r2
 8001924:	82bb      	strh	r3, [r7, #20]
    
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	4a1c      	ldr	r2, [pc, #112]	; (800199c <TI3_Config+0xd8>)
 800192a:	4293      	cmp	r3, r2
 800192c:	d013      	beq.n	8001956 <TI3_Config+0x92>
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	4a1b      	ldr	r2, [pc, #108]	; (80019a0 <TI3_Config+0xdc>)
 8001932:	4293      	cmp	r3, r2
 8001934:	d00f      	beq.n	8001956 <TI3_Config+0x92>
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800193c:	d00b      	beq.n	8001956 <TI3_Config+0x92>
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	4a18      	ldr	r2, [pc, #96]	; (80019a4 <TI3_Config+0xe0>)
 8001942:	4293      	cmp	r3, r2
 8001944:	d007      	beq.n	8001956 <TI3_Config+0x92>
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	4a17      	ldr	r2, [pc, #92]	; (80019a8 <TI3_Config+0xe4>)
 800194a:	4293      	cmp	r3, r2
 800194c:	d003      	beq.n	8001956 <TI3_Config+0x92>
     (TIMx == TIM4) ||(TIMx == TIM5))
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	4a16      	ldr	r2, [pc, #88]	; (80019ac <TI3_Config+0xe8>)
 8001952:	4293      	cmp	r3, r2
 8001954:	d10b      	bne.n	800196e <TI3_Config+0xaa>
  {
    /* Select the Polarity and set the CC3E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P));
 8001956:	8afb      	ldrh	r3, [r7, #22]
 8001958:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800195c:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 800195e:	8a7a      	ldrh	r2, [r7, #18]
 8001960:	8afb      	ldrh	r3, [r7, #22]
 8001962:	4313      	orrs	r3, r2
 8001964:	b29b      	uxth	r3, r3
 8001966:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800196a:	82fb      	strh	r3, [r7, #22]
 800196c:	e00a      	b.n	8001984 <TI3_Config+0xc0>
  }
  else
  {
    /* Select the Polarity and set the CC3E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800196e:	8afb      	ldrh	r3, [r7, #22]
 8001970:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8001974:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC3E);
 8001976:	897a      	ldrh	r2, [r7, #10]
 8001978:	8afb      	ldrh	r3, [r7, #22]
 800197a:	4313      	orrs	r3, r2
 800197c:	b29b      	uxth	r3, r3
 800197e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001982:	82fb      	strh	r3, [r7, #22]
  }
  
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	8aba      	ldrh	r2, [r7, #20]
 8001988:	839a      	strh	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	8afa      	ldrh	r2, [r7, #22]
 800198e:	841a      	strh	r2, [r3, #32]
}
 8001990:	bf00      	nop
 8001992:	371c      	adds	r7, #28
 8001994:	46bd      	mov	sp, r7
 8001996:	bc80      	pop	{r7}
 8001998:	4770      	bx	lr
 800199a:	bf00      	nop
 800199c:	40012c00 	.word	0x40012c00
 80019a0:	40013400 	.word	0x40013400
 80019a4:	40000400 	.word	0x40000400
 80019a8:	40000800 	.word	0x40000800
 80019ac:	40000c00 	.word	0x40000c00

080019b0 <TI4_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b087      	sub	sp, #28
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	60f8      	str	r0, [r7, #12]
 80019b8:	4608      	mov	r0, r1
 80019ba:	4611      	mov	r1, r2
 80019bc:	461a      	mov	r2, r3
 80019be:	4603      	mov	r3, r0
 80019c0:	817b      	strh	r3, [r7, #10]
 80019c2:	460b      	mov	r3, r1
 80019c4:	813b      	strh	r3, [r7, #8]
 80019c6:	4613      	mov	r3, r2
 80019c8:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 80019ca:	2300      	movs	r3, #0
 80019cc:	82bb      	strh	r3, [r7, #20]
 80019ce:	2300      	movs	r3, #0
 80019d0:	82fb      	strh	r3, [r7, #22]
 80019d2:	2300      	movs	r3, #0
 80019d4:	827b      	strh	r3, [r7, #18]

   /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC4E);
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	8c1b      	ldrh	r3, [r3, #32]
 80019da:	b29b      	uxth	r3, r3
 80019dc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80019e0:	b29a      	uxth	r2, r3
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	841a      	strh	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	8b9b      	ldrh	r3, [r3, #28]
 80019ea:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	8c1b      	ldrh	r3, [r3, #32]
 80019f0:	82fb      	strh	r3, [r7, #22]
  tmp = (uint16_t)(TIM_ICPolarity << 12);
 80019f2:	897b      	ldrh	r3, [r7, #10]
 80019f4:	031b      	lsls	r3, r3, #12
 80019f6:	827b      	strh	r3, [r7, #18]
  /* Select the Input and set the filter */
  tmpccmr2 &= (uint16_t)((uint16_t)(~(uint16_t)TIM_CCMR2_CC4S) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC4F)));
 80019f8:	8abb      	ldrh	r3, [r7, #20]
 80019fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80019fe:	051b      	lsls	r3, r3, #20
 8001a00:	0d1b      	lsrs	r3, r3, #20
 8001a02:	82bb      	strh	r3, [r7, #20]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
 8001a04:	893b      	ldrh	r3, [r7, #8]
 8001a06:	021b      	lsls	r3, r3, #8
 8001a08:	b29a      	uxth	r2, r3
 8001a0a:	8abb      	ldrh	r3, [r7, #20]
 8001a0c:	4313      	orrs	r3, r2
 8001a0e:	82bb      	strh	r3, [r7, #20]
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 8001a10:	88fb      	ldrh	r3, [r7, #6]
 8001a12:	031b      	lsls	r3, r3, #12
 8001a14:	b29a      	uxth	r2, r3
 8001a16:	8abb      	ldrh	r3, [r7, #20]
 8001a18:	4313      	orrs	r3, r2
 8001a1a:	82bb      	strh	r3, [r7, #20]
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	4a1d      	ldr	r2, [pc, #116]	; (8001a94 <TI4_Config+0xe4>)
 8001a20:	4293      	cmp	r3, r2
 8001a22:	d013      	beq.n	8001a4c <TI4_Config+0x9c>
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	4a1c      	ldr	r2, [pc, #112]	; (8001a98 <TI4_Config+0xe8>)
 8001a28:	4293      	cmp	r3, r2
 8001a2a:	d00f      	beq.n	8001a4c <TI4_Config+0x9c>
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a32:	d00b      	beq.n	8001a4c <TI4_Config+0x9c>
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	4a19      	ldr	r2, [pc, #100]	; (8001a9c <TI4_Config+0xec>)
 8001a38:	4293      	cmp	r3, r2
 8001a3a:	d007      	beq.n	8001a4c <TI4_Config+0x9c>
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	4a18      	ldr	r2, [pc, #96]	; (8001aa0 <TI4_Config+0xf0>)
 8001a40:	4293      	cmp	r3, r2
 8001a42:	d003      	beq.n	8001a4c <TI4_Config+0x9c>
     (TIMx == TIM4) ||(TIMx == TIM5))
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	4a17      	ldr	r2, [pc, #92]	; (8001aa4 <TI4_Config+0xf4>)
 8001a48:	4293      	cmp	r3, r2
 8001a4a:	d10b      	bne.n	8001a64 <TI4_Config+0xb4>
  {
    /* Select the Polarity and set the CC4E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC4P));
 8001a4c:	8afb      	ldrh	r3, [r7, #22]
 8001a4e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001a52:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 8001a54:	8a7a      	ldrh	r2, [r7, #18]
 8001a56:	8afb      	ldrh	r3, [r7, #22]
 8001a58:	4313      	orrs	r3, r2
 8001a5a:	b29b      	uxth	r3, r3
 8001a5c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001a60:	82fb      	strh	r3, [r7, #22]
 8001a62:	e00c      	b.n	8001a7e <TI4_Config+0xce>
  }
  else
  {
    /* Select the Polarity and set the CC4E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC4NP));
 8001a64:	8afb      	ldrh	r3, [r7, #22]
 8001a66:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001a6a:	045b      	lsls	r3, r3, #17
 8001a6c:	0c5b      	lsrs	r3, r3, #17
 8001a6e:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC4E);
 8001a70:	897a      	ldrh	r2, [r7, #10]
 8001a72:	8afb      	ldrh	r3, [r7, #22]
 8001a74:	4313      	orrs	r3, r2
 8001a76:	b29b      	uxth	r3, r3
 8001a78:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001a7c:	82fb      	strh	r3, [r7, #22]
  }
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	8aba      	ldrh	r2, [r7, #20]
 8001a82:	839a      	strh	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	8afa      	ldrh	r2, [r7, #22]
 8001a88:	841a      	strh	r2, [r3, #32]
}
 8001a8a:	bf00      	nop
 8001a8c:	371c      	adds	r7, #28
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bc80      	pop	{r7}
 8001a92:	4770      	bx	lr
 8001a94:	40012c00 	.word	0x40012c00
 8001a98:	40013400 	.word	0x40013400
 8001a9c:	40000400 	.word	0x40000400
 8001aa0:	40000800 	.word	0x40000800
 8001aa4:	40000c00 	.word	0x40000c00

08001aa8 <USART_Init>:
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b08c      	sub	sp, #48	; 0x30
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
 8001ab0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t integerdivider = 0x00;
 8001aba:	2300      	movs	r3, #0
 8001abc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fractionaldivider = 0x00;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	623b      	str	r3, [r7, #32]
  uint32_t usartxbase = 0;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	61fb      	str	r3, [r7, #28]
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }

  usartxbase = (uint32_t)USARTx;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	61fb      	str	r3, [r7, #28]

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	8a1b      	ldrh	r3, [r3, #16]
 8001ace:	b29b      	uxth	r3, r3
 8001ad0:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 8001ad2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001ad4:	f64c 73ff 	movw	r3, #53247	; 0xcfff
 8001ad8:	4013      	ands	r3, r2
 8001ada:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	88db      	ldrh	r3, [r3, #6]
 8001ae0:	461a      	mov	r2, r3
 8001ae2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ae4:	4313      	orrs	r3, r2
 8001ae6:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8001ae8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001aea:	b29a      	uxth	r2, r3
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	899b      	ldrh	r3, [r3, #12]
 8001af4:	b29b      	uxth	r3, r3
 8001af6:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8001af8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001afa:	f64e 13f3 	movw	r3, #59891	; 0xe9f3
 8001afe:	4013      	ands	r3, r2
 8001b00:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	889a      	ldrh	r2, [r3, #4]
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	891b      	ldrh	r3, [r3, #8]
 8001b0a:	4313      	orrs	r3, r2
 8001b0c:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001b12:	4313      	orrs	r3, r2
 8001b14:	b29b      	uxth	r3, r3
 8001b16:	461a      	mov	r2, r3
 8001b18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b1a:	4313      	orrs	r3, r2
 8001b1c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8001b1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b20:	b29a      	uxth	r2, r3
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	8a9b      	ldrh	r3, [r3, #20]
 8001b2a:	b29b      	uxth	r3, r3
 8001b2c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 8001b2e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001b30:	f64f 43ff 	movw	r3, #64767	; 0xfcff
 8001b34:	4013      	ands	r3, r2
 8001b36:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	899b      	ldrh	r3, [r3, #12]
 8001b3c:	461a      	mov	r2, r3
 8001b3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b40:	4313      	orrs	r3, r2
 8001b42:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8001b44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b46:	b29a      	uxth	r2, r3
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8001b4c:	f107 0308 	add.w	r3, r7, #8
 8001b50:	4618      	mov	r0, r3
 8001b52:	f7ff fa7f 	bl	8001054 <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 8001b56:	69fb      	ldr	r3, [r7, #28]
 8001b58:	4a2e      	ldr	r2, [pc, #184]	; (8001c14 <USART_Init+0x16c>)
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d102      	bne.n	8001b64 <USART_Init+0xbc>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8001b5e:	697b      	ldr	r3, [r7, #20]
 8001b60:	62bb      	str	r3, [r7, #40]	; 0x28
 8001b62:	e001      	b.n	8001b68 <USART_Init+0xc0>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8001b64:	693b      	ldr	r3, [r7, #16]
 8001b66:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	899b      	ldrh	r3, [r3, #12]
 8001b6c:	b29b      	uxth	r3, r3
 8001b6e:	b21b      	sxth	r3, r3
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	da0c      	bge.n	8001b8e <USART_Init+0xe6>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8001b74:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001b76:	4613      	mov	r3, r2
 8001b78:	009b      	lsls	r3, r3, #2
 8001b7a:	4413      	add	r3, r2
 8001b7c:	009a      	lsls	r2, r3, #2
 8001b7e:	441a      	add	r2, r3
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	005b      	lsls	r3, r3, #1
 8001b86:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b8a:	627b      	str	r3, [r7, #36]	; 0x24
 8001b8c:	e00b      	b.n	8001ba6 <USART_Init+0xfe>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8001b8e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001b90:	4613      	mov	r3, r2
 8001b92:	009b      	lsls	r3, r3, #2
 8001b94:	4413      	add	r3, r2
 8001b96:	009a      	lsls	r2, r3, #2
 8001b98:	441a      	add	r2, r3
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	009b      	lsls	r3, r3, #2
 8001ba0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ba4:	627b      	str	r3, [r7, #36]	; 0x24
  }
  tmpreg = (integerdivider / 100) << 4;
 8001ba6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ba8:	4a1b      	ldr	r2, [pc, #108]	; (8001c18 <USART_Init+0x170>)
 8001baa:	fba2 2303 	umull	r2, r3, r2, r3
 8001bae:	095b      	lsrs	r3, r3, #5
 8001bb0:	011b      	lsls	r3, r3, #4
 8001bb2:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8001bb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bb6:	091b      	lsrs	r3, r3, #4
 8001bb8:	2264      	movs	r2, #100	; 0x64
 8001bba:	fb02 f303 	mul.w	r3, r2, r3
 8001bbe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001bc0:	1ad3      	subs	r3, r2, r3
 8001bc2:	623b      	str	r3, [r7, #32]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	899b      	ldrh	r3, [r3, #12]
 8001bc8:	b29b      	uxth	r3, r3
 8001bca:	b21b      	sxth	r3, r3
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	da0c      	bge.n	8001bea <USART_Init+0x142>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8001bd0:	6a3b      	ldr	r3, [r7, #32]
 8001bd2:	00db      	lsls	r3, r3, #3
 8001bd4:	3332      	adds	r3, #50	; 0x32
 8001bd6:	4a10      	ldr	r2, [pc, #64]	; (8001c18 <USART_Init+0x170>)
 8001bd8:	fba2 2303 	umull	r2, r3, r2, r3
 8001bdc:	095b      	lsrs	r3, r3, #5
 8001bde:	f003 0307 	and.w	r3, r3, #7
 8001be2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001be4:	4313      	orrs	r3, r2
 8001be6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001be8:	e00b      	b.n	8001c02 <USART_Init+0x15a>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8001bea:	6a3b      	ldr	r3, [r7, #32]
 8001bec:	011b      	lsls	r3, r3, #4
 8001bee:	3332      	adds	r3, #50	; 0x32
 8001bf0:	4a09      	ldr	r2, [pc, #36]	; (8001c18 <USART_Init+0x170>)
 8001bf2:	fba2 2303 	umull	r2, r3, r2, r3
 8001bf6:	095b      	lsrs	r3, r3, #5
 8001bf8:	f003 030f 	and.w	r3, r3, #15
 8001bfc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001bfe:	4313      	orrs	r3, r2
 8001c00:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 8001c02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c04:	b29a      	uxth	r2, r3
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	811a      	strh	r2, [r3, #8]
}
 8001c0a:	bf00      	nop
 8001c0c:	3730      	adds	r7, #48	; 0x30
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	bf00      	nop
 8001c14:	40013800 	.word	0x40013800
 8001c18:	51eb851f 	.word	0x51eb851f

08001c1c <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	b083      	sub	sp, #12
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
 8001c24:	460b      	mov	r3, r1
 8001c26:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001c28:	78fb      	ldrb	r3, [r7, #3]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d008      	beq.n	8001c40 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	899b      	ldrh	r3, [r3, #12]
 8001c32:	b29b      	uxth	r3, r3
 8001c34:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001c38:	b29a      	uxth	r2, r3
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
  }
}
 8001c3e:	e007      	b.n	8001c50 <USART_Cmd+0x34>
    USARTx->CR1 &= CR1_UE_Reset;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	899b      	ldrh	r3, [r3, #12]
 8001c44:	b29b      	uxth	r3, r3
 8001c46:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001c4a:	b29a      	uxth	r2, r3
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	819a      	strh	r2, [r3, #12]
}
 8001c50:	bf00      	nop
 8001c52:	370c      	adds	r7, #12
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bc80      	pop	{r7}
 8001c58:	4770      	bx	lr

08001c5a <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8001c5a:	b480      	push	{r7}
 8001c5c:	b087      	sub	sp, #28
 8001c5e:	af00      	add	r7, sp, #0
 8001c60:	6078      	str	r0, [r7, #4]
 8001c62:	460b      	mov	r3, r1
 8001c64:	807b      	strh	r3, [r7, #2]
 8001c66:	4613      	mov	r3, r2
 8001c68:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	613b      	str	r3, [r7, #16]
 8001c6e:	2300      	movs	r3, #0
 8001c70:	60fb      	str	r3, [r7, #12]
 8001c72:	2300      	movs	r3, #0
 8001c74:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8001c76:	2300      	movs	r3, #0
 8001c78:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  usartxbase = (uint32_t)USARTx;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8001c7e:	887b      	ldrh	r3, [r7, #2]
 8001c80:	b2db      	uxtb	r3, r3
 8001c82:	095b      	lsrs	r3, r3, #5
 8001c84:	b2db      	uxtb	r3, r3
 8001c86:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
 8001c88:	887b      	ldrh	r3, [r7, #2]
 8001c8a:	f003 031f 	and.w	r3, r3, #31
 8001c8e:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8001c90:	2201      	movs	r2, #1
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	fa02 f303 	lsl.w	r3, r2, r3
 8001c98:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8001c9a:	693b      	ldr	r3, [r7, #16]
 8001c9c:	2b01      	cmp	r3, #1
 8001c9e:	d103      	bne.n	8001ca8 <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8001ca0:	697b      	ldr	r3, [r7, #20]
 8001ca2:	330c      	adds	r3, #12
 8001ca4:	617b      	str	r3, [r7, #20]
 8001ca6:	e009      	b.n	8001cbc <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8001ca8:	693b      	ldr	r3, [r7, #16]
 8001caa:	2b02      	cmp	r3, #2
 8001cac:	d103      	bne.n	8001cb6 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8001cae:	697b      	ldr	r3, [r7, #20]
 8001cb0:	3310      	adds	r3, #16
 8001cb2:	617b      	str	r3, [r7, #20]
 8001cb4:	e002      	b.n	8001cbc <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8001cb6:	697b      	ldr	r3, [r7, #20]
 8001cb8:	3314      	adds	r3, #20
 8001cba:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8001cbc:	787b      	ldrb	r3, [r7, #1]
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d006      	beq.n	8001cd0 <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8001cc2:	697b      	ldr	r3, [r7, #20]
 8001cc4:	697a      	ldr	r2, [r7, #20]
 8001cc6:	6811      	ldr	r1, [r2, #0]
 8001cc8:	68ba      	ldr	r2, [r7, #8]
 8001cca:	430a      	orrs	r2, r1
 8001ccc:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8001cce:	e006      	b.n	8001cde <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8001cd0:	697b      	ldr	r3, [r7, #20]
 8001cd2:	697a      	ldr	r2, [r7, #20]
 8001cd4:	6811      	ldr	r1, [r2, #0]
 8001cd6:	68ba      	ldr	r2, [r7, #8]
 8001cd8:	43d2      	mvns	r2, r2
 8001cda:	400a      	ands	r2, r1
 8001cdc:	601a      	str	r2, [r3, #0]
}
 8001cde:	bf00      	nop
 8001ce0:	371c      	adds	r7, #28
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bc80      	pop	{r7}
 8001ce6:	4770      	bx	lr

08001ce8 <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b083      	sub	sp, #12
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
 8001cf0:	460b      	mov	r3, r1
 8001cf2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8001cf4:	887b      	ldrh	r3, [r7, #2]
 8001cf6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001cfa:	b29a      	uxth	r2, r3
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	809a      	strh	r2, [r3, #4]
}
 8001d00:	bf00      	nop
 8001d02:	370c      	adds	r7, #12
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bc80      	pop	{r7}
 8001d08:	4770      	bx	lr

08001d0a <USART_ReceiveData>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8001d0a:	b480      	push	{r7}
 8001d0c:	b083      	sub	sp, #12
 8001d0e:	af00      	add	r7, sp, #0
 8001d10:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	889b      	ldrh	r3, [r3, #4]
 8001d16:	b29b      	uxth	r3, r3
 8001d18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001d1c:	b29b      	uxth	r3, r3
}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	370c      	adds	r7, #12
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bc80      	pop	{r7}
 8001d26:	4770      	bx	lr

08001d28 <USART_GetFlagStatus>:
  *     @arg USART_FLAG_FE:   Framing Error flag
  *     @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	b085      	sub	sp, #20
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
 8001d30:	460b      	mov	r3, r1
 8001d32:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8001d34:	2300      	movs	r3, #0
 8001d36:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }  
  
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	881b      	ldrh	r3, [r3, #0]
 8001d3c:	b29a      	uxth	r2, r3
 8001d3e:	887b      	ldrh	r3, [r7, #2]
 8001d40:	4013      	ands	r3, r2
 8001d42:	b29b      	uxth	r3, r3
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d002      	beq.n	8001d4e <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8001d48:	2301      	movs	r3, #1
 8001d4a:	73fb      	strb	r3, [r7, #15]
 8001d4c:	e001      	b.n	8001d52 <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001d52:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	3714      	adds	r7, #20
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bc80      	pop	{r7}
 8001d5c:	4770      	bx	lr

08001d5e <USART_GetITStatus>:
  *     @arg USART_IT_FE:   Framing Error interrupt
  *     @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8001d5e:	b480      	push	{r7}
 8001d60:	b087      	sub	sp, #28
 8001d62:	af00      	add	r7, sp, #0
 8001d64:	6078      	str	r0, [r7, #4]
 8001d66:	460b      	mov	r3, r1
 8001d68:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	60fb      	str	r3, [r7, #12]
 8001d6e:	2300      	movs	r3, #0
 8001d70:	617b      	str	r3, [r7, #20]
 8001d72:	2300      	movs	r3, #0
 8001d74:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8001d76:	2300      	movs	r3, #0
 8001d78:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8001d7a:	887b      	ldrh	r3, [r7, #2]
 8001d7c:	b2db      	uxtb	r3, r3
 8001d7e:	095b      	lsrs	r3, r3, #5
 8001d80:	b2db      	uxtb	r3, r3
 8001d82:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
 8001d84:	887b      	ldrh	r3, [r7, #2]
 8001d86:	f003 031f 	and.w	r3, r3, #31
 8001d8a:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8001d8c:	2201      	movs	r2, #1
 8001d8e:	697b      	ldr	r3, [r7, #20]
 8001d90:	fa02 f303 	lsl.w	r3, r2, r3
 8001d94:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8001d96:	68bb      	ldr	r3, [r7, #8]
 8001d98:	2b01      	cmp	r3, #1
 8001d9a:	d107      	bne.n	8001dac <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	899b      	ldrh	r3, [r3, #12]
 8001da0:	b29b      	uxth	r3, r3
 8001da2:	461a      	mov	r2, r3
 8001da4:	697b      	ldr	r3, [r7, #20]
 8001da6:	4013      	ands	r3, r2
 8001da8:	617b      	str	r3, [r7, #20]
 8001daa:	e011      	b.n	8001dd0 <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8001dac:	68bb      	ldr	r3, [r7, #8]
 8001dae:	2b02      	cmp	r3, #2
 8001db0:	d107      	bne.n	8001dc2 <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	8a1b      	ldrh	r3, [r3, #16]
 8001db6:	b29b      	uxth	r3, r3
 8001db8:	461a      	mov	r2, r3
 8001dba:	697b      	ldr	r3, [r7, #20]
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	617b      	str	r3, [r7, #20]
 8001dc0:	e006      	b.n	8001dd0 <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	8a9b      	ldrh	r3, [r3, #20]
 8001dc6:	b29b      	uxth	r3, r3
 8001dc8:	461a      	mov	r2, r3
 8001dca:	697b      	ldr	r3, [r7, #20]
 8001dcc:	4013      	ands	r3, r2
 8001dce:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8001dd0:	887b      	ldrh	r3, [r7, #2]
 8001dd2:	0a1b      	lsrs	r3, r3, #8
 8001dd4:	b29b      	uxth	r3, r3
 8001dd6:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8001dd8:	2201      	movs	r2, #1
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8001de0:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	881b      	ldrh	r3, [r3, #0]
 8001de6:	b29b      	uxth	r3, r3
 8001de8:	461a      	mov	r2, r3
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	4013      	ands	r3, r2
 8001dee:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8001df0:	697b      	ldr	r3, [r7, #20]
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d005      	beq.n	8001e02 <USART_GetITStatus+0xa4>
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d002      	beq.n	8001e02 <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	74fb      	strb	r3, [r7, #19]
 8001e00:	e001      	b.n	8001e06 <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 8001e02:	2300      	movs	r3, #0
 8001e04:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8001e06:	7cfb      	ldrb	r3, [r7, #19]
}
 8001e08:	4618      	mov	r0, r3
 8001e0a:	371c      	adds	r7, #28
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bc80      	pop	{r7}
 8001e10:	4770      	bx	lr

08001e12 <USART_ClearITPendingBit>:
  *   - TXE pending bit is cleared only by a write to the USART_DR register 
  *     (USART_SendData()).
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8001e12:	b480      	push	{r7}
 8001e14:	b085      	sub	sp, #20
 8001e16:	af00      	add	r7, sp, #0
 8001e18:	6078      	str	r0, [r7, #4]
 8001e1a:	460b      	mov	r3, r1
 8001e1c:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	81fb      	strh	r3, [r7, #14]
 8001e22:	2300      	movs	r3, #0
 8001e24:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  bitpos = USART_IT >> 0x08;
 8001e26:	887b      	ldrh	r3, [r7, #2]
 8001e28:	0a1b      	lsrs	r3, r3, #8
 8001e2a:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 8001e2c:	89fb      	ldrh	r3, [r7, #14]
 8001e2e:	2201      	movs	r2, #1
 8001e30:	fa02 f303 	lsl.w	r3, r2, r3
 8001e34:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
 8001e36:	89bb      	ldrh	r3, [r7, #12]
 8001e38:	43db      	mvns	r3, r3
 8001e3a:	b29a      	uxth	r2, r3
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	801a      	strh	r2, [r3, #0]
}
 8001e40:	bf00      	nop
 8001e42:	3714      	adds	r7, #20
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bc80      	pop	{r7}
 8001e48:	4770      	bx	lr
	...

08001e4c <NVIC_GetPriorityGrouping>:
  Priority grouping is SCB->AIRCR [10:8] PRIGROUP field.

    \return                Priority grouping field
 */
static __INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	af00      	add	r7, sp, #0
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 8001e50:	4b04      	ldr	r3, [pc, #16]	; (8001e64 <NVIC_GetPriorityGrouping+0x18>)
 8001e52:	68db      	ldr	r3, [r3, #12]
 8001e54:	0a1b      	lsrs	r3, r3, #8
 8001e56:	f003 0307 	and.w	r3, r3, #7
}
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bc80      	pop	{r7}
 8001e60:	4770      	bx	lr
 8001e62:	bf00      	nop
 8001e64:	e000ed00 	.word	0xe000ed00

08001e68 <NVIC_EnableIRQ>:
    The interrupt number cannot be a negative value.

    \param [in]      IRQn  Number of the external interrupt to enable
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	b083      	sub	sp, #12
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	4603      	mov	r3, r0
 8001e70:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 8001e72:	4908      	ldr	r1, [pc, #32]	; (8001e94 <NVIC_EnableIRQ+0x2c>)
 8001e74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e78:	095b      	lsrs	r3, r3, #5
 8001e7a:	79fa      	ldrb	r2, [r7, #7]
 8001e7c:	f002 021f 	and.w	r2, r2, #31
 8001e80:	2001      	movs	r0, #1
 8001e82:	fa00 f202 	lsl.w	r2, r0, r2
 8001e86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001e8a:	bf00      	nop
 8001e8c:	370c      	adds	r7, #12
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bc80      	pop	{r7}
 8001e92:	4770      	bx	lr
 8001e94:	e000e100 	.word	0xe000e100

08001e98 <NVIC_SetPriority>:

    \param [in]      IRQn  Number of the interrupt for set priority
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b083      	sub	sp, #12
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	6039      	str	r1, [r7, #0]
 8001ea2:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8001ea4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	da0b      	bge.n	8001ec4 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8001eac:	490d      	ldr	r1, [pc, #52]	; (8001ee4 <NVIC_SetPriority+0x4c>)
 8001eae:	79fb      	ldrb	r3, [r7, #7]
 8001eb0:	f003 030f 	and.w	r3, r3, #15
 8001eb4:	3b04      	subs	r3, #4
 8001eb6:	683a      	ldr	r2, [r7, #0]
 8001eb8:	b2d2      	uxtb	r2, r2
 8001eba:	0112      	lsls	r2, r2, #4
 8001ebc:	b2d2      	uxtb	r2, r2
 8001ebe:	440b      	add	r3, r1
 8001ec0:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 8001ec2:	e009      	b.n	8001ed8 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8001ec4:	4908      	ldr	r1, [pc, #32]	; (8001ee8 <NVIC_SetPriority+0x50>)
 8001ec6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eca:	683a      	ldr	r2, [r7, #0]
 8001ecc:	b2d2      	uxtb	r2, r2
 8001ece:	0112      	lsls	r2, r2, #4
 8001ed0:	b2d2      	uxtb	r2, r2
 8001ed2:	440b      	add	r3, r1
 8001ed4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001ed8:	bf00      	nop
 8001eda:	370c      	adds	r7, #12
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bc80      	pop	{r7}
 8001ee0:	4770      	bx	lr
 8001ee2:	bf00      	nop
 8001ee4:	e000ed00 	.word	0xe000ed00
 8001ee8:	e000e100 	.word	0xe000e100

08001eec <NVIC_EncodePriority>:
    \param [in]   PreemptPriority  Preemptive priority value (starting from 0)
    \param [in]       SubPriority  Sub priority value (starting from 0)
    \return                        Encoded priority for the interrupt
 */
static __INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001eec:	b480      	push	{r7}
 8001eee:	b089      	sub	sp, #36	; 0x24
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	60f8      	str	r0, [r7, #12]
 8001ef4:	60b9      	str	r1, [r7, #8]
 8001ef6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	f003 0307 	and.w	r3, r3, #7
 8001efe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 8001f00:	69fb      	ldr	r3, [r7, #28]
 8001f02:	f1c3 0307 	rsb	r3, r3, #7
 8001f06:	2b04      	cmp	r3, #4
 8001f08:	bf28      	it	cs
 8001f0a:	2304      	movcs	r3, #4
 8001f0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 8001f0e:	69fb      	ldr	r3, [r7, #28]
 8001f10:	3304      	adds	r3, #4
 8001f12:	2b06      	cmp	r3, #6
 8001f14:	d902      	bls.n	8001f1c <NVIC_EncodePriority+0x30>
 8001f16:	69fb      	ldr	r3, [r7, #28]
 8001f18:	3b03      	subs	r3, #3
 8001f1a:	e000      	b.n	8001f1e <NVIC_EncodePriority+0x32>
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 8001f20:	2201      	movs	r2, #1
 8001f22:	69bb      	ldr	r3, [r7, #24]
 8001f24:	fa02 f303 	lsl.w	r3, r2, r3
 8001f28:	3b01      	subs	r3, #1
 8001f2a:	461a      	mov	r2, r3
 8001f2c:	68bb      	ldr	r3, [r7, #8]
 8001f2e:	401a      	ands	r2, r3
 8001f30:	697b      	ldr	r3, [r7, #20]
 8001f32:	409a      	lsls	r2, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 8001f34:	2101      	movs	r1, #1
 8001f36:	697b      	ldr	r3, [r7, #20]
 8001f38:	fa01 f303 	lsl.w	r3, r1, r3
 8001f3c:	3b01      	subs	r3, #1
 8001f3e:	4619      	mov	r1, r3
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	400b      	ands	r3, r1
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 8001f44:	4313      	orrs	r3, r2
         );
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	3724      	adds	r7, #36	; 0x24
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bc80      	pop	{r7}
 8001f4e:	4770      	bx	lr

08001f50 <USART1_PC_Init>:

#include "uart.h"


void USART1_PC_Init(void)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b086      	sub	sp, #24
 8001f54:	af00      	add	r7, sp, #0
    USART_InitTypeDef USART1_InitStruct;
    /* Bit configuration structure for GPIOA PIN9 and PIN10 */
    GPIO_InitTypeDef GPIO_USART1_InitStruct;

    /* Enable clock for USART1, AFIO and GPIOA */
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1 | RCC_APB2Periph_AFIO |
 8001f56:	2101      	movs	r1, #1
 8001f58:	f244 0005 	movw	r0, #16389	; 0x4005
 8001f5c:	f7ff f92a 	bl	80011b4 <RCC_APB2PeriphClockCmd>
                           RCC_APB2Periph_GPIOA, ENABLE);

    /* GPIOA PIN9 alternative function Tx */
    GPIO_USART1_InitStruct.GPIO_Pin = GPIO_Pin_9;
 8001f60:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001f64:	80bb      	strh	r3, [r7, #4]
    GPIO_USART1_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
 8001f66:	2303      	movs	r3, #3
 8001f68:	71bb      	strb	r3, [r7, #6]
    GPIO_USART1_InitStruct.GPIO_Mode = GPIO_Mode_AF_PP;
 8001f6a:	2318      	movs	r3, #24
 8001f6c:	71fb      	strb	r3, [r7, #7]
    GPIO_Init(GPIOA, &GPIO_USART1_InitStruct);
 8001f6e:	1d3b      	adds	r3, r7, #4
 8001f70:	4619      	mov	r1, r3
 8001f72:	4820      	ldr	r0, [pc, #128]	; (8001ff4 <USART1_PC_Init+0xa4>)
 8001f74:	f7fe ff7c 	bl	8000e70 <GPIO_Init>
    /* GPIOA PIN10 alternative function Rx */
    GPIO_USART1_InitStruct.GPIO_Pin = GPIO_Pin_10;
 8001f78:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f7c:	80bb      	strh	r3, [r7, #4]
    GPIO_USART1_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
 8001f7e:	2303      	movs	r3, #3
 8001f80:	71bb      	strb	r3, [r7, #6]
    GPIO_USART1_InitStruct.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8001f82:	2304      	movs	r3, #4
 8001f84:	71fb      	strb	r3, [r7, #7]
    GPIO_Init(GPIOA, &GPIO_USART1_InitStruct);
 8001f86:	1d3b      	adds	r3, r7, #4
 8001f88:	4619      	mov	r1, r3
 8001f8a:	481a      	ldr	r0, [pc, #104]	; (8001ff4 <USART1_PC_Init+0xa4>)
 8001f8c:	f7fe ff70 	bl	8000e70 <GPIO_Init>

    /* Baud rate 9600, 8-bit data, One stop bit
     * No parity, Do both Rx and Tx, No HW flow control
     */
    USART1_InitStruct.USART_BaudRate = 115200;
 8001f90:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001f94:	60bb      	str	r3, [r7, #8]
    USART1_InitStruct.USART_WordLength = USART_WordLength_8b;
 8001f96:	2300      	movs	r3, #0
 8001f98:	81bb      	strh	r3, [r7, #12]
    USART1_InitStruct.USART_StopBits = USART_StopBits_1;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	81fb      	strh	r3, [r7, #14]
    USART1_InitStruct.USART_Parity = USART_Parity_No ;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	823b      	strh	r3, [r7, #16]
    USART1_InitStruct.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8001fa2:	230c      	movs	r3, #12
 8001fa4:	827b      	strh	r3, [r7, #18]
    USART1_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	82bb      	strh	r3, [r7, #20]

    /* Configure USART1 */
    USART_Init(USART1, &USART1_InitStruct);
 8001faa:	f107 0308 	add.w	r3, r7, #8
 8001fae:	4619      	mov	r1, r3
 8001fb0:	4811      	ldr	r0, [pc, #68]	; (8001ff8 <USART1_PC_Init+0xa8>)
 8001fb2:	f7ff fd79 	bl	8001aa8 <USART_Init>

    /* Enable USART1 */
    USART_Cmd(USART1, ENABLE);
 8001fb6:	2101      	movs	r1, #1
 8001fb8:	480f      	ldr	r0, [pc, #60]	; (8001ff8 <USART1_PC_Init+0xa8>)
 8001fba:	f7ff fe2f 	bl	8001c1c <USART_Cmd>

    /* Enable RXNE interrupt */
    USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 8001fbe:	2201      	movs	r2, #1
 8001fc0:	f240 5125 	movw	r1, #1317	; 0x525
 8001fc4:	480c      	ldr	r0, [pc, #48]	; (8001ff8 <USART1_PC_Init+0xa8>)
 8001fc6:	f7ff fe48 	bl	8001c5a <USART_ITConfig>

    /* set priority */
    NVIC_SetPriority(USART1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),3,0));
 8001fca:	f7ff ff3f 	bl	8001e4c <NVIC_GetPriorityGrouping>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	2103      	movs	r1, #3
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f7ff ff89 	bl	8001eec <NVIC_EncodePriority>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	4619      	mov	r1, r3
 8001fde:	2025      	movs	r0, #37	; 0x25
 8001fe0:	f7ff ff5a 	bl	8001e98 <NVIC_SetPriority>

    /* Enable USART1 global interrupt */
    NVIC_EnableIRQ(USART1_IRQn);
 8001fe4:	2025      	movs	r0, #37	; 0x25
 8001fe6:	f7ff ff3f 	bl	8001e68 <NVIC_EnableIRQ>


}
 8001fea:	bf00      	nop
 8001fec:	3718      	adds	r7, #24
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	40010800 	.word	0x40010800
 8001ff8:	40013800 	.word	0x40013800

08001ffc <USART_PutChar>:


void USART_PutChar(char c)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b082      	sub	sp, #8
 8002000:	af00      	add	r7, sp, #0
 8002002:	4603      	mov	r3, r0
 8002004:	71fb      	strb	r3, [r7, #7]
    // Wait until transmit data register is empty
    while (!USART_GetFlagStatus(USART1, USART_FLAG_TXE));
 8002006:	bf00      	nop
 8002008:	2180      	movs	r1, #128	; 0x80
 800200a:	4808      	ldr	r0, [pc, #32]	; (800202c <USART_PutChar+0x30>)
 800200c:	f7ff fe8c 	bl	8001d28 <USART_GetFlagStatus>
 8002010:	4603      	mov	r3, r0
 8002012:	2b00      	cmp	r3, #0
 8002014:	d0f8      	beq.n	8002008 <USART_PutChar+0xc>
    // Send a char using USART1
    USART_SendData(USART1, c);
 8002016:	79fb      	ldrb	r3, [r7, #7]
 8002018:	b29b      	uxth	r3, r3
 800201a:	4619      	mov	r1, r3
 800201c:	4803      	ldr	r0, [pc, #12]	; (800202c <USART_PutChar+0x30>)
 800201e:	f7ff fe63 	bl	8001ce8 <USART_SendData>
}
 8002022:	bf00      	nop
 8002024:	3708      	adds	r7, #8
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}
 800202a:	bf00      	nop
 800202c:	40013800 	.word	0x40013800

08002030 <USART_GetChar>:
    }
}


uint16_t USART_GetChar(void)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	af00      	add	r7, sp, #0
    // Wait until data is received
    while (!USART_GetFlagStatus(USART1, USART_FLAG_RXNE));
 8002034:	bf00      	nop
 8002036:	2120      	movs	r1, #32
 8002038:	4805      	ldr	r0, [pc, #20]	; (8002050 <USART_GetChar+0x20>)
 800203a:	f7ff fe75 	bl	8001d28 <USART_GetFlagStatus>
 800203e:	4603      	mov	r3, r0
 8002040:	2b00      	cmp	r3, #0
 8002042:	d0f8      	beq.n	8002036 <USART_GetChar+0x6>
    // Read received char
    return USART_ReceiveData(USART1);
 8002044:	4802      	ldr	r0, [pc, #8]	; (8002050 <USART_GetChar+0x20>)
 8002046:	f7ff fe60 	bl	8001d0a <USART_ReceiveData>
 800204a:	4603      	mov	r3, r0
}
 800204c:	4618      	mov	r0, r3
 800204e:	bd80      	pop	{r7, pc}
 8002050:	40013800 	.word	0x40013800

08002054 <USART_SendUInt_32>:
	c = (num >> 8) & 0xFF;
	USART_PutChar(c);
}

void USART_SendUInt_32(uint32_t num)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b084      	sub	sp, #16
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
	char c;

	c = num & 0xFF;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	73fb      	strb	r3, [r7, #15]
	USART_PutChar(c);
 8002060:	7bfb      	ldrb	r3, [r7, #15]
 8002062:	4618      	mov	r0, r3
 8002064:	f7ff ffca 	bl	8001ffc <USART_PutChar>

	c = (num >> 8) & 0xFF;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	0a1b      	lsrs	r3, r3, #8
 800206c:	73fb      	strb	r3, [r7, #15]
	USART_PutChar(c);
 800206e:	7bfb      	ldrb	r3, [r7, #15]
 8002070:	4618      	mov	r0, r3
 8002072:	f7ff ffc3 	bl	8001ffc <USART_PutChar>

	c = (num >> 16) & 0xFF;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	0c1b      	lsrs	r3, r3, #16
 800207a:	73fb      	strb	r3, [r7, #15]
	USART_PutChar(c);
 800207c:	7bfb      	ldrb	r3, [r7, #15]
 800207e:	4618      	mov	r0, r3
 8002080:	f7ff ffbc 	bl	8001ffc <USART_PutChar>

	c = (num >> 24) & 0xFF;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	0e1b      	lsrs	r3, r3, #24
 8002088:	73fb      	strb	r3, [r7, #15]
	USART_PutChar(c);
 800208a:	7bfb      	ldrb	r3, [r7, #15]
 800208c:	4618      	mov	r0, r3
 800208e:	f7ff ffb5 	bl	8001ffc <USART_PutChar>




}
 8002092:	bf00      	nop
 8002094:	3710      	adds	r7, #16
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}
	...

0800209c <NVIC_GetPriorityGrouping>:
{
 800209c:	b480      	push	{r7}
 800209e:	af00      	add	r7, sp, #0
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 80020a0:	4b04      	ldr	r3, [pc, #16]	; (80020b4 <NVIC_GetPriorityGrouping+0x18>)
 80020a2:	68db      	ldr	r3, [r3, #12]
 80020a4:	0a1b      	lsrs	r3, r3, #8
 80020a6:	f003 0307 	and.w	r3, r3, #7
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bc80      	pop	{r7}
 80020b0:	4770      	bx	lr
 80020b2:	bf00      	nop
 80020b4:	e000ed00 	.word	0xe000ed00

080020b8 <NVIC_EnableIRQ>:
{
 80020b8:	b480      	push	{r7}
 80020ba:	b083      	sub	sp, #12
 80020bc:	af00      	add	r7, sp, #0
 80020be:	4603      	mov	r3, r0
 80020c0:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 80020c2:	4908      	ldr	r1, [pc, #32]	; (80020e4 <NVIC_EnableIRQ+0x2c>)
 80020c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020c8:	095b      	lsrs	r3, r3, #5
 80020ca:	79fa      	ldrb	r2, [r7, #7]
 80020cc:	f002 021f 	and.w	r2, r2, #31
 80020d0:	2001      	movs	r0, #1
 80020d2:	fa00 f202 	lsl.w	r2, r0, r2
 80020d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80020da:	bf00      	nop
 80020dc:	370c      	adds	r7, #12
 80020de:	46bd      	mov	sp, r7
 80020e0:	bc80      	pop	{r7}
 80020e2:	4770      	bx	lr
 80020e4:	e000e100 	.word	0xe000e100

080020e8 <NVIC_SetPriority>:
{
 80020e8:	b480      	push	{r7}
 80020ea:	b083      	sub	sp, #12
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	4603      	mov	r3, r0
 80020f0:	6039      	str	r1, [r7, #0]
 80020f2:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 80020f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	da0b      	bge.n	8002114 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 80020fc:	490d      	ldr	r1, [pc, #52]	; (8002134 <NVIC_SetPriority+0x4c>)
 80020fe:	79fb      	ldrb	r3, [r7, #7]
 8002100:	f003 030f 	and.w	r3, r3, #15
 8002104:	3b04      	subs	r3, #4
 8002106:	683a      	ldr	r2, [r7, #0]
 8002108:	b2d2      	uxtb	r2, r2
 800210a:	0112      	lsls	r2, r2, #4
 800210c:	b2d2      	uxtb	r2, r2
 800210e:	440b      	add	r3, r1
 8002110:	761a      	strb	r2, [r3, #24]
}
 8002112:	e009      	b.n	8002128 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8002114:	4908      	ldr	r1, [pc, #32]	; (8002138 <NVIC_SetPriority+0x50>)
 8002116:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800211a:	683a      	ldr	r2, [r7, #0]
 800211c:	b2d2      	uxtb	r2, r2
 800211e:	0112      	lsls	r2, r2, #4
 8002120:	b2d2      	uxtb	r2, r2
 8002122:	440b      	add	r3, r1
 8002124:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002128:	bf00      	nop
 800212a:	370c      	adds	r7, #12
 800212c:	46bd      	mov	sp, r7
 800212e:	bc80      	pop	{r7}
 8002130:	4770      	bx	lr
 8002132:	bf00      	nop
 8002134:	e000ed00 	.word	0xe000ed00
 8002138:	e000e100 	.word	0xe000e100

0800213c <NVIC_EncodePriority>:
{
 800213c:	b480      	push	{r7}
 800213e:	b089      	sub	sp, #36	; 0x24
 8002140:	af00      	add	r7, sp, #0
 8002142:	60f8      	str	r0, [r7, #12]
 8002144:	60b9      	str	r1, [r7, #8]
 8002146:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	f003 0307 	and.w	r3, r3, #7
 800214e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 8002150:	69fb      	ldr	r3, [r7, #28]
 8002152:	f1c3 0307 	rsb	r3, r3, #7
 8002156:	2b04      	cmp	r3, #4
 8002158:	bf28      	it	cs
 800215a:	2304      	movcs	r3, #4
 800215c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 800215e:	69fb      	ldr	r3, [r7, #28]
 8002160:	3304      	adds	r3, #4
 8002162:	2b06      	cmp	r3, #6
 8002164:	d902      	bls.n	800216c <NVIC_EncodePriority+0x30>
 8002166:	69fb      	ldr	r3, [r7, #28]
 8002168:	3b03      	subs	r3, #3
 800216a:	e000      	b.n	800216e <NVIC_EncodePriority+0x32>
 800216c:	2300      	movs	r3, #0
 800216e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 8002170:	2201      	movs	r2, #1
 8002172:	69bb      	ldr	r3, [r7, #24]
 8002174:	fa02 f303 	lsl.w	r3, r2, r3
 8002178:	3b01      	subs	r3, #1
 800217a:	461a      	mov	r2, r3
 800217c:	68bb      	ldr	r3, [r7, #8]
 800217e:	401a      	ands	r2, r3
 8002180:	697b      	ldr	r3, [r7, #20]
 8002182:	409a      	lsls	r2, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 8002184:	2101      	movs	r1, #1
 8002186:	697b      	ldr	r3, [r7, #20]
 8002188:	fa01 f303 	lsl.w	r3, r1, r3
 800218c:	3b01      	subs	r3, #1
 800218e:	4619      	mov	r1, r3
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	400b      	ands	r3, r1
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 8002194:	4313      	orrs	r3, r2
}
 8002196:	4618      	mov	r0, r3
 8002198:	3724      	adds	r7, #36	; 0x24
 800219a:	46bd      	mov	sp, r7
 800219c:	bc80      	pop	{r7}
 800219e:	4770      	bx	lr

080021a0 <SysTick_Config>:
    \param [in]  ticks  Number of ticks between two interrupts
    \return          0  Function succeeded
    \return          1  Function failed
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b082      	sub	sp, #8
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80021ae:	d301      	bcc.n	80021b4 <SysTick_Config+0x14>
 80021b0:	2301      	movs	r3, #1
 80021b2:	e011      	b.n	80021d8 <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 80021b4:	4a0a      	ldr	r2, [pc, #40]	; (80021e0 <SysTick_Config+0x40>)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80021bc:	3b01      	subs	r3, #1
 80021be:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
 80021c0:	210f      	movs	r1, #15
 80021c2:	f04f 30ff 	mov.w	r0, #4294967295
 80021c6:	f7ff ff8f 	bl	80020e8 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 80021ca:	4b05      	ldr	r3, [pc, #20]	; (80021e0 <SysTick_Config+0x40>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021d0:	4b03      	ldr	r3, [pc, #12]	; (80021e0 <SysTick_Config+0x40>)
 80021d2:	2207      	movs	r2, #7
 80021d4:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 80021d6:	2300      	movs	r3, #0
}
 80021d8:	4618      	mov	r0, r3
 80021da:	3708      	adds	r7, #8
 80021dc:	46bd      	mov	sp, r7
 80021de:	bd80      	pop	{r7, pc}
 80021e0:	e000e010 	.word	0xe000e010

080021e4 <Systick_init>:
const uint16_t PWM_period = 14400;
static uint32_t startTime = 0;
extern volatile int noMs;

void Systick_init(void)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	af00      	add	r7, sp, #0
	// interrupt every ms
	// RELOAD = (1 ms x 72 MHz) - 1 = 71999 ticks
	SysTick_Config(71999);
 80021e8:	4802      	ldr	r0, [pc, #8]	; (80021f4 <Systick_init+0x10>)
 80021ea:	f7ff ffd9 	bl	80021a0 <SysTick_Config>
}
 80021ee:	bf00      	nop
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	0001193f 	.word	0x0001193f

080021f8 <Delay_ms>:

void Delay_ms(uint32_t delayMs)
{
 80021f8:	b480      	push	{r7}
 80021fa:	b083      	sub	sp, #12
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
	startTime = noMs;
 8002200:	4b09      	ldr	r3, [pc, #36]	; (8002228 <Delay_ms+0x30>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	461a      	mov	r2, r3
 8002206:	4b09      	ldr	r3, [pc, #36]	; (800222c <Delay_ms+0x34>)
 8002208:	601a      	str	r2, [r3, #0]
	while( (noMs - startTime) < delayMs){}
 800220a:	bf00      	nop
 800220c:	4b06      	ldr	r3, [pc, #24]	; (8002228 <Delay_ms+0x30>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	461a      	mov	r2, r3
 8002212:	4b06      	ldr	r3, [pc, #24]	; (800222c <Delay_ms+0x34>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	1ad2      	subs	r2, r2, r3
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	429a      	cmp	r2, r3
 800221c:	d3f6      	bcc.n	800220c <Delay_ms+0x14>
}
 800221e:	bf00      	nop
 8002220:	370c      	adds	r7, #12
 8002222:	46bd      	mov	sp, r7
 8002224:	bc80      	pop	{r7}
 8002226:	4770      	bx	lr
 8002228:	20000068 	.word	0x20000068
 800222c:	20000064 	.word	0x20000064

08002230 <Output_setup>:

void Output_setup(void)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b082      	sub	sp, #8
 8002234:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure_LED;
	GPIO_InitTypeDef GPIO_InitStructure_L298N;

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
 8002236:	2101      	movs	r1, #1
 8002238:	2010      	movs	r0, #16
 800223a:	f7fe ffbb 	bl	80011b4 <RCC_APB2PeriphClockCmd>

	//plava LED na PC13
	GPIO_InitStructure_LED.GPIO_Pin = GPIO_Pin_13;
 800223e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002242:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure_LED.GPIO_Mode = GPIO_Mode_Out_PP;
 8002244:	2310      	movs	r3, #16
 8002246:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure_LED.GPIO_Speed = GPIO_Speed_2MHz;
 8002248:	2302      	movs	r3, #2
 800224a:	71bb      	strb	r3, [r7, #6]
	GPIO_Init(GPIOC, &GPIO_InitStructure_LED);
 800224c:	1d3b      	adds	r3, r7, #4
 800224e:	4619      	mov	r1, r3
 8002250:	4812      	ldr	r0, [pc, #72]	; (800229c <Output_setup+0x6c>)
 8002252:	f7fe fe0d 	bl	8000e70 <GPIO_Init>

	GPIO_SetBits(GPIOC,GPIO_Pin_13); //LED turn off
 8002256:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800225a:	4810      	ldr	r0, [pc, #64]	; (800229c <Output_setup+0x6c>)
 800225c:	f7fe fedd 	bl	800101a <GPIO_SetBits>


	//L298N IN1 IN2
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
 8002260:	2101      	movs	r1, #1
 8002262:	2008      	movs	r0, #8
 8002264:	f7fe ffa6 	bl	80011b4 <RCC_APB2PeriphClockCmd>

	GPIO_InitStructure_L298N.GPIO_Pin = GPIO_Pin_11 | GPIO_Pin_10;
 8002268:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800226c:	803b      	strh	r3, [r7, #0]
	GPIO_InitStructure_L298N.GPIO_Mode = GPIO_Mode_Out_PP;
 800226e:	2310      	movs	r3, #16
 8002270:	70fb      	strb	r3, [r7, #3]
	GPIO_InitStructure_L298N.GPIO_Speed = GPIO_Speed_2MHz;
 8002272:	2302      	movs	r3, #2
 8002274:	70bb      	strb	r3, [r7, #2]
	GPIO_Init(GPIOB, &GPIO_InitStructure_L298N);
 8002276:	463b      	mov	r3, r7
 8002278:	4619      	mov	r1, r3
 800227a:	4809      	ldr	r0, [pc, #36]	; (80022a0 <Output_setup+0x70>)
 800227c:	f7fe fdf8 	bl	8000e70 <GPIO_Init>

	//motor forward
	GPIO_SetBits(GPIOB,GPIO_Pin_11);
 8002280:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002284:	4806      	ldr	r0, [pc, #24]	; (80022a0 <Output_setup+0x70>)
 8002286:	f7fe fec8 	bl	800101a <GPIO_SetBits>
	GPIO_ResetBits(GPIOB,GPIO_Pin_10);
 800228a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800228e:	4804      	ldr	r0, [pc, #16]	; (80022a0 <Output_setup+0x70>)
 8002290:	f7fe fed1 	bl	8001036 <GPIO_ResetBits>
}
 8002294:	bf00      	nop
 8002296:	3708      	adds	r7, #8
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}
 800229c:	40011000 	.word	0x40011000
 80022a0:	40010c00 	.word	0x40010c00
 80022a4:	00000000 	.word	0x00000000

080022a8 <Timer_setup>:

void Timer_setup(void)
{
 80022a8:	b590      	push	{r4, r7, lr}
 80022aa:	b091      	sub	sp, #68	; 0x44
 80022ac:	af00      	add	r7, sp, #0
	 * UE [s] = ((PSC+1)*(TIM9_ARR+1))/fCK_PSC[Hz]
	 *
	 */

	/* TIM4 - for periodic tasks */
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);
 80022ae:	2101      	movs	r1, #1
 80022b0:	2004      	movs	r0, #4
 80022b2:	f7fe ff9d 	bl	80011f0 <RCC_APB1PeriphClockCmd>

	TIM_TimeBaseInitTypeDef TIM4_InitStructure;
	TIM4_InitStructure.TIM_Prescaler = 5999; 					//frequency prescaler - define Ts
 80022b6:	f241 736f 	movw	r3, #5999	; 0x176f
 80022ba:	86bb      	strh	r3, [r7, #52]	; 0x34
	TIM4_InitStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80022bc:	2300      	movs	r3, #0
 80022be:	86fb      	strh	r3, [r7, #54]	; 0x36
	TIM4_InitStructure.TIM_Period = 119; 						//auto-reload register value - define Ts
 80022c0:	2377      	movs	r3, #119	; 0x77
 80022c2:	873b      	strh	r3, [r7, #56]	; 0x38
	TIM4_InitStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 80022c4:	2300      	movs	r3, #0
 80022c6:	877b      	strh	r3, [r7, #58]	; 0x3a
	TIM_TimeBaseInit(TIM4, &TIM4_InitStructure);
 80022c8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80022cc:	4619      	mov	r1, r3
 80022ce:	485a      	ldr	r0, [pc, #360]	; (8002438 <Timer_setup+0x190>)
 80022d0:	f7fe ffac 	bl	800122c <TIM_TimeBaseInit>

	TIM_ITConfig(TIM4, TIM_IT_Update, ENABLE);
 80022d4:	2201      	movs	r2, #1
 80022d6:	2101      	movs	r1, #1
 80022d8:	4857      	ldr	r0, [pc, #348]	; (8002438 <Timer_setup+0x190>)
 80022da:	f7ff f922 	bl	8001522 <TIM_ITConfig>
	TIM_Cmd(TIM4, ENABLE);
 80022de:	2101      	movs	r1, #1
 80022e0:	4855      	ldr	r0, [pc, #340]	; (8002438 <Timer_setup+0x190>)
 80022e2:	f7ff f8ff 	bl	80014e4 <TIM_Cmd>

	NVIC_SetPriority(TIM4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),1,0));
 80022e6:	f7ff fed9 	bl	800209c <NVIC_GetPriorityGrouping>
 80022ea:	4603      	mov	r3, r0
 80022ec:	2200      	movs	r2, #0
 80022ee:	2101      	movs	r1, #1
 80022f0:	4618      	mov	r0, r3
 80022f2:	f7ff ff23 	bl	800213c <NVIC_EncodePriority>
 80022f6:	4603      	mov	r3, r0
 80022f8:	4619      	mov	r1, r3
 80022fa:	201e      	movs	r0, #30
 80022fc:	f7ff fef4 	bl	80020e8 <NVIC_SetPriority>
	NVIC_EnableIRQ(TIM4_IRQn);
 8002300:	201e      	movs	r0, #30
 8002302:	f7ff fed9 	bl	80020b8 <NVIC_EnableIRQ>
	 * PB0 - CH3
	 * PB1 - CH4
	 *
	*/

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);
 8002306:	2101      	movs	r1, #1
 8002308:	2002      	movs	r0, #2
 800230a:	f7fe ff71 	bl	80011f0 <RCC_APB1PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA | RCC_APB2Periph_GPIOB | RCC_APB2Periph_AFIO, ENABLE);
 800230e:	2101      	movs	r1, #1
 8002310:	200d      	movs	r0, #13
 8002312:	f7fe ff4f 	bl	80011b4 <RCC_APB2PeriphClockCmd>

	GPIO_InitTypeDef GPIO_InitStructPWM;

	GPIO_InitStructPWM.GPIO_Pin = GPIO_Pin_6;
 8002316:	2340      	movs	r3, #64	; 0x40
 8002318:	863b      	strh	r3, [r7, #48]	; 0x30
	GPIO_InitStructPWM.GPIO_Mode = GPIO_Mode_AF_PP;
 800231a:	2318      	movs	r3, #24
 800231c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	GPIO_InitStructPWM.GPIO_Speed = GPIO_Speed_50MHz;
 8002320:	2303      	movs	r3, #3
 8002322:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	GPIO_Init(GPIOA, &GPIO_InitStructPWM);
 8002326:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800232a:	4619      	mov	r1, r3
 800232c:	4843      	ldr	r0, [pc, #268]	; (800243c <Timer_setup+0x194>)
 800232e:	f7fe fd9f 	bl	8000e70 <GPIO_Init>

	//PWM frequency 5KHz
	TIM_TimeBaseInitTypeDef TIM3_InitStructure;
	TIM3_InitStructure.TIM_Prescaler = 0;
 8002332:	2300      	movs	r3, #0
 8002334:	84bb      	strh	r3, [r7, #36]	; 0x24
	TIM3_InitStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8002336:	2300      	movs	r3, #0
 8002338:	84fb      	strh	r3, [r7, #38]	; 0x26
	TIM3_InitStructure.TIM_Period = PWM_period-1;
 800233a:	f44f 5361 	mov.w	r3, #14400	; 0x3840
 800233e:	3b01      	subs	r3, #1
 8002340:	b29b      	uxth	r3, r3
 8002342:	853b      	strh	r3, [r7, #40]	; 0x28
	TIM3_InitStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 8002344:	2300      	movs	r3, #0
 8002346:	857b      	strh	r3, [r7, #42]	; 0x2a
	TIM_TimeBaseInit(TIM3, &TIM3_InitStructure);
 8002348:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800234c:	4619      	mov	r1, r3
 800234e:	483c      	ldr	r0, [pc, #240]	; (8002440 <Timer_setup+0x198>)
 8002350:	f7fe ff6c 	bl	800122c <TIM_TimeBaseInit>

	TIM_Cmd(TIM3, ENABLE);
 8002354:	2101      	movs	r1, #1
 8002356:	483a      	ldr	r0, [pc, #232]	; (8002440 <Timer_setup+0x198>)
 8002358:	f7ff f8c4 	bl	80014e4 <TIM_Cmd>

	//PWM on CH1
	TIM_OCInitTypeDef TIM3_OCInitStruct;
	TIM3_OCInitStruct.TIM_OCMode = TIM_OCMode_PWM1;
 800235c:	2360      	movs	r3, #96	; 0x60
 800235e:	82bb      	strh	r3, [r7, #20]
	TIM3_OCInitStruct.TIM_OutputState = TIM_OutputState_Enable;
 8002360:	2301      	movs	r3, #1
 8002362:	82fb      	strh	r3, [r7, #22]
	TIM3_OCInitStruct.TIM_OCPolarity = TIM_OCPolarity_High;
 8002364:	2300      	movs	r3, #0
 8002366:	83bb      	strh	r3, [r7, #28]
	TIM3_OCInitStruct.TIM_Pulse = 0;
 8002368:	2300      	movs	r3, #0
 800236a:	837b      	strh	r3, [r7, #26]
	TIM_OC1Init(TIM3, &TIM3_OCInitStruct);
 800236c:	f107 0314 	add.w	r3, r7, #20
 8002370:	4619      	mov	r1, r3
 8002372:	4833      	ldr	r0, [pc, #204]	; (8002440 <Timer_setup+0x198>)
 8002374:	f7fe ffd6 	bl	8001324 <TIM_OC1Init>
	TIM_OC1PreloadConfig(TIM3, TIM_OCPreload_Enable);
 8002378:	2108      	movs	r1, #8
 800237a:	4831      	ldr	r0, [pc, #196]	; (8002440 <Timer_setup+0x198>)
 800237c:	f7ff f8f4 	bl	8001568 <TIM_OC1PreloadConfig>
	TIM3->CCR1 = (uint16_t)(PWM_period*0.45);
 8002380:	4c2f      	ldr	r4, [pc, #188]	; (8002440 <Timer_setup+0x198>)
 8002382:	f44f 5361 	mov.w	r3, #14400	; 0x3840
 8002386:	4618      	mov	r0, r3
 8002388:	f7fe f834 	bl	80003f4 <__aeabi_i2d>
 800238c:	a328      	add	r3, pc, #160	; (adr r3, 8002430 <Timer_setup+0x188>)
 800238e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002392:	f7fe f895 	bl	80004c0 <__aeabi_dmul>
 8002396:	4602      	mov	r2, r0
 8002398:	460b      	mov	r3, r1
 800239a:	4610      	mov	r0, r2
 800239c:	4619      	mov	r1, r3
 800239e:	f7fe fac9 	bl	8000934 <__aeabi_d2uiz>
 80023a2:	4603      	mov	r3, r0
 80023a4:	b29b      	uxth	r3, r3
 80023a6:	86a3      	strh	r3, [r4, #52]	; 0x34
	 * PA2 - CH3 (speed 2)
	 * */

	GPIO_InitTypeDef GPIO_InitStructInputCapture;

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 80023a8:	2101      	movs	r1, #1
 80023aa:	2001      	movs	r0, #1
 80023ac:	f7fe ff20 	bl	80011f0 <RCC_APB1PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
 80023b0:	2101      	movs	r1, #1
 80023b2:	2004      	movs	r0, #4
 80023b4:	f7fe fefe 	bl	80011b4 <RCC_APB2PeriphClockCmd>

	GPIO_InitStructInputCapture.GPIO_Pin =  GPIO_Pin_3;
 80023b8:	2308      	movs	r3, #8
 80023ba:	823b      	strh	r3, [r7, #16]
	GPIO_InitStructInputCapture.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80023bc:	2304      	movs	r3, #4
 80023be:	74fb      	strb	r3, [r7, #19]
	GPIO_InitStructInputCapture.GPIO_Speed = GPIO_Speed_50MHz;
 80023c0:	2303      	movs	r3, #3
 80023c2:	74bb      	strb	r3, [r7, #18]
    GPIO_Init(GPIOA, &GPIO_InitStructInputCapture) ;
 80023c4:	f107 0310 	add.w	r3, r7, #16
 80023c8:	4619      	mov	r1, r3
 80023ca:	481c      	ldr	r0, [pc, #112]	; (800243c <Timer_setup+0x194>)
 80023cc:	f7fe fd50 	bl	8000e70 <GPIO_Init>

    TIM_ICInitTypeDef TIM2_ICInitStruct;

    TIM2_ICInitStruct.TIM_Channel = TIM_Channel_4;
 80023d0:	230c      	movs	r3, #12
 80023d2:	80bb      	strh	r3, [r7, #4]
    TIM2_ICInitStruct.TIM_ICPolarity = TIM_ICPolarity_Rising;
 80023d4:	2300      	movs	r3, #0
 80023d6:	80fb      	strh	r3, [r7, #6]
    TIM2_ICInitStruct.TIM_ICSelection = TIM_ICSelection_DirectTI;
 80023d8:	2301      	movs	r3, #1
 80023da:	813b      	strh	r3, [r7, #8]
    TIM2_ICInitStruct.TIM_ICPrescaler = TIM_ICPSC_DIV1;
 80023dc:	2300      	movs	r3, #0
 80023de:	817b      	strh	r3, [r7, #10]
    TIM2_ICInitStruct.TIM_ICFilter = 0xFF;
 80023e0:	23ff      	movs	r3, #255	; 0xff
 80023e2:	81bb      	strh	r3, [r7, #12]

    TIM_ICInit(TIM2, &TIM2_ICInitStruct);
 80023e4:	1d3b      	adds	r3, r7, #4
 80023e6:	4619      	mov	r1, r3
 80023e8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80023ec:	f7ff f826 	bl	800143c <TIM_ICInit>
    TIM_Cmd(TIM2, ENABLE) ;
 80023f0:	2101      	movs	r1, #1
 80023f2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80023f6:	f7ff f875 	bl	80014e4 <TIM_Cmd>

    TIM_ITConfig(TIM2, TIM_IT_CC4, ENABLE);
 80023fa:	2201      	movs	r2, #1
 80023fc:	2110      	movs	r1, #16
 80023fe:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002402:	f7ff f88e 	bl	8001522 <TIM_ITConfig>
    NVIC_SetPriority(TIM2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0,0));
 8002406:	f7ff fe49 	bl	800209c <NVIC_GetPriorityGrouping>
 800240a:	4603      	mov	r3, r0
 800240c:	2200      	movs	r2, #0
 800240e:	2100      	movs	r1, #0
 8002410:	4618      	mov	r0, r3
 8002412:	f7ff fe93 	bl	800213c <NVIC_EncodePriority>
 8002416:	4603      	mov	r3, r0
 8002418:	4619      	mov	r1, r3
 800241a:	201c      	movs	r0, #28
 800241c:	f7ff fe64 	bl	80020e8 <NVIC_SetPriority>
    NVIC_EnableIRQ(TIM2_IRQn);
 8002420:	201c      	movs	r0, #28
 8002422:	f7ff fe49 	bl	80020b8 <NVIC_EnableIRQ>


}
 8002426:	bf00      	nop
 8002428:	3744      	adds	r7, #68	; 0x44
 800242a:	46bd      	mov	sp, r7
 800242c:	bd90      	pop	{r4, r7, pc}
 800242e:	bf00      	nop
 8002430:	cccccccd 	.word	0xcccccccd
 8002434:	3fdccccc 	.word	0x3fdccccc
 8002438:	40000800 	.word	0x40000800
 800243c:	40010800 	.word	0x40010800
 8002440:	40000400 	.word	0x40000400

08002444 <Button_init>:


void Button_init()
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b082      	sub	sp, #8
 8002448:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure_Buttons;

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
 800244a:	2101      	movs	r1, #1
 800244c:	2008      	movs	r0, #8
 800244e:	f7fe feb1 	bl	80011b4 <RCC_APB2PeriphClockCmd>

	//push buttons on PC14 and PC15; activate pull up
	GPIO_InitStructure_Buttons.GPIO_Pin = GPIO_Pin_14 | GPIO_Pin_15;
 8002452:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8002456:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure_Buttons.GPIO_Mode = GPIO_Mode_IPU;
 8002458:	2348      	movs	r3, #72	; 0x48
 800245a:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure_Buttons);
 800245c:	1d3b      	adds	r3, r7, #4
 800245e:	4619      	mov	r1, r3
 8002460:	4803      	ldr	r0, [pc, #12]	; (8002470 <Button_init+0x2c>)
 8002462:	f7fe fd05 	bl	8000e70 <GPIO_Init>

}
 8002466:	bf00      	nop
 8002468:	3708      	adds	r7, #8
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}
 800246e:	bf00      	nop
 8002470:	40010c00 	.word	0x40010c00

08002474 <Get_PWM>:
	else
		return -1;
}

uint16_t Get_PWM(void)
{
 8002474:	b480      	push	{r7}
 8002476:	af00      	add	r7, sp, #0
	return TIM3->CCR1;
 8002478:	4b03      	ldr	r3, [pc, #12]	; (8002488 <Get_PWM+0x14>)
 800247a:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 800247c:	b29b      	uxth	r3, r3
}
 800247e:	4618      	mov	r0, r3
 8002480:	46bd      	mov	sp, r7
 8002482:	bc80      	pop	{r7}
 8002484:	4770      	bx	lr
 8002486:	bf00      	nop
 8002488:	40000400 	.word	0x40000400

0800248c <Set_PWM>:

void Set_PWM(uint16_t PWM_val)
{
 800248c:	b480      	push	{r7}
 800248e:	b083      	sub	sp, #12
 8002490:	af00      	add	r7, sp, #0
 8002492:	4603      	mov	r3, r0
 8002494:	80fb      	strh	r3, [r7, #6]
	if(PWM_val <= PWM_period)
 8002496:	f44f 5261 	mov.w	r2, #14400	; 0x3840
 800249a:	88fb      	ldrh	r3, [r7, #6]
 800249c:	4293      	cmp	r3, r2
 800249e:	d802      	bhi.n	80024a6 <Set_PWM+0x1a>
		if(PWM_val >= 0)
			TIM3->CCR1 = PWM_val;
 80024a0:	4a03      	ldr	r2, [pc, #12]	; (80024b0 <Set_PWM+0x24>)
 80024a2:	88fb      	ldrh	r3, [r7, #6]
 80024a4:	8693      	strh	r3, [r2, #52]	; 0x34
}
 80024a6:	bf00      	nop
 80024a8:	370c      	adds	r7, #12
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bc80      	pop	{r7}
 80024ae:	4770      	bx	lr
 80024b0:	40000400 	.word	0x40000400

080024b4 <NVIC_SetPriorityGrouping>:
{
 80024b4:	b480      	push	{r7}
 80024b6:	b085      	sub	sp, #20
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	f003 0307 	and.w	r3, r3, #7
 80024c2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024c4:	4b0c      	ldr	r3, [pc, #48]	; (80024f8 <NVIC_SetPriorityGrouping+0x44>)
 80024c6:	68db      	ldr	r3, [r3, #12]
 80024c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 80024ca:	68ba      	ldr	r2, [r7, #8]
 80024cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80024d0:	4013      	ands	r3, r2
 80024d2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
 80024d8:	68bb      	ldr	r3, [r7, #8]
 80024da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                 |
 80024dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80024e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024e6:	4a04      	ldr	r2, [pc, #16]	; (80024f8 <NVIC_SetPriorityGrouping+0x44>)
 80024e8:	68bb      	ldr	r3, [r7, #8]
 80024ea:	60d3      	str	r3, [r2, #12]
}
 80024ec:	bf00      	nop
 80024ee:	3714      	adds	r7, #20
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bc80      	pop	{r7}
 80024f4:	4770      	bx	lr
 80024f6:	bf00      	nop
 80024f8:	e000ed00 	.word	0xe000ed00

080024fc <USART1_IRQHandler>:


/* UART receive interrupt handler */

void USART1_IRQHandler(void)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	af00      	add	r7, sp, #0
	if(USART_GetITStatus(USART1,USART_IT_RXNE))
 8002500:	f240 5125 	movw	r1, #1317	; 0x525
 8002504:	4831      	ldr	r0, [pc, #196]	; (80025cc <USART1_IRQHandler+0xd0>)
 8002506:	f7ff fc2a 	bl	8001d5e <USART_GetITStatus>
 800250a:	4603      	mov	r3, r0
 800250c:	2b00      	cmp	r3, #0
 800250e:	d05a      	beq.n	80025c6 <USART1_IRQHandler+0xca>
	{
		//echo character
		receivedChar = USART_GetChar();
 8002510:	f7ff fd8e 	bl	8002030 <USART_GetChar>
 8002514:	4603      	mov	r3, r0
 8002516:	b2da      	uxtb	r2, r3
 8002518:	4b2d      	ldr	r3, [pc, #180]	; (80025d0 <USART1_IRQHandler+0xd4>)
 800251a:	701a      	strb	r2, [r3, #0]
		if(receivedChar == 'u')
 800251c:	4b2c      	ldr	r3, [pc, #176]	; (80025d0 <USART1_IRQHandler+0xd4>)
 800251e:	781b      	ldrb	r3, [r3, #0]
 8002520:	b2db      	uxtb	r3, r3
 8002522:	2b75      	cmp	r3, #117	; 0x75
 8002524:	d11b      	bne.n	800255e <USART1_IRQHandler+0x62>
		{
			currentPWM = Get_PWM();
 8002526:	f7ff ffa5 	bl	8002474 <Get_PWM>
 800252a:	4603      	mov	r3, r0
 800252c:	461a      	mov	r2, r3
 800252e:	4b29      	ldr	r3, [pc, #164]	; (80025d4 <USART1_IRQHandler+0xd8>)
 8002530:	801a      	strh	r2, [r3, #0]
			currentPWM += (uint16_t)500;
 8002532:	4b28      	ldr	r3, [pc, #160]	; (80025d4 <USART1_IRQHandler+0xd8>)
 8002534:	881b      	ldrh	r3, [r3, #0]
 8002536:	b29b      	uxth	r3, r3
 8002538:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800253c:	b29a      	uxth	r2, r3
 800253e:	4b25      	ldr	r3, [pc, #148]	; (80025d4 <USART1_IRQHandler+0xd8>)
 8002540:	801a      	strh	r2, [r3, #0]
			if(currentPWM < PWM_period)
 8002542:	4b24      	ldr	r3, [pc, #144]	; (80025d4 <USART1_IRQHandler+0xd8>)
 8002544:	881b      	ldrh	r3, [r3, #0]
 8002546:	b29a      	uxth	r2, r3
 8002548:	4b23      	ldr	r3, [pc, #140]	; (80025d8 <USART1_IRQHandler+0xdc>)
 800254a:	881b      	ldrh	r3, [r3, #0]
 800254c:	429a      	cmp	r2, r3
 800254e:	d22f      	bcs.n	80025b0 <USART1_IRQHandler+0xb4>
				Set_PWM(currentPWM);
 8002550:	4b20      	ldr	r3, [pc, #128]	; (80025d4 <USART1_IRQHandler+0xd8>)
 8002552:	881b      	ldrh	r3, [r3, #0]
 8002554:	b29b      	uxth	r3, r3
 8002556:	4618      	mov	r0, r3
 8002558:	f7ff ff98 	bl	800248c <Set_PWM>
 800255c:	e028      	b.n	80025b0 <USART1_IRQHandler+0xb4>
		}
		else if(receivedChar == 'd')
 800255e:	4b1c      	ldr	r3, [pc, #112]	; (80025d0 <USART1_IRQHandler+0xd4>)
 8002560:	781b      	ldrb	r3, [r3, #0]
 8002562:	b2db      	uxtb	r3, r3
 8002564:	2b64      	cmp	r3, #100	; 0x64
 8002566:	d11b      	bne.n	80025a0 <USART1_IRQHandler+0xa4>
		{

			currentPWM = Get_PWM();
 8002568:	f7ff ff84 	bl	8002474 <Get_PWM>
 800256c:	4603      	mov	r3, r0
 800256e:	461a      	mov	r2, r3
 8002570:	4b18      	ldr	r3, [pc, #96]	; (80025d4 <USART1_IRQHandler+0xd8>)
 8002572:	801a      	strh	r2, [r3, #0]
			if(currentPWM < PWM_period)
 8002574:	4b17      	ldr	r3, [pc, #92]	; (80025d4 <USART1_IRQHandler+0xd8>)
 8002576:	881b      	ldrh	r3, [r3, #0]
 8002578:	b29a      	uxth	r2, r3
 800257a:	4b17      	ldr	r3, [pc, #92]	; (80025d8 <USART1_IRQHandler+0xdc>)
 800257c:	881b      	ldrh	r3, [r3, #0]
 800257e:	429a      	cmp	r2, r3
 8002580:	d216      	bcs.n	80025b0 <USART1_IRQHandler+0xb4>
			{
				currentPWM -= (uint16_t)500;
 8002582:	4b14      	ldr	r3, [pc, #80]	; (80025d4 <USART1_IRQHandler+0xd8>)
 8002584:	881b      	ldrh	r3, [r3, #0]
 8002586:	b29b      	uxth	r3, r3
 8002588:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 800258c:	b29a      	uxth	r2, r3
 800258e:	4b11      	ldr	r3, [pc, #68]	; (80025d4 <USART1_IRQHandler+0xd8>)
 8002590:	801a      	strh	r2, [r3, #0]
				Set_PWM(currentPWM);
 8002592:	4b10      	ldr	r3, [pc, #64]	; (80025d4 <USART1_IRQHandler+0xd8>)
 8002594:	881b      	ldrh	r3, [r3, #0]
 8002596:	b29b      	uxth	r3, r3
 8002598:	4618      	mov	r0, r3
 800259a:	f7ff ff77 	bl	800248c <Set_PWM>
 800259e:	e007      	b.n	80025b0 <USART1_IRQHandler+0xb4>
			}
		}

		else if(receivedChar == 'q')
 80025a0:	4b0b      	ldr	r3, [pc, #44]	; (80025d0 <USART1_IRQHandler+0xd4>)
 80025a2:	781b      	ldrb	r3, [r3, #0]
 80025a4:	b2db      	uxtb	r3, r3
 80025a6:	2b71      	cmp	r3, #113	; 0x71
 80025a8:	d102      	bne.n	80025b0 <USART1_IRQHandler+0xb4>
		        {
					start = 1;
 80025aa:	4b0c      	ldr	r3, [pc, #48]	; (80025dc <USART1_IRQHandler+0xe0>)
 80025ac:	2201      	movs	r2, #1
 80025ae:	601a      	str	r2, [r3, #0]
		        }

		USART_PutChar(receivedChar);
 80025b0:	4b07      	ldr	r3, [pc, #28]	; (80025d0 <USART1_IRQHandler+0xd4>)
 80025b2:	781b      	ldrb	r3, [r3, #0]
 80025b4:	b2db      	uxtb	r3, r3
 80025b6:	4618      	mov	r0, r3
 80025b8:	f7ff fd20 	bl	8001ffc <USART_PutChar>
		USART_ClearITPendingBit(USART1, USART_IT_RXNE);
 80025bc:	f240 5125 	movw	r1, #1317	; 0x525
 80025c0:	4802      	ldr	r0, [pc, #8]	; (80025cc <USART1_IRQHandler+0xd0>)
 80025c2:	f7ff fc26 	bl	8001e12 <USART_ClearITPendingBit>
	}
}
 80025c6:	bf00      	nop
 80025c8:	bd80      	pop	{r7, pc}
 80025ca:	bf00      	nop
 80025cc:	40013800 	.word	0x40013800
 80025d0:	200000a4 	.word	0x200000a4
 80025d4:	2000008c 	.word	0x2000008c
 80025d8:	08002c30 	.word	0x08002c30
 80025dc:	2000007c 	.word	0x2000007c

080025e0 <TIM2_IRQHandler>:


/* TIM2 input capture interrupt */
void TIM2_IRQHandler(void)
{
 80025e0:	b590      	push	{r4, r7, lr}
 80025e2:	b083      	sub	sp, #12
 80025e4:	af00      	add	r7, sp, #0
	if(TIM_GetITStatus(TIM2, TIM_IT_CC4))
 80025e6:	2110      	movs	r1, #16
 80025e8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80025ec:	f7ff f847 	bl	800167e <TIM_GetITStatus>
 80025f0:	4603      	mov	r3, r0
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d068      	beq.n	80026c8 <TIM2_IRQHandler+0xe8>
	{
		end_time = TIM2->CCR4;
 80025f6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80025fa:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80025fe:	b29b      	uxth	r3, r3
 8002600:	461a      	mov	r2, r3
 8002602:	4b33      	ldr	r3, [pc, #204]	; (80026d0 <TIM2_IRQHandler+0xf0>)
 8002604:	601a      	str	r2, [r3, #0]
		pulse_ticks = end_time - start_time;
 8002606:	4b32      	ldr	r3, [pc, #200]	; (80026d0 <TIM2_IRQHandler+0xf0>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	b29a      	uxth	r2, r3
 800260c:	4b31      	ldr	r3, [pc, #196]	; (80026d4 <TIM2_IRQHandler+0xf4>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	b29b      	uxth	r3, r3
 8002612:	1ad3      	subs	r3, r2, r3
 8002614:	b29a      	uxth	r2, r3
 8002616:	4b30      	ldr	r3, [pc, #192]	; (80026d8 <TIM2_IRQHandler+0xf8>)
 8002618:	801a      	strh	r2, [r3, #0]
		start_time = end_time;
 800261a:	4b2d      	ldr	r3, [pc, #180]	; (80026d0 <TIM2_IRQHandler+0xf0>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4a2d      	ldr	r2, [pc, #180]	; (80026d4 <TIM2_IRQHandler+0xf4>)
 8002620:	6013      	str	r3, [r2, #0]

		for(int i=n-1; i >= 1; i--)
 8002622:	4b2e      	ldr	r3, [pc, #184]	; (80026dc <TIM2_IRQHandler+0xfc>)
 8002624:	781b      	ldrb	r3, [r3, #0]
 8002626:	3b01      	subs	r3, #1
 8002628:	607b      	str	r3, [r7, #4]
 800262a:	e00b      	b.n	8002644 <TIM2_IRQHandler+0x64>
		{
			sampleSize[i] = sampleSize[i-1];
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	3b01      	subs	r3, #1
 8002630:	4a2b      	ldr	r2, [pc, #172]	; (80026e0 <TIM2_IRQHandler+0x100>)
 8002632:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002636:	492a      	ldr	r1, [pc, #168]	; (80026e0 <TIM2_IRQHandler+0x100>)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i=n-1; i >= 1; i--)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	3b01      	subs	r3, #1
 8002642:	607b      	str	r3, [r7, #4]
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2b00      	cmp	r3, #0
 8002648:	dcf0      	bgt.n	800262c <TIM2_IRQHandler+0x4c>
		}

		sampleSize[0] = RPM;
 800264a:	4b26      	ldr	r3, [pc, #152]	; (80026e4 <TIM2_IRQHandler+0x104>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4618      	mov	r0, r3
 8002650:	f7fe fa46 	bl	8000ae0 <__aeabi_ui2f>
 8002654:	4602      	mov	r2, r0
 8002656:	4b22      	ldr	r3, [pc, #136]	; (80026e0 <TIM2_IRQHandler+0x100>)
 8002658:	601a      	str	r2, [r3, #0]

		sum = 0.0;
 800265a:	4b23      	ldr	r3, [pc, #140]	; (80026e8 <TIM2_IRQHandler+0x108>)
 800265c:	f04f 0200 	mov.w	r2, #0
 8002660:	601a      	str	r2, [r3, #0]
		for(int i = 0; i < n; i++)
 8002662:	2300      	movs	r3, #0
 8002664:	603b      	str	r3, [r7, #0]
 8002666:	e010      	b.n	800268a <TIM2_IRQHandler+0xaa>
		{
			sum += sampleSize[i];
 8002668:	4a1d      	ldr	r2, [pc, #116]	; (80026e0 <TIM2_IRQHandler+0x100>)
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002670:	4b1d      	ldr	r3, [pc, #116]	; (80026e8 <TIM2_IRQHandler+0x108>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4619      	mov	r1, r3
 8002676:	4610      	mov	r0, r2
 8002678:	f7fe f982 	bl	8000980 <__addsf3>
 800267c:	4603      	mov	r3, r0
 800267e:	461a      	mov	r2, r3
 8002680:	4b19      	ldr	r3, [pc, #100]	; (80026e8 <TIM2_IRQHandler+0x108>)
 8002682:	601a      	str	r2, [r3, #0]
		for(int i = 0; i < n; i++)
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	3301      	adds	r3, #1
 8002688:	603b      	str	r3, [r7, #0]
 800268a:	4b14      	ldr	r3, [pc, #80]	; (80026dc <TIM2_IRQHandler+0xfc>)
 800268c:	781b      	ldrb	r3, [r3, #0]
 800268e:	461a      	mov	r2, r3
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	429a      	cmp	r2, r3
 8002694:	dce8      	bgt.n	8002668 <TIM2_IRQHandler+0x88>
		}

		//average of current and previous 9
		filteredRPMSample=(uint16_t)(sum/(float)n);
 8002696:	4b14      	ldr	r3, [pc, #80]	; (80026e8 <TIM2_IRQHandler+0x108>)
 8002698:	681c      	ldr	r4, [r3, #0]
 800269a:	4b10      	ldr	r3, [pc, #64]	; (80026dc <TIM2_IRQHandler+0xfc>)
 800269c:	781b      	ldrb	r3, [r3, #0]
 800269e:	4618      	mov	r0, r3
 80026a0:	f7fe fa1e 	bl	8000ae0 <__aeabi_ui2f>
 80026a4:	4603      	mov	r3, r0
 80026a6:	4619      	mov	r1, r3
 80026a8:	4620      	mov	r0, r4
 80026aa:	f7fe fb25 	bl	8000cf8 <__aeabi_fdiv>
 80026ae:	4603      	mov	r3, r0
 80026b0:	4618      	mov	r0, r3
 80026b2:	f7fe fbbd 	bl	8000e30 <__aeabi_f2uiz>
 80026b6:	4603      	mov	r3, r0
 80026b8:	b29a      	uxth	r2, r3
 80026ba:	4b0c      	ldr	r3, [pc, #48]	; (80026ec <TIM2_IRQHandler+0x10c>)
 80026bc:	801a      	strh	r2, [r3, #0]


		TIM_ClearITPendingBit(TIM2, TIM_IT_CC4);
 80026be:	2110      	movs	r1, #16
 80026c0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80026c4:	f7ff f804 	bl	80016d0 <TIM_ClearITPendingBit>
	}

}
 80026c8:	bf00      	nop
 80026ca:	370c      	adds	r7, #12
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd90      	pop	{r4, r7, pc}
 80026d0:	20000074 	.word	0x20000074
 80026d4:	20000070 	.word	0x20000070
 80026d8:	2000006c 	.word	0x2000006c
 80026dc:	20000014 	.word	0x20000014
 80026e0:	20000018 	.word	0x20000018
 80026e4:	20000094 	.word	0x20000094
 80026e8:	20000078 	.word	0x20000078
 80026ec:	20000040 	.word	0x20000040

080026f0 <TIM4_IRQHandler>:


/* TIMER4 every 0.1 second interrupt --> sending data to PC */
void TIM4_IRQHandler(void)
{
 80026f0:	b5b0      	push	{r4, r5, r7, lr}
 80026f2:	af00      	add	r7, sp, #0

	if(TIM_GetITStatus(TIM4, TIM_IT_Update))
 80026f4:	2101      	movs	r1, #1
 80026f6:	4872      	ldr	r0, [pc, #456]	; (80028c0 <TIM4_IRQHandler+0x1d0>)
 80026f8:	f7fe ffc1 	bl	800167e <TIM_GetITStatus>
 80026fc:	4603      	mov	r3, r0
 80026fe:	2b00      	cmp	r3, #0
 8002700:	f000 80c6 	beq.w	8002890 <TIM4_IRQHandler+0x1a0>
	{
			RPM = (uint32_t)((float)freq*60.0)/(numberOfTicks*pulse_ticks);
 8002704:	4b6f      	ldr	r3, [pc, #444]	; (80028c4 <TIM4_IRQHandler+0x1d4>)
 8002706:	4618      	mov	r0, r3
 8002708:	f7fe f9ea 	bl	8000ae0 <__aeabi_ui2f>
 800270c:	4603      	mov	r3, r0
 800270e:	4618      	mov	r0, r3
 8002710:	f7fd fe82 	bl	8000418 <__aeabi_f2d>
 8002714:	f04f 0200 	mov.w	r2, #0
 8002718:	4b6b      	ldr	r3, [pc, #428]	; (80028c8 <TIM4_IRQHandler+0x1d8>)
 800271a:	f7fd fed1 	bl	80004c0 <__aeabi_dmul>
 800271e:	4603      	mov	r3, r0
 8002720:	460c      	mov	r4, r1
 8002722:	4618      	mov	r0, r3
 8002724:	4621      	mov	r1, r4
 8002726:	f7fe f905 	bl	8000934 <__aeabi_d2uiz>
 800272a:	4602      	mov	r2, r0
 800272c:	4b67      	ldr	r3, [pc, #412]	; (80028cc <TIM4_IRQHandler+0x1dc>)
 800272e:	881b      	ldrh	r3, [r3, #0]
 8002730:	b29b      	uxth	r3, r3
 8002732:	4619      	mov	r1, r3
 8002734:	2329      	movs	r3, #41	; 0x29
 8002736:	fb03 f301 	mul.w	r3, r3, r1
 800273a:	fbb2 f3f3 	udiv	r3, r2, r3
 800273e:	4a64      	ldr	r2, [pc, #400]	; (80028d0 <TIM4_IRQHandler+0x1e0>)
 8002740:	6013      	str	r3, [r2, #0]
			//RPM_Ts = (uint32_t)((numberOfTicks/pulse_ticks)/(float)Ts) * 60;

			u2 = u1;
 8002742:	4b64      	ldr	r3, [pc, #400]	; (80028d4 <TIM4_IRQHandler+0x1e4>)
 8002744:	881b      	ldrh	r3, [r3, #0]
 8002746:	b21a      	sxth	r2, r3
 8002748:	4b63      	ldr	r3, [pc, #396]	; (80028d8 <TIM4_IRQHandler+0x1e8>)
 800274a:	801a      	strh	r2, [r3, #0]
			u1 = u0;
 800274c:	4b63      	ldr	r3, [pc, #396]	; (80028dc <TIM4_IRQHandler+0x1ec>)
 800274e:	881b      	ldrh	r3, [r3, #0]
 8002750:	b21a      	sxth	r2, r3
 8002752:	4b60      	ldr	r3, [pc, #384]	; (80028d4 <TIM4_IRQHandler+0x1e4>)
 8002754:	801a      	strh	r2, [r3, #0]
			e2 = e1;
 8002756:	4b62      	ldr	r3, [pc, #392]	; (80028e0 <TIM4_IRQHandler+0x1f0>)
 8002758:	881b      	ldrh	r3, [r3, #0]
 800275a:	b21a      	sxth	r2, r3
 800275c:	4b61      	ldr	r3, [pc, #388]	; (80028e4 <TIM4_IRQHandler+0x1f4>)
 800275e:	801a      	strh	r2, [r3, #0]
			e1 = e0;
 8002760:	4b61      	ldr	r3, [pc, #388]	; (80028e8 <TIM4_IRQHandler+0x1f8>)
 8002762:	881b      	ldrh	r3, [r3, #0]
 8002764:	b21a      	sxth	r2, r3
 8002766:	4b5e      	ldr	r3, [pc, #376]	; (80028e0 <TIM4_IRQHandler+0x1f0>)
 8002768:	801a      	strh	r2, [r3, #0]

			e0 = (int16_t)(RPM_Ref - filteredRPMSample);
 800276a:	4b60      	ldr	r3, [pc, #384]	; (80028ec <TIM4_IRQHandler+0x1fc>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	b29a      	uxth	r2, r3
 8002770:	4b5f      	ldr	r3, [pc, #380]	; (80028f0 <TIM4_IRQHandler+0x200>)
 8002772:	881b      	ldrh	r3, [r3, #0]
 8002774:	b29b      	uxth	r3, r3
 8002776:	1ad3      	subs	r3, r2, r3
 8002778:	b29b      	uxth	r3, r3
 800277a:	b21a      	sxth	r2, r3
 800277c:	4b5a      	ldr	r3, [pc, #360]	; (80028e8 <TIM4_IRQHandler+0x1f8>)
 800277e:	801a      	strh	r2, [r3, #0]
			//PI reg
			//u0 = 2.744*e0 - 2.201*e1 + u1;
			//u0 = 7.846*e0 - 7.052*e1 + u1;

			//PID reg
			u0 = 6.017*e0 - 9.394*e1 + 3.658*e2 + 1.606*u1 - 0.606*u2;
 8002780:	4b59      	ldr	r3, [pc, #356]	; (80028e8 <TIM4_IRQHandler+0x1f8>)
 8002782:	881b      	ldrh	r3, [r3, #0]
 8002784:	b21b      	sxth	r3, r3
 8002786:	4618      	mov	r0, r3
 8002788:	f7fd fe34 	bl	80003f4 <__aeabi_i2d>
 800278c:	a342      	add	r3, pc, #264	; (adr r3, 8002898 <TIM4_IRQHandler+0x1a8>)
 800278e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002792:	f7fd fe95 	bl	80004c0 <__aeabi_dmul>
 8002796:	4603      	mov	r3, r0
 8002798:	460c      	mov	r4, r1
 800279a:	4625      	mov	r5, r4
 800279c:	461c      	mov	r4, r3
 800279e:	4b50      	ldr	r3, [pc, #320]	; (80028e0 <TIM4_IRQHandler+0x1f0>)
 80027a0:	881b      	ldrh	r3, [r3, #0]
 80027a2:	b21b      	sxth	r3, r3
 80027a4:	4618      	mov	r0, r3
 80027a6:	f7fd fe25 	bl	80003f4 <__aeabi_i2d>
 80027aa:	a33d      	add	r3, pc, #244	; (adr r3, 80028a0 <TIM4_IRQHandler+0x1b0>)
 80027ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027b0:	f7fd fe86 	bl	80004c0 <__aeabi_dmul>
 80027b4:	4602      	mov	r2, r0
 80027b6:	460b      	mov	r3, r1
 80027b8:	4620      	mov	r0, r4
 80027ba:	4629      	mov	r1, r5
 80027bc:	f7fd fccc 	bl	8000158 <__aeabi_dsub>
 80027c0:	4603      	mov	r3, r0
 80027c2:	460c      	mov	r4, r1
 80027c4:	4625      	mov	r5, r4
 80027c6:	461c      	mov	r4, r3
 80027c8:	4b46      	ldr	r3, [pc, #280]	; (80028e4 <TIM4_IRQHandler+0x1f4>)
 80027ca:	881b      	ldrh	r3, [r3, #0]
 80027cc:	b21b      	sxth	r3, r3
 80027ce:	4618      	mov	r0, r3
 80027d0:	f7fd fe10 	bl	80003f4 <__aeabi_i2d>
 80027d4:	a334      	add	r3, pc, #208	; (adr r3, 80028a8 <TIM4_IRQHandler+0x1b8>)
 80027d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027da:	f7fd fe71 	bl	80004c0 <__aeabi_dmul>
 80027de:	4602      	mov	r2, r0
 80027e0:	460b      	mov	r3, r1
 80027e2:	4620      	mov	r0, r4
 80027e4:	4629      	mov	r1, r5
 80027e6:	f7fd fcb9 	bl	800015c <__adddf3>
 80027ea:	4603      	mov	r3, r0
 80027ec:	460c      	mov	r4, r1
 80027ee:	4625      	mov	r5, r4
 80027f0:	461c      	mov	r4, r3
 80027f2:	4b38      	ldr	r3, [pc, #224]	; (80028d4 <TIM4_IRQHandler+0x1e4>)
 80027f4:	881b      	ldrh	r3, [r3, #0]
 80027f6:	b21b      	sxth	r3, r3
 80027f8:	4618      	mov	r0, r3
 80027fa:	f7fd fdfb 	bl	80003f4 <__aeabi_i2d>
 80027fe:	a32c      	add	r3, pc, #176	; (adr r3, 80028b0 <TIM4_IRQHandler+0x1c0>)
 8002800:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002804:	f7fd fe5c 	bl	80004c0 <__aeabi_dmul>
 8002808:	4602      	mov	r2, r0
 800280a:	460b      	mov	r3, r1
 800280c:	4620      	mov	r0, r4
 800280e:	4629      	mov	r1, r5
 8002810:	f7fd fca4 	bl	800015c <__adddf3>
 8002814:	4603      	mov	r3, r0
 8002816:	460c      	mov	r4, r1
 8002818:	4625      	mov	r5, r4
 800281a:	461c      	mov	r4, r3
 800281c:	4b2e      	ldr	r3, [pc, #184]	; (80028d8 <TIM4_IRQHandler+0x1e8>)
 800281e:	881b      	ldrh	r3, [r3, #0]
 8002820:	b21b      	sxth	r3, r3
 8002822:	4618      	mov	r0, r3
 8002824:	f7fd fde6 	bl	80003f4 <__aeabi_i2d>
 8002828:	a323      	add	r3, pc, #140	; (adr r3, 80028b8 <TIM4_IRQHandler+0x1c8>)
 800282a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800282e:	f7fd fe47 	bl	80004c0 <__aeabi_dmul>
 8002832:	4602      	mov	r2, r0
 8002834:	460b      	mov	r3, r1
 8002836:	4620      	mov	r0, r4
 8002838:	4629      	mov	r1, r5
 800283a:	f7fd fc8d 	bl	8000158 <__aeabi_dsub>
 800283e:	4603      	mov	r3, r0
 8002840:	460c      	mov	r4, r1
 8002842:	4618      	mov	r0, r3
 8002844:	4621      	mov	r1, r4
 8002846:	f7fe f84d 	bl	80008e4 <__aeabi_d2iz>
 800284a:	4603      	mov	r3, r0
 800284c:	b21a      	sxth	r2, r3
 800284e:	4b23      	ldr	r3, [pc, #140]	; (80028dc <TIM4_IRQHandler+0x1ec>)
 8002850:	801a      	strh	r2, [r3, #0]


			if (u0 > 13000)
 8002852:	4b22      	ldr	r3, [pc, #136]	; (80028dc <TIM4_IRQHandler+0x1ec>)
 8002854:	881b      	ldrh	r3, [r3, #0]
 8002856:	b21b      	sxth	r3, r3
 8002858:	f243 22c8 	movw	r2, #13000	; 0x32c8
 800285c:	4293      	cmp	r3, r2
 800285e:	dd03      	ble.n	8002868 <TIM4_IRQHandler+0x178>
			{
				u0 = 13000;
 8002860:	4b1e      	ldr	r3, [pc, #120]	; (80028dc <TIM4_IRQHandler+0x1ec>)
 8002862:	f243 22c8 	movw	r2, #13000	; 0x32c8
 8002866:	801a      	strh	r2, [r3, #0]
			}


		USART_PutChar('p');
 8002868:	2070      	movs	r0, #112	; 0x70
 800286a:	f7ff fbc7 	bl	8001ffc <USART_PutChar>
		USART_PutChar('m');
 800286e:	206d      	movs	r0, #109	; 0x6d
 8002870:	f7ff fbc4 	bl	8001ffc <USART_PutChar>

		USART_SendUInt_32(RPM);
 8002874:	4b16      	ldr	r3, [pc, #88]	; (80028d0 <TIM4_IRQHandler+0x1e0>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4618      	mov	r0, r3
 800287a:	f7ff fbeb 	bl	8002054 <USART_SendUInt_32>
		//USART_SendUInt_32(amplitude);
		USART_SendUInt_32(RPM_Ref);
 800287e:	4b1b      	ldr	r3, [pc, #108]	; (80028ec <TIM4_IRQHandler+0x1fc>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4618      	mov	r0, r3
 8002884:	f7ff fbe6 	bl	8002054 <USART_SendUInt_32>
		//USART_SendUInt_32(Get_PWM());
		//USART_SendUInt_32(filteredRPMSample);
		//USART_SendUInt_32((int32_t)u0);

		TIM_ClearITPendingBit(TIM4, TIM_IT_Update);
 8002888:	2101      	movs	r1, #1
 800288a:	480d      	ldr	r0, [pc, #52]	; (80028c0 <TIM4_IRQHandler+0x1d0>)
 800288c:	f7fe ff20 	bl	80016d0 <TIM_ClearITPendingBit>
	}
}
 8002890:	bf00      	nop
 8002892:	bdb0      	pop	{r4, r5, r7, pc}
 8002894:	f3af 8000 	nop.w
 8002898:	72b020c5 	.word	0x72b020c5
 800289c:	40181168 	.word	0x40181168
 80028a0:	5e353f7d 	.word	0x5e353f7d
 80028a4:	4022c9ba 	.word	0x4022c9ba
 80028a8:	810624dd 	.word	0x810624dd
 80028ac:	400d4395 	.word	0x400d4395
 80028b0:	0e560419 	.word	0x0e560419
 80028b4:	3ff9b22d 	.word	0x3ff9b22d
 80028b8:	1cac0831 	.word	0x1cac0831
 80028bc:	3fe3645a 	.word	0x3fe3645a
 80028c0:	40000800 	.word	0x40000800
 80028c4:	044aa200 	.word	0x044aa200
 80028c8:	404e0000 	.word	0x404e0000
 80028cc:	2000006c 	.word	0x2000006c
 80028d0:	20000094 	.word	0x20000094
 80028d4:	20000088 	.word	0x20000088
 80028d8:	2000008a 	.word	0x2000008a
 80028dc:	20000086 	.word	0x20000086
 80028e0:	20000082 	.word	0x20000082
 80028e4:	20000084 	.word	0x20000084
 80028e8:	20000080 	.word	0x20000080
 80028ec:	20000044 	.word	0x20000044
 80028f0:	20000040 	.word	0x20000040

080028f4 <SysTick_Handler>:



/* systick timer for periodic tasks */
void SysTick_Handler(void)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	af00      	add	r7, sp, #0

	noMs++;
 80028f8:	4b16      	ldr	r3, [pc, #88]	; (8002954 <SysTick_Handler+0x60>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	3301      	adds	r3, #1
 80028fe:	4a15      	ldr	r2, [pc, #84]	; (8002954 <SysTick_Handler+0x60>)
 8002900:	6013      	str	r3, [r2, #0]

	if(noMs > 15 * 1000){
 8002902:	4b14      	ldr	r3, [pc, #80]	; (8002954 <SysTick_Handler+0x60>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f643 2298 	movw	r2, #15000	; 0x3a98
 800290a:	4293      	cmp	r3, r2
 800290c:	dd04      	ble.n	8002918 <SysTick_Handler+0x24>
		RPM_Ref = 5500;
 800290e:	4b12      	ldr	r3, [pc, #72]	; (8002958 <SysTick_Handler+0x64>)
 8002910:	f241 527c 	movw	r2, #5500	; 0x157c
 8002914:	601a      	str	r2, [r3, #0]
 8002916:	e014      	b.n	8002942 <SysTick_Handler+0x4e>
	}
	else if(noMs > 10 * 1000){
 8002918:	4b0e      	ldr	r3, [pc, #56]	; (8002954 <SysTick_Handler+0x60>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f242 7210 	movw	r2, #10000	; 0x2710
 8002920:	4293      	cmp	r3, r2
 8002922:	dd04      	ble.n	800292e <SysTick_Handler+0x3a>
		RPM_Ref = 3500;
 8002924:	4b0c      	ldr	r3, [pc, #48]	; (8002958 <SysTick_Handler+0x64>)
 8002926:	f640 52ac 	movw	r2, #3500	; 0xdac
 800292a:	601a      	str	r2, [r3, #0]
 800292c:	e009      	b.n	8002942 <SysTick_Handler+0x4e>
	}
	else if(noMs > 5 * 1000){
 800292e:	4b09      	ldr	r3, [pc, #36]	; (8002954 <SysTick_Handler+0x60>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f241 3288 	movw	r2, #5000	; 0x1388
 8002936:	4293      	cmp	r3, r2
 8002938:	dd03      	ble.n	8002942 <SysTick_Handler+0x4e>
		RPM_Ref = 5000;
 800293a:	4b07      	ldr	r3, [pc, #28]	; (8002958 <SysTick_Handler+0x64>)
 800293c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002940:	601a      	str	r2, [r3, #0]
	}

	Set_PWM(u0);
 8002942:	4b06      	ldr	r3, [pc, #24]	; (800295c <SysTick_Handler+0x68>)
 8002944:	881b      	ldrh	r3, [r3, #0]
 8002946:	b21b      	sxth	r3, r3
 8002948:	b29b      	uxth	r3, r3
 800294a:	4618      	mov	r0, r3
 800294c:	f7ff fd9e 	bl	800248c <Set_PWM>
	    {
	    	runPRBS();
	    }
*/

}
 8002950:	bf00      	nop
 8002952:	bd80      	pop	{r7, pc}
 8002954:	20000068 	.word	0x20000068
 8002958:	20000044 	.word	0x20000044
 800295c:	20000086 	.word	0x20000086

08002960 <main>:


/* main program - init peripherals and loop */
int main(void)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	af00      	add	r7, sp, #0
	NVIC_SetPriorityGrouping(0u);
 8002964:	2000      	movs	r0, #0
 8002966:	f7ff fda5 	bl	80024b4 <NVIC_SetPriorityGrouping>
	Systick_init();
 800296a:	f7ff fc3b 	bl	80021e4 <Systick_init>
	Output_setup();
 800296e:	f7ff fc5f 	bl	8002230 <Output_setup>
	USART1_PC_Init();
 8002972:	f7ff faed 	bl	8001f50 <USART1_PC_Init>
	Timer_setup();
 8002976:	f7ff fc97 	bl	80022a8 <Timer_setup>
	Button_init();
 800297a:	f7ff fd63 	bl	8002444 <Button_init>

	while (1)
	{
		// read push button - stop motor
		if(!GPIO_ReadInputDataBit(GPIOB,GPIO_Pin_14))
 800297e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002982:	480e      	ldr	r0, [pc, #56]	; (80029bc <main+0x5c>)
 8002984:	f7fe fb30 	bl	8000fe8 <GPIO_ReadInputDataBit>
 8002988:	4603      	mov	r3, r0
 800298a:	2b00      	cmp	r3, #0
 800298c:	d105      	bne.n	800299a <main+0x3a>
		{
			Set_PWM(0u);
 800298e:	2000      	movs	r0, #0
 8002990:	f7ff fd7c 	bl	800248c <Set_PWM>
			Delay_ms(50);
 8002994:	2032      	movs	r0, #50	; 0x32
 8002996:	f7ff fc2f 	bl	80021f8 <Delay_ms>
		}
		// read push button - turn on motor
		if(!GPIO_ReadInputDataBit(GPIOB,GPIO_Pin_15))
 800299a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800299e:	4807      	ldr	r0, [pc, #28]	; (80029bc <main+0x5c>)
 80029a0:	f7fe fb22 	bl	8000fe8 <GPIO_ReadInputDataBit>
 80029a4:	4603      	mov	r3, r0
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d1e9      	bne.n	800297e <main+0x1e>
		{
			Set_PWM(5000u);
 80029aa:	f241 3088 	movw	r0, #5000	; 0x1388
 80029ae:	f7ff fd6d 	bl	800248c <Set_PWM>
			Delay_ms(50);
 80029b2:	2032      	movs	r0, #50	; 0x32
 80029b4:	f7ff fc20 	bl	80021f8 <Delay_ms>
		if(!GPIO_ReadInputDataBit(GPIOB,GPIO_Pin_14))
 80029b8:	e7e1      	b.n	800297e <main+0x1e>
 80029ba:	bf00      	nop
 80029bc:	40010c00 	.word	0x40010c00

080029c0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80029c0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80029f8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80029c4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80029c6:	e003      	b.n	80029d0 <LoopCopyDataInit>

080029c8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80029c8:	4b0c      	ldr	r3, [pc, #48]	; (80029fc <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 80029ca:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80029cc:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80029ce:	3104      	adds	r1, #4

080029d0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80029d0:	480b      	ldr	r0, [pc, #44]	; (8002a00 <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 80029d2:	4b0c      	ldr	r3, [pc, #48]	; (8002a04 <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 80029d4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80029d6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80029d8:	d3f6      	bcc.n	80029c8 <CopyDataInit>
	ldr	r2, =_sbss
 80029da:	4a0b      	ldr	r2, [pc, #44]	; (8002a08 <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 80029dc:	e002      	b.n	80029e4 <LoopFillZerobss>

080029de <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80029de:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80029e0:	f842 3b04 	str.w	r3, [r2], #4

080029e4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80029e4:	4b09      	ldr	r3, [pc, #36]	; (8002a0c <LoopFillZerobss+0x28>)
	cmp	r2, r3
 80029e6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80029e8:	d3f9      	bcc.n	80029de <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80029ea:	f000 f837 	bl	8002a5c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80029ee:	f000 f8ef 	bl	8002bd0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80029f2:	f7ff ffb5 	bl	8002960 <main>
	bx	lr
 80029f6:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80029f8:	20005000 	.word	0x20005000
	ldr	r3, =_sidata
 80029fc:	08002c3c 	.word	0x08002c3c
	ldr	r0, =_sdata
 8002a00:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002a04:	20000048 	.word	0x20000048
	ldr	r2, =_sbss
 8002a08:	20000048 	.word	0x20000048
	ldr	r3, = _ebss
 8002a0c:	200000a8 	.word	0x200000a8

08002a10 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002a10:	e7fe      	b.n	8002a10 <ADC1_2_IRQHandler>

08002a12 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8002a12:	b480      	push	{r7}
 8002a14:	af00      	add	r7, sp, #0
}
 8002a16:	bf00      	nop
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	bc80      	pop	{r7}
 8002a1c:	4770      	bx	lr

08002a1e <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8002a1e:	b480      	push	{r7}
 8002a20:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8002a22:	e7fe      	b.n	8002a22 <HardFault_Handler+0x4>

08002a24 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8002a24:	b480      	push	{r7}
 8002a26:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8002a28:	e7fe      	b.n	8002a28 <MemManage_Handler+0x4>

08002a2a <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8002a2a:	b480      	push	{r7}
 8002a2c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8002a2e:	e7fe      	b.n	8002a2e <BusFault_Handler+0x4>

08002a30 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8002a30:	b480      	push	{r7}
 8002a32:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8002a34:	e7fe      	b.n	8002a34 <UsageFault_Handler+0x4>

08002a36 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8002a36:	b480      	push	{r7}
 8002a38:	af00      	add	r7, sp, #0
}
 8002a3a:	bf00      	nop
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	bc80      	pop	{r7}
 8002a40:	4770      	bx	lr

08002a42 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8002a42:	b480      	push	{r7}
 8002a44:	af00      	add	r7, sp, #0
}
 8002a46:	bf00      	nop
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	bc80      	pop	{r7}
 8002a4c:	4770      	bx	lr

08002a4e <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8002a4e:	b480      	push	{r7}
 8002a50:	af00      	add	r7, sp, #0
}
 8002a52:	bf00      	nop
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bc80      	pop	{r7}
 8002a58:	4770      	bx	lr
	...

08002a5c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002a60:	4a15      	ldr	r2, [pc, #84]	; (8002ab8 <SystemInit+0x5c>)
 8002a62:	4b15      	ldr	r3, [pc, #84]	; (8002ab8 <SystemInit+0x5c>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f043 0301 	orr.w	r3, r3, #1
 8002a6a:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8002a6c:	4912      	ldr	r1, [pc, #72]	; (8002ab8 <SystemInit+0x5c>)
 8002a6e:	4b12      	ldr	r3, [pc, #72]	; (8002ab8 <SystemInit+0x5c>)
 8002a70:	685a      	ldr	r2, [r3, #4]
 8002a72:	4b12      	ldr	r3, [pc, #72]	; (8002abc <SystemInit+0x60>)
 8002a74:	4013      	ands	r3, r2
 8002a76:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002a78:	4a0f      	ldr	r2, [pc, #60]	; (8002ab8 <SystemInit+0x5c>)
 8002a7a:	4b0f      	ldr	r3, [pc, #60]	; (8002ab8 <SystemInit+0x5c>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002a82:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a86:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002a88:	4a0b      	ldr	r2, [pc, #44]	; (8002ab8 <SystemInit+0x5c>)
 8002a8a:	4b0b      	ldr	r3, [pc, #44]	; (8002ab8 <SystemInit+0x5c>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a92:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8002a94:	4a08      	ldr	r2, [pc, #32]	; (8002ab8 <SystemInit+0x5c>)
 8002a96:	4b08      	ldr	r3, [pc, #32]	; (8002ab8 <SystemInit+0x5c>)
 8002a98:	685b      	ldr	r3, [r3, #4]
 8002a9a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8002a9e:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8002aa0:	4b05      	ldr	r3, [pc, #20]	; (8002ab8 <SystemInit+0x5c>)
 8002aa2:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8002aa6:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 8002aa8:	f000 f80c 	bl	8002ac4 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002aac:	4b04      	ldr	r3, [pc, #16]	; (8002ac0 <SystemInit+0x64>)
 8002aae:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002ab2:	609a      	str	r2, [r3, #8]
#endif 
}
 8002ab4:	bf00      	nop
 8002ab6:	bd80      	pop	{r7, pc}
 8002ab8:	40021000 	.word	0x40021000
 8002abc:	f8ff0000 	.word	0xf8ff0000
 8002ac0:	e000ed00 	.word	0xe000ed00

08002ac4 <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
 8002ac8:	f000 f802 	bl	8002ad0 <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 8002acc:	bf00      	nop
 8002ace:	bd80      	pop	{r7, pc}

08002ad0 <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b083      	sub	sp, #12
 8002ad4:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	607b      	str	r3, [r7, #4]
 8002ada:	2300      	movs	r3, #0
 8002adc:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8002ade:	4a3a      	ldr	r2, [pc, #232]	; (8002bc8 <SetSysClockTo72+0xf8>)
 8002ae0:	4b39      	ldr	r3, [pc, #228]	; (8002bc8 <SetSysClockTo72+0xf8>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ae8:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8002aea:	4b37      	ldr	r3, [pc, #220]	; (8002bc8 <SetSysClockTo72+0xf8>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002af2:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	3301      	adds	r3, #1
 8002af8:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d103      	bne.n	8002b08 <SetSysClockTo72+0x38>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8002b06:	d1f0      	bne.n	8002aea <SetSysClockTo72+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8002b08:	4b2f      	ldr	r3, [pc, #188]	; (8002bc8 <SetSysClockTo72+0xf8>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d002      	beq.n	8002b1a <SetSysClockTo72+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8002b14:	2301      	movs	r3, #1
 8002b16:	603b      	str	r3, [r7, #0]
 8002b18:	e001      	b.n	8002b1e <SetSysClockTo72+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	2b01      	cmp	r3, #1
 8002b22:	d14b      	bne.n	8002bbc <SetSysClockTo72+0xec>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 8002b24:	4a29      	ldr	r2, [pc, #164]	; (8002bcc <SetSysClockTo72+0xfc>)
 8002b26:	4b29      	ldr	r3, [pc, #164]	; (8002bcc <SetSysClockTo72+0xfc>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f043 0310 	orr.w	r3, r3, #16
 8002b2e:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 8002b30:	4a26      	ldr	r2, [pc, #152]	; (8002bcc <SetSysClockTo72+0xfc>)
 8002b32:	4b26      	ldr	r3, [pc, #152]	; (8002bcc <SetSysClockTo72+0xfc>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f023 0303 	bic.w	r3, r3, #3
 8002b3a:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 8002b3c:	4a23      	ldr	r2, [pc, #140]	; (8002bcc <SetSysClockTo72+0xfc>)
 8002b3e:	4b23      	ldr	r3, [pc, #140]	; (8002bcc <SetSysClockTo72+0xfc>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f043 0302 	orr.w	r3, r3, #2
 8002b46:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8002b48:	4a1f      	ldr	r2, [pc, #124]	; (8002bc8 <SetSysClockTo72+0xf8>)
 8002b4a:	4b1f      	ldr	r3, [pc, #124]	; (8002bc8 <SetSysClockTo72+0xf8>)
 8002b4c:	685b      	ldr	r3, [r3, #4]
 8002b4e:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8002b50:	4a1d      	ldr	r2, [pc, #116]	; (8002bc8 <SetSysClockTo72+0xf8>)
 8002b52:	4b1d      	ldr	r3, [pc, #116]	; (8002bc8 <SetSysClockTo72+0xf8>)
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8002b58:	4a1b      	ldr	r2, [pc, #108]	; (8002bc8 <SetSysClockTo72+0xf8>)
 8002b5a:	4b1b      	ldr	r3, [pc, #108]	; (8002bc8 <SetSysClockTo72+0xf8>)
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002b62:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 8002b64:	4a18      	ldr	r2, [pc, #96]	; (8002bc8 <SetSysClockTo72+0xf8>)
 8002b66:	4b18      	ldr	r3, [pc, #96]	; (8002bc8 <SetSysClockTo72+0xf8>)
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8002b6e:	6053      	str	r3, [r2, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 8002b70:	4a15      	ldr	r2, [pc, #84]	; (8002bc8 <SetSysClockTo72+0xf8>)
 8002b72:	4b15      	ldr	r3, [pc, #84]	; (8002bc8 <SetSysClockTo72+0xf8>)
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 8002b7a:	6053      	str	r3, [r2, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8002b7c:	4a12      	ldr	r2, [pc, #72]	; (8002bc8 <SetSysClockTo72+0xf8>)
 8002b7e:	4b12      	ldr	r3, [pc, #72]	; (8002bc8 <SetSysClockTo72+0xf8>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002b86:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8002b88:	bf00      	nop
 8002b8a:	4b0f      	ldr	r3, [pc, #60]	; (8002bc8 <SetSysClockTo72+0xf8>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d0f9      	beq.n	8002b8a <SetSysClockTo72+0xba>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8002b96:	4a0c      	ldr	r2, [pc, #48]	; (8002bc8 <SetSysClockTo72+0xf8>)
 8002b98:	4b0b      	ldr	r3, [pc, #44]	; (8002bc8 <SetSysClockTo72+0xf8>)
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	f023 0303 	bic.w	r3, r3, #3
 8002ba0:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8002ba2:	4a09      	ldr	r2, [pc, #36]	; (8002bc8 <SetSysClockTo72+0xf8>)
 8002ba4:	4b08      	ldr	r3, [pc, #32]	; (8002bc8 <SetSysClockTo72+0xf8>)
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	f043 0302 	orr.w	r3, r3, #2
 8002bac:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 8002bae:	bf00      	nop
 8002bb0:	4b05      	ldr	r3, [pc, #20]	; (8002bc8 <SetSysClockTo72+0xf8>)
 8002bb2:	685b      	ldr	r3, [r3, #4]
 8002bb4:	f003 030c 	and.w	r3, r3, #12
 8002bb8:	2b08      	cmp	r3, #8
 8002bba:	d1f9      	bne.n	8002bb0 <SetSysClockTo72+0xe0>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
 8002bbc:	bf00      	nop
 8002bbe:	370c      	adds	r7, #12
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bc80      	pop	{r7}
 8002bc4:	4770      	bx	lr
 8002bc6:	bf00      	nop
 8002bc8:	40021000 	.word	0x40021000
 8002bcc:	40022000 	.word	0x40022000

08002bd0 <__libc_init_array>:
 8002bd0:	b570      	push	{r4, r5, r6, lr}
 8002bd2:	2500      	movs	r5, #0
 8002bd4:	4e0c      	ldr	r6, [pc, #48]	; (8002c08 <__libc_init_array+0x38>)
 8002bd6:	4c0d      	ldr	r4, [pc, #52]	; (8002c0c <__libc_init_array+0x3c>)
 8002bd8:	1ba4      	subs	r4, r4, r6
 8002bda:	10a4      	asrs	r4, r4, #2
 8002bdc:	42a5      	cmp	r5, r4
 8002bde:	d109      	bne.n	8002bf4 <__libc_init_array+0x24>
 8002be0:	f000 f81a 	bl	8002c18 <_init>
 8002be4:	2500      	movs	r5, #0
 8002be6:	4e0a      	ldr	r6, [pc, #40]	; (8002c10 <__libc_init_array+0x40>)
 8002be8:	4c0a      	ldr	r4, [pc, #40]	; (8002c14 <__libc_init_array+0x44>)
 8002bea:	1ba4      	subs	r4, r4, r6
 8002bec:	10a4      	asrs	r4, r4, #2
 8002bee:	42a5      	cmp	r5, r4
 8002bf0:	d105      	bne.n	8002bfe <__libc_init_array+0x2e>
 8002bf2:	bd70      	pop	{r4, r5, r6, pc}
 8002bf4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002bf8:	4798      	blx	r3
 8002bfa:	3501      	adds	r5, #1
 8002bfc:	e7ee      	b.n	8002bdc <__libc_init_array+0xc>
 8002bfe:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002c02:	4798      	blx	r3
 8002c04:	3501      	adds	r5, #1
 8002c06:	e7f2      	b.n	8002bee <__libc_init_array+0x1e>
 8002c08:	08002c34 	.word	0x08002c34
 8002c0c:	08002c34 	.word	0x08002c34
 8002c10:	08002c34 	.word	0x08002c34
 8002c14:	08002c38 	.word	0x08002c38

08002c18 <_init>:
 8002c18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c1a:	bf00      	nop
 8002c1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c1e:	bc08      	pop	{r3}
 8002c20:	469e      	mov	lr, r3
 8002c22:	4770      	bx	lr

08002c24 <_fini>:
 8002c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c26:	bf00      	nop
 8002c28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c2a:	bc08      	pop	{r3}
 8002c2c:	469e      	mov	lr, r3
 8002c2e:	4770      	bx	lr
