<!doctype html><html lang=en><head><meta charset=utf-8><meta content="text/html; charset=utf-8" http-equiv=content-type><meta content="width=device-width,initial-scale=1.0" name=viewport><title>Scheduling Model in LLVM - Part I - kapouay.eu.org</title><link href=/style.css rel=stylesheet><link href=/favicon.ico rel=icon><link href=/atom.xml rel=alternate type=application/atom+xml><link href=https://maly.io/@semarie rel=me><meta content=article property=og:type><meta content="Scheduling Model in LLVM - Part I" property=og:title><body><nav class=site><ul><li><a href=/>About</a><li><a href=/notes/>Notes</a><li><a href=/bookmarks/>Bookmarks</a><li><a href=/tags>Tags</a></ul></nav><article><header><h1>Scheduling Model in LLVM - Part I</h1><ul class=properties><li>Added on 2024-08-06<li>Page: <a href=https://myhsu.xyz/llvm-sched-model-1>https://myhsu.xyz/llvm-sched-model-1</a><li>See on <a href=https://web.archive.org/web/20240806102528/https://myhsu.xyz/llvm-sched-model-1>Internet Archive</a><li><a href=/tags/compiler/>#compiler</a> <a href=/tags/llvm/>#llvm</a></ul></header><section><p>Instruction scheduling is essential to modern compilers. It tries to hide latencies and increases the throughput of a straight line code by reordering the enclosing instructions. In order to do that, compilers have to know a whole bunch of information, ranging from individal instructionâ€™s latency to microarchitecture details. The system that describes these is called a scheduling model. In LLVM, a scheduling model is used by not just the instruction scheduler, but also target-specific optimizations like MachineCombiner and components like MCA (Machine Code Analyzer)1.</section><footer></footer></article>