// Seed: 2027406458
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_8;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    output logic id_2,
    input supply1 id_3,
    output tri id_4,
    input tri id_5,
    input supply0 id_6,
    input uwire id_7,
    input tri1 id_8,
    input supply1 id_9,
    input tri1 id_10,
    output tri id_11
);
  initial begin
    id_2 <= 1;
  end
  assign id_11 = 1;
  wire id_13;
  or (id_2, id_15, id_14, id_13, id_5, id_6, id_9, id_3, id_1, id_10, id_8);
  wire id_14;
  wire id_15;
  module_0(
      id_14, id_15, id_15, id_14, id_13, id_14, id_15
  );
  wire id_16, id_17, id_18, id_19, id_20, id_21, id_22, id_23, id_24, id_25;
endmodule
