
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.106298                       # Number of seconds simulated
sim_ticks                                106297981500                       # Number of ticks simulated
final_tick                               106297981500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  69402                       # Simulator instruction rate (inst/s)
host_op_rate                                    72212                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               18317304                       # Simulator tick rate (ticks/s)
host_mem_usage                                 666344                       # Number of bytes of host memory used
host_seconds                                  5803.15                       # Real time elapsed on the host
sim_insts                                   402752520                       # Number of instructions simulated
sim_ops                                     419059513                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 106297981500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           71808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           34304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher        97536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             203648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        71808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         71808                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1122                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              536                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher         1524                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3182                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             675535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             322715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher        917572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               1915822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        675535                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           675535                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            675535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            322715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher       917572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              1915822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3182                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3182                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 203648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  203648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  106297909500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3182                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          586                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    346.320819                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   186.654627                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   374.808614                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          247     42.15%     42.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          107     18.26%     60.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           43      7.34%     67.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           28      4.78%     72.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           18      3.07%     75.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           17      2.90%     78.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      0.68%     79.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           10      1.71%     80.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          112     19.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          586                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    142754161                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               202416661                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   15910000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     44863.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63613.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         1.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      1.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.59                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2591                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   33406005.50                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2070600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1089165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                12066600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         173943120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             46536510                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             11186880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       344172270                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       269858880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      25177166400                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            26038140165                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            244.954230                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         106166648037                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     23143000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      74090000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 104709158000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    702750993                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      34067963                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    754771544                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2149140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1134705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                10652880                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         210821520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             51977730                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             13785600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       428866290                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       315375360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      25110699600                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            26145462825                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            245.963869                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         106147465796                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     28608500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      89810000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 104386303000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    821281750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      31465454                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    940512796                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 106297981500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                54208921                       # Number of BP lookups
system.cpu.branchPred.condPredicted          46725416                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            938362                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             41084358                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                39698624                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.627101                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 3183316                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              77307                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          240733                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             240066                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              667                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          609                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 106297981500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 106297981500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 106297981500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 106297981500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    106297981500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        212595964                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1007396                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      433594152                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    54208921                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           43122006                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     210452621                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1940344                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  785                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           331                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles         1507                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 128845621                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1835                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          212432812                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.135242                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.016093                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  6780524      3.19%      3.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 76898854     36.20%     39.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  9563596      4.50%     43.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                119189838     56.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            212432812                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.254986                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.039522                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  7105632                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              12271926                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 185067800                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               7080298                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 907156                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             39078669                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 63200                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              442758244                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               4094159                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 907156                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 13655988                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 2174567                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        2298737                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 185478982                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               7917382                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              439129637                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               1639480                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               2193256                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2597307                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    665                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  41676                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           607796744                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            2197640567                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        734822585                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             576947938                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 30848805                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             155340                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          31571                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  13960987                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             38292055                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            38599160                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            555120                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           531448                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  437521922                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               32154                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 425342342                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           1769051                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        18494562                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     62546810                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             46                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     212432812                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.002244                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.807712                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            13047100      6.14%      6.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            28599031     13.46%     19.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           116933929     55.05%     74.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            52535562     24.73%     99.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1317183      0.62%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   7      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       212432812                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                74740701     86.57%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     21      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                5682140      6.58%     93.16% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               5909396      6.84%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               16      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                14      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             346839222     81.54%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1610473      0.38%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc         154681      0.04%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             38692495      9.10%     91.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            38045441      8.94%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              425342342                       # Type of FU issued
system.cpu.iq.rate                           2.000708                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    86332274                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.202971                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1151218773                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         456049534                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    423541267                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  48                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              511674570                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      32                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           368794                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      1103346                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          161                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          914                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       897019                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       797167                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2069                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 907156                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1669657                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   372                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           437554084                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              38292055                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             38599160                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              31570                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     66                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   195                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            914                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         473018                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       457129                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               930147                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             424468428                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              38418979                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            873914                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             8                       # number of nop insts executed
system.cpu.iew.exec_refs                     76293787                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 49540385                       # Number of branches executed
system.cpu.iew.exec_stores                   37874808                       # Number of stores executed
system.cpu.iew.exec_rate                     1.996597                       # Inst execution rate
system.cpu.iew.wb_sent                      423556816                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     423541283                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 318467789                       # num instructions producing a value
system.cpu.iew.wb_consumers                 787496595                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.992236                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.404405                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        16729169                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           32108                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            875352                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    209865370                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.996802                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.047669                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     44402693     21.16%     21.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     59862687     28.52%     49.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     61365355     29.24%     78.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      8758375      4.17%     83.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      5643412      2.69%     85.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     16134915      7.69%     93.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       929398      0.44%     93.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       781900      0.37%     94.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     11986635      5.71%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    209865370                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            402752520                       # Number of instructions committed
system.cpu.commit.committedOps              419059513                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       74890850                       # Number of memory references committed
system.cpu.commit.loads                      37188709                       # Number of loads committed
system.cpu.commit.membars                         584                       # Number of memory barriers committed
system.cpu.commit.branches                   48961079                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 376724794                       # Number of committed integer instructions.
system.cpu.commit.function_calls              3239999                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        342417093     81.71%     81.71% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1596889      0.38%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc       154681      0.04%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        37188709      8.87%     91.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       37702125      9.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         419059513                       # Class of committed instruction
system.cpu.commit.bw_lim_events              11986635                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    633636297                       # The number of ROB reads
system.cpu.rob.rob_writes                   874113918                       # The number of ROB writes
system.cpu.timesIdled                            1018                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          163152                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   402752520                       # Number of Instructions Simulated
system.cpu.committedOps                     419059513                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.527858                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.527858                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.894450                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.894450                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                694039880                       # number of integer regfile reads
system.cpu.int_regfile_writes               299014624                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                1388560802                       # number of cc regfile reads
system.cpu.cc_regfile_writes                283556246                       # number of cc regfile writes
system.cpu.misc_regfile_reads                75644294                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  33258                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 106297981500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              5970                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1022.072467                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            58169832                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6994                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           8317.104947                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            166500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1022.072467                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998118                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998118                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          163                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          479                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          305                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         116404264                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        116404264                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 106297981500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     36491126                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        36491126                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     21677549                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       21677549                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          574                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          574                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          583                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          583                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      58168675                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         58168675                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     58168675                       # number of overall hits
system.cpu.dcache.overall_hits::total        58168675                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         4970                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4970                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        23819                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        23819                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           14                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        28789                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          28789                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        28789                       # number of overall misses
system.cpu.dcache.overall_misses::total         28789                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    148978000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    148978000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    215608500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    215608500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       157000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       157000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    364586500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    364586500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    364586500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    364586500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     36496096                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     36496096                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     21701368                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21701368                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          588                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          588                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          583                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          583                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     58197464                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     58197464                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     58197464                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     58197464                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000136                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000136                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001098                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001098                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.023810                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.023810                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000495                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000495                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000495                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000495                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 29975.452716                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29975.452716                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data  9051.954322                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9051.954322                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 11214.285714                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 11214.285714                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 12664.090451                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12664.090451                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12664.090451                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12664.090451                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        21779                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            2211                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     9.850294                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         5970                       # number of writebacks
system.cpu.dcache.writebacks::total              5970                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         1723                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1723                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        20072                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        20072                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data           14                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           14                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        21795                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21795                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        21795                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21795                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         3247                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3247                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         3747                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3747                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         6994                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6994                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         6994                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6994                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    100728500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    100728500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     43641500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     43641500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    144370000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    144370000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    144370000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    144370000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000089                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000089                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000173                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000173                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000120                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000120                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000120                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000120                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 31022.020326                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31022.020326                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11647.050974                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11647.050974                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 20641.978839                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20641.978839                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 20641.978839                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20641.978839                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 106297981500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 106297981500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 106297981500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              4764                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.324224                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           128840059                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5020                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          25665.350398                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             83500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   255.324224                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.997360                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997360                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          145                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         257696242                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        257696242                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 106297981500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    128840059                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       128840059                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     128840059                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        128840059                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    128840059                       # number of overall hits
system.cpu.icache.overall_hits::total       128840059                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         5552                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5552                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         5552                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5552                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         5552                       # number of overall misses
system.cpu.icache.overall_misses::total          5552                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    209407972                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    209407972                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    209407972                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    209407972                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    209407972                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    209407972                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    128845611                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    128845611                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    128845611                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    128845611                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    128845611                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    128845611                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000043                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000043                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 37717.574207                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 37717.574207                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 37717.574207                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 37717.574207                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 37717.574207                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 37717.574207                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        41469                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets         1212                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               613                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    67.649266                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          303                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         4764                       # number of writebacks
system.cpu.icache.writebacks::total              4764                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          530                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          530                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          530                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          530                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          530                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          530                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         5022                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5022                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         5022                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5022                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         5022                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5022                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    170693478                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    170693478                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    170693478                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    170693478                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    170693478                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    170693478                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000039                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000039                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000039                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000039                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000039                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000039                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 33989.143369                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 33989.143369                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 33989.143369                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 33989.143369                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 33989.143369                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 33989.143369                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 106297981500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 106297981500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 106297981500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued            18913                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               18913                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  2511                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 106297981500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   854.934884                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1527                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             0                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   2739000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      835.946218                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    18.988666                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.204088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.004636                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.208724                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            19                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1508                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          204                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          176                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          197                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          563                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.004639                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.368164                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    190802                       # Number of tag accesses
system.l2.tags.data_accesses                   190802                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 106297981500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         4957                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             4957                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5393                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5393                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data               3623                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3623                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            3898                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3898                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data           2797                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2797                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  3898                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  6420                       # number of demand (read+write) hits
system.l2.demand_hits::total                    10318                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 3898                       # number of overall hits
system.l2.overall_hits::cpu.data                 6420                       # number of overall hits
system.l2.overall_hits::total                   10318                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              124                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 124                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1124                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1124                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          450                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             450                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1124                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 574                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1698                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1124                       # number of overall misses
system.l2.overall_misses::cpu.data                574                       # number of overall misses
system.l2.overall_misses::total                  1698                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     14004000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      14004000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    140047000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    140047000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     77537000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     77537000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     140047000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      91541000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        231588000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    140047000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     91541000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       231588000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         4957                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         4957                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5393                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5393                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           3747                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3747                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         5022                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           5022                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         3247                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3247                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              5022                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              6994                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                12016                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             5022                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             6994                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               12016                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.033093                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.033093                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.223815                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.223815                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.138589                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.138589                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.223815                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.082070                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.141312                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.223815                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.082070                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.141312                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 112935.483871                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 112935.483871                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 124596.975089                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 124596.975089                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 172304.444444                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 172304.444444                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 124596.975089                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 159479.094077                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 136388.692580                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 124596.975089                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 159479.094077                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 136388.692580                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_hits::cpu.data            29                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               29                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            9                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data               38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  39                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data              38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 39                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher         3670                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           3670                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           95                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             95                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1123                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1123                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          441                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          441                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1123                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            536                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1659                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1123                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           536                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher         3670                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5329                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher     92106434                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     92106434                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     12236500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     12236500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    133249500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    133249500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     74326500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     74326500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    133249500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     86563000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    219812500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    133249500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     86563000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher     92106434                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    311918934                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.025354                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.025354                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.223616                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.223616                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.135818                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.135818                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.223616                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.076637                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.138066                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.223616                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.076637                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.443492                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 25097.120981                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 25097.120981                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 128805.263158                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 128805.263158                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 118654.942119                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 118654.942119                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 168540.816327                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 168540.816327                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 118654.942119                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 161498.134328                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 132496.986136                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 118654.942119                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 161498.134328                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 25097.120981                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 58532.357666                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3182                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          386                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 106297981500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3087                       # Transaction distribution
system.membus.trans_dist::ReadExReq                95                       # Transaction distribution
system.membus.trans_dist::ReadExResp               95                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3087                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6364                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6364                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       203648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  203648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3182                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3182    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3182                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4723204                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           16708514                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        22750                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        10746                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          384                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2146                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2146                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 106297981500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              8267                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         4957                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5777                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             3902                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3747                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3747                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          5022                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3247                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        14806                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        19958                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 34764                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       626176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       829696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1455872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            3902                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            15918                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.159693                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.366333                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  13376     84.03%     84.03% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2542     15.97%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              15918                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           22109000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           7531497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          10495491                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
