<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4225" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4225{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_4225{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4225{left:697px;bottom:1141px;letter-spacing:-0.14px;}
#t4_4225{left:70px;bottom:1084px;letter-spacing:-0.09px;}
#t5_4225{left:156px;bottom:1084px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t6_4225{left:331px;bottom:1043px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t7_4225{left:76px;bottom:1020px;letter-spacing:-0.16px;}
#t8_4225{left:181px;bottom:1020px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t9_4225{left:76px;bottom:996px;letter-spacing:-0.12px;}
#ta_4225{left:76px;bottom:777px;letter-spacing:-0.13px;}
#tb_4225{left:181px;bottom:777px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tc_4225{left:389px;bottom:777px;letter-spacing:-0.11px;}
#td_4225{left:389px;bottom:761px;letter-spacing:-0.12px;}
#te_4225{left:486px;bottom:777px;letter-spacing:-0.11px;}
#tf_4225{left:76px;bottom:736px;letter-spacing:-0.11px;}
#tg_4225{left:181px;bottom:736px;letter-spacing:-0.12px;}
#th_4225{left:181px;bottom:719px;letter-spacing:-0.12px;}
#ti_4225{left:181px;bottom:703px;letter-spacing:-0.11px;word-spacing:-0.47px;}
#tj_4225{left:181px;bottom:686px;letter-spacing:-0.11px;word-spacing:-0.35px;}
#tk_4225{left:181px;bottom:665px;letter-spacing:-0.11px;}
#tl_4225{left:689px;bottom:672px;}
#tm_4225{left:704px;bottom:665px;letter-spacing:-0.12px;}
#tn_4225{left:181px;bottom:648px;letter-spacing:-0.11px;word-spacing:-0.44px;}
#to_4225{left:181px;bottom:632px;letter-spacing:-0.12px;}
#tp_4225{left:181px;bottom:615px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tq_4225{left:76px;bottom:427px;letter-spacing:-0.11px;}
#tr_4225{left:181px;bottom:427px;letter-spacing:-0.12px;word-spacing:-0.4px;}
#ts_4225{left:181px;bottom:410px;letter-spacing:-0.12px;}
#tt_4225{left:268px;bottom:972px;}
#tu_4225{left:332px;bottom:972px;}
#tv_4225{left:395px;bottom:972px;}
#tw_4225{left:458px;bottom:972px;}
#tx_4225{left:521px;bottom:972px;}
#ty_4225{left:585px;bottom:972px;}
#tz_4225{left:648px;bottom:972px;}
#t10_4225{left:711px;bottom:972px;}
#t11_4225{left:205px;bottom:951px;}
#t12_4225{left:268px;bottom:951px;}
#t13_4225{left:332px;bottom:951px;}
#t14_4225{left:395px;bottom:951px;}
#t15_4225{left:458px;bottom:951px;}
#t16_4225{left:521px;bottom:951px;}
#t17_4225{left:585px;bottom:951px;}
#t18_4225{left:648px;bottom:951px;}
#t19_4225{left:711px;bottom:951px;}
#t1a_4225{left:205px;bottom:930px;}
#t1b_4225{left:268px;bottom:930px;}
#t1c_4225{left:332px;bottom:930px;}
#t1d_4225{left:395px;bottom:930px;}
#t1e_4225{left:458px;bottom:930px;}
#t1f_4225{left:521px;bottom:930px;}
#t1g_4225{left:585px;bottom:930px;}
#t1h_4225{left:648px;bottom:930px;}
#t1i_4225{left:711px;bottom:930px;}
#t1j_4225{left:205px;bottom:908px;}
#t1k_4225{left:268px;bottom:908px;letter-spacing:-0.12px;}
#t1l_4225{left:521px;bottom:908px;letter-spacing:-0.12px;}
#t1m_4225{left:205px;bottom:887px;}
#t1n_4225{left:268px;bottom:887px;letter-spacing:-0.13px;}
#t1o_4225{left:521px;bottom:887px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1p_4225{left:205px;bottom:865px;}
#t1q_4225{left:268px;bottom:865px;letter-spacing:-0.13px;}
#t1r_4225{left:205px;bottom:844px;}
#t1s_4225{left:268px;bottom:844px;letter-spacing:-0.13px;}
#t1t_4225{left:205px;bottom:823px;}
#t1u_4225{left:268px;bottom:823px;letter-spacing:-0.13px;}
#t1v_4225{left:205px;bottom:584px;letter-spacing:-0.12px;}
#t1w_4225{left:296px;bottom:584px;letter-spacing:-0.1px;}
#t1x_4225{left:477px;bottom:584px;letter-spacing:-0.14px;}
#t1y_4225{left:205px;bottom:562px;}
#t1z_4225{left:296px;bottom:562px;letter-spacing:-0.1px;}
#t20_4225{left:477px;bottom:562px;letter-spacing:-0.12px;}
#t21_4225{left:205px;bottom:541px;}
#t22_4225{left:296px;bottom:541px;letter-spacing:-0.12px;}
#t23_4225{left:477px;bottom:541px;letter-spacing:-0.11px;}
#t24_4225{left:477px;bottom:524px;letter-spacing:-0.13px;}
#t25_4225{left:205px;bottom:503px;}
#t26_4225{left:296px;bottom:503px;letter-spacing:-0.12px;}
#t27_4225{left:477px;bottom:503px;letter-spacing:-0.12px;}
#t28_4225{left:205px;bottom:481px;}
#t29_4225{left:296px;bottom:481px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#t2a_4225{left:477px;bottom:481px;letter-spacing:-0.12px;}
#t2b_4225{left:477px;bottom:464px;letter-spacing:-0.11px;word-spacing:-0.01px;}

.s1_4225{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4225{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4225{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4225{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4225{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_4225{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_4225{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4225" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4225Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4225" style="-webkit-user-select: none;"><object width="935" height="1210" data="4225/4225.svg" type="image/svg+xml" id="pdf4225" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4225" class="t s1_4225">Vol. 3C </span><span id="t2_4225" class="t s1_4225">33-63 </span>
<span id="t3_4225" class="t s2_4225">INTEL® PROCESSOR TRACE </span>
<span id="t4_4225" class="t s3_4225">33.4.2.25 </span><span id="t5_4225" class="t s3_4225">Power Exit (PWRX) Packet </span>
<span id="t6_4225" class="t s4_4225">Table 33-44. PWRX Packet Definition </span>
<span id="t7_4225" class="t s5_4225">Name </span><span id="t8_4225" class="t s5_4225">PWRX Packet </span>
<span id="t9_4225" class="t s5_4225">Packet Format </span>
<span id="ta_4225" class="t s5_4225">Dependencies </span><span id="tb_4225" class="t s5_4225">TriggerEn &amp;&amp; PwrEvtEn </span><span id="tc_4225" class="t s5_4225">Generation </span>
<span id="td_4225" class="t s5_4225">Scenario </span>
<span id="te_4225" class="t s5_4225">Transition from a C-state deeper than C0.0 to C0. </span>
<span id="tf_4225" class="t s5_4225">Description </span><span id="tg_4225" class="t s5_4225">Indicates processor return to thread C0 from a C-state deeper than C0.0. </span>
<span id="th_4225" class="t s5_4225">For return from some highly optimized C0 sub-C-states, such as C0.1, no PWRX packet is generated. </span>
<span id="ti_4225" class="t s5_4225">The Last Core C-State field provides the MWAIT encoding for the core C-state at the time of the wake. The Deepest </span>
<span id="tj_4225" class="t s5_4225">Core C-State provides the MWAIT encoding for the deepest core C-state achieved during the sleep session, or since </span>
<span id="tk_4225" class="t s5_4225">leaving thread C0. MWAIT encodings for C-states can be found in Table 4-11 in the Intel </span>
<span id="tl_4225" class="t s6_4225">® </span>
<span id="tm_4225" class="t s5_4225">64 and IA-32 Architec- </span>
<span id="tn_4225" class="t s5_4225">tures Software Developer’s Manual, Volume 2B. Note that these values reflect only the core C-state, and hence will </span>
<span id="to_4225" class="t s5_4225">not exceed the maximum supported core C-state, even if deeper C-states can be requested. </span>
<span id="tp_4225" class="t s5_4225">The Wake Reason field is one-hot, encoded as follows: </span>
<span id="tq_4225" class="t s5_4225">Application </span><span id="tr_4225" class="t s5_4225">PWRX will always apply to the same IP as the PWRE. The time of wake can be discerned from (optional) timing pack- </span>
<span id="ts_4225" class="t s5_4225">ets that precede PWRX. </span>
<span id="tt_4225" class="t s5_4225">7 </span><span id="tu_4225" class="t s5_4225">6 </span><span id="tv_4225" class="t s5_4225">5 </span><span id="tw_4225" class="t s5_4225">4 </span><span id="tx_4225" class="t s5_4225">3 </span><span id="ty_4225" class="t s5_4225">2 </span><span id="tz_4225" class="t s5_4225">1 </span><span id="t10_4225" class="t s5_4225">0 </span>
<span id="t11_4225" class="t s5_4225">0 </span><span id="t12_4225" class="t s5_4225">0 </span><span id="t13_4225" class="t s5_4225">0 </span><span id="t14_4225" class="t s5_4225">0 </span><span id="t15_4225" class="t s5_4225">0 </span><span id="t16_4225" class="t s5_4225">0 </span><span id="t17_4225" class="t s5_4225">0 </span><span id="t18_4225" class="t s5_4225">1 </span><span id="t19_4225" class="t s5_4225">0 </span>
<span id="t1a_4225" class="t s5_4225">1 </span><span id="t1b_4225" class="t s5_4225">1 </span><span id="t1c_4225" class="t s5_4225">0 </span><span id="t1d_4225" class="t s5_4225">1 </span><span id="t1e_4225" class="t s5_4225">0 </span><span id="t1f_4225" class="t s5_4225">0 </span><span id="t1g_4225" class="t s5_4225">0 </span><span id="t1h_4225" class="t s5_4225">1 </span><span id="t1i_4225" class="t s5_4225">0 </span>
<span id="t1j_4225" class="t s5_4225">2 </span><span id="t1k_4225" class="t s5_4225">Last Core C-State </span><span id="t1l_4225" class="t s5_4225">Deepest Core C-State </span>
<span id="t1m_4225" class="t s5_4225">3 </span><span id="t1n_4225" class="t s5_4225">Reserved </span><span id="t1o_4225" class="t s5_4225">Wake Reason </span>
<span id="t1p_4225" class="t s5_4225">4 </span><span id="t1q_4225" class="t s5_4225">Reserved </span>
<span id="t1r_4225" class="t s5_4225">5 </span><span id="t1s_4225" class="t s5_4225">Reserved </span>
<span id="t1t_4225" class="t s5_4225">6 </span><span id="t1u_4225" class="t s5_4225">Reserved </span>
<span id="t1v_4225" class="t s7_4225">Bit </span><span id="t1w_4225" class="t s7_4225">Field </span><span id="t1x_4225" class="t s7_4225">Meaning </span>
<span id="t1y_4225" class="t s5_4225">0 </span><span id="t1z_4225" class="t s5_4225">Interrupt </span><span id="t20_4225" class="t s5_4225">Wake due to external interrupt received. </span>
<span id="t21_4225" class="t s5_4225">1 </span><span id="t22_4225" class="t s5_4225">Timer Deadline </span><span id="t23_4225" class="t s5_4225">Wake due to timer expiration, such as </span>
<span id="t24_4225" class="t s5_4225">UMWAIT/TPAUSE TSC-quanta. </span>
<span id="t25_4225" class="t s5_4225">2 </span><span id="t26_4225" class="t s5_4225">Store to Monitored Address </span><span id="t27_4225" class="t s5_4225">Wake due to store to monitored address. </span>
<span id="t28_4225" class="t s5_4225">3 </span><span id="t29_4225" class="t s5_4225">HW Wake </span><span id="t2a_4225" class="t s5_4225">Wake due to hardware autonomous condition, </span>
<span id="t2b_4225" class="t s5_4225">such as HDC. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
