S. Bhardwaj , S. Vrudhula , A. Goel, A Unified Approach for Full Chip Statistical Timing and Leakage Analysis of Nanoscale Circuits Considering Intradie Process Variations, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.10, p.1812-1825, October 2008[doi>10.1109/TCAD.2008.927671]
Hongliang Chang , Sachin S. Sapatnekar, Prediction of leakage power under process uncertainties, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.12 n.2, p.12-es, April 2007[doi>10.1145/1230800.1230804]
Ruiming Chen , Lizheng Zhang , Vladimir Zolotov , Chandu Visweswariah , Jinjun Xiong, Static timing: back to our roots, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea
Vivek De , Shekhar Borkar, Technology and design challenges for low power and high performance, Proceedings of the 1999 international symposium on Low power electronics and design, p.163-168, August 16-17, 1999, San Diego, California, USA[doi>10.1145/313817.313908]
Dowdy, S. and Wearden, S.2004.Statistics for Research. Wiley.
Duvall, S. G.2000. Statistical circuit modeling and optimization. InProceedings of the International Workshop Statistical Metrology. 56--63.
Ghanem, R. G. and Spanos, P. D.2003.Stochastic Finite Elements: A Spectral Approach. Dover Publications.
Khaled R. Heloue , Navid Azizi , Farid N. Najm, Modeling and estimation of full-chip leakage current considering within-die correlation, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278504]
ITRS. 2008. International technology roadmap for semiconductors (ITRS) 2008 edition. http://public.itrs.net.
Wook Kim , Kyung Tae Do , Young Hwan Kim, Statistical leakage estimation based on sequential addition of cell leakage currents, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.18 n.4, p.602-615, April 2010[doi>10.1109/TVLSI.2009.2013956]
Peng Li , Weiping Shi, Model order reduction of linear networks with massive ports via frequency-dependent port packing, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1146978]
MCNC. 2012. MCNC benchmark circuit placements. http://vlsicad.ucsd.edu/GSRC/bookshelf/Slots/Placement/.
Saibal Mukhopadhyay , Kaushik Roy, Modeling and estimation of total leakage current in nano-scaled CMOS devices considering the effect of parameter variation, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871549]
Narendra, S., De, V., Borkar, S., Antoniadis, D. A., and Chandrakasan, A. P.2004. Full-Chip subthreshold leakage power prediction and reduction techniques for sub-0.18-Î¼m CMOS.IEEE J. Solid-State Circ. 39,2.
Nassif, S.2000. Delay variability: Sources, impact and trends. InProceedings IEEE International Solid-State Circuits Conference, 368--369.
NOCL. 2012. Nangate open cell library. http://www.nangate.com/.
Novak, E. and Ritter, K.1999. Simple cubature formulas with high polynomial exactness.Construct. Approx. 15,4, 449--522.
Ouma, D. O., Boning, D. S., Chung, J. E., Easter, W. G., Saxena, V., Misra, S., and Crevasse, A.2002. Characterization and modeling of oxide chemical-mechanical polishing using planarization length and pattern density concepts.IEEE Trans. Semicond. Manufact. 15, 2, 232--244.
PTM. 2012. Predictive technology model. http://www.eas.asu.edu/~ptm/.
Rajeev Rao , Ashish Srivastava , David Blaauw , Dennis Sylvester, Statistical analysis of subthreshold leakage current for VLSI circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.2, p.131-139, February 2004[doi>10.1109/TVLSI.2003.821549]
Ruijing Shen , Ning Mi , Sheldon X.-D. Tan , Yici Cai , Xianlong Hong, Statistical modeling and analysis of chip-level leakage power by spectral stochastic method, Proceedings of the 2009 Asia and South Pacific Design Automation Conference, January 19-22, 2009, Yokohama, Japan
Teodorescu, R., Greskamp, B., Nakano, J., Sarangi, S. R., Tiwari, A., and Torrellas, J.2007. A model of parameter variation and resulting timing errors for microarchitects. InWorkshop on Architectural Support for Gigascale Integration (ASGI).
J. M. Wang , B. Srinivas , Dongsheng Ma , C. C. -P. Chen , Jun Li, System-level power and thermal modeling and analysis by orthogonal polynomial based response surface approach (OPRS), Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.728-735, November 06-10, 2005, San Jose, CA
Jinjun Xiong , V. Zolotov , Lei He, Robust Extraction of Spatial Correlation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.4, p.619-631, April 2007[doi>10.1109/TCAD.2006.884403]
Zuochang Ye , Zhiping Yu, An efficient algorithm for modeling spatially-correlated process variation in statistical full-chip leakage analysis, Proceedings of the 2009 International Conference on Computer-Aided Design, November 02-05, 2009, San Jose, California[doi>10.1145/1687399.1687455]
