

================================================================
== Vitis HLS Report for 'softmax_stable_ap_fixed_ap_fixed_16_4_5_3_0_softmax_config13_s'
================================================================
* Date:           Mon Jul 17 14:27:47 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  7.947 ns|     0.42 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.103 us|  0.103 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    384|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   0|      0|   1830|    -|
|Memory           |        5|   -|      0|      0|    -|
|Multiplexer      |        -|   -|      -|      -|    -|
|Register         |        -|   -|   1056|    320|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        5|   0|   1056|   2534|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  66|  28800|  14400|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        5|   0|      3|     17|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+--------------------+---------+----+---+-----+-----+
    |         Instance        |       Module       | BRAM_18K| DSP| FF| LUT | URAM|
    +-------------------------+--------------------+---------+----+---+-----+-----+
    |mul_18s_18s_28_1_1_U287  |mul_18s_18s_28_1_1  |        0|   0|  0|  366|    0|
    |mul_18s_18s_28_1_1_U288  |mul_18s_18s_28_1_1  |        0|   0|  0|  366|    0|
    |mul_18s_18s_28_1_1_U289  |mul_18s_18s_28_1_1  |        0|   0|  0|  366|    0|
    |mul_18s_18s_28_1_1_U290  |mul_18s_18s_28_1_1  |        0|   0|  0|  366|    0|
    |mul_18s_18s_28_1_1_U291  |mul_18s_18s_28_1_1  |        0|   0|  0|  366|    0|
    +-------------------------+--------------------+---------+----+---+-----+-----+
    |Total                    |                    |        0|   0|  0| 1830|    0|
    +-------------------------+--------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+-----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |                                    Module                                   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+-----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |exp_table_U     |softmax_stable_ap_fixed_ap_fixed_16_4_5_3_0_softmax_config13_s_exp_table     |        4|  0|   0|    0|  1024|   18|     1|        18432|
    |invert_table_U  |softmax_stable_ap_fixed_ap_fixed_16_4_5_3_0_softmax_config13_s_invert_table  |        1|  0|   0|    0|  1024|   18|     1|        18432|
    +----------------+-----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                                                                             |        5|  0|   0|    0|  2048|   36|     2|        36864|
    +----------------+-----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln712_1_fu_592_p2     |         +|   0|  0|  18|          18|          18|
    |add_ln712_2_fu_596_p2     |         +|   0|  0|  18|          18|          18|
    |add_ln712_fu_601_p2       |         +|   0|  0|  18|          18|          18|
    |exp_sum_V_fu_605_p2       |         +|   0|  0|  18|          18|          18|
    |ret_V_1_fu_273_p2         |         -|   0|  0|  17|          17|          17|
    |ret_V_2_fu_316_p2         |         -|   0|  0|  17|          17|          17|
    |ret_V_3_fu_359_p2         |         -|   0|  0|  17|          17|          17|
    |ret_V_4_fu_402_p2         |         -|   0|  0|  17|          17|          17|
    |ret_V_fu_230_p2           |         -|   0|  0|  17|          17|          17|
    |overflow_1_fu_301_p2      |       and|   0|  0|   1|           1|           1|
    |overflow_2_fu_344_p2      |       and|   0|  0|   1|           1|           1|
    |overflow_3_fu_387_p2      |       and|   0|  0|   1|           1|           1|
    |overflow_4_fu_430_p2      |       and|   0|  0|   1|           1|           1|
    |overflow_fu_258_p2        |       and|   0|  0|   1|           1|           1|
    |icmp_ln1549_1_fu_166_p2   |      icmp|   0|  0|   7|          16|          16|
    |icmp_ln1549_2_fu_194_p2   |      icmp|   0|  0|   7|          16|          16|
    |icmp_ln1549_3_fu_209_p2   |      icmp|   0|  0|   7|          16|          16|
    |icmp_ln1549_fu_160_p2     |      icmp|   0|  0|   7|          16|          16|
    |select_ln384_1_fu_468_p3  |    select|   0|  0|  11|           1|           9|
    |select_ln384_2_fu_494_p3  |    select|   0|  0|  11|           1|           9|
    |select_ln384_3_fu_520_p3  |    select|   0|  0|  11|           1|           9|
    |select_ln384_4_fu_546_p3  |    select|   0|  0|  11|           1|           9|
    |select_ln384_fu_442_p3    |    select|   0|  0|  11|           1|           9|
    |select_ln65_1_fu_188_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln65_2_fu_203_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln65_fu_177_p3     |    select|   0|  0|  16|           1|          16|
    |x_max_V_fu_218_p3         |    select|   0|  0|  16|           1|          16|
    |y_1_fu_486_p3             |    select|   0|  0|  10|           1|          10|
    |y_2_fu_512_p3             |    select|   0|  0|  10|           1|          10|
    |y_3_fu_538_p3             |    select|   0|  0|  10|           1|          10|
    |y_4_fu_564_p3             |    select|   0|  0|  10|           1|          10|
    |y_fu_460_p3               |    select|   0|  0|  10|           1|          10|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln1549_1_fu_183_p2    |       xor|   0|  0|   2|           1|           2|
    |xor_ln1549_2_fu_198_p2    |       xor|   0|  0|   2|           1|           2|
    |xor_ln1549_3_fu_213_p2    |       xor|   0|  0|   2|           1|           2|
    |xor_ln1549_fu_172_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln340_1_fu_307_p2     |       xor|   0|  0|   1|           1|           1|
    |xor_ln340_2_fu_350_p2     |       xor|   0|  0|   1|           1|           1|
    |xor_ln340_3_fu_393_p2     |       xor|   0|  0|   1|           1|           1|
    |xor_ln340_4_fu_436_p2     |       xor|   0|  0|   1|           1|           1|
    |xor_ln340_fu_264_p2       |       xor|   0|  0|   1|           1|           1|
    |xor_ln794_1_fu_295_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln794_2_fu_338_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln794_3_fu_381_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln794_4_fu_424_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln794_fu_252_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 384|         255|         410|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln712_2_reg_906                  |  18|   0|   18|          0|
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |   1|   0|    1|          0|
    |icmp_ln1549_1_reg_788                |   1|   0|    1|          0|
    |icmp_ln1549_2_reg_805                |   1|   0|    1|          0|
    |icmp_ln1549_3_reg_816                |   1|   0|    1|          0|
    |icmp_ln1549_reg_783                  |   1|   0|    1|          0|
    |inv_exp_sum_V_reg_921                |  18|   0|   18|          0|
    |p_read_1_reg_752                     |  16|   0|   16|          0|
    |p_read_2_reg_759                     |  16|   0|   16|          0|
    |p_read_3_reg_765                     |  16|   0|   16|          0|
    |p_read_4_reg_771                     |  16|   0|   16|          0|
    |p_read_5_reg_777                     |  16|   0|   16|          0|
    |r_V_1_reg_900                        |  18|   0|   18|          0|
    |r_V_2_reg_876                        |  18|   0|   18|          0|
    |r_V_3_reg_882                        |  18|   0|   18|          0|
    |r_V_4_reg_888                        |  18|   0|   18|          0|
    |r_V_reg_894                          |  18|   0|   18|          0|
    |select_ln65_1_reg_799                |  16|   0|   16|          0|
    |select_ln65_1_reg_799_pp0_iter2_reg  |  16|   0|   16|          0|
    |select_ln65_2_reg_810                |  16|   0|   16|          0|
    |select_ln65_2_reg_810_pp0_iter4_reg  |  16|   0|   16|          0|
    |select_ln65_reg_793                  |  16|   0|   16|          0|
    |select_ln65_reg_793_pp0_iter2_reg    |  16|   0|   16|          0|
    |x_max_V_reg_821                      |  16|   0|   16|          0|
    |y_1_reg_831                          |  10|   0|   10|          0|
    |y_1_reg_831_pp0_iter7_reg            |  10|   0|   10|          0|
    |y_2_reg_836                          |  10|   0|   10|          0|
    |y_3_reg_841                          |  10|   0|   10|          0|
    |y_4_reg_846                          |  10|   0|   10|          0|
    |y_5_reg_911                          |  10|   0|   10|          0|
    |y_reg_826                            |  10|   0|   10|          0|
    |y_reg_826_pp0_iter7_reg              |  10|   0|   10|          0|
    |p_read_1_reg_752                     |  64|  32|   16|          0|
    |p_read_2_reg_759                     |  64|  32|   16|          0|
    |p_read_3_reg_765                     |  64|  32|   16|          0|
    |p_read_4_reg_771                     |  64|  32|   16|          0|
    |p_read_5_reg_777                     |  64|  32|   16|          0|
    |r_V_1_reg_900                        |  64|  32|   18|          0|
    |r_V_2_reg_876                        |  64|  32|   18|          0|
    |r_V_3_reg_882                        |  64|  32|   18|          0|
    |r_V_4_reg_888                        |  64|  32|   18|          0|
    |r_V_reg_894                          |  64|  32|   18|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |1056| 320|  586|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+-------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config13>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config13>|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config13>|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config13>|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config13>|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config13>|  return value|
|ap_return_0  |  out|   16|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config13>|  return value|
|ap_return_1  |  out|   16|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config13>|  return value|
|ap_return_2  |  out|   16|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config13>|  return value|
|ap_return_3  |  out|   16|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config13>|  return value|
|ap_return_4  |  out|   16|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config13>|  return value|
|p_read       |   in|   16|     ap_none|                                                          p_read|        scalar|
|p_read1      |   in|   16|     ap_none|                                                         p_read1|        scalar|
|p_read2      |   in|   16|     ap_none|                                                         p_read2|        scalar|
|p_read3      |   in|   16|     ap_none|                                                         p_read3|        scalar|
|p_read4      |   in|   16|     ap_none|                                                         p_read4|        scalar|
+-------------+-----+-----+------------+----------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.13>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 15 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 16 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_3 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 17 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_4 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 18 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_5 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 19 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.13ns)   --->   "%icmp_ln1549 = icmp_slt  i16 %p_read_5, i16 %p_read_4"   --->   Operation 20 'icmp' 'icmp_ln1549' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (2.13ns)   --->   "%icmp_ln1549_1 = icmp_slt  i16 %p_read_3, i16 %p_read_2"   --->   Operation 21 'icmp' 'icmp_ln1549_1' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 0.80>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node select_ln65)   --->   "%xor_ln1549 = xor i1 %icmp_ln1549, i1 1"   --->   Operation 22 'xor' 'xor_ln1549' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln65 = select i1 %xor_ln1549, i16 %p_read_5, i16 %p_read_4" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 23 'select' 'select_ln65' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_1)   --->   "%xor_ln1549_1 = xor i1 %icmp_ln1549_1, i1 1"   --->   Operation 24 'xor' 'xor_ln1549_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln65_1 = select i1 %xor_ln1549_1, i16 %p_read_3, i16 %p_read_2" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 25 'select' 'select_ln65_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.13>
ST_3 : Operation 26 [1/1] (2.13ns)   --->   "%icmp_ln1549_2 = icmp_slt  i16 %select_ln65, i16 %select_ln65_1"   --->   Operation 26 'icmp' 'icmp_ln1549_2' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 0.80>
ST_4 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_2)   --->   "%xor_ln1549_2 = xor i1 %icmp_ln1549_2, i1 1"   --->   Operation 27 'xor' 'xor_ln1549_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln65_2 = select i1 %xor_ln1549_2, i16 %select_ln65, i16 %select_ln65_1" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 28 'select' 'select_ln65_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.13>
ST_5 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln1549_3 = icmp_slt  i16 %select_ln65_2, i16 %p_read_1"   --->   Operation 29 'icmp' 'icmp_ln1549_3' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 0.80>
ST_6 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node x_max_V)   --->   "%xor_ln1549_3 = xor i1 %icmp_ln1549_3, i1 1"   --->   Operation 30 'xor' 'xor_ln1549_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 31 [1/1] (0.80ns) (out node of the LUT)   --->   "%x_max_V = select i1 %xor_ln1549_3, i16 %select_ln65_2, i16 %p_read_1" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 31 'select' 'x_max_V' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.54>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1246 = sext i16 %p_read_5"   --->   Operation 32 'sext' 'sext_ln1246' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1246_1 = sext i16 %x_max_V"   --->   Operation 33 'sext' 'sext_ln1246_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (1.54ns)   --->   "%ret_V = sub i17 %sext_ln1246, i17 %sext_ln1246_1"   --->   Operation 34 'sub' 'ret_V' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V, i32 16"   --->   Operation 35 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V, i32 15"   --->   Operation 36 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node y)   --->   "%xor_ln794 = xor i1 %p_Result_6, i1 1"   --->   Operation 37 'xor' 'xor_ln794' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node y)   --->   "%overflow = and i1 %p_Result_7, i1 %xor_ln794"   --->   Operation 38 'and' 'overflow' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node y)   --->   "%xor_ln340 = xor i1 %p_Result_6, i1 %p_Result_7"   --->   Operation 39 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln1246_2 = sext i16 %p_read_4"   --->   Operation 40 'sext' 'sext_ln1246_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (1.54ns)   --->   "%ret_V_1 = sub i17 %sext_ln1246_2, i17 %sext_ln1246_1"   --->   Operation 41 'sub' 'ret_V_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_1, i32 16"   --->   Operation 42 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_1, i32 15"   --->   Operation 43 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node y_1)   --->   "%xor_ln794_1 = xor i1 %p_Result_8, i1 1"   --->   Operation 44 'xor' 'xor_ln794_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node y_1)   --->   "%overflow_1 = and i1 %p_Result_9, i1 %xor_ln794_1"   --->   Operation 45 'and' 'overflow_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node y_1)   --->   "%xor_ln340_1 = xor i1 %p_Result_8, i1 %p_Result_9"   --->   Operation 46 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1246_3 = sext i16 %p_read_3"   --->   Operation 47 'sext' 'sext_ln1246_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (1.54ns)   --->   "%ret_V_2 = sub i17 %sext_ln1246_3, i17 %sext_ln1246_1"   --->   Operation 48 'sub' 'ret_V_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_2, i32 16"   --->   Operation 49 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%p_Result_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_2, i32 15"   --->   Operation 50 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%xor_ln794_2 = xor i1 %p_Result_10, i1 1"   --->   Operation 51 'xor' 'xor_ln794_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%overflow_2 = and i1 %p_Result_11, i1 %xor_ln794_2"   --->   Operation 52 'and' 'overflow_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%xor_ln340_2 = xor i1 %p_Result_10, i1 %p_Result_11"   --->   Operation 53 'xor' 'xor_ln340_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln1246_4 = sext i16 %p_read_2"   --->   Operation 54 'sext' 'sext_ln1246_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (1.54ns)   --->   "%ret_V_3 = sub i17 %sext_ln1246_4, i17 %sext_ln1246_1"   --->   Operation 55 'sub' 'ret_V_3' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_3, i32 16"   --->   Operation 56 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_3, i32 15"   --->   Operation 57 'bitselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node y_3)   --->   "%xor_ln794_3 = xor i1 %p_Result_12, i1 1"   --->   Operation 58 'xor' 'xor_ln794_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node y_3)   --->   "%overflow_3 = and i1 %p_Result_13, i1 %xor_ln794_3"   --->   Operation 59 'and' 'overflow_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node y_3)   --->   "%xor_ln340_3 = xor i1 %p_Result_12, i1 %p_Result_13"   --->   Operation 60 'xor' 'xor_ln340_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln1246_5 = sext i16 %p_read_1"   --->   Operation 61 'sext' 'sext_ln1246_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (1.54ns)   --->   "%ret_V_4 = sub i17 %sext_ln1246_5, i17 %sext_ln1246_1"   --->   Operation 62 'sub' 'ret_V_4' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_4, i32 16"   --->   Operation 63 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_4, i32 15"   --->   Operation 64 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node y_4)   --->   "%xor_ln794_4 = xor i1 %p_Result_14, i1 1"   --->   Operation 65 'xor' 'xor_ln794_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node y_4)   --->   "%overflow_4 = and i1 %p_Result_15, i1 %xor_ln794_4"   --->   Operation 66 'and' 'overflow_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node y_4)   --->   "%xor_ln340_4 = xor i1 %p_Result_14, i1 %p_Result_15"   --->   Operation 67 'xor' 'xor_ln340_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node y)   --->   "%select_ln384 = select i1 %overflow, i10 511, i10 512"   --->   Operation 68 'select' 'select_ln384' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node y)   --->   "%tmp = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V, i32 6, i32 15"   --->   Operation 69 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.99ns) (out node of the LUT)   --->   "%y = select i1 %xor_ln340, i10 %select_ln384, i10 %tmp"   --->   Operation 70 'select' 'y' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node y_1)   --->   "%select_ln384_1 = select i1 %overflow_1, i10 511, i10 512"   --->   Operation 71 'select' 'select_ln384_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node y_1)   --->   "%tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_1, i32 6, i32 15"   --->   Operation 72 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_1 = select i1 %xor_ln340_1, i10 %select_ln384_1, i10 %tmp_1"   --->   Operation 73 'select' 'y_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%select_ln384_2 = select i1 %overflow_2, i10 511, i10 512"   --->   Operation 74 'select' 'select_ln384_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%tmp_2 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_2, i32 6, i32 15"   --->   Operation 75 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_2 = select i1 %xor_ln340_2, i10 %select_ln384_2, i10 %tmp_2"   --->   Operation 76 'select' 'y_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node y_3)   --->   "%select_ln384_3 = select i1 %overflow_3, i10 511, i10 512"   --->   Operation 77 'select' 'select_ln384_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node y_3)   --->   "%tmp_3 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_3, i32 6, i32 15"   --->   Operation 78 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_3 = select i1 %xor_ln340_3, i10 %select_ln384_3, i10 %tmp_3"   --->   Operation 79 'select' 'y_3' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node y_4)   --->   "%select_ln384_4 = select i1 %overflow_4, i10 511, i10 512"   --->   Operation 80 'select' 'select_ln384_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node y_4)   --->   "%tmp_4 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_4, i32 6, i32 15"   --->   Operation 81 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_4 = select i1 %xor_ln340_4, i10 %select_ln384_4, i10 %tmp_4"   --->   Operation 82 'select' 'y_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.77>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln255_2 = zext i10 %y_2" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 83 'zext' 'zext_ln255_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%exp_table_addr_2 = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255_2" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 84 'getelementptr' 'exp_table_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [2/2] (2.77ns)   --->   "%r_V_2 = load i10 %exp_table_addr_2" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 85 'load' 'r_V_2' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln255_3 = zext i10 %y_3" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 86 'zext' 'zext_ln255_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%exp_table_addr_3 = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255_3" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 87 'getelementptr' 'exp_table_addr_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [2/2] (2.77ns)   --->   "%r_V_3 = load i10 %exp_table_addr_3" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 88 'load' 'r_V_3' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln255_4 = zext i10 %y_4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 89 'zext' 'zext_ln255_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%exp_table_addr_4 = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255_4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 90 'getelementptr' 'exp_table_addr_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [2/2] (2.77ns)   --->   "%r_V_4 = load i10 %exp_table_addr_4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 91 'load' 'r_V_4' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 9 <SV = 8> <Delay = 2.77>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i10 %y" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 92 'zext' 'zext_ln255' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%exp_table_addr = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 93 'getelementptr' 'exp_table_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [2/2] (2.77ns)   --->   "%r_V = load i10 %exp_table_addr" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 94 'load' 'r_V' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln255_1 = zext i10 %y_1" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 95 'zext' 'zext_ln255_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%exp_table_addr_1 = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255_1" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 96 'getelementptr' 'exp_table_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [2/2] (2.77ns)   --->   "%r_V_1 = load i10 %exp_table_addr_1" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 97 'load' 'r_V_1' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_9 : Operation 98 [1/2] (2.77ns)   --->   "%r_V_2 = load i10 %exp_table_addr_2" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 98 'load' 'r_V_2' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_9 : Operation 99 [1/2] (2.77ns)   --->   "%r_V_3 = load i10 %exp_table_addr_3" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 99 'load' 'r_V_3' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_9 : Operation 100 [1/2] (2.77ns)   --->   "%r_V_4 = load i10 %exp_table_addr_4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 100 'load' 'r_V_4' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 10 <SV = 9> <Delay = 3.23>
ST_10 : Operation 101 [1/2] (2.77ns)   --->   "%r_V = load i10 %exp_table_addr" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 101 'load' 'r_V' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_10 : Operation 102 [1/2] (2.77ns)   --->   "%r_V_1 = load i10 %exp_table_addr_1" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 102 'load' 'r_V_1' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_10 : Operation 103 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1 = add i18 %r_V_3, i18 %r_V_4"   --->   Operation 103 'add' 'add_ln712_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 104 [1/1] (3.23ns) (root node of TernaryAdder)   --->   "%add_ln712_2 = add i18 %add_ln712_1, i18 %r_V_2"   --->   Operation 104 'add' 'add_ln712_2' <Predicate = true> <Delay = 3.23> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 3.23>
ST_11 : Operation 105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712 = add i18 %r_V_1, i18 %r_V"   --->   Operation 105 'add' 'add_ln712' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 106 [1/1] (3.23ns) (root node of TernaryAdder)   --->   "%exp_sum_V = add i18 %add_ln712_2, i18 %add_ln712"   --->   Operation 106 'add' 'exp_sum_V' <Predicate = true> <Delay = 3.23> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%y_5 = partselect i10 @_ssdm_op_PartSelect.i10.i18.i32.i32, i18 %exp_sum_V, i32 8, i32 17"   --->   Operation 107 'partselect' 'y_5' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.77>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln265 = zext i10 %y_5" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 108 'zext' 'zext_ln265' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%invert_table_addr = getelementptr i18 %invert_table, i64 0, i64 %zext_ln265" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 109 'getelementptr' 'invert_table_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [2/2] (2.77ns)   --->   "%inv_exp_sum_V = load i10 %invert_table_addr" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 110 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 13 <SV = 12> <Delay = 2.77>
ST_13 : Operation 111 [1/2] (2.77ns)   --->   "%inv_exp_sum_V = load i10 %invert_table_addr" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 111 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 14 <SV = 13> <Delay = 7.94>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%specpipeline_ln216 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 112 'specpipeline' 'specpipeline_ln216' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i18 %inv_exp_sum_V"   --->   Operation 113 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln1171_1 = sext i18 %r_V"   --->   Operation 114 'sext' 'sext_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (7.94ns)   --->   "%mul_ln1168 = mul i28 %sext_ln1171, i28 %sext_ln1171_1"   --->   Operation 115 'mul' 'mul_ln1168' <Predicate = true> <Delay = 7.94> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln1168, i32 12, i32 27"   --->   Operation 116 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln1171_2 = sext i18 %r_V_1"   --->   Operation 117 'sext' 'sext_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (7.94ns)   --->   "%mul_ln1168_1 = mul i28 %sext_ln1171, i28 %sext_ln1171_2"   --->   Operation 118 'mul' 'mul_ln1168_1' <Predicate = true> <Delay = 7.94> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln717_1 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln1168_1, i32 12, i32 27"   --->   Operation 119 'partselect' 'trunc_ln717_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln1171_3 = sext i18 %r_V_2"   --->   Operation 120 'sext' 'sext_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 121 [1/1] (7.94ns)   --->   "%mul_ln1168_2 = mul i28 %sext_ln1171, i28 %sext_ln1171_3"   --->   Operation 121 'mul' 'mul_ln1168_2' <Predicate = true> <Delay = 7.94> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln717_2 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln1168_2, i32 12, i32 27"   --->   Operation 122 'partselect' 'trunc_ln717_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln1171_4 = sext i18 %r_V_3"   --->   Operation 123 'sext' 'sext_ln1171_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (7.94ns)   --->   "%mul_ln1168_3 = mul i28 %sext_ln1171, i28 %sext_ln1171_4"   --->   Operation 124 'mul' 'mul_ln1168_3' <Predicate = true> <Delay = 7.94> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln717_3 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln1168_3, i32 12, i32 27"   --->   Operation 125 'partselect' 'trunc_ln717_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln1171_5 = sext i18 %r_V_4"   --->   Operation 126 'sext' 'sext_ln1171_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (7.94ns)   --->   "%mul_ln1168_4 = mul i28 %sext_ln1171, i28 %sext_ln1171_5"   --->   Operation 127 'mul' 'mul_ln1168_4' <Predicate = true> <Delay = 7.94> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln717_4 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln1168_4, i32 12, i32 27"   --->   Operation 128 'partselect' 'trunc_ln717_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%mrv = insertvalue i80 <undef>, i16 %trunc_ln" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 129 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i80 %mrv, i16 %trunc_ln717_1" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 130 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i80 %mrv_1, i16 %trunc_ln717_2" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 131 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i80 %mrv_2, i16 %trunc_ln717_3" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 132 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i80 %mrv_3, i16 %trunc_ln717_4" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 133 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%ret_ln270 = ret i80 %mrv_4" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 134 'ret' 'ret_ln270' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ exp_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11111]; IO mode=ap_memory:ce=0
Port [ invert_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_1           (read         ) [ 011111110000000]
p_read_2           (read         ) [ 011111110000000]
p_read_3           (read         ) [ 011111110000000]
p_read_4           (read         ) [ 011111110000000]
p_read_5           (read         ) [ 011111110000000]
icmp_ln1549        (icmp         ) [ 011000000000000]
icmp_ln1549_1      (icmp         ) [ 011000000000000]
xor_ln1549         (xor          ) [ 000000000000000]
select_ln65        (select       ) [ 010110000000000]
xor_ln1549_1       (xor          ) [ 000000000000000]
select_ln65_1      (select       ) [ 010110000000000]
icmp_ln1549_2      (icmp         ) [ 010010000000000]
xor_ln1549_2       (xor          ) [ 000000000000000]
select_ln65_2      (select       ) [ 010001100000000]
icmp_ln1549_3      (icmp         ) [ 010000100000000]
xor_ln1549_3       (xor          ) [ 000000000000000]
x_max_V            (select       ) [ 010000010000000]
sext_ln1246        (sext         ) [ 000000000000000]
sext_ln1246_1      (sext         ) [ 000000000000000]
ret_V              (sub          ) [ 000000000000000]
p_Result_6         (bitselect    ) [ 000000000000000]
p_Result_7         (bitselect    ) [ 000000000000000]
xor_ln794          (xor          ) [ 000000000000000]
overflow           (and          ) [ 000000000000000]
xor_ln340          (xor          ) [ 000000000000000]
sext_ln1246_2      (sext         ) [ 000000000000000]
ret_V_1            (sub          ) [ 000000000000000]
p_Result_8         (bitselect    ) [ 000000000000000]
p_Result_9         (bitselect    ) [ 000000000000000]
xor_ln794_1        (xor          ) [ 000000000000000]
overflow_1         (and          ) [ 000000000000000]
xor_ln340_1        (xor          ) [ 000000000000000]
sext_ln1246_3      (sext         ) [ 000000000000000]
ret_V_2            (sub          ) [ 000000000000000]
p_Result_10        (bitselect    ) [ 000000000000000]
p_Result_11        (bitselect    ) [ 000000000000000]
xor_ln794_2        (xor          ) [ 000000000000000]
overflow_2         (and          ) [ 000000000000000]
xor_ln340_2        (xor          ) [ 000000000000000]
sext_ln1246_4      (sext         ) [ 000000000000000]
ret_V_3            (sub          ) [ 000000000000000]
p_Result_12        (bitselect    ) [ 000000000000000]
p_Result_13        (bitselect    ) [ 000000000000000]
xor_ln794_3        (xor          ) [ 000000000000000]
overflow_3         (and          ) [ 000000000000000]
xor_ln340_3        (xor          ) [ 000000000000000]
sext_ln1246_5      (sext         ) [ 000000000000000]
ret_V_4            (sub          ) [ 000000000000000]
p_Result_14        (bitselect    ) [ 000000000000000]
p_Result_15        (bitselect    ) [ 000000000000000]
xor_ln794_4        (xor          ) [ 000000000000000]
overflow_4         (and          ) [ 000000000000000]
xor_ln340_4        (xor          ) [ 000000000000000]
select_ln384       (select       ) [ 000000000000000]
tmp                (partselect   ) [ 000000000000000]
y                  (select       ) [ 010000001100000]
select_ln384_1     (select       ) [ 000000000000000]
tmp_1              (partselect   ) [ 000000000000000]
y_1                (select       ) [ 010000001100000]
select_ln384_2     (select       ) [ 000000000000000]
tmp_2              (partselect   ) [ 000000000000000]
y_2                (select       ) [ 010000001000000]
select_ln384_3     (select       ) [ 000000000000000]
tmp_3              (partselect   ) [ 000000000000000]
y_3                (select       ) [ 010000001000000]
select_ln384_4     (select       ) [ 000000000000000]
tmp_4              (partselect   ) [ 000000000000000]
y_4                (select       ) [ 010000001000000]
zext_ln255_2       (zext         ) [ 000000000000000]
exp_table_addr_2   (getelementptr) [ 010000000100000]
zext_ln255_3       (zext         ) [ 000000000000000]
exp_table_addr_3   (getelementptr) [ 010000000100000]
zext_ln255_4       (zext         ) [ 000000000000000]
exp_table_addr_4   (getelementptr) [ 010000000100000]
zext_ln255         (zext         ) [ 000000000000000]
exp_table_addr     (getelementptr) [ 010000000010000]
zext_ln255_1       (zext         ) [ 000000000000000]
exp_table_addr_1   (getelementptr) [ 010000000010000]
r_V_2              (load         ) [ 010000000011111]
r_V_3              (load         ) [ 010000000011111]
r_V_4              (load         ) [ 010000000011111]
r_V                (load         ) [ 010000000001111]
r_V_1              (load         ) [ 010000000001111]
add_ln712_1        (add          ) [ 000000000000000]
add_ln712_2        (add          ) [ 010000000001000]
add_ln712          (add          ) [ 000000000000000]
exp_sum_V          (add          ) [ 000000000000000]
y_5                (partselect   ) [ 010000000000100]
zext_ln265         (zext         ) [ 000000000000000]
invert_table_addr  (getelementptr) [ 010000000000010]
inv_exp_sum_V      (load         ) [ 010000000000001]
specpipeline_ln216 (specpipeline ) [ 000000000000000]
sext_ln1171        (sext         ) [ 000000000000000]
sext_ln1171_1      (sext         ) [ 000000000000000]
mul_ln1168         (mul          ) [ 000000000000000]
trunc_ln           (partselect   ) [ 000000000000000]
sext_ln1171_2      (sext         ) [ 000000000000000]
mul_ln1168_1       (mul          ) [ 000000000000000]
trunc_ln717_1      (partselect   ) [ 000000000000000]
sext_ln1171_3      (sext         ) [ 000000000000000]
mul_ln1168_2       (mul          ) [ 000000000000000]
trunc_ln717_2      (partselect   ) [ 000000000000000]
sext_ln1171_4      (sext         ) [ 000000000000000]
mul_ln1168_3       (mul          ) [ 000000000000000]
trunc_ln717_3      (partselect   ) [ 000000000000000]
sext_ln1171_5      (sext         ) [ 000000000000000]
mul_ln1168_4       (mul          ) [ 000000000000000]
trunc_ln717_4      (partselect   ) [ 000000000000000]
mrv                (insertvalue  ) [ 000000000000000]
mrv_1              (insertvalue  ) [ 000000000000000]
mrv_2              (insertvalue  ) [ 000000000000000]
mrv_3              (insertvalue  ) [ 000000000000000]
mrv_4              (insertvalue  ) [ 000000000000000]
ret_ln270          (ret          ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="exp_table">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_table"/><MemPortTyVec>1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="invert_table">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="p_read_1_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="16" slack="0"/>
<pin id="59" dir="1" index="2" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="p_read_2_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="16" slack="0"/>
<pin id="64" dir="0" index="1" bw="16" slack="0"/>
<pin id="65" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="p_read_3_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="0" index="1" bw="16" slack="0"/>
<pin id="71" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="p_read_4_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="p_read_5_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="exp_table_addr_2_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="18" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="10" slack="0"/>
<pin id="90" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table_addr_2/8 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="10" slack="0"/>
<pin id="95" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="0"/>
<pin id="98" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="99" dir="0" index="5" bw="18" slack="0"/>
<pin id="100" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="8" bw="10" slack="0"/>
<pin id="103" dir="0" index="9" bw="18" slack="2147483647"/>
<pin id="104" dir="0" index="10" bw="0" slack="0"/>
<pin id="106" dir="0" index="12" bw="10" slack="2147483647"/>
<pin id="107" dir="0" index="13" bw="18" slack="2147483647"/>
<pin id="108" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="16" bw="10" slack="2147483647"/>
<pin id="111" dir="0" index="17" bw="18" slack="2147483647"/>
<pin id="112" dir="0" index="18" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="18" slack="1"/>
<pin id="101" dir="1" index="7" bw="18" slack="1"/>
<pin id="105" dir="1" index="11" bw="18" slack="1"/>
<pin id="109" dir="1" index="15" bw="18" slack="1"/>
<pin id="113" dir="1" index="19" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_V_2/8 r_V_3/8 r_V_4/8 r_V/9 r_V_1/9 "/>
</bind>
</comp>

<comp id="115" class="1004" name="exp_table_addr_3_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="18" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="10" slack="0"/>
<pin id="119" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table_addr_3/8 "/>
</bind>
</comp>

<comp id="123" class="1004" name="exp_table_addr_4_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="18" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="10" slack="0"/>
<pin id="127" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table_addr_4/8 "/>
</bind>
</comp>

<comp id="131" class="1004" name="exp_table_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="18" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="10" slack="0"/>
<pin id="135" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table_addr/9 "/>
</bind>
</comp>

<comp id="139" class="1004" name="exp_table_addr_1_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="18" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="10" slack="0"/>
<pin id="143" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table_addr_1/9 "/>
</bind>
</comp>

<comp id="147" class="1004" name="invert_table_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="18" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="10" slack="0"/>
<pin id="151" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="invert_table_addr/12 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="10" slack="0"/>
<pin id="156" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inv_exp_sum_V/12 "/>
</bind>
</comp>

<comp id="160" class="1004" name="icmp_ln1549_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1549/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="icmp_ln1549_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="0"/>
<pin id="168" dir="0" index="1" bw="16" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1549_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="xor_ln1549_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1549/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="select_ln65_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="16" slack="1"/>
<pin id="180" dir="0" index="2" bw="16" slack="1"/>
<pin id="181" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="xor_ln1549_1_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="1"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1549_1/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="select_ln65_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="16" slack="1"/>
<pin id="191" dir="0" index="2" bw="16" slack="1"/>
<pin id="192" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_1/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="icmp_ln1549_2_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="1"/>
<pin id="196" dir="0" index="1" bw="16" slack="1"/>
<pin id="197" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1549_2/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="xor_ln1549_2_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1549_2/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="select_ln65_2_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="16" slack="2"/>
<pin id="206" dir="0" index="2" bw="16" slack="2"/>
<pin id="207" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_2/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="icmp_ln1549_3_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="16" slack="1"/>
<pin id="211" dir="0" index="1" bw="16" slack="4"/>
<pin id="212" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1549_3/5 "/>
</bind>
</comp>

<comp id="213" class="1004" name="xor_ln1549_3_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1549_3/6 "/>
</bind>
</comp>

<comp id="218" class="1004" name="x_max_V_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="16" slack="2"/>
<pin id="221" dir="0" index="2" bw="16" slack="5"/>
<pin id="222" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_max_V/6 "/>
</bind>
</comp>

<comp id="224" class="1004" name="sext_ln1246_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="6"/>
<pin id="226" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1246/7 "/>
</bind>
</comp>

<comp id="227" class="1004" name="sext_ln1246_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="1"/>
<pin id="229" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1246_1/7 "/>
</bind>
</comp>

<comp id="230" class="1004" name="ret_V_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="0"/>
<pin id="232" dir="0" index="1" bw="16" slack="0"/>
<pin id="233" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/7 "/>
</bind>
</comp>

<comp id="236" class="1004" name="p_Result_6_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="17" slack="0"/>
<pin id="239" dir="0" index="2" bw="6" slack="0"/>
<pin id="240" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_6/7 "/>
</bind>
</comp>

<comp id="244" class="1004" name="p_Result_7_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="17" slack="0"/>
<pin id="247" dir="0" index="2" bw="5" slack="0"/>
<pin id="248" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_7/7 "/>
</bind>
</comp>

<comp id="252" class="1004" name="xor_ln794_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln794/7 "/>
</bind>
</comp>

<comp id="258" class="1004" name="overflow_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/7 "/>
</bind>
</comp>

<comp id="264" class="1004" name="xor_ln340_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/7 "/>
</bind>
</comp>

<comp id="270" class="1004" name="sext_ln1246_2_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="6"/>
<pin id="272" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1246_2/7 "/>
</bind>
</comp>

<comp id="273" class="1004" name="ret_V_1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="16" slack="0"/>
<pin id="275" dir="0" index="1" bw="16" slack="0"/>
<pin id="276" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_1/7 "/>
</bind>
</comp>

<comp id="279" class="1004" name="p_Result_8_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="17" slack="0"/>
<pin id="282" dir="0" index="2" bw="6" slack="0"/>
<pin id="283" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_8/7 "/>
</bind>
</comp>

<comp id="287" class="1004" name="p_Result_9_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="17" slack="0"/>
<pin id="290" dir="0" index="2" bw="5" slack="0"/>
<pin id="291" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_9/7 "/>
</bind>
</comp>

<comp id="295" class="1004" name="xor_ln794_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln794_1/7 "/>
</bind>
</comp>

<comp id="301" class="1004" name="overflow_1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_1/7 "/>
</bind>
</comp>

<comp id="307" class="1004" name="xor_ln340_1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_1/7 "/>
</bind>
</comp>

<comp id="313" class="1004" name="sext_ln1246_3_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="16" slack="6"/>
<pin id="315" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1246_3/7 "/>
</bind>
</comp>

<comp id="316" class="1004" name="ret_V_2_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="0"/>
<pin id="318" dir="0" index="1" bw="16" slack="0"/>
<pin id="319" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_2/7 "/>
</bind>
</comp>

<comp id="322" class="1004" name="p_Result_10_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="17" slack="0"/>
<pin id="325" dir="0" index="2" bw="6" slack="0"/>
<pin id="326" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_10/7 "/>
</bind>
</comp>

<comp id="330" class="1004" name="p_Result_11_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="17" slack="0"/>
<pin id="333" dir="0" index="2" bw="5" slack="0"/>
<pin id="334" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_11/7 "/>
</bind>
</comp>

<comp id="338" class="1004" name="xor_ln794_2_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln794_2/7 "/>
</bind>
</comp>

<comp id="344" class="1004" name="overflow_2_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_2/7 "/>
</bind>
</comp>

<comp id="350" class="1004" name="xor_ln340_2_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_2/7 "/>
</bind>
</comp>

<comp id="356" class="1004" name="sext_ln1246_4_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="16" slack="6"/>
<pin id="358" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1246_4/7 "/>
</bind>
</comp>

<comp id="359" class="1004" name="ret_V_3_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="16" slack="0"/>
<pin id="361" dir="0" index="1" bw="16" slack="0"/>
<pin id="362" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_3/7 "/>
</bind>
</comp>

<comp id="365" class="1004" name="p_Result_12_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="17" slack="0"/>
<pin id="368" dir="0" index="2" bw="6" slack="0"/>
<pin id="369" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_12/7 "/>
</bind>
</comp>

<comp id="373" class="1004" name="p_Result_13_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="17" slack="0"/>
<pin id="376" dir="0" index="2" bw="5" slack="0"/>
<pin id="377" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_13/7 "/>
</bind>
</comp>

<comp id="381" class="1004" name="xor_ln794_3_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln794_3/7 "/>
</bind>
</comp>

<comp id="387" class="1004" name="overflow_3_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_3/7 "/>
</bind>
</comp>

<comp id="393" class="1004" name="xor_ln340_3_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_3/7 "/>
</bind>
</comp>

<comp id="399" class="1004" name="sext_ln1246_5_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="16" slack="6"/>
<pin id="401" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1246_5/7 "/>
</bind>
</comp>

<comp id="402" class="1004" name="ret_V_4_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="16" slack="0"/>
<pin id="404" dir="0" index="1" bw="16" slack="0"/>
<pin id="405" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_4/7 "/>
</bind>
</comp>

<comp id="408" class="1004" name="p_Result_14_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="17" slack="0"/>
<pin id="411" dir="0" index="2" bw="6" slack="0"/>
<pin id="412" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_14/7 "/>
</bind>
</comp>

<comp id="416" class="1004" name="p_Result_15_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="17" slack="0"/>
<pin id="419" dir="0" index="2" bw="5" slack="0"/>
<pin id="420" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_15/7 "/>
</bind>
</comp>

<comp id="424" class="1004" name="xor_ln794_4_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln794_4/7 "/>
</bind>
</comp>

<comp id="430" class="1004" name="overflow_4_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_4/7 "/>
</bind>
</comp>

<comp id="436" class="1004" name="xor_ln340_4_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_4/7 "/>
</bind>
</comp>

<comp id="442" class="1004" name="select_ln384_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="10" slack="0"/>
<pin id="445" dir="0" index="2" bw="10" slack="0"/>
<pin id="446" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln384/7 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="10" slack="0"/>
<pin id="452" dir="0" index="1" bw="17" slack="0"/>
<pin id="453" dir="0" index="2" bw="4" slack="0"/>
<pin id="454" dir="0" index="3" bw="5" slack="0"/>
<pin id="455" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="460" class="1004" name="y_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="10" slack="0"/>
<pin id="463" dir="0" index="2" bw="10" slack="0"/>
<pin id="464" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y/7 "/>
</bind>
</comp>

<comp id="468" class="1004" name="select_ln384_1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="10" slack="0"/>
<pin id="471" dir="0" index="2" bw="10" slack="0"/>
<pin id="472" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln384_1/7 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="10" slack="0"/>
<pin id="478" dir="0" index="1" bw="17" slack="0"/>
<pin id="479" dir="0" index="2" bw="4" slack="0"/>
<pin id="480" dir="0" index="3" bw="5" slack="0"/>
<pin id="481" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="486" class="1004" name="y_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="10" slack="0"/>
<pin id="489" dir="0" index="2" bw="10" slack="0"/>
<pin id="490" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_1/7 "/>
</bind>
</comp>

<comp id="494" class="1004" name="select_ln384_2_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="10" slack="0"/>
<pin id="497" dir="0" index="2" bw="10" slack="0"/>
<pin id="498" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln384_2/7 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_2_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="10" slack="0"/>
<pin id="504" dir="0" index="1" bw="17" slack="0"/>
<pin id="505" dir="0" index="2" bw="4" slack="0"/>
<pin id="506" dir="0" index="3" bw="5" slack="0"/>
<pin id="507" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="512" class="1004" name="y_2_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="10" slack="0"/>
<pin id="515" dir="0" index="2" bw="10" slack="0"/>
<pin id="516" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_2/7 "/>
</bind>
</comp>

<comp id="520" class="1004" name="select_ln384_3_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="10" slack="0"/>
<pin id="523" dir="0" index="2" bw="10" slack="0"/>
<pin id="524" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln384_3/7 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_3_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="10" slack="0"/>
<pin id="530" dir="0" index="1" bw="17" slack="0"/>
<pin id="531" dir="0" index="2" bw="4" slack="0"/>
<pin id="532" dir="0" index="3" bw="5" slack="0"/>
<pin id="533" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="538" class="1004" name="y_3_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="10" slack="0"/>
<pin id="541" dir="0" index="2" bw="10" slack="0"/>
<pin id="542" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_3/7 "/>
</bind>
</comp>

<comp id="546" class="1004" name="select_ln384_4_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="10" slack="0"/>
<pin id="549" dir="0" index="2" bw="10" slack="0"/>
<pin id="550" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln384_4/7 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_4_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="10" slack="0"/>
<pin id="556" dir="0" index="1" bw="17" slack="0"/>
<pin id="557" dir="0" index="2" bw="4" slack="0"/>
<pin id="558" dir="0" index="3" bw="5" slack="0"/>
<pin id="559" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="564" class="1004" name="y_4_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="10" slack="0"/>
<pin id="567" dir="0" index="2" bw="10" slack="0"/>
<pin id="568" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_4/7 "/>
</bind>
</comp>

<comp id="572" class="1004" name="zext_ln255_2_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="10" slack="1"/>
<pin id="574" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_2/8 "/>
</bind>
</comp>

<comp id="576" class="1004" name="zext_ln255_3_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="10" slack="1"/>
<pin id="578" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_3/8 "/>
</bind>
</comp>

<comp id="580" class="1004" name="zext_ln255_4_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="10" slack="1"/>
<pin id="582" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_4/8 "/>
</bind>
</comp>

<comp id="584" class="1004" name="zext_ln255_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="10" slack="2"/>
<pin id="586" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255/9 "/>
</bind>
</comp>

<comp id="588" class="1004" name="zext_ln255_1_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="10" slack="2"/>
<pin id="590" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_1/9 "/>
</bind>
</comp>

<comp id="592" class="1004" name="add_ln712_1_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="18" slack="1"/>
<pin id="594" dir="0" index="1" bw="18" slack="1"/>
<pin id="595" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_1/10 "/>
</bind>
</comp>

<comp id="596" class="1004" name="add_ln712_2_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="18" slack="0"/>
<pin id="598" dir="0" index="1" bw="18" slack="1"/>
<pin id="599" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_2/10 "/>
</bind>
</comp>

<comp id="601" class="1004" name="add_ln712_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="18" slack="1"/>
<pin id="603" dir="0" index="1" bw="18" slack="1"/>
<pin id="604" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712/11 "/>
</bind>
</comp>

<comp id="605" class="1004" name="exp_sum_V_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="18" slack="1"/>
<pin id="607" dir="0" index="1" bw="18" slack="0"/>
<pin id="608" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_sum_V/11 "/>
</bind>
</comp>

<comp id="610" class="1004" name="y_5_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="10" slack="0"/>
<pin id="612" dir="0" index="1" bw="18" slack="0"/>
<pin id="613" dir="0" index="2" bw="5" slack="0"/>
<pin id="614" dir="0" index="3" bw="6" slack="0"/>
<pin id="615" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_5/11 "/>
</bind>
</comp>

<comp id="620" class="1004" name="zext_ln265_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="10" slack="1"/>
<pin id="622" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln265/12 "/>
</bind>
</comp>

<comp id="624" class="1004" name="sext_ln1171_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="18" slack="1"/>
<pin id="626" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171/14 "/>
</bind>
</comp>

<comp id="627" class="1004" name="sext_ln1171_1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="18" slack="4"/>
<pin id="629" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_1/14 "/>
</bind>
</comp>

<comp id="630" class="1004" name="mul_ln1168_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="18" slack="0"/>
<pin id="632" dir="0" index="1" bw="18" slack="0"/>
<pin id="633" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1168/14 "/>
</bind>
</comp>

<comp id="636" class="1004" name="trunc_ln_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="16" slack="0"/>
<pin id="638" dir="0" index="1" bw="28" slack="0"/>
<pin id="639" dir="0" index="2" bw="5" slack="0"/>
<pin id="640" dir="0" index="3" bw="6" slack="0"/>
<pin id="641" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/14 "/>
</bind>
</comp>

<comp id="646" class="1004" name="sext_ln1171_2_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="18" slack="4"/>
<pin id="648" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_2/14 "/>
</bind>
</comp>

<comp id="649" class="1004" name="mul_ln1168_1_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="18" slack="0"/>
<pin id="651" dir="0" index="1" bw="18" slack="0"/>
<pin id="652" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1168_1/14 "/>
</bind>
</comp>

<comp id="655" class="1004" name="trunc_ln717_1_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="16" slack="0"/>
<pin id="657" dir="0" index="1" bw="28" slack="0"/>
<pin id="658" dir="0" index="2" bw="5" slack="0"/>
<pin id="659" dir="0" index="3" bw="6" slack="0"/>
<pin id="660" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln717_1/14 "/>
</bind>
</comp>

<comp id="665" class="1004" name="sext_ln1171_3_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="18" slack="5"/>
<pin id="667" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_3/14 "/>
</bind>
</comp>

<comp id="668" class="1004" name="mul_ln1168_2_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="18" slack="0"/>
<pin id="670" dir="0" index="1" bw="18" slack="0"/>
<pin id="671" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1168_2/14 "/>
</bind>
</comp>

<comp id="674" class="1004" name="trunc_ln717_2_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="16" slack="0"/>
<pin id="676" dir="0" index="1" bw="28" slack="0"/>
<pin id="677" dir="0" index="2" bw="5" slack="0"/>
<pin id="678" dir="0" index="3" bw="6" slack="0"/>
<pin id="679" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln717_2/14 "/>
</bind>
</comp>

<comp id="684" class="1004" name="sext_ln1171_4_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="18" slack="5"/>
<pin id="686" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_4/14 "/>
</bind>
</comp>

<comp id="687" class="1004" name="mul_ln1168_3_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="18" slack="0"/>
<pin id="689" dir="0" index="1" bw="18" slack="0"/>
<pin id="690" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1168_3/14 "/>
</bind>
</comp>

<comp id="693" class="1004" name="trunc_ln717_3_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="16" slack="0"/>
<pin id="695" dir="0" index="1" bw="28" slack="0"/>
<pin id="696" dir="0" index="2" bw="5" slack="0"/>
<pin id="697" dir="0" index="3" bw="6" slack="0"/>
<pin id="698" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln717_3/14 "/>
</bind>
</comp>

<comp id="703" class="1004" name="sext_ln1171_5_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="18" slack="5"/>
<pin id="705" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_5/14 "/>
</bind>
</comp>

<comp id="706" class="1004" name="mul_ln1168_4_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="18" slack="0"/>
<pin id="708" dir="0" index="1" bw="18" slack="0"/>
<pin id="709" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1168_4/14 "/>
</bind>
</comp>

<comp id="712" class="1004" name="trunc_ln717_4_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="16" slack="0"/>
<pin id="714" dir="0" index="1" bw="28" slack="0"/>
<pin id="715" dir="0" index="2" bw="5" slack="0"/>
<pin id="716" dir="0" index="3" bw="6" slack="0"/>
<pin id="717" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln717_4/14 "/>
</bind>
</comp>

<comp id="722" class="1004" name="mrv_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="80" slack="0"/>
<pin id="724" dir="0" index="1" bw="16" slack="0"/>
<pin id="725" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/14 "/>
</bind>
</comp>

<comp id="728" class="1004" name="mrv_1_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="80" slack="0"/>
<pin id="730" dir="0" index="1" bw="16" slack="0"/>
<pin id="731" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/14 "/>
</bind>
</comp>

<comp id="734" class="1004" name="mrv_2_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="80" slack="0"/>
<pin id="736" dir="0" index="1" bw="16" slack="0"/>
<pin id="737" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/14 "/>
</bind>
</comp>

<comp id="740" class="1004" name="mrv_3_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="80" slack="0"/>
<pin id="742" dir="0" index="1" bw="16" slack="0"/>
<pin id="743" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/14 "/>
</bind>
</comp>

<comp id="746" class="1004" name="mrv_4_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="80" slack="0"/>
<pin id="748" dir="0" index="1" bw="16" slack="0"/>
<pin id="749" dir="1" index="2" bw="80" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/14 "/>
</bind>
</comp>

<comp id="752" class="1005" name="p_read_1_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="16" slack="4"/>
<pin id="754" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="759" class="1005" name="p_read_2_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="16" slack="1"/>
<pin id="761" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="765" class="1005" name="p_read_3_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="16" slack="1"/>
<pin id="767" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

<comp id="771" class="1005" name="p_read_4_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="16" slack="1"/>
<pin id="773" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_4 "/>
</bind>
</comp>

<comp id="777" class="1005" name="p_read_5_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="16" slack="1"/>
<pin id="779" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_5 "/>
</bind>
</comp>

<comp id="783" class="1005" name="icmp_ln1549_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="1"/>
<pin id="785" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1549 "/>
</bind>
</comp>

<comp id="788" class="1005" name="icmp_ln1549_1_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="1"/>
<pin id="790" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1549_1 "/>
</bind>
</comp>

<comp id="793" class="1005" name="select_ln65_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="16" slack="1"/>
<pin id="795" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65 "/>
</bind>
</comp>

<comp id="799" class="1005" name="select_ln65_1_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="16" slack="1"/>
<pin id="801" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65_1 "/>
</bind>
</comp>

<comp id="805" class="1005" name="icmp_ln1549_2_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="1"/>
<pin id="807" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1549_2 "/>
</bind>
</comp>

<comp id="810" class="1005" name="select_ln65_2_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="16" slack="1"/>
<pin id="812" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65_2 "/>
</bind>
</comp>

<comp id="816" class="1005" name="icmp_ln1549_3_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="1"/>
<pin id="818" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1549_3 "/>
</bind>
</comp>

<comp id="821" class="1005" name="x_max_V_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="16" slack="1"/>
<pin id="823" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x_max_V "/>
</bind>
</comp>

<comp id="826" class="1005" name="y_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="10" slack="2"/>
<pin id="828" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="831" class="1005" name="y_1_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="10" slack="2"/>
<pin id="833" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

<comp id="836" class="1005" name="y_2_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="10" slack="1"/>
<pin id="838" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_2 "/>
</bind>
</comp>

<comp id="841" class="1005" name="y_3_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="10" slack="1"/>
<pin id="843" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_3 "/>
</bind>
</comp>

<comp id="846" class="1005" name="y_4_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="10" slack="1"/>
<pin id="848" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_4 "/>
</bind>
</comp>

<comp id="851" class="1005" name="exp_table_addr_2_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="10" slack="1"/>
<pin id="853" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table_addr_2 "/>
</bind>
</comp>

<comp id="856" class="1005" name="exp_table_addr_3_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="10" slack="1"/>
<pin id="858" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table_addr_3 "/>
</bind>
</comp>

<comp id="861" class="1005" name="exp_table_addr_4_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="10" slack="1"/>
<pin id="863" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table_addr_4 "/>
</bind>
</comp>

<comp id="866" class="1005" name="exp_table_addr_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="10" slack="1"/>
<pin id="868" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table_addr "/>
</bind>
</comp>

<comp id="871" class="1005" name="exp_table_addr_1_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="10" slack="1"/>
<pin id="873" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table_addr_1 "/>
</bind>
</comp>

<comp id="876" class="1005" name="r_V_2_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="18" slack="1"/>
<pin id="878" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="r_V_2 "/>
</bind>
</comp>

<comp id="882" class="1005" name="r_V_3_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="18" slack="1"/>
<pin id="884" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="r_V_3 "/>
</bind>
</comp>

<comp id="888" class="1005" name="r_V_4_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="18" slack="1"/>
<pin id="890" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="r_V_4 "/>
</bind>
</comp>

<comp id="894" class="1005" name="r_V_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="18" slack="1"/>
<pin id="896" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="900" class="1005" name="r_V_1_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="18" slack="1"/>
<pin id="902" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

<comp id="906" class="1005" name="add_ln712_2_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="18" slack="1"/>
<pin id="908" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln712_2 "/>
</bind>
</comp>

<comp id="911" class="1005" name="y_5_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="10" slack="1"/>
<pin id="913" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_5 "/>
</bind>
</comp>

<comp id="916" class="1005" name="invert_table_addr_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="10" slack="1"/>
<pin id="918" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="invert_table_addr "/>
</bind>
</comp>

<comp id="921" class="1005" name="inv_exp_sum_V_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="18" slack="1"/>
<pin id="923" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="inv_exp_sum_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="32" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="114"><net_src comp="86" pin="3"/><net_sink comp="93" pin=10"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="32" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="115" pin="3"/><net_sink comp="93" pin=8"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="32" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="123" pin="3"/><net_sink comp="93" pin=5"/></net>

<net id="136"><net_src comp="10" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="32" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="131" pin="3"/><net_sink comp="93" pin=2"/></net>

<net id="144"><net_src comp="10" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="32" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="139" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="152"><net_src comp="12" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="32" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="80" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="74" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="68" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="62" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="16" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="172" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="16" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="183" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="202"><net_src comp="16" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="198" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="217"><net_src comp="16" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="213" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="227" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="241"><net_src comp="18" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="230" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="20" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="249"><net_src comp="18" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="230" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="22" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="256"><net_src comp="236" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="16" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="244" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="252" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="236" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="244" pin="3"/><net_sink comp="264" pin=1"/></net>

<net id="277"><net_src comp="270" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="227" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="284"><net_src comp="18" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="273" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="20" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="292"><net_src comp="18" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="273" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="22" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="299"><net_src comp="279" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="16" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="287" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="295" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="279" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="287" pin="3"/><net_sink comp="307" pin=1"/></net>

<net id="320"><net_src comp="313" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="227" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="327"><net_src comp="18" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="316" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="20" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="335"><net_src comp="18" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="316" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="22" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="342"><net_src comp="322" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="16" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="330" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="338" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="322" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="330" pin="3"/><net_sink comp="350" pin=1"/></net>

<net id="363"><net_src comp="356" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="227" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="370"><net_src comp="18" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="359" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="20" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="378"><net_src comp="18" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="359" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="22" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="385"><net_src comp="365" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="16" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="373" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="381" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="365" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="373" pin="3"/><net_sink comp="393" pin=1"/></net>

<net id="406"><net_src comp="399" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="227" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="413"><net_src comp="18" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="402" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="20" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="421"><net_src comp="18" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="402" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="22" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="428"><net_src comp="408" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="16" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="416" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="424" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="408" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="416" pin="3"/><net_sink comp="436" pin=1"/></net>

<net id="447"><net_src comp="258" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="24" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="26" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="456"><net_src comp="28" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="230" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="458"><net_src comp="30" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="459"><net_src comp="22" pin="0"/><net_sink comp="450" pin=3"/></net>

<net id="465"><net_src comp="264" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="442" pin="3"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="450" pin="4"/><net_sink comp="460" pin=2"/></net>

<net id="473"><net_src comp="301" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="24" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="26" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="482"><net_src comp="28" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="273" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="484"><net_src comp="30" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="485"><net_src comp="22" pin="0"/><net_sink comp="476" pin=3"/></net>

<net id="491"><net_src comp="307" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="468" pin="3"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="476" pin="4"/><net_sink comp="486" pin=2"/></net>

<net id="499"><net_src comp="344" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="24" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="26" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="508"><net_src comp="28" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="316" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="510"><net_src comp="30" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="511"><net_src comp="22" pin="0"/><net_sink comp="502" pin=3"/></net>

<net id="517"><net_src comp="350" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="494" pin="3"/><net_sink comp="512" pin=1"/></net>

<net id="519"><net_src comp="502" pin="4"/><net_sink comp="512" pin=2"/></net>

<net id="525"><net_src comp="387" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="24" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="527"><net_src comp="26" pin="0"/><net_sink comp="520" pin=2"/></net>

<net id="534"><net_src comp="28" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="359" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="536"><net_src comp="30" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="537"><net_src comp="22" pin="0"/><net_sink comp="528" pin=3"/></net>

<net id="543"><net_src comp="393" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="520" pin="3"/><net_sink comp="538" pin=1"/></net>

<net id="545"><net_src comp="528" pin="4"/><net_sink comp="538" pin=2"/></net>

<net id="551"><net_src comp="430" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="24" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="553"><net_src comp="26" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="560"><net_src comp="28" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="402" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="562"><net_src comp="30" pin="0"/><net_sink comp="554" pin=2"/></net>

<net id="563"><net_src comp="22" pin="0"/><net_sink comp="554" pin=3"/></net>

<net id="569"><net_src comp="436" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="546" pin="3"/><net_sink comp="564" pin=1"/></net>

<net id="571"><net_src comp="554" pin="4"/><net_sink comp="564" pin=2"/></net>

<net id="575"><net_src comp="572" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="579"><net_src comp="576" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="583"><net_src comp="580" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="587"><net_src comp="584" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="591"><net_src comp="588" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="600"><net_src comp="592" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="609"><net_src comp="601" pin="2"/><net_sink comp="605" pin=1"/></net>

<net id="616"><net_src comp="34" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="617"><net_src comp="605" pin="2"/><net_sink comp="610" pin=1"/></net>

<net id="618"><net_src comp="36" pin="0"/><net_sink comp="610" pin=2"/></net>

<net id="619"><net_src comp="38" pin="0"/><net_sink comp="610" pin=3"/></net>

<net id="623"><net_src comp="620" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="634"><net_src comp="624" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="627" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="642"><net_src comp="48" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="643"><net_src comp="630" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="644"><net_src comp="50" pin="0"/><net_sink comp="636" pin=2"/></net>

<net id="645"><net_src comp="52" pin="0"/><net_sink comp="636" pin=3"/></net>

<net id="653"><net_src comp="624" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="646" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="661"><net_src comp="48" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="662"><net_src comp="649" pin="2"/><net_sink comp="655" pin=1"/></net>

<net id="663"><net_src comp="50" pin="0"/><net_sink comp="655" pin=2"/></net>

<net id="664"><net_src comp="52" pin="0"/><net_sink comp="655" pin=3"/></net>

<net id="672"><net_src comp="624" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="665" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="680"><net_src comp="48" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="681"><net_src comp="668" pin="2"/><net_sink comp="674" pin=1"/></net>

<net id="682"><net_src comp="50" pin="0"/><net_sink comp="674" pin=2"/></net>

<net id="683"><net_src comp="52" pin="0"/><net_sink comp="674" pin=3"/></net>

<net id="691"><net_src comp="624" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="684" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="699"><net_src comp="48" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="700"><net_src comp="687" pin="2"/><net_sink comp="693" pin=1"/></net>

<net id="701"><net_src comp="50" pin="0"/><net_sink comp="693" pin=2"/></net>

<net id="702"><net_src comp="52" pin="0"/><net_sink comp="693" pin=3"/></net>

<net id="710"><net_src comp="624" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="703" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="718"><net_src comp="48" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="719"><net_src comp="706" pin="2"/><net_sink comp="712" pin=1"/></net>

<net id="720"><net_src comp="50" pin="0"/><net_sink comp="712" pin=2"/></net>

<net id="721"><net_src comp="52" pin="0"/><net_sink comp="712" pin=3"/></net>

<net id="726"><net_src comp="54" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="636" pin="4"/><net_sink comp="722" pin=1"/></net>

<net id="732"><net_src comp="722" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="655" pin="4"/><net_sink comp="728" pin=1"/></net>

<net id="738"><net_src comp="728" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="674" pin="4"/><net_sink comp="734" pin=1"/></net>

<net id="744"><net_src comp="734" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="693" pin="4"/><net_sink comp="740" pin=1"/></net>

<net id="750"><net_src comp="740" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="712" pin="4"/><net_sink comp="746" pin=1"/></net>

<net id="755"><net_src comp="56" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="757"><net_src comp="752" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="758"><net_src comp="752" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="762"><net_src comp="62" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="764"><net_src comp="759" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="768"><net_src comp="68" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="770"><net_src comp="765" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="774"><net_src comp="74" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="776"><net_src comp="771" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="780"><net_src comp="80" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="782"><net_src comp="777" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="786"><net_src comp="160" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="791"><net_src comp="166" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="796"><net_src comp="177" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="798"><net_src comp="793" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="802"><net_src comp="188" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="804"><net_src comp="799" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="808"><net_src comp="194" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="813"><net_src comp="203" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="815"><net_src comp="810" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="819"><net_src comp="209" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="824"><net_src comp="218" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="829"><net_src comp="460" pin="3"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="834"><net_src comp="486" pin="3"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="839"><net_src comp="512" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="844"><net_src comp="538" pin="3"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="849"><net_src comp="564" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="854"><net_src comp="86" pin="3"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="93" pin=10"/></net>

<net id="859"><net_src comp="115" pin="3"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="93" pin=8"/></net>

<net id="864"><net_src comp="123" pin="3"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="93" pin=5"/></net>

<net id="869"><net_src comp="131" pin="3"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="874"><net_src comp="139" pin="3"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="879"><net_src comp="93" pin="19"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="881"><net_src comp="876" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="885"><net_src comp="93" pin="15"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="887"><net_src comp="882" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="891"><net_src comp="93" pin="11"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="893"><net_src comp="888" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="897"><net_src comp="93" pin="7"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="899"><net_src comp="894" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="903"><net_src comp="93" pin="3"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="905"><net_src comp="900" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="909"><net_src comp="596" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="914"><net_src comp="610" pin="4"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="919"><net_src comp="147" pin="3"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="924"><net_src comp="154" pin="3"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="624" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_read | {}
	Port: p_read1 | {}
	Port: p_read2 | {}
	Port: p_read3 | {}
	Port: p_read4 | {}
	Port: exp_table | {}
	Port: invert_table | {}
 - Input state : 
	Port: softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config13> : p_read | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config13> : p_read1 | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config13> : p_read2 | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config13> : p_read3 | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config13> : p_read4 | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config13> : exp_table | {8 9 10 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config13> : invert_table | {12 13 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
		ret_V : 1
		p_Result_6 : 2
		p_Result_7 : 2
		xor_ln794 : 3
		overflow : 3
		xor_ln340 : 3
		ret_V_1 : 1
		p_Result_8 : 2
		p_Result_9 : 2
		xor_ln794_1 : 3
		overflow_1 : 3
		xor_ln340_1 : 3
		ret_V_2 : 1
		p_Result_10 : 2
		p_Result_11 : 2
		xor_ln794_2 : 3
		overflow_2 : 3
		xor_ln340_2 : 3
		ret_V_3 : 1
		p_Result_12 : 2
		p_Result_13 : 2
		xor_ln794_3 : 3
		overflow_3 : 3
		xor_ln340_3 : 3
		ret_V_4 : 1
		p_Result_14 : 2
		p_Result_15 : 2
		xor_ln794_4 : 3
		overflow_4 : 3
		xor_ln340_4 : 3
		select_ln384 : 3
		tmp : 2
		y : 4
		select_ln384_1 : 3
		tmp_1 : 2
		y_1 : 4
		select_ln384_2 : 3
		tmp_2 : 2
		y_2 : 4
		select_ln384_3 : 3
		tmp_3 : 2
		y_3 : 4
		select_ln384_4 : 3
		tmp_4 : 2
		y_4 : 4
	State 8
		exp_table_addr_2 : 1
		r_V_2 : 2
		exp_table_addr_3 : 1
		r_V_3 : 2
		exp_table_addr_4 : 1
		r_V_4 : 2
	State 9
		exp_table_addr : 1
		r_V : 2
		exp_table_addr_1 : 1
		r_V_1 : 2
	State 10
		add_ln712_2 : 1
	State 11
		exp_sum_V : 1
		y_5 : 2
	State 12
		invert_table_addr : 1
		inv_exp_sum_V : 2
	State 13
	State 14
		mul_ln1168 : 1
		trunc_ln : 2
		mul_ln1168_1 : 1
		trunc_ln717_1 : 2
		mul_ln1168_2 : 1
		trunc_ln717_2 : 2
		mul_ln1168_3 : 1
		trunc_ln717_3 : 2
		mul_ln1168_4 : 1
		trunc_ln717_4 : 2
		mrv : 3
		mrv_1 : 4
		mrv_2 : 5
		mrv_3 : 6
		mrv_4 : 7
		ret_ln270 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |   mul_ln1168_fu_630   |    0    |    0    |   366   |
|          |  mul_ln1168_1_fu_649  |    0    |    0    |   366   |
|    mul   |  mul_ln1168_2_fu_668  |    0    |    0    |   366   |
|          |  mul_ln1168_3_fu_687  |    0    |    0    |   366   |
|          |  mul_ln1168_4_fu_706  |    0    |    0    |   366   |
|----------|-----------------------|---------|---------|---------|
|          |   select_ln65_fu_177  |    0    |    0    |    16   |
|          |  select_ln65_1_fu_188 |    0    |    0    |    16   |
|          |  select_ln65_2_fu_203 |    0    |    0    |    16   |
|          |     x_max_V_fu_218    |    0    |    0    |    16   |
|          |  select_ln384_fu_442  |    0    |    0    |    10   |
|          |        y_fu_460       |    0    |    0    |    10   |
|  select  | select_ln384_1_fu_468 |    0    |    0    |    10   |
|          |       y_1_fu_486      |    0    |    0    |    10   |
|          | select_ln384_2_fu_494 |    0    |    0    |    10   |
|          |       y_2_fu_512      |    0    |    0    |    10   |
|          | select_ln384_3_fu_520 |    0    |    0    |    10   |
|          |       y_3_fu_538      |    0    |    0    |    10   |
|          | select_ln384_4_fu_546 |    0    |    0    |    10   |
|          |       y_4_fu_564      |    0    |    0    |    10   |
|----------|-----------------------|---------|---------|---------|
|          |      ret_V_fu_230     |    0    |    0    |    16   |
|          |     ret_V_1_fu_273    |    0    |    0    |    16   |
|    sub   |     ret_V_2_fu_316    |    0    |    0    |    16   |
|          |     ret_V_3_fu_359    |    0    |    0    |    16   |
|          |     ret_V_4_fu_402    |    0    |    0    |    16   |
|----------|-----------------------|---------|---------|---------|
|          |   add_ln712_1_fu_592  |    0    |    0    |    18   |
|    add   |   add_ln712_2_fu_596  |    0    |    0    |    18   |
|          |    add_ln712_fu_601   |    0    |    0    |    18   |
|          |    exp_sum_V_fu_605   |    0    |    0    |    18   |
|----------|-----------------------|---------|---------|---------|
|          |   icmp_ln1549_fu_160  |    0    |    0    |    7    |
|   icmp   |  icmp_ln1549_1_fu_166 |    0    |    0    |    7    |
|          |  icmp_ln1549_2_fu_194 |    0    |    0    |    7    |
|          |  icmp_ln1549_3_fu_209 |    0    |    0    |    7    |
|----------|-----------------------|---------|---------|---------|
|          |   xor_ln1549_fu_172   |    0    |    0    |    1    |
|          |  xor_ln1549_1_fu_183  |    0    |    0    |    1    |
|          |  xor_ln1549_2_fu_198  |    0    |    0    |    1    |
|          |  xor_ln1549_3_fu_213  |    0    |    0    |    1    |
|          |    xor_ln794_fu_252   |    0    |    0    |    1    |
|          |    xor_ln340_fu_264   |    0    |    0    |    1    |
|    xor   |   xor_ln794_1_fu_295  |    0    |    0    |    1    |
|          |   xor_ln340_1_fu_307  |    0    |    0    |    1    |
|          |   xor_ln794_2_fu_338  |    0    |    0    |    1    |
|          |   xor_ln340_2_fu_350  |    0    |    0    |    1    |
|          |   xor_ln794_3_fu_381  |    0    |    0    |    1    |
|          |   xor_ln340_3_fu_393  |    0    |    0    |    1    |
|          |   xor_ln794_4_fu_424  |    0    |    0    |    1    |
|          |   xor_ln340_4_fu_436  |    0    |    0    |    1    |
|----------|-----------------------|---------|---------|---------|
|          |    overflow_fu_258    |    0    |    0    |    1    |
|          |   overflow_1_fu_301   |    0    |    0    |    1    |
|    and   |   overflow_2_fu_344   |    0    |    0    |    1    |
|          |   overflow_3_fu_387   |    0    |    0    |    1    |
|          |   overflow_4_fu_430   |    0    |    0    |    1    |
|----------|-----------------------|---------|---------|---------|
|          |  p_read_1_read_fu_56  |    0    |    0    |    0    |
|          |  p_read_2_read_fu_62  |    0    |    0    |    0    |
|   read   |  p_read_3_read_fu_68  |    0    |    0    |    0    |
|          |  p_read_4_read_fu_74  |    0    |    0    |    0    |
|          |  p_read_5_read_fu_80  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   sext_ln1246_fu_224  |    0    |    0    |    0    |
|          |  sext_ln1246_1_fu_227 |    0    |    0    |    0    |
|          |  sext_ln1246_2_fu_270 |    0    |    0    |    0    |
|          |  sext_ln1246_3_fu_313 |    0    |    0    |    0    |
|          |  sext_ln1246_4_fu_356 |    0    |    0    |    0    |
|   sext   |  sext_ln1246_5_fu_399 |    0    |    0    |    0    |
|          |   sext_ln1171_fu_624  |    0    |    0    |    0    |
|          |  sext_ln1171_1_fu_627 |    0    |    0    |    0    |
|          |  sext_ln1171_2_fu_646 |    0    |    0    |    0    |
|          |  sext_ln1171_3_fu_665 |    0    |    0    |    0    |
|          |  sext_ln1171_4_fu_684 |    0    |    0    |    0    |
|          |  sext_ln1171_5_fu_703 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   p_Result_6_fu_236   |    0    |    0    |    0    |
|          |   p_Result_7_fu_244   |    0    |    0    |    0    |
|          |   p_Result_8_fu_279   |    0    |    0    |    0    |
|          |   p_Result_9_fu_287   |    0    |    0    |    0    |
| bitselect|   p_Result_10_fu_322  |    0    |    0    |    0    |
|          |   p_Result_11_fu_330  |    0    |    0    |    0    |
|          |   p_Result_12_fu_365  |    0    |    0    |    0    |
|          |   p_Result_13_fu_373  |    0    |    0    |    0    |
|          |   p_Result_14_fu_408  |    0    |    0    |    0    |
|          |   p_Result_15_fu_416  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |       tmp_fu_450      |    0    |    0    |    0    |
|          |      tmp_1_fu_476     |    0    |    0    |    0    |
|          |      tmp_2_fu_502     |    0    |    0    |    0    |
|          |      tmp_3_fu_528     |    0    |    0    |    0    |
|          |      tmp_4_fu_554     |    0    |    0    |    0    |
|partselect|       y_5_fu_610      |    0    |    0    |    0    |
|          |    trunc_ln_fu_636    |    0    |    0    |    0    |
|          |  trunc_ln717_1_fu_655 |    0    |    0    |    0    |
|          |  trunc_ln717_2_fu_674 |    0    |    0    |    0    |
|          |  trunc_ln717_3_fu_693 |    0    |    0    |    0    |
|          |  trunc_ln717_4_fu_712 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |  zext_ln255_2_fu_572  |    0    |    0    |    0    |
|          |  zext_ln255_3_fu_576  |    0    |    0    |    0    |
|   zext   |  zext_ln255_4_fu_580  |    0    |    0    |    0    |
|          |   zext_ln255_fu_584   |    0    |    0    |    0    |
|          |  zext_ln255_1_fu_588  |    0    |    0    |    0    |
|          |   zext_ln265_fu_620   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |       mrv_fu_722      |    0    |    0    |    0    |
|          |      mrv_1_fu_728     |    0    |    0    |    0    |
|insertvalue|      mrv_2_fu_734     |    0    |    0    |    0    |
|          |      mrv_3_fu_740     |    0    |    0    |    0    |
|          |      mrv_4_fu_746     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    0    |    0    |   2193  |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   add_ln712_2_reg_906   |   18   |
| exp_table_addr_1_reg_871|   10   |
| exp_table_addr_2_reg_851|   10   |
| exp_table_addr_3_reg_856|   10   |
| exp_table_addr_4_reg_861|   10   |
|  exp_table_addr_reg_866 |   10   |
|  icmp_ln1549_1_reg_788  |    1   |
|  icmp_ln1549_2_reg_805  |    1   |
|  icmp_ln1549_3_reg_816  |    1   |
|   icmp_ln1549_reg_783   |    1   |
|  inv_exp_sum_V_reg_921  |   18   |
|invert_table_addr_reg_916|   10   |
|     p_read_1_reg_752    |   16   |
|     p_read_2_reg_759    |   16   |
|     p_read_3_reg_765    |   16   |
|     p_read_4_reg_771    |   16   |
|     p_read_5_reg_777    |   16   |
|      r_V_1_reg_900      |   18   |
|      r_V_2_reg_876      |   18   |
|      r_V_3_reg_882      |   18   |
|      r_V_4_reg_888      |   18   |
|       r_V_reg_894       |   18   |
|  select_ln65_1_reg_799  |   16   |
|  select_ln65_2_reg_810  |   16   |
|   select_ln65_reg_793   |   16   |
|     x_max_V_reg_821     |   16   |
|       y_1_reg_831       |   10   |
|       y_2_reg_836       |   10   |
|       y_3_reg_841       |   10   |
|       y_4_reg_846       |   10   |
|       y_5_reg_911       |   10   |
|        y_reg_826        |   10   |
+-------------------------+--------+
|          Total          |   394  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_93 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_93 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_93 |  p5  |   2  |  18  |   36   ||    9    |
|  grp_access_fu_93 |  p8  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_93 |  p10 |   2  |   0  |    0   ||    9    |
| grp_access_fu_154 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   96   ||  7.788  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |  2193  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   54   |
|  Register |    -   |    -   |   394  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    7   |   394  |  2247  |
+-----------+--------+--------+--------+--------+
