#FORMAT=WebAnno TSV 3.3


#Text=Performance Tuning Guide for Cisco UCS M5 Servers White Paper - Cisco Skip to content Skip to footer Cisco.com Worldwide MENU CLOSE Products Support & Learn Partners
1-1	0-11	Performance	
1-2	12-18	Tuning	
1-3	19-24	Guide	
1-4	25-28	for	
1-5	29-34	Cisco	
1-6	35-38	UCS	
1-7	39-41	M5	
1-8	42-49	Servers	
1-9	50-55	White	
1-10	56-61	Paper	
1-11	62-63	-	
1-12	64-69	Cisco	
1-13	70-74	Skip	
1-14	75-77	to	
1-15	78-85	content	
1-16	86-90	Skip	
1-17	91-93	to	
1-18	94-100	footer	
1-19	101-110	Cisco.com	
1-20	111-120	Worldwide	
1-21	121-125	MENU	
1-22	126-131	CLOSE	
1-23	132-140	Products	
1-24	141-148	Support	
1-25	149-150	&	
1-26	151-156	Learn	
1-27	157-165	Partners	

#Text=Events & Videos Search Log In Log Out Choose Language Selection More Log In Log Out Log In Have an account? Personalized content Your products and support Log In
2-1	166-172	Events	
2-2	173-174	&	
2-3	175-181	Videos	
2-4	182-188	Search	
2-5	189-192	Log	
2-6	193-195	In	
2-7	196-199	Log	
2-8	200-203	Out	
2-9	204-210	Choose	
2-10	211-219	Language	
2-11	220-229	Selection	
2-12	230-234	More	
2-13	235-238	Log	
2-14	239-241	In	
2-15	242-245	Log	
2-16	246-249	Out	
2-17	250-253	Log	
2-18	254-256	In	
2-19	257-261	Have	
2-20	262-264	an	
2-21	265-272	account	
2-22	272-273	?	
2-23	274-286	Personalized	
2-24	287-294	content	
2-25	295-299	Your	
2-26	300-308	products	
2-27	309-312	and	
2-28	313-320	support	
2-29	321-324	Log	
2-30	325-327	In	

#Text=Forgot your user ID and/or password? Manage account Need an account? Create an account Help Choose Language Selection Choose Language Selection Products Support Partners Events & Videos Products & ServicesServers - Unified ComputingCisco UCS B-Series Blade ServersWhite Papers
3-1	328-334	Forgot	
3-2	335-339	your	
3-3	340-344	user	
3-4	345-347	ID	
3-5	348-351	and	
3-6	351-352	/	
3-7	352-354	or	
3-8	355-363	password	
3-9	363-364	?	
3-10	365-371	Manage	
3-11	372-379	account	
3-12	380-384	Need	
3-13	385-387	an	
3-14	388-395	account	
3-15	395-396	?	
3-16	397-403	Create	
3-17	404-406	an	
3-18	407-414	account	
3-19	415-419	Help	
3-20	420-426	Choose	
3-21	427-435	Language	
3-22	436-445	Selection	
3-23	446-452	Choose	
3-24	453-461	Language	
3-25	462-471	Selection	
3-26	472-480	Products	
3-27	481-488	Support	
3-28	489-497	Partners	
3-29	498-504	Events	
3-30	505-506	&	
3-31	507-513	Videos	
3-32	514-522	Products	
3-33	523-524	&	
3-34	525-540	ServicesServers	
3-35	541-542	-	
3-36	543-550	Unified	
3-37	551-565	ComputingCisco	
3-38	566-569	UCS	
3-39	570-578	B-Series	
3-40	579-584	Blade	
3-41	585-597	ServersWhite	
3-42	598-604	Papers	

#Text=Performance Tuning Guide for Cisco UCS M5 Servers White Paper White Paper Download Print Available Languages Download Options PDF (3.7 MB) View with Adobe Reader on a variety of devices Updated:February 4, 2021 See Revisions Contact Cisco
4-1	605-616	Performance	
4-2	617-623	Tuning	
4-3	624-629	Guide	
4-4	630-633	for	
4-5	634-639	Cisco	
4-6	640-643	UCS	
4-7	644-646	M5	
4-8	647-654	Servers	
4-9	655-660	White	
4-10	661-666	Paper	
4-11	667-672	White	
4-12	673-678	Paper	
4-13	679-687	Download	
4-14	688-693	Print	
4-15	694-703	Available	
4-16	704-713	Languages	
4-17	714-722	Download	
4-18	723-730	Options	
4-19	731-734	PDF	
4-20	735-736	(	
4-21	736-739	3.7	
4-22	740-742	MB	
4-23	742-743	)	
4-24	744-748	View	
4-25	749-753	with	
4-26	754-759	Adobe	
4-27	760-766	Reader	
4-28	767-769	on	
4-29	770-771	a	
4-30	772-779	variety	
4-31	780-782	of	
4-32	783-790	devices	
4-33	791-798	Updated	
4-34	798-799	:	
4-35	799-807	February	
4-36	808-809	4	
4-37	809-810	,	
4-38	811-815	2021	
4-39	816-819	See	
4-40	820-829	Revisions	
4-41	830-837	Contact	
4-42	838-843	Cisco	

#Text=Get a call from Sales Product / Technical Support Training & Certification 1-800-553-6387 US/CAN | 5am-5pm PT Download Print Available Languages Download Options PDF (3.7 MB)
5-1	844-847	Get	
5-2	848-849	a	
5-3	850-854	call	
5-4	855-859	from	
5-5	860-865	Sales	
5-6	866-873	Product	
5-7	874-875	/	
5-8	876-885	Technical	
5-9	886-893	Support	
5-10	894-902	Training	
5-11	903-904	&	
5-12	905-918	Certification	
5-13	919-920	1	
5-14	920-921	-	
5-15	921-924	800	
5-16	924-925	-	
5-17	925-928	553	
5-18	928-929	-	
5-19	929-933	6387	
5-20	934-936	US	
5-21	936-937	/	
5-22	937-940	CAN	
5-23	941-942	|	
5-24	943-946	5am	
5-25	946-947	-	
5-26	947-950	5pm	
5-27	951-953	PT	
5-28	954-962	Download	
5-29	963-968	Print	
5-30	969-978	Available	
5-31	979-988	Languages	
5-32	989-997	Download	
5-33	998-1005	Options	
5-34	1006-1009	PDF	
5-35	1010-1011	(	
5-36	1011-1014	3.7	
5-37	1015-1017	MB	
5-38	1017-1018	)	

#Text=View with Adobe Reader on a variety of devices Updated:February 4, 2021 See Revisions Table of Contents Purpose and scope What you will learn BIOS tuning scenarios High performance Low latency Cisco UCS BIOS options Processor configuration
6-1	1019-1023	View	
6-2	1024-1028	with	
6-3	1029-1034	Adobe	
6-4	1035-1041	Reader	
6-5	1042-1044	on	
6-6	1045-1046	a	
6-7	1047-1054	variety	
6-8	1055-1057	of	
6-9	1058-1065	devices	
6-10	1066-1073	Updated	
6-11	1073-1074	:	
6-12	1074-1082	February	
6-13	1083-1084	4	
6-14	1084-1085	,	
6-15	1086-1090	2021	
6-16	1091-1094	See	
6-17	1095-1104	Revisions	
6-18	1105-1110	Table	
6-19	1111-1113	of	
6-20	1114-1122	Contents	
6-21	1123-1130	Purpose	
6-22	1131-1134	and	
6-23	1135-1140	scope	
6-24	1141-1145	What	
6-25	1146-1149	you	
6-26	1150-1154	will	
6-27	1155-1160	learn	
6-28	1161-1165	BIOS	
6-29	1166-1172	tuning	
6-30	1173-1182	scenarios	
6-31	1183-1187	High	
6-32	1188-1199	performance	
6-33	1200-1203	Low	
6-34	1204-1211	latency	
6-35	1212-1217	Cisco	
6-36	1218-1221	UCS	
6-37	1222-1226	BIOS	
6-38	1227-1234	options	
6-39	1235-1244	Processor	
6-40	1245-1258	configuration	

#Text=Power technology Energy performance Workload configuration Memory settings Configuring the BIOS for optimized CPU hardware power management Operating system tuning guidance for best performance BIOS recommendations for various workload types Online transaction processing workloads Virtualization workloads
7-1	1259-1264	Power	
7-2	1265-1275	technology	
7-3	1276-1282	Energy	
7-4	1283-1294	performance	
7-5	1295-1303	Workload	
7-6	1304-1317	configuration	
7-7	1318-1324	Memory	
7-8	1325-1333	settings	
7-9	1334-1345	Configuring	
7-10	1346-1349	the	
7-11	1350-1354	BIOS	
7-12	1355-1358	for	
7-13	1359-1368	optimized	
7-14	1369-1372	CPU	
7-15	1373-1381	hardware	
7-16	1382-1387	power	
7-17	1388-1398	management	
7-18	1399-1408	Operating	
7-19	1409-1415	system	
7-20	1416-1422	tuning	
7-21	1423-1431	guidance	
7-22	1432-1435	for	
7-23	1436-1440	best	
7-24	1441-1452	performance	
7-25	1453-1457	BIOS	
7-26	1458-1473	recommendations	
7-27	1474-1477	for	
7-28	1478-1485	various	
7-29	1486-1494	workload	
7-30	1495-1500	types	
7-31	1501-1507	Online	
7-32	1508-1519	transaction	
7-33	1520-1530	processing	
7-34	1531-1540	workloads	
7-35	1541-1555	Virtualization	
7-36	1556-1565	workloads	

#Text=High-performance computing workloads Java Enterprise Edition application server workloads Analytics database decision-support system workloads Conclusion For more information Purpose and scope
8-1	1566-1582	High-performance	
8-2	1583-1592	computing	
8-3	1593-1602	workloads	
8-4	1603-1607	Java	
8-5	1608-1618	Enterprise	
8-6	1619-1626	Edition	
8-7	1627-1638	application	
8-8	1639-1645	server	
8-9	1646-1655	workloads	
8-10	1656-1665	Analytics	
8-11	1666-1674	database	
8-12	1675-1691	decision-support	
8-13	1692-1698	system	
8-14	1699-1708	workloads	
8-15	1709-1719	Conclusion	
8-16	1720-1723	For	
8-17	1724-1728	more	
8-18	1729-1740	information	
8-19	1741-1748	Purpose	
8-20	1749-1752	and	
8-21	1753-1758	scope	

#Text=The Basic Input and Output System (BIOS) tests and initializes the hardware components of a system and boots the operating system from a storage device. A typical computational system has several BIOS settings that control the system’s behavior. Some of these settings are directly related to the performance of the system. This document explains the BIOS settings that are valid for the Cisco Unified Computing System™ (Cisco UCS®) M5 server generation (Cisco UCS B200 and B480 M5 Blade Servers and C220, C240, and C480 M5 Rack Servers) using Intel® Xeon® Scalable processor family CPUs. It describes how to optimize the BIOS settings to meet requirements for the best performance and energy efficiency for the Cisco UCS M5 generation of blade and rack servers.
9-1	1759-1762	The	
9-2	1763-1768	Basic	
9-3	1769-1774	Input	
9-4	1775-1778	and	
9-5	1779-1785	Output	
9-6	1786-1792	System	
9-7	1793-1794	(	
9-8	1794-1798	BIOS	
9-9	1798-1799	)	
9-10	1800-1805	tests	
9-11	1806-1809	and	
9-12	1810-1821	initializes	
9-13	1822-1825	the	
9-14	1826-1834	hardware	
9-15	1835-1845	components	
9-16	1846-1848	of	
9-17	1849-1850	a	
9-18	1851-1857	system	
9-19	1858-1861	and	
9-20	1862-1867	boots	
9-21	1868-1871	the	
9-22	1872-1881	operating	
9-23	1882-1888	system	
9-24	1889-1893	from	
9-25	1894-1895	a	
9-26	1896-1903	storage	
9-27	1904-1910	device	
9-28	1910-1911	.	
9-29	1912-1913	A	
9-30	1914-1921	typical	
9-31	1922-1935	computational	
9-32	1936-1942	system	
9-33	1943-1946	has	
9-34	1947-1954	several	
9-35	1955-1959	BIOS	
9-36	1960-1968	settings	
9-37	1969-1973	that	
9-38	1974-1981	control	
9-39	1982-1985	the	
9-40	1986-1992	system	
9-41	1992-1993	’	
9-42	1993-1994	s	
9-43	1995-2003	behavior	
9-44	2003-2004	.	
9-45	2005-2009	Some	
9-46	2010-2012	of	
9-47	2013-2018	these	
9-48	2019-2027	settings	
9-49	2028-2031	are	
9-50	2032-2040	directly	
9-51	2041-2048	related	
9-52	2049-2051	to	
9-53	2052-2055	the	
9-54	2056-2067	performance	
9-55	2068-2070	of	
9-56	2071-2074	the	
9-57	2075-2081	system	
9-58	2081-2082	.	
9-59	2083-2087	This	
9-60	2088-2096	document	
9-61	2097-2105	explains	
9-62	2106-2109	the	
9-63	2110-2114	BIOS	
9-64	2115-2123	settings	
9-65	2124-2128	that	
9-66	2129-2132	are	
9-67	2133-2138	valid	
9-68	2139-2142	for	
9-69	2143-2146	the	
9-70	2147-2152	Cisco	
9-71	2153-2160	Unified	
9-72	2161-2170	Computing	
9-73	2171-2177	System	
9-74	2177-2178	™	
9-75	2179-2180	(	
9-76	2180-2185	Cisco	
9-77	2186-2189	UCS	
9-78	2189-2190	®	
9-79	2190-2191	)	
9-80	2192-2194	M5	
9-81	2195-2201	server	
9-82	2202-2212	generation	
9-83	2213-2214	(	
9-84	2214-2219	Cisco	
9-85	2220-2223	UCS	
9-86	2224-2228	B200	
9-87	2229-2232	and	
9-88	2233-2237	B480	
9-89	2238-2240	M5	
9-90	2241-2246	Blade	
9-91	2247-2254	Servers	
9-92	2255-2258	and	
9-93	2259-2263	C220	
9-94	2263-2264	,	
9-95	2265-2269	C240	
9-96	2269-2270	,	
9-97	2271-2274	and	
9-98	2275-2279	C480	
9-99	2280-2282	M5	
9-100	2283-2287	Rack	
9-101	2288-2295	Servers	
9-102	2295-2296	)	
9-103	2297-2302	using	
9-104	2303-2308	Intel	
9-105	2308-2309	®	
9-106	2310-2314	Xeon	
9-107	2314-2315	®	
9-108	2316-2324	Scalable	
9-109	2325-2334	processor	
9-110	2335-2341	family	
9-111	2342-2346	CPUs	
9-112	2346-2347	.	
9-113	2348-2350	It	
9-114	2351-2360	describes	
9-115	2361-2364	how	
9-116	2365-2367	to	
9-117	2368-2376	optimize	
9-118	2377-2380	the	
9-119	2381-2385	BIOS	
9-120	2386-2394	settings	
9-121	2395-2397	to	
9-122	2398-2402	meet	
9-123	2403-2415	requirements	
9-124	2416-2419	for	
9-125	2420-2423	the	
9-126	2424-2428	best	
9-127	2429-2440	performance	
9-128	2441-2444	and	
9-129	2445-2451	energy	
9-130	2452-2462	efficiency	
9-131	2463-2466	for	
9-132	2467-2470	the	
9-133	2471-2476	Cisco	
9-134	2477-2480	UCS	
9-135	2481-2483	M5	
9-136	2484-2494	generation	
9-137	2495-2497	of	
9-138	2498-2503	blade	
9-139	2504-2507	and	
9-140	2508-2512	rack	
9-141	2513-2520	servers	
9-142	2520-2521	.	

#Text=This document also discusses the BIOS settings that can be selected for various workload types on Cisco UCS M5 servers that use Intel Xeon Scalable processor family CPUs. Understanding the BIOS options will help you select appropriate values to achieve optimal system performance. This document does not discuss the BIOS options for specific firmware releases of Cisco UCS servers. The settings demonstrated here are generic. What you will learn
10-1	2522-2526	This	
10-2	2527-2535	document	
10-3	2536-2540	also	
10-4	2541-2550	discusses	
10-5	2551-2554	the	
10-6	2555-2559	BIOS	
10-7	2560-2568	settings	
10-8	2569-2573	that	
10-9	2574-2577	can	
10-10	2578-2580	be	
10-11	2581-2589	selected	
10-12	2590-2593	for	
10-13	2594-2601	various	
10-14	2602-2610	workload	
10-15	2611-2616	types	
10-16	2617-2619	on	
10-17	2620-2625	Cisco	
10-18	2626-2629	UCS	
10-19	2630-2632	M5	
10-20	2633-2640	servers	
10-21	2641-2645	that	
10-22	2646-2649	use	
10-23	2650-2655	Intel	
10-24	2656-2660	Xeon	
10-25	2661-2669	Scalable	
10-26	2670-2679	processor	
10-27	2680-2686	family	
10-28	2687-2691	CPUs	
10-29	2691-2692	.	
10-30	2693-2706	Understanding	
10-31	2707-2710	the	
10-32	2711-2715	BIOS	
10-33	2716-2723	options	
10-34	2724-2728	will	
10-35	2729-2733	help	
10-36	2734-2737	you	
10-37	2738-2744	select	
10-38	2745-2756	appropriate	
10-39	2757-2763	values	
10-40	2764-2766	to	
10-41	2767-2774	achieve	
10-42	2775-2782	optimal	
10-43	2783-2789	system	
10-44	2790-2801	performance	
10-45	2801-2802	.	
10-46	2803-2807	This	
10-47	2808-2816	document	
10-48	2817-2821	does	
10-49	2822-2825	not	
10-50	2826-2833	discuss	
10-51	2834-2837	the	
10-52	2838-2842	BIOS	
10-53	2843-2850	options	
10-54	2851-2854	for	
10-55	2855-2863	specific	
10-56	2864-2872	firmware	
10-57	2873-2881	releases	
10-58	2882-2884	of	
10-59	2885-2890	Cisco	
10-60	2891-2894	UCS	
10-61	2895-2902	servers	
10-62	2902-2903	.	
10-63	2904-2907	The	
10-64	2908-2916	settings	
10-65	2917-2929	demonstrated	
10-66	2930-2934	here	
10-67	2935-2938	are	
10-68	2939-2946	generic	
10-69	2946-2947	.	
10-70	2948-2952	What	
10-71	2953-2956	you	
10-72	2957-2961	will	
10-73	2962-2967	learn	

#Text=The process of setting performance options in your system BIOS can be daunting and confusing, and some of the options you can choose are obscure. For most options, you must choose between optimizing a server for power savings or for performance. This document provides some general guidelines and suggestions to help you achieve optimal performance from your Cisco UCS blade and rack servers that use Intel Xeon Scalable processor family CPUs. BIOS tuning scenarios This document focuses on two main scenarios: how to tune the BIOS for high performance and how to tune it for low latency. High performance
11-1	2968-2971	The	
11-2	2972-2979	process	
11-3	2980-2982	of	
11-4	2983-2990	setting	
11-5	2991-3002	performance	
11-6	3003-3010	options	
11-7	3011-3013	in	
11-8	3014-3018	your	
11-9	3019-3025	system	
11-10	3026-3030	BIOS	
11-11	3031-3034	can	
11-12	3035-3037	be	
11-13	3038-3046	daunting	
11-14	3047-3050	and	
11-15	3051-3060	confusing	
11-16	3060-3061	,	
11-17	3062-3065	and	
11-18	3066-3070	some	
11-19	3071-3073	of	
11-20	3074-3077	the	
11-21	3078-3085	options	
11-22	3086-3089	you	
11-23	3090-3093	can	
11-24	3094-3100	choose	
11-25	3101-3104	are	
11-26	3105-3112	obscure	
11-27	3112-3113	.	
11-28	3114-3117	For	
11-29	3118-3122	most	
11-30	3123-3130	options	
11-31	3130-3131	,	
11-32	3132-3135	you	
11-33	3136-3140	must	
11-34	3141-3147	choose	
11-35	3148-3155	between	
11-36	3156-3166	optimizing	
11-37	3167-3168	a	
11-38	3169-3175	server	
11-39	3176-3179	for	
11-40	3180-3185	power	
11-41	3186-3193	savings	
11-42	3194-3196	or	
11-43	3197-3200	for	
11-44	3201-3212	performance	
11-45	3212-3213	.	
11-46	3214-3218	This	
11-47	3219-3227	document	
11-48	3228-3236	provides	
11-49	3237-3241	some	
11-50	3242-3249	general	
11-51	3250-3260	guidelines	
11-52	3261-3264	and	
11-53	3265-3276	suggestions	
11-54	3277-3279	to	
11-55	3280-3284	help	
11-56	3285-3288	you	
11-57	3289-3296	achieve	
11-58	3297-3304	optimal	
11-59	3305-3316	performance	
11-60	3317-3321	from	
11-61	3322-3326	your	
11-62	3327-3332	Cisco	
11-63	3333-3336	UCS	
11-64	3337-3342	blade	
11-65	3343-3346	and	
11-66	3347-3351	rack	
11-67	3352-3359	servers	
11-68	3360-3364	that	
11-69	3365-3368	use	
11-70	3369-3374	Intel	
11-71	3375-3379	Xeon	
11-72	3380-3388	Scalable	
11-73	3389-3398	processor	
11-74	3399-3405	family	
11-75	3406-3410	CPUs	
11-76	3410-3411	.	
11-77	3412-3416	BIOS	
11-78	3417-3423	tuning	
11-79	3424-3433	scenarios	
11-80	3434-3438	This	
11-81	3439-3447	document	
11-82	3448-3455	focuses	
11-83	3456-3458	on	
11-84	3459-3462	two	
11-85	3463-3467	main	
11-86	3468-3477	scenarios	
11-87	3477-3478	:	
11-88	3479-3482	how	
11-89	3483-3485	to	
11-90	3486-3490	tune	
11-91	3491-3494	the	
11-92	3495-3499	BIOS	
11-93	3500-3503	for	
11-94	3504-3508	high	
11-95	3509-3520	performance	
11-96	3521-3524	and	
11-97	3525-3528	how	
11-98	3529-3531	to	
11-99	3532-3536	tune	
11-100	3537-3539	it	
11-101	3540-3543	for	
11-102	3544-3547	low	
11-103	3548-3555	latency	
11-104	3555-3556	.	
11-105	3557-3561	High	
11-106	3562-3573	performance	

#Text=With the latest multiprocessor, multicore, and multithreading technologies in conjunction with current operating systems and applications, today's Cisco UCS servers based on the Intel Xeon Scalable processor deliver the highest levels of performance, as demonstrated by the numerous industry-standard benchmark publications from the Standard Performance Evaluation Corporation (SPEC), SAP, and the Transaction Processing Performance Council (TPC). Cisco UCS servers with standard settings already provide an optimal ratio of performance to energy efficiency. However, through BIOS settings you can further optimize the system with higher performance and less energy efficiency. Basically, this optimization operates all the components in the system at the maximum speed possible and prevents the energy-saving options from slowing down the system. In general, optimization to achieve greater performance is associated with increased consumption of electrical power. This document explains how to configure the BIOS settings to achieve optimal computing performance.
12-1	3574-3578	With	
12-2	3579-3582	the	
12-3	3583-3589	latest	
12-4	3590-3604	multiprocessor	
12-5	3604-3605	,	
12-6	3606-3615	multicore	
12-7	3615-3616	,	
12-8	3617-3620	and	
12-9	3621-3635	multithreading	
12-10	3636-3648	technologies	
12-11	3649-3651	in	
12-12	3652-3663	conjunction	
12-13	3664-3668	with	
12-14	3669-3676	current	
12-15	3677-3686	operating	
12-16	3687-3694	systems	
12-17	3695-3698	and	
12-18	3699-3711	applications	
12-19	3711-3712	,	
12-20	3713-3720	today's	
12-21	3721-3726	Cisco	
12-22	3727-3730	UCS	
12-23	3731-3738	servers	
12-24	3739-3744	based	
12-25	3745-3747	on	
12-26	3748-3751	the	
12-27	3752-3757	Intel	
12-28	3758-3762	Xeon	
12-29	3763-3771	Scalable	
12-30	3772-3781	processor	
12-31	3782-3789	deliver	
12-32	3790-3793	the	
12-33	3794-3801	highest	
12-34	3802-3808	levels	
12-35	3809-3811	of	
12-36	3812-3823	performance	
12-37	3823-3824	,	
12-38	3825-3827	as	
12-39	3828-3840	demonstrated	
12-40	3841-3843	by	
12-41	3844-3847	the	
12-42	3848-3856	numerous	
12-43	3857-3874	industry-standard	
12-44	3875-3884	benchmark	
12-45	3885-3897	publications	
12-46	3898-3902	from	
12-47	3903-3906	the	
12-48	3907-3915	Standard	
12-49	3916-3927	Performance	
12-50	3928-3938	Evaluation	
12-51	3939-3950	Corporation	
12-52	3951-3952	(	
12-53	3952-3956	SPEC	
12-54	3956-3957	)	
12-55	3957-3958	,	
12-56	3959-3962	SAP	
12-57	3962-3963	,	
12-58	3964-3967	and	
12-59	3968-3971	the	
12-60	3972-3983	Transaction	
12-61	3984-3994	Processing	
12-62	3995-4006	Performance	
12-63	4007-4014	Council	
12-64	4015-4016	(	
12-65	4016-4019	TPC	
12-66	4019-4020	)	
12-67	4020-4021	.	
12-68	4022-4027	Cisco	
12-69	4028-4031	UCS	
12-70	4032-4039	servers	
12-71	4040-4044	with	
12-72	4045-4053	standard	
12-73	4054-4062	settings	
12-74	4063-4070	already	
12-75	4071-4078	provide	
12-76	4079-4081	an	
12-77	4082-4089	optimal	
12-78	4090-4095	ratio	
12-79	4096-4098	of	
12-80	4099-4110	performance	
12-81	4111-4113	to	
12-82	4114-4120	energy	
12-83	4121-4131	efficiency	
12-84	4131-4132	.	
12-85	4133-4140	However	
12-86	4140-4141	,	
12-87	4142-4149	through	
12-88	4150-4154	BIOS	
12-89	4155-4163	settings	
12-90	4164-4167	you	
12-91	4168-4171	can	
12-92	4172-4179	further	
12-93	4180-4188	optimize	
12-94	4189-4192	the	
12-95	4193-4199	system	
12-96	4200-4204	with	
12-97	4205-4211	higher	
12-98	4212-4223	performance	
12-99	4224-4227	and	
12-100	4228-4232	less	
12-101	4233-4239	energy	
12-102	4240-4250	efficiency	
12-103	4250-4251	.	
12-104	4252-4261	Basically	
12-105	4261-4262	,	
12-106	4263-4267	this	
12-107	4268-4280	optimization	
12-108	4281-4289	operates	
12-109	4290-4293	all	
12-110	4294-4297	the	
12-111	4298-4308	components	
12-112	4309-4311	in	
12-113	4312-4315	the	
12-114	4316-4322	system	
12-115	4323-4325	at	
12-116	4326-4329	the	
12-117	4330-4337	maximum	
12-118	4338-4343	speed	
12-119	4344-4352	possible	
12-120	4353-4356	and	
12-121	4357-4365	prevents	
12-122	4366-4369	the	
12-123	4370-4383	energy-saving	
12-124	4384-4391	options	
12-125	4392-4396	from	
12-126	4397-4404	slowing	
12-127	4405-4409	down	
12-128	4410-4413	the	
12-129	4414-4420	system	
12-130	4420-4421	.	
12-131	4422-4424	In	
12-132	4425-4432	general	
12-133	4432-4433	,	
12-134	4434-4446	optimization	
12-135	4447-4449	to	
12-136	4450-4457	achieve	
12-137	4458-4465	greater	
12-138	4466-4477	performance	
12-139	4478-4480	is	
12-140	4481-4491	associated	
12-141	4492-4496	with	
12-142	4497-4506	increased	
12-143	4507-4518	consumption	
12-144	4519-4521	of	
12-145	4522-4532	electrical	
12-146	4533-4538	power	
12-147	4538-4539	.	
12-148	4540-4544	This	
12-149	4545-4553	document	
12-150	4554-4562	explains	
12-151	4563-4566	how	
12-152	4567-4569	to	
12-153	4570-4579	configure	
12-154	4580-4583	the	
12-155	4584-4588	BIOS	
12-156	4589-4597	settings	
12-157	4598-4600	to	
12-158	4601-4608	achieve	
12-159	4609-4616	optimal	
12-160	4617-4626	computing	
12-161	4627-4638	performance	
12-162	4638-4639	.	

#Text=Low latency
13-1	4640-4643	Low	
13-2	4644-4651	latency	

#Text=The BIOS offers a variety of options to reduce latency. In some cases, the corresponding application does not make efficient use of all the threads available in the hardware. To improve performance, you can disable threads that are not needed (hyperthreading) or even cores in the BIOS to reduce the small fluctuations in the performance of computing operations that especially occur in some High-Performance Computing (HPC) applications and analytical database applications. Furthermore, by disabling cores that are not needed, you can improve turbo-mode performance in the remaining cores under certain operating conditions. However, other scenarios require performance that is as constant as possible. Although the current generation of Intel processors delivers better turbo-mode performance than the preceding generation, the maximum turbo-mode frequency is not guaranteed under certain operating conditions. In such cases, disabling the turbo mode can help prevent changes in frequency.
14-1	4652-4655	The	
14-2	4656-4660	BIOS	
14-3	4661-4667	offers	
14-4	4668-4669	a	
14-5	4670-4677	variety	
14-6	4678-4680	of	
14-7	4681-4688	options	
14-8	4689-4691	to	
14-9	4692-4698	reduce	
14-10	4699-4706	latency	
14-11	4706-4707	.	
14-12	4708-4710	In	
14-13	4711-4715	some	
14-14	4716-4721	cases	
14-15	4721-4722	,	
14-16	4723-4726	the	
14-17	4727-4740	corresponding	
14-18	4741-4752	application	
14-19	4753-4757	does	
14-20	4758-4761	not	
14-21	4762-4766	make	
14-22	4767-4776	efficient	
14-23	4777-4780	use	
14-24	4781-4783	of	
14-25	4784-4787	all	
14-26	4788-4791	the	
14-27	4792-4799	threads	
14-28	4800-4809	available	
14-29	4810-4812	in	
14-30	4813-4816	the	
14-31	4817-4825	hardware	
14-32	4825-4826	.	
14-33	4827-4829	To	
14-34	4830-4837	improve	
14-35	4838-4849	performance	
14-36	4849-4850	,	
14-37	4851-4854	you	
14-38	4855-4858	can	
14-39	4859-4866	disable	
14-40	4867-4874	threads	
14-41	4875-4879	that	
14-42	4880-4883	are	
14-43	4884-4887	not	
14-44	4888-4894	needed	
14-45	4895-4896	(	
14-46	4896-4910	hyperthreading	
14-47	4910-4911	)	
14-48	4912-4914	or	
14-49	4915-4919	even	
14-50	4920-4925	cores	
14-51	4926-4928	in	
14-52	4929-4932	the	
14-53	4933-4937	BIOS	
14-54	4938-4940	to	
14-55	4941-4947	reduce	
14-56	4948-4951	the	
14-57	4952-4957	small	
14-58	4958-4970	fluctuations	
14-59	4971-4973	in	
14-60	4974-4977	the	
14-61	4978-4989	performance	
14-62	4990-4992	of	
14-63	4993-5002	computing	
14-64	5003-5013	operations	
14-65	5014-5018	that	
14-66	5019-5029	especially	
14-67	5030-5035	occur	
14-68	5036-5038	in	
14-69	5039-5043	some	
14-70	5044-5060	High-Performance	
14-71	5061-5070	Computing	
14-72	5071-5072	(	
14-73	5072-5075	HPC	
14-74	5075-5076	)	
14-75	5077-5089	applications	
14-76	5090-5093	and	
14-77	5094-5104	analytical	
14-78	5105-5113	database	
14-79	5114-5126	applications	
14-80	5126-5127	.	
14-81	5128-5139	Furthermore	
14-82	5139-5140	,	
14-83	5141-5143	by	
14-84	5144-5153	disabling	
14-85	5154-5159	cores	
14-86	5160-5164	that	
14-87	5165-5168	are	
14-88	5169-5172	not	
14-89	5173-5179	needed	
14-90	5179-5180	,	
14-91	5181-5184	you	
14-92	5185-5188	can	
14-93	5189-5196	improve	
14-94	5197-5207	turbo-mode	
14-95	5208-5219	performance	
14-96	5220-5222	in	
14-97	5223-5226	the	
14-98	5227-5236	remaining	
14-99	5237-5242	cores	
14-100	5243-5248	under	
14-101	5249-5256	certain	
14-102	5257-5266	operating	
14-103	5267-5277	conditions	
14-104	5277-5278	.	
14-105	5279-5286	However	
14-106	5286-5287	,	
14-107	5288-5293	other	
14-108	5294-5303	scenarios	
14-109	5304-5311	require	
14-110	5312-5323	performance	
14-111	5324-5328	that	
14-112	5329-5331	is	
14-113	5332-5334	as	
14-114	5335-5343	constant	
14-115	5344-5346	as	
14-116	5347-5355	possible	
14-117	5355-5356	.	
14-118	5357-5365	Although	
14-119	5366-5369	the	
14-120	5370-5377	current	
14-121	5378-5388	generation	
14-122	5389-5391	of	
14-123	5392-5397	Intel	
14-124	5398-5408	processors	
14-125	5409-5417	delivers	
14-126	5418-5424	better	
14-127	5425-5435	turbo-mode	
14-128	5436-5447	performance	
14-129	5448-5452	than	
14-130	5453-5456	the	
14-131	5457-5466	preceding	
14-132	5467-5477	generation	
14-133	5477-5478	,	
14-134	5479-5482	the	
14-135	5483-5490	maximum	
14-136	5491-5501	turbo-mode	
14-137	5502-5511	frequency	
14-138	5512-5514	is	
14-139	5515-5518	not	
14-140	5519-5529	guaranteed	
14-141	5530-5535	under	
14-142	5536-5543	certain	
14-143	5544-5553	operating	
14-144	5554-5564	conditions	
14-145	5564-5565	.	
14-146	5566-5568	In	
14-147	5569-5573	such	
14-148	5574-5579	cases	
14-149	5579-5580	,	
14-150	5581-5590	disabling	
14-151	5591-5594	the	
14-152	5595-5600	turbo	
14-153	5601-5605	mode	
14-154	5606-5609	can	
14-155	5610-5614	help	
14-156	5615-5622	prevent	
14-157	5623-5630	changes	
14-158	5631-5633	in	
14-159	5634-5643	frequency	
14-160	5643-5644	.	

#Text=Energy-saving functions, whose aim is to save energy whenever possible through frequency and voltage reduction and through the disabling of certain function blocks and components, also have a negative impact on response time. The higher the settings for the energy saving modes, the lower the performance. Furthermore, in each energy-saving mode, the processor requires a certain amount of time to change back from reduced performance to maximum performance. This document explains how to configure the power and energy saving modes to reduce system latency. The optimization of server latency, particularly in an idle state, results in substantially greater consumption of electrical power. Cisco UCS BIOS options
15-1	5645-5658	Energy-saving	
15-2	5659-5668	functions	
15-3	5668-5669	,	
15-4	5670-5675	whose	
15-5	5676-5679	aim	
15-6	5680-5682	is	
15-7	5683-5685	to	
15-8	5686-5690	save	
15-9	5691-5697	energy	
15-10	5698-5706	whenever	
15-11	5707-5715	possible	
15-12	5716-5723	through	
15-13	5724-5733	frequency	
15-14	5734-5737	and	
15-15	5738-5745	voltage	
15-16	5746-5755	reduction	
15-17	5756-5759	and	
15-18	5760-5767	through	
15-19	5768-5771	the	
15-20	5772-5781	disabling	
15-21	5782-5784	of	
15-22	5785-5792	certain	
15-23	5793-5801	function	
15-24	5802-5808	blocks	
15-25	5809-5812	and	
15-26	5813-5823	components	
15-27	5823-5824	,	
15-28	5825-5829	also	
15-29	5830-5834	have	
15-30	5835-5836	a	
15-31	5837-5845	negative	
15-32	5846-5852	impact	
15-33	5853-5855	on	
15-34	5856-5864	response	
15-35	5865-5869	time	
15-36	5869-5870	.	
15-37	5871-5874	The	
15-38	5875-5881	higher	
15-39	5882-5885	the	
15-40	5886-5894	settings	
15-41	5895-5898	for	
15-42	5899-5902	the	
15-43	5903-5909	energy	
15-44	5910-5916	saving	
15-45	5917-5922	modes	
15-46	5922-5923	,	
15-47	5924-5927	the	
15-48	5928-5933	lower	
15-49	5934-5937	the	
15-50	5938-5949	performance	
15-51	5949-5950	.	
15-52	5951-5962	Furthermore	
15-53	5962-5963	,	
15-54	5964-5966	in	
15-55	5967-5971	each	
15-56	5972-5985	energy-saving	
15-57	5986-5990	mode	
15-58	5990-5991	,	
15-59	5992-5995	the	
15-60	5996-6005	processor	
15-61	6006-6014	requires	
15-62	6015-6016	a	
15-63	6017-6024	certain	
15-64	6025-6031	amount	
15-65	6032-6034	of	
15-66	6035-6039	time	
15-67	6040-6042	to	
15-68	6043-6049	change	
15-69	6050-6054	back	
15-70	6055-6059	from	
15-71	6060-6067	reduced	
15-72	6068-6079	performance	
15-73	6080-6082	to	
15-74	6083-6090	maximum	
15-75	6091-6102	performance	
15-76	6102-6103	.	
15-77	6104-6108	This	
15-78	6109-6117	document	
15-79	6118-6126	explains	
15-80	6127-6130	how	
15-81	6131-6133	to	
15-82	6134-6143	configure	
15-83	6144-6147	the	
15-84	6148-6153	power	
15-85	6154-6157	and	
15-86	6158-6164	energy	
15-87	6165-6171	saving	
15-88	6172-6177	modes	
15-89	6178-6180	to	
15-90	6181-6187	reduce	
15-91	6188-6194	system	
15-92	6195-6202	latency	
15-93	6202-6203	.	
15-94	6204-6207	The	
15-95	6208-6220	optimization	
15-96	6221-6223	of	
15-97	6224-6230	server	
15-98	6231-6238	latency	
15-99	6238-6239	,	
15-100	6240-6252	particularly	
15-101	6253-6255	in	
15-102	6256-6258	an	
15-103	6259-6263	idle	
15-104	6264-6269	state	
15-105	6269-6270	,	
15-106	6271-6278	results	
15-107	6279-6281	in	
15-108	6282-6295	substantially	
15-109	6296-6303	greater	
15-110	6304-6315	consumption	
15-111	6316-6318	of	
15-112	6319-6329	electrical	
15-113	6330-6335	power	
15-114	6335-6336	.	
15-115	6337-6342	Cisco	
15-116	6343-6346	UCS	
15-117	6347-6351	BIOS	
15-118	6352-6359	options	

#Text=This section describes the options you can configure in the Cisco UCS BIOS. Processor configuration This section describes processor options you can configure. Enhanced Intel SpeedStep Technology Intel SpeedStep Technology is designed to save energy by adjusting the CPU clock frequency up or down depending on how busy the system is. Intel Turbo Boost Technology provides the capability for the CPU to adjust itself to run higher than its stated clock speed if it has enough power to do so.
16-1	6360-6364	This	
16-2	6365-6372	section	
16-3	6373-6382	describes	
16-4	6383-6386	the	
16-5	6387-6394	options	
16-6	6395-6398	you	
16-7	6399-6402	can	
16-8	6403-6412	configure	
16-9	6413-6415	in	
16-10	6416-6419	the	
16-11	6420-6425	Cisco	
16-12	6426-6429	UCS	
16-13	6430-6434	BIOS	
16-14	6434-6435	.	
16-15	6436-6445	Processor	
16-16	6446-6459	configuration	
16-17	6460-6464	This	
16-18	6465-6472	section	
16-19	6473-6482	describes	
16-20	6483-6492	processor	
16-21	6493-6500	options	
16-22	6501-6504	you	
16-23	6505-6508	can	
16-24	6509-6518	configure	
16-25	6518-6519	.	
16-26	6520-6528	Enhanced	
16-27	6529-6534	Intel	
16-28	6535-6544	SpeedStep	
16-29	6545-6555	Technology	
16-30	6556-6561	Intel	
16-31	6562-6571	SpeedStep	
16-32	6572-6582	Technology	
16-33	6583-6585	is	
16-34	6586-6594	designed	
16-35	6595-6597	to	
16-36	6598-6602	save	
16-37	6603-6609	energy	
16-38	6610-6612	by	
16-39	6613-6622	adjusting	
16-40	6623-6626	the	
16-41	6627-6630	CPU	
16-42	6631-6636	clock	
16-43	6637-6646	frequency	
16-44	6647-6649	up	
16-45	6650-6652	or	
16-46	6653-6657	down	
16-47	6658-6667	depending	
16-48	6668-6670	on	
16-49	6671-6674	how	
16-50	6675-6679	busy	
16-51	6680-6683	the	
16-52	6684-6690	system	
16-53	6691-6693	is	
16-54	6693-6694	.	
16-55	6695-6700	Intel	
16-56	6701-6706	Turbo	
16-57	6707-6712	Boost	
16-58	6713-6723	Technology	
16-59	6724-6732	provides	
16-60	6733-6736	the	
16-61	6737-6747	capability	
16-62	6748-6751	for	
16-63	6752-6755	the	
16-64	6756-6759	CPU	
16-65	6760-6762	to	
16-66	6763-6769	adjust	
16-67	6770-6776	itself	
16-68	6777-6779	to	
16-69	6780-6783	run	
16-70	6784-6790	higher	
16-71	6791-6795	than	
16-72	6796-6799	its	
16-73	6800-6806	stated	
16-74	6807-6812	clock	
16-75	6813-6818	speed	
16-76	6819-6821	if	
16-77	6822-6824	it	
16-78	6825-6828	has	
16-79	6829-6835	enough	
16-80	6836-6841	power	
16-81	6842-6844	to	
16-82	6845-6847	do	
16-83	6848-6850	so	
16-84	6850-6851	.	

#Text=You can specify whether the processor uses Enhanced Intel SpeedStep Technology, which allows the system to dynamically adjust processor voltage and core frequency. This technology can result in decreased average power consumption and decreased average heat production. The setting can be one of the following: ●     Disabled: The processor never dynamically adjusts its voltage or frequency. ●     Enabled: The processor uses Enhanced Intel SpeedStep Technology and enables all supported processor sleep states to further conserve power.
17-1	6852-6855	You	
17-2	6856-6859	can	
17-3	6860-6867	specify	
17-4	6868-6875	whether	
17-5	6876-6879	the	
17-6	6880-6889	processor	
17-7	6890-6894	uses	
17-8	6895-6903	Enhanced	
17-9	6904-6909	Intel	
17-10	6910-6919	SpeedStep	
17-11	6920-6930	Technology	
17-12	6930-6931	,	
17-13	6932-6937	which	
17-14	6938-6944	allows	
17-15	6945-6948	the	
17-16	6949-6955	system	
17-17	6956-6958	to	
17-18	6959-6970	dynamically	
17-19	6971-6977	adjust	
17-20	6978-6987	processor	
17-21	6988-6995	voltage	
17-22	6996-6999	and	
17-23	7000-7004	core	
17-24	7005-7014	frequency	
17-25	7014-7015	.	
17-26	7016-7020	This	
17-27	7021-7031	technology	
17-28	7032-7035	can	
17-29	7036-7042	result	
17-30	7043-7045	in	
17-31	7046-7055	decreased	
17-32	7056-7063	average	
17-33	7064-7069	power	
17-34	7070-7081	consumption	
17-35	7082-7085	and	
17-36	7086-7095	decreased	
17-37	7096-7103	average	
17-38	7104-7108	heat	
17-39	7109-7119	production	
17-40	7119-7120	.	
17-41	7121-7124	The	
17-42	7125-7132	setting	
17-43	7133-7136	can	
17-44	7137-7139	be	
17-45	7140-7143	one	
17-46	7144-7146	of	
17-47	7147-7150	the	
17-48	7151-7160	following	
17-49	7160-7161	:	
17-50	7162-7163	●	
17-51	7163-7167	    	
17-52	7168-7176	Disabled	
17-53	7176-7177	:	
17-54	7178-7181	The	
17-55	7182-7191	processor	
17-56	7192-7197	never	
17-57	7198-7209	dynamically	
17-58	7210-7217	adjusts	
17-59	7218-7221	its	
17-60	7222-7229	voltage	
17-61	7230-7232	or	
17-62	7233-7242	frequency	
17-63	7242-7243	.	
17-64	7244-7245	●	
17-65	7245-7249	    	
17-66	7250-7257	Enabled	
17-67	7257-7258	:	
17-68	7259-7262	The	
17-69	7263-7272	processor	
17-70	7273-7277	uses	
17-71	7278-7286	Enhanced	
17-72	7287-7292	Intel	
17-73	7293-7302	SpeedStep	
17-74	7303-7313	Technology	
17-75	7314-7317	and	
17-76	7318-7325	enables	
17-77	7326-7329	all	
17-78	7330-7339	supported	
17-79	7340-7349	processor	
17-80	7350-7355	sleep	
17-81	7356-7362	states	
17-82	7363-7365	to	
17-83	7366-7373	further	
17-84	7374-7382	conserve	
17-85	7383-7388	power	
17-86	7388-7389	.	

#Text=Intel Turbo Boost Technology Intel Turbo Boost Technology depends on Intel SpeedStep: if you want to enable Intel Turbo Boost, you must enable Intel SpeedStep first. If you disable Intel SpeedStep, you lose the capability to use Intel Turbo Boost.
18-1	7390-7395	Intel	
18-2	7396-7401	Turbo	
18-3	7402-7407	Boost	
18-4	7408-7418	Technology	
18-5	7419-7424	Intel	
18-6	7425-7430	Turbo	
18-7	7431-7436	Boost	
18-8	7437-7447	Technology	
18-9	7448-7455	depends	
18-10	7456-7458	on	
18-11	7459-7464	Intel	
18-12	7465-7474	SpeedStep	
18-13	7474-7475	:	
18-14	7476-7478	if	
18-15	7479-7482	you	
18-16	7483-7487	want	
18-17	7488-7490	to	
18-18	7491-7497	enable	
18-19	7498-7503	Intel	
18-20	7504-7509	Turbo	
18-21	7510-7515	Boost	
18-22	7515-7516	,	
18-23	7517-7520	you	
18-24	7521-7525	must	
18-25	7526-7532	enable	
18-26	7533-7538	Intel	
18-27	7539-7548	SpeedStep	
18-28	7549-7554	first	
18-29	7554-7555	.	
18-30	7556-7558	If	
18-31	7559-7562	you	
18-32	7563-7570	disable	
18-33	7571-7576	Intel	
18-34	7577-7586	SpeedStep	
18-35	7586-7587	,	
18-36	7588-7591	you	
18-37	7592-7596	lose	
18-38	7597-7600	the	
18-39	7601-7611	capability	
18-40	7612-7614	to	
18-41	7615-7618	use	
18-42	7619-7624	Intel	
18-43	7625-7630	Turbo	
18-44	7631-7636	Boost	
18-45	7636-7637	.	

#Text=Intel Turbo Boost is especially useful for latency-sensitive applications and for scenarios in which the system is nearing saturation and would benefit from a temporary increase in the CPU speed. If your system is not running at this saturation level and you want the best performance at a utilization rate of less than 90 percent, you should disable Intel SpeedStep to help ensure that the system is running at its stated clock speed at all times. Intel Hyper-Threading Technology You can specify whether the processor uses Intel Hyper-Threading Technology, which allows multithreaded software applications to process threads in parallel within each processor. You should test the CPU hyperthreading option both enabled and disabled in your specific environment. If you are running a single-threaded application, you should disable hyperthreading.
19-1	7638-7643	Intel	
19-2	7644-7649	Turbo	
19-3	7650-7655	Boost	
19-4	7656-7658	is	
19-5	7659-7669	especially	
19-6	7670-7676	useful	
19-7	7677-7680	for	
19-8	7681-7698	latency-sensitive	
19-9	7699-7711	applications	
19-10	7712-7715	and	
19-11	7716-7719	for	
19-12	7720-7729	scenarios	
19-13	7730-7732	in	
19-14	7733-7738	which	
19-15	7739-7742	the	
19-16	7743-7749	system	
19-17	7750-7752	is	
19-18	7753-7760	nearing	
19-19	7761-7771	saturation	
19-20	7772-7775	and	
19-21	7776-7781	would	
19-22	7782-7789	benefit	
19-23	7790-7794	from	
19-24	7795-7796	a	
19-25	7797-7806	temporary	
19-26	7807-7815	increase	
19-27	7816-7818	in	
19-28	7819-7822	the	
19-29	7823-7826	CPU	
19-30	7827-7832	speed	
19-31	7832-7833	.	
19-32	7834-7836	If	
19-33	7837-7841	your	
19-34	7842-7848	system	
19-35	7849-7851	is	
19-36	7852-7855	not	
19-37	7856-7863	running	
19-38	7864-7866	at	
19-39	7867-7871	this	
19-40	7872-7882	saturation	
19-41	7883-7888	level	
19-42	7889-7892	and	
19-43	7893-7896	you	
19-44	7897-7901	want	
19-45	7902-7905	the	
19-46	7906-7910	best	
19-47	7911-7922	performance	
19-48	7923-7925	at	
19-49	7926-7927	a	
19-50	7928-7939	utilization	
19-51	7940-7944	rate	
19-52	7945-7947	of	
19-53	7948-7952	less	
19-54	7953-7957	than	
19-55	7958-7960	90	
19-56	7961-7968	percent	
19-57	7968-7969	,	
19-58	7970-7973	you	
19-59	7974-7980	should	
19-60	7981-7988	disable	
19-61	7989-7994	Intel	
19-62	7995-8004	SpeedStep	
19-63	8005-8007	to	
19-64	8008-8012	help	
19-65	8013-8019	ensure	
19-66	8020-8024	that	
19-67	8025-8028	the	
19-68	8029-8035	system	
19-69	8036-8038	is	
19-70	8039-8046	running	
19-71	8047-8049	at	
19-72	8050-8053	its	
19-73	8054-8060	stated	
19-74	8061-8066	clock	
19-75	8067-8072	speed	
19-76	8073-8075	at	
19-77	8076-8079	all	
19-78	8080-8085	times	
19-79	8085-8086	.	
19-80	8087-8092	Intel	
19-81	8093-8108	Hyper-Threading	
19-82	8109-8119	Technology	
19-83	8120-8123	You	
19-84	8124-8127	can	
19-85	8128-8135	specify	
19-86	8136-8143	whether	
19-87	8144-8147	the	
19-88	8148-8157	processor	
19-89	8158-8162	uses	
19-90	8163-8168	Intel	
19-91	8169-8184	Hyper-Threading	
19-92	8185-8195	Technology	
19-93	8195-8196	,	
19-94	8197-8202	which	
19-95	8203-8209	allows	
19-96	8210-8223	multithreaded	
19-97	8224-8232	software	
19-98	8233-8245	applications	
19-99	8246-8248	to	
19-100	8249-8256	process	
19-101	8257-8264	threads	
19-102	8265-8267	in	
19-103	8268-8276	parallel	
19-104	8277-8283	within	
19-105	8284-8288	each	
19-106	8289-8298	processor	
19-107	8298-8299	.	
19-108	8300-8303	You	
19-109	8304-8310	should	
19-110	8311-8315	test	
19-111	8316-8319	the	
19-112	8320-8323	CPU	
19-113	8324-8338	hyperthreading	
19-114	8339-8345	option	
19-115	8346-8350	both	
19-116	8351-8358	enabled	
19-117	8359-8362	and	
19-118	8363-8371	disabled	
19-119	8372-8374	in	
19-120	8375-8379	your	
19-121	8380-8388	specific	
19-122	8389-8400	environment	
19-123	8400-8401	.	
19-124	8402-8404	If	
19-125	8405-8408	you	
19-126	8409-8412	are	
19-127	8413-8420	running	
19-128	8421-8422	a	
19-129	8423-8438	single-threaded	
19-130	8439-8450	application	
19-131	8450-8451	,	
19-132	8452-8455	you	
19-133	8456-8462	should	
19-134	8463-8470	disable	
19-135	8471-8485	hyperthreading	
19-136	8485-8486	.	

#Text=The setting can be one of the following: ●     Disabled: The processor does not permit hyperthreading. ●     Enabled: The processor allows parallel processing of multiple threads. Core multiprocessing and latency-sensitive single-threaded applications
20-1	8487-8490	The	
20-2	8491-8498	setting	
20-3	8499-8502	can	
20-4	8503-8505	be	
20-5	8506-8509	one	
20-6	8510-8512	of	
20-7	8513-8516	the	
20-8	8517-8526	following	
20-9	8526-8527	:	
20-10	8528-8529	●	
20-11	8529-8533	    	
20-12	8534-8542	Disabled	
20-13	8542-8543	:	
20-14	8544-8547	The	
20-15	8548-8557	processor	
20-16	8558-8562	does	
20-17	8563-8566	not	
20-18	8567-8573	permit	
20-19	8574-8588	hyperthreading	
20-20	8588-8589	.	
20-21	8590-8591	●	
20-22	8591-8595	    	
20-23	8596-8603	Enabled	
20-24	8603-8604	:	
20-25	8605-8608	The	
20-26	8609-8618	processor	
20-27	8619-8625	allows	
20-28	8626-8634	parallel	
20-29	8635-8645	processing	
20-30	8646-8648	of	
20-31	8649-8657	multiple	
20-32	8658-8665	threads	
20-33	8665-8666	.	
20-34	8667-8671	Core	
20-35	8672-8687	multiprocessing	
20-36	8688-8691	and	
20-37	8692-8709	latency-sensitive	
20-38	8710-8725	single-threaded	
20-39	8726-8738	applications	

#Text=The core multiprocessing option is designed to enable the user to disable cores. This option may affect the pricing of certain software packages that are licensed by the core. You should consult your software license and software vendor about whether disabling cores qualifies you for any particular pricing policies. Set core multiprocessing to All if pricing policy is not an issue for you. For latency-sensitive single-threaded applications, you can optimize performance by disabling unnecessary cores, disabling hyperthreading, enabling all C-states, enabling Intel SpeedStep, and enabling Intel Turbo Boost. With this configuration, the remaining cores often will benefit from higher turbo speeds and better use of the shared Layer 3 cache.
21-1	8739-8742	The	
21-2	8743-8747	core	
21-3	8748-8763	multiprocessing	
21-4	8764-8770	option	
21-5	8771-8773	is	
21-6	8774-8782	designed	
21-7	8783-8785	to	
21-8	8786-8792	enable	
21-9	8793-8796	the	
21-10	8797-8801	user	
21-11	8802-8804	to	
21-12	8805-8812	disable	
21-13	8813-8818	cores	
21-14	8818-8819	.	
21-15	8820-8824	This	
21-16	8825-8831	option	
21-17	8832-8835	may	
21-18	8836-8842	affect	
21-19	8843-8846	the	
21-20	8847-8854	pricing	
21-21	8855-8857	of	
21-22	8858-8865	certain	
21-23	8866-8874	software	
21-24	8875-8883	packages	
21-25	8884-8888	that	
21-26	8889-8892	are	
21-27	8893-8901	licensed	
21-28	8902-8904	by	
21-29	8905-8908	the	
21-30	8909-8913	core	
21-31	8913-8914	.	
21-32	8915-8918	You	
21-33	8919-8925	should	
21-34	8926-8933	consult	
21-35	8934-8938	your	
21-36	8939-8947	software	
21-37	8948-8955	license	
21-38	8956-8959	and	
21-39	8960-8968	software	
21-40	8969-8975	vendor	
21-41	8976-8981	about	
21-42	8982-8989	whether	
21-43	8990-8999	disabling	
21-44	9000-9005	cores	
21-45	9006-9015	qualifies	
21-46	9016-9019	you	
21-47	9020-9023	for	
21-48	9024-9027	any	
21-49	9028-9038	particular	
21-50	9039-9046	pricing	
21-51	9047-9055	policies	
21-52	9055-9056	.	
21-53	9057-9060	Set	
21-54	9061-9065	core	
21-55	9066-9081	multiprocessing	
21-56	9082-9084	to	
21-57	9085-9088	All	
21-58	9089-9091	if	
21-59	9092-9099	pricing	
21-60	9100-9106	policy	
21-61	9107-9109	is	
21-62	9110-9113	not	
21-63	9114-9116	an	
21-64	9117-9122	issue	
21-65	9123-9126	for	
21-66	9127-9130	you	
21-67	9130-9131	.	
21-68	9132-9135	For	
21-69	9136-9153	latency-sensitive	
21-70	9154-9169	single-threaded	
21-71	9170-9182	applications	
21-72	9182-9183	,	
21-73	9184-9187	you	
21-74	9188-9191	can	
21-75	9192-9200	optimize	
21-76	9201-9212	performance	
21-77	9213-9215	by	
21-78	9216-9225	disabling	
21-79	9226-9237	unnecessary	
21-80	9238-9243	cores	
21-81	9243-9244	,	
21-82	9245-9254	disabling	
21-83	9255-9269	hyperthreading	
21-84	9269-9270	,	
21-85	9271-9279	enabling	
21-86	9280-9283	all	
21-87	9284-9292	C-states	
21-88	9292-9293	,	
21-89	9294-9302	enabling	
21-90	9303-9308	Intel	
21-91	9309-9318	SpeedStep	
21-92	9318-9319	,	
21-93	9320-9323	and	
21-94	9324-9332	enabling	
21-95	9333-9338	Intel	
21-96	9339-9344	Turbo	
21-97	9345-9350	Boost	
21-98	9350-9351	.	
21-99	9352-9356	With	
21-100	9357-9361	this	
21-101	9362-9375	configuration	
21-102	9375-9376	,	
21-103	9377-9380	the	
21-104	9381-9390	remaining	
21-105	9391-9396	cores	
21-106	9397-9402	often	
21-107	9403-9407	will	
21-108	9408-9415	benefit	
21-109	9416-9420	from	
21-110	9421-9427	higher	
21-111	9428-9433	turbo	
21-112	9434-9440	speeds	
21-113	9441-9444	and	
21-114	9445-9451	better	
21-115	9452-9455	use	
21-116	9456-9458	of	
21-117	9459-9462	the	
21-118	9463-9469	shared	
21-119	9470-9475	Layer	
21-120	9476-9477	3	
21-121	9478-9483	cache	
21-122	9483-9484	.	

#Text=CPU performance Intel Xeon processors have several layers of cache. Each core has a tiny Layer 1 cache, sometimes referred to as the Data Cache Unit (DCU), that has 32 KB for instructions and 32 KB for data. Slightly bigger is the Layer 2 cache, with 256 KB shared between data and instructions for each core. In addition, all cores on a chip share a much larger Layer 3 cache, which is about 10 to 45 MB in size (depending on the processor model and number of cores).
22-1	9485-9488	CPU	
22-2	9489-9500	performance	
22-3	9501-9506	Intel	
22-4	9507-9511	Xeon	
22-5	9512-9522	processors	
22-6	9523-9527	have	
22-7	9528-9535	several	
22-8	9536-9542	layers	
22-9	9543-9545	of	
22-10	9546-9551	cache	
22-11	9551-9552	.	
22-12	9553-9557	Each	
22-13	9558-9562	core	
22-14	9563-9566	has	
22-15	9567-9568	a	
22-16	9569-9573	tiny	
22-17	9574-9579	Layer	
22-18	9580-9581	1	
22-19	9582-9587	cache	
22-20	9587-9588	,	
22-21	9589-9598	sometimes	
22-22	9599-9607	referred	
22-23	9608-9610	to	
22-24	9611-9613	as	
22-25	9614-9617	the	
22-26	9618-9622	Data	
22-27	9623-9628	Cache	
22-28	9629-9633	Unit	
22-29	9634-9635	(	
22-30	9635-9638	DCU	
22-31	9638-9639	)	
22-32	9639-9640	,	
22-33	9641-9645	that	
22-34	9646-9649	has	
22-35	9650-9652	32	
22-36	9653-9655	KB	
22-37	9656-9659	for	
22-38	9660-9672	instructions	
22-39	9673-9676	and	
22-40	9677-9679	32	
22-41	9680-9682	KB	
22-42	9683-9686	for	
22-43	9687-9691	data	
22-44	9691-9692	.	
22-45	9693-9701	Slightly	
22-46	9702-9708	bigger	
22-47	9709-9711	is	
22-48	9712-9715	the	
22-49	9716-9721	Layer	
22-50	9722-9723	2	
22-51	9724-9729	cache	
22-52	9729-9730	,	
22-53	9731-9735	with	
22-54	9736-9739	256	
22-55	9740-9742	KB	
22-56	9743-9749	shared	
22-57	9750-9757	between	
22-58	9758-9762	data	
22-59	9763-9766	and	
22-60	9767-9779	instructions	
22-61	9780-9783	for	
22-62	9784-9788	each	
22-63	9789-9793	core	
22-64	9793-9794	.	
22-65	9795-9797	In	
22-66	9798-9806	addition	
22-67	9806-9807	,	
22-68	9808-9811	all	
22-69	9812-9817	cores	
22-70	9818-9820	on	
22-71	9821-9822	a	
22-72	9823-9827	chip	
22-73	9828-9833	share	
22-74	9834-9835	a	
22-75	9836-9840	much	
22-76	9841-9847	larger	
22-77	9848-9853	Layer	
22-78	9854-9855	3	
22-79	9856-9861	cache	
22-80	9861-9862	,	
22-81	9863-9868	which	
22-82	9869-9871	is	
22-83	9872-9877	about	
22-84	9878-9880	10	
22-85	9881-9883	to	
22-86	9884-9886	45	
22-87	9887-9889	MB	
22-88	9890-9892	in	
22-89	9893-9897	size	
22-90	9898-9899	(	
22-91	9899-9908	depending	
22-92	9909-9911	on	
22-93	9912-9915	the	
22-94	9916-9925	processor	
22-95	9926-9931	model	
22-96	9932-9935	and	
22-97	9936-9942	number	
22-98	9943-9945	of	
22-99	9946-9951	cores	
22-100	9951-9952	)	
22-101	9952-9953	.	

#Text=The prefetcher settings provided by Intel primarily affect the Layer 1 and Layer 2 caches on a processor core (Table 1). You will likely need to perform some testing with your individual workload to find the combination that works best for you. Testing on the Intel Xeon Scalable processor has shown that most applications run best with all prefetchers enabled. See Tables 2 and 3 for guidance. Table 1.           CPU performance and prefetch options from Intel Performance option Cache affected Hardware prefetcher Layer 2 Adjacent-cache-line prefetcher Layer 2 DCU prefetcher
23-1	9954-9957	The	
23-2	9958-9968	prefetcher	
23-3	9969-9977	settings	
23-4	9978-9986	provided	
23-5	9987-9989	by	
23-6	9990-9995	Intel	
23-7	9996-10005	primarily	
23-8	10006-10012	affect	
23-9	10013-10016	the	
23-10	10017-10022	Layer	
23-11	10023-10024	1	
23-12	10025-10028	and	
23-13	10029-10034	Layer	
23-14	10035-10036	2	
23-15	10037-10043	caches	
23-16	10044-10046	on	
23-17	10047-10048	a	
23-18	10049-10058	processor	
23-19	10059-10063	core	
23-20	10064-10065	(	
23-21	10065-10070	Table	
23-22	10071-10072	1	
23-23	10072-10073	)	
23-24	10073-10074	.	
23-25	10075-10078	You	
23-26	10079-10083	will	
23-27	10084-10090	likely	
23-28	10091-10095	need	
23-29	10096-10098	to	
23-30	10099-10106	perform	
23-31	10107-10111	some	
23-32	10112-10119	testing	
23-33	10120-10124	with	
23-34	10125-10129	your	
23-35	10130-10140	individual	
23-36	10141-10149	workload	
23-37	10150-10152	to	
23-38	10153-10157	find	
23-39	10158-10161	the	
23-40	10162-10173	combination	
23-41	10174-10178	that	
23-42	10179-10184	works	
23-43	10185-10189	best	
23-44	10190-10193	for	
23-45	10194-10197	you	
23-46	10197-10198	.	
23-47	10199-10206	Testing	
23-48	10207-10209	on	
23-49	10210-10213	the	
23-50	10214-10219	Intel	
23-51	10220-10224	Xeon	
23-52	10225-10233	Scalable	
23-53	10234-10243	processor	
23-54	10244-10247	has	
23-55	10248-10253	shown	
23-56	10254-10258	that	
23-57	10259-10263	most	
23-58	10264-10276	applications	
23-59	10277-10280	run	
23-60	10281-10285	best	
23-61	10286-10290	with	
23-62	10291-10294	all	
23-63	10295-10306	prefetchers	
23-64	10307-10314	enabled	
23-65	10314-10315	.	
23-66	10316-10319	See	
23-67	10320-10326	Tables	
23-68	10327-10328	2	
23-69	10329-10332	and	
23-70	10333-10334	3	
23-71	10335-10338	for	
23-72	10339-10347	guidance	
23-73	10347-10348	.	
23-74	10349-10354	Table	
23-75	10355-10356	1	
23-76	10356-10357	.	
23-77	10357-10367	          	
23-78	10368-10371	CPU	
23-79	10372-10383	performance	
23-80	10384-10387	and	
23-81	10388-10396	prefetch	
23-82	10397-10404	options	
23-83	10405-10409	from	
23-84	10410-10415	Intel	
23-85	10416-10427	Performance	
23-86	10428-10434	option	
23-87	10435-10440	Cache	
23-88	10441-10449	affected	
23-89	10450-10458	Hardware	
23-90	10459-10469	prefetcher	
23-91	10470-10475	Layer	
23-92	10476-10477	2	
23-93	10478-10497	Adjacent-cache-line	
23-94	10498-10508	prefetcher	
23-95	10509-10514	Layer	
23-96	10515-10516	2	
23-97	10517-10520	DCU	
23-98	10521-10531	prefetcher	

#Text=Layer 1 DCU instruction pointer (DCU-IP) prefetcher Layer 1 Table 2.           Cisco UCS CPU performance options Option Description CPU performance Sets the CPU performance profile for the server. This can be one of the following:
24-1	10532-10537	Layer	
24-2	10538-10539	1	
24-3	10540-10543	DCU	
24-4	10544-10555	instruction	
24-5	10556-10563	pointer	
24-6	10564-10565	(	
24-7	10565-10571	DCU-IP	
24-8	10571-10572	)	
24-9	10573-10583	prefetcher	
24-10	10584-10589	Layer	
24-11	10590-10591	1	
24-12	10592-10597	Table	
24-13	10598-10599	2	
24-14	10599-10600	.	
24-15	10600-10610	          	
24-16	10611-10616	Cisco	
24-17	10617-10620	UCS	
24-18	10621-10624	CPU	
24-19	10625-10636	performance	
24-20	10637-10644	options	
24-21	10645-10651	Option	
24-22	10652-10663	Description	
24-23	10664-10667	CPU	
24-24	10668-10679	performance	
24-25	10680-10684	Sets	
24-26	10685-10688	the	
24-27	10689-10692	CPU	
24-28	10693-10704	performance	
24-29	10705-10712	profile	
24-30	10713-10716	for	
24-31	10717-10720	the	
24-32	10721-10727	server	
24-33	10727-10728	.	
24-34	10729-10733	This	
24-35	10734-10737	can	
24-36	10738-10740	be	
24-37	10741-10744	one	
24-38	10745-10747	of	
24-39	10748-10751	the	
24-40	10752-10761	following	
24-41	10761-10762	:	

#Text=●  Enterprise: All prefetchers are enabled. ●  High throughput: DCU IP prefetcher are enabled, and all other prefetchers are disabled. ●  HPC: All prefetchers are enabled. This setting is also known as HPC.
25-1	10763-10764	●	
25-2	10764-10765	 	
25-3	10766-10776	Enterprise	
25-4	10776-10777	:	
25-5	10778-10781	All	
25-6	10782-10793	prefetchers	
25-7	10794-10797	are	
25-8	10798-10805	enabled	
25-9	10805-10806	.	
25-10	10807-10808	●	
25-11	10808-10809	 	
25-12	10810-10814	High	
25-13	10815-10825	throughput	
25-14	10825-10826	:	
25-15	10827-10830	DCU	
25-16	10831-10833	IP	
25-17	10834-10844	prefetcher	
25-18	10845-10848	are	
25-19	10849-10856	enabled	
25-20	10856-10857	,	
25-21	10858-10861	and	
25-22	10862-10865	all	
25-23	10866-10871	other	
25-24	10872-10883	prefetchers	
25-25	10884-10887	are	
25-26	10888-10896	disabled	
25-27	10896-10897	.	
25-28	10898-10899	●	
25-29	10899-10900	 	
25-30	10901-10904	HPC	
25-31	10904-10905	:	
25-32	10906-10909	All	
25-33	10910-10921	prefetchers	
25-34	10922-10925	are	
25-35	10926-10933	enabled	
25-36	10933-10934	.	
25-37	10935-10939	This	
25-38	10940-10947	setting	
25-39	10948-10950	is	
25-40	10951-10955	also	
25-41	10956-10961	known	
25-42	10962-10964	as	
25-43	10965-10968	HPC	
25-44	10968-10969	.	

#Text=●  Platform default: The BIOS uses the value for this attribute contained in the BIOS defaults for the server type and vendor. Table 3.           Cisco UCS CPU prefetcher options and target benchmarks and workloads Prefetchers Target benchmarks and workloads All enabled HPC benchmarks, web server, SAP application server, virtualization, and TPC-E
26-1	10970-10971	●	
26-2	10971-10972	 	
26-3	10973-10981	Platform	
26-4	10982-10989	default	
26-5	10989-10990	:	
26-6	10991-10994	The	
26-7	10995-10999	BIOS	
26-8	11000-11004	uses	
26-9	11005-11008	the	
26-10	11009-11014	value	
26-11	11015-11018	for	
26-12	11019-11023	this	
26-13	11024-11033	attribute	
26-14	11034-11043	contained	
26-15	11044-11046	in	
26-16	11047-11050	the	
26-17	11051-11055	BIOS	
26-18	11056-11064	defaults	
26-19	11065-11068	for	
26-20	11069-11072	the	
26-21	11073-11079	server	
26-22	11080-11084	type	
26-23	11085-11088	and	
26-24	11089-11095	vendor	
26-25	11095-11096	.	
26-26	11097-11102	Table	
26-27	11103-11104	3	
26-28	11104-11105	.	
26-29	11105-11115	          	
26-30	11116-11121	Cisco	
26-31	11122-11125	UCS	
26-32	11126-11129	CPU	
26-33	11130-11140	prefetcher	
26-34	11141-11148	options	
26-35	11149-11152	and	
26-36	11153-11159	target	
26-37	11160-11170	benchmarks	
26-38	11171-11174	and	
26-39	11175-11184	workloads	
26-40	11185-11196	Prefetchers	
26-41	11197-11203	Target	
26-42	11204-11214	benchmarks	
26-43	11215-11218	and	
26-44	11219-11228	workloads	
26-45	11229-11232	All	
26-46	11233-11240	enabled	
26-47	11241-11244	HPC	
26-48	11245-11255	benchmarks	
26-49	11255-11256	,	
26-50	11257-11260	web	
26-51	11261-11267	server	
26-52	11267-11268	,	
26-53	11269-11272	SAP	
26-54	11273-11284	application	
26-55	11285-11291	server	
26-56	11291-11292	,	
26-57	11293-11307	virtualization	
26-58	11307-11308	,	
26-59	11309-11312	and	
26-60	11313-11318	TPC-E	

#Text=DCU-IP enabled; all others disabled SPECjbb2005 and certain server-side Java application-server applications Hardware prefetcher The hardware prefetcher prefetches additional streams of instructions and data into the Layer 2 cache upon detection of an access stride. This behavior is more likely to occur during operations that sort through sequential data, such as database table scans and clustered index scans, or that run a tight loop in code.
27-1	11319-11325	DCU-IP	
27-2	11326-11333	enabled	
27-3	11333-11334	;	
27-4	11335-11338	all	
27-5	11339-11345	others	
27-6	11346-11354	disabled	
27-7	11355-11366	SPECjbb2005	
27-8	11367-11370	and	
27-9	11371-11378	certain	
27-10	11379-11390	server-side	
27-11	11391-11395	Java	
27-12	11396-11414	application-server	
27-13	11415-11427	applications	
27-14	11428-11436	Hardware	
27-15	11437-11447	prefetcher	
27-16	11448-11451	The	
27-17	11452-11460	hardware	
27-18	11461-11471	prefetcher	
27-19	11472-11482	prefetches	
27-20	11483-11493	additional	
27-21	11494-11501	streams	
27-22	11502-11504	of	
27-23	11505-11517	instructions	
27-24	11518-11521	and	
27-25	11522-11526	data	
27-26	11527-11531	into	
27-27	11532-11535	the	
27-28	11536-11541	Layer	
27-29	11542-11543	2	
27-30	11544-11549	cache	
27-31	11550-11554	upon	
27-32	11555-11564	detection	
27-33	11565-11567	of	
27-34	11568-11570	an	
27-35	11571-11577	access	
27-36	11578-11584	stride	
27-37	11584-11585	.	
27-38	11586-11590	This	
27-39	11591-11599	behavior	
27-40	11600-11602	is	
27-41	11603-11607	more	
27-42	11608-11614	likely	
27-43	11615-11617	to	
27-44	11618-11623	occur	
27-45	11624-11630	during	
27-46	11631-11641	operations	
27-47	11642-11646	that	
27-48	11647-11651	sort	
27-49	11652-11659	through	
27-50	11660-11670	sequential	
27-51	11671-11675	data	
27-52	11675-11676	,	
27-53	11677-11681	such	
27-54	11682-11684	as	
27-55	11685-11693	database	
27-56	11694-11699	table	
27-57	11700-11705	scans	
27-58	11706-11709	and	
27-59	11710-11719	clustered	
27-60	11720-11725	index	
27-61	11726-11731	scans	
27-62	11731-11732	,	
27-63	11733-11735	or	
27-64	11736-11740	that	
27-65	11741-11744	run	
27-66	11745-11746	a	
27-67	11747-11752	tight	
27-68	11753-11757	loop	
27-69	11758-11760	in	
27-70	11761-11765	code	
27-71	11765-11766	.	

#Text=You can specify whether the processor allows the Intel hardware prefetcher to fetch streams of data and instructions from memory into the unified second-level cache when necessary. The setting can be one of the following: ●     Disabled: The hardware prefetcher is not used. ●     Enabled: The processor uses the hardware prefetcher when cache problems are detected. Adjacent-cache-line prefetcher
28-1	11767-11770	You	
28-2	11771-11774	can	
28-3	11775-11782	specify	
28-4	11783-11790	whether	
28-5	11791-11794	the	
28-6	11795-11804	processor	
28-7	11805-11811	allows	
28-8	11812-11815	the	
28-9	11816-11821	Intel	
28-10	11822-11830	hardware	
28-11	11831-11841	prefetcher	
28-12	11842-11844	to	
28-13	11845-11850	fetch	
28-14	11851-11858	streams	
28-15	11859-11861	of	
28-16	11862-11866	data	
28-17	11867-11870	and	
28-18	11871-11883	instructions	
28-19	11884-11888	from	
28-20	11889-11895	memory	
28-21	11896-11900	into	
28-22	11901-11904	the	
28-23	11905-11912	unified	
28-24	11913-11925	second-level	
28-25	11926-11931	cache	
28-26	11932-11936	when	
28-27	11937-11946	necessary	
28-28	11946-11947	.	
28-29	11948-11951	The	
28-30	11952-11959	setting	
28-31	11960-11963	can	
28-32	11964-11966	be	
28-33	11967-11970	one	
28-34	11971-11973	of	
28-35	11974-11977	the	
28-36	11978-11987	following	
28-37	11987-11988	:	
28-38	11989-11990	●	
28-39	11990-11994	    	
28-40	11995-12003	Disabled	
28-41	12003-12004	:	
28-42	12005-12008	The	
28-43	12009-12017	hardware	
28-44	12018-12028	prefetcher	
28-45	12029-12031	is	
28-46	12032-12035	not	
28-47	12036-12040	used	
28-48	12040-12041	.	
28-49	12042-12043	●	
28-50	12043-12047	    	
28-51	12048-12055	Enabled	
28-52	12055-12056	:	
28-53	12057-12060	The	
28-54	12061-12070	processor	
28-55	12071-12075	uses	
28-56	12076-12079	the	
28-57	12080-12088	hardware	
28-58	12089-12099	prefetcher	
28-59	12100-12104	when	
28-60	12105-12110	cache	
28-61	12111-12119	problems	
28-62	12120-12123	are	
28-63	12124-12132	detected	
28-64	12132-12133	.	
28-65	12134-12153	Adjacent-cache-line	
28-66	12154-12164	prefetcher	

#Text=The adjacent-cache-line prefetcher always prefetches the next cache line. Although this approach works well when data is accessed sequentially in memory, it can quickly litter the small Layer 2 cache with unneeded instructions and data if the system is not accessing data sequentially, causing frequently accessed instructions and code to leave the cache to make room for the adjacent-line data or instructions. You can specify whether the processor fetches cache lines in even or odd pairs instead of fetching just the required line. The setting can be one of the following: ●     Disabled: The processor fetches only the required line. ●     Enabled: The processor fetches both the required line and its paired line.
29-1	12165-12168	The	
29-2	12169-12188	adjacent-cache-line	
29-3	12189-12199	prefetcher	
29-4	12200-12206	always	
29-5	12207-12217	prefetches	
29-6	12218-12221	the	
29-7	12222-12226	next	
29-8	12227-12232	cache	
29-9	12233-12237	line	
29-10	12237-12238	.	
29-11	12239-12247	Although	
29-12	12248-12252	this	
29-13	12253-12261	approach	
29-14	12262-12267	works	
29-15	12268-12272	well	
29-16	12273-12277	when	
29-17	12278-12282	data	
29-18	12283-12285	is	
29-19	12286-12294	accessed	
29-20	12295-12307	sequentially	
29-21	12308-12310	in	
29-22	12311-12317	memory	
29-23	12317-12318	,	
29-24	12319-12321	it	
29-25	12322-12325	can	
29-26	12326-12333	quickly	
29-27	12334-12340	litter	
29-28	12341-12344	the	
29-29	12345-12350	small	
29-30	12351-12356	Layer	
29-31	12357-12358	2	
29-32	12359-12364	cache	
29-33	12365-12369	with	
29-34	12370-12378	unneeded	
29-35	12379-12391	instructions	
29-36	12392-12395	and	
29-37	12396-12400	data	
29-38	12401-12403	if	
29-39	12404-12407	the	
29-40	12408-12414	system	
29-41	12415-12417	is	
29-42	12418-12421	not	
29-43	12422-12431	accessing	
29-44	12432-12436	data	
29-45	12437-12449	sequentially	
29-46	12449-12450	,	
29-47	12451-12458	causing	
29-48	12459-12469	frequently	
29-49	12470-12478	accessed	
29-50	12479-12491	instructions	
29-51	12492-12495	and	
29-52	12496-12500	code	
29-53	12501-12503	to	
29-54	12504-12509	leave	
29-55	12510-12513	the	
29-56	12514-12519	cache	
29-57	12520-12522	to	
29-58	12523-12527	make	
29-59	12528-12532	room	
29-60	12533-12536	for	
29-61	12537-12540	the	
29-62	12541-12554	adjacent-line	
29-63	12555-12559	data	
29-64	12560-12562	or	
29-65	12563-12575	instructions	
29-66	12575-12576	.	
29-67	12577-12580	You	
29-68	12581-12584	can	
29-69	12585-12592	specify	
29-70	12593-12600	whether	
29-71	12601-12604	the	
29-72	12605-12614	processor	
29-73	12615-12622	fetches	
29-74	12623-12628	cache	
29-75	12629-12634	lines	
29-76	12635-12637	in	
29-77	12638-12642	even	
29-78	12643-12645	or	
29-79	12646-12649	odd	
29-80	12650-12655	pairs	
29-81	12656-12663	instead	
29-82	12664-12666	of	
29-83	12667-12675	fetching	
29-84	12676-12680	just	
29-85	12681-12684	the	
29-86	12685-12693	required	
29-87	12694-12698	line	
29-88	12698-12699	.	
29-89	12700-12703	The	
29-90	12704-12711	setting	
29-91	12712-12715	can	
29-92	12716-12718	be	
29-93	12719-12722	one	
29-94	12723-12725	of	
29-95	12726-12729	the	
29-96	12730-12739	following	
29-97	12739-12740	:	
29-98	12741-12742	●	
29-99	12742-12746	    	
29-100	12747-12755	Disabled	
29-101	12755-12756	:	
29-102	12757-12760	The	
29-103	12761-12770	processor	
29-104	12771-12778	fetches	
29-105	12779-12783	only	
29-106	12784-12787	the	
29-107	12788-12796	required	
29-108	12797-12801	line	
29-109	12801-12802	.	
29-110	12803-12804	●	
29-111	12804-12808	    	
29-112	12809-12816	Enabled	
29-113	12816-12817	:	
29-114	12818-12821	The	
29-115	12822-12831	processor	
29-116	12832-12839	fetches	
29-117	12840-12844	both	
29-118	12845-12848	the	
29-119	12849-12857	required	
29-120	12858-12862	line	
29-121	12863-12866	and	
29-122	12867-12870	its	
29-123	12871-12877	paired	
29-124	12878-12882	line	
29-125	12882-12883	.	

#Text=DCU streamer prefetcher Like the hardware prefetcher, the DCU streamer prefetcher prefetches additional streams of instructions or data upon detection of an access stride; however, it stores the streams in the tiny Layer 1 cache instead of the Layer 2 cache.
30-1	12884-12887	DCU	
30-2	12888-12896	streamer	
30-3	12897-12907	prefetcher	
30-4	12908-12912	Like	
30-5	12913-12916	the	
30-6	12917-12925	hardware	
30-7	12926-12936	prefetcher	
30-8	12936-12937	,	
30-9	12938-12941	the	
30-10	12942-12945	DCU	
30-11	12946-12954	streamer	
30-12	12955-12965	prefetcher	
30-13	12966-12976	prefetches	
30-14	12977-12987	additional	
30-15	12988-12995	streams	
30-16	12996-12998	of	
30-17	12999-13011	instructions	
30-18	13012-13014	or	
30-19	13015-13019	data	
30-20	13020-13024	upon	
30-21	13025-13034	detection	
30-22	13035-13037	of	
30-23	13038-13040	an	
30-24	13041-13047	access	
30-25	13048-13054	stride	
30-26	13054-13055	;	
30-27	13056-13063	however	
30-28	13063-13064	,	
30-29	13065-13067	it	
30-30	13068-13074	stores	
30-31	13075-13078	the	
30-32	13079-13086	streams	
30-33	13087-13089	in	
30-34	13090-13093	the	
30-35	13094-13098	tiny	
30-36	13099-13104	Layer	
30-37	13105-13106	1	
30-38	13107-13112	cache	
30-39	13113-13120	instead	
30-40	13121-13123	of	
30-41	13124-13127	the	
30-42	13128-13133	Layer	
30-43	13134-13135	2	
30-44	13136-13141	cache	
30-45	13141-13142	.	

#Text=This prefetcher is a Layer 1 data cache prefetcher. It detects multiple loads from the same cache line that occur within a time limit. Making the assumption that the next cache line is also required, the prefetcher loads the next line in advance to the Layer 1 cache from the Layer 2 cache or the main memory. The setting can be one of the following: ●     Disabled: The processor does not try to anticipate cache read requirements and fetches only explicitly requested lines. ●     Enabled: The DCU prefetcher analyzes the cache read pattern and prefetches the next line in the cache if it determines that it may be needed.
31-1	13143-13147	This	
31-2	13148-13158	prefetcher	
31-3	13159-13161	is	
31-4	13162-13163	a	
31-5	13164-13169	Layer	
31-6	13170-13171	1	
31-7	13172-13176	data	
31-8	13177-13182	cache	
31-9	13183-13193	prefetcher	
31-10	13193-13194	.	
31-11	13195-13197	It	
31-12	13198-13205	detects	
31-13	13206-13214	multiple	
31-14	13215-13220	loads	
31-15	13221-13225	from	
31-16	13226-13229	the	
31-17	13230-13234	same	
31-18	13235-13240	cache	
31-19	13241-13245	line	
31-20	13246-13250	that	
31-21	13251-13256	occur	
31-22	13257-13263	within	
31-23	13264-13265	a	
31-24	13266-13270	time	
31-25	13271-13276	limit	
31-26	13276-13277	.	
31-27	13278-13284	Making	
31-28	13285-13288	the	
31-29	13289-13299	assumption	
31-30	13300-13304	that	
31-31	13305-13308	the	
31-32	13309-13313	next	
31-33	13314-13319	cache	
31-34	13320-13324	line	
31-35	13325-13327	is	
31-36	13328-13332	also	
31-37	13333-13341	required	
31-38	13341-13342	,	
31-39	13343-13346	the	
31-40	13347-13357	prefetcher	
31-41	13358-13363	loads	
31-42	13364-13367	the	
31-43	13368-13372	next	
31-44	13373-13377	line	
31-45	13378-13380	in	
31-46	13381-13388	advance	
31-47	13389-13391	to	
31-48	13392-13395	the	
31-49	13396-13401	Layer	
31-50	13402-13403	1	
31-51	13404-13409	cache	
31-52	13410-13414	from	
31-53	13415-13418	the	
31-54	13419-13424	Layer	
31-55	13425-13426	2	
31-56	13427-13432	cache	
31-57	13433-13435	or	
31-58	13436-13439	the	
31-59	13440-13444	main	
31-60	13445-13451	memory	
31-61	13451-13452	.	
31-62	13453-13456	The	
31-63	13457-13464	setting	
31-64	13465-13468	can	
31-65	13469-13471	be	
31-66	13472-13475	one	
31-67	13476-13478	of	
31-68	13479-13482	the	
31-69	13483-13492	following	
31-70	13492-13493	:	
31-71	13494-13495	●	
31-72	13495-13499	    	
31-73	13500-13508	Disabled	
31-74	13508-13509	:	
31-75	13510-13513	The	
31-76	13514-13523	processor	
31-77	13524-13528	does	
31-78	13529-13532	not	
31-79	13533-13536	try	
31-80	13537-13539	to	
31-81	13540-13550	anticipate	
31-82	13551-13556	cache	
31-83	13557-13561	read	
31-84	13562-13574	requirements	
31-85	13575-13578	and	
31-86	13579-13586	fetches	
31-87	13587-13591	only	
31-88	13592-13602	explicitly	
31-89	13603-13612	requested	
31-90	13613-13618	lines	
31-91	13618-13619	.	
31-92	13620-13621	●	
31-93	13621-13625	    	
31-94	13626-13633	Enabled	
31-95	13633-13634	:	
31-96	13635-13638	The	
31-97	13639-13642	DCU	
31-98	13643-13653	prefetcher	
31-99	13654-13662	analyzes	
31-100	13663-13666	the	
31-101	13667-13672	cache	
31-102	13673-13677	read	
31-103	13678-13685	pattern	
31-104	13686-13689	and	
31-105	13690-13700	prefetches	
31-106	13701-13704	the	
31-107	13705-13709	next	
31-108	13710-13714	line	
31-109	13715-13717	in	
31-110	13718-13721	the	
31-111	13722-13727	cache	
31-112	13728-13730	if	
31-113	13731-13733	it	
31-114	13734-13744	determines	
31-115	13745-13749	that	
31-116	13750-13752	it	
31-117	13753-13756	may	
31-118	13757-13759	be	
31-119	13760-13766	needed	
31-120	13766-13767	.	

#Text=DCU-IP prefetcher The DCU-IP prefetcher predictably prefetches data into the Layer 1 cache on the basis of the recent instruction pointer load instruction history. You can specify whether the processor uses the DCU-IP prefetch mechanism to analyze historical cache access patterns and preload the most relevant lines in the Layer 1 cache.
32-1	13768-13774	DCU-IP	
32-2	13775-13785	prefetcher	
32-3	13786-13789	The	
32-4	13790-13796	DCU-IP	
32-5	13797-13807	prefetcher	
32-6	13808-13819	predictably	
32-7	13820-13830	prefetches	
32-8	13831-13835	data	
32-9	13836-13840	into	
32-10	13841-13844	the	
32-11	13845-13850	Layer	
32-12	13851-13852	1	
32-13	13853-13858	cache	
32-14	13859-13861	on	
32-15	13862-13865	the	
32-16	13866-13871	basis	
32-17	13872-13874	of	
32-18	13875-13878	the	
32-19	13879-13885	recent	
32-20	13886-13897	instruction	
32-21	13898-13905	pointer	
32-22	13906-13910	load	
32-23	13911-13922	instruction	
32-24	13923-13930	history	
32-25	13930-13931	.	
32-26	13932-13935	You	
32-27	13936-13939	can	
32-28	13940-13947	specify	
32-29	13948-13955	whether	
32-30	13956-13959	the	
32-31	13960-13969	processor	
32-32	13970-13974	uses	
32-33	13975-13978	the	
32-34	13979-13985	DCU-IP	
32-35	13986-13994	prefetch	
32-36	13995-14004	mechanism	
32-37	14005-14007	to	
32-38	14008-14015	analyze	
32-39	14016-14026	historical	
32-40	14027-14032	cache	
32-41	14033-14039	access	
32-42	14040-14048	patterns	
32-43	14049-14052	and	
32-44	14053-14060	preload	
32-45	14061-14064	the	
32-46	14065-14069	most	
32-47	14070-14078	relevant	
32-48	14079-14084	lines	
32-49	14085-14087	in	
32-50	14088-14091	the	
32-51	14092-14097	Layer	
32-52	14098-14099	1	
32-53	14100-14105	cache	
32-54	14105-14106	.	

#Text=The setting can be one of the following: ●     Disabled: The processor does not preload any cache data. ●     Enabled: The DCU-IP prefetcher preloads the Layer 1 cache with the data it determines to be the most relevant. Low-level cache prefetch
33-1	14107-14110	The	
33-2	14111-14118	setting	
33-3	14119-14122	can	
33-4	14123-14125	be	
33-5	14126-14129	one	
33-6	14130-14132	of	
33-7	14133-14136	the	
33-8	14137-14146	following	
33-9	14146-14147	:	
33-10	14148-14149	●	
33-11	14149-14153	    	
33-12	14154-14162	Disabled	
33-13	14162-14163	:	
33-14	14164-14167	The	
33-15	14168-14177	processor	
33-16	14178-14182	does	
33-17	14183-14186	not	
33-18	14187-14194	preload	
33-19	14195-14198	any	
33-20	14199-14204	cache	
33-21	14205-14209	data	
33-22	14209-14210	.	
33-23	14211-14212	●	
33-24	14212-14216	    	
33-25	14217-14224	Enabled	
33-26	14224-14225	:	
33-27	14226-14229	The	
33-28	14230-14236	DCU-IP	
33-29	14237-14247	prefetcher	
33-30	14248-14256	preloads	
33-31	14257-14260	the	
33-32	14261-14266	Layer	
33-33	14267-14268	1	
33-34	14269-14274	cache	
33-35	14275-14279	with	
33-36	14280-14283	the	
33-37	14284-14288	data	
33-38	14289-14291	it	
33-39	14292-14302	determines	
33-40	14303-14305	to	
33-41	14306-14308	be	
33-42	14309-14312	the	
33-43	14313-14317	most	
33-44	14318-14326	relevant	
33-45	14326-14327	.	
33-46	14328-14337	Low-level	
33-47	14338-14343	cache	
33-48	14344-14352	prefetch	

#Text=This BIOS option configures the processor’s Last-Level Cache (LLC) prefetch feature as a result of the noninclusive cache architecture. The LLC prefetcher exists on top of other prefetchers that can prefetch data into the core DCU and Mid-Level Cache (MLC). In some cases, setting this option to disabled can improve performance. The setting for this BIOS option can be one of the following: ●     Disabled: The LLC prefetcher is disabled. The other core prefetchers are not affected. ●     Enabled: The core prefetcher can prefetch data directly to the LLC.
34-1	14353-14357	This	
34-2	14358-14362	BIOS	
34-3	14363-14369	option	
34-4	14370-14380	configures	
34-5	14381-14384	the	
34-6	14385-14394	processor	
34-7	14394-14395	’	
34-8	14395-14396	s	
34-9	14397-14407	Last-Level	
34-10	14408-14413	Cache	
34-11	14414-14415	(	
34-12	14415-14418	LLC	
34-13	14418-14419	)	
34-14	14420-14428	prefetch	
34-15	14429-14436	feature	
34-16	14437-14439	as	
34-17	14440-14441	a	
34-18	14442-14448	result	
34-19	14449-14451	of	
34-20	14452-14455	the	
34-21	14456-14468	noninclusive	
34-22	14469-14474	cache	
34-23	14475-14487	architecture	
34-24	14487-14488	.	
34-25	14489-14492	The	
34-26	14493-14496	LLC	
34-27	14497-14507	prefetcher	
34-28	14508-14514	exists	
34-29	14515-14517	on	
34-30	14518-14521	top	
34-31	14522-14524	of	
34-32	14525-14530	other	
34-33	14531-14542	prefetchers	
34-34	14543-14547	that	
34-35	14548-14551	can	
34-36	14552-14560	prefetch	
34-37	14561-14565	data	
34-38	14566-14570	into	
34-39	14571-14574	the	
34-40	14575-14579	core	
34-41	14580-14583	DCU	
34-42	14584-14587	and	
34-43	14588-14597	Mid-Level	
34-44	14598-14603	Cache	
34-45	14604-14605	(	
34-46	14605-14608	MLC	
34-47	14608-14609	)	
34-48	14609-14610	.	
34-49	14611-14613	In	
34-50	14614-14618	some	
34-51	14619-14624	cases	
34-52	14624-14625	,	
34-53	14626-14633	setting	
34-54	14634-14638	this	
34-55	14639-14645	option	
34-56	14646-14648	to	
34-57	14649-14657	disabled	
34-58	14658-14661	can	
34-59	14662-14669	improve	
34-60	14670-14681	performance	
34-61	14681-14682	.	
34-62	14683-14686	The	
34-63	14687-14694	setting	
34-64	14695-14698	for	
34-65	14699-14703	this	
34-66	14704-14708	BIOS	
34-67	14709-14715	option	
34-68	14716-14719	can	
34-69	14720-14722	be	
34-70	14723-14726	one	
34-71	14727-14729	of	
34-72	14730-14733	the	
34-73	14734-14743	following	
34-74	14743-14744	:	
34-75	14745-14746	●	
34-76	14746-14750	    	
34-77	14751-14759	Disabled	
34-78	14759-14760	:	
34-79	14761-14764	The	
34-80	14765-14768	LLC	
34-81	14769-14779	prefetcher	
34-82	14780-14782	is	
34-83	14783-14791	disabled	
34-84	14791-14792	.	
34-85	14793-14796	The	
34-86	14797-14802	other	
34-87	14803-14807	core	
34-88	14808-14819	prefetchers	
34-89	14820-14823	are	
34-90	14824-14827	not	
34-91	14828-14836	affected	
34-92	14836-14837	.	
34-93	14838-14839	●	
34-94	14839-14843	    	
34-95	14844-14851	Enabled	
34-96	14851-14852	:	
34-97	14853-14856	The	
34-98	14857-14861	core	
34-99	14862-14872	prefetcher	
34-100	14873-14876	can	
34-101	14877-14885	prefetch	
34-102	14886-14890	data	
34-103	14891-14899	directly	
34-104	14900-14902	to	
34-105	14903-14906	the	
34-106	14907-14910	LLC	
34-107	14910-14911	.	

#Text=By default, the LLC prefetch option is disabled. Direct cache access The Direct-Cache Access (DCA) mechanism is a system-level protocol in a multiprocessor system to improve I/O network performance, thereby providing higher system performance. The basic goal is to reduce cache misses when a demand read operation is performed. This goal is accomplished by placing the data from the I/O devices directly into the CPU cache through hints to the processor to perform a data prefetch operation and install the data in its local caches.
35-1	14912-14914	By	
35-2	14915-14922	default	
35-3	14922-14923	,	
35-4	14924-14927	the	
35-5	14928-14931	LLC	
35-6	14932-14940	prefetch	
35-7	14941-14947	option	
35-8	14948-14950	is	
35-9	14951-14959	disabled	
35-10	14959-14960	.	
35-11	14961-14967	Direct	
35-12	14968-14973	cache	
35-13	14974-14980	access	
35-14	14981-14984	The	
35-15	14985-14997	Direct-Cache	
35-16	14998-15004	Access	
35-17	15005-15006	(	
35-18	15006-15009	DCA	
35-19	15009-15010	)	
35-20	15011-15020	mechanism	
35-21	15021-15023	is	
35-22	15024-15025	a	
35-23	15026-15038	system-level	
35-24	15039-15047	protocol	
35-25	15048-15050	in	
35-26	15051-15052	a	
35-27	15053-15067	multiprocessor	
35-28	15068-15074	system	
35-29	15075-15077	to	
35-30	15078-15085	improve	
35-31	15086-15087	I	
35-32	15087-15088	/	
35-33	15088-15089	O	
35-34	15090-15097	network	
35-35	15098-15109	performance	
35-36	15109-15110	,	
35-37	15111-15118	thereby	
35-38	15119-15128	providing	
35-39	15129-15135	higher	
35-40	15136-15142	system	
35-41	15143-15154	performance	
35-42	15154-15155	.	
35-43	15156-15159	The	
35-44	15160-15165	basic	
35-45	15166-15170	goal	
35-46	15171-15173	is	
35-47	15174-15176	to	
35-48	15177-15183	reduce	
35-49	15184-15189	cache	
35-50	15190-15196	misses	
35-51	15197-15201	when	
35-52	15202-15203	a	
35-53	15204-15210	demand	
35-54	15211-15215	read	
35-55	15216-15225	operation	
35-56	15226-15228	is	
35-57	15229-15238	performed	
35-58	15238-15239	.	
35-59	15240-15244	This	
35-60	15245-15249	goal	
35-61	15250-15252	is	
35-62	15253-15265	accomplished	
35-63	15266-15268	by	
35-64	15269-15276	placing	
35-65	15277-15280	the	
35-66	15281-15285	data	
35-67	15286-15290	from	
35-68	15291-15294	the	
35-69	15295-15296	I	
35-70	15296-15297	/	
35-71	15297-15298	O	
35-72	15299-15306	devices	
35-73	15307-15315	directly	
35-74	15316-15320	into	
35-75	15321-15324	the	
35-76	15325-15328	CPU	
35-77	15329-15334	cache	
35-78	15335-15342	through	
35-79	15343-15348	hints	
35-80	15349-15351	to	
35-81	15352-15355	the	
35-82	15356-15365	processor	
35-83	15366-15368	to	
35-84	15369-15376	perform	
35-85	15377-15378	a	
35-86	15379-15383	data	
35-87	15384-15392	prefetch	
35-88	15393-15402	operation	
35-89	15403-15406	and	
35-90	15407-15414	install	
35-91	15415-15418	the	
35-92	15419-15423	data	
35-93	15424-15426	in	
35-94	15427-15430	its	
35-95	15431-15436	local	
35-96	15437-15443	caches	
35-97	15443-15444	.	

#Text=Execute Disable Bit feature The Intel Execute Disable Bit feature classifies memory areas on the server to specify where the application code can run. As a result of this classification, the processor disables code processing if a malicious worm attempts to insert code in the buffer. This setting helps prevent damage, worm propagation, and certain classes of malicious buffer overflow attacks.
36-1	15445-15452	Execute	
36-2	15453-15460	Disable	
36-3	15461-15464	Bit	
36-4	15465-15472	feature	
36-5	15473-15476	The	
36-6	15477-15482	Intel	
36-7	15483-15490	Execute	
36-8	15491-15498	Disable	
36-9	15499-15502	Bit	
36-10	15503-15510	feature	
36-11	15511-15521	classifies	
36-12	15522-15528	memory	
36-13	15529-15534	areas	
36-14	15535-15537	on	
36-15	15538-15541	the	
36-16	15542-15548	server	
36-17	15549-15551	to	
36-18	15552-15559	specify	
36-19	15560-15565	where	
36-20	15566-15569	the	
36-21	15570-15581	application	
36-22	15582-15586	code	
36-23	15587-15590	can	
36-24	15591-15594	run	
36-25	15594-15595	.	
36-26	15596-15598	As	
36-27	15599-15600	a	
36-28	15601-15607	result	
36-29	15608-15610	of	
36-30	15611-15615	this	
36-31	15616-15630	classification	
36-32	15630-15631	,	
36-33	15632-15635	the	
36-34	15636-15645	processor	
36-35	15646-15654	disables	
36-36	15655-15659	code	
36-37	15660-15670	processing	
36-38	15671-15673	if	
36-39	15674-15675	a	
36-40	15676-15685	malicious	
36-41	15686-15690	worm	
36-42	15691-15699	attempts	
36-43	15700-15702	to	
36-44	15703-15709	insert	
36-45	15710-15714	code	
36-46	15715-15717	in	
36-47	15718-15721	the	
36-48	15722-15728	buffer	
36-49	15728-15729	.	
36-50	15730-15734	This	
36-51	15735-15742	setting	
36-52	15743-15748	helps	
36-53	15749-15756	prevent	
36-54	15757-15763	damage	
36-55	15763-15764	,	
36-56	15765-15769	worm	
36-57	15770-15781	propagation	
36-58	15781-15782	,	
36-59	15783-15786	and	
36-60	15787-15794	certain	
36-61	15795-15802	classes	
36-62	15803-15805	of	
36-63	15806-15815	malicious	
36-64	15816-15822	buffer	
36-65	15823-15831	overflow	
36-66	15832-15839	attacks	
36-67	15839-15840	.	

#Text=The setting can be one of the following: ●     Disabled: The processor does not classify memory areas. ●     Enabled: The processor classifies memory areas. Intel VT for Directed I/O You can specify whether the processor uses Intel Virtualization Technology (VT) for Directed I/O (VT-d), which allows a platform to run multiple operating systems and applications in independent partitions.
37-1	15841-15844	The	
37-2	15845-15852	setting	
37-3	15853-15856	can	
37-4	15857-15859	be	
37-5	15860-15863	one	
37-6	15864-15866	of	
37-7	15867-15870	the	
37-8	15871-15880	following	
37-9	15880-15881	:	
37-10	15882-15883	●	
37-11	15883-15887	    	
37-12	15888-15896	Disabled	
37-13	15896-15897	:	
37-14	15898-15901	The	
37-15	15902-15911	processor	
37-16	15912-15916	does	
37-17	15917-15920	not	
37-18	15921-15929	classify	
37-19	15930-15936	memory	
37-20	15937-15942	areas	
37-21	15942-15943	.	
37-22	15944-15945	●	
37-23	15945-15949	    	
37-24	15950-15957	Enabled	
37-25	15957-15958	:	
37-26	15959-15962	The	
37-27	15963-15972	processor	
37-28	15973-15983	classifies	
37-29	15984-15990	memory	
37-30	15991-15996	areas	
37-31	15996-15997	.	
37-32	15998-16003	Intel	
37-33	16004-16006	VT	
37-34	16007-16010	for	
37-35	16011-16019	Directed	
37-36	16020-16021	I	
37-37	16021-16022	/	
37-38	16022-16023	O	
37-39	16024-16027	You	
37-40	16028-16031	can	
37-41	16032-16039	specify	
37-42	16040-16047	whether	
37-43	16048-16051	the	
37-44	16052-16061	processor	
37-45	16062-16066	uses	
37-46	16067-16072	Intel	
37-47	16073-16087	Virtualization	
37-48	16088-16098	Technology	
37-49	16099-16100	(	
37-50	16100-16102	VT	
37-51	16102-16103	)	
37-52	16104-16107	for	
37-53	16108-16116	Directed	
37-54	16117-16118	I	
37-55	16118-16119	/	
37-56	16119-16120	O	
37-57	16121-16122	(	
37-58	16122-16126	VT-d	
37-59	16126-16127	)	
37-60	16127-16128	,	
37-61	16129-16134	which	
37-62	16135-16141	allows	
37-63	16142-16143	a	
37-64	16144-16152	platform	
37-65	16153-16155	to	
37-66	16156-16159	run	
37-67	16160-16168	multiple	
37-68	16169-16178	operating	
37-69	16179-16186	systems	
37-70	16187-16190	and	
37-71	16191-16203	applications	
37-72	16204-16206	in	
37-73	16207-16218	independent	
37-74	16219-16229	partitions	
37-75	16229-16230	.	

#Text=The setting can be one of the following: ●     Disabled: The processor does not permit virtualization. ●     Enabled: The processor allows multiple operating systems in independent partitions. Note:      If you change this option, you must power the server off and on before the setting takes effect. Power technology
38-1	16231-16234	The	
38-2	16235-16242	setting	
38-3	16243-16246	can	
38-4	16247-16249	be	
38-5	16250-16253	one	
38-6	16254-16256	of	
38-7	16257-16260	the	
38-8	16261-16270	following	
38-9	16270-16271	:	
38-10	16272-16273	●	
38-11	16273-16277	    	
38-12	16278-16286	Disabled	
38-13	16286-16287	:	
38-14	16288-16291	The	
38-15	16292-16301	processor	
38-16	16302-16306	does	
38-17	16307-16310	not	
38-18	16311-16317	permit	
38-19	16318-16332	virtualization	
38-20	16332-16333	.	
38-21	16334-16335	●	
38-22	16335-16339	    	
38-23	16340-16347	Enabled	
38-24	16347-16348	:	
38-25	16349-16352	The	
38-26	16353-16362	processor	
38-27	16363-16369	allows	
38-28	16370-16378	multiple	
38-29	16379-16388	operating	
38-30	16389-16396	systems	
38-31	16397-16399	in	
38-32	16400-16411	independent	
38-33	16412-16422	partitions	
38-34	16422-16423	.	
38-35	16424-16428	Note	
38-36	16428-16429	:	
38-37	16429-16434	     	
38-38	16435-16437	If	
38-39	16438-16441	you	
38-40	16442-16448	change	
38-41	16449-16453	this	
38-42	16454-16460	option	
38-43	16460-16461	,	
38-44	16462-16465	you	
38-45	16466-16470	must	
38-46	16471-16476	power	
38-47	16477-16480	the	
38-48	16481-16487	server	
38-49	16488-16491	off	
38-50	16492-16495	and	
38-51	16496-16498	on	
38-52	16499-16505	before	
38-53	16506-16509	the	
38-54	16510-16517	setting	
38-55	16518-16523	takes	
38-56	16524-16530	effect	
38-57	16530-16531	.	
38-58	16532-16537	Power	
38-59	16538-16548	technology	

#Text=Enables you to configure the CPU power management settings for the following options: ●     Enhanced Intel Speedstep Technology ●     Intel Turbo Boost Technology ●     Processor Power State C6 For best performance, set the power technology option to Performance or Custom. If it is not set to Custom, the individual settings for Intel SpeedStep and Turbo Boost and the C6 power state are ignored.
39-1	16549-16556	Enables	
39-2	16557-16560	you	
39-3	16561-16563	to	
39-4	16564-16573	configure	
39-5	16574-16577	the	
39-6	16578-16581	CPU	
39-7	16582-16587	power	
39-8	16588-16598	management	
39-9	16599-16607	settings	
39-10	16608-16611	for	
39-11	16612-16615	the	
39-12	16616-16625	following	
39-13	16626-16633	options	
39-14	16633-16634	:	
39-15	16635-16636	●	
39-16	16636-16640	    	
39-17	16641-16649	Enhanced	
39-18	16650-16655	Intel	
39-19	16656-16665	Speedstep	
39-20	16666-16676	Technology	
39-21	16677-16678	●	
39-22	16678-16682	    	
39-23	16683-16688	Intel	
39-24	16689-16694	Turbo	
39-25	16695-16700	Boost	
39-26	16701-16711	Technology	
39-27	16712-16713	●	
39-28	16713-16717	    	
39-29	16718-16727	Processor	
39-30	16728-16733	Power	
39-31	16734-16739	State	
39-32	16740-16742	C6	
39-33	16743-16746	For	
39-34	16747-16751	best	
39-35	16752-16763	performance	
39-36	16763-16764	,	
39-37	16765-16768	set	
39-38	16769-16772	the	
39-39	16773-16778	power	
39-40	16779-16789	technology	
39-41	16790-16796	option	
39-42	16797-16799	to	
39-43	16800-16811	Performance	
39-44	16812-16814	or	
39-45	16815-16821	Custom	
39-46	16821-16822	.	
39-47	16823-16825	If	
39-48	16826-16828	it	
39-49	16829-16831	is	
39-50	16832-16835	not	
39-51	16836-16839	set	
39-52	16840-16842	to	
39-53	16843-16849	Custom	
39-54	16849-16850	,	
39-55	16851-16854	the	
39-56	16855-16865	individual	
39-57	16866-16874	settings	
39-58	16875-16878	for	
39-59	16879-16884	Intel	
39-60	16885-16894	SpeedStep	
39-61	16895-16898	and	
39-62	16899-16904	Turbo	
39-63	16905-16910	Boost	
39-64	16911-16914	and	
39-65	16915-16918	the	
39-66	16919-16921	C6	
39-67	16922-16927	power	
39-68	16928-16933	state	
39-69	16934-16937	are	
39-70	16938-16945	ignored	
39-71	16945-16946	.	

#Text=This option can be set to one of the following: ●     Custom: The server uses the individual settings for the BIOS parameters in the preceding section. You must select this option if you want to change any of these BIOS parameters. ●     Performance: The server determines the best settings for the BIOS parameters and provides optimal CPU power performance in the preceding section.
40-1	16947-16951	This	
40-2	16952-16958	option	
40-3	16959-16962	can	
40-4	16963-16965	be	
40-5	16966-16969	set	
40-6	16970-16972	to	
40-7	16973-16976	one	
40-8	16977-16979	of	
40-9	16980-16983	the	
40-10	16984-16993	following	
40-11	16993-16994	:	
40-12	16995-16996	●	
40-13	16996-17000	    	
40-14	17001-17007	Custom	
40-15	17007-17008	:	
40-16	17009-17012	The	
40-17	17013-17019	server	
40-18	17020-17024	uses	
40-19	17025-17028	the	
40-20	17029-17039	individual	
40-21	17040-17048	settings	
40-22	17049-17052	for	
40-23	17053-17056	the	
40-24	17057-17061	BIOS	
40-25	17062-17072	parameters	
40-26	17073-17075	in	
40-27	17076-17079	the	
40-28	17080-17089	preceding	
40-29	17090-17097	section	
40-30	17097-17098	.	
40-31	17099-17102	You	
40-32	17103-17107	must	
40-33	17108-17114	select	
40-34	17115-17119	this	
40-35	17120-17126	option	
40-36	17127-17129	if	
40-37	17130-17133	you	
40-38	17134-17138	want	
40-39	17139-17141	to	
40-40	17142-17148	change	
40-41	17149-17152	any	
40-42	17153-17155	of	
40-43	17156-17161	these	
40-44	17162-17166	BIOS	
40-45	17167-17177	parameters	
40-46	17177-17178	.	
40-47	17179-17180	●	
40-48	17180-17184	    	
40-49	17185-17196	Performance	
40-50	17196-17197	:	
40-51	17198-17201	The	
40-52	17202-17208	server	
40-53	17209-17219	determines	
40-54	17220-17223	the	
40-55	17224-17228	best	
40-56	17229-17237	settings	
40-57	17238-17241	for	
40-58	17242-17245	the	
40-59	17246-17250	BIOS	
40-60	17251-17261	parameters	
40-61	17262-17265	and	
40-62	17266-17274	provides	
40-63	17275-17282	optimal	
40-64	17283-17286	CPU	
40-65	17287-17292	power	
40-66	17293-17304	performance	
40-67	17305-17307	in	
40-68	17308-17311	the	
40-69	17312-17321	preceding	
40-70	17322-17329	section	
40-71	17329-17330	.	

#Text=●     Disabled: The server does not perform any CPU power management, and any settings for the BIOS parameters in the preceding section are ignored. ●     Energy Efficient: The server determines the best settings for the BIOS parameters in the preceding section and ignores the individual settings for these parameters. You can set the processor C-states. Processor C1E
41-1	17331-17332	●	
41-2	17332-17336	    	
41-3	17337-17345	Disabled	
41-4	17345-17346	:	
41-5	17347-17350	The	
41-6	17351-17357	server	
41-7	17358-17362	does	
41-8	17363-17366	not	
41-9	17367-17374	perform	
41-10	17375-17378	any	
41-11	17379-17382	CPU	
41-12	17383-17388	power	
41-13	17389-17399	management	
41-14	17399-17400	,	
41-15	17401-17404	and	
41-16	17405-17408	any	
41-17	17409-17417	settings	
41-18	17418-17421	for	
41-19	17422-17425	the	
41-20	17426-17430	BIOS	
41-21	17431-17441	parameters	
41-22	17442-17444	in	
41-23	17445-17448	the	
41-24	17449-17458	preceding	
41-25	17459-17466	section	
41-26	17467-17470	are	
41-27	17471-17478	ignored	
41-28	17478-17479	.	
41-29	17480-17481	●	
41-30	17481-17485	    	
41-31	17486-17492	Energy	
41-32	17493-17502	Efficient	
41-33	17502-17503	:	
41-34	17504-17507	The	
41-35	17508-17514	server	
41-36	17515-17525	determines	
41-37	17526-17529	the	
41-38	17530-17534	best	
41-39	17535-17543	settings	
41-40	17544-17547	for	
41-41	17548-17551	the	
41-42	17552-17556	BIOS	
41-43	17557-17567	parameters	
41-44	17568-17570	in	
41-45	17571-17574	the	
41-46	17575-17584	preceding	
41-47	17585-17592	section	
41-48	17593-17596	and	
41-49	17597-17604	ignores	
41-50	17605-17608	the	
41-51	17609-17619	individual	
41-52	17620-17628	settings	
41-53	17629-17632	for	
41-54	17633-17638	these	
41-55	17639-17649	parameters	
41-56	17649-17650	.	
41-57	17651-17654	You	
41-58	17655-17658	can	
41-59	17659-17662	set	
41-60	17663-17666	the	
41-61	17667-17676	processor	
41-62	17677-17685	C-states	
41-63	17685-17686	.	
41-64	17687-17696	Processor	
41-65	17697-17700	C1E	

#Text=Enabling the C1E option allows the processor to transition to its minimum frequency upon entering the C1 state. This setting does not take effect until after you have rebooted the server. When this option is disabled, the CPU continues to run at its maximum frequency in the C1 state. Users should disable this option to perform application benchmarking. You can specify whether the CPU transitions to its minimum frequency when entering the C1 state. The setting can be one of the following: ●     Disabled: The CPU continues to run at its maximum frequency in the C1 state.
42-1	17701-17709	Enabling	
42-2	17710-17713	the	
42-3	17714-17717	C1E	
42-4	17718-17724	option	
42-5	17725-17731	allows	
42-6	17732-17735	the	
42-7	17736-17745	processor	
42-8	17746-17748	to	
42-9	17749-17759	transition	
42-10	17760-17762	to	
42-11	17763-17766	its	
42-12	17767-17774	minimum	
42-13	17775-17784	frequency	
42-14	17785-17789	upon	
42-15	17790-17798	entering	
42-16	17799-17802	the	
42-17	17803-17805	C1	
42-18	17806-17811	state	
42-19	17811-17812	.	
42-20	17813-17817	This	
42-21	17818-17825	setting	
42-22	17826-17830	does	
42-23	17831-17834	not	
42-24	17835-17839	take	
42-25	17840-17846	effect	
42-26	17847-17852	until	
42-27	17853-17858	after	
42-28	17859-17862	you	
42-29	17863-17867	have	
42-30	17868-17876	rebooted	
42-31	17877-17880	the	
42-32	17881-17887	server	
42-33	17887-17888	.	
42-34	17889-17893	When	
42-35	17894-17898	this	
42-36	17899-17905	option	
42-37	17906-17908	is	
42-38	17909-17917	disabled	
42-39	17917-17918	,	
42-40	17919-17922	the	
42-41	17923-17926	CPU	
42-42	17927-17936	continues	
42-43	17937-17939	to	
42-44	17940-17943	run	
42-45	17944-17946	at	
42-46	17947-17950	its	
42-47	17951-17958	maximum	
42-48	17959-17968	frequency	
42-49	17969-17971	in	
42-50	17972-17975	the	
42-51	17976-17978	C1	
42-52	17979-17984	state	
42-53	17984-17985	.	
42-54	17986-17991	Users	
42-55	17992-17998	should	
42-56	17999-18006	disable	
42-57	18007-18011	this	
42-58	18012-18018	option	
42-59	18019-18021	to	
42-60	18022-18029	perform	
42-61	18030-18041	application	
42-62	18042-18054	benchmarking	
42-63	18054-18055	.	
42-64	18056-18059	You	
42-65	18060-18063	can	
42-66	18064-18071	specify	
42-67	18072-18079	whether	
42-68	18080-18083	the	
42-69	18084-18087	CPU	
42-70	18088-18099	transitions	
42-71	18100-18102	to	
42-72	18103-18106	its	
42-73	18107-18114	minimum	
42-74	18115-18124	frequency	
42-75	18125-18129	when	
42-76	18130-18138	entering	
42-77	18139-18142	the	
42-78	18143-18145	C1	
42-79	18146-18151	state	
42-80	18151-18152	.	
42-81	18153-18156	The	
42-82	18157-18164	setting	
42-83	18165-18168	can	
42-84	18169-18171	be	
42-85	18172-18175	one	
42-86	18176-18178	of	
42-87	18179-18182	the	
42-88	18183-18192	following	
42-89	18192-18193	:	
42-90	18194-18195	●	
42-91	18195-18199	    	
42-92	18200-18208	Disabled	
42-93	18208-18209	:	
42-94	18210-18213	The	
42-95	18214-18217	CPU	
42-96	18218-18227	continues	
42-97	18228-18230	to	
42-98	18231-18234	run	
42-99	18235-18237	at	
42-100	18238-18241	its	
42-101	18242-18249	maximum	
42-102	18250-18259	frequency	
42-103	18260-18262	in	
42-104	18263-18266	the	
42-105	18267-18269	C1	
42-106	18270-18275	state	
42-107	18275-18276	.	

#Text=●     Enabled: The CPU transitions to its minimum frequency. This option saves the maximum amount of power in the C1 state. Processor C3 report You can specify whether the BIOS sends the C3 report to the operating system. When the OS receives the report, it can transition the processor into the lower C3 power state to decrease energy use while maintaining optimal processor performance. The setting can be one of the following:
43-1	18277-18278	●	
43-2	18278-18282	    	
43-3	18283-18290	Enabled	
43-4	18290-18291	:	
43-5	18292-18295	The	
43-6	18296-18299	CPU	
43-7	18300-18311	transitions	
43-8	18312-18314	to	
43-9	18315-18318	its	
43-10	18319-18326	minimum	
43-11	18327-18336	frequency	
43-12	18336-18337	.	
43-13	18338-18342	This	
43-14	18343-18349	option	
43-15	18350-18355	saves	
43-16	18356-18359	the	
43-17	18360-18367	maximum	
43-18	18368-18374	amount	
43-19	18375-18377	of	
43-20	18378-18383	power	
43-21	18384-18386	in	
43-22	18387-18390	the	
43-23	18391-18393	C1	
43-24	18394-18399	state	
43-25	18399-18400	.	
43-26	18401-18410	Processor	
43-27	18411-18413	C3	
43-28	18414-18420	report	
43-29	18421-18424	You	
43-30	18425-18428	can	
43-31	18429-18436	specify	
43-32	18437-18444	whether	
43-33	18445-18448	the	
43-34	18449-18453	BIOS	
43-35	18454-18459	sends	
43-36	18460-18463	the	
43-37	18464-18466	C3	
43-38	18467-18473	report	
43-39	18474-18476	to	
43-40	18477-18480	the	
43-41	18481-18490	operating	
43-42	18491-18497	system	
43-43	18497-18498	.	
43-44	18499-18503	When	
43-45	18504-18507	the	
43-46	18508-18510	OS	
43-47	18511-18519	receives	
43-48	18520-18523	the	
43-49	18524-18530	report	
43-50	18530-18531	,	
43-51	18532-18534	it	
43-52	18535-18538	can	
43-53	18539-18549	transition	
43-54	18550-18553	the	
43-55	18554-18563	processor	
43-56	18564-18568	into	
43-57	18569-18572	the	
43-58	18573-18578	lower	
43-59	18579-18581	C3	
43-60	18582-18587	power	
43-61	18588-18593	state	
43-62	18594-18596	to	
43-63	18597-18605	decrease	
43-64	18606-18612	energy	
43-65	18613-18616	use	
43-66	18617-18622	while	
43-67	18623-18634	maintaining	
43-68	18635-18642	optimal	
43-69	18643-18652	processor	
43-70	18653-18664	performance	
43-71	18664-18665	.	
43-72	18666-18669	The	
43-73	18670-18677	setting	
43-74	18678-18681	can	
43-75	18682-18684	be	
43-76	18685-18688	one	
43-77	18689-18691	of	
43-78	18692-18695	the	
43-79	18696-18705	following	
43-80	18705-18706	:	

#Text=●     Disabled: The BIOS does not send the C3 report. ●     Enabled: The BIOS sends the C3 report, allowing the OS to transition the processor to the C3 low-power state. Processor C6 report
44-1	18707-18708	●	
44-2	18708-18712	    	
44-3	18713-18721	Disabled	
44-4	18721-18722	:	
44-5	18723-18726	The	
44-6	18727-18731	BIOS	
44-7	18732-18736	does	
44-8	18737-18740	not	
44-9	18741-18745	send	
44-10	18746-18749	the	
44-11	18750-18752	C3	
44-12	18753-18759	report	
44-13	18759-18760	.	
44-14	18761-18762	●	
44-15	18762-18766	    	
44-16	18767-18774	Enabled	
44-17	18774-18775	:	
44-18	18776-18779	The	
44-19	18780-18784	BIOS	
44-20	18785-18790	sends	
44-21	18791-18794	the	
44-22	18795-18797	C3	
44-23	18798-18804	report	
44-24	18804-18805	,	
44-25	18806-18814	allowing	
44-26	18815-18818	the	
44-27	18819-18821	OS	
44-28	18822-18824	to	
44-29	18825-18835	transition	
44-30	18836-18839	the	
44-31	18840-18849	processor	
44-32	18850-18852	to	
44-33	18853-18856	the	
44-34	18857-18859	C3	
44-35	18860-18869	low-power	
44-36	18870-18875	state	
44-37	18875-18876	.	
44-38	18877-18886	Processor	
44-39	18887-18889	C6	
44-40	18890-18896	report	

#Text=The C6 state is power-saving halt and sleep state that a CPU can enter when it is not busy. Unfortunately, it can take some time for the CPU to leave these states and return to a running condition. If you are concerned about performance (for all but latency-sensitive single-threaded applications), and if you can do so, disable anything related to C-states. You can specify whether the BIOS sends the C6 report to the operating system. When the OS receives the report, it can transition the processor into the lower C6 power state to decrease energy use while maintaining optimal processor performance. The setting can be one of the following:
45-1	18897-18900	The	
45-2	18901-18903	C6	
45-3	18904-18909	state	
45-4	18910-18912	is	
45-5	18913-18925	power-saving	
45-6	18926-18930	halt	
45-7	18931-18934	and	
45-8	18935-18940	sleep	
45-9	18941-18946	state	
45-10	18947-18951	that	
45-11	18952-18953	a	
45-12	18954-18957	CPU	
45-13	18958-18961	can	
45-14	18962-18967	enter	
45-15	18968-18972	when	
45-16	18973-18975	it	
45-17	18976-18978	is	
45-18	18979-18982	not	
45-19	18983-18987	busy	
45-20	18987-18988	.	
45-21	18989-19002	Unfortunately	
45-22	19002-19003	,	
45-23	19004-19006	it	
45-24	19007-19010	can	
45-25	19011-19015	take	
45-26	19016-19020	some	
45-27	19021-19025	time	
45-28	19026-19029	for	
45-29	19030-19033	the	
45-30	19034-19037	CPU	
45-31	19038-19040	to	
45-32	19041-19046	leave	
45-33	19047-19052	these	
45-34	19053-19059	states	
45-35	19060-19063	and	
45-36	19064-19070	return	
45-37	19071-19073	to	
45-38	19074-19075	a	
45-39	19076-19083	running	
45-40	19084-19093	condition	
45-41	19093-19094	.	
45-42	19095-19097	If	
45-43	19098-19101	you	
45-44	19102-19105	are	
45-45	19106-19115	concerned	
45-46	19116-19121	about	
45-47	19122-19133	performance	
45-48	19134-19135	(	
45-49	19135-19138	for	
45-50	19139-19142	all	
45-51	19143-19146	but	
45-52	19147-19164	latency-sensitive	
45-53	19165-19180	single-threaded	
45-54	19181-19193	applications	
45-55	19193-19194	)	
45-56	19194-19195	,	
45-57	19196-19199	and	
45-58	19200-19202	if	
45-59	19203-19206	you	
45-60	19207-19210	can	
45-61	19211-19213	do	
45-62	19214-19216	so	
45-63	19216-19217	,	
45-64	19218-19225	disable	
45-65	19226-19234	anything	
45-66	19235-19242	related	
45-67	19243-19245	to	
45-68	19246-19254	C-states	
45-69	19254-19255	.	
45-70	19256-19259	You	
45-71	19260-19263	can	
45-72	19264-19271	specify	
45-73	19272-19279	whether	
45-74	19280-19283	the	
45-75	19284-19288	BIOS	
45-76	19289-19294	sends	
45-77	19295-19298	the	
45-78	19299-19301	C6	
45-79	19302-19308	report	
45-80	19309-19311	to	
45-81	19312-19315	the	
45-82	19316-19325	operating	
45-83	19326-19332	system	
45-84	19332-19333	.	
45-85	19334-19338	When	
45-86	19339-19342	the	
45-87	19343-19345	OS	
45-88	19346-19354	receives	
45-89	19355-19358	the	
45-90	19359-19365	report	
45-91	19365-19366	,	
45-92	19367-19369	it	
45-93	19370-19373	can	
45-94	19374-19384	transition	
45-95	19385-19388	the	
45-96	19389-19398	processor	
45-97	19399-19403	into	
45-98	19404-19407	the	
45-99	19408-19413	lower	
45-100	19414-19416	C6	
45-101	19417-19422	power	
45-102	19423-19428	state	
45-103	19429-19431	to	
45-104	19432-19440	decrease	
45-105	19441-19447	energy	
45-106	19448-19451	use	
45-107	19452-19457	while	
45-108	19458-19469	maintaining	
45-109	19470-19477	optimal	
45-110	19478-19487	processor	
45-111	19488-19499	performance	
45-112	19499-19500	.	
45-113	19501-19504	The	
45-114	19505-19512	setting	
45-115	19513-19516	can	
45-116	19517-19519	be	
45-117	19520-19523	one	
45-118	19524-19526	of	
45-119	19527-19530	the	
45-120	19531-19540	following	
45-121	19540-19541	:	

#Text=●     Disabled: The BIOS does not send the C6 report. ●     Enabled: The BIOS sends the C6 report, allowing the OS to transition the processor to the C6 low-power state. P-state coordination You can define the way that the BIOS communicates the P-state support model to the operating system. Three models are available, as defined by the Advanced Configuration and Power Interface (ACPI) specification:
46-1	19542-19543	●	
46-2	19543-19547	    	
46-3	19548-19556	Disabled	
46-4	19556-19557	:	
46-5	19558-19561	The	
46-6	19562-19566	BIOS	
46-7	19567-19571	does	
46-8	19572-19575	not	
46-9	19576-19580	send	
46-10	19581-19584	the	
46-11	19585-19587	C6	
46-12	19588-19594	report	
46-13	19594-19595	.	
46-14	19596-19597	●	
46-15	19597-19601	    	
46-16	19602-19609	Enabled	
46-17	19609-19610	:	
46-18	19611-19614	The	
46-19	19615-19619	BIOS	
46-20	19620-19625	sends	
46-21	19626-19629	the	
46-22	19630-19632	C6	
46-23	19633-19639	report	
46-24	19639-19640	,	
46-25	19641-19649	allowing	
46-26	19650-19653	the	
46-27	19654-19656	OS	
46-28	19657-19659	to	
46-29	19660-19670	transition	
46-30	19671-19674	the	
46-31	19675-19684	processor	
46-32	19685-19687	to	
46-33	19688-19691	the	
46-34	19692-19694	C6	
46-35	19695-19704	low-power	
46-36	19705-19710	state	
46-37	19710-19711	.	
46-38	19712-19719	P-state	
46-39	19720-19732	coordination	
46-40	19733-19736	You	
46-41	19737-19740	can	
46-42	19741-19747	define	
46-43	19748-19751	the	
46-44	19752-19755	way	
46-45	19756-19760	that	
46-46	19761-19764	the	
46-47	19765-19769	BIOS	
46-48	19770-19782	communicates	
46-49	19783-19786	the	
46-50	19787-19794	P-state	
46-51	19795-19802	support	
46-52	19803-19808	model	
46-53	19809-19811	to	
46-54	19812-19815	the	
46-55	19816-19825	operating	
46-56	19826-19832	system	
46-57	19832-19833	.	
46-58	19834-19839	Three	
46-59	19840-19846	models	
46-60	19847-19850	are	
46-61	19851-19860	available	
46-62	19860-19861	,	
46-63	19862-19864	as	
46-64	19865-19872	defined	
46-65	19873-19875	by	
46-66	19876-19879	the	
46-67	19880-19888	Advanced	
46-68	19889-19902	Configuration	
46-69	19903-19906	and	
46-70	19907-19912	Power	
46-71	19913-19922	Interface	
46-72	19923-19924	(	
46-73	19924-19928	ACPI	
46-74	19928-19929	)	
46-75	19930-19943	specification	
46-76	19943-19944	:	

#Text=●     HW_ALL: The processor hardware is responsible for coordinating the P-state among logical processors with dependencies (all the logical processors in a package). ●     SW_ALL: The OS Power Manager (OSPM) is responsible for coordinating the P-state among logical processors with dependencies (all the logical processors in a physical package) and must initiate the transition on all the logical processors.
47-1	19945-19946	●	
47-2	19946-19950	    	
47-3	19951-19957	HW_ALL	
47-4	19957-19958	:	
47-5	19959-19962	The	
47-6	19963-19972	processor	
47-7	19973-19981	hardware	
47-8	19982-19984	is	
47-9	19985-19996	responsible	
47-10	19997-20000	for	
47-11	20001-20013	coordinating	
47-12	20014-20017	the	
47-13	20018-20025	P-state	
47-14	20026-20031	among	
47-15	20032-20039	logical	
47-16	20040-20050	processors	
47-17	20051-20055	with	
47-18	20056-20068	dependencies	
47-19	20069-20070	(	
47-20	20070-20073	all	
47-21	20074-20077	the	
47-22	20078-20085	logical	
47-23	20086-20096	processors	
47-24	20097-20099	in	
47-25	20100-20101	a	
47-26	20102-20109	package	
47-27	20109-20110	)	
47-28	20110-20111	.	
47-29	20112-20113	●	
47-30	20113-20117	    	
47-31	20118-20124	SW_ALL	
47-32	20124-20125	:	
47-33	20126-20129	The	
47-34	20130-20132	OS	
47-35	20133-20138	Power	
47-36	20139-20146	Manager	
47-37	20147-20148	(	
47-38	20148-20152	OSPM	
47-39	20152-20153	)	
47-40	20154-20156	is	
47-41	20157-20168	responsible	
47-42	20169-20172	for	
47-43	20173-20185	coordinating	
47-44	20186-20189	the	
47-45	20190-20197	P-state	
47-46	20198-20203	among	
47-47	20204-20211	logical	
47-48	20212-20222	processors	
47-49	20223-20227	with	
47-50	20228-20240	dependencies	
47-51	20241-20242	(	
47-52	20242-20245	all	
47-53	20246-20249	the	
47-54	20250-20257	logical	
47-55	20258-20268	processors	
47-56	20269-20271	in	
47-57	20272-20273	a	
47-58	20274-20282	physical	
47-59	20283-20290	package	
47-60	20290-20291	)	
47-61	20292-20295	and	
47-62	20296-20300	must	
47-63	20301-20309	initiate	
47-64	20310-20313	the	
47-65	20314-20324	transition	
47-66	20325-20327	on	
47-67	20328-20331	all	
47-68	20332-20335	the	
47-69	20336-20343	logical	
47-70	20344-20354	processors	
47-71	20354-20355	.	

#Text=●     SW_ANY: The OSPM is responsible for coordinating the P-state among logical processors with dependencies (all the logical processors in a package) and can initiate the transition on any of the logical processors in the domain. Note:      The power technology option must be set to Custom; otherwise, the server ignores the setting for this parameter. Package C-state limit
48-1	20356-20357	●	
48-2	20357-20361	    	
48-3	20362-20368	SW_ANY	
48-4	20368-20369	:	
48-5	20370-20373	The	
48-6	20374-20378	OSPM	
48-7	20379-20381	is	
48-8	20382-20393	responsible	
48-9	20394-20397	for	
48-10	20398-20410	coordinating	
48-11	20411-20414	the	
48-12	20415-20422	P-state	
48-13	20423-20428	among	
48-14	20429-20436	logical	
48-15	20437-20447	processors	
48-16	20448-20452	with	
48-17	20453-20465	dependencies	
48-18	20466-20467	(	
48-19	20467-20470	all	
48-20	20471-20474	the	
48-21	20475-20482	logical	
48-22	20483-20493	processors	
48-23	20494-20496	in	
48-24	20497-20498	a	
48-25	20499-20506	package	
48-26	20506-20507	)	
48-27	20508-20511	and	
48-28	20512-20515	can	
48-29	20516-20524	initiate	
48-30	20525-20528	the	
48-31	20529-20539	transition	
48-32	20540-20542	on	
48-33	20543-20546	any	
48-34	20547-20549	of	
48-35	20550-20553	the	
48-36	20554-20561	logical	
48-37	20562-20572	processors	
48-38	20573-20575	in	
48-39	20576-20579	the	
48-40	20580-20586	domain	
48-41	20586-20587	.	
48-42	20588-20592	Note	
48-43	20592-20593	:	
48-44	20593-20598	     	
48-45	20599-20602	The	
48-46	20603-20608	power	
48-47	20609-20619	technology	
48-48	20620-20626	option	
48-49	20627-20631	must	
48-50	20632-20634	be	
48-51	20635-20638	set	
48-52	20639-20641	to	
48-53	20642-20648	Custom	
48-54	20648-20649	;	
48-55	20650-20659	otherwise	
48-56	20659-20660	,	
48-57	20661-20664	the	
48-58	20665-20671	server	
48-59	20672-20679	ignores	
48-60	20680-20683	the	
48-61	20684-20691	setting	
48-62	20692-20695	for	
48-63	20696-20700	this	
48-64	20701-20710	parameter	
48-65	20710-20711	.	
48-66	20712-20719	Package	
48-67	20720-20727	C-state	
48-68	20728-20733	limit	

#Text=When power technology is set to Custom, use this option to configure the lowest processor idle power state (C-state). The processor automatically transitions into package C-states based on the core C-states to which cores on the processor have transitioned. The higher the package C-state, the lower the power use of that idle package state. The default setting, Package C6 (nonretention), is the lowest power idle package state supported by the processor. You can specify the amount of power available to the server components when they are idle. The possible settings are as follows: ●     C0/C1 State: When the CPU is idle, the system slightly reduces the power consumption. This option requires less power than C0 and allows the server to return quickly to high-performance mode.
49-1	20734-20738	When	
49-2	20739-20744	power	
49-3	20745-20755	technology	
49-4	20756-20758	is	
49-5	20759-20762	set	
49-6	20763-20765	to	
49-7	20766-20772	Custom	
49-8	20772-20773	,	
49-9	20774-20777	use	
49-10	20778-20782	this	
49-11	20783-20789	option	
49-12	20790-20792	to	
49-13	20793-20802	configure	
49-14	20803-20806	the	
49-15	20807-20813	lowest	
49-16	20814-20823	processor	
49-17	20824-20828	idle	
49-18	20829-20834	power	
49-19	20835-20840	state	
49-20	20841-20842	(	
49-21	20842-20849	C-state	
49-22	20849-20850	)	
49-23	20850-20851	.	
49-24	20852-20855	The	
49-25	20856-20865	processor	
49-26	20866-20879	automatically	
49-27	20880-20891	transitions	
49-28	20892-20896	into	
49-29	20897-20904	package	
49-30	20905-20913	C-states	
49-31	20914-20919	based	
49-32	20920-20922	on	
49-33	20923-20926	the	
49-34	20927-20931	core	
49-35	20932-20940	C-states	
49-36	20941-20943	to	
49-37	20944-20949	which	
49-38	20950-20955	cores	
49-39	20956-20958	on	
49-40	20959-20962	the	
49-41	20963-20972	processor	
49-42	20973-20977	have	
49-43	20978-20990	transitioned	
49-44	20990-20991	.	
49-45	20992-20995	The	
49-46	20996-21002	higher	
49-47	21003-21006	the	
49-48	21007-21014	package	
49-49	21015-21022	C-state	
49-50	21022-21023	,	
49-51	21024-21027	the	
49-52	21028-21033	lower	
49-53	21034-21037	the	
49-54	21038-21043	power	
49-55	21044-21047	use	
49-56	21048-21050	of	
49-57	21051-21055	that	
49-58	21056-21060	idle	
49-59	21061-21068	package	
49-60	21069-21074	state	
49-61	21074-21075	.	
49-62	21076-21079	The	
49-63	21080-21087	default	
49-64	21088-21095	setting	
49-65	21095-21096	,	
49-66	21097-21104	Package	
49-67	21105-21107	C6	
49-68	21108-21109	(	
49-69	21109-21121	nonretention	
49-70	21121-21122	)	
49-71	21122-21123	,	
49-72	21124-21126	is	
49-73	21127-21130	the	
49-74	21131-21137	lowest	
49-75	21138-21143	power	
49-76	21144-21148	idle	
49-77	21149-21156	package	
49-78	21157-21162	state	
49-79	21163-21172	supported	
49-80	21173-21175	by	
49-81	21176-21179	the	
49-82	21180-21189	processor	
49-83	21189-21190	.	
49-84	21191-21194	You	
49-85	21195-21198	can	
49-86	21199-21206	specify	
49-87	21207-21210	the	
49-88	21211-21217	amount	
49-89	21218-21220	of	
49-90	21221-21226	power	
49-91	21227-21236	available	
49-92	21237-21239	to	
49-93	21240-21243	the	
49-94	21244-21250	server	
49-95	21251-21261	components	
49-96	21262-21266	when	
49-97	21267-21271	they	
49-98	21272-21275	are	
49-99	21276-21280	idle	
49-100	21280-21281	.	
49-101	21282-21285	The	
49-102	21286-21294	possible	
49-103	21295-21303	settings	
49-104	21304-21307	are	
49-105	21308-21310	as	
49-106	21311-21318	follows	
49-107	21318-21319	:	
49-108	21320-21321	●	
49-109	21321-21325	    	
49-110	21326-21328	C0	
49-111	21328-21329	/	
49-112	21329-21331	C1	
49-113	21332-21337	State	
49-114	21337-21338	:	
49-115	21339-21343	When	
49-116	21344-21347	the	
49-117	21348-21351	CPU	
49-118	21352-21354	is	
49-119	21355-21359	idle	
49-120	21359-21360	,	
49-121	21361-21364	the	
49-122	21365-21371	system	
49-123	21372-21380	slightly	
49-124	21381-21388	reduces	
49-125	21389-21392	the	
49-126	21393-21398	power	
49-127	21399-21410	consumption	
49-128	21410-21411	.	
49-129	21412-21416	This	
49-130	21417-21423	option	
49-131	21424-21432	requires	
49-132	21433-21437	less	
49-133	21438-21443	power	
49-134	21444-21448	than	
49-135	21449-21451	C0	
49-136	21452-21455	and	
49-137	21456-21462	allows	
49-138	21463-21466	the	
49-139	21467-21473	server	
49-140	21474-21476	to	
49-141	21477-21483	return	
49-142	21484-21491	quickly	
49-143	21492-21494	to	
49-144	21495-21511	high-performance	
49-145	21512-21516	mode	
49-146	21516-21517	.	

#Text=●     C2 State: When the CPU is idle, the system reduces power consumption more than with the C1 option. This option requires less power than C1 or C0, but the server takes slightly longer to return to high-performance mode. ●     C6 Nonretention: When the CPU is idle, the system reduces the power consumption more than with the C3 option. This option saves more power than C0, C1, or C3, but the system may experience performance problems until the server returns to full power.
50-1	21518-21519	●	
50-2	21519-21523	    	
50-3	21524-21526	C2	
50-4	21527-21532	State	
50-5	21532-21533	:	
50-6	21534-21538	When	
50-7	21539-21542	the	
50-8	21543-21546	CPU	
50-9	21547-21549	is	
50-10	21550-21554	idle	
50-11	21554-21555	,	
50-12	21556-21559	the	
50-13	21560-21566	system	
50-14	21567-21574	reduces	
50-15	21575-21580	power	
50-16	21581-21592	consumption	
50-17	21593-21597	more	
50-18	21598-21602	than	
50-19	21603-21607	with	
50-20	21608-21611	the	
50-21	21612-21614	C1	
50-22	21615-21621	option	
50-23	21621-21622	.	
50-24	21623-21627	This	
50-25	21628-21634	option	
50-26	21635-21643	requires	
50-27	21644-21648	less	
50-28	21649-21654	power	
50-29	21655-21659	than	
50-30	21660-21662	C1	
50-31	21663-21665	or	
50-32	21666-21668	C0	
50-33	21668-21669	,	
50-34	21670-21673	but	
50-35	21674-21677	the	
50-36	21678-21684	server	
50-37	21685-21690	takes	
50-38	21691-21699	slightly	
50-39	21700-21706	longer	
50-40	21707-21709	to	
50-41	21710-21716	return	
50-42	21717-21719	to	
50-43	21720-21736	high-performance	
50-44	21737-21741	mode	
50-45	21741-21742	.	
50-46	21743-21744	●	
50-47	21744-21748	    	
50-48	21749-21751	C6	
50-49	21752-21764	Nonretention	
50-50	21764-21765	:	
50-51	21766-21770	When	
50-52	21771-21774	the	
50-53	21775-21778	CPU	
50-54	21779-21781	is	
50-55	21782-21786	idle	
50-56	21786-21787	,	
50-57	21788-21791	the	
50-58	21792-21798	system	
50-59	21799-21806	reduces	
50-60	21807-21810	the	
50-61	21811-21816	power	
50-62	21817-21828	consumption	
50-63	21829-21833	more	
50-64	21834-21838	than	
50-65	21839-21843	with	
50-66	21844-21847	the	
50-67	21848-21850	C3	
50-68	21851-21857	option	
50-69	21857-21858	.	
50-70	21859-21863	This	
50-71	21864-21870	option	
50-72	21871-21876	saves	
50-73	21877-21881	more	
50-74	21882-21887	power	
50-75	21888-21892	than	
50-76	21893-21895	C0	
50-77	21895-21896	,	
50-78	21897-21899	C1	
50-79	21899-21900	,	
50-80	21901-21903	or	
50-81	21904-21906	C3	
50-82	21906-21907	,	
50-83	21908-21911	but	
50-84	21912-21915	the	
50-85	21916-21922	system	
50-86	21923-21926	may	
50-87	21927-21937	experience	
50-88	21938-21949	performance	
50-89	21950-21958	problems	
50-90	21959-21964	until	
50-91	21965-21968	the	
50-92	21969-21975	server	
50-93	21976-21983	returns	
50-94	21984-21986	to	
50-95	21987-21991	full	
50-96	21992-21997	power	
50-97	21997-21998	.	

#Text=●     C6 Retention: When the CPU is idle, the system reduces power consumption more than with the C3 option. This option consumes slightly more power than the C6 Nonretention option, because the processor is operating at Pn voltage to reduce the package’s C-state exit latency. Energy performance You can specify whether system performance or energy efficiency is more important on this server. The setting can be one of the following: ●     Performance: The server provides all server components with full power at all times. This option maintains the highest level of performance and requires the greatest amount of power.
51-1	21999-22000	●	
51-2	22000-22004	    	
51-3	22005-22007	C6	
51-4	22008-22017	Retention	
51-5	22017-22018	:	
51-6	22019-22023	When	
51-7	22024-22027	the	
51-8	22028-22031	CPU	
51-9	22032-22034	is	
51-10	22035-22039	idle	
51-11	22039-22040	,	
51-12	22041-22044	the	
51-13	22045-22051	system	
51-14	22052-22059	reduces	
51-15	22060-22065	power	
51-16	22066-22077	consumption	
51-17	22078-22082	more	
51-18	22083-22087	than	
51-19	22088-22092	with	
51-20	22093-22096	the	
51-21	22097-22099	C3	
51-22	22100-22106	option	
51-23	22106-22107	.	
51-24	22108-22112	This	
51-25	22113-22119	option	
51-26	22120-22128	consumes	
51-27	22129-22137	slightly	
51-28	22138-22142	more	
51-29	22143-22148	power	
51-30	22149-22153	than	
51-31	22154-22157	the	
51-32	22158-22160	C6	
51-33	22161-22173	Nonretention	
51-34	22174-22180	option	
51-35	22180-22181	,	
51-36	22182-22189	because	
51-37	22190-22193	the	
51-38	22194-22203	processor	
51-39	22204-22206	is	
51-40	22207-22216	operating	
51-41	22217-22219	at	
51-42	22220-22222	Pn	
51-43	22223-22230	voltage	
51-44	22231-22233	to	
51-45	22234-22240	reduce	
51-46	22241-22244	the	
51-47	22245-22252	package	
51-48	22252-22253	’	
51-49	22253-22254	s	
51-50	22255-22262	C-state	
51-51	22263-22267	exit	
51-52	22268-22275	latency	
51-53	22275-22276	.	
51-54	22277-22283	Energy	
51-55	22284-22295	performance	
51-56	22296-22299	You	
51-57	22300-22303	can	
51-58	22304-22311	specify	
51-59	22312-22319	whether	
51-60	22320-22326	system	
51-61	22327-22338	performance	
51-62	22339-22341	or	
51-63	22342-22348	energy	
51-64	22349-22359	efficiency	
51-65	22360-22362	is	
51-66	22363-22367	more	
51-67	22368-22377	important	
51-68	22378-22380	on	
51-69	22381-22385	this	
51-70	22386-22392	server	
51-71	22392-22393	.	
51-72	22394-22397	The	
51-73	22398-22405	setting	
51-74	22406-22409	can	
51-75	22410-22412	be	
51-76	22413-22416	one	
51-77	22417-22419	of	
51-78	22420-22423	the	
51-79	22424-22433	following	
51-80	22433-22434	:	
51-81	22435-22436	●	
51-82	22436-22440	    	
51-83	22441-22452	Performance	
51-84	22452-22453	:	
51-85	22454-22457	The	
51-86	22458-22464	server	
51-87	22465-22473	provides	
51-88	22474-22477	all	
51-89	22478-22484	server	
51-90	22485-22495	components	
51-91	22496-22500	with	
51-92	22501-22505	full	
51-93	22506-22511	power	
51-94	22512-22514	at	
51-95	22515-22518	all	
51-96	22519-22524	times	
51-97	22524-22525	.	
51-98	22526-22530	This	
51-99	22531-22537	option	
51-100	22538-22547	maintains	
51-101	22548-22551	the	
51-102	22552-22559	highest	
51-103	22560-22565	level	
51-104	22566-22568	of	
51-105	22569-22580	performance	
51-106	22581-22584	and	
51-107	22585-22593	requires	
51-108	22594-22597	the	
51-109	22598-22606	greatest	
51-110	22607-22613	amount	
51-111	22614-22616	of	
51-112	22617-22622	power	
51-113	22622-22623	.	

#Text=●     Balanced Performance: The server provides all server components with enough power to keep a balance between performance and power. ●     Balanced Energy: The server provides all server components with enough power to keep a balance between performance and power. ●     Energy Efficient: The server provides all server components with less power to reduce power consumption. Note:      Power Technology must be set to Custom or the server ignores the setting for this parameter
52-1	22624-22625	●	
52-2	22625-22629	    	
52-3	22630-22638	Balanced	
52-4	22639-22650	Performance	
52-5	22650-22651	:	
52-6	22652-22655	The	
52-7	22656-22662	server	
52-8	22663-22671	provides	
52-9	22672-22675	all	
52-10	22676-22682	server	
52-11	22683-22693	components	
52-12	22694-22698	with	
52-13	22699-22705	enough	
52-14	22706-22711	power	
52-15	22712-22714	to	
52-16	22715-22719	keep	
52-17	22720-22721	a	
52-18	22722-22729	balance	
52-19	22730-22737	between	
52-20	22738-22749	performance	
52-21	22750-22753	and	
52-22	22754-22759	power	
52-23	22759-22760	.	
52-24	22761-22762	●	
52-25	22762-22766	    	
52-26	22767-22775	Balanced	
52-27	22776-22782	Energy	
52-28	22782-22783	:	
52-29	22784-22787	The	
52-30	22788-22794	server	
52-31	22795-22803	provides	
52-32	22804-22807	all	
52-33	22808-22814	server	
52-34	22815-22825	components	
52-35	22826-22830	with	
52-36	22831-22837	enough	
52-37	22838-22843	power	
52-38	22844-22846	to	
52-39	22847-22851	keep	
52-40	22852-22853	a	
52-41	22854-22861	balance	
52-42	22862-22869	between	
52-43	22870-22881	performance	
52-44	22882-22885	and	
52-45	22886-22891	power	
52-46	22891-22892	.	
52-47	22893-22894	●	
52-48	22894-22898	    	
52-49	22899-22905	Energy	
52-50	22906-22915	Efficient	
52-51	22915-22916	:	
52-52	22917-22920	The	
52-53	22921-22927	server	
52-54	22928-22936	provides	
52-55	22937-22940	all	
52-56	22941-22947	server	
52-57	22948-22958	components	
52-58	22959-22963	with	
52-59	22964-22968	less	
52-60	22969-22974	power	
52-61	22975-22977	to	
52-62	22978-22984	reduce	
52-63	22985-22990	power	
52-64	22991-23002	consumption	
52-65	23002-23003	.	
52-66	23004-23008	Note	
52-67	23008-23009	:	
52-68	23009-23014	     	
52-69	23015-23020	Power	
52-70	23021-23031	Technology	
52-71	23032-23036	must	
52-72	23037-23039	be	
52-73	23040-23043	set	
52-74	23044-23046	to	
52-75	23047-23053	Custom	
52-76	23054-23056	or	
52-77	23057-23060	the	
52-78	23061-23067	server	
52-79	23068-23075	ignores	
52-80	23076-23079	the	
52-81	23080-23087	setting	
52-82	23088-23091	for	
52-83	23092-23096	this	
52-84	23097-23106	parameter	

#Text=Autonomous Core C-state When the operating system requests CPU core C1 state, system hardware automatically changes the request to core C6 state This BIOS switch allows 2 options: "Enabled" and "Disabled". ●     Enabled: HALT and C1 request get converted to C6 requests in hardware.
53-1	23107-23117	Autonomous	
53-2	23118-23122	Core	
53-3	23123-23130	C-state	
53-4	23131-23135	When	
53-5	23136-23139	the	
53-6	23140-23149	operating	
53-7	23150-23156	system	
53-8	23157-23165	requests	
53-9	23166-23169	CPU	
53-10	23170-23174	core	
53-11	23175-23177	C1	
53-12	23178-23183	state	
53-13	23183-23184	,	
53-14	23185-23191	system	
53-15	23192-23200	hardware	
53-16	23201-23214	automatically	
53-17	23215-23222	changes	
53-18	23223-23226	the	
53-19	23227-23234	request	
53-20	23235-23237	to	
53-21	23238-23242	core	
53-22	23243-23245	C6	
53-23	23246-23251	state	
53-24	23252-23256	This	
53-25	23257-23261	BIOS	
53-26	23262-23268	switch	
53-27	23269-23275	allows	
53-28	23276-23277	2	
53-29	23278-23285	options	
53-30	23285-23286	:	
53-31	23287-23288	"	
53-32	23288-23295	Enabled	
53-33	23295-23296	"	
53-34	23297-23300	and	
53-35	23301-23302	"	
53-36	23302-23310	Disabled	
53-37	23310-23311	"	
53-38	23311-23312	.	
53-39	23313-23314	●	
53-40	23314-23318	    	
53-41	23319-23326	Enabled	
53-42	23326-23327	:	
53-43	23328-23332	HALT	
53-44	23333-23336	and	
53-45	23337-23339	C1	
53-46	23340-23347	request	
53-47	23348-23351	get	
53-48	23352-23361	converted	
53-49	23362-23364	to	
53-50	23365-23367	C6	
53-51	23368-23376	requests	
53-52	23377-23379	in	
53-53	23380-23388	hardware	
53-54	23388-23389	.	

#Text=●     Disabled: only C0 and C1 are used by the OS. C1 gets enabled automatically when an OS autohalts. By default, Autonomous Core C-state is disabled. Workload configuration You can configure workload optimization. You can configure the following options: ●     Balanced ●     I/O Sensitive ●     Non-Uniform Memory Access (NUMA)
54-1	23390-23391	●	
54-2	23391-23395	    	
54-3	23396-23404	Disabled	
54-4	23404-23405	:	
54-5	23406-23410	only	
54-6	23411-23413	C0	
54-7	23414-23417	and	
54-8	23418-23420	C1	
54-9	23421-23424	are	
54-10	23425-23429	used	
54-11	23430-23432	by	
54-12	23433-23436	the	
54-13	23437-23439	OS	
54-14	23439-23440	.	
54-15	23441-23443	C1	
54-16	23444-23448	gets	
54-17	23449-23456	enabled	
54-18	23457-23470	automatically	
54-19	23471-23475	when	
54-20	23476-23478	an	
54-21	23479-23481	OS	
54-22	23482-23491	autohalts	
54-23	23491-23492	.	
54-24	23493-23495	By	
54-25	23496-23503	default	
54-26	23503-23504	,	
54-27	23505-23515	Autonomous	
54-28	23516-23520	Core	
54-29	23521-23528	C-state	
54-30	23529-23531	is	
54-31	23532-23540	disabled	
54-32	23540-23541	.	
54-33	23542-23550	Workload	
54-34	23551-23564	configuration	
54-35	23565-23568	You	
54-36	23569-23572	can	
54-37	23573-23582	configure	
54-38	23583-23591	workload	
54-39	23592-23604	optimization	
54-40	23604-23605	.	
54-41	23606-23609	You	
54-42	23610-23613	can	
54-43	23614-23623	configure	
54-44	23624-23627	the	
54-45	23628-23637	following	
54-46	23638-23645	options	
54-47	23645-23646	:	
54-48	23647-23648	●	
54-49	23648-23652	    	
54-50	23653-23661	Balanced	
54-51	23662-23663	●	
54-52	23663-23667	    	
54-53	23668-23669	I	
54-54	23669-23670	/	
54-55	23670-23671	O	
54-56	23672-23681	Sensitive	
54-57	23682-23683	●	
54-58	23683-23687	    	
54-59	23688-23699	Non-Uniform	
54-60	23700-23706	Memory	
54-61	23707-23713	Access	
54-62	23714-23715	(	
54-63	23715-23719	NUMA	
54-64	23719-23720	)	

#Text=●     Uniform Memory Access (UMA) By default, I/O Sensitive is enabled. Memory settings You can use several settings to optimize memory performance. Memory reliability, availability, and serviceability configuration Always set the memory reliability, availability, and serviceability (RAS) configuration to Maximum Performance for systems that require the highest performance and do not require memory fault-tolerance options.
55-1	23721-23722	●	
55-2	23722-23726	    	
55-3	23727-23734	Uniform	
55-4	23735-23741	Memory	
55-5	23742-23748	Access	
55-6	23749-23750	(	
55-7	23750-23753	UMA	
55-8	23753-23754	)	
55-9	23755-23757	By	
55-10	23758-23765	default	
55-11	23765-23766	,	
55-12	23767-23768	I	
55-13	23768-23769	/	
55-14	23769-23770	O	
55-15	23771-23780	Sensitive	
55-16	23781-23783	is	
55-17	23784-23791	enabled	
55-18	23791-23792	.	
55-19	23793-23799	Memory	
55-20	23800-23808	settings	
55-21	23809-23812	You	
55-22	23813-23816	can	
55-23	23817-23820	use	
55-24	23821-23828	several	
55-25	23829-23837	settings	
55-26	23838-23840	to	
55-27	23841-23849	optimize	
55-28	23850-23856	memory	
55-29	23857-23868	performance	
55-30	23868-23869	.	
55-31	23870-23876	Memory	
55-32	23877-23888	reliability	
55-33	23888-23889	,	
55-34	23890-23902	availability	
55-35	23902-23903	,	
55-36	23904-23907	and	
55-37	23908-23922	serviceability	
55-38	23923-23936	configuration	
55-39	23937-23943	Always	
55-40	23944-23947	set	
55-41	23948-23951	the	
55-42	23952-23958	memory	
55-43	23959-23970	reliability	
55-44	23970-23971	,	
55-45	23972-23984	availability	
55-46	23984-23985	,	
55-47	23986-23989	and	
55-48	23990-24004	serviceability	
55-49	24005-24006	(	
55-50	24006-24009	RAS	
55-51	24009-24010	)	
55-52	24011-24024	configuration	
55-53	24025-24027	to	
55-54	24028-24035	Maximum	
55-55	24036-24047	Performance	
55-56	24048-24051	for	
55-57	24052-24059	systems	
55-58	24060-24064	that	
55-59	24065-24072	require	
55-60	24073-24076	the	
55-61	24077-24084	highest	
55-62	24085-24096	performance	
55-63	24097-24100	and	
55-64	24101-24103	do	
55-65	24104-24107	not	
55-66	24108-24115	require	
55-67	24116-24122	memory	
55-68	24123-24138	fault-tolerance	
55-69	24139-24146	options	
55-70	24146-24147	.	

#Text=The following settings are available: ●     Maximum Performance: System performance is optimized. ●     Mirror Mode 1LM (one-level memory): System reliability is optimized by using half the system memory as backup.
56-1	24148-24151	The	
56-2	24152-24161	following	
56-3	24162-24170	settings	
56-4	24171-24174	are	
56-5	24175-24184	available	
56-6	24184-24185	:	
56-7	24186-24187	●	
56-8	24187-24191	    	
56-9	24192-24199	Maximum	
56-10	24200-24211	Performance	
56-11	24211-24212	:	
56-12	24213-24219	System	
56-13	24220-24231	performance	
56-14	24232-24234	is	
56-15	24235-24244	optimized	
56-16	24244-24245	.	
56-17	24246-24247	●	
56-18	24247-24251	    	
56-19	24252-24258	Mirror	
56-20	24259-24263	Mode	
56-21	24264-24267	1LM	
56-22	24268-24269	(	
56-23	24269-24278	one-level	
56-24	24279-24285	memory	
56-25	24285-24286	)	
56-26	24286-24287	:	
56-27	24288-24294	System	
56-28	24295-24306	reliability	
56-29	24307-24309	is	
56-30	24310-24319	optimized	
56-31	24320-24322	by	
56-32	24323-24328	using	
56-33	24329-24333	half	
56-34	24334-24337	the	
56-35	24338-24344	system	
56-36	24345-24351	memory	
56-37	24352-24354	as	
56-38	24355-24361	backup	
56-39	24361-24362	.	

#Text=Note:      For the optimal balance of performance and system stability it is recommended to use “Platform Default” (ADDDC Sparing enabled) for the Memory RAS configuration. ADDDC Sparing will incur a small performance penalty. If maximum performance is desired independently of system stability the “Maximum-Performance” Memory RAS setting can be used. Non-uniform memory access
57-1	24363-24367	Note	
57-2	24367-24368	:	
57-3	24368-24373	     	
57-4	24374-24377	For	
57-5	24378-24381	the	
57-6	24382-24389	optimal	
57-7	24390-24397	balance	
57-8	24398-24400	of	
57-9	24401-24412	performance	
57-10	24413-24416	and	
57-11	24417-24423	system	
57-12	24424-24433	stability	
57-13	24434-24436	it	
57-14	24437-24439	is	
57-15	24440-24451	recommended	
57-16	24452-24454	to	
57-17	24455-24458	use	
57-18	24459-24460	“	
57-19	24460-24468	Platform	
57-20	24469-24476	Default	
57-21	24476-24477	”	
57-22	24478-24479	(	
57-23	24479-24484	ADDDC	
57-24	24485-24492	Sparing	
57-25	24493-24500	enabled	
57-26	24500-24501	)	
57-27	24502-24505	for	
57-28	24506-24509	the	
57-29	24510-24516	Memory	
57-30	24517-24520	RAS	
57-31	24521-24534	configuration	
57-32	24534-24535	.	
57-33	24536-24541	ADDDC	
57-34	24542-24549	Sparing	
57-35	24550-24554	will	
57-36	24555-24560	incur	
57-37	24561-24562	a	
57-38	24563-24568	small	
57-39	24569-24580	performance	
57-40	24581-24588	penalty	
57-41	24588-24589	.	
57-42	24590-24592	If	
57-43	24593-24600	maximum	
57-44	24601-24612	performance	
57-45	24613-24615	is	
57-46	24616-24623	desired	
57-47	24624-24637	independently	
57-48	24638-24640	of	
57-49	24641-24647	system	
57-50	24648-24657	stability	
57-51	24658-24661	the	
57-52	24662-24663	“	
57-53	24663-24682	Maximum-Performance	
57-54	24682-24683	”	
57-55	24684-24690	Memory	
57-56	24691-24694	RAS	
57-57	24695-24702	setting	
57-58	24703-24706	can	
57-59	24707-24709	be	
57-60	24710-24714	used	
57-61	24714-24715	.	
57-62	24716-24727	Non-uniform	
57-63	24728-24734	memory	
57-64	24735-24741	access	

#Text=Most modern operating systems, particularly virtualization hypervisors, support NUMA because in the latest server designs, a processor is attached to a memory controller: therefore, half the memory belongs to one processor, and half belongs to the other processor. If a core needs to access memory that resides in another processor, a longer latency period is needed to access that part of memory. Operating systems and hypervisors recognize this architecture and are designed to reduce such trips. For hypervisors such as those from VMware and for modern applications designed for NUMA, keep this option enabled. Integrated memory controller interleaving The Integrated Memory Controller (IMC) BIOS option controls the interleaving between the integrated memory controllers. There are two integrated memory controllers per CPU socket in a x86 server running Intel Xeon scalable processors. If integrated memory controller Interleaving is set to 2-way, addresses will be interleaved between the two-integrated memory controller. If integrated memory controller interleaving is set to 1-way, there will be no interleaving.
58-1	24742-24746	Most	
58-2	24747-24753	modern	
58-3	24754-24763	operating	
58-4	24764-24771	systems	
58-5	24771-24772	,	
58-6	24773-24785	particularly	
58-7	24786-24800	virtualization	
58-8	24801-24812	hypervisors	
58-9	24812-24813	,	
58-10	24814-24821	support	
58-11	24822-24826	NUMA	
58-12	24827-24834	because	
58-13	24835-24837	in	
58-14	24838-24841	the	
58-15	24842-24848	latest	
58-16	24849-24855	server	
58-17	24856-24863	designs	
58-18	24863-24864	,	
58-19	24865-24866	a	
58-20	24867-24876	processor	
58-21	24877-24879	is	
58-22	24880-24888	attached	
58-23	24889-24891	to	
58-24	24892-24893	a	
58-25	24894-24900	memory	
58-26	24901-24911	controller	
58-27	24911-24912	:	
58-28	24913-24922	therefore	
58-29	24922-24923	,	
58-30	24924-24928	half	
58-31	24929-24932	the	
58-32	24933-24939	memory	
58-33	24940-24947	belongs	
58-34	24948-24950	to	
58-35	24951-24954	one	
58-36	24955-24964	processor	
58-37	24964-24965	,	
58-38	24966-24969	and	
58-39	24970-24974	half	
58-40	24975-24982	belongs	
58-41	24983-24985	to	
58-42	24986-24989	the	
58-43	24990-24995	other	
58-44	24996-25005	processor	
58-45	25005-25006	.	
58-46	25007-25009	If	
58-47	25010-25011	a	
58-48	25012-25016	core	
58-49	25017-25022	needs	
58-50	25023-25025	to	
58-51	25026-25032	access	
58-52	25033-25039	memory	
58-53	25040-25044	that	
58-54	25045-25052	resides	
58-55	25053-25055	in	
58-56	25056-25063	another	
58-57	25064-25073	processor	
58-58	25073-25074	,	
58-59	25075-25076	a	
58-60	25077-25083	longer	
58-61	25084-25091	latency	
58-62	25092-25098	period	
58-63	25099-25101	is	
58-64	25102-25108	needed	
58-65	25109-25111	to	
58-66	25112-25118	access	
58-67	25119-25123	that	
58-68	25124-25128	part	
58-69	25129-25131	of	
58-70	25132-25138	memory	
58-71	25138-25139	.	
58-72	25140-25149	Operating	
58-73	25150-25157	systems	
58-74	25158-25161	and	
58-75	25162-25173	hypervisors	
58-76	25174-25183	recognize	
58-77	25184-25188	this	
58-78	25189-25201	architecture	
58-79	25202-25205	and	
58-80	25206-25209	are	
58-81	25210-25218	designed	
58-82	25219-25221	to	
58-83	25222-25228	reduce	
58-84	25229-25233	such	
58-85	25234-25239	trips	
58-86	25239-25240	.	
58-87	25241-25244	For	
58-88	25245-25256	hypervisors	
58-89	25257-25261	such	
58-90	25262-25264	as	
58-91	25265-25270	those	
58-92	25271-25275	from	
58-93	25276-25282	VMware	
58-94	25283-25286	and	
58-95	25287-25290	for	
58-96	25291-25297	modern	
58-97	25298-25310	applications	
58-98	25311-25319	designed	
58-99	25320-25323	for	
58-100	25324-25328	NUMA	
58-101	25328-25329	,	
58-102	25330-25334	keep	
58-103	25335-25339	this	
58-104	25340-25346	option	
58-105	25347-25354	enabled	
58-106	25354-25355	.	
58-107	25356-25366	Integrated	
58-108	25367-25373	memory	
58-109	25374-25384	controller	
58-110	25385-25397	interleaving	
58-111	25398-25401	The	
58-112	25402-25412	Integrated	
58-113	25413-25419	Memory	
58-114	25420-25430	Controller	
58-115	25431-25432	(	
58-116	25432-25435	IMC	
58-117	25435-25436	)	
58-118	25437-25441	BIOS	
58-119	25442-25448	option	
58-120	25449-25457	controls	
58-121	25458-25461	the	
58-122	25462-25474	interleaving	
58-123	25475-25482	between	
58-124	25483-25486	the	
58-125	25487-25497	integrated	
58-126	25498-25504	memory	
58-127	25505-25516	controllers	
58-128	25516-25517	.	
58-129	25518-25523	There	
58-130	25524-25527	are	
58-131	25528-25531	two	
58-132	25532-25542	integrated	
58-133	25543-25549	memory	
58-134	25550-25561	controllers	
58-135	25562-25565	per	
58-136	25566-25569	CPU	
58-137	25570-25576	socket	
58-138	25577-25579	in	
58-139	25580-25581	a	
58-140	25582-25585	x86	
58-141	25586-25592	server	
58-142	25593-25600	running	
58-143	25601-25606	Intel	
58-144	25607-25611	Xeon	
58-145	25612-25620	scalable	
58-146	25621-25631	processors	
58-147	25631-25632	.	
58-148	25633-25635	If	
58-149	25636-25646	integrated	
58-150	25647-25653	memory	
58-151	25654-25664	controller	
58-152	25665-25677	Interleaving	
58-153	25678-25680	is	
58-154	25681-25684	set	
58-155	25685-25687	to	
58-156	25688-25689	2	
58-157	25689-25690	-	
58-158	25690-25693	way	
58-159	25693-25694	,	
58-160	25695-25704	addresses	
58-161	25705-25709	will	
58-162	25710-25712	be	
58-163	25713-25724	interleaved	
58-164	25725-25732	between	
58-165	25733-25736	the	
58-166	25737-25751	two-integrated	
58-167	25752-25758	memory	
58-168	25759-25769	controller	
58-169	25769-25770	.	
58-170	25771-25773	If	
58-171	25774-25784	integrated	
58-172	25785-25791	memory	
58-173	25792-25802	controller	
58-174	25803-25815	interleaving	
58-175	25816-25818	is	
58-176	25819-25822	set	
58-177	25823-25825	to	
58-178	25826-25827	1	
58-179	25827-25828	-	
58-180	25828-25831	way	
58-181	25831-25832	,	
58-182	25833-25838	there	
58-183	25839-25843	will	
58-184	25844-25846	be	
58-185	25847-25849	no	
58-186	25850-25862	interleaving	
58-187	25862-25863	.	

#Text=Note:      If Sub-NUMA Clustering (SNC) is disabled, integrated memory controller interleaving should be set to Auto. If SNC is enabled, integrated memory controller interleaving should be set to 1-way. The following settings are available: ●     1-way Interleave: There is no interleaving. ●     2-way Interleave: Addresses are interleaved between the two integrated memory controllers. ●     Auto: The CPU determines the integrated memory controller interleaving mode.
59-1	25864-25868	Note	
59-2	25868-25869	:	
59-3	25869-25874	     	
59-4	25875-25877	If	
59-5	25878-25886	Sub-NUMA	
59-6	25887-25897	Clustering	
59-7	25898-25899	(	
59-8	25899-25902	SNC	
59-9	25902-25903	)	
59-10	25904-25906	is	
59-11	25907-25915	disabled	
59-12	25915-25916	,	
59-13	25917-25927	integrated	
59-14	25928-25934	memory	
59-15	25935-25945	controller	
59-16	25946-25958	interleaving	
59-17	25959-25965	should	
59-18	25966-25968	be	
59-19	25969-25972	set	
59-20	25973-25975	to	
59-21	25976-25980	Auto	
59-22	25980-25981	.	
59-23	25982-25984	If	
59-24	25985-25988	SNC	
59-25	25989-25991	is	
59-26	25992-25999	enabled	
59-27	25999-26000	,	
59-28	26001-26011	integrated	
59-29	26012-26018	memory	
59-30	26019-26029	controller	
59-31	26030-26042	interleaving	
59-32	26043-26049	should	
59-33	26050-26052	be	
59-34	26053-26056	set	
59-35	26057-26059	to	
59-36	26060-26061	1	
59-37	26061-26062	-	
59-38	26062-26065	way	
59-39	26065-26066	.	
59-40	26067-26070	The	
59-41	26071-26080	following	
59-42	26081-26089	settings	
59-43	26090-26093	are	
59-44	26094-26103	available	
59-45	26103-26104	:	
59-46	26105-26106	●	
59-47	26106-26110	    	
59-48	26111-26112	1	
59-49	26112-26113	-	
59-50	26113-26116	way	
59-51	26117-26127	Interleave	
59-52	26127-26128	:	
59-53	26129-26134	There	
59-54	26135-26137	is	
59-55	26138-26140	no	
59-56	26141-26153	interleaving	
59-57	26153-26154	.	
59-58	26155-26156	●	
59-59	26156-26160	    	
59-60	26161-26162	2	
59-61	26162-26163	-	
59-62	26163-26166	way	
59-63	26167-26177	Interleave	
59-64	26177-26178	:	
59-65	26179-26188	Addresses	
59-66	26189-26192	are	
59-67	26193-26204	interleaved	
59-68	26205-26212	between	
59-69	26213-26216	the	
59-70	26217-26220	two	
59-71	26221-26231	integrated	
59-72	26232-26238	memory	
59-73	26239-26250	controllers	
59-74	26250-26251	.	
59-75	26252-26253	●	
59-76	26253-26257	    	
59-77	26258-26262	Auto	
59-78	26262-26263	:	
59-79	26264-26267	The	
59-80	26268-26271	CPU	
59-81	26272-26282	determines	
59-82	26283-26286	the	
59-83	26287-26297	integrated	
59-84	26298-26304	memory	
59-85	26305-26315	controller	
59-86	26316-26328	interleaving	
59-87	26329-26333	mode	
59-88	26333-26334	.	

#Text=Sub-NUMA clustering
60-1	26335-26343	Sub-NUMA	
60-2	26344-26354	clustering	

#Text=The SNC BIOS option provides localization benefits similar to the Cluster-on-Die (CoD) option, without some of the disadvantages of CoD. SNC breaks the LLC into two disjointed clusters based on address range, with each cluster bound to a subset of the memory controllers in the system. SNC improves average latency to the LLC and memory. SNC is a replacement for the CoD feature found in previous processor families. For a multisocket system, all SNC clusters are mapped to unique NUMA domains. Integrated memory controller interleaving must be set to the correct value to correspond with the SNC setting. The setting for this BIOS option can be one of the following: ●     Disabled: The LLC is treated as one cluster when this option is disabled. ●     Enabled: The LLC capacity is used more efficiently and latency is reduced as a result of the core and integrated memory controller proximity. This setting may improve performance on NUMA-aware operating systems.
61-1	26355-26358	The	
61-2	26359-26362	SNC	
61-3	26363-26367	BIOS	
61-4	26368-26374	option	
61-5	26375-26383	provides	
61-6	26384-26396	localization	
61-7	26397-26405	benefits	
61-8	26406-26413	similar	
61-9	26414-26416	to	
61-10	26417-26420	the	
61-11	26421-26435	Cluster-on-Die	
61-12	26436-26437	(	
61-13	26437-26440	CoD	
61-14	26440-26441	)	
61-15	26442-26448	option	
61-16	26448-26449	,	
61-17	26450-26457	without	
61-18	26458-26462	some	
61-19	26463-26465	of	
61-20	26466-26469	the	
61-21	26470-26483	disadvantages	
61-22	26484-26486	of	
61-23	26487-26490	CoD	
61-24	26490-26491	.	
61-25	26492-26495	SNC	
61-26	26496-26502	breaks	
61-27	26503-26506	the	
61-28	26507-26510	LLC	
61-29	26511-26515	into	
61-30	26516-26519	two	
61-31	26520-26530	disjointed	
61-32	26531-26539	clusters	
61-33	26540-26545	based	
61-34	26546-26548	on	
61-35	26549-26556	address	
61-36	26557-26562	range	
61-37	26562-26563	,	
61-38	26564-26568	with	
61-39	26569-26573	each	
61-40	26574-26581	cluster	
61-41	26582-26587	bound	
61-42	26588-26590	to	
61-43	26591-26592	a	
61-44	26593-26599	subset	
61-45	26600-26602	of	
61-46	26603-26606	the	
61-47	26607-26613	memory	
61-48	26614-26625	controllers	
61-49	26626-26628	in	
61-50	26629-26632	the	
61-51	26633-26639	system	
61-52	26639-26640	.	
61-53	26641-26644	SNC	
61-54	26645-26653	improves	
61-55	26654-26661	average	
61-56	26662-26669	latency	
61-57	26670-26672	to	
61-58	26673-26676	the	
61-59	26677-26680	LLC	
61-60	26681-26684	and	
61-61	26685-26691	memory	
61-62	26691-26692	.	
61-63	26693-26696	SNC	
61-64	26697-26699	is	
61-65	26700-26701	a	
61-66	26702-26713	replacement	
61-67	26714-26717	for	
61-68	26718-26721	the	
61-69	26722-26725	CoD	
61-70	26726-26733	feature	
61-71	26734-26739	found	
61-72	26740-26742	in	
61-73	26743-26751	previous	
61-74	26752-26761	processor	
61-75	26762-26770	families	
61-76	26770-26771	.	
61-77	26772-26775	For	
61-78	26776-26777	a	
61-79	26778-26789	multisocket	
61-80	26790-26796	system	
61-81	26796-26797	,	
61-82	26798-26801	all	
61-83	26802-26805	SNC	
61-84	26806-26814	clusters	
61-85	26815-26818	are	
61-86	26819-26825	mapped	
61-87	26826-26828	to	
61-88	26829-26835	unique	
61-89	26836-26840	NUMA	
61-90	26841-26848	domains	
61-91	26848-26849	.	
61-92	26850-26860	Integrated	
61-93	26861-26867	memory	
61-94	26868-26878	controller	
61-95	26879-26891	interleaving	
61-96	26892-26896	must	
61-97	26897-26899	be	
61-98	26900-26903	set	
61-99	26904-26906	to	
61-100	26907-26910	the	
61-101	26911-26918	correct	
61-102	26919-26924	value	
61-103	26925-26927	to	
61-104	26928-26938	correspond	
61-105	26939-26943	with	
61-106	26944-26947	the	
61-107	26948-26951	SNC	
61-108	26952-26959	setting	
61-109	26959-26960	.	
61-110	26961-26964	The	
61-111	26965-26972	setting	
61-112	26973-26976	for	
61-113	26977-26981	this	
61-114	26982-26986	BIOS	
61-115	26987-26993	option	
61-116	26994-26997	can	
61-117	26998-27000	be	
61-118	27001-27004	one	
61-119	27005-27007	of	
61-120	27008-27011	the	
61-121	27012-27021	following	
61-122	27021-27022	:	
61-123	27023-27024	●	
61-124	27024-27028	    	
61-125	27029-27037	Disabled	
61-126	27037-27038	:	
61-127	27039-27042	The	
61-128	27043-27046	LLC	
61-129	27047-27049	is	
61-130	27050-27057	treated	
61-131	27058-27060	as	
61-132	27061-27064	one	
61-133	27065-27072	cluster	
61-134	27073-27077	when	
61-135	27078-27082	this	
61-136	27083-27089	option	
61-137	27090-27092	is	
61-138	27093-27101	disabled	
61-139	27101-27102	.	
61-140	27103-27104	●	
61-141	27104-27108	    	
61-142	27109-27116	Enabled	
61-143	27116-27117	:	
61-144	27118-27121	The	
61-145	27122-27125	LLC	
61-146	27126-27134	capacity	
61-147	27135-27137	is	
61-148	27138-27142	used	
61-149	27143-27147	more	
61-150	27148-27159	efficiently	
61-151	27160-27163	and	
61-152	27164-27171	latency	
61-153	27172-27174	is	
61-154	27175-27182	reduced	
61-155	27183-27185	as	
61-156	27186-27187	a	
61-157	27188-27194	result	
61-158	27195-27197	of	
61-159	27198-27201	the	
61-160	27202-27206	core	
61-161	27207-27210	and	
61-162	27211-27221	integrated	
61-163	27222-27228	memory	
61-164	27229-27239	controller	
61-165	27240-27249	proximity	
61-166	27249-27250	.	
61-167	27251-27255	This	
61-168	27256-27263	setting	
61-169	27264-27267	may	
61-170	27268-27275	improve	
61-171	27276-27287	performance	
61-172	27288-27290	on	
61-173	27291-27301	NUMA-aware	
61-174	27302-27311	operating	
61-175	27312-27319	systems	
61-176	27319-27320	.	

#Text=Note:      If SNC is disabled, integrated memory controller interleaving should be set to Auto. If SNC is enabled, integrated memory controller interleaving should be set to 1-way. Xtended Partition Table prefetch The XPT prefetcher exists on top of other prefetchers that that can prefetch data in the core DCU, MLC, and LLC. The XPT prefetcher will issue a speculative DRAM read request in parallel to an LLC lookup. This prefetch bypasses the LLC, saving latency. You can specify whether the processor uses the XPT prefetch mechanism to fetch the date into the XPT.
62-1	27321-27325	Note	
62-2	27325-27326	:	
62-3	27326-27331	     	
62-4	27332-27334	If	
62-5	27335-27338	SNC	
62-6	27339-27341	is	
62-7	27342-27350	disabled	
62-8	27350-27351	,	
62-9	27352-27362	integrated	
62-10	27363-27369	memory	
62-11	27370-27380	controller	
62-12	27381-27393	interleaving	
62-13	27394-27400	should	
62-14	27401-27403	be	
62-15	27404-27407	set	
62-16	27408-27410	to	
62-17	27411-27415	Auto	
62-18	27415-27416	.	
62-19	27417-27419	If	
62-20	27420-27423	SNC	
62-21	27424-27426	is	
62-22	27427-27434	enabled	
62-23	27434-27435	,	
62-24	27436-27446	integrated	
62-25	27447-27453	memory	
62-26	27454-27464	controller	
62-27	27465-27477	interleaving	
62-28	27478-27484	should	
62-29	27485-27487	be	
62-30	27488-27491	set	
62-31	27492-27494	to	
62-32	27495-27496	1	
62-33	27496-27497	-	
62-34	27497-27500	way	
62-35	27500-27501	.	
62-36	27502-27509	Xtended	
62-37	27510-27519	Partition	
62-38	27520-27525	Table	
62-39	27526-27534	prefetch	
62-40	27535-27538	The	
62-41	27539-27542	XPT	
62-42	27543-27553	prefetcher	
62-43	27554-27560	exists	
62-44	27561-27563	on	
62-45	27564-27567	top	
62-46	27568-27570	of	
62-47	27571-27576	other	
62-48	27577-27588	prefetchers	
62-49	27589-27593	that	
62-50	27594-27598	that	
62-51	27599-27602	can	
62-52	27603-27611	prefetch	
62-53	27612-27616	data	
62-54	27617-27619	in	
62-55	27620-27623	the	
62-56	27624-27628	core	
62-57	27629-27632	DCU	
62-58	27632-27633	,	
62-59	27634-27637	MLC	
62-60	27637-27638	,	
62-61	27639-27642	and	
62-62	27643-27646	LLC	
62-63	27646-27647	.	
62-64	27648-27651	The	
62-65	27652-27655	XPT	
62-66	27656-27666	prefetcher	
62-67	27667-27671	will	
62-68	27672-27677	issue	
62-69	27678-27679	a	
62-70	27680-27691	speculative	
62-71	27692-27696	DRAM	
62-72	27697-27701	read	
62-73	27702-27709	request	
62-74	27710-27712	in	
62-75	27713-27721	parallel	
62-76	27722-27724	to	
62-77	27725-27727	an	
62-78	27728-27731	LLC	
62-79	27732-27738	lookup	
62-80	27738-27739	.	
62-81	27740-27744	This	
62-82	27745-27753	prefetch	
62-83	27754-27762	bypasses	
62-84	27763-27766	the	
62-85	27767-27770	LLC	
62-86	27770-27771	,	
62-87	27772-27778	saving	
62-88	27779-27786	latency	
62-89	27786-27787	.	
62-90	27788-27791	You	
62-91	27792-27795	can	
62-92	27796-27803	specify	
62-93	27804-27811	whether	
62-94	27812-27815	the	
62-95	27816-27825	processor	
62-96	27826-27830	uses	
62-97	27831-27834	the	
62-98	27835-27838	XPT	
62-99	27839-27847	prefetch	
62-100	27848-27857	mechanism	
62-101	27858-27860	to	
62-102	27861-27866	fetch	
62-103	27867-27870	the	
62-104	27871-27875	date	
62-105	27876-27880	into	
62-106	27881-27884	the	
62-107	27885-27888	XPT	
62-108	27888-27889	.	

#Text=The setting can be one of the following: ●     Disabled: The processor does not preload any cache data. ●     Enabled: The XPT prefetcher preloads the Layer 1 cache with the data it determines to be the most relevant. Intel UltraPath Interconnect prefetch
63-1	27890-27893	The	
63-2	27894-27901	setting	
63-3	27902-27905	can	
63-4	27906-27908	be	
63-5	27909-27912	one	
63-6	27913-27915	of	
63-7	27916-27919	the	
63-8	27920-27929	following	
63-9	27929-27930	:	
63-10	27931-27932	●	
63-11	27932-27936	    	
63-12	27937-27945	Disabled	
63-13	27945-27946	:	
63-14	27947-27950	The	
63-15	27951-27960	processor	
63-16	27961-27965	does	
63-17	27966-27969	not	
63-18	27970-27977	preload	
63-19	27978-27981	any	
63-20	27982-27987	cache	
63-21	27988-27992	data	
63-22	27992-27993	.	
63-23	27994-27995	●	
63-24	27995-27999	    	
63-25	28000-28007	Enabled	
63-26	28007-28008	:	
63-27	28009-28012	The	
63-28	28013-28016	XPT	
63-29	28017-28027	prefetcher	
63-30	28028-28036	preloads	
63-31	28037-28040	the	
63-32	28041-28046	Layer	
63-33	28047-28048	1	
63-34	28049-28054	cache	
63-35	28055-28059	with	
63-36	28060-28063	the	
63-37	28064-28068	data	
63-38	28069-28071	it	
63-39	28072-28082	determines	
63-40	28083-28085	to	
63-41	28086-28088	be	
63-42	28089-28092	the	
63-43	28093-28097	most	
63-44	28098-28106	relevant	
63-45	28106-28107	.	
63-46	28108-28113	Intel	
63-47	28114-28123	UltraPath	
63-48	28124-28136	Interconnect	
63-49	28137-28145	prefetch	

#Text=Intel UltraPath Interconnect (UPI) prefetch is a mechanism to get the memory read started early on a Double-Data-Rate (DDR) bus. The setting can be one of the following: ●     Disabled: The processor does not preload any cache data. ●     Enabled: The UPI prefetcher preloads the Layer 1 cache with the data it determines to be the most relevant.
64-1	28146-28151	Intel	
64-2	28152-28161	UltraPath	
64-3	28162-28174	Interconnect	
64-4	28175-28176	(	
64-5	28176-28179	UPI	
64-6	28179-28180	)	
64-7	28181-28189	prefetch	
64-8	28190-28192	is	
64-9	28193-28194	a	
64-10	28195-28204	mechanism	
64-11	28205-28207	to	
64-12	28208-28211	get	
64-13	28212-28215	the	
64-14	28216-28222	memory	
64-15	28223-28227	read	
64-16	28228-28235	started	
64-17	28236-28241	early	
64-18	28242-28244	on	
64-19	28245-28246	a	
64-20	28247-28263	Double-Data-Rate	
64-21	28264-28265	(	
64-22	28265-28268	DDR	
64-23	28268-28269	)	
64-24	28270-28273	bus	
64-25	28273-28274	.	
64-26	28275-28278	The	
64-27	28279-28286	setting	
64-28	28287-28290	can	
64-29	28291-28293	be	
64-30	28294-28297	one	
64-31	28298-28300	of	
64-32	28301-28304	the	
64-33	28305-28314	following	
64-34	28314-28315	:	
64-35	28316-28317	●	
64-36	28317-28321	    	
64-37	28322-28330	Disabled	
64-38	28330-28331	:	
64-39	28332-28335	The	
64-40	28336-28345	processor	
64-41	28346-28350	does	
64-42	28351-28354	not	
64-43	28355-28362	preload	
64-44	28363-28366	any	
64-45	28367-28372	cache	
64-46	28373-28377	data	
64-47	28377-28378	.	
64-48	28379-28380	●	
64-49	28380-28384	    	
64-50	28385-28392	Enabled	
64-51	28392-28393	:	
64-52	28394-28397	The	
64-53	28398-28401	UPI	
64-54	28402-28412	prefetcher	
64-55	28413-28421	preloads	
64-56	28422-28425	the	
64-57	28426-28431	Layer	
64-58	28432-28433	1	
64-59	28434-28439	cache	
64-60	28440-28444	with	
64-61	28445-28448	the	
64-62	28449-28453	data	
64-63	28454-28456	it	
64-64	28457-28467	determines	
64-65	28468-28470	to	
64-66	28471-28473	be	
64-67	28474-28477	the	
64-68	28478-28482	most	
64-69	28483-28491	relevant	
64-70	28491-28492	.	

#Text=ADDDC Sparing Adaptive Double Device Data Correction (ADDDC) is a memory RAS feature that enables dynamic mapping of failing DRAM by monitoring corrected errors and taking action before uncorrected errors can occur and cause an outage. It is now enabled by default.
65-1	28493-28498	ADDDC	
65-2	28499-28506	Sparing	
65-3	28507-28515	Adaptive	
65-4	28516-28522	Double	
65-5	28523-28529	Device	
65-6	28530-28534	Data	
65-7	28535-28545	Correction	
65-8	28546-28547	(	
65-9	28547-28552	ADDDC	
65-10	28552-28553	)	
65-11	28554-28556	is	
65-12	28557-28558	a	
65-13	28559-28565	memory	
65-14	28566-28569	RAS	
65-15	28570-28577	feature	
65-16	28578-28582	that	
65-17	28583-28590	enables	
65-18	28591-28598	dynamic	
65-19	28599-28606	mapping	
65-20	28607-28609	of	
65-21	28610-28617	failing	
65-22	28618-28622	DRAM	
65-23	28623-28625	by	
65-24	28626-28636	monitoring	
65-25	28637-28646	corrected	
65-26	28647-28653	errors	
65-27	28654-28657	and	
65-28	28658-28664	taking	
65-29	28665-28671	action	
65-30	28672-28678	before	
65-31	28679-28690	uncorrected	
65-32	28691-28697	errors	
65-33	28698-28701	can	
65-34	28702-28707	occur	
65-35	28708-28711	and	
65-36	28712-28717	cause	
65-37	28718-28720	an	
65-38	28721-28727	outage	
65-39	28727-28728	.	
65-40	28729-28731	It	
65-41	28732-28734	is	
65-42	28735-28738	now	
65-43	28739-28746	enabled	
65-44	28747-28749	by	
65-45	28750-28757	default	
65-46	28757-28758	.	

#Text=After ADDDC sparing remaps a memory region, the system could incur marginal memory latency and bandwidth penalties on memory bandwidth intense workloads that target the impacted region. Cisco recommends scheduling proactive maintenance to replace a failed DIMM after an ADDDC RAS fault is reported. Patrol scrub You can specify whether the system actively searches for, and corrects, single-bit memory errors even in unused portions of the memory on the server. The setting can be one of the following:
66-1	28759-28764	After	
66-2	28765-28770	ADDDC	
66-3	28771-28778	sparing	
66-4	28779-28785	remaps	
66-5	28786-28787	a	
66-6	28788-28794	memory	
66-7	28795-28801	region	
66-8	28801-28802	,	
66-9	28803-28806	the	
66-10	28807-28813	system	
66-11	28814-28819	could	
66-12	28820-28825	incur	
66-13	28826-28834	marginal	
66-14	28835-28841	memory	
66-15	28842-28849	latency	
66-16	28850-28853	and	
66-17	28854-28863	bandwidth	
66-18	28864-28873	penalties	
66-19	28874-28876	on	
66-20	28877-28883	memory	
66-21	28884-28893	bandwidth	
66-22	28894-28901	intense	
66-23	28902-28911	workloads	
66-24	28912-28916	that	
66-25	28917-28923	target	
66-26	28924-28927	the	
66-27	28928-28936	impacted	
66-28	28937-28943	region	
66-29	28943-28944	.	
66-30	28945-28950	Cisco	
66-31	28951-28961	recommends	
66-32	28962-28972	scheduling	
66-33	28973-28982	proactive	
66-34	28983-28994	maintenance	
66-35	28995-28997	to	
66-36	28998-29005	replace	
66-37	29006-29007	a	
66-38	29008-29014	failed	
66-39	29015-29019	DIMM	
66-40	29020-29025	after	
66-41	29026-29028	an	
66-42	29029-29034	ADDDC	
66-43	29035-29038	RAS	
66-44	29039-29044	fault	
66-45	29045-29047	is	
66-46	29048-29056	reported	
66-47	29056-29057	.	
66-48	29058-29064	Patrol	
66-49	29065-29070	scrub	
66-50	29071-29074	You	
66-51	29075-29078	can	
66-52	29079-29086	specify	
66-53	29087-29094	whether	
66-54	29095-29098	the	
66-55	29099-29105	system	
66-56	29106-29114	actively	
66-57	29115-29123	searches	
66-58	29124-29127	for	
66-59	29127-29128	,	
66-60	29129-29132	and	
66-61	29133-29141	corrects	
66-62	29141-29142	,	
66-63	29143-29153	single-bit	
66-64	29154-29160	memory	
66-65	29161-29167	errors	
66-66	29168-29172	even	
66-67	29173-29175	in	
66-68	29176-29182	unused	
66-69	29183-29191	portions	
66-70	29192-29194	of	
66-71	29195-29198	the	
66-72	29199-29205	memory	
66-73	29206-29208	on	
66-74	29209-29212	the	
66-75	29213-29219	server	
66-76	29219-29220	.	
66-77	29221-29224	The	
66-78	29225-29232	setting	
66-79	29233-29236	can	
66-80	29237-29239	be	
66-81	29240-29243	one	
66-82	29244-29246	of	
66-83	29247-29250	the	
66-84	29251-29260	following	
66-85	29260-29261	:	

#Text=●     Disabled: The system checks for memory Error-Correcting Code (ECC) errors only when the CPU reads or writes a memory address. ●     Enabled: The system periodically reads and writes memory searching for ECC errors. If any errors are found, the system attempts to fix them. This option may correct single-bit errors before they become multiple-bit errors, but it may adversely affect performance when the patrol-scrub process is running.
67-1	29262-29263	●	
67-2	29263-29267	    	
67-3	29268-29276	Disabled	
67-4	29276-29277	:	
67-5	29278-29281	The	
67-6	29282-29288	system	
67-7	29289-29295	checks	
67-8	29296-29299	for	
67-9	29300-29306	memory	
67-10	29307-29323	Error-Correcting	
67-11	29324-29328	Code	
67-12	29329-29330	(	
67-13	29330-29333	ECC	
67-14	29333-29334	)	
67-15	29335-29341	errors	
67-16	29342-29346	only	
67-17	29347-29351	when	
67-18	29352-29355	the	
67-19	29356-29359	CPU	
67-20	29360-29365	reads	
67-21	29366-29368	or	
67-22	29369-29375	writes	
67-23	29376-29377	a	
67-24	29378-29384	memory	
67-25	29385-29392	address	
67-26	29392-29393	.	
67-27	29394-29395	●	
67-28	29395-29399	    	
67-29	29400-29407	Enabled	
67-30	29407-29408	:	
67-31	29409-29412	The	
67-32	29413-29419	system	
67-33	29420-29432	periodically	
67-34	29433-29438	reads	
67-35	29439-29442	and	
67-36	29443-29449	writes	
67-37	29450-29456	memory	
67-38	29457-29466	searching	
67-39	29467-29470	for	
67-40	29471-29474	ECC	
67-41	29475-29481	errors	
67-42	29481-29482	.	
67-43	29483-29485	If	
67-44	29486-29489	any	
67-45	29490-29496	errors	
67-46	29497-29500	are	
67-47	29501-29506	found	
67-48	29506-29507	,	
67-49	29508-29511	the	
67-50	29512-29518	system	
67-51	29519-29527	attempts	
67-52	29528-29530	to	
67-53	29531-29534	fix	
67-54	29535-29539	them	
67-55	29539-29540	.	
67-56	29541-29545	This	
67-57	29546-29552	option	
67-58	29553-29556	may	
67-59	29557-29564	correct	
67-60	29565-29575	single-bit	
67-61	29576-29582	errors	
67-62	29583-29589	before	
67-63	29590-29594	they	
67-64	29595-29601	become	
67-65	29602-29614	multiple-bit	
67-66	29615-29621	errors	
67-67	29621-29622	,	
67-68	29623-29626	but	
67-69	29627-29629	it	
67-70	29630-29633	may	
67-71	29634-29643	adversely	
67-72	29644-29650	affect	
67-73	29651-29662	performance	
67-74	29663-29667	when	
67-75	29668-29671	the	
67-76	29672-29684	patrol-scrub	
67-77	29685-29692	process	
67-78	29693-29695	is	
67-79	29696-29703	running	
67-80	29703-29704	.	

#Text=Demand scrub Demand scrub occurs when the memory controller reads memory for data or instructions and the demand scrubbing logic detects a correctable error. Correct data is forwarded to the memory controller and written to memory.
68-1	29705-29711	Demand	
68-2	29712-29717	scrub	
68-3	29718-29724	Demand	
68-4	29725-29730	scrub	
68-5	29731-29737	occurs	
68-6	29738-29742	when	
68-7	29743-29746	the	
68-8	29747-29753	memory	
68-9	29754-29764	controller	
68-10	29765-29770	reads	
68-11	29771-29777	memory	
68-12	29778-29781	for	
68-13	29782-29786	data	
68-14	29787-29789	or	
68-15	29790-29802	instructions	
68-16	29803-29806	and	
68-17	29807-29810	the	
68-18	29811-29817	demand	
68-19	29818-29827	scrubbing	
68-20	29828-29833	logic	
68-21	29834-29841	detects	
68-22	29842-29843	a	
68-23	29844-29855	correctable	
68-24	29856-29861	error	
68-25	29861-29862	.	
68-26	29863-29870	Correct	
68-27	29871-29875	data	
68-28	29876-29878	is	
68-29	29879-29888	forwarded	
68-30	29889-29891	to	
68-31	29892-29895	the	
68-32	29896-29902	memory	
68-33	29903-29913	controller	
68-34	29914-29917	and	
68-35	29918-29925	written	
68-36	29926-29928	to	
68-37	29929-29935	memory	
68-38	29935-29936	.	

#Text=With demand scrubbing disabled, the data being read into the memory controller will be corrected by the ECC logic, but no write to main memory occurs. Because the data is not corrected in memory, subsequent read operations to the same data will need to be corrected. Configuring the BIOS for optimized CPU hardware power management This section summarizes the BIOS settings you can configure to optimize CPU power management. It presents the settings optimized for maximum performance, low latency, and energy efficiency, summarized in Table 4.
69-1	29937-29941	With	
69-2	29942-29948	demand	
69-3	29949-29958	scrubbing	
69-4	29959-29967	disabled	
69-5	29967-29968	,	
69-6	29969-29972	the	
69-7	29973-29977	data	
69-8	29978-29983	being	
69-9	29984-29988	read	
69-10	29989-29993	into	
69-11	29994-29997	the	
69-12	29998-30004	memory	
69-13	30005-30015	controller	
69-14	30016-30020	will	
69-15	30021-30023	be	
69-16	30024-30033	corrected	
69-17	30034-30036	by	
69-18	30037-30040	the	
69-19	30041-30044	ECC	
69-20	30045-30050	logic	
69-21	30050-30051	,	
69-22	30052-30055	but	
69-23	30056-30058	no	
69-24	30059-30064	write	
69-25	30065-30067	to	
69-26	30068-30072	main	
69-27	30073-30079	memory	
69-28	30080-30086	occurs	
69-29	30086-30087	.	
69-30	30088-30095	Because	
69-31	30096-30099	the	
69-32	30100-30104	data	
69-33	30105-30107	is	
69-34	30108-30111	not	
69-35	30112-30121	corrected	
69-36	30122-30124	in	
69-37	30125-30131	memory	
69-38	30131-30132	,	
69-39	30133-30143	subsequent	
69-40	30144-30148	read	
69-41	30149-30159	operations	
69-42	30160-30162	to	
69-43	30163-30166	the	
69-44	30167-30171	same	
69-45	30172-30176	data	
69-46	30177-30181	will	
69-47	30182-30186	need	
69-48	30187-30189	to	
69-49	30190-30192	be	
69-50	30193-30202	corrected	
69-51	30202-30203	.	
69-52	30204-30215	Configuring	
69-53	30216-30219	the	
69-54	30220-30224	BIOS	
69-55	30225-30228	for	
69-56	30229-30238	optimized	
69-57	30239-30242	CPU	
69-58	30243-30251	hardware	
69-59	30252-30257	power	
69-60	30258-30268	management	
69-61	30269-30273	This	
69-62	30274-30281	section	
69-63	30282-30292	summarizes	
69-64	30293-30296	the	
69-65	30297-30301	BIOS	
69-66	30302-30310	settings	
69-67	30311-30314	you	
69-68	30315-30318	can	
69-69	30319-30328	configure	
69-70	30329-30331	to	
69-71	30332-30340	optimize	
69-72	30341-30344	CPU	
69-73	30345-30350	power	
69-74	30351-30361	management	
69-75	30361-30362	.	
69-76	30363-30365	It	
69-77	30366-30374	presents	
69-78	30375-30378	the	
69-79	30379-30387	settings	
69-80	30388-30397	optimized	
69-81	30398-30401	for	
69-82	30402-30409	maximum	
69-83	30410-30421	performance	
69-84	30421-30422	,	
69-85	30423-30426	low	
69-86	30427-30434	latency	
69-87	30434-30435	,	
69-88	30436-30439	and	
69-89	30440-30446	energy	
69-90	30447-30457	efficiency	
69-91	30457-30458	,	
69-92	30459-30469	summarized	
69-93	30470-30472	in	
69-94	30473-30478	Table	
69-95	30479-30480	4	
69-96	30480-30481	.	

#Text=Table 4.           BIOS recommendations for maximum performance, low latency, and energy efficiency. BIOS Options BIOS Values (platform-default) Maximum Performance Low-Latency Energy Efficiency Processor Configuration Intel SpeedStep Technology Enabled Platform Default Platform Default
70-1	30482-30487	Table	
70-2	30488-30489	4	
70-3	30489-30490	.	
70-4	30490-30500	          	
70-5	30501-30505	BIOS	
70-6	30506-30521	recommendations	
70-7	30522-30525	for	
70-8	30526-30533	maximum	
70-9	30534-30545	performance	
70-10	30545-30546	,	
70-11	30547-30550	low	
70-12	30551-30558	latency	
70-13	30558-30559	,	
70-14	30560-30563	and	
70-15	30564-30570	energy	
70-16	30571-30581	efficiency	
70-17	30581-30582	.	
70-18	30583-30587	BIOS	
70-19	30588-30595	Options	
70-20	30596-30600	BIOS	
70-21	30601-30607	Values	
70-22	30608-30609	(	
70-23	30609-30625	platform-default	
70-24	30625-30626	)	
70-25	30627-30634	Maximum	
70-26	30635-30646	Performance	
70-27	30647-30658	Low-Latency	
70-28	30659-30665	Energy	
70-29	30666-30676	Efficiency	
70-30	30677-30686	Processor	
70-31	30687-30700	Configuration	
70-32	30701-30706	Intel	
70-33	30707-30716	SpeedStep	
70-34	30717-30727	Technology	
70-35	30728-30735	Enabled	
70-36	30736-30744	Platform	
70-37	30745-30752	Default	
70-38	30753-30761	Platform	
70-39	30762-30769	Default	

#Text=Platform Default Intel Hyper-Threading Tech Enabled Platform Default Disabled Platform Default Intel Virtualization Technology (VT) Enabled Disabled Disabled Platform Default
71-1	30770-30778	Platform	
71-2	30779-30786	Default	
71-3	30787-30792	Intel	
71-4	30793-30808	Hyper-Threading	
71-5	30809-30813	Tech	
71-6	30814-30821	Enabled	
71-7	30822-30830	Platform	
71-8	30831-30838	Default	
71-9	30839-30847	Disabled	
71-10	30848-30856	Platform	
71-11	30857-30864	Default	
71-12	30865-30870	Intel	
71-13	30871-30885	Virtualization	
71-14	30886-30896	Technology	
71-15	30897-30898	(	
71-16	30898-30900	VT	
71-17	30900-30901	)	
71-18	30902-30909	Enabled	
71-19	30910-30918	Disabled	
71-20	30919-30927	Disabled	
71-21	30928-30936	Platform	
71-22	30937-30944	Default	

#Text=Intel VT for Directed I/O Enabled Disabled Disabled Platform Default CPU performance Custom Platform Default Platform Default Platform Default LLC Prefetch Disabled Platform Default
72-1	30945-30950	Intel	
72-2	30951-30953	VT	
72-3	30954-30957	for	
72-4	30958-30966	Directed	
72-5	30967-30968	I	
72-6	30968-30969	/	
72-7	30969-30970	O	
72-8	30971-30978	Enabled	
72-9	30979-30987	Disabled	
72-10	30988-30996	Disabled	
72-11	30997-31005	Platform	
72-12	31006-31013	Default	
72-13	31014-31017	CPU	
72-14	31018-31029	performance	
72-15	31030-31036	Custom	
72-16	31037-31045	Platform	
72-17	31046-31053	Default	
72-18	31054-31062	Platform	
72-19	31063-31070	Default	
72-20	31071-31079	Platform	
72-21	31080-31087	Default	
72-22	31088-31091	LLC	
72-23	31092-31100	Prefetch	
72-24	31101-31109	Disabled	
72-25	31110-31118	Platform	
72-26	31119-31126	Default	

#Text=Platform Default Platform Default Direct cache access Enabled Platform Default Platform Default Platform Default Advanced Power Management Configuration Power technology Energy-Efficient Custom Custom Custom
73-1	31127-31135	Platform	
73-2	31136-31143	Default	
73-3	31144-31152	Platform	
73-4	31153-31160	Default	
73-5	31161-31167	Direct	
73-6	31168-31173	cache	
73-7	31174-31180	access	
73-8	31181-31188	Enabled	
73-9	31189-31197	Platform	
73-10	31198-31205	Default	
73-11	31206-31214	Platform	
73-12	31215-31222	Default	
73-13	31223-31231	Platform	
73-14	31232-31239	Default	
73-15	31240-31248	Advanced	
73-16	31249-31254	Power	
73-17	31255-31265	Management	
73-18	31266-31279	Configuration	
73-19	31280-31285	Power	
73-20	31286-31296	technology	
73-21	31297-31313	Energy-Efficient	
73-22	31314-31320	Custom	
73-23	31321-31327	Custom	
73-24	31328-31334	Custom	

#Text=Intel Turbo Boost Enabled Platform Default Platform Default Disabled P-STATE coordination HW_ALL Platform Default Platform Default Platform Default Energy Performance Balanced Performance
74-1	31335-31340	Intel	
74-2	31341-31346	Turbo	
74-3	31347-31352	Boost	
74-4	31353-31360	Enabled	
74-5	31361-31369	Platform	
74-6	31370-31377	Default	
74-7	31378-31386	Platform	
74-8	31387-31394	Default	
74-9	31395-31403	Disabled	
74-10	31404-31411	P-STATE	
74-11	31412-31424	coordination	
74-12	31425-31431	HW_ALL	
74-13	31432-31440	Platform	
74-14	31441-31448	Default	
74-15	31449-31457	Platform	
74-16	31458-31465	Default	
74-17	31466-31474	Platform	
74-18	31475-31482	Default	
74-19	31483-31489	Energy	
74-20	31490-31501	Performance	
74-21	31502-31510	Balanced	
74-22	31511-31522	Performance	

#Text=Performance Platform Default Platform Default Processor C State Enabled Disabled Disabled Platform Default Processor C1E Enabled Disabled Disabled Platform Default
75-1	31523-31534	Performance	
75-2	31535-31543	Platform	
75-3	31544-31551	Default	
75-4	31552-31560	Platform	
75-5	31561-31568	Default	
75-6	31569-31578	Processor	
75-7	31579-31580	C	
75-8	31581-31586	State	
75-9	31587-31594	Enabled	
75-10	31595-31603	Disabled	
75-11	31604-31612	Disabled	
75-12	31613-31621	Platform	
75-13	31622-31629	Default	
75-14	31630-31639	Processor	
75-15	31640-31643	C1E	
75-16	31644-31651	Enabled	
75-17	31652-31660	Disabled	
75-18	31661-31669	Disabled	
75-19	31670-31678	Platform	
75-20	31679-31686	Default	

#Text=Processor C3 Enabled Disabled Disabled Disabled Processor C6 Enabled Disabled Disabled Platform Default Processor C7 Enabled Disabled
76-1	31687-31696	Processor	
76-2	31697-31699	C3	
76-3	31700-31707	Enabled	
76-4	31708-31716	Disabled	
76-5	31717-31725	Disabled	
76-6	31726-31734	Disabled	
76-7	31735-31744	Processor	
76-8	31745-31747	C6	
76-9	31748-31755	Enabled	
76-10	31756-31764	Disabled	
76-11	31765-31773	Disabled	
76-12	31774-31782	Platform	
76-13	31783-31790	Default	
76-14	31791-31800	Processor	
76-15	31801-31803	C7	
76-16	31804-31811	Enabled	
76-17	31812-31820	Disabled	

#Text=Disabled Disabled Package C State limit C0/C1 State Platform Default Platform Default C6 Retention Energy Performance Tuning Platform Default Platform Default Platform Default
77-1	31821-31829	Disabled	
77-2	31830-31838	Disabled	
77-3	31839-31846	Package	
77-4	31847-31848	C	
77-5	31849-31854	State	
77-6	31855-31860	limit	
77-7	31861-31863	C0	
77-8	31863-31864	/	
77-9	31864-31866	C1	
77-10	31867-31872	State	
77-11	31873-31881	Platform	
77-12	31882-31889	Default	
77-13	31890-31898	Platform	
77-14	31899-31906	Default	
77-15	31907-31909	C6	
77-16	31910-31919	Retention	
77-17	31920-31926	Energy	
77-18	31927-31938	Performance	
77-19	31939-31945	Tuning	
77-20	31946-31954	Platform	
77-21	31955-31962	Default	
77-22	31963-31971	Platform	
77-23	31972-31979	Default	
77-24	31980-31988	Platform	
77-25	31989-31996	Default	

#Text=CPU hardware power mgmt HWPW Native Mode Platform Default Platform Default Platform Default Workload Configuration I/O Sensitive Balanced Balanced Platform Default Autonomous Core C-State
78-1	31997-32000	CPU	
78-2	32001-32009	hardware	
78-3	32010-32015	power	
78-4	32016-32020	mgmt	
78-5	32021-32025	HWPW	
78-6	32026-32032	Native	
78-7	32033-32037	Mode	
78-8	32038-32046	Platform	
78-9	32047-32054	Default	
78-10	32055-32063	Platform	
78-11	32064-32071	Default	
78-12	32072-32080	Platform	
78-13	32081-32088	Default	
78-14	32089-32097	Workload	
78-15	32098-32111	Configuration	
78-16	32112-32113	I	
78-17	32113-32114	/	
78-18	32114-32115	O	
78-19	32116-32125	Sensitive	
78-20	32126-32134	Balanced	
78-21	32135-32143	Balanced	
78-22	32144-32152	Platform	
78-23	32153-32160	Default	
78-24	32161-32171	Autonomous	
78-25	32172-32176	Core	
78-26	32177-32184	C-State	

#Text=Disabled Platform Default Platform Default Enabled Memory & UPI Configuration NUMA Optimized Enabled Platform Default Platform Default Platform Default IMC Interleaving
79-1	32185-32193	Disabled	
79-2	32194-32202	Platform	
79-3	32203-32210	Default	
79-4	32211-32219	Platform	
79-5	32220-32227	Default	
79-6	32228-32235	Enabled	
79-7	32236-32242	Memory	
79-8	32243-32244	&	
79-9	32245-32248	UPI	
79-10	32249-32262	Configuration	
79-11	32263-32267	NUMA	
79-12	32268-32277	Optimized	
79-13	32278-32285	Enabled	
79-14	32286-32294	Platform	
79-15	32295-32302	Default	
79-16	32303-32311	Platform	
79-17	32312-32319	Default	
79-18	32320-32328	Platform	
79-19	32329-32336	Default	
79-20	32337-32340	IMC	
79-21	32341-32353	Interleaving	

#Text=Auto 1-way Interleave Platform Default Platform Default XPT Prefetch Auto Platform Default Platform Default Platform Default UPI Prefetch Enabled Platform Default
80-1	32354-32358	Auto	
80-2	32359-32360	1	
80-3	32360-32361	-	
80-4	32361-32364	way	
80-5	32365-32375	Interleave	
80-6	32376-32384	Platform	
80-7	32385-32392	Default	
80-8	32393-32401	Platform	
80-9	32402-32409	Default	
80-10	32410-32413	XPT	
80-11	32414-32422	Prefetch	
80-12	32423-32427	Auto	
80-13	32428-32436	Platform	
80-14	32437-32444	Default	
80-15	32445-32453	Platform	
80-16	32454-32461	Default	
80-17	32462-32470	Platform	
80-18	32471-32478	Default	
80-19	32479-32482	UPI	
80-20	32483-32491	Prefetch	
80-21	32492-32499	Enabled	
80-22	32500-32508	Platform	
80-23	32509-32516	Default	

#Text=Platform Default Platform Default Sub Numa Clustering Disabled Enabled Platform Default Platform Default Memory RAS configuration ADDDC Sparing Platform Default Platform Default Platform Default
81-1	32517-32525	Platform	
81-2	32526-32533	Default	
81-3	32534-32542	Platform	
81-4	32543-32550	Default	
81-5	32551-32554	Sub	
81-6	32555-32559	Numa	
81-7	32560-32570	Clustering	
81-8	32571-32579	Disabled	
81-9	32580-32587	Enabled	
81-10	32588-32596	Platform	
81-11	32597-32604	Default	
81-12	32605-32613	Platform	
81-13	32614-32621	Default	
81-14	32622-32628	Memory	
81-15	32629-32632	RAS	
81-16	32633-32646	configuration	
81-17	32647-32652	ADDDC	
81-18	32653-32660	Sparing	
81-19	32661-32669	Platform	
81-20	32670-32677	Default	
81-21	32678-32686	Platform	
81-22	32687-32694	Default	
81-23	32695-32703	Platform	
81-24	32704-32711	Default	

#Text=ADDDC Sparing Enabled Platform Default Platform Default Platform Default Fan control policy
82-1	32712-32717	ADDDC	
82-2	32718-32725	Sparing	
82-3	32726-32733	Enabled	
82-4	32734-32742	Platform	
82-5	32743-32750	Default	
82-6	32751-32759	Platform	
82-7	32760-32767	Default	
82-8	32768-32776	Platform	
82-9	32777-32784	Default	
82-10	32785-32788	Fan	
82-11	32789-32796	control	
82-12	32797-32803	policy	

#Text=Fan control policies enable you to control the fan speed to reduce server power consumption and noise levels. Prior to the fan policies, the fan speed increased automatically when the temperature of any server component exceeded the set threshold. To help ensure that the fan speeds were low, the threshold temperatures of components were usually set to high values. Although this behavior suited most server configurations, it did not address the following situations: ●     Maximum CPU performance: For high performance, certain CPUs must be cooled substantially below the set threshold temperature. This cooling requires very high fan speeds, which results in increased power consumption and noise levels.
83-1	32804-32807	Fan	
83-2	32808-32815	control	
83-3	32816-32824	policies	
83-4	32825-32831	enable	
83-5	32832-32835	you	
83-6	32836-32838	to	
83-7	32839-32846	control	
83-8	32847-32850	the	
83-9	32851-32854	fan	
83-10	32855-32860	speed	
83-11	32861-32863	to	
83-12	32864-32870	reduce	
83-13	32871-32877	server	
83-14	32878-32883	power	
83-15	32884-32895	consumption	
83-16	32896-32899	and	
83-17	32900-32905	noise	
83-18	32906-32912	levels	
83-19	32912-32913	.	
83-20	32914-32919	Prior	
83-21	32920-32922	to	
83-22	32923-32926	the	
83-23	32927-32930	fan	
83-24	32931-32939	policies	
83-25	32939-32940	,	
83-26	32941-32944	the	
83-27	32945-32948	fan	
83-28	32949-32954	speed	
83-29	32955-32964	increased	
83-30	32965-32978	automatically	
83-31	32979-32983	when	
83-32	32984-32987	the	
83-33	32988-32999	temperature	
83-34	33000-33002	of	
83-35	33003-33006	any	
83-36	33007-33013	server	
83-37	33014-33023	component	
83-38	33024-33032	exceeded	
83-39	33033-33036	the	
83-40	33037-33040	set	
83-41	33041-33050	threshold	
83-42	33050-33051	.	
83-43	33052-33054	To	
83-44	33055-33059	help	
83-45	33060-33066	ensure	
83-46	33067-33071	that	
83-47	33072-33075	the	
83-48	33076-33079	fan	
83-49	33080-33086	speeds	
83-50	33087-33091	were	
83-51	33092-33095	low	
83-52	33095-33096	,	
83-53	33097-33100	the	
83-54	33101-33110	threshold	
83-55	33111-33123	temperatures	
83-56	33124-33126	of	
83-57	33127-33137	components	
83-58	33138-33142	were	
83-59	33143-33150	usually	
83-60	33151-33154	set	
83-61	33155-33157	to	
83-62	33158-33162	high	
83-63	33163-33169	values	
83-64	33169-33170	.	
83-65	33171-33179	Although	
83-66	33180-33184	this	
83-67	33185-33193	behavior	
83-68	33194-33200	suited	
83-69	33201-33205	most	
83-70	33206-33212	server	
83-71	33213-33227	configurations	
83-72	33227-33228	,	
83-73	33229-33231	it	
83-74	33232-33235	did	
83-75	33236-33239	not	
83-76	33240-33247	address	
83-77	33248-33251	the	
83-78	33252-33261	following	
83-79	33262-33272	situations	
83-80	33272-33273	:	
83-81	33274-33275	●	
83-82	33275-33279	    	
83-83	33280-33287	Maximum	
83-84	33288-33291	CPU	
83-85	33292-33303	performance	
83-86	33303-33304	:	
83-87	33305-33308	For	
83-88	33309-33313	high	
83-89	33314-33325	performance	
83-90	33325-33326	,	
83-91	33327-33334	certain	
83-92	33335-33339	CPUs	
83-93	33340-33344	must	
83-94	33345-33347	be	
83-95	33348-33354	cooled	
83-96	33355-33368	substantially	
83-97	33369-33374	below	
83-98	33375-33378	the	
83-99	33379-33382	set	
83-100	33383-33392	threshold	
83-101	33393-33404	temperature	
83-102	33404-33405	.	
83-103	33406-33410	This	
83-104	33411-33418	cooling	
83-105	33419-33427	requires	
83-106	33428-33432	very	
83-107	33433-33437	high	
83-108	33438-33441	fan	
83-109	33442-33448	speeds	
83-110	33448-33449	,	
83-111	33450-33455	which	
83-112	33456-33463	results	
83-113	33464-33466	in	
83-114	33467-33476	increased	
83-115	33477-33482	power	
83-116	33483-33494	consumption	
83-117	33495-33498	and	
83-118	33499-33504	noise	
83-119	33505-33511	levels	
83-120	33511-33512	.	

#Text=●     Low power consumption: To help ensure the lowest power consumption, fans must run very slowly and, in some cases, stop completely on servers that allow this behavior it. But slow fan speeds can cause servers to overheat. To avoid this situation, you need to run fans at a speed that is moderately faster than the lowest possible speed. Following are the fan policies that you can choose: ●     Balanced: This is the default policy. This setting can cool almost any server configuration, but it may not be suitable for servers with PCI Express (PCIe) cards, because these cards overheat easily.
84-1	33513-33514	●	
84-2	33514-33518	    	
84-3	33519-33522	Low	
84-4	33523-33528	power	
84-5	33529-33540	consumption	
84-6	33540-33541	:	
84-7	33542-33544	To	
84-8	33545-33549	help	
84-9	33550-33556	ensure	
84-10	33557-33560	the	
84-11	33561-33567	lowest	
84-12	33568-33573	power	
84-13	33574-33585	consumption	
84-14	33585-33586	,	
84-15	33587-33591	fans	
84-16	33592-33596	must	
84-17	33597-33600	run	
84-18	33601-33605	very	
84-19	33606-33612	slowly	
84-20	33613-33616	and	
84-21	33616-33617	,	
84-22	33618-33620	in	
84-23	33621-33625	some	
84-24	33626-33631	cases	
84-25	33631-33632	,	
84-26	33633-33637	stop	
84-27	33638-33648	completely	
84-28	33649-33651	on	
84-29	33652-33659	servers	
84-30	33660-33664	that	
84-31	33665-33670	allow	
84-32	33671-33675	this	
84-33	33676-33684	behavior	
84-34	33685-33687	it	
84-35	33687-33688	.	
84-36	33689-33692	But	
84-37	33693-33697	slow	
84-38	33698-33701	fan	
84-39	33702-33708	speeds	
84-40	33709-33712	can	
84-41	33713-33718	cause	
84-42	33719-33726	servers	
84-43	33727-33729	to	
84-44	33730-33738	overheat	
84-45	33738-33739	.	
84-46	33740-33742	To	
84-47	33743-33748	avoid	
84-48	33749-33753	this	
84-49	33754-33763	situation	
84-50	33763-33764	,	
84-51	33765-33768	you	
84-52	33769-33773	need	
84-53	33774-33776	to	
84-54	33777-33780	run	
84-55	33781-33785	fans	
84-56	33786-33788	at	
84-57	33789-33790	a	
84-58	33791-33796	speed	
84-59	33797-33801	that	
84-60	33802-33804	is	
84-61	33805-33815	moderately	
84-62	33816-33822	faster	
84-63	33823-33827	than	
84-64	33828-33831	the	
84-65	33832-33838	lowest	
84-66	33839-33847	possible	
84-67	33848-33853	speed	
84-68	33853-33854	.	
84-69	33855-33864	Following	
84-70	33865-33868	are	
84-71	33869-33872	the	
84-72	33873-33876	fan	
84-73	33877-33885	policies	
84-74	33886-33890	that	
84-75	33891-33894	you	
84-76	33895-33898	can	
84-77	33899-33905	choose	
84-78	33905-33906	:	
84-79	33907-33908	●	
84-80	33908-33912	    	
84-81	33913-33921	Balanced	
84-82	33921-33922	:	
84-83	33923-33927	This	
84-84	33928-33930	is	
84-85	33931-33934	the	
84-86	33935-33942	default	
84-87	33943-33949	policy	
84-88	33949-33950	.	
84-89	33951-33955	This	
84-90	33956-33963	setting	
84-91	33964-33967	can	
84-92	33968-33972	cool	
84-93	33973-33979	almost	
84-94	33980-33983	any	
84-95	33984-33990	server	
84-96	33991-34004	configuration	
84-97	34004-34005	,	
84-98	34006-34009	but	
84-99	34010-34012	it	
84-100	34013-34016	may	
84-101	34017-34020	not	
84-102	34021-34023	be	
84-103	34024-34032	suitable	
84-104	34033-34036	for	
84-105	34037-34044	servers	
84-106	34045-34049	with	
84-107	34050-34053	PCI	
84-108	34054-34061	Express	
84-109	34062-34063	(	
84-110	34063-34067	PCIe	
84-111	34067-34068	)	
84-112	34069-34074	cards	
84-113	34074-34075	,	
84-114	34076-34083	because	
84-115	34084-34089	these	
84-116	34090-34095	cards	
84-117	34096-34104	overheat	
84-118	34105-34111	easily	
84-119	34111-34112	.	

#Text=●     Low Power: This setting is well suited for minimal-configuration servers that do not contain any PCIe cards. ●     High Power: This setting can be used for server configurations that require fan speeds ranging from 60 to 85 percent. This policy is well suited for servers that contain PCIe cards that easily overheat and have high temperatures. The minimum fan speed set with this policy varies for each server platform, but it is approximately in the range of 60 to 85 percent.
85-1	34113-34114	●	
85-2	34114-34118	    	
85-3	34119-34122	Low	
85-4	34123-34128	Power	
85-5	34128-34129	:	
85-6	34130-34134	This	
85-7	34135-34142	setting	
85-8	34143-34145	is	
85-9	34146-34150	well	
85-10	34151-34157	suited	
85-11	34158-34161	for	
85-12	34162-34183	minimal-configuration	
85-13	34184-34191	servers	
85-14	34192-34196	that	
85-15	34197-34199	do	
85-16	34200-34203	not	
85-17	34204-34211	contain	
85-18	34212-34215	any	
85-19	34216-34220	PCIe	
85-20	34221-34226	cards	
85-21	34226-34227	.	
85-22	34228-34229	●	
85-23	34229-34233	    	
85-24	34234-34238	High	
85-25	34239-34244	Power	
85-26	34244-34245	:	
85-27	34246-34250	This	
85-28	34251-34258	setting	
85-29	34259-34262	can	
85-30	34263-34265	be	
85-31	34266-34270	used	
85-32	34271-34274	for	
85-33	34275-34281	server	
85-34	34282-34296	configurations	
85-35	34297-34301	that	
85-36	34302-34309	require	
85-37	34310-34313	fan	
85-38	34314-34320	speeds	
85-39	34321-34328	ranging	
85-40	34329-34333	from	
85-41	34334-34336	60	
85-42	34337-34339	to	
85-43	34340-34342	85	
85-44	34343-34350	percent	
85-45	34350-34351	.	
85-46	34352-34356	This	
85-47	34357-34363	policy	
85-48	34364-34366	is	
85-49	34367-34371	well	
85-50	34372-34378	suited	
85-51	34379-34382	for	
85-52	34383-34390	servers	
85-53	34391-34395	that	
85-54	34396-34403	contain	
85-55	34404-34408	PCIe	
85-56	34409-34414	cards	
85-57	34415-34419	that	
85-58	34420-34426	easily	
85-59	34427-34435	overheat	
85-60	34436-34439	and	
85-61	34440-34444	have	
85-62	34445-34449	high	
85-63	34450-34462	temperatures	
85-64	34462-34463	.	
85-65	34464-34467	The	
85-66	34468-34475	minimum	
85-67	34476-34479	fan	
85-68	34480-34485	speed	
85-69	34486-34489	set	
85-70	34490-34494	with	
85-71	34495-34499	this	
85-72	34500-34506	policy	
85-73	34507-34513	varies	
85-74	34514-34517	for	
85-75	34518-34522	each	
85-76	34523-34529	server	
85-77	34530-34538	platform	
85-78	34538-34539	,	
85-79	34540-34543	but	
85-80	34544-34546	it	
85-81	34547-34549	is	
85-82	34550-34563	approximately	
85-83	34564-34566	in	
85-84	34567-34570	the	
85-85	34571-34576	range	
85-86	34577-34579	of	
85-87	34580-34582	60	
85-88	34583-34585	to	
85-89	34586-34588	85	
85-90	34589-34596	percent	
85-91	34596-34597	.	

#Text=●     Maximum Power: This setting can be used for server configurations that require extremely high fan speeds ranging between 70 and 100 percent. This policy is well suited for servers that contain PCIe cards that easily overheat and have extremely high temperatures. The minimum fan speed set with this policy varies for each server platform, but it is approximately in the range of 70 to 100 percent. Note:      This policy is configurable for standalone Cisco UCS C-Series M5 servers using the Cisco® Integrated Management Controller (IMC) console and the Cisco IMC supervisor. CIMC Web console Ò Compute Ò Power Policies Ò Configured Fan Policy.
86-1	34598-34599	●	
86-2	34599-34603	    	
86-3	34604-34611	Maximum	
86-4	34612-34617	Power	
86-5	34617-34618	:	
86-6	34619-34623	This	
86-7	34624-34631	setting	
86-8	34632-34635	can	
86-9	34636-34638	be	
86-10	34639-34643	used	
86-11	34644-34647	for	
86-12	34648-34654	server	
86-13	34655-34669	configurations	
86-14	34670-34674	that	
86-15	34675-34682	require	
86-16	34683-34692	extremely	
86-17	34693-34697	high	
86-18	34698-34701	fan	
86-19	34702-34708	speeds	
86-20	34709-34716	ranging	
86-21	34717-34724	between	
86-22	34725-34727	70	
86-23	34728-34731	and	
86-24	34732-34735	100	
86-25	34736-34743	percent	
86-26	34743-34744	.	
86-27	34745-34749	This	
86-28	34750-34756	policy	
86-29	34757-34759	is	
86-30	34760-34764	well	
86-31	34765-34771	suited	
86-32	34772-34775	for	
86-33	34776-34783	servers	
86-34	34784-34788	that	
86-35	34789-34796	contain	
86-36	34797-34801	PCIe	
86-37	34802-34807	cards	
86-38	34808-34812	that	
86-39	34813-34819	easily	
86-40	34820-34828	overheat	
86-41	34829-34832	and	
86-42	34833-34837	have	
86-43	34838-34847	extremely	
86-44	34848-34852	high	
86-45	34853-34865	temperatures	
86-46	34865-34866	.	
86-47	34867-34870	The	
86-48	34871-34878	minimum	
86-49	34879-34882	fan	
86-50	34883-34888	speed	
86-51	34889-34892	set	
86-52	34893-34897	with	
86-53	34898-34902	this	
86-54	34903-34909	policy	
86-55	34910-34916	varies	
86-56	34917-34920	for	
86-57	34921-34925	each	
86-58	34926-34932	server	
86-59	34933-34941	platform	
86-60	34941-34942	,	
86-61	34943-34946	but	
86-62	34947-34949	it	
86-63	34950-34952	is	
86-64	34953-34966	approximately	
86-65	34967-34969	in	
86-66	34970-34973	the	
86-67	34974-34979	range	
86-68	34980-34982	of	
86-69	34983-34985	70	
86-70	34986-34988	to	
86-71	34989-34992	100	
86-72	34993-35000	percent	
86-73	35000-35001	.	
86-74	35002-35006	Note	
86-75	35006-35007	:	
86-76	35007-35012	     	
86-77	35013-35017	This	
86-78	35018-35024	policy	
86-79	35025-35027	is	
86-80	35028-35040	configurable	
86-81	35041-35044	for	
86-82	35045-35055	standalone	
86-83	35056-35061	Cisco	
86-84	35062-35065	UCS	
86-85	35066-35074	C-Series	
86-86	35075-35077	M5	
86-87	35078-35085	servers	
86-88	35086-35091	using	
86-89	35092-35095	the	
86-90	35096-35101	Cisco	
86-91	35101-35102	®	
86-92	35103-35113	Integrated	
86-93	35114-35124	Management	
86-94	35125-35135	Controller	
86-95	35136-35137	(	
86-96	35137-35140	IMC	
86-97	35140-35141	)	
86-98	35142-35149	console	
86-99	35150-35153	and	
86-100	35154-35157	the	
86-101	35158-35163	Cisco	
86-102	35164-35167	IMC	
86-103	35168-35178	supervisor	
86-104	35178-35179	.	
86-105	35180-35184	CIMC	
86-106	35185-35188	Web	
86-107	35189-35196	console	
86-108	35197-35198	Ò	
86-109	35199-35206	Compute	
86-110	35207-35208	Ò	
86-111	35209-35214	Power	
86-112	35215-35223	Policies	
86-113	35224-35225	Ò	
86-114	35226-35236	Configured	
86-115	35237-35240	Fan	
86-116	35241-35247	Policy	
86-117	35247-35248	.	

#Text=For UCS Managed C series servers, it is configurable using Power Control Policies under. Servers Ò Policies Ò root Ò Power control Policies Ò Create Fan Power Control Policy Ò Fan speed Policy. Operating system tuning guidance for best performance You can tune the OS to achieve the best performance. For Linux, set the following: ●     x86_energy_perf_policy performance
87-1	35249-35252	For	
87-2	35253-35256	UCS	
87-3	35257-35264	Managed	
87-4	35265-35266	C	
87-5	35267-35273	series	
87-6	35274-35281	servers	
87-7	35281-35282	,	
87-8	35283-35285	it	
87-9	35286-35288	is	
87-10	35289-35301	configurable	
87-11	35302-35307	using	
87-12	35308-35313	Power	
87-13	35314-35321	Control	
87-14	35322-35330	Policies	
87-15	35331-35336	under	
87-16	35336-35337	.	
87-17	35338-35345	Servers	
87-18	35346-35347	Ò	
87-19	35348-35356	Policies	
87-20	35357-35358	Ò	
87-21	35359-35363	root	
87-22	35364-35365	Ò	
87-23	35366-35371	Power	
87-24	35372-35379	control	
87-25	35380-35388	Policies	
87-26	35389-35390	Ò	
87-27	35391-35397	Create	
87-28	35398-35401	Fan	
87-29	35402-35407	Power	
87-30	35408-35415	Control	
87-31	35416-35422	Policy	
87-32	35423-35424	Ò	
87-33	35425-35428	Fan	
87-34	35429-35434	speed	
87-35	35435-35441	Policy	
87-36	35441-35442	.	
87-37	35443-35452	Operating	
87-38	35453-35459	system	
87-39	35460-35466	tuning	
87-40	35467-35475	guidance	
87-41	35476-35479	for	
87-42	35480-35484	best	
87-43	35485-35496	performance	
87-44	35497-35500	You	
87-45	35501-35504	can	
87-46	35505-35509	tune	
87-47	35510-35513	the	
87-48	35514-35516	OS	
87-49	35517-35519	to	
87-50	35520-35527	achieve	
87-51	35528-35531	the	
87-52	35532-35536	best	
87-53	35537-35548	performance	
87-54	35548-35549	.	
87-55	35550-35553	For	
87-56	35554-35559	Linux	
87-57	35559-35560	,	
87-58	35561-35564	set	
87-59	35565-35568	the	
87-60	35569-35578	following	
87-61	35578-35579	:	
87-62	35580-35581	●	
87-63	35581-35585	    	
87-64	35586-35589	x86	
87-65	35589-35590	_	
87-66	35590-35608	energy_perf_policy	
87-67	35609-35620	performance	

#Text=When energy performance tuning is set to OS, the OS controls the Energy Performance Bias (EPB) policy. The EPB features controlled by the policy are Intel Turbo Boost override, memory clock enable (CKE), memory Output Status Register (OSR), Intel QuickPath Interconnect (QPI) L0p, C-state demotion, and I/O bandwidth P-limit. The default OSPM profile is set to Performance, which will not sacrifice performance to save energy. ●     cpupower frequency-set -governor performance
88-1	35621-35625	When	
88-2	35626-35632	energy	
88-3	35633-35644	performance	
88-4	35645-35651	tuning	
88-5	35652-35654	is	
88-6	35655-35658	set	
88-7	35659-35661	to	
88-8	35662-35664	OS	
88-9	35664-35665	,	
88-10	35666-35669	the	
88-11	35670-35672	OS	
88-12	35673-35681	controls	
88-13	35682-35685	the	
88-14	35686-35692	Energy	
88-15	35693-35704	Performance	
88-16	35705-35709	Bias	
88-17	35710-35711	(	
88-18	35711-35714	EPB	
88-19	35714-35715	)	
88-20	35716-35722	policy	
88-21	35722-35723	.	
88-22	35724-35727	The	
88-23	35728-35731	EPB	
88-24	35732-35740	features	
88-25	35741-35751	controlled	
88-26	35752-35754	by	
88-27	35755-35758	the	
88-28	35759-35765	policy	
88-29	35766-35769	are	
88-30	35770-35775	Intel	
88-31	35776-35781	Turbo	
88-32	35782-35787	Boost	
88-33	35788-35796	override	
88-34	35796-35797	,	
88-35	35798-35804	memory	
88-36	35805-35810	clock	
88-37	35811-35817	enable	
88-38	35818-35819	(	
88-39	35819-35822	CKE	
88-40	35822-35823	)	
88-41	35823-35824	,	
88-42	35825-35831	memory	
88-43	35832-35838	Output	
88-44	35839-35845	Status	
88-45	35846-35854	Register	
88-46	35855-35856	(	
88-47	35856-35859	OSR	
88-48	35859-35860	)	
88-49	35860-35861	,	
88-50	35862-35867	Intel	
88-51	35868-35877	QuickPath	
88-52	35878-35890	Interconnect	
88-53	35891-35892	(	
88-54	35892-35895	QPI	
88-55	35895-35896	)	
88-56	35897-35900	L0p	
88-57	35900-35901	,	
88-58	35902-35909	C-state	
88-59	35910-35918	demotion	
88-60	35918-35919	,	
88-61	35920-35923	and	
88-62	35924-35925	I	
88-63	35925-35926	/	
88-64	35926-35927	O	
88-65	35928-35937	bandwidth	
88-66	35938-35945	P-limit	
88-67	35945-35946	.	
88-68	35947-35950	The	
88-69	35951-35958	default	
88-70	35959-35963	OSPM	
88-71	35964-35971	profile	
88-72	35972-35974	is	
88-73	35975-35978	set	
88-74	35979-35981	to	
88-75	35982-35993	Performance	
88-76	35993-35994	,	
88-77	35995-36000	which	
88-78	36001-36005	will	
88-79	36006-36009	not	
88-80	36010-36019	sacrifice	
88-81	36020-36031	performance	
88-82	36032-36034	to	
88-83	36035-36039	save	
88-84	36040-36046	energy	
88-85	36046-36047	.	
88-86	36048-36049	●	
88-87	36049-36053	    	
88-88	36054-36062	cpupower	
88-89	36063-36076	frequency-set	
88-90	36077-36078	-	
88-91	36078-36086	governor	
88-92	36087-36098	performance	

#Text=The performance governor forces the CPU to use the highest possible clock frequency. This frequency is statically set and will not change. Therefore, this particular governor offers no power-savings benefit. It is suitable only for hours of heavy workload, and even then, only during times in which the CPU is rarely (or never) idle. The default setting is On Demand, which allows the CPU to achieve maximum clock frequency when the system load is high, and the minimum clock frequency when the system is idle. Although this setting allows the system to adjust power consumption according to system load, it does so at the expense of latency from frequency switching. ●     Edit /etc/init.d/grub.conf to set intel_pstate=disable
89-1	36099-36102	The	
89-2	36103-36114	performance	
89-3	36115-36123	governor	
89-4	36124-36130	forces	
89-5	36131-36134	the	
89-6	36135-36138	CPU	
89-7	36139-36141	to	
89-8	36142-36145	use	
89-9	36146-36149	the	
89-10	36150-36157	highest	
89-11	36158-36166	possible	
89-12	36167-36172	clock	
89-13	36173-36182	frequency	
89-14	36182-36183	.	
89-15	36184-36188	This	
89-16	36189-36198	frequency	
89-17	36199-36201	is	
89-18	36202-36212	statically	
89-19	36213-36216	set	
89-20	36217-36220	and	
89-21	36221-36225	will	
89-22	36226-36229	not	
89-23	36230-36236	change	
89-24	36236-36237	.	
89-25	36238-36247	Therefore	
89-26	36247-36248	,	
89-27	36249-36253	this	
89-28	36254-36264	particular	
89-29	36265-36273	governor	
89-30	36274-36280	offers	
89-31	36281-36283	no	
89-32	36284-36297	power-savings	
89-33	36298-36305	benefit	
89-34	36305-36306	.	
89-35	36307-36309	It	
89-36	36310-36312	is	
89-37	36313-36321	suitable	
89-38	36322-36326	only	
89-39	36327-36330	for	
89-40	36331-36336	hours	
89-41	36337-36339	of	
89-42	36340-36345	heavy	
89-43	36346-36354	workload	
89-44	36354-36355	,	
89-45	36356-36359	and	
89-46	36360-36364	even	
89-47	36365-36369	then	
89-48	36369-36370	,	
89-49	36371-36375	only	
89-50	36376-36382	during	
89-51	36383-36388	times	
89-52	36389-36391	in	
89-53	36392-36397	which	
89-54	36398-36401	the	
89-55	36402-36405	CPU	
89-56	36406-36408	is	
89-57	36409-36415	rarely	
89-58	36416-36417	(	
89-59	36417-36419	or	
89-60	36420-36425	never	
89-61	36425-36426	)	
89-62	36427-36431	idle	
89-63	36431-36432	.	
89-64	36433-36436	The	
89-65	36437-36444	default	
89-66	36445-36452	setting	
89-67	36453-36455	is	
89-68	36456-36458	On	
89-69	36459-36465	Demand	
89-70	36465-36466	,	
89-71	36467-36472	which	
89-72	36473-36479	allows	
89-73	36480-36483	the	
89-74	36484-36487	CPU	
89-75	36488-36490	to	
89-76	36491-36498	achieve	
89-77	36499-36506	maximum	
89-78	36507-36512	clock	
89-79	36513-36522	frequency	
89-80	36523-36527	when	
89-81	36528-36531	the	
89-82	36532-36538	system	
89-83	36539-36543	load	
89-84	36544-36546	is	
89-85	36547-36551	high	
89-86	36551-36552	,	
89-87	36553-36556	and	
89-88	36557-36560	the	
89-89	36561-36568	minimum	
89-90	36569-36574	clock	
89-91	36575-36584	frequency	
89-92	36585-36589	when	
89-93	36590-36593	the	
89-94	36594-36600	system	
89-95	36601-36603	is	
89-96	36604-36608	idle	
89-97	36608-36609	.	
89-98	36610-36618	Although	
89-99	36619-36623	this	
89-100	36624-36631	setting	
89-101	36632-36638	allows	
89-102	36639-36642	the	
89-103	36643-36649	system	
89-104	36650-36652	to	
89-105	36653-36659	adjust	
89-106	36660-36665	power	
89-107	36666-36677	consumption	
89-108	36678-36687	according	
89-109	36688-36690	to	
89-110	36691-36697	system	
89-111	36698-36702	load	
89-112	36702-36703	,	
89-113	36704-36706	it	
89-114	36707-36711	does	
89-115	36712-36714	so	
89-116	36715-36717	at	
89-117	36718-36721	the	
89-118	36722-36729	expense	
89-119	36730-36732	of	
89-120	36733-36740	latency	
89-121	36741-36745	from	
89-122	36746-36755	frequency	
89-123	36756-36765	switching	
89-124	36765-36766	.	
89-125	36767-36768	●	
89-126	36768-36772	    	
89-127	36773-36777	Edit	
89-128	36778-36779	/	
89-129	36779-36782	etc	
89-130	36782-36783	/	
89-131	36783-36789	init.d	
89-132	36789-36790	/	
89-133	36790-36799	grub.conf	
89-134	36800-36802	to	
89-135	36803-36806	set	
89-136	36807-36819	intel_pstate	
89-137	36819-36820	=	
89-138	36820-36827	disable	

#Text=Intel_pstate is a part of the CPU performance scaling subsystem in the Linux kernel (CPUFreq). It is a power scaling driver is used automatically on later generations of Intel processors. This driver takes priority over other drivers and is built-in as opposed to being a module. You can force pstate off by appending intel_pstate=disable to the kernel arguments (edit /etc/default/grub) ●     tuned-adm profile latency-performance The tuned-adm tool allows users to easily switch among a number of profiles that have been designed to enhance performance for specific use cases.
90-1	36828-36840	Intel_pstate	
90-2	36841-36843	is	
90-3	36844-36845	a	
90-4	36846-36850	part	
90-5	36851-36853	of	
90-6	36854-36857	the	
90-7	36858-36861	CPU	
90-8	36862-36873	performance	
90-9	36874-36881	scaling	
90-10	36882-36891	subsystem	
90-11	36892-36894	in	
90-12	36895-36898	the	
90-13	36899-36904	Linux	
90-14	36905-36911	kernel	
90-15	36912-36913	(	
90-16	36913-36920	CPUFreq	
90-17	36920-36921	)	
90-18	36921-36922	.	
90-19	36923-36925	It	
90-20	36926-36928	is	
90-21	36929-36930	a	
90-22	36931-36936	power	
90-23	36937-36944	scaling	
90-24	36945-36951	driver	
90-25	36952-36954	is	
90-26	36955-36959	used	
90-27	36960-36973	automatically	
90-28	36974-36976	on	
90-29	36977-36982	later	
90-30	36983-36994	generations	
90-31	36995-36997	of	
90-32	36998-37003	Intel	
90-33	37004-37014	processors	
90-34	37014-37015	.	
90-35	37016-37020	This	
90-36	37021-37027	driver	
90-37	37028-37033	takes	
90-38	37034-37042	priority	
90-39	37043-37047	over	
90-40	37048-37053	other	
90-41	37054-37061	drivers	
90-42	37062-37065	and	
90-43	37066-37068	is	
90-44	37069-37077	built-in	
90-45	37078-37080	as	
90-46	37081-37088	opposed	
90-47	37089-37091	to	
90-48	37092-37097	being	
90-49	37098-37099	a	
90-50	37100-37106	module	
90-51	37106-37107	.	
90-52	37108-37111	You	
90-53	37112-37115	can	
90-54	37116-37121	force	
90-55	37122-37128	pstate	
90-56	37129-37132	off	
90-57	37133-37135	by	
90-58	37136-37145	appending	
90-59	37146-37158	intel_pstate	
90-60	37158-37159	=	
90-61	37159-37166	disable	
90-62	37167-37169	to	
90-63	37170-37173	the	
90-64	37174-37180	kernel	
90-65	37181-37190	arguments	
90-66	37191-37192	(	
90-67	37192-37196	edit	
90-68	37197-37198	/	
90-69	37198-37201	etc	
90-70	37201-37202	/	
90-71	37202-37209	default	
90-72	37209-37210	/	
90-73	37210-37214	grub	
90-74	37214-37215	)	
90-75	37216-37217	●	
90-76	37217-37221	    	
90-77	37222-37231	tuned-adm	
90-78	37232-37239	profile	
90-79	37240-37259	latency-performance	
90-80	37260-37263	The	
90-81	37264-37273	tuned-adm	
90-82	37274-37278	tool	
90-83	37279-37285	allows	
90-84	37286-37291	users	
90-85	37292-37294	to	
90-86	37295-37301	easily	
90-87	37302-37308	switch	
90-88	37309-37314	among	
90-89	37315-37316	a	
90-90	37317-37323	number	
90-91	37324-37326	of	
90-92	37327-37335	profiles	
90-93	37336-37340	that	
90-94	37341-37345	have	
90-95	37346-37350	been	
90-96	37351-37359	designed	
90-97	37360-37362	to	
90-98	37363-37370	enhance	
90-99	37371-37382	performance	
90-100	37383-37386	for	
90-101	37387-37395	specific	
90-102	37396-37399	use	
90-103	37400-37405	cases	
90-104	37405-37406	.	

#Text=You can apply the tuned-admin server profile for typical latency performance tuning. It disables the tuned and ktune power-saving mechanisms. The CPU speed mode changes to Performance. The I/O elevator is changed to Deadline for each device. The cpu_dma_latency parameter is registered with a value of 0 (the lowest possible latency) for power management QoS to limit latency where possible. Use the following Linux tools to measure maximum turbo frequency and power states:
91-1	37407-37410	You	
91-2	37411-37414	can	
91-3	37415-37420	apply	
91-4	37421-37424	the	
91-5	37425-37436	tuned-admin	
91-6	37437-37443	server	
91-7	37444-37451	profile	
91-8	37452-37455	for	
91-9	37456-37463	typical	
91-10	37464-37471	latency	
91-11	37472-37483	performance	
91-12	37484-37490	tuning	
91-13	37490-37491	.	
91-14	37492-37494	It	
91-15	37495-37503	disables	
91-16	37504-37507	the	
91-17	37508-37513	tuned	
91-18	37514-37517	and	
91-19	37518-37523	ktune	
91-20	37524-37536	power-saving	
91-21	37537-37547	mechanisms	
91-22	37547-37548	.	
91-23	37549-37552	The	
91-24	37553-37556	CPU	
91-25	37557-37562	speed	
91-26	37563-37567	mode	
91-27	37568-37575	changes	
91-28	37576-37578	to	
91-29	37579-37590	Performance	
91-30	37590-37591	.	
91-31	37592-37595	The	
91-32	37596-37597	I	
91-33	37597-37598	/	
91-34	37598-37599	O	
91-35	37600-37608	elevator	
91-36	37609-37611	is	
91-37	37612-37619	changed	
91-38	37620-37622	to	
91-39	37623-37631	Deadline	
91-40	37632-37635	for	
91-41	37636-37640	each	
91-42	37641-37647	device	
91-43	37647-37648	.	
91-44	37649-37652	The	
91-45	37653-37668	cpu_dma_latency	
91-46	37669-37678	parameter	
91-47	37679-37681	is	
91-48	37682-37692	registered	
91-49	37693-37697	with	
91-50	37698-37699	a	
91-51	37700-37705	value	
91-52	37706-37708	of	
91-53	37709-37710	0	
91-54	37711-37712	(	
91-55	37712-37715	the	
91-56	37716-37722	lowest	
91-57	37723-37731	possible	
91-58	37732-37739	latency	
91-59	37739-37740	)	
91-60	37741-37744	for	
91-61	37745-37750	power	
91-62	37751-37761	management	
91-63	37762-37765	QoS	
91-64	37766-37768	to	
91-65	37769-37774	limit	
91-66	37775-37782	latency	
91-67	37783-37788	where	
91-68	37789-37797	possible	
91-69	37797-37798	.	
91-70	37799-37802	Use	
91-71	37803-37806	the	
91-72	37807-37816	following	
91-73	37817-37822	Linux	
91-74	37823-37828	tools	
91-75	37829-37831	to	
91-76	37832-37839	measure	
91-77	37840-37847	maximum	
91-78	37848-37853	turbo	
91-79	37854-37863	frequency	
91-80	37864-37867	and	
91-81	37868-37873	power	
91-82	37874-37880	states	
91-83	37880-37881	:	

#Text=●     Turbostat: Turbostat is provided in the kernel-tools package. It reports on processor topology, frequency, idle power-state statistics, temperature, and power use on Intel 64 processors. It is useful for identifying servers that are inefficient in terms of power use or idle time. It also helps identify the rate of System Management Interrupts (SMIs) occurring on the system, and it can be used to verify the effects of power management tuning. Use this setting: turbostat -S ●     Intel PTUmon: The Intel Performance Tuning Utility (PTU) is a cross-platform performance analysis tool set. In addition to such traditional capabilities as tools to identify the hottest modules and functions of the application, track call sequences, and identify performance-critical source code, Intel PTU has new, more powerful data collection, analysis, and visualization capabilities. Intel PTU offers processor hardware event counters for in-depth analysis of the memory system performance, architectural tuning, and other features. Use this setting:
92-1	37882-37883	●	
92-2	37883-37887	    	
92-3	37888-37897	Turbostat	
92-4	37897-37898	:	
92-5	37899-37908	Turbostat	
92-6	37909-37911	is	
92-7	37912-37920	provided	
92-8	37921-37923	in	
92-9	37924-37927	the	
92-10	37928-37940	kernel-tools	
92-11	37941-37948	package	
92-12	37948-37949	.	
92-13	37950-37952	It	
92-14	37953-37960	reports	
92-15	37961-37963	on	
92-16	37964-37973	processor	
92-17	37974-37982	topology	
92-18	37982-37983	,	
92-19	37984-37993	frequency	
92-20	37993-37994	,	
92-21	37995-37999	idle	
92-22	38000-38011	power-state	
92-23	38012-38022	statistics	
92-24	38022-38023	,	
92-25	38024-38035	temperature	
92-26	38035-38036	,	
92-27	38037-38040	and	
92-28	38041-38046	power	
92-29	38047-38050	use	
92-30	38051-38053	on	
92-31	38054-38059	Intel	
92-32	38060-38062	64	
92-33	38063-38073	processors	
92-34	38073-38074	.	
92-35	38075-38077	It	
92-36	38078-38080	is	
92-37	38081-38087	useful	
92-38	38088-38091	for	
92-39	38092-38103	identifying	
92-40	38104-38111	servers	
92-41	38112-38116	that	
92-42	38117-38120	are	
92-43	38121-38132	inefficient	
92-44	38133-38135	in	
92-45	38136-38141	terms	
92-46	38142-38144	of	
92-47	38145-38150	power	
92-48	38151-38154	use	
92-49	38155-38157	or	
92-50	38158-38162	idle	
92-51	38163-38167	time	
92-52	38167-38168	.	
92-53	38169-38171	It	
92-54	38172-38176	also	
92-55	38177-38182	helps	
92-56	38183-38191	identify	
92-57	38192-38195	the	
92-58	38196-38200	rate	
92-59	38201-38203	of	
92-60	38204-38210	System	
92-61	38211-38221	Management	
92-62	38222-38232	Interrupts	
92-63	38233-38234	(	
92-64	38234-38238	SMIs	
92-65	38238-38239	)	
92-66	38240-38249	occurring	
92-67	38250-38252	on	
92-68	38253-38256	the	
92-69	38257-38263	system	
92-70	38263-38264	,	
92-71	38265-38268	and	
92-72	38269-38271	it	
92-73	38272-38275	can	
92-74	38276-38278	be	
92-75	38279-38283	used	
92-76	38284-38286	to	
92-77	38287-38293	verify	
92-78	38294-38297	the	
92-79	38298-38305	effects	
92-80	38306-38308	of	
92-81	38309-38314	power	
92-82	38315-38325	management	
92-83	38326-38332	tuning	
92-84	38332-38333	.	
92-85	38334-38337	Use	
92-86	38338-38342	this	
92-87	38343-38350	setting	
92-88	38350-38351	:	
92-89	38352-38361	turbostat	
92-90	38362-38363	-	
92-91	38363-38364	S	
92-92	38365-38366	●	
92-93	38366-38370	    	
92-94	38371-38376	Intel	
92-95	38377-38383	PTUmon	
92-96	38383-38384	:	
92-97	38385-38388	The	
92-98	38389-38394	Intel	
92-99	38395-38406	Performance	
92-100	38407-38413	Tuning	
92-101	38414-38421	Utility	
92-102	38422-38423	(	
92-103	38423-38426	PTU	
92-104	38426-38427	)	
92-105	38428-38430	is	
92-106	38431-38432	a	
92-107	38433-38447	cross-platform	
92-108	38448-38459	performance	
92-109	38460-38468	analysis	
92-110	38469-38473	tool	
92-111	38474-38477	set	
92-112	38477-38478	.	
92-113	38479-38481	In	
92-114	38482-38490	addition	
92-115	38491-38493	to	
92-116	38494-38498	such	
92-117	38499-38510	traditional	
92-118	38511-38523	capabilities	
92-119	38524-38526	as	
92-120	38527-38532	tools	
92-121	38533-38535	to	
92-122	38536-38544	identify	
92-123	38545-38548	the	
92-124	38549-38556	hottest	
92-125	38557-38564	modules	
92-126	38565-38568	and	
92-127	38569-38578	functions	
92-128	38579-38581	of	
92-129	38582-38585	the	
92-130	38586-38597	application	
92-131	38597-38598	,	
92-132	38599-38604	track	
92-133	38605-38609	call	
92-134	38610-38619	sequences	
92-135	38619-38620	,	
92-136	38621-38624	and	
92-137	38625-38633	identify	
92-138	38634-38654	performance-critical	
92-139	38655-38661	source	
92-140	38662-38666	code	
92-141	38666-38667	,	
92-142	38668-38673	Intel	
92-143	38674-38677	PTU	
92-144	38678-38681	has	
92-145	38682-38685	new	
92-146	38685-38686	,	
92-147	38687-38691	more	
92-148	38692-38700	powerful	
92-149	38701-38705	data	
92-150	38706-38716	collection	
92-151	38716-38717	,	
92-152	38718-38726	analysis	
92-153	38726-38727	,	
92-154	38728-38731	and	
92-155	38732-38745	visualization	
92-156	38746-38758	capabilities	
92-157	38758-38759	.	
92-158	38760-38765	Intel	
92-159	38766-38769	PTU	
92-160	38770-38776	offers	
92-161	38777-38786	processor	
92-162	38787-38795	hardware	
92-163	38796-38801	event	
92-164	38802-38810	counters	
92-165	38811-38814	for	
92-166	38815-38823	in-depth	
92-167	38824-38832	analysis	
92-168	38833-38835	of	
92-169	38836-38839	the	
92-170	38840-38846	memory	
92-171	38847-38853	system	
92-172	38854-38865	performance	
92-173	38865-38866	,	
92-174	38867-38880	architectural	
92-175	38881-38887	tuning	
92-176	38887-38888	,	
92-177	38889-38892	and	
92-178	38893-38898	other	
92-179	38899-38907	features	
92-180	38907-38908	.	
92-181	38909-38912	Use	
92-182	38913-38917	this	
92-183	38918-38925	setting	
92-184	38925-38926	:	

#Text=ptumon -l -i 5000 Refer the following resources for more information about OS performance tuning: ●     Microsoft Windows and Hyper-V tuning is straightforward: set the power policy to High Performance. See: ◦    Performance Tuning Guidelines for Microsoft Windows Server 2012 R2 ◦    Performance Tuning Guidelines for Microsoft Windows Server 2016
93-1	38927-38933	ptumon	
93-2	38934-38935	-	
93-3	38935-38936	l	
93-4	38937-38938	-	
93-5	38938-38939	i	
93-6	38940-38944	5000	
93-7	38945-38950	Refer	
93-8	38951-38954	the	
93-9	38955-38964	following	
93-10	38965-38974	resources	
93-11	38975-38978	for	
93-12	38979-38983	more	
93-13	38984-38995	information	
93-14	38996-39001	about	
93-15	39002-39004	OS	
93-16	39005-39016	performance	
93-17	39017-39023	tuning	
93-18	39023-39024	:	
93-19	39025-39026	●	
93-20	39026-39030	    	
93-21	39031-39040	Microsoft	
93-22	39041-39048	Windows	
93-23	39049-39052	and	
93-24	39053-39060	Hyper-V	
93-25	39061-39067	tuning	
93-26	39068-39070	is	
93-27	39071-39086	straightforward	
93-28	39086-39087	:	
93-29	39088-39091	set	
93-30	39092-39095	the	
93-31	39096-39101	power	
93-32	39102-39108	policy	
93-33	39109-39111	to	
93-34	39112-39116	High	
93-35	39117-39128	Performance	
93-36	39128-39129	.	
93-37	39130-39133	See	
93-38	39133-39134	:	
93-39	39135-39136	◦	
93-40	39136-39139	   	
93-41	39140-39151	Performance	
93-42	39152-39158	Tuning	
93-43	39159-39169	Guidelines	
93-44	39170-39173	for	
93-45	39174-39183	Microsoft	
93-46	39184-39191	Windows	
93-47	39192-39198	Server	
93-48	39199-39203	2012	
93-49	39204-39206	R2	
93-50	39207-39208	◦	
93-51	39208-39211	   	
93-52	39212-39223	Performance	
93-53	39224-39230	Tuning	
93-54	39231-39241	Guidelines	
93-55	39242-39245	for	
93-56	39246-39255	Microsoft	
93-57	39256-39263	Windows	
93-58	39264-39270	Server	
93-59	39271-39275	2016	

#Text=●     VMware ESXi tuning is straightforward as well: set the power policy to High Performance. See: ◦    https://www.vmware.com/content/dam/digitalmarketing/vmware/en/pdf/techpaper/vmware-perfbest-practices-vsphere6-0-white-paper.pdf
94-1	39276-39277	●	
94-2	39277-39281	    	
94-3	39282-39288	VMware	
94-4	39289-39293	ESXi	
94-5	39294-39300	tuning	
94-6	39301-39303	is	
94-7	39304-39319	straightforward	
94-8	39320-39322	as	
94-9	39323-39327	well	
94-10	39327-39328	:	
94-11	39329-39332	set	
94-12	39333-39336	the	
94-13	39337-39342	power	
94-14	39343-39349	policy	
94-15	39350-39352	to	
94-16	39353-39357	High	
94-17	39358-39369	Performance	
94-18	39369-39370	.	
94-19	39371-39374	See	
94-20	39374-39375	:	
94-21	39376-39377	◦	
94-22	39377-39380	   	
94-23	39381-39386	https	
94-24	39386-39387	:	
94-25	39387-39388	/	
94-26	39388-39389	/	
94-27	39389-39403	www.vmware.com	
94-28	39403-39404	/	
94-29	39404-39411	content	
94-30	39411-39412	/	
94-31	39412-39415	dam	
94-32	39415-39416	/	
94-33	39416-39432	digitalmarketing	
94-34	39432-39433	/	
94-35	39433-39439	vmware	
94-36	39439-39440	/	
94-37	39440-39442	en	
94-38	39442-39443	/	
94-39	39443-39446	pdf	
94-40	39446-39447	/	
94-41	39447-39456	techpaper	
94-42	39456-39457	/	
94-43	39457-39491	vmware-perfbest-practices-vsphere6	
94-44	39491-39492	-	
94-45	39492-39493	0	
94-46	39493-39494	-	
94-47	39494-39509	white-paper.pdf	

#Text=●     To tune Citrix XenServer, set xenpm set-scaling-governor performance. See: ◦    https://support.citrix.com/article/CTX200390 ●     To tune Red Hat Enterprise Linux, set CPU power to Performance. See:
95-1	39510-39511	●	
95-2	39511-39515	    	
95-3	39516-39518	To	
95-4	39519-39523	tune	
95-5	39524-39530	Citrix	
95-6	39531-39540	XenServer	
95-7	39540-39541	,	
95-8	39542-39545	set	
95-9	39546-39551	xenpm	
95-10	39552-39572	set-scaling-governor	
95-11	39573-39584	performance	
95-12	39584-39585	.	
95-13	39586-39589	See	
95-14	39589-39590	:	
95-15	39591-39592	◦	
95-16	39592-39595	   	
95-17	39596-39601	https	
95-18	39601-39602	:	
95-19	39602-39603	/	
95-20	39603-39604	/	
95-21	39604-39622	support.citrix.com	
95-22	39622-39623	/	
95-23	39623-39630	article	
95-24	39630-39631	/	
95-25	39631-39640	CTX200390	
95-26	39641-39642	●	
95-27	39642-39646	    	
95-28	39647-39649	To	
95-29	39650-39654	tune	
95-30	39655-39658	Red	
95-31	39659-39662	Hat	
95-32	39663-39673	Enterprise	
95-33	39674-39679	Linux	
95-34	39679-39680	,	
95-35	39681-39684	set	
95-36	39685-39688	CPU	
95-37	39689-39694	power	
95-38	39695-39697	to	
95-39	39698-39709	Performance	
95-40	39709-39710	.	
95-41	39711-39714	See	
95-42	39714-39715	:	

#Text=◦    https://access.redhat.com/documentation/en-US/Red_Hat_Enterprise_Linux/7/pdf/Performance_Tuning_Guide/Red_Hat_Enterprise_Linux-7-Performance_Tuning_Guide-en-US.pdf ●     To tune SUSE Enterprise Linux, set CPU power to Performance. See: ◦    https://www.suse.com/documentation/sles-12/pdfdoc/book_sle_tuning/book_sle_tuning.pdf
96-1	39716-39717	◦	
96-2	39717-39720	   	
96-3	39721-39726	https	
96-4	39726-39727	:	
96-5	39727-39728	/	
96-6	39728-39729	/	
96-7	39729-39746	access.redhat.com	
96-8	39746-39747	/	
96-9	39747-39760	documentation	
96-10	39760-39761	/	
96-11	39761-39766	en-US	
96-12	39766-39767	/	
96-13	39767-39791	Red_Hat_Enterprise_Linux	
96-14	39791-39792	/	
96-15	39792-39793	7	
96-16	39793-39794	/	
96-17	39794-39797	pdf	
96-18	39797-39798	/	
96-19	39798-39822	Performance_Tuning_Guide	
96-20	39822-39823	/	
96-21	39823-39847	Red_Hat_Enterprise_Linux	
96-22	39847-39848	-	
96-23	39848-39849	7	
96-24	39849-39850	-	
96-25	39850-39884	Performance_Tuning_Guide-en-US.pdf	
96-26	39885-39886	●	
96-27	39886-39890	    	
96-28	39891-39893	To	
96-29	39894-39898	tune	
96-30	39899-39903	SUSE	
96-31	39904-39914	Enterprise	
96-32	39915-39920	Linux	
96-33	39920-39921	,	
96-34	39922-39925	set	
96-35	39926-39929	CPU	
96-36	39930-39935	power	
96-37	39936-39938	to	
96-38	39939-39950	Performance	
96-39	39950-39951	.	
96-40	39952-39955	See	
96-41	39955-39956	:	
96-42	39957-39958	◦	
96-43	39958-39961	   	
96-44	39962-39967	https	
96-45	39967-39968	:	
96-46	39968-39969	/	
96-47	39969-39970	/	
96-48	39970-39982	www.suse.com	
96-49	39982-39983	/	
96-50	39983-39996	documentation	
96-51	39996-39997	/	
96-52	39997-40001	sles	
96-53	40001-40002	-	
96-54	40002-40004	12	
96-55	40004-40005	/	
96-56	40005-40011	pdfdoc	
96-57	40011-40012	/	
96-58	40012-40027	book_sle_tuning	
96-59	40027-40028	/	
96-60	40028-40047	book_sle_tuning.pdf	

#Text=BIOS recommendations for various workload types This document discusses BIOS settings for the following types of workloads: ●     Online transaction processing (OLTP) ●     Virtualization ●     High-Performance Computing (HPC) ●     Java Enterprise Edition (Java EE) application server
97-1	40048-40052	BIOS	
97-2	40053-40068	recommendations	
97-3	40069-40072	for	
97-4	40073-40080	various	
97-5	40081-40089	workload	
97-6	40090-40095	types	
97-7	40096-40100	This	
97-8	40101-40109	document	
97-9	40110-40119	discusses	
97-10	40120-40124	BIOS	
97-11	40125-40133	settings	
97-12	40134-40137	for	
97-13	40138-40141	the	
97-14	40142-40151	following	
97-15	40152-40157	types	
97-16	40158-40160	of	
97-17	40161-40170	workloads	
97-18	40170-40171	:	
97-19	40172-40173	●	
97-20	40173-40177	    	
97-21	40178-40184	Online	
97-22	40185-40196	transaction	
97-23	40197-40207	processing	
97-24	40208-40209	(	
97-25	40209-40213	OLTP	
97-26	40213-40214	)	
97-27	40215-40216	●	
97-28	40216-40220	    	
97-29	40221-40235	Virtualization	
97-30	40236-40237	●	
97-31	40237-40241	    	
97-32	40242-40258	High-Performance	
97-33	40259-40268	Computing	
97-34	40269-40270	(	
97-35	40270-40273	HPC	
97-36	40273-40274	)	
97-37	40275-40276	●	
97-38	40276-40280	    	
97-39	40281-40285	Java	
97-40	40286-40296	Enterprise	
97-41	40297-40304	Edition	
97-42	40305-40306	(	
97-43	40306-40310	Java	
97-44	40311-40313	EE	
97-45	40313-40314	)	
97-46	40315-40326	application	
97-47	40327-40333	server	

#Text=●     Analytics database Decision-Support System (DSS) Table 5 summarizes the BIOS options and settings available for various workloads. Table 5.           BIOS options for various workloads BIOS Options BIOS Values (platform-default) Online Transaction Processing (OLTP)
98-1	40334-40335	●	
98-2	40335-40339	    	
98-3	40340-40349	Analytics	
98-4	40350-40358	database	
98-5	40359-40375	Decision-Support	
98-6	40376-40382	System	
98-7	40383-40384	(	
98-8	40384-40387	DSS	
98-9	40387-40388	)	
98-10	40389-40394	Table	
98-11	40395-40396	5	
98-12	40397-40407	summarizes	
98-13	40408-40411	the	
98-14	40412-40416	BIOS	
98-15	40417-40424	options	
98-16	40425-40428	and	
98-17	40429-40437	settings	
98-18	40438-40447	available	
98-19	40448-40451	for	
98-20	40452-40459	various	
98-21	40460-40469	workloads	
98-22	40469-40470	.	
98-23	40471-40476	Table	
98-24	40477-40478	5	
98-25	40478-40479	.	
98-26	40479-40489	          	
98-27	40490-40494	BIOS	
98-28	40495-40502	options	
98-29	40503-40506	for	
98-30	40507-40514	various	
98-31	40515-40524	workloads	
98-32	40525-40529	BIOS	
98-33	40530-40537	Options	
98-34	40538-40542	BIOS	
98-35	40543-40549	Values	
98-36	40550-40551	(	
98-37	40551-40567	platform-default	
98-38	40567-40568	)	
98-39	40569-40575	Online	
98-40	40576-40587	Transaction	
98-41	40588-40598	Processing	
98-42	40599-40600	(	
98-43	40600-40604	OLTP	
98-44	40604-40605	)	

#Text=Virtualization High-Performance Computing (HPC) Java Application Servers Analytic Database Systems (DSS) Processor Configuration Intel SpeedStep Technology Enabled Platform Default Platform Default Platform Default
99-1	40606-40620	Virtualization	
99-2	40621-40637	High-Performance	
99-3	40638-40647	Computing	
99-4	40648-40649	(	
99-5	40649-40652	HPC	
99-6	40652-40653	)	
99-7	40654-40658	Java	
99-8	40659-40670	Application	
99-9	40671-40678	Servers	
99-10	40679-40687	Analytic	
99-11	40688-40696	Database	
99-12	40697-40704	Systems	
99-13	40705-40706	(	
99-14	40706-40709	DSS	
99-15	40709-40710	)	
99-16	40711-40720	Processor	
99-17	40721-40734	Configuration	
99-18	40735-40740	Intel	
99-19	40741-40750	SpeedStep	
99-20	40751-40761	Technology	
99-21	40762-40769	Enabled	
99-22	40770-40778	Platform	
99-23	40779-40786	Default	
99-24	40787-40795	Platform	
99-25	40796-40803	Default	
99-26	40804-40812	Platform	
99-27	40813-40820	Default	

#Text=Platform Default Platform Default Intel Hyper-Threading Tech Enabled Platform Default Platform Default Disabled Platform Default Platform Default Intel Virtualization Technology (VT) Enabled
100-1	40821-40829	Platform	
100-2	40830-40837	Default	
100-3	40838-40846	Platform	
100-4	40847-40854	Default	
100-5	40855-40860	Intel	
100-6	40861-40876	Hyper-Threading	
100-7	40877-40881	Tech	
100-8	40882-40889	Enabled	
100-9	40890-40898	Platform	
100-10	40899-40906	Default	
100-11	40907-40915	Platform	
100-12	40916-40923	Default	
100-13	40924-40932	Disabled	
100-14	40933-40941	Platform	
100-15	40942-40949	Default	
100-16	40950-40958	Platform	
100-17	40959-40966	Default	
100-18	40967-40972	Intel	
100-19	40973-40987	Virtualization	
100-20	40988-40998	Technology	
100-21	40999-41000	(	
100-22	41000-41002	VT	
100-23	41002-41003	)	
100-24	41004-41011	Enabled	

#Text=Platform Default Platform Default Disabled Disabled Platform Default Intel VT for Directed I/O Enabled Platform Default Platform Default Disabled Disabled Disabled
101-1	41012-41020	Platform	
101-2	41021-41028	Default	
101-3	41029-41037	Platform	
101-4	41038-41045	Default	
101-5	41046-41054	Disabled	
101-6	41055-41063	Disabled	
101-7	41064-41072	Platform	
101-8	41073-41080	Default	
101-9	41081-41086	Intel	
101-10	41087-41089	VT	
101-11	41090-41093	for	
101-12	41094-41102	Directed	
101-13	41103-41104	I	
101-14	41104-41105	/	
101-15	41105-41106	O	
101-16	41107-41114	Enabled	
101-17	41115-41123	Platform	
101-18	41124-41131	Default	
101-19	41132-41140	Platform	
101-20	41141-41148	Default	
101-21	41149-41157	Disabled	
101-22	41158-41166	Disabled	
101-23	41167-41175	Disabled	

#Text=CPU performance Custom Platform Default Platform Default Platform Default Platform Default Platform Default LLC Prefetch Disabled Platform Default Platform Default Platform Default
102-1	41176-41179	CPU	
102-2	41180-41191	performance	
102-3	41192-41198	Custom	
102-4	41199-41207	Platform	
102-5	41208-41215	Default	
102-6	41216-41224	Platform	
102-7	41225-41232	Default	
102-8	41233-41241	Platform	
102-9	41242-41249	Default	
102-10	41250-41258	Platform	
102-11	41259-41266	Default	
102-12	41267-41275	Platform	
102-13	41276-41283	Default	
102-14	41284-41287	LLC	
102-15	41288-41296	Prefetch	
102-16	41297-41305	Disabled	
102-17	41306-41314	Platform	
102-18	41315-41322	Default	
102-19	41323-41331	Platform	
102-20	41332-41339	Default	
102-21	41340-41348	Platform	
102-22	41349-41356	Default	

#Text=Platform Default Platform Default Direct cache access Enabled Platform Default Platform Default Platform Default Platform Default Platform Default Advanced Power Management Configuration Power technology Energy-Efficient
103-1	41357-41365	Platform	
103-2	41366-41373	Default	
103-3	41374-41382	Platform	
103-4	41383-41390	Default	
103-5	41391-41397	Direct	
103-6	41398-41403	cache	
103-7	41404-41410	access	
103-8	41411-41418	Enabled	
103-9	41419-41427	Platform	
103-10	41428-41435	Default	
103-11	41436-41444	Platform	
103-12	41445-41452	Default	
103-13	41453-41461	Platform	
103-14	41462-41469	Default	
103-15	41470-41478	Platform	
103-16	41479-41486	Default	
103-17	41487-41495	Platform	
103-18	41496-41503	Default	
103-19	41504-41512	Advanced	
103-20	41513-41518	Power	
103-21	41519-41529	Management	
103-22	41530-41543	Configuration	
103-23	41544-41549	Power	
103-24	41550-41560	technology	
103-25	41561-41577	Energy-Efficient	

#Text=Custom Custom Platform Default Custom Custom Intel Turbo Boost Enabled Platform Default Platform Default Platform Default Platform Default Platform Default P-STATE coordination
104-1	41578-41584	Custom	
104-2	41585-41591	Custom	
104-3	41592-41600	Platform	
104-4	41601-41608	Default	
104-5	41609-41615	Custom	
104-6	41616-41622	Custom	
104-7	41623-41628	Intel	
104-8	41629-41634	Turbo	
104-9	41635-41640	Boost	
104-10	41641-41648	Enabled	
104-11	41649-41657	Platform	
104-12	41658-41665	Default	
104-13	41666-41674	Platform	
104-14	41675-41682	Default	
104-15	41683-41691	Platform	
104-16	41692-41699	Default	
104-17	41700-41708	Platform	
104-18	41709-41716	Default	
104-19	41717-41725	Platform	
104-20	41726-41733	Default	
104-21	41734-41741	P-STATE	
104-22	41742-41754	coordination	

#Text=HW_ALL Platform Default Platform Default Platform Default Platform Default Platform Default Energy Performance Balanced Performance Platform Default Platform Default Platform Default Platform Default
105-1	41755-41761	HW_ALL	
105-2	41762-41770	Platform	
105-3	41771-41778	Default	
105-4	41779-41787	Platform	
105-5	41788-41795	Default	
105-6	41796-41804	Platform	
105-7	41805-41812	Default	
105-8	41813-41821	Platform	
105-9	41822-41829	Default	
105-10	41830-41838	Platform	
105-11	41839-41846	Default	
105-12	41847-41853	Energy	
105-13	41854-41865	Performance	
105-14	41866-41874	Balanced	
105-15	41875-41886	Performance	
105-16	41887-41895	Platform	
105-17	41896-41903	Default	
105-18	41904-41912	Platform	
105-19	41913-41920	Default	
105-20	41921-41929	Platform	
105-21	41930-41937	Default	
105-22	41938-41946	Platform	
105-23	41947-41954	Default	

#Text=Platform Default Processor C State Enabled Disabled Disabled Platform Default Disabled Disabled Processor C1E Enabled Disabled Disabled Platform Default
106-1	41955-41963	Platform	
106-2	41964-41971	Default	
106-3	41972-41981	Processor	
106-4	41982-41983	C	
106-5	41984-41989	State	
106-6	41990-41997	Enabled	
106-7	41998-42006	Disabled	
106-8	42007-42015	Disabled	
106-9	42016-42024	Platform	
106-10	42025-42032	Default	
106-11	42033-42041	Disabled	
106-12	42042-42050	Disabled	
106-13	42051-42060	Processor	
106-14	42061-42064	C1E	
106-15	42065-42072	Enabled	
106-16	42073-42081	Disabled	
106-17	42082-42090	Disabled	
106-18	42091-42099	Platform	
106-19	42100-42107	Default	

#Text=Disabled Disabled Processor C3 Enabled Disabled Disabled Platform Default Disabled Disabled Processor C6 Enabled Disabled Disabled
107-1	42108-42116	Disabled	
107-2	42117-42125	Disabled	
107-3	42126-42135	Processor	
107-4	42136-42138	C3	
107-5	42139-42146	Enabled	
107-6	42147-42155	Disabled	
107-7	42156-42164	Disabled	
107-8	42165-42173	Platform	
107-9	42174-42181	Default	
107-10	42182-42190	Disabled	
107-11	42191-42199	Disabled	
107-12	42200-42209	Processor	
107-13	42210-42212	C6	
107-14	42213-42220	Enabled	
107-15	42221-42229	Disabled	
107-16	42230-42238	Disabled	

#Text=Platform Default Disabled Disabled Processor C7 Enabled Disabled Disabled Platform Default Disabled Disabled Package C State limit C0/C1 State
108-1	42239-42247	Platform	
108-2	42248-42255	Default	
108-3	42256-42264	Disabled	
108-4	42265-42273	Disabled	
108-5	42274-42283	Processor	
108-6	42284-42286	C7	
108-7	42287-42294	Enabled	
108-8	42295-42303	Disabled	
108-9	42304-42312	Disabled	
108-10	42313-42321	Platform	
108-11	42322-42329	Default	
108-12	42330-42338	Disabled	
108-13	42339-42347	Disabled	
108-14	42348-42355	Package	
108-15	42356-42357	C	
108-16	42358-42363	State	
108-17	42364-42369	limit	
108-18	42370-42372	C0	
108-19	42372-42373	/	
108-20	42373-42375	C1	
108-21	42376-42381	State	

#Text=Platform Default Platform Default Platform Default Platform Default Platform Default Energy Performance Tuning Platform Default Platform Default Platform Default Platform Default Platform Default CPU hardware power mgmt
109-1	42382-42390	Platform	
109-2	42391-42398	Default	
109-3	42399-42407	Platform	
109-4	42408-42415	Default	
109-5	42416-42424	Platform	
109-6	42425-42432	Default	
109-7	42433-42441	Platform	
109-8	42442-42449	Default	
109-9	42450-42458	Platform	
109-10	42459-42466	Default	
109-11	42467-42473	Energy	
109-12	42474-42485	Performance	
109-13	42486-42492	Tuning	
109-14	42493-42501	Platform	
109-15	42502-42509	Default	
109-16	42510-42518	Platform	
109-17	42519-42526	Default	
109-18	42527-42535	Platform	
109-19	42536-42543	Default	
109-20	42544-42552	Platform	
109-21	42553-42560	Default	
109-22	42561-42569	Platform	
109-23	42570-42577	Default	
109-24	42578-42581	CPU	
109-25	42582-42590	hardware	
109-26	42591-42596	power	
109-27	42597-42601	mgmt	

#Text=HWPW Native Mode Platform Default Platform Default Platform Default Platform Default Platform Default Workload Configuration I/O Sensitive Platform-default Platform Default Balanced Platform Default
110-1	42602-42606	HWPW	
110-2	42607-42613	Native	
110-3	42614-42618	Mode	
110-4	42619-42627	Platform	
110-5	42628-42635	Default	
110-6	42636-42644	Platform	
110-7	42645-42652	Default	
110-8	42653-42661	Platform	
110-9	42662-42669	Default	
110-10	42670-42678	Platform	
110-11	42679-42686	Default	
110-12	42687-42695	Platform	
110-13	42696-42703	Default	
110-14	42704-42712	Workload	
110-15	42713-42726	Configuration	
110-16	42727-42728	I	
110-17	42728-42729	/	
110-18	42729-42730	O	
110-19	42731-42740	Sensitive	
110-20	42741-42757	Platform-default	
110-21	42758-42766	Platform	
110-22	42767-42774	Default	
110-23	42775-42783	Balanced	
110-24	42784-42792	Platform	
110-25	42793-42800	Default	

#Text=Platform-default Autonomous Core C-State Disabled Platform-default Platform-default Platform-default Platform-default Platform-default Memory & UPI Configuration NUMA Optimized Enabled Platform Default
111-1	42801-42817	Platform-default	
111-2	42818-42828	Autonomous	
111-3	42829-42833	Core	
111-4	42834-42841	C-State	
111-5	42842-42850	Disabled	
111-6	42851-42867	Platform-default	
111-7	42868-42884	Platform-default	
111-8	42885-42901	Platform-default	
111-9	42902-42918	Platform-default	
111-10	42919-42935	Platform-default	
111-11	42936-42942	Memory	
111-12	42943-42944	&	
111-13	42945-42948	UPI	
111-14	42949-42962	Configuration	
111-15	42963-42967	NUMA	
111-16	42968-42977	Optimized	
111-17	42978-42985	Enabled	
111-18	42986-42994	Platform	
111-19	42995-43002	Default	

#Text=Platform Default Platform Default Platform Default Platform Default IMC Interleaving Auto Platform Default Platform Default Platform Default Platform Default Platform Default XPT Prefetch
112-1	43003-43011	Platform	
112-2	43012-43019	Default	
112-3	43020-43028	Platform	
112-4	43029-43036	Default	
112-5	43037-43045	Platform	
112-6	43046-43053	Default	
112-7	43054-43062	Platform	
112-8	43063-43070	Default	
112-9	43071-43074	IMC	
112-10	43075-43087	Interleaving	
112-11	43088-43092	Auto	
112-12	43093-43101	Platform	
112-13	43102-43109	Default	
112-14	43110-43118	Platform	
112-15	43119-43126	Default	
112-16	43127-43135	Platform	
112-17	43136-43143	Default	
112-18	43144-43152	Platform	
112-19	43153-43160	Default	
112-20	43161-43169	Platform	
112-21	43170-43177	Default	
112-22	43178-43181	XPT	
112-23	43182-43190	Prefetch	

#Text=Auto Platform Default Platform Default Platform Default Platform Default Platform Default UPI Prefetch Enabled Platform Default Platform Default Platform Default Platform Default
113-1	43191-43195	Auto	
113-2	43196-43204	Platform	
113-3	43205-43212	Default	
113-4	43213-43221	Platform	
113-5	43222-43229	Default	
113-6	43230-43238	Platform	
113-7	43239-43246	Default	
113-8	43247-43255	Platform	
113-9	43256-43263	Default	
113-10	43264-43272	Platform	
113-11	43273-43280	Default	
113-12	43281-43284	UPI	
113-13	43285-43293	Prefetch	
113-14	43294-43301	Enabled	
113-15	43302-43310	Platform	
113-16	43311-43318	Default	
113-17	43319-43327	Platform	
113-18	43328-43335	Default	
113-19	43336-43344	Platform	
113-20	43345-43352	Default	
113-21	43353-43361	Platform	
113-22	43362-43369	Default	

#Text=Platform Default Sub Numa Clustering Disabled Platform Default Platform Default Platform Default Platform Default Platform Default Memory RAS configuration ADDDC Sparing Platform Default
114-1	43370-43378	Platform	
114-2	43379-43386	Default	
114-3	43387-43390	Sub	
114-4	43391-43395	Numa	
114-5	43396-43406	Clustering	
114-6	43407-43415	Disabled	
114-7	43416-43424	Platform	
114-8	43425-43432	Default	
114-9	43433-43441	Platform	
114-10	43442-43449	Default	
114-11	43450-43458	Platform	
114-12	43459-43466	Default	
114-13	43467-43475	Platform	
114-14	43476-43483	Default	
114-15	43484-43492	Platform	
114-16	43493-43500	Default	
114-17	43501-43507	Memory	
114-18	43508-43511	RAS	
114-19	43512-43525	configuration	
114-20	43526-43531	ADDDC	
114-21	43532-43539	Sparing	
114-22	43540-43548	Platform	
114-23	43549-43556	Default	

#Text=Platform Default Platform Default Platform Default Platform Default ADDDC Sparing Enabled Platform Default Platform Default Platform Default Platform Default Platform Default
115-1	43557-43565	Platform	
115-2	43566-43573	Default	
115-3	43574-43582	Platform	
115-4	43583-43590	Default	
115-5	43591-43599	Platform	
115-6	43600-43607	Default	
115-7	43608-43616	Platform	
115-8	43617-43624	Default	
115-9	43625-43630	ADDDC	
115-10	43631-43638	Sparing	
115-11	43639-43646	Enabled	
115-12	43647-43655	Platform	
115-13	43656-43663	Default	
115-14	43664-43672	Platform	
115-15	43673-43680	Default	
115-16	43681-43689	Platform	
115-17	43690-43697	Default	
115-18	43698-43706	Platform	
115-19	43707-43714	Default	
115-20	43715-43723	Platform	
115-21	43724-43731	Default	

#Text=The following sections describe the BIOS tuning recommendations for all the workloads listed in Table 5. Online transaction processing workloads OLTP systems contain the operational data needed to control and run important transactional business tasks. These systems are characterized by their ability to complete various concurrent database transactions and process real-time data. They are designed to provide optimal data processing speed.
116-1	43732-43735	The	
116-2	43736-43745	following	
116-3	43746-43754	sections	
116-4	43755-43763	describe	
116-5	43764-43767	the	
116-6	43768-43772	BIOS	
116-7	43773-43779	tuning	
116-8	43780-43795	recommendations	
116-9	43796-43799	for	
116-10	43800-43803	all	
116-11	43804-43807	the	
116-12	43808-43817	workloads	
116-13	43818-43824	listed	
116-14	43825-43827	in	
116-15	43828-43833	Table	
116-16	43834-43835	5	
116-17	43835-43836	.	
116-18	43837-43843	Online	
116-19	43844-43855	transaction	
116-20	43856-43866	processing	
116-21	43867-43876	workloads	
116-22	43877-43881	OLTP	
116-23	43882-43889	systems	
116-24	43890-43897	contain	
116-25	43898-43901	the	
116-26	43902-43913	operational	
116-27	43914-43918	data	
116-28	43919-43925	needed	
116-29	43926-43928	to	
116-30	43929-43936	control	
116-31	43937-43940	and	
116-32	43941-43944	run	
116-33	43945-43954	important	
116-34	43955-43968	transactional	
116-35	43969-43977	business	
116-36	43978-43983	tasks	
116-37	43983-43984	.	
116-38	43985-43990	These	
116-39	43991-43998	systems	
116-40	43999-44002	are	
116-41	44003-44016	characterized	
116-42	44017-44019	by	
116-43	44020-44025	their	
116-44	44026-44033	ability	
116-45	44034-44036	to	
116-46	44037-44045	complete	
116-47	44046-44053	various	
116-48	44054-44064	concurrent	
116-49	44065-44073	database	
116-50	44074-44086	transactions	
116-51	44087-44090	and	
116-52	44091-44098	process	
116-53	44099-44108	real-time	
116-54	44109-44113	data	
116-55	44113-44114	.	
116-56	44115-44119	They	
116-57	44120-44123	are	
116-58	44124-44132	designed	
116-59	44133-44135	to	
116-60	44136-44143	provide	
116-61	44144-44151	optimal	
116-62	44152-44156	data	
116-63	44157-44167	processing	
116-64	44168-44173	speed	
116-65	44173-44174	.	

#Text=OLTP systems are often decentralized to avoid single points of failure. Spreading the work over multiple servers can also support greater transaction processing volume and reduce response time. Processor and memory settings for Cisco UCS managed servers: OLTP Obtaining peak performance requires some system-level tuning. Figure 1 Highlights the BIOS selections that are recommended for optimizing OLTP workloads on Cisco UCS M5 platforms managed by Cisco UCS Manager. Rest of the BIOS settings are configured as “Platform Default”.
117-1	44175-44179	OLTP	
117-2	44180-44187	systems	
117-3	44188-44191	are	
117-4	44192-44197	often	
117-5	44198-44211	decentralized	
117-6	44212-44214	to	
117-7	44215-44220	avoid	
117-8	44221-44227	single	
117-9	44228-44234	points	
117-10	44235-44237	of	
117-11	44238-44245	failure	
117-12	44245-44246	.	
117-13	44247-44256	Spreading	
117-14	44257-44260	the	
117-15	44261-44265	work	
117-16	44266-44270	over	
117-17	44271-44279	multiple	
117-18	44280-44287	servers	
117-19	44288-44291	can	
117-20	44292-44296	also	
117-21	44297-44304	support	
117-22	44305-44312	greater	
117-23	44313-44324	transaction	
117-24	44325-44335	processing	
117-25	44336-44342	volume	
117-26	44343-44346	and	
117-27	44347-44353	reduce	
117-28	44354-44362	response	
117-29	44363-44367	time	
117-30	44367-44368	.	
117-31	44369-44378	Processor	
117-32	44379-44382	and	
117-33	44383-44389	memory	
117-34	44390-44398	settings	
117-35	44399-44402	for	
117-36	44403-44408	Cisco	
117-37	44409-44412	UCS	
117-38	44413-44420	managed	
117-39	44421-44428	servers	
117-40	44428-44429	:	
117-41	44430-44434	OLTP	
117-42	44435-44444	Obtaining	
117-43	44445-44449	peak	
117-44	44450-44461	performance	
117-45	44462-44470	requires	
117-46	44471-44475	some	
117-47	44476-44488	system-level	
117-48	44489-44495	tuning	
117-49	44495-44496	.	
117-50	44497-44503	Figure	
117-51	44504-44505	1	
117-52	44506-44516	Highlights	
117-53	44517-44520	the	
117-54	44521-44525	BIOS	
117-55	44526-44536	selections	
117-56	44537-44541	that	
117-57	44542-44545	are	
117-58	44546-44557	recommended	
117-59	44558-44561	for	
117-60	44562-44572	optimizing	
117-61	44573-44577	OLTP	
117-62	44578-44587	workloads	
117-63	44588-44590	on	
117-64	44591-44596	Cisco	
117-65	44597-44600	UCS	
117-66	44601-44603	M5	
117-67	44604-44613	platforms	
117-68	44614-44621	managed	
117-69	44622-44624	by	
117-70	44625-44630	Cisco	
117-71	44631-44634	UCS	
117-72	44635-44642	Manager	
117-73	44642-44643	.	
117-74	44644-44648	Rest	
117-75	44649-44651	of	
117-76	44652-44655	the	
117-77	44656-44660	BIOS	
117-78	44661-44669	settings	
117-79	44670-44673	are	
117-80	44674-44684	configured	
117-81	44685-44687	as	
117-82	44688-44689	“	
117-83	44689-44697	Platform	
117-84	44698-44705	Default	
117-85	44705-44706	”	
117-86	44706-44707	.	

#Text=Figure 1. Processor settings for OLTP workloads
118-1	44708-44714	Figure	
118-2	44715-44716	1	
118-3	44716-44717	.	
118-4	44718-44727	Processor	
118-5	44728-44736	settings	
118-6	44737-44740	for	
118-7	44741-44745	OLTP	
118-8	44746-44755	workloads	

#Text=The Intel Turbo Boost and SpeedStep technologies are powerful management features that adjust the CPU voltage and frequency settings to optimize performance and power consumption dynamically. During periods of low CPU consumption, Intel SpeedStep can reduce the CPU frequency by reducing power consumption. Intel Turbo Boost increases the processing speed to accommodate higher demand in situations in which CPU utilization is extremely high. Each core has 20 to 30 percent more processing capability when Intel Turbo Boost is enabled. For example, the Cisco UCS M5 platforms installed with the Intel Xeon Scalable Platinum 8168 CPU operates at a base frequency of 2.7 GHz. If Intel Turbo Boost is enabled, the system can achieve frequencies as high as 3.7 GHz. When you tune for consistent performance for OLTP applications on a system that does not run at close to 100 percent CPU utilization, you should enable Intel SpeedStep and Turbo Boost and disable C-states. Although this configuration foregoes power savings during idle times, it keeps all CPU cores running at a consistent speed and delivers the most consistent and predictable performance.
119-1	44756-44759	The	
119-2	44760-44765	Intel	
119-3	44766-44771	Turbo	
119-4	44772-44777	Boost	
119-5	44778-44781	and	
119-6	44782-44791	SpeedStep	
119-7	44792-44804	technologies	
119-8	44805-44808	are	
119-9	44809-44817	powerful	
119-10	44818-44828	management	
119-11	44829-44837	features	
119-12	44838-44842	that	
119-13	44843-44849	adjust	
119-14	44850-44853	the	
119-15	44854-44857	CPU	
119-16	44858-44865	voltage	
119-17	44866-44869	and	
119-18	44870-44879	frequency	
119-19	44880-44888	settings	
119-20	44889-44891	to	
119-21	44892-44900	optimize	
119-22	44901-44912	performance	
119-23	44913-44916	and	
119-24	44917-44922	power	
119-25	44923-44934	consumption	
119-26	44935-44946	dynamically	
119-27	44946-44947	.	
119-28	44948-44954	During	
119-29	44955-44962	periods	
119-30	44963-44965	of	
119-31	44966-44969	low	
119-32	44970-44973	CPU	
119-33	44974-44985	consumption	
119-34	44985-44986	,	
119-35	44987-44992	Intel	
119-36	44993-45002	SpeedStep	
119-37	45003-45006	can	
119-38	45007-45013	reduce	
119-39	45014-45017	the	
119-40	45018-45021	CPU	
119-41	45022-45031	frequency	
119-42	45032-45034	by	
119-43	45035-45043	reducing	
119-44	45044-45049	power	
119-45	45050-45061	consumption	
119-46	45061-45062	.	
119-47	45063-45068	Intel	
119-48	45069-45074	Turbo	
119-49	45075-45080	Boost	
119-50	45081-45090	increases	
119-51	45091-45094	the	
119-52	45095-45105	processing	
119-53	45106-45111	speed	
119-54	45112-45114	to	
119-55	45115-45126	accommodate	
119-56	45127-45133	higher	
119-57	45134-45140	demand	
119-58	45141-45143	in	
119-59	45144-45154	situations	
119-60	45155-45157	in	
119-61	45158-45163	which	
119-62	45164-45167	CPU	
119-63	45168-45179	utilization	
119-64	45180-45182	is	
119-65	45183-45192	extremely	
119-66	45193-45197	high	
119-67	45197-45198	.	
119-68	45199-45203	Each	
119-69	45204-45208	core	
119-70	45209-45212	has	
119-71	45213-45215	20	
119-72	45216-45218	to	
119-73	45219-45221	30	
119-74	45222-45229	percent	
119-75	45230-45234	more	
119-76	45235-45245	processing	
119-77	45246-45256	capability	
119-78	45257-45261	when	
119-79	45262-45267	Intel	
119-80	45268-45273	Turbo	
119-81	45274-45279	Boost	
119-82	45280-45282	is	
119-83	45283-45290	enabled	
119-84	45290-45291	.	
119-85	45292-45295	For	
119-86	45296-45303	example	
119-87	45303-45304	,	
119-88	45305-45308	the	
119-89	45309-45314	Cisco	
119-90	45315-45318	UCS	
119-91	45319-45321	M5	
119-92	45322-45331	platforms	
119-93	45332-45341	installed	
119-94	45342-45346	with	
119-95	45347-45350	the	
119-96	45351-45356	Intel	
119-97	45357-45361	Xeon	
119-98	45362-45370	Scalable	
119-99	45371-45379	Platinum	
119-100	45380-45384	8168	
119-101	45385-45388	CPU	
119-102	45389-45397	operates	
119-103	45398-45400	at	
119-104	45401-45402	a	
119-105	45403-45407	base	
119-106	45408-45417	frequency	
119-107	45418-45420	of	
119-108	45421-45424	2.7	
119-109	45425-45428	GHz	
119-110	45428-45429	.	
119-111	45430-45432	If	
119-112	45433-45438	Intel	
119-113	45439-45444	Turbo	
119-114	45445-45450	Boost	
119-115	45451-45453	is	
119-116	45454-45461	enabled	
119-117	45461-45462	,	
119-118	45463-45466	the	
119-119	45467-45473	system	
119-120	45474-45477	can	
119-121	45478-45485	achieve	
119-122	45486-45497	frequencies	
119-123	45498-45500	as	
119-124	45501-45505	high	
119-125	45506-45508	as	
119-126	45509-45512	3.7	
119-127	45513-45516	GHz	
119-128	45516-45517	.	
119-129	45518-45522	When	
119-130	45523-45526	you	
119-131	45527-45531	tune	
119-132	45532-45535	for	
119-133	45536-45546	consistent	
119-134	45547-45558	performance	
119-135	45559-45562	for	
119-136	45563-45567	OLTP	
119-137	45568-45580	applications	
119-138	45581-45583	on	
119-139	45584-45585	a	
119-140	45586-45592	system	
119-141	45593-45597	that	
119-142	45598-45602	does	
119-143	45603-45606	not	
119-144	45607-45610	run	
119-145	45611-45613	at	
119-146	45614-45619	close	
119-147	45620-45622	to	
119-148	45623-45626	100	
119-149	45627-45634	percent	
119-150	45635-45638	CPU	
119-151	45639-45650	utilization	
119-152	45650-45651	,	
119-153	45652-45655	you	
119-154	45656-45662	should	
119-155	45663-45669	enable	
119-156	45670-45675	Intel	
119-157	45676-45685	SpeedStep	
119-158	45686-45689	and	
119-159	45690-45695	Turbo	
119-160	45696-45701	Boost	
119-161	45702-45705	and	
119-162	45706-45713	disable	
119-163	45714-45722	C-states	
119-164	45722-45723	.	
119-165	45724-45732	Although	
119-166	45733-45737	this	
119-167	45738-45751	configuration	
119-168	45752-45760	foregoes	
119-169	45761-45766	power	
119-170	45767-45774	savings	
119-171	45775-45781	during	
119-172	45782-45786	idle	
119-173	45787-45792	times	
119-174	45792-45793	,	
119-175	45794-45796	it	
119-176	45797-45802	keeps	
119-177	45803-45806	all	
119-178	45807-45810	CPU	
119-179	45811-45816	cores	
119-180	45817-45824	running	
119-181	45825-45827	at	
119-182	45828-45829	a	
119-183	45830-45840	consistent	
119-184	45841-45846	speed	
119-185	45847-45850	and	
119-186	45851-45859	delivers	
119-187	45860-45863	the	
119-188	45864-45868	most	
119-189	45869-45879	consistent	
119-190	45880-45883	and	
119-191	45884-45895	predictable	
119-192	45896-45907	performance	
119-193	45907-45908	.	

#Text=Enabling Intel Hyper-Threading Technology helps OLTP systems handle I/O-intensive workloads by allowing the processing of multiple threads per CPU core. OLTP applications typically are multithreaded, with each thread performing a small amount of work that may include I/O operations. A large number of threads results in a considerable amount of context switching, but with Intel Hyper-Threading, the effect of context switching is reduced. When Intel Direct Cache Access is enabled (Figure 2), the I/O controller places data directly into the CPU cache to reduce the cache misses while processing OLTP workloads. This approach results in improved application performance. Figure 2. Intel Directed I/O settings for OLTP workloads If you are deploying the system in a virtualized environment and the OLTP application uses a directed I/O path, make sure that the VT for Directed IO option is enabled. By default, these options are enabled.
120-1	45909-45917	Enabling	
120-2	45918-45923	Intel	
120-3	45924-45939	Hyper-Threading	
120-4	45940-45950	Technology	
120-5	45951-45956	helps	
120-6	45957-45961	OLTP	
120-7	45962-45969	systems	
120-8	45970-45976	handle	
120-9	45977-45978	I	
120-10	45978-45979	/	
120-11	45979-45990	O-intensive	
120-12	45991-46000	workloads	
120-13	46001-46003	by	
120-14	46004-46012	allowing	
120-15	46013-46016	the	
120-16	46017-46027	processing	
120-17	46028-46030	of	
120-18	46031-46039	multiple	
120-19	46040-46047	threads	
120-20	46048-46051	per	
120-21	46052-46055	CPU	
120-22	46056-46060	core	
120-23	46060-46061	.	
120-24	46062-46066	OLTP	
120-25	46067-46079	applications	
120-26	46080-46089	typically	
120-27	46090-46093	are	
120-28	46094-46107	multithreaded	
120-29	46107-46108	,	
120-30	46109-46113	with	
120-31	46114-46118	each	
120-32	46119-46125	thread	
120-33	46126-46136	performing	
120-34	46137-46138	a	
120-35	46139-46144	small	
120-36	46145-46151	amount	
120-37	46152-46154	of	
120-38	46155-46159	work	
120-39	46160-46164	that	
120-40	46165-46168	may	
120-41	46169-46176	include	
120-42	46177-46178	I	
120-43	46178-46179	/	
120-44	46179-46180	O	
120-45	46181-46191	operations	
120-46	46191-46192	.	
120-47	46193-46194	A	
120-48	46195-46200	large	
120-49	46201-46207	number	
120-50	46208-46210	of	
120-51	46211-46218	threads	
120-52	46219-46226	results	
120-53	46227-46229	in	
120-54	46230-46231	a	
120-55	46232-46244	considerable	
120-56	46245-46251	amount	
120-57	46252-46254	of	
120-58	46255-46262	context	
120-59	46263-46272	switching	
120-60	46272-46273	,	
120-61	46274-46277	but	
120-62	46278-46282	with	
120-63	46283-46288	Intel	
120-64	46289-46304	Hyper-Threading	
120-65	46304-46305	,	
120-66	46306-46309	the	
120-67	46310-46316	effect	
120-68	46317-46319	of	
120-69	46320-46327	context	
120-70	46328-46337	switching	
120-71	46338-46340	is	
120-72	46341-46348	reduced	
120-73	46348-46349	.	
120-74	46350-46354	When	
120-75	46355-46360	Intel	
120-76	46361-46367	Direct	
120-77	46368-46373	Cache	
120-78	46374-46380	Access	
120-79	46381-46383	is	
120-80	46384-46391	enabled	
120-81	46392-46393	(	
120-82	46393-46399	Figure	
120-83	46400-46401	2	
120-84	46401-46402	)	
120-85	46402-46403	,	
120-86	46404-46407	the	
120-87	46408-46409	I	
120-88	46409-46410	/	
120-89	46410-46411	O	
120-90	46412-46422	controller	
120-91	46423-46429	places	
120-92	46430-46434	data	
120-93	46435-46443	directly	
120-94	46444-46448	into	
120-95	46449-46452	the	
120-96	46453-46456	CPU	
120-97	46457-46462	cache	
120-98	46463-46465	to	
120-99	46466-46472	reduce	
120-100	46473-46476	the	
120-101	46477-46482	cache	
120-102	46483-46489	misses	
120-103	46490-46495	while	
120-104	46496-46506	processing	
120-105	46507-46511	OLTP	
120-106	46512-46521	workloads	
120-107	46521-46522	.	
120-108	46523-46527	This	
120-109	46528-46536	approach	
120-110	46537-46544	results	
120-111	46545-46547	in	
120-112	46548-46556	improved	
120-113	46557-46568	application	
120-114	46569-46580	performance	
120-115	46580-46581	.	
120-116	46582-46588	Figure	
120-117	46589-46590	2	
120-118	46590-46591	.	
120-119	46592-46597	Intel	
120-120	46598-46606	Directed	
120-121	46607-46608	I	
120-122	46608-46609	/	
120-123	46609-46610	O	
120-124	46611-46619	settings	
120-125	46620-46623	for	
120-126	46624-46628	OLTP	
120-127	46629-46638	workloads	
120-128	46639-46641	If	
120-129	46642-46645	you	
120-130	46646-46649	are	
120-131	46650-46659	deploying	
120-132	46660-46663	the	
120-133	46664-46670	system	
120-134	46671-46673	in	
120-135	46674-46675	a	
120-136	46676-46687	virtualized	
120-137	46688-46699	environment	
120-138	46700-46703	and	
120-139	46704-46707	the	
120-140	46708-46712	OLTP	
120-141	46713-46724	application	
120-142	46725-46729	uses	
120-143	46730-46731	a	
120-144	46732-46740	directed	
120-145	46741-46742	I	
120-146	46742-46743	/	
120-147	46743-46744	O	
120-148	46745-46749	path	
120-149	46749-46750	,	
120-150	46751-46755	make	
120-151	46756-46760	sure	
120-152	46761-46765	that	
120-153	46766-46769	the	
120-154	46770-46772	VT	
120-155	46773-46776	for	
120-156	46777-46785	Directed	
120-157	46786-46788	IO	
120-158	46789-46795	option	
120-159	46796-46798	is	
120-160	46799-46806	enabled	
120-161	46806-46807	.	
120-162	46808-46810	By	
120-163	46811-46818	default	
120-164	46818-46819	,	
120-165	46820-46825	these	
120-166	46826-46833	options	
120-167	46834-46837	are	
120-168	46838-46845	enabled	
120-169	46845-46846	.	

#Text=Note:      This feature is applicable only if the OLTP system is running in a virtualized environment. Figure 3 shows the recommended settings for optimizing memory for OLTP workloads on servers managed by Cisco UCS Manager. Figure 3. Memory settings for OLTP workloads Processor and memory settings for standalone Cisco UCS C-Series servers: OLTP
121-1	46847-46851	Note	
121-2	46851-46852	:	
121-3	46852-46857	     	
121-4	46858-46862	This	
121-5	46863-46870	feature	
121-6	46871-46873	is	
121-7	46874-46884	applicable	
121-8	46885-46889	only	
121-9	46890-46892	if	
121-10	46893-46896	the	
121-11	46897-46901	OLTP	
121-12	46902-46908	system	
121-13	46909-46911	is	
121-14	46912-46919	running	
121-15	46920-46922	in	
121-16	46923-46924	a	
121-17	46925-46936	virtualized	
121-18	46937-46948	environment	
121-19	46948-46949	.	
121-20	46950-46956	Figure	
121-21	46957-46958	3	
121-22	46959-46964	shows	
121-23	46965-46968	the	
121-24	46969-46980	recommended	
121-25	46981-46989	settings	
121-26	46990-46993	for	
121-27	46994-47004	optimizing	
121-28	47005-47011	memory	
121-29	47012-47015	for	
121-30	47016-47020	OLTP	
121-31	47021-47030	workloads	
121-32	47031-47033	on	
121-33	47034-47041	servers	
121-34	47042-47049	managed	
121-35	47050-47052	by	
121-36	47053-47058	Cisco	
121-37	47059-47062	UCS	
121-38	47063-47070	Manager	
121-39	47070-47071	.	
121-40	47072-47078	Figure	
121-41	47079-47080	3	
121-42	47080-47081	.	
121-43	47082-47088	Memory	
121-44	47089-47097	settings	
121-45	47098-47101	for	
121-46	47102-47106	OLTP	
121-47	47107-47116	workloads	
121-48	47117-47126	Processor	
121-49	47127-47130	and	
121-50	47131-47137	memory	
121-51	47138-47146	settings	
121-52	47147-47150	for	
121-53	47151-47161	standalone	
121-54	47162-47167	Cisco	
121-55	47168-47171	UCS	
121-56	47172-47180	C-Series	
121-57	47181-47188	servers	
121-58	47188-47189	:	
121-59	47190-47194	OLTP	

#Text=Figures 4 and 5 show the processor selections that are recommended for OLTP workloads on standalone Cisco UCS C-Series M5 servers. Figure 4. Processor settings for OLTP workloads Figure 5. Power and performance settings for OLTP workloads Figure 6 shows memory settings for OLTP workloads for standalone Cisco UCS C-Series servers.
122-1	47195-47202	Figures	
122-2	47203-47204	4	
122-3	47205-47208	and	
122-4	47209-47210	5	
122-5	47211-47215	show	
122-6	47216-47219	the	
122-7	47220-47229	processor	
122-8	47230-47240	selections	
122-9	47241-47245	that	
122-10	47246-47249	are	
122-11	47250-47261	recommended	
122-12	47262-47265	for	
122-13	47266-47270	OLTP	
122-14	47271-47280	workloads	
122-15	47281-47283	on	
122-16	47284-47294	standalone	
122-17	47295-47300	Cisco	
122-18	47301-47304	UCS	
122-19	47305-47313	C-Series	
122-20	47314-47316	M5	
122-21	47317-47324	servers	
122-22	47324-47325	.	
122-23	47326-47332	Figure	
122-24	47333-47334	4	
122-25	47334-47335	.	
122-26	47336-47345	Processor	
122-27	47346-47354	settings	
122-28	47355-47358	for	
122-29	47359-47363	OLTP	
122-30	47364-47373	workloads	
122-31	47374-47380	Figure	
122-32	47381-47382	5	
122-33	47382-47383	.	
122-34	47384-47389	Power	
122-35	47390-47393	and	
122-36	47394-47405	performance	
122-37	47406-47414	settings	
122-38	47415-47418	for	
122-39	47419-47423	OLTP	
122-40	47424-47433	workloads	
122-41	47434-47440	Figure	
122-42	47441-47442	6	
122-43	47443-47448	shows	
122-44	47449-47455	memory	
122-45	47456-47464	settings	
122-46	47465-47468	for	
122-47	47469-47473	OLTP	
122-48	47474-47483	workloads	
122-49	47484-47487	for	
122-50	47488-47498	standalone	
122-51	47499-47504	Cisco	
122-52	47505-47508	UCS	
122-53	47509-47517	C-Series	
122-54	47518-47525	servers	
122-55	47525-47526	.	

#Text=Figure 6. Memory settings for OLTP workloads OLTP applications have a random memory-access pattern and benefit greatly from larger and faster memory. Therefore, Cisco recommends setting memory RAS features to maximum performance for optimal system performance. In OLTP transactions, if these modes are enabled, I/O operations will be serviced at the highest frequency and will have reduced memory latency.
123-1	47527-47533	Figure	
123-2	47534-47535	6	
123-3	47535-47536	.	
123-4	47537-47543	Memory	
123-5	47544-47552	settings	
123-6	47553-47556	for	
123-7	47557-47561	OLTP	
123-8	47562-47571	workloads	
123-9	47572-47576	OLTP	
123-10	47577-47589	applications	
123-11	47590-47594	have	
123-12	47595-47596	a	
123-13	47597-47603	random	
123-14	47604-47617	memory-access	
123-15	47618-47625	pattern	
123-16	47626-47629	and	
123-17	47630-47637	benefit	
123-18	47638-47645	greatly	
123-19	47646-47650	from	
123-20	47651-47657	larger	
123-21	47658-47661	and	
123-22	47662-47668	faster	
123-23	47669-47675	memory	
123-24	47675-47676	.	
123-25	47677-47686	Therefore	
123-26	47686-47687	,	
123-27	47688-47693	Cisco	
123-28	47694-47704	recommends	
123-29	47705-47712	setting	
123-30	47713-47719	memory	
123-31	47720-47723	RAS	
123-32	47724-47732	features	
123-33	47733-47735	to	
123-34	47736-47743	maximum	
123-35	47744-47755	performance	
123-36	47756-47759	for	
123-37	47760-47767	optimal	
123-38	47768-47774	system	
123-39	47775-47786	performance	
123-40	47786-47787	.	
123-41	47788-47790	In	
123-42	47791-47795	OLTP	
123-43	47796-47808	transactions	
123-44	47808-47809	,	
123-45	47810-47812	if	
123-46	47813-47818	these	
123-47	47819-47824	modes	
123-48	47825-47828	are	
123-49	47829-47836	enabled	
123-50	47836-47837	,	
123-51	47838-47839	I	
123-52	47839-47840	/	
123-53	47840-47841	O	
123-54	47842-47852	operations	
123-55	47853-47857	will	
123-56	47858-47860	be	
123-57	47861-47869	serviced	
123-58	47870-47872	at	
123-59	47873-47876	the	
123-60	47877-47884	highest	
123-61	47885-47894	frequency	
123-62	47895-47898	and	
123-63	47899-47903	will	
123-64	47904-47908	have	
123-65	47909-47916	reduced	
123-66	47917-47923	memory	
123-67	47924-47931	latency	
123-68	47931-47932	.	

#Text=Note:      If the DIMM pairs in the server have the same type, size, and organization and are populated across the Scalable Memory Interconnect (SMI) channels, you can enable the lockstep mode, an option on the Select Memory RAS menu, to reduce memory-access latency and achieve better performance. Virtualization workloads Intel Virtualization Technology provides manageability, security, and flexibility in IT environments that use software-based virtualization solutions. With this technology, a single server can be partitioned and can be projected as several independent servers, allowing the server to run different applications on the operating system simultaneously.
124-1	47933-47937	Note	
124-2	47937-47938	:	
124-3	47938-47943	     	
124-4	47944-47946	If	
124-5	47947-47950	the	
124-6	47951-47955	DIMM	
124-7	47956-47961	pairs	
124-8	47962-47964	in	
124-9	47965-47968	the	
124-10	47969-47975	server	
124-11	47976-47980	have	
124-12	47981-47984	the	
124-13	47985-47989	same	
124-14	47990-47994	type	
124-15	47994-47995	,	
124-16	47996-48000	size	
124-17	48000-48001	,	
124-18	48002-48005	and	
124-19	48006-48018	organization	
124-20	48019-48022	and	
124-21	48023-48026	are	
124-22	48027-48036	populated	
124-23	48037-48043	across	
124-24	48044-48047	the	
124-25	48048-48056	Scalable	
124-26	48057-48063	Memory	
124-27	48064-48076	Interconnect	
124-28	48077-48078	(	
124-29	48078-48081	SMI	
124-30	48081-48082	)	
124-31	48083-48091	channels	
124-32	48091-48092	,	
124-33	48093-48096	you	
124-34	48097-48100	can	
124-35	48101-48107	enable	
124-36	48108-48111	the	
124-37	48112-48120	lockstep	
124-38	48121-48125	mode	
124-39	48125-48126	,	
124-40	48127-48129	an	
124-41	48130-48136	option	
124-42	48137-48139	on	
124-43	48140-48143	the	
124-44	48144-48150	Select	
124-45	48151-48157	Memory	
124-46	48158-48161	RAS	
124-47	48162-48166	menu	
124-48	48166-48167	,	
124-49	48168-48170	to	
124-50	48171-48177	reduce	
124-51	48178-48191	memory-access	
124-52	48192-48199	latency	
124-53	48200-48203	and	
124-54	48204-48211	achieve	
124-55	48212-48218	better	
124-56	48219-48230	performance	
124-57	48230-48231	.	
124-58	48232-48246	Virtualization	
124-59	48247-48256	workloads	
124-60	48257-48262	Intel	
124-61	48263-48277	Virtualization	
124-62	48278-48288	Technology	
124-63	48289-48297	provides	
124-64	48298-48311	manageability	
124-65	48311-48312	,	
124-66	48313-48321	security	
124-67	48321-48322	,	
124-68	48323-48326	and	
124-69	48327-48338	flexibility	
124-70	48339-48341	in	
124-71	48342-48344	IT	
124-72	48345-48357	environments	
124-73	48358-48362	that	
124-74	48363-48366	use	
124-75	48367-48381	software-based	
124-76	48382-48396	virtualization	
124-77	48397-48406	solutions	
124-78	48406-48407	.	
124-79	48408-48412	With	
124-80	48413-48417	this	
124-81	48418-48428	technology	
124-82	48428-48429	,	
124-83	48430-48431	a	
124-84	48432-48438	single	
124-85	48439-48445	server	
124-86	48446-48449	can	
124-87	48450-48452	be	
124-88	48453-48464	partitioned	
124-89	48465-48468	and	
124-90	48469-48472	can	
124-91	48473-48475	be	
124-92	48476-48485	projected	
124-93	48486-48488	as	
124-94	48489-48496	several	
124-95	48497-48508	independent	
124-96	48509-48516	servers	
124-97	48516-48517	,	
124-98	48518-48526	allowing	
124-99	48527-48530	the	
124-100	48531-48537	server	
124-101	48538-48540	to	
124-102	48541-48544	run	
124-103	48545-48554	different	
124-104	48555-48567	applications	
124-105	48568-48570	on	
124-106	48571-48574	the	
124-107	48575-48584	operating	
124-108	48585-48591	system	
124-109	48592-48606	simultaneously	
124-110	48606-48607	.	

#Text=Processor and memory settings for Cisco UCS managed servers: Virtualization Figure 7 Highlights the BIOS selections that are recommended for virtualized workloads on Cisco UCS M5 platforms managed by Cisco UCS manager. Rest of the BIOS settings are configured as “Platform Default”. Figure 7.
125-1	48608-48617	Processor	
125-2	48618-48621	and	
125-3	48622-48628	memory	
125-4	48629-48637	settings	
125-5	48638-48641	for	
125-6	48642-48647	Cisco	
125-7	48648-48651	UCS	
125-8	48652-48659	managed	
125-9	48660-48667	servers	
125-10	48667-48668	:	
125-11	48669-48683	Virtualization	
125-12	48684-48690	Figure	
125-13	48691-48692	7	
125-14	48693-48703	Highlights	
125-15	48704-48707	the	
125-16	48708-48712	BIOS	
125-17	48713-48723	selections	
125-18	48724-48728	that	
125-19	48729-48732	are	
125-20	48733-48744	recommended	
125-21	48745-48748	for	
125-22	48749-48760	virtualized	
125-23	48761-48770	workloads	
125-24	48771-48773	on	
125-25	48774-48779	Cisco	
125-26	48780-48783	UCS	
125-27	48784-48786	M5	
125-28	48787-48796	platforms	
125-29	48797-48804	managed	
125-30	48805-48807	by	
125-31	48808-48813	Cisco	
125-32	48814-48817	UCS	
125-33	48818-48825	manager	
125-34	48825-48826	.	
125-35	48827-48831	Rest	
125-36	48832-48834	of	
125-37	48835-48838	the	
125-38	48839-48843	BIOS	
125-39	48844-48852	settings	
125-40	48853-48856	are	
125-41	48857-48867	configured	
125-42	48868-48870	as	
125-43	48871-48872	“	
125-44	48872-48880	Platform	
125-45	48881-48888	Default	
125-46	48888-48889	”	
125-47	48889-48890	.	
125-48	48891-48897	Figure	
125-49	48898-48899	7	
125-50	48899-48900	.	

#Text=Processor settings for virtualized workloads Most of the CPU and memory settings for virtualized workloads are the same as those for OLTP workloads. It is important to enable Intel Virtualization Technology in the BIOS to support virtualization workloads. Make sure that the Intel VT-d option is enabled.
126-1	48901-48910	Processor	
126-2	48911-48919	settings	
126-3	48920-48923	for	
126-4	48924-48935	virtualized	
126-5	48936-48945	workloads	
126-6	48946-48950	Most	
126-7	48951-48953	of	
126-8	48954-48957	the	
126-9	48958-48961	CPU	
126-10	48962-48965	and	
126-11	48966-48972	memory	
126-12	48973-48981	settings	
126-13	48982-48985	for	
126-14	48986-48997	virtualized	
126-15	48998-49007	workloads	
126-16	49008-49011	are	
126-17	49012-49015	the	
126-18	49016-49020	same	
126-19	49021-49023	as	
126-20	49024-49029	those	
126-21	49030-49033	for	
126-22	49034-49038	OLTP	
126-23	49039-49048	workloads	
126-24	49048-49049	.	
126-25	49050-49052	It	
126-26	49053-49055	is	
126-27	49056-49065	important	
126-28	49066-49068	to	
126-29	49069-49075	enable	
126-30	49076-49081	Intel	
126-31	49082-49096	Virtualization	
126-32	49097-49107	Technology	
126-33	49108-49110	in	
126-34	49111-49114	the	
126-35	49115-49119	BIOS	
126-36	49120-49122	to	
126-37	49123-49130	support	
126-38	49131-49145	virtualization	
126-39	49146-49155	workloads	
126-40	49155-49156	.	
126-41	49157-49161	Make	
126-42	49162-49166	sure	
126-43	49167-49171	that	
126-44	49172-49175	the	
126-45	49176-49181	Intel	
126-46	49182-49186	VT-d	
126-47	49187-49193	option	
126-48	49194-49196	is	
126-49	49197-49204	enabled	
126-50	49204-49205	.	

#Text=The CPUs that support hardware virtualization allow the processor to run multiple operating systems in the virtual machines. This feature involves some overhead because the performance of a virtual operating system is comparatively slower than that of the native OS. To enhance performance, be sure to enable Intel Turbo Boost and Hyper-Threading for the processors. The cache prefetching mechanisms (Data-Prefetch-Logic [DPL] prefetch, hardware prefetch, Layer 2 streaming prefetch, and adjacent-cache-line prefetch) usually help increase system performance, especially when memory-access patterns are regular.
127-1	49206-49209	The	
127-2	49210-49214	CPUs	
127-3	49215-49219	that	
127-4	49220-49227	support	
127-5	49228-49236	hardware	
127-6	49237-49251	virtualization	
127-7	49252-49257	allow	
127-8	49258-49261	the	
127-9	49262-49271	processor	
127-10	49272-49274	to	
127-11	49275-49278	run	
127-12	49279-49287	multiple	
127-13	49288-49297	operating	
127-14	49298-49305	systems	
127-15	49306-49308	in	
127-16	49309-49312	the	
127-17	49313-49320	virtual	
127-18	49321-49329	machines	
127-19	49329-49330	.	
127-20	49331-49335	This	
127-21	49336-49343	feature	
127-22	49344-49352	involves	
127-23	49353-49357	some	
127-24	49358-49366	overhead	
127-25	49367-49374	because	
127-26	49375-49378	the	
127-27	49379-49390	performance	
127-28	49391-49393	of	
127-29	49394-49395	a	
127-30	49396-49403	virtual	
127-31	49404-49413	operating	
127-32	49414-49420	system	
127-33	49421-49423	is	
127-34	49424-49437	comparatively	
127-35	49438-49444	slower	
127-36	49445-49449	than	
127-37	49450-49454	that	
127-38	49455-49457	of	
127-39	49458-49461	the	
127-40	49462-49468	native	
127-41	49469-49471	OS	
127-42	49471-49472	.	
127-43	49473-49475	To	
127-44	49476-49483	enhance	
127-45	49484-49495	performance	
127-46	49495-49496	,	
127-47	49497-49499	be	
127-48	49500-49504	sure	
127-49	49505-49507	to	
127-50	49508-49514	enable	
127-51	49515-49520	Intel	
127-52	49521-49526	Turbo	
127-53	49527-49532	Boost	
127-54	49533-49536	and	
127-55	49537-49552	Hyper-Threading	
127-56	49553-49556	for	
127-57	49557-49560	the	
127-58	49561-49571	processors	
127-59	49571-49572	.	
127-60	49573-49576	The	
127-61	49577-49582	cache	
127-62	49583-49594	prefetching	
127-63	49595-49605	mechanisms	
127-64	49606-49607	(	
127-65	49607-49626	Data-Prefetch-Logic	
127-66	49627-49628	[	
127-67	49628-49631	DPL	
127-68	49631-49632	]	
127-69	49633-49641	prefetch	
127-70	49641-49642	,	
127-71	49643-49651	hardware	
127-72	49652-49660	prefetch	
127-73	49660-49661	,	
127-74	49662-49667	Layer	
127-75	49668-49669	2	
127-76	49670-49679	streaming	
127-77	49680-49688	prefetch	
127-78	49688-49689	,	
127-79	49690-49693	and	
127-80	49694-49713	adjacent-cache-line	
127-81	49714-49722	prefetch	
127-82	49722-49723	)	
127-83	49724-49731	usually	
127-84	49732-49736	help	
127-85	49737-49745	increase	
127-86	49746-49752	system	
127-87	49753-49764	performance	
127-88	49764-49765	,	
127-89	49766-49776	especially	
127-90	49777-49781	when	
127-91	49782-49795	memory-access	
127-92	49796-49804	patterns	
127-93	49805-49808	are	
127-94	49809-49816	regular	
127-95	49816-49817	.	

#Text=Intel Directed I/O for virtualized workloads Figure 8 shows the recommended Intel Directed I/O settings for virtualized workloads in Cisco UCS M5 platforms. Figure 8. Intel Directed I/O settings for virtualized workloads
128-1	49818-49823	Intel	
128-2	49824-49832	Directed	
128-3	49833-49834	I	
128-4	49834-49835	/	
128-5	49835-49836	O	
128-6	49837-49840	for	
128-7	49841-49852	virtualized	
128-8	49853-49862	workloads	
128-9	49863-49869	Figure	
128-10	49870-49871	8	
128-11	49872-49877	shows	
128-12	49878-49881	the	
128-13	49882-49893	recommended	
128-14	49894-49899	Intel	
128-15	49900-49908	Directed	
128-16	49909-49910	I	
128-17	49910-49911	/	
128-18	49911-49912	O	
128-19	49913-49921	settings	
128-20	49922-49925	for	
128-21	49926-49937	virtualized	
128-22	49938-49947	workloads	
128-23	49948-49950	in	
128-24	49951-49956	Cisco	
128-25	49957-49960	UCS	
128-26	49961-49963	M5	
128-27	49964-49973	platforms	
128-28	49973-49974	.	
128-29	49975-49981	Figure	
128-30	49982-49983	8	
128-31	49983-49984	.	
128-32	49985-49990	Intel	
128-33	49991-49999	Directed	
128-34	50000-50001	I	
128-35	50001-50002	/	
128-36	50002-50003	O	
128-37	50004-50012	settings	
128-38	50013-50016	for	
128-39	50017-50028	virtualized	
128-40	50029-50038	workloads	

#Text=With Cisco Data Center Virtual Machine Fabric Extender VM-FEX technology, virtual machines can now directly write to the virtual network interface cards (vNICs) when the Intel Directed I/O option is enabled at the BIOS level. Memory settings for virtualized workloads Figure 9 shows the recommended memory settings for virtualized workloads in Cisco UCS M5 servers. Figure 9. Memory settings for virtualized workloads
129-1	50039-50043	With	
129-2	50044-50049	Cisco	
129-3	50050-50054	Data	
129-4	50055-50061	Center	
129-5	50062-50069	Virtual	
129-6	50070-50077	Machine	
129-7	50078-50084	Fabric	
129-8	50085-50093	Extender	
129-9	50094-50100	VM-FEX	
129-10	50101-50111	technology	
129-11	50111-50112	,	
129-12	50113-50120	virtual	
129-13	50121-50129	machines	
129-14	50130-50133	can	
129-15	50134-50137	now	
129-16	50138-50146	directly	
129-17	50147-50152	write	
129-18	50153-50155	to	
129-19	50156-50159	the	
129-20	50160-50167	virtual	
129-21	50168-50175	network	
129-22	50176-50185	interface	
129-23	50186-50191	cards	
129-24	50192-50193	(	
129-25	50193-50198	vNICs	
129-26	50198-50199	)	
129-27	50200-50204	when	
129-28	50205-50208	the	
129-29	50209-50214	Intel	
129-30	50215-50223	Directed	
129-31	50224-50225	I	
129-32	50225-50226	/	
129-33	50226-50227	O	
129-34	50228-50234	option	
129-35	50235-50237	is	
129-36	50238-50245	enabled	
129-37	50246-50248	at	
129-38	50249-50252	the	
129-39	50253-50257	BIOS	
129-40	50258-50263	level	
129-41	50263-50264	.	
129-42	50265-50271	Memory	
129-43	50272-50280	settings	
129-44	50281-50284	for	
129-45	50285-50296	virtualized	
129-46	50297-50306	workloads	
129-47	50307-50313	Figure	
129-48	50314-50315	9	
129-49	50316-50321	shows	
129-50	50322-50325	the	
129-51	50326-50337	recommended	
129-52	50338-50344	memory	
129-53	50345-50353	settings	
129-54	50354-50357	for	
129-55	50358-50369	virtualized	
129-56	50370-50379	workloads	
129-57	50380-50382	in	
129-58	50383-50388	Cisco	
129-59	50389-50392	UCS	
129-60	50393-50395	M5	
129-61	50396-50403	servers	
129-62	50403-50404	.	
129-63	50405-50411	Figure	
129-64	50412-50413	9	
129-65	50413-50414	.	
129-66	50415-50421	Memory	
129-67	50422-50430	settings	
129-68	50431-50434	for	
129-69	50435-50446	virtualized	
129-70	50447-50456	workloads	

#Text=When running applications that access memory randomly, set the Select Memory RAS option to Maximum Performance. This setting helps achieve optimal system performance. In virtualized environments, run the memory at the highest frequency to reduce memory latency. Processor and memory settings for standalone Cisco UCS C-Series servers: Virtualization Figures 10 and 11 show processor and power and performance settings for virtualized workloads in standalone Cisco UCS C-Series M5 servers. Figure 10.
130-1	50457-50461	When	
130-2	50462-50469	running	
130-3	50470-50482	applications	
130-4	50483-50487	that	
130-5	50488-50494	access	
130-6	50495-50501	memory	
130-7	50502-50510	randomly	
130-8	50510-50511	,	
130-9	50512-50515	set	
130-10	50516-50519	the	
130-11	50520-50526	Select	
130-12	50527-50533	Memory	
130-13	50534-50537	RAS	
130-14	50538-50544	option	
130-15	50545-50547	to	
130-16	50548-50555	Maximum	
130-17	50556-50567	Performance	
130-18	50567-50568	.	
130-19	50569-50573	This	
130-20	50574-50581	setting	
130-21	50582-50587	helps	
130-22	50588-50595	achieve	
130-23	50596-50603	optimal	
130-24	50604-50610	system	
130-25	50611-50622	performance	
130-26	50622-50623	.	
130-27	50624-50626	In	
130-28	50627-50638	virtualized	
130-29	50639-50651	environments	
130-30	50651-50652	,	
130-31	50653-50656	run	
130-32	50657-50660	the	
130-33	50661-50667	memory	
130-34	50668-50670	at	
130-35	50671-50674	the	
130-36	50675-50682	highest	
130-37	50683-50692	frequency	
130-38	50693-50695	to	
130-39	50696-50702	reduce	
130-40	50703-50709	memory	
130-41	50710-50717	latency	
130-42	50717-50718	.	
130-43	50719-50728	Processor	
130-44	50729-50732	and	
130-45	50733-50739	memory	
130-46	50740-50748	settings	
130-47	50749-50752	for	
130-48	50753-50763	standalone	
130-49	50764-50769	Cisco	
130-50	50770-50773	UCS	
130-51	50774-50782	C-Series	
130-52	50783-50790	servers	
130-53	50790-50791	:	
130-54	50792-50806	Virtualization	
130-55	50807-50814	Figures	
130-56	50815-50817	10	
130-57	50818-50821	and	
130-58	50822-50824	11	
130-59	50825-50829	show	
130-60	50830-50839	processor	
130-61	50840-50843	and	
130-62	50844-50849	power	
130-63	50850-50853	and	
130-64	50854-50865	performance	
130-65	50866-50874	settings	
130-66	50875-50878	for	
130-67	50879-50890	virtualized	
130-68	50891-50900	workloads	
130-69	50901-50903	in	
130-70	50904-50914	standalone	
130-71	50915-50920	Cisco	
130-72	50921-50924	UCS	
130-73	50925-50933	C-Series	
130-74	50934-50936	M5	
130-75	50937-50944	servers	
130-76	50944-50945	.	
130-77	50946-50952	Figure	
130-78	50953-50955	10	
130-79	50955-50956	.	

#Text=Processor settings for virtualized workloads Figure 11. Power and performance settings for virtualized workloads Memory settings for virtualized workloads Figure 12 shows memory settings for virtualized workloads in standalone Cisco UCS C-Series M5 servers. Figure 12.
131-1	50957-50966	Processor	
131-2	50967-50975	settings	
131-3	50976-50979	for	
131-4	50980-50991	virtualized	
131-5	50992-51001	workloads	
131-6	51002-51008	Figure	
131-7	51009-51011	11	
131-8	51011-51012	.	
131-9	51013-51018	Power	
131-10	51019-51022	and	
131-11	51023-51034	performance	
131-12	51035-51043	settings	
131-13	51044-51047	for	
131-14	51048-51059	virtualized	
131-15	51060-51069	workloads	
131-16	51070-51076	Memory	
131-17	51077-51085	settings	
131-18	51086-51089	for	
131-19	51090-51101	virtualized	
131-20	51102-51111	workloads	
131-21	51112-51118	Figure	
131-22	51119-51121	12	
131-23	51122-51127	shows	
131-24	51128-51134	memory	
131-25	51135-51143	settings	
131-26	51144-51147	for	
131-27	51148-51159	virtualized	
131-28	51160-51169	workloads	
131-29	51170-51172	in	
131-30	51173-51183	standalone	
131-31	51184-51189	Cisco	
131-32	51190-51193	UCS	
131-33	51194-51202	C-Series	
131-34	51203-51205	M5	
131-35	51206-51213	servers	
131-36	51213-51214	.	
131-37	51215-51221	Figure	
131-38	51222-51224	12	
131-39	51224-51225	.	

#Text=Memory settings for virtualized workloads High-performance computing workloads HPC refers to cluster-based computing that uses multiple individual nodes that are connected and that work in parallel to reduce the amount of time required to process large data sets that would otherwise take exponentially longer to run on any one system. HPC workloads are computation intensive and typically also network-I/O intensive. HPC workloads require high-quality CPU components and high-speed, low-latency network fabrics for their Message Passing Interface (MPI) connections.
132-1	51226-51232	Memory	
132-2	51233-51241	settings	
132-3	51242-51245	for	
132-4	51246-51257	virtualized	
132-5	51258-51267	workloads	
132-6	51268-51284	High-performance	
132-7	51285-51294	computing	
132-8	51295-51304	workloads	
132-9	51305-51308	HPC	
132-10	51309-51315	refers	
132-11	51316-51318	to	
132-12	51319-51332	cluster-based	
132-13	51333-51342	computing	
132-14	51343-51347	that	
132-15	51348-51352	uses	
132-16	51353-51361	multiple	
132-17	51362-51372	individual	
132-18	51373-51378	nodes	
132-19	51379-51383	that	
132-20	51384-51387	are	
132-21	51388-51397	connected	
132-22	51398-51401	and	
132-23	51402-51406	that	
132-24	51407-51411	work	
132-25	51412-51414	in	
132-26	51415-51423	parallel	
132-27	51424-51426	to	
132-28	51427-51433	reduce	
132-29	51434-51437	the	
132-30	51438-51444	amount	
132-31	51445-51447	of	
132-32	51448-51452	time	
132-33	51453-51461	required	
132-34	51462-51464	to	
132-35	51465-51472	process	
132-36	51473-51478	large	
132-37	51479-51483	data	
132-38	51484-51488	sets	
132-39	51489-51493	that	
132-40	51494-51499	would	
132-41	51500-51509	otherwise	
132-42	51510-51514	take	
132-43	51515-51528	exponentially	
132-44	51529-51535	longer	
132-45	51536-51538	to	
132-46	51539-51542	run	
132-47	51543-51545	on	
132-48	51546-51549	any	
132-49	51550-51553	one	
132-50	51554-51560	system	
132-51	51560-51561	.	
132-52	51562-51565	HPC	
132-53	51566-51575	workloads	
132-54	51576-51579	are	
132-55	51580-51591	computation	
132-56	51592-51601	intensive	
132-57	51602-51605	and	
132-58	51606-51615	typically	
132-59	51616-51620	also	
132-60	51621-51630	network-I	
132-61	51630-51631	/	
132-62	51631-51632	O	
132-63	51633-51642	intensive	
132-64	51642-51643	.	
132-65	51644-51647	HPC	
132-66	51648-51657	workloads	
132-67	51658-51665	require	
132-68	51666-51678	high-quality	
132-69	51679-51682	CPU	
132-70	51683-51693	components	
132-71	51694-51697	and	
132-72	51698-51708	high-speed	
132-73	51708-51709	,	
132-74	51710-51721	low-latency	
132-75	51722-51729	network	
132-76	51730-51737	fabrics	
132-77	51738-51741	for	
132-78	51742-51747	their	
132-79	51748-51755	Message	
132-80	51756-51763	Passing	
132-81	51764-51773	Interface	
132-82	51774-51775	(	
132-83	51775-51778	MPI	
132-84	51778-51779	)	
132-85	51780-51791	connections	
132-86	51791-51792	.	

#Text=Computing clusters include a head node that provides a single point for administering, deploying, monitoring, and managing the cluster. Clusters also have an internal workload management component, known as the scheduler, that manages all incoming work items (referred to as jobs). Typically, HPC workloads require large numbers of nodes with nonblocking MPI networks so that they can scale. Scalability of nodes is the single most important factor in determining the achieved usable performance of a cluster. Processor and memory settings for Cisco UCS managed servers: HPC Figure 13 Highlights the BIOS selections that are recommended for HPC workloads on Cisco UCS M5 platforms managed by Cisco UCS Manager. Rest of the BIOS settings are configured as “Platform Default”.
133-1	51793-51802	Computing	
133-2	51803-51811	clusters	
133-3	51812-51819	include	
133-4	51820-51821	a	
133-5	51822-51826	head	
133-6	51827-51831	node	
133-7	51832-51836	that	
133-8	51837-51845	provides	
133-9	51846-51847	a	
133-10	51848-51854	single	
133-11	51855-51860	point	
133-12	51861-51864	for	
133-13	51865-51878	administering	
133-14	51878-51879	,	
133-15	51880-51889	deploying	
133-16	51889-51890	,	
133-17	51891-51901	monitoring	
133-18	51901-51902	,	
133-19	51903-51906	and	
133-20	51907-51915	managing	
133-21	51916-51919	the	
133-22	51920-51927	cluster	
133-23	51927-51928	.	
133-24	51929-51937	Clusters	
133-25	51938-51942	also	
133-26	51943-51947	have	
133-27	51948-51950	an	
133-28	51951-51959	internal	
133-29	51960-51968	workload	
133-30	51969-51979	management	
133-31	51980-51989	component	
133-32	51989-51990	,	
133-33	51991-51996	known	
133-34	51997-51999	as	
133-35	52000-52003	the	
133-36	52004-52013	scheduler	
133-37	52013-52014	,	
133-38	52015-52019	that	
133-39	52020-52027	manages	
133-40	52028-52031	all	
133-41	52032-52040	incoming	
133-42	52041-52045	work	
133-43	52046-52051	items	
133-44	52052-52053	(	
133-45	52053-52061	referred	
133-46	52062-52064	to	
133-47	52065-52067	as	
133-48	52068-52072	jobs	
133-49	52072-52073	)	
133-50	52073-52074	.	
133-51	52075-52084	Typically	
133-52	52084-52085	,	
133-53	52086-52089	HPC	
133-54	52090-52099	workloads	
133-55	52100-52107	require	
133-56	52108-52113	large	
133-57	52114-52121	numbers	
133-58	52122-52124	of	
133-59	52125-52130	nodes	
133-60	52131-52135	with	
133-61	52136-52147	nonblocking	
133-62	52148-52151	MPI	
133-63	52152-52160	networks	
133-64	52161-52163	so	
133-65	52164-52168	that	
133-66	52169-52173	they	
133-67	52174-52177	can	
133-68	52178-52183	scale	
133-69	52183-52184	.	
133-70	52185-52196	Scalability	
133-71	52197-52199	of	
133-72	52200-52205	nodes	
133-73	52206-52208	is	
133-74	52209-52212	the	
133-75	52213-52219	single	
133-76	52220-52224	most	
133-77	52225-52234	important	
133-78	52235-52241	factor	
133-79	52242-52244	in	
133-80	52245-52256	determining	
133-81	52257-52260	the	
133-82	52261-52269	achieved	
133-83	52270-52276	usable	
133-84	52277-52288	performance	
133-85	52289-52291	of	
133-86	52292-52293	a	
133-87	52294-52301	cluster	
133-88	52301-52302	.	
133-89	52303-52312	Processor	
133-90	52313-52316	and	
133-91	52317-52323	memory	
133-92	52324-52332	settings	
133-93	52333-52336	for	
133-94	52337-52342	Cisco	
133-95	52343-52346	UCS	
133-96	52347-52354	managed	
133-97	52355-52362	servers	
133-98	52362-52363	:	
133-99	52364-52367	HPC	
133-100	52368-52374	Figure	
133-101	52375-52377	13	
133-102	52378-52388	Highlights	
133-103	52389-52392	the	
133-104	52393-52397	BIOS	
133-105	52398-52408	selections	
133-106	52409-52413	that	
133-107	52414-52417	are	
133-108	52418-52429	recommended	
133-109	52430-52433	for	
133-110	52434-52437	HPC	
133-111	52438-52447	workloads	
133-112	52448-52450	on	
133-113	52451-52456	Cisco	
133-114	52457-52460	UCS	
133-115	52461-52463	M5	
133-116	52464-52473	platforms	
133-117	52474-52481	managed	
133-118	52482-52484	by	
133-119	52485-52490	Cisco	
133-120	52491-52494	UCS	
133-121	52495-52502	Manager	
133-122	52502-52503	.	
133-123	52504-52508	Rest	
133-124	52509-52511	of	
133-125	52512-52515	the	
133-126	52516-52520	BIOS	
133-127	52521-52529	settings	
133-128	52530-52533	are	
133-129	52534-52544	configured	
133-130	52545-52547	as	
133-131	52548-52549	“	
133-132	52549-52557	Platform	
133-133	52558-52565	Default	
133-134	52565-52566	”	
133-135	52566-52567	.	

#Text=Figure 13. Processor settings for HPC workloads You should enable Intel Turbo Boost technology for HPC workloads to increase the computing power. When Intel Turbo Boost is enabled, each core provides higher computing frequency potential, allowing a greater number of parallel requests to be processed efficiently.
134-1	52568-52574	Figure	
134-2	52575-52577	13	
134-3	52577-52578	.	
134-4	52579-52588	Processor	
134-5	52589-52597	settings	
134-6	52598-52601	for	
134-7	52602-52605	HPC	
134-8	52606-52615	workloads	
134-9	52616-52619	You	
134-10	52620-52626	should	
134-11	52627-52633	enable	
134-12	52634-52639	Intel	
134-13	52640-52645	Turbo	
134-14	52646-52651	Boost	
134-15	52652-52662	technology	
134-16	52663-52666	for	
134-17	52667-52670	HPC	
134-18	52671-52680	workloads	
134-19	52681-52683	to	
134-20	52684-52692	increase	
134-21	52693-52696	the	
134-22	52697-52706	computing	
134-23	52707-52712	power	
134-24	52712-52713	.	
134-25	52714-52718	When	
134-26	52719-52724	Intel	
134-27	52725-52730	Turbo	
134-28	52731-52736	Boost	
134-29	52737-52739	is	
134-30	52740-52747	enabled	
134-31	52747-52748	,	
134-32	52749-52753	each	
134-33	52754-52758	core	
134-34	52759-52767	provides	
134-35	52768-52774	higher	
134-36	52775-52784	computing	
134-37	52785-52794	frequency	
134-38	52795-52804	potential	
134-39	52804-52805	,	
134-40	52806-52814	allowing	
134-41	52815-52816	a	
134-42	52817-52824	greater	
134-43	52825-52831	number	
134-44	52832-52834	of	
134-45	52835-52843	parallel	
134-46	52844-52852	requests	
134-47	52853-52855	to	
134-48	52856-52858	be	
134-49	52859-52868	processed	
134-50	52869-52880	efficiently	
134-51	52880-52881	.	

#Text=Intel SpeedStep is enabled because it is required for Intel Turbo Boost to function. HPC workloads typically do not benefit from Intel Hyper-Threading. Additional threads only serve to create resource contention within the microarchitecture of the CPU. Generally, Intel Hyper-Threading has the greatest impact on workloads in which threads are forced to wait for completion of back-end I/O requests, to reduce thread contention for CPU resources.
135-1	52882-52887	Intel	
135-2	52888-52897	SpeedStep	
135-3	52898-52900	is	
135-4	52901-52908	enabled	
135-5	52909-52916	because	
135-6	52917-52919	it	
135-7	52920-52922	is	
135-8	52923-52931	required	
135-9	52932-52935	for	
135-10	52936-52941	Intel	
135-11	52942-52947	Turbo	
135-12	52948-52953	Boost	
135-13	52954-52956	to	
135-14	52957-52965	function	
135-15	52965-52966	.	
135-16	52967-52970	HPC	
135-17	52971-52980	workloads	
135-18	52981-52990	typically	
135-19	52991-52993	do	
135-20	52994-52997	not	
135-21	52998-53005	benefit	
135-22	53006-53010	from	
135-23	53011-53016	Intel	
135-24	53017-53032	Hyper-Threading	
135-25	53032-53033	.	
135-26	53034-53044	Additional	
135-27	53045-53052	threads	
135-28	53053-53057	only	
135-29	53058-53063	serve	
135-30	53064-53066	to	
135-31	53067-53073	create	
135-32	53074-53082	resource	
135-33	53083-53093	contention	
135-34	53094-53100	within	
135-35	53101-53104	the	
135-36	53105-53122	microarchitecture	
135-37	53123-53125	of	
135-38	53126-53129	the	
135-39	53130-53133	CPU	
135-40	53133-53134	.	
135-41	53135-53144	Generally	
135-42	53144-53145	,	
135-43	53146-53151	Intel	
135-44	53152-53167	Hyper-Threading	
135-45	53168-53171	has	
135-46	53172-53175	the	
135-47	53176-53184	greatest	
135-48	53185-53191	impact	
135-49	53192-53194	on	
135-50	53195-53204	workloads	
135-51	53205-53207	in	
135-52	53208-53213	which	
135-53	53214-53221	threads	
135-54	53222-53225	are	
135-55	53226-53232	forced	
135-56	53233-53235	to	
135-57	53236-53240	wait	
135-58	53241-53244	for	
135-59	53245-53255	completion	
135-60	53256-53258	of	
135-61	53259-53267	back-end	
135-62	53268-53269	I	
135-63	53269-53270	/	
135-64	53270-53271	O	
135-65	53272-53280	requests	
135-66	53280-53281	,	
135-67	53282-53284	to	
135-68	53285-53291	reduce	
135-69	53292-53298	thread	
135-70	53299-53309	contention	
135-71	53310-53313	for	
135-72	53314-53317	CPU	
135-73	53318-53327	resources	
135-74	53327-53328	.	

#Text=Enabling the processor power state C6 helps save power when the CPU is idle. Because HPC is computing intensive, the CPU will likely seldom go into an idle state. However, enabling C-states saves CPU power in the event that there are any inactive requests. You should set CPU Performance to HPC mode to handle more random, parallel requests by HPC applications. If HPC performs more in-memory processing (for example, for video data), you should enable the prefetcher options so that they can handle multiple parallel requests. This configuration also helps retain some hot data in the Layer 2 cache, and it improves HPC performance (CPU performance).
136-1	53329-53337	Enabling	
136-2	53338-53341	the	
136-3	53342-53351	processor	
136-4	53352-53357	power	
136-5	53358-53363	state	
136-6	53364-53366	C6	
136-7	53367-53372	helps	
136-8	53373-53377	save	
136-9	53378-53383	power	
136-10	53384-53388	when	
136-11	53389-53392	the	
136-12	53393-53396	CPU	
136-13	53397-53399	is	
136-14	53400-53404	idle	
136-15	53404-53405	.	
136-16	53406-53413	Because	
136-17	53414-53417	HPC	
136-18	53418-53420	is	
136-19	53421-53430	computing	
136-20	53431-53440	intensive	
136-21	53440-53441	,	
136-22	53442-53445	the	
136-23	53446-53449	CPU	
136-24	53450-53454	will	
136-25	53455-53461	likely	
136-26	53462-53468	seldom	
136-27	53469-53471	go	
136-28	53472-53476	into	
136-29	53477-53479	an	
136-30	53480-53484	idle	
136-31	53485-53490	state	
136-32	53490-53491	.	
136-33	53492-53499	However	
136-34	53499-53500	,	
136-35	53501-53509	enabling	
136-36	53510-53518	C-states	
136-37	53519-53524	saves	
136-38	53525-53528	CPU	
136-39	53529-53534	power	
136-40	53535-53537	in	
136-41	53538-53541	the	
136-42	53542-53547	event	
136-43	53548-53552	that	
136-44	53553-53558	there	
136-45	53559-53562	are	
136-46	53563-53566	any	
136-47	53567-53575	inactive	
136-48	53576-53584	requests	
136-49	53584-53585	.	
136-50	53586-53589	You	
136-51	53590-53596	should	
136-52	53597-53600	set	
136-53	53601-53604	CPU	
136-54	53605-53616	Performance	
136-55	53617-53619	to	
136-56	53620-53623	HPC	
136-57	53624-53628	mode	
136-58	53629-53631	to	
136-59	53632-53638	handle	
136-60	53639-53643	more	
136-61	53644-53650	random	
136-62	53650-53651	,	
136-63	53652-53660	parallel	
136-64	53661-53669	requests	
136-65	53670-53672	by	
136-66	53673-53676	HPC	
136-67	53677-53689	applications	
136-68	53689-53690	.	
136-69	53691-53693	If	
136-70	53694-53697	HPC	
136-71	53698-53706	performs	
136-72	53707-53711	more	
136-73	53712-53721	in-memory	
136-74	53722-53732	processing	
136-75	53733-53734	(	
136-76	53734-53737	for	
136-77	53738-53745	example	
136-78	53745-53746	,	
136-79	53747-53750	for	
136-80	53751-53756	video	
136-81	53757-53761	data	
136-82	53761-53762	)	
136-83	53762-53763	,	
136-84	53764-53767	you	
136-85	53768-53774	should	
136-86	53775-53781	enable	
136-87	53782-53785	the	
136-88	53786-53796	prefetcher	
136-89	53797-53804	options	
136-90	53805-53807	so	
136-91	53808-53812	that	
136-92	53813-53817	they	
136-93	53818-53821	can	
136-94	53822-53828	handle	
136-95	53829-53837	multiple	
136-96	53838-53846	parallel	
136-97	53847-53855	requests	
136-98	53855-53856	.	
136-99	53857-53861	This	
136-100	53862-53875	configuration	
136-101	53876-53880	also	
136-102	53881-53886	helps	
136-103	53887-53893	retain	
136-104	53894-53898	some	
136-105	53899-53902	hot	
136-106	53903-53907	data	
136-107	53908-53910	in	
136-108	53911-53914	the	
136-109	53915-53920	Layer	
136-110	53921-53922	2	
136-111	53923-53928	cache	
136-112	53928-53929	,	
136-113	53930-53933	and	
136-114	53934-53936	it	
136-115	53937-53945	improves	
136-116	53946-53949	HPC	
136-117	53950-53961	performance	
136-118	53962-53963	(	
136-119	53963-53966	CPU	
136-120	53967-53978	performance	
136-121	53978-53979	)	
136-122	53979-53980	.	

#Text=HPC requires a high-bandwidth I/O network. When you enable DCA support, network packets go directly into the Layer 3 processor cache instead of the main memory. This approach reduces the number of HPC I/O cycles generated by HPC workloads when certain Ethernet adapters are used, which in turn increases system performance. You can set the Energy Performance option to Maximum Performance, Balanced Performance, Balanced Power, or Power Saver. Test results demonstrate that most applications run best with the Balanced Performance setting. Applications that are highly I/O sensitive perform best when the Energy Performance option is set to Maximum Performance.
137-1	53981-53984	HPC	
137-2	53985-53993	requires	
137-3	53994-53995	a	
137-4	53996-54010	high-bandwidth	
137-5	54011-54012	I	
137-6	54012-54013	/	
137-7	54013-54014	O	
137-8	54015-54022	network	
137-9	54022-54023	.	
137-10	54024-54028	When	
137-11	54029-54032	you	
137-12	54033-54039	enable	
137-13	54040-54043	DCA	
137-14	54044-54051	support	
137-15	54051-54052	,	
137-16	54053-54060	network	
137-17	54061-54068	packets	
137-18	54069-54071	go	
137-19	54072-54080	directly	
137-20	54081-54085	into	
137-21	54086-54089	the	
137-22	54090-54095	Layer	
137-23	54096-54097	3	
137-24	54098-54107	processor	
137-25	54108-54113	cache	
137-26	54114-54121	instead	
137-27	54122-54124	of	
137-28	54125-54128	the	
137-29	54129-54133	main	
137-30	54134-54140	memory	
137-31	54140-54141	.	
137-32	54142-54146	This	
137-33	54147-54155	approach	
137-34	54156-54163	reduces	
137-35	54164-54167	the	
137-36	54168-54174	number	
137-37	54175-54177	of	
137-38	54178-54181	HPC	
137-39	54182-54183	I	
137-40	54183-54184	/	
137-41	54184-54185	O	
137-42	54186-54192	cycles	
137-43	54193-54202	generated	
137-44	54203-54205	by	
137-45	54206-54209	HPC	
137-46	54210-54219	workloads	
137-47	54220-54224	when	
137-48	54225-54232	certain	
137-49	54233-54241	Ethernet	
137-50	54242-54250	adapters	
137-51	54251-54254	are	
137-52	54255-54259	used	
137-53	54259-54260	,	
137-54	54261-54266	which	
137-55	54267-54269	in	
137-56	54270-54274	turn	
137-57	54275-54284	increases	
137-58	54285-54291	system	
137-59	54292-54303	performance	
137-60	54303-54304	.	
137-61	54305-54308	You	
137-62	54309-54312	can	
137-63	54313-54316	set	
137-64	54317-54320	the	
137-65	54321-54327	Energy	
137-66	54328-54339	Performance	
137-67	54340-54346	option	
137-68	54347-54349	to	
137-69	54350-54357	Maximum	
137-70	54358-54369	Performance	
137-71	54369-54370	,	
137-72	54371-54379	Balanced	
137-73	54380-54391	Performance	
137-74	54391-54392	,	
137-75	54393-54401	Balanced	
137-76	54402-54407	Power	
137-77	54407-54408	,	
137-78	54409-54411	or	
137-79	54412-54417	Power	
137-80	54418-54423	Saver	
137-81	54423-54424	.	
137-82	54425-54429	Test	
137-83	54430-54437	results	
137-84	54438-54449	demonstrate	
137-85	54450-54454	that	
137-86	54455-54459	most	
137-87	54460-54472	applications	
137-88	54473-54476	run	
137-89	54477-54481	best	
137-90	54482-54486	with	
137-91	54487-54490	the	
137-92	54491-54499	Balanced	
137-93	54500-54511	Performance	
137-94	54512-54519	setting	
137-95	54519-54520	.	
137-96	54521-54533	Applications	
137-97	54534-54538	that	
137-98	54539-54542	are	
137-99	54543-54549	highly	
137-100	54550-54551	I	
137-101	54551-54552	/	
137-102	54552-54553	O	
137-103	54554-54563	sensitive	
137-104	54564-54571	perform	
137-105	54572-54576	best	
137-106	54577-54581	when	
137-107	54582-54585	the	
137-108	54586-54592	Energy	
137-109	54593-54604	Performance	
137-110	54605-54611	option	
137-111	54612-54614	is	
137-112	54615-54618	set	
137-113	54619-54621	to	
137-114	54622-54629	Maximum	
137-115	54630-54641	Performance	
137-116	54641-54642	.	

#Text=Intel Directed I/O for HPC workloads Figure 14 shows the recommended Intel Directed I/O settings for HPC workloads in Cisco UCS M5 platforms. Figure 14. Intel Directed I/O settings for HPC workloads Memory settings for HPC workloads
138-1	54643-54648	Intel	
138-2	54649-54657	Directed	
138-3	54658-54659	I	
138-4	54659-54660	/	
138-5	54660-54661	O	
138-6	54662-54665	for	
138-7	54666-54669	HPC	
138-8	54670-54679	workloads	
138-9	54680-54686	Figure	
138-10	54687-54689	14	
138-11	54690-54695	shows	
138-12	54696-54699	the	
138-13	54700-54711	recommended	
138-14	54712-54717	Intel	
138-15	54718-54726	Directed	
138-16	54727-54728	I	
138-17	54728-54729	/	
138-18	54729-54730	O	
138-19	54731-54739	settings	
138-20	54740-54743	for	
138-21	54744-54747	HPC	
138-22	54748-54757	workloads	
138-23	54758-54760	in	
138-24	54761-54766	Cisco	
138-25	54767-54770	UCS	
138-26	54771-54773	M5	
138-27	54774-54783	platforms	
138-28	54783-54784	.	
138-29	54785-54791	Figure	
138-30	54792-54794	14	
138-31	54794-54795	.	
138-32	54796-54801	Intel	
138-33	54802-54810	Directed	
138-34	54811-54812	I	
138-35	54812-54813	/	
138-36	54813-54814	O	
138-37	54815-54823	settings	
138-38	54824-54827	for	
138-39	54828-54831	HPC	
138-40	54832-54841	workloads	
138-41	54842-54848	Memory	
138-42	54849-54857	settings	
138-43	54858-54861	for	
138-44	54862-54865	HPC	
138-45	54866-54875	workloads	

#Text=Figure 15 shows the memory settings for HPC workloads on Cisco UCS M5 servers. Figure 15. Memory settings for HPC workloads The NUMA option should be enabled for HPC workloads so that NUMA can determine the memory allocation for each thread run by the HPC applications.
139-1	54876-54882	Figure	
139-2	54883-54885	15	
139-3	54886-54891	shows	
139-4	54892-54895	the	
139-5	54896-54902	memory	
139-6	54903-54911	settings	
139-7	54912-54915	for	
139-8	54916-54919	HPC	
139-9	54920-54929	workloads	
139-10	54930-54932	on	
139-11	54933-54938	Cisco	
139-12	54939-54942	UCS	
139-13	54943-54945	M5	
139-14	54946-54953	servers	
139-15	54953-54954	.	
139-16	54955-54961	Figure	
139-17	54962-54964	15	
139-18	54964-54965	.	
139-19	54966-54972	Memory	
139-20	54973-54981	settings	
139-21	54982-54985	for	
139-22	54986-54989	HPC	
139-23	54990-54999	workloads	
139-24	55000-55003	The	
139-25	55004-55008	NUMA	
139-26	55009-55015	option	
139-27	55016-55022	should	
139-28	55023-55025	be	
139-29	55026-55033	enabled	
139-30	55034-55037	for	
139-31	55038-55041	HPC	
139-32	55042-55051	workloads	
139-33	55052-55054	so	
139-34	55055-55059	that	
139-35	55060-55064	NUMA	
139-36	55065-55068	can	
139-37	55069-55078	determine	
139-38	55079-55082	the	
139-39	55083-55089	memory	
139-40	55090-55100	allocation	
139-41	55101-55104	for	
139-42	55105-55109	each	
139-43	55110-55116	thread	
139-44	55117-55120	run	
139-45	55121-55123	by	
139-46	55124-55127	the	
139-47	55128-55131	HPC	
139-48	55132-55144	applications	
139-49	55144-55145	.	

#Text=Because HPC workloads perform mostly in-memory processing, you should set DIMMs to run at the highest available frequency to process the data more quickly. Processor and memory settings for standalone Cisco UCS C-Series servers: HPC Figures 16 and 17 show the recommended processor and power and performance settings for HPC workloads in standalone Cisco UCS C-Series M5 servers. Figure 16.
140-1	55146-55153	Because	
140-2	55154-55157	HPC	
140-3	55158-55167	workloads	
140-4	55168-55175	perform	
140-5	55176-55182	mostly	
140-6	55183-55192	in-memory	
140-7	55193-55203	processing	
140-8	55203-55204	,	
140-9	55205-55208	you	
140-10	55209-55215	should	
140-11	55216-55219	set	
140-12	55220-55225	DIMMs	
140-13	55226-55228	to	
140-14	55229-55232	run	
140-15	55233-55235	at	
140-16	55236-55239	the	
140-17	55240-55247	highest	
140-18	55248-55257	available	
140-19	55258-55267	frequency	
140-20	55268-55270	to	
140-21	55271-55278	process	
140-22	55279-55282	the	
140-23	55283-55287	data	
140-24	55288-55292	more	
140-25	55293-55300	quickly	
140-26	55300-55301	.	
140-27	55302-55311	Processor	
140-28	55312-55315	and	
140-29	55316-55322	memory	
140-30	55323-55331	settings	
140-31	55332-55335	for	
140-32	55336-55346	standalone	
140-33	55347-55352	Cisco	
140-34	55353-55356	UCS	
140-35	55357-55365	C-Series	
140-36	55366-55373	servers	
140-37	55373-55374	:	
140-38	55375-55378	HPC	
140-39	55379-55386	Figures	
140-40	55387-55389	16	
140-41	55390-55393	and	
140-42	55394-55396	17	
140-43	55397-55401	show	
140-44	55402-55405	the	
140-45	55406-55417	recommended	
140-46	55418-55427	processor	
140-47	55428-55431	and	
140-48	55432-55437	power	
140-49	55438-55441	and	
140-50	55442-55453	performance	
140-51	55454-55462	settings	
140-52	55463-55466	for	
140-53	55467-55470	HPC	
140-54	55471-55480	workloads	
140-55	55481-55483	in	
140-56	55484-55494	standalone	
140-57	55495-55500	Cisco	
140-58	55501-55504	UCS	
140-59	55505-55513	C-Series	
140-60	55514-55516	M5	
140-61	55517-55524	servers	
140-62	55524-55525	.	
140-63	55526-55532	Figure	
140-64	55533-55535	16	
140-65	55535-55536	.	

#Text=Processor settings for HPC workloads Figure 17. Power and performance settings for HPC workloads Figures 18 shows memory settings for HPC workloads for standalone Cisco UCS C-Series M5 servers. Figure 18. Memory settings for HPC workloads
141-1	55537-55546	Processor	
141-2	55547-55555	settings	
141-3	55556-55559	for	
141-4	55560-55563	HPC	
141-5	55564-55573	workloads	
141-6	55574-55580	Figure	
141-7	55581-55583	17	
141-8	55583-55584	.	
141-9	55585-55590	Power	
141-10	55591-55594	and	
141-11	55595-55606	performance	
141-12	55607-55615	settings	
141-13	55616-55619	for	
141-14	55620-55623	HPC	
141-15	55624-55633	workloads	
141-16	55634-55641	Figures	
141-17	55642-55644	18	
141-18	55645-55650	shows	
141-19	55651-55657	memory	
141-20	55658-55666	settings	
141-21	55667-55670	for	
141-22	55671-55674	HPC	
141-23	55675-55684	workloads	
141-24	55685-55688	for	
141-25	55689-55699	standalone	
141-26	55700-55705	Cisco	
141-27	55706-55709	UCS	
141-28	55710-55718	C-Series	
141-29	55719-55721	M5	
141-30	55722-55729	servers	
141-31	55729-55730	.	
141-32	55731-55737	Figure	
141-33	55738-55740	18	
141-34	55740-55741	.	
141-35	55742-55748	Memory	
141-36	55749-55757	settings	
141-37	55758-55761	for	
141-38	55762-55765	HPC	
141-39	55766-55775	workloads	

#Text=Java Enterprise Edition application server workloads Java EE (previously referred to as the J2EE) defines the core set of APIs and features of Java application servers. Usually, Java EE applications are client-server or server-side applications and require a Java EE application server. Java EE application servers are distinguished by the following characteristics:
142-1	55776-55780	Java	
142-2	55781-55791	Enterprise	
142-3	55792-55799	Edition	
142-4	55800-55811	application	
142-5	55812-55818	server	
142-6	55819-55828	workloads	
142-7	55829-55833	Java	
142-8	55834-55836	EE	
142-9	55837-55838	(	
142-10	55838-55848	previously	
142-11	55849-55857	referred	
142-12	55858-55860	to	
142-13	55861-55863	as	
142-14	55864-55867	the	
142-15	55868-55872	J2EE	
142-16	55872-55873	)	
142-17	55874-55881	defines	
142-18	55882-55885	the	
142-19	55886-55890	core	
142-20	55891-55894	set	
142-21	55895-55897	of	
142-22	55898-55902	APIs	
142-23	55903-55906	and	
142-24	55907-55915	features	
142-25	55916-55918	of	
142-26	55919-55923	Java	
142-27	55924-55935	application	
142-28	55936-55943	servers	
142-29	55943-55944	.	
142-30	55945-55952	Usually	
142-31	55952-55953	,	
142-32	55954-55958	Java	
142-33	55959-55961	EE	
142-34	55962-55974	applications	
142-35	55975-55978	are	
142-36	55979-55992	client-server	
142-37	55993-55995	or	
142-38	55996-56007	server-side	
142-39	56008-56020	applications	
142-40	56021-56024	and	
142-41	56025-56032	require	
142-42	56033-56034	a	
142-43	56035-56039	Java	
142-44	56040-56042	EE	
142-45	56043-56054	application	
142-46	56055-56061	server	
142-47	56061-56062	.	
142-48	56063-56067	Java	
142-49	56068-56070	EE	
142-50	56071-56082	application	
142-51	56083-56090	servers	
142-52	56091-56094	are	
142-53	56095-56108	distinguished	
142-54	56109-56111	by	
142-55	56112-56115	the	
142-56	56116-56125	following	
142-57	56126-56141	characteristics	
142-58	56141-56142	:	

#Text=●     They are fully compliant application servers that implement the full Java EE stack specifications with features such as JBoss Enterprise. Examples of fully compliant application servers are Apache Geronimo and JBoss Application Server. ●     They are web application servers that support only the web tier of Java EE, including the servlet. Examples of fully compliant application servers are Apache Tomcat and Jetty. Processor and memory settings for Cisco UCS managed servers: Java EE
143-1	56143-56144	●	
143-2	56144-56148	    	
143-3	56149-56153	They	
143-4	56154-56157	are	
143-5	56158-56163	fully	
143-6	56164-56173	compliant	
143-7	56174-56185	application	
143-8	56186-56193	servers	
143-9	56194-56198	that	
143-10	56199-56208	implement	
143-11	56209-56212	the	
143-12	56213-56217	full	
143-13	56218-56222	Java	
143-14	56223-56225	EE	
143-15	56226-56231	stack	
143-16	56232-56246	specifications	
143-17	56247-56251	with	
143-18	56252-56260	features	
143-19	56261-56265	such	
143-20	56266-56268	as	
143-21	56269-56274	JBoss	
143-22	56275-56285	Enterprise	
143-23	56285-56286	.	
143-24	56287-56295	Examples	
143-25	56296-56298	of	
143-26	56299-56304	fully	
143-27	56305-56314	compliant	
143-28	56315-56326	application	
143-29	56327-56334	servers	
143-30	56335-56338	are	
143-31	56339-56345	Apache	
143-32	56346-56354	Geronimo	
143-33	56355-56358	and	
143-34	56359-56364	JBoss	
143-35	56365-56376	Application	
143-36	56377-56383	Server	
143-37	56383-56384	.	
143-38	56385-56386	●	
143-39	56386-56390	    	
143-40	56391-56395	They	
143-41	56396-56399	are	
143-42	56400-56403	web	
143-43	56404-56415	application	
143-44	56416-56423	servers	
143-45	56424-56428	that	
143-46	56429-56436	support	
143-47	56437-56441	only	
143-48	56442-56445	the	
143-49	56446-56449	web	
143-50	56450-56454	tier	
143-51	56455-56457	of	
143-52	56458-56462	Java	
143-53	56463-56465	EE	
143-54	56465-56466	,	
143-55	56467-56476	including	
143-56	56477-56480	the	
143-57	56481-56488	servlet	
143-58	56488-56489	.	
143-59	56490-56498	Examples	
143-60	56499-56501	of	
143-61	56502-56507	fully	
143-62	56508-56517	compliant	
143-63	56518-56529	application	
143-64	56530-56537	servers	
143-65	56538-56541	are	
143-66	56542-56548	Apache	
143-67	56549-56555	Tomcat	
143-68	56556-56559	and	
143-69	56560-56565	Jetty	
143-70	56565-56566	.	
143-71	56567-56576	Processor	
143-72	56577-56580	and	
143-73	56581-56587	memory	
143-74	56588-56596	settings	
143-75	56597-56600	for	
143-76	56601-56606	Cisco	
143-77	56607-56610	UCS	
143-78	56611-56618	managed	
143-79	56619-56626	servers	
143-80	56626-56627	:	
143-81	56628-56632	Java	
143-82	56633-56635	EE	

#Text=Figure 19 Highlights the BIOS selections that are recommended for Java EE application servers on Cisco UCS M5 servers managed by Cisco UCS Manager. Rest of the BIOS settings are configured as “Platform Default”. Figure 19. Processor settings for Java EE application workloads Intel Turbo Boost Technology enables higher CPU frequency, which helps accelerate processing of application requests. This feature helps reduce end-user response time.
144-1	56636-56642	Figure	
144-2	56643-56645	19	
144-3	56646-56656	Highlights	
144-4	56657-56660	the	
144-5	56661-56665	BIOS	
144-6	56666-56676	selections	
144-7	56677-56681	that	
144-8	56682-56685	are	
144-9	56686-56697	recommended	
144-10	56698-56701	for	
144-11	56702-56706	Java	
144-12	56707-56709	EE	
144-13	56710-56721	application	
144-14	56722-56729	servers	
144-15	56730-56732	on	
144-16	56733-56738	Cisco	
144-17	56739-56742	UCS	
144-18	56743-56745	M5	
144-19	56746-56753	servers	
144-20	56754-56761	managed	
144-21	56762-56764	by	
144-22	56765-56770	Cisco	
144-23	56771-56774	UCS	
144-24	56775-56782	Manager	
144-25	56782-56783	.	
144-26	56784-56788	Rest	
144-27	56789-56791	of	
144-28	56792-56795	the	
144-29	56796-56800	BIOS	
144-30	56801-56809	settings	
144-31	56810-56813	are	
144-32	56814-56824	configured	
144-33	56825-56827	as	
144-34	56828-56829	“	
144-35	56829-56837	Platform	
144-36	56838-56845	Default	
144-37	56845-56846	”	
144-38	56846-56847	.	
144-39	56848-56854	Figure	
144-40	56855-56857	19	
144-41	56857-56858	.	
144-42	56859-56868	Processor	
144-43	56869-56877	settings	
144-44	56878-56881	for	
144-45	56882-56886	Java	
144-46	56887-56889	EE	
144-47	56890-56901	application	
144-48	56902-56911	workloads	
144-49	56912-56917	Intel	
144-50	56918-56923	Turbo	
144-51	56924-56929	Boost	
144-52	56930-56940	Technology	
144-53	56941-56948	enables	
144-54	56949-56955	higher	
144-55	56956-56959	CPU	
144-56	56960-56969	frequency	
144-57	56969-56970	,	
144-58	56971-56976	which	
144-59	56977-56982	helps	
144-60	56983-56993	accelerate	
144-61	56994-57004	processing	
144-62	57005-57007	of	
144-63	57008-57019	application	
144-64	57020-57028	requests	
144-65	57028-57029	.	
144-66	57030-57034	This	
144-67	57035-57042	feature	
144-68	57043-57048	helps	
144-69	57049-57055	reduce	
144-70	57056-57064	end-user	
144-71	57065-57073	response	
144-72	57074-57078	time	
144-73	57078-57079	.	

#Text=Business scenarios such as batch processes run at a certain time of the day benefit from Intel Turbo Boost. It enables CPU cores to achieve at higher frequency clock speeds, which helps lower batch processing time, thereby helping the business complete and generate business reports more quickly. You should enable all the C-states. This configuration helps reduce power consumption because only active cores will process requests during nonpeak hours. If the application demands more CPU cores, the inactive cores will become active, which helps increase throughput.
145-1	57080-57088	Business	
145-2	57089-57098	scenarios	
145-3	57099-57103	such	
145-4	57104-57106	as	
145-5	57107-57112	batch	
145-6	57113-57122	processes	
145-7	57123-57126	run	
145-8	57127-57129	at	
145-9	57130-57131	a	
145-10	57132-57139	certain	
145-11	57140-57144	time	
145-12	57145-57147	of	
145-13	57148-57151	the	
145-14	57152-57155	day	
145-15	57156-57163	benefit	
145-16	57164-57168	from	
145-17	57169-57174	Intel	
145-18	57175-57180	Turbo	
145-19	57181-57186	Boost	
145-20	57186-57187	.	
145-21	57188-57190	It	
145-22	57191-57198	enables	
145-23	57199-57202	CPU	
145-24	57203-57208	cores	
145-25	57209-57211	to	
145-26	57212-57219	achieve	
145-27	57220-57222	at	
145-28	57223-57229	higher	
145-29	57230-57239	frequency	
145-30	57240-57245	clock	
145-31	57246-57252	speeds	
145-32	57252-57253	,	
145-33	57254-57259	which	
145-34	57260-57265	helps	
145-35	57266-57271	lower	
145-36	57272-57277	batch	
145-37	57278-57288	processing	
145-38	57289-57293	time	
145-39	57293-57294	,	
145-40	57295-57302	thereby	
145-41	57303-57310	helping	
145-42	57311-57314	the	
145-43	57315-57323	business	
145-44	57324-57332	complete	
145-45	57333-57336	and	
145-46	57337-57345	generate	
145-47	57346-57354	business	
145-48	57355-57362	reports	
145-49	57363-57367	more	
145-50	57368-57375	quickly	
145-51	57375-57376	.	
145-52	57377-57380	You	
145-53	57381-57387	should	
145-54	57388-57394	enable	
145-55	57395-57398	all	
145-56	57399-57402	the	
145-57	57403-57411	C-states	
145-58	57411-57412	.	
145-59	57413-57417	This	
145-60	57418-57431	configuration	
145-61	57432-57437	helps	
145-62	57438-57444	reduce	
145-63	57445-57450	power	
145-64	57451-57462	consumption	
145-65	57463-57470	because	
145-66	57471-57475	only	
145-67	57476-57482	active	
145-68	57483-57488	cores	
145-69	57489-57493	will	
145-70	57494-57501	process	
145-71	57502-57510	requests	
145-72	57511-57517	during	
145-73	57518-57525	nonpeak	
145-74	57526-57531	hours	
145-75	57531-57532	.	
145-76	57533-57535	If	
145-77	57536-57539	the	
145-78	57540-57551	application	
145-79	57552-57559	demands	
145-80	57560-57564	more	
145-81	57565-57568	CPU	
145-82	57569-57574	cores	
145-83	57574-57575	,	
145-84	57576-57579	the	
145-85	57580-57588	inactive	
145-86	57589-57594	cores	
145-87	57595-57599	will	
145-88	57600-57606	become	
145-89	57607-57613	active	
145-90	57613-57614	,	
145-91	57615-57620	which	
145-92	57621-57626	helps	
145-93	57627-57635	increase	
145-94	57636-57646	throughput	
145-95	57646-57647	.	

#Text=The CPU Performance option should be set to Enterprise. When a web server needs to process a large amount of data in a system, the data-access pattern is predictable (mostly sequential or adjacent lines are accessed). In this situation, it is desirable to enable the prefetchers (MLC and DCU) by setting CPU Performance to Enterprise, to reduce access latency for memory-bound operations. Intel Directed I/O for Java application workloads Figure 20 shows the recommended Intel Directed I/O settings for Java application workloads in Cisco UCS M5 servers. Figure 20. Intel Directed I/O settings for Java application workloads
146-1	57648-57651	The	
146-2	57652-57655	CPU	
146-3	57656-57667	Performance	
146-4	57668-57674	option	
146-5	57675-57681	should	
146-6	57682-57684	be	
146-7	57685-57688	set	
146-8	57689-57691	to	
146-9	57692-57702	Enterprise	
146-10	57702-57703	.	
146-11	57704-57708	When	
146-12	57709-57710	a	
146-13	57711-57714	web	
146-14	57715-57721	server	
146-15	57722-57727	needs	
146-16	57728-57730	to	
146-17	57731-57738	process	
146-18	57739-57740	a	
146-19	57741-57746	large	
146-20	57747-57753	amount	
146-21	57754-57756	of	
146-22	57757-57761	data	
146-23	57762-57764	in	
146-24	57765-57766	a	
146-25	57767-57773	system	
146-26	57773-57774	,	
146-27	57775-57778	the	
146-28	57779-57790	data-access	
146-29	57791-57798	pattern	
146-30	57799-57801	is	
146-31	57802-57813	predictable	
146-32	57814-57815	(	
146-33	57815-57821	mostly	
146-34	57822-57832	sequential	
146-35	57833-57835	or	
146-36	57836-57844	adjacent	
146-37	57845-57850	lines	
146-38	57851-57854	are	
146-39	57855-57863	accessed	
146-40	57863-57864	)	
146-41	57864-57865	.	
146-42	57866-57868	In	
146-43	57869-57873	this	
146-44	57874-57883	situation	
146-45	57883-57884	,	
146-46	57885-57887	it	
146-47	57888-57890	is	
146-48	57891-57900	desirable	
146-49	57901-57903	to	
146-50	57904-57910	enable	
146-51	57911-57914	the	
146-52	57915-57926	prefetchers	
146-53	57927-57928	(	
146-54	57928-57931	MLC	
146-55	57932-57935	and	
146-56	57936-57939	DCU	
146-57	57939-57940	)	
146-58	57941-57943	by	
146-59	57944-57951	setting	
146-60	57952-57955	CPU	
146-61	57956-57967	Performance	
146-62	57968-57970	to	
146-63	57971-57981	Enterprise	
146-64	57981-57982	,	
146-65	57983-57985	to	
146-66	57986-57992	reduce	
146-67	57993-57999	access	
146-68	58000-58007	latency	
146-69	58008-58011	for	
146-70	58012-58024	memory-bound	
146-71	58025-58035	operations	
146-72	58035-58036	.	
146-73	58037-58042	Intel	
146-74	58043-58051	Directed	
146-75	58052-58053	I	
146-76	58053-58054	/	
146-77	58054-58055	O	
146-78	58056-58059	for	
146-79	58060-58064	Java	
146-80	58065-58076	application	
146-81	58077-58086	workloads	
146-82	58087-58093	Figure	
146-83	58094-58096	20	
146-84	58097-58102	shows	
146-85	58103-58106	the	
146-86	58107-58118	recommended	
146-87	58119-58124	Intel	
146-88	58125-58133	Directed	
146-89	58134-58135	I	
146-90	58135-58136	/	
146-91	58136-58137	O	
146-92	58138-58146	settings	
146-93	58147-58150	for	
146-94	58151-58155	Java	
146-95	58156-58167	application	
146-96	58168-58177	workloads	
146-97	58178-58180	in	
146-98	58181-58186	Cisco	
146-99	58187-58190	UCS	
146-100	58191-58193	M5	
146-101	58194-58201	servers	
146-102	58201-58202	.	
146-103	58203-58209	Figure	
146-104	58210-58212	20	
146-105	58212-58213	.	
146-106	58214-58219	Intel	
146-107	58220-58228	Directed	
146-108	58229-58230	I	
146-109	58230-58231	/	
146-110	58231-58232	O	
146-111	58233-58241	settings	
146-112	58242-58245	for	
146-113	58246-58250	Java	
146-114	58251-58262	application	
146-115	58263-58272	workloads	

#Text=Memory settings for Java EE application server workloads Figure 21 shows the recommended memory settings for Java EE application servers for Cisco UCS M5 servers managed by Cisco UCS Manager. Figure 21. Memory settings for Java EE application workloads
147-1	58273-58279	Memory	
147-2	58280-58288	settings	
147-3	58289-58292	for	
147-4	58293-58297	Java	
147-5	58298-58300	EE	
147-6	58301-58312	application	
147-7	58313-58319	server	
147-8	58320-58329	workloads	
147-9	58330-58336	Figure	
147-10	58337-58339	21	
147-11	58340-58345	shows	
147-12	58346-58349	the	
147-13	58350-58361	recommended	
147-14	58362-58368	memory	
147-15	58369-58377	settings	
147-16	58378-58381	for	
147-17	58382-58386	Java	
147-18	58387-58389	EE	
147-19	58390-58401	application	
147-20	58402-58409	servers	
147-21	58410-58413	for	
147-22	58414-58419	Cisco	
147-23	58420-58423	UCS	
147-24	58424-58426	M5	
147-25	58427-58434	servers	
147-26	58435-58442	managed	
147-27	58443-58445	by	
147-28	58446-58451	Cisco	
147-29	58452-58455	UCS	
147-30	58456-58463	Manager	
147-31	58463-58464	.	
147-32	58465-58471	Figure	
147-33	58472-58474	21	
147-34	58474-58475	.	
147-35	58476-58482	Memory	
147-36	58483-58491	settings	
147-37	58492-58495	for	
147-38	58496-58500	Java	
147-39	58501-58503	EE	
147-40	58504-58515	application	
147-41	58516-58525	workloads	

#Text=Set the DDR mode to Performance so that the DIMMs work at the highest available frequency for the installed memory and CPU combination. In-memory enterprise applications such as Terracotta Ehcache benefit from the high memory speed. If this mode is enabled in web server workloads, I/O operations will be serviced at the highest frequency, and memory latency will be reduced. Processor and memory settings for standalone Cisco UCS C-Series servers: Java EE Figures 22 and 23 show processor and performance and power settings for Java EE applications in standalone Cisco UCS C-Series M5 servers. Figure 22.
148-1	58526-58529	Set	
148-2	58530-58533	the	
148-3	58534-58537	DDR	
148-4	58538-58542	mode	
148-5	58543-58545	to	
148-6	58546-58557	Performance	
148-7	58558-58560	so	
148-8	58561-58565	that	
148-9	58566-58569	the	
148-10	58570-58575	DIMMs	
148-11	58576-58580	work	
148-12	58581-58583	at	
148-13	58584-58587	the	
148-14	58588-58595	highest	
148-15	58596-58605	available	
148-16	58606-58615	frequency	
148-17	58616-58619	for	
148-18	58620-58623	the	
148-19	58624-58633	installed	
148-20	58634-58640	memory	
148-21	58641-58644	and	
148-22	58645-58648	CPU	
148-23	58649-58660	combination	
148-24	58660-58661	.	
148-25	58662-58671	In-memory	
148-26	58672-58682	enterprise	
148-27	58683-58695	applications	
148-28	58696-58700	such	
148-29	58701-58703	as	
148-30	58704-58714	Terracotta	
148-31	58715-58722	Ehcache	
148-32	58723-58730	benefit	
148-33	58731-58735	from	
148-34	58736-58739	the	
148-35	58740-58744	high	
148-36	58745-58751	memory	
148-37	58752-58757	speed	
148-38	58757-58758	.	
148-39	58759-58761	If	
148-40	58762-58766	this	
148-41	58767-58771	mode	
148-42	58772-58774	is	
148-43	58775-58782	enabled	
148-44	58783-58785	in	
148-45	58786-58789	web	
148-46	58790-58796	server	
148-47	58797-58806	workloads	
148-48	58806-58807	,	
148-49	58808-58809	I	
148-50	58809-58810	/	
148-51	58810-58811	O	
148-52	58812-58822	operations	
148-53	58823-58827	will	
148-54	58828-58830	be	
148-55	58831-58839	serviced	
148-56	58840-58842	at	
148-57	58843-58846	the	
148-58	58847-58854	highest	
148-59	58855-58864	frequency	
148-60	58864-58865	,	
148-61	58866-58869	and	
148-62	58870-58876	memory	
148-63	58877-58884	latency	
148-64	58885-58889	will	
148-65	58890-58892	be	
148-66	58893-58900	reduced	
148-67	58900-58901	.	
148-68	58902-58911	Processor	
148-69	58912-58915	and	
148-70	58916-58922	memory	
148-71	58923-58931	settings	
148-72	58932-58935	for	
148-73	58936-58946	standalone	
148-74	58947-58952	Cisco	
148-75	58953-58956	UCS	
148-76	58957-58965	C-Series	
148-77	58966-58973	servers	
148-78	58973-58974	:	
148-79	58975-58979	Java	
148-80	58980-58982	EE	
148-81	58983-58990	Figures	
148-82	58991-58993	22	
148-83	58994-58997	and	
148-84	58998-59000	23	
148-85	59001-59005	show	
148-86	59006-59015	processor	
148-87	59016-59019	and	
148-88	59020-59031	performance	
148-89	59032-59035	and	
148-90	59036-59041	power	
148-91	59042-59050	settings	
148-92	59051-59054	for	
148-93	59055-59059	Java	
148-94	59060-59062	EE	
148-95	59063-59075	applications	
148-96	59076-59078	in	
148-97	59079-59089	standalone	
148-98	59090-59095	Cisco	
148-99	59096-59099	UCS	
148-100	59100-59108	C-Series	
148-101	59109-59111	M5	
148-102	59112-59119	servers	
148-103	59119-59120	.	
148-104	59121-59127	Figure	
148-105	59128-59130	22	
148-106	59130-59131	.	

#Text=Processor settings for Java EE application workloads Figure 23. Power and performance settings for Java EE application workloads Figure 24 shows memory settings for Java EE applications for standalone Cisco UCS C-Series M5 servers. Figure 24. Memory settings for Java EE application workloads
149-1	59132-59141	Processor	
149-2	59142-59150	settings	
149-3	59151-59154	for	
149-4	59155-59159	Java	
149-5	59160-59162	EE	
149-6	59163-59174	application	
149-7	59175-59184	workloads	
149-8	59185-59191	Figure	
149-9	59192-59194	23	
149-10	59194-59195	.	
149-11	59196-59201	Power	
149-12	59202-59205	and	
149-13	59206-59217	performance	
149-14	59218-59226	settings	
149-15	59227-59230	for	
149-16	59231-59235	Java	
149-17	59236-59238	EE	
149-18	59239-59250	application	
149-19	59251-59260	workloads	
149-20	59261-59267	Figure	
149-21	59268-59270	24	
149-22	59271-59276	shows	
149-23	59277-59283	memory	
149-24	59284-59292	settings	
149-25	59293-59296	for	
149-26	59297-59301	Java	
149-27	59302-59304	EE	
149-28	59305-59317	applications	
149-29	59318-59321	for	
149-30	59322-59332	standalone	
149-31	59333-59338	Cisco	
149-32	59339-59342	UCS	
149-33	59343-59351	C-Series	
149-34	59352-59354	M5	
149-35	59355-59362	servers	
149-36	59362-59363	.	
149-37	59364-59370	Figure	
149-38	59371-59373	24	
149-39	59373-59374	.	
149-40	59375-59381	Memory	
149-41	59382-59390	settings	
149-42	59391-59394	for	
149-43	59395-59399	Java	
149-44	59400-59402	EE	
149-45	59403-59414	application	
149-46	59415-59424	workloads	

#Text=Analytics database decision-support system workloads An analytics database is a read-only system that stores historical data for business metrics such as sales performance and inventory levels.
150-1	59425-59434	Analytics	
150-2	59435-59443	database	
150-3	59444-59460	decision-support	
150-4	59461-59467	system	
150-5	59468-59477	workloads	
150-6	59478-59480	An	
150-7	59481-59490	analytics	
150-8	59491-59499	database	
150-9	59500-59502	is	
150-10	59503-59504	a	
150-11	59505-59514	read-only	
150-12	59515-59521	system	
150-13	59522-59526	that	
150-14	59527-59533	stores	
150-15	59534-59544	historical	
150-16	59545-59549	data	
150-17	59550-59553	for	
150-18	59554-59562	business	
150-19	59563-59570	metrics	
150-20	59571-59575	such	
150-21	59576-59578	as	
150-22	59579-59584	sales	
150-23	59585-59596	performance	
150-24	59597-59600	and	
150-25	59601-59610	inventory	
150-26	59611-59617	levels	
150-27	59617-59618	.	

#Text=An analytics database is specifically designed to support Business Intelligence (BI) and analytics applications, typically as part of a data warehouse or data mart. This feature differentiates it from operational, transactional, and OLTP databases, which are used for transaction processing: order entry and other “run the business” applications. Processor and memory settings for Cisco UCS managed servers: DSS Figure 25 Highlights the BIOS selections that are recommended for analytics database systems on Cisco UCS M5 servers managed by Cisco UCS Manager. Rest of the BIOS settings are configured as “Platform Default”.
151-1	59619-59621	An	
151-2	59622-59631	analytics	
151-3	59632-59640	database	
151-4	59641-59643	is	
151-5	59644-59656	specifically	
151-6	59657-59665	designed	
151-7	59666-59668	to	
151-8	59669-59676	support	
151-9	59677-59685	Business	
151-10	59686-59698	Intelligence	
151-11	59699-59700	(	
151-12	59700-59702	BI	
151-13	59702-59703	)	
151-14	59704-59707	and	
151-15	59708-59717	analytics	
151-16	59718-59730	applications	
151-17	59730-59731	,	
151-18	59732-59741	typically	
151-19	59742-59744	as	
151-20	59745-59749	part	
151-21	59750-59752	of	
151-22	59753-59754	a	
151-23	59755-59759	data	
151-24	59760-59769	warehouse	
151-25	59770-59772	or	
151-26	59773-59777	data	
151-27	59778-59782	mart	
151-28	59782-59783	.	
151-29	59784-59788	This	
151-30	59789-59796	feature	
151-31	59797-59811	differentiates	
151-32	59812-59814	it	
151-33	59815-59819	from	
151-34	59820-59831	operational	
151-35	59831-59832	,	
151-36	59833-59846	transactional	
151-37	59846-59847	,	
151-38	59848-59851	and	
151-39	59852-59856	OLTP	
151-40	59857-59866	databases	
151-41	59866-59867	,	
151-42	59868-59873	which	
151-43	59874-59877	are	
151-44	59878-59882	used	
151-45	59883-59886	for	
151-46	59887-59898	transaction	
151-47	59899-59909	processing	
151-48	59909-59910	:	
151-49	59911-59916	order	
151-50	59917-59922	entry	
151-51	59923-59926	and	
151-52	59927-59932	other	
151-53	59933-59934	“	
151-54	59934-59937	run	
151-55	59938-59941	the	
151-56	59942-59950	business	
151-57	59950-59951	”	
151-58	59952-59964	applications	
151-59	59964-59965	.	
151-60	59966-59975	Processor	
151-61	59976-59979	and	
151-62	59980-59986	memory	
151-63	59987-59995	settings	
151-64	59996-59999	for	
151-65	60000-60005	Cisco	
151-66	60006-60009	UCS	
151-67	60010-60017	managed	
151-68	60018-60025	servers	
151-69	60025-60026	:	
151-70	60027-60030	DSS	
151-71	60031-60037	Figure	
151-72	60038-60040	25	
151-73	60041-60051	Highlights	
151-74	60052-60055	the	
151-75	60056-60060	BIOS	
151-76	60061-60071	selections	
151-77	60072-60076	that	
151-78	60077-60080	are	
151-79	60081-60092	recommended	
151-80	60093-60096	for	
151-81	60097-60106	analytics	
151-82	60107-60115	database	
151-83	60116-60123	systems	
151-84	60124-60126	on	
151-85	60127-60132	Cisco	
151-86	60133-60136	UCS	
151-87	60137-60139	M5	
151-88	60140-60147	servers	
151-89	60148-60155	managed	
151-90	60156-60158	by	
151-91	60159-60164	Cisco	
151-92	60165-60168	UCS	
151-93	60169-60176	Manager	
151-94	60176-60177	.	
151-95	60178-60182	Rest	
151-96	60183-60185	of	
151-97	60186-60189	the	
151-98	60190-60194	BIOS	
151-99	60195-60203	settings	
151-100	60204-60207	are	
151-101	60208-60218	configured	
151-102	60219-60221	as	
151-103	60222-60223	“	
151-104	60223-60231	Platform	
151-105	60232-60239	Default	
151-106	60239-60240	”	
151-107	60240-60241	.	

#Text=Figure 25. Processor settings for analytics database DSS workloads Intel Directed I/O for analytics database DSS workloads Figure 26 shows the recommended Intel Directed I/O settings for analytics database DSS workloads on Cisco UCS M5 servers managed by Cisco UCS Manager.
152-1	60242-60248	Figure	
152-2	60249-60251	25	
152-3	60251-60252	.	
152-4	60253-60262	Processor	
152-5	60263-60271	settings	
152-6	60272-60275	for	
152-7	60276-60285	analytics	
152-8	60286-60294	database	
152-9	60295-60298	DSS	
152-10	60299-60308	workloads	
152-11	60309-60314	Intel	
152-12	60315-60323	Directed	
152-13	60324-60325	I	
152-14	60325-60326	/	
152-15	60326-60327	O	
152-16	60328-60331	for	
152-17	60332-60341	analytics	
152-18	60342-60350	database	
152-19	60351-60354	DSS	
152-20	60355-60364	workloads	
152-21	60365-60371	Figure	
152-22	60372-60374	26	
152-23	60375-60380	shows	
152-24	60381-60384	the	
152-25	60385-60396	recommended	
152-26	60397-60402	Intel	
152-27	60403-60411	Directed	
152-28	60412-60413	I	
152-29	60413-60414	/	
152-30	60414-60415	O	
152-31	60416-60424	settings	
152-32	60425-60428	for	
152-33	60429-60438	analytics	
152-34	60439-60447	database	
152-35	60448-60451	DSS	
152-36	60452-60461	workloads	
152-37	60462-60464	on	
152-38	60465-60470	Cisco	
152-39	60471-60474	UCS	
152-40	60475-60477	M5	
152-41	60478-60485	servers	
152-42	60486-60493	managed	
152-43	60494-60496	by	
152-44	60497-60502	Cisco	
152-45	60503-60506	UCS	
152-46	60507-60514	Manager	
152-47	60514-60515	.	

#Text=Figure 26. Intel Directed I/O settings for analytics database DSS workloads Memory settings for analytics database DSS workloads Figure 27 show the recommended memory settings for analytics database DSS workloads on Cisco UCS M5 servers managed by Cisco UCS Manager.
153-1	60516-60522	Figure	
153-2	60523-60525	26	
153-3	60525-60526	.	
153-4	60527-60532	Intel	
153-5	60533-60541	Directed	
153-6	60542-60543	I	
153-7	60543-60544	/	
153-8	60544-60545	O	
153-9	60546-60554	settings	
153-10	60555-60558	for	
153-11	60559-60568	analytics	
153-12	60569-60577	database	
153-13	60578-60581	DSS	
153-14	60582-60591	workloads	
153-15	60592-60598	Memory	
153-16	60599-60607	settings	
153-17	60608-60611	for	
153-18	60612-60621	analytics	
153-19	60622-60630	database	
153-20	60631-60634	DSS	
153-21	60635-60644	workloads	
153-22	60645-60651	Figure	
153-23	60652-60654	27	
153-24	60655-60659	show	
153-25	60660-60663	the	
153-26	60664-60675	recommended	
153-27	60676-60682	memory	
153-28	60683-60691	settings	
153-29	60692-60695	for	
153-30	60696-60705	analytics	
153-31	60706-60714	database	
153-32	60715-60718	DSS	
153-33	60719-60728	workloads	
153-34	60729-60731	on	
153-35	60732-60737	Cisco	
153-36	60738-60741	UCS	
153-37	60742-60744	M5	
153-38	60745-60752	servers	
153-39	60753-60760	managed	
153-40	60761-60763	by	
153-41	60764-60769	Cisco	
153-42	60770-60773	UCS	
153-43	60774-60781	Manager	
153-44	60781-60782	.	

#Text=Figure 27. Memory settings for analytics database DSS workloads Processor and memory settings for standalone Cisco UCS C-Series servers: DSS Figures 28 and 29 show processor and performance and power settings for analytics database DSS workloads on standalone Cisco UCS C-Series M5 servers.
154-1	60783-60789	Figure	
154-2	60790-60792	27	
154-3	60792-60793	.	
154-4	60794-60800	Memory	
154-5	60801-60809	settings	
154-6	60810-60813	for	
154-7	60814-60823	analytics	
154-8	60824-60832	database	
154-9	60833-60836	DSS	
154-10	60837-60846	workloads	
154-11	60847-60856	Processor	
154-12	60857-60860	and	
154-13	60861-60867	memory	
154-14	60868-60876	settings	
154-15	60877-60880	for	
154-16	60881-60891	standalone	
154-17	60892-60897	Cisco	
154-18	60898-60901	UCS	
154-19	60902-60910	C-Series	
154-20	60911-60918	servers	
154-21	60918-60919	:	
154-22	60920-60923	DSS	
154-23	60924-60931	Figures	
154-24	60932-60934	28	
154-25	60935-60938	and	
154-26	60939-60941	29	
154-27	60942-60946	show	
154-28	60947-60956	processor	
154-29	60957-60960	and	
154-30	60961-60972	performance	
154-31	60973-60976	and	
154-32	60977-60982	power	
154-33	60983-60991	settings	
154-34	60992-60995	for	
154-35	60996-61005	analytics	
154-36	61006-61014	database	
154-37	61015-61018	DSS	
154-38	61019-61028	workloads	
154-39	61029-61031	on	
154-40	61032-61042	standalone	
154-41	61043-61048	Cisco	
154-42	61049-61052	UCS	
154-43	61053-61061	C-Series	
154-44	61062-61064	M5	
154-45	61065-61072	servers	
154-46	61072-61073	.	

#Text=Figure 28. Processor settings for analytics database DSS workloads Figure 29. Power and performance settings for analytics database DSS workloads Figure 30 shows memory settings for analytics database DSS workloads in standalone Cisco UCS C-Series M5 servers.
155-1	61074-61080	Figure	
155-2	61081-61083	28	
155-3	61083-61084	.	
155-4	61085-61094	Processor	
155-5	61095-61103	settings	
155-6	61104-61107	for	
155-7	61108-61117	analytics	
155-8	61118-61126	database	
155-9	61127-61130	DSS	
155-10	61131-61140	workloads	
155-11	61141-61147	Figure	
155-12	61148-61150	29	
155-13	61150-61151	.	
155-14	61152-61157	Power	
155-15	61158-61161	and	
155-16	61162-61173	performance	
155-17	61174-61182	settings	
155-18	61183-61186	for	
155-19	61187-61196	analytics	
155-20	61197-61205	database	
155-21	61206-61209	DSS	
155-22	61210-61219	workloads	
155-23	61220-61226	Figure	
155-24	61227-61229	30	
155-25	61230-61235	shows	
155-26	61236-61242	memory	
155-27	61243-61251	settings	
155-28	61252-61255	for	
155-29	61256-61265	analytics	
155-30	61266-61274	database	
155-31	61275-61278	DSS	
155-32	61279-61288	workloads	
155-33	61289-61291	in	
155-34	61292-61302	standalone	
155-35	61303-61308	Cisco	
155-36	61309-61312	UCS	
155-37	61313-61321	C-Series	
155-38	61322-61324	M5	
155-39	61325-61332	servers	
155-40	61332-61333	.	

#Text=Figure 30. Memory settings for analytics database DSS workloads Conclusion When tuning system BIOS settings for performance, you need to consider a number of processor and memory options. If the best performance is your goal, be sure to choose options that optimize for performance in preference to power savings, and experiment with other options such as CPU prefetchers, CPU power management, and CPU hyperthreading.
156-1	61334-61340	Figure	
156-2	61341-61343	30	
156-3	61343-61344	.	
156-4	61345-61351	Memory	
156-5	61352-61360	settings	
156-6	61361-61364	for	
156-7	61365-61374	analytics	
156-8	61375-61383	database	
156-9	61384-61387	DSS	
156-10	61388-61397	workloads	
156-11	61398-61408	Conclusion	
156-12	61409-61413	When	
156-13	61414-61420	tuning	
156-14	61421-61427	system	
156-15	61428-61432	BIOS	
156-16	61433-61441	settings	
156-17	61442-61445	for	
156-18	61446-61457	performance	
156-19	61457-61458	,	
156-20	61459-61462	you	
156-21	61463-61467	need	
156-22	61468-61470	to	
156-23	61471-61479	consider	
156-24	61480-61481	a	
156-25	61482-61488	number	
156-26	61489-61491	of	
156-27	61492-61501	processor	
156-28	61502-61505	and	
156-29	61506-61512	memory	
156-30	61513-61520	options	
156-31	61520-61521	.	
156-32	61522-61524	If	
156-33	61525-61528	the	
156-34	61529-61533	best	
156-35	61534-61545	performance	
156-36	61546-61548	is	
156-37	61549-61553	your	
156-38	61554-61558	goal	
156-39	61558-61559	,	
156-40	61560-61562	be	
156-41	61563-61567	sure	
156-42	61568-61570	to	
156-43	61571-61577	choose	
156-44	61578-61585	options	
156-45	61586-61590	that	
156-46	61591-61599	optimize	
156-47	61600-61603	for	
156-48	61604-61615	performance	
156-49	61616-61618	in	
156-50	61619-61629	preference	
156-51	61630-61632	to	
156-52	61633-61638	power	
156-53	61639-61646	savings	
156-54	61646-61647	,	
156-55	61648-61651	and	
156-56	61652-61662	experiment	
156-57	61663-61667	with	
156-58	61668-61673	other	
156-59	61674-61681	options	
156-60	61682-61686	such	
156-61	61687-61689	as	
156-62	61690-61693	CPU	
156-63	61694-61705	prefetchers	
156-64	61705-61706	,	
156-65	61707-61710	CPU	
156-66	61711-61716	power	
156-67	61717-61727	management	
156-68	61727-61728	,	
156-69	61729-61732	and	
156-70	61733-61736	CPU	
156-71	61737-61751	hyperthreading	
156-72	61751-61752	.	

#Text=For more information For more information about Cisco UCS B-Series and C-Series M5 servers, see: ●     Cisco UCS B200 M5 Blade Server: https://www.cisco.com/c/dam/en/us/products/collateral/servers-unified-computing/ucs-b-series-blade-servers/b200m5-specsheet.pdf
157-1	61753-61756	For	
157-2	61757-61761	more	
157-3	61762-61773	information	
157-4	61774-61777	For	
157-5	61778-61782	more	
157-6	61783-61794	information	
157-7	61795-61800	about	
157-8	61801-61806	Cisco	
157-9	61807-61810	UCS	
157-10	61811-61819	B-Series	
157-11	61820-61823	and	
157-12	61824-61832	C-Series	
157-13	61833-61835	M5	
157-14	61836-61843	servers	
157-15	61843-61844	,	
157-16	61845-61848	see	
157-17	61848-61849	:	
157-18	61850-61851	●	
157-19	61851-61855	    	
157-20	61856-61861	Cisco	
157-21	61862-61865	UCS	
157-22	61866-61870	B200	
157-23	61871-61873	M5	
157-24	61874-61879	Blade	
157-25	61880-61886	Server	
157-26	61886-61887	:	
157-27	61888-61893	https	
157-28	61893-61894	:	
157-29	61894-61895	/	
157-30	61895-61896	/	
157-31	61896-61909	www.cisco.com	
157-32	61909-61910	/	
157-33	61910-61911	c	
157-34	61911-61912	/	
157-35	61912-61915	dam	
157-36	61915-61916	/	
157-37	61916-61918	en	
157-38	61918-61919	/	
157-39	61919-61921	us	
157-40	61921-61922	/	
157-41	61922-61930	products	
157-42	61930-61931	/	
157-43	61931-61941	collateral	
157-44	61941-61942	/	
157-45	61942-61967	servers-unified-computing	
157-46	61967-61968	/	
157-47	61968-61994	ucs-b-series-blade-servers	
157-48	61994-61995	/	
157-49	61995-62001	b200m5	
157-50	62001-62002	-	
157-51	62002-62015	specsheet.pdf	

#Text=●     Cisco UCS C220 M5 Rack Server: https://www.cisco.com/c/dam/en/us/products/collateral/servers-unified-computing/ucs-c-series-rack-servers/c220m5-sff-specsheet.pdf ●     Cisco UCS C240 M5 Rack Server: https://www.cisco.com/c/dam/en/us/products/collateral/servers-unified-computing/ucs-c-series-rack-servers/c240m5-sff-specsheet.pdf
158-1	62016-62017	●	
158-2	62017-62021	    	
158-3	62022-62027	Cisco	
158-4	62028-62031	UCS	
158-5	62032-62036	C220	
158-6	62037-62039	M5	
158-7	62040-62044	Rack	
158-8	62045-62051	Server	
158-9	62051-62052	:	
158-10	62053-62058	https	
158-11	62058-62059	:	
158-12	62059-62060	/	
158-13	62060-62061	/	
158-14	62061-62074	www.cisco.com	
158-15	62074-62075	/	
158-16	62075-62076	c	
158-17	62076-62077	/	
158-18	62077-62080	dam	
158-19	62080-62081	/	
158-20	62081-62083	en	
158-21	62083-62084	/	
158-22	62084-62086	us	
158-23	62086-62087	/	
158-24	62087-62095	products	
158-25	62095-62096	/	
158-26	62096-62106	collateral	
158-27	62106-62107	/	
158-28	62107-62132	servers-unified-computing	
158-29	62132-62133	/	
158-30	62133-62158	ucs-c-series-rack-servers	
158-31	62158-62159	/	
158-32	62159-62165	c220m5	
158-33	62165-62166	-	
158-34	62166-62183	sff-specsheet.pdf	
158-35	62184-62185	●	
158-36	62185-62189	    	
158-37	62190-62195	Cisco	
158-38	62196-62199	UCS	
158-39	62200-62204	C240	
158-40	62205-62207	M5	
158-41	62208-62212	Rack	
158-42	62213-62219	Server	
158-43	62219-62220	:	
158-44	62221-62226	https	
158-45	62226-62227	:	
158-46	62227-62228	/	
158-47	62228-62229	/	
158-48	62229-62242	www.cisco.com	
158-49	62242-62243	/	
158-50	62243-62244	c	
158-51	62244-62245	/	
158-52	62245-62248	dam	
158-53	62248-62249	/	
158-54	62249-62251	en	
158-55	62251-62252	/	
158-56	62252-62254	us	
158-57	62254-62255	/	
158-58	62255-62263	products	
158-59	62263-62264	/	
158-60	62264-62274	collateral	
158-61	62274-62275	/	
158-62	62275-62300	servers-unified-computing	
158-63	62300-62301	/	
158-64	62301-62326	ucs-c-series-rack-servers	
158-65	62326-62327	/	
158-66	62327-62333	c240m5	
158-67	62333-62334	-	
158-68	62334-62351	sff-specsheet.pdf	

#Text=●     Cisco UCS B480 M5 Blade Server: https://www.cisco.com/c/dam/en/us/products/collateral/servers-unified-computing/ucs-b-series-blade-servers/b480m5-specsheet.pdf ●     Cisco UCS C480 M5 Rack Server: https://www.cisco.com/c/dam/en/us/products/collateral/servers-unified-computing/ucs-c-series-rack-servers/c480-m5-high-performance-specsheet.pdf
159-1	62352-62353	●	
159-2	62353-62357	    	
159-3	62358-62363	Cisco	
159-4	62364-62367	UCS	
159-5	62368-62372	B480	
159-6	62373-62375	M5	
159-7	62376-62381	Blade	
159-8	62382-62388	Server	
159-9	62388-62389	:	
159-10	62390-62395	https	
159-11	62395-62396	:	
159-12	62396-62397	/	
159-13	62397-62398	/	
159-14	62398-62411	www.cisco.com	
159-15	62411-62412	/	
159-16	62412-62413	c	
159-17	62413-62414	/	
159-18	62414-62417	dam	
159-19	62417-62418	/	
159-20	62418-62420	en	
159-21	62420-62421	/	
159-22	62421-62423	us	
159-23	62423-62424	/	
159-24	62424-62432	products	
159-25	62432-62433	/	
159-26	62433-62443	collateral	
159-27	62443-62444	/	
159-28	62444-62469	servers-unified-computing	
159-29	62469-62470	/	
159-30	62470-62496	ucs-b-series-blade-servers	
159-31	62496-62497	/	
159-32	62497-62503	b480m5	
159-33	62503-62504	-	
159-34	62504-62517	specsheet.pdf	
159-35	62518-62519	●	
159-36	62519-62523	    	
159-37	62524-62529	Cisco	
159-38	62530-62533	UCS	
159-39	62534-62538	C480	
159-40	62539-62541	M5	
159-41	62542-62546	Rack	
159-42	62547-62553	Server	
159-43	62553-62554	:	
159-44	62555-62560	https	
159-45	62560-62561	:	
159-46	62561-62562	/	
159-47	62562-62563	/	
159-48	62563-62576	www.cisco.com	
159-49	62576-62577	/	
159-50	62577-62578	c	
159-51	62578-62579	/	
159-52	62579-62582	dam	
159-53	62582-62583	/	
159-54	62583-62585	en	
159-55	62585-62586	/	
159-56	62586-62588	us	
159-57	62588-62589	/	
159-58	62589-62597	products	
159-59	62597-62598	/	
159-60	62598-62608	collateral	
159-61	62608-62609	/	
159-62	62609-62634	servers-unified-computing	
159-63	62634-62635	/	
159-64	62635-62660	ucs-c-series-rack-servers	
159-65	62660-62661	/	
159-66	62661-62665	c480	
159-67	62665-62666	-	
159-68	62666-62668	m5	
159-69	62668-62669	-	
159-70	62669-62699	high-performance-specsheet.pdf	

#Text=Our experts recommend Cisco UCS B200 M6 Blade Server At-a-Glance Cisco UCS M6 Servers with 3rd Gen Intel Xeon CPUs FAQ Learn more Follow Us News & EventsNewsroomEventsBlogsCommunity
160-1	62700-62703	Our	
160-2	62704-62711	experts	
160-3	62712-62721	recommend	
160-4	62722-62727	Cisco	
160-5	62728-62731	UCS	
160-6	62732-62736	B200	
160-7	62737-62739	M6	
160-8	62740-62745	Blade	
160-9	62746-62752	Server	
160-10	62753-62764	At-a-Glance	
160-11	62765-62770	Cisco	
160-12	62771-62774	UCS	
160-13	62775-62777	M6	
160-14	62778-62785	Servers	
160-15	62786-62790	with	
160-16	62791-62794	3rd	
160-17	62795-62798	Gen	
160-18	62799-62804	Intel	
160-19	62805-62809	Xeon	
160-20	62810-62814	CPUs	
160-21	62815-62818	FAQ	
160-22	62819-62824	Learn	
160-23	62825-62829	more	
160-24	62830-62836	Follow	
160-25	62837-62839	Us	
160-26	62840-62844	News	
160-27	62845-62846	&	
160-28	62847-62881	EventsNewsroomEventsBlogsCommunity	

#Text=About Us About Us About Cisco Customer stories Investor relations Social responsibility Environmental sustainability The Trust Center Contact Us Contact Us Contact Cisco Meet our partners Find a reseller Work with Us Careers
161-1	62882-62887	About	
161-2	62888-62890	Us	
161-3	62891-62896	About	
161-4	62897-62899	Us	
161-5	62900-62905	About	
161-6	62906-62911	Cisco	
161-7	62912-62920	Customer	
161-8	62921-62928	stories	
161-9	62929-62937	Investor	
161-10	62938-62947	relations	
161-11	62948-62954	Social	
161-12	62955-62969	responsibility	
161-13	62970-62983	Environmental	
161-14	62984-62998	sustainability	
161-15	62999-63002	The	
161-16	63003-63008	Trust	
161-17	63009-63015	Center	
161-18	63016-63023	Contact	
161-19	63024-63026	Us	
161-20	63027-63034	Contact	
161-21	63035-63037	Us	
161-22	63038-63045	Contact	
161-23	63046-63051	Cisco	
161-24	63052-63056	Meet	
161-25	63057-63060	our	
161-26	63061-63069	partners	
161-27	63070-63074	Find	
161-28	63075-63076	a	
161-29	63077-63085	reseller	
161-30	63086-63090	Work	
161-31	63091-63095	with	
161-32	63096-63098	Us	
161-33	63099-63106	Careers	

#Text=We Are Cisco Partner with Cisco Cisco Sites Meraki All new Webex Cisco Umbrella Contacts Feedback Help Site Map Terms & Conditions Privacy Privacy Statement
162-1	63107-63109	We	
162-2	63110-63113	Are	
162-3	63114-63119	Cisco	
162-4	63120-63127	Partner	
162-5	63128-63132	with	
162-6	63133-63138	Cisco	
162-7	63139-63144	Cisco	
162-8	63145-63150	Sites	
162-9	63151-63157	Meraki	
162-10	63158-63161	All	
162-11	63162-63165	new	
162-12	63166-63171	Webex	
162-13	63172-63177	Cisco	
162-14	63178-63186	Umbrella	
162-15	63187-63195	Contacts	
162-16	63196-63204	Feedback	
162-17	63205-63209	Help	
162-18	63210-63214	Site	
162-19	63215-63218	Map	
162-20	63219-63224	Terms	
162-21	63225-63226	&	
162-22	63227-63237	Conditions	
162-23	63238-63245	Privacy	
162-24	63246-63253	Privacy	
162-25	63254-63263	Statement	
