<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Nano103 BSP: CLK Exported Constants</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="M0Banner_v2.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Nano103 BSP
   &#160;<span id="projectnumber">V3.01.001</span>
   </div>
   <div id="projectbrief">The Board Support Package for Nano103 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">CLK Exported Constants<div class="ingroups"><a class="el" href="group___n_a_n_o103___device___driver.html">NANO103 Device Driver</a> &raquo; <a class="el" href="group___n_a_n_o103___c_l_k___driver.html">CLK Driver</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga68b2b197dfcde9f55292c5462d39c58d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga68b2b197dfcde9f55292c5462d39c58d">FREQ_36MHZ</a>&#160;&#160;&#160;36000000</td></tr>
<tr class="separator:ga68b2b197dfcde9f55292c5462d39c58d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadff1de9b25d3029a09b97db8e557c7d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gadff1de9b25d3029a09b97db8e557c7d9">FREQ_16MHZ</a>&#160;&#160;&#160;16000000</td></tr>
<tr class="separator:gadff1de9b25d3029a09b97db8e557c7d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga193c6b1ecaaf9951282a54655eb0c6d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga193c6b1ecaaf9951282a54655eb0c6d5">CLK_PWRCTL_HXT_EN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga193c6b1ecaaf9951282a54655eb0c6d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac75bc679141334227a494095eaf36bc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac75bc679141334227a494095eaf36bc7">CLK_PWRCTL_LXT_EN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gac75bc679141334227a494095eaf36bc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefa5fc3673f03f6f503f04838737c692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaefa5fc3673f03f6f503f04838737c692">CLK_PWRCTL_HIRC0_EN</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gaefa5fc3673f03f6f503f04838737c692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga732443b087a6a682e84da94044de8395"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga732443b087a6a682e84da94044de8395">CLK_PWRCTL_LIRC_EN</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga732443b087a6a682e84da94044de8395"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b475aaba315994e908dbba884f449cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6b475aaba315994e908dbba884f449cd">CLK_PWRCTL_DELY_EN</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga6b475aaba315994e908dbba884f449cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91e2072b9561418e42f04bc7875e7b5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga91e2072b9561418e42f04bc7875e7b5b">CLK_PWRCTL_WAKEINT_EN</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga91e2072b9561418e42f04bc7875e7b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee31cd94822697e07816fa51b5ca3a0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaee31cd94822697e07816fa51b5ca3a0b">CLK_PWRCTL_PWRDOWN_EN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gaee31cd94822697e07816fa51b5ca3a0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52b32116aa7010a14b4d754f4574312f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga52b32116aa7010a14b4d754f4574312f">CLK_PWRCTL_HXT_HXTSLTYP</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga52b32116aa7010a14b4d754f4574312f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d5781b1c831d2b297ad47f309ca8199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1d5781b1c831d2b297ad47f309ca8199">CLK_PWRCTL_HIRC1_EN</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga1d5781b1c831d2b297ad47f309ca8199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebfe02c66715d44b8f2d9d8b45ba80e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaebfe02c66715d44b8f2d9d8b45ba80e2">CLK_PWRCTL_MIRC_EN</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gaebfe02c66715d44b8f2d9d8b45ba80e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46cf5485d8a0f3a11f09c23be8225fbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga46cf5485d8a0f3a11f09c23be8225fbe">CLK_PWRCTL_HXT_SELXT</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga46cf5485d8a0f3a11f09c23be8225fbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfb3b7dfc5c543a9aec6f1d3a510859a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabfb3b7dfc5c543a9aec6f1d3a510859a">CLK_PWRCTL_HXT_GAIN_4M</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:gabfb3b7dfc5c543a9aec6f1d3a510859a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga959014412fd125aab00c8c1446dfe6c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga959014412fd125aab00c8c1446dfe6c4">CLK_PWRCTL_HXT_GAIN_4M_8M</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga959014412fd125aab00c8c1446dfe6c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc27ac9450f89a877b2a837ca37b73f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacc27ac9450f89a877b2a837ca37b73f4">CLK_PWRCTL_HXT_GAIN_8M_12M</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gacc27ac9450f89a877b2a837ca37b73f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec9e68172e0ad1e9694e46605febacdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaec9e68172e0ad1e9694e46605febacdc">CLK_PWRCTL_HXT_GAIN_12M_16M</a>&#160;&#160;&#160;((uint32_t)0x00000C00)</td></tr>
<tr class="separator:gaec9e68172e0ad1e9694e46605febacdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8196199c46f7eae4acb9d5d9b2fd6e7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8196199c46f7eae4acb9d5d9b2fd6e7c">CLK_PWRCTL_HXT_GAIN_16M_24M</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga8196199c46f7eae4acb9d5d9b2fd6e7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2374af39ff60a9212b2d35666bf93e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf2374af39ff60a9212b2d35666bf93e7">CLK_PWRCTL_HXT_GAIN_24M_32M</a>&#160;&#160;&#160;((uint32_t)0x00001400)</td></tr>
<tr class="separator:gaf2374af39ff60a9212b2d35666bf93e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga330ef0d527af47cd6bd351cb853363bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga330ef0d527af47cd6bd351cb853363bd">CLK_PWRCTL_HXT_GAIN_32M_36M</a>&#160;&#160;&#160;((uint32_t)0x00001800)</td></tr>
<tr class="separator:ga330ef0d527af47cd6bd351cb853363bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54294e60c2e76027d87500c9fecfc106"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga54294e60c2e76027d87500c9fecfc106">CLK_PWRCTL_HXT_GAIN_36M</a>&#160;&#160;&#160;((uint32_t)0x00001C00)</td></tr>
<tr class="separator:ga54294e60c2e76027d87500c9fecfc106"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab547565a599bd632ef91326762ac98a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab547565a599bd632ef91326762ac98a6">CLK_AHBCLK_GPIO_EN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gab547565a599bd632ef91326762ac98a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76205366ed251f25107cf9d0c8a4d626"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga76205366ed251f25107cf9d0c8a4d626">CLK_AHBCLK_DMA_EN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga76205366ed251f25107cf9d0c8a4d626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48565dccc7fd76e3d61c45d1beaa3ec7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga48565dccc7fd76e3d61c45d1beaa3ec7">CLK_AHBCLK_ISP_EN</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga48565dccc7fd76e3d61c45d1beaa3ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6a75839395ba5720740cf95d5de8a4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac6a75839395ba5720740cf95d5de8a4c">CLK_AHBCLK_SRAM_EN</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gac6a75839395ba5720740cf95d5de8a4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53798f4e7ccbe96ab2b4a05284dd2f4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga53798f4e7ccbe96ab2b4a05284dd2f4d">CLK_AHBCLK_TICK_EN</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga53798f4e7ccbe96ab2b4a05284dd2f4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c7bfa98982784f6ffbd021d86951b11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1c7bfa98982784f6ffbd021d86951b11">CLK_APBCLK_WDT_EN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga1c7bfa98982784f6ffbd021d86951b11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0f47a107761dd520a1170d5d82f8d7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac0f47a107761dd520a1170d5d82f8d7d">CLK_APBCLK_RTC_EN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gac0f47a107761dd520a1170d5d82f8d7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3f922504070a653e115fe90998462c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab3f922504070a653e115fe90998462c5">CLK_APBCLK_TMR0_EN</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gab3f922504070a653e115fe90998462c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6aba478d6e73ca1482d9b46d0b9714c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6aba478d6e73ca1482d9b46d0b9714c5">CLK_APBCLK_TMR1_EN</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga6aba478d6e73ca1482d9b46d0b9714c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37c22f94fc870ad134eae102a339cfd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga37c22f94fc870ad134eae102a339cfd4">CLK_APBCLK_TMR2_EN</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga37c22f94fc870ad134eae102a339cfd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb2aac69d7c820c5f3d8ccd54f571a42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacb2aac69d7c820c5f3d8ccd54f571a42">CLK_APBCLK_TMR3_EN</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gacb2aac69d7c820c5f3d8ccd54f571a42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga070d4bce6aaada191f46fc95380d8a2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga070d4bce6aaada191f46fc95380d8a2a">CLK_APBCLK_CLKOC_EN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga070d4bce6aaada191f46fc95380d8a2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7384ef1cda5a921eb49dea43c4f91a23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7384ef1cda5a921eb49dea43c4f91a23">CLK_APBCLK_I2C0_EN</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga7384ef1cda5a921eb49dea43c4f91a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9796146061e1666e00a6c79a61214362"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9796146061e1666e00a6c79a61214362">CLK_APBCLK_I2C1_EN</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga9796146061e1666e00a6c79a61214362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31a8b737969c0c5774512d66aa7af6b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga31a8b737969c0c5774512d66aa7af6b9">CLK_APBCLK_ACMP0_EN</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga31a8b737969c0c5774512d66aa7af6b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2dc470659b5caa20d9a69effee95e53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf2dc470659b5caa20d9a69effee95e53">CLK_APBCLK_SPI0_EN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gaf2dc470659b5caa20d9a69effee95e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad087801330ec514a6a08ba49c0f8f72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaad087801330ec514a6a08ba49c0f8f72">CLK_APBCLK_SPI1_EN</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gaad087801330ec514a6a08ba49c0f8f72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab71c53b5be19015b9d85195f1d4a7fff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab71c53b5be19015b9d85195f1d4a7fff">CLK_APBCLK_SPI2_EN</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gab71c53b5be19015b9d85195f1d4a7fff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09d96c8e606fef1949bdffc84e7b453f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga09d96c8e606fef1949bdffc84e7b453f">CLK_APBCLK_SPI3_EN</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga09d96c8e606fef1949bdffc84e7b453f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12482f15d82164ee088b5e043ba40bd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga12482f15d82164ee088b5e043ba40bd2">CLK_APBCLK_UART0_EN</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga12482f15d82164ee088b5e043ba40bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93064ca01354e420a5dc3cdaa47976de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga93064ca01354e420a5dc3cdaa47976de">CLK_APBCLK_UART1_EN</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga93064ca01354e420a5dc3cdaa47976de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88d0e82b93a0019c3574053771f8379a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga88d0e82b93a0019c3574053771f8379a">CLK_APBCLK_PWM0_EN</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga88d0e82b93a0019c3574053771f8379a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d85b0d6b91bfa9124a1db654f4e3fd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9d85b0d6b91bfa9124a1db654f4e3fd5">CLK_APBCLK_ADC_EN</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga9d85b0d6b91bfa9124a1db654f4e3fd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bbf81f0794c59e7bbf11d707cb59c70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7bbf81f0794c59e7bbf11d707cb59c70">CLK_APBCLK_SC0_EN</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga7bbf81f0794c59e7bbf11d707cb59c70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55d14a8cf7347d05a7a20fc0c5d600ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga55d14a8cf7347d05a7a20fc0c5d600ba">CLK_APBCLK_SC1_EN</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga55d14a8cf7347d05a7a20fc0c5d600ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6d48a5483bf8fa4e3fb4580344922c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae6d48a5483bf8fa4e3fb4580344922c9">CLK_CLKSTATUS_HXT_STB</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gae6d48a5483bf8fa4e3fb4580344922c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga699538651c0ee33ae0f372d5c989cdf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga699538651c0ee33ae0f372d5c989cdf8">CLK_CLKSTATUS_LXT_STB</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga699538651c0ee33ae0f372d5c989cdf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8dee9e78eb0ac84425cb01aa2bdcdb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac8dee9e78eb0ac84425cb01aa2bdcdb9">CLK_CLKSTATUS_PLL_STB</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gac8dee9e78eb0ac84425cb01aa2bdcdb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad55adf4b619e4557aebd0e0f46151ead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad55adf4b619e4557aebd0e0f46151ead">CLK_CLKSTATUS_LIRC_STB</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gad55adf4b619e4557aebd0e0f46151ead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga323aac4cf3a268bf557b7b988f1698d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga323aac4cf3a268bf557b7b988f1698d3">CLK_CLKSTATUS_HIRC0_STB</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga323aac4cf3a268bf557b7b988f1698d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c51ac43d5a07d4505a4207b267002f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0c51ac43d5a07d4505a4207b267002f6">CLK_CLKSTATUS_HIRC1_STB</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga0c51ac43d5a07d4505a4207b267002f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab80ed6c6da2f73e9587abbcd5b41886f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab80ed6c6da2f73e9587abbcd5b41886f">CLK_CLKSTATUS_MIRC_STB</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gab80ed6c6da2f73e9587abbcd5b41886f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga596e15f54ce398f555d750be53e0d7b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga596e15f54ce398f555d750be53e0d7b3">CLK_CLKSTATUS_CLK_SW_FAIL</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga596e15f54ce398f555d750be53e0d7b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9c2de1d08b46cc9e870089791dfb248"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa9c2de1d08b46cc9e870089791dfb248">CLK_PLLCTL_PD</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gaa9c2de1d08b46cc9e870089791dfb248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bb6f7eaf2ebcf04d5c23083f03e6fc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0bb6f7eaf2ebcf04d5c23083f03e6fc6">CLK_PLLCTL_PLL_SRC_HXT</a>&#160;&#160;&#160;((uint32_t)(0x00000000))</td></tr>
<tr class="separator:ga0bb6f7eaf2ebcf04d5c23083f03e6fc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga781435991b8a07e0951b23be1beadeea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga781435991b8a07e0951b23be1beadeea">CLK_PLLCTL_PLL_SRC_HIRC</a>&#160;&#160;&#160;((uint32_t)(0x00020000))</td></tr>
<tr class="separator:ga781435991b8a07e0951b23be1beadeea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad431a6d5a8ee3499c29664341fb1af24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad431a6d5a8ee3499c29664341fb1af24">CLK_PLLCTL_PLL_SRC_MIRC</a>&#160;&#160;&#160;((uint32_t)(0x00040000))</td></tr>
<tr class="separator:gad431a6d5a8ee3499c29664341fb1af24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ddda8b5d5b00df93fc155bb76b2e266"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ddda8b5d5b00df93fc155bb76b2e266">CLK_PLL_SRC_N</a>(x)&#160;&#160;&#160;(((x)-1)&lt;&lt;8)</td></tr>
<tr class="separator:ga4ddda8b5d5b00df93fc155bb76b2e266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a31600de185d4f3273dfbad26bff8cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a31600de185d4f3273dfbad26bff8cb">CLK_PLL_MLP</a>(x)&#160;&#160;&#160;((x)&lt;&lt;0)</td></tr>
<tr class="separator:ga6a31600de185d4f3273dfbad26bff8cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga985d53dd5b5b788a91b97494d25bcb54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga985d53dd5b5b788a91b97494d25bcb54">CLK_PLLCTL_36MHz_HIRC0</a>&#160;&#160;&#160;(<a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga781435991b8a07e0951b23be1beadeea">CLK_PLLCTL_PLL_SRC_HIRC</a> | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ddda8b5d5b00df93fc155bb76b2e266">CLK_PLL_SRC_N</a>(12) | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a31600de185d4f3273dfbad26bff8cb">CLK_PLL_MLP</a>(36))</td></tr>
<tr class="separator:ga985d53dd5b5b788a91b97494d25bcb54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga483a80df693e62a05365348407a213cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga483a80df693e62a05365348407a213cd">CLK_PLLCTL_32MHz_HIRC0</a>&#160;&#160;&#160;(<a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga781435991b8a07e0951b23be1beadeea">CLK_PLLCTL_PLL_SRC_HIRC</a> | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ddda8b5d5b00df93fc155bb76b2e266">CLK_PLL_SRC_N</a>(12) | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a31600de185d4f3273dfbad26bff8cb">CLK_PLL_MLP</a>(32))</td></tr>
<tr class="separator:ga483a80df693e62a05365348407a213cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16abc260ec635614cef10c20e93171b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga16abc260ec635614cef10c20e93171b5">CLK_PLLCTL_28MHz_HIRC0</a>&#160;&#160;&#160;(<a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga781435991b8a07e0951b23be1beadeea">CLK_PLLCTL_PLL_SRC_HIRC</a> | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ddda8b5d5b00df93fc155bb76b2e266">CLK_PLL_SRC_N</a>(12) | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a31600de185d4f3273dfbad26bff8cb">CLK_PLL_MLP</a>(28))</td></tr>
<tr class="separator:ga16abc260ec635614cef10c20e93171b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga124ecbac5fd793c722c341388d73292b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga124ecbac5fd793c722c341388d73292b">CLK_PLLCTL_24MHz_HIRC0</a>&#160;&#160;&#160;(<a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga781435991b8a07e0951b23be1beadeea">CLK_PLLCTL_PLL_SRC_HIRC</a> | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ddda8b5d5b00df93fc155bb76b2e266">CLK_PLL_SRC_N</a>(12) | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a31600de185d4f3273dfbad26bff8cb">CLK_PLL_MLP</a>(24))</td></tr>
<tr class="separator:ga124ecbac5fd793c722c341388d73292b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b976fcff56f20f6ca477df8f385c4b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3b976fcff56f20f6ca477df8f385c4b3">CLK_PLLCTL_22MHz_HIRC0</a>&#160;&#160;&#160;(<a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga781435991b8a07e0951b23be1beadeea">CLK_PLLCTL_PLL_SRC_HIRC</a> | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ddda8b5d5b00df93fc155bb76b2e266">CLK_PLL_SRC_N</a>(12) | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a31600de185d4f3273dfbad26bff8cb">CLK_PLL_MLP</a>(22))</td></tr>
<tr class="separator:ga3b976fcff56f20f6ca477df8f385c4b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaeaefe949dd7c708b700d39b4218527"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaaeaefe949dd7c708b700d39b4218527">CLK_PLLCTL_16MHz_HIRC0</a>&#160;&#160;&#160;(<a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga781435991b8a07e0951b23be1beadeea">CLK_PLLCTL_PLL_SRC_HIRC</a> | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ddda8b5d5b00df93fc155bb76b2e266">CLK_PLL_SRC_N</a>(12) | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a31600de185d4f3273dfbad26bff8cb">CLK_PLL_MLP</a>(16))</td></tr>
<tr class="separator:gaaaeaefe949dd7c708b700d39b4218527"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29b1687b3e20888721c4826b7d11a216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga29b1687b3e20888721c4826b7d11a216">CLK_PLLCTL_36MHz_HIRC1</a>&#160;&#160;&#160;(<a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga781435991b8a07e0951b23be1beadeea">CLK_PLLCTL_PLL_SRC_HIRC</a> | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ddda8b5d5b00df93fc155bb76b2e266">CLK_PLL_SRC_N</a>(36) | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a31600de185d4f3273dfbad26bff8cb">CLK_PLL_MLP</a>(36))</td></tr>
<tr class="separator:ga29b1687b3e20888721c4826b7d11a216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2b388e73e382cf63f0817ffea1d7732"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab2b388e73e382cf63f0817ffea1d7732">CLK_PLLCTL_32MHz_HIRC1</a>&#160;&#160;&#160;(<a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga781435991b8a07e0951b23be1beadeea">CLK_PLLCTL_PLL_SRC_HIRC</a> | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ddda8b5d5b00df93fc155bb76b2e266">CLK_PLL_SRC_N</a>(36) | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a31600de185d4f3273dfbad26bff8cb">CLK_PLL_MLP</a>(32))</td></tr>
<tr class="separator:gab2b388e73e382cf63f0817ffea1d7732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39c337793043d03df38aebe4e241ea52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga39c337793043d03df38aebe4e241ea52">CLK_PLLCTL_28MHz_HIRC1</a>&#160;&#160;&#160;(<a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga781435991b8a07e0951b23be1beadeea">CLK_PLLCTL_PLL_SRC_HIRC</a> | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ddda8b5d5b00df93fc155bb76b2e266">CLK_PLL_SRC_N</a>(36) | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a31600de185d4f3273dfbad26bff8cb">CLK_PLL_MLP</a>(28))</td></tr>
<tr class="separator:ga39c337793043d03df38aebe4e241ea52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac45e05d5d52b3d28b6a14527e8302745"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac45e05d5d52b3d28b6a14527e8302745">CLK_PLLCTL_24MHz_HIRC1</a>&#160;&#160;&#160;(<a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga781435991b8a07e0951b23be1beadeea">CLK_PLLCTL_PLL_SRC_HIRC</a> | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ddda8b5d5b00df93fc155bb76b2e266">CLK_PLL_SRC_N</a>(36) | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a31600de185d4f3273dfbad26bff8cb">CLK_PLL_MLP</a>(24))</td></tr>
<tr class="separator:gac45e05d5d52b3d28b6a14527e8302745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47a790f9481501c789b2bd94edc1ec8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga47a790f9481501c789b2bd94edc1ec8d">CLK_PLLCTL_22MHz_HIRC1</a>&#160;&#160;&#160;(<a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga781435991b8a07e0951b23be1beadeea">CLK_PLLCTL_PLL_SRC_HIRC</a> | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ddda8b5d5b00df93fc155bb76b2e266">CLK_PLL_SRC_N</a>(36) | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a31600de185d4f3273dfbad26bff8cb">CLK_PLL_MLP</a>(22))</td></tr>
<tr class="separator:ga47a790f9481501c789b2bd94edc1ec8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a6b72339250a73eb38160583f8397a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2a6b72339250a73eb38160583f8397a9">CLK_PLLCTL_16MHz_HIRC1</a>&#160;&#160;&#160;(<a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga781435991b8a07e0951b23be1beadeea">CLK_PLLCTL_PLL_SRC_HIRC</a> | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ddda8b5d5b00df93fc155bb76b2e266">CLK_PLL_SRC_N</a>(36) | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a31600de185d4f3273dfbad26bff8cb">CLK_PLL_MLP</a>(16))</td></tr>
<tr class="separator:ga2a6b72339250a73eb38160583f8397a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb52be075af935c1af51c35bc9b6be24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacb52be075af935c1af51c35bc9b6be24">CLK_PLLCTL_36MHz_MIRC</a>&#160;&#160;&#160;(<a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad431a6d5a8ee3499c29664341fb1af24">CLK_PLLCTL_PLL_SRC_MIRC</a> | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ddda8b5d5b00df93fc155bb76b2e266">CLK_PLL_SRC_N</a>(4) | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a31600de185d4f3273dfbad26bff8cb">CLK_PLL_MLP</a>(36))</td></tr>
<tr class="separator:gacb52be075af935c1af51c35bc9b6be24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9c3f97da140c8d4ab3790cf00b9cc8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab9c3f97da140c8d4ab3790cf00b9cc8e">CLK_PLLCTL_32MHz_MIRC</a>&#160;&#160;&#160;(<a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad431a6d5a8ee3499c29664341fb1af24">CLK_PLLCTL_PLL_SRC_MIRC</a> | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ddda8b5d5b00df93fc155bb76b2e266">CLK_PLL_SRC_N</a>(4) | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a31600de185d4f3273dfbad26bff8cb">CLK_PLL_MLP</a>(32))</td></tr>
<tr class="separator:gab9c3f97da140c8d4ab3790cf00b9cc8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23aad47a56f9383968e9e126004a85b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga23aad47a56f9383968e9e126004a85b8">CLK_PLLCTL_28MHz_MIRC</a>&#160;&#160;&#160;(<a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad431a6d5a8ee3499c29664341fb1af24">CLK_PLLCTL_PLL_SRC_MIRC</a> | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ddda8b5d5b00df93fc155bb76b2e266">CLK_PLL_SRC_N</a>(4) | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a31600de185d4f3273dfbad26bff8cb">CLK_PLL_MLP</a>(28))</td></tr>
<tr class="separator:ga23aad47a56f9383968e9e126004a85b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0f76bf117145440f435375c558ce173"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad0f76bf117145440f435375c558ce173">CLK_PLLCTL_24MHz_MIRC</a>&#160;&#160;&#160;(<a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad431a6d5a8ee3499c29664341fb1af24">CLK_PLLCTL_PLL_SRC_MIRC</a> | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ddda8b5d5b00df93fc155bb76b2e266">CLK_PLL_SRC_N</a>(4) | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a31600de185d4f3273dfbad26bff8cb">CLK_PLL_MLP</a>(24))</td></tr>
<tr class="separator:gad0f76bf117145440f435375c558ce173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bef197cdd373f3afb72f5a932fa122f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0bef197cdd373f3afb72f5a932fa122f">CLK_PLLCTL_22MHz_MIRC</a>&#160;&#160;&#160;(<a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad431a6d5a8ee3499c29664341fb1af24">CLK_PLLCTL_PLL_SRC_MIRC</a> | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ddda8b5d5b00df93fc155bb76b2e266">CLK_PLL_SRC_N</a>(4) | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a31600de185d4f3273dfbad26bff8cb">CLK_PLL_MLP</a>(22))</td></tr>
<tr class="separator:ga0bef197cdd373f3afb72f5a932fa122f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38067071ca05092407466fe318df0070"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga38067071ca05092407466fe318df0070">CLK_PLLCTL_16MHz_MIRC</a>&#160;&#160;&#160;(<a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad431a6d5a8ee3499c29664341fb1af24">CLK_PLLCTL_PLL_SRC_MIRC</a> | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ddda8b5d5b00df93fc155bb76b2e266">CLK_PLL_SRC_N</a>(4) | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a31600de185d4f3273dfbad26bff8cb">CLK_PLL_MLP</a>(16))</td></tr>
<tr class="separator:ga38067071ca05092407466fe318df0070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8de89bde1a3f9704d9c9f6ab9d333f81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8de89bde1a3f9704d9c9f6ab9d333f81">CLK_CLKSEL0_HCLKSEL_HXT</a>&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL0_HCLKSEL_Pos)</td></tr>
<tr class="separator:ga8de89bde1a3f9704d9c9f6ab9d333f81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97968b5fe5c2f015b7681aa6f75c7e37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga97968b5fe5c2f015b7681aa6f75c7e37">CLK_CLKSEL0_HCLKSEL_LXT</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL0_HCLKSEL_Pos)</td></tr>
<tr class="separator:ga97968b5fe5c2f015b7681aa6f75c7e37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c6a5be1eaec8564bade0b245da8abd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5c6a5be1eaec8564bade0b245da8abd4">CLK_CLKSEL0_HCLKSEL_PLL</a>&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL0_HCLKSEL_Pos)</td></tr>
<tr class="separator:ga5c6a5be1eaec8564bade0b245da8abd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8939e75a5d1b9249139415d2770ca9ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8939e75a5d1b9249139415d2770ca9ea">CLK_CLKSEL0_HCLKSEL_LIRC</a>&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL0_HCLKSEL_Pos)</td></tr>
<tr class="separator:ga8939e75a5d1b9249139415d2770ca9ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f6f2a7682c3b1378e24c1a6502df356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3f6f2a7682c3b1378e24c1a6502df356">CLK_CLKSEL0_HCLKSEL_HIRC</a>&#160;&#160;&#160;(0x4UL&lt;&lt;CLK_CLKSEL0_HCLKSEL_Pos)</td></tr>
<tr class="separator:ga3f6f2a7682c3b1378e24c1a6502df356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9f62e17395760588d139fccbefa5259"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae9f62e17395760588d139fccbefa5259">CLK_CLKSEL0_HCLKSEL_HIRC0</a>&#160;&#160;&#160;(0x4UL&lt;&lt;CLK_CLKSEL0_HCLKSEL_Pos)</td></tr>
<tr class="separator:gae9f62e17395760588d139fccbefa5259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f0562a0e43c4d2dfe3c050dcf10f498"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6f0562a0e43c4d2dfe3c050dcf10f498">CLK_CLKSEL0_HCLKSEL_HIRC1</a>&#160;&#160;&#160;(0xCUL&lt;&lt;CLK_CLKSEL0_HCLKSEL_Pos)</td></tr>
<tr class="separator:ga6f0562a0e43c4d2dfe3c050dcf10f498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6702124d273d331ab810487447563962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6702124d273d331ab810487447563962">CLK_CLKSEL0_HCLKSEL_MIRC</a>&#160;&#160;&#160;(0x5UL&lt;&lt;CLK_CLKSEL0_HCLKSEL_Pos)</td></tr>
<tr class="separator:ga6702124d273d331ab810487447563962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafef5d86b8adc49fa365c0bc0f368d26d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafef5d86b8adc49fa365c0bc0f368d26d">CLK_CLKSEL0_ISPSEL_HIRC</a>&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL0_ISPSEL_Pos)</td></tr>
<tr class="separator:gafef5d86b8adc49fa365c0bc0f368d26d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa610cae35220c12018a3734bc0b5c39d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa610cae35220c12018a3734bc0b5c39d">CLK_CLKSEL0_ISPSEL_MIRC</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL0_ISPSEL_Pos)</td></tr>
<tr class="separator:gaa610cae35220c12018a3734bc0b5c39d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64a3abccd7bb0fd028a1106a63c74775"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga64a3abccd7bb0fd028a1106a63c74775">CLK_CLKSEL1_UART0SEL_HXT</a>&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL1_UART0SEL_Pos)</td></tr>
<tr class="separator:ga64a3abccd7bb0fd028a1106a63c74775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga509f7a1cbc6e7c18ce4f998ff1a68bec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga509f7a1cbc6e7c18ce4f998ff1a68bec">CLK_CLKSEL1_UART0SEL_LXT</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL1_UART0SEL_Pos)</td></tr>
<tr class="separator:ga509f7a1cbc6e7c18ce4f998ff1a68bec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73c06e1cea4c4f5e78feba1bbb2f054b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga73c06e1cea4c4f5e78feba1bbb2f054b">CLK_CLKSEL1_UART0SEL_PLL</a>&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL1_UART0SEL_Pos)</td></tr>
<tr class="separator:ga73c06e1cea4c4f5e78feba1bbb2f054b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a39bb8a064e623dc18993f182493b7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7a39bb8a064e623dc18993f182493b7f">CLK_CLKSEL1_UART0SEL_HIRC</a>&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL1_UART0SEL_Pos)</td></tr>
<tr class="separator:ga7a39bb8a064e623dc18993f182493b7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f39db28a238189ddef2fabf33f446fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1f39db28a238189ddef2fabf33f446fb">CLK_CLKSEL1_UART0SEL_MIRC</a>&#160;&#160;&#160;(0x4UL&lt;&lt;CLK_CLKSEL1_UART0SEL_Pos)</td></tr>
<tr class="separator:ga1f39db28a238189ddef2fabf33f446fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac360592af68b4114abb4c1b80e3ed2a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac360592af68b4114abb4c1b80e3ed2a2">CLK_CLKSEL1_PWM0SEL_PLL</a>&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL1_PWM0SEL_Pos)</td></tr>
<tr class="separator:gac360592af68b4114abb4c1b80e3ed2a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9392b0e9d300648fdc7f90fa2eae7983"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9392b0e9d300648fdc7f90fa2eae7983">CLK_CLKSEL1_PWM0SEL_PCLK0</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL1_PWM0SEL_Pos)</td></tr>
<tr class="separator:ga9392b0e9d300648fdc7f90fa2eae7983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga960d78ea1935ed0962fd0e997ce350fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga960d78ea1935ed0962fd0e997ce350fa">CLK_CLKSEL1_TMR0SEL_HXT</a>&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL1_TMR0SEL_Pos)</td></tr>
<tr class="separator:ga960d78ea1935ed0962fd0e997ce350fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6be8d97891d9550a556a796656af3a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac6be8d97891d9550a556a796656af3a2">CLK_CLKSEL1_TMR0SEL_LXT</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL1_TMR0SEL_Pos)</td></tr>
<tr class="separator:gac6be8d97891d9550a556a796656af3a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27f6d58fe38288757fc6dbe97997feb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga27f6d58fe38288757fc6dbe97997feb7">CLK_CLKSEL1_TMR0SEL_LIRC</a>&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL1_TMR0SEL_Pos)</td></tr>
<tr class="separator:ga27f6d58fe38288757fc6dbe97997feb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c5fb49e17b87abd576fc7f8d4b534ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8c5fb49e17b87abd576fc7f8d4b534ee">CLK_CLKSEL1_TMR0SEL_HIRC</a>&#160;&#160;&#160;(0x4UL&lt;&lt;CLK_CLKSEL1_TMR0SEL_Pos)</td></tr>
<tr class="separator:ga8c5fb49e17b87abd576fc7f8d4b534ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad115db345619017523f03d567561f22a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad115db345619017523f03d567561f22a">CLK_CLKSEL1_TMR0SEL_MIRC</a>&#160;&#160;&#160;(0x5UL&lt;&lt;CLK_CLKSEL1_TMR0SEL_Pos)</td></tr>
<tr class="separator:gad115db345619017523f03d567561f22a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac61a961a61f74471e3888badfb5af814"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac61a961a61f74471e3888badfb5af814">CLK_CLKSEL1_TMR0SEL_EXT</a>&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL1_TMR0SEL_Pos)</td></tr>
<tr class="separator:gac61a961a61f74471e3888badfb5af814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga134a4e57c9e92b1f21a6b18679d913c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga134a4e57c9e92b1f21a6b18679d913c3">CLK_CLKSEL1_TMR0SEL_HCLK</a>&#160;&#160;&#160;(0x6UL&lt;&lt;CLK_CLKSEL1_TMR0SEL_Pos)</td></tr>
<tr class="separator:ga134a4e57c9e92b1f21a6b18679d913c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf09ef240dc9a4e83204cd408f12f5618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf09ef240dc9a4e83204cd408f12f5618">CLK_CLKSEL1_TMR1SEL_HXT</a>&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL1_TMR1SEL_Pos)</td></tr>
<tr class="separator:gaf09ef240dc9a4e83204cd408f12f5618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca0cfba6a9de82e1ba869cc365a8e09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0ca0cfba6a9de82e1ba869cc365a8e09">CLK_CLKSEL1_TMR1SEL_LXT</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL1_TMR1SEL_Pos)</td></tr>
<tr class="separator:ga0ca0cfba6a9de82e1ba869cc365a8e09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0327b9388c741a3c2b77404c00a9d565"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0327b9388c741a3c2b77404c00a9d565">CLK_CLKSEL1_TMR1SEL_LIRC</a>&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL1_TMR1SEL_Pos)</td></tr>
<tr class="separator:ga0327b9388c741a3c2b77404c00a9d565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fe11ba8b825215ccc81c4c77ad79b08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6fe11ba8b825215ccc81c4c77ad79b08">CLK_CLKSEL1_TMR1SEL_HIRC</a>&#160;&#160;&#160;(0x4UL&lt;&lt;CLK_CLKSEL1_TMR1SEL_Pos)</td></tr>
<tr class="separator:ga6fe11ba8b825215ccc81c4c77ad79b08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga273bb4aff40b1a602238d51bc8a7a543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga273bb4aff40b1a602238d51bc8a7a543">CLK_CLKSEL1_TMR1SEL_MIRC</a>&#160;&#160;&#160;(0x5UL&lt;&lt;CLK_CLKSEL1_TMR1SEL_Pos)</td></tr>
<tr class="separator:ga273bb4aff40b1a602238d51bc8a7a543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca676f7225d18e5f28cbcf329878571c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaca676f7225d18e5f28cbcf329878571c">CLK_CLKSEL1_TMR1SEL_EXT</a>&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL1_TMR1SEL_Pos)</td></tr>
<tr class="separator:gaca676f7225d18e5f28cbcf329878571c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4aa930d3195f2d7f4dd8ec61c9a7772"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac4aa930d3195f2d7f4dd8ec61c9a7772">CLK_CLKSEL1_TMR1SEL_HCLK</a>&#160;&#160;&#160;(0x6UL&lt;&lt;CLK_CLKSEL1_TMR1SEL_Pos)</td></tr>
<tr class="separator:gac4aa930d3195f2d7f4dd8ec61c9a7772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad650a87854bf13269a1ea1ab9e788595"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad650a87854bf13269a1ea1ab9e788595">CLK_CLKSEL1_ADCSEL_HXT</a>&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL1_ADCSEL_Pos)</td></tr>
<tr class="separator:gad650a87854bf13269a1ea1ab9e788595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f45a5245e4c31c40ff518c00bd93b5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7f45a5245e4c31c40ff518c00bd93b5c">CLK_CLKSEL1_ADCSEL_LXT</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL1_ADCSEL_Pos)</td></tr>
<tr class="separator:ga7f45a5245e4c31c40ff518c00bd93b5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7d9f5283b0b5e2880588d0840166e32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf7d9f5283b0b5e2880588d0840166e32">CLK_CLKSEL1_ADCSEL_PLL</a>&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL1_ADCSEL_Pos)</td></tr>
<tr class="separator:gaf7d9f5283b0b5e2880588d0840166e32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabecc82b4a09eec656e54443ac6b6aca2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabecc82b4a09eec656e54443ac6b6aca2">CLK_CLKSEL1_ADCSEL_HIRC</a>&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL1_ADCSEL_Pos)</td></tr>
<tr class="separator:gabecc82b4a09eec656e54443ac6b6aca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82d68c03f558691c74d304ed15d63571"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga82d68c03f558691c74d304ed15d63571">CLK_CLKSEL1_ADCSEL_MIRC</a>&#160;&#160;&#160;(0x4UL&lt;&lt;CLK_CLKSEL1_ADCSEL_Pos)</td></tr>
<tr class="separator:ga82d68c03f558691c74d304ed15d63571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dc4bf7d7427f56c01ea00166c31b543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4dc4bf7d7427f56c01ea00166c31b543">CLK_CLKSEL1_ADCSEL_HCLK</a>&#160;&#160;&#160;(0x5UL&lt;&lt;CLK_CLKSEL1_ADCSEL_Pos)</td></tr>
<tr class="separator:ga4dc4bf7d7427f56c01ea00166c31b543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91d298cadbfd5f1ed5f18b94964db244"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga91d298cadbfd5f1ed5f18b94964db244">CLK_CLKSEL1_SPI0SEL_HXT</a>&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL1_SPI0SEL_Pos)</td></tr>
<tr class="separator:ga91d298cadbfd5f1ed5f18b94964db244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15ed349f529922cbaffe61df327d305d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga15ed349f529922cbaffe61df327d305d">CLK_CLKSEL1_SPI0SEL_PLL</a>&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL1_SPI0SEL_Pos)</td></tr>
<tr class="separator:ga15ed349f529922cbaffe61df327d305d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade5b58e7be4aeb79686acd7060ed1d8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gade5b58e7be4aeb79686acd7060ed1d8f">CLK_CLKSEL1_SPI0SEL_HIRC</a>&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL1_SPI0SEL_Pos)</td></tr>
<tr class="separator:gade5b58e7be4aeb79686acd7060ed1d8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cda62c1636cb27fc96703e5264d7d08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3cda62c1636cb27fc96703e5264d7d08">CLK_CLKSEL1_SPI0SEL_HCLK</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL1_SPI0SEL_Pos)</td></tr>
<tr class="separator:ga3cda62c1636cb27fc96703e5264d7d08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06457c3743c9a9d8ba1e0f234656bba1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga06457c3743c9a9d8ba1e0f234656bba1">CLK_CLKSEL1_SPI2SEL_HXT</a>&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL1_SPI2SEL_Pos)</td></tr>
<tr class="separator:ga06457c3743c9a9d8ba1e0f234656bba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34b7ffed262eb0df9bc88d349059c1da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga34b7ffed262eb0df9bc88d349059c1da">CLK_CLKSEL1_SPI2SEL_PLL</a>&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL1_SPI2SEL_Pos)</td></tr>
<tr class="separator:ga34b7ffed262eb0df9bc88d349059c1da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eb32e01e2467098b6a4aa541a3773e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2eb32e01e2467098b6a4aa541a3773e6">CLK_CLKSEL1_SPI2SEL_HIRC</a>&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL1_SPI2SEL_Pos)</td></tr>
<tr class="separator:ga2eb32e01e2467098b6a4aa541a3773e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7a442102b87878e3453bf314013bd91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa7a442102b87878e3453bf314013bd91">CLK_CLKSEL1_SPI2SEL_HCLK</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL1_SPI2SEL_Pos)</td></tr>
<tr class="separator:gaa7a442102b87878e3453bf314013bd91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a9719d10f1a905dba91a38fdd9eb3cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1a9719d10f1a905dba91a38fdd9eb3cf">CLK_CLKSEL1_WDTSEL_LXT</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL1_WDTSEL_Pos)</td></tr>
<tr class="separator:ga1a9719d10f1a905dba91a38fdd9eb3cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca285a1210e9d83e0b21e6cc19216dc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaca285a1210e9d83e0b21e6cc19216dc2">CLK_CLKSEL1_WDTSEL_LIRC</a>&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL1_WDTSEL_Pos)</td></tr>
<tr class="separator:gaca285a1210e9d83e0b21e6cc19216dc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a4337b34abf99504fc998175da98306"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a4337b34abf99504fc998175da98306">CLK_CLKSEL1_WDTSEL_HCLKDIV2048</a>&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL1_WDTSEL_Pos)</td></tr>
<tr class="separator:ga6a4337b34abf99504fc998175da98306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga928552feeb6c9f9a8d6cf105f74991c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga928552feeb6c9f9a8d6cf105f74991c2">CLK_CLKSEL1_WWDTSEL_LIRC</a>&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL1_WWDTSEL_Pos)</td></tr>
<tr class="separator:ga928552feeb6c9f9a8d6cf105f74991c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46f2fabb4acdcbb3a071dbe66b26c0f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga46f2fabb4acdcbb3a071dbe66b26c0f5">CLK_CLKSEL1_WWDTSEL_HCLKDIV2048</a>&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL1_WWDTSEL_Pos)</td></tr>
<tr class="separator:ga46f2fabb4acdcbb3a071dbe66b26c0f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf507874921e6b8a8eb950fd7749bf044"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf507874921e6b8a8eb950fd7749bf044">CLK_CLKSEL2_UART1SEL_HXT</a>&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL2_UART1SEL_Pos)</td></tr>
<tr class="separator:gaf507874921e6b8a8eb950fd7749bf044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18d35f42b8b5422e89800f4c424a6a79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga18d35f42b8b5422e89800f4c424a6a79">CLK_CLKSEL2_UART1SEL_LXT</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL2_UART1SEL_Pos)</td></tr>
<tr class="separator:ga18d35f42b8b5422e89800f4c424a6a79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2c80050e5e1b9f662b0cf02541cb3c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad2c80050e5e1b9f662b0cf02541cb3c0">CLK_CLKSEL2_UART1SEL_PLL</a>&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL2_UART1SEL_Pos)</td></tr>
<tr class="separator:gad2c80050e5e1b9f662b0cf02541cb3c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ce539a4cb0cb342fbbb6b5e0a744985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ce539a4cb0cb342fbbb6b5e0a744985">CLK_CLKSEL2_UART1SEL_HIRC</a>&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL2_UART1SEL_Pos)</td></tr>
<tr class="separator:ga4ce539a4cb0cb342fbbb6b5e0a744985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa347c25090be0c0f7fd00bcd3f7b87a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa347c25090be0c0f7fd00bcd3f7b87a6">CLK_CLKSEL2_UART1SEL_MIRC</a>&#160;&#160;&#160;(0x4UL&lt;&lt;CLK_CLKSEL2_UART1SEL_Pos)</td></tr>
<tr class="separator:gaa347c25090be0c0f7fd00bcd3f7b87a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae288de6e0e76491ef65f75013e527177"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae288de6e0e76491ef65f75013e527177">CLK_CLKSEL2_CLKOSEL_HXT</a>&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL2_CLKOSEL_Pos)</td></tr>
<tr class="separator:gae288de6e0e76491ef65f75013e527177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1de36387381b80490fa514a1ecd44d10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1de36387381b80490fa514a1ecd44d10">CLK_CLKSEL2_CLKOSEL_LXT</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL2_CLKOSEL_Pos)</td></tr>
<tr class="separator:ga1de36387381b80490fa514a1ecd44d10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b25f3dcdc248709c5d84af9858ae356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3b25f3dcdc248709c5d84af9858ae356">CLK_CLKSEL2_CLKOSEL_HCLK</a>&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL2_CLKOSEL_Pos)</td></tr>
<tr class="separator:ga3b25f3dcdc248709c5d84af9858ae356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f5ca0e6807937555a645ff05d4074a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7f5ca0e6807937555a645ff05d4074a6">CLK_CLKSEL2_CLKOSEL_HIRC</a>&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL2_CLKOSEL_Pos)</td></tr>
<tr class="separator:ga7f5ca0e6807937555a645ff05d4074a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac91cd461839ffa9246734fc18d548ffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac91cd461839ffa9246734fc18d548ffc">CLK_CLKSEL2_CLKOSEL_MIRC</a>&#160;&#160;&#160;(0x4UL&lt;&lt;CLK_CLKSEL2_CLKOSEL_Pos)</td></tr>
<tr class="separator:gac91cd461839ffa9246734fc18d548ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62a1ac1e5b9bd2582cb717861402fbe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga62a1ac1e5b9bd2582cb717861402fbe5">CLK_CLKSEL2_TMR2SEL_HXT</a>&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL2_TMR2SEL_Pos)</td></tr>
<tr class="separator:ga62a1ac1e5b9bd2582cb717861402fbe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3286abf3b021c03e8fa2e089bc61aa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab3286abf3b021c03e8fa2e089bc61aa2">CLK_CLKSEL2_TMR2SEL_LXT</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL2_TMR2SEL_Pos)</td></tr>
<tr class="separator:gab3286abf3b021c03e8fa2e089bc61aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5980703f4cd8679aac972ead9e58b788"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5980703f4cd8679aac972ead9e58b788">CLK_CLKSEL2_TMR2SEL_LIRC</a>&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL2_TMR2SEL_Pos)</td></tr>
<tr class="separator:ga5980703f4cd8679aac972ead9e58b788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa145ad4e79acdcd0ea05530576ab63dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa145ad4e79acdcd0ea05530576ab63dd">CLK_CLKSEL2_TMR2SEL_HIRC</a>&#160;&#160;&#160;(0x4UL&lt;&lt;CLK_CLKSEL2_TMR2SEL_Pos)</td></tr>
<tr class="separator:gaa145ad4e79acdcd0ea05530576ab63dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aee29511d0f5cc6f64d11e0e7f9307c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8aee29511d0f5cc6f64d11e0e7f9307c">CLK_CLKSEL2_TMR2SEL_MIRC</a>&#160;&#160;&#160;(0x5UL&lt;&lt;CLK_CLKSEL2_TMR2SEL_Pos)</td></tr>
<tr class="separator:ga8aee29511d0f5cc6f64d11e0e7f9307c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c7c552f4d53c6c629c199312edff819"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8c7c552f4d53c6c629c199312edff819">CLK_CLKSEL2_TMR2SEL_EXT</a>&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL2_TMR2SEL_Pos)</td></tr>
<tr class="separator:ga8c7c552f4d53c6c629c199312edff819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3702dc148ee4b3c9da190a645ab39e67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3702dc148ee4b3c9da190a645ab39e67">CLK_CLKSEL2_TMR2SEL_HCLK</a>&#160;&#160;&#160;(0x6UL&lt;&lt;CLK_CLKSEL2_TMR2SEL_Pos)</td></tr>
<tr class="separator:ga3702dc148ee4b3c9da190a645ab39e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc6d8836a311b0dc7d17a73ab978ff71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacc6d8836a311b0dc7d17a73ab978ff71">CLK_CLKSEL2_TMR3SEL_HXT</a>&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL2_TMR3SEL_Pos)</td></tr>
<tr class="separator:gacc6d8836a311b0dc7d17a73ab978ff71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f28183df0736be4616b93b8dcd35bcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7f28183df0736be4616b93b8dcd35bcf">CLK_CLKSEL2_TMR3SEL_LXT</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL2_TMR3SEL_Pos)</td></tr>
<tr class="separator:ga7f28183df0736be4616b93b8dcd35bcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae87a4e9506643e6a887861c308fb0b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaae87a4e9506643e6a887861c308fb0b3">CLK_CLKSEL2_TMR3SEL_LIRC</a>&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL2_TMR3SEL_Pos)</td></tr>
<tr class="separator:gaae87a4e9506643e6a887861c308fb0b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca5378140b1f0e0fb96612b84075ef72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaca5378140b1f0e0fb96612b84075ef72">CLK_CLKSEL2_TMR3SEL_HIRC</a>&#160;&#160;&#160;(0x4UL&lt;&lt;CLK_CLKSEL2_TMR3SEL_Pos)</td></tr>
<tr class="separator:gaca5378140b1f0e0fb96612b84075ef72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ad7c251e19c29d85d8f57f7fbddfc48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2ad7c251e19c29d85d8f57f7fbddfc48">CLK_CLKSEL2_TMR3SEL_MIRC</a>&#160;&#160;&#160;(0x5UL&lt;&lt;CLK_CLKSEL2_TMR3SEL_Pos)</td></tr>
<tr class="separator:ga2ad7c251e19c29d85d8f57f7fbddfc48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8013807a193a776e34b6617be1734727"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8013807a193a776e34b6617be1734727">CLK_CLKSEL2_TMR3SEL_EXT</a>&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL2_TMR3SEL_Pos)</td></tr>
<tr class="separator:ga8013807a193a776e34b6617be1734727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbe2302320fc9bd146e9849023b5d346"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gadbe2302320fc9bd146e9849023b5d346">CLK_CLKSEL2_TMR3SEL_HCLK</a>&#160;&#160;&#160;(0x6UL&lt;&lt;CLK_CLKSEL2_TMR3SEL_Pos)</td></tr>
<tr class="separator:gadbe2302320fc9bd146e9849023b5d346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22207370f03cc38ca8f7d8c929e0c2cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga22207370f03cc38ca8f7d8c929e0c2cd">CLK_CLKSEL2_SC0SEL_HXT</a>&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL2_SC0SEL_Pos)</td></tr>
<tr class="separator:ga22207370f03cc38ca8f7d8c929e0c2cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9de4282f3af718737645808e25bf82ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9de4282f3af718737645808e25bf82ff">CLK_CLKSEL2_SC0SEL_PLL</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL2_SC0SEL_Pos)</td></tr>
<tr class="separator:ga9de4282f3af718737645808e25bf82ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad1410aeaabee2c628f88659117cce9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaad1410aeaabee2c628f88659117cce9e">CLK_CLKSEL2_SC0SEL_HIRC</a>&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL2_SC0SEL_Pos)</td></tr>
<tr class="separator:gaad1410aeaabee2c628f88659117cce9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae83f162007cc547187f2d45ba3f0b197"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae83f162007cc547187f2d45ba3f0b197">CLK_CLKSEL2_SC0SEL_MIRC</a>&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL2_SC0SEL_Pos)</td></tr>
<tr class="separator:gae83f162007cc547187f2d45ba3f0b197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga519e2b6f644eea31fe4b0b0df8a99381"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga519e2b6f644eea31fe4b0b0df8a99381">CLK_CLKSEL2_SC0SEL_HCLK</a>&#160;&#160;&#160;(0x4UL&lt;&lt;CLK_CLKSEL2_SC0SEL_Pos)</td></tr>
<tr class="separator:ga519e2b6f644eea31fe4b0b0df8a99381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec8530d23dba6964b411946ddf9bef81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaec8530d23dba6964b411946ddf9bef81">CLK_CLKSEL2_SC1SEL_HXT</a>&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL2_SC1SEL_Pos)</td></tr>
<tr class="separator:gaec8530d23dba6964b411946ddf9bef81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d0f98fc370a287fce01485472c9e377"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9d0f98fc370a287fce01485472c9e377">CLK_CLKSEL2_SC1SEL_PLL</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL2_SC1SEL_Pos)</td></tr>
<tr class="separator:ga9d0f98fc370a287fce01485472c9e377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ca8a0102d89e6b0086f0786b1b926e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9ca8a0102d89e6b0086f0786b1b926e2">CLK_CLKSEL2_SC1SEL_HIRC</a>&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL2_SC1SEL_Pos)</td></tr>
<tr class="separator:ga9ca8a0102d89e6b0086f0786b1b926e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bc4fe87e1497280b49b25d5e2b68d90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0bc4fe87e1497280b49b25d5e2b68d90">CLK_CLKSEL2_SC1SEL_MIRC</a>&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL2_SC1SEL_Pos)</td></tr>
<tr class="separator:ga0bc4fe87e1497280b49b25d5e2b68d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0fcd8f5e9522a67c1ea88f3d4f463a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac0fcd8f5e9522a67c1ea88f3d4f463a5">CLK_CLKSEL2_SC1SEL_HCLK</a>&#160;&#160;&#160;(0x4UL&lt;&lt;CLK_CLKSEL2_SC1SEL_Pos)</td></tr>
<tr class="separator:gac0fcd8f5e9522a67c1ea88f3d4f463a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad24730b98692770b64d05dc6449e1acb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad24730b98692770b64d05dc6449e1acb">CLK_CLKSEL2_SPI1SEL_HXT</a>&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL2_SPI1SEL_Pos)</td></tr>
<tr class="separator:gad24730b98692770b64d05dc6449e1acb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90eb0748bb13be54da81e96d57f1e5dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga90eb0748bb13be54da81e96d57f1e5dd">CLK_CLKSEL2_SPI1SEL_PLL</a>&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL2_SPI1SEL_Pos)</td></tr>
<tr class="separator:ga90eb0748bb13be54da81e96d57f1e5dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacece130dcb2cb7b4373e66b8ea3c6cc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacece130dcb2cb7b4373e66b8ea3c6cc4">CLK_CLKSEL2_SPI1SEL_HIRC</a>&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL2_SPI1SEL_Pos)</td></tr>
<tr class="separator:gacece130dcb2cb7b4373e66b8ea3c6cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf3f09fa55bc2636bfc066056eeab1da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabf3f09fa55bc2636bfc066056eeab1da">CLK_CLKSEL2_SPI1SEL_HCLK</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL2_SPI1SEL_Pos)</td></tr>
<tr class="separator:gabf3f09fa55bc2636bfc066056eeab1da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a9d8c21f1067ff58a991f46ccae5f1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1a9d8c21f1067ff58a991f46ccae5f1d">CLK_CLKSEL2_SPI3SEL_HXT</a>&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL2_SPI3SEL_Pos)</td></tr>
<tr class="separator:ga1a9d8c21f1067ff58a991f46ccae5f1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28d10eb5f5f091f30ddafe9cd7405890"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga28d10eb5f5f091f30ddafe9cd7405890">CLK_CLKSEL2_SPI3SEL_PLL</a>&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL2_SPI3SEL_Pos)</td></tr>
<tr class="separator:ga28d10eb5f5f091f30ddafe9cd7405890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeb1d0e938e75afdc24ddc3a12bde9ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabeb1d0e938e75afdc24ddc3a12bde9ee">CLK_CLKSEL2_SPI3SEL_HIRC</a>&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL2_SPI3SEL_Pos)</td></tr>
<tr class="separator:gabeb1d0e938e75afdc24ddc3a12bde9ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa97c48f9606b7bac9060bc37ba5d52a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa97c48f9606b7bac9060bc37ba5d52a3">CLK_CLKSEL2_SPI3SEL_HCLK</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL2_SPI3SEL_Pos)</td></tr>
<tr class="separator:gaa97c48f9606b7bac9060bc37ba5d52a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa953d86ff9b6a5367ed44a5864f8fe77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa953d86ff9b6a5367ed44a5864f8fe77">CLK_APB0DIV_HCLK</a>&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_APBDIV_APB0DIV_Pos)</td></tr>
<tr class="separator:gaa953d86ff9b6a5367ed44a5864f8fe77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e1813f25b30f59fe707b13f93656580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5e1813f25b30f59fe707b13f93656580">CLK_APB0DIV_1_2HCLK</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_APBDIV_APB0DIV_Pos)</td></tr>
<tr class="separator:ga5e1813f25b30f59fe707b13f93656580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f43dd5ca7abad4e7ad2b881dfeda4c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5f43dd5ca7abad4e7ad2b881dfeda4c2">CLK_APB0DIV_1_4HCLK</a>&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_APBDIV_APB0DIV_Pos)</td></tr>
<tr class="separator:ga5f43dd5ca7abad4e7ad2b881dfeda4c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29d17c4a5dc03cb2066d948671a2b513"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga29d17c4a5dc03cb2066d948671a2b513">CLK_APB0DIV_1_8HCLK</a>&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_APBDIV_APB0DIV_Pos)</td></tr>
<tr class="separator:ga29d17c4a5dc03cb2066d948671a2b513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d259ea67b2d23f3442898984f4b082b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8d259ea67b2d23f3442898984f4b082b">CLK_APB0DIV_1_16HCLK</a>&#160;&#160;&#160;(0x4UL&lt;&lt;CLK_APBDIV_APB0DIV_Pos)</td></tr>
<tr class="separator:ga8d259ea67b2d23f3442898984f4b082b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec582e585eb486bcbdeb51fcb7d84e57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaec582e585eb486bcbdeb51fcb7d84e57">CLK_APB1DIV_HCLK</a>&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_APBDIV_APB1DIV_Pos)</td></tr>
<tr class="separator:gaec582e585eb486bcbdeb51fcb7d84e57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6635ed2ddf2794b6f048709cb9b63240"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6635ed2ddf2794b6f048709cb9b63240">CLK_APB1DIV_1_2HCLK</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_APBDIV_APB1DIV_Pos)</td></tr>
<tr class="separator:ga6635ed2ddf2794b6f048709cb9b63240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63b9e855bfca701a994e941eec1e4e0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga63b9e855bfca701a994e941eec1e4e0e">CLK_APB1DIV_1_4HCLK</a>&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_APBDIV_APB1DIV_Pos)</td></tr>
<tr class="separator:ga63b9e855bfca701a994e941eec1e4e0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac88d7b36d2a2771807cfa8d24865f26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaac88d7b36d2a2771807cfa8d24865f26">CLK_APB1DIV_1_8HCLK</a>&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_APBDIV_APB1DIV_Pos)</td></tr>
<tr class="separator:gaac88d7b36d2a2771807cfa8d24865f26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga039f7d3e2fa39ccc788117b26f180ee1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga039f7d3e2fa39ccc788117b26f180ee1">CLK_APB1DIV_1_16HCLK</a>&#160;&#160;&#160;(0x4UL&lt;&lt;CLK_APBDIV_APB1DIV_Pos)</td></tr>
<tr class="separator:ga039f7d3e2fa39ccc788117b26f180ee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa2203c161439a832e436d08e783b952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaa2203c161439a832e436d08e783b952">CLK_HCLK_CLK_DIVIDER</a>(x)&#160;&#160;&#160;((((uint32_t)x-1)&lt;&lt;<a class="el" href="_nano103_8h.html#a3e222ed6374906d777b9427518ea6fc7">CLK_CLKDIV0_HCLKDIV_Pos</a>) &amp; <a class="el" href="_nano103_8h.html#a1c44e7f834fd3951e095785b4b9b90b3">CLK_CLKDIV0_HCLKDIV_Msk</a>)          /* CLKDIV0 Setting for HCLK clock divider. It could be 1~16*/</td></tr>
<tr class="separator:gaaa2203c161439a832e436d08e783b952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab113d3a74000aa697c63506ee27c46ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab113d3a74000aa697c63506ee27c46ff">CLK_UART0_CLK_DIVIDER</a>(x)&#160;&#160;&#160;((((uint32_t)x-1)&lt;&lt;<a class="el" href="_nano103_8h.html#acc35ac111202b376295ec04081242ec7">CLK_CLKDIV0_UART0DIV_Pos</a>)&amp; <a class="el" href="_nano103_8h.html#adead4f22233c0de5af2e983da81efd56">CLK_CLKDIV0_UART0DIV_Msk</a>)         /* CLKDIV0 Setting for <a class="el" href="group___n_a_n_o103___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga0508661f121639ffdee7de2353a0def2">UART0</a> clock divider. It could be 1~16*/</td></tr>
<tr class="separator:gab113d3a74000aa697c63506ee27c46ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2878687df277ad3539d0b4645b989fbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2878687df277ad3539d0b4645b989fbd">CLK_TMR0_CLK_DIVIDER</a>(x)&#160;&#160;&#160;((((uint32_t)x-1)&lt;&lt;<a class="el" href="_nano103_8h.html#ac6cc0e191f61fbf4ad4ec5dfea6d78bb">CLK_CLKDIV1_TMR0DIV_Pos</a>) &amp; <a class="el" href="_nano103_8h.html#ad20554aed338d91fb1d0eaa6b913c446">CLK_CLKDIV1_TMR0DIV_Msk</a>)          /* CLKDIV1 Setting for TMR0 clock divider. It could be 1~16*/</td></tr>
<tr class="separator:ga2878687df277ad3539d0b4645b989fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46a4e31969798c675a9ca99cb1c1cc6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga46a4e31969798c675a9ca99cb1c1cc6b">CLK_TMR1_CLK_DIVIDER</a>(x)&#160;&#160;&#160;((((uint32_t)x-1)&lt;&lt;<a class="el" href="_nano103_8h.html#ae228517bf086ed706340e25fecf48a89">CLK_CLKDIV1_TMR1DIV_Pos</a>) &amp; <a class="el" href="_nano103_8h.html#a5d3da650565fb4e4016d04150c73cc5a">CLK_CLKDIV1_TMR1DIV_Msk</a>)          /* CLKDIV1 Setting for TMR1 clock divider. It could be 1~16*/</td></tr>
<tr class="separator:ga46a4e31969798c675a9ca99cb1c1cc6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64ac94619889e42c223046ccadc0666e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga64ac94619889e42c223046ccadc0666e">CLK_ADC_CLK_DIVIDER</a>(x)&#160;&#160;&#160;((((uint32_t)x-1)&lt;&lt;<a class="el" href="_nano103_8h.html#a9ac9904d4cbd3d86d889b230a938670c">CLK_CLKDIV0_ADCDIV_Pos</a>)  &amp; <a class="el" href="_nano103_8h.html#aca7f18d85c34566a3d65430246ed6340">CLK_CLKDIV0_ADCDIV_Msk</a>)           /* CLKDIV0 Setting for <a class="el" href="group___n_a_n_o103___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga54d148b91f3d356713f7e367a2243bea">ADC</a> clock divider. It could be 1~256*/</td></tr>
<tr class="separator:ga64ac94619889e42c223046ccadc0666e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9924dc635e3cd90b8cf4405f716c89d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9924dc635e3cd90b8cf4405f716c89d9">CLK_UART1_CLK_DIVIDER</a>(x)&#160;&#160;&#160;((((uint32_t)x-1)&lt;&lt;<a class="el" href="_nano103_8h.html#a11f308ef5fefd9eda00d4e732580670f">CLK_CLKDIV0_UART1DIV_Pos</a>)&amp; <a class="el" href="_nano103_8h.html#a566c691d078d860bcbdef76240f9b9c1">CLK_CLKDIV0_UART1DIV_Msk</a>)         /* CLKDIV0 Setting for <a class="el" href="group___n_a_n_o103___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga8d69bf04d07af4fbbab5a8bd291f65ff">UART1</a> clock divider. It could be 1~16*/</td></tr>
<tr class="separator:ga9924dc635e3cd90b8cf4405f716c89d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d272fecfac8742a2e05b7316a3df85b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8d272fecfac8742a2e05b7316a3df85b">CLK_TMR2_CLK_DIVIDER</a>(x)&#160;&#160;&#160;((((uint32_t)x-1)&lt;&lt;<a class="el" href="_nano103_8h.html#ab8f02383e9ac5be02b600b9fd888f4d5">CLK_CLKDIV1_TMR2DIV_Pos</a>) &amp; <a class="el" href="_nano103_8h.html#ac9093a49584940ccafb98a361eebca2d">CLK_CLKDIV1_TMR2DIV_Msk</a>)          /* CLKDIV1 Setting for TMR2 clock divider. It could be 1~16*/</td></tr>
<tr class="separator:ga8d272fecfac8742a2e05b7316a3df85b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05486feac41332744ee65cced5dd643e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga05486feac41332744ee65cced5dd643e">CLK_TMR3_CLK_DIVIDER</a>(x)&#160;&#160;&#160;((((uint32_t)x-1)&lt;&lt;<a class="el" href="_nano103_8h.html#ad3497ae46c17d1eebd8541fdfed046e1">CLK_CLKDIV1_TMR3DIV_Pos</a>) &amp; <a class="el" href="_nano103_8h.html#a4b550d9be3c274b059109996ccd573db">CLK_CLKDIV1_TMR3DIV_Msk</a>)          /* CLKDIV1 Setting for TMR3 clock divider. It could be 1~16*/</td></tr>
<tr class="separator:ga05486feac41332744ee65cced5dd643e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9070f5cdb0aece5cd6b4174fbd10b647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9070f5cdb0aece5cd6b4174fbd10b647">CLK_SC0_CLK_DIVIDER</a>(x)&#160;&#160;&#160;((((uint32_t)x-1)&lt;&lt;<a class="el" href="_nano103_8h.html#aec5b87748613396a3fc824601d58e370">CLK_CLKDIV0_SC0DIV_Pos</a>)  &amp; <a class="el" href="_nano103_8h.html#a2df9b1a246d7c1e5b29f75dd9e2e38fd">CLK_CLKDIV0_SC0DIV_Msk</a>)           /* CLKDIV0 Setting for <a class="el" href="group___n_a_n_o103___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gadab49b9fc27febd87bbc529b0b9a5d67">SC0</a> clock divider. It could be 1~16*/</td></tr>
<tr class="separator:ga9070f5cdb0aece5cd6b4174fbd10b647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga286ed715914961985c6a352ef4e63733"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga286ed715914961985c6a352ef4e63733">CLK_SC1_CLK_DIVIDER</a>(x)&#160;&#160;&#160;((((uint32_t)x-1)&lt;&lt;<a class="el" href="_nano103_8h.html#a127f57e082cf75ddfede83a2abded547">CLK_CLKDIV1_SC1DIV_Pos</a>)  &amp; <a class="el" href="_nano103_8h.html#adaac4138305de6c7eb6afde9413109ec">CLK_CLKDIV1_SC1DIV_Msk</a>)           /* CLKDIV1 Setting for <a class="el" href="group___n_a_n_o103___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga8aeb36cc3ad2c5cc4eb7d4782160a14c">SC1</a> clock divider. It could be 1~16*/</td></tr>
<tr class="separator:ga286ed715914961985c6a352ef4e63733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05b43f9775b946d78d652472a03f0d50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga05b43f9775b946d78d652472a03f0d50">CLK_CLKSEL0_STCLKSEL_HCLK</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:ga05b43f9775b946d78d652472a03f0d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa8e4b29dfc7af52a5edfddb04dbc48d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaa8e4b29dfc7af52a5edfddb04dbc48d">CLK_CLKSEL0_STCLKSEL_HCLK_DIV8</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:gaaa8e4b29dfc7af52a5edfddb04dbc48d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga735fa86a56fbd1ab37f2f83ab095f738"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga735fa86a56fbd1ab37f2f83ab095f738">CLK_CLKO_EN</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga735fa86a56fbd1ab37f2f83ab095f738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaed301d413410909b7358444d34a358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafaed301d413410909b7358444d34a358">CLK_WK_INTSTS_IS</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gafaed301d413410909b7358444d34a358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaece48376de6a6e9090b8c394344e8636"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaece48376de6a6e9090b8c394344e8636">MODULE_APBCLK</a>(x)&#160;&#160;&#160;((x &gt;&gt;31) &amp; 0x1)</td></tr>
<tr class="separator:gaece48376de6a6e9090b8c394344e8636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbcd006f65cef4b22d0d1bca3b1afef3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafbcd006f65cef4b22d0d1bca3b1afef3">MODULE_CLKSEL</a>(x)&#160;&#160;&#160;((x &gt;&gt;29) &amp; 0x3)</td></tr>
<tr class="separator:gafbcd006f65cef4b22d0d1bca3b1afef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dc9f42c7ab6aeb4ba024b8fdb16f930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2dc9f42c7ab6aeb4ba024b8fdb16f930">MODULE_CLKSEL_Msk</a>(x)&#160;&#160;&#160;((x &gt;&gt;25) &amp; 0xf)</td></tr>
<tr class="separator:ga2dc9f42c7ab6aeb4ba024b8fdb16f930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b25b61e468527aaaa7f38f09e48121e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9b25b61e468527aaaa7f38f09e48121e">MODULE_CLKSEL_Pos</a>(x)&#160;&#160;&#160;((x &gt;&gt;20) &amp; 0x1f)</td></tr>
<tr class="separator:ga9b25b61e468527aaaa7f38f09e48121e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaea38131f5a6d44c686cc6d5e634493"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaeaea38131f5a6d44c686cc6d5e634493">MODULE_CLKDIV</a>(x)&#160;&#160;&#160;((x &gt;&gt;18) &amp; 0x3)</td></tr>
<tr class="separator:gaeaea38131f5a6d44c686cc6d5e634493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd85866b3fa7a302a80aa94c2b394bb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd85866b3fa7a302a80aa94c2b394bb0">MODULE_CLKDIV_Msk</a>(x)&#160;&#160;&#160;((x &gt;&gt;10) &amp; 0xff)</td></tr>
<tr class="separator:gabd85866b3fa7a302a80aa94c2b394bb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab72016bfc37d178f20aeb164b213eaf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab72016bfc37d178f20aeb164b213eaf5">MODULE_CLKDIV_Pos</a>(x)&#160;&#160;&#160;((x &gt;&gt;5 ) &amp; 0x1f)</td></tr>
<tr class="separator:gab72016bfc37d178f20aeb164b213eaf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd693274238f70a5351e2f9e9af43caf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd693274238f70a5351e2f9e9af43caf">MODULE_IP_EN_Pos</a>(x)&#160;&#160;&#160;((x &gt;&gt;0 ) &amp; 0x1f)</td></tr>
<tr class="separator:gabd693274238f70a5351e2f9e9af43caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ba0e54c58638770ff47160b4092ab7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2ba0e54c58638770ff47160b4092ab7d">MODULE_NoMsk</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga2ba0e54c58638770ff47160b4092ab7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68eddd535923d17ddbc8bb03bab70b3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga68eddd535923d17ddbc8bb03bab70b3b">NA</a>&#160;&#160;&#160;<a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2ba0e54c58638770ff47160b4092ab7d">MODULE_NoMsk</a></td></tr>
<tr class="separator:ga68eddd535923d17ddbc8bb03bab70b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga058b6fe8b3177be8d5031245d52605e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga058b6fe8b3177be8d5031245d52605e2">MODULE_APBCLK_ENC</a>(x)&#160;&#160;&#160;(((x) &amp; 0x01) &lt;&lt; 31)</td></tr>
<tr class="separator:ga058b6fe8b3177be8d5031245d52605e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae21a33afd5ae9ff3dbc4dd818bade8fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae21a33afd5ae9ff3dbc4dd818bade8fe">MODULE_CLKSEL_ENC</a>(x)&#160;&#160;&#160;(((x) &amp; 0x03) &lt;&lt; 29)</td></tr>
<tr class="separator:gae21a33afd5ae9ff3dbc4dd818bade8fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86bbe2d7863858d8fbaf6f3e36279ac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga86bbe2d7863858d8fbaf6f3e36279ac4">MODULE_CLKSEL_Msk_ENC</a>(x)&#160;&#160;&#160;(((x) &amp; 0x0f) &lt;&lt; 25)</td></tr>
<tr class="separator:ga86bbe2d7863858d8fbaf6f3e36279ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd8114dc240d230371500f4d95ac2222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd8114dc240d230371500f4d95ac2222">MODULE_CLKSEL_Pos_ENC</a>(x)&#160;&#160;&#160;(((x) &amp; 0x1f) &lt;&lt; 20)</td></tr>
<tr class="separator:gabd8114dc240d230371500f4d95ac2222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eb02ca5a5a7647f4d9b7a09589ea906"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8eb02ca5a5a7647f4d9b7a09589ea906">MODULE_CLKDIV_ENC</a>(x)&#160;&#160;&#160;(((x) &amp; 0x03) &lt;&lt; 18)</td></tr>
<tr class="separator:ga8eb02ca5a5a7647f4d9b7a09589ea906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac10fc419fc00af3430d8e8d8beccf927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac10fc419fc00af3430d8e8d8beccf927">MODULE_CLKDIV_Msk_ENC</a>(x)&#160;&#160;&#160;(((x) &amp; 0xff) &lt;&lt; 10)</td></tr>
<tr class="separator:gac10fc419fc00af3430d8e8d8beccf927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53ae78be36ca1ab74a7f2f7a604644de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga53ae78be36ca1ab74a7f2f7a604644de">MODULE_CLKDIV_Pos_ENC</a>(x)&#160;&#160;&#160;(((x) &amp; 0x1f) &lt;&lt;  5)</td></tr>
<tr class="separator:ga53ae78be36ca1ab74a7f2f7a604644de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5588dcf5ec13a885715c1ae6fd4d8a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf5588dcf5ec13a885715c1ae6fd4d8a1">MODULE_IP_EN_Pos_ENC</a>(x)&#160;&#160;&#160;(((x) &amp; 0x1f) &lt;&lt;  0)</td></tr>
<tr class="separator:gaf5588dcf5ec13a885715c1ae6fd4d8a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a97cb797227115422567265f24f66b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9a97cb797227115422567265f24f66b6">GPIO_MODULE</a></td></tr>
<tr class="separator:ga9a97cb797227115422567265f24f66b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b4aed1e44d508f4cec4c2fa010e87a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6b4aed1e44d508f4cec4c2fa010e87a4">PDMA_MODULE</a></td></tr>
<tr class="separator:ga6b4aed1e44d508f4cec4c2fa010e87a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b2830e9edec3742c92ebd5269dbf9bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6b2830e9edec3742c92ebd5269dbf9bc">ISP_MODULE</a></td></tr>
<tr class="separator:ga6b2830e9edec3742c92ebd5269dbf9bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad992df4b54bf7d932a30025bf8b3f29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaad992df4b54bf7d932a30025bf8b3f29">SRAM_MODULE</a></td></tr>
<tr class="separator:gaad992df4b54bf7d932a30025bf8b3f29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7050221d06c9c890431befe9cf96fce8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7050221d06c9c890431befe9cf96fce8">STC_MODULE</a></td></tr>
<tr class="separator:ga7050221d06c9c890431befe9cf96fce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefc5c5d4f6d46fa66126a8b471e6b333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaefc5c5d4f6d46fa66126a8b471e6b333">WDT_MODULE</a></td></tr>
<tr class="separator:gaefc5c5d4f6d46fa66126a8b471e6b333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae33357c857a7680e094a3335a441c107"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae33357c857a7680e094a3335a441c107">WWDT_MODULE</a></td></tr>
<tr class="separator:gae33357c857a7680e094a3335a441c107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8d32cdc45f0f40f63a3275249f1a270"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab8d32cdc45f0f40f63a3275249f1a270">RTC_MODULE</a></td></tr>
<tr class="separator:gab8d32cdc45f0f40f63a3275249f1a270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4490f2058973aa7507893ae3040e30ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4490f2058973aa7507893ae3040e30ae">TMR0_MODULE</a></td></tr>
<tr class="separator:ga4490f2058973aa7507893ae3040e30ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f3c0420befc3fd680c619482c652701"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4f3c0420befc3fd680c619482c652701">TMR1_MODULE</a></td></tr>
<tr class="separator:ga4f3c0420befc3fd680c619482c652701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41a6b20c5710598bd2980a833c52c324"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga41a6b20c5710598bd2980a833c52c324">TMR2_MODULE</a></td></tr>
<tr class="separator:ga41a6b20c5710598bd2980a833c52c324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a5e7dd49028df1d6ca7236c78fb579d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1a5e7dd49028df1d6ca7236c78fb579d">TMR3_MODULE</a></td></tr>
<tr class="separator:ga1a5e7dd49028df1d6ca7236c78fb579d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04c349396e3a4d47b0eab52a9514ee83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga04c349396e3a4d47b0eab52a9514ee83">CLKO_MODULE</a></td></tr>
<tr class="separator:ga04c349396e3a4d47b0eab52a9514ee83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31b22702b1673f42d13e2a26d7d18502"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga31b22702b1673f42d13e2a26d7d18502">I2C0_MODULE</a></td></tr>
<tr class="separator:ga31b22702b1673f42d13e2a26d7d18502"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6281d1cecdad4bc845c1062e177c9049"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6281d1cecdad4bc845c1062e177c9049">I2C1_MODULE</a></td></tr>
<tr class="separator:ga6281d1cecdad4bc845c1062e177c9049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0608abe0d41193085828c0595640dbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf0608abe0d41193085828c0595640dbc">ACMP0_MODULE</a></td></tr>
<tr class="separator:gaf0608abe0d41193085828c0595640dbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga596830ce09a1794429c50f4351919d2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga596830ce09a1794429c50f4351919d2d">SPI0_MODULE</a></td></tr>
<tr class="separator:ga596830ce09a1794429c50f4351919d2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90108a6efaa99717d1666be2fc2bdabb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga90108a6efaa99717d1666be2fc2bdabb">SPI1_MODULE</a></td></tr>
<tr class="separator:ga90108a6efaa99717d1666be2fc2bdabb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae86f6834ba2d7cf57fa9878ef36711c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae86f6834ba2d7cf57fa9878ef36711c1">SPI2_MODULE</a></td></tr>
<tr class="separator:gae86f6834ba2d7cf57fa9878ef36711c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27aebc2314ec3517afc47bbf379a116e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga27aebc2314ec3517afc47bbf379a116e">SPI3_MODULE</a></td></tr>
<tr class="separator:ga27aebc2314ec3517afc47bbf379a116e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28e1e43abf54cf8f715fead42010e7e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga28e1e43abf54cf8f715fead42010e7e9">UART0_MODULE</a></td></tr>
<tr class="separator:ga28e1e43abf54cf8f715fead42010e7e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga558446e460cc69dfb2ac567e961ab262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga558446e460cc69dfb2ac567e961ab262">UART1_MODULE</a></td></tr>
<tr class="separator:ga558446e460cc69dfb2ac567e961ab262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bf1d238754b9ce4f9551e9dda7097fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8bf1d238754b9ce4f9551e9dda7097fb">PWM0_MODULE</a></td></tr>
<tr class="separator:ga8bf1d238754b9ce4f9551e9dda7097fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c7bc484e427369d477792d9e432723e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4c7bc484e427369d477792d9e432723e">ADC_MODULE</a></td></tr>
<tr class="separator:ga4c7bc484e427369d477792d9e432723e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga588a58b8cbf42cb3953de47d45ce4332"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga588a58b8cbf42cb3953de47d45ce4332">SC0_MODULE</a></td></tr>
<tr class="separator:ga588a58b8cbf42cb3953de47d45ce4332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad64da455968e6741c3b5be6aa65be0aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad64da455968e6741c3b5be6aa65be0aa">SC1_MODULE</a></td></tr>
<tr class="separator:gad64da455968e6741c3b5be6aa65be0aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gaf0608abe0d41193085828c0595640dbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0608abe0d41193085828c0595640dbc">&#9670;&nbsp;</a></span>ACMP0_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ACMP0_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ACMP0 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00308">308</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga4c7bc484e427369d477792d9e432723e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c7bc484e427369d477792d9e432723e">&#9670;&nbsp;</a></span>ADC_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00316">316</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga64ac94619889e42c223046ccadc0666e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64ac94619889e42c223046ccadc0666e">&#9670;&nbsp;</a></span>CLK_ADC_CLK_DIVIDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_ADC_CLK_DIVIDER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((((uint32_t)x-1)&lt;&lt;<a class="el" href="_nano103_8h.html#a9ac9904d4cbd3d86d889b230a938670c">CLK_CLKDIV0_ADCDIV_Pos</a>)  &amp; <a class="el" href="_nano103_8h.html#aca7f18d85c34566a3d65430246ed6340">CLK_CLKDIV0_ADCDIV_Msk</a>)           /* CLKDIV0 Setting for <a class="el" href="group___n_a_n_o103___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga54d148b91f3d356713f7e367a2243bea">ADC</a> clock divider. It could be 1~256*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00249">249</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga76205366ed251f25107cf9d0c8a4d626"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76205366ed251f25107cf9d0c8a4d626">&#9670;&nbsp;</a></span>CLK_AHBCLK_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_AHBCLK_DMA_EN&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00060">60</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gab547565a599bd632ef91326762ac98a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab547565a599bd632ef91326762ac98a6">&#9670;&nbsp;</a></span>CLK_AHBCLK_GPIO_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_AHBCLK_GPIO_EN&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00059">59</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga48565dccc7fd76e3d61c45d1beaa3ec7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48565dccc7fd76e3d61c45d1beaa3ec7">&#9670;&nbsp;</a></span>CLK_AHBCLK_ISP_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_AHBCLK_ISP_EN&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash ISP controller clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00061">61</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gac6a75839395ba5720740cf95d5de8a4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6a75839395ba5720740cf95d5de8a4c">&#9670;&nbsp;</a></span>CLK_AHBCLK_SRAM_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_AHBCLK_SRAM_EN&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRAM Controller Clock Enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00062">62</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga53798f4e7ccbe96ab2b4a05284dd2f4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53798f4e7ccbe96ab2b4a05284dd2f4d">&#9670;&nbsp;</a></span>CLK_AHBCLK_TICK_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_AHBCLK_TICK_EN&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System Tick Clock Enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00063">63</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga8d259ea67b2d23f3442898984f4b082b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d259ea67b2d23f3442898984f4b082b">&#9670;&nbsp;</a></span>CLK_APB0DIV_1_16HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APB0DIV_1_16HCLK&#160;&#160;&#160;(0x4UL&lt;&lt;CLK_APBDIV_APB0DIV_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select PCLK0 clock source from 1/16HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00237">237</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga5e1813f25b30f59fe707b13f93656580"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e1813f25b30f59fe707b13f93656580">&#9670;&nbsp;</a></span>CLK_APB0DIV_1_2HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APB0DIV_1_2HCLK&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_APBDIV_APB0DIV_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select PCLK0 clock source from 1/2HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00234">234</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga5f43dd5ca7abad4e7ad2b881dfeda4c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f43dd5ca7abad4e7ad2b881dfeda4c2">&#9670;&nbsp;</a></span>CLK_APB0DIV_1_4HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APB0DIV_1_4HCLK&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_APBDIV_APB0DIV_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select PCLK0 clock source from 1/4HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00235">235</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga29d17c4a5dc03cb2066d948671a2b513"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29d17c4a5dc03cb2066d948671a2b513">&#9670;&nbsp;</a></span>CLK_APB0DIV_1_8HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APB0DIV_1_8HCLK&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_APBDIV_APB0DIV_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select PCLK0 clock source from 1/8HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00236">236</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaa953d86ff9b6a5367ed44a5864f8fe77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa953d86ff9b6a5367ed44a5864f8fe77">&#9670;&nbsp;</a></span>CLK_APB0DIV_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APB0DIV_HCLK&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_APBDIV_APB0DIV_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select PCLK0 clock source from HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00233">233</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga039f7d3e2fa39ccc788117b26f180ee1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga039f7d3e2fa39ccc788117b26f180ee1">&#9670;&nbsp;</a></span>CLK_APB1DIV_1_16HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APB1DIV_1_16HCLK&#160;&#160;&#160;(0x4UL&lt;&lt;CLK_APBDIV_APB1DIV_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select PCLK1 clock source from 1/16HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00242">242</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga6635ed2ddf2794b6f048709cb9b63240"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6635ed2ddf2794b6f048709cb9b63240">&#9670;&nbsp;</a></span>CLK_APB1DIV_1_2HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APB1DIV_1_2HCLK&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_APBDIV_APB1DIV_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select PCLK1 clock source from 1/2HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00239">239</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga63b9e855bfca701a994e941eec1e4e0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63b9e855bfca701a994e941eec1e4e0e">&#9670;&nbsp;</a></span>CLK_APB1DIV_1_4HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APB1DIV_1_4HCLK&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_APBDIV_APB1DIV_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select PCLK1 clock source from 1/4HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00240">240</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaac88d7b36d2a2771807cfa8d24865f26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac88d7b36d2a2771807cfa8d24865f26">&#9670;&nbsp;</a></span>CLK_APB1DIV_1_8HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APB1DIV_1_8HCLK&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_APBDIV_APB1DIV_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select PCLK1 clock source from 1/8HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00241">241</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaec582e585eb486bcbdeb51fcb7d84e57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec582e585eb486bcbdeb51fcb7d84e57">&#9670;&nbsp;</a></span>CLK_APB1DIV_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APB1DIV_HCLK&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_APBDIV_APB1DIV_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select PCLK1 clock source from HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00238">238</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga31a8b737969c0c5774512d66aa7af6b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31a8b737969c0c5774512d66aa7af6b9">&#9670;&nbsp;</a></span>CLK_APBCLK_ACMP0_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_ACMP0_EN&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ACMP0 clock Enable Control </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00075">75</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga9d85b0d6b91bfa9124a1db654f4e3fd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d85b0d6b91bfa9124a1db654f4e3fd5">&#9670;&nbsp;</a></span>CLK_APBCLK_ADC_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_ADC_EN&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00083">83</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga070d4bce6aaada191f46fc95380d8a2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga070d4bce6aaada191f46fc95380d8a2a">&#9670;&nbsp;</a></span>CLK_APBCLK_CLKOC_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_CLKOC_EN&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Frequency Divider Output clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00072">72</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga7384ef1cda5a921eb49dea43c4f91a23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7384ef1cda5a921eb49dea43c4f91a23">&#9670;&nbsp;</a></span>CLK_APBCLK_I2C0_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_I2C0_EN&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C 0 clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00073">73</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga9796146061e1666e00a6c79a61214362"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9796146061e1666e00a6c79a61214362">&#9670;&nbsp;</a></span>CLK_APBCLK_I2C1_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_I2C1_EN&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C 1 clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00074">74</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga88d0e82b93a0019c3574053771f8379a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88d0e82b93a0019c3574053771f8379a">&#9670;&nbsp;</a></span>CLK_APBCLK_PWM0_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_PWM0_EN&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWM0 clock Enable Control </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00082">82</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gac0f47a107761dd520a1170d5d82f8d7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0f47a107761dd520a1170d5d82f8d7d">&#9670;&nbsp;</a></span>CLK_APBCLK_RTC_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_RTC_EN&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00067">67</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga7bbf81f0794c59e7bbf11d707cb59c70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7bbf81f0794c59e7bbf11d707cb59c70">&#9670;&nbsp;</a></span>CLK_APBCLK_SC0_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_SC0_EN&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SmartCard 0 Clock Enable Control </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00084">84</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga55d14a8cf7347d05a7a20fc0c5d600ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55d14a8cf7347d05a7a20fc0c5d600ba">&#9670;&nbsp;</a></span>CLK_APBCLK_SC1_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_SC1_EN&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SmartCard 1 Clock Enable Control </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00085">85</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaf2dc470659b5caa20d9a69effee95e53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2dc470659b5caa20d9a69effee95e53">&#9670;&nbsp;</a></span>CLK_APBCLK_SPI0_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_SPI0_EN&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI 0 clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00076">76</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaad087801330ec514a6a08ba49c0f8f72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad087801330ec514a6a08ba49c0f8f72">&#9670;&nbsp;</a></span>CLK_APBCLK_SPI1_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_SPI1_EN&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI 1 clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00077">77</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gab71c53b5be19015b9d85195f1d4a7fff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab71c53b5be19015b9d85195f1d4a7fff">&#9670;&nbsp;</a></span>CLK_APBCLK_SPI2_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_SPI2_EN&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI 2 clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00078">78</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga09d96c8e606fef1949bdffc84e7b453f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09d96c8e606fef1949bdffc84e7b453f">&#9670;&nbsp;</a></span>CLK_APBCLK_SPI3_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_SPI3_EN&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI 3 clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00079">79</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gab3f922504070a653e115fe90998462c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3f922504070a653e115fe90998462c5">&#9670;&nbsp;</a></span>CLK_APBCLK_TMR0_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_TMR0_EN&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer 0 clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00068">68</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga6aba478d6e73ca1482d9b46d0b9714c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6aba478d6e73ca1482d9b46d0b9714c5">&#9670;&nbsp;</a></span>CLK_APBCLK_TMR1_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_TMR1_EN&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer 1 clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00069">69</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga37c22f94fc870ad134eae102a339cfd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37c22f94fc870ad134eae102a339cfd4">&#9670;&nbsp;</a></span>CLK_APBCLK_TMR2_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_TMR2_EN&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer 2 clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00070">70</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gacb2aac69d7c820c5f3d8ccd54f571a42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb2aac69d7c820c5f3d8ccd54f571a42">&#9670;&nbsp;</a></span>CLK_APBCLK_TMR3_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_TMR3_EN&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer 3 clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00071">71</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga12482f15d82164ee088b5e043ba40bd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12482f15d82164ee088b5e043ba40bd2">&#9670;&nbsp;</a></span>CLK_APBCLK_UART0_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_UART0_EN&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART 0 clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00080">80</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga93064ca01354e420a5dc3cdaa47976de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93064ca01354e420a5dc3cdaa47976de">&#9670;&nbsp;</a></span>CLK_APBCLK_UART1_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_UART1_EN&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART 1 clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00081">81</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga1c7bfa98982784f6ffbd021d86951b11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c7bfa98982784f6ffbd021d86951b11">&#9670;&nbsp;</a></span>CLK_APBCLK_WDT_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_WDT_EN&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Watchdog clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00066">66</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga735fa86a56fbd1ab37f2f83ab095f738"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga735fa86a56fbd1ab37f2f83ab095f738">&#9670;&nbsp;</a></span>CLK_CLKO_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKO_EN&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Frequency divider enable bit </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00261">261</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga3f6f2a7682c3b1378e24c1a6502df356"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f6f2a7682c3b1378e24c1a6502df356">&#9670;&nbsp;</a></span>CLK_CLKSEL0_HCLKSEL_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_HCLKSEL_HIRC&#160;&#160;&#160;(0x4UL&lt;&lt;CLK_CLKSEL0_HCLKSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select HCLK clock source from high speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00141">141</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gae9f62e17395760588d139fccbefa5259"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9f62e17395760588d139fccbefa5259">&#9670;&nbsp;</a></span>CLK_CLKSEL0_HCLKSEL_HIRC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_HCLKSEL_HIRC0&#160;&#160;&#160;(0x4UL&lt;&lt;CLK_CLKSEL0_HCLKSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select HCLK clock source from high speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00142">142</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga6f0562a0e43c4d2dfe3c050dcf10f498"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f0562a0e43c4d2dfe3c050dcf10f498">&#9670;&nbsp;</a></span>CLK_CLKSEL0_HCLKSEL_HIRC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_HCLKSEL_HIRC1&#160;&#160;&#160;(0xCUL&lt;&lt;CLK_CLKSEL0_HCLKSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select HCLK clock source from high speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00143">143</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga8de89bde1a3f9704d9c9f6ab9d333f81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8de89bde1a3f9704d9c9f6ab9d333f81">&#9670;&nbsp;</a></span>CLK_CLKSEL0_HCLKSEL_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_HCLKSEL_HXT&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL0_HCLKSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select HCLK clock source from high speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00137">137</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga8939e75a5d1b9249139415d2770ca9ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8939e75a5d1b9249139415d2770ca9ea">&#9670;&nbsp;</a></span>CLK_CLKSEL0_HCLKSEL_LIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_HCLKSEL_LIRC&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL0_HCLKSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select HCLK clock source from low speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00140">140</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga97968b5fe5c2f015b7681aa6f75c7e37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97968b5fe5c2f015b7681aa6f75c7e37">&#9670;&nbsp;</a></span>CLK_CLKSEL0_HCLKSEL_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_HCLKSEL_LXT&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL0_HCLKSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select HCLK clock source from low speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00138">138</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga6702124d273d331ab810487447563962"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6702124d273d331ab810487447563962">&#9670;&nbsp;</a></span>CLK_CLKSEL0_HCLKSEL_MIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_HCLKSEL_MIRC&#160;&#160;&#160;(0x5UL&lt;&lt;CLK_CLKSEL0_HCLKSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select HCLK clock source from medium speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00144">144</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga5c6a5be1eaec8564bade0b245da8abd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c6a5be1eaec8564bade0b245da8abd4">&#9670;&nbsp;</a></span>CLK_CLKSEL0_HCLKSEL_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_HCLKSEL_PLL&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL0_HCLKSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select HCLK clock source from PLL </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00139">139</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gafef5d86b8adc49fa365c0bc0f368d26d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafef5d86b8adc49fa365c0bc0f368d26d">&#9670;&nbsp;</a></span>CLK_CLKSEL0_ISPSEL_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_ISPSEL_HIRC&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL0_ISPSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select ISP clock source from high speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00145">145</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaa610cae35220c12018a3734bc0b5c39d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa610cae35220c12018a3734bc0b5c39d">&#9670;&nbsp;</a></span>CLK_CLKSEL0_ISPSEL_MIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_ISPSEL_MIRC&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL0_ISPSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select ISP clock source from medium speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00146">146</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga05b43f9775b946d78d652472a03f0d50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05b43f9775b946d78d652472a03f0d50">&#9670;&nbsp;</a></span>CLK_CLKSEL0_STCLKSEL_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_STCLKSEL_HCLK&#160;&#160;&#160;(1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting systick clock source as external HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00257">257</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaaa8e4b29dfc7af52a5edfddb04dbc48d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa8e4b29dfc7af52a5edfddb04dbc48d">&#9670;&nbsp;</a></span>CLK_CLKSEL0_STCLKSEL_HCLK_DIV8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_STCLKSEL_HCLK_DIV8&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting systick clock source as external HCLK/8 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00258">258</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga4dc4bf7d7427f56c01ea00166c31b543"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4dc4bf7d7427f56c01ea00166c31b543">&#9670;&nbsp;</a></span>CLK_CLKSEL1_ADCSEL_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_ADCSEL_HCLK&#160;&#160;&#160;(0x5UL&lt;&lt;CLK_CLKSEL1_ADCSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select ADC clock source from HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00174">174</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gabecc82b4a09eec656e54443ac6b6aca2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabecc82b4a09eec656e54443ac6b6aca2">&#9670;&nbsp;</a></span>CLK_CLKSEL1_ADCSEL_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_ADCSEL_HIRC&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL1_ADCSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select ADC clock source from high speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00172">172</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gad650a87854bf13269a1ea1ab9e788595"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad650a87854bf13269a1ea1ab9e788595">&#9670;&nbsp;</a></span>CLK_CLKSEL1_ADCSEL_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_ADCSEL_HXT&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL1_ADCSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select ADC clock source from high speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00169">169</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga7f45a5245e4c31c40ff518c00bd93b5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f45a5245e4c31c40ff518c00bd93b5c">&#9670;&nbsp;</a></span>CLK_CLKSEL1_ADCSEL_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_ADCSEL_LXT&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL1_ADCSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select ADC clock source from low speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00170">170</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga82d68c03f558691c74d304ed15d63571"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82d68c03f558691c74d304ed15d63571">&#9670;&nbsp;</a></span>CLK_CLKSEL1_ADCSEL_MIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_ADCSEL_MIRC&#160;&#160;&#160;(0x4UL&lt;&lt;CLK_CLKSEL1_ADCSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select ADC clock source from medium speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00173">173</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaf7d9f5283b0b5e2880588d0840166e32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7d9f5283b0b5e2880588d0840166e32">&#9670;&nbsp;</a></span>CLK_CLKSEL1_ADCSEL_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_ADCSEL_PLL&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL1_ADCSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select ADC clock source from PLL </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00171">171</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga9392b0e9d300648fdc7f90fa2eae7983"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9392b0e9d300648fdc7f90fa2eae7983">&#9670;&nbsp;</a></span>CLK_CLKSEL1_PWM0SEL_PCLK0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_PWM0SEL_PCLK0&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL1_PWM0SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select PWM0 clock source from PCLK0 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00154">154</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gac360592af68b4114abb4c1b80e3ed2a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac360592af68b4114abb4c1b80e3ed2a2">&#9670;&nbsp;</a></span>CLK_CLKSEL1_PWM0SEL_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_PWM0SEL_PLL&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL1_PWM0SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select PWM0 clock source from PLL </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00153">153</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga3cda62c1636cb27fc96703e5264d7d08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3cda62c1636cb27fc96703e5264d7d08">&#9670;&nbsp;</a></span>CLK_CLKSEL1_SPI0SEL_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_SPI0SEL_HCLK&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL1_SPI0SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select SPI0 clock source from HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00178">178</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gade5b58e7be4aeb79686acd7060ed1d8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade5b58e7be4aeb79686acd7060ed1d8f">&#9670;&nbsp;</a></span>CLK_CLKSEL1_SPI0SEL_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_SPI0SEL_HIRC&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL1_SPI0SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select SPI0 clock source from high speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00177">177</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga91d298cadbfd5f1ed5f18b94964db244"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91d298cadbfd5f1ed5f18b94964db244">&#9670;&nbsp;</a></span>CLK_CLKSEL1_SPI0SEL_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_SPI0SEL_HXT&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL1_SPI0SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select SPI0 clock source from high speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00175">175</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga15ed349f529922cbaffe61df327d305d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15ed349f529922cbaffe61df327d305d">&#9670;&nbsp;</a></span>CLK_CLKSEL1_SPI0SEL_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_SPI0SEL_PLL&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL1_SPI0SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select SPI0 clock source from PLL </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00176">176</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaa7a442102b87878e3453bf314013bd91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7a442102b87878e3453bf314013bd91">&#9670;&nbsp;</a></span>CLK_CLKSEL1_SPI2SEL_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_SPI2SEL_HCLK&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL1_SPI2SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select SPI2 clock source from HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00182">182</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga2eb32e01e2467098b6a4aa541a3773e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2eb32e01e2467098b6a4aa541a3773e6">&#9670;&nbsp;</a></span>CLK_CLKSEL1_SPI2SEL_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_SPI2SEL_HIRC&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL1_SPI2SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select SPI2 clock source from high speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00181">181</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga06457c3743c9a9d8ba1e0f234656bba1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06457c3743c9a9d8ba1e0f234656bba1">&#9670;&nbsp;</a></span>CLK_CLKSEL1_SPI2SEL_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_SPI2SEL_HXT&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL1_SPI2SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select SPI2 clock source from high speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00179">179</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga34b7ffed262eb0df9bc88d349059c1da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34b7ffed262eb0df9bc88d349059c1da">&#9670;&nbsp;</a></span>CLK_CLKSEL1_SPI2SEL_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_SPI2SEL_PLL&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL1_SPI2SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select SPI2 clock source from PLL </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00180">180</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gac61a961a61f74471e3888badfb5af814"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac61a961a61f74471e3888badfb5af814">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR0SEL_EXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR0SEL_EXT&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL1_TMR0SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR0 clock source from external trigger </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00160">160</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga134a4e57c9e92b1f21a6b18679d913c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga134a4e57c9e92b1f21a6b18679d913c3">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR0SEL_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR0SEL_HCLK&#160;&#160;&#160;(0x6UL&lt;&lt;CLK_CLKSEL1_TMR0SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR0 clock source from HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00161">161</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga8c5fb49e17b87abd576fc7f8d4b534ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c5fb49e17b87abd576fc7f8d4b534ee">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR0SEL_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR0SEL_HIRC&#160;&#160;&#160;(0x4UL&lt;&lt;CLK_CLKSEL1_TMR0SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR0 clock source from high speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00158">158</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga960d78ea1935ed0962fd0e997ce350fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga960d78ea1935ed0962fd0e997ce350fa">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR0SEL_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR0SEL_HXT&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL1_TMR0SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR0 clock source from high speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00155">155</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga27f6d58fe38288757fc6dbe97997feb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27f6d58fe38288757fc6dbe97997feb7">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR0SEL_LIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR0SEL_LIRC&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL1_TMR0SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR0 clock source from low speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00157">157</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gac6be8d97891d9550a556a796656af3a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6be8d97891d9550a556a796656af3a2">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR0SEL_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR0SEL_LXT&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL1_TMR0SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR0 clock source from low speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00156">156</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gad115db345619017523f03d567561f22a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad115db345619017523f03d567561f22a">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR0SEL_MIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR0SEL_MIRC&#160;&#160;&#160;(0x5UL&lt;&lt;CLK_CLKSEL1_TMR0SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR0 clock source from medium speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00159">159</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaca676f7225d18e5f28cbcf329878571c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca676f7225d18e5f28cbcf329878571c">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR1SEL_EXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR1SEL_EXT&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL1_TMR1SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR1 clock source from external trigger </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00167">167</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gac4aa930d3195f2d7f4dd8ec61c9a7772"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4aa930d3195f2d7f4dd8ec61c9a7772">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR1SEL_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR1SEL_HCLK&#160;&#160;&#160;(0x6UL&lt;&lt;CLK_CLKSEL1_TMR1SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR1 clock source from HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00168">168</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga6fe11ba8b825215ccc81c4c77ad79b08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fe11ba8b825215ccc81c4c77ad79b08">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR1SEL_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR1SEL_HIRC&#160;&#160;&#160;(0x4UL&lt;&lt;CLK_CLKSEL1_TMR1SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR1 clock source from high speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00165">165</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaf09ef240dc9a4e83204cd408f12f5618"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf09ef240dc9a4e83204cd408f12f5618">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR1SEL_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR1SEL_HXT&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL1_TMR1SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR1 clock source from high speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00162">162</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga0327b9388c741a3c2b77404c00a9d565"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0327b9388c741a3c2b77404c00a9d565">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR1SEL_LIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR1SEL_LIRC&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL1_TMR1SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR1 clock source from low speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00164">164</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga0ca0cfba6a9de82e1ba869cc365a8e09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ca0cfba6a9de82e1ba869cc365a8e09">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR1SEL_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR1SEL_LXT&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL1_TMR1SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR1 clock source from low speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00163">163</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga273bb4aff40b1a602238d51bc8a7a543"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga273bb4aff40b1a602238d51bc8a7a543">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR1SEL_MIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR1SEL_MIRC&#160;&#160;&#160;(0x5UL&lt;&lt;CLK_CLKSEL1_TMR1SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR1 clock source from medium speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00166">166</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga7a39bb8a064e623dc18993f182493b7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a39bb8a064e623dc18993f182493b7f">&#9670;&nbsp;</a></span>CLK_CLKSEL1_UART0SEL_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_UART0SEL_HIRC&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL1_UART0SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select UART0 clock source from high speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00151">151</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga64a3abccd7bb0fd028a1106a63c74775"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64a3abccd7bb0fd028a1106a63c74775">&#9670;&nbsp;</a></span>CLK_CLKSEL1_UART0SEL_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_UART0SEL_HXT&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL1_UART0SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select UART0 clock source from high speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00148">148</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga509f7a1cbc6e7c18ce4f998ff1a68bec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga509f7a1cbc6e7c18ce4f998ff1a68bec">&#9670;&nbsp;</a></span>CLK_CLKSEL1_UART0SEL_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_UART0SEL_LXT&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL1_UART0SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select UART0 clock source from low speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00149">149</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga1f39db28a238189ddef2fabf33f446fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f39db28a238189ddef2fabf33f446fb">&#9670;&nbsp;</a></span>CLK_CLKSEL1_UART0SEL_MIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_UART0SEL_MIRC&#160;&#160;&#160;(0x4UL&lt;&lt;CLK_CLKSEL1_UART0SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select UART0 clock source from medium speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00152">152</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga73c06e1cea4c4f5e78feba1bbb2f054b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73c06e1cea4c4f5e78feba1bbb2f054b">&#9670;&nbsp;</a></span>CLK_CLKSEL1_UART0SEL_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_UART0SEL_PLL&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL1_UART0SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select UART0 clock source from PLL </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00150">150</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga6a4337b34abf99504fc998175da98306"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a4337b34abf99504fc998175da98306">&#9670;&nbsp;</a></span>CLK_CLKSEL1_WDTSEL_HCLKDIV2048</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_WDTSEL_HCLKDIV2048&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL1_WDTSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select WDT clock source from HCLK/2048 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00185">185</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaca285a1210e9d83e0b21e6cc19216dc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca285a1210e9d83e0b21e6cc19216dc2">&#9670;&nbsp;</a></span>CLK_CLKSEL1_WDTSEL_LIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_WDTSEL_LIRC&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL1_WDTSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select WDT clock source from low speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00184">184</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga1a9719d10f1a905dba91a38fdd9eb3cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a9719d10f1a905dba91a38fdd9eb3cf">&#9670;&nbsp;</a></span>CLK_CLKSEL1_WDTSEL_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_WDTSEL_LXT&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL1_WDTSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select WDT clock source from low speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00183">183</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga46f2fabb4acdcbb3a071dbe66b26c0f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46f2fabb4acdcbb3a071dbe66b26c0f5">&#9670;&nbsp;</a></span>CLK_CLKSEL1_WWDTSEL_HCLKDIV2048</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_WWDTSEL_HCLKDIV2048&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL1_WWDTSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select WWDT clock source from HCLK/2048 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00187">187</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga928552feeb6c9f9a8d6cf105f74991c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga928552feeb6c9f9a8d6cf105f74991c2">&#9670;&nbsp;</a></span>CLK_CLKSEL1_WWDTSEL_LIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_WWDTSEL_LIRC&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL1_WWDTSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select WWDT clock source from low speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00186">186</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga3b25f3dcdc248709c5d84af9858ae356"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b25f3dcdc248709c5d84af9858ae356">&#9670;&nbsp;</a></span>CLK_CLKSEL2_CLKOSEL_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_CLKOSEL_HCLK&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL2_CLKOSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select CLKO clock source from HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00196">196</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga7f5ca0e6807937555a645ff05d4074a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f5ca0e6807937555a645ff05d4074a6">&#9670;&nbsp;</a></span>CLK_CLKSEL2_CLKOSEL_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_CLKOSEL_HIRC&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL2_CLKOSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select CLKO clock source from high speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00197">197</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gae288de6e0e76491ef65f75013e527177"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae288de6e0e76491ef65f75013e527177">&#9670;&nbsp;</a></span>CLK_CLKSEL2_CLKOSEL_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_CLKOSEL_HXT&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL2_CLKOSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select CLKO clock source from high speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00194">194</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga1de36387381b80490fa514a1ecd44d10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1de36387381b80490fa514a1ecd44d10">&#9670;&nbsp;</a></span>CLK_CLKSEL2_CLKOSEL_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_CLKOSEL_LXT&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL2_CLKOSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select CLKO clock source from low speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00195">195</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gac91cd461839ffa9246734fc18d548ffc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac91cd461839ffa9246734fc18d548ffc">&#9670;&nbsp;</a></span>CLK_CLKSEL2_CLKOSEL_MIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_CLKOSEL_MIRC&#160;&#160;&#160;(0x4UL&lt;&lt;CLK_CLKSEL2_CLKOSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select CLKO clock source from medium speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00198">198</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga519e2b6f644eea31fe4b0b0df8a99381"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga519e2b6f644eea31fe4b0b0df8a99381">&#9670;&nbsp;</a></span>CLK_CLKSEL2_SC0SEL_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_SC0SEL_HCLK&#160;&#160;&#160;(0x4UL&lt;&lt;CLK_CLKSEL2_SC0SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select SC0 clock source from HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00217">217</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaad1410aeaabee2c628f88659117cce9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad1410aeaabee2c628f88659117cce9e">&#9670;&nbsp;</a></span>CLK_CLKSEL2_SC0SEL_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_SC0SEL_HIRC&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL2_SC0SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select SC0 clock source from high speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00215">215</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga22207370f03cc38ca8f7d8c929e0c2cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22207370f03cc38ca8f7d8c929e0c2cd">&#9670;&nbsp;</a></span>CLK_CLKSEL2_SC0SEL_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_SC0SEL_HXT&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL2_SC0SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select SC0 clock source from high speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00213">213</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gae83f162007cc547187f2d45ba3f0b197"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae83f162007cc547187f2d45ba3f0b197">&#9670;&nbsp;</a></span>CLK_CLKSEL2_SC0SEL_MIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_SC0SEL_MIRC&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL2_SC0SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select SC0 clock source from medium speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00216">216</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga9de4282f3af718737645808e25bf82ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9de4282f3af718737645808e25bf82ff">&#9670;&nbsp;</a></span>CLK_CLKSEL2_SC0SEL_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_SC0SEL_PLL&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL2_SC0SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select SC0 clock source from PLL </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00214">214</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gac0fcd8f5e9522a67c1ea88f3d4f463a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0fcd8f5e9522a67c1ea88f3d4f463a5">&#9670;&nbsp;</a></span>CLK_CLKSEL2_SC1SEL_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_SC1SEL_HCLK&#160;&#160;&#160;(0x4UL&lt;&lt;CLK_CLKSEL2_SC1SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select SC1 clock source from HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00222">222</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga9ca8a0102d89e6b0086f0786b1b926e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ca8a0102d89e6b0086f0786b1b926e2">&#9670;&nbsp;</a></span>CLK_CLKSEL2_SC1SEL_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_SC1SEL_HIRC&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL2_SC1SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select SC1 clock source from high speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00220">220</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaec8530d23dba6964b411946ddf9bef81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec8530d23dba6964b411946ddf9bef81">&#9670;&nbsp;</a></span>CLK_CLKSEL2_SC1SEL_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_SC1SEL_HXT&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL2_SC1SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select SC1 clock source from high speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00218">218</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga0bc4fe87e1497280b49b25d5e2b68d90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0bc4fe87e1497280b49b25d5e2b68d90">&#9670;&nbsp;</a></span>CLK_CLKSEL2_SC1SEL_MIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_SC1SEL_MIRC&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL2_SC1SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select SC1 clock source from medium speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00221">221</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga9d0f98fc370a287fce01485472c9e377"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d0f98fc370a287fce01485472c9e377">&#9670;&nbsp;</a></span>CLK_CLKSEL2_SC1SEL_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_SC1SEL_PLL&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL2_SC1SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select SC1 clock source from PLL </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00219">219</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gabf3f09fa55bc2636bfc066056eeab1da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf3f09fa55bc2636bfc066056eeab1da">&#9670;&nbsp;</a></span>CLK_CLKSEL2_SPI1SEL_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_SPI1SEL_HCLK&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL2_SPI1SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select SPI1 clock source from HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00226">226</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gacece130dcb2cb7b4373e66b8ea3c6cc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacece130dcb2cb7b4373e66b8ea3c6cc4">&#9670;&nbsp;</a></span>CLK_CLKSEL2_SPI1SEL_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_SPI1SEL_HIRC&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL2_SPI1SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select SPI1 clock source from high speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00225">225</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gad24730b98692770b64d05dc6449e1acb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad24730b98692770b64d05dc6449e1acb">&#9670;&nbsp;</a></span>CLK_CLKSEL2_SPI1SEL_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_SPI1SEL_HXT&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL2_SPI1SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select SPI1 clock source from high speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00223">223</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga90eb0748bb13be54da81e96d57f1e5dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90eb0748bb13be54da81e96d57f1e5dd">&#9670;&nbsp;</a></span>CLK_CLKSEL2_SPI1SEL_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_SPI1SEL_PLL&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL2_SPI1SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select SPI1 clock source from PLL </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00224">224</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaa97c48f9606b7bac9060bc37ba5d52a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa97c48f9606b7bac9060bc37ba5d52a3">&#9670;&nbsp;</a></span>CLK_CLKSEL2_SPI3SEL_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_SPI3SEL_HCLK&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL2_SPI3SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select SPI3 clock source from HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00230">230</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gabeb1d0e938e75afdc24ddc3a12bde9ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabeb1d0e938e75afdc24ddc3a12bde9ee">&#9670;&nbsp;</a></span>CLK_CLKSEL2_SPI3SEL_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_SPI3SEL_HIRC&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL2_SPI3SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select SPI3 clock source from high speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00229">229</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga1a9d8c21f1067ff58a991f46ccae5f1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a9d8c21f1067ff58a991f46ccae5f1d">&#9670;&nbsp;</a></span>CLK_CLKSEL2_SPI3SEL_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_SPI3SEL_HXT&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL2_SPI3SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select SPI3 clock source from high speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00227">227</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga28d10eb5f5f091f30ddafe9cd7405890"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28d10eb5f5f091f30ddafe9cd7405890">&#9670;&nbsp;</a></span>CLK_CLKSEL2_SPI3SEL_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_SPI3SEL_PLL&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL2_SPI3SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select SPI3 clock source from PLL </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00228">228</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga8c7c552f4d53c6c629c199312edff819"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c7c552f4d53c6c629c199312edff819">&#9670;&nbsp;</a></span>CLK_CLKSEL2_TMR2SEL_EXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_TMR2SEL_EXT&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL2_TMR2SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR2 clock source from external trigger </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00204">204</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga3702dc148ee4b3c9da190a645ab39e67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3702dc148ee4b3c9da190a645ab39e67">&#9670;&nbsp;</a></span>CLK_CLKSEL2_TMR2SEL_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_TMR2SEL_HCLK&#160;&#160;&#160;(0x6UL&lt;&lt;CLK_CLKSEL2_TMR2SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR2 clock source from HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00205">205</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaa145ad4e79acdcd0ea05530576ab63dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa145ad4e79acdcd0ea05530576ab63dd">&#9670;&nbsp;</a></span>CLK_CLKSEL2_TMR2SEL_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_TMR2SEL_HIRC&#160;&#160;&#160;(0x4UL&lt;&lt;CLK_CLKSEL2_TMR2SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR2 clock source from high speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00202">202</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga62a1ac1e5b9bd2582cb717861402fbe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62a1ac1e5b9bd2582cb717861402fbe5">&#9670;&nbsp;</a></span>CLK_CLKSEL2_TMR2SEL_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_TMR2SEL_HXT&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL2_TMR2SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR2 clock source from high speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00199">199</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga5980703f4cd8679aac972ead9e58b788"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5980703f4cd8679aac972ead9e58b788">&#9670;&nbsp;</a></span>CLK_CLKSEL2_TMR2SEL_LIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_TMR2SEL_LIRC&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL2_TMR2SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR2 clock source from low speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00201">201</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gab3286abf3b021c03e8fa2e089bc61aa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3286abf3b021c03e8fa2e089bc61aa2">&#9670;&nbsp;</a></span>CLK_CLKSEL2_TMR2SEL_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_TMR2SEL_LXT&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL2_TMR2SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR2 clock source from low speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00200">200</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga8aee29511d0f5cc6f64d11e0e7f9307c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8aee29511d0f5cc6f64d11e0e7f9307c">&#9670;&nbsp;</a></span>CLK_CLKSEL2_TMR2SEL_MIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_TMR2SEL_MIRC&#160;&#160;&#160;(0x5UL&lt;&lt;CLK_CLKSEL2_TMR2SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR2 clock source from medium speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00203">203</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga8013807a193a776e34b6617be1734727"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8013807a193a776e34b6617be1734727">&#9670;&nbsp;</a></span>CLK_CLKSEL2_TMR3SEL_EXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_TMR3SEL_EXT&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL2_TMR3SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR3 clock source from external trigger </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00211">211</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gadbe2302320fc9bd146e9849023b5d346"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbe2302320fc9bd146e9849023b5d346">&#9670;&nbsp;</a></span>CLK_CLKSEL2_TMR3SEL_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_TMR3SEL_HCLK&#160;&#160;&#160;(0x6UL&lt;&lt;CLK_CLKSEL2_TMR3SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR3 clock source from HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00212">212</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaca5378140b1f0e0fb96612b84075ef72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca5378140b1f0e0fb96612b84075ef72">&#9670;&nbsp;</a></span>CLK_CLKSEL2_TMR3SEL_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_TMR3SEL_HIRC&#160;&#160;&#160;(0x4UL&lt;&lt;CLK_CLKSEL2_TMR3SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR3 clock source from high speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00209">209</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gacc6d8836a311b0dc7d17a73ab978ff71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc6d8836a311b0dc7d17a73ab978ff71">&#9670;&nbsp;</a></span>CLK_CLKSEL2_TMR3SEL_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_TMR3SEL_HXT&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL2_TMR3SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR3 clock source from high speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00206">206</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaae87a4e9506643e6a887861c308fb0b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae87a4e9506643e6a887861c308fb0b3">&#9670;&nbsp;</a></span>CLK_CLKSEL2_TMR3SEL_LIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_TMR3SEL_LIRC&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL2_TMR3SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR3 clock source from low speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00208">208</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga7f28183df0736be4616b93b8dcd35bcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f28183df0736be4616b93b8dcd35bcf">&#9670;&nbsp;</a></span>CLK_CLKSEL2_TMR3SEL_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_TMR3SEL_LXT&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL2_TMR3SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR3 clock source from low speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00207">207</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga2ad7c251e19c29d85d8f57f7fbddfc48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ad7c251e19c29d85d8f57f7fbddfc48">&#9670;&nbsp;</a></span>CLK_CLKSEL2_TMR3SEL_MIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_TMR3SEL_MIRC&#160;&#160;&#160;(0x5UL&lt;&lt;CLK_CLKSEL2_TMR3SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR3 clock source from medium speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00210">210</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga4ce539a4cb0cb342fbbb6b5e0a744985"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ce539a4cb0cb342fbbb6b5e0a744985">&#9670;&nbsp;</a></span>CLK_CLKSEL2_UART1SEL_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_UART1SEL_HIRC&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL2_UART1SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select UART1 clock source from high speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00192">192</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaf507874921e6b8a8eb950fd7749bf044"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf507874921e6b8a8eb950fd7749bf044">&#9670;&nbsp;</a></span>CLK_CLKSEL2_UART1SEL_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_UART1SEL_HXT&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL2_UART1SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select UART1 clock source from high speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00189">189</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga18d35f42b8b5422e89800f4c424a6a79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18d35f42b8b5422e89800f4c424a6a79">&#9670;&nbsp;</a></span>CLK_CLKSEL2_UART1SEL_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_UART1SEL_LXT&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL2_UART1SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select UART1 clock source from low speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00190">190</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaa347c25090be0c0f7fd00bcd3f7b87a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa347c25090be0c0f7fd00bcd3f7b87a6">&#9670;&nbsp;</a></span>CLK_CLKSEL2_UART1SEL_MIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_UART1SEL_MIRC&#160;&#160;&#160;(0x4UL&lt;&lt;CLK_CLKSEL2_UART1SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select UART1 clock source from medium speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00193">193</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gad2c80050e5e1b9f662b0cf02541cb3c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2c80050e5e1b9f662b0cf02541cb3c0">&#9670;&nbsp;</a></span>CLK_CLKSEL2_UART1SEL_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_UART1SEL_PLL&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL2_UART1SEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select UART1 clock source from PLL </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00191">191</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga596e15f54ce398f555d750be53e0d7b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga596e15f54ce398f555d750be53e0d7b3">&#9670;&nbsp;</a></span>CLK_CLKSTATUS_CLK_SW_FAIL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSTATUS_CLK_SW_FAIL&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock switch fail flag </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00095">95</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga323aac4cf3a268bf557b7b988f1698d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga323aac4cf3a268bf557b7b988f1698d3">&#9670;&nbsp;</a></span>CLK_CLKSTATUS_HIRC0_STB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSTATUS_HIRC0_STB&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal high speed oscillator 0 clock source stable flag </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00092">92</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga0c51ac43d5a07d4505a4207b267002f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c51ac43d5a07d4505a4207b267002f6">&#9670;&nbsp;</a></span>CLK_CLKSTATUS_HIRC1_STB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSTATUS_HIRC1_STB&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal high speed oscillator 1 clock source stable flag </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00093">93</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gae6d48a5483bf8fa4e3fb4580344922c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6d48a5483bf8fa4e3fb4580344922c9">&#9670;&nbsp;</a></span>CLK_CLKSTATUS_HXT_STB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSTATUS_HXT_STB&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>External high speed crystal clock source stable flag </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00088">88</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gad55adf4b619e4557aebd0e0f46151ead"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad55adf4b619e4557aebd0e0f46151ead">&#9670;&nbsp;</a></span>CLK_CLKSTATUS_LIRC_STB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSTATUS_LIRC_STB&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal low speed oscillator clock source stable flag </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00091">91</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga699538651c0ee33ae0f372d5c989cdf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga699538651c0ee33ae0f372d5c989cdf8">&#9670;&nbsp;</a></span>CLK_CLKSTATUS_LXT_STB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSTATUS_LXT_STB&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>External low speed crystal clock source stable flag </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00089">89</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gab80ed6c6da2f73e9587abbcd5b41886f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab80ed6c6da2f73e9587abbcd5b41886f">&#9670;&nbsp;</a></span>CLK_CLKSTATUS_MIRC_STB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSTATUS_MIRC_STB&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal medium speed oscillator clock source stable flag </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00094">94</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gac8dee9e78eb0ac84425cb01aa2bdcdb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8dee9e78eb0ac84425cb01aa2bdcdb9">&#9670;&nbsp;</a></span>CLK_CLKSTATUS_PLL_STB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSTATUS_PLL_STB&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal PLL clock source stable flag </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00090">90</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaaa2203c161439a832e436d08e783b952"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa2203c161439a832e436d08e783b952">&#9670;&nbsp;</a></span>CLK_HCLK_CLK_DIVIDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_HCLK_CLK_DIVIDER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((((uint32_t)x-1)&lt;&lt;<a class="el" href="_nano103_8h.html#a3e222ed6374906d777b9427518ea6fc7">CLK_CLKDIV0_HCLKDIV_Pos</a>) &amp; <a class="el" href="_nano103_8h.html#a1c44e7f834fd3951e095785b4b9b90b3">CLK_CLKDIV0_HCLKDIV_Msk</a>)          /* CLKDIV0 Setting for HCLK clock divider. It could be 1~16*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00245">245</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga6a31600de185d4f3273dfbad26bff8cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a31600de185d4f3273dfbad26bff8cb">&#9670;&nbsp;</a></span>CLK_PLL_MLP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PLL_MLP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x)&lt;&lt;0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL Multiple </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00104">104</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga4ddda8b5d5b00df93fc155bb76b2e266"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ddda8b5d5b00df93fc155bb76b2e266">&#9670;&nbsp;</a></span>CLK_PLL_SRC_N</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PLL_SRC_N</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x)-1)&lt;&lt;8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL Input Source Divider </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00103">103</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaaaeaefe949dd7c708b700d39b4218527"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaaeaefe949dd7c708b700d39b4218527">&#9670;&nbsp;</a></span>CLK_PLLCTL_16MHz_HIRC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PLLCTL_16MHz_HIRC0&#160;&#160;&#160;(<a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga781435991b8a07e0951b23be1beadeea">CLK_PLLCTL_PLL_SRC_HIRC</a> | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ddda8b5d5b00df93fc155bb76b2e266">CLK_PLL_SRC_N</a>(12) | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a31600de185d4f3273dfbad26bff8cb">CLK_PLL_MLP</a>(16))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Predefined PLLCTL setting for 16MHz PLL output with 12MHz HIRC0 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00120">120</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga2a6b72339250a73eb38160583f8397a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a6b72339250a73eb38160583f8397a9">&#9670;&nbsp;</a></span>CLK_PLLCTL_16MHz_HIRC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PLLCTL_16MHz_HIRC1&#160;&#160;&#160;(<a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga781435991b8a07e0951b23be1beadeea">CLK_PLLCTL_PLL_SRC_HIRC</a> | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ddda8b5d5b00df93fc155bb76b2e266">CLK_PLL_SRC_N</a>(36) | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a31600de185d4f3273dfbad26bff8cb">CLK_PLL_MLP</a>(16))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Predefined PLLCTL setting for 16MHz PLL output with 36MHz HIRC1 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00127">127</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga38067071ca05092407466fe318df0070"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38067071ca05092407466fe318df0070">&#9670;&nbsp;</a></span>CLK_PLLCTL_16MHz_MIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PLLCTL_16MHz_MIRC&#160;&#160;&#160;(<a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad431a6d5a8ee3499c29664341fb1af24">CLK_PLLCTL_PLL_SRC_MIRC</a> | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ddda8b5d5b00df93fc155bb76b2e266">CLK_PLL_SRC_N</a>(4) | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a31600de185d4f3273dfbad26bff8cb">CLK_PLL_MLP</a>(16))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Predefined PLLCTL setting for 16MHz PLL output with 4MHz MIRC </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00134">134</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga3b976fcff56f20f6ca477df8f385c4b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b976fcff56f20f6ca477df8f385c4b3">&#9670;&nbsp;</a></span>CLK_PLLCTL_22MHz_HIRC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PLLCTL_22MHz_HIRC0&#160;&#160;&#160;(<a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga781435991b8a07e0951b23be1beadeea">CLK_PLLCTL_PLL_SRC_HIRC</a> | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ddda8b5d5b00df93fc155bb76b2e266">CLK_PLL_SRC_N</a>(12) | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a31600de185d4f3273dfbad26bff8cb">CLK_PLL_MLP</a>(22))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Predefined PLLCTL setting for 22MHz PLL output with 12MHz HIRC0 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00119">119</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga47a790f9481501c789b2bd94edc1ec8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47a790f9481501c789b2bd94edc1ec8d">&#9670;&nbsp;</a></span>CLK_PLLCTL_22MHz_HIRC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PLLCTL_22MHz_HIRC1&#160;&#160;&#160;(<a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga781435991b8a07e0951b23be1beadeea">CLK_PLLCTL_PLL_SRC_HIRC</a> | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ddda8b5d5b00df93fc155bb76b2e266">CLK_PLL_SRC_N</a>(36) | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a31600de185d4f3273dfbad26bff8cb">CLK_PLL_MLP</a>(22))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Predefined PLLCTL setting for 22MHz PLL output with 36MHz HIRC1 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00126">126</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga0bef197cdd373f3afb72f5a932fa122f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0bef197cdd373f3afb72f5a932fa122f">&#9670;&nbsp;</a></span>CLK_PLLCTL_22MHz_MIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PLLCTL_22MHz_MIRC&#160;&#160;&#160;(<a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad431a6d5a8ee3499c29664341fb1af24">CLK_PLLCTL_PLL_SRC_MIRC</a> | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ddda8b5d5b00df93fc155bb76b2e266">CLK_PLL_SRC_N</a>(4) | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a31600de185d4f3273dfbad26bff8cb">CLK_PLL_MLP</a>(22))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Predefined PLLCTL setting for 22MHz PLL output with 4MHz MIRC </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00133">133</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga124ecbac5fd793c722c341388d73292b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga124ecbac5fd793c722c341388d73292b">&#9670;&nbsp;</a></span>CLK_PLLCTL_24MHz_HIRC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PLLCTL_24MHz_HIRC0&#160;&#160;&#160;(<a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga781435991b8a07e0951b23be1beadeea">CLK_PLLCTL_PLL_SRC_HIRC</a> | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ddda8b5d5b00df93fc155bb76b2e266">CLK_PLL_SRC_N</a>(12) | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a31600de185d4f3273dfbad26bff8cb">CLK_PLL_MLP</a>(24))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Predefined PLLCTL setting for 24MHz PLL output with 12MHz HIRC0 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00118">118</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gac45e05d5d52b3d28b6a14527e8302745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac45e05d5d52b3d28b6a14527e8302745">&#9670;&nbsp;</a></span>CLK_PLLCTL_24MHz_HIRC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PLLCTL_24MHz_HIRC1&#160;&#160;&#160;(<a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga781435991b8a07e0951b23be1beadeea">CLK_PLLCTL_PLL_SRC_HIRC</a> | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ddda8b5d5b00df93fc155bb76b2e266">CLK_PLL_SRC_N</a>(36) | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a31600de185d4f3273dfbad26bff8cb">CLK_PLL_MLP</a>(24))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Predefined PLLCTL setting for 24MHz PLL output with 36MHz HIRC1 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00125">125</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gad0f76bf117145440f435375c558ce173"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0f76bf117145440f435375c558ce173">&#9670;&nbsp;</a></span>CLK_PLLCTL_24MHz_MIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PLLCTL_24MHz_MIRC&#160;&#160;&#160;(<a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad431a6d5a8ee3499c29664341fb1af24">CLK_PLLCTL_PLL_SRC_MIRC</a> | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ddda8b5d5b00df93fc155bb76b2e266">CLK_PLL_SRC_N</a>(4) | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a31600de185d4f3273dfbad26bff8cb">CLK_PLL_MLP</a>(24))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Predefined PLLCTL setting for 24MHz PLL output with 4MHz MIRC </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00132">132</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga16abc260ec635614cef10c20e93171b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16abc260ec635614cef10c20e93171b5">&#9670;&nbsp;</a></span>CLK_PLLCTL_28MHz_HIRC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PLLCTL_28MHz_HIRC0&#160;&#160;&#160;(<a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga781435991b8a07e0951b23be1beadeea">CLK_PLLCTL_PLL_SRC_HIRC</a> | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ddda8b5d5b00df93fc155bb76b2e266">CLK_PLL_SRC_N</a>(12) | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a31600de185d4f3273dfbad26bff8cb">CLK_PLL_MLP</a>(28))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Predefined PLLCTL setting for 28MHz PLL output with 12MHz HIRC0 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00117">117</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga39c337793043d03df38aebe4e241ea52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39c337793043d03df38aebe4e241ea52">&#9670;&nbsp;</a></span>CLK_PLLCTL_28MHz_HIRC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PLLCTL_28MHz_HIRC1&#160;&#160;&#160;(<a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga781435991b8a07e0951b23be1beadeea">CLK_PLLCTL_PLL_SRC_HIRC</a> | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ddda8b5d5b00df93fc155bb76b2e266">CLK_PLL_SRC_N</a>(36) | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a31600de185d4f3273dfbad26bff8cb">CLK_PLL_MLP</a>(28))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Predefined PLLCTL setting for 28MHz PLL output with 36MHz HIRC1 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00124">124</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga23aad47a56f9383968e9e126004a85b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23aad47a56f9383968e9e126004a85b8">&#9670;&nbsp;</a></span>CLK_PLLCTL_28MHz_MIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PLLCTL_28MHz_MIRC&#160;&#160;&#160;(<a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad431a6d5a8ee3499c29664341fb1af24">CLK_PLLCTL_PLL_SRC_MIRC</a> | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ddda8b5d5b00df93fc155bb76b2e266">CLK_PLL_SRC_N</a>(4) | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a31600de185d4f3273dfbad26bff8cb">CLK_PLL_MLP</a>(28))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Predefined PLLCTL setting for 28MHz PLL output with 4MHz MIRC </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00131">131</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga483a80df693e62a05365348407a213cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga483a80df693e62a05365348407a213cd">&#9670;&nbsp;</a></span>CLK_PLLCTL_32MHz_HIRC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PLLCTL_32MHz_HIRC0&#160;&#160;&#160;(<a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga781435991b8a07e0951b23be1beadeea">CLK_PLLCTL_PLL_SRC_HIRC</a> | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ddda8b5d5b00df93fc155bb76b2e266">CLK_PLL_SRC_N</a>(12) | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a31600de185d4f3273dfbad26bff8cb">CLK_PLL_MLP</a>(32))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Predefined PLLCTL setting for 32MHz PLL output with 12MHz HIRC0 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00116">116</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gab2b388e73e382cf63f0817ffea1d7732"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2b388e73e382cf63f0817ffea1d7732">&#9670;&nbsp;</a></span>CLK_PLLCTL_32MHz_HIRC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PLLCTL_32MHz_HIRC1&#160;&#160;&#160;(<a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga781435991b8a07e0951b23be1beadeea">CLK_PLLCTL_PLL_SRC_HIRC</a> | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ddda8b5d5b00df93fc155bb76b2e266">CLK_PLL_SRC_N</a>(36) | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a31600de185d4f3273dfbad26bff8cb">CLK_PLL_MLP</a>(32))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Predefined PLLCTL setting for 32MHz PLL output with 36MHz HIRC1 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00123">123</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gab9c3f97da140c8d4ab3790cf00b9cc8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9c3f97da140c8d4ab3790cf00b9cc8e">&#9670;&nbsp;</a></span>CLK_PLLCTL_32MHz_MIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PLLCTL_32MHz_MIRC&#160;&#160;&#160;(<a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad431a6d5a8ee3499c29664341fb1af24">CLK_PLLCTL_PLL_SRC_MIRC</a> | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ddda8b5d5b00df93fc155bb76b2e266">CLK_PLL_SRC_N</a>(4) | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a31600de185d4f3273dfbad26bff8cb">CLK_PLL_MLP</a>(32))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Predefined PLLCTL setting for 32MHz PLL output with 4MHz MIRC </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00130">130</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga985d53dd5b5b788a91b97494d25bcb54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga985d53dd5b5b788a91b97494d25bcb54">&#9670;&nbsp;</a></span>CLK_PLLCTL_36MHz_HIRC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PLLCTL_36MHz_HIRC0&#160;&#160;&#160;(<a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga781435991b8a07e0951b23be1beadeea">CLK_PLLCTL_PLL_SRC_HIRC</a> | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ddda8b5d5b00df93fc155bb76b2e266">CLK_PLL_SRC_N</a>(12) | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a31600de185d4f3273dfbad26bff8cb">CLK_PLL_MLP</a>(36))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Predefined PLLCTL setting for 36MHz PLL output with 12MHz HIRC0 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00115">115</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga29b1687b3e20888721c4826b7d11a216"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29b1687b3e20888721c4826b7d11a216">&#9670;&nbsp;</a></span>CLK_PLLCTL_36MHz_HIRC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PLLCTL_36MHz_HIRC1&#160;&#160;&#160;(<a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga781435991b8a07e0951b23be1beadeea">CLK_PLLCTL_PLL_SRC_HIRC</a> | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ddda8b5d5b00df93fc155bb76b2e266">CLK_PLL_SRC_N</a>(36) | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a31600de185d4f3273dfbad26bff8cb">CLK_PLL_MLP</a>(36))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Predefined PLLCTL setting for 36MHz PLL output with 36MHz HIRC1 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00122">122</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gacb52be075af935c1af51c35bc9b6be24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb52be075af935c1af51c35bc9b6be24">&#9670;&nbsp;</a></span>CLK_PLLCTL_36MHz_MIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PLLCTL_36MHz_MIRC&#160;&#160;&#160;(<a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad431a6d5a8ee3499c29664341fb1af24">CLK_PLLCTL_PLL_SRC_MIRC</a> | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ddda8b5d5b00df93fc155bb76b2e266">CLK_PLL_SRC_N</a>(4) | <a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a31600de185d4f3273dfbad26bff8cb">CLK_PLL_MLP</a>(36))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Predefined PLLCTL setting for 36MHz PLL output with 4MHz MIRC </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00129">129</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaa9c2de1d08b46cc9e870089791dfb248"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9c2de1d08b46cc9e870089791dfb248">&#9670;&nbsp;</a></span>CLK_PLLCTL_PD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PLLCTL_PD&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL Power down mode </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00098">98</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga781435991b8a07e0951b23be1beadeea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga781435991b8a07e0951b23be1beadeea">&#9670;&nbsp;</a></span>CLK_PLLCTL_PLL_SRC_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PLLCTL_PLL_SRC_HIRC&#160;&#160;&#160;((uint32_t)(0x00020000))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>For PLL clock source is HIRC </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00100">100</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga0bb6f7eaf2ebcf04d5c23083f03e6fc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0bb6f7eaf2ebcf04d5c23083f03e6fc6">&#9670;&nbsp;</a></span>CLK_PLLCTL_PLL_SRC_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PLLCTL_PLL_SRC_HXT&#160;&#160;&#160;((uint32_t)(0x00000000))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>For PLL clock source is HXT </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00099">99</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gad431a6d5a8ee3499c29664341fb1af24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad431a6d5a8ee3499c29664341fb1af24">&#9670;&nbsp;</a></span>CLK_PLLCTL_PLL_SRC_MIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PLLCTL_PLL_SRC_MIRC&#160;&#160;&#160;((uint32_t)(0x00040000))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>For PLL clock source is MIRC </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00101">101</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga6b475aaba315994e908dbba884f449cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b475aaba315994e908dbba884f449cd">&#9670;&nbsp;</a></span>CLK_PWRCTL_DELY_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PWRCTL_DELY_EN&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable the wake-up delay counter </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00041">41</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaefa5fc3673f03f6f503f04838737c692"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefa5fc3673f03f6f503f04838737c692">&#9670;&nbsp;</a></span>CLK_PWRCTL_HIRC0_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PWRCTL_HIRC0_EN&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable internal high speed oscillator 0 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00039">39</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga1d5781b1c831d2b297ad47f309ca8199"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d5781b1c831d2b297ad47f309ca8199">&#9670;&nbsp;</a></span>CLK_PWRCTL_HIRC1_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PWRCTL_HIRC1_EN&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable internal high speed oscillator 1 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00045">45</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga193c6b1ecaaf9951282a54655eb0c6d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga193c6b1ecaaf9951282a54655eb0c6d5">&#9670;&nbsp;</a></span>CLK_PWRCTL_HXT_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PWRCTL_HXT_EN&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable high speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00037">37</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaec9e68172e0ad1e9694e46605febacdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec9e68172e0ad1e9694e46605febacdc">&#9670;&nbsp;</a></span>CLK_PWRCTL_HXT_GAIN_12M_16M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PWRCTL_HXT_GAIN_12M_16M&#160;&#160;&#160;((uint32_t)0x00000C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>High frequency crystal Gain control is from 12 MHz to 16 MHz </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00052">52</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga8196199c46f7eae4acb9d5d9b2fd6e7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8196199c46f7eae4acb9d5d9b2fd6e7c">&#9670;&nbsp;</a></span>CLK_PWRCTL_HXT_GAIN_16M_24M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PWRCTL_HXT_GAIN_16M_24M&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>High frequency crystal Gain control is from 16 MHz to 24 MHz </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00053">53</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaf2374af39ff60a9212b2d35666bf93e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2374af39ff60a9212b2d35666bf93e7">&#9670;&nbsp;</a></span>CLK_PWRCTL_HXT_GAIN_24M_32M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PWRCTL_HXT_GAIN_24M_32M&#160;&#160;&#160;((uint32_t)0x00001400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>High frequency crystal Gain control is from 24 MHz to 32 MHz </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00054">54</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga330ef0d527af47cd6bd351cb853363bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga330ef0d527af47cd6bd351cb853363bd">&#9670;&nbsp;</a></span>CLK_PWRCTL_HXT_GAIN_32M_36M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PWRCTL_HXT_GAIN_32M_36M&#160;&#160;&#160;((uint32_t)0x00001800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>High frequency crystal Gain control is from 32 MHz to 36 MHz </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00055">55</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga54294e60c2e76027d87500c9fecfc106"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54294e60c2e76027d87500c9fecfc106">&#9670;&nbsp;</a></span>CLK_PWRCTL_HXT_GAIN_36M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PWRCTL_HXT_GAIN_36M&#160;&#160;&#160;((uint32_t)0x00001C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>High frequency crystal Gain control is higher than 36 MHz </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00056">56</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gabfb3b7dfc5c543a9aec6f1d3a510859a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabfb3b7dfc5c543a9aec6f1d3a510859a">&#9670;&nbsp;</a></span>CLK_PWRCTL_HXT_GAIN_4M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PWRCTL_HXT_GAIN_4M&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>High frequency crystal Gain control is lower than from 4 MHz </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00049">49</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga959014412fd125aab00c8c1446dfe6c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga959014412fd125aab00c8c1446dfe6c4">&#9670;&nbsp;</a></span>CLK_PWRCTL_HXT_GAIN_4M_8M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PWRCTL_HXT_GAIN_4M_8M&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>High frequency crystal Gain control is from 4 MHz to 8 MHz </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00050">50</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gacc27ac9450f89a877b2a837ca37b73f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc27ac9450f89a877b2a837ca37b73f4">&#9670;&nbsp;</a></span>CLK_PWRCTL_HXT_GAIN_8M_12M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PWRCTL_HXT_GAIN_8M_12M&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>High frequency crystal Gain control is from 8 MHz to 12 MHz </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00051">51</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga52b32116aa7010a14b4d754f4574312f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52b32116aa7010a14b4d754f4574312f">&#9670;&nbsp;</a></span>CLK_PWRCTL_HXT_HXTSLTYP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PWRCTL_HXT_HXTSLTYP&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>High frequency crystal loop back path Enabled </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00044">44</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga46cf5485d8a0f3a11f09c23be8225fbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46cf5485d8a0f3a11f09c23be8225fbe">&#9670;&nbsp;</a></span>CLK_PWRCTL_HXT_SELXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PWRCTL_HXT_SELXT&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>High frequency crystal loop back path Enabled </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00047">47</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga732443b087a6a682e84da94044de8395"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga732443b087a6a682e84da94044de8395">&#9670;&nbsp;</a></span>CLK_PWRCTL_LIRC_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PWRCTL_LIRC_EN&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable internal low speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00040">40</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gac75bc679141334227a494095eaf36bc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac75bc679141334227a494095eaf36bc7">&#9670;&nbsp;</a></span>CLK_PWRCTL_LXT_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PWRCTL_LXT_EN&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable low speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00038">38</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaebfe02c66715d44b8f2d9d8b45ba80e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebfe02c66715d44b8f2d9d8b45ba80e2">&#9670;&nbsp;</a></span>CLK_PWRCTL_MIRC_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PWRCTL_MIRC_EN&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable internal medium speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00046">46</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaee31cd94822697e07816fa51b5ca3a0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee31cd94822697e07816fa51b5ca3a0b">&#9670;&nbsp;</a></span>CLK_PWRCTL_PWRDOWN_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PWRCTL_PWRDOWN_EN&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Power down enable bit </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00043">43</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga91e2072b9561418e42f04bc7875e7b5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91e2072b9561418e42f04bc7875e7b5b">&#9670;&nbsp;</a></span>CLK_PWRCTL_WAKEINT_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PWRCTL_WAKEINT_EN&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable the wake-up interrupt </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00042">42</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga9070f5cdb0aece5cd6b4174fbd10b647"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9070f5cdb0aece5cd6b4174fbd10b647">&#9670;&nbsp;</a></span>CLK_SC0_CLK_DIVIDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_SC0_CLK_DIVIDER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((((uint32_t)x-1)&lt;&lt;<a class="el" href="_nano103_8h.html#aec5b87748613396a3fc824601d58e370">CLK_CLKDIV0_SC0DIV_Pos</a>)  &amp; <a class="el" href="_nano103_8h.html#a2df9b1a246d7c1e5b29f75dd9e2e38fd">CLK_CLKDIV0_SC0DIV_Msk</a>)           /* CLKDIV0 Setting for <a class="el" href="group___n_a_n_o103___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gadab49b9fc27febd87bbc529b0b9a5d67">SC0</a> clock divider. It could be 1~16*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00253">253</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga286ed715914961985c6a352ef4e63733"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga286ed715914961985c6a352ef4e63733">&#9670;&nbsp;</a></span>CLK_SC1_CLK_DIVIDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_SC1_CLK_DIVIDER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((((uint32_t)x-1)&lt;&lt;<a class="el" href="_nano103_8h.html#a127f57e082cf75ddfede83a2abded547">CLK_CLKDIV1_SC1DIV_Pos</a>)  &amp; <a class="el" href="_nano103_8h.html#adaac4138305de6c7eb6afde9413109ec">CLK_CLKDIV1_SC1DIV_Msk</a>)           /* CLKDIV1 Setting for <a class="el" href="group___n_a_n_o103___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga8aeb36cc3ad2c5cc4eb7d4782160a14c">SC1</a> clock divider. It could be 1~16*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00254">254</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga2878687df277ad3539d0b4645b989fbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2878687df277ad3539d0b4645b989fbd">&#9670;&nbsp;</a></span>CLK_TMR0_CLK_DIVIDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_TMR0_CLK_DIVIDER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((((uint32_t)x-1)&lt;&lt;<a class="el" href="_nano103_8h.html#ac6cc0e191f61fbf4ad4ec5dfea6d78bb">CLK_CLKDIV1_TMR0DIV_Pos</a>) &amp; <a class="el" href="_nano103_8h.html#ad20554aed338d91fb1d0eaa6b913c446">CLK_CLKDIV1_TMR0DIV_Msk</a>)          /* CLKDIV1 Setting for TMR0 clock divider. It could be 1~16*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00247">247</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga46a4e31969798c675a9ca99cb1c1cc6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46a4e31969798c675a9ca99cb1c1cc6b">&#9670;&nbsp;</a></span>CLK_TMR1_CLK_DIVIDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_TMR1_CLK_DIVIDER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((((uint32_t)x-1)&lt;&lt;<a class="el" href="_nano103_8h.html#ae228517bf086ed706340e25fecf48a89">CLK_CLKDIV1_TMR1DIV_Pos</a>) &amp; <a class="el" href="_nano103_8h.html#a5d3da650565fb4e4016d04150c73cc5a">CLK_CLKDIV1_TMR1DIV_Msk</a>)          /* CLKDIV1 Setting for TMR1 clock divider. It could be 1~16*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00248">248</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga8d272fecfac8742a2e05b7316a3df85b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d272fecfac8742a2e05b7316a3df85b">&#9670;&nbsp;</a></span>CLK_TMR2_CLK_DIVIDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_TMR2_CLK_DIVIDER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((((uint32_t)x-1)&lt;&lt;<a class="el" href="_nano103_8h.html#ab8f02383e9ac5be02b600b9fd888f4d5">CLK_CLKDIV1_TMR2DIV_Pos</a>) &amp; <a class="el" href="_nano103_8h.html#ac9093a49584940ccafb98a361eebca2d">CLK_CLKDIV1_TMR2DIV_Msk</a>)          /* CLKDIV1 Setting for TMR2 clock divider. It could be 1~16*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00251">251</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga05486feac41332744ee65cced5dd643e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05486feac41332744ee65cced5dd643e">&#9670;&nbsp;</a></span>CLK_TMR3_CLK_DIVIDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_TMR3_CLK_DIVIDER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((((uint32_t)x-1)&lt;&lt;<a class="el" href="_nano103_8h.html#ad3497ae46c17d1eebd8541fdfed046e1">CLK_CLKDIV1_TMR3DIV_Pos</a>) &amp; <a class="el" href="_nano103_8h.html#a4b550d9be3c274b059109996ccd573db">CLK_CLKDIV1_TMR3DIV_Msk</a>)          /* CLKDIV1 Setting for TMR3 clock divider. It could be 1~16*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00252">252</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gab113d3a74000aa697c63506ee27c46ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab113d3a74000aa697c63506ee27c46ff">&#9670;&nbsp;</a></span>CLK_UART0_CLK_DIVIDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_UART0_CLK_DIVIDER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((((uint32_t)x-1)&lt;&lt;<a class="el" href="_nano103_8h.html#acc35ac111202b376295ec04081242ec7">CLK_CLKDIV0_UART0DIV_Pos</a>)&amp; <a class="el" href="_nano103_8h.html#adead4f22233c0de5af2e983da81efd56">CLK_CLKDIV0_UART0DIV_Msk</a>)         /* CLKDIV0 Setting for <a class="el" href="group___n_a_n_o103___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga0508661f121639ffdee7de2353a0def2">UART0</a> clock divider. It could be 1~16*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00246">246</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga9924dc635e3cd90b8cf4405f716c89d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9924dc635e3cd90b8cf4405f716c89d9">&#9670;&nbsp;</a></span>CLK_UART1_CLK_DIVIDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_UART1_CLK_DIVIDER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((((uint32_t)x-1)&lt;&lt;<a class="el" href="_nano103_8h.html#a11f308ef5fefd9eda00d4e732580670f">CLK_CLKDIV0_UART1DIV_Pos</a>)&amp; <a class="el" href="_nano103_8h.html#a566c691d078d860bcbdef76240f9b9c1">CLK_CLKDIV0_UART1DIV_Msk</a>)         /* CLKDIV0 Setting for <a class="el" href="group___n_a_n_o103___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga8d69bf04d07af4fbbab5a8bd291f65ff">UART1</a> clock divider. It could be 1~16*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00250">250</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gafaed301d413410909b7358444d34a358"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafaed301d413410909b7358444d34a358">&#9670;&nbsp;</a></span>CLK_WK_INTSTS_IS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_WK_INTSTS_IS&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wake-up Interrupt Status in chip Power-down Mode </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00264">264</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga04c349396e3a4d47b0eab52a9514ee83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04c349396e3a4d47b0eab52a9514ee83">&#9670;&nbsp;</a></span>CLKO_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKO_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKO Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00305">305</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gadff1de9b25d3029a09b97db8e557c7d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadff1de9b25d3029a09b97db8e557c7d9">&#9670;&nbsp;</a></span>FREQ_16MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FREQ_16MHZ&#160;&#160;&#160;16000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00034">34</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga68b2b197dfcde9f55292c5462d39c58d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68b2b197dfcde9f55292c5462d39c58d">&#9670;&nbsp;</a></span>FREQ_36MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FREQ_36MHZ&#160;&#160;&#160;36000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00033">33</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga9a97cb797227115422567265f24f66b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a97cb797227115422567265f24f66b6">&#9670;&nbsp;</a></span>GPIO_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00293">293</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga31b22702b1673f42d13e2a26d7d18502"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31b22702b1673f42d13e2a26d7d18502">&#9670;&nbsp;</a></span>I2C0_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C0_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C0 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00306">306</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga6281d1cecdad4bc845c1062e177c9049"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6281d1cecdad4bc845c1062e177c9049">&#9670;&nbsp;</a></span>I2C1_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C1_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C1 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00307">307</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga6b2830e9edec3742c92ebd5269dbf9bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b2830e9edec3742c92ebd5269dbf9bc">&#9670;&nbsp;</a></span>ISP_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ISP_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ISP Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00295">295</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaece48376de6a6e9090b8c394344e8636"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaece48376de6a6e9090b8c394344e8636">&#9670;&nbsp;</a></span>MODULE_APBCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_APBCLK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x &gt;&gt;31) &amp; 0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculate APBCLK offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00270">270</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga058b6fe8b3177be8d5031245d52605e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga058b6fe8b3177be8d5031245d52605e2">&#9670;&nbsp;</a></span>MODULE_APBCLK_ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_APBCLK_ENC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x01) &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MODULE index, 0x0:AHBCLK, 0x1:APBCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00281">281</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaeaea38131f5a6d44c686cc6d5e634493"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeaea38131f5a6d44c686cc6d5e634493">&#9670;&nbsp;</a></span>MODULE_CLKDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKDIV</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x &gt;&gt;18) &amp; 0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculate APBCLK CLKDIV on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00274">274</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga8eb02ca5a5a7647f4d9b7a09589ea906"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8eb02ca5a5a7647f4d9b7a09589ea906">&#9670;&nbsp;</a></span>MODULE_CLKDIV_ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKDIV_ENC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x03) &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>APBCLK CLKDIV on MODULE index, 0x0:CLKDIV </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00285">285</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gabd85866b3fa7a302a80aa94c2b394bb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd85866b3fa7a302a80aa94c2b394bb0">&#9670;&nbsp;</a></span>MODULE_CLKDIV_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKDIV_Msk</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x &gt;&gt;10) &amp; 0xff)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculate CLKDIV mask offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00275">275</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gac10fc419fc00af3430d8e8d8beccf927"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac10fc419fc00af3430d8e8d8beccf927">&#9670;&nbsp;</a></span>MODULE_CLKDIV_Msk_ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKDIV_Msk_ENC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xff) &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDIV mask offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00286">286</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gab72016bfc37d178f20aeb164b213eaf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab72016bfc37d178f20aeb164b213eaf5">&#9670;&nbsp;</a></span>MODULE_CLKDIV_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKDIV_Pos</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x &gt;&gt;5 ) &amp; 0x1f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculate CLKDIV position offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00276">276</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga53ae78be36ca1ab74a7f2f7a604644de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53ae78be36ca1ab74a7f2f7a604644de">&#9670;&nbsp;</a></span>MODULE_CLKDIV_Pos_ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKDIV_Pos_ENC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x1f) &lt;&lt;  5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDIV position offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00287">287</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gafbcd006f65cef4b22d0d1bca3b1afef3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbcd006f65cef4b22d0d1bca3b1afef3">&#9670;&nbsp;</a></span>MODULE_CLKSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKSEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x &gt;&gt;29) &amp; 0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculate CLKSEL offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00271">271</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gae21a33afd5ae9ff3dbc4dd818bade8fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae21a33afd5ae9ff3dbc4dd818bade8fe">&#9670;&nbsp;</a></span>MODULE_CLKSEL_ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKSEL_ENC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x03) &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKSEL offset on MODULE index, 0x0:CLKSEL0, 0x1:CLKSEL1 0x3 CLKSEL2 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00282">282</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga2dc9f42c7ab6aeb4ba024b8fdb16f930"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2dc9f42c7ab6aeb4ba024b8fdb16f930">&#9670;&nbsp;</a></span>MODULE_CLKSEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKSEL_Msk</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x &gt;&gt;25) &amp; 0xf)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculate CLKSEL mask offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00272">272</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga86bbe2d7863858d8fbaf6f3e36279ac4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86bbe2d7863858d8fbaf6f3e36279ac4">&#9670;&nbsp;</a></span>MODULE_CLKSEL_Msk_ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKSEL_Msk_ENC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x0f) &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKSEL mask offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00283">283</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga9b25b61e468527aaaa7f38f09e48121e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b25b61e468527aaaa7f38f09e48121e">&#9670;&nbsp;</a></span>MODULE_CLKSEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKSEL_Pos</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x &gt;&gt;20) &amp; 0x1f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculate CLKSEL position offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00273">273</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gabd8114dc240d230371500f4d95ac2222"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd8114dc240d230371500f4d95ac2222">&#9670;&nbsp;</a></span>MODULE_CLKSEL_Pos_ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKSEL_Pos_ENC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x1f) &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKSEL position offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00284">284</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gabd693274238f70a5351e2f9e9af43caf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd693274238f70a5351e2f9e9af43caf">&#9670;&nbsp;</a></span>MODULE_IP_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_IP_EN_Pos</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x &gt;&gt;0 ) &amp; 0x1f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculate APBCLK offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00277">277</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaf5588dcf5ec13a885715c1ae6fd4d8a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5588dcf5ec13a885715c1ae6fd4d8a1">&#9670;&nbsp;</a></span>MODULE_IP_EN_Pos_ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_IP_EN_Pos_ENC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x1f) &lt;&lt;  0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>APBCLK offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00288">288</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga2ba0e54c58638770ff47160b4092ab7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ba0e54c58638770ff47160b4092ab7d">&#9670;&nbsp;</a></span>MODULE_NoMsk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_NoMsk&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Not mask on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00278">278</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga68eddd535923d17ddbc8bb03bab70b3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68eddd535923d17ddbc8bb03bab70b3b">&#9670;&nbsp;</a></span>NA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NA&#160;&#160;&#160;<a class="el" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2ba0e54c58638770ff47160b4092ab7d">MODULE_NoMsk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Not Available </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00279">279</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga6b4aed1e44d508f4cec4c2fa010e87a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b4aed1e44d508f4cec4c2fa010e87a4">&#9670;&nbsp;</a></span>PDMA_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDMA_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDMA Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00294">294</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga8bf1d238754b9ce4f9551e9dda7097fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bf1d238754b9ce4f9551e9dda7097fb">&#9670;&nbsp;</a></span>PWM0_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM0_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWM0 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00315">315</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gab8d32cdc45f0f40f63a3275249f1a270"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8d32cdc45f0f40f63a3275249f1a270">&#9670;&nbsp;</a></span>RTC_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00300">300</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga588a58b8cbf42cb3953de47d45ce4332"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga588a58b8cbf42cb3953de47d45ce4332">&#9670;&nbsp;</a></span>SC0_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SC0_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SC0 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00317">317</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gad64da455968e6741c3b5be6aa65be0aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad64da455968e6741c3b5be6aa65be0aa">&#9670;&nbsp;</a></span>SC1_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SC1_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SC1 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00318">318</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga596830ce09a1794429c50f4351919d2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga596830ce09a1794429c50f4351919d2d">&#9670;&nbsp;</a></span>SPI0_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI0 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00309">309</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga90108a6efaa99717d1666be2fc2bdabb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90108a6efaa99717d1666be2fc2bdabb">&#9670;&nbsp;</a></span>SPI1_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI1 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00310">310</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gae86f6834ba2d7cf57fa9878ef36711c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae86f6834ba2d7cf57fa9878ef36711c1">&#9670;&nbsp;</a></span>SPI2_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI2 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00311">311</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga27aebc2314ec3517afc47bbf379a116e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27aebc2314ec3517afc47bbf379a116e">&#9670;&nbsp;</a></span>SPI3_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI3_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI3 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00312">312</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaad992df4b54bf7d932a30025bf8b3f29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad992df4b54bf7d932a30025bf8b3f29">&#9670;&nbsp;</a></span>SRAM_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRAM_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRAM Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00296">296</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga7050221d06c9c890431befe9cf96fce8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7050221d06c9c890431befe9cf96fce8">&#9670;&nbsp;</a></span>STC_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STC_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STC Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00297">297</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga4490f2058973aa7507893ae3040e30ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4490f2058973aa7507893ae3040e30ae">&#9670;&nbsp;</a></span>TMR0_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TMR0_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TMR0 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00301">301</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga4f3c0420befc3fd680c619482c652701"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f3c0420befc3fd680c619482c652701">&#9670;&nbsp;</a></span>TMR1_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TMR1_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TMR1 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00302">302</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga41a6b20c5710598bd2980a833c52c324"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41a6b20c5710598bd2980a833c52c324">&#9670;&nbsp;</a></span>TMR2_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TMR2_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TMR2 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00303">303</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga1a5e7dd49028df1d6ca7236c78fb579d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a5e7dd49028df1d6ca7236c78fb579d">&#9670;&nbsp;</a></span>TMR3_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TMR3_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TMR3 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00304">304</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga28e1e43abf54cf8f715fead42010e7e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28e1e43abf54cf8f715fead42010e7e9">&#9670;&nbsp;</a></span>UART0_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART0 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00313">313</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga558446e460cc69dfb2ac567e961ab262"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga558446e460cc69dfb2ac567e961ab262">&#9670;&nbsp;</a></span>UART1_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART1 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00314">314</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaefc5c5d4f6d46fa66126a8b471e6b333"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefc5c5d4f6d46fa66126a8b471e6b333">&#9670;&nbsp;</a></span>WDT_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WDT Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00298">298</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gae33357c857a7680e094a3335a441c107"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae33357c857a7680e094a3335a441c107">&#9670;&nbsp;</a></span>WWDT_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDT_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WWDT Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00299">299</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Nov 7 2019 13:29:36 for Nano103 BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
