Analysis & Synthesis report for greenscreen
Wed May 02 16:51:11 2018
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Wed May 02 16:51:10 2018           ;
; Quartus Prime Version       ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name               ; greenscreen                                 ;
; Top-level Entity Name       ; greenscreen                                 ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; greenscreen        ; greenscreen        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; 2                  ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Wed May 02 16:50:40 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off greenscreen -c greenscreen
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (12021): Found 1 design units, including 1 entities, in source file pll33.v
    Info (12023): Found entity 1: PLL33 File: Y:/Documents/greenscreen/PLL33.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll100.v
    Info (12023): Found entity 1: PLL100 File: Y:/Documents/greenscreen/PLL100.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_pll/sdram_pll_0002.v
    Info (12023): Found entity 1: Sdram_PLL_0002 File: Y:/Documents/greenscreen/v/Sdram_PLL/Sdram_PLL_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v/mac_3/mac_3_0002.v
    Info (12023): Found entity 1: MAC_3_0002 File: Y:/Documents/greenscreen/v/MAC_3/MAC_3_0002.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_wr_fifo.v
    Info (12023): Found entity 1: Sdram_WR_FIFO File: Y:/Documents/greenscreen/Sdram_Control_4Port/Sdram_WR_FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_rd_fifo.v
    Info (12023): Found entity 1: Sdram_RD_FIFO File: Y:/Documents/greenscreen/Sdram_Control_4Port/Sdram_RD_FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v
    Info (12023): Found entity 1: Sdram_Control_4Port File: Y:/Documents/greenscreen/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 1
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits File: Y:/Documents/greenscreen/Sdram_Control_4Port/sdr_data_path.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path File: Y:/Documents/greenscreen/Sdram_Control_4Port/sdr_data_path.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v
    Info (12023): Found entity 1: control_interface File: Y:/Documents/greenscreen/Sdram_Control_4Port/control_interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v
    Info (12023): Found entity 1: command File: Y:/Documents/greenscreen/Sdram_Control_4Port/command.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/yuv422_to_444.v
    Info (12023): Found entity 1: YUV422_to_444 File: Y:/Documents/greenscreen/v/YUV422_to_444.v Line: 1
Warning (10229): Verilog HDL Expression warning at YCbCr2RGB.v(142): truncated literal to match 17 bits File: Y:/Documents/greenscreen/v/YCbCr2RGB.v Line: 142
Warning (10229): Verilog HDL Expression warning at YCbCr2RGB.v(143): truncated literal to match 17 bits File: Y:/Documents/greenscreen/v/YCbCr2RGB.v Line: 143
Info (12021): Found 1 design units, including 1 entities, in source file v/ycbcr2rgb.v
    Info (12023): Found entity 1: YCbCr2RGB File: Y:/Documents/greenscreen/v/YCbCr2RGB.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file v/vga_ctrl.v
    Info (12023): Found entity 1: VGA_Ctrl File: Y:/Documents/greenscreen/v/VGA_Ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/tp_ram.v
    Info (12023): Found entity 1: TP_RAM File: Y:/Documents/greenscreen/v/TP_RAM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file v/td_detect.v
    Info (12023): Found entity 1: TD_Detect File: Y:/Documents/greenscreen/v/TD_Detect.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut_8.v
    Info (12023): Found entity 1: SEG7_LUT_8 File: Y:/Documents/greenscreen/v/SEG7_LUT_8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut_6.v
    Info (12023): Found entity 1: SEG7_LUT_6 File: Y:/Documents/greenscreen/v/SEG7_LUT_6.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT File: Y:/Documents/greenscreen/v/SEG7_LUT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_pll.v
    Info (12023): Found entity 1: Sdram_PLL File: Y:/Documents/greenscreen/v/Sdram_PLL.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file v/reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: Y:/Documents/greenscreen/v/Reset_Delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/pll.v
    Info (12023): Found entity 1: PLL File: Y:/Documents/greenscreen/v/PLL.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/mac_3.v
    Info (12023): Found entity 1: MAC_3 File: Y:/Documents/greenscreen/v/MAC_3.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file v/line_buffer.v
    Info (12023): Found entity 1: Line_Buffer File: Y:/Documents/greenscreen/v/Line_Buffer.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/itu_656_decoder.v
    Info (12023): Found entity 1: ITU_656_Decoder File: Y:/Documents/greenscreen/v/ITU_656_Decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: Y:/Documents/greenscreen/v/I2C_Controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_av_config.v
    Info (12023): Found entity 1: I2C_AV_Config File: Y:/Documents/greenscreen/v/I2C_AV_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/div.v
    Info (12023): Found entity 1: DIV File: Y:/Documents/greenscreen/v/DIV.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file v/audio_dac.v
    Info (12023): Found entity 1: AUDIO_DAC File: Y:/Documents/greenscreen/v/AUDIO_DAC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_tv.v
    Info (12023): Found entity 1: DE1_SoC_TV File: Y:/Documents/greenscreen/DE1_SoC_TV.v Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file my_frame_buffer_15to0.vhd
    Info (12022): Found design unit 1: my_frame_buffer_15to0-SYN File: Y:/Documents/greenscreen/my_frame_buffer_15to0.vhd Line: 57
    Info (12023): Found entity 1: my_frame_buffer_15to0 File: Y:/Documents/greenscreen/my_frame_buffer_15to0.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file my_altpll.vhd
    Info (12022): Found design unit 1: my_altpll-SYN File: Y:/Documents/greenscreen/my_altpll.vhd Line: 57
    Info (12023): Found entity 1: my_altpll File: Y:/Documents/greenscreen/my_altpll.vhd Line: 43
Info (12021): Found 3 design units, including 3 entities, in source file greenscreen.v
    Info (12023): Found entity 1: greenscreen File: Y:/Documents/greenscreen/greenscreen.v Line: 6
    Info (12023): Found entity 2: onboard_controller File: Y:/Documents/greenscreen/greenscreen.v Line: 488
    Info (12023): Found entity 3: display1 File: Y:/Documents/greenscreen/greenscreen.v Line: 569
Info (12021): Found 1 design units, including 1 entities, in source file display_input.v
    Info (12023): Found entity 1: display_input File: Y:/Documents/greenscreen/display_input.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file ed_cache_system.vhd
    Info (12022): Found design unit 1: CacheSystem-CacheSystem File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 35
    Info (12023): Found entity 1: CacheSystem File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file debounce.vhd
    Info (12022): Found design unit 1: debounce-arch File: Y:/Documents/greenscreen/debounce.vhd Line: 16
    Info (12023): Found entity 1: debounce File: Y:/Documents/greenscreen/debounce.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file binary_divider.vhd
    Info (12022): Found design unit 1: binary_divider_ver1-direct_behavioral File: Y:/Documents/greenscreen/binary_divider.vhd Line: 28
    Info (12023): Found entity 1: binary_divider_ver1 File: Y:/Documents/greenscreen/binary_divider.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file ov7670_controller.vhd
    Info (12022): Found design unit 1: ov7670_controller-Behavioral File: Y:/Documents/greenscreen/ov7670_controller.vhd Line: 22
    Info (12023): Found entity 1: ov7670_controller File: Y:/Documents/greenscreen/ov7670_controller.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file do_edge_detection.vhd
    Info (12022): Found design unit 1: do_edge_detection-my_behavioral File: Y:/Documents/greenscreen/do_edge_detection.vhd Line: 37
    Info (12023): Found entity 1: do_edge_detection File: Y:/Documents/greenscreen/do_edge_detection.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file do_black_white.vhd
    Info (12022): Found design unit 1: do_black_white-my_behavioral File: Y:/Documents/greenscreen/do_black_white.vhd Line: 31
    Info (12023): Found entity 1: do_black_white File: Y:/Documents/greenscreen/do_black_white.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file vga.vhd
    Info (12022): Found design unit 1: VGA-Behavioral File: Y:/Documents/greenscreen/vga.vhd Line: 21
    Info (12023): Found entity 1: VGA File: Y:/Documents/greenscreen/vga.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file ed_counter.vhd
    Info (12022): Found design unit 1: Counter-Behavioral File: Y:/Documents/greenscreen/ed_counter.vhd Line: 15
    Info (12023): Found entity 1: Counter File: Y:/Documents/greenscreen/ed_counter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ov7670_registers.vhd
    Info (12022): Found design unit 1: ov7670_registers-Behavioral File: Y:/Documents/greenscreen/ov7670_registers.vhd Line: 33
    Info (12023): Found entity 1: ov7670_registers File: Y:/Documents/greenscreen/ov7670_registers.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file rgb.vhd
    Info (12022): Found design unit 1: RGB-Behavioral File: Y:/Documents/greenscreen/RGB.vhd Line: 17
    Info (12023): Found entity 1: RGB File: Y:/Documents/greenscreen/RGB.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file i2c_sender.vhd
    Info (12022): Found design unit 1: i2c_sender-Behavioral File: Y:/Documents/greenscreen/i2c_sender.vhd Line: 21
    Info (12023): Found entity 1: i2c_sender File: Y:/Documents/greenscreen/i2c_sender.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file ed_sobel_kernel.vhd
    Info (12022): Found design unit 1: edge_sobel-Behavioral File: Y:/Documents/greenscreen/ed_sobel_kernel.vhd Line: 29
    Info (12023): Found entity 1: edge_sobel File: Y:/Documents/greenscreen/ed_sobel_kernel.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file frame_buffer.vhd
    Info (12022): Found design unit 1: frame_buffer-SYN File: Y:/Documents/greenscreen/frame_buffer.vhd Line: 28
    Info (12023): Found entity 1: frame_buffer File: Y:/Documents/greenscreen/frame_buffer.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file ov7670_capture.vhd
    Info (12022): Found design unit 1: ov7670_capture-Behavioral File: Y:/Documents/greenscreen/ov7670_capture.vhd Line: 25
    Info (12023): Found entity 1: ov7670_capture File: Y:/Documents/greenscreen/ov7670_capture.vhd Line: 12
Info (12021): Found 3 design units, including 1 entities, in source file ed_fifo_linebuffer.vhd
    Info (12022): Found design unit 1: TYPES File: Y:/Documents/greenscreen/ed_fifo_linebuffer.vhd Line: 3
    Info (12022): Found design unit 2: FIFOLineBuffer-Behavioral File: Y:/Documents/greenscreen/ed_fifo_linebuffer.vhd Line: 29
    Info (12023): Found entity 1: FIFOLineBuffer File: Y:/Documents/greenscreen/ed_fifo_linebuffer.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file ed_double_fifo_linebuffer.vhd
    Info (12022): Found design unit 1: DoubleFiFOLineBuffer-Behavioral File: Y:/Documents/greenscreen/ed_double_fifo_linebuffer.vhd Line: 21
    Info (12023): Found entity 1: DoubleFiFOLineBuffer File: Y:/Documents/greenscreen/ed_double_fifo_linebuffer.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file address_generator.vhd
    Info (12022): Found design unit 1: Address_Generator-Behavioral File: Y:/Documents/greenscreen/address_Generator.vhd Line: 17
    Info (12023): Found entity 1: Address_Generator File: Y:/Documents/greenscreen/address_Generator.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ed_sync_signals_delayer.vhd
    Info (12022): Found design unit 1: SyncSignalsDelayer-Behavioral File: Y:/Documents/greenscreen/ed_sync_signals_delayer.vhd Line: 37
    Info (12023): Found entity 1: SyncSignalsDelayer File: Y:/Documents/greenscreen/ed_sync_signals_delayer.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file ed_edge_sobel_wrapper.vhd
    Info (12022): Found design unit 1: edge_sobel_wrapper-Structural File: Y:/Documents/greenscreen/ed_edge_sobel_wrapper.vhd Line: 33
    Info (12023): Found entity 1: edge_sobel_wrapper File: Y:/Documents/greenscreen/ed_edge_sobel_wrapper.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file top_level.vhd
    Info (12022): Found design unit 1: digital_cam_impl4-my_structural File: Y:/Documents/greenscreen/top_level.vhd Line: 65
    Info (12023): Found entity 1: digital_cam_impl4 File: Y:/Documents/greenscreen/top_level.vhd Line: 32
Info (12021): Found 3 design units, including 3 entities, in source file i2c_touch_config.v
    Info (12023): Found entity 1: i2c_touch_config File: Y:/Documents/greenscreen/i2c_touch_config.v Line: 2
    Info (12023): Found entity 2: i2c_master_byte_ctrl File: Y:/Documents/greenscreen/i2c_touch_config.v Line: 360
    Info (12023): Found entity 3: i2c_master_bit_ctrl File: Y:/Documents/greenscreen/i2c_touch_config.v Line: 640
Info (12021): Found 1 design units, including 1 entities, in source file pll33.v
    Info (12023): Found entity 1: PLL33 File: Y:/Documents/greenscreen/PLL33.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll33/pll33_0002.v
    Info (12023): Found entity 1: PLL33_0002 File: Y:/Documents/greenscreen/PLL33/PLL33_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pll100.v
    Info (12023): Found entity 1: PLL100 File: Y:/Documents/greenscreen/PLL100.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll100/pll100_0002.v
    Info (12023): Found entity 1: PLL100_0002 File: Y:/Documents/greenscreen/PLL100/PLL100_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file image_memory.v
    Info (12023): Found entity 1: image_memory File: Y:/Documents/greenscreen/image_memory.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at DE1_SoC_TV.v(266): created implicit net for "GPIO_A" File: Y:/Documents/greenscreen/DE1_SoC_TV.v Line: 266
Warning (10236): Verilog HDL Implicit Net warning at DE1_SoC_TV.v(267): created implicit net for "GPIO_B" File: Y:/Documents/greenscreen/DE1_SoC_TV.v Line: 267
Warning (10236): Verilog HDL Implicit Net warning at DE1_SoC_TV.v(274): created implicit net for "LED" File: Y:/Documents/greenscreen/DE1_SoC_TV.v Line: 274
Warning (10236): Verilog HDL Implicit Net warning at DE1_SoC_TV.v(343): created implicit net for "WR1_FULL" File: Y:/Documents/greenscreen/DE1_SoC_TV.v Line: 343
Error (10161): Verilog HDL error at greenscreen.v(570): object "VGA_SYNC_N" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: Y:/Documents/greenscreen/greenscreen.v Line: 570
Error (10161): Verilog HDL error at greenscreen.v(570): object "VGA_BLANK_N" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: Y:/Documents/greenscreen/greenscreen.v Line: 570
Error (10161): Verilog HDL error at greenscreen.v(594): object "VGA_BLANK_N" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: Y:/Documents/greenscreen/greenscreen.v Line: 594
Error (10161): Verilog HDL error at greenscreen.v(595): object "VGA_SYNC_N" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: Y:/Documents/greenscreen/greenscreen.v Line: 595
Info (144001): Generated suppressed messages file Y:/Documents/greenscreen/greenscreen.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 7 warnings
    Error: Peak virtual memory: 777 megabytes
    Error: Processing ended: Wed May 02 16:51:11 2018
    Error: Elapsed time: 00:00:31
    Error: Total CPU time (on all processors): 00:00:29


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in Y:/Documents/greenscreen/greenscreen.map.smsg.


