<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <title>Interview Strategy - Kyung Wook Park</title>
    <style>
        body { font-family: 'Segoe UI', Tahoma, Geneva, Verdana, sans-serif; line-height: 1.6; color: #333; max-width: 900px; margin: auto; padding: 20px; }
        h1 { color: #008577; border-bottom: 2px solid #008577; padding-bottom: 10px; }
        h2 { color: #005a50; background: #f4f4f4; padding: 10px; border-left: 5px solid #008577; }
        .highlight { font-weight: bold; color: #d9534f; }
        .experience-box { background: #e7f3f2; padding: 15px; border-radius: 8px; margin-bottom: 20px; }
        table { width: 100%; border-collapse: collapse; margin: 20px 0; }
        th, td { border: 1px solid #ccc; padding: 12px; text-align: left; }
        th { background-color: #008577; color: white; }
        .trl-tag { display: inline-block; background: #5bc0de; color: white; padding: 2px 8px; border-radius: 4px; font-size: 0.9em; margin-right: 5px; }
    </style>
</head>
<body>

    <h1>Strategic Guide: Concept Engineer TVS</h1>
    <p><strong>Target Manager:</strong> DT (Expert in Device Physics & Reliability)</p>

    <h2>1. The "Golden Triangle" Experience</h2>
    <div class="experience-box">
        <p>Your unique value proposition is the integration of three distinct pillars that DT highly values:</p>
        <ul>
            <li><strong>Design Foundation (SK Hynix):</strong> Deep understanding of Snapback, Holding Voltage, and ESD/Latch-up at the transistor level and around I /O pads</li>
            <li><strong>Verification Methodology (Siemens EDA):</strong> Expert-level knowledge of <strong>Calibre PERC & YieldAnalyzer</strong> to define sign-off standards.</li>
            <li><strong>Manufacturing Mastery (Robert Bosch):</strong> Hands-on experience in <strong>Design-to-Mask (TRL 7+)</strong> for 300mm automotive fabs.</li>
        </ul>
    </div>

    <h2>2. TRL Execution Roadmap (Concept to Production)</h2>
    <table>
        <thead>
            <tr>
                <th>TRL Stage</th>
                <th>Phase</th>
                <th>Your Strategic Contribution</th>
            </tr>
        </thead>
        <tbody>
            <tr>
                <td><span class="trl-tag">TRL 3-4</span></td>
                <td>Concept & Lab</td>
                <td><strong>HSPICE/TCAD Correlation:</strong> Aligning simulation models with TLP measurement data to ensure first-silicon success.</td>
            </tr>
            <tr>
                <td><span class="trl-tag">TRL 5-6</span></td>
                <td>Validation</td>
                <td><strong>Calibre PERC Leadership:</strong> Implementing automated ESD/Latch-up path checking to prevent late-stage design failures.</td>
            </tr>
            <tr>
                <td><span class="trl-tag">TRL 7+</span></td>
                <td>Mass Production</td>
                <td><strong>Advanced DFM & Yield:</strong> Using <strong>CAA (Critical Area Analysis)</strong> and SmartFILL to ensure high yield in 300mm Fabs.</td>
            </tr>
        </tbody>
    </table>

    <h2>3. Deep Dive: Siemens EDA (Mentor) as Your "Core Weapon"</h2>
    <p><em>Strategy: Position yourself as a <strong>"Trusted Advisor"</strong> who defined the standards DT uses today.</em></p>
    <ul>
        <li><strong>Calibre PERC P2P/CD Analysis:</strong> "I didn't just run tools; I developed methodologies to analyze dynamic resistance ($R_{dyn}$) in high-current TVS paths".</li>
        <li><strong>YieldAnalyzer (CAA):</strong> "I utilized Critical Area Analysis to predict random defect sensitivity, ensuring TRL 7+ ramp-up without unexpected failures".</li>
        <li><strong>YieldEnhancer (SmartFILL):</strong> "I optimized CMP thickness uniformity through model-based fill, crucial for maintaining consistent TVS clamping voltages across the wafer".</li>
    </ul>

    <h2>4. Strategic Reverse Questions for DT</h2>
    <div class="experience-box">
        <ul>
            <li>"Given your background in <strong>ESD TVS (Technology Readiness Level)</strong>, how do you see the role of <strong>automated reliability verification (like PERC)</strong> evolving in the early TRL stages of TVS development?"</li>
            <li>"For TVS derivative products, what is the biggest challenge you face in <strong>correlating lab TLP data with high-volume production yield</strong>?"</li>
            <li>"What does 'success' look like for this role in terms of accelerating the transition from <strong>TRL 4 (Lab) to TRL 7 (Mass Production)</strong>?"</li>
        </ul>
    </div>

    <h2>5. Expertise in Model-based Fill (SmartFILL)</h2>
    <p><em>Strategy: Highlight your ability to bridge CMP physical modeling with electrical integrity.</em></p>
    <div class="experience-box">
        <ul>
            <li><strong>CMP Simulation-Driven:</strong> "I don't just fill density; I utilize <strong>CMP modeling</strong> to predict surface topography (erosion/dishing) to ensure that TVS metal layers remain perfectly planar for consistent resistance."</li>
            <li><strong>Parasitic-Aware Algorithms:</strong> "I implemented <strong>Parasitic-Aware Fill</strong> by calculating electric field interference, ensuring that dummy structures do not degrade the TVS device's response time or increase parasitic capacitance ($C_{para}$)."</li>
            <li><strong>Continuous Variable Density:</strong> "Applying <strong>Multi-layer Grading</strong> techniques to minimize process variation, which is critical for maintaining stable dynamic resistance ($R_{dyn}$) across 300mm wafers."</li>
        </ul>
    </div>

    <h2>6. Advanced Strategic Reverse Questions for DT</h2>
    <p><em>Strategy: Position yourself as a peer-level expert discussing high-level technical challenges.</em></p>
    <div class="experience-box">
        <ul>
            <li><strong>[Uniformity Challenge]</strong> "In TVS development, keeping consistent Clamping Voltage across the wafer is key. How much priority does your team place on <strong>Model-based SmartFILL</strong> to mitigate CMP variations during the <strong>TRL 6 to 7 transition</strong>?"</li>
            <li><strong>[Verification Strategy]</strong> "When balancing Density Rules with <strong>parasitic capacitance</strong>, how do you see the role of <strong>automated parasitic-aware verification (like PERC)</strong> evolving for next-generation TVS derivatives?"</li>
            <li><strong>[Ramp-up Success]</strong> "Based on your tremendous experience at <strong>the company</strong>, what do you consider the most critical factor in shortening the cycle time from <strong>TRL 4 (Lab) to TRL 7 (Production)</strong> for TVS products?"</li>
        </ul>
    </div>

    <h2>7. Technical Implementation: Model-based SmartFILL</h2>
    <p><em>Strategy: Demonstrate deep technical command over tool logic and process physics.</em></p>
    <div class="experience-box">
        <p><strong>Advanced SVRF Methodology:</strong> To ensure TVS device performance, I customize the SmartFILL flow beyond simple density rules:</p>
        <pre style="background: #ffffff; padding: 15px; border-radius: 5px; border: 1px solid #ccc; font-family: 'Consolas', monospace; font-size: 0.9em; overflow-x: auto;">
// Step 1: Analyze density gaps based on CMP profile
DENSITY_MAP = DENSITY METAL1 < 0.50 WINDOW 50 STEP 25

// Step 2: Execute Model-based SmartFILL with Parasitic Constraints
METAL1_FILL = SMARTFILL METAL1
    TARGET_DENSITY 0.50            // Target density based on CMP model
    MIN_FILL_WIDTH 0.1             // Prevents lithography hotspots
    MAX_FILL_WIDTH 0.5             // Controls parasitic capacitance (C_para)
    SPACE_TO_NET 0.2               // Parasitic-aware keep-out zone
    STEP 25 WINDOW 50
    EXTENT M1_BOUNDARY</pre>
        <ul>
            <li><strong>Expert Insight:</strong> "By tuning the <code>SPACE_TO_NET</code> and <code>MAX_FILL_WIDTH</code>, I prevent unintended electric field interference with the TVS high-current path, maintaining the device's <strong>clamping efficiency</strong> while ensuring <strong>TRL 7+ manufacturability</strong>."</li>
        </ul>
    </div>

    <h2>8. Core Strategy Summary for DT Interview</h2>
    <div class="experience-box" style="background: #fdf2f2; border-left: 5px solid #d9534f;">
        <p><strong>Key Message:</strong> You are not just a tool user, but a <strong>"Reliability Guardian"</strong> who bridges Design and Fab.</p>
        <ul>
            <li><strong>Bridging TRL 3 to 7+:</strong> My 29-year journey (Hynix &rarr; Siemens &rarr; Bosch) ensures that concept designs don't just work in simulation, but survive mass production.</li>
            <li><strong>Shift-Left Reliability:</strong> By establishing <strong>Calibre PERC and DFM standards</strong>, I mitigate risks at TRL 4-5 before they become costly failures at TRL 7.</li>
            <li><strong>Data-Driven Correlation:</strong> I focus on the <strong>Correlation</strong> between TLP measurements and TCAD models to reduce the iteration cycle between lab and production.</li>
        </ul>
    </div>

    <hr>
    <p style="text-align: center; color: #777;"><em>Updated with Technical Deep-Dive for INTV Preparation, 2026</em></p>


</body>
</html>
