
template.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002114  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000324  08002250  08002250  00012250  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002574  08002574  00012574  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002578  08002578  00012578  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000006c  20000000  0800257c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000ec  2000006c  080025e8  0002006c  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  20000158  080025e8  00020158  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
  9 .debug_info   00008fe9  00000000  00000000  00020095  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000186c  00000000  00000000  0002907e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000520  00000000  00000000  0002a8f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000450  00000000  00000000  0002ae10  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00002b0d  00000000  00000000  0002b260  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00001a54  00000000  00000000  0002dd6d  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0002f7c1  2**0
                  CONTENTS, READONLY
 16 .debug_frame  000014e0  00000000  00000000  0002f840  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	2000006c 	.word	0x2000006c
 8000158:	00000000 	.word	0x00000000
 800015c:	08002238 	.word	0x08002238

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	20000070 	.word	0x20000070
 8000178:	08002238 	.word	0x08002238

0800017c <sensirion_common_generate_crc>:

    tmp.u32_value = sensirion_bytes_to_uint32_t(bytes);
    return tmp.float32;
}

uint8_t sensirion_common_generate_crc(const uint8_t* data, uint16_t count) {
 800017c:	b480      	push	{r7}
 800017e:	b085      	sub	sp, #20
 8000180:	af00      	add	r7, sp, #0
 8000182:	6078      	str	r0, [r7, #4]
 8000184:	460b      	mov	r3, r1
 8000186:	807b      	strh	r3, [r7, #2]
    uint16_t current_byte;
    uint8_t crc = CRC8_INIT;
 8000188:	23ff      	movs	r3, #255	; 0xff
 800018a:	737b      	strb	r3, [r7, #13]
    uint8_t crc_bit;

    /* calculates 8-Bit checksum with given polynomial */
    for (current_byte = 0; current_byte < count; ++current_byte) {
 800018c:	2300      	movs	r3, #0
 800018e:	81fb      	strh	r3, [r7, #14]
 8000190:	e021      	b.n	80001d6 <sensirion_common_generate_crc+0x5a>
        crc ^= (data[current_byte]);
 8000192:	89fb      	ldrh	r3, [r7, #14]
 8000194:	687a      	ldr	r2, [r7, #4]
 8000196:	4413      	add	r3, r2
 8000198:	781a      	ldrb	r2, [r3, #0]
 800019a:	7b7b      	ldrb	r3, [r7, #13]
 800019c:	4053      	eors	r3, r2
 800019e:	737b      	strb	r3, [r7, #13]
        for (crc_bit = 8; crc_bit > 0; --crc_bit) {
 80001a0:	2308      	movs	r3, #8
 80001a2:	733b      	strb	r3, [r7, #12]
 80001a4:	e011      	b.n	80001ca <sensirion_common_generate_crc+0x4e>
            if (crc & 0x80)
 80001a6:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80001aa:	2b00      	cmp	r3, #0
 80001ac:	da07      	bge.n	80001be <sensirion_common_generate_crc+0x42>
                crc = (crc << 1) ^ CRC8_POLYNOMIAL;
 80001ae:	7b7b      	ldrb	r3, [r7, #13]
 80001b0:	005b      	lsls	r3, r3, #1
 80001b2:	b25b      	sxtb	r3, r3
 80001b4:	f083 0331 	eor.w	r3, r3, #49	; 0x31
 80001b8:	b25b      	sxtb	r3, r3
 80001ba:	737b      	strb	r3, [r7, #13]
 80001bc:	e002      	b.n	80001c4 <sensirion_common_generate_crc+0x48>
            else
                crc = (crc << 1);
 80001be:	7b7b      	ldrb	r3, [r7, #13]
 80001c0:	005b      	lsls	r3, r3, #1
 80001c2:	737b      	strb	r3, [r7, #13]
        for (crc_bit = 8; crc_bit > 0; --crc_bit) {
 80001c4:	7b3b      	ldrb	r3, [r7, #12]
 80001c6:	3b01      	subs	r3, #1
 80001c8:	733b      	strb	r3, [r7, #12]
 80001ca:	7b3b      	ldrb	r3, [r7, #12]
 80001cc:	2b00      	cmp	r3, #0
 80001ce:	d1ea      	bne.n	80001a6 <sensirion_common_generate_crc+0x2a>
    for (current_byte = 0; current_byte < count; ++current_byte) {
 80001d0:	89fb      	ldrh	r3, [r7, #14]
 80001d2:	3301      	adds	r3, #1
 80001d4:	81fb      	strh	r3, [r7, #14]
 80001d6:	89fa      	ldrh	r2, [r7, #14]
 80001d8:	887b      	ldrh	r3, [r7, #2]
 80001da:	429a      	cmp	r2, r3
 80001dc:	d3d9      	bcc.n	8000192 <sensirion_common_generate_crc+0x16>
        }
    }
    return crc;
 80001de:	7b7b      	ldrb	r3, [r7, #13]
}
 80001e0:	4618      	mov	r0, r3
 80001e2:	3714      	adds	r7, #20
 80001e4:	46bd      	mov	sp, r7
 80001e6:	bc80      	pop	{r7}
 80001e8:	4770      	bx	lr

080001ea <sensirion_common_check_crc>:

int8_t sensirion_common_check_crc(const uint8_t* data, uint16_t count,
                                  uint8_t checksum) {
 80001ea:	b580      	push	{r7, lr}
 80001ec:	b082      	sub	sp, #8
 80001ee:	af00      	add	r7, sp, #0
 80001f0:	6078      	str	r0, [r7, #4]
 80001f2:	460b      	mov	r3, r1
 80001f4:	807b      	strh	r3, [r7, #2]
 80001f6:	4613      	mov	r3, r2
 80001f8:	707b      	strb	r3, [r7, #1]
    if (sensirion_common_generate_crc(data, count) != checksum)
 80001fa:	887b      	ldrh	r3, [r7, #2]
 80001fc:	4619      	mov	r1, r3
 80001fe:	6878      	ldr	r0, [r7, #4]
 8000200:	f7ff ffbc 	bl	800017c <sensirion_common_generate_crc>
 8000204:	4603      	mov	r3, r0
 8000206:	461a      	mov	r2, r3
 8000208:	787b      	ldrb	r3, [r7, #1]
 800020a:	4293      	cmp	r3, r2
 800020c:	d002      	beq.n	8000214 <sensirion_common_check_crc+0x2a>
        return STATUS_FAIL;
 800020e:	f04f 33ff 	mov.w	r3, #4294967295
 8000212:	e000      	b.n	8000216 <sensirion_common_check_crc+0x2c>
    return NO_ERROR;
 8000214:	2300      	movs	r3, #0
}
 8000216:	4618      	mov	r0, r3
 8000218:	3708      	adds	r7, #8
 800021a:	46bd      	mov	sp, r7
 800021c:	bd80      	pop	{r7, pc}

0800021e <sensirion_fill_cmd_send_buf>:
    const uint8_t data = 0x06;
    return sensirion_i2c_write(0, &data, (uint16_t)sizeof(data));
}

uint16_t sensirion_fill_cmd_send_buf(uint8_t* buf, uint16_t cmd,
                                     const uint16_t* args, uint8_t num_args) {
 800021e:	b580      	push	{r7, lr}
 8000220:	b086      	sub	sp, #24
 8000222:	af00      	add	r7, sp, #0
 8000224:	60f8      	str	r0, [r7, #12]
 8000226:	607a      	str	r2, [r7, #4]
 8000228:	461a      	mov	r2, r3
 800022a:	460b      	mov	r3, r1
 800022c:	817b      	strh	r3, [r7, #10]
 800022e:	4613      	mov	r3, r2
 8000230:	727b      	strb	r3, [r7, #9]
    uint8_t crc;
    uint8_t i;
    uint16_t idx = 0;
 8000232:	2300      	movs	r3, #0
 8000234:	82bb      	strh	r3, [r7, #20]

    buf[idx++] = (uint8_t)((cmd & 0xFF00) >> 8);
 8000236:	8abb      	ldrh	r3, [r7, #20]
 8000238:	1c5a      	adds	r2, r3, #1
 800023a:	82ba      	strh	r2, [r7, #20]
 800023c:	461a      	mov	r2, r3
 800023e:	68fb      	ldr	r3, [r7, #12]
 8000240:	4413      	add	r3, r2
 8000242:	897a      	ldrh	r2, [r7, #10]
 8000244:	0a12      	lsrs	r2, r2, #8
 8000246:	b292      	uxth	r2, r2
 8000248:	b2d2      	uxtb	r2, r2
 800024a:	701a      	strb	r2, [r3, #0]
    buf[idx++] = (uint8_t)((cmd & 0x00FF) >> 0);
 800024c:	8abb      	ldrh	r3, [r7, #20]
 800024e:	1c5a      	adds	r2, r3, #1
 8000250:	82ba      	strh	r2, [r7, #20]
 8000252:	461a      	mov	r2, r3
 8000254:	68fb      	ldr	r3, [r7, #12]
 8000256:	4413      	add	r3, r2
 8000258:	897a      	ldrh	r2, [r7, #10]
 800025a:	b2d2      	uxtb	r2, r2
 800025c:	701a      	strb	r2, [r3, #0]

    for (i = 0; i < num_args; ++i) {
 800025e:	2300      	movs	r3, #0
 8000260:	75fb      	strb	r3, [r7, #23]
 8000262:	e030      	b.n	80002c6 <sensirion_fill_cmd_send_buf+0xa8>
        buf[idx++] = (uint8_t)((args[i] & 0xFF00) >> 8);
 8000264:	8abb      	ldrh	r3, [r7, #20]
 8000266:	1c5a      	adds	r2, r3, #1
 8000268:	82ba      	strh	r2, [r7, #20]
 800026a:	461a      	mov	r2, r3
 800026c:	68fb      	ldr	r3, [r7, #12]
 800026e:	4413      	add	r3, r2
 8000270:	7dfa      	ldrb	r2, [r7, #23]
 8000272:	0052      	lsls	r2, r2, #1
 8000274:	6879      	ldr	r1, [r7, #4]
 8000276:	440a      	add	r2, r1
 8000278:	8812      	ldrh	r2, [r2, #0]
 800027a:	0a12      	lsrs	r2, r2, #8
 800027c:	b292      	uxth	r2, r2
 800027e:	b2d2      	uxtb	r2, r2
 8000280:	701a      	strb	r2, [r3, #0]
        buf[idx++] = (uint8_t)((args[i] & 0x00FF) >> 0);
 8000282:	8abb      	ldrh	r3, [r7, #20]
 8000284:	1c5a      	adds	r2, r3, #1
 8000286:	82ba      	strh	r2, [r7, #20]
 8000288:	461a      	mov	r2, r3
 800028a:	68fb      	ldr	r3, [r7, #12]
 800028c:	4413      	add	r3, r2
 800028e:	7dfa      	ldrb	r2, [r7, #23]
 8000290:	0052      	lsls	r2, r2, #1
 8000292:	6879      	ldr	r1, [r7, #4]
 8000294:	440a      	add	r2, r1
 8000296:	8812      	ldrh	r2, [r2, #0]
 8000298:	b2d2      	uxtb	r2, r2
 800029a:	701a      	strb	r2, [r3, #0]

        crc = sensirion_common_generate_crc((uint8_t*)&buf[idx - 2],
 800029c:	8abb      	ldrh	r3, [r7, #20]
 800029e:	3b02      	subs	r3, #2
 80002a0:	68fa      	ldr	r2, [r7, #12]
 80002a2:	4413      	add	r3, r2
 80002a4:	2102      	movs	r1, #2
 80002a6:	4618      	mov	r0, r3
 80002a8:	f7ff ff68 	bl	800017c <sensirion_common_generate_crc>
 80002ac:	4603      	mov	r3, r0
 80002ae:	74fb      	strb	r3, [r7, #19]
                                            SENSIRION_WORD_SIZE);
        buf[idx++] = crc;
 80002b0:	8abb      	ldrh	r3, [r7, #20]
 80002b2:	1c5a      	adds	r2, r3, #1
 80002b4:	82ba      	strh	r2, [r7, #20]
 80002b6:	461a      	mov	r2, r3
 80002b8:	68fb      	ldr	r3, [r7, #12]
 80002ba:	4413      	add	r3, r2
 80002bc:	7cfa      	ldrb	r2, [r7, #19]
 80002be:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < num_args; ++i) {
 80002c0:	7dfb      	ldrb	r3, [r7, #23]
 80002c2:	3301      	adds	r3, #1
 80002c4:	75fb      	strb	r3, [r7, #23]
 80002c6:	7dfa      	ldrb	r2, [r7, #23]
 80002c8:	7a7b      	ldrb	r3, [r7, #9]
 80002ca:	429a      	cmp	r2, r3
 80002cc:	d3ca      	bcc.n	8000264 <sensirion_fill_cmd_send_buf+0x46>
    }
    return idx;
 80002ce:	8abb      	ldrh	r3, [r7, #20]
}
 80002d0:	4618      	mov	r0, r3
 80002d2:	3718      	adds	r7, #24
 80002d4:	46bd      	mov	sp, r7
 80002d6:	bd80      	pop	{r7, pc}

080002d8 <sensirion_i2c_read_words_as_bytes>:

int16_t sensirion_i2c_read_words_as_bytes(uint8_t address, uint8_t* data,
                                          uint16_t num_words) {
 80002d8:	b580      	push	{r7, lr}
 80002da:	b096      	sub	sp, #88	; 0x58
 80002dc:	af00      	add	r7, sp, #0
 80002de:	4603      	mov	r3, r0
 80002e0:	6039      	str	r1, [r7, #0]
 80002e2:	71fb      	strb	r3, [r7, #7]
 80002e4:	4613      	mov	r3, r2
 80002e6:	80bb      	strh	r3, [r7, #4]
    int16_t ret;
    uint16_t i, j;
    uint16_t size = num_words * (SENSIRION_WORD_SIZE + CRC8_LEN);
 80002e8:	88bb      	ldrh	r3, [r7, #4]
 80002ea:	461a      	mov	r2, r3
 80002ec:	0052      	lsls	r2, r2, #1
 80002ee:	4413      	add	r3, r2
 80002f0:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
    uint16_t word_buf[SENSIRION_MAX_BUFFER_WORDS];
    uint8_t* const buf8 = (uint8_t*)word_buf;
 80002f4:	f107 0308 	add.w	r3, r7, #8
 80002f8:	64fb      	str	r3, [r7, #76]	; 0x4c

    ret = sensirion_i2c_read(address, buf8, size);
 80002fa:	f8b7 2052 	ldrh.w	r2, [r7, #82]	; 0x52
 80002fe:	79fb      	ldrb	r3, [r7, #7]
 8000300:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8000302:	4618      	mov	r0, r3
 8000304:	f000 f90c 	bl	8000520 <sensirion_i2c_read>
 8000308:	4603      	mov	r3, r0
 800030a:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
    if (ret != NO_ERROR)
 800030e:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8000312:	2b00      	cmp	r3, #0
 8000314:	d002      	beq.n	800031c <sensirion_i2c_read_words_as_bytes+0x44>
        return ret;
 8000316:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 800031a:	e047      	b.n	80003ac <sensirion_i2c_read_words_as_bytes+0xd4>

    /* check the CRC for each word */
    for (i = 0, j = 0; i < size; i += SENSIRION_WORD_SIZE + CRC8_LEN) {
 800031c:	2300      	movs	r3, #0
 800031e:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 8000322:	2300      	movs	r3, #0
 8000324:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
 8000328:	e039      	b.n	800039e <sensirion_i2c_read_words_as_bytes+0xc6>

        ret = sensirion_common_check_crc(&buf8[i], SENSIRION_WORD_SIZE,
 800032a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800032e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000330:	18d0      	adds	r0, r2, r3
                                         buf8[i + SENSIRION_WORD_SIZE]);
 8000332:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8000336:	3302      	adds	r3, #2
 8000338:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800033a:	4413      	add	r3, r2
        ret = sensirion_common_check_crc(&buf8[i], SENSIRION_WORD_SIZE,
 800033c:	781b      	ldrb	r3, [r3, #0]
 800033e:	461a      	mov	r2, r3
 8000340:	2102      	movs	r1, #2
 8000342:	f7ff ff52 	bl	80001ea <sensirion_common_check_crc>
 8000346:	4603      	mov	r3, r0
 8000348:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
        if (ret != NO_ERROR)
 800034c:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8000350:	2b00      	cmp	r3, #0
 8000352:	d002      	beq.n	800035a <sensirion_i2c_read_words_as_bytes+0x82>
            return ret;
 8000354:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8000358:	e028      	b.n	80003ac <sensirion_i2c_read_words_as_bytes+0xd4>

        data[j++] = buf8[i];
 800035a:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800035e:	1c5a      	adds	r2, r3, #1
 8000360:	f8a7 2054 	strh.w	r2, [r7, #84]	; 0x54
 8000364:	461a      	mov	r2, r3
 8000366:	683b      	ldr	r3, [r7, #0]
 8000368:	4413      	add	r3, r2
 800036a:	f8b7 2056 	ldrh.w	r2, [r7, #86]	; 0x56
 800036e:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8000370:	440a      	add	r2, r1
 8000372:	7812      	ldrb	r2, [r2, #0]
 8000374:	701a      	strb	r2, [r3, #0]
        data[j++] = buf8[i + 1];
 8000376:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800037a:	1c5a      	adds	r2, r3, #1
 800037c:	f8a7 2054 	strh.w	r2, [r7, #84]	; 0x54
 8000380:	461a      	mov	r2, r3
 8000382:	683b      	ldr	r3, [r7, #0]
 8000384:	4413      	add	r3, r2
 8000386:	f8b7 2056 	ldrh.w	r2, [r7, #86]	; 0x56
 800038a:	3201      	adds	r2, #1
 800038c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800038e:	440a      	add	r2, r1
 8000390:	7812      	ldrb	r2, [r2, #0]
 8000392:	701a      	strb	r2, [r3, #0]
    for (i = 0, j = 0; i < size; i += SENSIRION_WORD_SIZE + CRC8_LEN) {
 8000394:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8000398:	3303      	adds	r3, #3
 800039a:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 800039e:	f8b7 2056 	ldrh.w	r2, [r7, #86]	; 0x56
 80003a2:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 80003a6:	429a      	cmp	r2, r3
 80003a8:	d3bf      	bcc.n	800032a <sensirion_i2c_read_words_as_bytes+0x52>
    }

    return NO_ERROR;
 80003aa:	2300      	movs	r3, #0
}
 80003ac:	4618      	mov	r0, r3
 80003ae:	3758      	adds	r7, #88	; 0x58
 80003b0:	46bd      	mov	sp, r7
 80003b2:	bd80      	pop	{r7, pc}

080003b4 <sensirion_i2c_read_words>:

int16_t sensirion_i2c_read_words(uint8_t address, uint16_t* data_words,
                                 uint16_t num_words) {
 80003b4:	b580      	push	{r7, lr}
 80003b6:	b084      	sub	sp, #16
 80003b8:	af00      	add	r7, sp, #0
 80003ba:	4603      	mov	r3, r0
 80003bc:	6039      	str	r1, [r7, #0]
 80003be:	71fb      	strb	r3, [r7, #7]
 80003c0:	4613      	mov	r3, r2
 80003c2:	80bb      	strh	r3, [r7, #4]
    int16_t ret;
    uint8_t i;
    const uint8_t* word_bytes;

    ret = sensirion_i2c_read_words_as_bytes(address, (uint8_t*)data_words,
 80003c4:	88ba      	ldrh	r2, [r7, #4]
 80003c6:	79fb      	ldrb	r3, [r7, #7]
 80003c8:	6839      	ldr	r1, [r7, #0]
 80003ca:	4618      	mov	r0, r3
 80003cc:	f7ff ff84 	bl	80002d8 <sensirion_i2c_read_words_as_bytes>
 80003d0:	4603      	mov	r3, r0
 80003d2:	81bb      	strh	r3, [r7, #12]
                                            num_words);
    if (ret != NO_ERROR)
 80003d4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80003d8:	2b00      	cmp	r3, #0
 80003da:	d002      	beq.n	80003e2 <sensirion_i2c_read_words+0x2e>
        return ret;
 80003dc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80003e0:	e020      	b.n	8000424 <sensirion_i2c_read_words+0x70>

    for (i = 0; i < num_words; ++i) {
 80003e2:	2300      	movs	r3, #0
 80003e4:	73fb      	strb	r3, [r7, #15]
 80003e6:	e017      	b.n	8000418 <sensirion_i2c_read_words+0x64>
        word_bytes = (uint8_t*)&data_words[i];
 80003e8:	7bfb      	ldrb	r3, [r7, #15]
 80003ea:	005b      	lsls	r3, r3, #1
 80003ec:	683a      	ldr	r2, [r7, #0]
 80003ee:	4413      	add	r3, r2
 80003f0:	60bb      	str	r3, [r7, #8]
        data_words[i] = ((uint16_t)word_bytes[0] << 8) | word_bytes[1];
 80003f2:	7bfb      	ldrb	r3, [r7, #15]
 80003f4:	005b      	lsls	r3, r3, #1
 80003f6:	683a      	ldr	r2, [r7, #0]
 80003f8:	4413      	add	r3, r2
 80003fa:	68ba      	ldr	r2, [r7, #8]
 80003fc:	7812      	ldrb	r2, [r2, #0]
 80003fe:	0212      	lsls	r2, r2, #8
 8000400:	b211      	sxth	r1, r2
 8000402:	68ba      	ldr	r2, [r7, #8]
 8000404:	3201      	adds	r2, #1
 8000406:	7812      	ldrb	r2, [r2, #0]
 8000408:	b212      	sxth	r2, r2
 800040a:	430a      	orrs	r2, r1
 800040c:	b212      	sxth	r2, r2
 800040e:	b292      	uxth	r2, r2
 8000410:	801a      	strh	r2, [r3, #0]
    for (i = 0; i < num_words; ++i) {
 8000412:	7bfb      	ldrb	r3, [r7, #15]
 8000414:	3301      	adds	r3, #1
 8000416:	73fb      	strb	r3, [r7, #15]
 8000418:	7bfb      	ldrb	r3, [r7, #15]
 800041a:	b29b      	uxth	r3, r3
 800041c:	88ba      	ldrh	r2, [r7, #4]
 800041e:	429a      	cmp	r2, r3
 8000420:	d8e2      	bhi.n	80003e8 <sensirion_i2c_read_words+0x34>
    }

    return NO_ERROR;
 8000422:	2300      	movs	r3, #0
}
 8000424:	4618      	mov	r0, r3
 8000426:	3710      	adds	r7, #16
 8000428:	46bd      	mov	sp, r7
 800042a:	bd80      	pop	{r7, pc}

0800042c <sensirion_i2c_write_cmd>:

int16_t sensirion_i2c_write_cmd(uint8_t address, uint16_t command) {
 800042c:	b580      	push	{r7, lr}
 800042e:	b084      	sub	sp, #16
 8000430:	af00      	add	r7, sp, #0
 8000432:	4603      	mov	r3, r0
 8000434:	460a      	mov	r2, r1
 8000436:	71fb      	strb	r3, [r7, #7]
 8000438:	4613      	mov	r3, r2
 800043a:	80bb      	strh	r3, [r7, #4]
    uint8_t buf[SENSIRION_COMMAND_SIZE];

    sensirion_fill_cmd_send_buf(buf, command, NULL, 0);
 800043c:	88b9      	ldrh	r1, [r7, #4]
 800043e:	f107 000c 	add.w	r0, r7, #12
 8000442:	2300      	movs	r3, #0
 8000444:	2200      	movs	r2, #0
 8000446:	f7ff feea 	bl	800021e <sensirion_fill_cmd_send_buf>
    return sensirion_i2c_write(address, buf, SENSIRION_COMMAND_SIZE);
 800044a:	f107 010c 	add.w	r1, r7, #12
 800044e:	79fb      	ldrb	r3, [r7, #7]
 8000450:	2202      	movs	r2, #2
 8000452:	4618      	mov	r0, r3
 8000454:	f000 f877 	bl	8000546 <sensirion_i2c_write>
 8000458:	4603      	mov	r3, r0
 800045a:	b21b      	sxth	r3, r3
}
 800045c:	4618      	mov	r0, r3
 800045e:	3710      	adds	r7, #16
 8000460:	46bd      	mov	sp, r7
 8000462:	bd80      	pop	{r7, pc}

08000464 <sensirion_i2c_delayed_read_cmd>:
    return sensirion_i2c_write(address, buf, buf_size);
}

int16_t sensirion_i2c_delayed_read_cmd(uint8_t address, uint16_t cmd,
                                       uint32_t delay_us, uint16_t* data_words,
                                       uint16_t num_words) {
 8000464:	b580      	push	{r7, lr}
 8000466:	b086      	sub	sp, #24
 8000468:	af00      	add	r7, sp, #0
 800046a:	60ba      	str	r2, [r7, #8]
 800046c:	607b      	str	r3, [r7, #4]
 800046e:	4603      	mov	r3, r0
 8000470:	73fb      	strb	r3, [r7, #15]
 8000472:	460b      	mov	r3, r1
 8000474:	81bb      	strh	r3, [r7, #12]
    int16_t ret;
    uint8_t buf[SENSIRION_COMMAND_SIZE];

    sensirion_fill_cmd_send_buf(buf, cmd, NULL, 0);
 8000476:	89b9      	ldrh	r1, [r7, #12]
 8000478:	f107 0014 	add.w	r0, r7, #20
 800047c:	2300      	movs	r3, #0
 800047e:	2200      	movs	r2, #0
 8000480:	f7ff fecd 	bl	800021e <sensirion_fill_cmd_send_buf>
    ret = sensirion_i2c_write(address, buf, SENSIRION_COMMAND_SIZE);
 8000484:	f107 0114 	add.w	r1, r7, #20
 8000488:	7bfb      	ldrb	r3, [r7, #15]
 800048a:	2202      	movs	r2, #2
 800048c:	4618      	mov	r0, r3
 800048e:	f000 f85a 	bl	8000546 <sensirion_i2c_write>
 8000492:	4603      	mov	r3, r0
 8000494:	82fb      	strh	r3, [r7, #22]
    if (ret != NO_ERROR)
 8000496:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800049a:	2b00      	cmp	r3, #0
 800049c:	d002      	beq.n	80004a4 <sensirion_i2c_delayed_read_cmd+0x40>
        return ret;
 800049e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80004a2:	e00c      	b.n	80004be <sensirion_i2c_delayed_read_cmd+0x5a>

    if (delay_us)
 80004a4:	68bb      	ldr	r3, [r7, #8]
 80004a6:	2b00      	cmp	r3, #0
 80004a8:	d002      	beq.n	80004b0 <sensirion_i2c_delayed_read_cmd+0x4c>
        sensirion_sleep_usec(delay_us);
 80004aa:	68b8      	ldr	r0, [r7, #8]
 80004ac:	f000 f85e 	bl	800056c <sensirion_sleep_usec>

    return sensirion_i2c_read_words(address, data_words, num_words);
 80004b0:	8c3a      	ldrh	r2, [r7, #32]
 80004b2:	7bfb      	ldrb	r3, [r7, #15]
 80004b4:	6879      	ldr	r1, [r7, #4]
 80004b6:	4618      	mov	r0, r3
 80004b8:	f7ff ff7c 	bl	80003b4 <sensirion_i2c_read_words>
 80004bc:	4603      	mov	r3, r0
}
 80004be:	4618      	mov	r0, r3
 80004c0:	3718      	adds	r7, #24
 80004c2:	46bd      	mov	sp, r7
 80004c4:	bd80      	pop	{r7, pc}
	...

080004c8 <sensirion_i2c_init>:
{
    return 1;
}

uint8_t sensirion_i2c_init(void)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	b084      	sub	sp, #16
 80004cc:	af00      	add	r7, sp, #0
    int16_t probe;
    uint8_t init_status = 1;
 80004ce:	2301      	movs	r3, #1
 80004d0:	73fb      	strb	r3, [r7, #15]

    I2C1_Init();
 80004d2:	f000 f8a1 	bl	8000618 <I2C1_Init>

    for (int i = 0; i < SGP30_CONN_RETRIES; ++i)
 80004d6:	2300      	movs	r3, #0
 80004d8:	60bb      	str	r3, [r7, #8]
 80004da:	e010      	b.n	80004fe <sensirion_i2c_init+0x36>
    {
        probe = sgp30_probe();
 80004dc:	f001 f813 	bl	8001506 <sgp30_probe>
 80004e0:	4603      	mov	r3, r0
 80004e2:	80fb      	strh	r3, [r7, #6]

        if (probe == STATUS_OK)
 80004e4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80004e8:	2b00      	cmp	r3, #0
 80004ea:	d102      	bne.n	80004f2 <sensirion_i2c_init+0x2a>
        {
        	init_status = 0;
 80004ec:	2300      	movs	r3, #0
 80004ee:	73fb      	strb	r3, [r7, #15]
        	break;
 80004f0:	e008      	b.n	8000504 <sensirion_i2c_init+0x3c>
        }

        sensirion_sleep_usec(1000000);
 80004f2:	480a      	ldr	r0, [pc, #40]	; (800051c <sensirion_i2c_init+0x54>)
 80004f4:	f000 f83a 	bl	800056c <sensirion_sleep_usec>
    for (int i = 0; i < SGP30_CONN_RETRIES; ++i)
 80004f8:	68bb      	ldr	r3, [r7, #8]
 80004fa:	3301      	adds	r3, #1
 80004fc:	60bb      	str	r3, [r7, #8]
 80004fe:	68bb      	ldr	r3, [r7, #8]
 8000500:	2b04      	cmp	r3, #4
 8000502:	ddeb      	ble.n	80004dc <sensirion_i2c_init+0x14>
    }

    if(init_status)
 8000504:	7bfb      	ldrb	r3, [r7, #15]
 8000506:	2b00      	cmp	r3, #0
 8000508:	d001      	beq.n	800050e <sensirion_i2c_init+0x46>
    {
    	return 1;
 800050a:	2301      	movs	r3, #1
 800050c:	e002      	b.n	8000514 <sensirion_i2c_init+0x4c>
    }

    sgp30_iaq_init();
 800050e:	f000 ffe5 	bl	80014dc <sgp30_iaq_init>

    return 0;
 8000512:	2300      	movs	r3, #0
}
 8000514:	4618      	mov	r0, r3
 8000516:	3710      	adds	r7, #16
 8000518:	46bd      	mov	sp, r7
 800051a:	bd80      	pop	{r7, pc}
 800051c:	000f4240 	.word	0x000f4240

08000520 <sensirion_i2c_read>:
{
    // TODO: Implement function
}

int8_t sensirion_i2c_read(uint8_t address, uint8_t* data, uint16_t count)
{
 8000520:	b580      	push	{r7, lr}
 8000522:	b082      	sub	sp, #8
 8000524:	af00      	add	r7, sp, #0
 8000526:	4603      	mov	r3, r0
 8000528:	6039      	str	r1, [r7, #0]
 800052a:	71fb      	strb	r3, [r7, #7]
 800052c:	4613      	mov	r3, r2
 800052e:	80bb      	strh	r3, [r7, #4]
    I2C1_Read(address, count, data);
 8000530:	88b9      	ldrh	r1, [r7, #4]
 8000532:	79fb      	ldrb	r3, [r7, #7]
 8000534:	683a      	ldr	r2, [r7, #0]
 8000536:	4618      	mov	r0, r3
 8000538:	f000 f926 	bl	8000788 <I2C1_Read>
    return 0;
 800053c:	2300      	movs	r3, #0
}
 800053e:	4618      	mov	r0, r3
 8000540:	3708      	adds	r7, #8
 8000542:	46bd      	mov	sp, r7
 8000544:	bd80      	pop	{r7, pc}

08000546 <sensirion_i2c_write>:

int8_t sensirion_i2c_write(uint8_t address, const uint8_t* data, uint16_t count)
{
 8000546:	b580      	push	{r7, lr}
 8000548:	b082      	sub	sp, #8
 800054a:	af00      	add	r7, sp, #0
 800054c:	4603      	mov	r3, r0
 800054e:	6039      	str	r1, [r7, #0]
 8000550:	71fb      	strb	r3, [r7, #7]
 8000552:	4613      	mov	r3, r2
 8000554:	80bb      	strh	r3, [r7, #4]
    I2C1_Write(address, count, data);
 8000556:	88b9      	ldrh	r1, [r7, #4]
 8000558:	79fb      	ldrb	r3, [r7, #7]
 800055a:	683a      	ldr	r2, [r7, #0]
 800055c:	4618      	mov	r0, r3
 800055e:	f000 f8b1 	bl	80006c4 <I2C1_Write>
    return 0;
 8000562:	2300      	movs	r3, #0
}
 8000564:	4618      	mov	r0, r3
 8000566:	3708      	adds	r7, #8
 8000568:	46bd      	mov	sp, r7
 800056a:	bd80      	pop	{r7, pc}

0800056c <sensirion_sleep_usec>:

void sensirion_sleep_usec(uint32_t useconds)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b082      	sub	sp, #8
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
	delay_us(useconds);
 8000574:	6878      	ldr	r0, [r7, #4]
 8000576:	f000 fff7 	bl	8001568 <delay_us>
}
 800057a:	bf00      	nop
 800057c:	3708      	adds	r7, #8
 800057e:	46bd      	mov	sp, r7
 8000580:	bd80      	pop	{r7, pc}
	...

08000584 <EXTI9_5_IRQHandler>:
 */

#include "exti_handlers.h"

void EXTI9_5_IRQHandler(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	af00      	add	r7, sp, #0
	if (EXTI->PR & EXTI_PR_PR7)
 8000588:	4b04      	ldr	r3, [pc, #16]	; (800059c <EXTI9_5_IRQHandler+0x18>)
 800058a:	695b      	ldr	r3, [r3, #20]
 800058c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000590:	2b00      	cmp	r3, #0
 8000592:	d001      	beq.n	8000598 <EXTI9_5_IRQHandler+0x14>
	{
        DHT22_IRQHandler();
 8000594:	f000 feb0 	bl	80012f8 <DHT22_IRQHandler>
	}
}
 8000598:	bf00      	nop
 800059a:	bd80      	pop	{r7, pc}
 800059c:	40010400 	.word	0x40010400

080005a0 <GPIO_init>:

#include "gpio.h"
#include "stm32l1xx.h"

void GPIO_init()
{
 80005a0:	b480      	push	{r7}
 80005a2:	af00      	add	r7, sp, #0
	  RCC->AHBENR = RCC_AHBENR_GPIOAEN;
 80005a4:	4b0c      	ldr	r3, [pc, #48]	; (80005d8 <GPIO_init+0x38>)
 80005a6:	2201      	movs	r2, #1
 80005a8:	61da      	str	r2, [r3, #28]
	  GPIOA->MODER |= 0x400;
 80005aa:	4a0c      	ldr	r2, [pc, #48]	; (80005dc <GPIO_init+0x3c>)
 80005ac:	4b0b      	ldr	r3, [pc, #44]	; (80005dc <GPIO_init+0x3c>)
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80005b4:	6013      	str	r3, [r2, #0]

	  GPIOA->MODER &= ~GPIO_MODER_MODER5; // RE_TE
 80005b6:	4a09      	ldr	r2, [pc, #36]	; (80005dc <GPIO_init+0x3c>)
 80005b8:	4b08      	ldr	r3, [pc, #32]	; (80005dc <GPIO_init+0x3c>)
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80005c0:	6013      	str	r3, [r2, #0]
	  GPIOA->MODER |= GPIO_MODER_MODER5_0;
 80005c2:	4a06      	ldr	r2, [pc, #24]	; (80005dc <GPIO_init+0x3c>)
 80005c4:	4b05      	ldr	r3, [pc, #20]	; (80005dc <GPIO_init+0x3c>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80005cc:	6013      	str	r3, [r2, #0]
}
 80005ce:	bf00      	nop
 80005d0:	46bd      	mov	sp, r7
 80005d2:	bc80      	pop	{r7}
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop
 80005d8:	40023800 	.word	0x40023800
 80005dc:	40020000 	.word	0x40020000

080005e0 <MODBUS_RE_TE_HIGH>:

void MODBUS_RE_TE_HIGH()
{
 80005e0:	b480      	push	{r7}
 80005e2:	af00      	add	r7, sp, #0
	GPIOA->ODR |= GPIO_ODR_ODR_5;
 80005e4:	4a04      	ldr	r2, [pc, #16]	; (80005f8 <MODBUS_RE_TE_HIGH+0x18>)
 80005e6:	4b04      	ldr	r3, [pc, #16]	; (80005f8 <MODBUS_RE_TE_HIGH+0x18>)
 80005e8:	695b      	ldr	r3, [r3, #20]
 80005ea:	f043 0320 	orr.w	r3, r3, #32
 80005ee:	6153      	str	r3, [r2, #20]
}
 80005f0:	bf00      	nop
 80005f2:	46bd      	mov	sp, r7
 80005f4:	bc80      	pop	{r7}
 80005f6:	4770      	bx	lr
 80005f8:	40020000 	.word	0x40020000

080005fc <MODBUS_RE_TE_LOW>:

void MODBUS_RE_TE_LOW()
{
 80005fc:	b480      	push	{r7}
 80005fe:	af00      	add	r7, sp, #0
	GPIOA->ODR &= ~GPIO_ODR_ODR_5;
 8000600:	4a04      	ldr	r2, [pc, #16]	; (8000614 <MODBUS_RE_TE_LOW+0x18>)
 8000602:	4b04      	ldr	r3, [pc, #16]	; (8000614 <MODBUS_RE_TE_LOW+0x18>)
 8000604:	695b      	ldr	r3, [r3, #20]
 8000606:	f023 0320 	bic.w	r3, r3, #32
 800060a:	6153      	str	r3, [r2, #20]
}
 800060c:	bf00      	nop
 800060e:	46bd      	mov	sp, r7
 8000610:	bc80      	pop	{r7}
 8000612:	4770      	bx	lr
 8000614:	40020000 	.word	0x40020000

08000618 <I2C1_Init>:
 */

#include "i2c.h"

void I2C1_Init(void)
{
 8000618:	b480      	push	{r7}
 800061a:	af00      	add	r7, sp, #0
	RCC->AHBENR |= 2;			//Enable GPIOB clock PB8(D15)=SCL,PB9(D14)=SDA.
 800061c:	4a26      	ldr	r2, [pc, #152]	; (80006b8 <I2C1_Init+0xa0>)
 800061e:	4b26      	ldr	r3, [pc, #152]	; (80006b8 <I2C1_Init+0xa0>)
 8000620:	69db      	ldr	r3, [r3, #28]
 8000622:	f043 0302 	orr.w	r3, r3, #2
 8000626:	61d3      	str	r3, [r2, #28]
	RCC->APB1ENR |= (1<<21);	//Enable I2C1_EN clock
 8000628:	4a23      	ldr	r2, [pc, #140]	; (80006b8 <I2C1_Init+0xa0>)
 800062a:	4b23      	ldr	r3, [pc, #140]	; (80006b8 <I2C1_Init+0xa0>)
 800062c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800062e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000632:	6253      	str	r3, [r2, #36]	; 0x24

	//configures PB8,PB9 to I2C1_EN
	GPIOB->AFR[1] &= ~0x000000FF;	//PB8,PB9 I2C1 SCL, SDA. AFRH8 and AFRH9. clear
 8000634:	4a21      	ldr	r2, [pc, #132]	; (80006bc <I2C1_Init+0xa4>)
 8000636:	4b21      	ldr	r3, [pc, #132]	; (80006bc <I2C1_Init+0xa4>)
 8000638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800063a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800063e:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOB->AFR[1] |= 0x00000044;	//GPIOx_AFRL p.189,AF4=I2C1(0100 BIN) p.177
 8000640:	4a1e      	ldr	r2, [pc, #120]	; (80006bc <I2C1_Init+0xa4>)
 8000642:	4b1e      	ldr	r3, [pc, #120]	; (80006bc <I2C1_Init+0xa4>)
 8000644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000646:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 800064a:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOB->MODER &= ~0x000F0000;	//PB8 and PB9 clear
 800064c:	4a1b      	ldr	r2, [pc, #108]	; (80006bc <I2C1_Init+0xa4>)
 800064e:	4b1b      	ldr	r3, [pc, #108]	; (80006bc <I2C1_Init+0xa4>)
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8000656:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= 0x000A0000;		//Alternate function mode PB8,PB9
 8000658:	4a18      	ldr	r2, [pc, #96]	; (80006bc <I2C1_Init+0xa4>)
 800065a:	4b18      	ldr	r3, [pc, #96]	; (80006bc <I2C1_Init+0xa4>)
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	f443 2320 	orr.w	r3, r3, #655360	; 0xa0000
 8000662:	6013      	str	r3, [r2, #0]
	GPIOB->OTYPER |= 0x00000300;	//output open-drain. p.184
 8000664:	4a15      	ldr	r2, [pc, #84]	; (80006bc <I2C1_Init+0xa4>)
 8000666:	4b15      	ldr	r3, [pc, #84]	; (80006bc <I2C1_Init+0xa4>)
 8000668:	685b      	ldr	r3, [r3, #4]
 800066a:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800066e:	6053      	str	r3, [r2, #4]
	GPIOB->PUPDR &= ~0x000F0000;	//no pull-up resistors for PB8 and PB9 p.185
 8000670:	4a12      	ldr	r2, [pc, #72]	; (80006bc <I2C1_Init+0xa4>)
 8000672:	4b12      	ldr	r3, [pc, #72]	; (80006bc <I2C1_Init+0xa4>)
 8000674:	68db      	ldr	r3, [r3, #12]
 8000676:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 800067a:	60d3      	str	r3, [r2, #12]

	I2C1->CR1 = 0x8000;				//software reset I2C1 SWRST p.682
 800067c:	4b10      	ldr	r3, [pc, #64]	; (80006c0 <I2C1_Init+0xa8>)
 800067e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000682:	601a      	str	r2, [r3, #0]
	I2C1->CR1 &= ~0x8000;			//stop reset
 8000684:	4a0e      	ldr	r2, [pc, #56]	; (80006c0 <I2C1_Init+0xa8>)
 8000686:	4b0e      	ldr	r3, [pc, #56]	; (80006c0 <I2C1_Init+0xa8>)
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800068e:	6013      	str	r3, [r2, #0]
	I2C1->CR2 = 0x0020;				//peripheral clock 32 MHz
 8000690:	4b0b      	ldr	r3, [pc, #44]	; (80006c0 <I2C1_Init+0xa8>)
 8000692:	2220      	movs	r2, #32
 8000694:	605a      	str	r2, [r3, #4]
	TPCLK1=1/32MHz=31,25ns
	tI2C_bus=1/100kHz=10us=10000ns
	tI2C_bus_div2=10000ns/2=5000ns
	CCR value=tI2C_bus_div2/TPCLK1=5000ns/31,25ns=160
	p. 692*/
	I2C1->CCR = 160;
 8000696:	4b0a      	ldr	r3, [pc, #40]	; (80006c0 <I2C1_Init+0xa8>)
 8000698:	22a0      	movs	r2, #160	; 0xa0
 800069a:	61da      	str	r2, [r3, #28]

	//maximum rise time in sm mode = 1000ns. Equation 1000 ns/TPCK1
	I2C1->TRISE = 33;				//1000ns/31,25ns=32+1=33, p.693
 800069c:	4b08      	ldr	r3, [pc, #32]	; (80006c0 <I2C1_Init+0xa8>)
 800069e:	2221      	movs	r2, #33	; 0x21
 80006a0:	621a      	str	r2, [r3, #32]
	I2C1->CR1 |= 0x0001;			//peripheral enable (I2C1)
 80006a2:	4a07      	ldr	r2, [pc, #28]	; (80006c0 <I2C1_Init+0xa8>)
 80006a4:	4b06      	ldr	r3, [pc, #24]	; (80006c0 <I2C1_Init+0xa8>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	f043 0301 	orr.w	r3, r3, #1
 80006ac:	6013      	str	r3, [r2, #0]
}
 80006ae:	bf00      	nop
 80006b0:	46bd      	mov	sp, r7
 80006b2:	bc80      	pop	{r7}
 80006b4:	4770      	bx	lr
 80006b6:	bf00      	nop
 80006b8:	40023800 	.word	0x40023800
 80006bc:	40020400 	.word	0x40020400
 80006c0:	40005400 	.word	0x40005400

080006c4 <I2C1_Write>:

void I2C1_Write(uint8_t address, int n, uint8_t* data)
{
 80006c4:	b480      	push	{r7}
 80006c6:	b087      	sub	sp, #28
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	4603      	mov	r3, r0
 80006cc:	60b9      	str	r1, [r7, #8]
 80006ce:	607a      	str	r2, [r7, #4]
 80006d0:	73fb      	strb	r3, [r7, #15]
	volatile int tmp;
	int i;

	while(I2C1->SR2 & 2){}			//wait until bus not busy
 80006d2:	bf00      	nop
 80006d4:	4b2b      	ldr	r3, [pc, #172]	; (8000784 <I2C1_Write+0xc0>)
 80006d6:	699b      	ldr	r3, [r3, #24]
 80006d8:	f003 0302 	and.w	r3, r3, #2
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d1f9      	bne.n	80006d4 <I2C1_Write+0x10>

	I2C1->CR1 &= ~0x800;			//disable POS p.682
 80006e0:	4a28      	ldr	r2, [pc, #160]	; (8000784 <I2C1_Write+0xc0>)
 80006e2:	4b28      	ldr	r3, [pc, #160]	; (8000784 <I2C1_Write+0xc0>)
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80006ea:	6013      	str	r3, [r2, #0]
	I2C1->CR1 |= 0x100;				//generate start p.694
 80006ec:	4a25      	ldr	r2, [pc, #148]	; (8000784 <I2C1_Write+0xc0>)
 80006ee:	4b25      	ldr	r3, [pc, #148]	; (8000784 <I2C1_Write+0xc0>)
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80006f6:	6013      	str	r3, [r2, #0]
	while(!(I2C1->SR1&1)){}			//wait until start condition generated
 80006f8:	bf00      	nop
 80006fa:	4b22      	ldr	r3, [pc, #136]	; (8000784 <I2C1_Write+0xc0>)
 80006fc:	695b      	ldr	r3, [r3, #20]
 80006fe:	f003 0301 	and.w	r3, r3, #1
 8000702:	2b00      	cmp	r3, #0
 8000704:	d0f9      	beq.n	80006fa <I2C1_Write+0x36>

	I2C1->DR=address << 1;			//transmit slave address
 8000706:	4a1f      	ldr	r2, [pc, #124]	; (8000784 <I2C1_Write+0xc0>)
 8000708:	7bfb      	ldrb	r3, [r7, #15]
 800070a:	005b      	lsls	r3, r3, #1
 800070c:	6113      	str	r3, [r2, #16]
	while(!(I2C1->SR1 & 2)){}		//wait until end of address transmission p.690
 800070e:	bf00      	nop
 8000710:	4b1c      	ldr	r3, [pc, #112]	; (8000784 <I2C1_Write+0xc0>)
 8000712:	695b      	ldr	r3, [r3, #20]
 8000714:	f003 0302 	and.w	r3, r3, #2
 8000718:	2b00      	cmp	r3, #0
 800071a:	d0f9      	beq.n	8000710 <I2C1_Write+0x4c>

	tmp=I2C1->SR2;					//Reading I2C_SR2 after reading I2C_SR1 clears the ADDR flag p691
 800071c:	4b19      	ldr	r3, [pc, #100]	; (8000784 <I2C1_Write+0xc0>)
 800071e:	699b      	ldr	r3, [r3, #24]
 8000720:	613b      	str	r3, [r7, #16]
	while(!(I2C1->SR1 & 0x80)){}	//wait until data register empty p.689
 8000722:	bf00      	nop
 8000724:	4b17      	ldr	r3, [pc, #92]	; (8000784 <I2C1_Write+0xc0>)
 8000726:	695b      	ldr	r3, [r3, #20]
 8000728:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800072c:	2b00      	cmp	r3, #0
 800072e:	d0f9      	beq.n	8000724 <I2C1_Write+0x60>

	//write data
	for(i=0;i<n;i++)
 8000730:	2300      	movs	r3, #0
 8000732:	617b      	str	r3, [r7, #20]
 8000734:	e00f      	b.n	8000756 <I2C1_Write+0x92>
	{
		while(!(I2C1->SR1 & 0x80)){}	//wait until data register empty p.689
 8000736:	bf00      	nop
 8000738:	4b12      	ldr	r3, [pc, #72]	; (8000784 <I2C1_Write+0xc0>)
 800073a:	695b      	ldr	r3, [r3, #20]
 800073c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000740:	2b00      	cmp	r3, #0
 8000742:	d0f9      	beq.n	8000738 <I2C1_Write+0x74>
		I2C1->DR=*data++;				//send command
 8000744:	490f      	ldr	r1, [pc, #60]	; (8000784 <I2C1_Write+0xc0>)
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	1c5a      	adds	r2, r3, #1
 800074a:	607a      	str	r2, [r7, #4]
 800074c:	781b      	ldrb	r3, [r3, #0]
 800074e:	610b      	str	r3, [r1, #16]
	for(i=0;i<n;i++)
 8000750:	697b      	ldr	r3, [r7, #20]
 8000752:	3301      	adds	r3, #1
 8000754:	617b      	str	r3, [r7, #20]
 8000756:	697a      	ldr	r2, [r7, #20]
 8000758:	68bb      	ldr	r3, [r7, #8]
 800075a:	429a      	cmp	r2, r3
 800075c:	dbeb      	blt.n	8000736 <I2C1_Write+0x72>
	}

	while(!(I2C1->SR1 & 4)){}		//wait until byte transfer finished p.690
 800075e:	bf00      	nop
 8000760:	4b08      	ldr	r3, [pc, #32]	; (8000784 <I2C1_Write+0xc0>)
 8000762:	695b      	ldr	r3, [r3, #20]
 8000764:	f003 0304 	and.w	r3, r3, #4
 8000768:	2b00      	cmp	r3, #0
 800076a:	d0f9      	beq.n	8000760 <I2C1_Write+0x9c>
	I2C1->CR1 |= (1<<9);			//generate stop
 800076c:	4a05      	ldr	r2, [pc, #20]	; (8000784 <I2C1_Write+0xc0>)
 800076e:	4b05      	ldr	r3, [pc, #20]	; (8000784 <I2C1_Write+0xc0>)
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000776:	6013      	str	r3, [r2, #0]
}
 8000778:	bf00      	nop
 800077a:	371c      	adds	r7, #28
 800077c:	46bd      	mov	sp, r7
 800077e:	bc80      	pop	{r7}
 8000780:	4770      	bx	lr
 8000782:	bf00      	nop
 8000784:	40005400 	.word	0x40005400

08000788 <I2C1_Read>:
	while(!(I2C1->SR1 & 4)){}		//wait until byte transfer finished p.690
	I2C1->CR1 |= (1<<9);			//generate stop
}

void I2C1_Read(uint8_t address, int n, uint8_t* data)
{
 8000788:	b480      	push	{r7}
 800078a:	b087      	sub	sp, #28
 800078c:	af00      	add	r7, sp, #0
 800078e:	4603      	mov	r3, r0
 8000790:	60b9      	str	r1, [r7, #8]
 8000792:	607a      	str	r2, [r7, #4]
 8000794:	73fb      	strb	r3, [r7, #15]
	volatile int tmp;

	while(I2C1->SR2 & 2){}			//wait until bus not busy
 8000796:	bf00      	nop
 8000798:	4b3b      	ldr	r3, [pc, #236]	; (8000888 <I2C1_Read+0x100>)
 800079a:	699b      	ldr	r3, [r3, #24]
 800079c:	f003 0302 	and.w	r3, r3, #2
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d1f9      	bne.n	8000798 <I2C1_Read+0x10>
	I2C1->CR1 &= ~0x800;			//Acknowledge clear p.682
 80007a4:	4a38      	ldr	r2, [pc, #224]	; (8000888 <I2C1_Read+0x100>)
 80007a6:	4b38      	ldr	r3, [pc, #224]	; (8000888 <I2C1_Read+0x100>)
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80007ae:	6013      	str	r3, [r2, #0]

	I2C1->CR1 |= 0x100;				//generate start p.694
 80007b0:	4a35      	ldr	r2, [pc, #212]	; (8000888 <I2C1_Read+0x100>)
 80007b2:	4b35      	ldr	r3, [pc, #212]	; (8000888 <I2C1_Read+0x100>)
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80007ba:	6013      	str	r3, [r2, #0]
	while(!(I2C1->SR1&1)){}			//wait until start condition generated
 80007bc:	bf00      	nop
 80007be:	4b32      	ldr	r3, [pc, #200]	; (8000888 <I2C1_Read+0x100>)
 80007c0:	695b      	ldr	r3, [r3, #20]
 80007c2:	f003 0301 	and.w	r3, r3, #1
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d0f9      	beq.n	80007be <I2C1_Read+0x36>

	I2C1->DR=address << 1;			//transmit slave address
 80007ca:	4a2f      	ldr	r2, [pc, #188]	; (8000888 <I2C1_Read+0x100>)
 80007cc:	7bfb      	ldrb	r3, [r7, #15]
 80007ce:	005b      	lsls	r3, r3, #1
 80007d0:	6113      	str	r3, [r2, #16]
	while(!(I2C1->SR1 & 2)){}		//wait until end of address transmission p.690
 80007d2:	bf00      	nop
 80007d4:	4b2c      	ldr	r3, [pc, #176]	; (8000888 <I2C1_Read+0x100>)
 80007d6:	695b      	ldr	r3, [r3, #20]
 80007d8:	f003 0302 	and.w	r3, r3, #2
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d0f9      	beq.n	80007d4 <I2C1_Read+0x4c>

	tmp=I2C1->SR2;					//Reading I2C_SR2 after reading I2C_SR1 clears the ADDR flag p691
 80007e0:	4b29      	ldr	r3, [pc, #164]	; (8000888 <I2C1_Read+0x100>)
 80007e2:	699b      	ldr	r3, [r3, #24]
 80007e4:	617b      	str	r3, [r7, #20]
	while(!(I2C1->SR1 & 0x80)){}	//wait until data register empty p.689
 80007e6:	bf00      	nop
 80007e8:	4b27      	ldr	r3, [pc, #156]	; (8000888 <I2C1_Read+0x100>)
 80007ea:	695b      	ldr	r3, [r3, #20]
 80007ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d0f9      	beq.n	80007e8 <I2C1_Read+0x60>

	I2C1->CR1 |= 0x100;				//generate repeated start p.694
 80007f4:	4a24      	ldr	r2, [pc, #144]	; (8000888 <I2C1_Read+0x100>)
 80007f6:	4b24      	ldr	r3, [pc, #144]	; (8000888 <I2C1_Read+0x100>)
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80007fe:	6013      	str	r3, [r2, #0]
	while(!(I2C1->SR1&1)){}			//wait until start condition generated
 8000800:	bf00      	nop
 8000802:	4b21      	ldr	r3, [pc, #132]	; (8000888 <I2C1_Read+0x100>)
 8000804:	695b      	ldr	r3, [r3, #20]
 8000806:	f003 0301 	and.w	r3, r3, #1
 800080a:	2b00      	cmp	r3, #0
 800080c:	d0f9      	beq.n	8000802 <I2C1_Read+0x7a>

	I2C1->DR=address << 1|1;		//transmit slave address
 800080e:	4a1e      	ldr	r2, [pc, #120]	; (8000888 <I2C1_Read+0x100>)
 8000810:	7bfb      	ldrb	r3, [r7, #15]
 8000812:	005b      	lsls	r3, r3, #1
 8000814:	f043 0301 	orr.w	r3, r3, #1
 8000818:	6113      	str	r3, [r2, #16]
	while(!(I2C1->SR1 & 2)){}		//wait until end of address transmission p.690
 800081a:	bf00      	nop
 800081c:	4b1a      	ldr	r3, [pc, #104]	; (8000888 <I2C1_Read+0x100>)
 800081e:	695b      	ldr	r3, [r3, #20]
 8000820:	f003 0302 	and.w	r3, r3, #2
 8000824:	2b00      	cmp	r3, #0
 8000826:	d0f9      	beq.n	800081c <I2C1_Read+0x94>

	tmp=I2C1->SR2;					//Reading I2C_SR2 after reading I2C_SR1 clears the ADDR flag p691
 8000828:	4b17      	ldr	r3, [pc, #92]	; (8000888 <I2C1_Read+0x100>)
 800082a:	699b      	ldr	r3, [r3, #24]
 800082c:	617b      	str	r3, [r7, #20]
	I2C1->CR1 |= (1<<10);			//Enable acknowledge p.683
 800082e:	4a16      	ldr	r2, [pc, #88]	; (8000888 <I2C1_Read+0x100>)
 8000830:	4b15      	ldr	r3, [pc, #84]	; (8000888 <I2C1_Read+0x100>)
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000838:	6013      	str	r3, [r2, #0]

	while(n > 0)					//read data from chip
 800083a:	e010      	b.n	800085e <I2C1_Read+0xd6>
	{
		while(!(I2C1->SR1 & 0x40)){}	//wait until RXNE flag is set
 800083c:	bf00      	nop
 800083e:	4b12      	ldr	r3, [pc, #72]	; (8000888 <I2C1_Read+0x100>)
 8000840:	695b      	ldr	r3, [r3, #20]
 8000842:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000846:	2b00      	cmp	r3, #0
 8000848:	d0f9      	beq.n	800083e <I2C1_Read+0xb6>
		(*data++) = I2C1->DR;			//read data from DR
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	1c5a      	adds	r2, r3, #1
 800084e:	607a      	str	r2, [r7, #4]
 8000850:	4a0d      	ldr	r2, [pc, #52]	; (8000888 <I2C1_Read+0x100>)
 8000852:	6912      	ldr	r2, [r2, #16]
 8000854:	b2d2      	uxtb	r2, r2
 8000856:	701a      	strb	r2, [r3, #0]
		n--;
 8000858:	68bb      	ldr	r3, [r7, #8]
 800085a:	3b01      	subs	r3, #1
 800085c:	60bb      	str	r3, [r7, #8]
	while(n > 0)					//read data from chip
 800085e:	68bb      	ldr	r3, [r7, #8]
 8000860:	2b00      	cmp	r3, #0
 8000862:	dceb      	bgt.n	800083c <I2C1_Read+0xb4>
	}
	I2C1->CR1 |= (1<<9);			//generate stop p.682
 8000864:	4a08      	ldr	r2, [pc, #32]	; (8000888 <I2C1_Read+0x100>)
 8000866:	4b08      	ldr	r3, [pc, #32]	; (8000888 <I2C1_Read+0x100>)
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800086e:	6013      	str	r3, [r2, #0]
	I2C1->CR1 &= ~(1<<10);			//disable acknowledge p.682
 8000870:	4a05      	ldr	r2, [pc, #20]	; (8000888 <I2C1_Read+0x100>)
 8000872:	4b05      	ldr	r3, [pc, #20]	; (8000888 <I2C1_Read+0x100>)
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800087a:	6013      	str	r3, [r2, #0]
}
 800087c:	bf00      	nop
 800087e:	371c      	adds	r7, #28
 8000880:	46bd      	mov	sp, r7
 8000882:	bc80      	pop	{r7}
 8000884:	4770      	bx	lr
 8000886:	bf00      	nop
 8000888:	40005400 	.word	0x40005400

0800088c <CRC16>:
uint8_t MODBUS_Slaves[SLAVE_COUNT] = {LMT84LP_MODBUS_ADDRESS, NSL19M51_MODBUS_ADDRESS, SGP30_MODBUS_ADDRESS, DHT22_MODBUS_ADDRESS};

//parameter wLenght = how my datas in your frame?
//*nData = your first element in frame array
uint16_t CRC16(uint8_t *nData, uint16_t wLength)
{
 800088c:	b480      	push	{r7}
 800088e:	b085      	sub	sp, #20
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
 8000894:	460b      	mov	r3, r1
 8000896:	807b      	strh	r3, [r7, #2]
		0X4400, 0X84C1, 0X8581, 0X4540, 0X8701, 0X47C0, 0X4680, 0X8641,
		0X8201, 0X42C0, 0X4380, 0X8341, 0X4100, 0X81C1, 0X8081, 0X4040
	};

	uint8_t nTemp;
	uint16_t wCRCWord = 0xFFFF;
 8000898:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800089c:	81fb      	strh	r3, [r7, #14]

	while (wLength--)
 800089e:	e011      	b.n	80008c4 <CRC16+0x38>
	{
	  nTemp = *nData++ ^ wCRCWord;
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	1c5a      	adds	r2, r3, #1
 80008a4:	607a      	str	r2, [r7, #4]
 80008a6:	781a      	ldrb	r2, [r3, #0]
 80008a8:	89fb      	ldrh	r3, [r7, #14]
 80008aa:	b2db      	uxtb	r3, r3
 80008ac:	4053      	eors	r3, r2
 80008ae:	737b      	strb	r3, [r7, #13]
	  wCRCWord >>= 8;
 80008b0:	89fb      	ldrh	r3, [r7, #14]
 80008b2:	0a1b      	lsrs	r3, r3, #8
 80008b4:	81fb      	strh	r3, [r7, #14]
	  wCRCWord ^= wCRCTable[nTemp];
 80008b6:	7b7b      	ldrb	r3, [r7, #13]
 80008b8:	4a08      	ldr	r2, [pc, #32]	; (80008dc <CRC16+0x50>)
 80008ba:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80008be:	89fb      	ldrh	r3, [r7, #14]
 80008c0:	4053      	eors	r3, r2
 80008c2:	81fb      	strh	r3, [r7, #14]
	while (wLength--)
 80008c4:	887b      	ldrh	r3, [r7, #2]
 80008c6:	1e5a      	subs	r2, r3, #1
 80008c8:	807a      	strh	r2, [r7, #2]
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d1e8      	bne.n	80008a0 <CRC16+0x14>
	}

	return wCRCWord;
 80008ce:	89fb      	ldrh	r3, [r7, #14]
}
 80008d0:	4618      	mov	r0, r3
 80008d2:	3714      	adds	r7, #20
 80008d4:	46bd      	mov	sp, r7
 80008d6:	bc80      	pop	{r7}
 80008d8:	4770      	bx	lr
 80008da:	bf00      	nop
 80008dc:	08002324 	.word	0x08002324

080008e0 <MODBUS_VerifyCRC>:

MODBUS_Status MODBUS_VerifyCRC(uint8_t *MODBUS_Frame)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b084      	sub	sp, #16
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	6078      	str	r0, [r7, #4]
	uint16_t MODBUS_FrameCRC = 0;
 80008e8:	2300      	movs	r3, #0
 80008ea:	81fb      	strh	r3, [r7, #14]

	MODBUS_FrameCRC = CRC16(MODBUS_Frame, MODBUS_FRAME_SIZE - 2); // Exclude the CRC itself
 80008ec:	2106      	movs	r1, #6
 80008ee:	6878      	ldr	r0, [r7, #4]
 80008f0:	f7ff ffcc 	bl	800088c <CRC16>
 80008f4:	4603      	mov	r3, r0
 80008f6:	81fb      	strh	r3, [r7, #14]

	uint8_t CRC_lsb = (MODBUS_FrameCRC >> 8) == MODBUS_Frame[MODBUS_FRAME_SIZE - 1];
 80008f8:	89fb      	ldrh	r3, [r7, #14]
 80008fa:	0a1b      	lsrs	r3, r3, #8
 80008fc:	b29a      	uxth	r2, r3
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	3307      	adds	r3, #7
 8000902:	781b      	ldrb	r3, [r3, #0]
 8000904:	b29b      	uxth	r3, r3
 8000906:	429a      	cmp	r2, r3
 8000908:	bf0c      	ite	eq
 800090a:	2301      	moveq	r3, #1
 800090c:	2300      	movne	r3, #0
 800090e:	b2db      	uxtb	r3, r3
 8000910:	737b      	strb	r3, [r7, #13]
	uint8_t CRC_msb = (MODBUS_FrameCRC & 0x00FF) == MODBUS_Frame[MODBUS_FRAME_SIZE - 2];
 8000912:	89fb      	ldrh	r3, [r7, #14]
 8000914:	b2db      	uxtb	r3, r3
 8000916:	687a      	ldr	r2, [r7, #4]
 8000918:	3206      	adds	r2, #6
 800091a:	7812      	ldrb	r2, [r2, #0]
 800091c:	4293      	cmp	r3, r2
 800091e:	bf0c      	ite	eq
 8000920:	2301      	moveq	r3, #1
 8000922:	2300      	movne	r3, #0
 8000924:	b2db      	uxtb	r3, r3
 8000926:	733b      	strb	r3, [r7, #12]
	if (CRC_lsb && CRC_msb)
 8000928:	7b7b      	ldrb	r3, [r7, #13]
 800092a:	2b00      	cmp	r3, #0
 800092c:	d004      	beq.n	8000938 <MODBUS_VerifyCRC+0x58>
 800092e:	7b3b      	ldrb	r3, [r7, #12]
 8000930:	2b00      	cmp	r3, #0
 8000932:	d001      	beq.n	8000938 <MODBUS_VerifyCRC+0x58>
	{
		return MODBUS_CRC_VALID;
 8000934:	2302      	movs	r3, #2
 8000936:	e000      	b.n	800093a <MODBUS_VerifyCRC+0x5a>
	}

	return MODBUS_CRC_INVALID;
 8000938:	2303      	movs	r3, #3
}
 800093a:	4618      	mov	r0, r3
 800093c:	3710      	adds	r7, #16
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}
	...

08000944 <MODBUS_CheckAddress>:

MODBUS_Status MODBUS_CheckAddress(uint8_t address)
{
 8000944:	b480      	push	{r7}
 8000946:	b085      	sub	sp, #20
 8000948:	af00      	add	r7, sp, #0
 800094a:	4603      	mov	r3, r0
 800094c:	71fb      	strb	r3, [r7, #7]
    for (int i = 0; i < SLAVE_COUNT; ++i)
 800094e:	2300      	movs	r3, #0
 8000950:	60fb      	str	r3, [r7, #12]
 8000952:	e00b      	b.n	800096c <MODBUS_CheckAddress+0x28>
    {
        if (MODBUS_Slaves[i] == address)
 8000954:	4a0a      	ldr	r2, [pc, #40]	; (8000980 <MODBUS_CheckAddress+0x3c>)
 8000956:	68fb      	ldr	r3, [r7, #12]
 8000958:	4413      	add	r3, r2
 800095a:	781b      	ldrb	r3, [r3, #0]
 800095c:	79fa      	ldrb	r2, [r7, #7]
 800095e:	429a      	cmp	r2, r3
 8000960:	d101      	bne.n	8000966 <MODBUS_CheckAddress+0x22>
        {
            return MODBUS_ADDR_VALID;
 8000962:	2301      	movs	r3, #1
 8000964:	e006      	b.n	8000974 <MODBUS_CheckAddress+0x30>
    for (int i = 0; i < SLAVE_COUNT; ++i)
 8000966:	68fb      	ldr	r3, [r7, #12]
 8000968:	3301      	adds	r3, #1
 800096a:	60fb      	str	r3, [r7, #12]
 800096c:	68fb      	ldr	r3, [r7, #12]
 800096e:	2b03      	cmp	r3, #3
 8000970:	ddf0      	ble.n	8000954 <MODBUS_CheckAddress+0x10>
        }
    }

	return MODBUS_ADDR_INVALID;
 8000972:	2300      	movs	r3, #0
}
 8000974:	4618      	mov	r0, r3
 8000976:	3714      	adds	r7, #20
 8000978:	46bd      	mov	sp, r7
 800097a:	bc80      	pop	{r7}
 800097c:	4770      	bx	lr
 800097e:	bf00      	nop
 8000980:	20000000 	.word	0x20000000

08000984 <MODBUS_ReadFrame>:

void MODBUS_ReadFrame(uint8_t *MODBUS_Frame)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b084      	sub	sp, #16
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]
	static uint8_t frame_index = 0;
	uint8_t data;

    while (MODBUS_RingBufferRead(&data) == MODBUS_RINGBUFFER_NOT_EMPTY)
 800098c:	e014      	b.n	80009b8 <MODBUS_ReadFrame+0x34>
    {
    	MODBUS_Frame[frame_index++] = data;
 800098e:	4b10      	ldr	r3, [pc, #64]	; (80009d0 <MODBUS_ReadFrame+0x4c>)
 8000990:	781b      	ldrb	r3, [r3, #0]
 8000992:	1c5a      	adds	r2, r3, #1
 8000994:	b2d1      	uxtb	r1, r2
 8000996:	4a0e      	ldr	r2, [pc, #56]	; (80009d0 <MODBUS_ReadFrame+0x4c>)
 8000998:	7011      	strb	r1, [r2, #0]
 800099a:	461a      	mov	r2, r3
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	4413      	add	r3, r2
 80009a0:	7bfa      	ldrb	r2, [r7, #15]
 80009a2:	701a      	strb	r2, [r3, #0]
    	if (frame_index == MODBUS_FRAME_SIZE)
 80009a4:	4b0a      	ldr	r3, [pc, #40]	; (80009d0 <MODBUS_ReadFrame+0x4c>)
 80009a6:	781b      	ldrb	r3, [r3, #0]
 80009a8:	2b08      	cmp	r3, #8
 80009aa:	d105      	bne.n	80009b8 <MODBUS_ReadFrame+0x34>
    	{
    		frame_ready = 1;
 80009ac:	4b09      	ldr	r3, [pc, #36]	; (80009d4 <MODBUS_ReadFrame+0x50>)
 80009ae:	2201      	movs	r2, #1
 80009b0:	701a      	strb	r2, [r3, #0]
    		frame_index = 0;
 80009b2:	4b07      	ldr	r3, [pc, #28]	; (80009d0 <MODBUS_ReadFrame+0x4c>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	701a      	strb	r2, [r3, #0]
    while (MODBUS_RingBufferRead(&data) == MODBUS_RINGBUFFER_NOT_EMPTY)
 80009b8:	f107 030f 	add.w	r3, r7, #15
 80009bc:	4618      	mov	r0, r3
 80009be:	f000 f8c5 	bl	8000b4c <MODBUS_RingBufferRead>
 80009c2:	4603      	mov	r3, r0
 80009c4:	2b09      	cmp	r3, #9
 80009c6:	d0e2      	beq.n	800098e <MODBUS_ReadFrame+0xa>
		}
    }

}
 80009c8:	bf00      	nop
 80009ca:	3710      	adds	r7, #16
 80009cc:	46bd      	mov	sp, r7
 80009ce:	bd80      	pop	{r7, pc}
 80009d0:	2000008e 	.word	0x2000008e
 80009d4:	20000088 	.word	0x20000088

080009d8 <MODBUS_ReadSensor>:

MODBUS_Status MODBUS_ReadSensor(uint8_t *MODBUS_Frame, uint8_t *MODBUS_ResponseFrame)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b086      	sub	sp, #24
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
 80009e0:	6039      	str	r1, [r7, #0]
	MODBUS_Reading reading;

	switch (MODBUS_Frame[0])
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	781b      	ldrb	r3, [r3, #0]
 80009e6:	3b01      	subs	r3, #1
 80009e8:	2b05      	cmp	r3, #5
 80009ea:	d843      	bhi.n	8000a74 <MODBUS_ReadSensor+0x9c>
 80009ec:	a201      	add	r2, pc, #4	; (adr r2, 80009f4 <MODBUS_ReadSensor+0x1c>)
 80009ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009f2:	bf00      	nop
 80009f4:	08000a75 	.word	0x08000a75
 80009f8:	08000a75 	.word	0x08000a75
 80009fc:	08000a75 	.word	0x08000a75
 8000a00:	08000a75 	.word	0x08000a75
 8000a04:	08000a0d 	.word	0x08000a0d
 8000a08:	08000a41 	.word	0x08000a41

		case NSL19M51_MODBUS_ADDRESS:
			break;

		case SGP30_MODBUS_ADDRESS:
			sgp30_modbus_read(&reading);
 8000a0c:	f107 030c 	add.w	r3, r7, #12
 8000a10:	4618      	mov	r0, r3
 8000a12:	f000 fd8e 	bl	8001532 <sgp30_modbus_read>
            USART2_write_buffer(buffer);
            sprintf(buffer, "CO2eq Concentration: %dppm\r\n", reading.co2_eq_ppm);
            USART2_write_buffer(buffer);
#endif

			if (MODBUS_Frame[3] == 0x01)
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	3303      	adds	r3, #3
 8000a1a:	781b      	ldrb	r3, [r3, #0]
 8000a1c:	2b01      	cmp	r3, #1
 8000a1e:	d107      	bne.n	8000a30 <MODBUS_ReadSensor+0x58>
			{
				MODBUS_Build_ResponseFrame(MODBUS_ResponseFrame, MODBUS_Frame[0], reading.co2_eq_ppm);
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	781b      	ldrb	r3, [r3, #0]
 8000a24:	8aba      	ldrh	r2, [r7, #20]
 8000a26:	4619      	mov	r1, r3
 8000a28:	6838      	ldr	r0, [r7, #0]
 8000a2a:	f000 f8fd 	bl	8000c28 <MODBUS_Build_ResponseFrame>
			else
			{
				MODBUS_Build_ResponseFrame(MODBUS_ResponseFrame, MODBUS_Frame[0], reading.tvoc_ppb);
			}

			break;
 8000a2e:	e022      	b.n	8000a76 <MODBUS_ReadSensor+0x9e>
				MODBUS_Build_ResponseFrame(MODBUS_ResponseFrame, MODBUS_Frame[0], reading.tvoc_ppb);
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	781b      	ldrb	r3, [r3, #0]
 8000a34:	8a7a      	ldrh	r2, [r7, #18]
 8000a36:	4619      	mov	r1, r3
 8000a38:	6838      	ldr	r0, [r7, #0]
 8000a3a:	f000 f8f5 	bl	8000c28 <MODBUS_Build_ResponseFrame>
			break;
 8000a3e:	e01a      	b.n	8000a76 <MODBUS_ReadSensor+0x9e>

		case DHT22_MODBUS_ADDRESS:
			DHT22_ModbusHandler(&reading); // Example request frame for temperature 0x06 0x04 0x00 0x01 0x00 0x01 0x61 0xBD humidity 0x06 0x04 0x00 0x02 0x00 0x01 0x91 0xBD
 8000a40:	f107 030c 	add.w	r3, r7, #12
 8000a44:	4618      	mov	r0, r3
 8000a46:	f000 fc4c 	bl	80012e2 <DHT22_ModbusHandler>

			if (MODBUS_Frame[3] == 0x01)
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	3303      	adds	r3, #3
 8000a4e:	781b      	ldrb	r3, [r3, #0]
 8000a50:	2b01      	cmp	r3, #1
 8000a52:	d107      	bne.n	8000a64 <MODBUS_ReadSensor+0x8c>
			{
				MODBUS_Build_ResponseFrame(MODBUS_ResponseFrame, MODBUS_Frame[0], reading.humidity);
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	781b      	ldrb	r3, [r3, #0]
 8000a58:	89fa      	ldrh	r2, [r7, #14]
 8000a5a:	4619      	mov	r1, r3
 8000a5c:	6838      	ldr	r0, [r7, #0]
 8000a5e:	f000 f8e3 	bl	8000c28 <MODBUS_Build_ResponseFrame>
			else
			{
				MODBUS_Build_ResponseFrame(MODBUS_ResponseFrame, MODBUS_Frame[0], reading.temperature);
			}

			break;
 8000a62:	e008      	b.n	8000a76 <MODBUS_ReadSensor+0x9e>
				MODBUS_Build_ResponseFrame(MODBUS_ResponseFrame, MODBUS_Frame[0], reading.temperature);
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	781b      	ldrb	r3, [r3, #0]
 8000a68:	89ba      	ldrh	r2, [r7, #12]
 8000a6a:	4619      	mov	r1, r3
 8000a6c:	6838      	ldr	r0, [r7, #0]
 8000a6e:	f000 f8db 	bl	8000c28 <MODBUS_Build_ResponseFrame>
			break;
 8000a72:	e000      	b.n	8000a76 <MODBUS_ReadSensor+0x9e>

		default:
			break;
 8000a74:	bf00      	nop
	}

	return MODBUS_SENSOR_READ_OK;
 8000a76:	2304      	movs	r3, #4
}
 8000a78:	4618      	mov	r0, r3
 8000a7a:	3718      	adds	r7, #24
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	bd80      	pop	{r7, pc}

08000a80 <MODBUS_ProcessFrame>:

void MODBUS_ProcessFrame(void)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b082      	sub	sp, #8
 8000a84:	af00      	add	r7, sp, #0
	static uint8_t MODBUS_Frame[MODBUS_FRAME_SIZE];
    MODBUS_ReadFrame(MODBUS_Frame);
 8000a86:	4810      	ldr	r0, [pc, #64]	; (8000ac8 <MODBUS_ProcessFrame+0x48>)
 8000a88:	f7ff ff7c 	bl	8000984 <MODBUS_ReadFrame>

    if (!frame_ready)
 8000a8c:	4b0f      	ldr	r3, [pc, #60]	; (8000acc <MODBUS_ProcessFrame+0x4c>)
 8000a8e:	781b      	ldrb	r3, [r3, #0]
 8000a90:	b2db      	uxtb	r3, r3
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d013      	beq.n	8000abe <MODBUS_ProcessFrame+0x3e>
    {
        return;
    }

    MODBUS_Status status = MODBUS_CheckAddress(MODBUS_Frame[0]);
 8000a96:	4b0c      	ldr	r3, [pc, #48]	; (8000ac8 <MODBUS_ProcessFrame+0x48>)
 8000a98:	781b      	ldrb	r3, [r3, #0]
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	f7ff ff52 	bl	8000944 <MODBUS_CheckAddress>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	71fb      	strb	r3, [r7, #7]

    if (status == MODBUS_ADDR_VALID)
 8000aa4:	79fb      	ldrb	r3, [r7, #7]
 8000aa6:	2b01      	cmp	r3, #1
 8000aa8:	d103      	bne.n	8000ab2 <MODBUS_ProcessFrame+0x32>
    {
        MODBUS_ProcessValidFrame(MODBUS_Frame);
 8000aaa:	4807      	ldr	r0, [pc, #28]	; (8000ac8 <MODBUS_ProcessFrame+0x48>)
 8000aac:	f000 f82d 	bl	8000b0a <MODBUS_ProcessValidFrame>
 8000ab0:	e001      	b.n	8000ab6 <MODBUS_ProcessFrame+0x36>
    }

    else
    {
        MODBUS_ProcessInvalidFrame();
 8000ab2:	f000 f844 	bl	8000b3e <MODBUS_ProcessInvalidFrame>
    }

    frame_ready = 0;
 8000ab6:	4b05      	ldr	r3, [pc, #20]	; (8000acc <MODBUS_ProcessFrame+0x4c>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	701a      	strb	r2, [r3, #0]
 8000abc:	e000      	b.n	8000ac0 <MODBUS_ProcessFrame+0x40>
        return;
 8000abe:	bf00      	nop
}
 8000ac0:	3708      	adds	r7, #8
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	bf00      	nop
 8000ac8:	20000090 	.word	0x20000090
 8000acc:	20000088 	.word	0x20000088

08000ad0 <MODBUS_TransmitResponse>:

MODBUS_Status MODBUS_TransmitResponse(uint8_t* MODBUS_ResponseFrame)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b084      	sub	sp, #16
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
	MODBUS_RE_TE_HIGH();
 8000ad8:	f7ff fd82 	bl	80005e0 <MODBUS_RE_TE_HIGH>
	for (int i = 0; i < MODBUS_FRAME_SIZE - 1; ++i) // Response frame is always 7 datas in this case
 8000adc:	2300      	movs	r3, #0
 8000ade:	60fb      	str	r3, [r7, #12]
 8000ae0:	e009      	b.n	8000af6 <MODBUS_TransmitResponse+0x26>
	{
		USART1_write(MODBUS_ResponseFrame[i]);
 8000ae2:	68fb      	ldr	r3, [r7, #12]
 8000ae4:	687a      	ldr	r2, [r7, #4]
 8000ae6:	4413      	add	r3, r2
 8000ae8:	781b      	ldrb	r3, [r3, #0]
 8000aea:	4618      	mov	r0, r3
 8000aec:	f000 f9a2 	bl	8000e34 <USART1_write>
	for (int i = 0; i < MODBUS_FRAME_SIZE - 1; ++i) // Response frame is always 7 datas in this case
 8000af0:	68fb      	ldr	r3, [r7, #12]
 8000af2:	3301      	adds	r3, #1
 8000af4:	60fb      	str	r3, [r7, #12]
 8000af6:	68fb      	ldr	r3, [r7, #12]
 8000af8:	2b06      	cmp	r3, #6
 8000afa:	ddf2      	ble.n	8000ae2 <MODBUS_TransmitResponse+0x12>
	}
	MODBUS_RE_TE_LOW();
 8000afc:	f7ff fd7e 	bl	80005fc <MODBUS_RE_TE_LOW>

	return MODBUS_FRAME_OK;
 8000b00:	2306      	movs	r3, #6
}
 8000b02:	4618      	mov	r0, r3
 8000b04:	3710      	adds	r7, #16
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}

08000b0a <MODBUS_ProcessValidFrame>:

void MODBUS_ProcessValidFrame(uint8_t *MODBUS_Frame)
{
 8000b0a:	b580      	push	{r7, lr}
 8000b0c:	b084      	sub	sp, #16
 8000b0e:	af00      	add	r7, sp, #0
 8000b10:	6078      	str	r0, [r7, #4]
	if (MODBUS_VerifyCRC(MODBUS_Frame) == MODBUS_CRC_INVALID)
 8000b12:	6878      	ldr	r0, [r7, #4]
 8000b14:	f7ff fee4 	bl	80008e0 <MODBUS_VerifyCRC>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	2b03      	cmp	r3, #3
 8000b1c:	d00b      	beq.n	8000b36 <MODBUS_ProcessValidFrame+0x2c>
#endif
		return;
	}

	uint8_t MODBUS_ResponseFrame[MODBUS_FRAME_SIZE];
    MODBUS_ReadSensor(MODBUS_Frame, MODBUS_ResponseFrame);
 8000b1e:	f107 0308 	add.w	r3, r7, #8
 8000b22:	4619      	mov	r1, r3
 8000b24:	6878      	ldr	r0, [r7, #4]
 8000b26:	f7ff ff57 	bl	80009d8 <MODBUS_ReadSensor>
    MODBUS_TransmitResponse(MODBUS_ResponseFrame);
 8000b2a:	f107 0308 	add.w	r3, r7, #8
 8000b2e:	4618      	mov	r0, r3
 8000b30:	f7ff ffce 	bl	8000ad0 <MODBUS_TransmitResponse>
 8000b34:	e000      	b.n	8000b38 <MODBUS_ProcessValidFrame+0x2e>
		return;
 8000b36:	bf00      	nop
    {
        snprintf(debugBuffer, sizeof(debugBuffer), "%.2x ", MODBUS_Frame[i]);
        USART2_write_buffer(debugBuffer);
    }
#endif
}
 8000b38:	3710      	adds	r7, #16
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bd80      	pop	{r7, pc}

08000b3e <MODBUS_ProcessInvalidFrame>:

void MODBUS_ProcessInvalidFrame(void)
{
 8000b3e:	b580      	push	{r7, lr}
 8000b40:	af00      	add	r7, sp, #0
	MODBUS_ClearRingBuffer();
 8000b42:	f000 f835 	bl	8000bb0 <MODBUS_ClearRingBuffer>
#if DEBUG == 1
    char debugBuffer[100];
    snprintf(debugBuffer, sizeof(debugBuffer), "Invalid address!");
    USART2_write_buffer(debugBuffer);
#endif
}
 8000b46:	bf00      	nop
 8000b48:	bd80      	pop	{r7, pc}
	...

08000b4c <MODBUS_RingBufferRead>:

MODBUS_Status MODBUS_RingBufferRead(uint8_t *data)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	b083      	sub	sp, #12
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
    if (rx_tail == rx_head)
 8000b54:	4b13      	ldr	r3, [pc, #76]	; (8000ba4 <MODBUS_RingBufferRead+0x58>)
 8000b56:	881b      	ldrh	r3, [r3, #0]
 8000b58:	b29a      	uxth	r2, r3
 8000b5a:	4b13      	ldr	r3, [pc, #76]	; (8000ba8 <MODBUS_RingBufferRead+0x5c>)
 8000b5c:	881b      	ldrh	r3, [r3, #0]
 8000b5e:	b29b      	uxth	r3, r3
 8000b60:	429a      	cmp	r2, r3
 8000b62:	d101      	bne.n	8000b68 <MODBUS_RingBufferRead+0x1c>
    {
        return MODBUS_RINGBUFFER_EMPTY;
 8000b64:	2308      	movs	r3, #8
 8000b66:	e017      	b.n	8000b98 <MODBUS_RingBufferRead+0x4c>
    }

    *data = rx_buffer[rx_tail];
 8000b68:	4b0e      	ldr	r3, [pc, #56]	; (8000ba4 <MODBUS_RingBufferRead+0x58>)
 8000b6a:	881b      	ldrh	r3, [r3, #0]
 8000b6c:	b29b      	uxth	r3, r3
 8000b6e:	461a      	mov	r2, r3
 8000b70:	4b0e      	ldr	r3, [pc, #56]	; (8000bac <MODBUS_RingBufferRead+0x60>)
 8000b72:	5c9b      	ldrb	r3, [r3, r2]
 8000b74:	b2da      	uxtb	r2, r3
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	701a      	strb	r2, [r3, #0]
    rx_tail = (rx_tail + 1) % RX_BUFFER_SIZE;
 8000b7a:	4b0a      	ldr	r3, [pc, #40]	; (8000ba4 <MODBUS_RingBufferRead+0x58>)
 8000b7c:	881b      	ldrh	r3, [r3, #0]
 8000b7e:	b29b      	uxth	r3, r3
 8000b80:	3301      	adds	r3, #1
 8000b82:	425a      	negs	r2, r3
 8000b84:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000b88:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8000b8c:	bf58      	it	pl
 8000b8e:	4253      	negpl	r3, r2
 8000b90:	b29a      	uxth	r2, r3
 8000b92:	4b04      	ldr	r3, [pc, #16]	; (8000ba4 <MODBUS_RingBufferRead+0x58>)
 8000b94:	801a      	strh	r2, [r3, #0]
    return MODBUS_RINGBUFFER_NOT_EMPTY;
 8000b96:	2309      	movs	r3, #9
}
 8000b98:	4618      	mov	r0, r3
 8000b9a:	370c      	adds	r7, #12
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bc80      	pop	{r7}
 8000ba0:	4770      	bx	lr
 8000ba2:	bf00      	nop
 8000ba4:	2000008c 	.word	0x2000008c
 8000ba8:	2000008a 	.word	0x2000008a
 8000bac:	200000d4 	.word	0x200000d4

08000bb0 <MODBUS_ClearRingBuffer>:

MODBUS_Status MODBUS_ClearRingBuffer()
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b082      	sub	sp, #8
 8000bb4:	af00      	add	r7, sp, #0
	while (rx_head != rx_tail)
 8000bb6:	e019      	b.n	8000bec <MODBUS_ClearRingBuffer+0x3c>
	{
		uint8_t data = rx_buffer[rx_tail];
 8000bb8:	4b17      	ldr	r3, [pc, #92]	; (8000c18 <MODBUS_ClearRingBuffer+0x68>)
 8000bba:	881b      	ldrh	r3, [r3, #0]
 8000bbc:	b29b      	uxth	r3, r3
 8000bbe:	461a      	mov	r2, r3
 8000bc0:	4b16      	ldr	r3, [pc, #88]	; (8000c1c <MODBUS_ClearRingBuffer+0x6c>)
 8000bc2:	5c9b      	ldrb	r3, [r3, r2]
 8000bc4:	b2db      	uxtb	r3, r3
 8000bc6:	71fb      	strb	r3, [r7, #7]

		MODBUS_RingBufferRead(&data);
 8000bc8:	1dfb      	adds	r3, r7, #7
 8000bca:	4618      	mov	r0, r3
 8000bcc:	f7ff ffbe 	bl	8000b4c <MODBUS_RingBufferRead>

		rx_tail = (rx_tail + 1) % RX_BUFFER_SIZE;
 8000bd0:	4b11      	ldr	r3, [pc, #68]	; (8000c18 <MODBUS_ClearRingBuffer+0x68>)
 8000bd2:	881b      	ldrh	r3, [r3, #0]
 8000bd4:	b29b      	uxth	r3, r3
 8000bd6:	3301      	adds	r3, #1
 8000bd8:	425a      	negs	r2, r3
 8000bda:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000bde:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8000be2:	bf58      	it	pl
 8000be4:	4253      	negpl	r3, r2
 8000be6:	b29a      	uxth	r2, r3
 8000be8:	4b0b      	ldr	r3, [pc, #44]	; (8000c18 <MODBUS_ClearRingBuffer+0x68>)
 8000bea:	801a      	strh	r2, [r3, #0]
	while (rx_head != rx_tail)
 8000bec:	4b0c      	ldr	r3, [pc, #48]	; (8000c20 <MODBUS_ClearRingBuffer+0x70>)
 8000bee:	881b      	ldrh	r3, [r3, #0]
 8000bf0:	b29a      	uxth	r2, r3
 8000bf2:	4b09      	ldr	r3, [pc, #36]	; (8000c18 <MODBUS_ClearRingBuffer+0x68>)
 8000bf4:	881b      	ldrh	r3, [r3, #0]
 8000bf6:	b29b      	uxth	r3, r3
 8000bf8:	429a      	cmp	r2, r3
 8000bfa:	d1dd      	bne.n	8000bb8 <MODBUS_ClearRingBuffer+0x8>
	}

	if (buffer_OVF)
 8000bfc:	4b09      	ldr	r3, [pc, #36]	; (8000c24 <MODBUS_ClearRingBuffer+0x74>)
 8000bfe:	781b      	ldrb	r3, [r3, #0]
 8000c00:	b2db      	uxtb	r3, r3
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d002      	beq.n	8000c0c <MODBUS_ClearRingBuffer+0x5c>
	{
		//MODBUS_HandleOverflow();
		buffer_OVF = 0;
 8000c06:	4b07      	ldr	r3, [pc, #28]	; (8000c24 <MODBUS_ClearRingBuffer+0x74>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	701a      	strb	r2, [r3, #0]
	}

	return MODBUS_FRAME_OK;
 8000c0c:	2306      	movs	r3, #6
}
 8000c0e:	4618      	mov	r0, r3
 8000c10:	3708      	adds	r7, #8
 8000c12:	46bd      	mov	sp, r7
 8000c14:	bd80      	pop	{r7, pc}
 8000c16:	bf00      	nop
 8000c18:	2000008c 	.word	0x2000008c
 8000c1c:	200000d4 	.word	0x200000d4
 8000c20:	2000008a 	.word	0x2000008a
 8000c24:	20000089 	.word	0x20000089

08000c28 <MODBUS_Build_ResponseFrame>:

MODBUS_Status MODBUS_Build_ResponseFrame(uint8_t* MODBUS_Frame, uint8_t slave_addr, uint16_t reading)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b084      	sub	sp, #16
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
 8000c30:	460b      	mov	r3, r1
 8000c32:	70fb      	strb	r3, [r7, #3]
 8000c34:	4613      	mov	r3, r2
 8000c36:	803b      	strh	r3, [r7, #0]
	uint16_t MODBUS_FrameCRC = 0x0000;
 8000c38:	2300      	movs	r3, #0
 8000c3a:	81fb      	strh	r3, [r7, #14]

	MODBUS_Frame[0] = slave_addr;
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	78fa      	ldrb	r2, [r7, #3]
 8000c40:	701a      	strb	r2, [r3, #0]
	MODBUS_Frame[1] = MODBUS_READ_INPUT_REG;
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	3301      	adds	r3, #1
 8000c46:	2204      	movs	r2, #4
 8000c48:	701a      	strb	r2, [r3, #0]
	MODBUS_Frame[2] = 0x02;
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	3302      	adds	r3, #2
 8000c4e:	2202      	movs	r2, #2
 8000c50:	701a      	strb	r2, [r3, #0]

	MODBUS_Frame[3] = reading >> 8;
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	3303      	adds	r3, #3
 8000c56:	883a      	ldrh	r2, [r7, #0]
 8000c58:	0a12      	lsrs	r2, r2, #8
 8000c5a:	b292      	uxth	r2, r2
 8000c5c:	b2d2      	uxtb	r2, r2
 8000c5e:	701a      	strb	r2, [r3, #0]
	MODBUS_Frame[4] = reading & 0x00FF;
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	3304      	adds	r3, #4
 8000c64:	883a      	ldrh	r2, [r7, #0]
 8000c66:	b2d2      	uxtb	r2, r2
 8000c68:	701a      	strb	r2, [r3, #0]

	MODBUS_FrameCRC = CRC16(MODBUS_Frame, MODBUS_FRAME_SIZE - 3);
 8000c6a:	2105      	movs	r1, #5
 8000c6c:	6878      	ldr	r0, [r7, #4]
 8000c6e:	f7ff fe0d 	bl	800088c <CRC16>
 8000c72:	4603      	mov	r3, r0
 8000c74:	81fb      	strh	r3, [r7, #14]
	MODBUS_Frame[5] = MODBUS_FrameCRC & 0x00FF;
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	3305      	adds	r3, #5
 8000c7a:	89fa      	ldrh	r2, [r7, #14]
 8000c7c:	b2d2      	uxtb	r2, r2
 8000c7e:	701a      	strb	r2, [r3, #0]
	MODBUS_Frame[6] = MODBUS_FrameCRC >> 8;
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	3306      	adds	r3, #6
 8000c84:	89fa      	ldrh	r2, [r7, #14]
 8000c86:	0a12      	lsrs	r2, r2, #8
 8000c88:	b292      	uxth	r2, r2
 8000c8a:	b2d2      	uxtb	r2, r2
 8000c8c:	701a      	strb	r2, [r3, #0]

	return MODBUS_FRAME_OK;
 8000c8e:	2306      	movs	r3, #6
}
 8000c90:	4618      	mov	r0, r3
 8000c92:	3710      	adds	r7, #16
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bd80      	pop	{r7, pc}

08000c98 <MODBUS_IRQHandler>:

void MODBUS_IRQHandler()
{
 8000c98:	b480      	push	{r7}
 8000c9a:	b083      	sub	sp, #12
 8000c9c:	af00      	add	r7, sp, #0
    if (USART1->SR & USART_SR_RXNE)
 8000c9e:	4b17      	ldr	r3, [pc, #92]	; (8000cfc <MODBUS_IRQHandler+0x64>)
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	f003 0320 	and.w	r3, r3, #32
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d022      	beq.n	8000cf0 <MODBUS_IRQHandler+0x58>
    {
        uint8_t data = USART1->DR;
 8000caa:	4b14      	ldr	r3, [pc, #80]	; (8000cfc <MODBUS_IRQHandler+0x64>)
 8000cac:	685b      	ldr	r3, [r3, #4]
 8000cae:	71fb      	strb	r3, [r7, #7]
        uint16_t next_head = (rx_head + 1) % RX_BUFFER_SIZE;
 8000cb0:	4b13      	ldr	r3, [pc, #76]	; (8000d00 <MODBUS_IRQHandler+0x68>)
 8000cb2:	881b      	ldrh	r3, [r3, #0]
 8000cb4:	b29b      	uxth	r3, r3
 8000cb6:	3301      	adds	r3, #1
 8000cb8:	425a      	negs	r2, r3
 8000cba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000cbe:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8000cc2:	bf58      	it	pl
 8000cc4:	4253      	negpl	r3, r2
 8000cc6:	80bb      	strh	r3, [r7, #4]

        if (next_head != rx_tail)
 8000cc8:	4b0e      	ldr	r3, [pc, #56]	; (8000d04 <MODBUS_IRQHandler+0x6c>)
 8000cca:	881b      	ldrh	r3, [r3, #0]
 8000ccc:	b29b      	uxth	r3, r3
 8000cce:	88ba      	ldrh	r2, [r7, #4]
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	d00a      	beq.n	8000cea <MODBUS_IRQHandler+0x52>
        {
            rx_buffer[rx_head] = data;
 8000cd4:	4b0a      	ldr	r3, [pc, #40]	; (8000d00 <MODBUS_IRQHandler+0x68>)
 8000cd6:	881b      	ldrh	r3, [r3, #0]
 8000cd8:	b29b      	uxth	r3, r3
 8000cda:	4619      	mov	r1, r3
 8000cdc:	4a0a      	ldr	r2, [pc, #40]	; (8000d08 <MODBUS_IRQHandler+0x70>)
 8000cde:	79fb      	ldrb	r3, [r7, #7]
 8000ce0:	5453      	strb	r3, [r2, r1]
            rx_head = next_head;
 8000ce2:	4a07      	ldr	r2, [pc, #28]	; (8000d00 <MODBUS_IRQHandler+0x68>)
 8000ce4:	88bb      	ldrh	r3, [r7, #4]
 8000ce6:	8013      	strh	r3, [r2, #0]
        else
        {
        	buffer_OVF = 1;
        }
    }
}
 8000ce8:	e002      	b.n	8000cf0 <MODBUS_IRQHandler+0x58>
        	buffer_OVF = 1;
 8000cea:	4b08      	ldr	r3, [pc, #32]	; (8000d0c <MODBUS_IRQHandler+0x74>)
 8000cec:	2201      	movs	r2, #1
 8000cee:	701a      	strb	r2, [r3, #0]
}
 8000cf0:	bf00      	nop
 8000cf2:	370c      	adds	r7, #12
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bc80      	pop	{r7}
 8000cf8:	4770      	bx	lr
 8000cfa:	bf00      	nop
 8000cfc:	40013800 	.word	0x40013800
 8000d00:	2000008a 	.word	0x2000008a
 8000d04:	2000008c 	.word	0x2000008c
 8000d08:	200000d4 	.word	0x200000d4
 8000d0c:	20000089 	.word	0x20000089

08000d10 <TIM2_Init>:
 */

#include "timers.h"

void TIM2_Init(void)
{
 8000d10:	b480      	push	{r7}
 8000d12:	af00      	add	r7, sp, #0
    RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8000d14:	4a0d      	ldr	r2, [pc, #52]	; (8000d4c <TIM2_Init+0x3c>)
 8000d16:	4b0d      	ldr	r3, [pc, #52]	; (8000d4c <TIM2_Init+0x3c>)
 8000d18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d1a:	f043 0301 	orr.w	r3, r3, #1
 8000d1e:	6253      	str	r3, [r2, #36]	; 0x24
    TIM2->PSC = 32 - 1;
 8000d20:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000d24:	221f      	movs	r2, #31
 8000d26:	629a      	str	r2, [r3, #40]	; 0x28
    TIM2->ARR = 0xFFFF;
 8000d28:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000d2c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000d30:	62da      	str	r2, [r3, #44]	; 0x2c
    TIM2->CR1 |= TIM_CR1_CEN;
 8000d32:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000d36:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	f043 0301 	orr.w	r3, r3, #1
 8000d40:	6013      	str	r3, [r2, #0]
}
 8000d42:	bf00      	nop
 8000d44:	46bd      	mov	sp, r7
 8000d46:	bc80      	pop	{r7}
 8000d48:	4770      	bx	lr
 8000d4a:	bf00      	nop
 8000d4c:	40023800 	.word	0x40023800

08000d50 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d50:	b480      	push	{r7}
 8000d52:	b083      	sub	sp, #12
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	4603      	mov	r3, r0
 8000d58:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000d5a:	4908      	ldr	r1, [pc, #32]	; (8000d7c <NVIC_EnableIRQ+0x2c>)
 8000d5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d60:	095b      	lsrs	r3, r3, #5
 8000d62:	79fa      	ldrb	r2, [r7, #7]
 8000d64:	f002 021f 	and.w	r2, r2, #31
 8000d68:	2001      	movs	r0, #1
 8000d6a:	fa00 f202 	lsl.w	r2, r0, r2
 8000d6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000d72:	bf00      	nop
 8000d74:	370c      	adds	r7, #12
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bc80      	pop	{r7}
 8000d7a:	4770      	bx	lr
 8000d7c:	e000e100 	.word	0xe000e100

08000d80 <USART1_init>:
 */

#include "usart.h"

void USART1_init(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	af00      	add	r7, sp, #0
	RCC->APB2ENR|=(1<<14);	 	//set bit 14 (USART1 EN) p.156
 8000d84:	4a28      	ldr	r2, [pc, #160]	; (8000e28 <USART1_init+0xa8>)
 8000d86:	4b28      	ldr	r3, [pc, #160]	; (8000e28 <USART1_init+0xa8>)
 8000d88:	6a1b      	ldr	r3, [r3, #32]
 8000d8a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d8e:	6213      	str	r3, [r2, #32]
	RCC->AHBENR|=0x00000001; 	//enable GPIOA port clock bit 0 (GPIOA EN)
 8000d90:	4a25      	ldr	r2, [pc, #148]	; (8000e28 <USART1_init+0xa8>)
 8000d92:	4b25      	ldr	r3, [pc, #148]	; (8000e28 <USART1_init+0xa8>)
 8000d94:	69db      	ldr	r3, [r3, #28]
 8000d96:	f043 0301 	orr.w	r3, r3, #1
 8000d9a:	61d3      	str	r3, [r2, #28]
	GPIOA->AFR[1]=0x00000700;	//GPIOx_AFRL p.189,AF7 p.177 (AFRH10[3:0])
 8000d9c:	4b23      	ldr	r3, [pc, #140]	; (8000e2c <USART1_init+0xac>)
 8000d9e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000da2:	625a      	str	r2, [r3, #36]	; 0x24
	GPIOA->AFR[1]|=0x00000070;	//GPIOx_AFRL p.189,AF7 p.177 (AFRH9[3:0])
 8000da4:	4a21      	ldr	r2, [pc, #132]	; (8000e2c <USART1_init+0xac>)
 8000da6:	4b21      	ldr	r3, [pc, #132]	; (8000e2c <USART1_init+0xac>)
 8000da8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000daa:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8000dae:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOA->MODER|=0x00080000; 	//MODER2=PA9(TX)D8 to mode 10=alternate function mode. p184
 8000db0:	4a1e      	ldr	r2, [pc, #120]	; (8000e2c <USART1_init+0xac>)
 8000db2:	4b1e      	ldr	r3, [pc, #120]	; (8000e2c <USART1_init+0xac>)
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000dba:	6013      	str	r3, [r2, #0]
	GPIOA->MODER|=0x00200000; 	//MODER2=PA10(RX)D2 to mode 10=alternate function mode. p184
 8000dbc:	4a1b      	ldr	r2, [pc, #108]	; (8000e2c <USART1_init+0xac>)
 8000dbe:	4b1b      	ldr	r3, [pc, #108]	; (8000e2c <USART1_init+0xac>)
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000dc6:	6013      	str	r3, [r2, #0]

	USART1->BRR = 0x00000D05;	//9600 BAUD and crystal 32MHz. p710, D05
 8000dc8:	4b19      	ldr	r3, [pc, #100]	; (8000e30 <USART1_init+0xb0>)
 8000dca:	f640 5205 	movw	r2, #3333	; 0xd05
 8000dce:	609a      	str	r2, [r3, #8]
	USART1->CR1 = 0x00000008;	//TE bit. p739-740. Enable transmit
 8000dd0:	4b17      	ldr	r3, [pc, #92]	; (8000e30 <USART1_init+0xb0>)
 8000dd2:	2208      	movs	r2, #8
 8000dd4:	60da      	str	r2, [r3, #12]
	USART1->CR1 |= 0x00000004;	//RE bit. p739-740. Enable receiver
 8000dd6:	4a16      	ldr	r2, [pc, #88]	; (8000e30 <USART1_init+0xb0>)
 8000dd8:	4b15      	ldr	r3, [pc, #84]	; (8000e30 <USART1_init+0xb0>)
 8000dda:	68db      	ldr	r3, [r3, #12]
 8000ddc:	f043 0304 	orr.w	r3, r3, #4
 8000de0:	60d3      	str	r3, [r2, #12]
	USART1->CR1 |= 0x00002000;	//UE bit. p739-740. Uart enable
 8000de2:	4a13      	ldr	r2, [pc, #76]	; (8000e30 <USART1_init+0xb0>)
 8000de4:	4b12      	ldr	r3, [pc, #72]	; (8000e30 <USART1_init+0xb0>)
 8000de6:	68db      	ldr	r3, [r3, #12]
 8000de8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000dec:	60d3      	str	r3, [r2, #12]

	USART1->CR1 |= USART_CR1_SBK; // SBK bit. Send break enabled
 8000dee:	4a10      	ldr	r2, [pc, #64]	; (8000e30 <USART1_init+0xb0>)
 8000df0:	4b0f      	ldr	r3, [pc, #60]	; (8000e30 <USART1_init+0xb0>)
 8000df2:	68db      	ldr	r3, [r3, #12]
 8000df4:	f043 0301 	orr.w	r3, r3, #1
 8000df8:	60d3      	str	r3, [r2, #12]

	USART1->CR2 = 0x00; // reset
 8000dfa:	4b0d      	ldr	r3, [pc, #52]	; (8000e30 <USART1_init+0xb0>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	611a      	str	r2, [r3, #16]

	USART1->CR3 = 0;   // Set to default state
 8000e00:	4b0b      	ldr	r3, [pc, #44]	; (8000e30 <USART1_init+0xb0>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	615a      	str	r2, [r3, #20]
	USART1->CR3 |= 1;  // Enable error interrupt,  p744
 8000e06:	4a0a      	ldr	r2, [pc, #40]	; (8000e30 <USART1_init+0xb0>)
 8000e08:	4b09      	ldr	r3, [pc, #36]	; (8000e30 <USART1_init+0xb0>)
 8000e0a:	695b      	ldr	r3, [r3, #20]
 8000e0c:	f043 0301 	orr.w	r3, r3, #1
 8000e10:	6153      	str	r3, [r2, #20]
	/* Error Interrupt Enable Bit is required to enable interrupt generation in case of a framing
	error, overrun error or noise flag (FE=1 or ORE=1 or NF=1 in the USART_SR register) in
	case of Multi Buffer Communication (DMAR=1 in the USART_CR3 register).*/
	USART1->CR1 |= USART_CR1_RXNEIE;			//enable RX interrupt
 8000e12:	4a07      	ldr	r2, [pc, #28]	; (8000e30 <USART1_init+0xb0>)
 8000e14:	4b06      	ldr	r3, [pc, #24]	; (8000e30 <USART1_init+0xb0>)
 8000e16:	68db      	ldr	r3, [r3, #12]
 8000e18:	f043 0320 	orr.w	r3, r3, #32
 8000e1c:	60d3      	str	r3, [r2, #12]
	NVIC_EnableIRQ(USART1_IRQn); 	//enable interrupt in NVIC
 8000e1e:	2025      	movs	r0, #37	; 0x25
 8000e20:	f7ff ff96 	bl	8000d50 <NVIC_EnableIRQ>
}
 8000e24:	bf00      	nop
 8000e26:	bd80      	pop	{r7, pc}
 8000e28:	40023800 	.word	0x40023800
 8000e2c:	40020000 	.word	0x40020000
 8000e30:	40013800 	.word	0x40013800

08000e34 <USART1_write>:
		data=USART1->DR;			//p739
		return data;
}

void USART1_write(uint8_t data)
{
 8000e34:	b480      	push	{r7}
 8000e36:	b083      	sub	sp, #12
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	71fb      	strb	r3, [r7, #7]
	while(!(USART1->SR & USART_SR_TXE)){} 	//TXE: Transmit data register empty. p736-737
 8000e3e:	bf00      	nop
 8000e40:	4b06      	ldr	r3, [pc, #24]	; (8000e5c <USART1_write+0x28>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d0f9      	beq.n	8000e40 <USART1_write+0xc>
	USART1->DR = (data);		//p739
 8000e4c:	4a03      	ldr	r2, [pc, #12]	; (8000e5c <USART1_write+0x28>)
 8000e4e:	79fb      	ldrb	r3, [r7, #7]
 8000e50:	6053      	str	r3, [r2, #4]
}
 8000e52:	bf00      	nop
 8000e54:	370c      	adds	r7, #12
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bc80      	pop	{r7}
 8000e5a:	4770      	bx	lr
 8000e5c:	40013800 	.word	0x40013800

08000e60 <USART1_IRQHandler>:
	USART1_write('\r');
	USART1_write('\n');
}

void USART1_IRQHandler(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	af00      	add	r7, sp, #0
    //if (USART1->SR & USART_SR_RXNE)
    //{
    //    uint8_t data = USART1->DR;
    //	USART2_write(data);
    //}
	MODBUS_IRQHandler();
 8000e64:	f7ff ff18 	bl	8000c98 <MODBUS_IRQHandler>
}
 8000e68:	bf00      	nop
 8000e6a:	bd80      	pop	{r7, pc}

08000e6c <USART2_init>:

void USART2_init()
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	af00      	add	r7, sp, #0
	RCC->APB1ENR |= RCC_APB1ENR_USART2EN; 	//set bit 17 (USART2 EN)
 8000e70:	4a1d      	ldr	r2, [pc, #116]	; (8000ee8 <USART2_init+0x7c>)
 8000e72:	4b1d      	ldr	r3, [pc, #116]	; (8000ee8 <USART2_init+0x7c>)
 8000e74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e76:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e7a:	6253      	str	r3, [r2, #36]	; 0x24
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN; 	//enable GPIOA port clock bit 0 (GPIOA EN)
 8000e7c:	4a1a      	ldr	r2, [pc, #104]	; (8000ee8 <USART2_init+0x7c>)
 8000e7e:	4b1a      	ldr	r3, [pc, #104]	; (8000ee8 <USART2_init+0x7c>)
 8000e80:	69db      	ldr	r3, [r3, #28]
 8000e82:	f043 0301 	orr.w	r3, r3, #1
 8000e86:	61d3      	str	r3, [r2, #28]
	GPIOA->AFR[0] = 0x00000700;	//GPIOx_AFRL p.188,AF7 p.177
 8000e88:	4b18      	ldr	r3, [pc, #96]	; (8000eec <USART2_init+0x80>)
 8000e8a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000e8e:	621a      	str	r2, [r3, #32]
	GPIOA->AFR[0] |= 0x00007000;	//GPIOx_AFRL p.188,AF7 p.177
 8000e90:	4a16      	ldr	r2, [pc, #88]	; (8000eec <USART2_init+0x80>)
 8000e92:	4b16      	ldr	r3, [pc, #88]	; (8000eec <USART2_init+0x80>)
 8000e94:	6a1b      	ldr	r3, [r3, #32]
 8000e96:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 8000e9a:	6213      	str	r3, [r2, #32]
	GPIOA->MODER |= 0x00000020; 	//MODER2=PA2(TX) to mode 10=alternate function mode. p184
 8000e9c:	4a13      	ldr	r2, [pc, #76]	; (8000eec <USART2_init+0x80>)
 8000e9e:	4b13      	ldr	r3, [pc, #76]	; (8000eec <USART2_init+0x80>)
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	f043 0320 	orr.w	r3, r3, #32
 8000ea6:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= 0x00000080; 	//MODER2=PA3(RX) to mode 10=alternate function mode. p184
 8000ea8:	4a10      	ldr	r2, [pc, #64]	; (8000eec <USART2_init+0x80>)
 8000eaa:	4b10      	ldr	r3, [pc, #64]	; (8000eec <USART2_init+0x80>)
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000eb2:	6013      	str	r3, [r2, #0]

	USART2->BRR = 0x00000D05;	//9600 BAUD and crystal 32MHz. p710, 116
 8000eb4:	4b0e      	ldr	r3, [pc, #56]	; (8000ef0 <USART2_init+0x84>)
 8000eb6:	f640 5205 	movw	r2, #3333	; 0xd05
 8000eba:	609a      	str	r2, [r3, #8]
	USART2->CR1 |= USART_CR1_TE;	//TE bit. p739-740. Enable transmit
 8000ebc:	4a0c      	ldr	r2, [pc, #48]	; (8000ef0 <USART2_init+0x84>)
 8000ebe:	4b0c      	ldr	r3, [pc, #48]	; (8000ef0 <USART2_init+0x84>)
 8000ec0:	68db      	ldr	r3, [r3, #12]
 8000ec2:	f043 0308 	orr.w	r3, r3, #8
 8000ec6:	60d3      	str	r3, [r2, #12]
	USART2->CR1 |= USART_CR1_RE;	//RE bit. p739-740. Enable receiver
 8000ec8:	4a09      	ldr	r2, [pc, #36]	; (8000ef0 <USART2_init+0x84>)
 8000eca:	4b09      	ldr	r3, [pc, #36]	; (8000ef0 <USART2_init+0x84>)
 8000ecc:	68db      	ldr	r3, [r3, #12]
 8000ece:	f043 0304 	orr.w	r3, r3, #4
 8000ed2:	60d3      	str	r3, [r2, #12]
	USART2->CR1 |= USART_CR1_UE;	//UE bit. p739-740. Uart enable
 8000ed4:	4a06      	ldr	r2, [pc, #24]	; (8000ef0 <USART2_init+0x84>)
 8000ed6:	4b06      	ldr	r3, [pc, #24]	; (8000ef0 <USART2_init+0x84>)
 8000ed8:	68db      	ldr	r3, [r3, #12]
 8000eda:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000ede:	60d3      	str	r3, [r2, #12]
	//USART2->CR1 |= USART_CR1_RXNEIE;			//enable RX interrupt
	//NVIC_EnableIRQ(USART2_IRQn); 	//enable interrupt in NVIC
}
 8000ee0:	bf00      	nop
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bc80      	pop	{r7}
 8000ee6:	4770      	bx	lr
 8000ee8:	40023800 	.word	0x40023800
 8000eec:	40020000 	.word	0x40020000
 8000ef0:	40004400 	.word	0x40004400

08000ef4 <USART2_write>:
		data=USART2->DR;			//p739
		return data;
}

void USART2_write(char data)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	b083      	sub	sp, #12
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	4603      	mov	r3, r0
 8000efc:	71fb      	strb	r3, [r7, #7]
	while(!(USART2->SR & USART_SR_TXE)){} 	//TXE: Transmit data register empty. p736-737
 8000efe:	bf00      	nop
 8000f00:	4b06      	ldr	r3, [pc, #24]	; (8000f1c <USART2_write+0x28>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d0f9      	beq.n	8000f00 <USART2_write+0xc>
	USART2->DR = (data);		//p739
 8000f0c:	4a03      	ldr	r2, [pc, #12]	; (8000f1c <USART2_write+0x28>)
 8000f0e:	79fb      	ldrb	r3, [r7, #7]
 8000f10:	6053      	str	r3, [r2, #4]
}
 8000f12:	bf00      	nop
 8000f14:	370c      	adds	r7, #12
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bc80      	pop	{r7}
 8000f1a:	4770      	bx	lr
 8000f1c:	40004400 	.word	0x40004400

08000f20 <USART2_write_buffer>:

void USART2_write_buffer(uint8_t* buffer)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b082      	sub	sp, #8
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
	while(*(buffer) != '\0')
 8000f28:	e007      	b.n	8000f3a <USART2_write_buffer+0x1a>
	{
		USART2_write(*buffer);
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	781b      	ldrb	r3, [r3, #0]
 8000f2e:	4618      	mov	r0, r3
 8000f30:	f7ff ffe0 	bl	8000ef4 <USART2_write>
		buffer++;
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	3301      	adds	r3, #1
 8000f38:	607b      	str	r3, [r7, #4]
	while(*(buffer) != '\0')
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	781b      	ldrb	r3, [r3, #0]
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d1f3      	bne.n	8000f2a <USART2_write_buffer+0xa>
	}
	USART2_write('\r');
 8000f42:	200d      	movs	r0, #13
 8000f44:	f7ff ffd6 	bl	8000ef4 <USART2_write>
	USART2_write('\n');
 8000f48:	200a      	movs	r0, #10
 8000f4a:	f7ff ffd3 	bl	8000ef4 <USART2_write>
}
 8000f4e:	bf00      	nop
 8000f50:	3708      	adds	r7, #8
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}
	...

08000f58 <DHT22_SWITCH_MODE_OUTPUT>:

static volatile uint8_t pulses[BIT_COUNT];
static volatile uint8_t dht_status = 0;

void DHT22_SWITCH_MODE_OUTPUT()
{
 8000f58:	b480      	push	{r7}
 8000f5a:	af00      	add	r7, sp, #0
	GPIOA->MODER &= ~GPIO_MODER_MODER7;
 8000f5c:	4a07      	ldr	r2, [pc, #28]	; (8000f7c <DHT22_SWITCH_MODE_OUTPUT+0x24>)
 8000f5e:	4b07      	ldr	r3, [pc, #28]	; (8000f7c <DHT22_SWITCH_MODE_OUTPUT+0x24>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000f66:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= GPIO_MODER_MODER7_0;
 8000f68:	4a04      	ldr	r2, [pc, #16]	; (8000f7c <DHT22_SWITCH_MODE_OUTPUT+0x24>)
 8000f6a:	4b04      	ldr	r3, [pc, #16]	; (8000f7c <DHT22_SWITCH_MODE_OUTPUT+0x24>)
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f72:	6013      	str	r3, [r2, #0]
}
 8000f74:	bf00      	nop
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bc80      	pop	{r7}
 8000f7a:	4770      	bx	lr
 8000f7c:	40020000 	.word	0x40020000

08000f80 <DHT22_SWITCH_MODE_INPUT>:

void DHT22_SWITCH_MODE_INPUT()
{
 8000f80:	b480      	push	{r7}
 8000f82:	af00      	add	r7, sp, #0
	GPIOA->MODER &= ~GPIO_MODER_MODER7;
 8000f84:	4a04      	ldr	r2, [pc, #16]	; (8000f98 <DHT22_SWITCH_MODE_INPUT+0x18>)
 8000f86:	4b04      	ldr	r3, [pc, #16]	; (8000f98 <DHT22_SWITCH_MODE_INPUT+0x18>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000f8e:	6013      	str	r3, [r2, #0]
}
 8000f90:	bf00      	nop
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bc80      	pop	{r7}
 8000f96:	4770      	bx	lr
 8000f98:	40020000 	.word	0x40020000

08000f9c <DHT22_read>:

    NVIC_EnableIRQ(EXTI9_5_IRQn);
}

uint8_t DHT22_read(MODBUS_Reading *reading)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b0a2      	sub	sp, #136	; 0x88
 8000fa0:	af02      	add	r7, sp, #8
 8000fa2:	6078      	str	r0, [r7, #4]
    uint8_t byte_list[5] = {0};
 8000fa4:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000fa8:	2200      	movs	r2, #0
 8000faa:	601a      	str	r2, [r3, #0]
 8000fac:	711a      	strb	r2, [r3, #4]
    uint8_t buffer[100];

    DHT22_start();
 8000fae:	f000 f8e5 	bl	800117c <DHT22_start>

    if (DHT22_wait_response())
 8000fb2:	f000 f907 	bl	80011c4 <DHT22_wait_response>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d004      	beq.n	8000fc6 <DHT22_read+0x2a>
    {
        USART2_write_buffer("DHT22 Not ready to send data!");
 8000fbc:	4866      	ldr	r0, [pc, #408]	; (8001158 <DHT22_read+0x1bc>)
 8000fbe:	f7ff ffaf 	bl	8000f20 <USART2_write_buffer>
        return DHT_ERROR;
 8000fc2:	2301      	movs	r3, #1
 8000fc4:	e0c3      	b.n	800114e <DHT22_read+0x1b2>
    }

    SysTick->LOAD = TIMEOUT_20_MS - 1; // Set maximum allowable wait time
 8000fc6:	4b65      	ldr	r3, [pc, #404]	; (800115c <DHT22_read+0x1c0>)
 8000fc8:	4a65      	ldr	r2, [pc, #404]	; (8001160 <DHT22_read+0x1c4>)
 8000fca:	605a      	str	r2, [r3, #4]
	SysTick->VAL = 0;
 8000fcc:	4b63      	ldr	r3, [pc, #396]	; (800115c <DHT22_read+0x1c0>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	609a      	str	r2, [r3, #8]
	SysTick->CTRL = 5;
 8000fd2:	4b62      	ldr	r3, [pc, #392]	; (800115c <DHT22_read+0x1c0>)
 8000fd4:	2205      	movs	r2, #5
 8000fd6:	601a      	str	r2, [r3, #0]

    // Wait for data
    while(dht_status == DHT_MEASURING)
 8000fd8:	e00a      	b.n	8000ff0 <DHT22_read+0x54>
    {
        if ((SysTick->CTRL) & 0x10000)
 8000fda:	4b60      	ldr	r3, [pc, #384]	; (800115c <DHT22_read+0x1c0>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d004      	beq.n	8000ff0 <DHT22_read+0x54>
        {
    		USART2_write_buffer("DHT22 measurement error :/");
 8000fe6:	485f      	ldr	r0, [pc, #380]	; (8001164 <DHT22_read+0x1c8>)
 8000fe8:	f7ff ff9a 	bl	8000f20 <USART2_write_buffer>
            return DHT_ERROR;
 8000fec:	2301      	movs	r3, #1
 8000fee:	e0ae      	b.n	800114e <DHT22_read+0x1b2>
    while(dht_status == DHT_MEASURING)
 8000ff0:	4b5d      	ldr	r3, [pc, #372]	; (8001168 <DHT22_read+0x1cc>)
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	b2db      	uxtb	r3, r3
 8000ff6:	2b03      	cmp	r3, #3
 8000ff8:	d0ef      	beq.n	8000fda <DHT22_read+0x3e>
        }
    }

	SysTick->CTRL = 0;
 8000ffa:	4b58      	ldr	r3, [pc, #352]	; (800115c <DHT22_read+0x1c0>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	601a      	str	r2, [r3, #0]

    if (dht_status == DHT_READY)
 8001000:	4b59      	ldr	r3, [pc, #356]	; (8001168 <DHT22_read+0x1cc>)
 8001002:	781b      	ldrb	r3, [r3, #0]
 8001004:	b2db      	uxtb	r3, r3
 8001006:	2b00      	cmp	r3, #0
 8001008:	f040 80a0 	bne.w	800114c <DHT22_read+0x1b0>
    {
	    EXTI->IMR &= ~EXTI_IMR_MR7;
 800100c:	4a57      	ldr	r2, [pc, #348]	; (800116c <DHT22_read+0x1d0>)
 800100e:	4b57      	ldr	r3, [pc, #348]	; (800116c <DHT22_read+0x1d0>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001016:	6013      	str	r3, [r2, #0]
    	dht_status = DHT_NOT_READY;
 8001018:	4b53      	ldr	r3, [pc, #332]	; (8001168 <DHT22_read+0x1cc>)
 800101a:	2202      	movs	r2, #2
 800101c:	701a      	strb	r2, [r3, #0]

    	DHT22_decode_pulses(pulses, byte_list);
 800101e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001022:	4619      	mov	r1, r3
 8001024:	4852      	ldr	r0, [pc, #328]	; (8001170 <DHT22_read+0x1d4>)
 8001026:	f000 f91d 	bl	8001264 <DHT22_decode_pulses>

		uint8_t humidity_int = byte_list[0];
 800102a:	f897 3070 	ldrb.w	r3, [r7, #112]	; 0x70
 800102e:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d
		uint8_t humidity_dec = byte_list[1];
 8001032:	f897 3071 	ldrb.w	r3, [r7, #113]	; 0x71
 8001036:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
		uint8_t temperature_int = byte_list[2];
 800103a:	f897 3072 	ldrb.w	r3, [r7, #114]	; 0x72
 800103e:	f887 307b 	strb.w	r3, [r7, #123]	; 0x7b
		uint8_t temperature_dec = byte_list[3];
 8001042:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 8001046:	f887 307a 	strb.w	r3, [r7, #122]	; 0x7a
		uint8_t checksum = byte_list[4];
 800104a:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 800104e:	f887 3079 	strb.w	r3, [r7, #121]	; 0x79

		uint16_t humidity = (humidity_int << 8) | humidity_dec;
 8001052:	f897 307d 	ldrb.w	r3, [r7, #125]	; 0x7d
 8001056:	021b      	lsls	r3, r3, #8
 8001058:	b21a      	sxth	r2, r3
 800105a:	f897 307c 	ldrb.w	r3, [r7, #124]	; 0x7c
 800105e:	b21b      	sxth	r3, r3
 8001060:	4313      	orrs	r3, r2
 8001062:	b21b      	sxth	r3, r3
 8001064:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
		uint16_t temperature = (temperature_int << 8) | temperature_dec;
 8001068:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 800106c:	021b      	lsls	r3, r3, #8
 800106e:	b21a      	sxth	r2, r3
 8001070:	f897 307a 	ldrb.w	r3, [r7, #122]	; 0x7a
 8001074:	b21b      	sxth	r3, r3
 8001076:	4313      	orrs	r3, r2
 8001078:	b21b      	sxth	r3, r3
 800107a:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
	    if (temperature_int & 0x80) temperature = -temperature;
 800107e:	f997 307b 	ldrsb.w	r3, [r7, #123]	; 0x7b
 8001082:	2b00      	cmp	r3, #0
 8001084:	da04      	bge.n	8001090 <DHT22_read+0xf4>
 8001086:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 800108a:	425b      	negs	r3, r3
 800108c:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e

		uint8_t expected_checksum = humidity_int + humidity_dec + temperature_int + temperature_dec;
 8001090:	f897 207d 	ldrb.w	r2, [r7, #125]	; 0x7d
 8001094:	f897 307c 	ldrb.w	r3, [r7, #124]	; 0x7c
 8001098:	4413      	add	r3, r2
 800109a:	b2da      	uxtb	r2, r3
 800109c:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 80010a0:	4413      	add	r3, r2
 80010a2:	b2da      	uxtb	r2, r3
 80010a4:	f897 307a 	ldrb.w	r3, [r7, #122]	; 0x7a
 80010a8:	4413      	add	r3, r2
 80010aa:	f887 3075 	strb.w	r3, [r7, #117]	; 0x75
		if (expected_checksum != checksum)
 80010ae:	f897 2075 	ldrb.w	r2, [r7, #117]	; 0x75
 80010b2:	f897 3079 	ldrb.w	r3, [r7, #121]	; 0x79
 80010b6:	429a      	cmp	r2, r3
 80010b8:	d010      	beq.n	80010dc <DHT22_read+0x140>
		{
			snprintf(buffer, 100, "Invalid checksum expected %.2X got %.2X", expected_checksum, checksum);
 80010ba:	f897 2075 	ldrb.w	r2, [r7, #117]	; 0x75
 80010be:	f897 3079 	ldrb.w	r3, [r7, #121]	; 0x79
 80010c2:	f107 000c 	add.w	r0, r7, #12
 80010c6:	9300      	str	r3, [sp, #0]
 80010c8:	4613      	mov	r3, r2
 80010ca:	4a2a      	ldr	r2, [pc, #168]	; (8001174 <DHT22_read+0x1d8>)
 80010cc:	2164      	movs	r1, #100	; 0x64
 80010ce:	f000 fc79 	bl	80019c4 <sniprintf>
			USART2_write_buffer(buffer);
 80010d2:	f107 030c 	add.w	r3, r7, #12
 80010d6:	4618      	mov	r0, r3
 80010d8:	f7ff ff22 	bl	8000f20 <USART2_write_buffer>
		}

		//reading->humidity_int = humidity / 10;
		//reading->humidity_dec = humidity % 10;
		reading->humidity = (humidity / 10) << 8 | humidity % 10;
 80010dc:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 80010e0:	4a25      	ldr	r2, [pc, #148]	; (8001178 <DHT22_read+0x1dc>)
 80010e2:	fba2 2303 	umull	r2, r3, r2, r3
 80010e6:	08db      	lsrs	r3, r3, #3
 80010e8:	b29b      	uxth	r3, r3
 80010ea:	021b      	lsls	r3, r3, #8
 80010ec:	b218      	sxth	r0, r3
 80010ee:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80010f2:	4b21      	ldr	r3, [pc, #132]	; (8001178 <DHT22_read+0x1dc>)
 80010f4:	fba3 1302 	umull	r1, r3, r3, r2
 80010f8:	08d9      	lsrs	r1, r3, #3
 80010fa:	460b      	mov	r3, r1
 80010fc:	009b      	lsls	r3, r3, #2
 80010fe:	440b      	add	r3, r1
 8001100:	005b      	lsls	r3, r3, #1
 8001102:	1ad3      	subs	r3, r2, r3
 8001104:	b29b      	uxth	r3, r3
 8001106:	b21b      	sxth	r3, r3
 8001108:	4303      	orrs	r3, r0
 800110a:	b21b      	sxth	r3, r3
 800110c:	b29a      	uxth	r2, r3
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	805a      	strh	r2, [r3, #2]

		//reading->temperature_int = temperature / 10;
		//reading->temperature_dec = temperature % 10;
		reading->temperature = (temperature / 10) << 8 | temperature % 10;
 8001112:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8001116:	4a18      	ldr	r2, [pc, #96]	; (8001178 <DHT22_read+0x1dc>)
 8001118:	fba2 2303 	umull	r2, r3, r2, r3
 800111c:	08db      	lsrs	r3, r3, #3
 800111e:	b29b      	uxth	r3, r3
 8001120:	021b      	lsls	r3, r3, #8
 8001122:	b218      	sxth	r0, r3
 8001124:	f8b7 207e 	ldrh.w	r2, [r7, #126]	; 0x7e
 8001128:	4b13      	ldr	r3, [pc, #76]	; (8001178 <DHT22_read+0x1dc>)
 800112a:	fba3 1302 	umull	r1, r3, r3, r2
 800112e:	08d9      	lsrs	r1, r3, #3
 8001130:	460b      	mov	r3, r1
 8001132:	009b      	lsls	r3, r3, #2
 8001134:	440b      	add	r3, r1
 8001136:	005b      	lsls	r3, r3, #1
 8001138:	1ad3      	subs	r3, r2, r3
 800113a:	b29b      	uxth	r3, r3
 800113c:	b21b      	sxth	r3, r3
 800113e:	4303      	orrs	r3, r0
 8001140:	b21b      	sxth	r3, r3
 8001142:	b29a      	uxth	r2, r3
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	801a      	strh	r2, [r3, #0]

		return DHT_READY;
 8001148:	2300      	movs	r3, #0
 800114a:	e000      	b.n	800114e <DHT22_read+0x1b2>
    }

    return DHT_ERROR;
 800114c:	2301      	movs	r3, #1
}
 800114e:	4618      	mov	r0, r3
 8001150:	3780      	adds	r7, #128	; 0x80
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	08002250 	.word	0x08002250
 800115c:	e000e010 	.word	0xe000e010
 8001160:	0009c3ff 	.word	0x0009c3ff
 8001164:	08002270 	.word	0x08002270
 8001168:	200000c1 	.word	0x200000c1
 800116c:	40010400 	.word	0x40010400
 8001170:	20000098 	.word	0x20000098
 8001174:	0800228c 	.word	0x0800228c
 8001178:	cccccccd 	.word	0xcccccccd

0800117c <DHT22_start>:

void DHT22_start()
{
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
    EXTI->IMR &= ~EXTI_IMR_MR7;
 8001180:	4a0e      	ldr	r2, [pc, #56]	; (80011bc <DHT22_start+0x40>)
 8001182:	4b0e      	ldr	r3, [pc, #56]	; (80011bc <DHT22_start+0x40>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800118a:	6013      	str	r3, [r2, #0]
    // MCU PULL LOW ~20ms
    DHT22_SWITCH_MODE_OUTPUT();
 800118c:	f7ff fee4 	bl	8000f58 <DHT22_SWITCH_MODE_OUTPUT>
    GPIOA->ODR &= ~GPIO_ODR_ODR_7;
 8001190:	4a0b      	ldr	r2, [pc, #44]	; (80011c0 <DHT22_start+0x44>)
 8001192:	4b0b      	ldr	r3, [pc, #44]	; (80011c0 <DHT22_start+0x44>)
 8001194:	695b      	ldr	r3, [r3, #20]
 8001196:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800119a:	6153      	str	r3, [r2, #20]
    delay_ms(20);
 800119c:	2014      	movs	r0, #20
 800119e:	f000 fa09 	bl	80015b4 <delay_ms>

    // MCU RELEASE LINE 20-40us
    GPIOA->ODR |= GPIO_ODR_ODR_7;
 80011a2:	4a07      	ldr	r2, [pc, #28]	; (80011c0 <DHT22_start+0x44>)
 80011a4:	4b06      	ldr	r3, [pc, #24]	; (80011c0 <DHT22_start+0x44>)
 80011a6:	695b      	ldr	r3, [r3, #20]
 80011a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011ac:	6153      	str	r3, [r2, #20]
    DHT22_SWITCH_MODE_INPUT();
 80011ae:	f7ff fee7 	bl	8000f80 <DHT22_SWITCH_MODE_INPUT>
	delay_us(20);
 80011b2:	2014      	movs	r0, #20
 80011b4:	f000 f9d8 	bl	8001568 <delay_us>
}
 80011b8:	bf00      	nop
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	40010400 	.word	0x40010400
 80011c0:	40020000 	.word	0x40020000

080011c4 <DHT22_wait_response>:

uint8_t DHT22_wait_response()
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
    SysTick->LOAD = TIMEOUT_90_US - 1; // Set maximum allowable wait time
 80011c8:	4b21      	ldr	r3, [pc, #132]	; (8001250 <DHT22_wait_response+0x8c>)
 80011ca:	f640 323f 	movw	r2, #2879	; 0xb3f
 80011ce:	605a      	str	r2, [r3, #4]
	SysTick->VAL = 0;
 80011d0:	4b1f      	ldr	r3, [pc, #124]	; (8001250 <DHT22_wait_response+0x8c>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	609a      	str	r2, [r3, #8]
	SysTick->CTRL = 5;
 80011d6:	4b1e      	ldr	r3, [pc, #120]	; (8001250 <DHT22_wait_response+0x8c>)
 80011d8:	2205      	movs	r2, #5
 80011da:	601a      	str	r2, [r3, #0]

    while (!(GPIOA->IDR & GPIO_IDR_IDR_7))
 80011dc:	e00a      	b.n	80011f4 <DHT22_wait_response+0x30>
    {
        if ((SysTick->CTRL) & 0x10000)
 80011de:	4b1c      	ldr	r3, [pc, #112]	; (8001250 <DHT22_wait_response+0x8c>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d004      	beq.n	80011f4 <DHT22_wait_response+0x30>
        {
    		USART2_write_buffer("Timeout error when waiting for DHT22 response PULL LOW");
 80011ea:	481a      	ldr	r0, [pc, #104]	; (8001254 <DHT22_wait_response+0x90>)
 80011ec:	f7ff fe98 	bl	8000f20 <USART2_write_buffer>
            return DHT_ERROR;
 80011f0:	2301      	movs	r3, #1
 80011f2:	e02b      	b.n	800124c <DHT22_wait_response+0x88>
    while (!(GPIOA->IDR & GPIO_IDR_IDR_7))
 80011f4:	4b18      	ldr	r3, [pc, #96]	; (8001258 <DHT22_wait_response+0x94>)
 80011f6:	691b      	ldr	r3, [r3, #16]
 80011f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d0ee      	beq.n	80011de <DHT22_wait_response+0x1a>
        }
    }

    EXTI->IMR |= EXTI_IMR_MR7;
 8001200:	4a16      	ldr	r2, [pc, #88]	; (800125c <DHT22_wait_response+0x98>)
 8001202:	4b16      	ldr	r3, [pc, #88]	; (800125c <DHT22_wait_response+0x98>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800120a:	6013      	str	r3, [r2, #0]

    SysTick->LOAD = TIMEOUT_90_US - 1; // Set maximum allowable wait time 85µs
 800120c:	4b10      	ldr	r3, [pc, #64]	; (8001250 <DHT22_wait_response+0x8c>)
 800120e:	f640 323f 	movw	r2, #2879	; 0xb3f
 8001212:	605a      	str	r2, [r3, #4]
	SysTick->VAL = 0;
 8001214:	4b0e      	ldr	r3, [pc, #56]	; (8001250 <DHT22_wait_response+0x8c>)
 8001216:	2200      	movs	r2, #0
 8001218:	609a      	str	r2, [r3, #8]
	SysTick->CTRL = 5;
 800121a:	4b0d      	ldr	r3, [pc, #52]	; (8001250 <DHT22_wait_response+0x8c>)
 800121c:	2205      	movs	r2, #5
 800121e:	601a      	str	r2, [r3, #0]
    while (GPIOA->IDR & GPIO_IDR_IDR_7)
 8001220:	e00a      	b.n	8001238 <DHT22_wait_response+0x74>
    {
        if ((SysTick->CTRL) & 0x10000)
 8001222:	4b0b      	ldr	r3, [pc, #44]	; (8001250 <DHT22_wait_response+0x8c>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800122a:	2b00      	cmp	r3, #0
 800122c:	d004      	beq.n	8001238 <DHT22_wait_response+0x74>
        {
    		USART2_write_buffer("Timeout error when waiting for DHT22 response GET READY");
 800122e:	480c      	ldr	r0, [pc, #48]	; (8001260 <DHT22_wait_response+0x9c>)
 8001230:	f7ff fe76 	bl	8000f20 <USART2_write_buffer>
            return DHT_ERROR;
 8001234:	2301      	movs	r3, #1
 8001236:	e009      	b.n	800124c <DHT22_wait_response+0x88>
    while (GPIOA->IDR & GPIO_IDR_IDR_7)
 8001238:	4b07      	ldr	r3, [pc, #28]	; (8001258 <DHT22_wait_response+0x94>)
 800123a:	691b      	ldr	r3, [r3, #16]
 800123c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001240:	2b00      	cmp	r3, #0
 8001242:	d1ee      	bne.n	8001222 <DHT22_wait_response+0x5e>
        }
    }

    SysTick->CTRL = 0;
 8001244:	4b02      	ldr	r3, [pc, #8]	; (8001250 <DHT22_wait_response+0x8c>)
 8001246:	2200      	movs	r2, #0
 8001248:	601a      	str	r2, [r3, #0]

    return 0;
 800124a:	2300      	movs	r3, #0
}
 800124c:	4618      	mov	r0, r3
 800124e:	bd80      	pop	{r7, pc}
 8001250:	e000e010 	.word	0xe000e010
 8001254:	080022b4 	.word	0x080022b4
 8001258:	40020000 	.word	0x40020000
 800125c:	40010400 	.word	0x40010400
 8001260:	080022ec 	.word	0x080022ec

08001264 <DHT22_decode_pulses>:

void DHT22_decode_pulses(volatile uint8_t *pulses, uint8_t *byte_list)
{
 8001264:	b480      	push	{r7}
 8001266:	b085      	sub	sp, #20
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
 800126c:	6039      	str	r1, [r7, #0]
    uint8_t current_byte = 0;
 800126e:	2300      	movs	r3, #0
 8001270:	73fb      	strb	r3, [r7, #15]

    for (int bit = 1; bit <= BIT_COUNT; bit++)
 8001272:	2301      	movs	r3, #1
 8001274:	60bb      	str	r3, [r7, #8]
 8001276:	e02c      	b.n	80012d2 <DHT22_decode_pulses+0x6e>
    {
        if (pulses[bit] > 20 && pulses[bit] < 32)
 8001278:	68bb      	ldr	r3, [r7, #8]
 800127a:	687a      	ldr	r2, [r7, #4]
 800127c:	4413      	add	r3, r2
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	b2db      	uxtb	r3, r3
 8001282:	2b14      	cmp	r3, #20
 8001284:	d90a      	bls.n	800129c <DHT22_decode_pulses+0x38>
 8001286:	68bb      	ldr	r3, [r7, #8]
 8001288:	687a      	ldr	r2, [r7, #4]
 800128a:	4413      	add	r3, r2
 800128c:	781b      	ldrb	r3, [r3, #0]
 800128e:	b2db      	uxtb	r3, r3
 8001290:	2b1f      	cmp	r3, #31
 8001292:	d803      	bhi.n	800129c <DHT22_decode_pulses+0x38>
        {
            current_byte = (current_byte << 1) | 0;
 8001294:	7bfb      	ldrb	r3, [r7, #15]
 8001296:	005b      	lsls	r3, r3, #1
 8001298:	73fb      	strb	r3, [r7, #15]
 800129a:	e006      	b.n	80012aa <DHT22_decode_pulses+0x46>
        }
        else
        {
            current_byte = (current_byte << 1) | 1;
 800129c:	7bfb      	ldrb	r3, [r7, #15]
 800129e:	005b      	lsls	r3, r3, #1
 80012a0:	b25b      	sxtb	r3, r3
 80012a2:	f043 0301 	orr.w	r3, r3, #1
 80012a6:	b25b      	sxtb	r3, r3
 80012a8:	73fb      	strb	r3, [r7, #15]
        }

        if ((bit % 8) == 0)
 80012aa:	68bb      	ldr	r3, [r7, #8]
 80012ac:	f003 0307 	and.w	r3, r3, #7
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d10b      	bne.n	80012cc <DHT22_decode_pulses+0x68>
        {
            byte_list[(bit / 8) - 1] = current_byte;
 80012b4:	68bb      	ldr	r3, [r7, #8]
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	da00      	bge.n	80012bc <DHT22_decode_pulses+0x58>
 80012ba:	3307      	adds	r3, #7
 80012bc:	10db      	asrs	r3, r3, #3
 80012be:	3b01      	subs	r3, #1
 80012c0:	683a      	ldr	r2, [r7, #0]
 80012c2:	4413      	add	r3, r2
 80012c4:	7bfa      	ldrb	r2, [r7, #15]
 80012c6:	701a      	strb	r2, [r3, #0]
            current_byte = 0;
 80012c8:	2300      	movs	r3, #0
 80012ca:	73fb      	strb	r3, [r7, #15]
    for (int bit = 1; bit <= BIT_COUNT; bit++)
 80012cc:	68bb      	ldr	r3, [r7, #8]
 80012ce:	3301      	adds	r3, #1
 80012d0:	60bb      	str	r3, [r7, #8]
 80012d2:	68bb      	ldr	r3, [r7, #8]
 80012d4:	2b29      	cmp	r3, #41	; 0x29
 80012d6:	ddcf      	ble.n	8001278 <DHT22_decode_pulses+0x14>
        }
    }
}
 80012d8:	bf00      	nop
 80012da:	3714      	adds	r7, #20
 80012dc:	46bd      	mov	sp, r7
 80012de:	bc80      	pop	{r7}
 80012e0:	4770      	bx	lr

080012e2 <DHT22_ModbusHandler>:

void DHT22_ModbusHandler(MODBUS_Reading* reading)
{
 80012e2:	b580      	push	{r7, lr}
 80012e4:	b09c      	sub	sp, #112	; 0x70
 80012e6:	af00      	add	r7, sp, #0
 80012e8:	6078      	str	r0, [r7, #4]
	uint8_t buffer[100];

	if(!(DHT22_read(reading)))
 80012ea:	6878      	ldr	r0, [r7, #4]
 80012ec:	f7ff fe56 	bl	8000f9c <DHT22_read>
		snprintf(buffer, 100, "DHT22 Temperature %4x", reading->temperature);
		USART2_write_buffer(buffer);
#endif
	}

	return;
 80012f0:	bf00      	nop
}
 80012f2:	3770      	adds	r7, #112	; 0x70
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}

080012f8 <DHT22_IRQHandler>:

void DHT22_IRQHandler()
{
 80012f8:	b480      	push	{r7}
 80012fa:	b083      	sub	sp, #12
 80012fc:	af00      	add	r7, sp, #0
	static uint8_t index = 0;
	static uint16_t last_time = 0;
	uint16_t now = TIM2->CNT;
 80012fe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001302:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001304:	80fb      	strh	r3, [r7, #6]
	uint16_t pulse_width;

	dht_status = DHT_MEASURING;
 8001306:	4b25      	ldr	r3, [pc, #148]	; (800139c <DHT22_IRQHandler+0xa4>)
 8001308:	2203      	movs	r2, #3
 800130a:	701a      	strb	r2, [r3, #0]

	if (GPIOA->IDR & GPIO_IDR_IDR_7) // Rising edge
 800130c:	4b24      	ldr	r3, [pc, #144]	; (80013a0 <DHT22_IRQHandler+0xa8>)
 800130e:	691b      	ldr	r3, [r3, #16]
 8001310:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001314:	2b00      	cmp	r3, #0
 8001316:	d009      	beq.n	800132c <DHT22_IRQHandler+0x34>
	{
		last_time = now;
 8001318:	4a22      	ldr	r2, [pc, #136]	; (80013a4 <DHT22_IRQHandler+0xac>)
 800131a:	88fb      	ldrh	r3, [r7, #6]
 800131c:	8013      	strh	r3, [r2, #0]
		GPIOA->ODR |= GPIO_ODR_ODR_5;
 800131e:	4a20      	ldr	r2, [pc, #128]	; (80013a0 <DHT22_IRQHandler+0xa8>)
 8001320:	4b1f      	ldr	r3, [pc, #124]	; (80013a0 <DHT22_IRQHandler+0xa8>)
 8001322:	695b      	ldr	r3, [r3, #20]
 8001324:	f043 0320 	orr.w	r3, r3, #32
 8001328:	6153      	str	r3, [r2, #20]
 800132a:	e025      	b.n	8001378 <DHT22_IRQHandler+0x80>
	}

	else // Falling edge
	{
		pulse_width = (now >= last_time) ? (now - last_time) : (0xFFFF - last_time + now);
 800132c:	4b1d      	ldr	r3, [pc, #116]	; (80013a4 <DHT22_IRQHandler+0xac>)
 800132e:	881b      	ldrh	r3, [r3, #0]
 8001330:	88fa      	ldrh	r2, [r7, #6]
 8001332:	429a      	cmp	r2, r3
 8001334:	d305      	bcc.n	8001342 <DHT22_IRQHandler+0x4a>
 8001336:	4b1b      	ldr	r3, [pc, #108]	; (80013a4 <DHT22_IRQHandler+0xac>)
 8001338:	881b      	ldrh	r3, [r3, #0]
 800133a:	88fa      	ldrh	r2, [r7, #6]
 800133c:	1ad3      	subs	r3, r2, r3
 800133e:	b29b      	uxth	r3, r3
 8001340:	e006      	b.n	8001350 <DHT22_IRQHandler+0x58>
 8001342:	4b18      	ldr	r3, [pc, #96]	; (80013a4 <DHT22_IRQHandler+0xac>)
 8001344:	881b      	ldrh	r3, [r3, #0]
 8001346:	88fa      	ldrh	r2, [r7, #6]
 8001348:	1ad3      	subs	r3, r2, r3
 800134a:	b29b      	uxth	r3, r3
 800134c:	3b01      	subs	r3, #1
 800134e:	b29b      	uxth	r3, r3
 8001350:	80bb      	strh	r3, [r7, #4]
		pulses[index] = pulse_width;
 8001352:	4b15      	ldr	r3, [pc, #84]	; (80013a8 <DHT22_IRQHandler+0xb0>)
 8001354:	781b      	ldrb	r3, [r3, #0]
 8001356:	461a      	mov	r2, r3
 8001358:	88bb      	ldrh	r3, [r7, #4]
 800135a:	b2d9      	uxtb	r1, r3
 800135c:	4b13      	ldr	r3, [pc, #76]	; (80013ac <DHT22_IRQHandler+0xb4>)
 800135e:	5499      	strb	r1, [r3, r2]
		index++;
 8001360:	4b11      	ldr	r3, [pc, #68]	; (80013a8 <DHT22_IRQHandler+0xb0>)
 8001362:	781b      	ldrb	r3, [r3, #0]
 8001364:	3301      	adds	r3, #1
 8001366:	b2da      	uxtb	r2, r3
 8001368:	4b0f      	ldr	r3, [pc, #60]	; (80013a8 <DHT22_IRQHandler+0xb0>)
 800136a:	701a      	strb	r2, [r3, #0]
		GPIOA->ODR &= ~GPIO_ODR_ODR_5;
 800136c:	4a0c      	ldr	r2, [pc, #48]	; (80013a0 <DHT22_IRQHandler+0xa8>)
 800136e:	4b0c      	ldr	r3, [pc, #48]	; (80013a0 <DHT22_IRQHandler+0xa8>)
 8001370:	695b      	ldr	r3, [r3, #20]
 8001372:	f023 0320 	bic.w	r3, r3, #32
 8001376:	6153      	str	r3, [r2, #20]
	}

	if (index >= BIT_COUNT)
 8001378:	4b0b      	ldr	r3, [pc, #44]	; (80013a8 <DHT22_IRQHandler+0xb0>)
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	2b28      	cmp	r3, #40	; 0x28
 800137e:	d905      	bls.n	800138c <DHT22_IRQHandler+0x94>
	{
		index = 0;
 8001380:	4b09      	ldr	r3, [pc, #36]	; (80013a8 <DHT22_IRQHandler+0xb0>)
 8001382:	2200      	movs	r2, #0
 8001384:	701a      	strb	r2, [r3, #0]
		dht_status = DHT_READY;
 8001386:	4b05      	ldr	r3, [pc, #20]	; (800139c <DHT22_IRQHandler+0xa4>)
 8001388:	2200      	movs	r2, #0
 800138a:	701a      	strb	r2, [r3, #0]
	}

	EXTI->PR = EXTI_PR_PR7;
 800138c:	4b08      	ldr	r3, [pc, #32]	; (80013b0 <DHT22_IRQHandler+0xb8>)
 800138e:	2280      	movs	r2, #128	; 0x80
 8001390:	615a      	str	r2, [r3, #20]
}
 8001392:	bf00      	nop
 8001394:	370c      	adds	r7, #12
 8001396:	46bd      	mov	sp, r7
 8001398:	bc80      	pop	{r7}
 800139a:	4770      	bx	lr
 800139c:	200000c1 	.word	0x200000c1
 80013a0:	40020000 	.word	0x40020000
 80013a4:	200000c2 	.word	0x200000c2
 80013a8:	200000c4 	.word	0x200000c4
 80013ac:	20000098 	.word	0x20000098
 80013b0:	40010400 	.word	0x40010400

080013b4 <sgp30_check_featureset>:
 *         SGP30_ERR_INVALID_PRODUCT_TYPE if the sensor is not an SGP30,
 *         SGP30_ERR_UNSUPPORTED_FEATURE_SET if the sensor does not
 *                                           have the required FS,
 *         an error code otherwise
 */
static int16_t sgp30_check_featureset(uint16_t needed_fs) {
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b084      	sub	sp, #16
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	4603      	mov	r3, r0
 80013bc:	80fb      	strh	r3, [r7, #6]
    int16_t ret;
    uint16_t fs_version;
    uint8_t product_type;

    ret = sgp30_get_feature_set_version(&fs_version, &product_type);
 80013be:	f107 020b 	add.w	r2, r7, #11
 80013c2:	f107 030c 	add.w	r3, r7, #12
 80013c6:	4611      	mov	r1, r2
 80013c8:	4618      	mov	r0, r3
 80013ca:	f000 f85d 	bl	8001488 <sgp30_get_feature_set_version>
 80013ce:	4603      	mov	r3, r0
 80013d0:	81fb      	strh	r3, [r7, #14]
    if (ret != STATUS_OK)
 80013d2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d002      	beq.n	80013e0 <sgp30_check_featureset+0x2c>
        return ret;
 80013da:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80013de:	e00d      	b.n	80013fc <sgp30_check_featureset+0x48>

    if (product_type != SGP30_PRODUCT_TYPE)
 80013e0:	7afb      	ldrb	r3, [r7, #11]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d002      	beq.n	80013ec <sgp30_check_featureset+0x38>
        return SGP30_ERR_INVALID_PRODUCT_TYPE;
 80013e6:	f06f 030b 	mvn.w	r3, #11
 80013ea:	e007      	b.n	80013fc <sgp30_check_featureset+0x48>

    if (fs_version < needed_fs)
 80013ec:	89bb      	ldrh	r3, [r7, #12]
 80013ee:	88fa      	ldrh	r2, [r7, #6]
 80013f0:	429a      	cmp	r2, r3
 80013f2:	d902      	bls.n	80013fa <sgp30_check_featureset+0x46>
        return SGP30_ERR_UNSUPPORTED_FEATURE_SET;
 80013f4:	f06f 0309 	mvn.w	r3, #9
 80013f8:	e000      	b.n	80013fc <sgp30_check_featureset+0x48>

    return STATUS_OK;
 80013fa:	2300      	movs	r3, #0
}
 80013fc:	4618      	mov	r0, r3
 80013fe:	3710      	adds	r7, #16
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}

08001404 <sgp30_measure_iaq>:
        return STATUS_OK;

    return STATUS_FAIL;
}

int16_t sgp30_measure_iaq() {
 8001404:	b580      	push	{r7, lr}
 8001406:	af00      	add	r7, sp, #0
    return sensirion_i2c_write_cmd(SGP30_I2C_ADDRESS, SGP30_CMD_IAQ_MEASURE);
 8001408:	2358      	movs	r3, #88	; 0x58
 800140a:	f242 0108 	movw	r1, #8200	; 0x2008
 800140e:	4618      	mov	r0, r3
 8001410:	f7ff f80c 	bl	800042c <sensirion_i2c_write_cmd>
 8001414:	4603      	mov	r3, r0
}
 8001416:	4618      	mov	r0, r3
 8001418:	bd80      	pop	{r7, pc}

0800141a <sgp30_read_iaq>:

int16_t sgp30_read_iaq(uint16_t* tvoc_ppb, uint16_t* co2_eq_ppm) {
 800141a:	b580      	push	{r7, lr}
 800141c:	b084      	sub	sp, #16
 800141e:	af00      	add	r7, sp, #0
 8001420:	6078      	str	r0, [r7, #4]
 8001422:	6039      	str	r1, [r7, #0]
    int16_t ret;
    uint16_t words[SGP30_CMD_IAQ_MEASURE_WORDS];

    ret = sensirion_i2c_read_words(SGP30_I2C_ADDRESS, words,
 8001424:	2058      	movs	r0, #88	; 0x58
 8001426:	f107 0308 	add.w	r3, r7, #8
 800142a:	2202      	movs	r2, #2
 800142c:	4619      	mov	r1, r3
 800142e:	f7fe ffc1 	bl	80003b4 <sensirion_i2c_read_words>
 8001432:	4603      	mov	r3, r0
 8001434:	81fb      	strh	r3, [r7, #14]
                                   SGP30_CMD_IAQ_MEASURE_WORDS);

    *tvoc_ppb = words[1];
 8001436:	897a      	ldrh	r2, [r7, #10]
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	801a      	strh	r2, [r3, #0]
    *co2_eq_ppm = words[0];
 800143c:	893a      	ldrh	r2, [r7, #8]
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	801a      	strh	r2, [r3, #0]

    return ret;
 8001442:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8001446:	4618      	mov	r0, r3
 8001448:	3710      	adds	r7, #16
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}

0800144e <sgp30_measure_iaq_blocking_read>:

int16_t sgp30_measure_iaq_blocking_read(uint16_t* tvoc_ppb,
                                        uint16_t* co2_eq_ppm) {
 800144e:	b580      	push	{r7, lr}
 8001450:	b084      	sub	sp, #16
 8001452:	af00      	add	r7, sp, #0
 8001454:	6078      	str	r0, [r7, #4]
 8001456:	6039      	str	r1, [r7, #0]
    int16_t ret;

    ret = sgp30_measure_iaq();
 8001458:	f7ff ffd4 	bl	8001404 <sgp30_measure_iaq>
 800145c:	4603      	mov	r3, r0
 800145e:	81fb      	strh	r3, [r7, #14]
    if (ret != STATUS_OK)
 8001460:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001464:	2b00      	cmp	r3, #0
 8001466:	d002      	beq.n	800146e <sgp30_measure_iaq_blocking_read+0x20>
        return ret;
 8001468:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800146c:	e008      	b.n	8001480 <sgp30_measure_iaq_blocking_read+0x32>

    sensirion_sleep_usec(SGP30_CMD_IAQ_MEASURE_DURATION_US);
 800146e:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8001472:	f7ff f87b 	bl	800056c <sensirion_sleep_usec>

    return sgp30_read_iaq(tvoc_ppb, co2_eq_ppm);
 8001476:	6839      	ldr	r1, [r7, #0]
 8001478:	6878      	ldr	r0, [r7, #4]
 800147a:	f7ff ffce 	bl	800141a <sgp30_read_iaq>
 800147e:	4603      	mov	r3, r0
}
 8001480:	4618      	mov	r0, r3
 8001482:	3710      	adds	r7, #16
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}

08001488 <sgp30_get_feature_set_version>:
uint8_t sgp30_get_configured_address() {
    return SGP30_I2C_ADDRESS;
}

int16_t sgp30_get_feature_set_version(uint16_t* feature_set_version,
                                      uint8_t* product_type) {
 8001488:	b580      	push	{r7, lr}
 800148a:	b086      	sub	sp, #24
 800148c:	af02      	add	r7, sp, #8
 800148e:	6078      	str	r0, [r7, #4]
 8001490:	6039      	str	r1, [r7, #0]
    int16_t ret;
    uint16_t words[SGP30_CMD_GET_FEATURESET_WORDS];

    ret = sensirion_i2c_delayed_read_cmd(SGP30_I2C_ADDRESS,
 8001492:	2058      	movs	r0, #88	; 0x58
 8001494:	f107 020c 	add.w	r2, r7, #12
 8001498:	2301      	movs	r3, #1
 800149a:	9300      	str	r3, [sp, #0]
 800149c:	4613      	mov	r3, r2
 800149e:	f242 7210 	movw	r2, #10000	; 0x2710
 80014a2:	f242 012f 	movw	r1, #8239	; 0x202f
 80014a6:	f7fe ffdd 	bl	8000464 <sensirion_i2c_delayed_read_cmd>
 80014aa:	4603      	mov	r3, r0
 80014ac:	81fb      	strh	r3, [r7, #14]
                                         SGP30_CMD_GET_FEATURESET,
                                         SGP30_CMD_GET_FEATURESET_DURATION_US,
                                         words, SGP30_CMD_GET_FEATURESET_WORDS);

    if (ret != STATUS_OK)
 80014ae:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d002      	beq.n	80014bc <sgp30_get_feature_set_version+0x34>
        return ret;
 80014b6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80014ba:	e00b      	b.n	80014d4 <sgp30_get_feature_set_version+0x4c>

    *feature_set_version = words[0] & 0x00FF;
 80014bc:	89bb      	ldrh	r3, [r7, #12]
 80014be:	b2db      	uxtb	r3, r3
 80014c0:	b29a      	uxth	r2, r3
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	801a      	strh	r2, [r3, #0]
    *product_type = (uint8_t)((words[0] & 0xF000) >> 12);
 80014c6:	89bb      	ldrh	r3, [r7, #12]
 80014c8:	0b1b      	lsrs	r3, r3, #12
 80014ca:	b29b      	uxth	r3, r3
 80014cc:	b2da      	uxtb	r2, r3
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	701a      	strb	r2, [r3, #0]

    return STATUS_OK;
 80014d2:	2300      	movs	r3, #0
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	3710      	adds	r7, #16
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}

080014dc <sgp30_iaq_init>:
                 (((uint64_t)words[2]) << 0);

    return STATUS_OK;
}

int16_t sgp30_iaq_init() {
 80014dc:	b580      	push	{r7, lr}
 80014de:	b082      	sub	sp, #8
 80014e0:	af00      	add	r7, sp, #0
    int16_t ret =
        sensirion_i2c_write_cmd(SGP30_I2C_ADDRESS, SGP30_CMD_IAQ_INIT);
 80014e2:	2358      	movs	r3, #88	; 0x58
    int16_t ret =
 80014e4:	f242 0103 	movw	r1, #8195	; 0x2003
 80014e8:	4618      	mov	r0, r3
 80014ea:	f7fe ff9f 	bl	800042c <sensirion_i2c_write_cmd>
 80014ee:	4603      	mov	r3, r0
 80014f0:	80fb      	strh	r3, [r7, #6]
    sensirion_sleep_usec(SGP30_CMD_IAQ_INIT_DURATION_US);
 80014f2:	f242 7010 	movw	r0, #10000	; 0x2710
 80014f6:	f7ff f839 	bl	800056c <sensirion_sleep_usec>
    return ret;
 80014fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 80014fe:	4618      	mov	r0, r3
 8001500:	3708      	adds	r7, #8
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}

08001506 <sgp30_probe>:

int16_t sgp30_probe() {
 8001506:	b580      	push	{r7, lr}
 8001508:	b082      	sub	sp, #8
 800150a:	af00      	add	r7, sp, #0
    int16_t ret = sgp30_check_featureset(0x20);
 800150c:	2020      	movs	r0, #32
 800150e:	f7ff ff51 	bl	80013b4 <sgp30_check_featureset>
 8001512:	4603      	mov	r3, r0
 8001514:	80fb      	strh	r3, [r7, #6]

    if (ret != STATUS_OK)
 8001516:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800151a:	2b00      	cmp	r3, #0
 800151c:	d002      	beq.n	8001524 <sgp30_probe+0x1e>
        return ret;
 800151e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001522:	e002      	b.n	800152a <sgp30_probe+0x24>

    return sgp30_iaq_init();
 8001524:	f7ff ffda 	bl	80014dc <sgp30_iaq_init>
 8001528:	4603      	mov	r3, r0
}
 800152a:	4618      	mov	r0, r3
 800152c:	3708      	adds	r7, #8
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}

08001532 <sgp30_modbus_read>:

int16_t sgp30_modbus_read(MODBUS_Reading* reading)
{
 8001532:	b580      	push	{r7, lr}
 8001534:	b084      	sub	sp, #16
 8001536:	af00      	add	r7, sp, #0
 8001538:	6078      	str	r0, [r7, #4]
	int16_t err = 0;
 800153a:	2300      	movs	r3, #0
 800153c:	81fb      	strh	r3, [r7, #14]

    err = sgp30_measure_iaq_blocking_read(&reading->tvoc_ppb, &reading->co2_eq_ppm);
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	1d9a      	adds	r2, r3, #6
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	3308      	adds	r3, #8
 8001546:	4619      	mov	r1, r3
 8001548:	4610      	mov	r0, r2
 800154a:	f7ff ff80 	bl	800144e <sgp30_measure_iaq_blocking_read>
 800154e:	4603      	mov	r3, r0
 8001550:	81fb      	strh	r3, [r7, #14]
    if (err == STATUS_OK)
 8001552:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001556:	2b00      	cmp	r3, #0
 8001558:	d101      	bne.n	800155e <sgp30_modbus_read+0x2c>
    {
    	return 0;
 800155a:	2300      	movs	r3, #0
 800155c:	e000      	b.n	8001560 <sgp30_modbus_read+0x2e>
    }

    return 1;
 800155e:	2301      	movs	r3, #1
}
 8001560:	4618      	mov	r0, r3
 8001562:	3710      	adds	r7, #16
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}

08001568 <delay_us>:
#include "timing.h"
#include "stm32l1xx.h"

void delay_us(unsigned long delay)
{
 8001568:	b480      	push	{r7}
 800156a:	b085      	sub	sp, #20
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
	unsigned long i = 0;
 8001570:	2300      	movs	r3, #0
 8001572:	60fb      	str	r3, [r7, #12]
	SysTick->LOAD = 32 - 1; //32 000 000 = 1s so 32 = 1 us
 8001574:	4b0e      	ldr	r3, [pc, #56]	; (80015b0 <delay_us+0x48>)
 8001576:	221f      	movs	r2, #31
 8001578:	605a      	str	r2, [r3, #4]
	SysTick->VAL = 0;
 800157a:	4b0d      	ldr	r3, [pc, #52]	; (80015b0 <delay_us+0x48>)
 800157c:	2200      	movs	r2, #0
 800157e:	609a      	str	r2, [r3, #8]
	SysTick->CTRL = 5;
 8001580:	4b0b      	ldr	r3, [pc, #44]	; (80015b0 <delay_us+0x48>)
 8001582:	2205      	movs	r2, #5
 8001584:	601a      	str	r2, [r3, #0]

	  while(i < delay)
 8001586:	e009      	b.n	800159c <delay_us+0x34>
	  {
		  while(!((SysTick->CTRL) & 0x10000)){}
 8001588:	bf00      	nop
 800158a:	4b09      	ldr	r3, [pc, #36]	; (80015b0 <delay_us+0x48>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001592:	2b00      	cmp	r3, #0
 8001594:	d0f9      	beq.n	800158a <delay_us+0x22>
		  i++;
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	3301      	adds	r3, #1
 800159a:	60fb      	str	r3, [r7, #12]
	  while(i < delay)
 800159c:	68fa      	ldr	r2, [r7, #12]
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	429a      	cmp	r2, r3
 80015a2:	d3f1      	bcc.n	8001588 <delay_us+0x20>
	  }
}
 80015a4:	bf00      	nop
 80015a6:	3714      	adds	r7, #20
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bc80      	pop	{r7}
 80015ac:	4770      	bx	lr
 80015ae:	bf00      	nop
 80015b0:	e000e010 	.word	0xe000e010

080015b4 <delay_ms>:

void delay_ms(unsigned long delay)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b085      	sub	sp, #20
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
	unsigned long i = 0;
 80015bc:	2300      	movs	r3, #0
 80015be:	60fb      	str	r3, [r7, #12]
	SysTick->LOAD = 32000 - 1; //32 000 000 = 1s so 32 000 = 1 ms
 80015c0:	4b0e      	ldr	r3, [pc, #56]	; (80015fc <delay_ms+0x48>)
 80015c2:	f647 42ff 	movw	r2, #31999	; 0x7cff
 80015c6:	605a      	str	r2, [r3, #4]
	SysTick->VAL = 0;
 80015c8:	4b0c      	ldr	r3, [pc, #48]	; (80015fc <delay_ms+0x48>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	609a      	str	r2, [r3, #8]
	SysTick->CTRL = 5;
 80015ce:	4b0b      	ldr	r3, [pc, #44]	; (80015fc <delay_ms+0x48>)
 80015d0:	2205      	movs	r2, #5
 80015d2:	601a      	str	r2, [r3, #0]
		  
	while(i < delay)
 80015d4:	e009      	b.n	80015ea <delay_ms+0x36>
	{	
		while(!((SysTick->CTRL) & 0x10000)){} //M3 Generic User Guide p. 159
 80015d6:	bf00      	nop
 80015d8:	4b08      	ldr	r3, [pc, #32]	; (80015fc <delay_ms+0x48>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d0f9      	beq.n	80015d8 <delay_ms+0x24>
		i++;
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	3301      	adds	r3, #1
 80015e8:	60fb      	str	r3, [r7, #12]
	while(i < delay)
 80015ea:	68fa      	ldr	r2, [r7, #12]
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	429a      	cmp	r2, r3
 80015f0:	d3f1      	bcc.n	80015d6 <delay_ms+0x22>
	}
}
 80015f2:	bf00      	nop
 80015f4:	3714      	adds	r7, #20
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bc80      	pop	{r7}
 80015fa:	4770      	bx	lr
 80015fc:	e000e010 	.word	0xe000e010

08001600 <SetSysClock>:
void SetSysClock(void)
{
 8001600:	b480      	push	{r7}
 8001602:	b083      	sub	sp, #12
 8001604:	af00      	add	r7, sp, #0
	uint32_t status = 0;
 8001606:	2300      	movs	r3, #0
 8001608:	607b      	str	r3, [r7, #4]

  /* Enable HSI */
  RCC->CR |= (uint32_t)1;
 800160a:	4a3d      	ldr	r2, [pc, #244]	; (8001700 <SetSysClock+0x100>)
 800160c:	4b3c      	ldr	r3, [pc, #240]	; (8001700 <SetSysClock+0x100>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	f043 0301 	orr.w	r3, r3, #1
 8001614:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready and if Time out is reached exit */
 while(!(RCC->CR & (uint32_t)2)){} //CR bit 1 HSIRDY sets when HSI oscillator is stable. p141
 8001616:	bf00      	nop
 8001618:	4b39      	ldr	r3, [pc, #228]	; (8001700 <SetSysClock+0x100>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	f003 0302 	and.w	r3, r3, #2
 8001620:	2b00      	cmp	r3, #0
 8001622:	d0f9      	beq.n	8001618 <SetSysClock+0x18>

  if ((RCC->CR & (uint32_t)2) != 0) //if CR bit 1 HSIDRY high when oscillator is stable.
 8001624:	4b36      	ldr	r3, [pc, #216]	; (8001700 <SetSysClock+0x100>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f003 0302 	and.w	r3, r3, #2
 800162c:	2b00      	cmp	r3, #0
 800162e:	d002      	beq.n	8001636 <SetSysClock+0x36>
  {
    status = 1;
 8001630:	2301      	movs	r3, #1
 8001632:	607b      	str	r3, [r7, #4]
 8001634:	e001      	b.n	800163a <SetSysClock+0x3a>
  }
  else
  {
    status = 0;
 8001636:	2300      	movs	r3, #0
 8001638:	607b      	str	r3, [r7, #4]
  }

  if (status == 1)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	2b01      	cmp	r3, #1
 800163e:	d10b      	bne.n	8001658 <SetSysClock+0x58>
  {
    /*  PLL configuration: PLLCLK = (HSI * 4)/2 = 32 MHz */
	  //PLLSCR bit 16, PLLMUL bits 18-21, PLLDIV bits 22,23.
	  //0000 0000 1111 1101 0000 0000 0000 0000 corresponding bits
	  //these bits PLLSRC, PLLMUL and PLLDIV cleared
	  RCC->CFGR &= ~(0x00FD0000);
 8001640:	4a2f      	ldr	r2, [pc, #188]	; (8001700 <SetSysClock+0x100>)
 8001642:	4b2f      	ldr	r3, [pc, #188]	; (8001700 <SetSysClock+0x100>)
 8001644:	689b      	ldr	r3, [r3, #8]
 8001646:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 800164a:	6093      	str	r3, [r2, #8]
	  //PLLMUL must be 0001 when multiplication=4 and PLLDIV must be 01 when division=2
	  //PLLSCR bit 16 must be 1 --> HSE oscillator clock selected as PLL input clock (done in previous line)
	  //0000 0000 0100 0100 0000 0000 0000 0000
	  RCC->CFGR |= 0x00440000;
 800164c:	4a2c      	ldr	r2, [pc, #176]	; (8001700 <SetSysClock+0x100>)
 800164e:	4b2c      	ldr	r3, [pc, #176]	; (8001700 <SetSysClock+0x100>)
 8001650:	689b      	ldr	r3, [r3, #8]
 8001652:	f443 0388 	orr.w	r3, r3, #4456448	; 0x440000
 8001656:	6093      	str	r3, [r2, #8]
    configuration. User can add here some code to deal with this error */
  }
  
  /*64-bit access is configured by setting the ACC64 bit in the Flash access control register (FLASH_ACR).
   *This access mode accelerates the execution of program operations.*/
  FLASH->ACR |= (uint32_t)4; //ACC64 bit 2, 64-bit access. 64-bit access is used to improve the performance. p84
 8001658:	4a2a      	ldr	r2, [pc, #168]	; (8001704 <SetSysClock+0x104>)
 800165a:	4b2a      	ldr	r3, [pc, #168]	; (8001704 <SetSysClock+0x104>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f043 0304 	orr.w	r3, r3, #4
 8001662:	6013      	str	r3, [r2, #0]
    /*Prefetch is enabled by setting the PRFTEN bit in the FLASH_ACR register.
    *This feature is useful if at least one wait state is needed to access the Flash memory.
	*Figure 5 shows the execution of sequential 32-bit instructions*/
  FLASH->ACR |= (uint32_t)2; //PRFTEN bit 1, prefetch enable. p84
 8001664:	4a27      	ldr	r2, [pc, #156]	; (8001704 <SetSysClock+0x104>)
 8001666:	4b27      	ldr	r3, [pc, #156]	; (8001704 <SetSysClock+0x104>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f043 0302 	orr.w	r3, r3, #2
 800166e:	6013      	str	r3, [r2, #0]
  FLASH->ACR |= (uint32_t)1; //LATENCY one wait state bit 0. One wait state enabled. p84. p59
 8001670:	4a24      	ldr	r2, [pc, #144]	; (8001704 <SetSysClock+0x104>)
 8001672:	4b24      	ldr	r3, [pc, #144]	; (8001704 <SetSysClock+0x104>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f043 0301 	orr.w	r3, r3, #1
 800167a:	6013      	str	r3, [r2, #0]

  RCC->APB1ENR |= 0x10000000; //bit 28 PWREN: Power interface clock enable. p158. p101
 800167c:	4a20      	ldr	r2, [pc, #128]	; (8001700 <SetSysClock+0x100>)
 800167e:	4b20      	ldr	r3, [pc, #128]	; (8001700 <SetSysClock+0x100>)
 8001680:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001682:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001686:	6253      	str	r3, [r2, #36]	; 0x24
  PWR->CR = (uint32_t)(1<<11); //Bits 12:11 VOS[1:0]: Voltage scaling range selection, 01: 1.8 V (range 1). p121
 8001688:	4b1f      	ldr	r3, [pc, #124]	; (8001708 <SetSysClock+0x108>)
 800168a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800168e:	601a      	str	r2, [r3, #0]
	of PWR_CR register. p102 1.8V needed for 32 MHz clock and lower voltages to save power.

	0: Regulator is ready in the selected voltage range
	1: Regulator voltage output is changing to the required VOS level.
	*/
  while((PWR->CSR & (uint32_t)(1<<4)) != 0){} //bit 4 VOSF: Voltage Scaling select flag. p125
 8001690:	bf00      	nop
 8001692:	4b1d      	ldr	r3, [pc, #116]	; (8001708 <SetSysClock+0x108>)
 8001694:	685b      	ldr	r3, [r3, #4]
 8001696:	f003 0310 	and.w	r3, r3, #16
 800169a:	2b00      	cmp	r3, #0
 800169c:	d1f9      	bne.n	8001692 <SetSysClock+0x92>
    
  RCC->CFGR &=(uint32_t)~(1<<7); //Bits 7:4 HPRE[3:0]: AHB prescaler. 0xxx: SYSCLK not divided. p144
 800169e:	4a18      	ldr	r2, [pc, #96]	; (8001700 <SetSysClock+0x100>)
 80016a0:	4b17      	ldr	r3, [pc, #92]	; (8001700 <SetSysClock+0x100>)
 80016a2:	689b      	ldr	r3, [r3, #8]
 80016a4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80016a8:	6093      	str	r3, [r2, #8]
  RCC->CFGR &=(uint32_t)~(1<<13); //Bits 13:11 PPRE2[2:0]: APB high-speed prescaler (APB2). p144
 80016aa:	4a15      	ldr	r2, [pc, #84]	; (8001700 <SetSysClock+0x100>)
 80016ac:	4b14      	ldr	r3, [pc, #80]	; (8001700 <SetSysClock+0x100>)
 80016ae:	689b      	ldr	r3, [r3, #8]
 80016b0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80016b4:	6093      	str	r3, [r2, #8]
  RCC->CFGR &=(uint32_t)~(1<<10); //Bits 10:8 PPRE1[2:0]: APB low-speed prescaler (APB1)p. 144
 80016b6:	4a12      	ldr	r2, [pc, #72]	; (8001700 <SetSysClock+0x100>)
 80016b8:	4b11      	ldr	r3, [pc, #68]	; (8001700 <SetSysClock+0x100>)
 80016ba:	689b      	ldr	r3, [r3, #8]
 80016bc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80016c0:	6093      	str	r3, [r2, #8]

  RCC->CR |= (1<<24); //Bit 24 PLLON: PLL enable. p140
 80016c2:	4a0f      	ldr	r2, [pc, #60]	; (8001700 <SetSysClock+0x100>)
 80016c4:	4b0e      	ldr	r3, [pc, #56]	; (8001700 <SetSysClock+0x100>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80016cc:	6013      	str	r3, [r2, #0]
  while((RCC->CR & (uint32_t)(1<<25)) == 0){} //Bit 25 PLLRDY: PLL clock ready flag. p140
 80016ce:	bf00      	nop
 80016d0:	4b0b      	ldr	r3, [pc, #44]	; (8001700 <SetSysClock+0x100>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d0f9      	beq.n	80016d0 <SetSysClock+0xd0>
    
  /* Select PLL as system clock source */
  RCC->CFGR |= (uint32_t)3; //Bits 1:0 SW[1:0]: System clock switch, 11: PLL used as system clock
 80016dc:	4a08      	ldr	r2, [pc, #32]	; (8001700 <SetSysClock+0x100>)
 80016de:	4b08      	ldr	r3, [pc, #32]	; (8001700 <SetSysClock+0x100>)
 80016e0:	689b      	ldr	r3, [r3, #8]
 80016e2:	f043 0303 	orr.w	r3, r3, #3
 80016e6:	6093      	str	r3, [r2, #8]
    
  /*Bits 3:2 SWS[1:0]: System clock switch status, 11: PLL used as system clock.
   * These bits are set and cleared by hardware to indicate which clock source is used as
	system clock. 11: PLL used as system clock. p145.
   */
  while ((RCC->CFGR & (uint32_t)(3<<2))==0){}
 80016e8:	bf00      	nop
 80016ea:	4b05      	ldr	r3, [pc, #20]	; (8001700 <SetSysClock+0x100>)
 80016ec:	689b      	ldr	r3, [r3, #8]
 80016ee:	f003 030c 	and.w	r3, r3, #12
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d0f9      	beq.n	80016ea <SetSysClock+0xea>
 80016f6:	bf00      	nop
 80016f8:	370c      	adds	r7, #12
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bc80      	pop	{r7}
 80016fe:	4770      	bx	lr
 8001700:	40023800 	.word	0x40023800
 8001704:	40023c00 	.word	0x40023c00
 8001708:	40007000 	.word	0x40007000

0800170c <main>:
#include <stdio.h>

#define BUFFER_SIZE 50

int main(void)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	af00      	add	r7, sp, #0
	SetSysClock();
 8001710:	f7ff ff76 	bl	8001600 <SetSysClock>
	SystemCoreClockUpdate();
 8001714:	f000 f88a 	bl	800182c <SystemCoreClockUpdate>

	// Utils Initializations

	// Peripheral Initializations
	GPIO_init();
 8001718:	f7fe ff42 	bl	80005a0 <GPIO_init>
	USART1_init();
 800171c:	f7ff fb30 	bl	8000d80 <USART1_init>
	USART2_init();
 8001720:	f7ff fba4 	bl	8000e6c <USART2_init>
	TIM2_Init();
 8001724:	f7ff faf4 	bl	8000d10 <TIM2_Init>

	// Sensor Initializations
	//LMT84LP_init();
	//NSL19M51_init();
	//DHT22_init();
    sensirion_i2c_init();
 8001728:	f7fe fece 	bl	80004c8 <sensirion_i2c_init>

	MODBUS_RE_TE_LOW();
 800172c:	f7fe ff66 	bl	80005fc <MODBUS_RE_TE_LOW>

    while (1)
    {
		MODBUS_ProcessFrame();
 8001730:	f7ff f9a6 	bl	8000a80 <MODBUS_ProcessFrame>
		delay_ms(1);
 8001734:	2001      	movs	r0, #1
 8001736:	f7ff ff3d 	bl	80015b4 <delay_ms>
		MODBUS_ProcessFrame();
 800173a:	e7f9      	b.n	8001730 <main+0x24>

0800173c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800173c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800173e:	e003      	b.n	8001748 <LoopCopyDataInit>

08001740 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001740:	4b0b      	ldr	r3, [pc, #44]	; (8001770 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001742:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001744:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001746:	3104      	adds	r1, #4

08001748 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001748:	480a      	ldr	r0, [pc, #40]	; (8001774 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800174a:	4b0b      	ldr	r3, [pc, #44]	; (8001778 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800174c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800174e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001750:	d3f6      	bcc.n	8001740 <CopyDataInit>
  ldr r2, =_sbss
 8001752:	4a0a      	ldr	r2, [pc, #40]	; (800177c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001754:	e002      	b.n	800175c <LoopFillZerobss>

08001756 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001756:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001758:	f842 3b04 	str.w	r3, [r2], #4

0800175c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800175c:	4b08      	ldr	r3, [pc, #32]	; (8001780 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800175e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001760:	d3f9      	bcc.n	8001756 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001762:	f000 f82f 	bl	80017c4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001766:	f000 f909 	bl	800197c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800176a:	f7ff ffcf 	bl	800170c <main>
  bx lr
 800176e:	4770      	bx	lr
  ldr r3, =_sidata
 8001770:	0800257c 	.word	0x0800257c
  ldr r0, =_sdata
 8001774:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001778:	2000006c 	.word	0x2000006c
  ldr r2, =_sbss
 800177c:	2000006c 	.word	0x2000006c
  ldr r3, = _ebss
 8001780:	20000158 	.word	0x20000158

08001784 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001784:	e7fe      	b.n	8001784 <ADC1_IRQHandler>
	...

08001788 <_sbrk>:
	errno = ENOSYS;
	return -1;
}

void * _sbrk(int32_t incr)
{
 8001788:	b480      	push	{r7}
 800178a:	b085      	sub	sp, #20
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
	extern char   end; /* Set by linker.  */
	static char * heap_end;
	char *        prev_heap_end;

	if (heap_end == 0) {
 8001790:	4b0a      	ldr	r3, [pc, #40]	; (80017bc <_sbrk+0x34>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d102      	bne.n	800179e <_sbrk+0x16>
		heap_end = & end;
 8001798:	4b08      	ldr	r3, [pc, #32]	; (80017bc <_sbrk+0x34>)
 800179a:	4a09      	ldr	r2, [pc, #36]	; (80017c0 <_sbrk+0x38>)
 800179c:	601a      	str	r2, [r3, #0]
	}

	prev_heap_end = heap_end;
 800179e:	4b07      	ldr	r3, [pc, #28]	; (80017bc <_sbrk+0x34>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	60fb      	str	r3, [r7, #12]
	heap_end += incr;
 80017a4:	4b05      	ldr	r3, [pc, #20]	; (80017bc <_sbrk+0x34>)
 80017a6:	681a      	ldr	r2, [r3, #0]
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	4413      	add	r3, r2
 80017ac:	4a03      	ldr	r2, [pc, #12]	; (80017bc <_sbrk+0x34>)
 80017ae:	6013      	str	r3, [r2, #0]

	return (void *) prev_heap_end;
 80017b0:	68fb      	ldr	r3, [r7, #12]
}
 80017b2:	4618      	mov	r0, r3
 80017b4:	3714      	adds	r7, #20
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bc80      	pop	{r7}
 80017ba:	4770      	bx	lr
 80017bc:	200000c8 	.word	0x200000c8
 80017c0:	20000158 	.word	0x20000158

080017c4 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80017c4:	b480      	push	{r7}
 80017c6:	af00      	add	r7, sp, #0
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 80017c8:	4a15      	ldr	r2, [pc, #84]	; (8001820 <SystemInit+0x5c>)
 80017ca:	4b15      	ldr	r3, [pc, #84]	; (8001820 <SystemInit+0x5c>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017d2:	6013      	str	r3, [r2, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 80017d4:	4912      	ldr	r1, [pc, #72]	; (8001820 <SystemInit+0x5c>)
 80017d6:	4b12      	ldr	r3, [pc, #72]	; (8001820 <SystemInit+0x5c>)
 80017d8:	689a      	ldr	r2, [r3, #8]
 80017da:	4b12      	ldr	r3, [pc, #72]	; (8001824 <SystemInit+0x60>)
 80017dc:	4013      	ands	r3, r2
 80017de:	608b      	str	r3, [r1, #8]
  
  /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 80017e0:	4a0f      	ldr	r2, [pc, #60]	; (8001820 <SystemInit+0x5c>)
 80017e2:	4b0f      	ldr	r3, [pc, #60]	; (8001820 <SystemInit+0x5c>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 80017ea:	f023 1301 	bic.w	r3, r3, #65537	; 0x10001
 80017ee:	6013      	str	r3, [r2, #0]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80017f0:	4a0b      	ldr	r2, [pc, #44]	; (8001820 <SystemInit+0x5c>)
 80017f2:	4b0b      	ldr	r3, [pc, #44]	; (8001820 <SystemInit+0x5c>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80017fa:	6013      	str	r3, [r2, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 80017fc:	4a08      	ldr	r2, [pc, #32]	; (8001820 <SystemInit+0x5c>)
 80017fe:	4b08      	ldr	r3, [pc, #32]	; (8001820 <SystemInit+0x5c>)
 8001800:	689b      	ldr	r3, [r3, #8]
 8001802:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 8001806:	6093      	str	r3, [r2, #8]

  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001808:	4b05      	ldr	r3, [pc, #20]	; (8001820 <SystemInit+0x5c>)
 800180a:	2200      	movs	r2, #0
 800180c:	60da      	str	r2, [r3, #12]
#endif /* DATA_IN_ExtSRAM */
    
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800180e:	4b06      	ldr	r3, [pc, #24]	; (8001828 <SystemInit+0x64>)
 8001810:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001814:	609a      	str	r2, [r3, #8]
#endif
}
 8001816:	bf00      	nop
 8001818:	46bd      	mov	sp, r7
 800181a:	bc80      	pop	{r7}
 800181c:	4770      	bx	lr
 800181e:	bf00      	nop
 8001820:	40023800 	.word	0x40023800
 8001824:	88ffc00c 	.word	0x88ffc00c
 8001828:	e000ed00 	.word	0xe000ed00

0800182c <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 800182c:	b480      	push	{r7}
 800182e:	b087      	sub	sp, #28
 8001830:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmul = 0, plldiv = 0, pllsource = 0, msirange = 0;
 8001832:	2300      	movs	r3, #0
 8001834:	617b      	str	r3, [r7, #20]
 8001836:	2300      	movs	r3, #0
 8001838:	613b      	str	r3, [r7, #16]
 800183a:	2300      	movs	r3, #0
 800183c:	60fb      	str	r3, [r7, #12]
 800183e:	2300      	movs	r3, #0
 8001840:	60bb      	str	r3, [r7, #8]
 8001842:	2300      	movs	r3, #0
 8001844:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8001846:	4b48      	ldr	r3, [pc, #288]	; (8001968 <SystemCoreClockUpdate+0x13c>)
 8001848:	689b      	ldr	r3, [r3, #8]
 800184a:	f003 030c 	and.w	r3, r3, #12
 800184e:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 8001850:	697b      	ldr	r3, [r7, #20]
 8001852:	2b0c      	cmp	r3, #12
 8001854:	d863      	bhi.n	800191e <SystemCoreClockUpdate+0xf2>
 8001856:	a201      	add	r2, pc, #4	; (adr r2, 800185c <SystemCoreClockUpdate+0x30>)
 8001858:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800185c:	08001891 	.word	0x08001891
 8001860:	0800191f 	.word	0x0800191f
 8001864:	0800191f 	.word	0x0800191f
 8001868:	0800191f 	.word	0x0800191f
 800186c:	080018b1 	.word	0x080018b1
 8001870:	0800191f 	.word	0x0800191f
 8001874:	0800191f 	.word	0x0800191f
 8001878:	0800191f 	.word	0x0800191f
 800187c:	080018b9 	.word	0x080018b9
 8001880:	0800191f 	.word	0x0800191f
 8001884:	0800191f 	.word	0x0800191f
 8001888:	0800191f 	.word	0x0800191f
 800188c:	080018c1 	.word	0x080018c1
  {
    case 0x00:  /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE) >> 13;
 8001890:	4b35      	ldr	r3, [pc, #212]	; (8001968 <SystemCoreClockUpdate+0x13c>)
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	0b5b      	lsrs	r3, r3, #13
 8001896:	f003 0307 	and.w	r3, r3, #7
 800189a:	607b      	str	r3, [r7, #4]
      SystemCoreClock = (32768 * (1 << (msirange + 1)));
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	3301      	adds	r3, #1
 80018a0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80018a4:	fa02 f303 	lsl.w	r3, r2, r3
 80018a8:	461a      	mov	r2, r3
 80018aa:	4b30      	ldr	r3, [pc, #192]	; (800196c <SystemCoreClockUpdate+0x140>)
 80018ac:	601a      	str	r2, [r3, #0]
      break;
 80018ae:	e046      	b.n	800193e <SystemCoreClockUpdate+0x112>
    case 0x04:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 80018b0:	4b2e      	ldr	r3, [pc, #184]	; (800196c <SystemCoreClockUpdate+0x140>)
 80018b2:	4a2f      	ldr	r2, [pc, #188]	; (8001970 <SystemCoreClockUpdate+0x144>)
 80018b4:	601a      	str	r2, [r3, #0]
      break;
 80018b6:	e042      	b.n	800193e <SystemCoreClockUpdate+0x112>
    case 0x08:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 80018b8:	4b2c      	ldr	r3, [pc, #176]	; (800196c <SystemCoreClockUpdate+0x140>)
 80018ba:	4a2d      	ldr	r2, [pc, #180]	; (8001970 <SystemCoreClockUpdate+0x144>)
 80018bc:	601a      	str	r2, [r3, #0]
      break;
 80018be:	e03e      	b.n	800193e <SystemCoreClockUpdate+0x112>
    case 0x0C:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 80018c0:	4b29      	ldr	r3, [pc, #164]	; (8001968 <SystemCoreClockUpdate+0x13c>)
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80018c8:	613b      	str	r3, [r7, #16]
      plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
 80018ca:	4b27      	ldr	r3, [pc, #156]	; (8001968 <SystemCoreClockUpdate+0x13c>)
 80018cc:	689b      	ldr	r3, [r3, #8]
 80018ce:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80018d2:	60fb      	str	r3, [r7, #12]
      pllmul = PLLMulTable[(pllmul >> 18)];
 80018d4:	693b      	ldr	r3, [r7, #16]
 80018d6:	0c9b      	lsrs	r3, r3, #18
 80018d8:	4a26      	ldr	r2, [pc, #152]	; (8001974 <SystemCoreClockUpdate+0x148>)
 80018da:	5cd3      	ldrb	r3, [r2, r3]
 80018dc:	613b      	str	r3, [r7, #16]
      plldiv = (plldiv >> 22) + 1;
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	0d9b      	lsrs	r3, r3, #22
 80018e2:	3301      	adds	r3, #1
 80018e4:	60fb      	str	r3, [r7, #12]
      
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 80018e6:	4b20      	ldr	r3, [pc, #128]	; (8001968 <SystemCoreClockUpdate+0x13c>)
 80018e8:	689b      	ldr	r3, [r3, #8]
 80018ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018ee:	60bb      	str	r3, [r7, #8]

      if (pllsource == 0x00)
 80018f0:	68bb      	ldr	r3, [r7, #8]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d109      	bne.n	800190a <SystemCoreClockUpdate+0xde>
      {
        /* HSI oscillator clock selected as PLL clock entry */
        SystemCoreClock = (((HSI_VALUE) * pllmul) / plldiv);
 80018f6:	693b      	ldr	r3, [r7, #16]
 80018f8:	4a1d      	ldr	r2, [pc, #116]	; (8001970 <SystemCoreClockUpdate+0x144>)
 80018fa:	fb02 f203 	mul.w	r2, r2, r3
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	fbb2 f3f3 	udiv	r3, r2, r3
 8001904:	4a19      	ldr	r2, [pc, #100]	; (800196c <SystemCoreClockUpdate+0x140>)
 8001906:	6013      	str	r3, [r2, #0]
      else
      {
        /* HSE selected as PLL clock entry */
        SystemCoreClock = (((HSE_VALUE) * pllmul) / plldiv);
      }
      break;
 8001908:	e019      	b.n	800193e <SystemCoreClockUpdate+0x112>
        SystemCoreClock = (((HSE_VALUE) * pllmul) / plldiv);
 800190a:	693b      	ldr	r3, [r7, #16]
 800190c:	4a18      	ldr	r2, [pc, #96]	; (8001970 <SystemCoreClockUpdate+0x144>)
 800190e:	fb02 f203 	mul.w	r2, r2, r3
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	fbb2 f3f3 	udiv	r3, r2, r3
 8001918:	4a14      	ldr	r2, [pc, #80]	; (800196c <SystemCoreClockUpdate+0x140>)
 800191a:	6013      	str	r3, [r2, #0]
      break;
 800191c:	e00f      	b.n	800193e <SystemCoreClockUpdate+0x112>
    default: /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE) >> 13;
 800191e:	4b12      	ldr	r3, [pc, #72]	; (8001968 <SystemCoreClockUpdate+0x13c>)
 8001920:	685b      	ldr	r3, [r3, #4]
 8001922:	0b5b      	lsrs	r3, r3, #13
 8001924:	f003 0307 	and.w	r3, r3, #7
 8001928:	607b      	str	r3, [r7, #4]
      SystemCoreClock = (32768 * (1 << (msirange + 1)));
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	3301      	adds	r3, #1
 800192e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001932:	fa02 f303 	lsl.w	r3, r2, r3
 8001936:	461a      	mov	r2, r3
 8001938:	4b0c      	ldr	r3, [pc, #48]	; (800196c <SystemCoreClockUpdate+0x140>)
 800193a:	601a      	str	r2, [r3, #0]
      break;
 800193c:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800193e:	4b0a      	ldr	r3, [pc, #40]	; (8001968 <SystemCoreClockUpdate+0x13c>)
 8001940:	689b      	ldr	r3, [r3, #8]
 8001942:	091b      	lsrs	r3, r3, #4
 8001944:	f003 030f 	and.w	r3, r3, #15
 8001948:	4a0b      	ldr	r2, [pc, #44]	; (8001978 <SystemCoreClockUpdate+0x14c>)
 800194a:	5cd3      	ldrb	r3, [r2, r3]
 800194c:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 800194e:	4b07      	ldr	r3, [pc, #28]	; (800196c <SystemCoreClockUpdate+0x140>)
 8001950:	681a      	ldr	r2, [r3, #0]
 8001952:	697b      	ldr	r3, [r7, #20]
 8001954:	fa22 f303 	lsr.w	r3, r2, r3
 8001958:	4a04      	ldr	r2, [pc, #16]	; (800196c <SystemCoreClockUpdate+0x140>)
 800195a:	6013      	str	r3, [r2, #0]
}
 800195c:	bf00      	nop
 800195e:	371c      	adds	r7, #28
 8001960:	46bd      	mov	sp, r7
 8001962:	bc80      	pop	{r7}
 8001964:	4770      	bx	lr
 8001966:	bf00      	nop
 8001968:	40023800 	.word	0x40023800
 800196c:	20000004 	.word	0x20000004
 8001970:	007a1200 	.word	0x007a1200
 8001974:	08002524 	.word	0x08002524
 8001978:	08002530 	.word	0x08002530

0800197c <__libc_init_array>:
 800197c:	b570      	push	{r4, r5, r6, lr}
 800197e:	2500      	movs	r5, #0
 8001980:	4e0c      	ldr	r6, [pc, #48]	; (80019b4 <__libc_init_array+0x38>)
 8001982:	4c0d      	ldr	r4, [pc, #52]	; (80019b8 <__libc_init_array+0x3c>)
 8001984:	1ba4      	subs	r4, r4, r6
 8001986:	10a4      	asrs	r4, r4, #2
 8001988:	42a5      	cmp	r5, r4
 800198a:	d109      	bne.n	80019a0 <__libc_init_array+0x24>
 800198c:	f000 fc54 	bl	8002238 <_init>
 8001990:	2500      	movs	r5, #0
 8001992:	4e0a      	ldr	r6, [pc, #40]	; (80019bc <__libc_init_array+0x40>)
 8001994:	4c0a      	ldr	r4, [pc, #40]	; (80019c0 <__libc_init_array+0x44>)
 8001996:	1ba4      	subs	r4, r4, r6
 8001998:	10a4      	asrs	r4, r4, #2
 800199a:	42a5      	cmp	r5, r4
 800199c:	d105      	bne.n	80019aa <__libc_init_array+0x2e>
 800199e:	bd70      	pop	{r4, r5, r6, pc}
 80019a0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80019a4:	4798      	blx	r3
 80019a6:	3501      	adds	r5, #1
 80019a8:	e7ee      	b.n	8001988 <__libc_init_array+0xc>
 80019aa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80019ae:	4798      	blx	r3
 80019b0:	3501      	adds	r5, #1
 80019b2:	e7f2      	b.n	800199a <__libc_init_array+0x1e>
 80019b4:	08002574 	.word	0x08002574
 80019b8:	08002574 	.word	0x08002574
 80019bc:	08002574 	.word	0x08002574
 80019c0:	08002578 	.word	0x08002578

080019c4 <sniprintf>:
 80019c4:	b40c      	push	{r2, r3}
 80019c6:	b530      	push	{r4, r5, lr}
 80019c8:	4b17      	ldr	r3, [pc, #92]	; (8001a28 <sniprintf+0x64>)
 80019ca:	1e0c      	subs	r4, r1, #0
 80019cc:	b09d      	sub	sp, #116	; 0x74
 80019ce:	681d      	ldr	r5, [r3, #0]
 80019d0:	da08      	bge.n	80019e4 <sniprintf+0x20>
 80019d2:	238b      	movs	r3, #139	; 0x8b
 80019d4:	f04f 30ff 	mov.w	r0, #4294967295
 80019d8:	602b      	str	r3, [r5, #0]
 80019da:	b01d      	add	sp, #116	; 0x74
 80019dc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80019e0:	b002      	add	sp, #8
 80019e2:	4770      	bx	lr
 80019e4:	f44f 7302 	mov.w	r3, #520	; 0x208
 80019e8:	f8ad 3014 	strh.w	r3, [sp, #20]
 80019ec:	bf0c      	ite	eq
 80019ee:	4623      	moveq	r3, r4
 80019f0:	f104 33ff 	addne.w	r3, r4, #4294967295
 80019f4:	9304      	str	r3, [sp, #16]
 80019f6:	9307      	str	r3, [sp, #28]
 80019f8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019fc:	9002      	str	r0, [sp, #8]
 80019fe:	9006      	str	r0, [sp, #24]
 8001a00:	f8ad 3016 	strh.w	r3, [sp, #22]
 8001a04:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8001a06:	ab21      	add	r3, sp, #132	; 0x84
 8001a08:	a902      	add	r1, sp, #8
 8001a0a:	4628      	mov	r0, r5
 8001a0c:	9301      	str	r3, [sp, #4]
 8001a0e:	f000 f913 	bl	8001c38 <_svfiprintf_r>
 8001a12:	1c43      	adds	r3, r0, #1
 8001a14:	bfbc      	itt	lt
 8001a16:	238b      	movlt	r3, #139	; 0x8b
 8001a18:	602b      	strlt	r3, [r5, #0]
 8001a1a:	2c00      	cmp	r4, #0
 8001a1c:	d0dd      	beq.n	80019da <sniprintf+0x16>
 8001a1e:	2200      	movs	r2, #0
 8001a20:	9b02      	ldr	r3, [sp, #8]
 8001a22:	701a      	strb	r2, [r3, #0]
 8001a24:	e7d9      	b.n	80019da <sniprintf+0x16>
 8001a26:	bf00      	nop
 8001a28:	20000008 	.word	0x20000008

08001a2c <_free_r>:
 8001a2c:	b538      	push	{r3, r4, r5, lr}
 8001a2e:	4605      	mov	r5, r0
 8001a30:	2900      	cmp	r1, #0
 8001a32:	d043      	beq.n	8001abc <_free_r+0x90>
 8001a34:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001a38:	1f0c      	subs	r4, r1, #4
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	bfb8      	it	lt
 8001a3e:	18e4      	addlt	r4, r4, r3
 8001a40:	f000 fbc9 	bl	80021d6 <__malloc_lock>
 8001a44:	4a1e      	ldr	r2, [pc, #120]	; (8001ac0 <_free_r+0x94>)
 8001a46:	6813      	ldr	r3, [r2, #0]
 8001a48:	4610      	mov	r0, r2
 8001a4a:	b933      	cbnz	r3, 8001a5a <_free_r+0x2e>
 8001a4c:	6063      	str	r3, [r4, #4]
 8001a4e:	6014      	str	r4, [r2, #0]
 8001a50:	4628      	mov	r0, r5
 8001a52:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001a56:	f000 bbbf 	b.w	80021d8 <__malloc_unlock>
 8001a5a:	42a3      	cmp	r3, r4
 8001a5c:	d90b      	bls.n	8001a76 <_free_r+0x4a>
 8001a5e:	6821      	ldr	r1, [r4, #0]
 8001a60:	1862      	adds	r2, r4, r1
 8001a62:	4293      	cmp	r3, r2
 8001a64:	bf01      	itttt	eq
 8001a66:	681a      	ldreq	r2, [r3, #0]
 8001a68:	685b      	ldreq	r3, [r3, #4]
 8001a6a:	1852      	addeq	r2, r2, r1
 8001a6c:	6022      	streq	r2, [r4, #0]
 8001a6e:	6063      	str	r3, [r4, #4]
 8001a70:	6004      	str	r4, [r0, #0]
 8001a72:	e7ed      	b.n	8001a50 <_free_r+0x24>
 8001a74:	4613      	mov	r3, r2
 8001a76:	685a      	ldr	r2, [r3, #4]
 8001a78:	b10a      	cbz	r2, 8001a7e <_free_r+0x52>
 8001a7a:	42a2      	cmp	r2, r4
 8001a7c:	d9fa      	bls.n	8001a74 <_free_r+0x48>
 8001a7e:	6819      	ldr	r1, [r3, #0]
 8001a80:	1858      	adds	r0, r3, r1
 8001a82:	42a0      	cmp	r0, r4
 8001a84:	d10b      	bne.n	8001a9e <_free_r+0x72>
 8001a86:	6820      	ldr	r0, [r4, #0]
 8001a88:	4401      	add	r1, r0
 8001a8a:	1858      	adds	r0, r3, r1
 8001a8c:	4282      	cmp	r2, r0
 8001a8e:	6019      	str	r1, [r3, #0]
 8001a90:	d1de      	bne.n	8001a50 <_free_r+0x24>
 8001a92:	6810      	ldr	r0, [r2, #0]
 8001a94:	6852      	ldr	r2, [r2, #4]
 8001a96:	4401      	add	r1, r0
 8001a98:	6019      	str	r1, [r3, #0]
 8001a9a:	605a      	str	r2, [r3, #4]
 8001a9c:	e7d8      	b.n	8001a50 <_free_r+0x24>
 8001a9e:	d902      	bls.n	8001aa6 <_free_r+0x7a>
 8001aa0:	230c      	movs	r3, #12
 8001aa2:	602b      	str	r3, [r5, #0]
 8001aa4:	e7d4      	b.n	8001a50 <_free_r+0x24>
 8001aa6:	6820      	ldr	r0, [r4, #0]
 8001aa8:	1821      	adds	r1, r4, r0
 8001aaa:	428a      	cmp	r2, r1
 8001aac:	bf01      	itttt	eq
 8001aae:	6811      	ldreq	r1, [r2, #0]
 8001ab0:	6852      	ldreq	r2, [r2, #4]
 8001ab2:	1809      	addeq	r1, r1, r0
 8001ab4:	6021      	streq	r1, [r4, #0]
 8001ab6:	6062      	str	r2, [r4, #4]
 8001ab8:	605c      	str	r4, [r3, #4]
 8001aba:	e7c9      	b.n	8001a50 <_free_r+0x24>
 8001abc:	bd38      	pop	{r3, r4, r5, pc}
 8001abe:	bf00      	nop
 8001ac0:	200000cc 	.word	0x200000cc

08001ac4 <_malloc_r>:
 8001ac4:	b570      	push	{r4, r5, r6, lr}
 8001ac6:	1ccd      	adds	r5, r1, #3
 8001ac8:	f025 0503 	bic.w	r5, r5, #3
 8001acc:	3508      	adds	r5, #8
 8001ace:	2d0c      	cmp	r5, #12
 8001ad0:	bf38      	it	cc
 8001ad2:	250c      	movcc	r5, #12
 8001ad4:	2d00      	cmp	r5, #0
 8001ad6:	4606      	mov	r6, r0
 8001ad8:	db01      	blt.n	8001ade <_malloc_r+0x1a>
 8001ada:	42a9      	cmp	r1, r5
 8001adc:	d903      	bls.n	8001ae6 <_malloc_r+0x22>
 8001ade:	230c      	movs	r3, #12
 8001ae0:	6033      	str	r3, [r6, #0]
 8001ae2:	2000      	movs	r0, #0
 8001ae4:	bd70      	pop	{r4, r5, r6, pc}
 8001ae6:	f000 fb76 	bl	80021d6 <__malloc_lock>
 8001aea:	4a23      	ldr	r2, [pc, #140]	; (8001b78 <_malloc_r+0xb4>)
 8001aec:	6814      	ldr	r4, [r2, #0]
 8001aee:	4621      	mov	r1, r4
 8001af0:	b991      	cbnz	r1, 8001b18 <_malloc_r+0x54>
 8001af2:	4c22      	ldr	r4, [pc, #136]	; (8001b7c <_malloc_r+0xb8>)
 8001af4:	6823      	ldr	r3, [r4, #0]
 8001af6:	b91b      	cbnz	r3, 8001b00 <_malloc_r+0x3c>
 8001af8:	4630      	mov	r0, r6
 8001afa:	f000 fb29 	bl	8002150 <_sbrk_r>
 8001afe:	6020      	str	r0, [r4, #0]
 8001b00:	4629      	mov	r1, r5
 8001b02:	4630      	mov	r0, r6
 8001b04:	f000 fb24 	bl	8002150 <_sbrk_r>
 8001b08:	1c43      	adds	r3, r0, #1
 8001b0a:	d126      	bne.n	8001b5a <_malloc_r+0x96>
 8001b0c:	230c      	movs	r3, #12
 8001b0e:	4630      	mov	r0, r6
 8001b10:	6033      	str	r3, [r6, #0]
 8001b12:	f000 fb61 	bl	80021d8 <__malloc_unlock>
 8001b16:	e7e4      	b.n	8001ae2 <_malloc_r+0x1e>
 8001b18:	680b      	ldr	r3, [r1, #0]
 8001b1a:	1b5b      	subs	r3, r3, r5
 8001b1c:	d41a      	bmi.n	8001b54 <_malloc_r+0x90>
 8001b1e:	2b0b      	cmp	r3, #11
 8001b20:	d90f      	bls.n	8001b42 <_malloc_r+0x7e>
 8001b22:	600b      	str	r3, [r1, #0]
 8001b24:	18cc      	adds	r4, r1, r3
 8001b26:	50cd      	str	r5, [r1, r3]
 8001b28:	4630      	mov	r0, r6
 8001b2a:	f000 fb55 	bl	80021d8 <__malloc_unlock>
 8001b2e:	f104 000b 	add.w	r0, r4, #11
 8001b32:	1d23      	adds	r3, r4, #4
 8001b34:	f020 0007 	bic.w	r0, r0, #7
 8001b38:	1ac3      	subs	r3, r0, r3
 8001b3a:	d01b      	beq.n	8001b74 <_malloc_r+0xb0>
 8001b3c:	425a      	negs	r2, r3
 8001b3e:	50e2      	str	r2, [r4, r3]
 8001b40:	bd70      	pop	{r4, r5, r6, pc}
 8001b42:	428c      	cmp	r4, r1
 8001b44:	bf0b      	itete	eq
 8001b46:	6863      	ldreq	r3, [r4, #4]
 8001b48:	684b      	ldrne	r3, [r1, #4]
 8001b4a:	6013      	streq	r3, [r2, #0]
 8001b4c:	6063      	strne	r3, [r4, #4]
 8001b4e:	bf18      	it	ne
 8001b50:	460c      	movne	r4, r1
 8001b52:	e7e9      	b.n	8001b28 <_malloc_r+0x64>
 8001b54:	460c      	mov	r4, r1
 8001b56:	6849      	ldr	r1, [r1, #4]
 8001b58:	e7ca      	b.n	8001af0 <_malloc_r+0x2c>
 8001b5a:	1cc4      	adds	r4, r0, #3
 8001b5c:	f024 0403 	bic.w	r4, r4, #3
 8001b60:	42a0      	cmp	r0, r4
 8001b62:	d005      	beq.n	8001b70 <_malloc_r+0xac>
 8001b64:	1a21      	subs	r1, r4, r0
 8001b66:	4630      	mov	r0, r6
 8001b68:	f000 faf2 	bl	8002150 <_sbrk_r>
 8001b6c:	3001      	adds	r0, #1
 8001b6e:	d0cd      	beq.n	8001b0c <_malloc_r+0x48>
 8001b70:	6025      	str	r5, [r4, #0]
 8001b72:	e7d9      	b.n	8001b28 <_malloc_r+0x64>
 8001b74:	bd70      	pop	{r4, r5, r6, pc}
 8001b76:	bf00      	nop
 8001b78:	200000cc 	.word	0x200000cc
 8001b7c:	200000d0 	.word	0x200000d0

08001b80 <__ssputs_r>:
 8001b80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001b84:	688e      	ldr	r6, [r1, #8]
 8001b86:	4682      	mov	sl, r0
 8001b88:	429e      	cmp	r6, r3
 8001b8a:	460c      	mov	r4, r1
 8001b8c:	4691      	mov	r9, r2
 8001b8e:	4698      	mov	r8, r3
 8001b90:	d835      	bhi.n	8001bfe <__ssputs_r+0x7e>
 8001b92:	898a      	ldrh	r2, [r1, #12]
 8001b94:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8001b98:	d031      	beq.n	8001bfe <__ssputs_r+0x7e>
 8001b9a:	2302      	movs	r3, #2
 8001b9c:	6825      	ldr	r5, [r4, #0]
 8001b9e:	6909      	ldr	r1, [r1, #16]
 8001ba0:	1a6f      	subs	r7, r5, r1
 8001ba2:	6965      	ldr	r5, [r4, #20]
 8001ba4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001ba8:	fb95 f5f3 	sdiv	r5, r5, r3
 8001bac:	f108 0301 	add.w	r3, r8, #1
 8001bb0:	443b      	add	r3, r7
 8001bb2:	429d      	cmp	r5, r3
 8001bb4:	bf38      	it	cc
 8001bb6:	461d      	movcc	r5, r3
 8001bb8:	0553      	lsls	r3, r2, #21
 8001bba:	d531      	bpl.n	8001c20 <__ssputs_r+0xa0>
 8001bbc:	4629      	mov	r1, r5
 8001bbe:	f7ff ff81 	bl	8001ac4 <_malloc_r>
 8001bc2:	4606      	mov	r6, r0
 8001bc4:	b950      	cbnz	r0, 8001bdc <__ssputs_r+0x5c>
 8001bc6:	230c      	movs	r3, #12
 8001bc8:	f8ca 3000 	str.w	r3, [sl]
 8001bcc:	89a3      	ldrh	r3, [r4, #12]
 8001bce:	f04f 30ff 	mov.w	r0, #4294967295
 8001bd2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001bd6:	81a3      	strh	r3, [r4, #12]
 8001bd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001bdc:	463a      	mov	r2, r7
 8001bde:	6921      	ldr	r1, [r4, #16]
 8001be0:	f000 fad4 	bl	800218c <memcpy>
 8001be4:	89a3      	ldrh	r3, [r4, #12]
 8001be6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8001bea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001bee:	81a3      	strh	r3, [r4, #12]
 8001bf0:	6126      	str	r6, [r4, #16]
 8001bf2:	443e      	add	r6, r7
 8001bf4:	6026      	str	r6, [r4, #0]
 8001bf6:	4646      	mov	r6, r8
 8001bf8:	6165      	str	r5, [r4, #20]
 8001bfa:	1bed      	subs	r5, r5, r7
 8001bfc:	60a5      	str	r5, [r4, #8]
 8001bfe:	4546      	cmp	r6, r8
 8001c00:	bf28      	it	cs
 8001c02:	4646      	movcs	r6, r8
 8001c04:	4649      	mov	r1, r9
 8001c06:	4632      	mov	r2, r6
 8001c08:	6820      	ldr	r0, [r4, #0]
 8001c0a:	f000 faca 	bl	80021a2 <memmove>
 8001c0e:	68a3      	ldr	r3, [r4, #8]
 8001c10:	2000      	movs	r0, #0
 8001c12:	1b9b      	subs	r3, r3, r6
 8001c14:	60a3      	str	r3, [r4, #8]
 8001c16:	6823      	ldr	r3, [r4, #0]
 8001c18:	441e      	add	r6, r3
 8001c1a:	6026      	str	r6, [r4, #0]
 8001c1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001c20:	462a      	mov	r2, r5
 8001c22:	f000 fada 	bl	80021da <_realloc_r>
 8001c26:	4606      	mov	r6, r0
 8001c28:	2800      	cmp	r0, #0
 8001c2a:	d1e1      	bne.n	8001bf0 <__ssputs_r+0x70>
 8001c2c:	6921      	ldr	r1, [r4, #16]
 8001c2e:	4650      	mov	r0, sl
 8001c30:	f7ff fefc 	bl	8001a2c <_free_r>
 8001c34:	e7c7      	b.n	8001bc6 <__ssputs_r+0x46>
	...

08001c38 <_svfiprintf_r>:
 8001c38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001c3c:	b09d      	sub	sp, #116	; 0x74
 8001c3e:	9303      	str	r3, [sp, #12]
 8001c40:	898b      	ldrh	r3, [r1, #12]
 8001c42:	4680      	mov	r8, r0
 8001c44:	061c      	lsls	r4, r3, #24
 8001c46:	460d      	mov	r5, r1
 8001c48:	4616      	mov	r6, r2
 8001c4a:	d50f      	bpl.n	8001c6c <_svfiprintf_r+0x34>
 8001c4c:	690b      	ldr	r3, [r1, #16]
 8001c4e:	b96b      	cbnz	r3, 8001c6c <_svfiprintf_r+0x34>
 8001c50:	2140      	movs	r1, #64	; 0x40
 8001c52:	f7ff ff37 	bl	8001ac4 <_malloc_r>
 8001c56:	6028      	str	r0, [r5, #0]
 8001c58:	6128      	str	r0, [r5, #16]
 8001c5a:	b928      	cbnz	r0, 8001c68 <_svfiprintf_r+0x30>
 8001c5c:	230c      	movs	r3, #12
 8001c5e:	f8c8 3000 	str.w	r3, [r8]
 8001c62:	f04f 30ff 	mov.w	r0, #4294967295
 8001c66:	e0c4      	b.n	8001df2 <_svfiprintf_r+0x1ba>
 8001c68:	2340      	movs	r3, #64	; 0x40
 8001c6a:	616b      	str	r3, [r5, #20]
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	9309      	str	r3, [sp, #36]	; 0x24
 8001c70:	2320      	movs	r3, #32
 8001c72:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001c76:	2330      	movs	r3, #48	; 0x30
 8001c78:	f04f 0b01 	mov.w	fp, #1
 8001c7c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001c80:	4637      	mov	r7, r6
 8001c82:	463c      	mov	r4, r7
 8001c84:	f814 3b01 	ldrb.w	r3, [r4], #1
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d13c      	bne.n	8001d06 <_svfiprintf_r+0xce>
 8001c8c:	ebb7 0a06 	subs.w	sl, r7, r6
 8001c90:	d00b      	beq.n	8001caa <_svfiprintf_r+0x72>
 8001c92:	4653      	mov	r3, sl
 8001c94:	4632      	mov	r2, r6
 8001c96:	4629      	mov	r1, r5
 8001c98:	4640      	mov	r0, r8
 8001c9a:	f7ff ff71 	bl	8001b80 <__ssputs_r>
 8001c9e:	3001      	adds	r0, #1
 8001ca0:	f000 80a2 	beq.w	8001de8 <_svfiprintf_r+0x1b0>
 8001ca4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001ca6:	4453      	add	r3, sl
 8001ca8:	9309      	str	r3, [sp, #36]	; 0x24
 8001caa:	783b      	ldrb	r3, [r7, #0]
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	f000 809b 	beq.w	8001de8 <_svfiprintf_r+0x1b0>
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	f04f 32ff 	mov.w	r2, #4294967295
 8001cb8:	9304      	str	r3, [sp, #16]
 8001cba:	9307      	str	r3, [sp, #28]
 8001cbc:	9205      	str	r2, [sp, #20]
 8001cbe:	9306      	str	r3, [sp, #24]
 8001cc0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001cc4:	931a      	str	r3, [sp, #104]	; 0x68
 8001cc6:	2205      	movs	r2, #5
 8001cc8:	7821      	ldrb	r1, [r4, #0]
 8001cca:	4850      	ldr	r0, [pc, #320]	; (8001e0c <_svfiprintf_r+0x1d4>)
 8001ccc:	f000 fa50 	bl	8002170 <memchr>
 8001cd0:	1c67      	adds	r7, r4, #1
 8001cd2:	9b04      	ldr	r3, [sp, #16]
 8001cd4:	b9d8      	cbnz	r0, 8001d0e <_svfiprintf_r+0xd6>
 8001cd6:	06d9      	lsls	r1, r3, #27
 8001cd8:	bf44      	itt	mi
 8001cda:	2220      	movmi	r2, #32
 8001cdc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001ce0:	071a      	lsls	r2, r3, #28
 8001ce2:	bf44      	itt	mi
 8001ce4:	222b      	movmi	r2, #43	; 0x2b
 8001ce6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001cea:	7822      	ldrb	r2, [r4, #0]
 8001cec:	2a2a      	cmp	r2, #42	; 0x2a
 8001cee:	d016      	beq.n	8001d1e <_svfiprintf_r+0xe6>
 8001cf0:	2100      	movs	r1, #0
 8001cf2:	200a      	movs	r0, #10
 8001cf4:	9a07      	ldr	r2, [sp, #28]
 8001cf6:	4627      	mov	r7, r4
 8001cf8:	783b      	ldrb	r3, [r7, #0]
 8001cfa:	3401      	adds	r4, #1
 8001cfc:	3b30      	subs	r3, #48	; 0x30
 8001cfe:	2b09      	cmp	r3, #9
 8001d00:	d950      	bls.n	8001da4 <_svfiprintf_r+0x16c>
 8001d02:	b1c9      	cbz	r1, 8001d38 <_svfiprintf_r+0x100>
 8001d04:	e011      	b.n	8001d2a <_svfiprintf_r+0xf2>
 8001d06:	2b25      	cmp	r3, #37	; 0x25
 8001d08:	d0c0      	beq.n	8001c8c <_svfiprintf_r+0x54>
 8001d0a:	4627      	mov	r7, r4
 8001d0c:	e7b9      	b.n	8001c82 <_svfiprintf_r+0x4a>
 8001d0e:	4a3f      	ldr	r2, [pc, #252]	; (8001e0c <_svfiprintf_r+0x1d4>)
 8001d10:	463c      	mov	r4, r7
 8001d12:	1a80      	subs	r0, r0, r2
 8001d14:	fa0b f000 	lsl.w	r0, fp, r0
 8001d18:	4318      	orrs	r0, r3
 8001d1a:	9004      	str	r0, [sp, #16]
 8001d1c:	e7d3      	b.n	8001cc6 <_svfiprintf_r+0x8e>
 8001d1e:	9a03      	ldr	r2, [sp, #12]
 8001d20:	1d11      	adds	r1, r2, #4
 8001d22:	6812      	ldr	r2, [r2, #0]
 8001d24:	9103      	str	r1, [sp, #12]
 8001d26:	2a00      	cmp	r2, #0
 8001d28:	db01      	blt.n	8001d2e <_svfiprintf_r+0xf6>
 8001d2a:	9207      	str	r2, [sp, #28]
 8001d2c:	e004      	b.n	8001d38 <_svfiprintf_r+0x100>
 8001d2e:	4252      	negs	r2, r2
 8001d30:	f043 0302 	orr.w	r3, r3, #2
 8001d34:	9207      	str	r2, [sp, #28]
 8001d36:	9304      	str	r3, [sp, #16]
 8001d38:	783b      	ldrb	r3, [r7, #0]
 8001d3a:	2b2e      	cmp	r3, #46	; 0x2e
 8001d3c:	d10d      	bne.n	8001d5a <_svfiprintf_r+0x122>
 8001d3e:	787b      	ldrb	r3, [r7, #1]
 8001d40:	1c79      	adds	r1, r7, #1
 8001d42:	2b2a      	cmp	r3, #42	; 0x2a
 8001d44:	d132      	bne.n	8001dac <_svfiprintf_r+0x174>
 8001d46:	9b03      	ldr	r3, [sp, #12]
 8001d48:	3702      	adds	r7, #2
 8001d4a:	1d1a      	adds	r2, r3, #4
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	9203      	str	r2, [sp, #12]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	bfb8      	it	lt
 8001d54:	f04f 33ff 	movlt.w	r3, #4294967295
 8001d58:	9305      	str	r3, [sp, #20]
 8001d5a:	4c2d      	ldr	r4, [pc, #180]	; (8001e10 <_svfiprintf_r+0x1d8>)
 8001d5c:	2203      	movs	r2, #3
 8001d5e:	7839      	ldrb	r1, [r7, #0]
 8001d60:	4620      	mov	r0, r4
 8001d62:	f000 fa05 	bl	8002170 <memchr>
 8001d66:	b138      	cbz	r0, 8001d78 <_svfiprintf_r+0x140>
 8001d68:	2340      	movs	r3, #64	; 0x40
 8001d6a:	1b00      	subs	r0, r0, r4
 8001d6c:	fa03 f000 	lsl.w	r0, r3, r0
 8001d70:	9b04      	ldr	r3, [sp, #16]
 8001d72:	3701      	adds	r7, #1
 8001d74:	4303      	orrs	r3, r0
 8001d76:	9304      	str	r3, [sp, #16]
 8001d78:	7839      	ldrb	r1, [r7, #0]
 8001d7a:	2206      	movs	r2, #6
 8001d7c:	4825      	ldr	r0, [pc, #148]	; (8001e14 <_svfiprintf_r+0x1dc>)
 8001d7e:	1c7e      	adds	r6, r7, #1
 8001d80:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001d84:	f000 f9f4 	bl	8002170 <memchr>
 8001d88:	2800      	cmp	r0, #0
 8001d8a:	d035      	beq.n	8001df8 <_svfiprintf_r+0x1c0>
 8001d8c:	4b22      	ldr	r3, [pc, #136]	; (8001e18 <_svfiprintf_r+0x1e0>)
 8001d8e:	b9fb      	cbnz	r3, 8001dd0 <_svfiprintf_r+0x198>
 8001d90:	9b03      	ldr	r3, [sp, #12]
 8001d92:	3307      	adds	r3, #7
 8001d94:	f023 0307 	bic.w	r3, r3, #7
 8001d98:	3308      	adds	r3, #8
 8001d9a:	9303      	str	r3, [sp, #12]
 8001d9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001d9e:	444b      	add	r3, r9
 8001da0:	9309      	str	r3, [sp, #36]	; 0x24
 8001da2:	e76d      	b.n	8001c80 <_svfiprintf_r+0x48>
 8001da4:	fb00 3202 	mla	r2, r0, r2, r3
 8001da8:	2101      	movs	r1, #1
 8001daa:	e7a4      	b.n	8001cf6 <_svfiprintf_r+0xbe>
 8001dac:	2300      	movs	r3, #0
 8001dae:	240a      	movs	r4, #10
 8001db0:	4618      	mov	r0, r3
 8001db2:	9305      	str	r3, [sp, #20]
 8001db4:	460f      	mov	r7, r1
 8001db6:	783a      	ldrb	r2, [r7, #0]
 8001db8:	3101      	adds	r1, #1
 8001dba:	3a30      	subs	r2, #48	; 0x30
 8001dbc:	2a09      	cmp	r2, #9
 8001dbe:	d903      	bls.n	8001dc8 <_svfiprintf_r+0x190>
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d0ca      	beq.n	8001d5a <_svfiprintf_r+0x122>
 8001dc4:	9005      	str	r0, [sp, #20]
 8001dc6:	e7c8      	b.n	8001d5a <_svfiprintf_r+0x122>
 8001dc8:	fb04 2000 	mla	r0, r4, r0, r2
 8001dcc:	2301      	movs	r3, #1
 8001dce:	e7f1      	b.n	8001db4 <_svfiprintf_r+0x17c>
 8001dd0:	ab03      	add	r3, sp, #12
 8001dd2:	9300      	str	r3, [sp, #0]
 8001dd4:	462a      	mov	r2, r5
 8001dd6:	4b11      	ldr	r3, [pc, #68]	; (8001e1c <_svfiprintf_r+0x1e4>)
 8001dd8:	a904      	add	r1, sp, #16
 8001dda:	4640      	mov	r0, r8
 8001ddc:	f3af 8000 	nop.w
 8001de0:	f1b0 3fff 	cmp.w	r0, #4294967295
 8001de4:	4681      	mov	r9, r0
 8001de6:	d1d9      	bne.n	8001d9c <_svfiprintf_r+0x164>
 8001de8:	89ab      	ldrh	r3, [r5, #12]
 8001dea:	065b      	lsls	r3, r3, #25
 8001dec:	f53f af39 	bmi.w	8001c62 <_svfiprintf_r+0x2a>
 8001df0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001df2:	b01d      	add	sp, #116	; 0x74
 8001df4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001df8:	ab03      	add	r3, sp, #12
 8001dfa:	9300      	str	r3, [sp, #0]
 8001dfc:	462a      	mov	r2, r5
 8001dfe:	4b07      	ldr	r3, [pc, #28]	; (8001e1c <_svfiprintf_r+0x1e4>)
 8001e00:	a904      	add	r1, sp, #16
 8001e02:	4640      	mov	r0, r8
 8001e04:	f000 f884 	bl	8001f10 <_printf_i>
 8001e08:	e7ea      	b.n	8001de0 <_svfiprintf_r+0x1a8>
 8001e0a:	bf00      	nop
 8001e0c:	08002540 	.word	0x08002540
 8001e10:	08002546 	.word	0x08002546
 8001e14:	0800254a 	.word	0x0800254a
 8001e18:	00000000 	.word	0x00000000
 8001e1c:	08001b81 	.word	0x08001b81

08001e20 <_printf_common>:
 8001e20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001e24:	4691      	mov	r9, r2
 8001e26:	461f      	mov	r7, r3
 8001e28:	688a      	ldr	r2, [r1, #8]
 8001e2a:	690b      	ldr	r3, [r1, #16]
 8001e2c:	4606      	mov	r6, r0
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	bfb8      	it	lt
 8001e32:	4613      	movlt	r3, r2
 8001e34:	f8c9 3000 	str.w	r3, [r9]
 8001e38:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001e3c:	460c      	mov	r4, r1
 8001e3e:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001e42:	b112      	cbz	r2, 8001e4a <_printf_common+0x2a>
 8001e44:	3301      	adds	r3, #1
 8001e46:	f8c9 3000 	str.w	r3, [r9]
 8001e4a:	6823      	ldr	r3, [r4, #0]
 8001e4c:	0699      	lsls	r1, r3, #26
 8001e4e:	bf42      	ittt	mi
 8001e50:	f8d9 3000 	ldrmi.w	r3, [r9]
 8001e54:	3302      	addmi	r3, #2
 8001e56:	f8c9 3000 	strmi.w	r3, [r9]
 8001e5a:	6825      	ldr	r5, [r4, #0]
 8001e5c:	f015 0506 	ands.w	r5, r5, #6
 8001e60:	d107      	bne.n	8001e72 <_printf_common+0x52>
 8001e62:	f104 0a19 	add.w	sl, r4, #25
 8001e66:	68e3      	ldr	r3, [r4, #12]
 8001e68:	f8d9 2000 	ldr.w	r2, [r9]
 8001e6c:	1a9b      	subs	r3, r3, r2
 8001e6e:	429d      	cmp	r5, r3
 8001e70:	db2a      	blt.n	8001ec8 <_printf_common+0xa8>
 8001e72:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8001e76:	6822      	ldr	r2, [r4, #0]
 8001e78:	3300      	adds	r3, #0
 8001e7a:	bf18      	it	ne
 8001e7c:	2301      	movne	r3, #1
 8001e7e:	0692      	lsls	r2, r2, #26
 8001e80:	d42f      	bmi.n	8001ee2 <_printf_common+0xc2>
 8001e82:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001e86:	4639      	mov	r1, r7
 8001e88:	4630      	mov	r0, r6
 8001e8a:	47c0      	blx	r8
 8001e8c:	3001      	adds	r0, #1
 8001e8e:	d022      	beq.n	8001ed6 <_printf_common+0xb6>
 8001e90:	6823      	ldr	r3, [r4, #0]
 8001e92:	68e5      	ldr	r5, [r4, #12]
 8001e94:	f003 0306 	and.w	r3, r3, #6
 8001e98:	2b04      	cmp	r3, #4
 8001e9a:	bf18      	it	ne
 8001e9c:	2500      	movne	r5, #0
 8001e9e:	f8d9 2000 	ldr.w	r2, [r9]
 8001ea2:	f04f 0900 	mov.w	r9, #0
 8001ea6:	bf08      	it	eq
 8001ea8:	1aad      	subeq	r5, r5, r2
 8001eaa:	68a3      	ldr	r3, [r4, #8]
 8001eac:	6922      	ldr	r2, [r4, #16]
 8001eae:	bf08      	it	eq
 8001eb0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	bfc4      	itt	gt
 8001eb8:	1a9b      	subgt	r3, r3, r2
 8001eba:	18ed      	addgt	r5, r5, r3
 8001ebc:	341a      	adds	r4, #26
 8001ebe:	454d      	cmp	r5, r9
 8001ec0:	d11b      	bne.n	8001efa <_printf_common+0xda>
 8001ec2:	2000      	movs	r0, #0
 8001ec4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001ec8:	2301      	movs	r3, #1
 8001eca:	4652      	mov	r2, sl
 8001ecc:	4639      	mov	r1, r7
 8001ece:	4630      	mov	r0, r6
 8001ed0:	47c0      	blx	r8
 8001ed2:	3001      	adds	r0, #1
 8001ed4:	d103      	bne.n	8001ede <_printf_common+0xbe>
 8001ed6:	f04f 30ff 	mov.w	r0, #4294967295
 8001eda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001ede:	3501      	adds	r5, #1
 8001ee0:	e7c1      	b.n	8001e66 <_printf_common+0x46>
 8001ee2:	2030      	movs	r0, #48	; 0x30
 8001ee4:	18e1      	adds	r1, r4, r3
 8001ee6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001eea:	1c5a      	adds	r2, r3, #1
 8001eec:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001ef0:	4422      	add	r2, r4
 8001ef2:	3302      	adds	r3, #2
 8001ef4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001ef8:	e7c3      	b.n	8001e82 <_printf_common+0x62>
 8001efa:	2301      	movs	r3, #1
 8001efc:	4622      	mov	r2, r4
 8001efe:	4639      	mov	r1, r7
 8001f00:	4630      	mov	r0, r6
 8001f02:	47c0      	blx	r8
 8001f04:	3001      	adds	r0, #1
 8001f06:	d0e6      	beq.n	8001ed6 <_printf_common+0xb6>
 8001f08:	f109 0901 	add.w	r9, r9, #1
 8001f0c:	e7d7      	b.n	8001ebe <_printf_common+0x9e>
	...

08001f10 <_printf_i>:
 8001f10:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001f14:	4617      	mov	r7, r2
 8001f16:	7e0a      	ldrb	r2, [r1, #24]
 8001f18:	b085      	sub	sp, #20
 8001f1a:	2a6e      	cmp	r2, #110	; 0x6e
 8001f1c:	4698      	mov	r8, r3
 8001f1e:	4606      	mov	r6, r0
 8001f20:	460c      	mov	r4, r1
 8001f22:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8001f24:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8001f28:	f000 80bc 	beq.w	80020a4 <_printf_i+0x194>
 8001f2c:	d81a      	bhi.n	8001f64 <_printf_i+0x54>
 8001f2e:	2a63      	cmp	r2, #99	; 0x63
 8001f30:	d02e      	beq.n	8001f90 <_printf_i+0x80>
 8001f32:	d80a      	bhi.n	8001f4a <_printf_i+0x3a>
 8001f34:	2a00      	cmp	r2, #0
 8001f36:	f000 80c8 	beq.w	80020ca <_printf_i+0x1ba>
 8001f3a:	2a58      	cmp	r2, #88	; 0x58
 8001f3c:	f000 808a 	beq.w	8002054 <_printf_i+0x144>
 8001f40:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001f44:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8001f48:	e02a      	b.n	8001fa0 <_printf_i+0x90>
 8001f4a:	2a64      	cmp	r2, #100	; 0x64
 8001f4c:	d001      	beq.n	8001f52 <_printf_i+0x42>
 8001f4e:	2a69      	cmp	r2, #105	; 0x69
 8001f50:	d1f6      	bne.n	8001f40 <_printf_i+0x30>
 8001f52:	6821      	ldr	r1, [r4, #0]
 8001f54:	681a      	ldr	r2, [r3, #0]
 8001f56:	f011 0f80 	tst.w	r1, #128	; 0x80
 8001f5a:	d023      	beq.n	8001fa4 <_printf_i+0x94>
 8001f5c:	1d11      	adds	r1, r2, #4
 8001f5e:	6019      	str	r1, [r3, #0]
 8001f60:	6813      	ldr	r3, [r2, #0]
 8001f62:	e027      	b.n	8001fb4 <_printf_i+0xa4>
 8001f64:	2a73      	cmp	r2, #115	; 0x73
 8001f66:	f000 80b4 	beq.w	80020d2 <_printf_i+0x1c2>
 8001f6a:	d808      	bhi.n	8001f7e <_printf_i+0x6e>
 8001f6c:	2a6f      	cmp	r2, #111	; 0x6f
 8001f6e:	d02a      	beq.n	8001fc6 <_printf_i+0xb6>
 8001f70:	2a70      	cmp	r2, #112	; 0x70
 8001f72:	d1e5      	bne.n	8001f40 <_printf_i+0x30>
 8001f74:	680a      	ldr	r2, [r1, #0]
 8001f76:	f042 0220 	orr.w	r2, r2, #32
 8001f7a:	600a      	str	r2, [r1, #0]
 8001f7c:	e003      	b.n	8001f86 <_printf_i+0x76>
 8001f7e:	2a75      	cmp	r2, #117	; 0x75
 8001f80:	d021      	beq.n	8001fc6 <_printf_i+0xb6>
 8001f82:	2a78      	cmp	r2, #120	; 0x78
 8001f84:	d1dc      	bne.n	8001f40 <_printf_i+0x30>
 8001f86:	2278      	movs	r2, #120	; 0x78
 8001f88:	496f      	ldr	r1, [pc, #444]	; (8002148 <_printf_i+0x238>)
 8001f8a:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8001f8e:	e064      	b.n	800205a <_printf_i+0x14a>
 8001f90:	681a      	ldr	r2, [r3, #0]
 8001f92:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8001f96:	1d11      	adds	r1, r2, #4
 8001f98:	6019      	str	r1, [r3, #0]
 8001f9a:	6813      	ldr	r3, [r2, #0]
 8001f9c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001fa0:	2301      	movs	r3, #1
 8001fa2:	e0a3      	b.n	80020ec <_printf_i+0x1dc>
 8001fa4:	f011 0f40 	tst.w	r1, #64	; 0x40
 8001fa8:	f102 0104 	add.w	r1, r2, #4
 8001fac:	6019      	str	r1, [r3, #0]
 8001fae:	d0d7      	beq.n	8001f60 <_printf_i+0x50>
 8001fb0:	f9b2 3000 	ldrsh.w	r3, [r2]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	da03      	bge.n	8001fc0 <_printf_i+0xb0>
 8001fb8:	222d      	movs	r2, #45	; 0x2d
 8001fba:	425b      	negs	r3, r3
 8001fbc:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8001fc0:	4962      	ldr	r1, [pc, #392]	; (800214c <_printf_i+0x23c>)
 8001fc2:	220a      	movs	r2, #10
 8001fc4:	e017      	b.n	8001ff6 <_printf_i+0xe6>
 8001fc6:	6820      	ldr	r0, [r4, #0]
 8001fc8:	6819      	ldr	r1, [r3, #0]
 8001fca:	f010 0f80 	tst.w	r0, #128	; 0x80
 8001fce:	d003      	beq.n	8001fd8 <_printf_i+0xc8>
 8001fd0:	1d08      	adds	r0, r1, #4
 8001fd2:	6018      	str	r0, [r3, #0]
 8001fd4:	680b      	ldr	r3, [r1, #0]
 8001fd6:	e006      	b.n	8001fe6 <_printf_i+0xd6>
 8001fd8:	f010 0f40 	tst.w	r0, #64	; 0x40
 8001fdc:	f101 0004 	add.w	r0, r1, #4
 8001fe0:	6018      	str	r0, [r3, #0]
 8001fe2:	d0f7      	beq.n	8001fd4 <_printf_i+0xc4>
 8001fe4:	880b      	ldrh	r3, [r1, #0]
 8001fe6:	2a6f      	cmp	r2, #111	; 0x6f
 8001fe8:	bf14      	ite	ne
 8001fea:	220a      	movne	r2, #10
 8001fec:	2208      	moveq	r2, #8
 8001fee:	4957      	ldr	r1, [pc, #348]	; (800214c <_printf_i+0x23c>)
 8001ff0:	2000      	movs	r0, #0
 8001ff2:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8001ff6:	6865      	ldr	r5, [r4, #4]
 8001ff8:	2d00      	cmp	r5, #0
 8001ffa:	60a5      	str	r5, [r4, #8]
 8001ffc:	f2c0 809c 	blt.w	8002138 <_printf_i+0x228>
 8002000:	6820      	ldr	r0, [r4, #0]
 8002002:	f020 0004 	bic.w	r0, r0, #4
 8002006:	6020      	str	r0, [r4, #0]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d13f      	bne.n	800208c <_printf_i+0x17c>
 800200c:	2d00      	cmp	r5, #0
 800200e:	f040 8095 	bne.w	800213c <_printf_i+0x22c>
 8002012:	4675      	mov	r5, lr
 8002014:	2a08      	cmp	r2, #8
 8002016:	d10b      	bne.n	8002030 <_printf_i+0x120>
 8002018:	6823      	ldr	r3, [r4, #0]
 800201a:	07da      	lsls	r2, r3, #31
 800201c:	d508      	bpl.n	8002030 <_printf_i+0x120>
 800201e:	6923      	ldr	r3, [r4, #16]
 8002020:	6862      	ldr	r2, [r4, #4]
 8002022:	429a      	cmp	r2, r3
 8002024:	bfde      	ittt	le
 8002026:	2330      	movle	r3, #48	; 0x30
 8002028:	f805 3c01 	strble.w	r3, [r5, #-1]
 800202c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002030:	ebae 0305 	sub.w	r3, lr, r5
 8002034:	6123      	str	r3, [r4, #16]
 8002036:	f8cd 8000 	str.w	r8, [sp]
 800203a:	463b      	mov	r3, r7
 800203c:	aa03      	add	r2, sp, #12
 800203e:	4621      	mov	r1, r4
 8002040:	4630      	mov	r0, r6
 8002042:	f7ff feed 	bl	8001e20 <_printf_common>
 8002046:	3001      	adds	r0, #1
 8002048:	d155      	bne.n	80020f6 <_printf_i+0x1e6>
 800204a:	f04f 30ff 	mov.w	r0, #4294967295
 800204e:	b005      	add	sp, #20
 8002050:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002054:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8002058:	493c      	ldr	r1, [pc, #240]	; (800214c <_printf_i+0x23c>)
 800205a:	6822      	ldr	r2, [r4, #0]
 800205c:	6818      	ldr	r0, [r3, #0]
 800205e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002062:	f100 0504 	add.w	r5, r0, #4
 8002066:	601d      	str	r5, [r3, #0]
 8002068:	d001      	beq.n	800206e <_printf_i+0x15e>
 800206a:	6803      	ldr	r3, [r0, #0]
 800206c:	e002      	b.n	8002074 <_printf_i+0x164>
 800206e:	0655      	lsls	r5, r2, #25
 8002070:	d5fb      	bpl.n	800206a <_printf_i+0x15a>
 8002072:	8803      	ldrh	r3, [r0, #0]
 8002074:	07d0      	lsls	r0, r2, #31
 8002076:	bf44      	itt	mi
 8002078:	f042 0220 	orrmi.w	r2, r2, #32
 800207c:	6022      	strmi	r2, [r4, #0]
 800207e:	b91b      	cbnz	r3, 8002088 <_printf_i+0x178>
 8002080:	6822      	ldr	r2, [r4, #0]
 8002082:	f022 0220 	bic.w	r2, r2, #32
 8002086:	6022      	str	r2, [r4, #0]
 8002088:	2210      	movs	r2, #16
 800208a:	e7b1      	b.n	8001ff0 <_printf_i+0xe0>
 800208c:	4675      	mov	r5, lr
 800208e:	fbb3 f0f2 	udiv	r0, r3, r2
 8002092:	fb02 3310 	mls	r3, r2, r0, r3
 8002096:	5ccb      	ldrb	r3, [r1, r3]
 8002098:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800209c:	4603      	mov	r3, r0
 800209e:	2800      	cmp	r0, #0
 80020a0:	d1f5      	bne.n	800208e <_printf_i+0x17e>
 80020a2:	e7b7      	b.n	8002014 <_printf_i+0x104>
 80020a4:	6808      	ldr	r0, [r1, #0]
 80020a6:	681a      	ldr	r2, [r3, #0]
 80020a8:	f010 0f80 	tst.w	r0, #128	; 0x80
 80020ac:	6949      	ldr	r1, [r1, #20]
 80020ae:	d004      	beq.n	80020ba <_printf_i+0x1aa>
 80020b0:	1d10      	adds	r0, r2, #4
 80020b2:	6018      	str	r0, [r3, #0]
 80020b4:	6813      	ldr	r3, [r2, #0]
 80020b6:	6019      	str	r1, [r3, #0]
 80020b8:	e007      	b.n	80020ca <_printf_i+0x1ba>
 80020ba:	f010 0f40 	tst.w	r0, #64	; 0x40
 80020be:	f102 0004 	add.w	r0, r2, #4
 80020c2:	6018      	str	r0, [r3, #0]
 80020c4:	6813      	ldr	r3, [r2, #0]
 80020c6:	d0f6      	beq.n	80020b6 <_printf_i+0x1a6>
 80020c8:	8019      	strh	r1, [r3, #0]
 80020ca:	2300      	movs	r3, #0
 80020cc:	4675      	mov	r5, lr
 80020ce:	6123      	str	r3, [r4, #16]
 80020d0:	e7b1      	b.n	8002036 <_printf_i+0x126>
 80020d2:	681a      	ldr	r2, [r3, #0]
 80020d4:	1d11      	adds	r1, r2, #4
 80020d6:	6019      	str	r1, [r3, #0]
 80020d8:	6815      	ldr	r5, [r2, #0]
 80020da:	2100      	movs	r1, #0
 80020dc:	6862      	ldr	r2, [r4, #4]
 80020de:	4628      	mov	r0, r5
 80020e0:	f000 f846 	bl	8002170 <memchr>
 80020e4:	b108      	cbz	r0, 80020ea <_printf_i+0x1da>
 80020e6:	1b40      	subs	r0, r0, r5
 80020e8:	6060      	str	r0, [r4, #4]
 80020ea:	6863      	ldr	r3, [r4, #4]
 80020ec:	6123      	str	r3, [r4, #16]
 80020ee:	2300      	movs	r3, #0
 80020f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80020f4:	e79f      	b.n	8002036 <_printf_i+0x126>
 80020f6:	6923      	ldr	r3, [r4, #16]
 80020f8:	462a      	mov	r2, r5
 80020fa:	4639      	mov	r1, r7
 80020fc:	4630      	mov	r0, r6
 80020fe:	47c0      	blx	r8
 8002100:	3001      	adds	r0, #1
 8002102:	d0a2      	beq.n	800204a <_printf_i+0x13a>
 8002104:	6823      	ldr	r3, [r4, #0]
 8002106:	079b      	lsls	r3, r3, #30
 8002108:	d507      	bpl.n	800211a <_printf_i+0x20a>
 800210a:	2500      	movs	r5, #0
 800210c:	f104 0919 	add.w	r9, r4, #25
 8002110:	68e3      	ldr	r3, [r4, #12]
 8002112:	9a03      	ldr	r2, [sp, #12]
 8002114:	1a9b      	subs	r3, r3, r2
 8002116:	429d      	cmp	r5, r3
 8002118:	db05      	blt.n	8002126 <_printf_i+0x216>
 800211a:	68e0      	ldr	r0, [r4, #12]
 800211c:	9b03      	ldr	r3, [sp, #12]
 800211e:	4298      	cmp	r0, r3
 8002120:	bfb8      	it	lt
 8002122:	4618      	movlt	r0, r3
 8002124:	e793      	b.n	800204e <_printf_i+0x13e>
 8002126:	2301      	movs	r3, #1
 8002128:	464a      	mov	r2, r9
 800212a:	4639      	mov	r1, r7
 800212c:	4630      	mov	r0, r6
 800212e:	47c0      	blx	r8
 8002130:	3001      	adds	r0, #1
 8002132:	d08a      	beq.n	800204a <_printf_i+0x13a>
 8002134:	3501      	adds	r5, #1
 8002136:	e7eb      	b.n	8002110 <_printf_i+0x200>
 8002138:	2b00      	cmp	r3, #0
 800213a:	d1a7      	bne.n	800208c <_printf_i+0x17c>
 800213c:	780b      	ldrb	r3, [r1, #0]
 800213e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002142:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002146:	e765      	b.n	8002014 <_printf_i+0x104>
 8002148:	08002562 	.word	0x08002562
 800214c:	08002551 	.word	0x08002551

08002150 <_sbrk_r>:
 8002150:	b538      	push	{r3, r4, r5, lr}
 8002152:	2300      	movs	r3, #0
 8002154:	4c05      	ldr	r4, [pc, #20]	; (800216c <_sbrk_r+0x1c>)
 8002156:	4605      	mov	r5, r0
 8002158:	4608      	mov	r0, r1
 800215a:	6023      	str	r3, [r4, #0]
 800215c:	f7ff fb14 	bl	8001788 <_sbrk>
 8002160:	1c43      	adds	r3, r0, #1
 8002162:	d102      	bne.n	800216a <_sbrk_r+0x1a>
 8002164:	6823      	ldr	r3, [r4, #0]
 8002166:	b103      	cbz	r3, 800216a <_sbrk_r+0x1a>
 8002168:	602b      	str	r3, [r5, #0]
 800216a:	bd38      	pop	{r3, r4, r5, pc}
 800216c:	20000154 	.word	0x20000154

08002170 <memchr>:
 8002170:	b510      	push	{r4, lr}
 8002172:	b2c9      	uxtb	r1, r1
 8002174:	4402      	add	r2, r0
 8002176:	4290      	cmp	r0, r2
 8002178:	4603      	mov	r3, r0
 800217a:	d101      	bne.n	8002180 <memchr+0x10>
 800217c:	2000      	movs	r0, #0
 800217e:	bd10      	pop	{r4, pc}
 8002180:	781c      	ldrb	r4, [r3, #0]
 8002182:	3001      	adds	r0, #1
 8002184:	428c      	cmp	r4, r1
 8002186:	d1f6      	bne.n	8002176 <memchr+0x6>
 8002188:	4618      	mov	r0, r3
 800218a:	bd10      	pop	{r4, pc}

0800218c <memcpy>:
 800218c:	b510      	push	{r4, lr}
 800218e:	1e43      	subs	r3, r0, #1
 8002190:	440a      	add	r2, r1
 8002192:	4291      	cmp	r1, r2
 8002194:	d100      	bne.n	8002198 <memcpy+0xc>
 8002196:	bd10      	pop	{r4, pc}
 8002198:	f811 4b01 	ldrb.w	r4, [r1], #1
 800219c:	f803 4f01 	strb.w	r4, [r3, #1]!
 80021a0:	e7f7      	b.n	8002192 <memcpy+0x6>

080021a2 <memmove>:
 80021a2:	4288      	cmp	r0, r1
 80021a4:	b510      	push	{r4, lr}
 80021a6:	eb01 0302 	add.w	r3, r1, r2
 80021aa:	d803      	bhi.n	80021b4 <memmove+0x12>
 80021ac:	1e42      	subs	r2, r0, #1
 80021ae:	4299      	cmp	r1, r3
 80021b0:	d10c      	bne.n	80021cc <memmove+0x2a>
 80021b2:	bd10      	pop	{r4, pc}
 80021b4:	4298      	cmp	r0, r3
 80021b6:	d2f9      	bcs.n	80021ac <memmove+0xa>
 80021b8:	1881      	adds	r1, r0, r2
 80021ba:	1ad2      	subs	r2, r2, r3
 80021bc:	42d3      	cmn	r3, r2
 80021be:	d100      	bne.n	80021c2 <memmove+0x20>
 80021c0:	bd10      	pop	{r4, pc}
 80021c2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80021c6:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80021ca:	e7f7      	b.n	80021bc <memmove+0x1a>
 80021cc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80021d0:	f802 4f01 	strb.w	r4, [r2, #1]!
 80021d4:	e7eb      	b.n	80021ae <memmove+0xc>

080021d6 <__malloc_lock>:
 80021d6:	4770      	bx	lr

080021d8 <__malloc_unlock>:
 80021d8:	4770      	bx	lr

080021da <_realloc_r>:
 80021da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021dc:	4607      	mov	r7, r0
 80021de:	4614      	mov	r4, r2
 80021e0:	460e      	mov	r6, r1
 80021e2:	b921      	cbnz	r1, 80021ee <_realloc_r+0x14>
 80021e4:	4611      	mov	r1, r2
 80021e6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80021ea:	f7ff bc6b 	b.w	8001ac4 <_malloc_r>
 80021ee:	b922      	cbnz	r2, 80021fa <_realloc_r+0x20>
 80021f0:	f7ff fc1c 	bl	8001a2c <_free_r>
 80021f4:	4625      	mov	r5, r4
 80021f6:	4628      	mov	r0, r5
 80021f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80021fa:	f000 f814 	bl	8002226 <_malloc_usable_size_r>
 80021fe:	4284      	cmp	r4, r0
 8002200:	d90f      	bls.n	8002222 <_realloc_r+0x48>
 8002202:	4621      	mov	r1, r4
 8002204:	4638      	mov	r0, r7
 8002206:	f7ff fc5d 	bl	8001ac4 <_malloc_r>
 800220a:	4605      	mov	r5, r0
 800220c:	2800      	cmp	r0, #0
 800220e:	d0f2      	beq.n	80021f6 <_realloc_r+0x1c>
 8002210:	4631      	mov	r1, r6
 8002212:	4622      	mov	r2, r4
 8002214:	f7ff ffba 	bl	800218c <memcpy>
 8002218:	4631      	mov	r1, r6
 800221a:	4638      	mov	r0, r7
 800221c:	f7ff fc06 	bl	8001a2c <_free_r>
 8002220:	e7e9      	b.n	80021f6 <_realloc_r+0x1c>
 8002222:	4635      	mov	r5, r6
 8002224:	e7e7      	b.n	80021f6 <_realloc_r+0x1c>

08002226 <_malloc_usable_size_r>:
 8002226:	f851 0c04 	ldr.w	r0, [r1, #-4]
 800222a:	2800      	cmp	r0, #0
 800222c:	f1a0 0004 	sub.w	r0, r0, #4
 8002230:	bfbc      	itt	lt
 8002232:	580b      	ldrlt	r3, [r1, r0]
 8002234:	18c0      	addlt	r0, r0, r3
 8002236:	4770      	bx	lr

08002238 <_init>:
 8002238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800223a:	bf00      	nop
 800223c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800223e:	bc08      	pop	{r3}
 8002240:	469e      	mov	lr, r3
 8002242:	4770      	bx	lr

08002244 <_fini>:
 8002244:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002246:	bf00      	nop
 8002248:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800224a:	bc08      	pop	{r3}
 800224c:	469e      	mov	lr, r3
 800224e:	4770      	bx	lr
