{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646164071065 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646164071081 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 01 13:47:50 2022 " "Processing started: Tue Mar 01 13:47:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646164071081 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646164071081 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mProjCircuit -c mProjCircuit " "Command: quartus_map --read_settings_files=on --write_settings_files=off mProjCircuit -c mProjCircuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646164071081 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646164071409 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646164071409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mprojcircuit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mprojcircuit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mProjCircuit " "Found entity 1: mProjCircuit" {  } { { "mProjCircuit.bdf" "" { Schematic "U:/CPRE281/mProj/mProjCircuit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646164076002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646164076002 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "primeFinal.v " "Can't analyze file -- file primeFinal.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1646164076002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block2 " "Found entity 1: Block2" {  } { { "Block2.bdf" "" { Schematic "U:/CPRE281/mProj/Block2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646164076111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646164076111 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mProjCircuit " "Elaborating entity \"mProjCircuit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646164076174 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bobs_circuit.v 1 1 " "Using design file bobs_circuit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bobs_circuit " "Found entity 1: bobs_circuit" {  } { { "bobs_circuit.v" "" { Text "U:/CPRE281/mProj/bobs_circuit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646164076346 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1646164076346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bobs_circuit bobs_circuit:inst " "Elaborating entity \"bobs_circuit\" for hierarchy \"bobs_circuit:inst\"" {  } { { "mProjCircuit.bdf" "inst" { Schematic "U:/CPRE281/mProj/mProjCircuit.bdf" { { 96 456 568 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646164076346 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "gdfx_temp0 inst3 " "Net \"gdfx_temp0\", which fans out to \"inst3\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "A " "Net is fed by \"A\"" {  } { { "mProjCircuit.bdf" "A" { Schematic "U:/CPRE281/mProj/mProjCircuit.bdf" { { 120 24 192 136 "A" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1646164076642 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "inst5 " "Net is fed by \"inst5\"" {  } { { "mProjCircuit.bdf" "inst5" { Schematic "U:/CPRE281/mProj/mProjCircuit.bdf" { { 296 344 392 328 "inst5" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1646164076642 ""}  } { { "mProjCircuit.bdf" "inst3" { Schematic "U:/CPRE281/mProj/mProjCircuit.bdf" { { 312 432 496 392 "inst3" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1646164076642 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "gdfx_temp1 inst4 " "Net \"gdfx_temp1\", which fans out to \"inst4\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "B " "Net is fed by \"B\"" {  } { { "mProjCircuit.bdf" "B" { Schematic "U:/CPRE281/mProj/mProjCircuit.bdf" { { 136 16 184 152 "B" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1646164076642 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "inst6 " "Net is fed by \"inst6\"" {  } { { "mProjCircuit.bdf" "inst6" { Schematic "U:/CPRE281/mProj/mProjCircuit.bdf" { { 328 352 400 360 "inst6" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1646164076642 ""}  } { { "mProjCircuit.bdf" "inst4" { Schematic "U:/CPRE281/mProj/mProjCircuit.bdf" { { 496 424 488 544 "inst4" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1646164076642 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646164076955 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 01 13:47:56 2022 " "Processing ended: Tue Mar 01 13:47:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646164076955 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646164076955 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646164076955 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646164076955 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646164077830 ""}
