--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml MECHANICAL_CLOCK.twx MECHANICAL_CLOCK.ncd -o
MECHANICAL_CLOCK.twr MECHANICAL_CLOCK.pcf -ucf MECHANICAL_CLOCK.ucf

Design file:              MECHANICAL_CLOCK.ncd
Physical constraint file: MECHANICAL_CLOCK.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
MODE_BUTTON |    2.456(R)|      SLOW  |   -0.026(R)|      SLOW  |CLK_BUFGP         |   0.000|
RX          |    4.583(R)|      SLOW  |   -1.122(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
INDEX_RX<0>   |         8.116(R)|      SLOW  |         4.301(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_RX<1>   |         7.871(R)|      SLOW  |         4.089(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_RX<2>   |         8.252(R)|      SLOW  |         4.411(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_RX<3>   |         8.556(R)|      SLOW  |         4.618(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_TX<0>   |         8.467(R)|      SLOW  |         4.544(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_TX<1>   |         8.787(R)|      SLOW  |         4.817(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_TX<2>   |         8.665(R)|      SLOW  |         4.704(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_TX<3>   |         8.801(R)|      SLOW  |         4.815(R)|      FAST  |CLK_BUFGP         |   0.000|
MODE_LED      |         8.267(R)|      SLOW  |         4.448(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<0>|         9.531(R)|      SLOW  |         4.285(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<1>|         9.735(R)|      SLOW  |         4.451(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<2>|         9.487(R)|      SLOW  |         4.469(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<3>|         9.603(R)|      SLOW  |         4.541(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<4>|         9.807(R)|      SLOW  |         4.580(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<5>|         9.637(R)|      SLOW  |         4.390(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<6>|         9.638(R)|      SLOW  |         4.398(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<7>|         9.123(R)|      SLOW  |         4.192(R)|      FAST  |CLK_BUFGP         |   0.000|
RX_EN         |         8.009(R)|      SLOW  |         4.167(R)|      FAST  |CLK_BUFGP         |   0.000|
TX            |         8.819(R)|      SLOW  |         4.716(R)|      FAST  |CLK_BUFGP         |   0.000|
TX_ACTIVE     |         8.873(R)|      SLOW  |         4.752(R)|      FAST  |CLK_BUFGP         |   0.000|
TX_DONE       |         9.439(R)|      SLOW  |         5.093(R)|      FAST  |CLK_BUFGP         |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
CLK                |    4.420|         |         |         |
RESET_BUTTON       |    6.628|    6.628|         |         |
RESET_SECOND_BUTTON|    5.335|    5.335|         |         |
SEND_BUTTON        |    4.661|    8.689|         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET_BUTTON
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
CLK                |         |         |    3.051|         |
RESET_BUTTON       |         |         |    1.813|    1.813|
RESET_SECOND_BUTTON|         |         |    0.370|    0.370|
SEND_BUTTON        |         |         |         |   -0.101|
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET_SECOND_BUTTON
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
CLK                |         |         |    2.587|         |
RESET_BUTTON       |         |         |    3.254|    3.254|
RESET_SECOND_BUTTON|         |         |    1.184|    1.184|
SEND_BUTTON        |         |         |         |   -0.101|
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock SEND_BUTTON
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
CLK                |         |         |    9.144|         |
RESET_BUTTON       |         |         |         |    2.207|
RESET_SECOND_BUTTON|         |         |         |   -1.123|
SEND_BUTTON        |         |         |    1.016|    1.016|
-------------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
INPUT_DATA<0>  |OUTPUT_DATA<0> |    8.763|
INPUT_DATA<0>  |OUTPUT_DATA<1> |    8.544|
INPUT_DATA<0>  |OUTPUT_DATA<2> |    8.672|
INPUT_DATA<0>  |OUTPUT_DATA<3> |    8.713|
INPUT_DATA<0>  |OUTPUT_DATA<4> |    8.580|
INPUT_DATA<0>  |OUTPUT_DATA<5> |    8.163|
INPUT_DATA<0>  |OUTPUT_DATA<6> |    8.637|
INPUT_DATA<0>  |OUTPUT_DATA<7> |    8.583|
INPUT_DATA<1>  |OUTPUT_DATA<0> |    9.710|
INPUT_DATA<1>  |OUTPUT_DATA<1> |    9.716|
INPUT_DATA<1>  |OUTPUT_DATA<2> |   10.050|
INPUT_DATA<1>  |OUTPUT_DATA<3> |    9.955|
INPUT_DATA<1>  |OUTPUT_DATA<4> |   10.058|
INPUT_DATA<1>  |OUTPUT_DATA<5> |    9.887|
INPUT_DATA<1>  |OUTPUT_DATA<6> |    9.861|
INPUT_DATA<1>  |OUTPUT_DATA<7> |    9.633|
INPUT_DATA<2>  |OUTPUT_DATA<0> |    9.394|
INPUT_DATA<2>  |OUTPUT_DATA<1> |    9.607|
INPUT_DATA<2>  |OUTPUT_DATA<2> |    9.487|
INPUT_DATA<2>  |OUTPUT_DATA<3> |    9.522|
INPUT_DATA<2>  |OUTPUT_DATA<4> |    9.393|
INPUT_DATA<2>  |OUTPUT_DATA<5> |    9.091|
INPUT_DATA<2>  |OUTPUT_DATA<6> |    9.337|
INPUT_DATA<2>  |OUTPUT_DATA<7> |    9.427|
INPUT_DATA<3>  |OUTPUT_DATA<0> |    8.855|
INPUT_DATA<3>  |OUTPUT_DATA<1> |    8.755|
INPUT_DATA<3>  |OUTPUT_DATA<2> |    8.735|
INPUT_DATA<3>  |OUTPUT_DATA<3> |    8.479|
INPUT_DATA<3>  |OUTPUT_DATA<4> |    8.260|
INPUT_DATA<3>  |OUTPUT_DATA<5> |    8.571|
INPUT_DATA<3>  |OUTPUT_DATA<6> |    8.036|
INPUT_DATA<3>  |OUTPUT_DATA<7> |    8.072|
RX             |RX_LED         |    9.253|
---------------+---------------+---------+


Analysis completed Thu May 26 02:35:01 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4590 MB



