#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Dec  6 14:47:17 2024
# Process ID: 12560
# Current directory: C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11056 C:\Users\marco\OneDrive\Documentos\GitHub\ProyectoVHDLCarRechDan\project\project_1.xpr
# Log file: C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/project/vivado.log
# Journal file: C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/project\vivado.jou
# Running On        :PortatilMarcos
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :11th Gen Intel(R) Core(TM) i7-1165G7 @ 2.80GHz
# CPU Frequency     :2803 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :16948 MB
# Swap memory       :3355 MB
# Total Virtual     :20303 MB
# Available Virtual :9900 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/project/project_1.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/CompSecuencia_tb_behav.wcfg
source CompSecuencia_tb.tcl
save_wave_config {C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/CompSecuencia_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/CompSecuencia_tb_behav.wcfg
source CompSecuencia_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/CompSecuencia_tb_behav.wcfg
source CompSecuencia_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/CompSecuencia_tb_behav.wcfg
source CompSecuencia_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/CompSecuencia_tb_behav.wcfg
source CompSecuencia_tb.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
open_wave_config C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/CompSecuencia_tb_behav.wcfg
source CompSecuencia_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/CompSecuencia_tb_behav.wcfg
source CompSecuencia_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/CompSecuencia_tb_behav.wcfg
source CompSecuencia_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/CompSecuencia_tb_behav.wcfg
source CompSecuencia_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/CompSecuencia_tb_behav.wcfg
source CompSecuencia_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/CompSecuencia_tb_behav.wcfg
source CompSecuencia_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/CompSecuencia_tb_behav.wcfg
source CompSecuencia_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/CompSecuencia_tb_behav.wcfg
source CompSecuencia_tb.tcl
save_wave_config {C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/CompSecuencia_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/CompSecuencia_tb_behav.wcfg
source CompSecuencia_tb.tcl
save_wave_config {C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/CompSecuencia_tb_behav.wcfg}
set_property is_enabled false [get_files  C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/CompSecuencia_tb_behav.wcfg]
close_sim
launch_simulation
source CompSecuencia_tb.tcl
close_sim
launch_simulation
source CompSecuencia_tb.tcl
close_sim
launch_simulation
source CompSecuencia_tb.tcl
close_sim
