
---------- Begin Simulation Statistics ----------
host_inst_rate                                 355169                       # Simulator instruction rate (inst/s)
host_mem_usage                                 406220                       # Number of bytes of host memory used
host_seconds                                    56.31                       # Real time elapsed on the host
host_tick_rate                              316463165                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.017821                       # Number of seconds simulated
sim_ticks                                 17820532000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4255976                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 31685.855651                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 25350.360231                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4230510                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency      806912000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.005984                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                25466                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits             11586                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency    351863000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.003261                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           13880                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2851610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 54497.934733                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 54077.590278                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2799899                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency    2818142703                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.018134                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses               51711                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            25442                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   1420564219                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.009212                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          26269                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs  8820.656086                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 43293.751701                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                 242.170129                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs              3623                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            8965                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs     31957237                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    388128484                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             7107586                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 46970.660987                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 44146.235747                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7030409                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      3625054703                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.010858                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                 77177                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits              37028                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   1772427219                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.005649                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            40149                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.966549                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            989.746193                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            7107586                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 46970.660987                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 44146.235747                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7030409                       # number of overall hits
system.cpu.dcache.overall_miss_latency     3625054703                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.010858                       # miss rate for overall accesses
system.cpu.dcache.overall_misses                77177                       # number of overall misses
system.cpu.dcache.overall_mshr_hits             37028                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   1772427219                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.005649                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           40149                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  28101                       # number of replacements
system.cpu.dcache.sampled_refs                  29125                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                989.746193                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7053205                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           505685574000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    25301                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11159055                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14024.071261                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11148.597193                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11084007                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency     1052478500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.006725                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                75048                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              2299                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    811027000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.006519                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           72747                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 152.359579                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11159055                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14024.071261                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11148.597193                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11084007                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency      1052478500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.006725                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 75048                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               2299                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    811027000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.006519                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            72747                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.809934                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            414.686193                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11159055                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14024.071261                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11148.597193                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11084007                       # number of overall hits
system.cpu.icache.overall_miss_latency     1052478500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.006725                       # miss rate for overall accesses
system.cpu.icache.overall_misses                75048                       # number of overall misses
system.cpu.icache.overall_mshr_hits              2299                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    811027000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.006519                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           72747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  72308                       # number of replacements
system.cpu.icache.sampled_refs                  72749                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                414.686193                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11084007                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 75405.034136                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      1184009846                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 15702                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    15245                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     79237.095156                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 73060.737668                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         8267                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency            552916450                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.457724                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       6978                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                    1241                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       419149452                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.376320                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  5737                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      86629                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       82368.043088                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  81791.201576                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          84401                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              183516000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.025719                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                         2228                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       703                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         124568000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.017581                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    1523                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   11024                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    57110.902213                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 41181.431694                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           629590586                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     11024                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      453984103                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                11024                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    25301                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        25301                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           5.224454                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      101874                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        79994.834890                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   74892.211019                       # average overall mshr miss latency
system.l2.demand_hits                           92668                       # number of demand (read+write) hits
system.l2.demand_miss_latency               736432450                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.090367                       # miss rate for demand accesses
system.l2.demand_misses                          9206                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       1944                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          543717452                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.071265                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                     7260                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.050785                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.248375                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                    832.059783                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4069.382391                       # Average occupied blocks per context
system.l2.overall_accesses                     101874                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       79994.834890                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  75242.892518                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          92668                       # number of overall hits
system.l2.overall_miss_latency              736432450                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.090367                       # miss rate for overall accesses
system.l2.overall_misses                         9206                       # number of overall misses
system.l2.overall_mshr_hits                      1944                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        1727727298                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.225396                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   22962                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.318940                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          5008                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        14974                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted            1527                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        39045                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            20065                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         2479                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                           9400                       # number of replacements
system.l2.sampled_refs                          17224                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       4901.442174                       # Cycle average of tags in use
system.l2.total_refs                            89986                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             8470                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3533281                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3533187                       # DTB hits
system.switch_cpus.dtb.data_misses                 94                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2118869                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2118830                       # DTB read hits
system.switch_cpus.dtb.read_misses                 39                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1414412                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1414357                       # DTB write hits
system.switch_cpus.dtb.write_misses                55                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10000112                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10000095                       # ITB hits
system.switch_cpus.itb.fetch_misses                17                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 29294735                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3723635                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         251503                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       406961                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        40328                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       467562                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         484456                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           5840                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       363562                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       372228                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      5974412                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.701512                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.412028                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      3021282     50.57%     50.57% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       907029     15.18%     65.75% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       417152      6.98%     72.73% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       402091      6.73%     79.46% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       404438      6.77%     86.23% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       192320      3.22%     89.45% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       144354      2.42%     91.87% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       113518      1.90%     93.77% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       372228      6.23%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      5974412                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10165532                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2313029                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3782914                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        40299                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10165532                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts       988725                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.634632                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.634632                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles       990035                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           31                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        11018                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     12530711                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3184150                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      1787792                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       192503                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           83                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        12434                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3900562                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3899113                       # DTB hits
system.switch_cpus_1.dtb.data_misses             1449                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2358802                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2358556                       # DTB read hits
system.switch_cpus_1.dtb.read_misses              246                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1541760                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1540557                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            1203                       # DTB write misses
system.switch_cpus_1.fetch.Branches            484456                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1158958                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             2984011                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        35948                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             12700028                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        127485                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.076336                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1158958                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       257343                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.001162                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      6166915                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.059381                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.351846                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        4341884     70.41%     70.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          33573      0.54%     70.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          75670      1.23%     72.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          57127      0.93%     73.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         161651      2.62%     75.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          46163      0.75%     76.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          50244      0.81%     77.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          39973      0.65%     77.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1360630     22.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      6166915                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                179413                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         378861                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              179282                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.674446                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4117586                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1590401                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7536505                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            10424901                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.753377                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5677829                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.642667                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             10430143                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        42314                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles         66905                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2601446                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       339197                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1739414                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     11156445                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2527185                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       107901                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     10626585                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents         1525                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          386                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       192503                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles         4706                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       189817                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        38659                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         3538                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       288393                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       269518                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3538                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         3512                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        38802                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.575715                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.575715                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      3976476     37.04%     37.04% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult       388755      3.62%     40.67% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     40.67% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1331466     12.40%     53.07% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     53.07% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        18157      0.17%     53.24% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult       851205      7.93%     61.17% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv         6164      0.06%     61.23% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     61.23% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2556424     23.82%     85.04% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1605840     14.96%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     10734487                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       361858                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.033710                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        51352     14.19%     14.19% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult        52967     14.64%     28.83% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     28.83% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd        16474      4.55%     33.38% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     33.38% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%     33.38% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        98274     27.16%     60.54% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     60.54% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     60.54% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       104346     28.84%     89.38% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        38445     10.62%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      6166915                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.740658                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     2.010053                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      2588840     41.98%     41.98% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1       988860     16.03%     58.01% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       656901     10.65%     68.67% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       590759      9.58%     78.25% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       612619      9.93%     88.18% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       343646      5.57%     93.75% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       244289      3.96%     97.71% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       102900      1.67%     99.38% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        38101      0.62%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      6166915                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.691449                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         10977163                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        10734487                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined       976941                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        36606                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       662463                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1158980                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1158958                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              22                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       654533                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       484884                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2601446                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1739414                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                6346328                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       494449                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8012480                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        57360                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      3286183                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       435137                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          370                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     18545192                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     12244377                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      9393160                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1694480                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       192503                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       499299                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      1380623                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       957111                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 28848                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
