#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x63eb2ba64c90 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0x63eb2ba84180_0 .var "t_a0", 0 0;
v0x63eb2ba84290_0 .net "t_byte_out", 7 0, L_0x63eb2ba85860;  1 drivers
v0x63eb2ba843a0_0 .var "t_clock", 0 0;
RS_0x77b3da2ef588 .resolv tri, v0x63eb2ba84580_0, L_0x63eb2ba85a10;
v0x63eb2ba84490_0 .net8 "t_d7_d0", 7 0, RS_0x77b3da2ef588;  2 drivers
v0x63eb2ba84580_0 .var "t_d7_d0_driver", 7 0;
v0x63eb2ba846b0_0 .net "t_dav_", 0 0, L_0x63eb2ba85730;  1 drivers
v0x63eb2ba847a0_0 .var "t_ior_", 0 0;
v0x63eb2ba84890_0 .var "t_iow_", 0 0;
v0x63eb2ba84980_0 .var "t_reset_", 0 0;
v0x63eb2ba84a20_0 .var "t_rfd", 0 0;
v0x63eb2ba84b10_0 .var "t_s_", 0 0;
S_0x63eb2ba64e20 .scope module, "hs_out" "hs_parallel_out" 2 11, 3 2 0, S_0x63eb2ba64c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset_";
    .port_info 2 /INPUT 1 "s_";
    .port_info 3 /INPUT 1 "ior_";
    .port_info 4 /INPUT 1 "iow_";
    .port_info 5 /INPUT 1 "a0";
    .port_info 6 /OUTPUT 1 "dav_";
    .port_info 7 /INPUT 1 "rfd";
    .port_info 8 /INOUT 8 "d7_d0";
    .port_info 9 /OUTPUT 8 "byte_out";
L_0x77b3da2a6180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x63eb2ba83380_0 .net/2u *"_ivl_0", 2 0, L_0x77b3da2a6180;  1 drivers
L_0x77b3da2a61c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x63eb2ba83480_0 .net/2u *"_ivl_2", 3 0, L_0x77b3da2a61c8;  1 drivers
v0x63eb2ba83560_0 .net *"_ivl_4", 7 0, L_0x63eb2ba858d0;  1 drivers
o0x77b3da2ef888 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x63eb2ba83620_0 name=_ivl_6
v0x63eb2ba83700_0 .net "a0", 0 0, v0x63eb2ba84180_0;  1 drivers
v0x63eb2ba837a0_0 .net "byte_out", 7 0, L_0x63eb2ba85860;  alias, 1 drivers
v0x63eb2ba83840_0 .net "clock", 0 0, v0x63eb2ba843a0_0;  1 drivers
v0x63eb2ba838e0_0 .net8 "d7_d0", 7 0, RS_0x77b3da2ef588;  alias, 2 drivers
v0x63eb2ba83980_0 .net "dav_", 0 0, L_0x63eb2ba85730;  alias, 1 drivers
v0x63eb2ba83a20_0 .net "e_b", 0 0, L_0x63eb2ba84c90;  1 drivers
v0x63eb2ba83ac0_0 .net "e_s", 0 0, L_0x63eb2ba84d30;  1 drivers
v0x63eb2ba83b60_0 .net "fo", 0 0, v0x63eb2ba829d0_0;  1 drivers
v0x63eb2ba83c00_0 .net "ior_", 0 0, v0x63eb2ba847a0_0;  1 drivers
v0x63eb2ba83cd0_0 .net "iow_", 0 0, v0x63eb2ba84890_0;  1 drivers
v0x63eb2ba83da0_0 .net "reset_", 0 0, v0x63eb2ba84980_0;  1 drivers
v0x63eb2ba83e70_0 .net "rfd", 0 0, v0x63eb2ba84a20_0;  1 drivers
v0x63eb2ba83f40_0 .net "s_", 0 0, v0x63eb2ba84b10_0;  1 drivers
L_0x63eb2ba858d0 .concat [ 4 1 3 0], L_0x77b3da2a61c8, v0x63eb2ba829d0_0, L_0x77b3da2a6180;
L_0x63eb2ba85a10 .functor MUXZ 8, o0x77b3da2ef888, L_0x63eb2ba858d0, L_0x63eb2ba84d30, C4<>;
S_0x63eb2ba5dcf0 .scope module, "comb" "hs_parallel_out_comb" 3 16, 3 93 0, S_0x63eb2ba64e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s_";
    .port_info 1 /INPUT 1 "ior_";
    .port_info 2 /INPUT 1 "iow_";
    .port_info 3 /INPUT 1 "a0";
    .port_info 4 /OUTPUT 1 "e_b";
    .port_info 5 /OUTPUT 1 "e_s";
v0x63eb2ba55d80_0 .net *"_ivl_11", 3 0, L_0x63eb2ba85050;  1 drivers
L_0x77b3da2a60a8 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x63eb2ba601a0_0 .net/2u *"_ivl_13", 3 0, L_0x77b3da2a60a8;  1 drivers
v0x63eb2ba81710_0 .net *"_ivl_15", 0 0, L_0x63eb2ba85330;  1 drivers
L_0x77b3da2a60f0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x63eb2ba817b0_0 .net/2u *"_ivl_17", 1 0, L_0x77b3da2a60f0;  1 drivers
L_0x77b3da2a6138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x63eb2ba81890_0 .net/2u *"_ivl_19", 1 0, L_0x77b3da2a6138;  1 drivers
v0x63eb2ba819c0_0 .net *"_ivl_21", 1 0, L_0x63eb2ba85410;  1 drivers
v0x63eb2ba81aa0_0 .net *"_ivl_23", 1 0, L_0x63eb2ba85550;  1 drivers
v0x63eb2ba81b80_0 .net *"_ivl_3", 3 0, L_0x63eb2ba84e70;  1 drivers
L_0x77b3da2a6018 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x63eb2ba81c60_0 .net/2u *"_ivl_5", 3 0, L_0x77b3da2a6018;  1 drivers
v0x63eb2ba81d40_0 .net *"_ivl_7", 0 0, L_0x63eb2ba84f10;  1 drivers
L_0x77b3da2a6060 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x63eb2ba81e00_0 .net/2u *"_ivl_9", 1 0, L_0x77b3da2a6060;  1 drivers
v0x63eb2ba81ee0_0 .net "a0", 0 0, v0x63eb2ba84180_0;  alias, 1 drivers
v0x63eb2ba81fa0_0 .net "e_b", 0 0, L_0x63eb2ba84c90;  alias, 1 drivers
v0x63eb2ba82060_0 .net "e_s", 0 0, L_0x63eb2ba84d30;  alias, 1 drivers
v0x63eb2ba82120_0 .net "ior_", 0 0, v0x63eb2ba847a0_0;  alias, 1 drivers
v0x63eb2ba821e0_0 .net "iow_", 0 0, v0x63eb2ba84890_0;  alias, 1 drivers
v0x63eb2ba822a0_0 .net "s_", 0 0, v0x63eb2ba84b10_0;  alias, 1 drivers
L_0x63eb2ba84c90 .part L_0x63eb2ba85550, 1, 1;
L_0x63eb2ba84d30 .part L_0x63eb2ba85550, 0, 1;
L_0x63eb2ba84e70 .concat [ 1 1 1 1], v0x63eb2ba84180_0, v0x63eb2ba84890_0, v0x63eb2ba847a0_0, v0x63eb2ba84b10_0;
L_0x63eb2ba84f10 .cmp/eq 4, L_0x63eb2ba84e70, L_0x77b3da2a6018;
L_0x63eb2ba85050 .concat [ 1 1 1 1], v0x63eb2ba84180_0, v0x63eb2ba84890_0, v0x63eb2ba847a0_0, v0x63eb2ba84b10_0;
L_0x63eb2ba85330 .cmp/eq 4, L_0x63eb2ba85050, L_0x77b3da2a60a8;
L_0x63eb2ba85410 .functor MUXZ 2, L_0x77b3da2a6138, L_0x77b3da2a60f0, L_0x63eb2ba85330, C4<>;
L_0x63eb2ba85550 .functor MUXZ 2, L_0x63eb2ba85410, L_0x77b3da2a6060, L_0x63eb2ba84f10, C4<>;
S_0x63eb2ba82420 .scope module, "seq" "hs_parallel_out_seq" 3 23, 3 33 0, S_0x63eb2ba64e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset_";
    .port_info 2 /INPUT 1 "e_b";
    .port_info 3 /OUTPUT 1 "dav_";
    .port_info 4 /INPUT 1 "rfd";
    .port_info 5 /OUTPUT 8 "byte_out";
    .port_info 6 /OUTPUT 1 "fo";
    .port_info 7 /INPUT 8 "d7_d0";
P_0x63eb2ba4aab0 .param/l "s0" 1 3 59, C4<00>;
P_0x63eb2ba4aaf0 .param/l "s1" 1 3 60, C4<01>;
P_0x63eb2ba4ab30 .param/l "s2" 1 3 61, C4<10>;
P_0x63eb2ba4ab70 .param/l "s3" 1 3 62, C4<11>;
L_0x63eb2ba85730 .functor BUFZ 1, v0x63eb2ba828f0_0, C4<0>, C4<0>, C4<0>;
L_0x63eb2ba85860 .functor BUFZ 8, v0x63eb2ba82b50_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x63eb2ba828f0_0 .var "DAV", 0 0;
v0x63eb2ba829d0_0 .var "FO", 0 0;
v0x63eb2ba82a90_0 .var "STAR", 1 0;
v0x63eb2ba82b50_0 .var "TBR", 7 0;
v0x63eb2ba82c30_0 .net "byte_out", 7 0, L_0x63eb2ba85860;  alias, 1 drivers
v0x63eb2ba82d60_0 .net "clock", 0 0, v0x63eb2ba843a0_0;  alias, 1 drivers
v0x63eb2ba82e20_0 .net8 "d7_d0", 7 0, RS_0x77b3da2ef588;  alias, 2 drivers
v0x63eb2ba82f00_0 .net "dav_", 0 0, L_0x63eb2ba85730;  alias, 1 drivers
v0x63eb2ba82fc0_0 .net "e_b", 0 0, L_0x63eb2ba84c90;  alias, 1 drivers
v0x63eb2ba83060_0 .net "fo", 0 0, v0x63eb2ba829d0_0;  alias, 1 drivers
v0x63eb2ba83100_0 .net "reset_", 0 0, v0x63eb2ba84980_0;  alias, 1 drivers
v0x63eb2ba831c0_0 .net "rfd", 0 0, v0x63eb2ba84a20_0;  alias, 1 drivers
E_0x63eb2ba5bb60 .event posedge, v0x63eb2ba82d60_0;
E_0x63eb2ba5bf80 .event anyedge, v0x63eb2ba83100_0;
    .scope S_0x63eb2ba82420;
T_0 ;
    %wait E_0x63eb2ba5bf80;
    %load/vec4 v0x63eb2ba83100_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63eb2ba828f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63eb2ba829d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x63eb2ba82a90_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x63eb2ba82420;
T_1 ;
    %wait E_0x63eb2ba5bb60;
    %load/vec4 v0x63eb2ba83100_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %delay 3, 0;
    %load/vec4 v0x63eb2ba82a90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_1.2, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_1.3, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_1.4, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/x;
    %jmp/1 T_1.5, 4;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0x63eb2ba82e20_0;
    %assign/vec4 v0x63eb2ba82b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63eb2ba829d0_0, 0;
    %load/vec4 v0x63eb2ba82fc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.7, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.8, 8;
T_1.7 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_1.8, 8;
 ; End of false expr.
    %blend;
T_1.8;
    %assign/vec4 v0x63eb2ba82a90_0, 0;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63eb2ba829d0_0, 0;
    %load/vec4 v0x63eb2ba82fc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.9, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_1.10, 8;
T_1.9 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_1.10, 8;
 ; End of false expr.
    %blend;
T_1.10;
    %assign/vec4 v0x63eb2ba82a90_0, 0;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63eb2ba828f0_0, 0;
    %load/vec4 v0x63eb2ba831c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.11, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_1.12, 8;
T_1.11 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_1.12, 8;
 ; End of false expr.
    %blend;
T_1.12;
    %assign/vec4 v0x63eb2ba82a90_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63eb2ba828f0_0, 0;
    %load/vec4 v0x63eb2ba831c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.13, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_1.14, 8;
T_1.13 ; End of true expr.
    %pushi/vec4 3, 0, 2;
    %jmp/0 T_1.14, 8;
 ; End of false expr.
    %blend;
T_1.14;
    %assign/vec4 v0x63eb2ba82a90_0, 0;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x63eb2ba64c90;
T_2 ;
T_2.0 ;
    %delay 3, 0;
    %load/vec4 v0x63eb2ba843a0_0;
    %inv;
    %store/vec4 v0x63eb2ba843a0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x63eb2ba64c90;
T_3 ;
    %vpi_call 2 21 "$dumpfile", "hs_parallel_out_waveform.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63eb2ba84b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63eb2ba847a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63eb2ba84890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63eb2ba84980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63eb2ba843a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63eb2ba84a20_0, 0, 1;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0x63eb2ba84580_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63eb2ba84b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63eb2ba84180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63eb2ba847a0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63eb2ba84180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63eb2ba847a0_0, 0, 1;
    %pushi/vec4 79, 0, 8;
    %store/vec4 v0x63eb2ba84580_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63eb2ba84890_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0x63eb2ba84580_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63eb2ba84890_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63eb2ba84180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63eb2ba847a0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63eb2ba84180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63eb2ba847a0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63eb2ba84a20_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63eb2ba84a20_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 76 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tests/hs_parallel_out_bench.v";
    "parallel_interfaces/hs_parallel_out.v";
