

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_458_1'
================================================================
* Date:           Tue Feb  8 11:01:43 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.019 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_458_1  |        4|        4|         3|          1|          1|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.01>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sub_ln155_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sub_ln155"   --->   Operation 7 'read' 'sub_ln155_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sub_ln542_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sub_ln542"   --->   Operation 8 'read' 'sub_ln542_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%br_ln0 = br void %.preheader22"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_34 = load i2 %i" [../src/ban.cpp:458]   --->   Operation 11 'load' 'i_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.44ns)   --->   "%icmp_ln458 = icmp_eq  i2 %i_34, i2 3" [../src/ban.cpp:458]   --->   Operation 12 'icmp' 'icmp_ln458' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.54ns)   --->   "%add_ln458 = add i2 %i_34, i2 1" [../src/ban.cpp:458]   --->   Operation 13 'add' 'add_ln458' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln458 = br i1 %icmp_ln458, void %.split45_ifconv, void %_ZNK3BanltERKS_.exit.loopexit.exitStub" [../src/ban.cpp:458]   --->   Operation 14 'br' 'br_ln458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln459 = zext i2 %i_34" [../src/ban.cpp:459]   --->   Operation 15 'zext' 'zext_ln459' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.78ns)   --->   "%add_ln459 = add i6 %sub_ln542_read, i6 %zext_ln459" [../src/ban.cpp:459]   --->   Operation 16 'add' 'add_ln459' <Predicate = (!icmp_ln458)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln459_1 = zext i6 %add_ln459" [../src/ban.cpp:459]   --->   Operation 17 'zext' 'zext_ln459_1' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%b_num_addr = getelementptr i32 %b_num, i64 0, i64 %zext_ln459_1" [../src/ban.cpp:459]   --->   Operation 18 'getelementptr' 'b_num_addr' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.78ns)   --->   "%add_ln459_1 = add i6 %sub_ln155_read, i6 %zext_ln459" [../src/ban.cpp:459]   --->   Operation 19 'add' 'add_ln459_1' <Predicate = (!icmp_ln458)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln459_2 = zext i6 %add_ln459_1" [../src/ban.cpp:459]   --->   Operation 20 'zext' 'zext_ln459_2' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%b_num_addr_12 = getelementptr i32 %b_num, i64 0, i64 %zext_ln459_2" [../src/ban.cpp:459]   --->   Operation 21 'getelementptr' 'b_num_addr_12' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.23ns)   --->   "%b_num_load = load i6 %b_num_addr" [../src/ban.cpp:459]   --->   Operation 22 'load' 'b_num_load' <Predicate = (!icmp_ln458)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 23 [2/2] (1.23ns)   --->   "%b_num_load_2 = load i6 %b_num_addr_12" [../src/ban.cpp:459]   --->   Operation 23 'load' 'b_num_load_2' <Predicate = (!icmp_ln458)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln458 = store i2 %add_ln458, i2 %i" [../src/ban.cpp:458]   --->   Operation 24 'store' 'store_ln458' <Predicate = (!icmp_ln458)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 4.01>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%solved = phi i1 %solved_2, void %.split45_ifconv, i1 0, void %newFuncRoot"   --->   Operation 25 'phi' 'solved' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%res_3 = phi i1 %or_ln459_2, void %.split45_ifconv, i1 0, void %newFuncRoot" [../src/ban.cpp:459]   --->   Operation 26 'phi' 'res_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 27 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (1.23ns)   --->   "%b_num_load = load i6 %b_num_addr" [../src/ban.cpp:459]   --->   Operation 29 'load' 'b_num_load' <Predicate = (!icmp_ln458)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 30 [1/2] (1.23ns)   --->   "%b_num_load_2 = load i6 %b_num_addr_12" [../src/ban.cpp:459]   --->   Operation 30 'load' 'b_num_load_2' <Predicate = (!icmp_ln458)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%bitcast_ln459 = bitcast i32 %b_num_load" [../src/ban.cpp:459]   --->   Operation 31 'bitcast' 'bitcast_ln459' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln459, i32 23, i32 30" [../src/ban.cpp:459]   --->   Operation 32 'partselect' 'tmp_s' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln459 = trunc i32 %bitcast_ln459" [../src/ban.cpp:459]   --->   Operation 33 'trunc' 'trunc_ln459' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%bitcast_ln459_1 = bitcast i32 %b_num_load_2" [../src/ban.cpp:459]   --->   Operation 34 'bitcast' 'bitcast_ln459_1' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_139 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln459_1, i32 23, i32 30" [../src/ban.cpp:459]   --->   Operation 35 'partselect' 'tmp_139' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln459_1 = trunc i32 %bitcast_ln459_1" [../src/ban.cpp:459]   --->   Operation 36 'trunc' 'trunc_ln459_1' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.84ns)   --->   "%icmp_ln459 = icmp_ne  i8 %tmp_s, i8 255" [../src/ban.cpp:459]   --->   Operation 37 'icmp' 'icmp_ln459' <Predicate = (!icmp_ln458)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.05ns)   --->   "%icmp_ln459_1 = icmp_eq  i23 %trunc_ln459, i23 0" [../src/ban.cpp:459]   --->   Operation 38 'icmp' 'icmp_ln459_1' <Predicate = (!icmp_ln458)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node and_ln459)   --->   "%or_ln459 = or i1 %icmp_ln459_1, i1 %icmp_ln459" [../src/ban.cpp:459]   --->   Operation 39 'or' 'or_ln459' <Predicate = (!icmp_ln458)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.84ns)   --->   "%icmp_ln459_2 = icmp_ne  i8 %tmp_139, i8 255" [../src/ban.cpp:459]   --->   Operation 40 'icmp' 'icmp_ln459_2' <Predicate = (!icmp_ln458)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.05ns)   --->   "%icmp_ln459_3 = icmp_eq  i23 %trunc_ln459_1, i23 0" [../src/ban.cpp:459]   --->   Operation 41 'icmp' 'icmp_ln459_3' <Predicate = (!icmp_ln458)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln459)   --->   "%or_ln459_1 = or i1 %icmp_ln459_3, i1 %icmp_ln459_2" [../src/ban.cpp:459]   --->   Operation 42 'or' 'or_ln459_1' <Predicate = (!icmp_ln458)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln459 = and i1 %or_ln459, i1 %or_ln459_1" [../src/ban.cpp:459]   --->   Operation 43 'and' 'and_ln459' <Predicate = (!icmp_ln458)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [2/2] (2.78ns)   --->   "%tmp_140 = fcmp_olt  i32 %b_num_load, i32 %b_num_load_2" [../src/ban.cpp:459]   --->   Operation 44 'fcmp' 'tmp_140' <Predicate = (!icmp_ln458)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [2/2] (2.78ns)   --->   "%tmp_141 = fcmp_ogt  i32 %b_num_load, i32 %b_num_load_2" [../src/ban.cpp:464]   --->   Operation 45 'fcmp' 'tmp_141' <Predicate = (!icmp_ln458)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln459 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %res_3_out, i1 %res_3" [../src/ban.cpp:459]   --->   Operation 60 'write' 'write_ln459' <Predicate = (icmp_ln458)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (icmp_ln458)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.64>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln457 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [../src/ban.cpp:457]   --->   Operation 46 'specloopname' 'specloopname_ln457' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_3 : Operation 47 [1/2] (2.78ns)   --->   "%tmp_140 = fcmp_olt  i32 %b_num_load, i32 %b_num_load_2" [../src/ban.cpp:459]   --->   Operation 47 'fcmp' 'tmp_140' <Predicate = (!icmp_ln458)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.28ns)   --->   "%and_ln459_1 = and i1 %and_ln459, i1 %tmp_140" [../src/ban.cpp:459]   --->   Operation 48 'and' 'and_ln459_1' <Predicate = (!icmp_ln458)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/2] (2.78ns)   --->   "%tmp_141 = fcmp_ogt  i32 %b_num_load, i32 %b_num_load_2" [../src/ban.cpp:464]   --->   Operation 49 'fcmp' 'tmp_141' <Predicate = (!icmp_ln458)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node solved_2)   --->   "%and_ln464 = and i1 %and_ln459, i1 %tmp_141" [../src/ban.cpp:464]   --->   Operation 50 'and' 'and_ln464' <Predicate = (!icmp_ln458)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln459_2)   --->   "%sel_tmp20 = xor i1 %solved, i1 1" [../src/ban.cpp:459]   --->   Operation 51 'xor' 'sel_tmp20' <Predicate = (!icmp_ln458)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln459_2 = and i1 %and_ln459_1, i1 %sel_tmp20" [../src/ban.cpp:459]   --->   Operation 52 'and' 'and_ln459_2' <Predicate = (!icmp_ln458)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.28ns)   --->   "%or_ln459_2 = or i1 %and_ln459_2, i1 %res_3" [../src/ban.cpp:459]   --->   Operation 53 'or' 'or_ln459_2' <Predicate = (!icmp_ln458)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node solved_2)   --->   "%or_ln459_3 = or i1 %solved, i1 %and_ln459_1" [../src/ban.cpp:459]   --->   Operation 54 'or' 'or_ln459_3' <Predicate = (!icmp_ln458)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node solved_2)   --->   "%xor_ln459 = xor i1 %or_ln459_3, i1 1" [../src/ban.cpp:459]   --->   Operation 55 'xor' 'xor_ln459' <Predicate = (!icmp_ln458)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node solved_2)   --->   "%and_ln464_1 = and i1 %and_ln464, i1 %xor_ln459" [../src/ban.cpp:464]   --->   Operation 56 'and' 'and_ln464_1' <Predicate = (!icmp_ln458)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node solved_2)   --->   "%or_ln459_4 = or i1 %and_ln459_2, i1 %and_ln464_1" [../src/ban.cpp:459]   --->   Operation 57 'or' 'or_ln459_4' <Predicate = (!icmp_ln458)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.28ns) (out node of the LUT)   --->   "%solved_2 = or i1 %solved, i1 %or_ln459_4" [../src/ban.cpp:459]   --->   Operation 58 'or' 'solved_2' <Predicate = (!icmp_ln458)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader22"   --->   Operation 59 'br' 'br_ln0' <Predicate = (!icmp_ln458)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sub_ln542]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_num]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ sub_ln155]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ res_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 0100]
sub_ln155_read     (read             ) [ 0000]
sub_ln542_read     (read             ) [ 0000]
store_ln0          (store            ) [ 0000]
br_ln0             (br               ) [ 0111]
i_34               (load             ) [ 0000]
icmp_ln458         (icmp             ) [ 0111]
add_ln458          (add              ) [ 0000]
br_ln458           (br               ) [ 0000]
zext_ln459         (zext             ) [ 0000]
add_ln459          (add              ) [ 0000]
zext_ln459_1       (zext             ) [ 0000]
b_num_addr         (getelementptr    ) [ 0110]
add_ln459_1        (add              ) [ 0000]
zext_ln459_2       (zext             ) [ 0000]
b_num_addr_12      (getelementptr    ) [ 0110]
store_ln458        (store            ) [ 0000]
solved             (phi              ) [ 0111]
res_3              (phi              ) [ 0111]
specpipeline_ln0   (specpipeline     ) [ 0000]
empty              (speclooptripcount) [ 0000]
b_num_load         (load             ) [ 0101]
b_num_load_2       (load             ) [ 0101]
bitcast_ln459      (bitcast          ) [ 0000]
tmp_s              (partselect       ) [ 0000]
trunc_ln459        (trunc            ) [ 0000]
bitcast_ln459_1    (bitcast          ) [ 0000]
tmp_139            (partselect       ) [ 0000]
trunc_ln459_1      (trunc            ) [ 0000]
icmp_ln459         (icmp             ) [ 0000]
icmp_ln459_1       (icmp             ) [ 0000]
or_ln459           (or               ) [ 0000]
icmp_ln459_2       (icmp             ) [ 0000]
icmp_ln459_3       (icmp             ) [ 0000]
or_ln459_1         (or               ) [ 0000]
and_ln459          (and              ) [ 0101]
specloopname_ln457 (specloopname     ) [ 0000]
tmp_140            (fcmp             ) [ 0000]
and_ln459_1        (and              ) [ 0000]
tmp_141            (fcmp             ) [ 0000]
and_ln464          (and              ) [ 0000]
sel_tmp20          (xor              ) [ 0000]
and_ln459_2        (and              ) [ 0000]
or_ln459_2         (or               ) [ 0111]
or_ln459_3         (or               ) [ 0000]
xor_ln459          (xor              ) [ 0000]
and_ln464_1        (and              ) [ 0000]
or_ln459_4         (or               ) [ 0000]
solved_2           (or               ) [ 0111]
br_ln0             (br               ) [ 0111]
write_ln459        (write            ) [ 0000]
ret_ln0            (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sub_ln542">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln542"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b_num">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_num"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sub_ln155">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln155"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="res_3_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_3_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="i_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="sub_ln155_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="6" slack="0"/>
<pin id="58" dir="0" index="1" bw="6" slack="0"/>
<pin id="59" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln155_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="sub_ln542_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="6" slack="0"/>
<pin id="64" dir="0" index="1" bw="6" slack="0"/>
<pin id="65" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln542_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="write_ln459_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="1" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln459/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="b_num_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="6" slack="0"/>
<pin id="79" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_num_addr/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="b_num_addr_12_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="6" slack="0"/>
<pin id="86" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_num_addr_12/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="6" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="0"/>
<pin id="94" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="95" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="32" slack="0"/>
<pin id="97" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_num_load/1 b_num_load_2/1 "/>
</bind>
</comp>

<comp id="100" class="1005" name="solved_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="1"/>
<pin id="102" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="solved (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="solved_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="1"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="1" slack="1"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="solved/2 "/>
</bind>
</comp>

<comp id="112" class="1005" name="res_3_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="1"/>
<pin id="114" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="res_3 (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="res_3_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="1"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="1" slack="1"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_3/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_140/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_141/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln0_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="2" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="i_34_load_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="2" slack="0"/>
<pin id="144" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_34/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="icmp_ln458_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="2" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln458/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="add_ln458_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="2" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln458/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="zext_ln459_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="2" slack="0"/>
<pin id="159" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln459/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="add_ln459_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="6" slack="0"/>
<pin id="163" dir="0" index="1" bw="2" slack="0"/>
<pin id="164" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln459/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="zext_ln459_1_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="6" slack="0"/>
<pin id="169" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln459_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="add_ln459_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="6" slack="0"/>
<pin id="174" dir="0" index="1" bw="2" slack="0"/>
<pin id="175" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln459_1/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln459_2_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="6" slack="0"/>
<pin id="180" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln459_2/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln458_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="2" slack="0"/>
<pin id="185" dir="0" index="1" bw="2" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln458/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="bitcast_ln459_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln459/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_s_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="0" index="2" bw="6" slack="0"/>
<pin id="196" dir="0" index="3" bw="6" slack="0"/>
<pin id="197" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="trunc_ln459_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln459/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="bitcast_ln459_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln459_1/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_139_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="0" index="2" bw="6" slack="0"/>
<pin id="214" dir="0" index="3" bw="6" slack="0"/>
<pin id="215" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_139/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="trunc_ln459_1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln459_1/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="icmp_ln459_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln459/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="icmp_ln459_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="23" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln459_1/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="or_ln459_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln459/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="icmp_ln459_2_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln459_2/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="icmp_ln459_3_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="23" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln459_3/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="or_ln459_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln459_1/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="and_ln459_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln459/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="and_ln459_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="1"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln459_1/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="and_ln464_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="1"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln464/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="sel_tmp20_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="1"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp20/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="and_ln459_2_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln459_2/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="or_ln459_2_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="1"/>
<pin id="291" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln459_2/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="or_ln459_3_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="1"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln459_3/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="xor_ln459_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln459/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="and_ln464_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln464_1/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="or_ln459_4_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln459_4/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="solved_2_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="1"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="solved_2/3 "/>
</bind>
</comp>

<comp id="324" class="1005" name="i_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="2" slack="0"/>
<pin id="326" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="331" class="1005" name="icmp_ln458_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="1"/>
<pin id="333" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln458 "/>
</bind>
</comp>

<comp id="335" class="1005" name="b_num_addr_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="6" slack="1"/>
<pin id="337" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_num_addr "/>
</bind>
</comp>

<comp id="340" class="1005" name="b_num_addr_12_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="6" slack="1"/>
<pin id="342" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_num_addr_12 "/>
</bind>
</comp>

<comp id="345" class="1005" name="b_num_load_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="1"/>
<pin id="347" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_num_load "/>
</bind>
</comp>

<comp id="351" class="1005" name="b_num_load_2_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_num_load_2 "/>
</bind>
</comp>

<comp id="357" class="1005" name="and_ln459_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="1"/>
<pin id="359" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln459 "/>
</bind>
</comp>

<comp id="363" class="1005" name="or_ln459_2_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="1"/>
<pin id="365" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln459_2 "/>
</bind>
</comp>

<comp id="368" class="1005" name="solved_2_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="1"/>
<pin id="370" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="solved_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="50" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="18" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="98"><net_src comp="75" pin="3"/><net_sink comp="89" pin=2"/></net>

<net id="99"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="103"><net_src comp="20" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="100" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="111"><net_src comp="104" pin="4"/><net_sink comp="100" pin=0"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="123"><net_src comp="116" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="124"><net_src comp="116" pin="4"/><net_sink comp="68" pin=2"/></net>

<net id="129"><net_src comp="89" pin="7"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="89" pin="3"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="89" pin="7"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="89" pin="3"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="149"><net_src comp="142" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="14" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="142" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="16" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="160"><net_src comp="142" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="62" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="157" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="161" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="176"><net_src comp="56" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="157" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="181"><net_src comp="172" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="187"><net_src comp="151" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="89" pin="7"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="34" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="188" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="200"><net_src comp="36" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="201"><net_src comp="38" pin="0"/><net_sink comp="192" pin=3"/></net>

<net id="205"><net_src comp="188" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="89" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="34" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="206" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="218"><net_src comp="36" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="219"><net_src comp="38" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="223"><net_src comp="206" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="192" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="40" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="202" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="42" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="230" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="224" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="210" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="40" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="220" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="42" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="242" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="236" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="254" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="125" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="131" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="280"><net_src comp="100" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="48" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="266" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="276" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="282" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="112" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="100" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="266" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="294" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="48" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="271" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="300" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="282" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="306" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="100" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="312" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="327"><net_src comp="52" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="330"><net_src comp="324" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="334"><net_src comp="145" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="75" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="343"><net_src comp="82" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="348"><net_src comp="89" pin="7"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="350"><net_src comp="345" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="354"><net_src comp="89" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="356"><net_src comp="351" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="360"><net_src comp="260" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="362"><net_src comp="357" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="366"><net_src comp="288" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="371"><net_src comp="318" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="104" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_3_out | {2 }
 - Input state : 
	Port: main_Pipeline_VITIS_LOOP_458_1 : sub_ln542 | {1 }
	Port: main_Pipeline_VITIS_LOOP_458_1 : b_num | {1 2 }
	Port: main_Pipeline_VITIS_LOOP_458_1 : sub_ln155 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_34 : 1
		icmp_ln458 : 2
		add_ln458 : 2
		br_ln458 : 3
		zext_ln459 : 2
		add_ln459 : 3
		zext_ln459_1 : 4
		b_num_addr : 5
		add_ln459_1 : 3
		zext_ln459_2 : 4
		b_num_addr_12 : 5
		b_num_load : 6
		b_num_load_2 : 6
		store_ln458 : 3
	State 2
		bitcast_ln459 : 1
		tmp_s : 2
		trunc_ln459 : 2
		bitcast_ln459_1 : 1
		tmp_139 : 2
		trunc_ln459_1 : 2
		icmp_ln459 : 3
		icmp_ln459_1 : 3
		or_ln459 : 4
		icmp_ln459_2 : 3
		icmp_ln459_3 : 3
		or_ln459_1 : 4
		and_ln459 : 4
		tmp_140 : 1
		tmp_141 : 1
		write_ln459 : 1
	State 3
		and_ln459_1 : 1
		and_ln464 : 1
		and_ln459_2 : 1
		or_ln459_2 : 1
		or_ln459_3 : 1
		xor_ln459 : 1
		and_ln464_1 : 1
		or_ln459_4 : 1
		solved_2 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |     icmp_ln458_fu_145     |    0    |    8    |
|          |     icmp_ln459_fu_224     |    0    |    11   |
|   icmp   |    icmp_ln459_1_fu_230    |    0    |    16   |
|          |    icmp_ln459_2_fu_242    |    0    |    11   |
|          |    icmp_ln459_3_fu_248    |    0    |    16   |
|----------|---------------------------|---------|---------|
|          |      add_ln458_fu_151     |    0    |    9    |
|    add   |      add_ln459_fu_161     |    0    |    13   |
|          |     add_ln459_1_fu_172    |    0    |    13   |
|----------|---------------------------|---------|---------|
|          |      or_ln459_fu_236      |    0    |    2    |
|          |     or_ln459_1_fu_254     |    0    |    2    |
|    or    |     or_ln459_2_fu_288     |    0    |    2    |
|          |     or_ln459_3_fu_294     |    0    |    2    |
|          |     or_ln459_4_fu_312     |    0    |    2    |
|          |      solved_2_fu_318      |    0    |    2    |
|----------|---------------------------|---------|---------|
|          |      and_ln459_fu_260     |    0    |    2    |
|          |     and_ln459_1_fu_266    |    0    |    2    |
|    and   |      and_ln464_fu_271     |    0    |    2    |
|          |     and_ln459_2_fu_282    |    0    |    2    |
|          |     and_ln464_1_fu_306    |    0    |    2    |
|----------|---------------------------|---------|---------|
|    xor   |      sel_tmp20_fu_276     |    0    |    2    |
|          |      xor_ln459_fu_300     |    0    |    2    |
|----------|---------------------------|---------|---------|
|   read   | sub_ln155_read_read_fu_56 |    0    |    0    |
|          | sub_ln542_read_read_fu_62 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |  write_ln459_write_fu_68  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   fcmp   |         grp_fu_125        |    0    |    0    |
|          |         grp_fu_131        |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     zext_ln459_fu_157     |    0    |    0    |
|   zext   |    zext_ln459_1_fu_167    |    0    |    0    |
|          |    zext_ln459_2_fu_178    |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|        tmp_s_fu_192       |    0    |    0    |
|          |       tmp_139_fu_210      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln459_fu_202    |    0    |    0    |
|          |    trunc_ln459_1_fu_220   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   123   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  and_ln459_reg_357  |    1   |
|b_num_addr_12_reg_340|    6   |
|  b_num_addr_reg_335 |    6   |
| b_num_load_2_reg_351|   32   |
|  b_num_load_reg_345 |   32   |
|      i_reg_324      |    2   |
|  icmp_ln458_reg_331 |    1   |
|  or_ln459_2_reg_363 |    1   |
|    res_3_reg_112    |    1   |
|   solved_2_reg_368  |    1   |
|    solved_reg_100   |    1   |
+---------------------+--------+
|        Total        |   84   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_89 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_89 |  p2  |   2  |   0  |    0   ||    9    |
|  solved_reg_100  |  p0  |   2  |   1  |    2   ||    9    |
|   res_3_reg_112  |  p0  |   2  |   1  |    2   ||    9    |
|    grp_fu_125    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_125    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_131    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_131    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   272  ||  3.416  ||    72   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   123  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   72   |
|  Register |    -   |   84   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   84   |   195  |
+-----------+--------+--------+--------+
