`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: USTC ESLAB 
// Engineer: Wu Yuzhang
// 
// Design Name: RISCV-Pipline CPU
// Module Name: ALU
// Target Devices: Nexys4
// Tool Versions: Vivado 2017.4.1
// Description: ALU unit of RISCV CPU
//////////////////////////////////////////////////////////////////////////////////

//åŠŸèƒ½å’Œæ¥å£è¯´æ˜?
	//ALUæ¥å—ä¸¤ä¸ªæ“ä½œæ•°ï¼Œæ ¹æ®AluContrlçš„ä¸åŒï¼Œè¿›è¡Œä¸åŒçš„è®¡ç®—æ“ä½œï¼Œå°†è®¡ç®—ç»“æœè¾“å‡ºåˆ°AluOut
	//AluContrlçš„ç±»å‹å®šä¹‰åœ¨Parameters.vä¸?
//æ¨èæ ¼å¼ï¼?
    //case()
    //    `ADD:        AluOut<=Operand1 + Operand2; 
    //   	.......
    //    default:    AluOut <= 32'hxxxxxxxx;                          
    //endcase
//å®éªŒè¦æ±‚  
    //è¡¥å…¨æ¨¡å—

`include "Parameters.v"   
module ALU(
    input wire [31:0] Operand1,
    input wire [31:0] Operand2,
    input wire [3:0] AluContrl,
    output reg [31:0] AluOut
    );    
    always@(*)
    begin
    AluOut = 32'h0;
    case(AluContrl)
        `SLL:
        begin
            AluOut = Operand1 << Operand2[4:0];
        end
        `SRL:
        begin
            AluOut = Operand1 >> Operand2[4:0];
        end
        `SRA:
        begin
            AluOut = Operand1 >>> Operand2[4:0];
        end
        `ADD:
        begin
            AluOut = Operand1 + Operand2;
        end
        `SUB:
        begin
            AluOut = Operand1 - Operand2;
        end
        `XOR:
        begin
            AluOut = Operand1 ^ Operand2;
        end
        `OR: 
        begin
            AluOut = Operand1 | Operand2;
        end
        `AND:
        begin
            AluOut = Operand1 & Operand2;
        end
        `SLT:
        begin
            if($signed(Operand1) < $signed(Operand2))
            begin   
                AluOut = 32'h1;
            end
            else
            begin   
                AluOut = 32'h0;
            end
        end
        `SLTU:
        begin
            if(Operand1 < Operand2)
            begin   
                AluOut = 32'h1;
            end
            else
            begin   
                AluOut = 32'h0;
            end
        end
        `LUI:
        begin
        AluOut = {Operand2[31:12],12'h0};
        end
    endcase
    end
endmodule

