`timescale 1ns/1ps
`default_nettype none
// PLEASE READ THIS, IT MAY SAVE YOU SOME TIME AND MONEY, THANK YOU!
// * This file was generated by Quokka FPGA Toolkit.
// * Generated code is your property, do whatever you want with it
// * Place custom code between [BEGIN USER ***] and [END USER ***].
// * CAUTION: All code outside of [USER] scope is subject to regeneration.
// * Bad things happen sometimes in developer's life,
//   it is recommended to use source control management software (e.g. git, bzr etc) to keep your custom code safe'n'sound.
// * Internal structure of code is subject to change.
//   You can use some of signals in custom code, but most likely they will not exist in future (e.g. will get shorter or gone completely)
// * Please send your feedback, comments, improvement ideas etc. to evmuryshkin@gmail.com
// * Visit https://github.com/EvgenyMuryshkin/QuokkaEvaluation to access latest version of playground
//
// DISCLAIMER:
//   Code comes AS-IS, it is your responsibility to make sure it is working as expected
//   no responsibility will be taken for any loss or damage caused by use of Quokka toolkit.
//
// System configuration name is AXISoCQuadCoreModule_TopLevel, clock frequency is 1Hz, Top-level
// FSM summary
// -- Packages
module AXISoCQuadCoreModule_TopLevel
(
	// [BEGIN USER PORTS]
	// [END USER PORTS]
	input wire Clock,
	input wire Reset,
	input wire iButton0,
	input wire iButton1,
	input wire iButton2,
	input wire iButton3,
	input wire iRX,
	input wire iSwitch0,
	input wire iSwitch1,
	output wire oCE,
	output wire [31:0] oReg0,
	output wire [31:0] oReg1,
	output wire [31:0] oReg2,
	output wire [31:0] oReg3,
	output wire oTransmitting,
	output wire oTX
);
	// [BEGIN USER SIGNALS]
	// [END USER SIGNALS]
	localparam HiSignal = 1'b1;
	localparam LoSignal = 1'b0;
	wire Zero = 1'b0;
	wire One = 1'b1;
	wire true = 1'b1;
	wire false = 1'b0;
	wire [32: 0] AXI4AutoDecrementRegisterModuleInputs_Reg = 33'b000000000000000000000000000000000;
	wire [32: 0] AXI4RegisterModuleInputs_Reg = 33'b000000000000000000000000000000000;
	wire Inputs_iButton0;
	wire Inputs_iButton1;
	wire Inputs_iButton2;
	wire Inputs_iButton3;
	wire Inputs_iRX;
	wire Inputs_iSwitch0;
	wire Inputs_iSwitch1;
	wire [221: 0] AutoIncrementCounter_M2S;
	wire [31: 0] AutoIncrementCounter_oCounter;
	wire AutoIncrementCounter_outWritten;
	wire [73: 0] AutoIncrementCounter_S2M;
	wire [221: 0] AXI4AutoDecrementRegister_M2S;
	wire [32: 0] AXI4AutoDecrementRegister_Reg;
	wire AXI4AutoDecrementRegister_outACK;
	wire AXI4AutoDecrementRegister_outWritten;
	wire [73: 0] AXI4AutoDecrementRegister_S2M;
	wire [221: 0] Button0_M2S;
	wire [31: 0] Button0_Sig;
	wire [73: 0] Button0_S2M;
	wire [221: 0] Button1_M2S;
	wire [31: 0] Button1_Sig;
	wire [73: 0] Button1_S2M;
	wire [221: 0] Button2_M2S;
	wire [31: 0] Button2_Sig;
	wire [73: 0] Button2_S2M;
	wire [221: 0] Button3_M2S;
	wire [31: 0] Button3_Sig;
	wire [73: 0] Button3_S2M;
	wire [73: 0] CPU0_S2M;
	wire [221: 0] CPU0_M2S;
	wire [73: 0] CPU1_S2M;
	wire [221: 0] CPU1_M2S;
	wire [73: 0] CPU2_S2M;
	wire [221: 0] CPU2_M2S;
	wire [73: 0] CPU3_S2M;
	wire [221: 0] CPU3_M2S;
	wire [221: 0] ioGateway_iM2S;
	wire [73: 0] ioGateway_iS2M;
	wire [221: 0] ioGateway_oM2S;
	wire [73: 0] ioGateway_oS2M;
	wire [221: 0] Memory_M2S;
	wire [73: 0] Memory_S2M;
	wire [221: 0] Reg0_M2S;
	wire [32: 0] Reg0_Reg;
	wire Reg0_outACK;
	wire Reg0_outWritten;
	wire [73: 0] Reg0_S2M;
	wire [221: 0] Reg1_M2S;
	wire [32: 0] Reg1_Reg;
	wire Reg1_outACK;
	wire Reg1_outWritten;
	wire [73: 0] Reg1_S2M;
	wire [221: 0] Reg2_M2S;
	wire [32: 0] Reg2_Reg;
	wire Reg2_outACK;
	wire Reg2_outWritten;
	wire [73: 0] Reg2_S2M;
	wire [221: 0] Reg3_M2S;
	wire [32: 0] Reg3_Reg;
	wire Reg3_outACK;
	wire Reg3_outWritten;
	wire [73: 0] Reg3_S2M;
	wire [221: 0] Switch0_M2S;
	wire [31: 0] Switch0_Sig;
	wire [73: 0] Switch0_S2M;
	wire [221: 0] Switch1_M2S;
	wire [31: 0] Switch1_Sig;
	wire [73: 0] Switch1_S2M;
	wire uart_iRX;
	wire [221: 0] uart_M2S;
	wire uart_oCE;
	wire [7: 0] uart_oRXData;
	wire [73: 0] uart_oS2M;
	wire uart_oTransmitting;
	wire uart_oTX;
	wire signed [31: 0] uart_oTXCounter;
	wire [73: 0] AXISoCQuadCoreModule_L99F33L102T14_Object;
	wire [73: 0] AXISoCQuadCoreModule_L103F33L106T14_Object;
	wire [73: 0] AXISoCQuadCoreModule_L107F33L110T14_Object;
	wire [73: 0] AXISoCQuadCoreModule_L111F33L114T14_Object;
	wire [221: 0] AXISoCQuadCoreModule_L116F35L119T14_Object;
	wire [221: 0] AXISoCQuadCoreModule_L120F49L123T14_Object;
	wire [254: 0] AXISoCQuadCoreModule_L124F54L127T14_Object;
	wire [254: 0] AXISoCQuadCoreModule_L129F33L132T14_Object;
	wire [254: 0] AXISoCQuadCoreModule_L133F33L136T14_Object;
	wire [254: 0] AXISoCQuadCoreModule_L137F33L140T14_Object;
	wire [254: 0] AXISoCQuadCoreModule_L141F33L144T14_Object;
	wire [295: 0] AXISoCQuadCoreModule_L145F38L149T14_Object;
	wire [253: 0] AXISoCQuadCoreModule_L151F36L158T14_Object;
	wire [253: 0] AXISoCQuadCoreModule_L159F36L166T14_Object;
	wire [253: 0] AXISoCQuadCoreModule_L168F36L175T14_Object;
	wire [253: 0] AXISoCQuadCoreModule_L176F36L183T14_Object;
	wire [253: 0] AXISoCQuadCoreModule_L184F36L191T14_Object;
	wire [253: 0] AXISoCQuadCoreModule_L192F36L199T14_Object;
	wire [222: 0] AXISoCQuadCoreModule_L200F33L204T14_Object;
	wire [1479: 0] AXISoCQuadCoreModule_L207F41L225T14_Object;
	wire [739: 0] AXISoCQuadCoreModule_L227F43L241T14_Object;
	wire [31: 0] AXISoCQuadCoreModule_L243F37T66_Source;
	wire [31: 0] AXISoCQuadCoreModule_L244F37T66_Source;
	wire [31: 0] AXISoCQuadCoreModule_L245F37T66_Source;
	wire [31: 0] AXISoCQuadCoreModule_L246F37T66_Source;
	wire [221: 0] AutoIncrementCounter_M2S_AutoIncrementCounter_M2S_HardLink;
	wire [31: 0] AutoIncrementCounter_oCounter_AutoIncrementCounter_oCounter_HardLink;
	wire AutoIncrementCounter_outWritten_AutoIncrementCounter_outWritten_HardLink;
	wire [73: 0] AutoIncrementCounter_S2M_AutoIncrementCounter_S2M_HardLink;
	wire [221: 0] AXI4AutoDecrementRegister_M2S_AXI4AutoDecrementRegister_M2S_HardLink;
	wire [32: 0] AXI4AutoDecrementRegister_Reg_AXI4AutoDecrementRegister_Reg_HardLink;
	wire AXI4AutoDecrementRegister_outACK_AXI4AutoDecrementRegister_outACK_HardLink;
	wire [7: 0] AXI4AutoDecrementRegister_outData0_AXI4AutoDecrementRegister_outData_HardLink;
	wire [7: 0] AXI4AutoDecrementRegister_outData1_AXI4AutoDecrementRegister_outData_HardLink;
	wire [7: 0] AXI4AutoDecrementRegister_outData2_AXI4AutoDecrementRegister_outData_HardLink;
	wire [7: 0] AXI4AutoDecrementRegister_outData3_AXI4AutoDecrementRegister_outData_HardLink;
	wire AXI4AutoDecrementRegister_outWritten_AXI4AutoDecrementRegister_outWritten_HardLink;
	wire [73: 0] AXI4AutoDecrementRegister_S2M_AXI4AutoDecrementRegister_S2M_HardLink;
	wire [221: 0] Button0_M2S_Button0_M2S_HardLink;
	wire [31: 0] Button0_Sig_Button0_Sig_HardLink;
	wire [7: 0] Button0_outData0_Button0_outData_HardLink;
	wire [7: 0] Button0_outData1_Button0_outData_HardLink;
	wire [7: 0] Button0_outData2_Button0_outData_HardLink;
	wire [7: 0] Button0_outData3_Button0_outData_HardLink;
	wire [73: 0] Button0_S2M_Button0_S2M_HardLink;
	wire [221: 0] Button1_M2S_Button1_M2S_HardLink;
	wire [31: 0] Button1_Sig_Button1_Sig_HardLink;
	wire [7: 0] Button1_outData0_Button1_outData_HardLink;
	wire [7: 0] Button1_outData1_Button1_outData_HardLink;
	wire [7: 0] Button1_outData2_Button1_outData_HardLink;
	wire [7: 0] Button1_outData3_Button1_outData_HardLink;
	wire [73: 0] Button1_S2M_Button1_S2M_HardLink;
	wire [221: 0] Button2_M2S_Button2_M2S_HardLink;
	wire [31: 0] Button2_Sig_Button2_Sig_HardLink;
	wire [7: 0] Button2_outData0_Button2_outData_HardLink;
	wire [7: 0] Button2_outData1_Button2_outData_HardLink;
	wire [7: 0] Button2_outData2_Button2_outData_HardLink;
	wire [7: 0] Button2_outData3_Button2_outData_HardLink;
	wire [73: 0] Button2_S2M_Button2_S2M_HardLink;
	wire [221: 0] Button3_M2S_Button3_M2S_HardLink;
	wire [31: 0] Button3_Sig_Button3_Sig_HardLink;
	wire [7: 0] Button3_outData0_Button3_outData_HardLink;
	wire [7: 0] Button3_outData1_Button3_outData_HardLink;
	wire [7: 0] Button3_outData2_Button3_outData_HardLink;
	wire [7: 0] Button3_outData3_Button3_outData_HardLink;
	wire [73: 0] Button3_S2M_Button3_S2M_HardLink;
	wire [73: 0] CPU0_S2M_CPU0_S2M_HardLink;
	wire [221: 0] CPU0_M2S_CPU0_M2S_HardLink;
	wire [73: 0] CPU1_S2M_CPU1_S2M_HardLink;
	wire [221: 0] CPU1_M2S_CPU1_M2S_HardLink;
	wire [73: 0] CPU2_S2M_CPU2_S2M_HardLink;
	wire [221: 0] CPU2_M2S_CPU2_M2S_HardLink;
	wire [73: 0] CPU3_S2M_CPU3_S2M_HardLink;
	wire [221: 0] CPU3_M2S_CPU3_M2S_HardLink;
	wire [221: 0] Interconnect_iM2S0_Interconnect_iM2S_HardLink;
	wire [221: 0] Interconnect_iM2S1_Interconnect_iM2S_HardLink;
	wire [221: 0] Interconnect_iM2S2_Interconnect_iM2S_HardLink;
	wire [221: 0] Interconnect_iM2S3_Interconnect_iM2S_HardLink;
	wire [73: 0] Interconnect_iS2M0_Interconnect_iS2M_HardLink;
	wire [73: 0] Interconnect_iS2M1_Interconnect_iS2M_HardLink;
	wire [73: 0] Interconnect_iS2M2_Interconnect_iS2M_HardLink;
	wire [73: 0] Interconnect_iS2M3_Interconnect_iS2M_HardLink;
	wire [73: 0] Interconnect_iS2M4_Interconnect_iS2M_HardLink;
	wire [73: 0] Interconnect_iS2M5_Interconnect_iS2M_HardLink;
	wire [73: 0] Interconnect_iS2M6_Interconnect_iS2M_HardLink;
	wire [73: 0] Interconnect_iS2M7_Interconnect_iS2M_HardLink;
	wire [221: 0] Interconnect_oM2S0_Interconnect_oM2S_HardLink;
	wire [221: 0] Interconnect_oM2S1_Interconnect_oM2S_HardLink;
	wire [221: 0] Interconnect_oM2S2_Interconnect_oM2S_HardLink;
	wire [221: 0] Interconnect_oM2S3_Interconnect_oM2S_HardLink;
	wire [221: 0] Interconnect_oM2S4_Interconnect_oM2S_HardLink;
	wire [221: 0] Interconnect_oM2S5_Interconnect_oM2S_HardLink;
	wire [221: 0] Interconnect_oM2S6_Interconnect_oM2S_HardLink;
	wire [221: 0] Interconnect_oM2S7_Interconnect_oM2S_HardLink;
	wire [73: 0] Interconnect_oS2M0_Interconnect_oS2M_HardLink;
	wire [73: 0] Interconnect_oS2M1_Interconnect_oS2M_HardLink;
	wire [73: 0] Interconnect_oS2M2_Interconnect_oS2M_HardLink;
	wire [73: 0] Interconnect_oS2M3_Interconnect_oS2M_HardLink;
	wire [221: 0] ioGateway_iM2S_ioGateway_iM2S_HardLink;
	wire [73: 0] ioGateway_iS2M_ioGateway_iS2M_HardLink;
	wire [221: 0] ioGateway_oM2S_ioGateway_oM2S_HardLink;
	wire [73: 0] ioGateway_oS2M_ioGateway_oS2M_HardLink;
	wire [221: 0] ioInterconnect_iM2S0_ioInterconnect_iM2S_HardLink;
	wire [73: 0] ioInterconnect_iS2M0_ioInterconnect_iS2M_HardLink;
	wire [73: 0] ioInterconnect_iS2M1_ioInterconnect_iS2M_HardLink;
	wire [73: 0] ioInterconnect_iS2M2_ioInterconnect_iS2M_HardLink;
	wire [73: 0] ioInterconnect_iS2M3_ioInterconnect_iS2M_HardLink;
	wire [73: 0] ioInterconnect_iS2M4_ioInterconnect_iS2M_HardLink;
	wire [73: 0] ioInterconnect_iS2M5_ioInterconnect_iS2M_HardLink;
	wire [73: 0] ioInterconnect_iS2M6_ioInterconnect_iS2M_HardLink;
	wire [221: 0] ioInterconnect_oM2S0_ioInterconnect_oM2S_HardLink;
	wire [221: 0] ioInterconnect_oM2S1_ioInterconnect_oM2S_HardLink;
	wire [221: 0] ioInterconnect_oM2S2_ioInterconnect_oM2S_HardLink;
	wire [221: 0] ioInterconnect_oM2S3_ioInterconnect_oM2S_HardLink;
	wire [221: 0] ioInterconnect_oM2S4_ioInterconnect_oM2S_HardLink;
	wire [221: 0] ioInterconnect_oM2S5_ioInterconnect_oM2S_HardLink;
	wire [221: 0] ioInterconnect_oM2S6_ioInterconnect_oM2S_HardLink;
	wire [73: 0] ioInterconnect_oS2M0_ioInterconnect_oS2M_HardLink;
	wire [221: 0] Memory_M2S_Memory_M2S_HardLink;
	wire [73: 0] Memory_S2M_Memory_S2M_HardLink;
	wire [221: 0] Reg0_M2S_Reg0_M2S_HardLink;
	wire [32: 0] Reg0_Reg_Reg0_Reg_HardLink;
	wire Reg0_outACK_Reg0_outACK_HardLink;
	wire [7: 0] Reg0_outData0_Reg0_outData_HardLink;
	wire [7: 0] Reg0_outData1_Reg0_outData_HardLink;
	wire [7: 0] Reg0_outData2_Reg0_outData_HardLink;
	wire [7: 0] Reg0_outData3_Reg0_outData_HardLink;
	wire Reg0_outWritten_Reg0_outWritten_HardLink;
	wire [73: 0] Reg0_S2M_Reg0_S2M_HardLink;
	wire [221: 0] Reg1_M2S_Reg1_M2S_HardLink;
	wire [32: 0] Reg1_Reg_Reg1_Reg_HardLink;
	wire Reg1_outACK_Reg1_outACK_HardLink;
	wire [7: 0] Reg1_outData0_Reg1_outData_HardLink;
	wire [7: 0] Reg1_outData1_Reg1_outData_HardLink;
	wire [7: 0] Reg1_outData2_Reg1_outData_HardLink;
	wire [7: 0] Reg1_outData3_Reg1_outData_HardLink;
	wire Reg1_outWritten_Reg1_outWritten_HardLink;
	wire [73: 0] Reg1_S2M_Reg1_S2M_HardLink;
	wire [221: 0] Reg2_M2S_Reg2_M2S_HardLink;
	wire [32: 0] Reg2_Reg_Reg2_Reg_HardLink;
	wire Reg2_outACK_Reg2_outACK_HardLink;
	wire [7: 0] Reg2_outData0_Reg2_outData_HardLink;
	wire [7: 0] Reg2_outData1_Reg2_outData_HardLink;
	wire [7: 0] Reg2_outData2_Reg2_outData_HardLink;
	wire [7: 0] Reg2_outData3_Reg2_outData_HardLink;
	wire Reg2_outWritten_Reg2_outWritten_HardLink;
	wire [73: 0] Reg2_S2M_Reg2_S2M_HardLink;
	wire [221: 0] Reg3_M2S_Reg3_M2S_HardLink;
	wire [32: 0] Reg3_Reg_Reg3_Reg_HardLink;
	wire Reg3_outACK_Reg3_outACK_HardLink;
	wire [7: 0] Reg3_outData0_Reg3_outData_HardLink;
	wire [7: 0] Reg3_outData1_Reg3_outData_HardLink;
	wire [7: 0] Reg3_outData2_Reg3_outData_HardLink;
	wire [7: 0] Reg3_outData3_Reg3_outData_HardLink;
	wire Reg3_outWritten_Reg3_outWritten_HardLink;
	wire [73: 0] Reg3_S2M_Reg3_S2M_HardLink;
	wire [221: 0] Switch0_M2S_Switch0_M2S_HardLink;
	wire [31: 0] Switch0_Sig_Switch0_Sig_HardLink;
	wire [7: 0] Switch0_outData0_Switch0_outData_HardLink;
	wire [7: 0] Switch0_outData1_Switch0_outData_HardLink;
	wire [7: 0] Switch0_outData2_Switch0_outData_HardLink;
	wire [7: 0] Switch0_outData3_Switch0_outData_HardLink;
	wire [73: 0] Switch0_S2M_Switch0_S2M_HardLink;
	wire [221: 0] Switch1_M2S_Switch1_M2S_HardLink;
	wire [31: 0] Switch1_Sig_Switch1_Sig_HardLink;
	wire [7: 0] Switch1_outData0_Switch1_outData_HardLink;
	wire [7: 0] Switch1_outData1_Switch1_outData_HardLink;
	wire [7: 0] Switch1_outData2_Switch1_outData_HardLink;
	wire [7: 0] Switch1_outData3_Switch1_outData_HardLink;
	wire [73: 0] Switch1_S2M_Switch1_S2M_HardLink;
	wire uart_iRX_uart_iRX_HardLink;
	wire [221: 0] uart_M2S_uart_M2S_HardLink;
	wire uart_oCE_uart_oCE_HardLink;
	wire [7: 0] uart_oRXData_uart_oRXData_HardLink;
	wire [73: 0] uart_oS2M_uart_oS2M_HardLink;
	wire uart_oTransmitting_uart_oTransmitting_HardLink;
	wire uart_oTX_uart_oTX_HardLink;
	wire signed [31: 0] uart_oTXCounter_uart_oTXCounter_HardLink;
	wire [7 : 0] AXI4AutoDecrementRegister_outData [0 : 3];
	wire [7 : 0] Button0_outData [0 : 3];
	wire [7 : 0] Button1_outData [0 : 3];
	wire [7 : 0] Button2_outData [0 : 3];
	wire [7 : 0] Button3_outData [0 : 3];
	wire [221 : 0] Interconnect_iM2S [0 : 3];
	wire [73 : 0] Interconnect_iS2M [0 : 7];
	wire [221 : 0] Interconnect_oM2S [0 : 7];
	wire [73 : 0] Interconnect_oS2M [0 : 3];
	wire [221 : 0] ioInterconnect_iM2S [0 : 0];
	wire [73 : 0] ioInterconnect_iS2M [0 : 6];
	wire [221 : 0] ioInterconnect_oM2S [0 : 6];
	wire [73 : 0] ioInterconnect_oS2M [0 : 0];
	wire [7 : 0] Reg0_outData [0 : 3];
	wire [7 : 0] Reg1_outData [0 : 3];
	wire [7 : 0] Reg2_outData [0 : 3];
	wire [7 : 0] Reg3_outData [0 : 3];
	wire [7 : 0] Switch0_outData [0 : 3];
	wire [7 : 0] Switch1_outData [0 : 3];
	wire BoardSignals_Clock;
	wire BoardSignals_Reset;
	wire BoardSignals_Running;
	wire BoardSignals_Starting;
	wire BoardSignals_Started;
	reg InternalReset = 1'b0;
	work_Quokka_BoardSignalsProc BoardSignalsConnection(BoardSignals_Clock, BoardSignals_Reset, BoardSignals_Running, BoardSignals_Starting, BoardSignals_Started, Clock, Reset, InternalReset);
	AXISoCQuadCoreModule_TopLevel_AutoIncrementCounter
	AXISoCQuadCoreModule_TopLevel_AutoIncrementCounter
	(
		// [BEGIN USER MAP FOR AutoIncrementCounter]
		// [END USER MAP FOR AutoIncrementCounter]
		.BoardSignals_Clock (BoardSignals_Clock),
		.BoardSignals_Reset (BoardSignals_Reset),
		.BoardSignals_Running (BoardSignals_Running),
		.BoardSignals_Starting (BoardSignals_Starting),
		.BoardSignals_Started (BoardSignals_Started),
		.M2S (AutoIncrementCounter_M2S_AutoIncrementCounter_M2S_HardLink),
		.oCounter (AutoIncrementCounter_oCounter_AutoIncrementCounter_oCounter_HardLink),
		.outWritten (AutoIncrementCounter_outWritten_AutoIncrementCounter_outWritten_HardLink),
		.S2M (AutoIncrementCounter_S2M_AutoIncrementCounter_S2M_HardLink)
	);
	AXISoCQuadCoreModule_TopLevel_AXI4AutoDecrementRegister
	AXISoCQuadCoreModule_TopLevel_AXI4AutoDecrementRegister
	(
		// [BEGIN USER MAP FOR AXI4AutoDecrementRegister]
		// [END USER MAP FOR AXI4AutoDecrementRegister]
		.BoardSignals_Clock (BoardSignals_Clock),
		.BoardSignals_Reset (BoardSignals_Reset),
		.BoardSignals_Running (BoardSignals_Running),
		.BoardSignals_Starting (BoardSignals_Starting),
		.BoardSignals_Started (BoardSignals_Started),
		.M2S (AXI4AutoDecrementRegister_M2S_AXI4AutoDecrementRegister_M2S_HardLink),
		.Reg (AXI4AutoDecrementRegister_Reg_AXI4AutoDecrementRegister_Reg_HardLink),
		.outACK (AXI4AutoDecrementRegister_outACK_AXI4AutoDecrementRegister_outACK_HardLink),
		.outData0 (AXI4AutoDecrementRegister_outData0_AXI4AutoDecrementRegister_outData_HardLink),
		.outData1 (AXI4AutoDecrementRegister_outData1_AXI4AutoDecrementRegister_outData_HardLink),
		.outData2 (AXI4AutoDecrementRegister_outData2_AXI4AutoDecrementRegister_outData_HardLink),
		.outData3 (AXI4AutoDecrementRegister_outData3_AXI4AutoDecrementRegister_outData_HardLink),
		.outWritten (AXI4AutoDecrementRegister_outWritten_AXI4AutoDecrementRegister_outWritten_HardLink),
		.S2M (AXI4AutoDecrementRegister_S2M_AXI4AutoDecrementRegister_S2M_HardLink)
	);
	AXISoCQuadCoreModule_TopLevel_Button0
	AXISoCQuadCoreModule_TopLevel_Button0
	(
		// [BEGIN USER MAP FOR Button0]
		// [END USER MAP FOR Button0]
		.BoardSignals_Clock (BoardSignals_Clock),
		.BoardSignals_Reset (BoardSignals_Reset),
		.BoardSignals_Running (BoardSignals_Running),
		.BoardSignals_Starting (BoardSignals_Starting),
		.BoardSignals_Started (BoardSignals_Started),
		.M2S (Button0_M2S_Button0_M2S_HardLink),
		.Sig (Button0_Sig_Button0_Sig_HardLink),
		.outData0 (Button0_outData0_Button0_outData_HardLink),
		.outData1 (Button0_outData1_Button0_outData_HardLink),
		.outData2 (Button0_outData2_Button0_outData_HardLink),
		.outData3 (Button0_outData3_Button0_outData_HardLink),
		.S2M (Button0_S2M_Button0_S2M_HardLink)
	);
	AXISoCQuadCoreModule_TopLevel_Button1
	AXISoCQuadCoreModule_TopLevel_Button1
	(
		// [BEGIN USER MAP FOR Button1]
		// [END USER MAP FOR Button1]
		.BoardSignals_Clock (BoardSignals_Clock),
		.BoardSignals_Reset (BoardSignals_Reset),
		.BoardSignals_Running (BoardSignals_Running),
		.BoardSignals_Starting (BoardSignals_Starting),
		.BoardSignals_Started (BoardSignals_Started),
		.M2S (Button1_M2S_Button1_M2S_HardLink),
		.Sig (Button1_Sig_Button1_Sig_HardLink),
		.outData0 (Button1_outData0_Button1_outData_HardLink),
		.outData1 (Button1_outData1_Button1_outData_HardLink),
		.outData2 (Button1_outData2_Button1_outData_HardLink),
		.outData3 (Button1_outData3_Button1_outData_HardLink),
		.S2M (Button1_S2M_Button1_S2M_HardLink)
	);
	AXISoCQuadCoreModule_TopLevel_Button2
	AXISoCQuadCoreModule_TopLevel_Button2
	(
		// [BEGIN USER MAP FOR Button2]
		// [END USER MAP FOR Button2]
		.BoardSignals_Clock (BoardSignals_Clock),
		.BoardSignals_Reset (BoardSignals_Reset),
		.BoardSignals_Running (BoardSignals_Running),
		.BoardSignals_Starting (BoardSignals_Starting),
		.BoardSignals_Started (BoardSignals_Started),
		.M2S (Button2_M2S_Button2_M2S_HardLink),
		.Sig (Button2_Sig_Button2_Sig_HardLink),
		.outData0 (Button2_outData0_Button2_outData_HardLink),
		.outData1 (Button2_outData1_Button2_outData_HardLink),
		.outData2 (Button2_outData2_Button2_outData_HardLink),
		.outData3 (Button2_outData3_Button2_outData_HardLink),
		.S2M (Button2_S2M_Button2_S2M_HardLink)
	);
	AXISoCQuadCoreModule_TopLevel_Button3
	AXISoCQuadCoreModule_TopLevel_Button3
	(
		// [BEGIN USER MAP FOR Button3]
		// [END USER MAP FOR Button3]
		.BoardSignals_Clock (BoardSignals_Clock),
		.BoardSignals_Reset (BoardSignals_Reset),
		.BoardSignals_Running (BoardSignals_Running),
		.BoardSignals_Starting (BoardSignals_Starting),
		.BoardSignals_Started (BoardSignals_Started),
		.M2S (Button3_M2S_Button3_M2S_HardLink),
		.Sig (Button3_Sig_Button3_Sig_HardLink),
		.outData0 (Button3_outData0_Button3_outData_HardLink),
		.outData1 (Button3_outData1_Button3_outData_HardLink),
		.outData2 (Button3_outData2_Button3_outData_HardLink),
		.outData3 (Button3_outData3_Button3_outData_HardLink),
		.S2M (Button3_S2M_Button3_S2M_HardLink)
	);
	AXISoCQuadCoreModule_TopLevel_CPU0
	AXISoCQuadCoreModule_TopLevel_CPU0
	(
		// [BEGIN USER MAP FOR CPU0]
		// [END USER MAP FOR CPU0]
		.BoardSignals_Clock (BoardSignals_Clock),
		.BoardSignals_Reset (BoardSignals_Reset),
		.BoardSignals_Running (BoardSignals_Running),
		.BoardSignals_Starting (BoardSignals_Starting),
		.BoardSignals_Started (BoardSignals_Started),
		.S2M (CPU0_S2M_CPU0_S2M_HardLink),
		.M2S (CPU0_M2S_CPU0_M2S_HardLink)
	);
	AXISoCQuadCoreModule_TopLevel_CPU1
	AXISoCQuadCoreModule_TopLevel_CPU1
	(
		// [BEGIN USER MAP FOR CPU1]
		// [END USER MAP FOR CPU1]
		.BoardSignals_Clock (BoardSignals_Clock),
		.BoardSignals_Reset (BoardSignals_Reset),
		.BoardSignals_Running (BoardSignals_Running),
		.BoardSignals_Starting (BoardSignals_Starting),
		.BoardSignals_Started (BoardSignals_Started),
		.S2M (CPU1_S2M_CPU1_S2M_HardLink),
		.M2S (CPU1_M2S_CPU1_M2S_HardLink)
	);
	AXISoCQuadCoreModule_TopLevel_CPU2
	AXISoCQuadCoreModule_TopLevel_CPU2
	(
		// [BEGIN USER MAP FOR CPU2]
		// [END USER MAP FOR CPU2]
		.BoardSignals_Clock (BoardSignals_Clock),
		.BoardSignals_Reset (BoardSignals_Reset),
		.BoardSignals_Running (BoardSignals_Running),
		.BoardSignals_Starting (BoardSignals_Starting),
		.BoardSignals_Started (BoardSignals_Started),
		.S2M (CPU2_S2M_CPU2_S2M_HardLink),
		.M2S (CPU2_M2S_CPU2_M2S_HardLink)
	);
	AXISoCQuadCoreModule_TopLevel_CPU3
	AXISoCQuadCoreModule_TopLevel_CPU3
	(
		// [BEGIN USER MAP FOR CPU3]
		// [END USER MAP FOR CPU3]
		.BoardSignals_Clock (BoardSignals_Clock),
		.BoardSignals_Reset (BoardSignals_Reset),
		.BoardSignals_Running (BoardSignals_Running),
		.BoardSignals_Starting (BoardSignals_Starting),
		.BoardSignals_Started (BoardSignals_Started),
		.S2M (CPU3_S2M_CPU3_S2M_HardLink),
		.M2S (CPU3_M2S_CPU3_M2S_HardLink)
	);
	AXISoCQuadCoreModule_TopLevel_Interconnect
	AXISoCQuadCoreModule_TopLevel_Interconnect
	(
		// [BEGIN USER MAP FOR Interconnect]
		// [END USER MAP FOR Interconnect]
		.BoardSignals_Clock (BoardSignals_Clock),
		.BoardSignals_Reset (BoardSignals_Reset),
		.BoardSignals_Running (BoardSignals_Running),
		.BoardSignals_Starting (BoardSignals_Starting),
		.BoardSignals_Started (BoardSignals_Started),
		.iM2S0 (Interconnect_iM2S0_Interconnect_iM2S_HardLink),
		.iM2S1 (Interconnect_iM2S1_Interconnect_iM2S_HardLink),
		.iM2S2 (Interconnect_iM2S2_Interconnect_iM2S_HardLink),
		.iM2S3 (Interconnect_iM2S3_Interconnect_iM2S_HardLink),
		.iS2M0 (Interconnect_iS2M0_Interconnect_iS2M_HardLink),
		.iS2M1 (Interconnect_iS2M1_Interconnect_iS2M_HardLink),
		.iS2M2 (Interconnect_iS2M2_Interconnect_iS2M_HardLink),
		.iS2M3 (Interconnect_iS2M3_Interconnect_iS2M_HardLink),
		.iS2M4 (Interconnect_iS2M4_Interconnect_iS2M_HardLink),
		.iS2M5 (Interconnect_iS2M5_Interconnect_iS2M_HardLink),
		.iS2M6 (Interconnect_iS2M6_Interconnect_iS2M_HardLink),
		.iS2M7 (Interconnect_iS2M7_Interconnect_iS2M_HardLink),
		.oM2S0 (Interconnect_oM2S0_Interconnect_oM2S_HardLink),
		.oM2S1 (Interconnect_oM2S1_Interconnect_oM2S_HardLink),
		.oM2S2 (Interconnect_oM2S2_Interconnect_oM2S_HardLink),
		.oM2S3 (Interconnect_oM2S3_Interconnect_oM2S_HardLink),
		.oM2S4 (Interconnect_oM2S4_Interconnect_oM2S_HardLink),
		.oM2S5 (Interconnect_oM2S5_Interconnect_oM2S_HardLink),
		.oM2S6 (Interconnect_oM2S6_Interconnect_oM2S_HardLink),
		.oM2S7 (Interconnect_oM2S7_Interconnect_oM2S_HardLink),
		.oS2M0 (Interconnect_oS2M0_Interconnect_oS2M_HardLink),
		.oS2M1 (Interconnect_oS2M1_Interconnect_oS2M_HardLink),
		.oS2M2 (Interconnect_oS2M2_Interconnect_oS2M_HardLink),
		.oS2M3 (Interconnect_oS2M3_Interconnect_oS2M_HardLink)
	);
	AXISoCQuadCoreModule_TopLevel_ioGateway
	AXISoCQuadCoreModule_TopLevel_ioGateway
	(
		// [BEGIN USER MAP FOR ioGateway]
		// [END USER MAP FOR ioGateway]
		.iM2S (ioGateway_iM2S_ioGateway_iM2S_HardLink),
		.iS2M (ioGateway_iS2M_ioGateway_iS2M_HardLink),
		.oM2S (ioGateway_oM2S_ioGateway_oM2S_HardLink),
		.oS2M (ioGateway_oS2M_ioGateway_oS2M_HardLink)
	);
	AXISoCQuadCoreModule_TopLevel_ioInterconnect
	AXISoCQuadCoreModule_TopLevel_ioInterconnect
	(
		// [BEGIN USER MAP FOR ioInterconnect]
		// [END USER MAP FOR ioInterconnect]
		.BoardSignals_Clock (BoardSignals_Clock),
		.BoardSignals_Reset (BoardSignals_Reset),
		.BoardSignals_Running (BoardSignals_Running),
		.BoardSignals_Starting (BoardSignals_Starting),
		.BoardSignals_Started (BoardSignals_Started),
		.iM2S0 (ioInterconnect_iM2S0_ioInterconnect_iM2S_HardLink),
		.iS2M0 (ioInterconnect_iS2M0_ioInterconnect_iS2M_HardLink),
		.iS2M1 (ioInterconnect_iS2M1_ioInterconnect_iS2M_HardLink),
		.iS2M2 (ioInterconnect_iS2M2_ioInterconnect_iS2M_HardLink),
		.iS2M3 (ioInterconnect_iS2M3_ioInterconnect_iS2M_HardLink),
		.iS2M4 (ioInterconnect_iS2M4_ioInterconnect_iS2M_HardLink),
		.iS2M5 (ioInterconnect_iS2M5_ioInterconnect_iS2M_HardLink),
		.iS2M6 (ioInterconnect_iS2M6_ioInterconnect_iS2M_HardLink),
		.oM2S0 (ioInterconnect_oM2S0_ioInterconnect_oM2S_HardLink),
		.oM2S1 (ioInterconnect_oM2S1_ioInterconnect_oM2S_HardLink),
		.oM2S2 (ioInterconnect_oM2S2_ioInterconnect_oM2S_HardLink),
		.oM2S3 (ioInterconnect_oM2S3_ioInterconnect_oM2S_HardLink),
		.oM2S4 (ioInterconnect_oM2S4_ioInterconnect_oM2S_HardLink),
		.oM2S5 (ioInterconnect_oM2S5_ioInterconnect_oM2S_HardLink),
		.oM2S6 (ioInterconnect_oM2S6_ioInterconnect_oM2S_HardLink),
		.oS2M0 (ioInterconnect_oS2M0_ioInterconnect_oS2M_HardLink)
	);
	AXISoCQuadCoreModule_TopLevel_Memory
	AXISoCQuadCoreModule_TopLevel_Memory
	(
		// [BEGIN USER MAP FOR Memory]
		// [END USER MAP FOR Memory]
		.BoardSignals_Clock (BoardSignals_Clock),
		.BoardSignals_Reset (BoardSignals_Reset),
		.BoardSignals_Running (BoardSignals_Running),
		.BoardSignals_Starting (BoardSignals_Starting),
		.BoardSignals_Started (BoardSignals_Started),
		.M2S (Memory_M2S_Memory_M2S_HardLink),
		.S2M (Memory_S2M_Memory_S2M_HardLink)
	);
	AXISoCQuadCoreModule_TopLevel_Reg0
	AXISoCQuadCoreModule_TopLevel_Reg0
	(
		// [BEGIN USER MAP FOR Reg0]
		// [END USER MAP FOR Reg0]
		.BoardSignals_Clock (BoardSignals_Clock),
		.BoardSignals_Reset (BoardSignals_Reset),
		.BoardSignals_Running (BoardSignals_Running),
		.BoardSignals_Starting (BoardSignals_Starting),
		.BoardSignals_Started (BoardSignals_Started),
		.M2S (Reg0_M2S_Reg0_M2S_HardLink),
		.Reg (Reg0_Reg_Reg0_Reg_HardLink),
		.outACK (Reg0_outACK_Reg0_outACK_HardLink),
		.outData0 (Reg0_outData0_Reg0_outData_HardLink),
		.outData1 (Reg0_outData1_Reg0_outData_HardLink),
		.outData2 (Reg0_outData2_Reg0_outData_HardLink),
		.outData3 (Reg0_outData3_Reg0_outData_HardLink),
		.outWritten (Reg0_outWritten_Reg0_outWritten_HardLink),
		.S2M (Reg0_S2M_Reg0_S2M_HardLink)
	);
	AXISoCQuadCoreModule_TopLevel_Reg1
	AXISoCQuadCoreModule_TopLevel_Reg1
	(
		// [BEGIN USER MAP FOR Reg1]
		// [END USER MAP FOR Reg1]
		.BoardSignals_Clock (BoardSignals_Clock),
		.BoardSignals_Reset (BoardSignals_Reset),
		.BoardSignals_Running (BoardSignals_Running),
		.BoardSignals_Starting (BoardSignals_Starting),
		.BoardSignals_Started (BoardSignals_Started),
		.M2S (Reg1_M2S_Reg1_M2S_HardLink),
		.Reg (Reg1_Reg_Reg1_Reg_HardLink),
		.outACK (Reg1_outACK_Reg1_outACK_HardLink),
		.outData0 (Reg1_outData0_Reg1_outData_HardLink),
		.outData1 (Reg1_outData1_Reg1_outData_HardLink),
		.outData2 (Reg1_outData2_Reg1_outData_HardLink),
		.outData3 (Reg1_outData3_Reg1_outData_HardLink),
		.outWritten (Reg1_outWritten_Reg1_outWritten_HardLink),
		.S2M (Reg1_S2M_Reg1_S2M_HardLink)
	);
	AXISoCQuadCoreModule_TopLevel_Reg2
	AXISoCQuadCoreModule_TopLevel_Reg2
	(
		// [BEGIN USER MAP FOR Reg2]
		// [END USER MAP FOR Reg2]
		.BoardSignals_Clock (BoardSignals_Clock),
		.BoardSignals_Reset (BoardSignals_Reset),
		.BoardSignals_Running (BoardSignals_Running),
		.BoardSignals_Starting (BoardSignals_Starting),
		.BoardSignals_Started (BoardSignals_Started),
		.M2S (Reg2_M2S_Reg2_M2S_HardLink),
		.Reg (Reg2_Reg_Reg2_Reg_HardLink),
		.outACK (Reg2_outACK_Reg2_outACK_HardLink),
		.outData0 (Reg2_outData0_Reg2_outData_HardLink),
		.outData1 (Reg2_outData1_Reg2_outData_HardLink),
		.outData2 (Reg2_outData2_Reg2_outData_HardLink),
		.outData3 (Reg2_outData3_Reg2_outData_HardLink),
		.outWritten (Reg2_outWritten_Reg2_outWritten_HardLink),
		.S2M (Reg2_S2M_Reg2_S2M_HardLink)
	);
	AXISoCQuadCoreModule_TopLevel_Reg3
	AXISoCQuadCoreModule_TopLevel_Reg3
	(
		// [BEGIN USER MAP FOR Reg3]
		// [END USER MAP FOR Reg3]
		.BoardSignals_Clock (BoardSignals_Clock),
		.BoardSignals_Reset (BoardSignals_Reset),
		.BoardSignals_Running (BoardSignals_Running),
		.BoardSignals_Starting (BoardSignals_Starting),
		.BoardSignals_Started (BoardSignals_Started),
		.M2S (Reg3_M2S_Reg3_M2S_HardLink),
		.Reg (Reg3_Reg_Reg3_Reg_HardLink),
		.outACK (Reg3_outACK_Reg3_outACK_HardLink),
		.outData0 (Reg3_outData0_Reg3_outData_HardLink),
		.outData1 (Reg3_outData1_Reg3_outData_HardLink),
		.outData2 (Reg3_outData2_Reg3_outData_HardLink),
		.outData3 (Reg3_outData3_Reg3_outData_HardLink),
		.outWritten (Reg3_outWritten_Reg3_outWritten_HardLink),
		.S2M (Reg3_S2M_Reg3_S2M_HardLink)
	);
	AXISoCQuadCoreModule_TopLevel_Switch0
	AXISoCQuadCoreModule_TopLevel_Switch0
	(
		// [BEGIN USER MAP FOR Switch0]
		// [END USER MAP FOR Switch0]
		.BoardSignals_Clock (BoardSignals_Clock),
		.BoardSignals_Reset (BoardSignals_Reset),
		.BoardSignals_Running (BoardSignals_Running),
		.BoardSignals_Starting (BoardSignals_Starting),
		.BoardSignals_Started (BoardSignals_Started),
		.M2S (Switch0_M2S_Switch0_M2S_HardLink),
		.Sig (Switch0_Sig_Switch0_Sig_HardLink),
		.outData0 (Switch0_outData0_Switch0_outData_HardLink),
		.outData1 (Switch0_outData1_Switch0_outData_HardLink),
		.outData2 (Switch0_outData2_Switch0_outData_HardLink),
		.outData3 (Switch0_outData3_Switch0_outData_HardLink),
		.S2M (Switch0_S2M_Switch0_S2M_HardLink)
	);
	AXISoCQuadCoreModule_TopLevel_Switch1
	AXISoCQuadCoreModule_TopLevel_Switch1
	(
		// [BEGIN USER MAP FOR Switch1]
		// [END USER MAP FOR Switch1]
		.BoardSignals_Clock (BoardSignals_Clock),
		.BoardSignals_Reset (BoardSignals_Reset),
		.BoardSignals_Running (BoardSignals_Running),
		.BoardSignals_Starting (BoardSignals_Starting),
		.BoardSignals_Started (BoardSignals_Started),
		.M2S (Switch1_M2S_Switch1_M2S_HardLink),
		.Sig (Switch1_Sig_Switch1_Sig_HardLink),
		.outData0 (Switch1_outData0_Switch1_outData_HardLink),
		.outData1 (Switch1_outData1_Switch1_outData_HardLink),
		.outData2 (Switch1_outData2_Switch1_outData_HardLink),
		.outData3 (Switch1_outData3_Switch1_outData_HardLink),
		.S2M (Switch1_S2M_Switch1_S2M_HardLink)
	);
	AXISoCQuadCoreModule_TopLevel_uart
	AXISoCQuadCoreModule_TopLevel_uart
	(
		// [BEGIN USER MAP FOR uart]
		// [END USER MAP FOR uart]
		.BoardSignals_Clock (BoardSignals_Clock),
		.BoardSignals_Reset (BoardSignals_Reset),
		.BoardSignals_Running (BoardSignals_Running),
		.BoardSignals_Starting (BoardSignals_Starting),
		.BoardSignals_Started (BoardSignals_Started),
		.iRX (uart_iRX_uart_iRX_HardLink),
		.M2S (uart_M2S_uart_M2S_HardLink),
		.oCE (uart_oCE_uart_oCE_HardLink),
		.oRXData (uart_oRXData_uart_oRXData_HardLink),
		.oS2M (uart_oS2M_uart_oS2M_HardLink),
		.oTransmitting (uart_oTransmitting_uart_oTransmitting_HardLink),
		.oTX (uart_oTX_uart_oTX_HardLink),
		.oTXCounter (uart_oTXCounter_uart_oTXCounter_HardLink)
	);
	assign Inputs_iButton0 = iButton0;
	assign Inputs_iButton1 = iButton1;
	assign Inputs_iButton2 = iButton2;
	assign Inputs_iButton3 = iButton3;
	assign Inputs_iRX = iRX;
	assign Inputs_iSwitch0 = iSwitch0;
	assign Inputs_iSwitch1 = iSwitch1;
	assign AXISoCQuadCoreModule_L99F33L102T14_Object[73:0] = Interconnect_oS2M[0];
	assign CPU0_S2M = AXISoCQuadCoreModule_L99F33L102T14_Object[73:0];
	assign AXISoCQuadCoreModule_L103F33L106T14_Object[73:0] = Interconnect_oS2M[1];
	assign CPU1_S2M = AXISoCQuadCoreModule_L103F33L106T14_Object[73:0];
	assign AXISoCQuadCoreModule_L107F33L110T14_Object[73:0] = Interconnect_oS2M[2];
	assign CPU2_S2M = AXISoCQuadCoreModule_L107F33L110T14_Object[73:0];
	assign AXISoCQuadCoreModule_L111F33L114T14_Object[73:0] = Interconnect_oS2M[3];
	assign CPU3_S2M = AXISoCQuadCoreModule_L111F33L114T14_Object[73:0];
	assign AXISoCQuadCoreModule_L116F35L119T14_Object[221:0] = Interconnect_oM2S[0];
	assign Memory_M2S = AXISoCQuadCoreModule_L116F35L119T14_Object[221:0];
	assign AXISoCQuadCoreModule_L120F49L123T14_Object[221:0] = Interconnect_oM2S[1];
	assign AutoIncrementCounter_M2S = AXISoCQuadCoreModule_L120F49L123T14_Object[221:0];
	assign AXISoCQuadCoreModule_L124F54L127T14_Object[221:0] = Interconnect_oM2S[2];
	assign AXISoCQuadCoreModule_L124F54L127T14_Object[254:222] = AXI4AutoDecrementRegisterModuleInputs_Reg;
	assign AXI4AutoDecrementRegister_Reg = AXISoCQuadCoreModule_L124F54L127T14_Object[254:222];
	assign AXI4AutoDecrementRegister_M2S = AXISoCQuadCoreModule_L124F54L127T14_Object[221:0];
	assign AXISoCQuadCoreModule_L129F33L132T14_Object[221:0] = Interconnect_oM2S[3];
	assign AXISoCQuadCoreModule_L129F33L132T14_Object[254:222] = AXI4RegisterModuleInputs_Reg;
	assign Reg0_Reg = AXISoCQuadCoreModule_L129F33L132T14_Object[254:222];
	assign Reg0_M2S = AXISoCQuadCoreModule_L129F33L132T14_Object[221:0];
	assign AXISoCQuadCoreModule_L133F33L136T14_Object[221:0] = Interconnect_oM2S[4];
	assign AXISoCQuadCoreModule_L133F33L136T14_Object[254:222] = AXI4RegisterModuleInputs_Reg;
	assign Reg1_Reg = AXISoCQuadCoreModule_L133F33L136T14_Object[254:222];
	assign Reg1_M2S = AXISoCQuadCoreModule_L133F33L136T14_Object[221:0];
	assign AXISoCQuadCoreModule_L137F33L140T14_Object[221:0] = Interconnect_oM2S[5];
	assign AXISoCQuadCoreModule_L137F33L140T14_Object[254:222] = AXI4RegisterModuleInputs_Reg;
	assign Reg2_Reg = AXISoCQuadCoreModule_L137F33L140T14_Object[254:222];
	assign Reg2_M2S = AXISoCQuadCoreModule_L137F33L140T14_Object[221:0];
	assign AXISoCQuadCoreModule_L141F33L144T14_Object[221:0] = Interconnect_oM2S[6];
	assign AXISoCQuadCoreModule_L141F33L144T14_Object[254:222] = AXI4RegisterModuleInputs_Reg;
	assign Reg3_Reg = AXISoCQuadCoreModule_L141F33L144T14_Object[254:222];
	assign Reg3_M2S = AXISoCQuadCoreModule_L141F33L144T14_Object[221:0];
	assign AXISoCQuadCoreModule_L145F38L149T14_Object[221:0] = Interconnect_oM2S[7];
	assign AXISoCQuadCoreModule_L145F38L149T14_Object[295:222] = ioInterconnect_oS2M[0];
	assign ioGateway_iS2M = AXISoCQuadCoreModule_L145F38L149T14_Object[295:222];
	assign ioGateway_iM2S = AXISoCQuadCoreModule_L145F38L149T14_Object[221:0];
	assign AXISoCQuadCoreModule_L151F36L158T14_Object[221:0] = ioInterconnect_oM2S[0];
	assign AXISoCQuadCoreModule_L151F36L158T14_Object[253:222] = {
		{31{1'b0}},
		Inputs_iSwitch0
	}
	;
	assign Switch0_Sig = AXISoCQuadCoreModule_L151F36L158T14_Object[253:222];
	assign Switch0_M2S = AXISoCQuadCoreModule_L151F36L158T14_Object[221:0];
	assign AXISoCQuadCoreModule_L159F36L166T14_Object[221:0] = ioInterconnect_oM2S[1];
	assign AXISoCQuadCoreModule_L159F36L166T14_Object[253:222] = {
		{31{1'b0}},
		Inputs_iSwitch1
	}
	;
	assign Switch1_Sig = AXISoCQuadCoreModule_L159F36L166T14_Object[253:222];
	assign Switch1_M2S = AXISoCQuadCoreModule_L159F36L166T14_Object[221:0];
	assign AXISoCQuadCoreModule_L168F36L175T14_Object[221:0] = ioInterconnect_oM2S[2];
	assign AXISoCQuadCoreModule_L168F36L175T14_Object[253:222] = {
		{31{1'b0}},
		Inputs_iButton0
	}
	;
	assign Button0_Sig = AXISoCQuadCoreModule_L168F36L175T14_Object[253:222];
	assign Button0_M2S = AXISoCQuadCoreModule_L168F36L175T14_Object[221:0];
	assign AXISoCQuadCoreModule_L176F36L183T14_Object[221:0] = ioInterconnect_oM2S[3];
	assign AXISoCQuadCoreModule_L176F36L183T14_Object[253:222] = {
		{31{1'b0}},
		Inputs_iButton1
	}
	;
	assign Button1_Sig = AXISoCQuadCoreModule_L176F36L183T14_Object[253:222];
	assign Button1_M2S = AXISoCQuadCoreModule_L176F36L183T14_Object[221:0];
	assign AXISoCQuadCoreModule_L184F36L191T14_Object[221:0] = ioInterconnect_oM2S[4];
	assign AXISoCQuadCoreModule_L184F36L191T14_Object[253:222] = {
		{31{1'b0}},
		Inputs_iButton2
	}
	;
	assign Button2_Sig = AXISoCQuadCoreModule_L184F36L191T14_Object[253:222];
	assign Button2_M2S = AXISoCQuadCoreModule_L184F36L191T14_Object[221:0];
	assign AXISoCQuadCoreModule_L192F36L199T14_Object[221:0] = ioInterconnect_oM2S[5];
	assign AXISoCQuadCoreModule_L192F36L199T14_Object[253:222] = {
		{31{1'b0}},
		Inputs_iButton3
	}
	;
	assign Button3_Sig = AXISoCQuadCoreModule_L192F36L199T14_Object[253:222];
	assign Button3_M2S = AXISoCQuadCoreModule_L192F36L199T14_Object[221:0];
	assign AXISoCQuadCoreModule_L200F33L204T14_Object[0] = Inputs_iRX;
	assign AXISoCQuadCoreModule_L200F33L204T14_Object[222:1] = ioInterconnect_oM2S[6];
	assign uart_M2S = AXISoCQuadCoreModule_L200F33L204T14_Object[222:1];
	assign uart_iRX = AXISoCQuadCoreModule_L200F33L204T14_Object[0];
	assign AXISoCQuadCoreModule_L207F41L225T14_Object[887:0] = {
		CPU3_M2S,
		CPU2_M2S,
		CPU1_M2S,
		CPU0_M2S
	}
	;
	assign AXISoCQuadCoreModule_L207F41L225T14_Object[1479:888] = {
		ioGateway_oS2M,
		Reg3_S2M,
		Reg2_S2M,
		Reg1_S2M,
		Reg0_S2M,
		AXI4AutoDecrementRegister_S2M,
		AutoIncrementCounter_S2M,
		Memory_S2M
	}
	;
	assign Interconnect_iS2M[7] = AXISoCQuadCoreModule_L207F41L225T14_Object[1479:1406];
	assign Interconnect_iS2M[6] = AXISoCQuadCoreModule_L207F41L225T14_Object[1405:1332];
	assign Interconnect_iS2M[5] = AXISoCQuadCoreModule_L207F41L225T14_Object[1331:1258];
	assign Interconnect_iS2M[4] = AXISoCQuadCoreModule_L207F41L225T14_Object[1257:1184];
	assign Interconnect_iS2M[3] = AXISoCQuadCoreModule_L207F41L225T14_Object[1183:1110];
	assign Interconnect_iS2M[2] = AXISoCQuadCoreModule_L207F41L225T14_Object[1109:1036];
	assign Interconnect_iS2M[1] = AXISoCQuadCoreModule_L207F41L225T14_Object[1035:962];
	assign Interconnect_iS2M[0] = AXISoCQuadCoreModule_L207F41L225T14_Object[961:888];
	assign Interconnect_iM2S[3] = AXISoCQuadCoreModule_L207F41L225T14_Object[887:666];
	assign Interconnect_iM2S[2] = AXISoCQuadCoreModule_L207F41L225T14_Object[665:444];
	assign Interconnect_iM2S[1] = AXISoCQuadCoreModule_L207F41L225T14_Object[443:222];
	assign Interconnect_iM2S[0] = AXISoCQuadCoreModule_L207F41L225T14_Object[221:0];
	assign AXISoCQuadCoreModule_L227F43L241T14_Object[221:0] = ioGateway_oM2S;
	assign AXISoCQuadCoreModule_L227F43L241T14_Object[739:222] = {
		uart_oS2M,
		Button3_S2M,
		Button2_S2M,
		Button1_S2M,
		Button0_S2M,
		Switch1_S2M,
		Switch0_S2M
	}
	;
	assign ioInterconnect_iS2M[6] = AXISoCQuadCoreModule_L227F43L241T14_Object[739:666];
	assign ioInterconnect_iS2M[5] = AXISoCQuadCoreModule_L227F43L241T14_Object[665:592];
	assign ioInterconnect_iS2M[4] = AXISoCQuadCoreModule_L227F43L241T14_Object[591:518];
	assign ioInterconnect_iS2M[3] = AXISoCQuadCoreModule_L227F43L241T14_Object[517:444];
	assign ioInterconnect_iS2M[2] = AXISoCQuadCoreModule_L227F43L241T14_Object[443:370];
	assign ioInterconnect_iS2M[1] = AXISoCQuadCoreModule_L227F43L241T14_Object[369:296];
	assign ioInterconnect_iS2M[0] = AXISoCQuadCoreModule_L227F43L241T14_Object[295:222];
	assign ioInterconnect_iM2S[0] = AXISoCQuadCoreModule_L227F43L241T14_Object[221:0];
	assign oCE = uart_oCE;
	assign AXISoCQuadCoreModule_L243F37T66_Source = {
		Reg0_outData[3],
		Reg0_outData[2],
		Reg0_outData[1],
		Reg0_outData[0]
	}
	;
	assign oReg0 = AXISoCQuadCoreModule_L243F37T66_Source;
	assign AXISoCQuadCoreModule_L244F37T66_Source = {
		Reg1_outData[3],
		Reg1_outData[2],
		Reg1_outData[1],
		Reg1_outData[0]
	}
	;
	assign oReg1 = AXISoCQuadCoreModule_L244F37T66_Source;
	assign AXISoCQuadCoreModule_L245F37T66_Source = {
		Reg2_outData[3],
		Reg2_outData[2],
		Reg2_outData[1],
		Reg2_outData[0]
	}
	;
	assign oReg2 = AXISoCQuadCoreModule_L245F37T66_Source;
	assign AXISoCQuadCoreModule_L246F37T66_Source = {
		Reg3_outData[3],
		Reg3_outData[2],
		Reg3_outData[1],
		Reg3_outData[0]
	}
	;
	assign oReg3 = AXISoCQuadCoreModule_L246F37T66_Source;
	assign oTransmitting = uart_oTransmitting;
	assign oTX = uart_oTX;
	assign AutoIncrementCounter_M2S_AutoIncrementCounter_M2S_HardLink = AutoIncrementCounter_M2S;
	assign AutoIncrementCounter_oCounter = AutoIncrementCounter_oCounter_AutoIncrementCounter_oCounter_HardLink;
	assign AutoIncrementCounter_outWritten = AutoIncrementCounter_outWritten_AutoIncrementCounter_outWritten_HardLink;
	assign AutoIncrementCounter_S2M = AutoIncrementCounter_S2M_AutoIncrementCounter_S2M_HardLink;
	assign AXI4AutoDecrementRegister_M2S_AXI4AutoDecrementRegister_M2S_HardLink = AXI4AutoDecrementRegister_M2S;
	assign AXI4AutoDecrementRegister_Reg_AXI4AutoDecrementRegister_Reg_HardLink = AXI4AutoDecrementRegister_Reg;
	assign AXI4AutoDecrementRegister_outACK = AXI4AutoDecrementRegister_outACK_AXI4AutoDecrementRegister_outACK_HardLink;
	assign AXI4AutoDecrementRegister_outData[0] = AXI4AutoDecrementRegister_outData0_AXI4AutoDecrementRegister_outData_HardLink;
	assign AXI4AutoDecrementRegister_outData[1] = AXI4AutoDecrementRegister_outData1_AXI4AutoDecrementRegister_outData_HardLink;
	assign AXI4AutoDecrementRegister_outData[2] = AXI4AutoDecrementRegister_outData2_AXI4AutoDecrementRegister_outData_HardLink;
	assign AXI4AutoDecrementRegister_outData[3] = AXI4AutoDecrementRegister_outData3_AXI4AutoDecrementRegister_outData_HardLink;
	assign AXI4AutoDecrementRegister_outWritten = AXI4AutoDecrementRegister_outWritten_AXI4AutoDecrementRegister_outWritten_HardLink;
	assign AXI4AutoDecrementRegister_S2M = AXI4AutoDecrementRegister_S2M_AXI4AutoDecrementRegister_S2M_HardLink;
	assign Button0_M2S_Button0_M2S_HardLink = Button0_M2S;
	assign Button0_Sig_Button0_Sig_HardLink = Button0_Sig;
	assign Button0_outData[0] = Button0_outData0_Button0_outData_HardLink;
	assign Button0_outData[1] = Button0_outData1_Button0_outData_HardLink;
	assign Button0_outData[2] = Button0_outData2_Button0_outData_HardLink;
	assign Button0_outData[3] = Button0_outData3_Button0_outData_HardLink;
	assign Button0_S2M = Button0_S2M_Button0_S2M_HardLink;
	assign Button1_M2S_Button1_M2S_HardLink = Button1_M2S;
	assign Button1_Sig_Button1_Sig_HardLink = Button1_Sig;
	assign Button1_outData[0] = Button1_outData0_Button1_outData_HardLink;
	assign Button1_outData[1] = Button1_outData1_Button1_outData_HardLink;
	assign Button1_outData[2] = Button1_outData2_Button1_outData_HardLink;
	assign Button1_outData[3] = Button1_outData3_Button1_outData_HardLink;
	assign Button1_S2M = Button1_S2M_Button1_S2M_HardLink;
	assign Button2_M2S_Button2_M2S_HardLink = Button2_M2S;
	assign Button2_Sig_Button2_Sig_HardLink = Button2_Sig;
	assign Button2_outData[0] = Button2_outData0_Button2_outData_HardLink;
	assign Button2_outData[1] = Button2_outData1_Button2_outData_HardLink;
	assign Button2_outData[2] = Button2_outData2_Button2_outData_HardLink;
	assign Button2_outData[3] = Button2_outData3_Button2_outData_HardLink;
	assign Button2_S2M = Button2_S2M_Button2_S2M_HardLink;
	assign Button3_M2S_Button3_M2S_HardLink = Button3_M2S;
	assign Button3_Sig_Button3_Sig_HardLink = Button3_Sig;
	assign Button3_outData[0] = Button3_outData0_Button3_outData_HardLink;
	assign Button3_outData[1] = Button3_outData1_Button3_outData_HardLink;
	assign Button3_outData[2] = Button3_outData2_Button3_outData_HardLink;
	assign Button3_outData[3] = Button3_outData3_Button3_outData_HardLink;
	assign Button3_S2M = Button3_S2M_Button3_S2M_HardLink;
	assign CPU0_S2M_CPU0_S2M_HardLink = CPU0_S2M;
	assign CPU0_M2S = CPU0_M2S_CPU0_M2S_HardLink;
	assign CPU1_S2M_CPU1_S2M_HardLink = CPU1_S2M;
	assign CPU1_M2S = CPU1_M2S_CPU1_M2S_HardLink;
	assign CPU2_S2M_CPU2_S2M_HardLink = CPU2_S2M;
	assign CPU2_M2S = CPU2_M2S_CPU2_M2S_HardLink;
	assign CPU3_S2M_CPU3_S2M_HardLink = CPU3_S2M;
	assign CPU3_M2S = CPU3_M2S_CPU3_M2S_HardLink;
	assign Interconnect_iM2S0_Interconnect_iM2S_HardLink = Interconnect_iM2S[0];
	assign Interconnect_iM2S1_Interconnect_iM2S_HardLink = Interconnect_iM2S[1];
	assign Interconnect_iM2S2_Interconnect_iM2S_HardLink = Interconnect_iM2S[2];
	assign Interconnect_iM2S3_Interconnect_iM2S_HardLink = Interconnect_iM2S[3];
	assign Interconnect_iS2M0_Interconnect_iS2M_HardLink = Interconnect_iS2M[0];
	assign Interconnect_iS2M1_Interconnect_iS2M_HardLink = Interconnect_iS2M[1];
	assign Interconnect_iS2M2_Interconnect_iS2M_HardLink = Interconnect_iS2M[2];
	assign Interconnect_iS2M3_Interconnect_iS2M_HardLink = Interconnect_iS2M[3];
	assign Interconnect_iS2M4_Interconnect_iS2M_HardLink = Interconnect_iS2M[4];
	assign Interconnect_iS2M5_Interconnect_iS2M_HardLink = Interconnect_iS2M[5];
	assign Interconnect_iS2M6_Interconnect_iS2M_HardLink = Interconnect_iS2M[6];
	assign Interconnect_iS2M7_Interconnect_iS2M_HardLink = Interconnect_iS2M[7];
	assign Interconnect_oM2S[0] = Interconnect_oM2S0_Interconnect_oM2S_HardLink;
	assign Interconnect_oM2S[1] = Interconnect_oM2S1_Interconnect_oM2S_HardLink;
	assign Interconnect_oM2S[2] = Interconnect_oM2S2_Interconnect_oM2S_HardLink;
	assign Interconnect_oM2S[3] = Interconnect_oM2S3_Interconnect_oM2S_HardLink;
	assign Interconnect_oM2S[4] = Interconnect_oM2S4_Interconnect_oM2S_HardLink;
	assign Interconnect_oM2S[5] = Interconnect_oM2S5_Interconnect_oM2S_HardLink;
	assign Interconnect_oM2S[6] = Interconnect_oM2S6_Interconnect_oM2S_HardLink;
	assign Interconnect_oM2S[7] = Interconnect_oM2S7_Interconnect_oM2S_HardLink;
	assign Interconnect_oS2M[0] = Interconnect_oS2M0_Interconnect_oS2M_HardLink;
	assign Interconnect_oS2M[1] = Interconnect_oS2M1_Interconnect_oS2M_HardLink;
	assign Interconnect_oS2M[2] = Interconnect_oS2M2_Interconnect_oS2M_HardLink;
	assign Interconnect_oS2M[3] = Interconnect_oS2M3_Interconnect_oS2M_HardLink;
	assign ioGateway_iM2S_ioGateway_iM2S_HardLink = ioGateway_iM2S;
	assign ioGateway_iS2M_ioGateway_iS2M_HardLink = ioGateway_iS2M;
	assign ioGateway_oM2S = ioGateway_oM2S_ioGateway_oM2S_HardLink;
	assign ioGateway_oS2M = ioGateway_oS2M_ioGateway_oS2M_HardLink;
	assign ioInterconnect_iM2S0_ioInterconnect_iM2S_HardLink = ioInterconnect_iM2S[0];
	assign ioInterconnect_iS2M0_ioInterconnect_iS2M_HardLink = ioInterconnect_iS2M[0];
	assign ioInterconnect_iS2M1_ioInterconnect_iS2M_HardLink = ioInterconnect_iS2M[1];
	assign ioInterconnect_iS2M2_ioInterconnect_iS2M_HardLink = ioInterconnect_iS2M[2];
	assign ioInterconnect_iS2M3_ioInterconnect_iS2M_HardLink = ioInterconnect_iS2M[3];
	assign ioInterconnect_iS2M4_ioInterconnect_iS2M_HardLink = ioInterconnect_iS2M[4];
	assign ioInterconnect_iS2M5_ioInterconnect_iS2M_HardLink = ioInterconnect_iS2M[5];
	assign ioInterconnect_iS2M6_ioInterconnect_iS2M_HardLink = ioInterconnect_iS2M[6];
	assign ioInterconnect_oM2S[0] = ioInterconnect_oM2S0_ioInterconnect_oM2S_HardLink;
	assign ioInterconnect_oM2S[1] = ioInterconnect_oM2S1_ioInterconnect_oM2S_HardLink;
	assign ioInterconnect_oM2S[2] = ioInterconnect_oM2S2_ioInterconnect_oM2S_HardLink;
	assign ioInterconnect_oM2S[3] = ioInterconnect_oM2S3_ioInterconnect_oM2S_HardLink;
	assign ioInterconnect_oM2S[4] = ioInterconnect_oM2S4_ioInterconnect_oM2S_HardLink;
	assign ioInterconnect_oM2S[5] = ioInterconnect_oM2S5_ioInterconnect_oM2S_HardLink;
	assign ioInterconnect_oM2S[6] = ioInterconnect_oM2S6_ioInterconnect_oM2S_HardLink;
	assign ioInterconnect_oS2M[0] = ioInterconnect_oS2M0_ioInterconnect_oS2M_HardLink;
	assign Memory_M2S_Memory_M2S_HardLink = Memory_M2S;
	assign Memory_S2M = Memory_S2M_Memory_S2M_HardLink;
	assign Reg0_M2S_Reg0_M2S_HardLink = Reg0_M2S;
	assign Reg0_Reg_Reg0_Reg_HardLink = Reg0_Reg;
	assign Reg0_outACK = Reg0_outACK_Reg0_outACK_HardLink;
	assign Reg0_outData[0] = Reg0_outData0_Reg0_outData_HardLink;
	assign Reg0_outData[1] = Reg0_outData1_Reg0_outData_HardLink;
	assign Reg0_outData[2] = Reg0_outData2_Reg0_outData_HardLink;
	assign Reg0_outData[3] = Reg0_outData3_Reg0_outData_HardLink;
	assign Reg0_outWritten = Reg0_outWritten_Reg0_outWritten_HardLink;
	assign Reg0_S2M = Reg0_S2M_Reg0_S2M_HardLink;
	assign Reg1_M2S_Reg1_M2S_HardLink = Reg1_M2S;
	assign Reg1_Reg_Reg1_Reg_HardLink = Reg1_Reg;
	assign Reg1_outACK = Reg1_outACK_Reg1_outACK_HardLink;
	assign Reg1_outData[0] = Reg1_outData0_Reg1_outData_HardLink;
	assign Reg1_outData[1] = Reg1_outData1_Reg1_outData_HardLink;
	assign Reg1_outData[2] = Reg1_outData2_Reg1_outData_HardLink;
	assign Reg1_outData[3] = Reg1_outData3_Reg1_outData_HardLink;
	assign Reg1_outWritten = Reg1_outWritten_Reg1_outWritten_HardLink;
	assign Reg1_S2M = Reg1_S2M_Reg1_S2M_HardLink;
	assign Reg2_M2S_Reg2_M2S_HardLink = Reg2_M2S;
	assign Reg2_Reg_Reg2_Reg_HardLink = Reg2_Reg;
	assign Reg2_outACK = Reg2_outACK_Reg2_outACK_HardLink;
	assign Reg2_outData[0] = Reg2_outData0_Reg2_outData_HardLink;
	assign Reg2_outData[1] = Reg2_outData1_Reg2_outData_HardLink;
	assign Reg2_outData[2] = Reg2_outData2_Reg2_outData_HardLink;
	assign Reg2_outData[3] = Reg2_outData3_Reg2_outData_HardLink;
	assign Reg2_outWritten = Reg2_outWritten_Reg2_outWritten_HardLink;
	assign Reg2_S2M = Reg2_S2M_Reg2_S2M_HardLink;
	assign Reg3_M2S_Reg3_M2S_HardLink = Reg3_M2S;
	assign Reg3_Reg_Reg3_Reg_HardLink = Reg3_Reg;
	assign Reg3_outACK = Reg3_outACK_Reg3_outACK_HardLink;
	assign Reg3_outData[0] = Reg3_outData0_Reg3_outData_HardLink;
	assign Reg3_outData[1] = Reg3_outData1_Reg3_outData_HardLink;
	assign Reg3_outData[2] = Reg3_outData2_Reg3_outData_HardLink;
	assign Reg3_outData[3] = Reg3_outData3_Reg3_outData_HardLink;
	assign Reg3_outWritten = Reg3_outWritten_Reg3_outWritten_HardLink;
	assign Reg3_S2M = Reg3_S2M_Reg3_S2M_HardLink;
	assign Switch0_M2S_Switch0_M2S_HardLink = Switch0_M2S;
	assign Switch0_Sig_Switch0_Sig_HardLink = Switch0_Sig;
	assign Switch0_outData[0] = Switch0_outData0_Switch0_outData_HardLink;
	assign Switch0_outData[1] = Switch0_outData1_Switch0_outData_HardLink;
	assign Switch0_outData[2] = Switch0_outData2_Switch0_outData_HardLink;
	assign Switch0_outData[3] = Switch0_outData3_Switch0_outData_HardLink;
	assign Switch0_S2M = Switch0_S2M_Switch0_S2M_HardLink;
	assign Switch1_M2S_Switch1_M2S_HardLink = Switch1_M2S;
	assign Switch1_Sig_Switch1_Sig_HardLink = Switch1_Sig;
	assign Switch1_outData[0] = Switch1_outData0_Switch1_outData_HardLink;
	assign Switch1_outData[1] = Switch1_outData1_Switch1_outData_HardLink;
	assign Switch1_outData[2] = Switch1_outData2_Switch1_outData_HardLink;
	assign Switch1_outData[3] = Switch1_outData3_Switch1_outData_HardLink;
	assign Switch1_S2M = Switch1_S2M_Switch1_S2M_HardLink;
	assign uart_iRX_uart_iRX_HardLink = uart_iRX;
	assign uart_M2S_uart_M2S_HardLink = uart_M2S;
	assign uart_oCE = uart_oCE_uart_oCE_HardLink;
	assign uart_oRXData = uart_oRXData_uart_oRXData_HardLink;
	assign uart_oS2M = uart_oS2M_uart_oS2M_HardLink;
	assign uart_oTransmitting = uart_oTransmitting_uart_oTransmitting_HardLink;
	assign uart_oTX = uart_oTX_uart_oTX_HardLink;
	assign uart_oTXCounter = uart_oTXCounter_uart_oTXCounter_HardLink;
	// [BEGIN USER ARCHITECTURE]
	// [END USER ARCHITECTURE]
endmodule
