Alam, M. A. and Mahapatra, S. 2004. A comprehensive model of PMOS NBTI degradation. Microelectron. Reliab. 45, 71--81.
Bansal, A., Rao, R., Kim, J. J., Zafar, S., Stathis, J. H., and Ching-Te Chuang. 2009. Impacts of NBTI and PBTI on SRAM static/dynamic noise margins and cell failure probability. Microelectron. Reliab. 49, 6, 642--649.
Becker, E. A. 2008. Design of an integrated half-cycle delay line duty cycle corrector delay-locked loop. Master's Thesis, Boise State University.
Bhardwaj, S., Wang, W., Vattikonda, R., Cao, Y., and Vrudhula, S. 2006. Predictive modeling of the NBTI effect for reliable design. In Proceedings of the Custom Integrated Circuits Conference (CICC'06). IEEE, 189--192.
Cadence White Paper. 2012. http://www.cadence.com/rl/Resources/technical_papers/Clock Concurrent Optimization Technical Paper.aspx.
Ashutosh Chakraborty , Gokul Ganesan , Anand Rajaram , David Z. Pan, Analysis and optimization of NBTI induced clock skew in gated clock trees, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Chen, G., Li, M. F., Ang, C. H., Zheng, J. Z., and Kwong, D. L. 2002. Dynamic NBTI of p-MOS transistors and its impact on MOSFET scaling. In IEEE Electron Device Lett. 23, 12, 734--736.
Chen, H.-C. and Du, D. H. C. 1991, Path sensitization in critical path problem, In Proceedings of the IEEE International Conference on Computer-Aided Design, 208--211.
Chen, J., Wang, S., Bidokhti, N., and Tehranipoor, M. 2011. A framework for fast and accurate critical-reliability paths identification. In Proceedings of the IEEE North Atlantic Test Workshop (NATW).
Dan Ernst , Nam Sung Kim , Shidhartha Das , Sanjay Pant , Rajeev Rao , Toan Pham , Conrad Ziesler , David Blaauw , Todd Austin , Krisztian Flautner , Trevor Mudge, Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.7, December 03-05, 2003
Fernandez, R., Kaczer, B., Nackaerts, A., Demuynck, S., Rodriguez, R., Nafria, M., and Groeseneken, G. 2006. AC NBTI studied in the 1Hz--2GHz range on dedicated on-chip CMOS circuits. In Proceedings of the International Electron Devices Meeting, 1--4.
Gammie, G., Wang, A., Mair, H., Lagerquist, R., Chau, M., Royannez, P., Gururajarao, S., and Ko, U. 2010. SmartReflex power and performance management technologies for 90nm, 65nm, and 45nm mobile application processors. IEEE 98, 2, 144--159.
Haggag, A., Lemanski, M., Anderson, G., Abramowitz, P., and Moosa, M. 2007. Realistic projections of product fmax shift and statistics due to HCI and NBTI. In Proceedings of the Reliability Physics Symposium, 93--96.
Hofmann, K., Reisinger, H., Ermisch, K., Schlunder, C., Gustin, W., Pompl, T., Georgakos, G., Arnim, K. V., Hatsch, J., Kodytek, T., Baumann, T., and Pacha, C. 2010. Highly accurate product-level aging monitoring in 40nm CMOS. In Proceedings of the Symposium on VLSI Technology (VLSIT), 27--28.
Huard, V., Parthasarathy, C. R., Bravaix, A., Guerin, C., and Pion, E. 2009. CMOS device design-in reliability approach in advanced nodes. In Proceedings of the IEEE International Reliability Physics Symposium, 624--633.
Kaczer, B., Grasser, T., Roussel, P. J., Martin-Martinez, J., O'connor, R., O'sullivan, B. J., and Groeseneken, G. 2008. Ubiquitous relaxation in BTI stressing—New evaluation and insights. In Proceedings of the IEEE International Reliability Physics Symposium, 20--27.
Kimizuka, N., Yamamoto, T., Mogami, T., Yamaguchi, K., Imai, K., and Horiuchi, T. 1999. The impact of bias temperature instability for direct-tunneling ultra-thin gate oxide on MOSFET scaling. In Proceedings of the Symposium on VLSI Technology Digest of Technical Papers, 73--74.
Kirkpatrick, S., Gelatt, C. D., and Vecchi, M. P. 1989. Optimization by simulated annealing. Science, 220, 671--680.
Konoura, H., Mitsuyama, Y., Hashimoto, M., and Onoye, T. 2010. Comparative study on delay degrading estimation due to NBTI with circuit/instance/transistor-level stress probability consideration. In Proceedings of the 11th International Symposium on Quality Electronic Design, 646--651.
Krishnan, A. T., Cano, F., Chancellor, C., Reddy, V., Zhangfen Qi, Jain, P., Carulli, J., Masin, J., Zuhoski, S., Krishnan, S., and Ondrusek, J. 2010. Product drift from NBTI: Guardbanding, circuit and statistical effects. In Proceedings of the IEEE International Electron Devices Meeting (IEDM), 4.3.1--4.3.4.
Sanjay V. Kumar , Chris H. Kim , Sachin S. Sapatnekar, Impact of NBTI on SRAM Read Stability and Design for Reliability, Proceedings of the 7th International Symposium on Quality Electronic Design, p.210-218, March 27-29, 2006[doi>10.1109/ISQED.2006.73]
Kufluoglu, H., Reddy, V., Marshall, A., Krick, J., Ragheb, T., Cirba, C., Krishnan, A., and Chancellor, C. 2010. An extensive and improved circuit simulation methodology for NBTI recovery. In Proceedings of the IEEE International Reliability Physics Symposium, 670--675.
Lorenz, D., Georgakos, G., and Schlichtmann, U. 2009. Aging analysis of circuit timing considering NBTI and HCI. In Proceedings of the 15th IEEE International OnLine Testing Symposium, 3--8.
OPENCORES, 2012. www.opencores.org.
Preeti Ranjan Panda , B. V. N. Silpa , Aviral Shrivastava , Krishnaiah Gummidipudi, Power-efficient System Design, Springer Publishing Company, Incorporated, 2010
Qing K. Zhu, High-Speed Clock Network Design, Kluwer Academic Publishers, Norwell, MA, 2002
Ramey, S., Prasad, C., Agostinelli, M., Sangwoo, P., Walstra, S., Gupta, S., and Hicks, J. 2009. Frequency and recovery effects in high-κ BTI degradation. In Proceedings of the IEEE International Reliability Physics Symposium, 1023--1027.
Rangan, S., Mielke, N., and Yeh, E. C. C. 2003. Universal recovery behavior of negative bias temperature instability {PMOSFETs}. In Proceedings of the IEEE International Electron Devices Meeting, 14.3.1--14.3.4.
Vijay Reddy , John Carulli , Anand Krishnan , William Bosch , Brendan Burgess, IMPACT OF NEGATIVE BIAS TEMPERATURE INSTABILITY ON PRODUCT PARAMETRIC DRIFT, Proceedings of the International Test Conference on International Test Conference, p.148-155, October 26-28, 2004
Reisinger, H., Grasser, T., Hofmann, K., Gustin, W., and Schlünder, C. 2010. The impact of recovery on BTI reliability assessments. In Proceedings of the IEEE International Integrated Reliability Workshop Final Report (IIRW), 12--16.
Kewal K. Saluja , Shriram Vijayakumar , Warin Sootkaneung , Xaingning Yang, NBTI Degradation: A Problem or a Scare?, Proceedings of the 21st International Conference on VLSI Design, p.137-142, January 04-08, 2008[doi>10.1109/VLSI.2008.43]
Wenping Wang , Shengqi Yang , Yu Cao, Node Criticality Computation for Circuit Timing Analysis and Optimization under NBTI Effect, Proceedings of the 9th international symposium on Quality Electronic Design, p.763-768, March 17-19, 2008
Yu Wang , Xiaoming Chen , Wenping Wang , Varsha Balakrishnan , Yu Cao , Yuan Xie , Huazhong Yang, On the efficacy of input Vector Control to mitigate NBTI effects and leakage power, Proceedings of the 2009 10th International Symposium on Quality of Electronic Design, p.19-26, March 16-18, 2009[doi>10.1109/ISQED.2009.4810264]
Zafar, S. 2005. Statistical Mechanics based model for negative bias temperature instability induced degradation. J. Appl. Phys.
Zafar, S., Callegari, A., Gusev, E., and Fischetti, M. V. 2003. Charge trapping related threshold voltage instabilities in high permittivity gate dielectric stacks. J. Appl. Phys.
