

================================================================
== Vivado HLS Report for 'Attention_layer'
================================================================
* Date:           Thu Aug 31 04:11:01 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.552 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    39124|    39124| 0.391 ms | 0.391 ms |  39124|  39124|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |      168|      168|        14|          -|          -|    12|    no    |
        | + Loop 1.1      |       12|       12|         1|          -|          -|    12|    no    |
        |- Loop 2         |      168|      168|        14|          -|          -|    12|    no    |
        | + Loop 2.1      |       12|       12|         1|          -|          -|    12|    no    |
        |- l_gemm_i2      |    37176|    37176|      3098|          -|          -|    12|    no    |
        | + l_j2          |     3096|     3096|       258|          -|          -|    12|    no    |
        |  ++ l_S_k_0_k1  |      256|      256|         4|          -|          -|    64|    no    |
        |- l_norm_i3      |     1608|     1608|       134|          -|          -|    12|    no    |
        | + l_j3          |      132|      132|        11|          -|          -|    12|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 5 6 
5 --> 5 4 
6 --> 7 12 
7 --> 8 6 
8 --> 9 7 
9 --> 10 
10 --> 11 
11 --> 8 
12 --> 13 
13 --> 14 12 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 13 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%outp_V = alloca [144 x i24], align 4" [kernel.cpp:59]   --->   Operation 24 'alloca' 'outp_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_1 : Operation 25 [1/1] (1.76ns)   --->   "br label %.preheader309" [kernel.cpp:60]   --->   Operation 25 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%v28_0 = phi i4 [ 0, %_ZN8ap_fixedILi24ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %v28, %.preheader309.loopexit ]"   --->   Operation 26 'phi' 'v28_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.30ns)   --->   "%icmp_ln60 = icmp eq i4 %v28_0, -4" [kernel.cpp:60]   --->   Operation 27 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.73ns)   --->   "%v28 = add i4 %v28_0, 1" [kernel.cpp:60]   --->   Operation 29 'add' 'v28' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln60, label %.preheader307.preheader, label %.preheader308.preheader" [kernel.cpp:60]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_72 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %v28_0, i4 0)" [kernel.cpp:62]   --->   Operation 31 'bitconcatenate' 'tmp_72' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i8 %tmp_72 to i9" [kernel.cpp:62]   --->   Operation 32 'zext' 'zext_ln203' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_73 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %v28_0, i2 0)" [kernel.cpp:62]   --->   Operation 33 'bitconcatenate' 'tmp_73' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln203_18 = zext i6 %tmp_73 to i9" [kernel.cpp:62]   --->   Operation 34 'zext' 'zext_ln203_18' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.91ns)   --->   "%sub_ln203 = sub i9 %zext_ln203, %zext_ln203_18" [kernel.cpp:62]   --->   Operation 35 'sub' 'sub_ln203' <Predicate = (!icmp_ln60)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.76ns)   --->   "br label %.preheader308" [kernel.cpp:61]   --->   Operation 36 'br' <Predicate = (!icmp_ln60)> <Delay = 1.76>
ST_2 : Operation 37 [1/1] (1.76ns)   --->   "br label %.preheader307" [kernel.cpp:65]   --->   Operation 37 'br' <Predicate = (icmp_ln60)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%v29_0 = phi i4 [ %v29, %0 ], [ 0, %.preheader308.preheader ]"   --->   Operation 38 'phi' 'v29_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.30ns)   --->   "%icmp_ln61 = icmp eq i4 %v29_0, -4" [kernel.cpp:61]   --->   Operation 39 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%empty_435 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 40 'speclooptripcount' 'empty_435' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.73ns)   --->   "%v29 = add i4 %v29_0, 1" [kernel.cpp:61]   --->   Operation 41 'add' 'v29' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln61, label %.preheader309.loopexit, label %0" [kernel.cpp:61]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln203_19 = zext i4 %v29_0 to i9" [kernel.cpp:62]   --->   Operation 43 'zext' 'zext_ln203_19' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.82ns)   --->   "%add_ln203 = add i9 %sub_ln203, %zext_ln203_19" [kernel.cpp:62]   --->   Operation 44 'add' 'add_ln203' <Predicate = (!icmp_ln61)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i9 %add_ln203 to i64" [kernel.cpp:62]   --->   Operation 45 'sext' 'sext_ln203' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%outp_V_addr = getelementptr [144 x i24]* %outp_V, i64 0, i64 %sext_ln203" [kernel.cpp:62]   --->   Operation 46 'getelementptr' 'outp_V_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (3.25ns)   --->   "store i24 0, i24* %outp_V_addr, align 4" [kernel.cpp:62]   --->   Operation 47 'store' <Predicate = (!icmp_ln61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br label %.preheader308" [kernel.cpp:61]   --->   Operation 48 'br' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br label %.preheader309"   --->   Operation 49 'br' <Predicate = (icmp_ln61)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.91>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%v30_0 = phi i4 [ %v30, %.preheader307.loopexit ], [ 0, %.preheader307.preheader ]"   --->   Operation 50 'phi' 'v30_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.30ns)   --->   "%icmp_ln65 = icmp eq i4 %v30_0, -4" [kernel.cpp:65]   --->   Operation 51 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%empty_436 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 52 'speclooptripcount' 'empty_436' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.73ns)   --->   "%v30 = add i4 %v30_0, 1" [kernel.cpp:65]   --->   Operation 53 'add' 'v30' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %icmp_ln65, label %.preheader305.preheader, label %.preheader306.preheader" [kernel.cpp:65]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_74 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %v30_0, i4 0)" [kernel.cpp:67]   --->   Operation 55 'bitconcatenate' 'tmp_74' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i8 %tmp_74 to i9" [kernel.cpp:67]   --->   Operation 56 'zext' 'zext_ln67' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_75 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %v30_0, i2 0)" [kernel.cpp:67]   --->   Operation 57 'bitconcatenate' 'tmp_75' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln67_1 = zext i6 %tmp_75 to i9" [kernel.cpp:67]   --->   Operation 58 'zext' 'zext_ln67_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.91ns)   --->   "%sub_ln67 = sub i9 %zext_ln67, %zext_ln67_1" [kernel.cpp:67]   --->   Operation 59 'sub' 'sub_ln67' <Predicate = (!icmp_ln65)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (1.76ns)   --->   "br label %.preheader306" [kernel.cpp:66]   --->   Operation 60 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_4 : Operation 61 [1/1] (1.76ns)   --->   "br label %.preheader305" [kernel.cpp:70]   --->   Operation 61 'br' <Predicate = (icmp_ln65)> <Delay = 1.76>

State 5 <SV = 3> <Delay = 5.07>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%v31_0 = phi i4 [ %v31, %1 ], [ 0, %.preheader306.preheader ]"   --->   Operation 62 'phi' 'v31_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.30ns)   --->   "%icmp_ln66 = icmp eq i4 %v31_0, -4" [kernel.cpp:66]   --->   Operation 63 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%empty_437 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 64 'speclooptripcount' 'empty_437' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.73ns)   --->   "%v31 = add i4 %v31_0, 1" [kernel.cpp:66]   --->   Operation 65 'add' 'v31' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %icmp_ln66, label %.preheader307.loopexit, label %1" [kernel.cpp:66]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln67_2 = zext i4 %v31_0 to i9" [kernel.cpp:67]   --->   Operation 67 'zext' 'zext_ln67_2' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.82ns)   --->   "%add_ln67 = add i9 %sub_ln67, %zext_ln67_2" [kernel.cpp:67]   --->   Operation 68 'add' 'add_ln67' <Predicate = (!icmp_ln66)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln67 = sext i9 %add_ln67 to i64" [kernel.cpp:67]   --->   Operation 69 'sext' 'sext_ln67' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%v25_addr = getelementptr [144 x float]* %v25, i64 0, i64 %sext_ln67" [kernel.cpp:67]   --->   Operation 70 'getelementptr' 'v25_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %v25_addr, align 4" [kernel.cpp:67]   --->   Operation 71 'store' <Predicate = (!icmp_ln66)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "br label %.preheader306" [kernel.cpp:66]   --->   Operation 72 'br' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "br label %.preheader307"   --->   Operation 73 'br' <Predicate = (icmp_ln66)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 1.91>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%i2_0 = phi i4 [ %i2, %l_gemm_i2_end ], [ 0, %.preheader305.preheader ]"   --->   Operation 74 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (1.30ns)   --->   "%icmp_ln70 = icmp eq i4 %i2_0, -4" [kernel.cpp:70]   --->   Operation 75 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%empty_438 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 76 'speclooptripcount' 'empty_438' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (1.73ns)   --->   "%i2 = add i4 %i2_0, 1" [kernel.cpp:70]   --->   Operation 77 'add' 'i2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %icmp_ln70, label %.preheader.preheader, label %l_gemm_i2_begin" [kernel.cpp:70]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str5) nounwind" [kernel.cpp:70]   --->   Operation 79 'specloopname' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str5)" [kernel.cpp:70]   --->   Operation 80 'specregionbegin' 'tmp' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_76 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %i2_0, i6 0)" [kernel.cpp:73]   --->   Operation 81 'bitconcatenate' 'tmp_76' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i10 %tmp_76 to i11" [kernel.cpp:78]   --->   Operation 82 'zext' 'zext_ln78' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_77 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i2_0, i4 0)" [kernel.cpp:78]   --->   Operation 83 'bitconcatenate' 'tmp_77' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln78_1 = zext i8 %tmp_77 to i9" [kernel.cpp:78]   --->   Operation 84 'zext' 'zext_ln78_1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_78 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %i2_0, i2 0)" [kernel.cpp:78]   --->   Operation 85 'bitconcatenate' 'tmp_78' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln78_2 = zext i6 %tmp_78 to i9" [kernel.cpp:78]   --->   Operation 86 'zext' 'zext_ln78_2' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (1.91ns)   --->   "%sub_ln78 = sub i9 %zext_ln78_1, %zext_ln78_2" [kernel.cpp:78]   --->   Operation 87 'sub' 'sub_ln78' <Predicate = (!icmp_ln70)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:71]   --->   Operation 88 'br' <Predicate = (!icmp_ln70)> <Delay = 1.76>
ST_6 : Operation 89 [1/1] (1.76ns)   --->   "br label %.preheader" [kernel.cpp:85]   --->   Operation 89 'br' <Predicate = (icmp_ln70)> <Delay = 1.76>

State 7 <SV = 4> <Delay = 1.82>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%j2_0 = phi i4 [ 0, %l_gemm_i2_begin ], [ %j2, %l_j2_end ]"   --->   Operation 90 'phi' 'j2_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (1.30ns)   --->   "%icmp_ln71 = icmp eq i4 %j2_0, -4" [kernel.cpp:71]   --->   Operation 91 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%empty_439 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 92 'speclooptripcount' 'empty_439' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (1.73ns)   --->   "%j2 = add i4 %j2_0, 1" [kernel.cpp:71]   --->   Operation 93 'add' 'j2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %icmp_ln71, label %l_gemm_i2_end, label %l_j2_begin" [kernel.cpp:71]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str6) nounwind" [kernel.cpp:71]   --->   Operation 95 'specloopname' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str6)" [kernel.cpp:71]   --->   Operation 96 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i4 %j2_0 to i9" [kernel.cpp:74]   --->   Operation 97 'zext' 'zext_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_81 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %j2_0, i6 0)" [kernel.cpp:74]   --->   Operation 98 'bitconcatenate' 'tmp_81' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln78_3 = zext i10 %tmp_81 to i11" [kernel.cpp:78]   --->   Operation 99 'zext' 'zext_ln78_3' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (1.82ns)   --->   "%add_ln78 = add i9 %zext_ln74, %sub_ln78" [kernel.cpp:78]   --->   Operation 100 'add' 'add_ln78' <Predicate = (!icmp_ln71)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln78 = sext i9 %add_ln78 to i64" [kernel.cpp:78]   --->   Operation 101 'sext' 'sext_ln78' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%outp_V_addr_1 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %sext_ln78" [kernel.cpp:78]   --->   Operation 102 'getelementptr' 'outp_V_addr_1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (1.76ns)   --->   "br label %3" [kernel.cpp:72]   --->   Operation 103 'br' <Predicate = (!icmp_ln71)> <Delay = 1.76>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%empty_442 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str5, i32 %tmp)" [kernel.cpp:84]   --->   Operation 104 'specregionend' 'empty_442' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "br label %.preheader305" [kernel.cpp:70]   --->   Operation 105 'br' <Predicate = (icmp_ln71)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 4.98>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%k1_0 = phi i7 [ 0, %l_j2_begin ], [ %k1, %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit53 ]"   --->   Operation 106 'phi' 'k1_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (1.48ns)   --->   "%icmp_ln72 = icmp eq i7 %k1_0, -64" [kernel.cpp:72]   --->   Operation 107 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%empty_440 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 108 'speclooptripcount' 'empty_440' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (1.87ns)   --->   "%k1 = add i7 %k1_0, 1" [kernel.cpp:72]   --->   Operation 109 'add' 'k1' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %icmp_ln72, label %l_j2_end, label %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit53" [kernel.cpp:72]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i7 %k1_0 to i11" [kernel.cpp:73]   --->   Operation 111 'zext' 'zext_ln73' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (1.73ns)   --->   "%add_ln73 = add i11 %zext_ln73, %zext_ln78" [kernel.cpp:73]   --->   Operation 112 'add' 'add_ln73' <Predicate = (!icmp_ln72)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i11 %add_ln73 to i64" [kernel.cpp:73]   --->   Operation 113 'zext' 'zext_ln73_1' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%v23_V_addr = getelementptr [768 x i24]* %v23_V, i64 0, i64 %zext_ln73_1" [kernel.cpp:73]   --->   Operation 114 'getelementptr' 'v23_V_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (1.73ns)   --->   "%add_ln74 = add i11 %zext_ln73, %zext_ln78_3" [kernel.cpp:74]   --->   Operation 115 'add' 'add_ln74' <Predicate = (!icmp_ln72)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln74_1 = zext i11 %add_ln74 to i64" [kernel.cpp:74]   --->   Operation 116 'zext' 'zext_ln74_1' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%v24_V_addr = getelementptr [768 x i24]* %v24_V, i64 0, i64 %zext_ln74_1" [kernel.cpp:74]   --->   Operation 117 'getelementptr' 'v24_V_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_8 : Operation 118 [2/2] (3.25ns)   --->   "%v35_V = load i24* %v23_V_addr, align 4" [kernel.cpp:73]   --->   Operation 118 'load' 'v35_V' <Predicate = (!icmp_ln72)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_8 : Operation 119 [2/2] (3.25ns)   --->   "%v36_V = load i24* %v24_V_addr, align 4" [kernel.cpp:74]   --->   Operation 119 'load' 'v36_V' <Predicate = (!icmp_ln72)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%empty_441 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str6, i32 %tmp_3)" [kernel.cpp:83]   --->   Operation 120 'specregionend' 'empty_441' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:71]   --->   Operation 121 'br' <Predicate = (icmp_ln72)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 3.25>
ST_9 : Operation 122 [1/2] (3.25ns)   --->   "%v35_V = load i24* %v23_V_addr, align 4" [kernel.cpp:73]   --->   Operation 122 'load' 'v35_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_9 : Operation 123 [1/2] (3.25ns)   --->   "%v36_V = load i24* %v24_V_addr, align 4" [kernel.cpp:74]   --->   Operation 123 'load' 'v36_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_9 : Operation 124 [2/2] (3.25ns)   --->   "%v40_V = load i24* %outp_V_addr_1, align 4" [kernel.cpp:78]   --->   Operation 124 'load' 'v40_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>

State 10 <SV = 7> <Delay = 8.51>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%v37_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v35_V, i16 0)" [kernel.cpp:75]   --->   Operation 125 'bitconcatenate' 'v37_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%v38_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v36_V, i16 0)" [kernel.cpp:76]   --->   Operation 126 'bitconcatenate' 'v38_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i40 %v37_V to i72" [kernel.cpp:77]   --->   Operation 127 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i40 %v38_V to i72" [kernel.cpp:77]   --->   Operation 128 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (8.51ns)   --->   "%r_V = mul i72 %sext_ln1116, %sext_ln1118" [kernel.cpp:77]   --->   Operation 129 'mul' 'r_V' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/2] (3.25ns)   --->   "%v40_V = load i24* %outp_V_addr_1, align 4" [kernel.cpp:78]   --->   Operation 130 'load' 'v40_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%v41_V = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %r_V, i32 48, i32 71)" [kernel.cpp:79]   --->   Operation 131 'partselect' 'v41_V' <Predicate = true> <Delay = 0.00>

State 11 <SV = 8> <Delay = 5.56>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str7) nounwind" [kernel.cpp:72]   --->   Operation 132 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (2.31ns)   --->   "%v42_V = add i24 %v40_V, %v41_V" [kernel.cpp:80]   --->   Operation 133 'add' 'v42_V' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 134 [1/1] (3.25ns)   --->   "store i24 %v42_V, i24* %outp_V_addr_1, align 4" [kernel.cpp:81]   --->   Operation 134 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "br label %3" [kernel.cpp:72]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 4> <Delay = 1.91>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%i3_0 = phi i4 [ %i3, %l_norm_i3_end ], [ 0, %.preheader.preheader ]"   --->   Operation 136 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (1.30ns)   --->   "%icmp_ln85 = icmp eq i4 %i3_0, -4" [kernel.cpp:85]   --->   Operation 137 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%empty_443 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 138 'speclooptripcount' 'empty_443' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (1.73ns)   --->   "%i3 = add i4 %i3_0, 1" [kernel.cpp:85]   --->   Operation 139 'add' 'i3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %icmp_ln85, label %5, label %l_norm_i3_begin" [kernel.cpp:85]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str8) nounwind" [kernel.cpp:85]   --->   Operation 141 'specloopname' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str8)" [kernel.cpp:85]   --->   Operation 142 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_79 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i3_0, i4 0)" [kernel.cpp:90]   --->   Operation 143 'bitconcatenate' 'tmp_79' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i8 %tmp_79 to i9" [kernel.cpp:90]   --->   Operation 144 'zext' 'zext_ln90' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_80 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %i3_0, i2 0)" [kernel.cpp:90]   --->   Operation 145 'bitconcatenate' 'tmp_80' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln90_1 = zext i6 %tmp_80 to i9" [kernel.cpp:90]   --->   Operation 146 'zext' 'zext_ln90_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (1.91ns)   --->   "%sub_ln90 = sub i9 %zext_ln90, %zext_ln90_1" [kernel.cpp:90]   --->   Operation 147 'sub' 'sub_ln90' <Predicate = (!icmp_ln85)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 148 [1/1] (1.76ns)   --->   "br label %4" [kernel.cpp:86]   --->   Operation 148 'br' <Predicate = (!icmp_ln85)> <Delay = 1.76>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:93]   --->   Operation 149 'ret' <Predicate = (icmp_ln85)> <Delay = 0.00>

State 13 <SV = 5> <Delay = 5.07>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%j3_0 = phi i4 [ 0, %l_norm_i3_begin ], [ %j3, %_ifconv ]"   --->   Operation 150 'phi' 'j3_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (1.30ns)   --->   "%icmp_ln86 = icmp eq i4 %j3_0, -4" [kernel.cpp:86]   --->   Operation 151 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%empty_444 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 152 'speclooptripcount' 'empty_444' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (1.73ns)   --->   "%j3 = add i4 %j3_0, 1" [kernel.cpp:86]   --->   Operation 153 'add' 'j3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "br i1 %icmp_ln86, label %l_norm_i3_end, label %_ifconv" [kernel.cpp:86]   --->   Operation 154 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln90_2 = zext i4 %j3_0 to i9" [kernel.cpp:90]   --->   Operation 155 'zext' 'zext_ln90_2' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_13 : Operation 156 [1/1] (1.82ns)   --->   "%add_ln90 = add i9 %zext_ln90_2, %sub_ln90" [kernel.cpp:90]   --->   Operation 156 'add' 'add_ln90' <Predicate = (!icmp_ln86)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln90 = sext i9 %add_ln90 to i64" [kernel.cpp:90]   --->   Operation 157 'sext' 'sext_ln90' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%outp_V_addr_2 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %sext_ln90" [kernel.cpp:87]   --->   Operation 158 'getelementptr' 'outp_V_addr_2' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_13 : Operation 159 [2/2] (3.25ns)   --->   "%tmp_V_19 = load i24* %outp_V_addr_2, align 4" [kernel.cpp:87]   --->   Operation 159 'load' 'tmp_V_19' <Predicate = (!icmp_ln86)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%empty_445 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str8, i32 %tmp_s)" [kernel.cpp:92]   --->   Operation 160 'specregionend' 'empty_445' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel.cpp:85]   --->   Operation 161 'br' <Predicate = (icmp_ln86)> <Delay = 0.00>

State 14 <SV = 6> <Delay = 3.25>
ST_14 : Operation 162 [1/2] (3.25ns)   --->   "%tmp_V_19 = load i24* %outp_V_addr_2, align 4" [kernel.cpp:87]   --->   Operation 162 'load' 'tmp_V_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_14 : Operation 163 [1/1] (0.00ns)   --->   "%p_Result_94 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_V_19, i32 23)" [kernel.cpp:88]   --->   Operation 163 'bitselect' 'p_Result_94' <Predicate = true> <Delay = 0.00>

State 15 <SV = 7> <Delay = 6.40>
ST_15 : Operation 164 [1/1] (2.45ns)   --->   "%icmp_ln935 = icmp eq i24 %tmp_V_19, 0" [kernel.cpp:88]   --->   Operation 164 'icmp' 'icmp_ln935' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 165 [1/1] (2.31ns)   --->   "%tmp_V = sub i24 0, %tmp_V_19" [kernel.cpp:88]   --->   Operation 165 'sub' 'tmp_V' <Predicate = (p_Result_94)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 166 [1/1] (0.69ns)   --->   "%tmp_V_20 = select i1 %p_Result_94, i24 %tmp_V, i24 %tmp_V_19" [kernel.cpp:88]   --->   Operation 166 'select' 'tmp_V_20' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 167 [1/1] (0.00ns)   --->   "%p_Result_s = call i24 @llvm.part.select.i24(i24 %tmp_V_20, i32 23, i32 0) nounwind" [kernel.cpp:88]   --->   Operation 167 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "%p_Result_95 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i24(i8 -1, i24 %p_Result_s)" [kernel.cpp:88]   --->   Operation 168 'bitconcatenate' 'p_Result_95' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 169 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_95, i1 true) nounwind" [kernel.cpp:88]   --->   Operation 169 'cttz' 'l' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l to i8" [kernel.cpp:88]   --->   Operation 170 'trunc' 'trunc_ln943' <Predicate = true> <Delay = 0.00>

State 16 <SV = 8> <Delay = 8.55>
ST_16 : Operation 171 [1/1] (2.55ns)   --->   "%sub_ln944 = sub nsw i32 24, %l" [kernel.cpp:88]   --->   Operation 171 'sub' 'sub_ln944' <Predicate = (!icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln944 = trunc i32 %sub_ln944 to i24" [kernel.cpp:88]   --->   Operation 172 'trunc' 'trunc_ln944' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_16 : Operation 173 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -24, %sub_ln944" [kernel.cpp:88]   --->   Operation 173 'add' 'lsb_index' <Predicate = (!icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_42 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [kernel.cpp:88]   --->   Operation 174 'partselect' 'tmp_42' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_16 : Operation 175 [1/1] (2.47ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp_42, 0" [kernel.cpp:88]   --->   Operation 175 'icmp' 'icmp_ln947' <Predicate = (!icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944 to i5" [kernel.cpp:88]   --->   Operation 176 'trunc' 'trunc_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_16 : Operation 177 [1/1] (1.78ns)   --->   "%sub_ln947 = sub i5 -15, %trunc_ln947" [kernel.cpp:88]   --->   Operation 177 'sub' 'sub_ln947' <Predicate = (!icmp_ln935)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_3)   --->   "%zext_ln947 = zext i5 %sub_ln947 to i24" [kernel.cpp:88]   --->   Operation 178 'zext' 'zext_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_16 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_3)   --->   "%lshr_ln947 = lshr i24 -1, %zext_ln947" [kernel.cpp:88]   --->   Operation 179 'lshr' 'lshr_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_3)   --->   "%p_Result_91 = and i24 %tmp_V_20, %lshr_ln947" [kernel.cpp:88]   --->   Operation 180 'and' 'p_Result_91' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 181 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_3 = icmp ne i24 %p_Result_91, 0" [kernel.cpp:88]   --->   Operation 181 'icmp' 'icmp_ln947_3' <Predicate = (!icmp_ln935)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln947, %icmp_ln947_3" [kernel.cpp:88]   --->   Operation 182 'and' 'a' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [kernel.cpp:88]   --->   Operation 183 'bitselect' 'tmp_43' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_16 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln949 = xor i1 %tmp_43, true" [kernel.cpp:88]   --->   Operation 184 'xor' 'xor_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 185 [1/1] (2.31ns)   --->   "%add_ln949 = add i24 -24, %trunc_ln944" [kernel.cpp:88]   --->   Operation 185 'add' 'add_ln949' <Predicate = (!icmp_ln935)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_92 = call i1 @_ssdm_op_BitSelect.i1.i24.i24(i24 %tmp_V_20, i24 %add_ln949)" [kernel.cpp:88]   --->   Operation 186 'bitselect' 'p_Result_92' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_16 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln949 = and i1 %p_Result_92, %xor_ln949" [kernel.cpp:88]   --->   Operation 187 'and' 'and_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln949 = or i1 %and_ln949, %a" [kernel.cpp:88]   --->   Operation 188 'or' 'or_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 189 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [kernel.cpp:88]   --->   Operation 189 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln935)> <Delay = 0.97>
ST_16 : Operation 190 [1/1] (2.47ns)   --->   "%icmp_ln958 = icmp sgt i32 %lsb_index, 0" [kernel.cpp:88]   --->   Operation 190 'icmp' 'icmp_ln958' <Predicate = (!icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 9> <Delay = 6.97>
ST_17 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%m = zext i24 %tmp_V_20 to i64" [kernel.cpp:88]   --->   Operation 191 'zext' 'm' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_17 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%zext_ln957_3 = zext i24 %tmp_V_20 to i32" [kernel.cpp:88]   --->   Operation 192 'zext' 'zext_ln957_3' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_17 : Operation 193 [1/1] (2.55ns)   --->   "%add_ln958 = add nsw i32 -25, %sub_ln944" [kernel.cpp:88]   --->   Operation 193 'add' 'add_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%lshr_ln958 = lshr i32 %zext_ln957_3, %add_ln958" [kernel.cpp:88]   --->   Operation 194 'lshr' 'lshr_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%zext_ln958 = zext i32 %lshr_ln958 to i64" [kernel.cpp:88]   --->   Operation 195 'zext' 'zext_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_17 : Operation 196 [1/1] (2.55ns)   --->   "%sub_ln958 = sub i32 25, %sub_ln944" [kernel.cpp:88]   --->   Operation 196 'sub' 'sub_ln958' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%zext_ln958_3 = zext i32 %sub_ln958 to i64" [kernel.cpp:88]   --->   Operation 197 'zext' 'zext_ln958_3' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_17 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%shl_ln958 = shl i64 %m, %zext_ln958_3" [kernel.cpp:88]   --->   Operation 198 'shl' 'shl_ln958' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%m_12 = select i1 %icmp_ln958, i64 %zext_ln958, i64 %shl_ln958" [kernel.cpp:88]   --->   Operation 199 'select' 'm_12' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%zext_ln961 = zext i32 %or_ln to i64" [kernel.cpp:88]   --->   Operation 200 'zext' 'zext_ln961' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_17 : Operation 201 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_13 = add i64 %zext_ln961, %m_12" [kernel.cpp:88]   --->   Operation 201 'add' 'm_13' <Predicate = (!icmp_ln935)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 202 [1/1] (0.00ns)   --->   "%m_s = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_13, i32 1, i32 63)" [kernel.cpp:88]   --->   Operation 202 'partselect' 'm_s' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_17 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_13, i32 25)" [kernel.cpp:88]   --->   Operation 203 'bitselect' 'tmp_44' <Predicate = (!icmp_ln935)> <Delay = 0.00>

State 18 <SV = 10> <Delay = 4.91>
ST_18 : Operation 204 [1/1] (0.00ns)   --->   "%m_16 = zext i63 %m_s to i64" [kernel.cpp:88]   --->   Operation 204 'zext' 'm_16' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_18 : Operation 205 [1/1] (1.24ns)   --->   "%select_ln964 = select i1 %tmp_44, i8 127, i8 126" [kernel.cpp:88]   --->   Operation 205 'select' 'select_ln964' <Predicate = (!icmp_ln935)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 206 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 8, %trunc_ln943" [kernel.cpp:88]   --->   Operation 206 'sub' 'sub_ln964' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 207 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %sub_ln964, %select_ln964" [kernel.cpp:88]   --->   Operation 207 'add' 'add_ln964' <Predicate = (!icmp_ln935)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_4 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_94, i8 %add_ln964)" [kernel.cpp:88]   --->   Operation 208 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_18 : Operation 209 [1/1] (0.00ns)   --->   "%p_Result_96 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_16, i9 %tmp_4, i32 23, i32 31)" [kernel.cpp:88]   --->   Operation 209 'partset' 'p_Result_96' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_18 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln738 = trunc i64 %p_Result_96 to i32" [kernel.cpp:88]   --->   Operation 210 'trunc' 'trunc_ln738' <Predicate = (!icmp_ln935)> <Delay = 0.00>

State 19 <SV = 11> <Delay = 5.70>
ST_19 : Operation 211 [1/1] (0.00ns)   --->   "%bitcast_ln739 = bitcast i32 %trunc_ln738 to float" [kernel.cpp:88]   --->   Operation 211 'bitcast' 'bitcast_ln739' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_19 : Operation 212 [4/4] (5.70ns)   --->   "%phitmp = fmul float %bitcast_ln739, 1.250000e-01" [kernel.cpp:88]   --->   Operation 212 'fmul' 'phitmp' <Predicate = (!icmp_ln935)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 12> <Delay = 5.70>
ST_20 : Operation 213 [3/4] (5.70ns)   --->   "%phitmp = fmul float %bitcast_ln739, 1.250000e-01" [kernel.cpp:88]   --->   Operation 213 'fmul' 'phitmp' <Predicate = (!icmp_ln935)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 13> <Delay = 5.70>
ST_21 : Operation 214 [2/4] (5.70ns)   --->   "%phitmp = fmul float %bitcast_ln739, 1.250000e-01" [kernel.cpp:88]   --->   Operation 214 'fmul' 'phitmp' <Predicate = (!icmp_ln935)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 14> <Delay = 6.40>
ST_22 : Operation 215 [1/4] (5.70ns)   --->   "%phitmp = fmul float %bitcast_ln739, 1.250000e-01" [kernel.cpp:88]   --->   Operation 215 'fmul' 'phitmp' <Predicate = (!icmp_ln935)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 216 [1/1] (0.69ns)   --->   "%v47 = select i1 %icmp_ln935, float 0.000000e+00, float %phitmp" [kernel.cpp:88]   --->   Operation 216 'select' 'v47' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 23 <SV = 15> <Delay = 3.25>
ST_23 : Operation 217 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str9) nounwind" [kernel.cpp:86]   --->   Operation 217 'specloopname' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 218 [1/1] (0.00ns)   --->   "%v25_addr_1 = getelementptr [144 x float]* %v25, i64 0, i64 %sext_ln90" [kernel.cpp:90]   --->   Operation 218 'getelementptr' 'v25_addr_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 219 [1/1] (3.25ns)   --->   "store float %v47, float* %v25_addr_1, align 4" [kernel.cpp:90]   --->   Operation 219 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_23 : Operation 220 [1/1] (0.00ns)   --->   "br label %4" [kernel.cpp:86]   --->   Operation 220 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v28') with incoming values : ('v28', kernel.cpp:60) [7]  (1.77 ns)

 <State 2>: 1.92ns
The critical path consists of the following:
	'phi' operation ('v28') with incoming values : ('v28', kernel.cpp:60) [7]  (0 ns)
	'sub' operation ('sub_ln203', kernel.cpp:62) [17]  (1.92 ns)

 <State 3>: 5.08ns
The critical path consists of the following:
	'phi' operation ('v29') with incoming values : ('v29', kernel.cpp:61) [20]  (0 ns)
	'add' operation ('add_ln203', kernel.cpp:62) [27]  (1.82 ns)
	'getelementptr' operation ('outp_V_addr', kernel.cpp:62) [29]  (0 ns)
	'store' operation ('store_ln62', kernel.cpp:62) of constant 0 on array 'outp.V', kernel.cpp:59 [30]  (3.25 ns)

 <State 4>: 1.92ns
The critical path consists of the following:
	'phi' operation ('v30') with incoming values : ('v30', kernel.cpp:65) [37]  (0 ns)
	'sub' operation ('sub_ln67', kernel.cpp:67) [47]  (1.92 ns)

 <State 5>: 5.08ns
The critical path consists of the following:
	'phi' operation ('v31') with incoming values : ('v31', kernel.cpp:66) [50]  (0 ns)
	'add' operation ('add_ln67', kernel.cpp:67) [57]  (1.82 ns)
	'getelementptr' operation ('v25_addr', kernel.cpp:67) [59]  (0 ns)
	'store' operation ('store_ln67', kernel.cpp:67) of constant 0 on array 'v25' [60]  (3.25 ns)

 <State 6>: 1.92ns
The critical path consists of the following:
	'phi' operation ('i2') with incoming values : ('i2', kernel.cpp:70) [67]  (0 ns)
	'sub' operation ('sub_ln78', kernel.cpp:78) [81]  (1.92 ns)

 <State 7>: 1.82ns
The critical path consists of the following:
	'phi' operation ('j2') with incoming values : ('j2', kernel.cpp:71) [84]  (0 ns)
	'add' operation ('add_ln78', kernel.cpp:78) [95]  (1.82 ns)

 <State 8>: 4.98ns
The critical path consists of the following:
	'phi' operation ('k1') with incoming values : ('k1', kernel.cpp:72) [100]  (0 ns)
	'add' operation ('add_ln73', kernel.cpp:73) [108]  (1.73 ns)
	'getelementptr' operation ('v23_V_addr', kernel.cpp:73) [110]  (0 ns)
	'load' operation ('v35.V', kernel.cpp:73) on array 'v23_V' [114]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'load' operation ('v35.V', kernel.cpp:73) on array 'v23_V' [114]  (3.25 ns)

 <State 10>: 8.51ns
The critical path consists of the following:
	'mul' operation ('r.V', kernel.cpp:77) [120]  (8.51 ns)

 <State 11>: 5.57ns
The critical path consists of the following:
	'add' operation ('v42.V', kernel.cpp:80) [123]  (2.31 ns)
	'store' operation ('store_ln81', kernel.cpp:81) of variable 'v42.V', kernel.cpp:80 on array 'outp.V', kernel.cpp:59 [124]  (3.25 ns)

 <State 12>: 1.92ns
The critical path consists of the following:
	'phi' operation ('i3') with incoming values : ('i3', kernel.cpp:85) [135]  (0 ns)
	'sub' operation ('sub_ln90', kernel.cpp:90) [147]  (1.92 ns)

 <State 13>: 5.08ns
The critical path consists of the following:
	'phi' operation ('j3') with incoming values : ('j3', kernel.cpp:86) [150]  (0 ns)
	'add' operation ('add_ln90', kernel.cpp:90) [158]  (1.82 ns)
	'getelementptr' operation ('outp_V_addr_2', kernel.cpp:87) [161]  (0 ns)
	'load' operation ('tmp.V', kernel.cpp:87) on array 'outp.V', kernel.cpp:59 [162]  (3.25 ns)

 <State 14>: 3.25ns
The critical path consists of the following:
	'load' operation ('tmp.V', kernel.cpp:87) on array 'outp.V', kernel.cpp:59 [162]  (3.25 ns)

 <State 15>: 6.41ns
The critical path consists of the following:
	'sub' operation ('tmp.V', kernel.cpp:88) [165]  (2.31 ns)
	'select' operation ('tmp.V', kernel.cpp:88) [166]  (0.694 ns)
	'cttz' operation ('l', kernel.cpp:88) [169]  (3.4 ns)

 <State 16>: 8.55ns
The critical path consists of the following:
	'sub' operation ('sub_ln944', kernel.cpp:88) [170]  (2.55 ns)
	'add' operation ('lsb_index', kernel.cpp:88) [172]  (2.55 ns)
	'icmp' operation ('icmp_ln947', kernel.cpp:88) [174]  (2.47 ns)
	'and' operation ('a', kernel.cpp:88) [181]  (0 ns)
	'or' operation ('or_ln949', kernel.cpp:88) [187]  (0 ns)
	blocking operation 0.978 ns on control path)

 <State 17>: 6.97ns
The critical path consists of the following:
	'add' operation ('add_ln958', kernel.cpp:88) [192]  (2.55 ns)
	'lshr' operation ('lshr_ln958', kernel.cpp:88) [193]  (0 ns)
	'select' operation ('m', kernel.cpp:88) [198]  (0 ns)
	'add' operation ('m', kernel.cpp:88) [200]  (4.42 ns)

 <State 18>: 4.92ns
The critical path consists of the following:
	'select' operation ('select_ln964', kernel.cpp:88) [204]  (1.25 ns)
	'add' operation ('add_ln964', kernel.cpp:88) [207]  (3.67 ns)

 <State 19>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('phitmp', kernel.cpp:88) [212]  (5.7 ns)

 <State 20>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('phitmp', kernel.cpp:88) [212]  (5.7 ns)

 <State 21>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('phitmp', kernel.cpp:88) [212]  (5.7 ns)

 <State 22>: 6.4ns
The critical path consists of the following:
	'fmul' operation ('phitmp', kernel.cpp:88) [212]  (5.7 ns)
	'select' operation ('v47', kernel.cpp:88) [213]  (0.698 ns)

 <State 23>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v25_addr_1', kernel.cpp:90) [160]  (0 ns)
	'store' operation ('store_ln90', kernel.cpp:90) of variable 'v47', kernel.cpp:88 on array 'v25' [214]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
