#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x124e920 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x124eab0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1258fb0 .functor NOT 1, L_0x1283110, C4<0>, C4<0>, C4<0>;
L_0x1282e70 .functor XOR 1, L_0x1282d10, L_0x1282dd0, C4<0>, C4<0>;
L_0x1283000 .functor XOR 1, L_0x1282e70, L_0x1282f30, C4<0>, C4<0>;
v0x127f680_0 .net *"_ivl_10", 0 0, L_0x1282f30;  1 drivers
v0x127f780_0 .net *"_ivl_12", 0 0, L_0x1283000;  1 drivers
v0x127f860_0 .net *"_ivl_2", 0 0, L_0x1281680;  1 drivers
v0x127f920_0 .net *"_ivl_4", 0 0, L_0x1282d10;  1 drivers
v0x127fa00_0 .net *"_ivl_6", 0 0, L_0x1282dd0;  1 drivers
v0x127fb30_0 .net *"_ivl_8", 0 0, L_0x1282e70;  1 drivers
v0x127fc10_0 .net "a", 0 0, v0x127c8c0_0;  1 drivers
v0x127fcb0_0 .net "b", 0 0, v0x127c960_0;  1 drivers
v0x127fd50_0 .net "c", 0 0, v0x127ca00_0;  1 drivers
v0x127fdf0_0 .var "clk", 0 0;
v0x127fe90_0 .net "d", 0 0, v0x127cb40_0;  1 drivers
v0x127ff30_0 .net "q_dut", 0 0, L_0x1282bb0;  1 drivers
v0x127ffd0_0 .net "q_ref", 0 0, L_0x1280670;  1 drivers
v0x1280070_0 .var/2u "stats1", 159 0;
v0x1280110_0 .var/2u "strobe", 0 0;
v0x12801b0_0 .net "tb_match", 0 0, L_0x1283110;  1 drivers
v0x1280270_0 .net "tb_mismatch", 0 0, L_0x1258fb0;  1 drivers
v0x1280330_0 .net "wavedrom_enable", 0 0, v0x127cc30_0;  1 drivers
v0x12803d0_0 .net "wavedrom_title", 511 0, v0x127ccd0_0;  1 drivers
L_0x1281680 .concat [ 1 0 0 0], L_0x1280670;
L_0x1282d10 .concat [ 1 0 0 0], L_0x1280670;
L_0x1282dd0 .concat [ 1 0 0 0], L_0x1282bb0;
L_0x1282f30 .concat [ 1 0 0 0], L_0x1280670;
L_0x1283110 .cmp/eeq 1, L_0x1281680, L_0x1283000;
S_0x124ec40 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x124eab0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x123aea0 .functor NOT 1, v0x127c8c0_0, C4<0>, C4<0>, C4<0>;
L_0x124f3a0 .functor XOR 1, L_0x123aea0, v0x127c960_0, C4<0>, C4<0>;
L_0x1259020 .functor XOR 1, L_0x124f3a0, v0x127ca00_0, C4<0>, C4<0>;
L_0x1280670 .functor XOR 1, L_0x1259020, v0x127cb40_0, C4<0>, C4<0>;
v0x1259220_0 .net *"_ivl_0", 0 0, L_0x123aea0;  1 drivers
v0x12592c0_0 .net *"_ivl_2", 0 0, L_0x124f3a0;  1 drivers
v0x123aff0_0 .net *"_ivl_4", 0 0, L_0x1259020;  1 drivers
v0x123b090_0 .net "a", 0 0, v0x127c8c0_0;  alias, 1 drivers
v0x127bc80_0 .net "b", 0 0, v0x127c960_0;  alias, 1 drivers
v0x127bd90_0 .net "c", 0 0, v0x127ca00_0;  alias, 1 drivers
v0x127be50_0 .net "d", 0 0, v0x127cb40_0;  alias, 1 drivers
v0x127bf10_0 .net "q", 0 0, L_0x1280670;  alias, 1 drivers
S_0x127c070 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x124eab0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x127c8c0_0 .var "a", 0 0;
v0x127c960_0 .var "b", 0 0;
v0x127ca00_0 .var "c", 0 0;
v0x127caa0_0 .net "clk", 0 0, v0x127fdf0_0;  1 drivers
v0x127cb40_0 .var "d", 0 0;
v0x127cc30_0 .var "wavedrom_enable", 0 0;
v0x127ccd0_0 .var "wavedrom_title", 511 0;
E_0x12497f0/0 .event negedge, v0x127caa0_0;
E_0x12497f0/1 .event posedge, v0x127caa0_0;
E_0x12497f0 .event/or E_0x12497f0/0, E_0x12497f0/1;
E_0x1249a40 .event posedge, v0x127caa0_0;
E_0x12339f0 .event negedge, v0x127caa0_0;
S_0x127c3c0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x127c070;
 .timescale -12 -12;
v0x127c5c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x127c6c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x127c070;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x127ce30 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x124eab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x12807a0 .functor NOT 1, v0x127c960_0, C4<0>, C4<0>, C4<0>;
L_0x1280810 .functor AND 1, v0x127c8c0_0, L_0x12807a0, C4<1>, C4<1>;
L_0x12808a0 .functor NOT 1, v0x127ca00_0, C4<0>, C4<0>, C4<0>;
L_0x1280910 .functor AND 1, L_0x1280810, L_0x12808a0, C4<1>, C4<1>;
L_0x1280a50 .functor NOT 1, v0x127cb40_0, C4<0>, C4<0>, C4<0>;
L_0x1280ac0 .functor AND 1, L_0x1280910, L_0x1280a50, C4<1>, C4<1>;
L_0x1280c10 .functor NOT 1, v0x127c8c0_0, C4<0>, C4<0>, C4<0>;
L_0x1280c80 .functor AND 1, L_0x1280c10, v0x127c960_0, C4<1>, C4<1>;
L_0x1280d90 .functor NOT 1, v0x127ca00_0, C4<0>, C4<0>, C4<0>;
L_0x1280e00 .functor AND 1, L_0x1280c80, L_0x1280d90, C4<1>, C4<1>;
L_0x1280f70 .functor AND 1, L_0x1280e00, v0x127cb40_0, C4<1>, C4<1>;
L_0x1280fe0 .functor OR 1, L_0x1280ac0, L_0x1280f70, C4<0>, C4<0>;
L_0x1281160 .functor NOT 1, v0x127c8c0_0, C4<0>, C4<0>, C4<0>;
L_0x12811d0 .functor AND 1, L_0x1281160, v0x127c960_0, C4<1>, C4<1>;
L_0x12810f0 .functor AND 1, L_0x12811d0, v0x127ca00_0, C4<1>, C4<1>;
L_0x1281360 .functor NOT 1, v0x127cb40_0, C4<0>, C4<0>, C4<0>;
L_0x1281460 .functor AND 1, L_0x12810f0, L_0x1281360, C4<1>, C4<1>;
L_0x1281570 .functor OR 1, L_0x1280fe0, L_0x1281460, C4<0>, C4<0>;
L_0x1281720 .functor NOT 1, v0x127c960_0, C4<0>, C4<0>, C4<0>;
L_0x12818a0 .functor AND 1, v0x127c8c0_0, L_0x1281720, C4<1>, C4<1>;
L_0x1281b20 .functor AND 1, L_0x12818a0, v0x127ca00_0, C4<1>, C4<1>;
L_0x1281cf0 .functor AND 1, L_0x1281b20, v0x127cb40_0, C4<1>, C4<1>;
L_0x1281f80 .functor OR 1, L_0x1281570, L_0x1281cf0, C4<0>, C4<0>;
L_0x1282090 .functor AND 1, v0x127c8c0_0, v0x127c960_0, C4<1>, C4<1>;
L_0x12821d0 .functor NOT 1, v0x127ca00_0, C4<0>, C4<0>, C4<0>;
L_0x1282240 .functor AND 1, L_0x1282090, L_0x12821d0, C4<1>, C4<1>;
L_0x1282430 .functor NOT 1, v0x127cb40_0, C4<0>, C4<0>, C4<0>;
L_0x12824a0 .functor AND 1, L_0x1282240, L_0x1282430, C4<1>, C4<1>;
L_0x12826a0 .functor OR 1, L_0x1281f80, L_0x12824a0, C4<0>, C4<0>;
L_0x12827b0 .functor AND 1, v0x127c8c0_0, v0x127c960_0, C4<1>, C4<1>;
L_0x1282920 .functor AND 1, L_0x12827b0, v0x127ca00_0, C4<1>, C4<1>;
L_0x12829e0 .functor AND 1, L_0x1282920, v0x127cb40_0, C4<1>, C4<1>;
L_0x1282bb0 .functor OR 1, L_0x12826a0, L_0x12829e0, C4<0>, C4<0>;
v0x127d120_0 .net *"_ivl_0", 0 0, L_0x12807a0;  1 drivers
v0x127d200_0 .net *"_ivl_10", 0 0, L_0x1280ac0;  1 drivers
v0x127d2e0_0 .net *"_ivl_12", 0 0, L_0x1280c10;  1 drivers
v0x127d3d0_0 .net *"_ivl_14", 0 0, L_0x1280c80;  1 drivers
v0x127d4b0_0 .net *"_ivl_16", 0 0, L_0x1280d90;  1 drivers
v0x127d5e0_0 .net *"_ivl_18", 0 0, L_0x1280e00;  1 drivers
v0x127d6c0_0 .net *"_ivl_2", 0 0, L_0x1280810;  1 drivers
v0x127d7a0_0 .net *"_ivl_20", 0 0, L_0x1280f70;  1 drivers
v0x127d880_0 .net *"_ivl_22", 0 0, L_0x1280fe0;  1 drivers
v0x127d960_0 .net *"_ivl_24", 0 0, L_0x1281160;  1 drivers
v0x127da40_0 .net *"_ivl_26", 0 0, L_0x12811d0;  1 drivers
v0x127db20_0 .net *"_ivl_28", 0 0, L_0x12810f0;  1 drivers
v0x127dc00_0 .net *"_ivl_30", 0 0, L_0x1281360;  1 drivers
v0x127dce0_0 .net *"_ivl_32", 0 0, L_0x1281460;  1 drivers
v0x127ddc0_0 .net *"_ivl_34", 0 0, L_0x1281570;  1 drivers
v0x127dea0_0 .net *"_ivl_36", 0 0, L_0x1281720;  1 drivers
v0x127df80_0 .net *"_ivl_38", 0 0, L_0x12818a0;  1 drivers
v0x127e060_0 .net *"_ivl_4", 0 0, L_0x12808a0;  1 drivers
v0x127e140_0 .net *"_ivl_40", 0 0, L_0x1281b20;  1 drivers
v0x127e220_0 .net *"_ivl_42", 0 0, L_0x1281cf0;  1 drivers
v0x127e300_0 .net *"_ivl_44", 0 0, L_0x1281f80;  1 drivers
v0x127e3e0_0 .net *"_ivl_46", 0 0, L_0x1282090;  1 drivers
v0x127e4c0_0 .net *"_ivl_48", 0 0, L_0x12821d0;  1 drivers
v0x127e5a0_0 .net *"_ivl_50", 0 0, L_0x1282240;  1 drivers
v0x127e680_0 .net *"_ivl_52", 0 0, L_0x1282430;  1 drivers
v0x127e760_0 .net *"_ivl_54", 0 0, L_0x12824a0;  1 drivers
v0x127e840_0 .net *"_ivl_56", 0 0, L_0x12826a0;  1 drivers
v0x127e920_0 .net *"_ivl_58", 0 0, L_0x12827b0;  1 drivers
v0x127ea00_0 .net *"_ivl_6", 0 0, L_0x1280910;  1 drivers
v0x127eae0_0 .net *"_ivl_60", 0 0, L_0x1282920;  1 drivers
v0x127ebc0_0 .net *"_ivl_62", 0 0, L_0x12829e0;  1 drivers
v0x127eca0_0 .net *"_ivl_8", 0 0, L_0x1280a50;  1 drivers
v0x127ed80_0 .net "a", 0 0, v0x127c8c0_0;  alias, 1 drivers
v0x127f030_0 .net "b", 0 0, v0x127c960_0;  alias, 1 drivers
v0x127f120_0 .net "c", 0 0, v0x127ca00_0;  alias, 1 drivers
v0x127f210_0 .net "d", 0 0, v0x127cb40_0;  alias, 1 drivers
v0x127f300_0 .net "q", 0 0, L_0x1282bb0;  alias, 1 drivers
S_0x127f460 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x124eab0;
 .timescale -12 -12;
E_0x1249590 .event anyedge, v0x1280110_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1280110_0;
    %nor/r;
    %assign/vec4 v0x1280110_0, 0;
    %wait E_0x1249590;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x127c070;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x127cb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x127ca00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x127c960_0, 0;
    %assign/vec4 v0x127c8c0_0, 0;
    %wait E_0x12339f0;
    %wait E_0x1249a40;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x127cb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x127ca00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x127c960_0, 0;
    %assign/vec4 v0x127c8c0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12497f0;
    %load/vec4 v0x127c8c0_0;
    %load/vec4 v0x127c960_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ca00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127cb40_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x127cb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x127ca00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x127c960_0, 0;
    %assign/vec4 v0x127c8c0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x127c6c0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12497f0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x127cb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x127ca00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x127c960_0, 0;
    %assign/vec4 v0x127c8c0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x124eab0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127fdf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1280110_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x124eab0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x127fdf0_0;
    %inv;
    %store/vec4 v0x127fdf0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x124eab0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x127caa0_0, v0x1280270_0, v0x127fc10_0, v0x127fcb0_0, v0x127fd50_0, v0x127fe90_0, v0x127ffd0_0, v0x127ff30_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x124eab0;
T_7 ;
    %load/vec4 v0x1280070_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1280070_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1280070_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1280070_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1280070_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1280070_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1280070_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x124eab0;
T_8 ;
    %wait E_0x12497f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1280070_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1280070_0, 4, 32;
    %load/vec4 v0x12801b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1280070_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1280070_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1280070_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1280070_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x127ffd0_0;
    %load/vec4 v0x127ffd0_0;
    %load/vec4 v0x127ff30_0;
    %xor;
    %load/vec4 v0x127ffd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1280070_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1280070_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1280070_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1280070_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can1_depth10/human/circuit2/iter0/response0/top_module.sv";
