#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2099960 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2099af0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x20a9f00 .functor NOT 1, L_0x20d7c80, C4<0>, C4<0>, C4<0>;
L_0x20d79e0 .functor XOR 1, L_0x20d7880, L_0x20d7940, C4<0>, C4<0>;
L_0x20d7b70 .functor XOR 1, L_0x20d79e0, L_0x20d7aa0, C4<0>, C4<0>;
v0x20d1bb0_0 .net *"_ivl_10", 0 0, L_0x20d7aa0;  1 drivers
v0x20d1cb0_0 .net *"_ivl_12", 0 0, L_0x20d7b70;  1 drivers
v0x20d1d90_0 .net *"_ivl_2", 0 0, L_0x20d3b60;  1 drivers
v0x20d1e50_0 .net *"_ivl_4", 0 0, L_0x20d7880;  1 drivers
v0x20d1f30_0 .net *"_ivl_6", 0 0, L_0x20d7940;  1 drivers
v0x20d2060_0 .net *"_ivl_8", 0 0, L_0x20d79e0;  1 drivers
v0x20d2140_0 .net "a", 0 0, v0x20cd810_0;  1 drivers
v0x20d21e0_0 .net "b", 0 0, v0x20cd8b0_0;  1 drivers
v0x20d2280_0 .net "c", 0 0, v0x20cd950_0;  1 drivers
v0x20d2320_0 .var "clk", 0 0;
v0x20d23c0_0 .net "d", 0 0, v0x20cda90_0;  1 drivers
v0x20d2460_0 .net "q_dut", 0 0, L_0x20d7540;  1 drivers
v0x20d2500_0 .net "q_ref", 0 0, L_0x20d2ba0;  1 drivers
v0x20d25a0_0 .var/2u "stats1", 159 0;
v0x20d2640_0 .var/2u "strobe", 0 0;
v0x20d26e0_0 .net "tb_match", 0 0, L_0x20d7c80;  1 drivers
v0x20d27a0_0 .net "tb_mismatch", 0 0, L_0x20a9f00;  1 drivers
v0x20d2860_0 .net "wavedrom_enable", 0 0, v0x20cdb80_0;  1 drivers
v0x20d2900_0 .net "wavedrom_title", 511 0, v0x20cdc20_0;  1 drivers
L_0x20d3b60 .concat [ 1 0 0 0], L_0x20d2ba0;
L_0x20d7880 .concat [ 1 0 0 0], L_0x20d2ba0;
L_0x20d7940 .concat [ 1 0 0 0], L_0x20d7540;
L_0x20d7aa0 .concat [ 1 0 0 0], L_0x20d2ba0;
L_0x20d7c80 .cmp/eeq 1, L_0x20d3b60, L_0x20d7b70;
S_0x2099c80 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x2099af0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x2084ea0 .functor NOT 1, v0x20cd810_0, C4<0>, C4<0>, C4<0>;
L_0x209a3e0 .functor XOR 1, L_0x2084ea0, v0x20cd8b0_0, C4<0>, C4<0>;
L_0x20a9f70 .functor XOR 1, L_0x209a3e0, v0x20cd950_0, C4<0>, C4<0>;
L_0x20d2ba0 .functor XOR 1, L_0x20a9f70, v0x20cda90_0, C4<0>, C4<0>;
v0x20aa170_0 .net *"_ivl_0", 0 0, L_0x2084ea0;  1 drivers
v0x20aa210_0 .net *"_ivl_2", 0 0, L_0x209a3e0;  1 drivers
v0x2084ff0_0 .net *"_ivl_4", 0 0, L_0x20a9f70;  1 drivers
v0x2085090_0 .net "a", 0 0, v0x20cd810_0;  alias, 1 drivers
v0x20ccbd0_0 .net "b", 0 0, v0x20cd8b0_0;  alias, 1 drivers
v0x20ccce0_0 .net "c", 0 0, v0x20cd950_0;  alias, 1 drivers
v0x20ccda0_0 .net "d", 0 0, v0x20cda90_0;  alias, 1 drivers
v0x20cce60_0 .net "q", 0 0, L_0x20d2ba0;  alias, 1 drivers
S_0x20ccfc0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x2099af0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x20cd810_0 .var "a", 0 0;
v0x20cd8b0_0 .var "b", 0 0;
v0x20cd950_0 .var "c", 0 0;
v0x20cd9f0_0 .net "clk", 0 0, v0x20d2320_0;  1 drivers
v0x20cda90_0 .var "d", 0 0;
v0x20cdb80_0 .var "wavedrom_enable", 0 0;
v0x20cdc20_0 .var "wavedrom_title", 511 0;
E_0x2094830/0 .event negedge, v0x20cd9f0_0;
E_0x2094830/1 .event posedge, v0x20cd9f0_0;
E_0x2094830 .event/or E_0x2094830/0, E_0x2094830/1;
E_0x2094a80 .event posedge, v0x20cd9f0_0;
E_0x207d9f0 .event negedge, v0x20cd9f0_0;
S_0x20cd310 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x20ccfc0;
 .timescale -12 -12;
v0x20cd510_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x20cd610 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x20ccfc0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x20cdd80 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x2099af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x20d2cd0 .functor NOT 1, v0x20cd810_0, C4<0>, C4<0>, C4<0>;
L_0x20d2d40 .functor NOT 1, v0x20cd8b0_0, C4<0>, C4<0>, C4<0>;
L_0x20d2dd0 .functor AND 1, L_0x20d2cd0, L_0x20d2d40, C4<1>, C4<1>;
L_0x20d2e90 .functor NOT 1, v0x20cd950_0, C4<0>, C4<0>, C4<0>;
L_0x20d2f30 .functor AND 1, L_0x20d2dd0, L_0x20d2e90, C4<1>, C4<1>;
L_0x20d3040 .functor AND 1, L_0x20d2f30, v0x20cda90_0, C4<1>, C4<1>;
L_0x20d3140 .functor NOT 1, v0x20cd810_0, C4<0>, C4<0>, C4<0>;
L_0x20d31b0 .functor NOT 1, v0x20cd8b0_0, C4<0>, C4<0>, C4<0>;
L_0x20d3270 .functor AND 1, L_0x20d3140, L_0x20d31b0, C4<1>, C4<1>;
L_0x20d3380 .functor AND 1, L_0x20d3270, v0x20cd950_0, C4<1>, C4<1>;
L_0x20d34a0 .functor AND 1, L_0x20d3380, v0x20cda90_0, C4<1>, C4<1>;
L_0x20d3510 .functor OR 1, L_0x20d3040, L_0x20d34a0, C4<0>, C4<0>;
L_0x20d3690 .functor NOT 1, v0x20cd810_0, C4<0>, C4<0>, C4<0>;
L_0x20d3700 .functor AND 1, L_0x20d3690, v0x20cd8b0_0, C4<1>, C4<1>;
L_0x20d3620 .functor NOT 1, v0x20cd950_0, C4<0>, C4<0>, C4<0>;
L_0x20d3840 .functor AND 1, L_0x20d3700, L_0x20d3620, C4<1>, C4<1>;
L_0x20d39e0 .functor NOT 1, v0x20cda90_0, C4<0>, C4<0>, C4<0>;
L_0x20d3a50 .functor AND 1, L_0x20d3840, L_0x20d39e0, C4<1>, C4<1>;
L_0x20d3c00 .functor OR 1, L_0x20d3510, L_0x20d3a50, C4<0>, C4<0>;
L_0x20d3d10 .functor NOT 1, v0x20cd810_0, C4<0>, C4<0>, C4<0>;
L_0x20d3f40 .functor AND 1, L_0x20d3d10, v0x20cd8b0_0, C4<1>, C4<1>;
L_0x20d4110 .functor NOT 1, v0x20cd950_0, C4<0>, C4<0>, C4<0>;
L_0x20d4350 .functor AND 1, L_0x20d3f40, L_0x20d4110, C4<1>, C4<1>;
L_0x20d4460 .functor AND 1, L_0x20d4350, v0x20cda90_0, C4<1>, C4<1>;
L_0x20d4700 .functor OR 1, L_0x20d3c00, L_0x20d4460, C4<0>, C4<0>;
L_0x20d4810 .functor NOT 1, v0x20cd810_0, C4<0>, C4<0>, C4<0>;
L_0x20d4960 .functor AND 1, L_0x20d4810, v0x20cd8b0_0, C4<1>, C4<1>;
L_0x20d4a20 .functor AND 1, L_0x20d4960, v0x20cd950_0, C4<1>, C4<1>;
L_0x20d4bd0 .functor AND 1, L_0x20d4a20, v0x20cda90_0, C4<1>, C4<1>;
L_0x20d4c90 .functor OR 1, L_0x20d4700, L_0x20d4bd0, C4<0>, C4<0>;
L_0x20d4ea0 .functor NOT 1, v0x20cd8b0_0, C4<0>, C4<0>, C4<0>;
L_0x20d4f10 .functor AND 1, v0x20cd810_0, L_0x20d4ea0, C4<1>, C4<1>;
L_0x20d50e0 .functor NOT 1, v0x20cd950_0, C4<0>, C4<0>, C4<0>;
L_0x20d5150 .functor AND 1, L_0x20d4f10, L_0x20d50e0, C4<1>, C4<1>;
L_0x20d5380 .functor NOT 1, v0x20cda90_0, C4<0>, C4<0>, C4<0>;
L_0x20d53f0 .functor AND 1, L_0x20d5150, L_0x20d5380, C4<1>, C4<1>;
L_0x20d5630 .functor OR 1, L_0x20d4c90, L_0x20d53f0, C4<0>, C4<0>;
L_0x20d5740 .functor NOT 1, v0x20cd8b0_0, C4<0>, C4<0>, C4<0>;
L_0x20d58f0 .functor AND 1, v0x20cd810_0, L_0x20d5740, C4<1>, C4<1>;
L_0x20d59b0 .functor AND 1, L_0x20d58f0, v0x20cd950_0, C4<1>, C4<1>;
L_0x20d5bc0 .functor NOT 1, v0x20cda90_0, C4<0>, C4<0>, C4<0>;
L_0x20d5c30 .functor AND 1, L_0x20d59b0, L_0x20d5bc0, C4<1>, C4<1>;
L_0x20d5ea0 .functor OR 1, L_0x20d5630, L_0x20d5c30, C4<0>, C4<0>;
L_0x20d5fb0 .functor AND 1, v0x20cd810_0, v0x20cd8b0_0, C4<1>, C4<1>;
L_0x20d6190 .functor NOT 1, v0x20cd950_0, C4<0>, C4<0>, C4<0>;
L_0x20d6200 .functor AND 1, L_0x20d5fb0, L_0x20d6190, C4<1>, C4<1>;
L_0x20d6490 .functor NOT 1, v0x20cda90_0, C4<0>, C4<0>, C4<0>;
L_0x20d6500 .functor AND 1, L_0x20d6200, L_0x20d6490, C4<1>, C4<1>;
L_0x20d67a0 .functor OR 1, L_0x20d5ea0, L_0x20d6500, C4<0>, C4<0>;
L_0x20d68b0 .functor AND 1, v0x20cd810_0, v0x20cd8b0_0, C4<1>, C4<1>;
L_0x20d6ac0 .functor NOT 1, v0x20cd950_0, C4<0>, C4<0>, C4<0>;
L_0x20d6b30 .functor AND 1, L_0x20d68b0, L_0x20d6ac0, C4<1>, C4<1>;
L_0x20d6df0 .functor AND 1, L_0x20d6b30, v0x20cda90_0, C4<1>, C4<1>;
L_0x20d6eb0 .functor OR 1, L_0x20d67a0, L_0x20d6df0, C4<0>, C4<0>;
L_0x20d7180 .functor AND 1, v0x20cd810_0, v0x20cd8b0_0, C4<1>, C4<1>;
L_0x20d71f0 .functor AND 1, L_0x20d7180, v0x20cd950_0, C4<1>, C4<1>;
L_0x20d7480 .functor AND 1, L_0x20d71f0, v0x20cda90_0, C4<1>, C4<1>;
L_0x20d7540 .functor OR 1, L_0x20d6eb0, L_0x20d7480, C4<0>, C4<0>;
v0x20ce070_0 .net *"_ivl_0", 0 0, L_0x20d2cd0;  1 drivers
v0x20ce150_0 .net *"_ivl_10", 0 0, L_0x20d3040;  1 drivers
v0x20ce230_0 .net *"_ivl_100", 0 0, L_0x20d6ac0;  1 drivers
v0x20ce320_0 .net *"_ivl_102", 0 0, L_0x20d6b30;  1 drivers
v0x20ce400_0 .net *"_ivl_104", 0 0, L_0x20d6df0;  1 drivers
v0x20ce530_0 .net *"_ivl_106", 0 0, L_0x20d6eb0;  1 drivers
v0x20ce610_0 .net *"_ivl_108", 0 0, L_0x20d7180;  1 drivers
v0x20ce6f0_0 .net *"_ivl_110", 0 0, L_0x20d71f0;  1 drivers
v0x20ce7d0_0 .net *"_ivl_112", 0 0, L_0x20d7480;  1 drivers
v0x20ce8b0_0 .net *"_ivl_12", 0 0, L_0x20d3140;  1 drivers
v0x20ce990_0 .net *"_ivl_14", 0 0, L_0x20d31b0;  1 drivers
v0x20cea70_0 .net *"_ivl_16", 0 0, L_0x20d3270;  1 drivers
v0x20ceb50_0 .net *"_ivl_18", 0 0, L_0x20d3380;  1 drivers
v0x20cec30_0 .net *"_ivl_2", 0 0, L_0x20d2d40;  1 drivers
v0x20ced10_0 .net *"_ivl_20", 0 0, L_0x20d34a0;  1 drivers
v0x20cedf0_0 .net *"_ivl_22", 0 0, L_0x20d3510;  1 drivers
v0x20ceed0_0 .net *"_ivl_24", 0 0, L_0x20d3690;  1 drivers
v0x20cefb0_0 .net *"_ivl_26", 0 0, L_0x20d3700;  1 drivers
v0x20cf090_0 .net *"_ivl_28", 0 0, L_0x20d3620;  1 drivers
v0x20cf170_0 .net *"_ivl_30", 0 0, L_0x20d3840;  1 drivers
v0x20cf250_0 .net *"_ivl_32", 0 0, L_0x20d39e0;  1 drivers
v0x20cf330_0 .net *"_ivl_34", 0 0, L_0x20d3a50;  1 drivers
v0x20cf410_0 .net *"_ivl_36", 0 0, L_0x20d3c00;  1 drivers
v0x20cf4f0_0 .net *"_ivl_38", 0 0, L_0x20d3d10;  1 drivers
v0x20cf5d0_0 .net *"_ivl_4", 0 0, L_0x20d2dd0;  1 drivers
v0x20cf6b0_0 .net *"_ivl_40", 0 0, L_0x20d3f40;  1 drivers
v0x20cf790_0 .net *"_ivl_42", 0 0, L_0x20d4110;  1 drivers
v0x20cf870_0 .net *"_ivl_44", 0 0, L_0x20d4350;  1 drivers
v0x20cf950_0 .net *"_ivl_46", 0 0, L_0x20d4460;  1 drivers
v0x20cfa30_0 .net *"_ivl_48", 0 0, L_0x20d4700;  1 drivers
v0x20cfb10_0 .net *"_ivl_50", 0 0, L_0x20d4810;  1 drivers
v0x20cfbf0_0 .net *"_ivl_52", 0 0, L_0x20d4960;  1 drivers
v0x20cfcd0_0 .net *"_ivl_54", 0 0, L_0x20d4a20;  1 drivers
v0x20cffc0_0 .net *"_ivl_56", 0 0, L_0x20d4bd0;  1 drivers
v0x20d00a0_0 .net *"_ivl_58", 0 0, L_0x20d4c90;  1 drivers
v0x20d0180_0 .net *"_ivl_6", 0 0, L_0x20d2e90;  1 drivers
v0x20d0260_0 .net *"_ivl_60", 0 0, L_0x20d4ea0;  1 drivers
v0x20d0340_0 .net *"_ivl_62", 0 0, L_0x20d4f10;  1 drivers
v0x20d0420_0 .net *"_ivl_64", 0 0, L_0x20d50e0;  1 drivers
v0x20d0500_0 .net *"_ivl_66", 0 0, L_0x20d5150;  1 drivers
v0x20d05e0_0 .net *"_ivl_68", 0 0, L_0x20d5380;  1 drivers
v0x20d06c0_0 .net *"_ivl_70", 0 0, L_0x20d53f0;  1 drivers
v0x20d07a0_0 .net *"_ivl_72", 0 0, L_0x20d5630;  1 drivers
v0x20d0880_0 .net *"_ivl_74", 0 0, L_0x20d5740;  1 drivers
v0x20d0960_0 .net *"_ivl_76", 0 0, L_0x20d58f0;  1 drivers
v0x20d0a40_0 .net *"_ivl_78", 0 0, L_0x20d59b0;  1 drivers
v0x20d0b20_0 .net *"_ivl_8", 0 0, L_0x20d2f30;  1 drivers
v0x20d0c00_0 .net *"_ivl_80", 0 0, L_0x20d5bc0;  1 drivers
v0x20d0ce0_0 .net *"_ivl_82", 0 0, L_0x20d5c30;  1 drivers
v0x20d0dc0_0 .net *"_ivl_84", 0 0, L_0x20d5ea0;  1 drivers
v0x20d0ea0_0 .net *"_ivl_86", 0 0, L_0x20d5fb0;  1 drivers
v0x20d0f80_0 .net *"_ivl_88", 0 0, L_0x20d6190;  1 drivers
v0x20d1060_0 .net *"_ivl_90", 0 0, L_0x20d6200;  1 drivers
v0x20d1140_0 .net *"_ivl_92", 0 0, L_0x20d6490;  1 drivers
v0x20d1220_0 .net *"_ivl_94", 0 0, L_0x20d6500;  1 drivers
v0x20d1300_0 .net *"_ivl_96", 0 0, L_0x20d67a0;  1 drivers
v0x20d13e0_0 .net *"_ivl_98", 0 0, L_0x20d68b0;  1 drivers
v0x20d14c0_0 .net "a", 0 0, v0x20cd810_0;  alias, 1 drivers
v0x20d1560_0 .net "b", 0 0, v0x20cd8b0_0;  alias, 1 drivers
v0x20d1650_0 .net "c", 0 0, v0x20cd950_0;  alias, 1 drivers
v0x20d1740_0 .net "d", 0 0, v0x20cda90_0;  alias, 1 drivers
v0x20d1830_0 .net "q", 0 0, L_0x20d7540;  alias, 1 drivers
S_0x20d1990 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x2099af0;
 .timescale -12 -12;
E_0x20945d0 .event anyedge, v0x20d2640_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x20d2640_0;
    %nor/r;
    %assign/vec4 v0x20d2640_0, 0;
    %wait E_0x20945d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x20ccfc0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20cda90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cd950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cd8b0_0, 0;
    %assign/vec4 v0x20cd810_0, 0;
    %wait E_0x207d9f0;
    %wait E_0x2094a80;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20cda90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cd950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cd8b0_0, 0;
    %assign/vec4 v0x20cd810_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2094830;
    %load/vec4 v0x20cd810_0;
    %load/vec4 v0x20cd8b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x20cd950_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x20cda90_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20cda90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cd950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cd8b0_0, 0;
    %assign/vec4 v0x20cd810_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x20cd610;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2094830;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x20cda90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cd950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cd8b0_0, 0;
    %assign/vec4 v0x20cd810_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x2099af0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20d2320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20d2640_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x2099af0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x20d2320_0;
    %inv;
    %store/vec4 v0x20d2320_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2099af0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x20cd9f0_0, v0x20d27a0_0, v0x20d2140_0, v0x20d21e0_0, v0x20d2280_0, v0x20d23c0_0, v0x20d2500_0, v0x20d2460_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x2099af0;
T_7 ;
    %load/vec4 v0x20d25a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x20d25a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x20d25a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x20d25a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20d25a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x20d25a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20d25a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x2099af0;
T_8 ;
    %wait E_0x2094830;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20d25a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20d25a0_0, 4, 32;
    %load/vec4 v0x20d26e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x20d25a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20d25a0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20d25a0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20d25a0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x20d2500_0;
    %load/vec4 v0x20d2500_0;
    %load/vec4 v0x20d2460_0;
    %xor;
    %load/vec4 v0x20d2500_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x20d25a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20d25a0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x20d25a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20d25a0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth5/human/circuit2/iter3/response0/top_module.sv";
