
Test_L86_G031_002.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000033c0  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f0  0800347c  0800347c  0001347c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800356c  0800356c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  0800356c  0800356c  0001356c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003574  08003574  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003574  08003574  00013574  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003578  08003578  00013578  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  0800357c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000174  2000000c  08003588  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000180  08003588  00020180  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000bbfa  00000000  00000000  00020077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001ce1  00000000  00000000  0002bc71  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000940  00000000  00000000  0002d958  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000723  00000000  00000000  0002e298  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000162d9  00000000  00000000  0002e9bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000c21e  00000000  00000000  00044c94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008e180  00000000  00000000  00050eb2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000204c  00000000  00000000  000df034  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  000e1080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08003464 	.word	0x08003464

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	08003464 	.word	0x08003464

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__udivsi3>:
 8000114:	2200      	movs	r2, #0
 8000116:	0843      	lsrs	r3, r0, #1
 8000118:	428b      	cmp	r3, r1
 800011a:	d374      	bcc.n	8000206 <__udivsi3+0xf2>
 800011c:	0903      	lsrs	r3, r0, #4
 800011e:	428b      	cmp	r3, r1
 8000120:	d35f      	bcc.n	80001e2 <__udivsi3+0xce>
 8000122:	0a03      	lsrs	r3, r0, #8
 8000124:	428b      	cmp	r3, r1
 8000126:	d344      	bcc.n	80001b2 <__udivsi3+0x9e>
 8000128:	0b03      	lsrs	r3, r0, #12
 800012a:	428b      	cmp	r3, r1
 800012c:	d328      	bcc.n	8000180 <__udivsi3+0x6c>
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d30d      	bcc.n	8000150 <__udivsi3+0x3c>
 8000134:	22ff      	movs	r2, #255	; 0xff
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	ba12      	rev	r2, r2
 800013a:	0c03      	lsrs	r3, r0, #16
 800013c:	428b      	cmp	r3, r1
 800013e:	d302      	bcc.n	8000146 <__udivsi3+0x32>
 8000140:	1212      	asrs	r2, r2, #8
 8000142:	0209      	lsls	r1, r1, #8
 8000144:	d065      	beq.n	8000212 <__udivsi3+0xfe>
 8000146:	0b03      	lsrs	r3, r0, #12
 8000148:	428b      	cmp	r3, r1
 800014a:	d319      	bcc.n	8000180 <__udivsi3+0x6c>
 800014c:	e000      	b.n	8000150 <__udivsi3+0x3c>
 800014e:	0a09      	lsrs	r1, r1, #8
 8000150:	0bc3      	lsrs	r3, r0, #15
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x46>
 8000156:	03cb      	lsls	r3, r1, #15
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b83      	lsrs	r3, r0, #14
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x52>
 8000162:	038b      	lsls	r3, r1, #14
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b43      	lsrs	r3, r0, #13
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x5e>
 800016e:	034b      	lsls	r3, r1, #13
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b03      	lsrs	r3, r0, #12
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x6a>
 800017a:	030b      	lsls	r3, r1, #12
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0ac3      	lsrs	r3, r0, #11
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x76>
 8000186:	02cb      	lsls	r3, r1, #11
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a83      	lsrs	r3, r0, #10
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x82>
 8000192:	028b      	lsls	r3, r1, #10
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a43      	lsrs	r3, r0, #9
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x8e>
 800019e:	024b      	lsls	r3, r1, #9
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a03      	lsrs	r3, r0, #8
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x9a>
 80001aa:	020b      	lsls	r3, r1, #8
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	d2cd      	bcs.n	800014e <__udivsi3+0x3a>
 80001b2:	09c3      	lsrs	r3, r0, #7
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xa8>
 80001b8:	01cb      	lsls	r3, r1, #7
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0983      	lsrs	r3, r0, #6
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xb4>
 80001c4:	018b      	lsls	r3, r1, #6
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0943      	lsrs	r3, r0, #5
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xc0>
 80001d0:	014b      	lsls	r3, r1, #5
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0903      	lsrs	r3, r0, #4
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xcc>
 80001dc:	010b      	lsls	r3, r1, #4
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	08c3      	lsrs	r3, r0, #3
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xd8>
 80001e8:	00cb      	lsls	r3, r1, #3
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0883      	lsrs	r3, r0, #2
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xe4>
 80001f4:	008b      	lsls	r3, r1, #2
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	0843      	lsrs	r3, r0, #1
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xf0>
 8000200:	004b      	lsls	r3, r1, #1
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	1a41      	subs	r1, r0, r1
 8000208:	d200      	bcs.n	800020c <__udivsi3+0xf8>
 800020a:	4601      	mov	r1, r0
 800020c:	4152      	adcs	r2, r2
 800020e:	4610      	mov	r0, r2
 8000210:	4770      	bx	lr
 8000212:	e7ff      	b.n	8000214 <__udivsi3+0x100>
 8000214:	b501      	push	{r0, lr}
 8000216:	2000      	movs	r0, #0
 8000218:	f000 f8f0 	bl	80003fc <__aeabi_idiv0>
 800021c:	bd02      	pop	{r1, pc}
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uidivmod>:
 8000220:	2900      	cmp	r1, #0
 8000222:	d0f7      	beq.n	8000214 <__udivsi3+0x100>
 8000224:	e776      	b.n	8000114 <__udivsi3>
 8000226:	4770      	bx	lr

08000228 <__divsi3>:
 8000228:	4603      	mov	r3, r0
 800022a:	430b      	orrs	r3, r1
 800022c:	d47f      	bmi.n	800032e <__divsi3+0x106>
 800022e:	2200      	movs	r2, #0
 8000230:	0843      	lsrs	r3, r0, #1
 8000232:	428b      	cmp	r3, r1
 8000234:	d374      	bcc.n	8000320 <__divsi3+0xf8>
 8000236:	0903      	lsrs	r3, r0, #4
 8000238:	428b      	cmp	r3, r1
 800023a:	d35f      	bcc.n	80002fc <__divsi3+0xd4>
 800023c:	0a03      	lsrs	r3, r0, #8
 800023e:	428b      	cmp	r3, r1
 8000240:	d344      	bcc.n	80002cc <__divsi3+0xa4>
 8000242:	0b03      	lsrs	r3, r0, #12
 8000244:	428b      	cmp	r3, r1
 8000246:	d328      	bcc.n	800029a <__divsi3+0x72>
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d30d      	bcc.n	800026a <__divsi3+0x42>
 800024e:	22ff      	movs	r2, #255	; 0xff
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	ba12      	rev	r2, r2
 8000254:	0c03      	lsrs	r3, r0, #16
 8000256:	428b      	cmp	r3, r1
 8000258:	d302      	bcc.n	8000260 <__divsi3+0x38>
 800025a:	1212      	asrs	r2, r2, #8
 800025c:	0209      	lsls	r1, r1, #8
 800025e:	d065      	beq.n	800032c <__divsi3+0x104>
 8000260:	0b03      	lsrs	r3, r0, #12
 8000262:	428b      	cmp	r3, r1
 8000264:	d319      	bcc.n	800029a <__divsi3+0x72>
 8000266:	e000      	b.n	800026a <__divsi3+0x42>
 8000268:	0a09      	lsrs	r1, r1, #8
 800026a:	0bc3      	lsrs	r3, r0, #15
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x4c>
 8000270:	03cb      	lsls	r3, r1, #15
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b83      	lsrs	r3, r0, #14
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x58>
 800027c:	038b      	lsls	r3, r1, #14
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b43      	lsrs	r3, r0, #13
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x64>
 8000288:	034b      	lsls	r3, r1, #13
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b03      	lsrs	r3, r0, #12
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x70>
 8000294:	030b      	lsls	r3, r1, #12
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0ac3      	lsrs	r3, r0, #11
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x7c>
 80002a0:	02cb      	lsls	r3, r1, #11
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a83      	lsrs	r3, r0, #10
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x88>
 80002ac:	028b      	lsls	r3, r1, #10
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a43      	lsrs	r3, r0, #9
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x94>
 80002b8:	024b      	lsls	r3, r1, #9
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a03      	lsrs	r3, r0, #8
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0xa0>
 80002c4:	020b      	lsls	r3, r1, #8
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	d2cd      	bcs.n	8000268 <__divsi3+0x40>
 80002cc:	09c3      	lsrs	r3, r0, #7
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xae>
 80002d2:	01cb      	lsls	r3, r1, #7
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0983      	lsrs	r3, r0, #6
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xba>
 80002de:	018b      	lsls	r3, r1, #6
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0943      	lsrs	r3, r0, #5
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xc6>
 80002ea:	014b      	lsls	r3, r1, #5
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0903      	lsrs	r3, r0, #4
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xd2>
 80002f6:	010b      	lsls	r3, r1, #4
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	08c3      	lsrs	r3, r0, #3
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xde>
 8000302:	00cb      	lsls	r3, r1, #3
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0883      	lsrs	r3, r0, #2
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xea>
 800030e:	008b      	lsls	r3, r1, #2
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	0843      	lsrs	r3, r0, #1
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xf6>
 800031a:	004b      	lsls	r3, r1, #1
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	1a41      	subs	r1, r0, r1
 8000322:	d200      	bcs.n	8000326 <__divsi3+0xfe>
 8000324:	4601      	mov	r1, r0
 8000326:	4152      	adcs	r2, r2
 8000328:	4610      	mov	r0, r2
 800032a:	4770      	bx	lr
 800032c:	e05d      	b.n	80003ea <__divsi3+0x1c2>
 800032e:	0fca      	lsrs	r2, r1, #31
 8000330:	d000      	beq.n	8000334 <__divsi3+0x10c>
 8000332:	4249      	negs	r1, r1
 8000334:	1003      	asrs	r3, r0, #32
 8000336:	d300      	bcc.n	800033a <__divsi3+0x112>
 8000338:	4240      	negs	r0, r0
 800033a:	4053      	eors	r3, r2
 800033c:	2200      	movs	r2, #0
 800033e:	469c      	mov	ip, r3
 8000340:	0903      	lsrs	r3, r0, #4
 8000342:	428b      	cmp	r3, r1
 8000344:	d32d      	bcc.n	80003a2 <__divsi3+0x17a>
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d312      	bcc.n	8000372 <__divsi3+0x14a>
 800034c:	22fc      	movs	r2, #252	; 0xfc
 800034e:	0189      	lsls	r1, r1, #6
 8000350:	ba12      	rev	r2, r2
 8000352:	0a03      	lsrs	r3, r0, #8
 8000354:	428b      	cmp	r3, r1
 8000356:	d30c      	bcc.n	8000372 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	1192      	asrs	r2, r2, #6
 800035c:	428b      	cmp	r3, r1
 800035e:	d308      	bcc.n	8000372 <__divsi3+0x14a>
 8000360:	0189      	lsls	r1, r1, #6
 8000362:	1192      	asrs	r2, r2, #6
 8000364:	428b      	cmp	r3, r1
 8000366:	d304      	bcc.n	8000372 <__divsi3+0x14a>
 8000368:	0189      	lsls	r1, r1, #6
 800036a:	d03a      	beq.n	80003e2 <__divsi3+0x1ba>
 800036c:	1192      	asrs	r2, r2, #6
 800036e:	e000      	b.n	8000372 <__divsi3+0x14a>
 8000370:	0989      	lsrs	r1, r1, #6
 8000372:	09c3      	lsrs	r3, r0, #7
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x154>
 8000378:	01cb      	lsls	r3, r1, #7
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0983      	lsrs	r3, r0, #6
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x160>
 8000384:	018b      	lsls	r3, r1, #6
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0943      	lsrs	r3, r0, #5
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x16c>
 8000390:	014b      	lsls	r3, r1, #5
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0903      	lsrs	r3, r0, #4
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x178>
 800039c:	010b      	lsls	r3, r1, #4
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	08c3      	lsrs	r3, r0, #3
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x184>
 80003a8:	00cb      	lsls	r3, r1, #3
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0883      	lsrs	r3, r0, #2
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x190>
 80003b4:	008b      	lsls	r3, r1, #2
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	d2d9      	bcs.n	8000370 <__divsi3+0x148>
 80003bc:	0843      	lsrs	r3, r0, #1
 80003be:	428b      	cmp	r3, r1
 80003c0:	d301      	bcc.n	80003c6 <__divsi3+0x19e>
 80003c2:	004b      	lsls	r3, r1, #1
 80003c4:	1ac0      	subs	r0, r0, r3
 80003c6:	4152      	adcs	r2, r2
 80003c8:	1a41      	subs	r1, r0, r1
 80003ca:	d200      	bcs.n	80003ce <__divsi3+0x1a6>
 80003cc:	4601      	mov	r1, r0
 80003ce:	4663      	mov	r3, ip
 80003d0:	4152      	adcs	r2, r2
 80003d2:	105b      	asrs	r3, r3, #1
 80003d4:	4610      	mov	r0, r2
 80003d6:	d301      	bcc.n	80003dc <__divsi3+0x1b4>
 80003d8:	4240      	negs	r0, r0
 80003da:	2b00      	cmp	r3, #0
 80003dc:	d500      	bpl.n	80003e0 <__divsi3+0x1b8>
 80003de:	4249      	negs	r1, r1
 80003e0:	4770      	bx	lr
 80003e2:	4663      	mov	r3, ip
 80003e4:	105b      	asrs	r3, r3, #1
 80003e6:	d300      	bcc.n	80003ea <__divsi3+0x1c2>
 80003e8:	4240      	negs	r0, r0
 80003ea:	b501      	push	{r0, lr}
 80003ec:	2000      	movs	r0, #0
 80003ee:	f000 f805 	bl	80003fc <__aeabi_idiv0>
 80003f2:	bd02      	pop	{r1, pc}

080003f4 <__aeabi_idivmod>:
 80003f4:	2900      	cmp	r1, #0
 80003f6:	d0f8      	beq.n	80003ea <__divsi3+0x1c2>
 80003f8:	e716      	b.n	8000228 <__divsi3>
 80003fa:	4770      	bx	lr

080003fc <__aeabi_idiv0>:
 80003fc:	4770      	bx	lr
 80003fe:	46c0      	nop			; (mov r8, r8)

08000400 <__aeabi_uldivmod>:
 8000400:	2b00      	cmp	r3, #0
 8000402:	d111      	bne.n	8000428 <__aeabi_uldivmod+0x28>
 8000404:	2a00      	cmp	r2, #0
 8000406:	d10f      	bne.n	8000428 <__aeabi_uldivmod+0x28>
 8000408:	2900      	cmp	r1, #0
 800040a:	d100      	bne.n	800040e <__aeabi_uldivmod+0xe>
 800040c:	2800      	cmp	r0, #0
 800040e:	d002      	beq.n	8000416 <__aeabi_uldivmod+0x16>
 8000410:	2100      	movs	r1, #0
 8000412:	43c9      	mvns	r1, r1
 8000414:	0008      	movs	r0, r1
 8000416:	b407      	push	{r0, r1, r2}
 8000418:	4802      	ldr	r0, [pc, #8]	; (8000424 <__aeabi_uldivmod+0x24>)
 800041a:	a102      	add	r1, pc, #8	; (adr r1, 8000424 <__aeabi_uldivmod+0x24>)
 800041c:	1840      	adds	r0, r0, r1
 800041e:	9002      	str	r0, [sp, #8]
 8000420:	bd03      	pop	{r0, r1, pc}
 8000422:	46c0      	nop			; (mov r8, r8)
 8000424:	ffffffd9 	.word	0xffffffd9
 8000428:	b403      	push	{r0, r1}
 800042a:	4668      	mov	r0, sp
 800042c:	b501      	push	{r0, lr}
 800042e:	9802      	ldr	r0, [sp, #8]
 8000430:	f000 f806 	bl	8000440 <__udivmoddi4>
 8000434:	9b01      	ldr	r3, [sp, #4]
 8000436:	469e      	mov	lr, r3
 8000438:	b002      	add	sp, #8
 800043a:	bc0c      	pop	{r2, r3}
 800043c:	4770      	bx	lr
 800043e:	46c0      	nop			; (mov r8, r8)

08000440 <__udivmoddi4>:
 8000440:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000442:	4657      	mov	r7, sl
 8000444:	464e      	mov	r6, r9
 8000446:	4645      	mov	r5, r8
 8000448:	46de      	mov	lr, fp
 800044a:	b5e0      	push	{r5, r6, r7, lr}
 800044c:	0004      	movs	r4, r0
 800044e:	000d      	movs	r5, r1
 8000450:	4692      	mov	sl, r2
 8000452:	4699      	mov	r9, r3
 8000454:	b083      	sub	sp, #12
 8000456:	428b      	cmp	r3, r1
 8000458:	d830      	bhi.n	80004bc <__udivmoddi4+0x7c>
 800045a:	d02d      	beq.n	80004b8 <__udivmoddi4+0x78>
 800045c:	4649      	mov	r1, r9
 800045e:	4650      	mov	r0, sl
 8000460:	f000 f8ba 	bl	80005d8 <__clzdi2>
 8000464:	0029      	movs	r1, r5
 8000466:	0006      	movs	r6, r0
 8000468:	0020      	movs	r0, r4
 800046a:	f000 f8b5 	bl	80005d8 <__clzdi2>
 800046e:	1a33      	subs	r3, r6, r0
 8000470:	4698      	mov	r8, r3
 8000472:	3b20      	subs	r3, #32
 8000474:	d434      	bmi.n	80004e0 <__udivmoddi4+0xa0>
 8000476:	469b      	mov	fp, r3
 8000478:	4653      	mov	r3, sl
 800047a:	465a      	mov	r2, fp
 800047c:	4093      	lsls	r3, r2
 800047e:	4642      	mov	r2, r8
 8000480:	001f      	movs	r7, r3
 8000482:	4653      	mov	r3, sl
 8000484:	4093      	lsls	r3, r2
 8000486:	001e      	movs	r6, r3
 8000488:	42af      	cmp	r7, r5
 800048a:	d83b      	bhi.n	8000504 <__udivmoddi4+0xc4>
 800048c:	42af      	cmp	r7, r5
 800048e:	d100      	bne.n	8000492 <__udivmoddi4+0x52>
 8000490:	e079      	b.n	8000586 <__udivmoddi4+0x146>
 8000492:	465b      	mov	r3, fp
 8000494:	1ba4      	subs	r4, r4, r6
 8000496:	41bd      	sbcs	r5, r7
 8000498:	2b00      	cmp	r3, #0
 800049a:	da00      	bge.n	800049e <__udivmoddi4+0x5e>
 800049c:	e076      	b.n	800058c <__udivmoddi4+0x14c>
 800049e:	2200      	movs	r2, #0
 80004a0:	2300      	movs	r3, #0
 80004a2:	9200      	str	r2, [sp, #0]
 80004a4:	9301      	str	r3, [sp, #4]
 80004a6:	2301      	movs	r3, #1
 80004a8:	465a      	mov	r2, fp
 80004aa:	4093      	lsls	r3, r2
 80004ac:	9301      	str	r3, [sp, #4]
 80004ae:	2301      	movs	r3, #1
 80004b0:	4642      	mov	r2, r8
 80004b2:	4093      	lsls	r3, r2
 80004b4:	9300      	str	r3, [sp, #0]
 80004b6:	e029      	b.n	800050c <__udivmoddi4+0xcc>
 80004b8:	4282      	cmp	r2, r0
 80004ba:	d9cf      	bls.n	800045c <__udivmoddi4+0x1c>
 80004bc:	2200      	movs	r2, #0
 80004be:	2300      	movs	r3, #0
 80004c0:	9200      	str	r2, [sp, #0]
 80004c2:	9301      	str	r3, [sp, #4]
 80004c4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004c6:	2b00      	cmp	r3, #0
 80004c8:	d001      	beq.n	80004ce <__udivmoddi4+0x8e>
 80004ca:	601c      	str	r4, [r3, #0]
 80004cc:	605d      	str	r5, [r3, #4]
 80004ce:	9800      	ldr	r0, [sp, #0]
 80004d0:	9901      	ldr	r1, [sp, #4]
 80004d2:	b003      	add	sp, #12
 80004d4:	bcf0      	pop	{r4, r5, r6, r7}
 80004d6:	46bb      	mov	fp, r7
 80004d8:	46b2      	mov	sl, r6
 80004da:	46a9      	mov	r9, r5
 80004dc:	46a0      	mov	r8, r4
 80004de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004e0:	4642      	mov	r2, r8
 80004e2:	469b      	mov	fp, r3
 80004e4:	2320      	movs	r3, #32
 80004e6:	1a9b      	subs	r3, r3, r2
 80004e8:	4652      	mov	r2, sl
 80004ea:	40da      	lsrs	r2, r3
 80004ec:	4641      	mov	r1, r8
 80004ee:	0013      	movs	r3, r2
 80004f0:	464a      	mov	r2, r9
 80004f2:	408a      	lsls	r2, r1
 80004f4:	0017      	movs	r7, r2
 80004f6:	4642      	mov	r2, r8
 80004f8:	431f      	orrs	r7, r3
 80004fa:	4653      	mov	r3, sl
 80004fc:	4093      	lsls	r3, r2
 80004fe:	001e      	movs	r6, r3
 8000500:	42af      	cmp	r7, r5
 8000502:	d9c3      	bls.n	800048c <__udivmoddi4+0x4c>
 8000504:	2200      	movs	r2, #0
 8000506:	2300      	movs	r3, #0
 8000508:	9200      	str	r2, [sp, #0]
 800050a:	9301      	str	r3, [sp, #4]
 800050c:	4643      	mov	r3, r8
 800050e:	2b00      	cmp	r3, #0
 8000510:	d0d8      	beq.n	80004c4 <__udivmoddi4+0x84>
 8000512:	07fb      	lsls	r3, r7, #31
 8000514:	0872      	lsrs	r2, r6, #1
 8000516:	431a      	orrs	r2, r3
 8000518:	4646      	mov	r6, r8
 800051a:	087b      	lsrs	r3, r7, #1
 800051c:	e00e      	b.n	800053c <__udivmoddi4+0xfc>
 800051e:	42ab      	cmp	r3, r5
 8000520:	d101      	bne.n	8000526 <__udivmoddi4+0xe6>
 8000522:	42a2      	cmp	r2, r4
 8000524:	d80c      	bhi.n	8000540 <__udivmoddi4+0x100>
 8000526:	1aa4      	subs	r4, r4, r2
 8000528:	419d      	sbcs	r5, r3
 800052a:	2001      	movs	r0, #1
 800052c:	1924      	adds	r4, r4, r4
 800052e:	416d      	adcs	r5, r5
 8000530:	2100      	movs	r1, #0
 8000532:	3e01      	subs	r6, #1
 8000534:	1824      	adds	r4, r4, r0
 8000536:	414d      	adcs	r5, r1
 8000538:	2e00      	cmp	r6, #0
 800053a:	d006      	beq.n	800054a <__udivmoddi4+0x10a>
 800053c:	42ab      	cmp	r3, r5
 800053e:	d9ee      	bls.n	800051e <__udivmoddi4+0xde>
 8000540:	3e01      	subs	r6, #1
 8000542:	1924      	adds	r4, r4, r4
 8000544:	416d      	adcs	r5, r5
 8000546:	2e00      	cmp	r6, #0
 8000548:	d1f8      	bne.n	800053c <__udivmoddi4+0xfc>
 800054a:	9800      	ldr	r0, [sp, #0]
 800054c:	9901      	ldr	r1, [sp, #4]
 800054e:	465b      	mov	r3, fp
 8000550:	1900      	adds	r0, r0, r4
 8000552:	4169      	adcs	r1, r5
 8000554:	2b00      	cmp	r3, #0
 8000556:	db24      	blt.n	80005a2 <__udivmoddi4+0x162>
 8000558:	002b      	movs	r3, r5
 800055a:	465a      	mov	r2, fp
 800055c:	4644      	mov	r4, r8
 800055e:	40d3      	lsrs	r3, r2
 8000560:	002a      	movs	r2, r5
 8000562:	40e2      	lsrs	r2, r4
 8000564:	001c      	movs	r4, r3
 8000566:	465b      	mov	r3, fp
 8000568:	0015      	movs	r5, r2
 800056a:	2b00      	cmp	r3, #0
 800056c:	db2a      	blt.n	80005c4 <__udivmoddi4+0x184>
 800056e:	0026      	movs	r6, r4
 8000570:	409e      	lsls	r6, r3
 8000572:	0033      	movs	r3, r6
 8000574:	0026      	movs	r6, r4
 8000576:	4647      	mov	r7, r8
 8000578:	40be      	lsls	r6, r7
 800057a:	0032      	movs	r2, r6
 800057c:	1a80      	subs	r0, r0, r2
 800057e:	4199      	sbcs	r1, r3
 8000580:	9000      	str	r0, [sp, #0]
 8000582:	9101      	str	r1, [sp, #4]
 8000584:	e79e      	b.n	80004c4 <__udivmoddi4+0x84>
 8000586:	42a3      	cmp	r3, r4
 8000588:	d8bc      	bhi.n	8000504 <__udivmoddi4+0xc4>
 800058a:	e782      	b.n	8000492 <__udivmoddi4+0x52>
 800058c:	4642      	mov	r2, r8
 800058e:	2320      	movs	r3, #32
 8000590:	2100      	movs	r1, #0
 8000592:	1a9b      	subs	r3, r3, r2
 8000594:	2200      	movs	r2, #0
 8000596:	9100      	str	r1, [sp, #0]
 8000598:	9201      	str	r2, [sp, #4]
 800059a:	2201      	movs	r2, #1
 800059c:	40da      	lsrs	r2, r3
 800059e:	9201      	str	r2, [sp, #4]
 80005a0:	e785      	b.n	80004ae <__udivmoddi4+0x6e>
 80005a2:	4642      	mov	r2, r8
 80005a4:	2320      	movs	r3, #32
 80005a6:	1a9b      	subs	r3, r3, r2
 80005a8:	002a      	movs	r2, r5
 80005aa:	4646      	mov	r6, r8
 80005ac:	409a      	lsls	r2, r3
 80005ae:	0023      	movs	r3, r4
 80005b0:	40f3      	lsrs	r3, r6
 80005b2:	4644      	mov	r4, r8
 80005b4:	4313      	orrs	r3, r2
 80005b6:	002a      	movs	r2, r5
 80005b8:	40e2      	lsrs	r2, r4
 80005ba:	001c      	movs	r4, r3
 80005bc:	465b      	mov	r3, fp
 80005be:	0015      	movs	r5, r2
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	dad4      	bge.n	800056e <__udivmoddi4+0x12e>
 80005c4:	4642      	mov	r2, r8
 80005c6:	002f      	movs	r7, r5
 80005c8:	2320      	movs	r3, #32
 80005ca:	0026      	movs	r6, r4
 80005cc:	4097      	lsls	r7, r2
 80005ce:	1a9b      	subs	r3, r3, r2
 80005d0:	40de      	lsrs	r6, r3
 80005d2:	003b      	movs	r3, r7
 80005d4:	4333      	orrs	r3, r6
 80005d6:	e7cd      	b.n	8000574 <__udivmoddi4+0x134>

080005d8 <__clzdi2>:
 80005d8:	b510      	push	{r4, lr}
 80005da:	2900      	cmp	r1, #0
 80005dc:	d103      	bne.n	80005e6 <__clzdi2+0xe>
 80005de:	f000 f807 	bl	80005f0 <__clzsi2>
 80005e2:	3020      	adds	r0, #32
 80005e4:	e002      	b.n	80005ec <__clzdi2+0x14>
 80005e6:	0008      	movs	r0, r1
 80005e8:	f000 f802 	bl	80005f0 <__clzsi2>
 80005ec:	bd10      	pop	{r4, pc}
 80005ee:	46c0      	nop			; (mov r8, r8)

080005f0 <__clzsi2>:
 80005f0:	211c      	movs	r1, #28
 80005f2:	2301      	movs	r3, #1
 80005f4:	041b      	lsls	r3, r3, #16
 80005f6:	4298      	cmp	r0, r3
 80005f8:	d301      	bcc.n	80005fe <__clzsi2+0xe>
 80005fa:	0c00      	lsrs	r0, r0, #16
 80005fc:	3910      	subs	r1, #16
 80005fe:	0a1b      	lsrs	r3, r3, #8
 8000600:	4298      	cmp	r0, r3
 8000602:	d301      	bcc.n	8000608 <__clzsi2+0x18>
 8000604:	0a00      	lsrs	r0, r0, #8
 8000606:	3908      	subs	r1, #8
 8000608:	091b      	lsrs	r3, r3, #4
 800060a:	4298      	cmp	r0, r3
 800060c:	d301      	bcc.n	8000612 <__clzsi2+0x22>
 800060e:	0900      	lsrs	r0, r0, #4
 8000610:	3904      	subs	r1, #4
 8000612:	a202      	add	r2, pc, #8	; (adr r2, 800061c <__clzsi2+0x2c>)
 8000614:	5c10      	ldrb	r0, [r2, r0]
 8000616:	1840      	adds	r0, r0, r1
 8000618:	4770      	bx	lr
 800061a:	46c0      	nop			; (mov r8, r8)
 800061c:	02020304 	.word	0x02020304
 8000620:	01010101 	.word	0x01010101
	...

0800062c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000630:	f000 fb80 	bl	8000d34 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000634:	f000 f810 	bl	8000658 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000638:	f000 f980 	bl	800093c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800063c:	f000 f94a 	bl	80008d4 <MX_USART2_UART_Init>
  MX_RTC_Init();
 8000640:	f000 f856 	bl	80006f0 <MX_RTC_Init>
  MX_USART1_UART_Init();
 8000644:	f000 f8f8 	bl	8000838 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
	send_debug_logs ( "\nStart the application." ) ;
 8000648:	4b02      	ldr	r3, [pc, #8]	; (8000654 <main+0x28>)
 800064a:	0018      	movs	r0, r3
 800064c:	f000 f9fa 	bl	8000a44 <send_debug_logs>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000650:	e7fe      	b.n	8000650 <main+0x24>
 8000652:	46c0      	nop			; (mov r8, r8)
 8000654:	0800347c 	.word	0x0800347c

08000658 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000658:	b590      	push	{r4, r7, lr}
 800065a:	b093      	sub	sp, #76	; 0x4c
 800065c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800065e:	2410      	movs	r4, #16
 8000660:	193b      	adds	r3, r7, r4
 8000662:	0018      	movs	r0, r3
 8000664:	2338      	movs	r3, #56	; 0x38
 8000666:	001a      	movs	r2, r3
 8000668:	2100      	movs	r1, #0
 800066a:	f002 fecf 	bl	800340c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800066e:	003b      	movs	r3, r7
 8000670:	0018      	movs	r0, r3
 8000672:	2310      	movs	r3, #16
 8000674:	001a      	movs	r2, r3
 8000676:	2100      	movs	r1, #0
 8000678:	f002 fec8 	bl	800340c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800067c:	2380      	movs	r3, #128	; 0x80
 800067e:	009b      	lsls	r3, r3, #2
 8000680:	0018      	movs	r0, r3
 8000682:	f000 fe13 	bl	80012ac <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000686:	193b      	adds	r3, r7, r4
 8000688:	220a      	movs	r2, #10
 800068a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800068c:	193b      	adds	r3, r7, r4
 800068e:	2280      	movs	r2, #128	; 0x80
 8000690:	0052      	lsls	r2, r2, #1
 8000692:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000694:	0021      	movs	r1, r4
 8000696:	187b      	adds	r3, r7, r1
 8000698:	2200      	movs	r2, #0
 800069a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800069c:	187b      	adds	r3, r7, r1
 800069e:	2240      	movs	r2, #64	; 0x40
 80006a0:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80006a2:	187b      	adds	r3, r7, r1
 80006a4:	2201      	movs	r2, #1
 80006a6:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006a8:	187b      	adds	r3, r7, r1
 80006aa:	2200      	movs	r2, #0
 80006ac:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006ae:	187b      	adds	r3, r7, r1
 80006b0:	0018      	movs	r0, r3
 80006b2:	f000 fe47 	bl	8001344 <HAL_RCC_OscConfig>
 80006b6:	1e03      	subs	r3, r0, #0
 80006b8:	d001      	beq.n	80006be <SystemClock_Config+0x66>
  {
    Error_Handler();
 80006ba:	f000 f9f3 	bl	8000aa4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006be:	003b      	movs	r3, r7
 80006c0:	2207      	movs	r2, #7
 80006c2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006c4:	003b      	movs	r3, r7
 80006c6:	2200      	movs	r2, #0
 80006c8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006ca:	003b      	movs	r3, r7
 80006cc:	2200      	movs	r2, #0
 80006ce:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006d0:	003b      	movs	r3, r7
 80006d2:	2200      	movs	r2, #0
 80006d4:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006d6:	003b      	movs	r3, r7
 80006d8:	2100      	movs	r1, #0
 80006da:	0018      	movs	r0, r3
 80006dc:	f001 f94c 	bl	8001978 <HAL_RCC_ClockConfig>
 80006e0:	1e03      	subs	r3, r0, #0
 80006e2:	d001      	beq.n	80006e8 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80006e4:	f000 f9de 	bl	8000aa4 <Error_Handler>
  }
}
 80006e8:	46c0      	nop			; (mov r8, r8)
 80006ea:	46bd      	mov	sp, r7
 80006ec:	b013      	add	sp, #76	; 0x4c
 80006ee:	bd90      	pop	{r4, r7, pc}

080006f0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b090      	sub	sp, #64	; 0x40
 80006f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80006f6:	232c      	movs	r3, #44	; 0x2c
 80006f8:	18fb      	adds	r3, r7, r3
 80006fa:	0018      	movs	r0, r3
 80006fc:	2314      	movs	r3, #20
 80006fe:	001a      	movs	r2, r3
 8000700:	2100      	movs	r1, #0
 8000702:	f002 fe83 	bl	800340c <memset>
  RTC_DateTypeDef sDate = {0};
 8000706:	2328      	movs	r3, #40	; 0x28
 8000708:	18fb      	adds	r3, r7, r3
 800070a:	2200      	movs	r2, #0
 800070c:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 800070e:	003b      	movs	r3, r7
 8000710:	0018      	movs	r0, r3
 8000712:	2328      	movs	r3, #40	; 0x28
 8000714:	001a      	movs	r2, r3
 8000716:	2100      	movs	r1, #0
 8000718:	f002 fe78 	bl	800340c <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800071c:	4b44      	ldr	r3, [pc, #272]	; (8000830 <MX_RTC_Init+0x140>)
 800071e:	4a45      	ldr	r2, [pc, #276]	; (8000834 <MX_RTC_Init+0x144>)
 8000720:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000722:	4b43      	ldr	r3, [pc, #268]	; (8000830 <MX_RTC_Init+0x140>)
 8000724:	2200      	movs	r2, #0
 8000726:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8000728:	4b41      	ldr	r3, [pc, #260]	; (8000830 <MX_RTC_Init+0x140>)
 800072a:	227f      	movs	r2, #127	; 0x7f
 800072c:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 800072e:	4b40      	ldr	r3, [pc, #256]	; (8000830 <MX_RTC_Init+0x140>)
 8000730:	22ff      	movs	r2, #255	; 0xff
 8000732:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000734:	4b3e      	ldr	r3, [pc, #248]	; (8000830 <MX_RTC_Init+0x140>)
 8000736:	2200      	movs	r2, #0
 8000738:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800073a:	4b3d      	ldr	r3, [pc, #244]	; (8000830 <MX_RTC_Init+0x140>)
 800073c:	2200      	movs	r2, #0
 800073e:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000740:	4b3b      	ldr	r3, [pc, #236]	; (8000830 <MX_RTC_Init+0x140>)
 8000742:	2200      	movs	r2, #0
 8000744:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000746:	4b3a      	ldr	r3, [pc, #232]	; (8000830 <MX_RTC_Init+0x140>)
 8000748:	2280      	movs	r2, #128	; 0x80
 800074a:	05d2      	lsls	r2, r2, #23
 800074c:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 800074e:	4b38      	ldr	r3, [pc, #224]	; (8000830 <MX_RTC_Init+0x140>)
 8000750:	2200      	movs	r2, #0
 8000752:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000754:	4b36      	ldr	r3, [pc, #216]	; (8000830 <MX_RTC_Init+0x140>)
 8000756:	0018      	movs	r0, r3
 8000758:	f001 fc32 	bl	8001fc0 <HAL_RTC_Init>
 800075c:	1e03      	subs	r3, r0, #0
 800075e:	d001      	beq.n	8000764 <MX_RTC_Init+0x74>
  {
    Error_Handler();
 8000760:	f000 f9a0 	bl	8000aa4 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8000764:	212c      	movs	r1, #44	; 0x2c
 8000766:	187b      	adds	r3, r7, r1
 8000768:	2200      	movs	r2, #0
 800076a:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 800076c:	187b      	adds	r3, r7, r1
 800076e:	2200      	movs	r2, #0
 8000770:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 8000772:	187b      	adds	r3, r7, r1
 8000774:	2200      	movs	r2, #0
 8000776:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0x0;
 8000778:	187b      	adds	r3, r7, r1
 800077a:	2200      	movs	r2, #0
 800077c:	605a      	str	r2, [r3, #4]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800077e:	187b      	adds	r3, r7, r1
 8000780:	2200      	movs	r2, #0
 8000782:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000784:	187b      	adds	r3, r7, r1
 8000786:	2200      	movs	r2, #0
 8000788:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800078a:	1879      	adds	r1, r7, r1
 800078c:	4b28      	ldr	r3, [pc, #160]	; (8000830 <MX_RTC_Init+0x140>)
 800078e:	2201      	movs	r2, #1
 8000790:	0018      	movs	r0, r3
 8000792:	f001 fcb7 	bl	8002104 <HAL_RTC_SetTime>
 8000796:	1e03      	subs	r3, r0, #0
 8000798:	d001      	beq.n	800079e <MX_RTC_Init+0xae>
  {
    Error_Handler();
 800079a:	f000 f983 	bl	8000aa4 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_SATURDAY;
 800079e:	2128      	movs	r1, #40	; 0x28
 80007a0:	187b      	adds	r3, r7, r1
 80007a2:	2206      	movs	r2, #6
 80007a4:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_SEPTEMBER;
 80007a6:	187b      	adds	r3, r7, r1
 80007a8:	2209      	movs	r2, #9
 80007aa:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x30;
 80007ac:	187b      	adds	r3, r7, r1
 80007ae:	2230      	movs	r2, #48	; 0x30
 80007b0:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x23;
 80007b2:	187b      	adds	r3, r7, r1
 80007b4:	2223      	movs	r2, #35	; 0x23
 80007b6:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80007b8:	1879      	adds	r1, r7, r1
 80007ba:	4b1d      	ldr	r3, [pc, #116]	; (8000830 <MX_RTC_Init+0x140>)
 80007bc:	2201      	movs	r2, #1
 80007be:	0018      	movs	r0, r3
 80007c0:	f001 fd48 	bl	8002254 <HAL_RTC_SetDate>
 80007c4:	1e03      	subs	r3, r0, #0
 80007c6:	d001      	beq.n	80007cc <MX_RTC_Init+0xdc>
  {
    Error_Handler();
 80007c8:	f000 f96c 	bl	8000aa4 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 80007cc:	003b      	movs	r3, r7
 80007ce:	2200      	movs	r2, #0
 80007d0:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 80007d2:	003b      	movs	r3, r7
 80007d4:	2200      	movs	r2, #0
 80007d6:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 80007d8:	003b      	movs	r3, r7
 80007da:	2200      	movs	r2, #0
 80007dc:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 80007de:	003b      	movs	r3, r7
 80007e0:	2200      	movs	r2, #0
 80007e2:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80007e4:	003b      	movs	r3, r7
 80007e6:	2200      	movs	r2, #0
 80007e8:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80007ea:	003b      	movs	r3, r7
 80007ec:	2200      	movs	r2, #0
 80007ee:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80007f0:	003b      	movs	r3, r7
 80007f2:	2200      	movs	r2, #0
 80007f4:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 80007f6:	003b      	movs	r3, r7
 80007f8:	2200      	movs	r2, #0
 80007fa:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 80007fc:	003b      	movs	r3, r7
 80007fe:	2200      	movs	r2, #0
 8000800:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8000802:	003b      	movs	r3, r7
 8000804:	2220      	movs	r2, #32
 8000806:	2101      	movs	r1, #1
 8000808:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 800080a:	003b      	movs	r3, r7
 800080c:	2280      	movs	r2, #128	; 0x80
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000812:	0039      	movs	r1, r7
 8000814:	4b06      	ldr	r3, [pc, #24]	; (8000830 <MX_RTC_Init+0x140>)
 8000816:	2201      	movs	r2, #1
 8000818:	0018      	movs	r0, r3
 800081a:	f001 fdad 	bl	8002378 <HAL_RTC_SetAlarm>
 800081e:	1e03      	subs	r3, r0, #0
 8000820:	d001      	beq.n	8000826 <MX_RTC_Init+0x136>
  {
    Error_Handler();
 8000822:	f000 f93f 	bl	8000aa4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000826:	46c0      	nop			; (mov r8, r8)
 8000828:	46bd      	mov	sp, r7
 800082a:	b010      	add	sp, #64	; 0x40
 800082c:	bd80      	pop	{r7, pc}
 800082e:	46c0      	nop			; (mov r8, r8)
 8000830:	20000028 	.word	0x20000028
 8000834:	40002800 	.word	0x40002800

08000838 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800083c:	4b23      	ldr	r3, [pc, #140]	; (80008cc <MX_USART1_UART_Init+0x94>)
 800083e:	4a24      	ldr	r2, [pc, #144]	; (80008d0 <MX_USART1_UART_Init+0x98>)
 8000840:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000842:	4b22      	ldr	r3, [pc, #136]	; (80008cc <MX_USART1_UART_Init+0x94>)
 8000844:	2296      	movs	r2, #150	; 0x96
 8000846:	0192      	lsls	r2, r2, #6
 8000848:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800084a:	4b20      	ldr	r3, [pc, #128]	; (80008cc <MX_USART1_UART_Init+0x94>)
 800084c:	2200      	movs	r2, #0
 800084e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000850:	4b1e      	ldr	r3, [pc, #120]	; (80008cc <MX_USART1_UART_Init+0x94>)
 8000852:	2200      	movs	r2, #0
 8000854:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000856:	4b1d      	ldr	r3, [pc, #116]	; (80008cc <MX_USART1_UART_Init+0x94>)
 8000858:	2200      	movs	r2, #0
 800085a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800085c:	4b1b      	ldr	r3, [pc, #108]	; (80008cc <MX_USART1_UART_Init+0x94>)
 800085e:	220c      	movs	r2, #12
 8000860:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000862:	4b1a      	ldr	r3, [pc, #104]	; (80008cc <MX_USART1_UART_Init+0x94>)
 8000864:	2200      	movs	r2, #0
 8000866:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000868:	4b18      	ldr	r3, [pc, #96]	; (80008cc <MX_USART1_UART_Init+0x94>)
 800086a:	2200      	movs	r2, #0
 800086c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800086e:	4b17      	ldr	r3, [pc, #92]	; (80008cc <MX_USART1_UART_Init+0x94>)
 8000870:	2200      	movs	r2, #0
 8000872:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000874:	4b15      	ldr	r3, [pc, #84]	; (80008cc <MX_USART1_UART_Init+0x94>)
 8000876:	2200      	movs	r2, #0
 8000878:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800087a:	4b14      	ldr	r3, [pc, #80]	; (80008cc <MX_USART1_UART_Init+0x94>)
 800087c:	2200      	movs	r2, #0
 800087e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000880:	4b12      	ldr	r3, [pc, #72]	; (80008cc <MX_USART1_UART_Init+0x94>)
 8000882:	0018      	movs	r0, r3
 8000884:	f001 ff74 	bl	8002770 <HAL_UART_Init>
 8000888:	1e03      	subs	r3, r0, #0
 800088a:	d001      	beq.n	8000890 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800088c:	f000 f90a 	bl	8000aa4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000890:	4b0e      	ldr	r3, [pc, #56]	; (80008cc <MX_USART1_UART_Init+0x94>)
 8000892:	2100      	movs	r1, #0
 8000894:	0018      	movs	r0, r3
 8000896:	f002 fcd9 	bl	800324c <HAL_UARTEx_SetTxFifoThreshold>
 800089a:	1e03      	subs	r3, r0, #0
 800089c:	d001      	beq.n	80008a2 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800089e:	f000 f901 	bl	8000aa4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008a2:	4b0a      	ldr	r3, [pc, #40]	; (80008cc <MX_USART1_UART_Init+0x94>)
 80008a4:	2100      	movs	r1, #0
 80008a6:	0018      	movs	r0, r3
 80008a8:	f002 fd10 	bl	80032cc <HAL_UARTEx_SetRxFifoThreshold>
 80008ac:	1e03      	subs	r3, r0, #0
 80008ae:	d001      	beq.n	80008b4 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80008b0:	f000 f8f8 	bl	8000aa4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80008b4:	4b05      	ldr	r3, [pc, #20]	; (80008cc <MX_USART1_UART_Init+0x94>)
 80008b6:	0018      	movs	r0, r3
 80008b8:	f002 fc8e 	bl	80031d8 <HAL_UARTEx_DisableFifoMode>
 80008bc:	1e03      	subs	r3, r0, #0
 80008be:	d001      	beq.n	80008c4 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80008c0:	f000 f8f0 	bl	8000aa4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80008c4:	46c0      	nop			; (mov r8, r8)
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}
 80008ca:	46c0      	nop			; (mov r8, r8)
 80008cc:	20000054 	.word	0x20000054
 80008d0:	40013800 	.word	0x40013800

080008d4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80008d8:	4b16      	ldr	r3, [pc, #88]	; (8000934 <MX_USART2_UART_Init+0x60>)
 80008da:	4a17      	ldr	r2, [pc, #92]	; (8000938 <MX_USART2_UART_Init+0x64>)
 80008dc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80008de:	4b15      	ldr	r3, [pc, #84]	; (8000934 <MX_USART2_UART_Init+0x60>)
 80008e0:	22e1      	movs	r2, #225	; 0xe1
 80008e2:	0252      	lsls	r2, r2, #9
 80008e4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_7B;
 80008e6:	4b13      	ldr	r3, [pc, #76]	; (8000934 <MX_USART2_UART_Init+0x60>)
 80008e8:	2280      	movs	r2, #128	; 0x80
 80008ea:	0552      	lsls	r2, r2, #21
 80008ec:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80008ee:	4b11      	ldr	r3, [pc, #68]	; (8000934 <MX_USART2_UART_Init+0x60>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80008f4:	4b0f      	ldr	r3, [pc, #60]	; (8000934 <MX_USART2_UART_Init+0x60>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80008fa:	4b0e      	ldr	r3, [pc, #56]	; (8000934 <MX_USART2_UART_Init+0x60>)
 80008fc:	220c      	movs	r2, #12
 80008fe:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000900:	4b0c      	ldr	r3, [pc, #48]	; (8000934 <MX_USART2_UART_Init+0x60>)
 8000902:	2200      	movs	r2, #0
 8000904:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000906:	4b0b      	ldr	r3, [pc, #44]	; (8000934 <MX_USART2_UART_Init+0x60>)
 8000908:	2200      	movs	r2, #0
 800090a:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800090c:	4b09      	ldr	r3, [pc, #36]	; (8000934 <MX_USART2_UART_Init+0x60>)
 800090e:	2200      	movs	r2, #0
 8000910:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000912:	4b08      	ldr	r3, [pc, #32]	; (8000934 <MX_USART2_UART_Init+0x60>)
 8000914:	2200      	movs	r2, #0
 8000916:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000918:	4b06      	ldr	r3, [pc, #24]	; (8000934 <MX_USART2_UART_Init+0x60>)
 800091a:	2200      	movs	r2, #0
 800091c:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800091e:	4b05      	ldr	r3, [pc, #20]	; (8000934 <MX_USART2_UART_Init+0x60>)
 8000920:	0018      	movs	r0, r3
 8000922:	f001 ff25 	bl	8002770 <HAL_UART_Init>
 8000926:	1e03      	subs	r3, r0, #0
 8000928:	d001      	beq.n	800092e <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 800092a:	f000 f8bb 	bl	8000aa4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800092e:	46c0      	nop			; (mov r8, r8)
 8000930:	46bd      	mov	sp, r7
 8000932:	bd80      	pop	{r7, pc}
 8000934:	200000e8 	.word	0x200000e8
 8000938:	40004400 	.word	0x40004400

0800093c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800093c:	b590      	push	{r4, r7, lr}
 800093e:	b089      	sub	sp, #36	; 0x24
 8000940:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000942:	240c      	movs	r4, #12
 8000944:	193b      	adds	r3, r7, r4
 8000946:	0018      	movs	r0, r3
 8000948:	2314      	movs	r3, #20
 800094a:	001a      	movs	r2, r3
 800094c:	2100      	movs	r1, #0
 800094e:	f002 fd5d 	bl	800340c <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000952:	4b39      	ldr	r3, [pc, #228]	; (8000a38 <MX_GPIO_Init+0xfc>)
 8000954:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000956:	4b38      	ldr	r3, [pc, #224]	; (8000a38 <MX_GPIO_Init+0xfc>)
 8000958:	2104      	movs	r1, #4
 800095a:	430a      	orrs	r2, r1
 800095c:	635a      	str	r2, [r3, #52]	; 0x34
 800095e:	4b36      	ldr	r3, [pc, #216]	; (8000a38 <MX_GPIO_Init+0xfc>)
 8000960:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000962:	2204      	movs	r2, #4
 8000964:	4013      	ands	r3, r2
 8000966:	60bb      	str	r3, [r7, #8]
 8000968:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800096a:	4b33      	ldr	r3, [pc, #204]	; (8000a38 <MX_GPIO_Init+0xfc>)
 800096c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800096e:	4b32      	ldr	r3, [pc, #200]	; (8000a38 <MX_GPIO_Init+0xfc>)
 8000970:	2120      	movs	r1, #32
 8000972:	430a      	orrs	r2, r1
 8000974:	635a      	str	r2, [r3, #52]	; 0x34
 8000976:	4b30      	ldr	r3, [pc, #192]	; (8000a38 <MX_GPIO_Init+0xfc>)
 8000978:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800097a:	2220      	movs	r2, #32
 800097c:	4013      	ands	r3, r2
 800097e:	607b      	str	r3, [r7, #4]
 8000980:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000982:	4b2d      	ldr	r3, [pc, #180]	; (8000a38 <MX_GPIO_Init+0xfc>)
 8000984:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000986:	4b2c      	ldr	r3, [pc, #176]	; (8000a38 <MX_GPIO_Init+0xfc>)
 8000988:	2101      	movs	r1, #1
 800098a:	430a      	orrs	r2, r1
 800098c:	635a      	str	r2, [r3, #52]	; 0x34
 800098e:	4b2a      	ldr	r3, [pc, #168]	; (8000a38 <MX_GPIO_Init+0xfc>)
 8000990:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000992:	2201      	movs	r2, #1
 8000994:	4013      	ands	r3, r2
 8000996:	603b      	str	r3, [r7, #0]
 8000998:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(L86_RST_GPIO_Port, L86_RST_Pin, GPIO_PIN_SET);
 800099a:	23a0      	movs	r3, #160	; 0xa0
 800099c:	05db      	lsls	r3, r3, #23
 800099e:	2201      	movs	r2, #1
 80009a0:	2110      	movs	r1, #16
 80009a2:	0018      	movs	r0, r3
 80009a4:	f000 fc64 	bl	8001270 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(L86_FON_GPIO_Port, L86_FON_Pin, GPIO_PIN_RESET);
 80009a8:	23a0      	movs	r3, #160	; 0xa0
 80009aa:	05db      	lsls	r3, r3, #23
 80009ac:	2200      	movs	r2, #0
 80009ae:	2120      	movs	r1, #32
 80009b0:	0018      	movs	r0, r3
 80009b2:	f000 fc5d 	bl	8001270 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LDG_GPIO_Port, LDG_Pin, GPIO_PIN_RESET);
 80009b6:	4b21      	ldr	r3, [pc, #132]	; (8000a3c <MX_GPIO_Init+0x100>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	2140      	movs	r1, #64	; 0x40
 80009bc:	0018      	movs	r0, r3
 80009be:	f000 fc57 	bl	8001270 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : T_NRST_Pin */
  GPIO_InitStruct.Pin = T_NRST_Pin;
 80009c2:	193b      	adds	r3, r7, r4
 80009c4:	2204      	movs	r2, #4
 80009c6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80009c8:	193b      	adds	r3, r7, r4
 80009ca:	2288      	movs	r2, #136	; 0x88
 80009cc:	0352      	lsls	r2, r2, #13
 80009ce:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d0:	193b      	adds	r3, r7, r4
 80009d2:	2200      	movs	r2, #0
 80009d4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(T_NRST_GPIO_Port, &GPIO_InitStruct);
 80009d6:	193b      	adds	r3, r7, r4
 80009d8:	4a19      	ldr	r2, [pc, #100]	; (8000a40 <MX_GPIO_Init+0x104>)
 80009da:	0019      	movs	r1, r3
 80009dc:	0010      	movs	r0, r2
 80009de:	f000 fae3 	bl	8000fa8 <HAL_GPIO_Init>

  /*Configure GPIO pins : L86_RST_Pin L86_FON_Pin */
  GPIO_InitStruct.Pin = L86_RST_Pin|L86_FON_Pin;
 80009e2:	193b      	adds	r3, r7, r4
 80009e4:	2230      	movs	r2, #48	; 0x30
 80009e6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009e8:	193b      	adds	r3, r7, r4
 80009ea:	2201      	movs	r2, #1
 80009ec:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ee:	193b      	adds	r3, r7, r4
 80009f0:	2200      	movs	r2, #0
 80009f2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009f4:	193b      	adds	r3, r7, r4
 80009f6:	2200      	movs	r2, #0
 80009f8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009fa:	193a      	adds	r2, r7, r4
 80009fc:	23a0      	movs	r3, #160	; 0xa0
 80009fe:	05db      	lsls	r3, r3, #23
 8000a00:	0011      	movs	r1, r2
 8000a02:	0018      	movs	r0, r3
 8000a04:	f000 fad0 	bl	8000fa8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LDG_Pin */
  GPIO_InitStruct.Pin = LDG_Pin;
 8000a08:	0021      	movs	r1, r4
 8000a0a:	187b      	adds	r3, r7, r1
 8000a0c:	2240      	movs	r2, #64	; 0x40
 8000a0e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a10:	187b      	adds	r3, r7, r1
 8000a12:	2201      	movs	r2, #1
 8000a14:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a16:	187b      	adds	r3, r7, r1
 8000a18:	2200      	movs	r2, #0
 8000a1a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a1c:	187b      	adds	r3, r7, r1
 8000a1e:	2200      	movs	r2, #0
 8000a20:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LDG_GPIO_Port, &GPIO_InitStruct);
 8000a22:	187b      	adds	r3, r7, r1
 8000a24:	4a05      	ldr	r2, [pc, #20]	; (8000a3c <MX_GPIO_Init+0x100>)
 8000a26:	0019      	movs	r1, r3
 8000a28:	0010      	movs	r0, r2
 8000a2a:	f000 fabd 	bl	8000fa8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a2e:	46c0      	nop			; (mov r8, r8)
 8000a30:	46bd      	mov	sp, r7
 8000a32:	b009      	add	sp, #36	; 0x24
 8000a34:	bd90      	pop	{r4, r7, pc}
 8000a36:	46c0      	nop			; (mov r8, r8)
 8000a38:	40021000 	.word	0x40021000
 8000a3c:	50000800 	.word	0x50000800
 8000a40:	50001400 	.word	0x50001400

08000a44 <send_debug_logs>:

/* USER CODE BEGIN 4 */
void send_debug_logs ( char* p_tx_buffer )
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b084      	sub	sp, #16
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
    uint32_t length = strlen ( p_tx_buffer ) ;
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	0018      	movs	r0, r3
 8000a50:	f7ff fb58 	bl	8000104 <strlen>
 8000a54:	0003      	movs	r3, r0
 8000a56:	60fb      	str	r3, [r7, #12]

    if ( length > UART_TX_MAX_BUFF_SIZE )
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	2bfa      	cmp	r3, #250	; 0xfa
 8000a5c:	d908      	bls.n	8000a70 <send_debug_logs+0x2c>
    {
        HAL_UART_Transmit ( HUART_USB , ( uint8_t* ) ";[ERROR] UART buffer reached max length.\n" , 43 , 1000 ) ;
 8000a5e:	23fa      	movs	r3, #250	; 0xfa
 8000a60:	009b      	lsls	r3, r3, #2
 8000a62:	490d      	ldr	r1, [pc, #52]	; (8000a98 <send_debug_logs+0x54>)
 8000a64:	480d      	ldr	r0, [pc, #52]	; (8000a9c <send_debug_logs+0x58>)
 8000a66:	222b      	movs	r2, #43	; 0x2b
 8000a68:	f001 fed8 	bl	800281c <HAL_UART_Transmit>
        length = UART_TX_MAX_BUFF_SIZE;
 8000a6c:	23fa      	movs	r3, #250	; 0xfa
 8000a6e:	60fb      	str	r3, [r7, #12]
    }

    HAL_UART_Transmit ( HUART_USB , ( uint8_t* ) p_tx_buffer , length , 1000 ) ;
 8000a70:	68fb      	ldr	r3, [r7, #12]
 8000a72:	b29a      	uxth	r2, r3
 8000a74:	23fa      	movs	r3, #250	; 0xfa
 8000a76:	009b      	lsls	r3, r3, #2
 8000a78:	6879      	ldr	r1, [r7, #4]
 8000a7a:	4808      	ldr	r0, [pc, #32]	; (8000a9c <send_debug_logs+0x58>)
 8000a7c:	f001 fece 	bl	800281c <HAL_UART_Transmit>
    HAL_UART_Transmit ( HUART_USB , ( uint8_t* ) "\n" , 1 , 1000 ) ;
 8000a80:	23fa      	movs	r3, #250	; 0xfa
 8000a82:	009b      	lsls	r3, r3, #2
 8000a84:	4906      	ldr	r1, [pc, #24]	; (8000aa0 <send_debug_logs+0x5c>)
 8000a86:	4805      	ldr	r0, [pc, #20]	; (8000a9c <send_debug_logs+0x58>)
 8000a88:	2201      	movs	r2, #1
 8000a8a:	f001 fec7 	bl	800281c <HAL_UART_Transmit>
}
 8000a8e:	46c0      	nop			; (mov r8, r8)
 8000a90:	46bd      	mov	sp, r7
 8000a92:	b004      	add	sp, #16
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	46c0      	nop			; (mov r8, r8)
 8000a98:	08003494 	.word	0x08003494
 8000a9c:	200000e8 	.word	0x200000e8
 8000aa0:	080034c0 	.word	0x080034c0

08000aa4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000aa8:	b672      	cpsid	i
}
 8000aaa:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000aac:	e7fe      	b.n	8000aac <Error_Handler+0x8>
	...

08000ab0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b082      	sub	sp, #8
 8000ab4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ab6:	4b0f      	ldr	r3, [pc, #60]	; (8000af4 <HAL_MspInit+0x44>)
 8000ab8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000aba:	4b0e      	ldr	r3, [pc, #56]	; (8000af4 <HAL_MspInit+0x44>)
 8000abc:	2101      	movs	r1, #1
 8000abe:	430a      	orrs	r2, r1
 8000ac0:	641a      	str	r2, [r3, #64]	; 0x40
 8000ac2:	4b0c      	ldr	r3, [pc, #48]	; (8000af4 <HAL_MspInit+0x44>)
 8000ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ac6:	2201      	movs	r2, #1
 8000ac8:	4013      	ands	r3, r2
 8000aca:	607b      	str	r3, [r7, #4]
 8000acc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ace:	4b09      	ldr	r3, [pc, #36]	; (8000af4 <HAL_MspInit+0x44>)
 8000ad0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000ad2:	4b08      	ldr	r3, [pc, #32]	; (8000af4 <HAL_MspInit+0x44>)
 8000ad4:	2180      	movs	r1, #128	; 0x80
 8000ad6:	0549      	lsls	r1, r1, #21
 8000ad8:	430a      	orrs	r2, r1
 8000ada:	63da      	str	r2, [r3, #60]	; 0x3c
 8000adc:	4b05      	ldr	r3, [pc, #20]	; (8000af4 <HAL_MspInit+0x44>)
 8000ade:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000ae0:	2380      	movs	r3, #128	; 0x80
 8000ae2:	055b      	lsls	r3, r3, #21
 8000ae4:	4013      	ands	r3, r2
 8000ae6:	603b      	str	r3, [r7, #0]
 8000ae8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000aea:	46c0      	nop			; (mov r8, r8)
 8000aec:	46bd      	mov	sp, r7
 8000aee:	b002      	add	sp, #8
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	46c0      	nop			; (mov r8, r8)
 8000af4:	40021000 	.word	0x40021000

08000af8 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000af8:	b590      	push	{r4, r7, lr}
 8000afa:	b08f      	sub	sp, #60	; 0x3c
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b00:	2410      	movs	r4, #16
 8000b02:	193b      	adds	r3, r7, r4
 8000b04:	0018      	movs	r0, r3
 8000b06:	2328      	movs	r3, #40	; 0x28
 8000b08:	001a      	movs	r2, r3
 8000b0a:	2100      	movs	r1, #0
 8000b0c:	f002 fc7e 	bl	800340c <memset>
  if(hrtc->Instance==RTC)
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	4a15      	ldr	r2, [pc, #84]	; (8000b6c <HAL_RTC_MspInit+0x74>)
 8000b16:	4293      	cmp	r3, r2
 8000b18:	d124      	bne.n	8000b64 <HAL_RTC_MspInit+0x6c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000b1a:	193b      	adds	r3, r7, r4
 8000b1c:	2280      	movs	r2, #128	; 0x80
 8000b1e:	0292      	lsls	r2, r2, #10
 8000b20:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000b22:	193b      	adds	r3, r7, r4
 8000b24:	2280      	movs	r2, #128	; 0x80
 8000b26:	0092      	lsls	r2, r2, #2
 8000b28:	625a      	str	r2, [r3, #36]	; 0x24

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b2a:	193b      	adds	r3, r7, r4
 8000b2c:	0018      	movs	r0, r3
 8000b2e:	f001 f8cd 	bl	8001ccc <HAL_RCCEx_PeriphCLKConfig>
 8000b32:	1e03      	subs	r3, r0, #0
 8000b34:	d001      	beq.n	8000b3a <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8000b36:	f7ff ffb5 	bl	8000aa4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000b3a:	4b0d      	ldr	r3, [pc, #52]	; (8000b70 <HAL_RTC_MspInit+0x78>)
 8000b3c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000b3e:	4b0c      	ldr	r3, [pc, #48]	; (8000b70 <HAL_RTC_MspInit+0x78>)
 8000b40:	2180      	movs	r1, #128	; 0x80
 8000b42:	0209      	lsls	r1, r1, #8
 8000b44:	430a      	orrs	r2, r1
 8000b46:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8000b48:	4b09      	ldr	r3, [pc, #36]	; (8000b70 <HAL_RTC_MspInit+0x78>)
 8000b4a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000b4c:	4b08      	ldr	r3, [pc, #32]	; (8000b70 <HAL_RTC_MspInit+0x78>)
 8000b4e:	2180      	movs	r1, #128	; 0x80
 8000b50:	00c9      	lsls	r1, r1, #3
 8000b52:	430a      	orrs	r2, r1
 8000b54:	63da      	str	r2, [r3, #60]	; 0x3c
 8000b56:	4b06      	ldr	r3, [pc, #24]	; (8000b70 <HAL_RTC_MspInit+0x78>)
 8000b58:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000b5a:	2380      	movs	r3, #128	; 0x80
 8000b5c:	00db      	lsls	r3, r3, #3
 8000b5e:	4013      	ands	r3, r2
 8000b60:	60fb      	str	r3, [r7, #12]
 8000b62:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000b64:	46c0      	nop			; (mov r8, r8)
 8000b66:	46bd      	mov	sp, r7
 8000b68:	b00f      	add	sp, #60	; 0x3c
 8000b6a:	bd90      	pop	{r4, r7, pc}
 8000b6c:	40002800 	.word	0x40002800
 8000b70:	40021000 	.word	0x40021000

08000b74 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b74:	b590      	push	{r4, r7, lr}
 8000b76:	b097      	sub	sp, #92	; 0x5c
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b7c:	2344      	movs	r3, #68	; 0x44
 8000b7e:	18fb      	adds	r3, r7, r3
 8000b80:	0018      	movs	r0, r3
 8000b82:	2314      	movs	r3, #20
 8000b84:	001a      	movs	r2, r3
 8000b86:	2100      	movs	r1, #0
 8000b88:	f002 fc40 	bl	800340c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b8c:	241c      	movs	r4, #28
 8000b8e:	193b      	adds	r3, r7, r4
 8000b90:	0018      	movs	r0, r3
 8000b92:	2328      	movs	r3, #40	; 0x28
 8000b94:	001a      	movs	r2, r3
 8000b96:	2100      	movs	r1, #0
 8000b98:	f002 fc38 	bl	800340c <memset>
  if(huart->Instance==USART1)
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	4a3e      	ldr	r2, [pc, #248]	; (8000c9c <HAL_UART_MspInit+0x128>)
 8000ba2:	4293      	cmp	r3, r2
 8000ba4:	d140      	bne.n	8000c28 <HAL_UART_MspInit+0xb4>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000ba6:	193b      	adds	r3, r7, r4
 8000ba8:	2201      	movs	r2, #1
 8000baa:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000bac:	193b      	adds	r3, r7, r4
 8000bae:	2200      	movs	r2, #0
 8000bb0:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000bb2:	193b      	adds	r3, r7, r4
 8000bb4:	0018      	movs	r0, r3
 8000bb6:	f001 f889 	bl	8001ccc <HAL_RCCEx_PeriphCLKConfig>
 8000bba:	1e03      	subs	r3, r0, #0
 8000bbc:	d001      	beq.n	8000bc2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000bbe:	f7ff ff71 	bl	8000aa4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000bc2:	4b37      	ldr	r3, [pc, #220]	; (8000ca0 <HAL_UART_MspInit+0x12c>)
 8000bc4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000bc6:	4b36      	ldr	r3, [pc, #216]	; (8000ca0 <HAL_UART_MspInit+0x12c>)
 8000bc8:	2180      	movs	r1, #128	; 0x80
 8000bca:	01c9      	lsls	r1, r1, #7
 8000bcc:	430a      	orrs	r2, r1
 8000bce:	641a      	str	r2, [r3, #64]	; 0x40
 8000bd0:	4b33      	ldr	r3, [pc, #204]	; (8000ca0 <HAL_UART_MspInit+0x12c>)
 8000bd2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000bd4:	2380      	movs	r3, #128	; 0x80
 8000bd6:	01db      	lsls	r3, r3, #7
 8000bd8:	4013      	ands	r3, r2
 8000bda:	61bb      	str	r3, [r7, #24]
 8000bdc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bde:	4b30      	ldr	r3, [pc, #192]	; (8000ca0 <HAL_UART_MspInit+0x12c>)
 8000be0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000be2:	4b2f      	ldr	r3, [pc, #188]	; (8000ca0 <HAL_UART_MspInit+0x12c>)
 8000be4:	2101      	movs	r1, #1
 8000be6:	430a      	orrs	r2, r1
 8000be8:	635a      	str	r2, [r3, #52]	; 0x34
 8000bea:	4b2d      	ldr	r3, [pc, #180]	; (8000ca0 <HAL_UART_MspInit+0x12c>)
 8000bec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000bee:	2201      	movs	r2, #1
 8000bf0:	4013      	ands	r3, r2
 8000bf2:	617b      	str	r3, [r7, #20]
 8000bf4:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000bf6:	2144      	movs	r1, #68	; 0x44
 8000bf8:	187b      	adds	r3, r7, r1
 8000bfa:	22c0      	movs	r2, #192	; 0xc0
 8000bfc:	00d2      	lsls	r2, r2, #3
 8000bfe:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c00:	187b      	adds	r3, r7, r1
 8000c02:	2202      	movs	r2, #2
 8000c04:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c06:	187b      	adds	r3, r7, r1
 8000c08:	2200      	movs	r2, #0
 8000c0a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c0c:	187b      	adds	r3, r7, r1
 8000c0e:	2200      	movs	r2, #0
 8000c10:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8000c12:	187b      	adds	r3, r7, r1
 8000c14:	2201      	movs	r2, #1
 8000c16:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c18:	187a      	adds	r2, r7, r1
 8000c1a:	23a0      	movs	r3, #160	; 0xa0
 8000c1c:	05db      	lsls	r3, r3, #23
 8000c1e:	0011      	movs	r1, r2
 8000c20:	0018      	movs	r0, r3
 8000c22:	f000 f9c1 	bl	8000fa8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000c26:	e035      	b.n	8000c94 <HAL_UART_MspInit+0x120>
  else if(huart->Instance==USART2)
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	4a1d      	ldr	r2, [pc, #116]	; (8000ca4 <HAL_UART_MspInit+0x130>)
 8000c2e:	4293      	cmp	r3, r2
 8000c30:	d130      	bne.n	8000c94 <HAL_UART_MspInit+0x120>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c32:	4b1b      	ldr	r3, [pc, #108]	; (8000ca0 <HAL_UART_MspInit+0x12c>)
 8000c34:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000c36:	4b1a      	ldr	r3, [pc, #104]	; (8000ca0 <HAL_UART_MspInit+0x12c>)
 8000c38:	2180      	movs	r1, #128	; 0x80
 8000c3a:	0289      	lsls	r1, r1, #10
 8000c3c:	430a      	orrs	r2, r1
 8000c3e:	63da      	str	r2, [r3, #60]	; 0x3c
 8000c40:	4b17      	ldr	r3, [pc, #92]	; (8000ca0 <HAL_UART_MspInit+0x12c>)
 8000c42:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000c44:	2380      	movs	r3, #128	; 0x80
 8000c46:	029b      	lsls	r3, r3, #10
 8000c48:	4013      	ands	r3, r2
 8000c4a:	613b      	str	r3, [r7, #16]
 8000c4c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c4e:	4b14      	ldr	r3, [pc, #80]	; (8000ca0 <HAL_UART_MspInit+0x12c>)
 8000c50:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c52:	4b13      	ldr	r3, [pc, #76]	; (8000ca0 <HAL_UART_MspInit+0x12c>)
 8000c54:	2101      	movs	r1, #1
 8000c56:	430a      	orrs	r2, r1
 8000c58:	635a      	str	r2, [r3, #52]	; 0x34
 8000c5a:	4b11      	ldr	r3, [pc, #68]	; (8000ca0 <HAL_UART_MspInit+0x12c>)
 8000c5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c5e:	2201      	movs	r2, #1
 8000c60:	4013      	ands	r3, r2
 8000c62:	60fb      	str	r3, [r7, #12]
 8000c64:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = T_VCP_TX_Pin|T_VCP_RX_Pin;
 8000c66:	2144      	movs	r1, #68	; 0x44
 8000c68:	187b      	adds	r3, r7, r1
 8000c6a:	220c      	movs	r2, #12
 8000c6c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c6e:	187b      	adds	r3, r7, r1
 8000c70:	2202      	movs	r2, #2
 8000c72:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c74:	187b      	adds	r3, r7, r1
 8000c76:	2201      	movs	r2, #1
 8000c78:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c7a:	187b      	adds	r3, r7, r1
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000c80:	187b      	adds	r3, r7, r1
 8000c82:	2201      	movs	r2, #1
 8000c84:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c86:	187a      	adds	r2, r7, r1
 8000c88:	23a0      	movs	r3, #160	; 0xa0
 8000c8a:	05db      	lsls	r3, r3, #23
 8000c8c:	0011      	movs	r1, r2
 8000c8e:	0018      	movs	r0, r3
 8000c90:	f000 f98a 	bl	8000fa8 <HAL_GPIO_Init>
}
 8000c94:	46c0      	nop			; (mov r8, r8)
 8000c96:	46bd      	mov	sp, r7
 8000c98:	b017      	add	sp, #92	; 0x5c
 8000c9a:	bd90      	pop	{r4, r7, pc}
 8000c9c:	40013800 	.word	0x40013800
 8000ca0:	40021000 	.word	0x40021000
 8000ca4:	40004400 	.word	0x40004400

08000ca8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000cac:	e7fe      	b.n	8000cac <NMI_Handler+0x4>

08000cae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cae:	b580      	push	{r7, lr}
 8000cb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cb2:	e7fe      	b.n	8000cb2 <HardFault_Handler+0x4>

08000cb4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000cb8:	46c0      	nop			; (mov r8, r8)
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}

08000cbe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cbe:	b580      	push	{r7, lr}
 8000cc0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cc2:	46c0      	nop			; (mov r8, r8)
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bd80      	pop	{r7, pc}

08000cc8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ccc:	f000 f89c 	bl	8000e08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cd0:	46c0      	nop			; (mov r8, r8)
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bd80      	pop	{r7, pc}

08000cd6 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000cd6:	b580      	push	{r7, lr}
 8000cd8:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cda:	46c0      	nop			; (mov r8, r8)
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd80      	pop	{r7, pc}

08000ce0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000ce0:	480d      	ldr	r0, [pc, #52]	; (8000d18 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000ce2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000ce4:	f7ff fff7 	bl	8000cd6 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ce8:	480c      	ldr	r0, [pc, #48]	; (8000d1c <LoopForever+0x6>)
  ldr r1, =_edata
 8000cea:	490d      	ldr	r1, [pc, #52]	; (8000d20 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000cec:	4a0d      	ldr	r2, [pc, #52]	; (8000d24 <LoopForever+0xe>)
  movs r3, #0
 8000cee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000cf0:	e002      	b.n	8000cf8 <LoopCopyDataInit>

08000cf2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000cf2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000cf4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cf6:	3304      	adds	r3, #4

08000cf8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000cf8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cfa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cfc:	d3f9      	bcc.n	8000cf2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cfe:	4a0a      	ldr	r2, [pc, #40]	; (8000d28 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d00:	4c0a      	ldr	r4, [pc, #40]	; (8000d2c <LoopForever+0x16>)
  movs r3, #0
 8000d02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d04:	e001      	b.n	8000d0a <LoopFillZerobss>

08000d06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d08:	3204      	adds	r2, #4

08000d0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d0c:	d3fb      	bcc.n	8000d06 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000d0e:	f002 fb85 	bl	800341c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000d12:	f7ff fc8b 	bl	800062c <main>

08000d16 <LoopForever>:

LoopForever:
  b LoopForever
 8000d16:	e7fe      	b.n	8000d16 <LoopForever>
  ldr   r0, =_estack
 8000d18:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000d1c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d20:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000d24:	0800357c 	.word	0x0800357c
  ldr r2, =_sbss
 8000d28:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000d2c:	20000180 	.word	0x20000180

08000d30 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000d30:	e7fe      	b.n	8000d30 <ADC1_IRQHandler>
	...

08000d34 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b082      	sub	sp, #8
 8000d38:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000d3a:	1dfb      	adds	r3, r7, #7
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d40:	4b0b      	ldr	r3, [pc, #44]	; (8000d70 <HAL_Init+0x3c>)
 8000d42:	681a      	ldr	r2, [r3, #0]
 8000d44:	4b0a      	ldr	r3, [pc, #40]	; (8000d70 <HAL_Init+0x3c>)
 8000d46:	2180      	movs	r1, #128	; 0x80
 8000d48:	0049      	lsls	r1, r1, #1
 8000d4a:	430a      	orrs	r2, r1
 8000d4c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d4e:	2000      	movs	r0, #0
 8000d50:	f000 f810 	bl	8000d74 <HAL_InitTick>
 8000d54:	1e03      	subs	r3, r0, #0
 8000d56:	d003      	beq.n	8000d60 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000d58:	1dfb      	adds	r3, r7, #7
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	701a      	strb	r2, [r3, #0]
 8000d5e:	e001      	b.n	8000d64 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000d60:	f7ff fea6 	bl	8000ab0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000d64:	1dfb      	adds	r3, r7, #7
 8000d66:	781b      	ldrb	r3, [r3, #0]
}
 8000d68:	0018      	movs	r0, r3
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	b002      	add	sp, #8
 8000d6e:	bd80      	pop	{r7, pc}
 8000d70:	40022000 	.word	0x40022000

08000d74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d74:	b590      	push	{r4, r7, lr}
 8000d76:	b085      	sub	sp, #20
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000d7c:	230f      	movs	r3, #15
 8000d7e:	18fb      	adds	r3, r7, r3
 8000d80:	2200      	movs	r2, #0
 8000d82:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000d84:	4b1d      	ldr	r3, [pc, #116]	; (8000dfc <HAL_InitTick+0x88>)
 8000d86:	781b      	ldrb	r3, [r3, #0]
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d02b      	beq.n	8000de4 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000d8c:	4b1c      	ldr	r3, [pc, #112]	; (8000e00 <HAL_InitTick+0x8c>)
 8000d8e:	681c      	ldr	r4, [r3, #0]
 8000d90:	4b1a      	ldr	r3, [pc, #104]	; (8000dfc <HAL_InitTick+0x88>)
 8000d92:	781b      	ldrb	r3, [r3, #0]
 8000d94:	0019      	movs	r1, r3
 8000d96:	23fa      	movs	r3, #250	; 0xfa
 8000d98:	0098      	lsls	r0, r3, #2
 8000d9a:	f7ff f9bb 	bl	8000114 <__udivsi3>
 8000d9e:	0003      	movs	r3, r0
 8000da0:	0019      	movs	r1, r3
 8000da2:	0020      	movs	r0, r4
 8000da4:	f7ff f9b6 	bl	8000114 <__udivsi3>
 8000da8:	0003      	movs	r3, r0
 8000daa:	0018      	movs	r0, r3
 8000dac:	f000 f8ef 	bl	8000f8e <HAL_SYSTICK_Config>
 8000db0:	1e03      	subs	r3, r0, #0
 8000db2:	d112      	bne.n	8000dda <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	2b03      	cmp	r3, #3
 8000db8:	d80a      	bhi.n	8000dd0 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000dba:	6879      	ldr	r1, [r7, #4]
 8000dbc:	2301      	movs	r3, #1
 8000dbe:	425b      	negs	r3, r3
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	0018      	movs	r0, r3
 8000dc4:	f000 f8ce 	bl	8000f64 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000dc8:	4b0e      	ldr	r3, [pc, #56]	; (8000e04 <HAL_InitTick+0x90>)
 8000dca:	687a      	ldr	r2, [r7, #4]
 8000dcc:	601a      	str	r2, [r3, #0]
 8000dce:	e00d      	b.n	8000dec <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000dd0:	230f      	movs	r3, #15
 8000dd2:	18fb      	adds	r3, r7, r3
 8000dd4:	2201      	movs	r2, #1
 8000dd6:	701a      	strb	r2, [r3, #0]
 8000dd8:	e008      	b.n	8000dec <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000dda:	230f      	movs	r3, #15
 8000ddc:	18fb      	adds	r3, r7, r3
 8000dde:	2201      	movs	r2, #1
 8000de0:	701a      	strb	r2, [r3, #0]
 8000de2:	e003      	b.n	8000dec <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000de4:	230f      	movs	r3, #15
 8000de6:	18fb      	adds	r3, r7, r3
 8000de8:	2201      	movs	r2, #1
 8000dea:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000dec:	230f      	movs	r3, #15
 8000dee:	18fb      	adds	r3, r7, r3
 8000df0:	781b      	ldrb	r3, [r3, #0]
}
 8000df2:	0018      	movs	r0, r3
 8000df4:	46bd      	mov	sp, r7
 8000df6:	b005      	add	sp, #20
 8000df8:	bd90      	pop	{r4, r7, pc}
 8000dfa:	46c0      	nop			; (mov r8, r8)
 8000dfc:	20000008 	.word	0x20000008
 8000e00:	20000000 	.word	0x20000000
 8000e04:	20000004 	.word	0x20000004

08000e08 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000e0c:	4b05      	ldr	r3, [pc, #20]	; (8000e24 <HAL_IncTick+0x1c>)
 8000e0e:	781b      	ldrb	r3, [r3, #0]
 8000e10:	001a      	movs	r2, r3
 8000e12:	4b05      	ldr	r3, [pc, #20]	; (8000e28 <HAL_IncTick+0x20>)
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	18d2      	adds	r2, r2, r3
 8000e18:	4b03      	ldr	r3, [pc, #12]	; (8000e28 <HAL_IncTick+0x20>)
 8000e1a:	601a      	str	r2, [r3, #0]
}
 8000e1c:	46c0      	nop			; (mov r8, r8)
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bd80      	pop	{r7, pc}
 8000e22:	46c0      	nop			; (mov r8, r8)
 8000e24:	20000008 	.word	0x20000008
 8000e28:	2000017c 	.word	0x2000017c

08000e2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	af00      	add	r7, sp, #0
  return uwTick;
 8000e30:	4b02      	ldr	r3, [pc, #8]	; (8000e3c <HAL_GetTick+0x10>)
 8000e32:	681b      	ldr	r3, [r3, #0]
}
 8000e34:	0018      	movs	r0, r3
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	46c0      	nop			; (mov r8, r8)
 8000e3c:	2000017c 	.word	0x2000017c

08000e40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e40:	b590      	push	{r4, r7, lr}
 8000e42:	b083      	sub	sp, #12
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	0002      	movs	r2, r0
 8000e48:	6039      	str	r1, [r7, #0]
 8000e4a:	1dfb      	adds	r3, r7, #7
 8000e4c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000e4e:	1dfb      	adds	r3, r7, #7
 8000e50:	781b      	ldrb	r3, [r3, #0]
 8000e52:	2b7f      	cmp	r3, #127	; 0x7f
 8000e54:	d828      	bhi.n	8000ea8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e56:	4a2f      	ldr	r2, [pc, #188]	; (8000f14 <__NVIC_SetPriority+0xd4>)
 8000e58:	1dfb      	adds	r3, r7, #7
 8000e5a:	781b      	ldrb	r3, [r3, #0]
 8000e5c:	b25b      	sxtb	r3, r3
 8000e5e:	089b      	lsrs	r3, r3, #2
 8000e60:	33c0      	adds	r3, #192	; 0xc0
 8000e62:	009b      	lsls	r3, r3, #2
 8000e64:	589b      	ldr	r3, [r3, r2]
 8000e66:	1dfa      	adds	r2, r7, #7
 8000e68:	7812      	ldrb	r2, [r2, #0]
 8000e6a:	0011      	movs	r1, r2
 8000e6c:	2203      	movs	r2, #3
 8000e6e:	400a      	ands	r2, r1
 8000e70:	00d2      	lsls	r2, r2, #3
 8000e72:	21ff      	movs	r1, #255	; 0xff
 8000e74:	4091      	lsls	r1, r2
 8000e76:	000a      	movs	r2, r1
 8000e78:	43d2      	mvns	r2, r2
 8000e7a:	401a      	ands	r2, r3
 8000e7c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000e7e:	683b      	ldr	r3, [r7, #0]
 8000e80:	019b      	lsls	r3, r3, #6
 8000e82:	22ff      	movs	r2, #255	; 0xff
 8000e84:	401a      	ands	r2, r3
 8000e86:	1dfb      	adds	r3, r7, #7
 8000e88:	781b      	ldrb	r3, [r3, #0]
 8000e8a:	0018      	movs	r0, r3
 8000e8c:	2303      	movs	r3, #3
 8000e8e:	4003      	ands	r3, r0
 8000e90:	00db      	lsls	r3, r3, #3
 8000e92:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e94:	481f      	ldr	r0, [pc, #124]	; (8000f14 <__NVIC_SetPriority+0xd4>)
 8000e96:	1dfb      	adds	r3, r7, #7
 8000e98:	781b      	ldrb	r3, [r3, #0]
 8000e9a:	b25b      	sxtb	r3, r3
 8000e9c:	089b      	lsrs	r3, r3, #2
 8000e9e:	430a      	orrs	r2, r1
 8000ea0:	33c0      	adds	r3, #192	; 0xc0
 8000ea2:	009b      	lsls	r3, r3, #2
 8000ea4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000ea6:	e031      	b.n	8000f0c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ea8:	4a1b      	ldr	r2, [pc, #108]	; (8000f18 <__NVIC_SetPriority+0xd8>)
 8000eaa:	1dfb      	adds	r3, r7, #7
 8000eac:	781b      	ldrb	r3, [r3, #0]
 8000eae:	0019      	movs	r1, r3
 8000eb0:	230f      	movs	r3, #15
 8000eb2:	400b      	ands	r3, r1
 8000eb4:	3b08      	subs	r3, #8
 8000eb6:	089b      	lsrs	r3, r3, #2
 8000eb8:	3306      	adds	r3, #6
 8000eba:	009b      	lsls	r3, r3, #2
 8000ebc:	18d3      	adds	r3, r2, r3
 8000ebe:	3304      	adds	r3, #4
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	1dfa      	adds	r2, r7, #7
 8000ec4:	7812      	ldrb	r2, [r2, #0]
 8000ec6:	0011      	movs	r1, r2
 8000ec8:	2203      	movs	r2, #3
 8000eca:	400a      	ands	r2, r1
 8000ecc:	00d2      	lsls	r2, r2, #3
 8000ece:	21ff      	movs	r1, #255	; 0xff
 8000ed0:	4091      	lsls	r1, r2
 8000ed2:	000a      	movs	r2, r1
 8000ed4:	43d2      	mvns	r2, r2
 8000ed6:	401a      	ands	r2, r3
 8000ed8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000eda:	683b      	ldr	r3, [r7, #0]
 8000edc:	019b      	lsls	r3, r3, #6
 8000ede:	22ff      	movs	r2, #255	; 0xff
 8000ee0:	401a      	ands	r2, r3
 8000ee2:	1dfb      	adds	r3, r7, #7
 8000ee4:	781b      	ldrb	r3, [r3, #0]
 8000ee6:	0018      	movs	r0, r3
 8000ee8:	2303      	movs	r3, #3
 8000eea:	4003      	ands	r3, r0
 8000eec:	00db      	lsls	r3, r3, #3
 8000eee:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ef0:	4809      	ldr	r0, [pc, #36]	; (8000f18 <__NVIC_SetPriority+0xd8>)
 8000ef2:	1dfb      	adds	r3, r7, #7
 8000ef4:	781b      	ldrb	r3, [r3, #0]
 8000ef6:	001c      	movs	r4, r3
 8000ef8:	230f      	movs	r3, #15
 8000efa:	4023      	ands	r3, r4
 8000efc:	3b08      	subs	r3, #8
 8000efe:	089b      	lsrs	r3, r3, #2
 8000f00:	430a      	orrs	r2, r1
 8000f02:	3306      	adds	r3, #6
 8000f04:	009b      	lsls	r3, r3, #2
 8000f06:	18c3      	adds	r3, r0, r3
 8000f08:	3304      	adds	r3, #4
 8000f0a:	601a      	str	r2, [r3, #0]
}
 8000f0c:	46c0      	nop			; (mov r8, r8)
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	b003      	add	sp, #12
 8000f12:	bd90      	pop	{r4, r7, pc}
 8000f14:	e000e100 	.word	0xe000e100
 8000f18:	e000ed00 	.word	0xe000ed00

08000f1c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b082      	sub	sp, #8
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	1e5a      	subs	r2, r3, #1
 8000f28:	2380      	movs	r3, #128	; 0x80
 8000f2a:	045b      	lsls	r3, r3, #17
 8000f2c:	429a      	cmp	r2, r3
 8000f2e:	d301      	bcc.n	8000f34 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f30:	2301      	movs	r3, #1
 8000f32:	e010      	b.n	8000f56 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f34:	4b0a      	ldr	r3, [pc, #40]	; (8000f60 <SysTick_Config+0x44>)
 8000f36:	687a      	ldr	r2, [r7, #4]
 8000f38:	3a01      	subs	r2, #1
 8000f3a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f3c:	2301      	movs	r3, #1
 8000f3e:	425b      	negs	r3, r3
 8000f40:	2103      	movs	r1, #3
 8000f42:	0018      	movs	r0, r3
 8000f44:	f7ff ff7c 	bl	8000e40 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f48:	4b05      	ldr	r3, [pc, #20]	; (8000f60 <SysTick_Config+0x44>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f4e:	4b04      	ldr	r3, [pc, #16]	; (8000f60 <SysTick_Config+0x44>)
 8000f50:	2207      	movs	r2, #7
 8000f52:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f54:	2300      	movs	r3, #0
}
 8000f56:	0018      	movs	r0, r3
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	b002      	add	sp, #8
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	46c0      	nop			; (mov r8, r8)
 8000f60:	e000e010 	.word	0xe000e010

08000f64 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b084      	sub	sp, #16
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	60b9      	str	r1, [r7, #8]
 8000f6c:	607a      	str	r2, [r7, #4]
 8000f6e:	210f      	movs	r1, #15
 8000f70:	187b      	adds	r3, r7, r1
 8000f72:	1c02      	adds	r2, r0, #0
 8000f74:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000f76:	68ba      	ldr	r2, [r7, #8]
 8000f78:	187b      	adds	r3, r7, r1
 8000f7a:	781b      	ldrb	r3, [r3, #0]
 8000f7c:	b25b      	sxtb	r3, r3
 8000f7e:	0011      	movs	r1, r2
 8000f80:	0018      	movs	r0, r3
 8000f82:	f7ff ff5d 	bl	8000e40 <__NVIC_SetPriority>
}
 8000f86:	46c0      	nop			; (mov r8, r8)
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	b004      	add	sp, #16
 8000f8c:	bd80      	pop	{r7, pc}

08000f8e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f8e:	b580      	push	{r7, lr}
 8000f90:	b082      	sub	sp, #8
 8000f92:	af00      	add	r7, sp, #0
 8000f94:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	0018      	movs	r0, r3
 8000f9a:	f7ff ffbf 	bl	8000f1c <SysTick_Config>
 8000f9e:	0003      	movs	r3, r0
}
 8000fa0:	0018      	movs	r0, r3
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	b002      	add	sp, #8
 8000fa6:	bd80      	pop	{r7, pc}

08000fa8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b086      	sub	sp, #24
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
 8000fb0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000fb6:	e147      	b.n	8001248 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000fb8:	683b      	ldr	r3, [r7, #0]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	2101      	movs	r1, #1
 8000fbe:	697a      	ldr	r2, [r7, #20]
 8000fc0:	4091      	lsls	r1, r2
 8000fc2:	000a      	movs	r2, r1
 8000fc4:	4013      	ands	r3, r2
 8000fc6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d100      	bne.n	8000fd0 <HAL_GPIO_Init+0x28>
 8000fce:	e138      	b.n	8001242 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000fd0:	683b      	ldr	r3, [r7, #0]
 8000fd2:	685b      	ldr	r3, [r3, #4]
 8000fd4:	2203      	movs	r2, #3
 8000fd6:	4013      	ands	r3, r2
 8000fd8:	2b01      	cmp	r3, #1
 8000fda:	d005      	beq.n	8000fe8 <HAL_GPIO_Init+0x40>
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	685b      	ldr	r3, [r3, #4]
 8000fe0:	2203      	movs	r2, #3
 8000fe2:	4013      	ands	r3, r2
 8000fe4:	2b02      	cmp	r3, #2
 8000fe6:	d130      	bne.n	800104a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	689b      	ldr	r3, [r3, #8]
 8000fec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000fee:	697b      	ldr	r3, [r7, #20]
 8000ff0:	005b      	lsls	r3, r3, #1
 8000ff2:	2203      	movs	r2, #3
 8000ff4:	409a      	lsls	r2, r3
 8000ff6:	0013      	movs	r3, r2
 8000ff8:	43da      	mvns	r2, r3
 8000ffa:	693b      	ldr	r3, [r7, #16]
 8000ffc:	4013      	ands	r3, r2
 8000ffe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001000:	683b      	ldr	r3, [r7, #0]
 8001002:	68da      	ldr	r2, [r3, #12]
 8001004:	697b      	ldr	r3, [r7, #20]
 8001006:	005b      	lsls	r3, r3, #1
 8001008:	409a      	lsls	r2, r3
 800100a:	0013      	movs	r3, r2
 800100c:	693a      	ldr	r2, [r7, #16]
 800100e:	4313      	orrs	r3, r2
 8001010:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	693a      	ldr	r2, [r7, #16]
 8001016:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	685b      	ldr	r3, [r3, #4]
 800101c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800101e:	2201      	movs	r2, #1
 8001020:	697b      	ldr	r3, [r7, #20]
 8001022:	409a      	lsls	r2, r3
 8001024:	0013      	movs	r3, r2
 8001026:	43da      	mvns	r2, r3
 8001028:	693b      	ldr	r3, [r7, #16]
 800102a:	4013      	ands	r3, r2
 800102c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800102e:	683b      	ldr	r3, [r7, #0]
 8001030:	685b      	ldr	r3, [r3, #4]
 8001032:	091b      	lsrs	r3, r3, #4
 8001034:	2201      	movs	r2, #1
 8001036:	401a      	ands	r2, r3
 8001038:	697b      	ldr	r3, [r7, #20]
 800103a:	409a      	lsls	r2, r3
 800103c:	0013      	movs	r3, r2
 800103e:	693a      	ldr	r2, [r7, #16]
 8001040:	4313      	orrs	r3, r2
 8001042:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	693a      	ldr	r2, [r7, #16]
 8001048:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800104a:	683b      	ldr	r3, [r7, #0]
 800104c:	685b      	ldr	r3, [r3, #4]
 800104e:	2203      	movs	r2, #3
 8001050:	4013      	ands	r3, r2
 8001052:	2b03      	cmp	r3, #3
 8001054:	d017      	beq.n	8001086 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	68db      	ldr	r3, [r3, #12]
 800105a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800105c:	697b      	ldr	r3, [r7, #20]
 800105e:	005b      	lsls	r3, r3, #1
 8001060:	2203      	movs	r2, #3
 8001062:	409a      	lsls	r2, r3
 8001064:	0013      	movs	r3, r2
 8001066:	43da      	mvns	r2, r3
 8001068:	693b      	ldr	r3, [r7, #16]
 800106a:	4013      	ands	r3, r2
 800106c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800106e:	683b      	ldr	r3, [r7, #0]
 8001070:	689a      	ldr	r2, [r3, #8]
 8001072:	697b      	ldr	r3, [r7, #20]
 8001074:	005b      	lsls	r3, r3, #1
 8001076:	409a      	lsls	r2, r3
 8001078:	0013      	movs	r3, r2
 800107a:	693a      	ldr	r2, [r7, #16]
 800107c:	4313      	orrs	r3, r2
 800107e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	693a      	ldr	r2, [r7, #16]
 8001084:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	685b      	ldr	r3, [r3, #4]
 800108a:	2203      	movs	r2, #3
 800108c:	4013      	ands	r3, r2
 800108e:	2b02      	cmp	r3, #2
 8001090:	d123      	bne.n	80010da <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001092:	697b      	ldr	r3, [r7, #20]
 8001094:	08da      	lsrs	r2, r3, #3
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	3208      	adds	r2, #8
 800109a:	0092      	lsls	r2, r2, #2
 800109c:	58d3      	ldr	r3, [r2, r3]
 800109e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80010a0:	697b      	ldr	r3, [r7, #20]
 80010a2:	2207      	movs	r2, #7
 80010a4:	4013      	ands	r3, r2
 80010a6:	009b      	lsls	r3, r3, #2
 80010a8:	220f      	movs	r2, #15
 80010aa:	409a      	lsls	r2, r3
 80010ac:	0013      	movs	r3, r2
 80010ae:	43da      	mvns	r2, r3
 80010b0:	693b      	ldr	r3, [r7, #16]
 80010b2:	4013      	ands	r3, r2
 80010b4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	691a      	ldr	r2, [r3, #16]
 80010ba:	697b      	ldr	r3, [r7, #20]
 80010bc:	2107      	movs	r1, #7
 80010be:	400b      	ands	r3, r1
 80010c0:	009b      	lsls	r3, r3, #2
 80010c2:	409a      	lsls	r2, r3
 80010c4:	0013      	movs	r3, r2
 80010c6:	693a      	ldr	r2, [r7, #16]
 80010c8:	4313      	orrs	r3, r2
 80010ca:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80010cc:	697b      	ldr	r3, [r7, #20]
 80010ce:	08da      	lsrs	r2, r3, #3
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	3208      	adds	r2, #8
 80010d4:	0092      	lsls	r2, r2, #2
 80010d6:	6939      	ldr	r1, [r7, #16]
 80010d8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80010e0:	697b      	ldr	r3, [r7, #20]
 80010e2:	005b      	lsls	r3, r3, #1
 80010e4:	2203      	movs	r2, #3
 80010e6:	409a      	lsls	r2, r3
 80010e8:	0013      	movs	r3, r2
 80010ea:	43da      	mvns	r2, r3
 80010ec:	693b      	ldr	r3, [r7, #16]
 80010ee:	4013      	ands	r3, r2
 80010f0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	685b      	ldr	r3, [r3, #4]
 80010f6:	2203      	movs	r2, #3
 80010f8:	401a      	ands	r2, r3
 80010fa:	697b      	ldr	r3, [r7, #20]
 80010fc:	005b      	lsls	r3, r3, #1
 80010fe:	409a      	lsls	r2, r3
 8001100:	0013      	movs	r3, r2
 8001102:	693a      	ldr	r2, [r7, #16]
 8001104:	4313      	orrs	r3, r2
 8001106:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	693a      	ldr	r2, [r7, #16]
 800110c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800110e:	683b      	ldr	r3, [r7, #0]
 8001110:	685a      	ldr	r2, [r3, #4]
 8001112:	23c0      	movs	r3, #192	; 0xc0
 8001114:	029b      	lsls	r3, r3, #10
 8001116:	4013      	ands	r3, r2
 8001118:	d100      	bne.n	800111c <HAL_GPIO_Init+0x174>
 800111a:	e092      	b.n	8001242 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 800111c:	4a50      	ldr	r2, [pc, #320]	; (8001260 <HAL_GPIO_Init+0x2b8>)
 800111e:	697b      	ldr	r3, [r7, #20]
 8001120:	089b      	lsrs	r3, r3, #2
 8001122:	3318      	adds	r3, #24
 8001124:	009b      	lsls	r3, r3, #2
 8001126:	589b      	ldr	r3, [r3, r2]
 8001128:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800112a:	697b      	ldr	r3, [r7, #20]
 800112c:	2203      	movs	r2, #3
 800112e:	4013      	ands	r3, r2
 8001130:	00db      	lsls	r3, r3, #3
 8001132:	220f      	movs	r2, #15
 8001134:	409a      	lsls	r2, r3
 8001136:	0013      	movs	r3, r2
 8001138:	43da      	mvns	r2, r3
 800113a:	693b      	ldr	r3, [r7, #16]
 800113c:	4013      	ands	r3, r2
 800113e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001140:	687a      	ldr	r2, [r7, #4]
 8001142:	23a0      	movs	r3, #160	; 0xa0
 8001144:	05db      	lsls	r3, r3, #23
 8001146:	429a      	cmp	r2, r3
 8001148:	d013      	beq.n	8001172 <HAL_GPIO_Init+0x1ca>
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	4a45      	ldr	r2, [pc, #276]	; (8001264 <HAL_GPIO_Init+0x2bc>)
 800114e:	4293      	cmp	r3, r2
 8001150:	d00d      	beq.n	800116e <HAL_GPIO_Init+0x1c6>
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	4a44      	ldr	r2, [pc, #272]	; (8001268 <HAL_GPIO_Init+0x2c0>)
 8001156:	4293      	cmp	r3, r2
 8001158:	d007      	beq.n	800116a <HAL_GPIO_Init+0x1c2>
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	4a43      	ldr	r2, [pc, #268]	; (800126c <HAL_GPIO_Init+0x2c4>)
 800115e:	4293      	cmp	r3, r2
 8001160:	d101      	bne.n	8001166 <HAL_GPIO_Init+0x1be>
 8001162:	2303      	movs	r3, #3
 8001164:	e006      	b.n	8001174 <HAL_GPIO_Init+0x1cc>
 8001166:	2305      	movs	r3, #5
 8001168:	e004      	b.n	8001174 <HAL_GPIO_Init+0x1cc>
 800116a:	2302      	movs	r3, #2
 800116c:	e002      	b.n	8001174 <HAL_GPIO_Init+0x1cc>
 800116e:	2301      	movs	r3, #1
 8001170:	e000      	b.n	8001174 <HAL_GPIO_Init+0x1cc>
 8001172:	2300      	movs	r3, #0
 8001174:	697a      	ldr	r2, [r7, #20]
 8001176:	2103      	movs	r1, #3
 8001178:	400a      	ands	r2, r1
 800117a:	00d2      	lsls	r2, r2, #3
 800117c:	4093      	lsls	r3, r2
 800117e:	693a      	ldr	r2, [r7, #16]
 8001180:	4313      	orrs	r3, r2
 8001182:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001184:	4936      	ldr	r1, [pc, #216]	; (8001260 <HAL_GPIO_Init+0x2b8>)
 8001186:	697b      	ldr	r3, [r7, #20]
 8001188:	089b      	lsrs	r3, r3, #2
 800118a:	3318      	adds	r3, #24
 800118c:	009b      	lsls	r3, r3, #2
 800118e:	693a      	ldr	r2, [r7, #16]
 8001190:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001192:	4b33      	ldr	r3, [pc, #204]	; (8001260 <HAL_GPIO_Init+0x2b8>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	43da      	mvns	r2, r3
 800119c:	693b      	ldr	r3, [r7, #16]
 800119e:	4013      	ands	r3, r2
 80011a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	685a      	ldr	r2, [r3, #4]
 80011a6:	2380      	movs	r3, #128	; 0x80
 80011a8:	035b      	lsls	r3, r3, #13
 80011aa:	4013      	ands	r3, r2
 80011ac:	d003      	beq.n	80011b6 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80011ae:	693a      	ldr	r2, [r7, #16]
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	4313      	orrs	r3, r2
 80011b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80011b6:	4b2a      	ldr	r3, [pc, #168]	; (8001260 <HAL_GPIO_Init+0x2b8>)
 80011b8:	693a      	ldr	r2, [r7, #16]
 80011ba:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80011bc:	4b28      	ldr	r3, [pc, #160]	; (8001260 <HAL_GPIO_Init+0x2b8>)
 80011be:	685b      	ldr	r3, [r3, #4]
 80011c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	43da      	mvns	r2, r3
 80011c6:	693b      	ldr	r3, [r7, #16]
 80011c8:	4013      	ands	r3, r2
 80011ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	685a      	ldr	r2, [r3, #4]
 80011d0:	2380      	movs	r3, #128	; 0x80
 80011d2:	039b      	lsls	r3, r3, #14
 80011d4:	4013      	ands	r3, r2
 80011d6:	d003      	beq.n	80011e0 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80011d8:	693a      	ldr	r2, [r7, #16]
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	4313      	orrs	r3, r2
 80011de:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80011e0:	4b1f      	ldr	r3, [pc, #124]	; (8001260 <HAL_GPIO_Init+0x2b8>)
 80011e2:	693a      	ldr	r2, [r7, #16]
 80011e4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80011e6:	4a1e      	ldr	r2, [pc, #120]	; (8001260 <HAL_GPIO_Init+0x2b8>)
 80011e8:	2384      	movs	r3, #132	; 0x84
 80011ea:	58d3      	ldr	r3, [r2, r3]
 80011ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	43da      	mvns	r2, r3
 80011f2:	693b      	ldr	r3, [r7, #16]
 80011f4:	4013      	ands	r3, r2
 80011f6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	685a      	ldr	r2, [r3, #4]
 80011fc:	2380      	movs	r3, #128	; 0x80
 80011fe:	029b      	lsls	r3, r3, #10
 8001200:	4013      	ands	r3, r2
 8001202:	d003      	beq.n	800120c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001204:	693a      	ldr	r2, [r7, #16]
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	4313      	orrs	r3, r2
 800120a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800120c:	4914      	ldr	r1, [pc, #80]	; (8001260 <HAL_GPIO_Init+0x2b8>)
 800120e:	2284      	movs	r2, #132	; 0x84
 8001210:	693b      	ldr	r3, [r7, #16]
 8001212:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001214:	4a12      	ldr	r2, [pc, #72]	; (8001260 <HAL_GPIO_Init+0x2b8>)
 8001216:	2380      	movs	r3, #128	; 0x80
 8001218:	58d3      	ldr	r3, [r2, r3]
 800121a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	43da      	mvns	r2, r3
 8001220:	693b      	ldr	r3, [r7, #16]
 8001222:	4013      	ands	r3, r2
 8001224:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	685a      	ldr	r2, [r3, #4]
 800122a:	2380      	movs	r3, #128	; 0x80
 800122c:	025b      	lsls	r3, r3, #9
 800122e:	4013      	ands	r3, r2
 8001230:	d003      	beq.n	800123a <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8001232:	693a      	ldr	r2, [r7, #16]
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	4313      	orrs	r3, r2
 8001238:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800123a:	4909      	ldr	r1, [pc, #36]	; (8001260 <HAL_GPIO_Init+0x2b8>)
 800123c:	2280      	movs	r2, #128	; 0x80
 800123e:	693b      	ldr	r3, [r7, #16]
 8001240:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8001242:	697b      	ldr	r3, [r7, #20]
 8001244:	3301      	adds	r3, #1
 8001246:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001248:	683b      	ldr	r3, [r7, #0]
 800124a:	681a      	ldr	r2, [r3, #0]
 800124c:	697b      	ldr	r3, [r7, #20]
 800124e:	40da      	lsrs	r2, r3
 8001250:	1e13      	subs	r3, r2, #0
 8001252:	d000      	beq.n	8001256 <HAL_GPIO_Init+0x2ae>
 8001254:	e6b0      	b.n	8000fb8 <HAL_GPIO_Init+0x10>
  }
}
 8001256:	46c0      	nop			; (mov r8, r8)
 8001258:	46c0      	nop			; (mov r8, r8)
 800125a:	46bd      	mov	sp, r7
 800125c:	b006      	add	sp, #24
 800125e:	bd80      	pop	{r7, pc}
 8001260:	40021800 	.word	0x40021800
 8001264:	50000400 	.word	0x50000400
 8001268:	50000800 	.word	0x50000800
 800126c:	50000c00 	.word	0x50000c00

08001270 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b082      	sub	sp, #8
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
 8001278:	0008      	movs	r0, r1
 800127a:	0011      	movs	r1, r2
 800127c:	1cbb      	adds	r3, r7, #2
 800127e:	1c02      	adds	r2, r0, #0
 8001280:	801a      	strh	r2, [r3, #0]
 8001282:	1c7b      	adds	r3, r7, #1
 8001284:	1c0a      	adds	r2, r1, #0
 8001286:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001288:	1c7b      	adds	r3, r7, #1
 800128a:	781b      	ldrb	r3, [r3, #0]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d004      	beq.n	800129a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001290:	1cbb      	adds	r3, r7, #2
 8001292:	881a      	ldrh	r2, [r3, #0]
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001298:	e003      	b.n	80012a2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800129a:	1cbb      	adds	r3, r7, #2
 800129c:	881a      	ldrh	r2, [r3, #0]
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	629a      	str	r2, [r3, #40]	; 0x28
}
 80012a2:	46c0      	nop			; (mov r8, r8)
 80012a4:	46bd      	mov	sp, r7
 80012a6:	b002      	add	sp, #8
 80012a8:	bd80      	pop	{r7, pc}
	...

080012ac <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b084      	sub	sp, #16
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80012b4:	4b19      	ldr	r3, [pc, #100]	; (800131c <HAL_PWREx_ControlVoltageScaling+0x70>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4a19      	ldr	r2, [pc, #100]	; (8001320 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80012ba:	4013      	ands	r3, r2
 80012bc:	0019      	movs	r1, r3
 80012be:	4b17      	ldr	r3, [pc, #92]	; (800131c <HAL_PWREx_ControlVoltageScaling+0x70>)
 80012c0:	687a      	ldr	r2, [r7, #4]
 80012c2:	430a      	orrs	r2, r1
 80012c4:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80012c6:	687a      	ldr	r2, [r7, #4]
 80012c8:	2380      	movs	r3, #128	; 0x80
 80012ca:	009b      	lsls	r3, r3, #2
 80012cc:	429a      	cmp	r2, r3
 80012ce:	d11f      	bne.n	8001310 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80012d0:	4b14      	ldr	r3, [pc, #80]	; (8001324 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80012d2:	681a      	ldr	r2, [r3, #0]
 80012d4:	0013      	movs	r3, r2
 80012d6:	005b      	lsls	r3, r3, #1
 80012d8:	189b      	adds	r3, r3, r2
 80012da:	005b      	lsls	r3, r3, #1
 80012dc:	4912      	ldr	r1, [pc, #72]	; (8001328 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80012de:	0018      	movs	r0, r3
 80012e0:	f7fe ff18 	bl	8000114 <__udivsi3>
 80012e4:	0003      	movs	r3, r0
 80012e6:	3301      	adds	r3, #1
 80012e8:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80012ea:	e008      	b.n	80012fe <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d003      	beq.n	80012fa <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	3b01      	subs	r3, #1
 80012f6:	60fb      	str	r3, [r7, #12]
 80012f8:	e001      	b.n	80012fe <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80012fa:	2303      	movs	r3, #3
 80012fc:	e009      	b.n	8001312 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80012fe:	4b07      	ldr	r3, [pc, #28]	; (800131c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001300:	695a      	ldr	r2, [r3, #20]
 8001302:	2380      	movs	r3, #128	; 0x80
 8001304:	00db      	lsls	r3, r3, #3
 8001306:	401a      	ands	r2, r3
 8001308:	2380      	movs	r3, #128	; 0x80
 800130a:	00db      	lsls	r3, r3, #3
 800130c:	429a      	cmp	r2, r3
 800130e:	d0ed      	beq.n	80012ec <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8001310:	2300      	movs	r3, #0
}
 8001312:	0018      	movs	r0, r3
 8001314:	46bd      	mov	sp, r7
 8001316:	b004      	add	sp, #16
 8001318:	bd80      	pop	{r7, pc}
 800131a:	46c0      	nop			; (mov r8, r8)
 800131c:	40007000 	.word	0x40007000
 8001320:	fffff9ff 	.word	0xfffff9ff
 8001324:	20000000 	.word	0x20000000
 8001328:	000f4240 	.word	0x000f4240

0800132c <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8001330:	4b03      	ldr	r3, [pc, #12]	; (8001340 <LL_RCC_GetAPB1Prescaler+0x14>)
 8001332:	689a      	ldr	r2, [r3, #8]
 8001334:	23e0      	movs	r3, #224	; 0xe0
 8001336:	01db      	lsls	r3, r3, #7
 8001338:	4013      	ands	r3, r2
}
 800133a:	0018      	movs	r0, r3
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}
 8001340:	40021000 	.word	0x40021000

08001344 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b088      	sub	sp, #32
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	2b00      	cmp	r3, #0
 8001350:	d101      	bne.n	8001356 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001352:	2301      	movs	r3, #1
 8001354:	e2fe      	b.n	8001954 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	2201      	movs	r2, #1
 800135c:	4013      	ands	r3, r2
 800135e:	d100      	bne.n	8001362 <HAL_RCC_OscConfig+0x1e>
 8001360:	e07c      	b.n	800145c <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001362:	4bc3      	ldr	r3, [pc, #780]	; (8001670 <HAL_RCC_OscConfig+0x32c>)
 8001364:	689b      	ldr	r3, [r3, #8]
 8001366:	2238      	movs	r2, #56	; 0x38
 8001368:	4013      	ands	r3, r2
 800136a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800136c:	4bc0      	ldr	r3, [pc, #768]	; (8001670 <HAL_RCC_OscConfig+0x32c>)
 800136e:	68db      	ldr	r3, [r3, #12]
 8001370:	2203      	movs	r2, #3
 8001372:	4013      	ands	r3, r2
 8001374:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001376:	69bb      	ldr	r3, [r7, #24]
 8001378:	2b10      	cmp	r3, #16
 800137a:	d102      	bne.n	8001382 <HAL_RCC_OscConfig+0x3e>
 800137c:	697b      	ldr	r3, [r7, #20]
 800137e:	2b03      	cmp	r3, #3
 8001380:	d002      	beq.n	8001388 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8001382:	69bb      	ldr	r3, [r7, #24]
 8001384:	2b08      	cmp	r3, #8
 8001386:	d10b      	bne.n	80013a0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001388:	4bb9      	ldr	r3, [pc, #740]	; (8001670 <HAL_RCC_OscConfig+0x32c>)
 800138a:	681a      	ldr	r2, [r3, #0]
 800138c:	2380      	movs	r3, #128	; 0x80
 800138e:	029b      	lsls	r3, r3, #10
 8001390:	4013      	ands	r3, r2
 8001392:	d062      	beq.n	800145a <HAL_RCC_OscConfig+0x116>
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	685b      	ldr	r3, [r3, #4]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d15e      	bne.n	800145a <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 800139c:	2301      	movs	r3, #1
 800139e:	e2d9      	b.n	8001954 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	685a      	ldr	r2, [r3, #4]
 80013a4:	2380      	movs	r3, #128	; 0x80
 80013a6:	025b      	lsls	r3, r3, #9
 80013a8:	429a      	cmp	r2, r3
 80013aa:	d107      	bne.n	80013bc <HAL_RCC_OscConfig+0x78>
 80013ac:	4bb0      	ldr	r3, [pc, #704]	; (8001670 <HAL_RCC_OscConfig+0x32c>)
 80013ae:	681a      	ldr	r2, [r3, #0]
 80013b0:	4baf      	ldr	r3, [pc, #700]	; (8001670 <HAL_RCC_OscConfig+0x32c>)
 80013b2:	2180      	movs	r1, #128	; 0x80
 80013b4:	0249      	lsls	r1, r1, #9
 80013b6:	430a      	orrs	r2, r1
 80013b8:	601a      	str	r2, [r3, #0]
 80013ba:	e020      	b.n	80013fe <HAL_RCC_OscConfig+0xba>
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	685a      	ldr	r2, [r3, #4]
 80013c0:	23a0      	movs	r3, #160	; 0xa0
 80013c2:	02db      	lsls	r3, r3, #11
 80013c4:	429a      	cmp	r2, r3
 80013c6:	d10e      	bne.n	80013e6 <HAL_RCC_OscConfig+0xa2>
 80013c8:	4ba9      	ldr	r3, [pc, #676]	; (8001670 <HAL_RCC_OscConfig+0x32c>)
 80013ca:	681a      	ldr	r2, [r3, #0]
 80013cc:	4ba8      	ldr	r3, [pc, #672]	; (8001670 <HAL_RCC_OscConfig+0x32c>)
 80013ce:	2180      	movs	r1, #128	; 0x80
 80013d0:	02c9      	lsls	r1, r1, #11
 80013d2:	430a      	orrs	r2, r1
 80013d4:	601a      	str	r2, [r3, #0]
 80013d6:	4ba6      	ldr	r3, [pc, #664]	; (8001670 <HAL_RCC_OscConfig+0x32c>)
 80013d8:	681a      	ldr	r2, [r3, #0]
 80013da:	4ba5      	ldr	r3, [pc, #660]	; (8001670 <HAL_RCC_OscConfig+0x32c>)
 80013dc:	2180      	movs	r1, #128	; 0x80
 80013de:	0249      	lsls	r1, r1, #9
 80013e0:	430a      	orrs	r2, r1
 80013e2:	601a      	str	r2, [r3, #0]
 80013e4:	e00b      	b.n	80013fe <HAL_RCC_OscConfig+0xba>
 80013e6:	4ba2      	ldr	r3, [pc, #648]	; (8001670 <HAL_RCC_OscConfig+0x32c>)
 80013e8:	681a      	ldr	r2, [r3, #0]
 80013ea:	4ba1      	ldr	r3, [pc, #644]	; (8001670 <HAL_RCC_OscConfig+0x32c>)
 80013ec:	49a1      	ldr	r1, [pc, #644]	; (8001674 <HAL_RCC_OscConfig+0x330>)
 80013ee:	400a      	ands	r2, r1
 80013f0:	601a      	str	r2, [r3, #0]
 80013f2:	4b9f      	ldr	r3, [pc, #636]	; (8001670 <HAL_RCC_OscConfig+0x32c>)
 80013f4:	681a      	ldr	r2, [r3, #0]
 80013f6:	4b9e      	ldr	r3, [pc, #632]	; (8001670 <HAL_RCC_OscConfig+0x32c>)
 80013f8:	499f      	ldr	r1, [pc, #636]	; (8001678 <HAL_RCC_OscConfig+0x334>)
 80013fa:	400a      	ands	r2, r1
 80013fc:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	685b      	ldr	r3, [r3, #4]
 8001402:	2b00      	cmp	r3, #0
 8001404:	d014      	beq.n	8001430 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001406:	f7ff fd11 	bl	8000e2c <HAL_GetTick>
 800140a:	0003      	movs	r3, r0
 800140c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800140e:	e008      	b.n	8001422 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001410:	f7ff fd0c 	bl	8000e2c <HAL_GetTick>
 8001414:	0002      	movs	r2, r0
 8001416:	693b      	ldr	r3, [r7, #16]
 8001418:	1ad3      	subs	r3, r2, r3
 800141a:	2b64      	cmp	r3, #100	; 0x64
 800141c:	d901      	bls.n	8001422 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800141e:	2303      	movs	r3, #3
 8001420:	e298      	b.n	8001954 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001422:	4b93      	ldr	r3, [pc, #588]	; (8001670 <HAL_RCC_OscConfig+0x32c>)
 8001424:	681a      	ldr	r2, [r3, #0]
 8001426:	2380      	movs	r3, #128	; 0x80
 8001428:	029b      	lsls	r3, r3, #10
 800142a:	4013      	ands	r3, r2
 800142c:	d0f0      	beq.n	8001410 <HAL_RCC_OscConfig+0xcc>
 800142e:	e015      	b.n	800145c <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001430:	f7ff fcfc 	bl	8000e2c <HAL_GetTick>
 8001434:	0003      	movs	r3, r0
 8001436:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001438:	e008      	b.n	800144c <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800143a:	f7ff fcf7 	bl	8000e2c <HAL_GetTick>
 800143e:	0002      	movs	r2, r0
 8001440:	693b      	ldr	r3, [r7, #16]
 8001442:	1ad3      	subs	r3, r2, r3
 8001444:	2b64      	cmp	r3, #100	; 0x64
 8001446:	d901      	bls.n	800144c <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001448:	2303      	movs	r3, #3
 800144a:	e283      	b.n	8001954 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800144c:	4b88      	ldr	r3, [pc, #544]	; (8001670 <HAL_RCC_OscConfig+0x32c>)
 800144e:	681a      	ldr	r2, [r3, #0]
 8001450:	2380      	movs	r3, #128	; 0x80
 8001452:	029b      	lsls	r3, r3, #10
 8001454:	4013      	ands	r3, r2
 8001456:	d1f0      	bne.n	800143a <HAL_RCC_OscConfig+0xf6>
 8001458:	e000      	b.n	800145c <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800145a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	2202      	movs	r2, #2
 8001462:	4013      	ands	r3, r2
 8001464:	d100      	bne.n	8001468 <HAL_RCC_OscConfig+0x124>
 8001466:	e099      	b.n	800159c <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001468:	4b81      	ldr	r3, [pc, #516]	; (8001670 <HAL_RCC_OscConfig+0x32c>)
 800146a:	689b      	ldr	r3, [r3, #8]
 800146c:	2238      	movs	r2, #56	; 0x38
 800146e:	4013      	ands	r3, r2
 8001470:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001472:	4b7f      	ldr	r3, [pc, #508]	; (8001670 <HAL_RCC_OscConfig+0x32c>)
 8001474:	68db      	ldr	r3, [r3, #12]
 8001476:	2203      	movs	r2, #3
 8001478:	4013      	ands	r3, r2
 800147a:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 800147c:	69bb      	ldr	r3, [r7, #24]
 800147e:	2b10      	cmp	r3, #16
 8001480:	d102      	bne.n	8001488 <HAL_RCC_OscConfig+0x144>
 8001482:	697b      	ldr	r3, [r7, #20]
 8001484:	2b02      	cmp	r3, #2
 8001486:	d002      	beq.n	800148e <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001488:	69bb      	ldr	r3, [r7, #24]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d135      	bne.n	80014fa <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800148e:	4b78      	ldr	r3, [pc, #480]	; (8001670 <HAL_RCC_OscConfig+0x32c>)
 8001490:	681a      	ldr	r2, [r3, #0]
 8001492:	2380      	movs	r3, #128	; 0x80
 8001494:	00db      	lsls	r3, r3, #3
 8001496:	4013      	ands	r3, r2
 8001498:	d005      	beq.n	80014a6 <HAL_RCC_OscConfig+0x162>
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	68db      	ldr	r3, [r3, #12]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d101      	bne.n	80014a6 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80014a2:	2301      	movs	r3, #1
 80014a4:	e256      	b.n	8001954 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014a6:	4b72      	ldr	r3, [pc, #456]	; (8001670 <HAL_RCC_OscConfig+0x32c>)
 80014a8:	685b      	ldr	r3, [r3, #4]
 80014aa:	4a74      	ldr	r2, [pc, #464]	; (800167c <HAL_RCC_OscConfig+0x338>)
 80014ac:	4013      	ands	r3, r2
 80014ae:	0019      	movs	r1, r3
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	695b      	ldr	r3, [r3, #20]
 80014b4:	021a      	lsls	r2, r3, #8
 80014b6:	4b6e      	ldr	r3, [pc, #440]	; (8001670 <HAL_RCC_OscConfig+0x32c>)
 80014b8:	430a      	orrs	r2, r1
 80014ba:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80014bc:	69bb      	ldr	r3, [r7, #24]
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d112      	bne.n	80014e8 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80014c2:	4b6b      	ldr	r3, [pc, #428]	; (8001670 <HAL_RCC_OscConfig+0x32c>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	4a6e      	ldr	r2, [pc, #440]	; (8001680 <HAL_RCC_OscConfig+0x33c>)
 80014c8:	4013      	ands	r3, r2
 80014ca:	0019      	movs	r1, r3
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	691a      	ldr	r2, [r3, #16]
 80014d0:	4b67      	ldr	r3, [pc, #412]	; (8001670 <HAL_RCC_OscConfig+0x32c>)
 80014d2:	430a      	orrs	r2, r1
 80014d4:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80014d6:	4b66      	ldr	r3, [pc, #408]	; (8001670 <HAL_RCC_OscConfig+0x32c>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	0adb      	lsrs	r3, r3, #11
 80014dc:	2207      	movs	r2, #7
 80014de:	4013      	ands	r3, r2
 80014e0:	4a68      	ldr	r2, [pc, #416]	; (8001684 <HAL_RCC_OscConfig+0x340>)
 80014e2:	40da      	lsrs	r2, r3
 80014e4:	4b68      	ldr	r3, [pc, #416]	; (8001688 <HAL_RCC_OscConfig+0x344>)
 80014e6:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80014e8:	4b68      	ldr	r3, [pc, #416]	; (800168c <HAL_RCC_OscConfig+0x348>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	0018      	movs	r0, r3
 80014ee:	f7ff fc41 	bl	8000d74 <HAL_InitTick>
 80014f2:	1e03      	subs	r3, r0, #0
 80014f4:	d051      	beq.n	800159a <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80014f6:	2301      	movs	r3, #1
 80014f8:	e22c      	b.n	8001954 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	68db      	ldr	r3, [r3, #12]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d030      	beq.n	8001564 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001502:	4b5b      	ldr	r3, [pc, #364]	; (8001670 <HAL_RCC_OscConfig+0x32c>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	4a5e      	ldr	r2, [pc, #376]	; (8001680 <HAL_RCC_OscConfig+0x33c>)
 8001508:	4013      	ands	r3, r2
 800150a:	0019      	movs	r1, r3
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	691a      	ldr	r2, [r3, #16]
 8001510:	4b57      	ldr	r3, [pc, #348]	; (8001670 <HAL_RCC_OscConfig+0x32c>)
 8001512:	430a      	orrs	r2, r1
 8001514:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8001516:	4b56      	ldr	r3, [pc, #344]	; (8001670 <HAL_RCC_OscConfig+0x32c>)
 8001518:	681a      	ldr	r2, [r3, #0]
 800151a:	4b55      	ldr	r3, [pc, #340]	; (8001670 <HAL_RCC_OscConfig+0x32c>)
 800151c:	2180      	movs	r1, #128	; 0x80
 800151e:	0049      	lsls	r1, r1, #1
 8001520:	430a      	orrs	r2, r1
 8001522:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001524:	f7ff fc82 	bl	8000e2c <HAL_GetTick>
 8001528:	0003      	movs	r3, r0
 800152a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800152c:	e008      	b.n	8001540 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800152e:	f7ff fc7d 	bl	8000e2c <HAL_GetTick>
 8001532:	0002      	movs	r2, r0
 8001534:	693b      	ldr	r3, [r7, #16]
 8001536:	1ad3      	subs	r3, r2, r3
 8001538:	2b02      	cmp	r3, #2
 800153a:	d901      	bls.n	8001540 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800153c:	2303      	movs	r3, #3
 800153e:	e209      	b.n	8001954 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001540:	4b4b      	ldr	r3, [pc, #300]	; (8001670 <HAL_RCC_OscConfig+0x32c>)
 8001542:	681a      	ldr	r2, [r3, #0]
 8001544:	2380      	movs	r3, #128	; 0x80
 8001546:	00db      	lsls	r3, r3, #3
 8001548:	4013      	ands	r3, r2
 800154a:	d0f0      	beq.n	800152e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800154c:	4b48      	ldr	r3, [pc, #288]	; (8001670 <HAL_RCC_OscConfig+0x32c>)
 800154e:	685b      	ldr	r3, [r3, #4]
 8001550:	4a4a      	ldr	r2, [pc, #296]	; (800167c <HAL_RCC_OscConfig+0x338>)
 8001552:	4013      	ands	r3, r2
 8001554:	0019      	movs	r1, r3
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	695b      	ldr	r3, [r3, #20]
 800155a:	021a      	lsls	r2, r3, #8
 800155c:	4b44      	ldr	r3, [pc, #272]	; (8001670 <HAL_RCC_OscConfig+0x32c>)
 800155e:	430a      	orrs	r2, r1
 8001560:	605a      	str	r2, [r3, #4]
 8001562:	e01b      	b.n	800159c <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001564:	4b42      	ldr	r3, [pc, #264]	; (8001670 <HAL_RCC_OscConfig+0x32c>)
 8001566:	681a      	ldr	r2, [r3, #0]
 8001568:	4b41      	ldr	r3, [pc, #260]	; (8001670 <HAL_RCC_OscConfig+0x32c>)
 800156a:	4949      	ldr	r1, [pc, #292]	; (8001690 <HAL_RCC_OscConfig+0x34c>)
 800156c:	400a      	ands	r2, r1
 800156e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001570:	f7ff fc5c 	bl	8000e2c <HAL_GetTick>
 8001574:	0003      	movs	r3, r0
 8001576:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001578:	e008      	b.n	800158c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800157a:	f7ff fc57 	bl	8000e2c <HAL_GetTick>
 800157e:	0002      	movs	r2, r0
 8001580:	693b      	ldr	r3, [r7, #16]
 8001582:	1ad3      	subs	r3, r2, r3
 8001584:	2b02      	cmp	r3, #2
 8001586:	d901      	bls.n	800158c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001588:	2303      	movs	r3, #3
 800158a:	e1e3      	b.n	8001954 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800158c:	4b38      	ldr	r3, [pc, #224]	; (8001670 <HAL_RCC_OscConfig+0x32c>)
 800158e:	681a      	ldr	r2, [r3, #0]
 8001590:	2380      	movs	r3, #128	; 0x80
 8001592:	00db      	lsls	r3, r3, #3
 8001594:	4013      	ands	r3, r2
 8001596:	d1f0      	bne.n	800157a <HAL_RCC_OscConfig+0x236>
 8001598:	e000      	b.n	800159c <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800159a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	2208      	movs	r2, #8
 80015a2:	4013      	ands	r3, r2
 80015a4:	d047      	beq.n	8001636 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80015a6:	4b32      	ldr	r3, [pc, #200]	; (8001670 <HAL_RCC_OscConfig+0x32c>)
 80015a8:	689b      	ldr	r3, [r3, #8]
 80015aa:	2238      	movs	r2, #56	; 0x38
 80015ac:	4013      	ands	r3, r2
 80015ae:	2b18      	cmp	r3, #24
 80015b0:	d10a      	bne.n	80015c8 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80015b2:	4b2f      	ldr	r3, [pc, #188]	; (8001670 <HAL_RCC_OscConfig+0x32c>)
 80015b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015b6:	2202      	movs	r2, #2
 80015b8:	4013      	ands	r3, r2
 80015ba:	d03c      	beq.n	8001636 <HAL_RCC_OscConfig+0x2f2>
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	699b      	ldr	r3, [r3, #24]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d138      	bne.n	8001636 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80015c4:	2301      	movs	r3, #1
 80015c6:	e1c5      	b.n	8001954 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	699b      	ldr	r3, [r3, #24]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d019      	beq.n	8001604 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80015d0:	4b27      	ldr	r3, [pc, #156]	; (8001670 <HAL_RCC_OscConfig+0x32c>)
 80015d2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80015d4:	4b26      	ldr	r3, [pc, #152]	; (8001670 <HAL_RCC_OscConfig+0x32c>)
 80015d6:	2101      	movs	r1, #1
 80015d8:	430a      	orrs	r2, r1
 80015da:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015dc:	f7ff fc26 	bl	8000e2c <HAL_GetTick>
 80015e0:	0003      	movs	r3, r0
 80015e2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80015e4:	e008      	b.n	80015f8 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80015e6:	f7ff fc21 	bl	8000e2c <HAL_GetTick>
 80015ea:	0002      	movs	r2, r0
 80015ec:	693b      	ldr	r3, [r7, #16]
 80015ee:	1ad3      	subs	r3, r2, r3
 80015f0:	2b02      	cmp	r3, #2
 80015f2:	d901      	bls.n	80015f8 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80015f4:	2303      	movs	r3, #3
 80015f6:	e1ad      	b.n	8001954 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80015f8:	4b1d      	ldr	r3, [pc, #116]	; (8001670 <HAL_RCC_OscConfig+0x32c>)
 80015fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015fc:	2202      	movs	r2, #2
 80015fe:	4013      	ands	r3, r2
 8001600:	d0f1      	beq.n	80015e6 <HAL_RCC_OscConfig+0x2a2>
 8001602:	e018      	b.n	8001636 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001604:	4b1a      	ldr	r3, [pc, #104]	; (8001670 <HAL_RCC_OscConfig+0x32c>)
 8001606:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001608:	4b19      	ldr	r3, [pc, #100]	; (8001670 <HAL_RCC_OscConfig+0x32c>)
 800160a:	2101      	movs	r1, #1
 800160c:	438a      	bics	r2, r1
 800160e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001610:	f7ff fc0c 	bl	8000e2c <HAL_GetTick>
 8001614:	0003      	movs	r3, r0
 8001616:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001618:	e008      	b.n	800162c <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800161a:	f7ff fc07 	bl	8000e2c <HAL_GetTick>
 800161e:	0002      	movs	r2, r0
 8001620:	693b      	ldr	r3, [r7, #16]
 8001622:	1ad3      	subs	r3, r2, r3
 8001624:	2b02      	cmp	r3, #2
 8001626:	d901      	bls.n	800162c <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8001628:	2303      	movs	r3, #3
 800162a:	e193      	b.n	8001954 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800162c:	4b10      	ldr	r3, [pc, #64]	; (8001670 <HAL_RCC_OscConfig+0x32c>)
 800162e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001630:	2202      	movs	r2, #2
 8001632:	4013      	ands	r3, r2
 8001634:	d1f1      	bne.n	800161a <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	2204      	movs	r2, #4
 800163c:	4013      	ands	r3, r2
 800163e:	d100      	bne.n	8001642 <HAL_RCC_OscConfig+0x2fe>
 8001640:	e0c6      	b.n	80017d0 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001642:	231f      	movs	r3, #31
 8001644:	18fb      	adds	r3, r7, r3
 8001646:	2200      	movs	r2, #0
 8001648:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800164a:	4b09      	ldr	r3, [pc, #36]	; (8001670 <HAL_RCC_OscConfig+0x32c>)
 800164c:	689b      	ldr	r3, [r3, #8]
 800164e:	2238      	movs	r2, #56	; 0x38
 8001650:	4013      	ands	r3, r2
 8001652:	2b20      	cmp	r3, #32
 8001654:	d11e      	bne.n	8001694 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001656:	4b06      	ldr	r3, [pc, #24]	; (8001670 <HAL_RCC_OscConfig+0x32c>)
 8001658:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800165a:	2202      	movs	r2, #2
 800165c:	4013      	ands	r3, r2
 800165e:	d100      	bne.n	8001662 <HAL_RCC_OscConfig+0x31e>
 8001660:	e0b6      	b.n	80017d0 <HAL_RCC_OscConfig+0x48c>
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	689b      	ldr	r3, [r3, #8]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d000      	beq.n	800166c <HAL_RCC_OscConfig+0x328>
 800166a:	e0b1      	b.n	80017d0 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 800166c:	2301      	movs	r3, #1
 800166e:	e171      	b.n	8001954 <HAL_RCC_OscConfig+0x610>
 8001670:	40021000 	.word	0x40021000
 8001674:	fffeffff 	.word	0xfffeffff
 8001678:	fffbffff 	.word	0xfffbffff
 800167c:	ffff80ff 	.word	0xffff80ff
 8001680:	ffffc7ff 	.word	0xffffc7ff
 8001684:	00f42400 	.word	0x00f42400
 8001688:	20000000 	.word	0x20000000
 800168c:	20000004 	.word	0x20000004
 8001690:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001694:	4bb1      	ldr	r3, [pc, #708]	; (800195c <HAL_RCC_OscConfig+0x618>)
 8001696:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001698:	2380      	movs	r3, #128	; 0x80
 800169a:	055b      	lsls	r3, r3, #21
 800169c:	4013      	ands	r3, r2
 800169e:	d101      	bne.n	80016a4 <HAL_RCC_OscConfig+0x360>
 80016a0:	2301      	movs	r3, #1
 80016a2:	e000      	b.n	80016a6 <HAL_RCC_OscConfig+0x362>
 80016a4:	2300      	movs	r3, #0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d011      	beq.n	80016ce <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80016aa:	4bac      	ldr	r3, [pc, #688]	; (800195c <HAL_RCC_OscConfig+0x618>)
 80016ac:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80016ae:	4bab      	ldr	r3, [pc, #684]	; (800195c <HAL_RCC_OscConfig+0x618>)
 80016b0:	2180      	movs	r1, #128	; 0x80
 80016b2:	0549      	lsls	r1, r1, #21
 80016b4:	430a      	orrs	r2, r1
 80016b6:	63da      	str	r2, [r3, #60]	; 0x3c
 80016b8:	4ba8      	ldr	r3, [pc, #672]	; (800195c <HAL_RCC_OscConfig+0x618>)
 80016ba:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80016bc:	2380      	movs	r3, #128	; 0x80
 80016be:	055b      	lsls	r3, r3, #21
 80016c0:	4013      	ands	r3, r2
 80016c2:	60fb      	str	r3, [r7, #12]
 80016c4:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80016c6:	231f      	movs	r3, #31
 80016c8:	18fb      	adds	r3, r7, r3
 80016ca:	2201      	movs	r2, #1
 80016cc:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80016ce:	4ba4      	ldr	r3, [pc, #656]	; (8001960 <HAL_RCC_OscConfig+0x61c>)
 80016d0:	681a      	ldr	r2, [r3, #0]
 80016d2:	2380      	movs	r3, #128	; 0x80
 80016d4:	005b      	lsls	r3, r3, #1
 80016d6:	4013      	ands	r3, r2
 80016d8:	d11a      	bne.n	8001710 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80016da:	4ba1      	ldr	r3, [pc, #644]	; (8001960 <HAL_RCC_OscConfig+0x61c>)
 80016dc:	681a      	ldr	r2, [r3, #0]
 80016de:	4ba0      	ldr	r3, [pc, #640]	; (8001960 <HAL_RCC_OscConfig+0x61c>)
 80016e0:	2180      	movs	r1, #128	; 0x80
 80016e2:	0049      	lsls	r1, r1, #1
 80016e4:	430a      	orrs	r2, r1
 80016e6:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80016e8:	f7ff fba0 	bl	8000e2c <HAL_GetTick>
 80016ec:	0003      	movs	r3, r0
 80016ee:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80016f0:	e008      	b.n	8001704 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016f2:	f7ff fb9b 	bl	8000e2c <HAL_GetTick>
 80016f6:	0002      	movs	r2, r0
 80016f8:	693b      	ldr	r3, [r7, #16]
 80016fa:	1ad3      	subs	r3, r2, r3
 80016fc:	2b02      	cmp	r3, #2
 80016fe:	d901      	bls.n	8001704 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8001700:	2303      	movs	r3, #3
 8001702:	e127      	b.n	8001954 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001704:	4b96      	ldr	r3, [pc, #600]	; (8001960 <HAL_RCC_OscConfig+0x61c>)
 8001706:	681a      	ldr	r2, [r3, #0]
 8001708:	2380      	movs	r3, #128	; 0x80
 800170a:	005b      	lsls	r3, r3, #1
 800170c:	4013      	ands	r3, r2
 800170e:	d0f0      	beq.n	80016f2 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	689b      	ldr	r3, [r3, #8]
 8001714:	2b01      	cmp	r3, #1
 8001716:	d106      	bne.n	8001726 <HAL_RCC_OscConfig+0x3e2>
 8001718:	4b90      	ldr	r3, [pc, #576]	; (800195c <HAL_RCC_OscConfig+0x618>)
 800171a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800171c:	4b8f      	ldr	r3, [pc, #572]	; (800195c <HAL_RCC_OscConfig+0x618>)
 800171e:	2101      	movs	r1, #1
 8001720:	430a      	orrs	r2, r1
 8001722:	65da      	str	r2, [r3, #92]	; 0x5c
 8001724:	e01c      	b.n	8001760 <HAL_RCC_OscConfig+0x41c>
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	689b      	ldr	r3, [r3, #8]
 800172a:	2b05      	cmp	r3, #5
 800172c:	d10c      	bne.n	8001748 <HAL_RCC_OscConfig+0x404>
 800172e:	4b8b      	ldr	r3, [pc, #556]	; (800195c <HAL_RCC_OscConfig+0x618>)
 8001730:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001732:	4b8a      	ldr	r3, [pc, #552]	; (800195c <HAL_RCC_OscConfig+0x618>)
 8001734:	2104      	movs	r1, #4
 8001736:	430a      	orrs	r2, r1
 8001738:	65da      	str	r2, [r3, #92]	; 0x5c
 800173a:	4b88      	ldr	r3, [pc, #544]	; (800195c <HAL_RCC_OscConfig+0x618>)
 800173c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800173e:	4b87      	ldr	r3, [pc, #540]	; (800195c <HAL_RCC_OscConfig+0x618>)
 8001740:	2101      	movs	r1, #1
 8001742:	430a      	orrs	r2, r1
 8001744:	65da      	str	r2, [r3, #92]	; 0x5c
 8001746:	e00b      	b.n	8001760 <HAL_RCC_OscConfig+0x41c>
 8001748:	4b84      	ldr	r3, [pc, #528]	; (800195c <HAL_RCC_OscConfig+0x618>)
 800174a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800174c:	4b83      	ldr	r3, [pc, #524]	; (800195c <HAL_RCC_OscConfig+0x618>)
 800174e:	2101      	movs	r1, #1
 8001750:	438a      	bics	r2, r1
 8001752:	65da      	str	r2, [r3, #92]	; 0x5c
 8001754:	4b81      	ldr	r3, [pc, #516]	; (800195c <HAL_RCC_OscConfig+0x618>)
 8001756:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001758:	4b80      	ldr	r3, [pc, #512]	; (800195c <HAL_RCC_OscConfig+0x618>)
 800175a:	2104      	movs	r1, #4
 800175c:	438a      	bics	r2, r1
 800175e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	689b      	ldr	r3, [r3, #8]
 8001764:	2b00      	cmp	r3, #0
 8001766:	d014      	beq.n	8001792 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001768:	f7ff fb60 	bl	8000e2c <HAL_GetTick>
 800176c:	0003      	movs	r3, r0
 800176e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001770:	e009      	b.n	8001786 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001772:	f7ff fb5b 	bl	8000e2c <HAL_GetTick>
 8001776:	0002      	movs	r2, r0
 8001778:	693b      	ldr	r3, [r7, #16]
 800177a:	1ad3      	subs	r3, r2, r3
 800177c:	4a79      	ldr	r2, [pc, #484]	; (8001964 <HAL_RCC_OscConfig+0x620>)
 800177e:	4293      	cmp	r3, r2
 8001780:	d901      	bls.n	8001786 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8001782:	2303      	movs	r3, #3
 8001784:	e0e6      	b.n	8001954 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001786:	4b75      	ldr	r3, [pc, #468]	; (800195c <HAL_RCC_OscConfig+0x618>)
 8001788:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800178a:	2202      	movs	r2, #2
 800178c:	4013      	ands	r3, r2
 800178e:	d0f0      	beq.n	8001772 <HAL_RCC_OscConfig+0x42e>
 8001790:	e013      	b.n	80017ba <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001792:	f7ff fb4b 	bl	8000e2c <HAL_GetTick>
 8001796:	0003      	movs	r3, r0
 8001798:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800179a:	e009      	b.n	80017b0 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800179c:	f7ff fb46 	bl	8000e2c <HAL_GetTick>
 80017a0:	0002      	movs	r2, r0
 80017a2:	693b      	ldr	r3, [r7, #16]
 80017a4:	1ad3      	subs	r3, r2, r3
 80017a6:	4a6f      	ldr	r2, [pc, #444]	; (8001964 <HAL_RCC_OscConfig+0x620>)
 80017a8:	4293      	cmp	r3, r2
 80017aa:	d901      	bls.n	80017b0 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80017ac:	2303      	movs	r3, #3
 80017ae:	e0d1      	b.n	8001954 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80017b0:	4b6a      	ldr	r3, [pc, #424]	; (800195c <HAL_RCC_OscConfig+0x618>)
 80017b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017b4:	2202      	movs	r2, #2
 80017b6:	4013      	ands	r3, r2
 80017b8:	d1f0      	bne.n	800179c <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80017ba:	231f      	movs	r3, #31
 80017bc:	18fb      	adds	r3, r7, r3
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	2b01      	cmp	r3, #1
 80017c2:	d105      	bne.n	80017d0 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80017c4:	4b65      	ldr	r3, [pc, #404]	; (800195c <HAL_RCC_OscConfig+0x618>)
 80017c6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80017c8:	4b64      	ldr	r3, [pc, #400]	; (800195c <HAL_RCC_OscConfig+0x618>)
 80017ca:	4967      	ldr	r1, [pc, #412]	; (8001968 <HAL_RCC_OscConfig+0x624>)
 80017cc:	400a      	ands	r2, r1
 80017ce:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	69db      	ldr	r3, [r3, #28]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d100      	bne.n	80017da <HAL_RCC_OscConfig+0x496>
 80017d8:	e0bb      	b.n	8001952 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80017da:	4b60      	ldr	r3, [pc, #384]	; (800195c <HAL_RCC_OscConfig+0x618>)
 80017dc:	689b      	ldr	r3, [r3, #8]
 80017de:	2238      	movs	r2, #56	; 0x38
 80017e0:	4013      	ands	r3, r2
 80017e2:	2b10      	cmp	r3, #16
 80017e4:	d100      	bne.n	80017e8 <HAL_RCC_OscConfig+0x4a4>
 80017e6:	e07b      	b.n	80018e0 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	69db      	ldr	r3, [r3, #28]
 80017ec:	2b02      	cmp	r3, #2
 80017ee:	d156      	bne.n	800189e <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017f0:	4b5a      	ldr	r3, [pc, #360]	; (800195c <HAL_RCC_OscConfig+0x618>)
 80017f2:	681a      	ldr	r2, [r3, #0]
 80017f4:	4b59      	ldr	r3, [pc, #356]	; (800195c <HAL_RCC_OscConfig+0x618>)
 80017f6:	495d      	ldr	r1, [pc, #372]	; (800196c <HAL_RCC_OscConfig+0x628>)
 80017f8:	400a      	ands	r2, r1
 80017fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017fc:	f7ff fb16 	bl	8000e2c <HAL_GetTick>
 8001800:	0003      	movs	r3, r0
 8001802:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001804:	e008      	b.n	8001818 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001806:	f7ff fb11 	bl	8000e2c <HAL_GetTick>
 800180a:	0002      	movs	r2, r0
 800180c:	693b      	ldr	r3, [r7, #16]
 800180e:	1ad3      	subs	r3, r2, r3
 8001810:	2b02      	cmp	r3, #2
 8001812:	d901      	bls.n	8001818 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8001814:	2303      	movs	r3, #3
 8001816:	e09d      	b.n	8001954 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001818:	4b50      	ldr	r3, [pc, #320]	; (800195c <HAL_RCC_OscConfig+0x618>)
 800181a:	681a      	ldr	r2, [r3, #0]
 800181c:	2380      	movs	r3, #128	; 0x80
 800181e:	049b      	lsls	r3, r3, #18
 8001820:	4013      	ands	r3, r2
 8001822:	d1f0      	bne.n	8001806 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001824:	4b4d      	ldr	r3, [pc, #308]	; (800195c <HAL_RCC_OscConfig+0x618>)
 8001826:	68db      	ldr	r3, [r3, #12]
 8001828:	4a51      	ldr	r2, [pc, #324]	; (8001970 <HAL_RCC_OscConfig+0x62c>)
 800182a:	4013      	ands	r3, r2
 800182c:	0019      	movs	r1, r3
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	6a1a      	ldr	r2, [r3, #32]
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001836:	431a      	orrs	r2, r3
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800183c:	021b      	lsls	r3, r3, #8
 800183e:	431a      	orrs	r2, r3
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001844:	431a      	orrs	r2, r3
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800184a:	431a      	orrs	r2, r3
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001850:	431a      	orrs	r2, r3
 8001852:	4b42      	ldr	r3, [pc, #264]	; (800195c <HAL_RCC_OscConfig+0x618>)
 8001854:	430a      	orrs	r2, r1
 8001856:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001858:	4b40      	ldr	r3, [pc, #256]	; (800195c <HAL_RCC_OscConfig+0x618>)
 800185a:	681a      	ldr	r2, [r3, #0]
 800185c:	4b3f      	ldr	r3, [pc, #252]	; (800195c <HAL_RCC_OscConfig+0x618>)
 800185e:	2180      	movs	r1, #128	; 0x80
 8001860:	0449      	lsls	r1, r1, #17
 8001862:	430a      	orrs	r2, r1
 8001864:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001866:	4b3d      	ldr	r3, [pc, #244]	; (800195c <HAL_RCC_OscConfig+0x618>)
 8001868:	68da      	ldr	r2, [r3, #12]
 800186a:	4b3c      	ldr	r3, [pc, #240]	; (800195c <HAL_RCC_OscConfig+0x618>)
 800186c:	2180      	movs	r1, #128	; 0x80
 800186e:	0549      	lsls	r1, r1, #21
 8001870:	430a      	orrs	r2, r1
 8001872:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001874:	f7ff fada 	bl	8000e2c <HAL_GetTick>
 8001878:	0003      	movs	r3, r0
 800187a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800187c:	e008      	b.n	8001890 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800187e:	f7ff fad5 	bl	8000e2c <HAL_GetTick>
 8001882:	0002      	movs	r2, r0
 8001884:	693b      	ldr	r3, [r7, #16]
 8001886:	1ad3      	subs	r3, r2, r3
 8001888:	2b02      	cmp	r3, #2
 800188a:	d901      	bls.n	8001890 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 800188c:	2303      	movs	r3, #3
 800188e:	e061      	b.n	8001954 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001890:	4b32      	ldr	r3, [pc, #200]	; (800195c <HAL_RCC_OscConfig+0x618>)
 8001892:	681a      	ldr	r2, [r3, #0]
 8001894:	2380      	movs	r3, #128	; 0x80
 8001896:	049b      	lsls	r3, r3, #18
 8001898:	4013      	ands	r3, r2
 800189a:	d0f0      	beq.n	800187e <HAL_RCC_OscConfig+0x53a>
 800189c:	e059      	b.n	8001952 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800189e:	4b2f      	ldr	r3, [pc, #188]	; (800195c <HAL_RCC_OscConfig+0x618>)
 80018a0:	681a      	ldr	r2, [r3, #0]
 80018a2:	4b2e      	ldr	r3, [pc, #184]	; (800195c <HAL_RCC_OscConfig+0x618>)
 80018a4:	4931      	ldr	r1, [pc, #196]	; (800196c <HAL_RCC_OscConfig+0x628>)
 80018a6:	400a      	ands	r2, r1
 80018a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018aa:	f7ff fabf 	bl	8000e2c <HAL_GetTick>
 80018ae:	0003      	movs	r3, r0
 80018b0:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80018b2:	e008      	b.n	80018c6 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018b4:	f7ff faba 	bl	8000e2c <HAL_GetTick>
 80018b8:	0002      	movs	r2, r0
 80018ba:	693b      	ldr	r3, [r7, #16]
 80018bc:	1ad3      	subs	r3, r2, r3
 80018be:	2b02      	cmp	r3, #2
 80018c0:	d901      	bls.n	80018c6 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 80018c2:	2303      	movs	r3, #3
 80018c4:	e046      	b.n	8001954 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80018c6:	4b25      	ldr	r3, [pc, #148]	; (800195c <HAL_RCC_OscConfig+0x618>)
 80018c8:	681a      	ldr	r2, [r3, #0]
 80018ca:	2380      	movs	r3, #128	; 0x80
 80018cc:	049b      	lsls	r3, r3, #18
 80018ce:	4013      	ands	r3, r2
 80018d0:	d1f0      	bne.n	80018b4 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80018d2:	4b22      	ldr	r3, [pc, #136]	; (800195c <HAL_RCC_OscConfig+0x618>)
 80018d4:	68da      	ldr	r2, [r3, #12]
 80018d6:	4b21      	ldr	r3, [pc, #132]	; (800195c <HAL_RCC_OscConfig+0x618>)
 80018d8:	4926      	ldr	r1, [pc, #152]	; (8001974 <HAL_RCC_OscConfig+0x630>)
 80018da:	400a      	ands	r2, r1
 80018dc:	60da      	str	r2, [r3, #12]
 80018de:	e038      	b.n	8001952 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	69db      	ldr	r3, [r3, #28]
 80018e4:	2b01      	cmp	r3, #1
 80018e6:	d101      	bne.n	80018ec <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80018e8:	2301      	movs	r3, #1
 80018ea:	e033      	b.n	8001954 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80018ec:	4b1b      	ldr	r3, [pc, #108]	; (800195c <HAL_RCC_OscConfig+0x618>)
 80018ee:	68db      	ldr	r3, [r3, #12]
 80018f0:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018f2:	697b      	ldr	r3, [r7, #20]
 80018f4:	2203      	movs	r2, #3
 80018f6:	401a      	ands	r2, r3
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	6a1b      	ldr	r3, [r3, #32]
 80018fc:	429a      	cmp	r2, r3
 80018fe:	d126      	bne.n	800194e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001900:	697b      	ldr	r3, [r7, #20]
 8001902:	2270      	movs	r2, #112	; 0x70
 8001904:	401a      	ands	r2, r3
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800190a:	429a      	cmp	r2, r3
 800190c:	d11f      	bne.n	800194e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800190e:	697a      	ldr	r2, [r7, #20]
 8001910:	23fe      	movs	r3, #254	; 0xfe
 8001912:	01db      	lsls	r3, r3, #7
 8001914:	401a      	ands	r2, r3
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800191a:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800191c:	429a      	cmp	r2, r3
 800191e:	d116      	bne.n	800194e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001920:	697a      	ldr	r2, [r7, #20]
 8001922:	23f8      	movs	r3, #248	; 0xf8
 8001924:	039b      	lsls	r3, r3, #14
 8001926:	401a      	ands	r2, r3
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800192c:	429a      	cmp	r2, r3
 800192e:	d10e      	bne.n	800194e <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001930:	697a      	ldr	r2, [r7, #20]
 8001932:	23e0      	movs	r3, #224	; 0xe0
 8001934:	051b      	lsls	r3, r3, #20
 8001936:	401a      	ands	r2, r3
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800193c:	429a      	cmp	r2, r3
 800193e:	d106      	bne.n	800194e <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001940:	697b      	ldr	r3, [r7, #20]
 8001942:	0f5b      	lsrs	r3, r3, #29
 8001944:	075a      	lsls	r2, r3, #29
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800194a:	429a      	cmp	r2, r3
 800194c:	d001      	beq.n	8001952 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 800194e:	2301      	movs	r3, #1
 8001950:	e000      	b.n	8001954 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8001952:	2300      	movs	r3, #0
}
 8001954:	0018      	movs	r0, r3
 8001956:	46bd      	mov	sp, r7
 8001958:	b008      	add	sp, #32
 800195a:	bd80      	pop	{r7, pc}
 800195c:	40021000 	.word	0x40021000
 8001960:	40007000 	.word	0x40007000
 8001964:	00001388 	.word	0x00001388
 8001968:	efffffff 	.word	0xefffffff
 800196c:	feffffff 	.word	0xfeffffff
 8001970:	11c1808c 	.word	0x11c1808c
 8001974:	eefefffc 	.word	0xeefefffc

08001978 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b084      	sub	sp, #16
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
 8001980:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	2b00      	cmp	r3, #0
 8001986:	d101      	bne.n	800198c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001988:	2301      	movs	r3, #1
 800198a:	e0e9      	b.n	8001b60 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800198c:	4b76      	ldr	r3, [pc, #472]	; (8001b68 <HAL_RCC_ClockConfig+0x1f0>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	2207      	movs	r2, #7
 8001992:	4013      	ands	r3, r2
 8001994:	683a      	ldr	r2, [r7, #0]
 8001996:	429a      	cmp	r2, r3
 8001998:	d91e      	bls.n	80019d8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800199a:	4b73      	ldr	r3, [pc, #460]	; (8001b68 <HAL_RCC_ClockConfig+0x1f0>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	2207      	movs	r2, #7
 80019a0:	4393      	bics	r3, r2
 80019a2:	0019      	movs	r1, r3
 80019a4:	4b70      	ldr	r3, [pc, #448]	; (8001b68 <HAL_RCC_ClockConfig+0x1f0>)
 80019a6:	683a      	ldr	r2, [r7, #0]
 80019a8:	430a      	orrs	r2, r1
 80019aa:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80019ac:	f7ff fa3e 	bl	8000e2c <HAL_GetTick>
 80019b0:	0003      	movs	r3, r0
 80019b2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80019b4:	e009      	b.n	80019ca <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019b6:	f7ff fa39 	bl	8000e2c <HAL_GetTick>
 80019ba:	0002      	movs	r2, r0
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	1ad3      	subs	r3, r2, r3
 80019c0:	4a6a      	ldr	r2, [pc, #424]	; (8001b6c <HAL_RCC_ClockConfig+0x1f4>)
 80019c2:	4293      	cmp	r3, r2
 80019c4:	d901      	bls.n	80019ca <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80019c6:	2303      	movs	r3, #3
 80019c8:	e0ca      	b.n	8001b60 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80019ca:	4b67      	ldr	r3, [pc, #412]	; (8001b68 <HAL_RCC_ClockConfig+0x1f0>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	2207      	movs	r2, #7
 80019d0:	4013      	ands	r3, r2
 80019d2:	683a      	ldr	r2, [r7, #0]
 80019d4:	429a      	cmp	r2, r3
 80019d6:	d1ee      	bne.n	80019b6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	2202      	movs	r2, #2
 80019de:	4013      	ands	r3, r2
 80019e0:	d015      	beq.n	8001a0e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	2204      	movs	r2, #4
 80019e8:	4013      	ands	r3, r2
 80019ea:	d006      	beq.n	80019fa <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80019ec:	4b60      	ldr	r3, [pc, #384]	; (8001b70 <HAL_RCC_ClockConfig+0x1f8>)
 80019ee:	689a      	ldr	r2, [r3, #8]
 80019f0:	4b5f      	ldr	r3, [pc, #380]	; (8001b70 <HAL_RCC_ClockConfig+0x1f8>)
 80019f2:	21e0      	movs	r1, #224	; 0xe0
 80019f4:	01c9      	lsls	r1, r1, #7
 80019f6:	430a      	orrs	r2, r1
 80019f8:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019fa:	4b5d      	ldr	r3, [pc, #372]	; (8001b70 <HAL_RCC_ClockConfig+0x1f8>)
 80019fc:	689b      	ldr	r3, [r3, #8]
 80019fe:	4a5d      	ldr	r2, [pc, #372]	; (8001b74 <HAL_RCC_ClockConfig+0x1fc>)
 8001a00:	4013      	ands	r3, r2
 8001a02:	0019      	movs	r1, r3
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	689a      	ldr	r2, [r3, #8]
 8001a08:	4b59      	ldr	r3, [pc, #356]	; (8001b70 <HAL_RCC_ClockConfig+0x1f8>)
 8001a0a:	430a      	orrs	r2, r1
 8001a0c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	2201      	movs	r2, #1
 8001a14:	4013      	ands	r3, r2
 8001a16:	d057      	beq.n	8001ac8 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	685b      	ldr	r3, [r3, #4]
 8001a1c:	2b01      	cmp	r3, #1
 8001a1e:	d107      	bne.n	8001a30 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a20:	4b53      	ldr	r3, [pc, #332]	; (8001b70 <HAL_RCC_ClockConfig+0x1f8>)
 8001a22:	681a      	ldr	r2, [r3, #0]
 8001a24:	2380      	movs	r3, #128	; 0x80
 8001a26:	029b      	lsls	r3, r3, #10
 8001a28:	4013      	ands	r3, r2
 8001a2a:	d12b      	bne.n	8001a84 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	e097      	b.n	8001b60 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	685b      	ldr	r3, [r3, #4]
 8001a34:	2b02      	cmp	r3, #2
 8001a36:	d107      	bne.n	8001a48 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a38:	4b4d      	ldr	r3, [pc, #308]	; (8001b70 <HAL_RCC_ClockConfig+0x1f8>)
 8001a3a:	681a      	ldr	r2, [r3, #0]
 8001a3c:	2380      	movs	r3, #128	; 0x80
 8001a3e:	049b      	lsls	r3, r3, #18
 8001a40:	4013      	ands	r3, r2
 8001a42:	d11f      	bne.n	8001a84 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001a44:	2301      	movs	r3, #1
 8001a46:	e08b      	b.n	8001b60 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	685b      	ldr	r3, [r3, #4]
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d107      	bne.n	8001a60 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a50:	4b47      	ldr	r3, [pc, #284]	; (8001b70 <HAL_RCC_ClockConfig+0x1f8>)
 8001a52:	681a      	ldr	r2, [r3, #0]
 8001a54:	2380      	movs	r3, #128	; 0x80
 8001a56:	00db      	lsls	r3, r3, #3
 8001a58:	4013      	ands	r3, r2
 8001a5a:	d113      	bne.n	8001a84 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	e07f      	b.n	8001b60 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	685b      	ldr	r3, [r3, #4]
 8001a64:	2b03      	cmp	r3, #3
 8001a66:	d106      	bne.n	8001a76 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001a68:	4b41      	ldr	r3, [pc, #260]	; (8001b70 <HAL_RCC_ClockConfig+0x1f8>)
 8001a6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a6c:	2202      	movs	r2, #2
 8001a6e:	4013      	ands	r3, r2
 8001a70:	d108      	bne.n	8001a84 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001a72:	2301      	movs	r3, #1
 8001a74:	e074      	b.n	8001b60 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001a76:	4b3e      	ldr	r3, [pc, #248]	; (8001b70 <HAL_RCC_ClockConfig+0x1f8>)
 8001a78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a7a:	2202      	movs	r2, #2
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	d101      	bne.n	8001a84 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001a80:	2301      	movs	r3, #1
 8001a82:	e06d      	b.n	8001b60 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001a84:	4b3a      	ldr	r3, [pc, #232]	; (8001b70 <HAL_RCC_ClockConfig+0x1f8>)
 8001a86:	689b      	ldr	r3, [r3, #8]
 8001a88:	2207      	movs	r2, #7
 8001a8a:	4393      	bics	r3, r2
 8001a8c:	0019      	movs	r1, r3
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	685a      	ldr	r2, [r3, #4]
 8001a92:	4b37      	ldr	r3, [pc, #220]	; (8001b70 <HAL_RCC_ClockConfig+0x1f8>)
 8001a94:	430a      	orrs	r2, r1
 8001a96:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001a98:	f7ff f9c8 	bl	8000e2c <HAL_GetTick>
 8001a9c:	0003      	movs	r3, r0
 8001a9e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001aa0:	e009      	b.n	8001ab6 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001aa2:	f7ff f9c3 	bl	8000e2c <HAL_GetTick>
 8001aa6:	0002      	movs	r2, r0
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	1ad3      	subs	r3, r2, r3
 8001aac:	4a2f      	ldr	r2, [pc, #188]	; (8001b6c <HAL_RCC_ClockConfig+0x1f4>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d901      	bls.n	8001ab6 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8001ab2:	2303      	movs	r3, #3
 8001ab4:	e054      	b.n	8001b60 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ab6:	4b2e      	ldr	r3, [pc, #184]	; (8001b70 <HAL_RCC_ClockConfig+0x1f8>)
 8001ab8:	689b      	ldr	r3, [r3, #8]
 8001aba:	2238      	movs	r2, #56	; 0x38
 8001abc:	401a      	ands	r2, r3
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	685b      	ldr	r3, [r3, #4]
 8001ac2:	00db      	lsls	r3, r3, #3
 8001ac4:	429a      	cmp	r2, r3
 8001ac6:	d1ec      	bne.n	8001aa2 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001ac8:	4b27      	ldr	r3, [pc, #156]	; (8001b68 <HAL_RCC_ClockConfig+0x1f0>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	2207      	movs	r2, #7
 8001ace:	4013      	ands	r3, r2
 8001ad0:	683a      	ldr	r2, [r7, #0]
 8001ad2:	429a      	cmp	r2, r3
 8001ad4:	d21e      	bcs.n	8001b14 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ad6:	4b24      	ldr	r3, [pc, #144]	; (8001b68 <HAL_RCC_ClockConfig+0x1f0>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	2207      	movs	r2, #7
 8001adc:	4393      	bics	r3, r2
 8001ade:	0019      	movs	r1, r3
 8001ae0:	4b21      	ldr	r3, [pc, #132]	; (8001b68 <HAL_RCC_ClockConfig+0x1f0>)
 8001ae2:	683a      	ldr	r2, [r7, #0]
 8001ae4:	430a      	orrs	r2, r1
 8001ae6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001ae8:	f7ff f9a0 	bl	8000e2c <HAL_GetTick>
 8001aec:	0003      	movs	r3, r0
 8001aee:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001af0:	e009      	b.n	8001b06 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001af2:	f7ff f99b 	bl	8000e2c <HAL_GetTick>
 8001af6:	0002      	movs	r2, r0
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	1ad3      	subs	r3, r2, r3
 8001afc:	4a1b      	ldr	r2, [pc, #108]	; (8001b6c <HAL_RCC_ClockConfig+0x1f4>)
 8001afe:	4293      	cmp	r3, r2
 8001b00:	d901      	bls.n	8001b06 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8001b02:	2303      	movs	r3, #3
 8001b04:	e02c      	b.n	8001b60 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001b06:	4b18      	ldr	r3, [pc, #96]	; (8001b68 <HAL_RCC_ClockConfig+0x1f0>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	2207      	movs	r2, #7
 8001b0c:	4013      	ands	r3, r2
 8001b0e:	683a      	ldr	r2, [r7, #0]
 8001b10:	429a      	cmp	r2, r3
 8001b12:	d1ee      	bne.n	8001af2 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	2204      	movs	r2, #4
 8001b1a:	4013      	ands	r3, r2
 8001b1c:	d009      	beq.n	8001b32 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001b1e:	4b14      	ldr	r3, [pc, #80]	; (8001b70 <HAL_RCC_ClockConfig+0x1f8>)
 8001b20:	689b      	ldr	r3, [r3, #8]
 8001b22:	4a15      	ldr	r2, [pc, #84]	; (8001b78 <HAL_RCC_ClockConfig+0x200>)
 8001b24:	4013      	ands	r3, r2
 8001b26:	0019      	movs	r1, r3
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	68da      	ldr	r2, [r3, #12]
 8001b2c:	4b10      	ldr	r3, [pc, #64]	; (8001b70 <HAL_RCC_ClockConfig+0x1f8>)
 8001b2e:	430a      	orrs	r2, r1
 8001b30:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001b32:	f000 f829 	bl	8001b88 <HAL_RCC_GetSysClockFreq>
 8001b36:	0001      	movs	r1, r0
 8001b38:	4b0d      	ldr	r3, [pc, #52]	; (8001b70 <HAL_RCC_ClockConfig+0x1f8>)
 8001b3a:	689b      	ldr	r3, [r3, #8]
 8001b3c:	0a1b      	lsrs	r3, r3, #8
 8001b3e:	220f      	movs	r2, #15
 8001b40:	401a      	ands	r2, r3
 8001b42:	4b0e      	ldr	r3, [pc, #56]	; (8001b7c <HAL_RCC_ClockConfig+0x204>)
 8001b44:	0092      	lsls	r2, r2, #2
 8001b46:	58d3      	ldr	r3, [r2, r3]
 8001b48:	221f      	movs	r2, #31
 8001b4a:	4013      	ands	r3, r2
 8001b4c:	000a      	movs	r2, r1
 8001b4e:	40da      	lsrs	r2, r3
 8001b50:	4b0b      	ldr	r3, [pc, #44]	; (8001b80 <HAL_RCC_ClockConfig+0x208>)
 8001b52:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001b54:	4b0b      	ldr	r3, [pc, #44]	; (8001b84 <HAL_RCC_ClockConfig+0x20c>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	0018      	movs	r0, r3
 8001b5a:	f7ff f90b 	bl	8000d74 <HAL_InitTick>
 8001b5e:	0003      	movs	r3, r0
}
 8001b60:	0018      	movs	r0, r3
 8001b62:	46bd      	mov	sp, r7
 8001b64:	b004      	add	sp, #16
 8001b66:	bd80      	pop	{r7, pc}
 8001b68:	40022000 	.word	0x40022000
 8001b6c:	00001388 	.word	0x00001388
 8001b70:	40021000 	.word	0x40021000
 8001b74:	fffff0ff 	.word	0xfffff0ff
 8001b78:	ffff8fff 	.word	0xffff8fff
 8001b7c:	080034e4 	.word	0x080034e4
 8001b80:	20000000 	.word	0x20000000
 8001b84:	20000004 	.word	0x20000004

08001b88 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b086      	sub	sp, #24
 8001b8c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b8e:	4b3c      	ldr	r3, [pc, #240]	; (8001c80 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001b90:	689b      	ldr	r3, [r3, #8]
 8001b92:	2238      	movs	r2, #56	; 0x38
 8001b94:	4013      	ands	r3, r2
 8001b96:	d10f      	bne.n	8001bb8 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001b98:	4b39      	ldr	r3, [pc, #228]	; (8001c80 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	0adb      	lsrs	r3, r3, #11
 8001b9e:	2207      	movs	r2, #7
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	2201      	movs	r2, #1
 8001ba4:	409a      	lsls	r2, r3
 8001ba6:	0013      	movs	r3, r2
 8001ba8:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001baa:	6839      	ldr	r1, [r7, #0]
 8001bac:	4835      	ldr	r0, [pc, #212]	; (8001c84 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001bae:	f7fe fab1 	bl	8000114 <__udivsi3>
 8001bb2:	0003      	movs	r3, r0
 8001bb4:	613b      	str	r3, [r7, #16]
 8001bb6:	e05d      	b.n	8001c74 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001bb8:	4b31      	ldr	r3, [pc, #196]	; (8001c80 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001bba:	689b      	ldr	r3, [r3, #8]
 8001bbc:	2238      	movs	r2, #56	; 0x38
 8001bbe:	4013      	ands	r3, r2
 8001bc0:	2b08      	cmp	r3, #8
 8001bc2:	d102      	bne.n	8001bca <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001bc4:	4b30      	ldr	r3, [pc, #192]	; (8001c88 <HAL_RCC_GetSysClockFreq+0x100>)
 8001bc6:	613b      	str	r3, [r7, #16]
 8001bc8:	e054      	b.n	8001c74 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001bca:	4b2d      	ldr	r3, [pc, #180]	; (8001c80 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001bcc:	689b      	ldr	r3, [r3, #8]
 8001bce:	2238      	movs	r2, #56	; 0x38
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	2b10      	cmp	r3, #16
 8001bd4:	d138      	bne.n	8001c48 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001bd6:	4b2a      	ldr	r3, [pc, #168]	; (8001c80 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001bd8:	68db      	ldr	r3, [r3, #12]
 8001bda:	2203      	movs	r2, #3
 8001bdc:	4013      	ands	r3, r2
 8001bde:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001be0:	4b27      	ldr	r3, [pc, #156]	; (8001c80 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001be2:	68db      	ldr	r3, [r3, #12]
 8001be4:	091b      	lsrs	r3, r3, #4
 8001be6:	2207      	movs	r2, #7
 8001be8:	4013      	ands	r3, r2
 8001bea:	3301      	adds	r3, #1
 8001bec:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	2b03      	cmp	r3, #3
 8001bf2:	d10d      	bne.n	8001c10 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001bf4:	68b9      	ldr	r1, [r7, #8]
 8001bf6:	4824      	ldr	r0, [pc, #144]	; (8001c88 <HAL_RCC_GetSysClockFreq+0x100>)
 8001bf8:	f7fe fa8c 	bl	8000114 <__udivsi3>
 8001bfc:	0003      	movs	r3, r0
 8001bfe:	0019      	movs	r1, r3
 8001c00:	4b1f      	ldr	r3, [pc, #124]	; (8001c80 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001c02:	68db      	ldr	r3, [r3, #12]
 8001c04:	0a1b      	lsrs	r3, r3, #8
 8001c06:	227f      	movs	r2, #127	; 0x7f
 8001c08:	4013      	ands	r3, r2
 8001c0a:	434b      	muls	r3, r1
 8001c0c:	617b      	str	r3, [r7, #20]
        break;
 8001c0e:	e00d      	b.n	8001c2c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001c10:	68b9      	ldr	r1, [r7, #8]
 8001c12:	481c      	ldr	r0, [pc, #112]	; (8001c84 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001c14:	f7fe fa7e 	bl	8000114 <__udivsi3>
 8001c18:	0003      	movs	r3, r0
 8001c1a:	0019      	movs	r1, r3
 8001c1c:	4b18      	ldr	r3, [pc, #96]	; (8001c80 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001c1e:	68db      	ldr	r3, [r3, #12]
 8001c20:	0a1b      	lsrs	r3, r3, #8
 8001c22:	227f      	movs	r2, #127	; 0x7f
 8001c24:	4013      	ands	r3, r2
 8001c26:	434b      	muls	r3, r1
 8001c28:	617b      	str	r3, [r7, #20]
        break;
 8001c2a:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001c2c:	4b14      	ldr	r3, [pc, #80]	; (8001c80 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001c2e:	68db      	ldr	r3, [r3, #12]
 8001c30:	0f5b      	lsrs	r3, r3, #29
 8001c32:	2207      	movs	r2, #7
 8001c34:	4013      	ands	r3, r2
 8001c36:	3301      	adds	r3, #1
 8001c38:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8001c3a:	6879      	ldr	r1, [r7, #4]
 8001c3c:	6978      	ldr	r0, [r7, #20]
 8001c3e:	f7fe fa69 	bl	8000114 <__udivsi3>
 8001c42:	0003      	movs	r3, r0
 8001c44:	613b      	str	r3, [r7, #16]
 8001c46:	e015      	b.n	8001c74 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001c48:	4b0d      	ldr	r3, [pc, #52]	; (8001c80 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001c4a:	689b      	ldr	r3, [r3, #8]
 8001c4c:	2238      	movs	r2, #56	; 0x38
 8001c4e:	4013      	ands	r3, r2
 8001c50:	2b20      	cmp	r3, #32
 8001c52:	d103      	bne.n	8001c5c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001c54:	2380      	movs	r3, #128	; 0x80
 8001c56:	021b      	lsls	r3, r3, #8
 8001c58:	613b      	str	r3, [r7, #16]
 8001c5a:	e00b      	b.n	8001c74 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001c5c:	4b08      	ldr	r3, [pc, #32]	; (8001c80 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001c5e:	689b      	ldr	r3, [r3, #8]
 8001c60:	2238      	movs	r2, #56	; 0x38
 8001c62:	4013      	ands	r3, r2
 8001c64:	2b18      	cmp	r3, #24
 8001c66:	d103      	bne.n	8001c70 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001c68:	23fa      	movs	r3, #250	; 0xfa
 8001c6a:	01db      	lsls	r3, r3, #7
 8001c6c:	613b      	str	r3, [r7, #16]
 8001c6e:	e001      	b.n	8001c74 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001c70:	2300      	movs	r3, #0
 8001c72:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001c74:	693b      	ldr	r3, [r7, #16]
}
 8001c76:	0018      	movs	r0, r3
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	b006      	add	sp, #24
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	46c0      	nop			; (mov r8, r8)
 8001c80:	40021000 	.word	0x40021000
 8001c84:	00f42400 	.word	0x00f42400
 8001c88:	007a1200 	.word	0x007a1200

08001c8c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001c90:	4b02      	ldr	r3, [pc, #8]	; (8001c9c <HAL_RCC_GetHCLKFreq+0x10>)
 8001c92:	681b      	ldr	r3, [r3, #0]
}
 8001c94:	0018      	movs	r0, r3
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	46c0      	nop			; (mov r8, r8)
 8001c9c:	20000000 	.word	0x20000000

08001ca0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ca0:	b5b0      	push	{r4, r5, r7, lr}
 8001ca2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8001ca4:	f7ff fff2 	bl	8001c8c <HAL_RCC_GetHCLKFreq>
 8001ca8:	0004      	movs	r4, r0
 8001caa:	f7ff fb3f 	bl	800132c <LL_RCC_GetAPB1Prescaler>
 8001cae:	0003      	movs	r3, r0
 8001cb0:	0b1a      	lsrs	r2, r3, #12
 8001cb2:	4b05      	ldr	r3, [pc, #20]	; (8001cc8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001cb4:	0092      	lsls	r2, r2, #2
 8001cb6:	58d3      	ldr	r3, [r2, r3]
 8001cb8:	221f      	movs	r2, #31
 8001cba:	4013      	ands	r3, r2
 8001cbc:	40dc      	lsrs	r4, r3
 8001cbe:	0023      	movs	r3, r4
}
 8001cc0:	0018      	movs	r0, r3
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bdb0      	pop	{r4, r5, r7, pc}
 8001cc6:	46c0      	nop			; (mov r8, r8)
 8001cc8:	08003524 	.word	0x08003524

08001ccc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b086      	sub	sp, #24
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8001cd4:	2313      	movs	r3, #19
 8001cd6:	18fb      	adds	r3, r7, r3
 8001cd8:	2200      	movs	r2, #0
 8001cda:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001cdc:	2312      	movs	r3, #18
 8001cde:	18fb      	adds	r3, r7, r3
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681a      	ldr	r2, [r3, #0]
 8001ce8:	2380      	movs	r3, #128	; 0x80
 8001cea:	029b      	lsls	r3, r3, #10
 8001cec:	4013      	ands	r3, r2
 8001cee:	d100      	bne.n	8001cf2 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8001cf0:	e0a3      	b.n	8001e3a <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001cf2:	2011      	movs	r0, #17
 8001cf4:	183b      	adds	r3, r7, r0
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001cfa:	4ba5      	ldr	r3, [pc, #660]	; (8001f90 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001cfc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001cfe:	2380      	movs	r3, #128	; 0x80
 8001d00:	055b      	lsls	r3, r3, #21
 8001d02:	4013      	ands	r3, r2
 8001d04:	d110      	bne.n	8001d28 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d06:	4ba2      	ldr	r3, [pc, #648]	; (8001f90 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001d08:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001d0a:	4ba1      	ldr	r3, [pc, #644]	; (8001f90 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001d0c:	2180      	movs	r1, #128	; 0x80
 8001d0e:	0549      	lsls	r1, r1, #21
 8001d10:	430a      	orrs	r2, r1
 8001d12:	63da      	str	r2, [r3, #60]	; 0x3c
 8001d14:	4b9e      	ldr	r3, [pc, #632]	; (8001f90 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001d16:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001d18:	2380      	movs	r3, #128	; 0x80
 8001d1a:	055b      	lsls	r3, r3, #21
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	60bb      	str	r3, [r7, #8]
 8001d20:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d22:	183b      	adds	r3, r7, r0
 8001d24:	2201      	movs	r2, #1
 8001d26:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001d28:	4b9a      	ldr	r3, [pc, #616]	; (8001f94 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8001d2a:	681a      	ldr	r2, [r3, #0]
 8001d2c:	4b99      	ldr	r3, [pc, #612]	; (8001f94 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8001d2e:	2180      	movs	r1, #128	; 0x80
 8001d30:	0049      	lsls	r1, r1, #1
 8001d32:	430a      	orrs	r2, r1
 8001d34:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001d36:	f7ff f879 	bl	8000e2c <HAL_GetTick>
 8001d3a:	0003      	movs	r3, r0
 8001d3c:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001d3e:	e00b      	b.n	8001d58 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d40:	f7ff f874 	bl	8000e2c <HAL_GetTick>
 8001d44:	0002      	movs	r2, r0
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	1ad3      	subs	r3, r2, r3
 8001d4a:	2b02      	cmp	r3, #2
 8001d4c:	d904      	bls.n	8001d58 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8001d4e:	2313      	movs	r3, #19
 8001d50:	18fb      	adds	r3, r7, r3
 8001d52:	2203      	movs	r2, #3
 8001d54:	701a      	strb	r2, [r3, #0]
        break;
 8001d56:	e005      	b.n	8001d64 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001d58:	4b8e      	ldr	r3, [pc, #568]	; (8001f94 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8001d5a:	681a      	ldr	r2, [r3, #0]
 8001d5c:	2380      	movs	r3, #128	; 0x80
 8001d5e:	005b      	lsls	r3, r3, #1
 8001d60:	4013      	ands	r3, r2
 8001d62:	d0ed      	beq.n	8001d40 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8001d64:	2313      	movs	r3, #19
 8001d66:	18fb      	adds	r3, r7, r3
 8001d68:	781b      	ldrb	r3, [r3, #0]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d154      	bne.n	8001e18 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001d6e:	4b88      	ldr	r3, [pc, #544]	; (8001f90 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001d70:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001d72:	23c0      	movs	r3, #192	; 0xc0
 8001d74:	009b      	lsls	r3, r3, #2
 8001d76:	4013      	ands	r3, r2
 8001d78:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001d7a:	697b      	ldr	r3, [r7, #20]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d019      	beq.n	8001db4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d84:	697a      	ldr	r2, [r7, #20]
 8001d86:	429a      	cmp	r2, r3
 8001d88:	d014      	beq.n	8001db4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001d8a:	4b81      	ldr	r3, [pc, #516]	; (8001f90 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001d8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d8e:	4a82      	ldr	r2, [pc, #520]	; (8001f98 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8001d90:	4013      	ands	r3, r2
 8001d92:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001d94:	4b7e      	ldr	r3, [pc, #504]	; (8001f90 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001d96:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001d98:	4b7d      	ldr	r3, [pc, #500]	; (8001f90 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001d9a:	2180      	movs	r1, #128	; 0x80
 8001d9c:	0249      	lsls	r1, r1, #9
 8001d9e:	430a      	orrs	r2, r1
 8001da0:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001da2:	4b7b      	ldr	r3, [pc, #492]	; (8001f90 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001da4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001da6:	4b7a      	ldr	r3, [pc, #488]	; (8001f90 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001da8:	497c      	ldr	r1, [pc, #496]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8001daa:	400a      	ands	r2, r1
 8001dac:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001dae:	4b78      	ldr	r3, [pc, #480]	; (8001f90 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001db0:	697a      	ldr	r2, [r7, #20]
 8001db2:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001db4:	697b      	ldr	r3, [r7, #20]
 8001db6:	2201      	movs	r2, #1
 8001db8:	4013      	ands	r3, r2
 8001dba:	d016      	beq.n	8001dea <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dbc:	f7ff f836 	bl	8000e2c <HAL_GetTick>
 8001dc0:	0003      	movs	r3, r0
 8001dc2:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001dc4:	e00c      	b.n	8001de0 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001dc6:	f7ff f831 	bl	8000e2c <HAL_GetTick>
 8001dca:	0002      	movs	r2, r0
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	1ad3      	subs	r3, r2, r3
 8001dd0:	4a73      	ldr	r2, [pc, #460]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d904      	bls.n	8001de0 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8001dd6:	2313      	movs	r3, #19
 8001dd8:	18fb      	adds	r3, r7, r3
 8001dda:	2203      	movs	r2, #3
 8001ddc:	701a      	strb	r2, [r3, #0]
            break;
 8001dde:	e004      	b.n	8001dea <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001de0:	4b6b      	ldr	r3, [pc, #428]	; (8001f90 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001de2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001de4:	2202      	movs	r2, #2
 8001de6:	4013      	ands	r3, r2
 8001de8:	d0ed      	beq.n	8001dc6 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8001dea:	2313      	movs	r3, #19
 8001dec:	18fb      	adds	r3, r7, r3
 8001dee:	781b      	ldrb	r3, [r3, #0]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d10a      	bne.n	8001e0a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001df4:	4b66      	ldr	r3, [pc, #408]	; (8001f90 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001df6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001df8:	4a67      	ldr	r2, [pc, #412]	; (8001f98 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8001dfa:	4013      	ands	r3, r2
 8001dfc:	0019      	movs	r1, r3
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e02:	4b63      	ldr	r3, [pc, #396]	; (8001f90 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001e04:	430a      	orrs	r2, r1
 8001e06:	65da      	str	r2, [r3, #92]	; 0x5c
 8001e08:	e00c      	b.n	8001e24 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001e0a:	2312      	movs	r3, #18
 8001e0c:	18fb      	adds	r3, r7, r3
 8001e0e:	2213      	movs	r2, #19
 8001e10:	18ba      	adds	r2, r7, r2
 8001e12:	7812      	ldrb	r2, [r2, #0]
 8001e14:	701a      	strb	r2, [r3, #0]
 8001e16:	e005      	b.n	8001e24 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001e18:	2312      	movs	r3, #18
 8001e1a:	18fb      	adds	r3, r7, r3
 8001e1c:	2213      	movs	r2, #19
 8001e1e:	18ba      	adds	r2, r7, r2
 8001e20:	7812      	ldrb	r2, [r2, #0]
 8001e22:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001e24:	2311      	movs	r3, #17
 8001e26:	18fb      	adds	r3, r7, r3
 8001e28:	781b      	ldrb	r3, [r3, #0]
 8001e2a:	2b01      	cmp	r3, #1
 8001e2c:	d105      	bne.n	8001e3a <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e2e:	4b58      	ldr	r3, [pc, #352]	; (8001f90 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001e30:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001e32:	4b57      	ldr	r3, [pc, #348]	; (8001f90 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001e34:	495b      	ldr	r1, [pc, #364]	; (8001fa4 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8001e36:	400a      	ands	r2, r1
 8001e38:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	2201      	movs	r2, #1
 8001e40:	4013      	ands	r3, r2
 8001e42:	d009      	beq.n	8001e58 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001e44:	4b52      	ldr	r3, [pc, #328]	; (8001f90 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001e46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e48:	2203      	movs	r2, #3
 8001e4a:	4393      	bics	r3, r2
 8001e4c:	0019      	movs	r1, r3
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	685a      	ldr	r2, [r3, #4]
 8001e52:	4b4f      	ldr	r3, [pc, #316]	; (8001f90 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001e54:	430a      	orrs	r2, r1
 8001e56:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	2210      	movs	r2, #16
 8001e5e:	4013      	ands	r3, r2
 8001e60:	d009      	beq.n	8001e76 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001e62:	4b4b      	ldr	r3, [pc, #300]	; (8001f90 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001e64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e66:	4a50      	ldr	r2, [pc, #320]	; (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8001e68:	4013      	ands	r3, r2
 8001e6a:	0019      	movs	r1, r3
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	689a      	ldr	r2, [r3, #8]
 8001e70:	4b47      	ldr	r3, [pc, #284]	; (8001f90 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001e72:	430a      	orrs	r2, r1
 8001e74:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681a      	ldr	r2, [r3, #0]
 8001e7a:	2380      	movs	r3, #128	; 0x80
 8001e7c:	009b      	lsls	r3, r3, #2
 8001e7e:	4013      	ands	r3, r2
 8001e80:	d009      	beq.n	8001e96 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001e82:	4b43      	ldr	r3, [pc, #268]	; (8001f90 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001e84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e86:	4a49      	ldr	r2, [pc, #292]	; (8001fac <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8001e88:	4013      	ands	r3, r2
 8001e8a:	0019      	movs	r1, r3
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	695a      	ldr	r2, [r3, #20]
 8001e90:	4b3f      	ldr	r3, [pc, #252]	; (8001f90 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001e92:	430a      	orrs	r2, r1
 8001e94:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681a      	ldr	r2, [r3, #0]
 8001e9a:	2380      	movs	r3, #128	; 0x80
 8001e9c:	00db      	lsls	r3, r3, #3
 8001e9e:	4013      	ands	r3, r2
 8001ea0:	d009      	beq.n	8001eb6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8001ea2:	4b3b      	ldr	r3, [pc, #236]	; (8001f90 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001ea4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ea6:	4a42      	ldr	r2, [pc, #264]	; (8001fb0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	0019      	movs	r1, r3
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	699a      	ldr	r2, [r3, #24]
 8001eb0:	4b37      	ldr	r3, [pc, #220]	; (8001f90 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001eb2:	430a      	orrs	r2, r1
 8001eb4:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	2220      	movs	r2, #32
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	d009      	beq.n	8001ed4 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001ec0:	4b33      	ldr	r3, [pc, #204]	; (8001f90 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001ec2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ec4:	4a3b      	ldr	r2, [pc, #236]	; (8001fb4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8001ec6:	4013      	ands	r3, r2
 8001ec8:	0019      	movs	r1, r3
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	68da      	ldr	r2, [r3, #12]
 8001ece:	4b30      	ldr	r3, [pc, #192]	; (8001f90 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001ed0:	430a      	orrs	r2, r1
 8001ed2:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681a      	ldr	r2, [r3, #0]
 8001ed8:	2380      	movs	r3, #128	; 0x80
 8001eda:	01db      	lsls	r3, r3, #7
 8001edc:	4013      	ands	r3, r2
 8001ede:	d015      	beq.n	8001f0c <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001ee0:	4b2b      	ldr	r3, [pc, #172]	; (8001f90 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001ee2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ee4:	009b      	lsls	r3, r3, #2
 8001ee6:	0899      	lsrs	r1, r3, #2
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	69da      	ldr	r2, [r3, #28]
 8001eec:	4b28      	ldr	r3, [pc, #160]	; (8001f90 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001eee:	430a      	orrs	r2, r1
 8001ef0:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	69da      	ldr	r2, [r3, #28]
 8001ef6:	2380      	movs	r3, #128	; 0x80
 8001ef8:	05db      	lsls	r3, r3, #23
 8001efa:	429a      	cmp	r2, r3
 8001efc:	d106      	bne.n	8001f0c <HAL_RCCEx_PeriphCLKConfig+0x240>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001efe:	4b24      	ldr	r3, [pc, #144]	; (8001f90 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001f00:	68da      	ldr	r2, [r3, #12]
 8001f02:	4b23      	ldr	r3, [pc, #140]	; (8001f90 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001f04:	2180      	movs	r1, #128	; 0x80
 8001f06:	0249      	lsls	r1, r1, #9
 8001f08:	430a      	orrs	r2, r1
 8001f0a:	60da      	str	r2, [r3, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681a      	ldr	r2, [r3, #0]
 8001f10:	2380      	movs	r3, #128	; 0x80
 8001f12:	039b      	lsls	r3, r3, #14
 8001f14:	4013      	ands	r3, r2
 8001f16:	d016      	beq.n	8001f46 <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8001f18:	4b1d      	ldr	r3, [pc, #116]	; (8001f90 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001f1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f1c:	4a26      	ldr	r2, [pc, #152]	; (8001fb8 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8001f1e:	4013      	ands	r3, r2
 8001f20:	0019      	movs	r1, r3
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6a1a      	ldr	r2, [r3, #32]
 8001f26:	4b1a      	ldr	r3, [pc, #104]	; (8001f90 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001f28:	430a      	orrs	r2, r1
 8001f2a:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6a1a      	ldr	r2, [r3, #32]
 8001f30:	2380      	movs	r3, #128	; 0x80
 8001f32:	03db      	lsls	r3, r3, #15
 8001f34:	429a      	cmp	r2, r3
 8001f36:	d106      	bne.n	8001f46 <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8001f38:	4b15      	ldr	r3, [pc, #84]	; (8001f90 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001f3a:	68da      	ldr	r2, [r3, #12]
 8001f3c:	4b14      	ldr	r3, [pc, #80]	; (8001f90 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001f3e:	2180      	movs	r1, #128	; 0x80
 8001f40:	0449      	lsls	r1, r1, #17
 8001f42:	430a      	orrs	r2, r1
 8001f44:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681a      	ldr	r2, [r3, #0]
 8001f4a:	2380      	movs	r3, #128	; 0x80
 8001f4c:	011b      	lsls	r3, r3, #4
 8001f4e:	4013      	ands	r3, r2
 8001f50:	d016      	beq.n	8001f80 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8001f52:	4b0f      	ldr	r3, [pc, #60]	; (8001f90 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001f54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f56:	4a19      	ldr	r2, [pc, #100]	; (8001fbc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001f58:	4013      	ands	r3, r2
 8001f5a:	0019      	movs	r1, r3
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	691a      	ldr	r2, [r3, #16]
 8001f60:	4b0b      	ldr	r3, [pc, #44]	; (8001f90 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001f62:	430a      	orrs	r2, r1
 8001f64:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	691a      	ldr	r2, [r3, #16]
 8001f6a:	2380      	movs	r3, #128	; 0x80
 8001f6c:	01db      	lsls	r3, r3, #7
 8001f6e:	429a      	cmp	r2, r3
 8001f70:	d106      	bne.n	8001f80 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001f72:	4b07      	ldr	r3, [pc, #28]	; (8001f90 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001f74:	68da      	ldr	r2, [r3, #12]
 8001f76:	4b06      	ldr	r3, [pc, #24]	; (8001f90 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001f78:	2180      	movs	r1, #128	; 0x80
 8001f7a:	0249      	lsls	r1, r1, #9
 8001f7c:	430a      	orrs	r2, r1
 8001f7e:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8001f80:	2312      	movs	r3, #18
 8001f82:	18fb      	adds	r3, r7, r3
 8001f84:	781b      	ldrb	r3, [r3, #0]
}
 8001f86:	0018      	movs	r0, r3
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	b006      	add	sp, #24
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	46c0      	nop			; (mov r8, r8)
 8001f90:	40021000 	.word	0x40021000
 8001f94:	40007000 	.word	0x40007000
 8001f98:	fffffcff 	.word	0xfffffcff
 8001f9c:	fffeffff 	.word	0xfffeffff
 8001fa0:	00001388 	.word	0x00001388
 8001fa4:	efffffff 	.word	0xefffffff
 8001fa8:	fffff3ff 	.word	0xfffff3ff
 8001fac:	fff3ffff 	.word	0xfff3ffff
 8001fb0:	ffcfffff 	.word	0xffcfffff
 8001fb4:	ffffcfff 	.word	0xffffcfff
 8001fb8:	ffbfffff 	.word	0xffbfffff
 8001fbc:	ffff3fff 	.word	0xffff3fff

08001fc0 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8001fc0:	b5b0      	push	{r4, r5, r7, lr}
 8001fc2:	b084      	sub	sp, #16
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001fc8:	230f      	movs	r3, #15
 8001fca:	18fb      	adds	r3, r7, r3
 8001fcc:	2201      	movs	r2, #1
 8001fce:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d100      	bne.n	8001fd8 <HAL_RTC_Init+0x18>
 8001fd6:	e08c      	b.n	80020f2 <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	2229      	movs	r2, #41	; 0x29
 8001fdc:	5c9b      	ldrb	r3, [r3, r2]
 8001fde:	b2db      	uxtb	r3, r3
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d10b      	bne.n	8001ffc <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2228      	movs	r2, #40	; 0x28
 8001fe8:	2100      	movs	r1, #0
 8001fea:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2288      	movs	r2, #136	; 0x88
 8001ff0:	0212      	lsls	r2, r2, #8
 8001ff2:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	0018      	movs	r0, r3
 8001ff8:	f7fe fd7e 	bl	8000af8 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2229      	movs	r2, #41	; 0x29
 8002000:	2102      	movs	r1, #2
 8002002:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	68db      	ldr	r3, [r3, #12]
 800200a:	2210      	movs	r2, #16
 800200c:	4013      	ands	r3, r2
 800200e:	2b10      	cmp	r3, #16
 8002010:	d062      	beq.n	80020d8 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	22ca      	movs	r2, #202	; 0xca
 8002018:	625a      	str	r2, [r3, #36]	; 0x24
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	2253      	movs	r2, #83	; 0x53
 8002020:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8002022:	250f      	movs	r5, #15
 8002024:	197c      	adds	r4, r7, r5
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	0018      	movs	r0, r3
 800202a:	f000 faf2 	bl	8002612 <RTC_EnterInitMode>
 800202e:	0003      	movs	r3, r0
 8002030:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 8002032:	0028      	movs	r0, r5
 8002034:	183b      	adds	r3, r7, r0
 8002036:	781b      	ldrb	r3, [r3, #0]
 8002038:	2b00      	cmp	r3, #0
 800203a:	d12c      	bne.n	8002096 <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	699a      	ldr	r2, [r3, #24]
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	492e      	ldr	r1, [pc, #184]	; (8002100 <HAL_RTC_Init+0x140>)
 8002048:	400a      	ands	r2, r1
 800204a:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	6999      	ldr	r1, [r3, #24]
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	689a      	ldr	r2, [r3, #8]
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	695b      	ldr	r3, [r3, #20]
 800205a:	431a      	orrs	r2, r3
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	69db      	ldr	r3, [r3, #28]
 8002060:	431a      	orrs	r2, r3
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	430a      	orrs	r2, r1
 8002068:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	687a      	ldr	r2, [r7, #4]
 8002070:	6912      	ldr	r2, [r2, #16]
 8002072:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	6919      	ldr	r1, [r3, #16]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	68db      	ldr	r3, [r3, #12]
 800207e:	041a      	lsls	r2, r3, #16
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	430a      	orrs	r2, r1
 8002086:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8002088:	183c      	adds	r4, r7, r0
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	0018      	movs	r0, r3
 800208e:	f000 fb03 	bl	8002698 <RTC_ExitInitMode>
 8002092:	0003      	movs	r3, r0
 8002094:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 8002096:	230f      	movs	r3, #15
 8002098:	18fb      	adds	r3, r7, r3
 800209a:	781b      	ldrb	r3, [r3, #0]
 800209c:	2b00      	cmp	r3, #0
 800209e:	d116      	bne.n	80020ce <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	699a      	ldr	r2, [r3, #24]
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	00d2      	lsls	r2, r2, #3
 80020ac:	08d2      	lsrs	r2, r2, #3
 80020ae:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	6999      	ldr	r1, [r3, #24]
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6a1b      	ldr	r3, [r3, #32]
 80020be:	431a      	orrs	r2, r3
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	699b      	ldr	r3, [r3, #24]
 80020c4:	431a      	orrs	r2, r3
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	430a      	orrs	r2, r1
 80020cc:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	22ff      	movs	r2, #255	; 0xff
 80020d4:	625a      	str	r2, [r3, #36]	; 0x24
 80020d6:	e003      	b.n	80020e0 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 80020d8:	230f      	movs	r3, #15
 80020da:	18fb      	adds	r3, r7, r3
 80020dc:	2200      	movs	r2, #0
 80020de:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 80020e0:	230f      	movs	r3, #15
 80020e2:	18fb      	adds	r3, r7, r3
 80020e4:	781b      	ldrb	r3, [r3, #0]
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d103      	bne.n	80020f2 <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2229      	movs	r2, #41	; 0x29
 80020ee:	2101      	movs	r1, #1
 80020f0:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 80020f2:	230f      	movs	r3, #15
 80020f4:	18fb      	adds	r3, r7, r3
 80020f6:	781b      	ldrb	r3, [r3, #0]
}
 80020f8:	0018      	movs	r0, r3
 80020fa:	46bd      	mov	sp, r7
 80020fc:	b004      	add	sp, #16
 80020fe:	bdb0      	pop	{r4, r5, r7, pc}
 8002100:	fb8fffbf 	.word	0xfb8fffbf

08002104 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002104:	b5b0      	push	{r4, r5, r7, lr}
 8002106:	b086      	sub	sp, #24
 8002108:	af00      	add	r7, sp, #0
 800210a:	60f8      	str	r0, [r7, #12]
 800210c:	60b9      	str	r1, [r7, #8]
 800210e:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	2228      	movs	r2, #40	; 0x28
 8002114:	5c9b      	ldrb	r3, [r3, r2]
 8002116:	2b01      	cmp	r3, #1
 8002118:	d101      	bne.n	800211e <HAL_RTC_SetTime+0x1a>
 800211a:	2302      	movs	r3, #2
 800211c:	e092      	b.n	8002244 <HAL_RTC_SetTime+0x140>
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	2228      	movs	r2, #40	; 0x28
 8002122:	2101      	movs	r1, #1
 8002124:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	2229      	movs	r2, #41	; 0x29
 800212a:	2102      	movs	r1, #2
 800212c:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	22ca      	movs	r2, #202	; 0xca
 8002134:	625a      	str	r2, [r3, #36]	; 0x24
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	2253      	movs	r2, #83	; 0x53
 800213c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800213e:	2513      	movs	r5, #19
 8002140:	197c      	adds	r4, r7, r5
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	0018      	movs	r0, r3
 8002146:	f000 fa64 	bl	8002612 <RTC_EnterInitMode>
 800214a:	0003      	movs	r3, r0
 800214c:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 800214e:	197b      	adds	r3, r7, r5
 8002150:	781b      	ldrb	r3, [r3, #0]
 8002152:	2b00      	cmp	r3, #0
 8002154:	d162      	bne.n	800221c <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2b00      	cmp	r3, #0
 800215a:	d125      	bne.n	80021a8 <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	699b      	ldr	r3, [r3, #24]
 8002162:	2240      	movs	r2, #64	; 0x40
 8002164:	4013      	ands	r3, r2
 8002166:	d102      	bne.n	800216e <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8002168:	68bb      	ldr	r3, [r7, #8]
 800216a:	2200      	movs	r2, #0
 800216c:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800216e:	68bb      	ldr	r3, [r7, #8]
 8002170:	781b      	ldrb	r3, [r3, #0]
 8002172:	0018      	movs	r0, r3
 8002174:	f000 fad4 	bl	8002720 <RTC_ByteToBcd2>
 8002178:	0003      	movs	r3, r0
 800217a:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800217c:	68bb      	ldr	r3, [r7, #8]
 800217e:	785b      	ldrb	r3, [r3, #1]
 8002180:	0018      	movs	r0, r3
 8002182:	f000 facd 	bl	8002720 <RTC_ByteToBcd2>
 8002186:	0003      	movs	r3, r0
 8002188:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800218a:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800218c:	68bb      	ldr	r3, [r7, #8]
 800218e:	789b      	ldrb	r3, [r3, #2]
 8002190:	0018      	movs	r0, r3
 8002192:	f000 fac5 	bl	8002720 <RTC_ByteToBcd2>
 8002196:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002198:	0022      	movs	r2, r4
 800219a:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 800219c:	68bb      	ldr	r3, [r7, #8]
 800219e:	78db      	ldrb	r3, [r3, #3]
 80021a0:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80021a2:	4313      	orrs	r3, r2
 80021a4:	617b      	str	r3, [r7, #20]
 80021a6:	e017      	b.n	80021d8 <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	699b      	ldr	r3, [r3, #24]
 80021ae:	2240      	movs	r2, #64	; 0x40
 80021b0:	4013      	ands	r3, r2
 80021b2:	d102      	bne.n	80021ba <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80021b4:	68bb      	ldr	r3, [r7, #8]
 80021b6:	2200      	movs	r2, #0
 80021b8:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80021ba:	68bb      	ldr	r3, [r7, #8]
 80021bc:	781b      	ldrb	r3, [r3, #0]
 80021be:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80021c0:	68bb      	ldr	r3, [r7, #8]
 80021c2:	785b      	ldrb	r3, [r3, #1]
 80021c4:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80021c6:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80021c8:	68ba      	ldr	r2, [r7, #8]
 80021ca:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80021cc:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80021ce:	68bb      	ldr	r3, [r7, #8]
 80021d0:	78db      	ldrb	r3, [r3, #3]
 80021d2:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80021d4:	4313      	orrs	r3, r2
 80021d6:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	697a      	ldr	r2, [r7, #20]
 80021de:	491b      	ldr	r1, [pc, #108]	; (800224c <HAL_RTC_SetTime+0x148>)
 80021e0:	400a      	ands	r2, r1
 80021e2:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	699a      	ldr	r2, [r3, #24]
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	4918      	ldr	r1, [pc, #96]	; (8002250 <HAL_RTC_SetTime+0x14c>)
 80021f0:	400a      	ands	r2, r1
 80021f2:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	6999      	ldr	r1, [r3, #24]
 80021fa:	68bb      	ldr	r3, [r7, #8]
 80021fc:	68da      	ldr	r2, [r3, #12]
 80021fe:	68bb      	ldr	r3, [r7, #8]
 8002200:	691b      	ldr	r3, [r3, #16]
 8002202:	431a      	orrs	r2, r3
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	430a      	orrs	r2, r1
 800220a:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800220c:	2313      	movs	r3, #19
 800220e:	18fc      	adds	r4, r7, r3
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	0018      	movs	r0, r3
 8002214:	f000 fa40 	bl	8002698 <RTC_ExitInitMode>
 8002218:	0003      	movs	r3, r0
 800221a:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	22ff      	movs	r2, #255	; 0xff
 8002222:	625a      	str	r2, [r3, #36]	; 0x24
  
  if (status == HAL_OK)
 8002224:	2313      	movs	r3, #19
 8002226:	18fb      	adds	r3, r7, r3
 8002228:	781b      	ldrb	r3, [r3, #0]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d103      	bne.n	8002236 <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	2229      	movs	r2, #41	; 0x29
 8002232:	2101      	movs	r1, #1
 8002234:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	2228      	movs	r2, #40	; 0x28
 800223a:	2100      	movs	r1, #0
 800223c:	5499      	strb	r1, [r3, r2]

  return status;
 800223e:	2313      	movs	r3, #19
 8002240:	18fb      	adds	r3, r7, r3
 8002242:	781b      	ldrb	r3, [r3, #0]
}
 8002244:	0018      	movs	r0, r3
 8002246:	46bd      	mov	sp, r7
 8002248:	b006      	add	sp, #24
 800224a:	bdb0      	pop	{r4, r5, r7, pc}
 800224c:	007f7f7f 	.word	0x007f7f7f
 8002250:	fffbffff 	.word	0xfffbffff

08002254 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002254:	b5b0      	push	{r4, r5, r7, lr}
 8002256:	b086      	sub	sp, #24
 8002258:	af00      	add	r7, sp, #0
 800225a:	60f8      	str	r0, [r7, #12]
 800225c:	60b9      	str	r1, [r7, #8]
 800225e:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	2228      	movs	r2, #40	; 0x28
 8002264:	5c9b      	ldrb	r3, [r3, r2]
 8002266:	2b01      	cmp	r3, #1
 8002268:	d101      	bne.n	800226e <HAL_RTC_SetDate+0x1a>
 800226a:	2302      	movs	r3, #2
 800226c:	e07e      	b.n	800236c <HAL_RTC_SetDate+0x118>
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	2228      	movs	r2, #40	; 0x28
 8002272:	2101      	movs	r1, #1
 8002274:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	2229      	movs	r2, #41	; 0x29
 800227a:	2102      	movs	r1, #2
 800227c:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2b00      	cmp	r3, #0
 8002282:	d10e      	bne.n	80022a2 <HAL_RTC_SetDate+0x4e>
 8002284:	68bb      	ldr	r3, [r7, #8]
 8002286:	785b      	ldrb	r3, [r3, #1]
 8002288:	001a      	movs	r2, r3
 800228a:	2310      	movs	r3, #16
 800228c:	4013      	ands	r3, r2
 800228e:	d008      	beq.n	80022a2 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8002290:	68bb      	ldr	r3, [r7, #8]
 8002292:	785b      	ldrb	r3, [r3, #1]
 8002294:	2210      	movs	r2, #16
 8002296:	4393      	bics	r3, r2
 8002298:	b2db      	uxtb	r3, r3
 800229a:	330a      	adds	r3, #10
 800229c:	b2da      	uxtb	r2, r3
 800229e:	68bb      	ldr	r3, [r7, #8]
 80022a0:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d11c      	bne.n	80022e2 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80022a8:	68bb      	ldr	r3, [r7, #8]
 80022aa:	78db      	ldrb	r3, [r3, #3]
 80022ac:	0018      	movs	r0, r3
 80022ae:	f000 fa37 	bl	8002720 <RTC_ByteToBcd2>
 80022b2:	0003      	movs	r3, r0
 80022b4:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80022b6:	68bb      	ldr	r3, [r7, #8]
 80022b8:	785b      	ldrb	r3, [r3, #1]
 80022ba:	0018      	movs	r0, r3
 80022bc:	f000 fa30 	bl	8002720 <RTC_ByteToBcd2>
 80022c0:	0003      	movs	r3, r0
 80022c2:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80022c4:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 80022c6:	68bb      	ldr	r3, [r7, #8]
 80022c8:	789b      	ldrb	r3, [r3, #2]
 80022ca:	0018      	movs	r0, r3
 80022cc:	f000 fa28 	bl	8002720 <RTC_ByteToBcd2>
 80022d0:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80022d2:	0022      	movs	r2, r4
 80022d4:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 80022d6:	68bb      	ldr	r3, [r7, #8]
 80022d8:	781b      	ldrb	r3, [r3, #0]
 80022da:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80022dc:	4313      	orrs	r3, r2
 80022de:	617b      	str	r3, [r7, #20]
 80022e0:	e00e      	b.n	8002300 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80022e2:	68bb      	ldr	r3, [r7, #8]
 80022e4:	78db      	ldrb	r3, [r3, #3]
 80022e6:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80022e8:	68bb      	ldr	r3, [r7, #8]
 80022ea:	785b      	ldrb	r3, [r3, #1]
 80022ec:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80022ee:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 80022f0:	68ba      	ldr	r2, [r7, #8]
 80022f2:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80022f4:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80022f6:	68bb      	ldr	r3, [r7, #8]
 80022f8:	781b      	ldrb	r3, [r3, #0]
 80022fa:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80022fc:	4313      	orrs	r3, r2
 80022fe:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	22ca      	movs	r2, #202	; 0xca
 8002306:	625a      	str	r2, [r3, #36]	; 0x24
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	2253      	movs	r2, #83	; 0x53
 800230e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8002310:	2513      	movs	r5, #19
 8002312:	197c      	adds	r4, r7, r5
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	0018      	movs	r0, r3
 8002318:	f000 f97b 	bl	8002612 <RTC_EnterInitMode>
 800231c:	0003      	movs	r3, r0
 800231e:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8002320:	0028      	movs	r0, r5
 8002322:	183b      	adds	r3, r7, r0
 8002324:	781b      	ldrb	r3, [r3, #0]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d10c      	bne.n	8002344 <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	697a      	ldr	r2, [r7, #20]
 8002330:	4910      	ldr	r1, [pc, #64]	; (8002374 <HAL_RTC_SetDate+0x120>)
 8002332:	400a      	ands	r2, r1
 8002334:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8002336:	183c      	adds	r4, r7, r0
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	0018      	movs	r0, r3
 800233c:	f000 f9ac 	bl	8002698 <RTC_ExitInitMode>
 8002340:	0003      	movs	r3, r0
 8002342:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	22ff      	movs	r2, #255	; 0xff
 800234a:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800234c:	2313      	movs	r3, #19
 800234e:	18fb      	adds	r3, r7, r3
 8002350:	781b      	ldrb	r3, [r3, #0]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d103      	bne.n	800235e <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	2229      	movs	r2, #41	; 0x29
 800235a:	2101      	movs	r1, #1
 800235c:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	2228      	movs	r2, #40	; 0x28
 8002362:	2100      	movs	r1, #0
 8002364:	5499      	strb	r1, [r3, r2]

  return status;
 8002366:	2313      	movs	r3, #19
 8002368:	18fb      	adds	r3, r7, r3
 800236a:	781b      	ldrb	r3, [r3, #0]
}
 800236c:	0018      	movs	r0, r3
 800236e:	46bd      	mov	sp, r7
 8002370:	b006      	add	sp, #24
 8002372:	bdb0      	pop	{r4, r5, r7, pc}
 8002374:	00ffff3f 	.word	0x00ffff3f

08002378 <HAL_RTC_SetAlarm>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8002378:	b590      	push	{r4, r7, lr}
 800237a:	b089      	sub	sp, #36	; 0x24
 800237c:	af00      	add	r7, sp, #0
 800237e:	60f8      	str	r0, [r7, #12]
 8002380:	60b9      	str	r1, [r7, #8]
 8002382:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	2228      	movs	r2, #40	; 0x28
 8002388:	5c9b      	ldrb	r3, [r3, r2]
 800238a:	2b01      	cmp	r3, #1
 800238c:	d101      	bne.n	8002392 <HAL_RTC_SetAlarm+0x1a>
 800238e:	2302      	movs	r3, #2
 8002390:	e10c      	b.n	80025ac <HAL_RTC_SetAlarm+0x234>
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	2228      	movs	r2, #40	; 0x28
 8002396:	2101      	movs	r1, #1
 8002398:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	2229      	movs	r2, #41	; 0x29
 800239e:	2102      	movs	r1, #2
 80023a0:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d136      	bne.n	8002416 <HAL_RTC_SetAlarm+0x9e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	699b      	ldr	r3, [r3, #24]
 80023ae:	2240      	movs	r2, #64	; 0x40
 80023b0:	4013      	ands	r3, r2
 80023b2:	d102      	bne.n	80023ba <HAL_RTC_SetAlarm+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80023b4:	68bb      	ldr	r3, [r7, #8]
 80023b6:	2200      	movs	r2, #0
 80023b8:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80023ba:	68bb      	ldr	r3, [r7, #8]
 80023bc:	781b      	ldrb	r3, [r3, #0]
 80023be:	0018      	movs	r0, r3
 80023c0:	f000 f9ae 	bl	8002720 <RTC_ByteToBcd2>
 80023c4:	0003      	movs	r3, r0
 80023c6:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80023c8:	68bb      	ldr	r3, [r7, #8]
 80023ca:	785b      	ldrb	r3, [r3, #1]
 80023cc:	0018      	movs	r0, r3
 80023ce:	f000 f9a7 	bl	8002720 <RTC_ByteToBcd2>
 80023d2:	0003      	movs	r3, r0
 80023d4:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80023d6:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	789b      	ldrb	r3, [r3, #2]
 80023dc:	0018      	movs	r0, r3
 80023de:	f000 f99f 	bl	8002720 <RTC_ByteToBcd2>
 80023e2:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80023e4:	0022      	movs	r2, r4
 80023e6:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80023e8:	68bb      	ldr	r3, [r7, #8]
 80023ea:	78db      	ldrb	r3, [r3, #3]
 80023ec:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80023ee:	431a      	orrs	r2, r3
 80023f0:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80023f2:	68bb      	ldr	r3, [r7, #8]
 80023f4:	2220      	movs	r2, #32
 80023f6:	5c9b      	ldrb	r3, [r3, r2]
 80023f8:	0018      	movs	r0, r3
 80023fa:	f000 f991 	bl	8002720 <RTC_ByteToBcd2>
 80023fe:	0003      	movs	r3, r0
 8002400:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8002402:	0022      	movs	r2, r4
 8002404:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8002406:	68bb      	ldr	r3, [r7, #8]
 8002408:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800240a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800240c:	68bb      	ldr	r3, [r7, #8]
 800240e:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8002410:	4313      	orrs	r3, r2
 8002412:	61fb      	str	r3, [r7, #28]
 8002414:	e022      	b.n	800245c <HAL_RTC_SetAlarm+0xe4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	699b      	ldr	r3, [r3, #24]
 800241c:	2240      	movs	r2, #64	; 0x40
 800241e:	4013      	ands	r3, r2
 8002420:	d102      	bne.n	8002428 <HAL_RTC_SetAlarm+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8002422:	68bb      	ldr	r3, [r7, #8]
 8002424:	2200      	movs	r2, #0
 8002426:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8002428:	68bb      	ldr	r3, [r7, #8]
 800242a:	781b      	ldrb	r3, [r3, #0]
 800242c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800242e:	68bb      	ldr	r3, [r7, #8]
 8002430:	785b      	ldrb	r3, [r3, #1]
 8002432:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8002434:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8002436:	68ba      	ldr	r2, [r7, #8]
 8002438:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800243a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800243c:	68bb      	ldr	r3, [r7, #8]
 800243e:	78db      	ldrb	r3, [r3, #3]
 8002440:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8002442:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8002444:	68bb      	ldr	r3, [r7, #8]
 8002446:	2120      	movs	r1, #32
 8002448:	5c5b      	ldrb	r3, [r3, r1]
 800244a:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800244c:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800244e:	68bb      	ldr	r3, [r7, #8]
 8002450:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8002452:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8002454:	68bb      	ldr	r3, [r7, #8]
 8002456:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8002458:	4313      	orrs	r3, r2
 800245a:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 800245c:	68bb      	ldr	r3, [r7, #8]
 800245e:	685a      	ldr	r2, [r3, #4]
 8002460:	68bb      	ldr	r3, [r7, #8]
 8002462:	699b      	ldr	r3, [r3, #24]
 8002464:	4313      	orrs	r3, r2
 8002466:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	22ca      	movs	r2, #202	; 0xca
 800246e:	625a      	str	r2, [r3, #36]	; 0x24
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	2253      	movs	r2, #83	; 0x53
 8002476:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8002478:	68bb      	ldr	r3, [r7, #8]
 800247a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800247c:	2380      	movs	r3, #128	; 0x80
 800247e:	005b      	lsls	r3, r3, #1
 8002480:	429a      	cmp	r2, r3
 8002482:	d143      	bne.n	800250c <HAL_RTC_SetAlarm+0x194>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	699a      	ldr	r2, [r3, #24]
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4949      	ldr	r1, [pc, #292]	; (80025b4 <HAL_RTC_SetAlarm+0x23c>)
 8002490:	400a      	ands	r2, r1
 8002492:	619a      	str	r2, [r3, #24]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	699a      	ldr	r2, [r3, #24]
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4946      	ldr	r1, [pc, #280]	; (80025b8 <HAL_RTC_SetAlarm+0x240>)
 80024a0:	400a      	ands	r2, r1
 80024a2:	619a      	str	r2, [r3, #24]

    tickstart = HAL_GetTick();
 80024a4:	f7fe fcc2 	bl	8000e2c <HAL_GetTick>
 80024a8:	0003      	movs	r3, r0
 80024aa:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80024ac:	e016      	b.n	80024dc <HAL_RTC_SetAlarm+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80024ae:	f7fe fcbd 	bl	8000e2c <HAL_GetTick>
 80024b2:	0002      	movs	r2, r0
 80024b4:	697b      	ldr	r3, [r7, #20]
 80024b6:	1ad2      	subs	r2, r2, r3
 80024b8:	23fa      	movs	r3, #250	; 0xfa
 80024ba:	009b      	lsls	r3, r3, #2
 80024bc:	429a      	cmp	r2, r3
 80024be:	d90d      	bls.n	80024dc <HAL_RTC_SetAlarm+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	22ff      	movs	r2, #255	; 0xff
 80024c6:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	2229      	movs	r2, #41	; 0x29
 80024cc:	2103      	movs	r1, #3
 80024ce:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	2228      	movs	r2, #40	; 0x28
 80024d4:	2100      	movs	r1, #0
 80024d6:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80024d8:	2303      	movs	r3, #3
 80024da:	e067      	b.n	80025ac <HAL_RTC_SetAlarm+0x234>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	68db      	ldr	r3, [r3, #12]
 80024e2:	2201      	movs	r2, #1
 80024e4:	4013      	ands	r3, r2
 80024e6:	d0e2      	beq.n	80024ae <HAL_RTC_SetAlarm+0x136>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	69fa      	ldr	r2, [r7, #28]
 80024ee:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	69ba      	ldr	r2, [r7, #24]
 80024f6:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	699a      	ldr	r2, [r3, #24]
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	2180      	movs	r1, #128	; 0x80
 8002504:	0049      	lsls	r1, r1, #1
 8002506:	430a      	orrs	r2, r1
 8002508:	619a      	str	r2, [r3, #24]
 800250a:	e042      	b.n	8002592 <HAL_RTC_SetAlarm+0x21a>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	699a      	ldr	r2, [r3, #24]
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4929      	ldr	r1, [pc, #164]	; (80025bc <HAL_RTC_SetAlarm+0x244>)
 8002518:	400a      	ands	r2, r1
 800251a:	619a      	str	r2, [r3, #24]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	699a      	ldr	r2, [r3, #24]
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4926      	ldr	r1, [pc, #152]	; (80025c0 <HAL_RTC_SetAlarm+0x248>)
 8002528:	400a      	ands	r2, r1
 800252a:	619a      	str	r2, [r3, #24]

    tickstart = HAL_GetTick();
 800252c:	f7fe fc7e 	bl	8000e2c <HAL_GetTick>
 8002530:	0003      	movs	r3, r0
 8002532:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8002534:	e016      	b.n	8002564 <HAL_RTC_SetAlarm+0x1ec>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8002536:	f7fe fc79 	bl	8000e2c <HAL_GetTick>
 800253a:	0002      	movs	r2, r0
 800253c:	697b      	ldr	r3, [r7, #20]
 800253e:	1ad2      	subs	r2, r2, r3
 8002540:	23fa      	movs	r3, #250	; 0xfa
 8002542:	009b      	lsls	r3, r3, #2
 8002544:	429a      	cmp	r2, r3
 8002546:	d90d      	bls.n	8002564 <HAL_RTC_SetAlarm+0x1ec>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	22ff      	movs	r2, #255	; 0xff
 800254e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	2229      	movs	r2, #41	; 0x29
 8002554:	2103      	movs	r1, #3
 8002556:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	2228      	movs	r2, #40	; 0x28
 800255c:	2100      	movs	r1, #0
 800255e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002560:	2303      	movs	r3, #3
 8002562:	e023      	b.n	80025ac <HAL_RTC_SetAlarm+0x234>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	68db      	ldr	r3, [r3, #12]
 800256a:	2202      	movs	r2, #2
 800256c:	4013      	ands	r3, r2
 800256e:	d0e2      	beq.n	8002536 <HAL_RTC_SetAlarm+0x1be>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	69fa      	ldr	r2, [r7, #28]
 8002576:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	69ba      	ldr	r2, [r7, #24]
 800257e:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	699a      	ldr	r2, [r3, #24]
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	2180      	movs	r1, #128	; 0x80
 800258c:	0089      	lsls	r1, r1, #2
 800258e:	430a      	orrs	r2, r1
 8002590:	619a      	str	r2, [r3, #24]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	22ff      	movs	r2, #255	; 0xff
 8002598:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	2229      	movs	r2, #41	; 0x29
 800259e:	2101      	movs	r1, #1
 80025a0:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	2228      	movs	r2, #40	; 0x28
 80025a6:	2100      	movs	r1, #0
 80025a8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80025aa:	2300      	movs	r3, #0
}
 80025ac:	0018      	movs	r0, r3
 80025ae:	46bd      	mov	sp, r7
 80025b0:	b009      	add	sp, #36	; 0x24
 80025b2:	bd90      	pop	{r4, r7, pc}
 80025b4:	fffffeff 	.word	0xfffffeff
 80025b8:	ffffefff 	.word	0xffffefff
 80025bc:	fffffdff 	.word	0xfffffdff
 80025c0:	ffffdfff 	.word	0xffffdfff

080025c4 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b084      	sub	sp, #16
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	68da      	ldr	r2, [r3, #12]
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	21a0      	movs	r1, #160	; 0xa0
 80025d8:	438a      	bics	r2, r1
 80025da:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 80025dc:	f7fe fc26 	bl	8000e2c <HAL_GetTick>
 80025e0:	0003      	movs	r3, r0
 80025e2:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 80025e4:	e00a      	b.n	80025fc <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80025e6:	f7fe fc21 	bl	8000e2c <HAL_GetTick>
 80025ea:	0002      	movs	r2, r0
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	1ad2      	subs	r2, r2, r3
 80025f0:	23fa      	movs	r3, #250	; 0xfa
 80025f2:	009b      	lsls	r3, r3, #2
 80025f4:	429a      	cmp	r2, r3
 80025f6:	d901      	bls.n	80025fc <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80025f8:	2303      	movs	r3, #3
 80025fa:	e006      	b.n	800260a <HAL_RTC_WaitForSynchro+0x46>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	68db      	ldr	r3, [r3, #12]
 8002602:	2220      	movs	r2, #32
 8002604:	4013      	ands	r3, r2
 8002606:	d0ee      	beq.n	80025e6 <HAL_RTC_WaitForSynchro+0x22>
    }
  }

  return HAL_OK;
 8002608:	2300      	movs	r3, #0
}
 800260a:	0018      	movs	r0, r3
 800260c:	46bd      	mov	sp, r7
 800260e:	b004      	add	sp, #16
 8002610:	bd80      	pop	{r7, pc}

08002612 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8002612:	b580      	push	{r7, lr}
 8002614:	b084      	sub	sp, #16
 8002616:	af00      	add	r7, sp, #0
 8002618:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 800261a:	230f      	movs	r3, #15
 800261c:	18fb      	adds	r3, r7, r3
 800261e:	2200      	movs	r2, #0
 8002620:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	68db      	ldr	r3, [r3, #12]
 8002628:	2240      	movs	r2, #64	; 0x40
 800262a:	4013      	ands	r3, r2
 800262c:	d12c      	bne.n	8002688 <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	68da      	ldr	r2, [r3, #12]
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	2180      	movs	r1, #128	; 0x80
 800263a:	430a      	orrs	r2, r1
 800263c:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800263e:	f7fe fbf5 	bl	8000e2c <HAL_GetTick>
 8002642:	0003      	movs	r3, r0
 8002644:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8002646:	e014      	b.n	8002672 <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8002648:	f7fe fbf0 	bl	8000e2c <HAL_GetTick>
 800264c:	0002      	movs	r2, r0
 800264e:	68bb      	ldr	r3, [r7, #8]
 8002650:	1ad2      	subs	r2, r2, r3
 8002652:	200f      	movs	r0, #15
 8002654:	183b      	adds	r3, r7, r0
 8002656:	1839      	adds	r1, r7, r0
 8002658:	7809      	ldrb	r1, [r1, #0]
 800265a:	7019      	strb	r1, [r3, #0]
 800265c:	23fa      	movs	r3, #250	; 0xfa
 800265e:	009b      	lsls	r3, r3, #2
 8002660:	429a      	cmp	r2, r3
 8002662:	d906      	bls.n	8002672 <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 8002664:	183b      	adds	r3, r7, r0
 8002666:	2203      	movs	r2, #3
 8002668:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2229      	movs	r2, #41	; 0x29
 800266e:	2103      	movs	r1, #3
 8002670:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	68db      	ldr	r3, [r3, #12]
 8002678:	2240      	movs	r2, #64	; 0x40
 800267a:	4013      	ands	r3, r2
 800267c:	d104      	bne.n	8002688 <RTC_EnterInitMode+0x76>
 800267e:	230f      	movs	r3, #15
 8002680:	18fb      	adds	r3, r7, r3
 8002682:	781b      	ldrb	r3, [r3, #0]
 8002684:	2b03      	cmp	r3, #3
 8002686:	d1df      	bne.n	8002648 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8002688:	230f      	movs	r3, #15
 800268a:	18fb      	adds	r3, r7, r3
 800268c:	781b      	ldrb	r3, [r3, #0]
}
 800268e:	0018      	movs	r0, r3
 8002690:	46bd      	mov	sp, r7
 8002692:	b004      	add	sp, #16
 8002694:	bd80      	pop	{r7, pc}
	...

08002698 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8002698:	b590      	push	{r4, r7, lr}
 800269a:	b085      	sub	sp, #20
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80026a0:	240f      	movs	r4, #15
 80026a2:	193b      	adds	r3, r7, r4
 80026a4:	2200      	movs	r2, #0
 80026a6:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80026a8:	4b1c      	ldr	r3, [pc, #112]	; (800271c <RTC_ExitInitMode+0x84>)
 80026aa:	68da      	ldr	r2, [r3, #12]
 80026ac:	4b1b      	ldr	r3, [pc, #108]	; (800271c <RTC_ExitInitMode+0x84>)
 80026ae:	2180      	movs	r1, #128	; 0x80
 80026b0:	438a      	bics	r2, r1
 80026b2:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80026b4:	4b19      	ldr	r3, [pc, #100]	; (800271c <RTC_ExitInitMode+0x84>)
 80026b6:	699b      	ldr	r3, [r3, #24]
 80026b8:	2220      	movs	r2, #32
 80026ba:	4013      	ands	r3, r2
 80026bc:	d10d      	bne.n	80026da <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	0018      	movs	r0, r3
 80026c2:	f7ff ff7f 	bl	80025c4 <HAL_RTC_WaitForSynchro>
 80026c6:	1e03      	subs	r3, r0, #0
 80026c8:	d021      	beq.n	800270e <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2229      	movs	r2, #41	; 0x29
 80026ce:	2103      	movs	r1, #3
 80026d0:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 80026d2:	193b      	adds	r3, r7, r4
 80026d4:	2203      	movs	r2, #3
 80026d6:	701a      	strb	r2, [r3, #0]
 80026d8:	e019      	b.n	800270e <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80026da:	4b10      	ldr	r3, [pc, #64]	; (800271c <RTC_ExitInitMode+0x84>)
 80026dc:	699a      	ldr	r2, [r3, #24]
 80026de:	4b0f      	ldr	r3, [pc, #60]	; (800271c <RTC_ExitInitMode+0x84>)
 80026e0:	2120      	movs	r1, #32
 80026e2:	438a      	bics	r2, r1
 80026e4:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	0018      	movs	r0, r3
 80026ea:	f7ff ff6b 	bl	80025c4 <HAL_RTC_WaitForSynchro>
 80026ee:	1e03      	subs	r3, r0, #0
 80026f0:	d007      	beq.n	8002702 <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	2229      	movs	r2, #41	; 0x29
 80026f6:	2103      	movs	r1, #3
 80026f8:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 80026fa:	230f      	movs	r3, #15
 80026fc:	18fb      	adds	r3, r7, r3
 80026fe:	2203      	movs	r2, #3
 8002700:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8002702:	4b06      	ldr	r3, [pc, #24]	; (800271c <RTC_ExitInitMode+0x84>)
 8002704:	699a      	ldr	r2, [r3, #24]
 8002706:	4b05      	ldr	r3, [pc, #20]	; (800271c <RTC_ExitInitMode+0x84>)
 8002708:	2120      	movs	r1, #32
 800270a:	430a      	orrs	r2, r1
 800270c:	619a      	str	r2, [r3, #24]
  }

  return status;
 800270e:	230f      	movs	r3, #15
 8002710:	18fb      	adds	r3, r7, r3
 8002712:	781b      	ldrb	r3, [r3, #0]
}
 8002714:	0018      	movs	r0, r3
 8002716:	46bd      	mov	sp, r7
 8002718:	b005      	add	sp, #20
 800271a:	bd90      	pop	{r4, r7, pc}
 800271c:	40002800 	.word	0x40002800

08002720 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b084      	sub	sp, #16
 8002724:	af00      	add	r7, sp, #0
 8002726:	0002      	movs	r2, r0
 8002728:	1dfb      	adds	r3, r7, #7
 800272a:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 800272c:	2300      	movs	r3, #0
 800272e:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8002730:	230b      	movs	r3, #11
 8002732:	18fb      	adds	r3, r7, r3
 8002734:	1dfa      	adds	r2, r7, #7
 8002736:	7812      	ldrb	r2, [r2, #0]
 8002738:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 800273a:	e008      	b.n	800274e <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	3301      	adds	r3, #1
 8002740:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 8002742:	220b      	movs	r2, #11
 8002744:	18bb      	adds	r3, r7, r2
 8002746:	18ba      	adds	r2, r7, r2
 8002748:	7812      	ldrb	r2, [r2, #0]
 800274a:	3a0a      	subs	r2, #10
 800274c:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 800274e:	210b      	movs	r1, #11
 8002750:	187b      	adds	r3, r7, r1
 8002752:	781b      	ldrb	r3, [r3, #0]
 8002754:	2b09      	cmp	r3, #9
 8002756:	d8f1      	bhi.n	800273c <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	b2db      	uxtb	r3, r3
 800275c:	011b      	lsls	r3, r3, #4
 800275e:	b2da      	uxtb	r2, r3
 8002760:	187b      	adds	r3, r7, r1
 8002762:	781b      	ldrb	r3, [r3, #0]
 8002764:	4313      	orrs	r3, r2
 8002766:	b2db      	uxtb	r3, r3
}
 8002768:	0018      	movs	r0, r3
 800276a:	46bd      	mov	sp, r7
 800276c:	b004      	add	sp, #16
 800276e:	bd80      	pop	{r7, pc}

08002770 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b082      	sub	sp, #8
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d101      	bne.n	8002782 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800277e:	2301      	movs	r3, #1
 8002780:	e046      	b.n	8002810 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2288      	movs	r2, #136	; 0x88
 8002786:	589b      	ldr	r3, [r3, r2]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d107      	bne.n	800279c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2284      	movs	r2, #132	; 0x84
 8002790:	2100      	movs	r1, #0
 8002792:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	0018      	movs	r0, r3
 8002798:	f7fe f9ec 	bl	8000b74 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2288      	movs	r2, #136	; 0x88
 80027a0:	2124      	movs	r1, #36	; 0x24
 80027a2:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	681a      	ldr	r2, [r3, #0]
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	2101      	movs	r1, #1
 80027b0:	438a      	bics	r2, r1
 80027b2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	0018      	movs	r0, r3
 80027b8:	f000 f8cc 	bl	8002954 <UART_SetConfig>
 80027bc:	0003      	movs	r3, r0
 80027be:	2b01      	cmp	r3, #1
 80027c0:	d101      	bne.n	80027c6 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 80027c2:	2301      	movs	r3, #1
 80027c4:	e024      	b.n	8002810 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d003      	beq.n	80027d6 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	0018      	movs	r0, r3
 80027d2:	f000 fb37 	bl	8002e44 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	685a      	ldr	r2, [r3, #4]
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	490d      	ldr	r1, [pc, #52]	; (8002818 <HAL_UART_Init+0xa8>)
 80027e2:	400a      	ands	r2, r1
 80027e4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	689a      	ldr	r2, [r3, #8]
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	212a      	movs	r1, #42	; 0x2a
 80027f2:	438a      	bics	r2, r1
 80027f4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	2101      	movs	r1, #1
 8002802:	430a      	orrs	r2, r1
 8002804:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	0018      	movs	r0, r3
 800280a:	f000 fbcf 	bl	8002fac <UART_CheckIdleState>
 800280e:	0003      	movs	r3, r0
}
 8002810:	0018      	movs	r0, r3
 8002812:	46bd      	mov	sp, r7
 8002814:	b002      	add	sp, #8
 8002816:	bd80      	pop	{r7, pc}
 8002818:	ffffb7ff 	.word	0xffffb7ff

0800281c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b08a      	sub	sp, #40	; 0x28
 8002820:	af02      	add	r7, sp, #8
 8002822:	60f8      	str	r0, [r7, #12]
 8002824:	60b9      	str	r1, [r7, #8]
 8002826:	603b      	str	r3, [r7, #0]
 8002828:	1dbb      	adds	r3, r7, #6
 800282a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	2288      	movs	r2, #136	; 0x88
 8002830:	589b      	ldr	r3, [r3, r2]
 8002832:	2b20      	cmp	r3, #32
 8002834:	d000      	beq.n	8002838 <HAL_UART_Transmit+0x1c>
 8002836:	e088      	b.n	800294a <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 8002838:	68bb      	ldr	r3, [r7, #8]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d003      	beq.n	8002846 <HAL_UART_Transmit+0x2a>
 800283e:	1dbb      	adds	r3, r7, #6
 8002840:	881b      	ldrh	r3, [r3, #0]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d101      	bne.n	800284a <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8002846:	2301      	movs	r3, #1
 8002848:	e080      	b.n	800294c <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	689a      	ldr	r2, [r3, #8]
 800284e:	2380      	movs	r3, #128	; 0x80
 8002850:	015b      	lsls	r3, r3, #5
 8002852:	429a      	cmp	r2, r3
 8002854:	d109      	bne.n	800286a <HAL_UART_Transmit+0x4e>
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	691b      	ldr	r3, [r3, #16]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d105      	bne.n	800286a <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800285e:	68bb      	ldr	r3, [r7, #8]
 8002860:	2201      	movs	r2, #1
 8002862:	4013      	ands	r3, r2
 8002864:	d001      	beq.n	800286a <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8002866:	2301      	movs	r3, #1
 8002868:	e070      	b.n	800294c <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	2290      	movs	r2, #144	; 0x90
 800286e:	2100      	movs	r1, #0
 8002870:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	2288      	movs	r2, #136	; 0x88
 8002876:	2121      	movs	r1, #33	; 0x21
 8002878:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800287a:	f7fe fad7 	bl	8000e2c <HAL_GetTick>
 800287e:	0003      	movs	r3, r0
 8002880:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	1dba      	adds	r2, r7, #6
 8002886:	2154      	movs	r1, #84	; 0x54
 8002888:	8812      	ldrh	r2, [r2, #0]
 800288a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	1dba      	adds	r2, r7, #6
 8002890:	2156      	movs	r1, #86	; 0x56
 8002892:	8812      	ldrh	r2, [r2, #0]
 8002894:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	689a      	ldr	r2, [r3, #8]
 800289a:	2380      	movs	r3, #128	; 0x80
 800289c:	015b      	lsls	r3, r3, #5
 800289e:	429a      	cmp	r2, r3
 80028a0:	d108      	bne.n	80028b4 <HAL_UART_Transmit+0x98>
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	691b      	ldr	r3, [r3, #16]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d104      	bne.n	80028b4 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 80028aa:	2300      	movs	r3, #0
 80028ac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80028ae:	68bb      	ldr	r3, [r7, #8]
 80028b0:	61bb      	str	r3, [r7, #24]
 80028b2:	e003      	b.n	80028bc <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 80028b4:	68bb      	ldr	r3, [r7, #8]
 80028b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80028b8:	2300      	movs	r3, #0
 80028ba:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80028bc:	e02c      	b.n	8002918 <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80028be:	697a      	ldr	r2, [r7, #20]
 80028c0:	68f8      	ldr	r0, [r7, #12]
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	9300      	str	r3, [sp, #0]
 80028c6:	0013      	movs	r3, r2
 80028c8:	2200      	movs	r2, #0
 80028ca:	2180      	movs	r1, #128	; 0x80
 80028cc:	f000 fbbc 	bl	8003048 <UART_WaitOnFlagUntilTimeout>
 80028d0:	1e03      	subs	r3, r0, #0
 80028d2:	d001      	beq.n	80028d8 <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 80028d4:	2303      	movs	r3, #3
 80028d6:	e039      	b.n	800294c <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 80028d8:	69fb      	ldr	r3, [r7, #28]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d10b      	bne.n	80028f6 <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80028de:	69bb      	ldr	r3, [r7, #24]
 80028e0:	881b      	ldrh	r3, [r3, #0]
 80028e2:	001a      	movs	r2, r3
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	05d2      	lsls	r2, r2, #23
 80028ea:	0dd2      	lsrs	r2, r2, #23
 80028ec:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80028ee:	69bb      	ldr	r3, [r7, #24]
 80028f0:	3302      	adds	r3, #2
 80028f2:	61bb      	str	r3, [r7, #24]
 80028f4:	e007      	b.n	8002906 <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80028f6:	69fb      	ldr	r3, [r7, #28]
 80028f8:	781a      	ldrb	r2, [r3, #0]
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002900:	69fb      	ldr	r3, [r7, #28]
 8002902:	3301      	adds	r3, #1
 8002904:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	2256      	movs	r2, #86	; 0x56
 800290a:	5a9b      	ldrh	r3, [r3, r2]
 800290c:	b29b      	uxth	r3, r3
 800290e:	3b01      	subs	r3, #1
 8002910:	b299      	uxth	r1, r3
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	2256      	movs	r2, #86	; 0x56
 8002916:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	2256      	movs	r2, #86	; 0x56
 800291c:	5a9b      	ldrh	r3, [r3, r2]
 800291e:	b29b      	uxth	r3, r3
 8002920:	2b00      	cmp	r3, #0
 8002922:	d1cc      	bne.n	80028be <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002924:	697a      	ldr	r2, [r7, #20]
 8002926:	68f8      	ldr	r0, [r7, #12]
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	9300      	str	r3, [sp, #0]
 800292c:	0013      	movs	r3, r2
 800292e:	2200      	movs	r2, #0
 8002930:	2140      	movs	r1, #64	; 0x40
 8002932:	f000 fb89 	bl	8003048 <UART_WaitOnFlagUntilTimeout>
 8002936:	1e03      	subs	r3, r0, #0
 8002938:	d001      	beq.n	800293e <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 800293a:	2303      	movs	r3, #3
 800293c:	e006      	b.n	800294c <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	2288      	movs	r2, #136	; 0x88
 8002942:	2120      	movs	r1, #32
 8002944:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8002946:	2300      	movs	r3, #0
 8002948:	e000      	b.n	800294c <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 800294a:	2302      	movs	r3, #2
  }
}
 800294c:	0018      	movs	r0, r3
 800294e:	46bd      	mov	sp, r7
 8002950:	b008      	add	sp, #32
 8002952:	bd80      	pop	{r7, pc}

08002954 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002954:	b5b0      	push	{r4, r5, r7, lr}
 8002956:	b090      	sub	sp, #64	; 0x40
 8002958:	af00      	add	r7, sp, #0
 800295a:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800295c:	231a      	movs	r3, #26
 800295e:	2220      	movs	r2, #32
 8002960:	189b      	adds	r3, r3, r2
 8002962:	19db      	adds	r3, r3, r7
 8002964:	2200      	movs	r2, #0
 8002966:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800296a:	689a      	ldr	r2, [r3, #8]
 800296c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800296e:	691b      	ldr	r3, [r3, #16]
 8002970:	431a      	orrs	r2, r3
 8002972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002974:	695b      	ldr	r3, [r3, #20]
 8002976:	431a      	orrs	r2, r3
 8002978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800297a:	69db      	ldr	r3, [r3, #28]
 800297c:	4313      	orrs	r3, r2
 800297e:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4ac4      	ldr	r2, [pc, #784]	; (8002c98 <UART_SetConfig+0x344>)
 8002988:	4013      	ands	r3, r2
 800298a:	0019      	movs	r1, r3
 800298c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800298e:	681a      	ldr	r2, [r3, #0]
 8002990:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002992:	430b      	orrs	r3, r1
 8002994:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	4abf      	ldr	r2, [pc, #764]	; (8002c9c <UART_SetConfig+0x348>)
 800299e:	4013      	ands	r3, r2
 80029a0:	0018      	movs	r0, r3
 80029a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029a4:	68d9      	ldr	r1, [r3, #12]
 80029a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029a8:	681a      	ldr	r2, [r3, #0]
 80029aa:	0003      	movs	r3, r0
 80029ac:	430b      	orrs	r3, r1
 80029ae:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80029b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029b2:	699b      	ldr	r3, [r3, #24]
 80029b4:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80029b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4ab9      	ldr	r2, [pc, #740]	; (8002ca0 <UART_SetConfig+0x34c>)
 80029bc:	4293      	cmp	r3, r2
 80029be:	d004      	beq.n	80029ca <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80029c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029c2:	6a1b      	ldr	r3, [r3, #32]
 80029c4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80029c6:	4313      	orrs	r3, r2
 80029c8:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80029ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	689b      	ldr	r3, [r3, #8]
 80029d0:	4ab4      	ldr	r2, [pc, #720]	; (8002ca4 <UART_SetConfig+0x350>)
 80029d2:	4013      	ands	r3, r2
 80029d4:	0019      	movs	r1, r3
 80029d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029d8:	681a      	ldr	r2, [r3, #0]
 80029da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80029dc:	430b      	orrs	r3, r1
 80029de:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80029e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029e6:	220f      	movs	r2, #15
 80029e8:	4393      	bics	r3, r2
 80029ea:	0018      	movs	r0, r3
 80029ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ee:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80029f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029f2:	681a      	ldr	r2, [r3, #0]
 80029f4:	0003      	movs	r3, r0
 80029f6:	430b      	orrs	r3, r1
 80029f8:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80029fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	4aaa      	ldr	r2, [pc, #680]	; (8002ca8 <UART_SetConfig+0x354>)
 8002a00:	4293      	cmp	r3, r2
 8002a02:	d131      	bne.n	8002a68 <UART_SetConfig+0x114>
 8002a04:	4ba9      	ldr	r3, [pc, #676]	; (8002cac <UART_SetConfig+0x358>)
 8002a06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a08:	2203      	movs	r2, #3
 8002a0a:	4013      	ands	r3, r2
 8002a0c:	2b03      	cmp	r3, #3
 8002a0e:	d01d      	beq.n	8002a4c <UART_SetConfig+0xf8>
 8002a10:	d823      	bhi.n	8002a5a <UART_SetConfig+0x106>
 8002a12:	2b02      	cmp	r3, #2
 8002a14:	d00c      	beq.n	8002a30 <UART_SetConfig+0xdc>
 8002a16:	d820      	bhi.n	8002a5a <UART_SetConfig+0x106>
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d002      	beq.n	8002a22 <UART_SetConfig+0xce>
 8002a1c:	2b01      	cmp	r3, #1
 8002a1e:	d00e      	beq.n	8002a3e <UART_SetConfig+0xea>
 8002a20:	e01b      	b.n	8002a5a <UART_SetConfig+0x106>
 8002a22:	231b      	movs	r3, #27
 8002a24:	2220      	movs	r2, #32
 8002a26:	189b      	adds	r3, r3, r2
 8002a28:	19db      	adds	r3, r3, r7
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	701a      	strb	r2, [r3, #0]
 8002a2e:	e071      	b.n	8002b14 <UART_SetConfig+0x1c0>
 8002a30:	231b      	movs	r3, #27
 8002a32:	2220      	movs	r2, #32
 8002a34:	189b      	adds	r3, r3, r2
 8002a36:	19db      	adds	r3, r3, r7
 8002a38:	2202      	movs	r2, #2
 8002a3a:	701a      	strb	r2, [r3, #0]
 8002a3c:	e06a      	b.n	8002b14 <UART_SetConfig+0x1c0>
 8002a3e:	231b      	movs	r3, #27
 8002a40:	2220      	movs	r2, #32
 8002a42:	189b      	adds	r3, r3, r2
 8002a44:	19db      	adds	r3, r3, r7
 8002a46:	2204      	movs	r2, #4
 8002a48:	701a      	strb	r2, [r3, #0]
 8002a4a:	e063      	b.n	8002b14 <UART_SetConfig+0x1c0>
 8002a4c:	231b      	movs	r3, #27
 8002a4e:	2220      	movs	r2, #32
 8002a50:	189b      	adds	r3, r3, r2
 8002a52:	19db      	adds	r3, r3, r7
 8002a54:	2208      	movs	r2, #8
 8002a56:	701a      	strb	r2, [r3, #0]
 8002a58:	e05c      	b.n	8002b14 <UART_SetConfig+0x1c0>
 8002a5a:	231b      	movs	r3, #27
 8002a5c:	2220      	movs	r2, #32
 8002a5e:	189b      	adds	r3, r3, r2
 8002a60:	19db      	adds	r3, r3, r7
 8002a62:	2210      	movs	r2, #16
 8002a64:	701a      	strb	r2, [r3, #0]
 8002a66:	e055      	b.n	8002b14 <UART_SetConfig+0x1c0>
 8002a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4a90      	ldr	r2, [pc, #576]	; (8002cb0 <UART_SetConfig+0x35c>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d106      	bne.n	8002a80 <UART_SetConfig+0x12c>
 8002a72:	231b      	movs	r3, #27
 8002a74:	2220      	movs	r2, #32
 8002a76:	189b      	adds	r3, r3, r2
 8002a78:	19db      	adds	r3, r3, r7
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	701a      	strb	r2, [r3, #0]
 8002a7e:	e049      	b.n	8002b14 <UART_SetConfig+0x1c0>
 8002a80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4a86      	ldr	r2, [pc, #536]	; (8002ca0 <UART_SetConfig+0x34c>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d13e      	bne.n	8002b08 <UART_SetConfig+0x1b4>
 8002a8a:	4b88      	ldr	r3, [pc, #544]	; (8002cac <UART_SetConfig+0x358>)
 8002a8c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002a8e:	23c0      	movs	r3, #192	; 0xc0
 8002a90:	011b      	lsls	r3, r3, #4
 8002a92:	4013      	ands	r3, r2
 8002a94:	22c0      	movs	r2, #192	; 0xc0
 8002a96:	0112      	lsls	r2, r2, #4
 8002a98:	4293      	cmp	r3, r2
 8002a9a:	d027      	beq.n	8002aec <UART_SetConfig+0x198>
 8002a9c:	22c0      	movs	r2, #192	; 0xc0
 8002a9e:	0112      	lsls	r2, r2, #4
 8002aa0:	4293      	cmp	r3, r2
 8002aa2:	d82a      	bhi.n	8002afa <UART_SetConfig+0x1a6>
 8002aa4:	2280      	movs	r2, #128	; 0x80
 8002aa6:	0112      	lsls	r2, r2, #4
 8002aa8:	4293      	cmp	r3, r2
 8002aaa:	d011      	beq.n	8002ad0 <UART_SetConfig+0x17c>
 8002aac:	2280      	movs	r2, #128	; 0x80
 8002aae:	0112      	lsls	r2, r2, #4
 8002ab0:	4293      	cmp	r3, r2
 8002ab2:	d822      	bhi.n	8002afa <UART_SetConfig+0x1a6>
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d004      	beq.n	8002ac2 <UART_SetConfig+0x16e>
 8002ab8:	2280      	movs	r2, #128	; 0x80
 8002aba:	00d2      	lsls	r2, r2, #3
 8002abc:	4293      	cmp	r3, r2
 8002abe:	d00e      	beq.n	8002ade <UART_SetConfig+0x18a>
 8002ac0:	e01b      	b.n	8002afa <UART_SetConfig+0x1a6>
 8002ac2:	231b      	movs	r3, #27
 8002ac4:	2220      	movs	r2, #32
 8002ac6:	189b      	adds	r3, r3, r2
 8002ac8:	19db      	adds	r3, r3, r7
 8002aca:	2200      	movs	r2, #0
 8002acc:	701a      	strb	r2, [r3, #0]
 8002ace:	e021      	b.n	8002b14 <UART_SetConfig+0x1c0>
 8002ad0:	231b      	movs	r3, #27
 8002ad2:	2220      	movs	r2, #32
 8002ad4:	189b      	adds	r3, r3, r2
 8002ad6:	19db      	adds	r3, r3, r7
 8002ad8:	2202      	movs	r2, #2
 8002ada:	701a      	strb	r2, [r3, #0]
 8002adc:	e01a      	b.n	8002b14 <UART_SetConfig+0x1c0>
 8002ade:	231b      	movs	r3, #27
 8002ae0:	2220      	movs	r2, #32
 8002ae2:	189b      	adds	r3, r3, r2
 8002ae4:	19db      	adds	r3, r3, r7
 8002ae6:	2204      	movs	r2, #4
 8002ae8:	701a      	strb	r2, [r3, #0]
 8002aea:	e013      	b.n	8002b14 <UART_SetConfig+0x1c0>
 8002aec:	231b      	movs	r3, #27
 8002aee:	2220      	movs	r2, #32
 8002af0:	189b      	adds	r3, r3, r2
 8002af2:	19db      	adds	r3, r3, r7
 8002af4:	2208      	movs	r2, #8
 8002af6:	701a      	strb	r2, [r3, #0]
 8002af8:	e00c      	b.n	8002b14 <UART_SetConfig+0x1c0>
 8002afa:	231b      	movs	r3, #27
 8002afc:	2220      	movs	r2, #32
 8002afe:	189b      	adds	r3, r3, r2
 8002b00:	19db      	adds	r3, r3, r7
 8002b02:	2210      	movs	r2, #16
 8002b04:	701a      	strb	r2, [r3, #0]
 8002b06:	e005      	b.n	8002b14 <UART_SetConfig+0x1c0>
 8002b08:	231b      	movs	r3, #27
 8002b0a:	2220      	movs	r2, #32
 8002b0c:	189b      	adds	r3, r3, r2
 8002b0e:	19db      	adds	r3, r3, r7
 8002b10:	2210      	movs	r2, #16
 8002b12:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002b14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a61      	ldr	r2, [pc, #388]	; (8002ca0 <UART_SetConfig+0x34c>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d000      	beq.n	8002b20 <UART_SetConfig+0x1cc>
 8002b1e:	e092      	b.n	8002c46 <UART_SetConfig+0x2f2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002b20:	231b      	movs	r3, #27
 8002b22:	2220      	movs	r2, #32
 8002b24:	189b      	adds	r3, r3, r2
 8002b26:	19db      	adds	r3, r3, r7
 8002b28:	781b      	ldrb	r3, [r3, #0]
 8002b2a:	2b08      	cmp	r3, #8
 8002b2c:	d015      	beq.n	8002b5a <UART_SetConfig+0x206>
 8002b2e:	dc18      	bgt.n	8002b62 <UART_SetConfig+0x20e>
 8002b30:	2b04      	cmp	r3, #4
 8002b32:	d00d      	beq.n	8002b50 <UART_SetConfig+0x1fc>
 8002b34:	dc15      	bgt.n	8002b62 <UART_SetConfig+0x20e>
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d002      	beq.n	8002b40 <UART_SetConfig+0x1ec>
 8002b3a:	2b02      	cmp	r3, #2
 8002b3c:	d005      	beq.n	8002b4a <UART_SetConfig+0x1f6>
 8002b3e:	e010      	b.n	8002b62 <UART_SetConfig+0x20e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002b40:	f7ff f8ae 	bl	8001ca0 <HAL_RCC_GetPCLK1Freq>
 8002b44:	0003      	movs	r3, r0
 8002b46:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002b48:	e014      	b.n	8002b74 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002b4a:	4b5a      	ldr	r3, [pc, #360]	; (8002cb4 <UART_SetConfig+0x360>)
 8002b4c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002b4e:	e011      	b.n	8002b74 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002b50:	f7ff f81a 	bl	8001b88 <HAL_RCC_GetSysClockFreq>
 8002b54:	0003      	movs	r3, r0
 8002b56:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002b58:	e00c      	b.n	8002b74 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002b5a:	2380      	movs	r3, #128	; 0x80
 8002b5c:	021b      	lsls	r3, r3, #8
 8002b5e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002b60:	e008      	b.n	8002b74 <UART_SetConfig+0x220>
      default:
        pclk = 0U;
 8002b62:	2300      	movs	r3, #0
 8002b64:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8002b66:	231a      	movs	r3, #26
 8002b68:	2220      	movs	r2, #32
 8002b6a:	189b      	adds	r3, r3, r2
 8002b6c:	19db      	adds	r3, r3, r7
 8002b6e:	2201      	movs	r2, #1
 8002b70:	701a      	strb	r2, [r3, #0]
        break;
 8002b72:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002b74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d100      	bne.n	8002b7c <UART_SetConfig+0x228>
 8002b7a:	e147      	b.n	8002e0c <UART_SetConfig+0x4b8>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8002b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b7e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002b80:	4b4d      	ldr	r3, [pc, #308]	; (8002cb8 <UART_SetConfig+0x364>)
 8002b82:	0052      	lsls	r2, r2, #1
 8002b84:	5ad3      	ldrh	r3, [r2, r3]
 8002b86:	0019      	movs	r1, r3
 8002b88:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002b8a:	f7fd fac3 	bl	8000114 <__udivsi3>
 8002b8e:	0003      	movs	r3, r0
 8002b90:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b94:	685a      	ldr	r2, [r3, #4]
 8002b96:	0013      	movs	r3, r2
 8002b98:	005b      	lsls	r3, r3, #1
 8002b9a:	189b      	adds	r3, r3, r2
 8002b9c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002b9e:	429a      	cmp	r2, r3
 8002ba0:	d305      	bcc.n	8002bae <UART_SetConfig+0x25a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8002ba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002ba8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002baa:	429a      	cmp	r2, r3
 8002bac:	d906      	bls.n	8002bbc <UART_SetConfig+0x268>
      {
        ret = HAL_ERROR;
 8002bae:	231a      	movs	r3, #26
 8002bb0:	2220      	movs	r2, #32
 8002bb2:	189b      	adds	r3, r3, r2
 8002bb4:	19db      	adds	r3, r3, r7
 8002bb6:	2201      	movs	r2, #1
 8002bb8:	701a      	strb	r2, [r3, #0]
 8002bba:	e127      	b.n	8002e0c <UART_SetConfig+0x4b8>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002bbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002bbe:	61bb      	str	r3, [r7, #24]
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	61fb      	str	r3, [r7, #28]
 8002bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bc6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002bc8:	4b3b      	ldr	r3, [pc, #236]	; (8002cb8 <UART_SetConfig+0x364>)
 8002bca:	0052      	lsls	r2, r2, #1
 8002bcc:	5ad3      	ldrh	r3, [r2, r3]
 8002bce:	613b      	str	r3, [r7, #16]
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	617b      	str	r3, [r7, #20]
 8002bd4:	693a      	ldr	r2, [r7, #16]
 8002bd6:	697b      	ldr	r3, [r7, #20]
 8002bd8:	69b8      	ldr	r0, [r7, #24]
 8002bda:	69f9      	ldr	r1, [r7, #28]
 8002bdc:	f7fd fc10 	bl	8000400 <__aeabi_uldivmod>
 8002be0:	0002      	movs	r2, r0
 8002be2:	000b      	movs	r3, r1
 8002be4:	0e11      	lsrs	r1, r2, #24
 8002be6:	021d      	lsls	r5, r3, #8
 8002be8:	430d      	orrs	r5, r1
 8002bea:	0214      	lsls	r4, r2, #8
 8002bec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	085b      	lsrs	r3, r3, #1
 8002bf2:	60bb      	str	r3, [r7, #8]
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	60fb      	str	r3, [r7, #12]
 8002bf8:	68b8      	ldr	r0, [r7, #8]
 8002bfa:	68f9      	ldr	r1, [r7, #12]
 8002bfc:	1900      	adds	r0, r0, r4
 8002bfe:	4169      	adcs	r1, r5
 8002c00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c02:	685b      	ldr	r3, [r3, #4]
 8002c04:	603b      	str	r3, [r7, #0]
 8002c06:	2300      	movs	r3, #0
 8002c08:	607b      	str	r3, [r7, #4]
 8002c0a:	683a      	ldr	r2, [r7, #0]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	f7fd fbf7 	bl	8000400 <__aeabi_uldivmod>
 8002c12:	0002      	movs	r2, r0
 8002c14:	000b      	movs	r3, r1
 8002c16:	0013      	movs	r3, r2
 8002c18:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002c1a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002c1c:	23c0      	movs	r3, #192	; 0xc0
 8002c1e:	009b      	lsls	r3, r3, #2
 8002c20:	429a      	cmp	r2, r3
 8002c22:	d309      	bcc.n	8002c38 <UART_SetConfig+0x2e4>
 8002c24:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002c26:	2380      	movs	r3, #128	; 0x80
 8002c28:	035b      	lsls	r3, r3, #13
 8002c2a:	429a      	cmp	r2, r3
 8002c2c:	d204      	bcs.n	8002c38 <UART_SetConfig+0x2e4>
        {
          huart->Instance->BRR = usartdiv;
 8002c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002c34:	60da      	str	r2, [r3, #12]
 8002c36:	e0e9      	b.n	8002e0c <UART_SetConfig+0x4b8>
        }
        else
        {
          ret = HAL_ERROR;
 8002c38:	231a      	movs	r3, #26
 8002c3a:	2220      	movs	r2, #32
 8002c3c:	189b      	adds	r3, r3, r2
 8002c3e:	19db      	adds	r3, r3, r7
 8002c40:	2201      	movs	r2, #1
 8002c42:	701a      	strb	r2, [r3, #0]
 8002c44:	e0e2      	b.n	8002e0c <UART_SetConfig+0x4b8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002c46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c48:	69da      	ldr	r2, [r3, #28]
 8002c4a:	2380      	movs	r3, #128	; 0x80
 8002c4c:	021b      	lsls	r3, r3, #8
 8002c4e:	429a      	cmp	r2, r3
 8002c50:	d000      	beq.n	8002c54 <UART_SetConfig+0x300>
 8002c52:	e083      	b.n	8002d5c <UART_SetConfig+0x408>
  {
    switch (clocksource)
 8002c54:	231b      	movs	r3, #27
 8002c56:	2220      	movs	r2, #32
 8002c58:	189b      	adds	r3, r3, r2
 8002c5a:	19db      	adds	r3, r3, r7
 8002c5c:	781b      	ldrb	r3, [r3, #0]
 8002c5e:	2b08      	cmp	r3, #8
 8002c60:	d015      	beq.n	8002c8e <UART_SetConfig+0x33a>
 8002c62:	dc2b      	bgt.n	8002cbc <UART_SetConfig+0x368>
 8002c64:	2b04      	cmp	r3, #4
 8002c66:	d00d      	beq.n	8002c84 <UART_SetConfig+0x330>
 8002c68:	dc28      	bgt.n	8002cbc <UART_SetConfig+0x368>
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d002      	beq.n	8002c74 <UART_SetConfig+0x320>
 8002c6e:	2b02      	cmp	r3, #2
 8002c70:	d005      	beq.n	8002c7e <UART_SetConfig+0x32a>
 8002c72:	e023      	b.n	8002cbc <UART_SetConfig+0x368>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002c74:	f7ff f814 	bl	8001ca0 <HAL_RCC_GetPCLK1Freq>
 8002c78:	0003      	movs	r3, r0
 8002c7a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002c7c:	e027      	b.n	8002cce <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002c7e:	4b0d      	ldr	r3, [pc, #52]	; (8002cb4 <UART_SetConfig+0x360>)
 8002c80:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002c82:	e024      	b.n	8002cce <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002c84:	f7fe ff80 	bl	8001b88 <HAL_RCC_GetSysClockFreq>
 8002c88:	0003      	movs	r3, r0
 8002c8a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002c8c:	e01f      	b.n	8002cce <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002c8e:	2380      	movs	r3, #128	; 0x80
 8002c90:	021b      	lsls	r3, r3, #8
 8002c92:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002c94:	e01b      	b.n	8002cce <UART_SetConfig+0x37a>
 8002c96:	46c0      	nop			; (mov r8, r8)
 8002c98:	cfff69f3 	.word	0xcfff69f3
 8002c9c:	ffffcfff 	.word	0xffffcfff
 8002ca0:	40008000 	.word	0x40008000
 8002ca4:	11fff4ff 	.word	0x11fff4ff
 8002ca8:	40013800 	.word	0x40013800
 8002cac:	40021000 	.word	0x40021000
 8002cb0:	40004400 	.word	0x40004400
 8002cb4:	00f42400 	.word	0x00f42400
 8002cb8:	08003544 	.word	0x08003544
      default:
        pclk = 0U;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8002cc0:	231a      	movs	r3, #26
 8002cc2:	2220      	movs	r2, #32
 8002cc4:	189b      	adds	r3, r3, r2
 8002cc6:	19db      	adds	r3, r3, r7
 8002cc8:	2201      	movs	r2, #1
 8002cca:	701a      	strb	r2, [r3, #0]
        break;
 8002ccc:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002cce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d100      	bne.n	8002cd6 <UART_SetConfig+0x382>
 8002cd4:	e09a      	b.n	8002e0c <UART_SetConfig+0x4b8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002cd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cd8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002cda:	4b58      	ldr	r3, [pc, #352]	; (8002e3c <UART_SetConfig+0x4e8>)
 8002cdc:	0052      	lsls	r2, r2, #1
 8002cde:	5ad3      	ldrh	r3, [r2, r3]
 8002ce0:	0019      	movs	r1, r3
 8002ce2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002ce4:	f7fd fa16 	bl	8000114 <__udivsi3>
 8002ce8:	0003      	movs	r3, r0
 8002cea:	005a      	lsls	r2, r3, #1
 8002cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	085b      	lsrs	r3, r3, #1
 8002cf2:	18d2      	adds	r2, r2, r3
 8002cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cf6:	685b      	ldr	r3, [r3, #4]
 8002cf8:	0019      	movs	r1, r3
 8002cfa:	0010      	movs	r0, r2
 8002cfc:	f7fd fa0a 	bl	8000114 <__udivsi3>
 8002d00:	0003      	movs	r3, r0
 8002d02:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002d04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d06:	2b0f      	cmp	r3, #15
 8002d08:	d921      	bls.n	8002d4e <UART_SetConfig+0x3fa>
 8002d0a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d0c:	2380      	movs	r3, #128	; 0x80
 8002d0e:	025b      	lsls	r3, r3, #9
 8002d10:	429a      	cmp	r2, r3
 8002d12:	d21c      	bcs.n	8002d4e <UART_SetConfig+0x3fa>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002d14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d16:	b29a      	uxth	r2, r3
 8002d18:	200e      	movs	r0, #14
 8002d1a:	2420      	movs	r4, #32
 8002d1c:	1903      	adds	r3, r0, r4
 8002d1e:	19db      	adds	r3, r3, r7
 8002d20:	210f      	movs	r1, #15
 8002d22:	438a      	bics	r2, r1
 8002d24:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002d26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d28:	085b      	lsrs	r3, r3, #1
 8002d2a:	b29b      	uxth	r3, r3
 8002d2c:	2207      	movs	r2, #7
 8002d2e:	4013      	ands	r3, r2
 8002d30:	b299      	uxth	r1, r3
 8002d32:	1903      	adds	r3, r0, r4
 8002d34:	19db      	adds	r3, r3, r7
 8002d36:	1902      	adds	r2, r0, r4
 8002d38:	19d2      	adds	r2, r2, r7
 8002d3a:	8812      	ldrh	r2, [r2, #0]
 8002d3c:	430a      	orrs	r2, r1
 8002d3e:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002d40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	1902      	adds	r2, r0, r4
 8002d46:	19d2      	adds	r2, r2, r7
 8002d48:	8812      	ldrh	r2, [r2, #0]
 8002d4a:	60da      	str	r2, [r3, #12]
 8002d4c:	e05e      	b.n	8002e0c <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 8002d4e:	231a      	movs	r3, #26
 8002d50:	2220      	movs	r2, #32
 8002d52:	189b      	adds	r3, r3, r2
 8002d54:	19db      	adds	r3, r3, r7
 8002d56:	2201      	movs	r2, #1
 8002d58:	701a      	strb	r2, [r3, #0]
 8002d5a:	e057      	b.n	8002e0c <UART_SetConfig+0x4b8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002d5c:	231b      	movs	r3, #27
 8002d5e:	2220      	movs	r2, #32
 8002d60:	189b      	adds	r3, r3, r2
 8002d62:	19db      	adds	r3, r3, r7
 8002d64:	781b      	ldrb	r3, [r3, #0]
 8002d66:	2b08      	cmp	r3, #8
 8002d68:	d015      	beq.n	8002d96 <UART_SetConfig+0x442>
 8002d6a:	dc18      	bgt.n	8002d9e <UART_SetConfig+0x44a>
 8002d6c:	2b04      	cmp	r3, #4
 8002d6e:	d00d      	beq.n	8002d8c <UART_SetConfig+0x438>
 8002d70:	dc15      	bgt.n	8002d9e <UART_SetConfig+0x44a>
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d002      	beq.n	8002d7c <UART_SetConfig+0x428>
 8002d76:	2b02      	cmp	r3, #2
 8002d78:	d005      	beq.n	8002d86 <UART_SetConfig+0x432>
 8002d7a:	e010      	b.n	8002d9e <UART_SetConfig+0x44a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002d7c:	f7fe ff90 	bl	8001ca0 <HAL_RCC_GetPCLK1Freq>
 8002d80:	0003      	movs	r3, r0
 8002d82:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002d84:	e014      	b.n	8002db0 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002d86:	4b2e      	ldr	r3, [pc, #184]	; (8002e40 <UART_SetConfig+0x4ec>)
 8002d88:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002d8a:	e011      	b.n	8002db0 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002d8c:	f7fe fefc 	bl	8001b88 <HAL_RCC_GetSysClockFreq>
 8002d90:	0003      	movs	r3, r0
 8002d92:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002d94:	e00c      	b.n	8002db0 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002d96:	2380      	movs	r3, #128	; 0x80
 8002d98:	021b      	lsls	r3, r3, #8
 8002d9a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002d9c:	e008      	b.n	8002db0 <UART_SetConfig+0x45c>
      default:
        pclk = 0U;
 8002d9e:	2300      	movs	r3, #0
 8002da0:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8002da2:	231a      	movs	r3, #26
 8002da4:	2220      	movs	r2, #32
 8002da6:	189b      	adds	r3, r3, r2
 8002da8:	19db      	adds	r3, r3, r7
 8002daa:	2201      	movs	r2, #1
 8002dac:	701a      	strb	r2, [r3, #0]
        break;
 8002dae:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8002db0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d02a      	beq.n	8002e0c <UART_SetConfig+0x4b8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002db6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002db8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002dba:	4b20      	ldr	r3, [pc, #128]	; (8002e3c <UART_SetConfig+0x4e8>)
 8002dbc:	0052      	lsls	r2, r2, #1
 8002dbe:	5ad3      	ldrh	r3, [r2, r3]
 8002dc0:	0019      	movs	r1, r3
 8002dc2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002dc4:	f7fd f9a6 	bl	8000114 <__udivsi3>
 8002dc8:	0003      	movs	r3, r0
 8002dca:	001a      	movs	r2, r3
 8002dcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	085b      	lsrs	r3, r3, #1
 8002dd2:	18d2      	adds	r2, r2, r3
 8002dd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	0019      	movs	r1, r3
 8002dda:	0010      	movs	r0, r2
 8002ddc:	f7fd f99a 	bl	8000114 <__udivsi3>
 8002de0:	0003      	movs	r3, r0
 8002de2:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002de4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002de6:	2b0f      	cmp	r3, #15
 8002de8:	d90a      	bls.n	8002e00 <UART_SetConfig+0x4ac>
 8002dea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002dec:	2380      	movs	r3, #128	; 0x80
 8002dee:	025b      	lsls	r3, r3, #9
 8002df0:	429a      	cmp	r2, r3
 8002df2:	d205      	bcs.n	8002e00 <UART_SetConfig+0x4ac>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002df4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002df6:	b29a      	uxth	r2, r3
 8002df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	60da      	str	r2, [r3, #12]
 8002dfe:	e005      	b.n	8002e0c <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 8002e00:	231a      	movs	r3, #26
 8002e02:	2220      	movs	r2, #32
 8002e04:	189b      	adds	r3, r3, r2
 8002e06:	19db      	adds	r3, r3, r7
 8002e08:	2201      	movs	r2, #1
 8002e0a:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8002e0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e0e:	226a      	movs	r2, #106	; 0x6a
 8002e10:	2101      	movs	r1, #1
 8002e12:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8002e14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e16:	2268      	movs	r2, #104	; 0x68
 8002e18:	2101      	movs	r1, #1
 8002e1a:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002e1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e1e:	2200      	movs	r2, #0
 8002e20:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8002e22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e24:	2200      	movs	r2, #0
 8002e26:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8002e28:	231a      	movs	r3, #26
 8002e2a:	2220      	movs	r2, #32
 8002e2c:	189b      	adds	r3, r3, r2
 8002e2e:	19db      	adds	r3, r3, r7
 8002e30:	781b      	ldrb	r3, [r3, #0]
}
 8002e32:	0018      	movs	r0, r3
 8002e34:	46bd      	mov	sp, r7
 8002e36:	b010      	add	sp, #64	; 0x40
 8002e38:	bdb0      	pop	{r4, r5, r7, pc}
 8002e3a:	46c0      	nop			; (mov r8, r8)
 8002e3c:	08003544 	.word	0x08003544
 8002e40:	00f42400 	.word	0x00f42400

08002e44 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b082      	sub	sp, #8
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e50:	2201      	movs	r2, #1
 8002e52:	4013      	ands	r3, r2
 8002e54:	d00b      	beq.n	8002e6e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	4a4a      	ldr	r2, [pc, #296]	; (8002f88 <UART_AdvFeatureConfig+0x144>)
 8002e5e:	4013      	ands	r3, r2
 8002e60:	0019      	movs	r1, r3
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	430a      	orrs	r2, r1
 8002e6c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e72:	2202      	movs	r2, #2
 8002e74:	4013      	ands	r3, r2
 8002e76:	d00b      	beq.n	8002e90 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	4a43      	ldr	r2, [pc, #268]	; (8002f8c <UART_AdvFeatureConfig+0x148>)
 8002e80:	4013      	ands	r3, r2
 8002e82:	0019      	movs	r1, r3
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	430a      	orrs	r2, r1
 8002e8e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e94:	2204      	movs	r2, #4
 8002e96:	4013      	ands	r3, r2
 8002e98:	d00b      	beq.n	8002eb2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	4a3b      	ldr	r2, [pc, #236]	; (8002f90 <UART_AdvFeatureConfig+0x14c>)
 8002ea2:	4013      	ands	r3, r2
 8002ea4:	0019      	movs	r1, r3
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	430a      	orrs	r2, r1
 8002eb0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002eb6:	2208      	movs	r2, #8
 8002eb8:	4013      	ands	r3, r2
 8002eba:	d00b      	beq.n	8002ed4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	685b      	ldr	r3, [r3, #4]
 8002ec2:	4a34      	ldr	r2, [pc, #208]	; (8002f94 <UART_AdvFeatureConfig+0x150>)
 8002ec4:	4013      	ands	r3, r2
 8002ec6:	0019      	movs	r1, r3
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	430a      	orrs	r2, r1
 8002ed2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ed8:	2210      	movs	r2, #16
 8002eda:	4013      	ands	r3, r2
 8002edc:	d00b      	beq.n	8002ef6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	689b      	ldr	r3, [r3, #8]
 8002ee4:	4a2c      	ldr	r2, [pc, #176]	; (8002f98 <UART_AdvFeatureConfig+0x154>)
 8002ee6:	4013      	ands	r3, r2
 8002ee8:	0019      	movs	r1, r3
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	430a      	orrs	r2, r1
 8002ef4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002efa:	2220      	movs	r2, #32
 8002efc:	4013      	ands	r3, r2
 8002efe:	d00b      	beq.n	8002f18 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	689b      	ldr	r3, [r3, #8]
 8002f06:	4a25      	ldr	r2, [pc, #148]	; (8002f9c <UART_AdvFeatureConfig+0x158>)
 8002f08:	4013      	ands	r3, r2
 8002f0a:	0019      	movs	r1, r3
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	430a      	orrs	r2, r1
 8002f16:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f1c:	2240      	movs	r2, #64	; 0x40
 8002f1e:	4013      	ands	r3, r2
 8002f20:	d01d      	beq.n	8002f5e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	4a1d      	ldr	r2, [pc, #116]	; (8002fa0 <UART_AdvFeatureConfig+0x15c>)
 8002f2a:	4013      	ands	r3, r2
 8002f2c:	0019      	movs	r1, r3
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	430a      	orrs	r2, r1
 8002f38:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002f3e:	2380      	movs	r3, #128	; 0x80
 8002f40:	035b      	lsls	r3, r3, #13
 8002f42:	429a      	cmp	r2, r3
 8002f44:	d10b      	bne.n	8002f5e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	4a15      	ldr	r2, [pc, #84]	; (8002fa4 <UART_AdvFeatureConfig+0x160>)
 8002f4e:	4013      	ands	r3, r2
 8002f50:	0019      	movs	r1, r3
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	430a      	orrs	r2, r1
 8002f5c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f62:	2280      	movs	r2, #128	; 0x80
 8002f64:	4013      	ands	r3, r2
 8002f66:	d00b      	beq.n	8002f80 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	4a0e      	ldr	r2, [pc, #56]	; (8002fa8 <UART_AdvFeatureConfig+0x164>)
 8002f70:	4013      	ands	r3, r2
 8002f72:	0019      	movs	r1, r3
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	430a      	orrs	r2, r1
 8002f7e:	605a      	str	r2, [r3, #4]
  }
}
 8002f80:	46c0      	nop			; (mov r8, r8)
 8002f82:	46bd      	mov	sp, r7
 8002f84:	b002      	add	sp, #8
 8002f86:	bd80      	pop	{r7, pc}
 8002f88:	fffdffff 	.word	0xfffdffff
 8002f8c:	fffeffff 	.word	0xfffeffff
 8002f90:	fffbffff 	.word	0xfffbffff
 8002f94:	ffff7fff 	.word	0xffff7fff
 8002f98:	ffffefff 	.word	0xffffefff
 8002f9c:	ffffdfff 	.word	0xffffdfff
 8002fa0:	ffefffff 	.word	0xffefffff
 8002fa4:	ff9fffff 	.word	0xff9fffff
 8002fa8:	fff7ffff 	.word	0xfff7ffff

08002fac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b086      	sub	sp, #24
 8002fb0:	af02      	add	r7, sp, #8
 8002fb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2290      	movs	r2, #144	; 0x90
 8002fb8:	2100      	movs	r1, #0
 8002fba:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002fbc:	f7fd ff36 	bl	8000e2c <HAL_GetTick>
 8002fc0:	0003      	movs	r3, r0
 8002fc2:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	2208      	movs	r2, #8
 8002fcc:	4013      	ands	r3, r2
 8002fce:	2b08      	cmp	r3, #8
 8002fd0:	d10c      	bne.n	8002fec <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	2280      	movs	r2, #128	; 0x80
 8002fd6:	0391      	lsls	r1, r2, #14
 8002fd8:	6878      	ldr	r0, [r7, #4]
 8002fda:	4a1a      	ldr	r2, [pc, #104]	; (8003044 <UART_CheckIdleState+0x98>)
 8002fdc:	9200      	str	r2, [sp, #0]
 8002fde:	2200      	movs	r2, #0
 8002fe0:	f000 f832 	bl	8003048 <UART_WaitOnFlagUntilTimeout>
 8002fe4:	1e03      	subs	r3, r0, #0
 8002fe6:	d001      	beq.n	8002fec <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002fe8:	2303      	movs	r3, #3
 8002fea:	e026      	b.n	800303a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	2204      	movs	r2, #4
 8002ff4:	4013      	ands	r3, r2
 8002ff6:	2b04      	cmp	r3, #4
 8002ff8:	d10c      	bne.n	8003014 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	2280      	movs	r2, #128	; 0x80
 8002ffe:	03d1      	lsls	r1, r2, #15
 8003000:	6878      	ldr	r0, [r7, #4]
 8003002:	4a10      	ldr	r2, [pc, #64]	; (8003044 <UART_CheckIdleState+0x98>)
 8003004:	9200      	str	r2, [sp, #0]
 8003006:	2200      	movs	r2, #0
 8003008:	f000 f81e 	bl	8003048 <UART_WaitOnFlagUntilTimeout>
 800300c:	1e03      	subs	r3, r0, #0
 800300e:	d001      	beq.n	8003014 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003010:	2303      	movs	r3, #3
 8003012:	e012      	b.n	800303a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2288      	movs	r2, #136	; 0x88
 8003018:	2120      	movs	r1, #32
 800301a:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	228c      	movs	r2, #140	; 0x8c
 8003020:	2120      	movs	r1, #32
 8003022:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2200      	movs	r2, #0
 8003028:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2200      	movs	r2, #0
 800302e:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2284      	movs	r2, #132	; 0x84
 8003034:	2100      	movs	r1, #0
 8003036:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003038:	2300      	movs	r3, #0
}
 800303a:	0018      	movs	r0, r3
 800303c:	46bd      	mov	sp, r7
 800303e:	b004      	add	sp, #16
 8003040:	bd80      	pop	{r7, pc}
 8003042:	46c0      	nop			; (mov r8, r8)
 8003044:	01ffffff 	.word	0x01ffffff

08003048 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b094      	sub	sp, #80	; 0x50
 800304c:	af00      	add	r7, sp, #0
 800304e:	60f8      	str	r0, [r7, #12]
 8003050:	60b9      	str	r1, [r7, #8]
 8003052:	603b      	str	r3, [r7, #0]
 8003054:	1dfb      	adds	r3, r7, #7
 8003056:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003058:	e0a7      	b.n	80031aa <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800305a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800305c:	3301      	adds	r3, #1
 800305e:	d100      	bne.n	8003062 <UART_WaitOnFlagUntilTimeout+0x1a>
 8003060:	e0a3      	b.n	80031aa <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003062:	f7fd fee3 	bl	8000e2c <HAL_GetTick>
 8003066:	0002      	movs	r2, r0
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	1ad3      	subs	r3, r2, r3
 800306c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800306e:	429a      	cmp	r2, r3
 8003070:	d302      	bcc.n	8003078 <UART_WaitOnFlagUntilTimeout+0x30>
 8003072:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003074:	2b00      	cmp	r3, #0
 8003076:	d13f      	bne.n	80030f8 <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003078:	f3ef 8310 	mrs	r3, PRIMASK
 800307c:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800307e:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003080:	647b      	str	r3, [r7, #68]	; 0x44
 8003082:	2301      	movs	r3, #1
 8003084:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003086:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003088:	f383 8810 	msr	PRIMASK, r3
}
 800308c:	46c0      	nop			; (mov r8, r8)
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	681a      	ldr	r2, [r3, #0]
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	494e      	ldr	r1, [pc, #312]	; (80031d4 <UART_WaitOnFlagUntilTimeout+0x18c>)
 800309a:	400a      	ands	r2, r1
 800309c:	601a      	str	r2, [r3, #0]
 800309e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80030a0:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030a4:	f383 8810 	msr	PRIMASK, r3
}
 80030a8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80030aa:	f3ef 8310 	mrs	r3, PRIMASK
 80030ae:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 80030b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030b2:	643b      	str	r3, [r7, #64]	; 0x40
 80030b4:	2301      	movs	r3, #1
 80030b6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030ba:	f383 8810 	msr	PRIMASK, r3
}
 80030be:	46c0      	nop			; (mov r8, r8)
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	689a      	ldr	r2, [r3, #8]
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	2101      	movs	r1, #1
 80030cc:	438a      	bics	r2, r1
 80030ce:	609a      	str	r2, [r3, #8]
 80030d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80030d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80030d6:	f383 8810 	msr	PRIMASK, r3
}
 80030da:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	2288      	movs	r2, #136	; 0x88
 80030e0:	2120      	movs	r1, #32
 80030e2:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	228c      	movs	r2, #140	; 0x8c
 80030e8:	2120      	movs	r1, #32
 80030ea:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	2284      	movs	r2, #132	; 0x84
 80030f0:	2100      	movs	r1, #0
 80030f2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80030f4:	2303      	movs	r3, #3
 80030f6:	e069      	b.n	80031cc <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	2204      	movs	r2, #4
 8003100:	4013      	ands	r3, r2
 8003102:	d052      	beq.n	80031aa <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	69da      	ldr	r2, [r3, #28]
 800310a:	2380      	movs	r3, #128	; 0x80
 800310c:	011b      	lsls	r3, r3, #4
 800310e:	401a      	ands	r2, r3
 8003110:	2380      	movs	r3, #128	; 0x80
 8003112:	011b      	lsls	r3, r3, #4
 8003114:	429a      	cmp	r2, r3
 8003116:	d148      	bne.n	80031aa <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	2280      	movs	r2, #128	; 0x80
 800311e:	0112      	lsls	r2, r2, #4
 8003120:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003122:	f3ef 8310 	mrs	r3, PRIMASK
 8003126:	613b      	str	r3, [r7, #16]
  return(result);
 8003128:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800312a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800312c:	2301      	movs	r3, #1
 800312e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003130:	697b      	ldr	r3, [r7, #20]
 8003132:	f383 8810 	msr	PRIMASK, r3
}
 8003136:	46c0      	nop			; (mov r8, r8)
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	681a      	ldr	r2, [r3, #0]
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4924      	ldr	r1, [pc, #144]	; (80031d4 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8003144:	400a      	ands	r2, r1
 8003146:	601a      	str	r2, [r3, #0]
 8003148:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800314a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800314c:	69bb      	ldr	r3, [r7, #24]
 800314e:	f383 8810 	msr	PRIMASK, r3
}
 8003152:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003154:	f3ef 8310 	mrs	r3, PRIMASK
 8003158:	61fb      	str	r3, [r7, #28]
  return(result);
 800315a:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800315c:	64bb      	str	r3, [r7, #72]	; 0x48
 800315e:	2301      	movs	r3, #1
 8003160:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003162:	6a3b      	ldr	r3, [r7, #32]
 8003164:	f383 8810 	msr	PRIMASK, r3
}
 8003168:	46c0      	nop			; (mov r8, r8)
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	689a      	ldr	r2, [r3, #8]
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	2101      	movs	r1, #1
 8003176:	438a      	bics	r2, r1
 8003178:	609a      	str	r2, [r3, #8]
 800317a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800317c:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800317e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003180:	f383 8810 	msr	PRIMASK, r3
}
 8003184:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	2288      	movs	r2, #136	; 0x88
 800318a:	2120      	movs	r1, #32
 800318c:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	228c      	movs	r2, #140	; 0x8c
 8003192:	2120      	movs	r1, #32
 8003194:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	2290      	movs	r2, #144	; 0x90
 800319a:	2120      	movs	r1, #32
 800319c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	2284      	movs	r2, #132	; 0x84
 80031a2:	2100      	movs	r1, #0
 80031a4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80031a6:	2303      	movs	r3, #3
 80031a8:	e010      	b.n	80031cc <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	69db      	ldr	r3, [r3, #28]
 80031b0:	68ba      	ldr	r2, [r7, #8]
 80031b2:	4013      	ands	r3, r2
 80031b4:	68ba      	ldr	r2, [r7, #8]
 80031b6:	1ad3      	subs	r3, r2, r3
 80031b8:	425a      	negs	r2, r3
 80031ba:	4153      	adcs	r3, r2
 80031bc:	b2db      	uxtb	r3, r3
 80031be:	001a      	movs	r2, r3
 80031c0:	1dfb      	adds	r3, r7, #7
 80031c2:	781b      	ldrb	r3, [r3, #0]
 80031c4:	429a      	cmp	r2, r3
 80031c6:	d100      	bne.n	80031ca <UART_WaitOnFlagUntilTimeout+0x182>
 80031c8:	e747      	b.n	800305a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80031ca:	2300      	movs	r3, #0
}
 80031cc:	0018      	movs	r0, r3
 80031ce:	46bd      	mov	sp, r7
 80031d0:	b014      	add	sp, #80	; 0x50
 80031d2:	bd80      	pop	{r7, pc}
 80031d4:	fffffe5f 	.word	0xfffffe5f

080031d8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b084      	sub	sp, #16
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2284      	movs	r2, #132	; 0x84
 80031e4:	5c9b      	ldrb	r3, [r3, r2]
 80031e6:	2b01      	cmp	r3, #1
 80031e8:	d101      	bne.n	80031ee <HAL_UARTEx_DisableFifoMode+0x16>
 80031ea:	2302      	movs	r3, #2
 80031ec:	e027      	b.n	800323e <HAL_UARTEx_DisableFifoMode+0x66>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2284      	movs	r2, #132	; 0x84
 80031f2:	2101      	movs	r1, #1
 80031f4:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2288      	movs	r2, #136	; 0x88
 80031fa:	2124      	movs	r1, #36	; 0x24
 80031fc:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	681a      	ldr	r2, [r3, #0]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	2101      	movs	r1, #1
 8003212:	438a      	bics	r2, r1
 8003214:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	4a0b      	ldr	r2, [pc, #44]	; (8003248 <HAL_UARTEx_DisableFifoMode+0x70>)
 800321a:	4013      	ands	r3, r2
 800321c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	2200      	movs	r2, #0
 8003222:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	68fa      	ldr	r2, [r7, #12]
 800322a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2288      	movs	r2, #136	; 0x88
 8003230:	2120      	movs	r1, #32
 8003232:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2284      	movs	r2, #132	; 0x84
 8003238:	2100      	movs	r1, #0
 800323a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800323c:	2300      	movs	r3, #0
}
 800323e:	0018      	movs	r0, r3
 8003240:	46bd      	mov	sp, r7
 8003242:	b004      	add	sp, #16
 8003244:	bd80      	pop	{r7, pc}
 8003246:	46c0      	nop			; (mov r8, r8)
 8003248:	dfffffff 	.word	0xdfffffff

0800324c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b084      	sub	sp, #16
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
 8003254:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	2284      	movs	r2, #132	; 0x84
 800325a:	5c9b      	ldrb	r3, [r3, r2]
 800325c:	2b01      	cmp	r3, #1
 800325e:	d101      	bne.n	8003264 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003260:	2302      	movs	r3, #2
 8003262:	e02e      	b.n	80032c2 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2284      	movs	r2, #132	; 0x84
 8003268:	2101      	movs	r1, #1
 800326a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2288      	movs	r2, #136	; 0x88
 8003270:	2124      	movs	r1, #36	; 0x24
 8003272:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	681a      	ldr	r2, [r3, #0]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	2101      	movs	r1, #1
 8003288:	438a      	bics	r2, r1
 800328a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	689b      	ldr	r3, [r3, #8]
 8003292:	00db      	lsls	r3, r3, #3
 8003294:	08d9      	lsrs	r1, r3, #3
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	683a      	ldr	r2, [r7, #0]
 800329c:	430a      	orrs	r2, r1
 800329e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	0018      	movs	r0, r3
 80032a4:	f000 f854 	bl	8003350 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	68fa      	ldr	r2, [r7, #12]
 80032ae:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2288      	movs	r2, #136	; 0x88
 80032b4:	2120      	movs	r1, #32
 80032b6:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2284      	movs	r2, #132	; 0x84
 80032bc:	2100      	movs	r1, #0
 80032be:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80032c0:	2300      	movs	r3, #0
}
 80032c2:	0018      	movs	r0, r3
 80032c4:	46bd      	mov	sp, r7
 80032c6:	b004      	add	sp, #16
 80032c8:	bd80      	pop	{r7, pc}
	...

080032cc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b084      	sub	sp, #16
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
 80032d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2284      	movs	r2, #132	; 0x84
 80032da:	5c9b      	ldrb	r3, [r3, r2]
 80032dc:	2b01      	cmp	r3, #1
 80032de:	d101      	bne.n	80032e4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80032e0:	2302      	movs	r3, #2
 80032e2:	e02f      	b.n	8003344 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2284      	movs	r2, #132	; 0x84
 80032e8:	2101      	movs	r1, #1
 80032ea:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2288      	movs	r2, #136	; 0x88
 80032f0:	2124      	movs	r1, #36	; 0x24
 80032f2:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	681a      	ldr	r2, [r3, #0]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	2101      	movs	r1, #1
 8003308:	438a      	bics	r2, r1
 800330a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	689b      	ldr	r3, [r3, #8]
 8003312:	4a0e      	ldr	r2, [pc, #56]	; (800334c <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8003314:	4013      	ands	r3, r2
 8003316:	0019      	movs	r1, r3
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	683a      	ldr	r2, [r7, #0]
 800331e:	430a      	orrs	r2, r1
 8003320:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	0018      	movs	r0, r3
 8003326:	f000 f813 	bl	8003350 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	68fa      	ldr	r2, [r7, #12]
 8003330:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2288      	movs	r2, #136	; 0x88
 8003336:	2120      	movs	r1, #32
 8003338:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2284      	movs	r2, #132	; 0x84
 800333e:	2100      	movs	r1, #0
 8003340:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003342:	2300      	movs	r3, #0
}
 8003344:	0018      	movs	r0, r3
 8003346:	46bd      	mov	sp, r7
 8003348:	b004      	add	sp, #16
 800334a:	bd80      	pop	{r7, pc}
 800334c:	f1ffffff 	.word	0xf1ffffff

08003350 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003350:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003352:	b085      	sub	sp, #20
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800335c:	2b00      	cmp	r3, #0
 800335e:	d108      	bne.n	8003372 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	226a      	movs	r2, #106	; 0x6a
 8003364:	2101      	movs	r1, #1
 8003366:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2268      	movs	r2, #104	; 0x68
 800336c:	2101      	movs	r1, #1
 800336e:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003370:	e043      	b.n	80033fa <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8003372:	260f      	movs	r6, #15
 8003374:	19bb      	adds	r3, r7, r6
 8003376:	2208      	movs	r2, #8
 8003378:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800337a:	200e      	movs	r0, #14
 800337c:	183b      	adds	r3, r7, r0
 800337e:	2208      	movs	r2, #8
 8003380:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	689b      	ldr	r3, [r3, #8]
 8003388:	0e5b      	lsrs	r3, r3, #25
 800338a:	b2da      	uxtb	r2, r3
 800338c:	240d      	movs	r4, #13
 800338e:	193b      	adds	r3, r7, r4
 8003390:	2107      	movs	r1, #7
 8003392:	400a      	ands	r2, r1
 8003394:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	689b      	ldr	r3, [r3, #8]
 800339c:	0f5b      	lsrs	r3, r3, #29
 800339e:	b2da      	uxtb	r2, r3
 80033a0:	250c      	movs	r5, #12
 80033a2:	197b      	adds	r3, r7, r5
 80033a4:	2107      	movs	r1, #7
 80033a6:	400a      	ands	r2, r1
 80033a8:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80033aa:	183b      	adds	r3, r7, r0
 80033ac:	781b      	ldrb	r3, [r3, #0]
 80033ae:	197a      	adds	r2, r7, r5
 80033b0:	7812      	ldrb	r2, [r2, #0]
 80033b2:	4914      	ldr	r1, [pc, #80]	; (8003404 <UARTEx_SetNbDataToProcess+0xb4>)
 80033b4:	5c8a      	ldrb	r2, [r1, r2]
 80033b6:	435a      	muls	r2, r3
 80033b8:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 80033ba:	197b      	adds	r3, r7, r5
 80033bc:	781b      	ldrb	r3, [r3, #0]
 80033be:	4a12      	ldr	r2, [pc, #72]	; (8003408 <UARTEx_SetNbDataToProcess+0xb8>)
 80033c0:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80033c2:	0019      	movs	r1, r3
 80033c4:	f7fc ff30 	bl	8000228 <__divsi3>
 80033c8:	0003      	movs	r3, r0
 80033ca:	b299      	uxth	r1, r3
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	226a      	movs	r2, #106	; 0x6a
 80033d0:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80033d2:	19bb      	adds	r3, r7, r6
 80033d4:	781b      	ldrb	r3, [r3, #0]
 80033d6:	193a      	adds	r2, r7, r4
 80033d8:	7812      	ldrb	r2, [r2, #0]
 80033da:	490a      	ldr	r1, [pc, #40]	; (8003404 <UARTEx_SetNbDataToProcess+0xb4>)
 80033dc:	5c8a      	ldrb	r2, [r1, r2]
 80033de:	435a      	muls	r2, r3
 80033e0:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 80033e2:	193b      	adds	r3, r7, r4
 80033e4:	781b      	ldrb	r3, [r3, #0]
 80033e6:	4a08      	ldr	r2, [pc, #32]	; (8003408 <UARTEx_SetNbDataToProcess+0xb8>)
 80033e8:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80033ea:	0019      	movs	r1, r3
 80033ec:	f7fc ff1c 	bl	8000228 <__divsi3>
 80033f0:	0003      	movs	r3, r0
 80033f2:	b299      	uxth	r1, r3
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2268      	movs	r2, #104	; 0x68
 80033f8:	5299      	strh	r1, [r3, r2]
}
 80033fa:	46c0      	nop			; (mov r8, r8)
 80033fc:	46bd      	mov	sp, r7
 80033fe:	b005      	add	sp, #20
 8003400:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003402:	46c0      	nop			; (mov r8, r8)
 8003404:	0800355c 	.word	0x0800355c
 8003408:	08003564 	.word	0x08003564

0800340c <memset>:
 800340c:	0003      	movs	r3, r0
 800340e:	1882      	adds	r2, r0, r2
 8003410:	4293      	cmp	r3, r2
 8003412:	d100      	bne.n	8003416 <memset+0xa>
 8003414:	4770      	bx	lr
 8003416:	7019      	strb	r1, [r3, #0]
 8003418:	3301      	adds	r3, #1
 800341a:	e7f9      	b.n	8003410 <memset+0x4>

0800341c <__libc_init_array>:
 800341c:	b570      	push	{r4, r5, r6, lr}
 800341e:	2600      	movs	r6, #0
 8003420:	4c0c      	ldr	r4, [pc, #48]	; (8003454 <__libc_init_array+0x38>)
 8003422:	4d0d      	ldr	r5, [pc, #52]	; (8003458 <__libc_init_array+0x3c>)
 8003424:	1b64      	subs	r4, r4, r5
 8003426:	10a4      	asrs	r4, r4, #2
 8003428:	42a6      	cmp	r6, r4
 800342a:	d109      	bne.n	8003440 <__libc_init_array+0x24>
 800342c:	2600      	movs	r6, #0
 800342e:	f000 f819 	bl	8003464 <_init>
 8003432:	4c0a      	ldr	r4, [pc, #40]	; (800345c <__libc_init_array+0x40>)
 8003434:	4d0a      	ldr	r5, [pc, #40]	; (8003460 <__libc_init_array+0x44>)
 8003436:	1b64      	subs	r4, r4, r5
 8003438:	10a4      	asrs	r4, r4, #2
 800343a:	42a6      	cmp	r6, r4
 800343c:	d105      	bne.n	800344a <__libc_init_array+0x2e>
 800343e:	bd70      	pop	{r4, r5, r6, pc}
 8003440:	00b3      	lsls	r3, r6, #2
 8003442:	58eb      	ldr	r3, [r5, r3]
 8003444:	4798      	blx	r3
 8003446:	3601      	adds	r6, #1
 8003448:	e7ee      	b.n	8003428 <__libc_init_array+0xc>
 800344a:	00b3      	lsls	r3, r6, #2
 800344c:	58eb      	ldr	r3, [r5, r3]
 800344e:	4798      	blx	r3
 8003450:	3601      	adds	r6, #1
 8003452:	e7f2      	b.n	800343a <__libc_init_array+0x1e>
 8003454:	08003574 	.word	0x08003574
 8003458:	08003574 	.word	0x08003574
 800345c:	08003578 	.word	0x08003578
 8003460:	08003574 	.word	0x08003574

08003464 <_init>:
 8003464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003466:	46c0      	nop			; (mov r8, r8)
 8003468:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800346a:	bc08      	pop	{r3}
 800346c:	469e      	mov	lr, r3
 800346e:	4770      	bx	lr

08003470 <_fini>:
 8003470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003472:	46c0      	nop			; (mov r8, r8)
 8003474:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003476:	bc08      	pop	{r3}
 8003478:	469e      	mov	lr, r3
 800347a:	4770      	bx	lr
