// Seed: 599792750
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  localparam id_4 = -1;
  reg id_5;
  ;
  always @(posedge -1, posedge 1) begin : LABEL_0
    id_5 = id_3 != id_5++;
    if (-1 == 1)
      if (1 == 'b0) begin : LABEL_1
        $signed(51);
        ;
      end
  end
  assign id_5 = id_4;
endmodule
module module_1 (
    output wire id_0
    , id_7,
    input wor id_1,
    output wire id_2,
    output tri id_3,
    inout wor id_4,
    output supply1 id_5
);
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
  generate
    assign id_3 = 1;
  endgenerate
  wire [1 : 1] id_8;
endmodule
