// Seed: 2567688967
module module_0 (
    output tri0 id_0,
    input uwire id_1,
    output tri0 id_2,
    output uwire id_3,
    output tri1 id_4,
    output tri0 id_5,
    input supply1 id_6,
    input wor id_7
);
  assign id_5 = id_1;
  wire [-1 'b0 : -1  ==  -1] id_9;
endmodule
module module_1 #(
    parameter id_2 = 32'd99
) (
    output tri0 id_0,
    input tri1 id_1,
    input supply0 _id_2,
    input tri id_3
);
  logic [id_2 : 1] id_5 = id_5;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_0,
      id_0,
      id_0,
      id_0,
      id_3,
      id_1
  );
  assign modCall_1.id_4 = 0;
endmodule
