Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hakan/Documents/VHDL_Proje/d_latch/d_latch.srcs/sources_1/new/d_latch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity d_latch
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hakan/Documents/VHDL_Proje/d_latch/d_latch.srcs/sim_1/new/tb_d_latch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_d_latch
