[2021-09-09 10:03:02,369]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-09-09 10:03:02,369]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:03:03,092]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; ".

Peak memory: 15056896 bytes

[2021-09-09 10:03:03,092]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:03:03,261]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 35110912 bytes

[2021-09-09 10:03:03,265]mapper_test.py:156:[INFO]: area: 256 level: 4
[2021-09-09 10:03:03,265]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:03:03,341]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	current map manager:
		current min nodes:793
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :290
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :290
score:100
	Report mapping result:
		klut_size()     :470
		klut.num_gates():299
		max delay       :4
		max area        :290
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :63
		LUT fanins:3	 numbers :35
		LUT fanins:4	 numbers :192
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
Peak memory: 10244096 bytes

[2021-09-09 10:03:03,342]mapper_test.py:220:[INFO]: area: 299 level: 4
[2021-09-09 12:02:24,364]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-09-09 12:02:24,364]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:02:25,094]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; ".

Peak memory: 14716928 bytes

[2021-09-09 12:02:25,094]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:02:25,230]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 35467264 bytes

[2021-09-09 12:02:25,234]mapper_test.py:156:[INFO]: area: 256 level: 4
[2021-09-09 12:02:25,234]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:02:27,251]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	current map manager:
		current min nodes:793
		current min depth:10
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:7
	current map manager:
		current min nodes:793
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :290
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :368
score:100
	Report mapping result:
		klut_size()     :470
		klut.num_gates():299
		max delay       :4
		max area        :290
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :63
		LUT fanins:3	 numbers :35
		LUT fanins:4	 numbers :192
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
Peak memory: 18542592 bytes

[2021-09-09 12:02:27,251]mapper_test.py:220:[INFO]: area: 299 level: 4
[2021-09-09 13:32:26,991]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-09-09 13:32:26,991]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:32:27,746]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; ".

Peak memory: 14913536 bytes

[2021-09-09 13:32:27,747]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:32:27,882]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 35143680 bytes

[2021-09-09 13:32:27,886]mapper_test.py:156:[INFO]: area: 256 level: 4
[2021-09-09 13:32:27,886]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:32:29,899]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	current map manager:
		current min nodes:793
		current min depth:10
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:7
	current map manager:
		current min nodes:793
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :292
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :370
score:100
	Report mapping result:
		klut_size()     :472
		klut.num_gates():301
		max delay       :4
		max area        :292
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :35
		LUT fanins:4	 numbers :192
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
Peak memory: 18534400 bytes

[2021-09-09 13:32:29,900]mapper_test.py:220:[INFO]: area: 301 level: 4
[2021-09-09 15:07:23,977]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-09-09 15:07:23,977]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:07:23,977]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:07:24,124]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 35123200 bytes

[2021-09-09 15:07:24,128]mapper_test.py:156:[INFO]: area: 256 level: 4
[2021-09-09 15:07:24,128]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:07:26,329]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	current map manager:
		current min nodes:793
		current min depth:10
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:7
	current map manager:
		current min nodes:793
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :297
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :394
score:100
	Report mapping result:
		klut_size()     :478
		klut.num_gates():307
		max delay       :4
		max area        :297
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :126
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
Peak memory: 18612224 bytes

[2021-09-09 15:07:26,330]mapper_test.py:220:[INFO]: area: 307 level: 4
[2021-09-09 15:36:27,828]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-09-09 15:36:27,828]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:36:27,829]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:36:27,975]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 35303424 bytes

[2021-09-09 15:36:27,979]mapper_test.py:156:[INFO]: area: 256 level: 4
[2021-09-09 15:36:27,980]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:36:30,217]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	current map manager:
		current min nodes:793
		current min depth:10
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:7
	current map manager:
		current min nodes:793
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :297
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :394
score:100
	Report mapping result:
		klut_size()     :478
		klut.num_gates():307
		max delay       :4
		max area        :297
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :126
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
Peak memory: 18546688 bytes

[2021-09-09 15:36:30,218]mapper_test.py:220:[INFO]: area: 307 level: 4
[2021-09-09 16:14:31,672]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-09-09 16:14:31,672]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:14:31,672]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:14:31,819]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 35086336 bytes

[2021-09-09 16:14:31,823]mapper_test.py:156:[INFO]: area: 256 level: 4
[2021-09-09 16:14:31,823]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:14:34,028]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	current map manager:
		current min nodes:793
		current min depth:10
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:7
	current map manager:
		current min nodes:793
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :297
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :394
score:100
	Report mapping result:
		klut_size()     :478
		klut.num_gates():307
		max delay       :4
		max area        :297
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :126
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
Peak memory: 18370560 bytes

[2021-09-09 16:14:34,028]mapper_test.py:220:[INFO]: area: 307 level: 4
[2021-09-09 16:49:14,532]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-09-09 16:49:14,533]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:49:14,533]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:49:14,719]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 35291136 bytes

[2021-09-09 16:49:14,723]mapper_test.py:156:[INFO]: area: 256 level: 4
[2021-09-09 16:49:14,723]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:49:16,996]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	current map manager:
		current min nodes:793
		current min depth:10
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:7
	current map manager:
		current min nodes:793
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :297
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :394
score:100
	Report mapping result:
		klut_size()     :478
		klut.num_gates():307
		max delay       :4
		max area        :297
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :126
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
Peak memory: 18497536 bytes

[2021-09-09 16:49:16,996]mapper_test.py:220:[INFO]: area: 307 level: 4
[2021-09-09 17:25:35,980]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-09-09 17:25:35,981]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:25:35,981]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:25:36,166]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 35123200 bytes

[2021-09-09 17:25:36,170]mapper_test.py:156:[INFO]: area: 256 level: 4
[2021-09-09 17:25:36,170]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:25:38,383]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	current map manager:
		current min nodes:793
		current min depth:10
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:7
	current map manager:
		current min nodes:793
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :297
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :394
score:100
	Report mapping result:
		klut_size()     :478
		klut.num_gates():307
		max delay       :4
		max area        :297
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :126
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
Peak memory: 18370560 bytes

[2021-09-09 17:25:38,384]mapper_test.py:220:[INFO]: area: 307 level: 4
[2021-09-13 23:30:31,884]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-09-13 23:30:31,885]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:30:31,885]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:30:32,079]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 34897920 bytes

[2021-09-13 23:30:32,083]mapper_test.py:156:[INFO]: area: 256 level: 4
[2021-09-13 23:30:32,083]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:30:34,019]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	current map manager:
		current min nodes:793
		current min depth:10
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:7
	current map manager:
		current min nodes:793
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :297
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :394
score:100
	Report mapping result:
		klut_size()     :574
		klut.num_gates():403
		max delay       :3
		max area        :394
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :112
		LUT fanins:3	 numbers :119
		LUT fanins:4	 numbers :163
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
Peak memory: 15978496 bytes

[2021-09-13 23:30:34,020]mapper_test.py:220:[INFO]: area: 403 level: 3
[2021-09-13 23:42:28,805]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-09-13 23:42:28,805]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:28,805]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:28,991]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 34746368 bytes

[2021-09-13 23:42:28,995]mapper_test.py:156:[INFO]: area: 256 level: 4
[2021-09-13 23:42:28,995]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:29,093]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	current map manager:
		current min nodes:793
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :297
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :297
score:100
	Report mapping result:
		klut_size()     :478
		klut.num_gates():307
		max delay       :4
		max area        :297
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :126
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
Peak memory: 9322496 bytes

[2021-09-13 23:42:29,094]mapper_test.py:220:[INFO]: area: 307 level: 4
[2021-09-14 09:00:22,693]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-09-14 09:00:22,693]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:00:22,693]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:00:22,873]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 35020800 bytes

[2021-09-14 09:00:22,877]mapper_test.py:156:[INFO]: area: 256 level: 4
[2021-09-14 09:00:22,877]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:00:24,801]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	current map manager:
		current min nodes:793
		current min depth:10
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:7
	current map manager:
		current min nodes:793
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :297
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :394
score:100
	Report mapping result:
		klut_size()     :478
		klut.num_gates():307
		max delay       :4
		max area        :297
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :126
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
Peak memory: 18591744 bytes

[2021-09-14 09:00:24,802]mapper_test.py:220:[INFO]: area: 307 level: 4
[2021-09-14 09:21:27,678]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-09-14 09:21:27,678]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:27,679]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:27,815]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 34799616 bytes

[2021-09-14 09:21:27,819]mapper_test.py:156:[INFO]: area: 256 level: 4
[2021-09-14 09:21:27,820]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:27,890]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	current map manager:
		current min nodes:793
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :297
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :297
score:100
	Report mapping result:
		klut_size()     :478
		klut.num_gates():307
		max delay       :4
		max area        :297
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :126
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
Peak memory: 10153984 bytes

[2021-09-14 09:21:27,891]mapper_test.py:220:[INFO]: area: 307 level: 4
[2021-09-15 15:33:46,364]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-09-15 15:33:46,364]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:33:46,365]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:33:46,493]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 34721792 bytes

[2021-09-15 15:33:46,497]mapper_test.py:156:[INFO]: area: 256 level: 4
[2021-09-15 15:33:46,497]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:33:48,275]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	current map manager:
		current min nodes:793
		current min depth:10
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:7
	current map manager:
		current min nodes:793
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :297
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :391
score:100
	Report mapping result:
		klut_size()     :478
		klut.num_gates():307
		max delay       :4
		max area        :297
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :126
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
Peak memory: 16044032 bytes

[2021-09-15 15:33:48,276]mapper_test.py:220:[INFO]: area: 307 level: 4
[2021-09-15 15:54:48,902]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-09-15 15:54:48,902]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:48,902]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:49,025]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 34574336 bytes

[2021-09-15 15:54:49,028]mapper_test.py:156:[INFO]: area: 256 level: 4
[2021-09-15 15:54:49,029]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:49,091]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	current map manager:
		current min nodes:793
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :297
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :297
score:100
	Report mapping result:
		klut_size()     :478
		klut.num_gates():307
		max delay       :4
		max area        :297
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :126
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
Peak memory: 8470528 bytes

[2021-09-15 15:54:49,092]mapper_test.py:220:[INFO]: area: 307 level: 4
[2021-09-18 14:04:15,130]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-09-18 14:04:15,130]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:04:15,130]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:04:15,302]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 34668544 bytes

[2021-09-18 14:04:15,306]mapper_test.py:156:[INFO]: area: 256 level: 4
[2021-09-18 14:04:15,307]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:04:17,111]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	current map manager:
		current min nodes:793
		current min depth:10
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:7
	current map manager:
		current min nodes:793
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :297
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :392
score:100
	Report mapping result:
		klut_size()     :478
		klut.num_gates():307
		max delay       :4
		max area        :297
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :126
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
Peak memory: 16068608 bytes

[2021-09-18 14:04:17,112]mapper_test.py:220:[INFO]: area: 307 level: 4
[2021-09-18 16:28:49,806]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-09-18 16:28:49,806]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:28:49,806]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:28:49,934]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 34631680 bytes

[2021-09-18 16:28:49,936]mapper_test.py:156:[INFO]: area: 256 level: 4
[2021-09-18 16:28:49,936]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:28:51,872]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	current map manager:
		current min nodes:793
		current min depth:10
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:7
	current map manager:
		current min nodes:793
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :297
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :395
score:100
	Report mapping result:
		klut_size()     :478
		klut.num_gates():307
		max delay       :4
		max area        :297
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :126
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
Peak memory: 13631488 bytes

[2021-09-18 16:28:51,873]mapper_test.py:220:[INFO]: area: 307 level: 4
[2021-09-22 08:59:08,116]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-09-22 08:59:08,116]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:59:08,117]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:59:08,293]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 34877440 bytes

[2021-09-22 08:59:08,298]mapper_test.py:156:[INFO]: area: 256 level: 4
[2021-09-22 08:59:08,298]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:59:09,203]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	current map manager:
		current min nodes:793
		current min depth:10
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:8
	Report mapping result:
		klut_size()     :556
		klut.num_gates():385
		max delay       :4
		max area        :375
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :113
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :160
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
Peak memory: 13221888 bytes

[2021-09-22 08:59:09,204]mapper_test.py:220:[INFO]: area: 385 level: 4
[2021-09-22 11:27:29,019]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-09-22 11:27:29,019]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:27:29,019]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:27:29,139]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 34795520 bytes

[2021-09-22 11:27:29,142]mapper_test.py:156:[INFO]: area: 256 level: 4
[2021-09-22 11:27:29,143]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:27:30,893]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	current map manager:
		current min nodes:793
		current min depth:10
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:7
	current map manager:
		current min nodes:793
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :297
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :396
score:100
	Report mapping result:
		klut_size()     :478
		klut.num_gates():307
		max delay       :4
		max area        :297
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :126
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
Peak memory: 13320192 bytes

[2021-09-22 11:27:30,894]mapper_test.py:220:[INFO]: area: 307 level: 4
[2021-09-23 16:46:33,015]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-09-23 16:46:33,015]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:46:33,016]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:46:33,139]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 35090432 bytes

[2021-09-23 16:46:33,143]mapper_test.py:156:[INFO]: area: 256 level: 4
[2021-09-23 16:46:33,143]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:46:35,051]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	current map manager:
		current min nodes:793
		current min depth:10
balancing!
	current map manager:
		current min nodes:793
		current min depth:8
rewriting!
	current map manager:
		current min nodes:793
		current min depth:8
balancing!
	current map manager:
		current min nodes:793
		current min depth:7
rewriting!
	current map manager:
		current min nodes:793
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :297
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :396
score:100
	Report mapping result:
		klut_size()     :478
		klut.num_gates():307
		max delay       :4
		max area        :297
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :126
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
Peak memory: 13852672 bytes

[2021-09-23 16:46:35,052]mapper_test.py:220:[INFO]: area: 307 level: 4
[2021-09-23 17:09:31,760]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-09-23 17:09:31,760]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:09:31,760]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:09:31,894]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 34746368 bytes

[2021-09-23 17:09:31,898]mapper_test.py:156:[INFO]: area: 256 level: 4
[2021-09-23 17:09:31,898]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:09:33,721]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	current map manager:
		current min nodes:793
		current min depth:10
balancing!
	current map manager:
		current min nodes:793
		current min depth:8
rewriting!
	current map manager:
		current min nodes:793
		current min depth:8
balancing!
	current map manager:
		current min nodes:793
		current min depth:7
rewriting!
	current map manager:
		current min nodes:793
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :297
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :396
score:100
	Report mapping result:
		klut_size()     :478
		klut.num_gates():307
		max delay       :4
		max area        :297
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :126
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
Peak memory: 13484032 bytes

[2021-09-23 17:09:33,722]mapper_test.py:220:[INFO]: area: 307 level: 4
[2021-09-23 18:11:08,482]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-09-23 18:11:08,482]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:11:08,482]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:11:08,601]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 35069952 bytes

[2021-09-23 18:11:08,605]mapper_test.py:156:[INFO]: area: 256 level: 4
[2021-09-23 18:11:08,605]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:11:10,364]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	current map manager:
		current min nodes:793
		current min depth:10
balancing!
	current map manager:
		current min nodes:793
		current min depth:8
rewriting!
	current map manager:
		current min nodes:793
		current min depth:8
balancing!
	current map manager:
		current min nodes:793
		current min depth:7
rewriting!
	current map manager:
		current min nodes:793
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :297
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :396
score:100
	Report mapping result:
		klut_size()     :478
		klut.num_gates():307
		max delay       :4
		max area        :297
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :126
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
Peak memory: 13758464 bytes

[2021-09-23 18:11:10,365]mapper_test.py:220:[INFO]: area: 307 level: 4
[2021-09-27 16:38:15,867]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-09-27 16:38:15,867]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:38:15,868]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:38:16,048]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 34516992 bytes

[2021-09-27 16:38:16,052]mapper_test.py:156:[INFO]: area: 256 level: 4
[2021-09-27 16:38:16,053]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:38:17,840]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	current map manager:
		current min nodes:793
		current min depth:10
balancing!
	current map manager:
		current min nodes:793
		current min depth:8
rewriting!
	current map manager:
		current min nodes:793
		current min depth:8
balancing!
	current map manager:
		current min nodes:793
		current min depth:7
rewriting!
	current map manager:
		current min nodes:793
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :297
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :396
score:100
	Report mapping result:
		klut_size()     :478
		klut.num_gates():307
		max delay       :4
		max area        :297
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :126
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
Peak memory: 13762560 bytes

[2021-09-27 16:38:17,840]mapper_test.py:220:[INFO]: area: 307 level: 4
[2021-09-27 17:44:59,813]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-09-27 17:44:59,815]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:44:59,815]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:45:00,010]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 34549760 bytes

[2021-09-27 17:45:00,013]mapper_test.py:156:[INFO]: area: 256 level: 4
[2021-09-27 17:45:00,013]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:45:01,862]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	current map manager:
		current min nodes:793
		current min depth:10
balancing!
	current map manager:
		current min nodes:793
		current min depth:8
rewriting!
	current map manager:
		current min nodes:793
		current min depth:8
balancing!
	current map manager:
		current min nodes:793
		current min depth:7
rewriting!
	current map manager:
		current min nodes:793
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :297
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :396
score:100
	Report mapping result:
		klut_size()     :478
		klut.num_gates():307
		max delay       :4
		max area        :297
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :126
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
Peak memory: 13955072 bytes

[2021-09-27 17:45:01,863]mapper_test.py:220:[INFO]: area: 307 level: 4
[2021-09-28 02:11:14,010]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-09-28 02:11:14,010]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:11:14,010]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:11:14,131]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 34918400 bytes

[2021-09-28 02:11:14,134]mapper_test.py:156:[INFO]: area: 256 level: 4
[2021-09-28 02:11:14,135]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:11:15,890]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	current map manager:
		current min nodes:793
		current min depth:10
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:7
	current map manager:
		current min nodes:793
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :297
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :396
score:100
	Report mapping result:
		klut_size()     :478
		klut.num_gates():307
		max delay       :4
		max area        :297
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :126
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
Peak memory: 14159872 bytes

[2021-09-28 02:11:15,891]mapper_test.py:220:[INFO]: area: 307 level: 4
[2021-09-28 16:50:38,234]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-09-28 16:50:38,235]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:50:38,235]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:50:38,403]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 34738176 bytes

[2021-09-28 16:50:38,407]mapper_test.py:156:[INFO]: area: 256 level: 4
[2021-09-28 16:50:38,407]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:50:40,153]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	current map manager:
		current min nodes:793
		current min depth:10
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:7
	current map manager:
		current min nodes:793
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :297
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :396
score:100
	Report mapping result:
		klut_size()     :478
		klut.num_gates():307
		max delay       :4
		max area        :297
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :126
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
Peak memory: 13438976 bytes

[2021-09-28 16:50:40,153]mapper_test.py:220:[INFO]: area: 307 level: 4
[2021-09-28 17:29:41,011]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-09-28 17:29:41,011]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:29:41,012]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:29:41,192]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 34836480 bytes

[2021-09-28 17:29:41,195]mapper_test.py:156:[INFO]: area: 256 level: 4
[2021-09-28 17:29:41,196]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:29:42,945]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	current map manager:
		current min nodes:793
		current min depth:10
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:7
	current map manager:
		current min nodes:793
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :297
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :396
score:100
	Report mapping result:
		klut_size()     :478
		klut.num_gates():307
		max delay       :4
		max area        :297
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :126
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
Peak memory: 15998976 bytes

[2021-09-28 17:29:42,946]mapper_test.py:220:[INFO]: area: 307 level: 4
[2021-10-09 10:42:43,125]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-10-09 10:42:43,126]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:42:43,126]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:42:43,302]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 34734080 bytes

[2021-10-09 10:42:43,306]mapper_test.py:160:[INFO]: area: 256 level: 4
[2021-10-09 10:42:43,306]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:42:43,465]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	current map manager:
		current min nodes:793
		current min depth:10
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :297
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :390
score:100
	Report mapping result:
		klut_size()     :571
		klut.num_gates():400
		max delay       :3
		max area        :390
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :112
		LUT fanins:3	 numbers :114
		LUT fanins:4	 numbers :165
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
Peak memory: 9474048 bytes

[2021-10-09 10:42:43,465]mapper_test.py:224:[INFO]: area: 400 level: 3
[2021-10-09 11:25:15,718]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-10-09 11:25:15,719]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:25:15,719]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:25:15,846]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 34619392 bytes

[2021-10-09 11:25:15,849]mapper_test.py:160:[INFO]: area: 256 level: 4
[2021-10-09 11:25:15,850]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:25:15,999]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	current map manager:
		current min nodes:793
		current min depth:10
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :297
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :390
score:100
	Report mapping result:
		klut_size()     :571
		klut.num_gates():400
		max delay       :3
		max area        :390
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :112
		LUT fanins:3	 numbers :114
		LUT fanins:4	 numbers :165
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
Peak memory: 9179136 bytes

[2021-10-09 11:25:15,999]mapper_test.py:224:[INFO]: area: 400 level: 3
[2021-10-09 16:33:03,505]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-10-09 16:33:03,505]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:33:03,506]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:33:03,628]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 34689024 bytes

[2021-10-09 16:33:03,631]mapper_test.py:160:[INFO]: area: 256 level: 4
[2021-10-09 16:33:03,632]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:33:04,575]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	current map manager:
		current min nodes:793
		current min depth:10
	current map manager:
		current min nodes:792
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :288
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :297
score:100
	Report mapping result:
		klut_size()     :469
		klut.num_gates():298
		max delay       :4
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :88
		LUT fanins:3	 numbers :80
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
Peak memory: 12111872 bytes

[2021-10-09 16:33:04,576]mapper_test.py:224:[INFO]: area: 298 level: 4
[2021-10-09 16:50:10,990]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-10-09 16:50:10,990]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:50:10,990]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:50:11,113]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 34885632 bytes

[2021-10-09 16:50:11,117]mapper_test.py:160:[INFO]: area: 256 level: 4
[2021-10-09 16:50:11,117]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:50:12,028]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	current map manager:
		current min nodes:793
		current min depth:10
	current map manager:
		current min nodes:792
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :288
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :297
score:100
	Report mapping result:
		klut_size()     :469
		klut.num_gates():298
		max delay       :4
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :88
		LUT fanins:3	 numbers :80
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
Peak memory: 12271616 bytes

[2021-10-09 16:50:12,029]mapper_test.py:224:[INFO]: area: 298 level: 4
[2021-10-12 11:00:59,434]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-10-12 11:00:59,435]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:00:59,435]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:00:59,605]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 34738176 bytes

[2021-10-12 11:00:59,609]mapper_test.py:160:[INFO]: area: 256 level: 4
[2021-10-12 11:00:59,609]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:01:01,496]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	current map manager:
		current min nodes:793
		current min depth:10
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:7
	current map manager:
		current min nodes:793
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :297
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :396
score:100
	Report mapping result:
		klut_size()     :478
		klut.num_gates():307
		max delay       :4
		max area        :297
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :126
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
Peak memory: 13086720 bytes

[2021-10-12 11:01:01,497]mapper_test.py:224:[INFO]: area: 307 level: 4
[2021-10-12 11:19:31,936]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-10-12 11:19:31,937]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:19:31,937]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:19:32,067]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 35004416 bytes

[2021-10-12 11:19:32,072]mapper_test.py:160:[INFO]: area: 256 level: 4
[2021-10-12 11:19:32,072]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:19:32,241]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	current map manager:
		current min nodes:793
		current min depth:10
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :297
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :390
score:100
	Report mapping result:
		klut_size()     :571
		klut.num_gates():400
		max delay       :3
		max area        :390
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :112
		LUT fanins:3	 numbers :114
		LUT fanins:4	 numbers :165
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
Peak memory: 9125888 bytes

[2021-10-12 11:19:32,242]mapper_test.py:224:[INFO]: area: 400 level: 3
[2021-10-12 13:36:27,914]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-10-12 13:36:27,915]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:36:27,915]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:36:28,041]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 34852864 bytes

[2021-10-12 13:36:28,045]mapper_test.py:160:[INFO]: area: 256 level: 4
[2021-10-12 13:36:28,045]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:36:29,923]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	current map manager:
		current min nodes:793
		current min depth:10
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:7
	current map manager:
		current min nodes:793
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :297
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :396
score:100
	Report mapping result:
		klut_size()     :478
		klut.num_gates():307
		max delay       :4
		max area        :297
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :126
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
Peak memory: 12906496 bytes

[2021-10-12 13:36:29,924]mapper_test.py:224:[INFO]: area: 307 level: 4
[2021-10-12 15:07:07,928]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-10-12 15:07:07,928]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:07:07,929]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:07:08,057]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 35213312 bytes

[2021-10-12 15:07:08,061]mapper_test.py:160:[INFO]: area: 256 level: 4
[2021-10-12 15:07:08,061]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:07:09,900]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	current map manager:
		current min nodes:793
		current min depth:10
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:7
	current map manager:
		current min nodes:793
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :297
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :396
score:100
	Report mapping result:
		klut_size()     :478
		klut.num_gates():307
		max delay       :4
		max area        :297
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :126
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
Peak memory: 12640256 bytes

[2021-10-12 15:07:09,901]mapper_test.py:224:[INFO]: area: 307 level: 4
[2021-10-12 18:52:05,430]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-10-12 18:52:05,430]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:52:05,431]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:52:05,556]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 35061760 bytes

[2021-10-12 18:52:05,560]mapper_test.py:160:[INFO]: area: 256 level: 4
[2021-10-12 18:52:05,561]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:52:07,468]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	current map manager:
		current min nodes:793
		current min depth:10
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:7
	current map manager:
		current min nodes:793
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :297
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :396
score:100
	Report mapping result:
		klut_size()     :478
		klut.num_gates():307
		max delay       :4
		max area        :297
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :126
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
Peak memory: 12738560 bytes

[2021-10-12 18:52:07,469]mapper_test.py:224:[INFO]: area: 307 level: 4
[2021-10-18 11:45:37,507]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-10-18 11:45:37,508]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:45:37,508]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:45:37,637]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 34660352 bytes

[2021-10-18 11:45:37,641]mapper_test.py:160:[INFO]: area: 256 level: 4
[2021-10-18 11:45:37,641]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:45:39,491]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	current map manager:
		current min nodes:793
		current min depth:10
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:7
	current map manager:
		current min nodes:793
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :297
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :396
score:100
	Report mapping result:
		klut_size()     :478
		klut.num_gates():307
		max delay       :4
		max area        :297
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :126
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
Peak memory: 12517376 bytes

[2021-10-18 11:45:39,492]mapper_test.py:224:[INFO]: area: 307 level: 4
[2021-10-18 12:04:20,659]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-10-18 12:04:20,660]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:20,660]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:20,853]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 34832384 bytes

[2021-10-18 12:04:20,857]mapper_test.py:160:[INFO]: area: 256 level: 4
[2021-10-18 12:04:20,857]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:20,912]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	current map manager:
		current min nodes:793
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :297
score:100
	Report mapping result:
		klut_size()     :478
		klut.num_gates():307
		max delay       :4
		max area        :297
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :126
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
Peak memory: 7237632 bytes

[2021-10-18 12:04:20,912]mapper_test.py:224:[INFO]: area: 307 level: 4
[2021-10-19 14:12:17,413]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-10-19 14:12:17,413]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:17,413]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:17,538]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 34914304 bytes

[2021-10-19 14:12:17,542]mapper_test.py:160:[INFO]: area: 256 level: 4
[2021-10-19 14:12:17,543]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:17,591]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	current map manager:
		current min nodes:793
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :297
score:100
	Report mapping result:
		klut_size()     :478
		klut.num_gates():307
		max delay       :4
		max area        :297
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :126
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
Peak memory: 7270400 bytes

[2021-10-19 14:12:17,591]mapper_test.py:224:[INFO]: area: 307 level: 4
[2021-10-22 13:34:36,378]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-10-22 13:34:36,378]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:34:36,378]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:34:36,510]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 34607104 bytes

[2021-10-22 13:34:36,514]mapper_test.py:160:[INFO]: area: 256 level: 4
[2021-10-22 13:34:36,514]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:34:36,677]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	current map manager:
		current min nodes:793
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :297
score:100
	Report mapping result:
		klut_size()     :478
		klut.num_gates():307
		max delay       :4
		max area        :297
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :126
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
Peak memory: 9977856 bytes

[2021-10-22 13:34:36,677]mapper_test.py:224:[INFO]: area: 307 level: 4
[2021-10-22 13:55:29,110]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-10-22 13:55:29,111]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:55:29,111]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:55:29,244]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 34947072 bytes

[2021-10-22 13:55:29,248]mapper_test.py:160:[INFO]: area: 256 level: 4
[2021-10-22 13:55:29,248]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:55:29,410]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	current map manager:
		current min nodes:793
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :297
score:100
	Report mapping result:
		klut_size()     :478
		klut.num_gates():307
		max delay       :4
		max area        :297
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :126
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
Peak memory: 10063872 bytes

[2021-10-22 13:55:29,410]mapper_test.py:224:[INFO]: area: 307 level: 4
[2021-10-22 14:02:38,201]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-10-22 14:02:38,201]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:38,201]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:38,334]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 34697216 bytes

[2021-10-22 14:02:38,338]mapper_test.py:160:[INFO]: area: 256 level: 4
[2021-10-22 14:02:38,338]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:38,393]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	current map manager:
		current min nodes:793
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :297
score:100
	Report mapping result:
		klut_size()     :478
		klut.num_gates():307
		max delay       :4
		max area        :297
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :126
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
Peak memory: 7180288 bytes

[2021-10-22 14:02:38,394]mapper_test.py:224:[INFO]: area: 307 level: 4
[2021-10-22 14:05:59,067]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-10-22 14:05:59,068]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:59,068]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:59,194]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 34689024 bytes

[2021-10-22 14:05:59,198]mapper_test.py:160:[INFO]: area: 256 level: 4
[2021-10-22 14:05:59,199]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:59,269]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	current map manager:
		current min nodes:793
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :297
score:100
	Report mapping result:
		klut_size()     :478
		klut.num_gates():307
		max delay       :4
		max area        :297
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :126
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
Peak memory: 7090176 bytes

[2021-10-22 14:05:59,270]mapper_test.py:224:[INFO]: area: 307 level: 4
[2021-10-23 13:35:04,440]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-10-23 13:35:04,441]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:35:04,441]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:35:04,567]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 34721792 bytes

[2021-10-23 13:35:04,570]mapper_test.py:160:[INFO]: area: 256 level: 4
[2021-10-23 13:35:04,570]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:35:06,378]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	current map manager:
		current min nodes:793
		current min depth:10
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:7
	current map manager:
		current min nodes:793
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :392
score:100
	Report mapping result:
		klut_size()     :572
		klut.num_gates():401
		max delay       :4
		max area        :392
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :139
		LUT fanins:3	 numbers :97
		LUT fanins:4	 numbers :156
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
Peak memory: 12632064 bytes

[2021-10-23 13:35:06,379]mapper_test.py:224:[INFO]: area: 401 level: 4
[2021-10-24 17:46:44,304]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-10-24 17:46:44,304]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:46:44,304]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:46:44,430]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 34832384 bytes

[2021-10-24 17:46:44,434]mapper_test.py:160:[INFO]: area: 256 level: 4
[2021-10-24 17:46:44,434]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:46:46,266]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	current map manager:
		current min nodes:793
		current min depth:10
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:7
	current map manager:
		current min nodes:793
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :297
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :392
score:100
	Report mapping result:
		klut_size()     :478
		klut.num_gates():307
		max delay       :4
		max area        :297
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :126
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
Peak memory: 12644352 bytes

[2021-10-24 17:46:46,266]mapper_test.py:224:[INFO]: area: 307 level: 4
[2021-10-24 18:07:09,934]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-10-24 18:07:09,934]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:07:09,934]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:07:10,059]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 34873344 bytes

[2021-10-24 18:07:10,063]mapper_test.py:160:[INFO]: area: 256 level: 4
[2021-10-24 18:07:10,063]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:07:11,882]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	current map manager:
		current min nodes:793
		current min depth:10
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:8
	current map manager:
		current min nodes:793
		current min depth:7
	current map manager:
		current min nodes:793
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :297
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :396
score:100
	Report mapping result:
		klut_size()     :478
		klut.num_gates():307
		max delay       :4
		max area        :297
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :126
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
Peak memory: 12472320 bytes

[2021-10-24 18:07:11,883]mapper_test.py:224:[INFO]: area: 307 level: 4
[2021-10-26 10:25:52,019]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-10-26 10:25:52,019]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:52,020]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:52,148]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 35082240 bytes

[2021-10-26 10:25:52,153]mapper_test.py:160:[INFO]: area: 256 level: 4
[2021-10-26 10:25:52,153]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:52,209]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	current map manager:
		current min nodes:793
		current min depth:10
	Report mapping result:
		klut_size()     :461
		klut.num_gates():290
		max delay       :4
		max area        :297
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :91
		LUT fanins:4	 numbers :118
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
Peak memory: 7020544 bytes

[2021-10-26 10:25:52,210]mapper_test.py:224:[INFO]: area: 290 level: 4
[2021-10-26 11:05:03,545]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-10-26 11:05:03,545]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:05:03,545]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:05:03,715]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 34639872 bytes

[2021-10-26 11:05:03,719]mapper_test.py:160:[INFO]: area: 256 level: 4
[2021-10-26 11:05:03,719]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:05:05,619]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	Report mapping result:
		klut_size()     :461
		klut.num_gates():290
		max delay       :4
		max area        :297
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :91
		LUT fanins:4	 numbers :118
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
Peak memory: 12361728 bytes

[2021-10-26 11:05:05,619]mapper_test.py:224:[INFO]: area: 290 level: 4
[2021-10-26 11:25:43,492]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-10-26 11:25:43,493]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:25:43,493]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:25:43,673]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 34611200 bytes

[2021-10-26 11:25:43,677]mapper_test.py:160:[INFO]: area: 256 level: 4
[2021-10-26 11:25:43,677]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:25:45,503]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	Report mapping result:
		klut_size()     :514
		klut.num_gates():343
		max delay       :4
		max area        :392
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :91
		LUT fanins:3	 numbers :102
		LUT fanins:4	 numbers :141
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
Peak memory: 12333056 bytes

[2021-10-26 11:25:45,504]mapper_test.py:224:[INFO]: area: 343 level: 4
[2021-10-26 12:23:49,122]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-10-26 12:23:49,122]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:23:49,123]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:23:49,246]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 34750464 bytes

[2021-10-26 12:23:49,250]mapper_test.py:160:[INFO]: area: 256 level: 4
[2021-10-26 12:23:49,251]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:23:51,114]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	Report mapping result:
		klut_size()     :478
		klut.num_gates():307
		max delay       :4
		max area        :297
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :126
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
Peak memory: 12333056 bytes

[2021-10-26 12:23:51,115]mapper_test.py:224:[INFO]: area: 307 level: 4
[2021-10-26 14:13:20,242]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-10-26 14:13:20,242]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:20,243]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:20,376]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 34918400 bytes

[2021-10-26 14:13:20,380]mapper_test.py:160:[INFO]: area: 256 level: 4
[2021-10-26 14:13:20,381]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:20,431]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	Report mapping result:
		klut_size()     :461
		klut.num_gates():290
		max delay       :4
		max area        :297
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :91
		LUT fanins:4	 numbers :118
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
Peak memory: 6967296 bytes

[2021-10-26 14:13:20,432]mapper_test.py:224:[INFO]: area: 290 level: 4
[2021-10-29 16:10:25,541]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-10-29 16:10:25,542]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:25,542]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:25,670]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 34762752 bytes

[2021-10-29 16:10:25,674]mapper_test.py:160:[INFO]: area: 256 level: 4
[2021-10-29 16:10:25,675]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:25,726]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	Report mapping result:
		klut_size()     :647
		klut.num_gates():476
		max delay       :5
		max area        :467
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :144
		LUT fanins:3	 numbers :158
		LUT fanins:4	 numbers :165
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
Peak memory: 7249920 bytes

[2021-10-29 16:10:25,727]mapper_test.py:224:[INFO]: area: 476 level: 5
[2021-11-03 09:52:18,562]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-11-03 09:52:18,562]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:18,562]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:18,689]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 34578432 bytes

[2021-11-03 09:52:18,693]mapper_test.py:160:[INFO]: area: 256 level: 4
[2021-11-03 09:52:18,693]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:18,770]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	Report mapping result:
		klut_size()     :647
		klut.num_gates():476
		max delay       :4
		max area        :297
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :144
		LUT fanins:3	 numbers :158
		LUT fanins:4	 numbers :165
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig_output.v
	Peak memory: 8204288 bytes

[2021-11-03 09:52:18,771]mapper_test.py:226:[INFO]: area: 476 level: 4
[2021-11-03 10:04:29,468]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-11-03 10:04:29,469]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:29,469]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:29,596]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 34680832 bytes

[2021-11-03 10:04:29,600]mapper_test.py:160:[INFO]: area: 256 level: 4
[2021-11-03 10:04:29,601]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:29,684]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	Report mapping result:
		klut_size()     :640
		klut.num_gates():469
		max delay       :4
		max area        :297
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :152
		LUT fanins:4	 numbers :158
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig_output.v
	Peak memory: 8409088 bytes

[2021-11-03 10:04:29,684]mapper_test.py:226:[INFO]: area: 469 level: 4
[2021-11-03 13:44:29,253]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-11-03 13:44:29,253]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:29,254]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:29,381]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 35004416 bytes

[2021-11-03 13:44:29,385]mapper_test.py:160:[INFO]: area: 256 level: 4
[2021-11-03 13:44:29,385]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:29,463]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	Report mapping result:
		klut_size()     :640
		klut.num_gates():469
		max delay       :4
		max area        :297
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :152
		LUT fanins:4	 numbers :158
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig_output.v
	Peak memory: 8413184 bytes

[2021-11-03 13:44:29,463]mapper_test.py:226:[INFO]: area: 469 level: 4
[2021-11-03 13:50:44,578]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-11-03 13:50:44,579]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:44,579]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:44,707]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 35217408 bytes

[2021-11-03 13:50:44,711]mapper_test.py:160:[INFO]: area: 256 level: 4
[2021-11-03 13:50:44,711]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:44,792]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	Report mapping result:
		klut_size()     :640
		klut.num_gates():469
		max delay       :4
		max area        :297
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :152
		LUT fanins:4	 numbers :158
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig_output.v
	Peak memory: 8376320 bytes

[2021-11-03 13:50:44,793]mapper_test.py:226:[INFO]: area: 469 level: 4
[2021-11-04 15:57:41,713]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-11-04 15:57:41,714]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:41,714]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:41,842]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 34689024 bytes

[2021-11-04 15:57:41,846]mapper_test.py:160:[INFO]: area: 256 level: 4
[2021-11-04 15:57:41,847]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:41,925]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	Report mapping result:
		klut_size()     :463
		klut.num_gates():292
		max delay       :4
		max area        :297
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :71
		LUT fanins:3	 numbers :89
		LUT fanins:4	 numbers :123
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig_output.v
	Peak memory: 8065024 bytes

[2021-11-04 15:57:41,926]mapper_test.py:226:[INFO]: area: 292 level: 4
[2021-11-16 12:28:30,891]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-11-16 12:28:30,892]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:30,892]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:31,023]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 34742272 bytes

[2021-11-16 12:28:31,027]mapper_test.py:160:[INFO]: area: 256 level: 4
[2021-11-16 12:28:31,027]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:31,078]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
Mapping time: 0.009061 secs
	Report mapping result:
		klut_size()     :463
		klut.num_gates():292
		max delay       :4
		max area        :297
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :71
		LUT fanins:3	 numbers :89
		LUT fanins:4	 numbers :123
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
	Peak memory: 7110656 bytes

[2021-11-16 12:28:31,078]mapper_test.py:228:[INFO]: area: 292 level: 4
[2021-11-16 14:17:28,334]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-11-16 14:17:28,334]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:28,335]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:28,473]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 34787328 bytes

[2021-11-16 14:17:28,476]mapper_test.py:160:[INFO]: area: 256 level: 4
[2021-11-16 14:17:28,477]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:28,533]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
Mapping time: 0.009522 secs
	Report mapping result:
		klut_size()     :463
		klut.num_gates():292
		max delay       :4
		max area        :297
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :71
		LUT fanins:3	 numbers :89
		LUT fanins:4	 numbers :123
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
	Peak memory: 6803456 bytes

[2021-11-16 14:17:28,533]mapper_test.py:228:[INFO]: area: 292 level: 4
[2021-11-16 14:23:49,342]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-11-16 14:23:49,342]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:49,342]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:49,523]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 34508800 bytes

[2021-11-16 14:23:49,527]mapper_test.py:160:[INFO]: area: 256 level: 4
[2021-11-16 14:23:49,527]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:49,604]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
Mapping time: 0.014481 secs
	Report mapping result:
		klut_size()     :463
		klut.num_gates():292
		max delay       :4
		max area        :297
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :71
		LUT fanins:3	 numbers :89
		LUT fanins:4	 numbers :123
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
	Peak memory: 7221248 bytes

[2021-11-16 14:23:49,605]mapper_test.py:228:[INFO]: area: 292 level: 4
[2021-11-17 16:36:27,694]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-11-17 16:36:27,694]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:27,695]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:27,828]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 34873344 bytes

[2021-11-17 16:36:27,832]mapper_test.py:160:[INFO]: area: 256 level: 4
[2021-11-17 16:36:27,832]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:27,908]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
Mapping time: 0.014454 secs
	Report mapping result:
		klut_size()     :478
		klut.num_gates():307
		max delay       :4
		max area        :297
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :126
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
	Peak memory: 7335936 bytes

[2021-11-17 16:36:27,908]mapper_test.py:228:[INFO]: area: 307 level: 4
[2021-11-18 10:19:04,480]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-11-18 10:19:04,480]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:04,481]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:04,616]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 34840576 bytes

[2021-11-18 10:19:04,621]mapper_test.py:160:[INFO]: area: 256 level: 4
[2021-11-18 10:19:04,621]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:04,681]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
Mapping time: 0.019819 secs
	Report mapping result:
		klut_size()     :478
		klut.num_gates():307
		max delay       :4
		max area        :307
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :126
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
	Peak memory: 7757824 bytes

[2021-11-18 10:19:04,681]mapper_test.py:228:[INFO]: area: 307 level: 4
[2021-11-23 16:11:55,108]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-11-23 16:11:55,109]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:55,109]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:55,241]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 34635776 bytes

[2021-11-23 16:11:55,244]mapper_test.py:160:[INFO]: area: 256 level: 4
[2021-11-23 16:11:55,245]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:55,311]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
Mapping time: 0.020035 secs
	Report mapping result:
		klut_size()     :478
		klut.num_gates():307
		max delay       :4
		max area        :307
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :126
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
	Peak memory: 7856128 bytes

[2021-11-23 16:11:55,312]mapper_test.py:228:[INFO]: area: 307 level: 4
[2021-11-23 16:42:53,709]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-11-23 16:42:53,709]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:53,709]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:53,846]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 34816000 bytes

[2021-11-23 16:42:53,850]mapper_test.py:160:[INFO]: area: 256 level: 4
[2021-11-23 16:42:53,850]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:53,915]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
Mapping time: 0.020974 secs
	Report mapping result:
		klut_size()     :478
		klut.num_gates():307
		max delay       :4
		max area        :307
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :126
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
	Peak memory: 7606272 bytes

[2021-11-23 16:42:53,916]mapper_test.py:228:[INFO]: area: 307 level: 4
[2021-11-24 11:39:06,738]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-11-24 11:39:06,739]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:06,739]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:06,866]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 35020800 bytes

[2021-11-24 11:39:06,870]mapper_test.py:160:[INFO]: area: 256 level: 4
[2021-11-24 11:39:06,870]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:06,913]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
Mapping time: 0.00075 secs
	Report mapping result:
		klut_size()     :478
		klut.num_gates():307
		max delay       :4
		max area        :297
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :126
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
	Peak memory: 7217152 bytes

[2021-11-24 11:39:06,913]mapper_test.py:228:[INFO]: area: 307 level: 4
[2021-11-24 12:02:20,918]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-11-24 12:02:20,918]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:20,919]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:21,047]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 34869248 bytes

[2021-11-24 12:02:21,051]mapper_test.py:160:[INFO]: area: 256 level: 4
[2021-11-24 12:02:21,052]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:21,098]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
Mapping time: 0.000597 secs
	Report mapping result:
		klut_size()     :478
		klut.num_gates():307
		max delay       :4
		max area        :297
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :126
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
	Peak memory: 7229440 bytes

[2021-11-24 12:02:21,099]mapper_test.py:228:[INFO]: area: 307 level: 4
[2021-11-24 12:06:07,152]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-11-24 12:06:07,152]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:07,152]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:07,284]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 34983936 bytes

[2021-11-24 12:06:07,288]mapper_test.py:160:[INFO]: area: 256 level: 4
[2021-11-24 12:06:07,288]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:07,343]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
Mapping time: 0.009319 secs
	Report mapping result:
		klut_size()     :478
		klut.num_gates():307
		max delay       :4
		max area        :297
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :126
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
	Peak memory: 7348224 bytes

[2021-11-24 12:06:07,343]mapper_test.py:228:[INFO]: area: 307 level: 4
[2021-11-24 12:11:43,276]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-11-24 12:11:43,277]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:43,277]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:43,409]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 34996224 bytes

[2021-11-24 12:11:43,413]mapper_test.py:160:[INFO]: area: 256 level: 4
[2021-11-24 12:11:43,414]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:43,478]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00413 secs
	Report mapping result:
		klut_size()     :422
		klut.num_gates():251
		max delay       :7
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :67
		LUT fanins:4	 numbers :123
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
	Peak memory: 8093696 bytes

[2021-11-24 12:11:43,478]mapper_test.py:228:[INFO]: area: 251 level: 7
[2021-11-24 12:58:05,974]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-11-24 12:58:05,975]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:05,975]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:06,104]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 34639872 bytes

[2021-11-24 12:58:06,108]mapper_test.py:160:[INFO]: area: 256 level: 4
[2021-11-24 12:58:06,108]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:06,161]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
Mapping time: 0.009181 secs
	Report mapping result:
		klut_size()     :478
		klut.num_gates():307
		max delay       :4
		max area        :297
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :126
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
	Peak memory: 7421952 bytes

[2021-11-24 12:58:06,162]mapper_test.py:228:[INFO]: area: 307 level: 4
[2021-11-24 13:12:05,150]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-11-24 13:12:05,150]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:12:05,150]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:12:05,329]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 34721792 bytes

[2021-11-24 13:12:05,333]mapper_test.py:160:[INFO]: area: 256 level: 4
[2021-11-24 13:12:05,334]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:12:07,199]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
Mapping time: 0.009178 secs
Mapping time: 0.011775 secs
	Report mapping result:
		klut_size()     :578
		klut.num_gates():407
		max delay       :3
		max area        :397
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :113
		LUT fanins:3	 numbers :119
		LUT fanins:4	 numbers :166
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
	Peak memory: 12361728 bytes

[2021-11-24 13:12:07,199]mapper_test.py:228:[INFO]: area: 407 level: 3
[2021-11-24 13:34:58,013]mapper_test.py:79:[INFO]: run case "s13207_comb"
[2021-11-24 13:34:58,013]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:34:58,014]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:34:58,139]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     623.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.03 MB.
P:  Del =    4.00.  Ar =     291.0.  Edge =      909.  Cut =     2602.  T =     0.00 sec
P:  Del =    4.00.  Ar =     252.0.  Edge =      847.  Cut =     2593.  T =     0.00 sec
P:  Del =    4.00.  Ar =     251.0.  Edge =      821.  Cut =     2598.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      815.  Cut =     2598.  T =     0.00 sec
F:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      820.  Cut =     2231.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2188.  T =     0.00 sec
A:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
E:  Del =    4.00.  Ar =     247.0.  Edge =      788.  Cut =     2114.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %
Peak memory: 35033088 bytes

[2021-11-24 13:34:58,143]mapper_test.py:160:[INFO]: area: 256 level: 4
[2021-11-24 13:34:58,143]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:35:00,021]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
Mapping time: 0.000578 secs
Mapping time: 0.000777 secs
	Report mapping result:
		klut_size()     :578
		klut.num_gates():407
		max delay       :3
		max area        :397
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :113
		LUT fanins:3	 numbers :119
		LUT fanins:4	 numbers :166
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v
	Peak memory: 12402688 bytes

[2021-11-24 13:35:00,022]mapper_test.py:228:[INFO]: area: 407 level: 3
