/*
 * Copyright (C) 2013 Freescale Semiconductor, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

/dts-v1/;

#include "imx6q.dtsi"
#include "imx6qdl-wisehmi.dtsi"

/ {
	model = "Freescale i.MX6 Quad/Dual Wise HMI Board";
	compatible = "autorock,imx6q-wisehmi", "autorock,imx6qdl-wisehmi", "fsl,imx6q";

	memory {
		reg = <0x10000000 0x40000000>;
	};

	chosen {
        bootargs = "root=/dev/mmcblk0p2 rootfstype=ext4 rootwait rw console=ttymxc3,115200n8 lpj=7905280 initroot=10:none,initramfs,/startup/run quiet coherent_pool=2M";
    };

	aliases {
		mxcfb0 = &mxcfb1;
		mxcfb1 = &mxcfb2;
	};

	mxcfb1: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB24";
		mode_str ="SHARP_LQ123K1LG03";
		default_bpp = <32>;
		int_clk = <0>;
		late_init = <0>;
		status = "okay";
	};

	mxcfb2: fb@1 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "lcd";
		interface_pix_fmt = "RGB24";
		mode_str = "HSD070IDW1-G";
		default_bpp = <32>;
		int_clk = <0>;
		late_init = <0>;
		min_nbuf = <2>;
		status = "disable";
	};
};

&video0{
	ipu_id = <1>;
};

&tw9990{
	pinctrl-0 = <&pinctrl_ipu2_2>;
	pdn-gpios = <&gpio5 0 GPIO_ACTIVE_HIGH>;
	rstb-gpios = <&gpio2 27 GPIO_ACTIVE_LOW>;
};

&fec {
	status = "okay";
};

&ldb {
	status = "okay";
};
/*
&gpmi {
	status = "okay";
};
*/
&uart2 {
	status = "okay";
};

&uart4 {
	status = "okay";
};

&usdhc2 {
	status = "okay";
};

&usdhc3 {
	status = "okay";
};

&flexcan1 {
	status = "disabled";
};

&flexcan2 {
	status = "disabled";
};

&usbh1 {
	status = "okay";
};

&iomuxc {
	ipu2 {
		pinctrl_ipu2_2: ipu2grp-2 { /* parallel camera */
			fsl,pins = <
				MX6QDL_PAD_EIM_A17__IPU2_CSI1_DATA12    0x80000000
				MX6QDL_PAD_EIM_A18__IPU2_CSI1_DATA13	0x80000000 
				MX6QDL_PAD_EIM_A19__IPU2_CSI1_DATA14	0x80000000 
				MX6QDL_PAD_EIM_A20__IPU2_CSI1_DATA15	0x80000000 
				MX6QDL_PAD_EIM_A21__IPU2_CSI1_DATA16	0x80000000 
				MX6QDL_PAD_EIM_A22__IPU2_CSI1_DATA17	0x80000000 
				MX6QDL_PAD_EIM_A23__IPU2_CSI1_DATA18	0x80000000 
				MX6QDL_PAD_EIM_A24__IPU2_CSI1_DATA19	0x80000000 
				MX6QDL_PAD_EIM_A16__IPU2_CSI1_PIXCLK	0x80000000 
				MX6QDL_PAD_EIM_DA11__IPU2_CSI1_HSYNC	0x80000000 
				MX6QDL_PAD_EIM_DA12__IPU2_CSI1_VSYNC	0x80000000
			
				/* PDN */
				/*MX6QDL_PAD_SD1_CMD__GPIO1_IO18          0x80000000*/
				/* RSTB */
				/*MX6QDL_PAD_GPIO_7__GPIO1_IO07           0x80000000*/
				/* INTREQ */
				/*MX6QDL_PAD_SD1_DAT3__GPIO1_IO21         0x80000000*/
				/* MPOUT */
				/*MX6QDL_PAD_SD1_DAT2__GPIO1_IO19         0x80000000*/

				/* PDN */
				MX6QDL_PAD_EIM_WAIT__GPIO5_IO00	0x80000000
				/* RSTB */
				MX6QDL_PAD_EIM_LBA__GPIO2_IO27		0x80000000
				/* INTREQ */
				MX6QDL_PAD_EIM_EB0__GPIO2_IO28		0x80000000
				/* MPOUT */
				MX6QDL_PAD_EIM_EB3__GPIO2_IO31		0x80000000
			>;
		};
	};
};

