# Ejercicio 1
li t0, 5

	# This is going to take 5 cycles since RISC-V 32I is a 5 cycle implementation
	# 1. Intruction Fetch
	# 2. Instruction Decode
	# 3. Execution
	# 4. Memory
	# 5. Write Back

addi t0, t0, 7
	
