

================================================================
== Vitis HLS Report for 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_s'
================================================================
* Date:           Tue Jun 24 19:15:11 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        stereolbm_axis_cambm.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.888 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |       21|   488815|  0.210 us|  4.888 ms|   21|  488815|       no|
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_311_3  |        1|      801|         1|          -|          -|  1 ~ 801|        no|
        |- Row_Loop          |       12|   487200|  12 ~ 812|          -|          -|  1 ~ 600|        no|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 6 
4 --> 5 
5 --> 6 
6 --> 6 7 
7 --> 8 
8 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%row_ind_loc = alloca i64 1"   --->   Operation 9 'alloca' 'row_ind_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%row_ind_7_loc = alloca i64 1"   --->   Operation 10 'alloca' 'row_ind_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%row_ind_8_loc = alloca i64 1"   --->   Operation 11 'alloca' 'row_ind_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%buf = alloca i64 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:271]   --->   Operation 12 'alloca' 'buf' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%buf_1 = alloca i64 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:271]   --->   Operation 13 'alloca' 'buf_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%buf_2 = alloca i64 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:271]   --->   Operation 14 'alloca' 'buf_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_1 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln0 = call void @xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_279_1, i13 %row_ind_8_loc, i13 %row_ind_7_loc, i13 %row_ind_loc"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.15>
ST_2 : Operation 16 [1/2] (3.15ns)   --->   "%call_ln0 = call void @xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_279_1, i13 %row_ind_8_loc, i13 %row_ind_7_loc, i13 %row_ind_loc"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 5.74>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%img_width_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %img_width"   --->   Operation 17 'read' 'img_width_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%img_height_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %img_height"   --->   Operation 18 'read' 'img_height_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_disp8u_erode_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_disp8u_dilate_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln273 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_2, i64 666, i64 25, i64 18446744073709551615" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:273]   --->   Operation 21 'specmemcore' 'specmemcore_ln273' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln273 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_1, i64 666, i64 25, i64 18446744073709551615" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:273]   --->   Operation 22 'specmemcore' 'specmemcore_ln273' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln273 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf, i64 666, i64 25, i64 18446744073709551615" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:273]   --->   Operation 23 'specmemcore' 'specmemcore_ln273' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%row_ind_8_loc_load = load i13 %row_ind_8_loc"   --->   Operation 24 'load' 'row_ind_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%row_ind_7_loc_load = load i13 %row_ind_7_loc"   --->   Operation 25 'load' 'row_ind_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%row_ind_loc_load = load i13 %row_ind_loc"   --->   Operation 26 'load' 'row_ind_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (2.07ns)   --->   "%icmp_ln294 = icmp_eq  i16 %img_width_read, i16 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:294]   --->   Operation 27 'icmp' 'icmp_ln294' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln294 = br i1 %icmp_ln294, void %for.inc42.preheader, void %for.inc67" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:294]   --->   Operation 28 'br' 'br_ln294' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%i_col_5 = alloca i32 1"   --->   Operation 29 'alloca' 'i_col_5' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 30 'wait' 'empty' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_3 : Operation 31 [2/2] (3.66ns)   --->   "%call_ln0 = call void @xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_294_2, i16 %img_width_read, i8 %buf_1, i8 %img_disp8u_erode_data"   --->   Operation 31 'call' 'call_ln0' <Predicate = (!icmp_ln294)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln311 = store i13 0, i13 %i_col_5" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:311]   --->   Operation 32 'store' 'store_ln311' <Predicate = (!icmp_ln294)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln0 = call void @xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_294_2, i16 %img_width_read, i8 %buf_1, i8 %img_disp8u_erode_data"   --->   Operation 33 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%empty_126 = wait i32 @_ssdm_op_Wait"   --->   Operation 34 'wait' 'empty_126' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln311 = br void %for.inc64" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:311]   --->   Operation 35 'br' 'br_ln311' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.33>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%i_col = load i13 %i_col_5" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:311]   --->   Operation 36 'load' 'i_col' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln311 = zext i13 %i_col" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:311]   --->   Operation 37 'zext' 'zext_ln311' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (2.07ns)   --->   "%icmp_ln311 = icmp_ult  i16 %zext_ln311, i16 %img_width_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:311]   --->   Operation 38 'icmp' 'icmp_ln311' <Predicate = (!icmp_ln294)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 39 [1/1] (1.67ns)   --->   "%i_col_6 = add i13 %i_col, i13 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:311]   --->   Operation 39 'add' 'i_col_6' <Predicate = (!icmp_ln294)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln311 = br i1 %icmp_ln311, void %for.inc67.loopexit, void %for.inc64.split" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:311]   --->   Operation 40 'br' 'br_ln311' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln313 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 801, i64 401" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:313]   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln313' <Predicate = (!icmp_ln294 & icmp_ln311)> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln311 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:311]   --->   Operation 42 'specloopname' 'specloopname_ln311' <Predicate = (!icmp_ln294 & icmp_ln311)> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln316 = zext i13 %i_col" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:316]   --->   Operation 43 'zext' 'zext_ln316' <Predicate = (!icmp_ln294 & icmp_ln311)> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i8 %buf, i64 0, i64 %zext_ln316" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:316]   --->   Operation 44 'getelementptr' 'buf_addr' <Predicate = (!icmp_ln294 & icmp_ln311)> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (3.25ns)   --->   "%store_ln316 = store i8 0, i10 %buf_addr" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:316]   --->   Operation 45 'store' 'store_ln316' <Predicate = (!icmp_ln294 & icmp_ln311)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_6 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln311 = store i13 %i_col_6, i13 %i_col_5" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:311]   --->   Operation 46 'store' 'store_ln311' <Predicate = (!icmp_ln294 & icmp_ln311)> <Delay = 1.58>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln311 = br void %for.inc64" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:311]   --->   Operation 47 'br' 'br_ln311' <Predicate = (!icmp_ln294 & icmp_ln311)> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc67"   --->   Operation 48 'br' 'br_ln0' <Predicate = (!icmp_ln294 & !icmp_ln311)> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%row = alloca i32 1"   --->   Operation 49 'alloca' 'row' <Predicate = (!icmp_ln311) | (icmp_ln294)> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%empty_127 = alloca i32 1"   --->   Operation 50 'alloca' 'empty_127' <Predicate = (!icmp_ln311) | (icmp_ln294)> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%empty_128 = alloca i32 1"   --->   Operation 51 'alloca' 'empty_128' <Predicate = (!icmp_ln311) | (icmp_ln294)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%empty_129 = alloca i32 1"   --->   Operation 52 'alloca' 'empty_129' <Predicate = (!icmp_ln311) | (icmp_ln294)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln322 = store i13 %row_ind_8_loc_load, i13 %empty_129" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:322]   --->   Operation 53 'store' 'store_ln322' <Predicate = (!icmp_ln311) | (icmp_ln294)> <Delay = 1.58>
ST_6 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln322 = store i13 %row_ind_7_loc_load, i13 %empty_128" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:322]   --->   Operation 54 'store' 'store_ln322' <Predicate = (!icmp_ln311) | (icmp_ln294)> <Delay = 1.58>
ST_6 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln322 = store i13 %row_ind_loc_load, i13 %empty_127" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:322]   --->   Operation 55 'store' 'store_ln322' <Predicate = (!icmp_ln311) | (icmp_ln294)> <Delay = 1.58>
ST_6 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln322 = store i13 1, i13 %row" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:322]   --->   Operation 56 'store' 'store_ln322' <Predicate = (!icmp_ln311) | (icmp_ln294)> <Delay = 1.58>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln322 = br void %for.body11.i.2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:322]   --->   Operation 57 'br' 'br_ln322' <Predicate = (!icmp_ln311) | (icmp_ln294)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 5.74>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%row_4 = load i13 %row" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:322]   --->   Operation 58 'load' 'row_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%p_load67 = load i13 %empty_128" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:261]   --->   Operation 59 'load' 'p_load67' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%p_load = load i13 %empty_129" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:261]   --->   Operation 60 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln322 = zext i13 %row_4" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:322]   --->   Operation 61 'zext' 'zext_ln322' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (2.07ns)   --->   "%icmp_ln322 = icmp_ugt  i16 %zext_ln322, i16 %img_height_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:322]   --->   Operation 62 'icmp' 'icmp_ln322' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln322 = br i1 %icmp_ln322, void %for.body11.i.2.split, void %for.end95.loopexit" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:322]   --->   Operation 63 'br' 'br_ln322' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%p_load68 = load i13 %empty_127" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:322]   --->   Operation 64 'load' 'p_load68' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln261 = trunc i13 %p_load" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:261]   --->   Operation 65 'trunc' 'trunc_ln261' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln261_1 = trunc i13 %p_load67" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:261]   --->   Operation 66 'trunc' 'trunc_ln261_1' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln261_2 = trunc i13 %p_load68" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:261]   --->   Operation 67 'trunc' 'trunc_ln261_2' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (2.07ns)   --->   "%cmp_i_i131_i = icmp_ult  i16 %zext_ln322, i16 %img_height_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:322]   --->   Operation 68 'icmp' 'cmp_i_i131_i' <Predicate = (!icmp_ln322)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%empty_130 = wait i32 @_ssdm_op_Wait"   --->   Operation 69 'wait' 'empty_130' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_7 : Operation 70 [2/2] (3.66ns)   --->   "%call_ln261 = call void @xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop, i16 %img_width_read, i8 %buf_2, i8 %buf_1, i8 %buf, i2 %trunc_ln261_2, i2 %trunc_ln261_1, i2 %trunc_ln261, i8 %img_disp8u_erode_data, i1 %cmp_i_i131_i, i8 %img_disp8u_dilate_data" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:261]   --->   Operation 70 'call' 'call_ln261' <Predicate = (!icmp_ln322)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 71 [1/1] (1.67ns)   --->   "%row_5 = add i13 %row_4, i13 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:322]   --->   Operation 71 'add' 'row_5' <Predicate = (!icmp_ln322)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln322 = store i13 %p_load68, i13 %empty_129" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:322]   --->   Operation 72 'store' 'store_ln322' <Predicate = (!icmp_ln322)> <Delay = 1.58>
ST_7 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln322 = store i13 %p_load, i13 %empty_128" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:322]   --->   Operation 73 'store' 'store_ln322' <Predicate = (!icmp_ln322)> <Delay = 1.58>
ST_7 : Operation 74 [1/1] (1.58ns)   --->   "%store_ln322 = store i13 %p_load67, i13 %empty_127" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:322]   --->   Operation 74 'store' 'store_ln322' <Predicate = (!icmp_ln322)> <Delay = 1.58>
ST_7 : Operation 75 [1/1] (1.58ns)   --->   "%store_ln322 = store i13 %row_5, i13 %row" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:322]   --->   Operation 75 'store' 'store_ln322' <Predicate = (!icmp_ln322)> <Delay = 1.58>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%ret_ln343 = ret" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:343]   --->   Operation 76 'ret' 'ret_ln343' <Predicate = (icmp_ln322)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%speclooptripcount_ln324 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 600, i64 300" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:324]   --->   Operation 77 'speclooptripcount' 'speclooptripcount_ln324' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln322 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:322]   --->   Operation 78 'specloopname' 'specloopname_ln322' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/2] (0.00ns)   --->   "%call_ln261 = call void @xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop, i16 %img_width_read, i8 %buf_2, i8 %buf_1, i8 %buf, i2 %trunc_ln261_2, i2 %trunc_ln261_1, i2 %trunc_ln261, i8 %img_disp8u_erode_data, i1 %cmp_i_i131_i, i8 %img_disp8u_dilate_data" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:261]   --->   Operation 79 'call' 'call_ln261' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln322 = br void %for.body11.i.2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:322]   --->   Operation 80 'br' 'br_ln322' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 3.153ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_279_1' [18]  (3.153 ns)

 <State 3>: 5.742ns
The critical path consists of the following:
	wire read operation ('img_width_read') on port 'img_width' [5]  (0.000 ns)
	'call' operation ('call_ln0') to 'xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_294_2' [27]  (3.665 ns)
	blocking operation 2.077 ns on control path)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 5.331ns
The critical path consists of the following:
	'load' operation ('i_col', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:311) on local variable 'i_col' [32]  (0.000 ns)
	'add' operation ('i_col', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:311) [35]  (1.679 ns)
	'store' operation ('store_ln311', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:311) of variable 'i_col', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:311 on local variable 'i_col' [43]  (1.588 ns)
	blocking operation 2.0635 ns on control path)

 <State 7>: 5.742ns
The critical path consists of the following:
	'load' operation ('row', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:322) on local variable 'row' [58]  (0.000 ns)
	'icmp' operation ('cmp_i_i131_i', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:322) [71]  (2.077 ns)
	'call' operation ('call_ln261', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:261) to 'xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop' [73]  (3.665 ns)

 <State 8>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
