============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon Apr 29 11:11:51 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(92)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../rtl/AHBISPSYS/demosaic.v(160)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'clk_200m', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(94)
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(115)
HDL-1007 : undeclared symbol 'GPIO_PSEL', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(575)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: redeclaration of ANSI port 'done' is not allowed in ../../../rtl/apb_sdcard/sd_reader.v(66)
HDL-5007 WARNING: identifier 'bcnt' is used before its declaration in ../../../rtl/apb_sdcard/sd_reader.v(156)
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
RUN-1001 : Project manager successfully analyzed 35 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.378288s wall, 0.750000s user + 0.078125s system = 0.828125s CPU (60.1%)

RUN-1004 : used memory is 298 MB, reserved memory is 275 MB, peak memory is 304 MB
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75509820030976"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4209067950080"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4196183048192"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75509820030976"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../ahb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 34 trigger nets, 34 data nets.
KIT-1004 : Chipwatcher code = 1011101000011111
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=106) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=106) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=106)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=106)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 26126/18 useful/useless nets, 15168/10 useful/useless insts
SYN-1016 : Merged 28 instances.
SYN-1032 : 25851/4 useful/useless nets, 15559/4 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 25835/16 useful/useless nets, 15547/12 useful/useless insts
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 1, 375 better
SYN-1014 : Optimize round 2
SYN-1032 : 25572/30 useful/useless nets, 15284/32 useful/useless insts
SYN-1015 : Optimize round 2, 64 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.381147s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (49.8%)

RUN-1004 : used memory is 309 MB, reserved memory is 285 MB, peak memory is 311 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 46 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 66 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1019 : Optimized 9 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 26019/2 useful/useless nets, 15734/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 83884, tnet num: 17571, tinst num: 15733, tnode num: 97917, tedge num: 136614.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 17571 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 207 (3.48), #lev = 7 (1.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 204 (3.53), #lev = 7 (1.84)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 477 instances into 204 LUTs, name keeping = 75%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 342 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 108 adder to BLE ...
SYN-4008 : Packed 108 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  2.399514s wall, 1.046875s user + 0.093750s system = 1.140625s CPU (47.5%)

RUN-1004 : used memory is 314 MB, reserved memory is 289 MB, peak memory is 441 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.940041s wall, 1.765625s user + 0.109375s system = 1.875000s CPU (47.6%)

RUN-1004 : used memory is 314 MB, reserved memory is 290 MB, peak memory is 441 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net cmsdk_apb_slave_mux/PSEL0_n will be merged to another kept net VGA_PSEL
SYN-5055 WARNING: The kept net U_APB_VGA_CONTROL/PSEL will be merged to another kept net VGA_PSEL
SYN-5055 WARNING: The kept net ISP/u_gamma/r_data_out[5] will be merged to another kept net isp_out_data[15]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[15] will be merged to another kept net isp_out_data[15]
SYN-5055 WARNING: The kept net ISP/u_gamma/r_data_out[4] will be merged to another kept net isp_out_data[14]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[14] will be merged to another kept net isp_out_data[14]
SYN-5055 WARNING: The kept net ISP/u_gamma/r_data_out[3] will be merged to another kept net isp_out_data[13]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[13] will be merged to another kept net isp_out_data[13]
SYN-5055 WARNING: The kept net ISP/u_gamma/r_data_out[2] will be merged to another kept net isp_out_data[12]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[12] will be merged to another kept net isp_out_data[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 25224/1 useful/useless nets, 14932/0 useful/useless insts
SYN-4016 : Net clk_gen_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (231 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc2 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_7 is refclk of pll clk_gen_inst/pll_inst.
SYN-4020 : Net clk_dup_7 is fbclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_7 as clock net
SYN-4025 : Tag rtl::Net clk_gen_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 14932 instances
RUN-0007 : 8865 luts, 2994 seqs, 1949 mslices, 994 lslices, 101 pads, 20 brams, 3 dsps
RUN-1001 : There are total 25224 nets
RUN-1001 : 14705 nets have 2 pins
RUN-1001 : 9118 nets have [3 - 5] pins
RUN-1001 : 787 nets have [6 - 10] pins
RUN-1001 : 325 nets have [11 - 20] pins
RUN-1001 : 217 nets have [21 - 99] pins
RUN-1001 : 72 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1363     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     600     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  53   |     12     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 69
PHY-3001 : Initial placement ...
PHY-3001 : design contains 14930 instances, 8865 luts, 2994 seqs, 2943 slices, 886 macros(2943 instances: 1949 mslices 994 lslices)
PHY-0007 : Cell area utilization is 75%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 82173, tnet num: 16774, tinst num: 14930, tnode num: 95777, tedge num: 134626.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 16774 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.278588s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (42.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.43038e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 14930.
PHY-3001 : Level 1 #clusters 1937.
PHY-3001 : End clustering;  0.130804s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (59.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 75%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.15177e+06, overlap = 823.406
PHY-3002 : Step(2): len = 1.02689e+06, overlap = 955.125
PHY-3002 : Step(3): len = 689037, overlap = 1248.59
PHY-3002 : Step(4): len = 603162, overlap = 1388.56
PHY-3002 : Step(5): len = 471858, overlap = 1541.03
PHY-3002 : Step(6): len = 415127, overlap = 1616.94
PHY-3002 : Step(7): len = 326514, overlap = 1715.03
PHY-3002 : Step(8): len = 291735, overlap = 1791.12
PHY-3002 : Step(9): len = 244795, overlap = 1861.12
PHY-3002 : Step(10): len = 226065, overlap = 1875.09
PHY-3002 : Step(11): len = 194402, overlap = 1912.19
PHY-3002 : Step(12): len = 179488, overlap = 1941.38
PHY-3002 : Step(13): len = 160406, overlap = 1948.28
PHY-3002 : Step(14): len = 153815, overlap = 1950.66
PHY-3002 : Step(15): len = 141949, overlap = 1968.81
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.77385e-07
PHY-3002 : Step(16): len = 152034, overlap = 1925.38
PHY-3002 : Step(17): len = 181538, overlap = 1859.09
PHY-3002 : Step(18): len = 168714, overlap = 1822.75
PHY-3002 : Step(19): len = 171370, overlap = 1811.69
PHY-3002 : Step(20): len = 148310, overlap = 1841
PHY-3002 : Step(21): len = 146117, overlap = 1834.62
PHY-3002 : Step(22): len = 131844, overlap = 1857.56
PHY-3002 : Step(23): len = 131370, overlap = 1867.38
PHY-3002 : Step(24): len = 123337, overlap = 1887.38
PHY-3002 : Step(25): len = 122964, overlap = 1912.56
PHY-3002 : Step(26): len = 119050, overlap = 1927.72
PHY-3002 : Step(27): len = 118586, overlap = 1924.94
PHY-3002 : Step(28): len = 117690, overlap = 1910.22
PHY-3002 : Step(29): len = 115171, overlap = 1909.81
PHY-3002 : Step(30): len = 114503, overlap = 1885.75
PHY-3002 : Step(31): len = 114085, overlap = 1870.81
PHY-3002 : Step(32): len = 112596, overlap = 1871.22
PHY-3002 : Step(33): len = 110707, overlap = 1866.84
PHY-3002 : Step(34): len = 109099, overlap = 1856.91
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.5477e-07
PHY-3002 : Step(35): len = 115861, overlap = 1838.34
PHY-3002 : Step(36): len = 132972, overlap = 1830.91
PHY-3002 : Step(37): len = 137337, overlap = 1797.06
PHY-3002 : Step(38): len = 144347, overlap = 1779.69
PHY-3002 : Step(39): len = 142867, overlap = 1754.44
PHY-3002 : Step(40): len = 145270, overlap = 1721.78
PHY-3002 : Step(41): len = 145402, overlap = 1689.38
PHY-3002 : Step(42): len = 147155, overlap = 1696.38
PHY-3002 : Step(43): len = 144326, overlap = 1693.06
PHY-3002 : Step(44): len = 145257, overlap = 1693.53
PHY-3002 : Step(45): len = 141805, overlap = 1698.44
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.10954e-06
PHY-3002 : Step(46): len = 161809, overlap = 1647.38
PHY-3002 : Step(47): len = 175237, overlap = 1568.19
PHY-3002 : Step(48): len = 177620, overlap = 1552.34
PHY-3002 : Step(49): len = 178642, overlap = 1560.34
PHY-3002 : Step(50): len = 176938, overlap = 1556.53
PHY-3002 : Step(51): len = 178877, overlap = 1548.06
PHY-3002 : Step(52): len = 176019, overlap = 1557.25
PHY-3002 : Step(53): len = 175151, overlap = 1552.16
PHY-3002 : Step(54): len = 172937, overlap = 1558.47
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.21908e-06
PHY-3002 : Step(55): len = 194619, overlap = 1535.5
PHY-3002 : Step(56): len = 206418, overlap = 1483.47
PHY-3002 : Step(57): len = 210380, overlap = 1470.03
PHY-3002 : Step(58): len = 215041, overlap = 1465
PHY-3002 : Step(59): len = 214005, overlap = 1415.62
PHY-3002 : Step(60): len = 214841, overlap = 1424.66
PHY-3002 : Step(61): len = 213157, overlap = 1392.56
PHY-3002 : Step(62): len = 213133, overlap = 1380.34
PHY-3002 : Step(63): len = 210068, overlap = 1365.22
PHY-3002 : Step(64): len = 209242, overlap = 1354.28
PHY-3002 : Step(65): len = 206757, overlap = 1359.59
PHY-3002 : Step(66): len = 206518, overlap = 1342.94
PHY-3002 : Step(67): len = 205095, overlap = 1358.09
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.43816e-06
PHY-3002 : Step(68): len = 222592, overlap = 1300.44
PHY-3002 : Step(69): len = 229788, overlap = 1311.56
PHY-3002 : Step(70): len = 229421, overlap = 1284.62
PHY-3002 : Step(71): len = 230862, overlap = 1239.28
PHY-3002 : Step(72): len = 232761, overlap = 1244.31
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 8.87632e-06
PHY-3002 : Step(73): len = 247001, overlap = 1238.28
PHY-3002 : Step(74): len = 261900, overlap = 1226.84
PHY-3002 : Step(75): len = 270198, overlap = 1220.5
PHY-3002 : Step(76): len = 274849, overlap = 1164.41
PHY-3002 : Step(77): len = 276434, overlap = 1114.66
PHY-3002 : Step(78): len = 278313, overlap = 1107.78
PHY-3002 : Step(79): len = 275489, overlap = 1077.72
PHY-3002 : Step(80): len = 275720, overlap = 1027.69
PHY-3002 : Step(81): len = 275005, overlap = 1037.84
PHY-3002 : Step(82): len = 275086, overlap = 1045.19
PHY-3002 : Step(83): len = 273923, overlap = 1054.44
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 1.77526e-05
PHY-3002 : Step(84): len = 289568, overlap = 977.375
PHY-3002 : Step(85): len = 303649, overlap = 907.094
PHY-3002 : Step(86): len = 309027, overlap = 870.625
PHY-3002 : Step(87): len = 313094, overlap = 854.562
PHY-3002 : Step(88): len = 316162, overlap = 830.688
PHY-3002 : Step(89): len = 317349, overlap = 816.688
PHY-3002 : Step(90): len = 314970, overlap = 796.719
PHY-3002 : Step(91): len = 314505, overlap = 795.188
PHY-3002 : Step(92): len = 314191, overlap = 792.812
PHY-3002 : Step(93): len = 314834, overlap = 792.031
PHY-3002 : Step(94): len = 311537, overlap = 792.938
PHY-3002 : Step(95): len = 311330, overlap = 791.75
PHY-3002 : Step(96): len = 309931, overlap = 818.469
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 3.55053e-05
PHY-3002 : Step(97): len = 326841, overlap = 773.969
PHY-3002 : Step(98): len = 334879, overlap = 743.906
PHY-3002 : Step(99): len = 336582, overlap = 715.656
PHY-3002 : Step(100): len = 337577, overlap = 738
PHY-3002 : Step(101): len = 339287, overlap = 734.375
PHY-3002 : Step(102): len = 341105, overlap = 732.906
PHY-3002 : Step(103): len = 341252, overlap = 731.812
PHY-3002 : Step(104): len = 343358, overlap = 705.281
PHY-3002 : Step(105): len = 343345, overlap = 696.906
PHY-3002 : Step(106): len = 344506, overlap = 713.5
PHY-3002 : Step(107): len = 343200, overlap = 714.812
PHY-3002 : Step(108): len = 342901, overlap = 710.688
PHY-3002 : Step(109): len = 341372, overlap = 708.562
PHY-3002 : Step(110): len = 340786, overlap = 714.062
PHY-3002 : Step(111): len = 339550, overlap = 728.719
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 7.0736e-05
PHY-3002 : Step(112): len = 348829, overlap = 726.781
PHY-3002 : Step(113): len = 355948, overlap = 714.531
PHY-3002 : Step(114): len = 358448, overlap = 715.656
PHY-3002 : Step(115): len = 358966, overlap = 706.594
PHY-3002 : Step(116): len = 359777, overlap = 698.375
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000132841
PHY-3002 : Step(117): len = 365240, overlap = 660.844
PHY-3002 : Step(118): len = 369181, overlap = 644.844
PHY-3002 : Step(119): len = 372276, overlap = 627.375
PHY-3002 : Step(120): len = 374528, overlap = 621
PHY-3002 : Step(121): len = 377126, overlap = 601.719
PHY-3002 : Step(122): len = 378438, overlap = 606.594
PHY-3002 : Step(123): len = 377978, overlap = 601.219
PHY-3002 : Step(124): len = 377958, overlap = 606.906
PHY-3002 : Step(125): len = 378382, overlap = 607.344
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000251068
PHY-3002 : Step(126): len = 382391, overlap = 595.469
PHY-3002 : Step(127): len = 386725, overlap = 589.906
PHY-3002 : Step(128): len = 388982, overlap = 591.031
PHY-3002 : Step(129): len = 389949, overlap = 578.656
PHY-3002 : Step(130): len = 390546, overlap = 563.906
PHY-3002 : Step(131): len = 392255, overlap = 536.406
PHY-3002 : Step(132): len = 393492, overlap = 529.406
PHY-3002 : Step(133): len = 394323, overlap = 520.969
PHY-3002 : Step(134): len = 395420, overlap = 520.344
PHY-3002 : Step(135): len = 397875, overlap = 514.438
PHY-3002 : Step(136): len = 398192, overlap = 515.156
PHY-3002 : Step(137): len = 397788, overlap = 524.344
PHY-3002 : Step(138): len = 398413, overlap = 508.844
PHY-3002 : Step(139): len = 399929, overlap = 508.062
PHY-3002 : Step(140): len = 400026, overlap = 501.5
PHY-3002 : Step(141): len = 400417, overlap = 501.781
PHY-3002 : Step(142): len = 401308, overlap = 507.375
PHY-3002 : Step(143): len = 401710, overlap = 509.125
PHY-3002 : Step(144): len = 400777, overlap = 515.562
PHY-3002 : Step(145): len = 400481, overlap = 520.312
PHY-3002 : Step(146): len = 400391, overlap = 516.688
PHY-3002 : Step(147): len = 400227, overlap = 514.625
PHY-3002 : Step(148): len = 399499, overlap = 508.406
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000447613
PHY-3002 : Step(149): len = 402178, overlap = 510.781
PHY-3002 : Step(150): len = 404715, overlap = 504.875
PHY-3002 : Step(151): len = 405465, overlap = 499.281
PHY-3002 : Step(152): len = 405904, overlap = 497.438
PHY-3002 : Step(153): len = 407030, overlap = 488.5
PHY-3002 : Step(154): len = 408239, overlap = 482.531
PHY-3002 : Step(155): len = 408493, overlap = 477.312
PHY-3002 : Step(156): len = 408901, overlap = 479.25
PHY-3002 : Step(157): len = 409429, overlap = 475.344
PHY-3002 : Step(158): len = 409571, overlap = 477.25
PHY-3002 : Step(159): len = 408944, overlap = 474.25
PHY-3002 : Step(160): len = 408747, overlap = 475.625
PHY-3002 : Step(161): len = 408711, overlap = 480.25
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.000724238
PHY-3002 : Step(162): len = 410146, overlap = 478.25
PHY-3002 : Step(163): len = 411505, overlap = 476.656
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017087s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 80%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/25224.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 582504, over cnt = 1732(4%), over = 14788, worst = 157
PHY-1001 : End global iterations;  0.377558s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (20.7%)

PHY-1001 : Congestion index: top1 = 133.36, top5 = 93.58, top10 = 74.29, top15 = 63.72.
PHY-3001 : End congestion estimation;  0.604075s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (44.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16774 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.392809s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (47.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.51711e-05
PHY-3002 : Step(164): len = 454810, overlap = 407.906
PHY-3002 : Step(165): len = 449251, overlap = 399.781
PHY-3002 : Step(166): len = 446747, overlap = 379.719
PHY-3002 : Step(167): len = 434728, overlap = 329.656
PHY-3002 : Step(168): len = 432893, overlap = 315
PHY-3002 : Step(169): len = 423512, overlap = 315.812
PHY-3002 : Step(170): len = 422714, overlap = 318.125
PHY-3002 : Step(171): len = 418761, overlap = 296.969
PHY-3002 : Step(172): len = 420097, overlap = 292.531
PHY-3002 : Step(173): len = 416189, overlap = 297.312
PHY-3002 : Step(174): len = 417028, overlap = 299.438
PHY-3002 : Step(175): len = 413343, overlap = 295.844
PHY-3002 : Step(176): len = 413343, overlap = 295.844
PHY-3002 : Step(177): len = 411286, overlap = 293.469
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000110342
PHY-3002 : Step(178): len = 420160, overlap = 278.906
PHY-3002 : Step(179): len = 421585, overlap = 279.094
PHY-3002 : Step(180): len = 423697, overlap = 270.031
PHY-3002 : Step(181): len = 424365, overlap = 267.969
PHY-3002 : Step(182): len = 426916, overlap = 251.344
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000220684
PHY-3002 : Step(183): len = 429748, overlap = 260.281
PHY-3002 : Step(184): len = 431746, overlap = 261.812
PHY-3002 : Step(185): len = 440343, overlap = 243.531
PHY-3002 : Step(186): len = 446359, overlap = 251.156
PHY-3002 : Step(187): len = 446314, overlap = 250.531
PHY-3002 : Step(188): len = 445979, overlap = 248.531
PHY-3002 : Step(189): len = 445086, overlap = 253.969
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00040588
PHY-3002 : Step(190): len = 447253, overlap = 245.562
PHY-3002 : Step(191): len = 449516, overlap = 245.375
PHY-3002 : Step(192): len = 452996, overlap = 244.688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0006695
PHY-3002 : Step(193): len = 453449, overlap = 251.906
PHY-3002 : Step(194): len = 454881, overlap = 250.312
PHY-3002 : Step(195): len = 458452, overlap = 260.062
PHY-3002 : Step(196): len = 466213, overlap = 271.156
PHY-3002 : Step(197): len = 468570, overlap = 282.438
PHY-3002 : Step(198): len = 469509, overlap = 276.594
PHY-3002 : Step(199): len = 470002, overlap = 288.438
PHY-3002 : Step(200): len = 469072, overlap = 280.469
PHY-3002 : Step(201): len = 467469, overlap = 277.469
PHY-3002 : Step(202): len = 465316, overlap = 282
PHY-3002 : Step(203): len = 464237, overlap = 287.875
PHY-3002 : Step(204): len = 462889, overlap = 276.812
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00111901
PHY-3002 : Step(205): len = 463041, overlap = 279.188
PHY-3002 : Step(206): len = 463903, overlap = 279.094
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 80%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 77/25224.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 602664, over cnt = 2334(6%), over = 17252, worst = 181
PHY-1001 : End global iterations;  0.546779s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (45.7%)

PHY-1001 : Congestion index: top1 = 130.93, top5 = 91.57, top10 = 74.68, top15 = 65.23.
PHY-3001 : End congestion estimation;  0.801458s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (52.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16774 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.413271s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (52.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.111e-05
PHY-3002 : Step(207): len = 467308, overlap = 722.906
PHY-3002 : Step(208): len = 475780, overlap = 662.906
PHY-3002 : Step(209): len = 455153, overlap = 572.875
PHY-3002 : Step(210): len = 454042, overlap = 569.781
PHY-3002 : Step(211): len = 441121, overlap = 562.812
PHY-3002 : Step(212): len = 440112, overlap = 561.406
PHY-3002 : Step(213): len = 430573, overlap = 532.094
PHY-3002 : Step(214): len = 429845, overlap = 523.719
PHY-3002 : Step(215): len = 428058, overlap = 492.594
PHY-3002 : Step(216): len = 423054, overlap = 483.5
PHY-3002 : Step(217): len = 422156, overlap = 480.938
PHY-3002 : Step(218): len = 413410, overlap = 489.844
PHY-3002 : Step(219): len = 411735, overlap = 495
PHY-3002 : Step(220): len = 409244, overlap = 481
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.22201e-05
PHY-3002 : Step(221): len = 411049, overlap = 468.844
PHY-3002 : Step(222): len = 412444, overlap = 467.312
PHY-3002 : Step(223): len = 417714, overlap = 456.875
PHY-3002 : Step(224): len = 414097, overlap = 464.375
PHY-3002 : Step(225): len = 413668, overlap = 468.312
PHY-3002 : Step(226): len = 413312, overlap = 467.531
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000119097
PHY-3002 : Step(227): len = 420886, overlap = 459.469
PHY-3002 : Step(228): len = 423492, overlap = 458.125
PHY-3002 : Step(229): len = 431220, overlap = 428.094
PHY-3002 : Step(230): len = 431926, overlap = 412.438
PHY-3002 : Step(231): len = 431837, overlap = 410.781
PHY-3002 : Step(232): len = 431434, overlap = 414.156
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000238194
PHY-3002 : Step(233): len = 434219, overlap = 401.375
PHY-3002 : Step(234): len = 437076, overlap = 400.312
PHY-3002 : Step(235): len = 438497, overlap = 396.531
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000385563
PHY-3002 : Step(236): len = 439933, overlap = 389.938
PHY-3002 : Step(237): len = 442189, overlap = 382.719
PHY-3002 : Step(238): len = 448977, overlap = 361.156
PHY-3002 : Step(239): len = 455625, overlap = 333.844
PHY-3002 : Step(240): len = 456715, overlap = 328.031
PHY-3002 : Step(241): len = 456923, overlap = 323.406
PHY-3002 : Step(242): len = 456335, overlap = 312.688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000769687
PHY-3002 : Step(243): len = 457545, overlap = 322.625
PHY-3002 : Step(244): len = 459207, overlap = 311.562
PHY-3002 : Step(245): len = 460918, overlap = 308.469
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 82173, tnet num: 16774, tinst num: 14930, tnode num: 95777, tedge num: 134626.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.047557s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (35.8%)

RUN-1004 : used memory is 544 MB, reserved memory is 525 MB, peak memory is 583 MB
OPT-1001 : Total overflow 873.97 peak overflow 7.41
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 376/25224.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 647360, over cnt = 3015(8%), over = 16365, worst = 57
PHY-1001 : End global iterations;  0.737112s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (74.2%)

PHY-1001 : Congestion index: top1 = 79.72, top5 = 65.57, top10 = 57.97, top15 = 53.39.
PHY-1001 : End incremental global routing;  0.949395s wall, 0.687500s user + 0.015625s system = 0.703125s CPU (74.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16774 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.431977s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (50.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.676685s wall, 1.093750s user + 0.015625s system = 1.109375s CPU (66.2%)

OPT-1001 : Current memory(MB): used = 563, reserve = 545, peak = 583.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 17064/25224.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 647360, over cnt = 3015(8%), over = 16365, worst = 57
PHY-1002 : len = 764720, over cnt = 2707(7%), over = 9036, worst = 45
PHY-1002 : len = 844624, over cnt = 1691(4%), over = 4589, worst = 43
PHY-1002 : len = 905240, over cnt = 931(2%), over = 2104, worst = 42
PHY-1002 : len = 962240, over cnt = 85(0%), over = 223, worst = 10
PHY-1001 : End global iterations;  1.619555s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (54.0%)

PHY-1001 : Congestion index: top1 = 66.90, top5 = 59.05, top10 = 54.45, top15 = 51.43.
OPT-1001 : End congestion update;  1.858340s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (50.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16774 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.317865s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (9.8%)

OPT-0007 : Start: WNS 999170 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  2.176317s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (44.5%)

OPT-1001 : Current memory(MB): used = 571, reserve = 554, peak = 583.
OPT-1001 : End physical optimization;  5.034210s wall, 2.468750s user + 0.015625s system = 2.484375s CPU (49.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8865 LUT to BLE ...
SYN-4008 : Packed 8865 LUT and 1332 SEQ to BLE.
SYN-4003 : Packing 1662 remaining SEQ's ...
SYN-4005 : Packed 1424 SEQ with LUT/SLICE
SYN-4006 : 6210 single LUT's are left
SYN-4006 : 238 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 9103/12552 primitive instances ...
PHY-3001 : End packing;  0.624161s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (50.1%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7889 instances
RUN-1001 : 3879 mslices, 3880 lslices, 101 pads, 20 brams, 3 dsps
RUN-1001 : There are total 24150 nets
RUN-1001 : 13436 nets have 2 pins
RUN-1001 : 9230 nets have [3 - 5] pins
RUN-1001 : 863 nets have [6 - 10] pins
RUN-1001 : 326 nets have [11 - 20] pins
RUN-1001 : 228 nets have [21 - 99] pins
RUN-1001 : 67 nets have 100+ pins
PHY-3001 : design contains 7887 instances, 7759 slices, 886 macros(2943 instances: 1949 mslices 994 lslices)
PHY-3001 : Cell area utilization is 83%
PHY-3001 : After packing: Len = 478737, Over = 425
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 83%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12189/24150.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 908776, over cnt = 2219(6%), over = 3593, worst = 9
PHY-1002 : len = 909512, over cnt = 1694(4%), over = 2304, worst = 5
PHY-1002 : len = 922592, over cnt = 802(2%), over = 1041, worst = 5
PHY-1002 : len = 936256, over cnt = 323(0%), over = 365, worst = 4
PHY-1002 : len = 949032, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  1.468467s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (61.7%)

PHY-1001 : Congestion index: top1 = 64.63, top5 = 56.93, top10 = 53.15, top15 = 50.53.
PHY-3001 : End congestion estimation;  1.792771s wall, 1.109375s user + 0.000000s system = 1.109375s CPU (61.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 78873, tnet num: 15700, tinst num: 7887, tnode num: 90199, tedge num: 132004.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.258868s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (75.7%)

RUN-1004 : used memory is 602 MB, reserved memory is 586 MB, peak memory is 602 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15700 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.735471s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (77.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.55085e-05
PHY-3002 : Step(246): len = 462993, overlap = 431.5
PHY-3002 : Step(247): len = 460233, overlap = 440.25
PHY-3002 : Step(248): len = 452715, overlap = 454
PHY-3002 : Step(249): len = 449930, overlap = 457.5
PHY-3002 : Step(250): len = 444287, overlap = 481
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.10169e-05
PHY-3002 : Step(251): len = 447349, overlap = 471.75
PHY-3002 : Step(252): len = 449204, overlap = 468
PHY-3002 : Step(253): len = 453885, overlap = 462
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.20339e-05
PHY-3002 : Step(254): len = 464708, overlap = 432.5
PHY-3002 : Step(255): len = 471781, overlap = 425.5
PHY-3002 : Step(256): len = 480870, overlap = 410
PHY-3002 : Step(257): len = 481372, overlap = 398
PHY-3002 : Step(258): len = 481517, overlap = 399.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.442533s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 717399
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 81%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 759/24150.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 946632, over cnt = 3600(10%), over = 6708, worst = 8
PHY-1002 : len = 975960, over cnt = 2279(6%), over = 3447, worst = 7
PHY-1002 : len = 1.00385e+06, over cnt = 816(2%), over = 1145, worst = 6
PHY-1002 : len = 1.02066e+06, over cnt = 118(0%), over = 164, worst = 6
PHY-1002 : len = 1.02484e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.873780s wall, 1.593750s user + 0.015625s system = 1.609375s CPU (56.0%)

PHY-1001 : Congestion index: top1 = 65.02, top5 = 57.98, top10 = 54.46, top15 = 51.93.
PHY-3001 : End congestion estimation;  3.235984s wall, 1.812500s user + 0.015625s system = 1.828125s CPU (56.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15700 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.475660s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (16.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.92286e-05
PHY-3002 : Step(259): len = 611953, overlap = 178
PHY-3002 : Step(260): len = 586192, overlap = 217.25
PHY-3002 : Step(261): len = 566584, overlap = 222
PHY-3002 : Step(262): len = 556096, overlap = 228.5
PHY-3002 : Step(263): len = 548543, overlap = 224.5
PHY-3002 : Step(264): len = 543678, overlap = 229.75
PHY-3002 : Step(265): len = 540116, overlap = 225
PHY-3002 : Step(266): len = 536867, overlap = 223.25
PHY-3002 : Step(267): len = 534538, overlap = 223.25
PHY-3002 : Step(268): len = 531700, overlap = 226.5
PHY-3002 : Step(269): len = 530223, overlap = 232
PHY-3002 : Step(270): len = 529062, overlap = 235.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000175376
PHY-3002 : Step(271): len = 537216, overlap = 225.5
PHY-3002 : Step(272): len = 543818, overlap = 218.25
PHY-3002 : Step(273): len = 549500, overlap = 214.75
PHY-3002 : Step(274): len = 551533, overlap = 208
PHY-3002 : Step(275): len = 552893, overlap = 206.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000347035
PHY-3002 : Step(276): len = 560473, overlap = 198.25
PHY-3002 : Step(277): len = 569968, overlap = 192.75
PHY-3002 : Step(278): len = 576329, overlap = 185.5
PHY-3002 : Step(279): len = 578518, overlap = 185.25
PHY-3002 : Step(280): len = 580648, overlap = 184.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019737s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.2%)

PHY-3001 : Legalized: Len = 621595, Over = 0
PHY-3001 : Spreading special nets. 78 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.049194s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (95.3%)

PHY-3001 : 119 instances has been re-located, deltaX = 50, deltaY = 105, maxDist = 3.
PHY-3001 : Final: Len = 624697, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 78873, tnet num: 15700, tinst num: 7887, tnode num: 90199, tedge num: 132004.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.366211s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (42.3%)

RUN-1004 : used memory is 600 MB, reserved memory is 589 MB, peak memory is 631 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2166/24150.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 861632, over cnt = 3464(9%), over = 6309, worst = 8
PHY-1002 : len = 890088, over cnt = 2096(5%), over = 3074, worst = 7
PHY-1002 : len = 917320, over cnt = 677(1%), over = 895, worst = 6
PHY-1002 : len = 926696, over cnt = 252(0%), over = 324, worst = 4
PHY-1002 : len = 935520, over cnt = 38(0%), over = 51, worst = 3
PHY-1001 : End global iterations;  2.744209s wall, 1.531250s user + 0.015625s system = 1.546875s CPU (56.4%)

PHY-1001 : Congestion index: top1 = 59.61, top5 = 54.26, top10 = 51.03, top15 = 48.73.
PHY-1001 : End incremental global routing;  3.064365s wall, 1.750000s user + 0.015625s system = 1.765625s CPU (57.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15700 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.500493s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (40.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.922106s wall, 2.078125s user + 0.015625s system = 2.093750s CPU (53.4%)

OPT-1001 : Current memory(MB): used = 614, reserve = 601, peak = 631.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14716/24150.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 935520, over cnt = 38(0%), over = 51, worst = 3
PHY-1002 : len = 935736, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 935800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.439955s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (17.8%)

PHY-1001 : Congestion index: top1 = 59.61, top5 = 54.26, top10 = 51.03, top15 = 48.73.
OPT-1001 : End congestion update;  0.796021s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (17.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15700 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.346430s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (9.0%)

OPT-0007 : Start: WNS 999045 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  1.142592s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (15.0%)

OPT-1001 : Current memory(MB): used = 617, reserve = 605, peak = 631.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15700 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.354224s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (48.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14716/24150.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 935800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.216420s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (50.5%)

PHY-1001 : Congestion index: top1 = 59.61, top5 = 54.26, top10 = 51.03, top15 = 48.73.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15700 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.338625s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (46.1%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 999045 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 59.172414
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  7.805115s wall, 3.421875s user + 0.031250s system = 3.453125s CPU (44.2%)

RUN-1003 : finish command "place" in  34.748521s wall, 14.171875s user + 0.812500s system = 14.984375s CPU (43.1%)

RUN-1004 : used memory is 547 MB, reserved memory is 530 MB, peak memory is 631 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.372458s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (88.8%)

RUN-1004 : used memory is 548 MB, reserved memory is 532 MB, peak memory is 631 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 7889 instances
RUN-1001 : 3879 mslices, 3880 lslices, 101 pads, 20 brams, 3 dsps
RUN-1001 : There are total 24150 nets
RUN-1001 : 13436 nets have 2 pins
RUN-1001 : 9230 nets have [3 - 5] pins
RUN-1001 : 863 nets have [6 - 10] pins
RUN-1001 : 326 nets have [11 - 20] pins
RUN-1001 : 228 nets have [21 - 99] pins
RUN-1001 : 67 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 78873, tnet num: 15700, tinst num: 7887, tnode num: 90199, tedge num: 132004.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.249291s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (41.3%)

RUN-1004 : used memory is 566 MB, reserved memory is 553 MB, peak memory is 631 MB
PHY-1001 : 3879 mslices, 3880 lslices, 101 pads, 20 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15700 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 849144, over cnt = 3492(9%), over = 6593, worst = 8
PHY-1002 : len = 879576, over cnt = 2180(6%), over = 3334, worst = 7
PHY-1002 : len = 910504, over cnt = 727(2%), over = 1107, worst = 7
PHY-1002 : len = 926176, over cnt = 17(0%), over = 17, worst = 1
PHY-1002 : len = 927520, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.502394s wall, 1.750000s user + 0.000000s system = 1.750000s CPU (69.9%)

PHY-1001 : Congestion index: top1 = 59.22, top5 = 53.74, top10 = 50.47, top15 = 48.19.
PHY-1001 : End global routing;  2.832406s wall, 1.859375s user + 0.000000s system = 1.859375s CPU (65.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 626, reserve = 614, peak = 631.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_7 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : clock net clk_gen_inst/clk0_out will be merged with clock clk_gen_inst/clk0_buf
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 902, reserve = 893, peak = 902.
PHY-1001 : End build detailed router design. 3.019952s wall, 1.578125s user + 0.031250s system = 1.609375s CPU (53.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 166288, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.542565s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (60.8%)

PHY-1001 : Current memory(MB): used = 937, reserve = 929, peak = 937.
PHY-1001 : End phase 1; 1.548166s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (60.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 62% nets.
PHY-1022 : len = 2.89157e+06, over cnt = 3232(0%), over = 3251, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 950, reserve = 941, peak = 950.
PHY-1001 : End initial routed; 24.168194s wall, 17.156250s user + 0.109375s system = 17.265625s CPU (71.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/15133(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.073599s wall, 1.718750s user + 0.000000s system = 1.718750s CPU (82.9%)

PHY-1001 : Current memory(MB): used = 968, reserve = 961, peak = 968.
PHY-1001 : End phase 2; 26.241852s wall, 18.875000s user + 0.109375s system = 18.984375s CPU (72.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 2.89157e+06, over cnt = 3232(0%), over = 3251, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.081316s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (76.9%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.77465e+06, over cnt = 1418(0%), over = 1420, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 3.116532s wall, 3.859375s user + 0.000000s system = 3.859375s CPU (123.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.76234e+06, over cnt = 459(0%), over = 459, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.040091s wall, 1.125000s user + 0.031250s system = 1.156250s CPU (111.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.76402e+06, over cnt = 132(0%), over = 132, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.634526s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (96.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.76592e+06, over cnt = 41(0%), over = 41, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.407152s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (95.9%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.76748e+06, over cnt = 12(0%), over = 12, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.364125s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (85.8%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.76834e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.437010s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (78.7%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.76834e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.666733s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (79.7%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.76839e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.162096s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (96.4%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 2.7685e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.152389s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (102.5%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 2.7685e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.183549s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (68.1%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 2.7685e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.211284s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (81.3%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 2.7685e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 0.360454s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (78.0%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 2.76852e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 0.161641s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (77.3%)

PHY-1001 : ==== DR Iter 14 ====
PHY-1022 : len = 2.76867e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 14; 0.156719s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (89.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/15133(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.080207s wall, 1.734375s user + 0.031250s system = 1.765625s CPU (84.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 798 feed throughs used by 455 nets
PHY-1001 : End commit to database; 1.810235s wall, 1.578125s user + 0.000000s system = 1.578125s CPU (87.2%)

PHY-1001 : Current memory(MB): used = 1068, reserve = 1064, peak = 1068.
PHY-1001 : End phase 3; 12.269600s wall, 11.859375s user + 0.078125s system = 11.937500s CPU (97.3%)

PHY-1003 : Routed, final wirelength = 2.76867e+06
PHY-1001 : Current memory(MB): used = 1073, reserve = 1070, peak = 1073.
PHY-1001 : End export database. 0.048937s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (63.9%)

PHY-1001 : End detail routing;  43.447570s wall, 33.468750s user + 0.234375s system = 33.703125s CPU (77.6%)

RUN-1003 : finish command "route" in  48.135544s wall, 36.203125s user + 0.265625s system = 36.468750s CPU (75.8%)

RUN-1004 : used memory is 955 MB, reserved memory is 947 MB, peak memory is 1073 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                    15096   out of  19600   77.02%
#reg                     3086   out of  19600   15.74%
#le                     15329
  #lut only             12243   out of  15329   79.87%
  #reg only               233   out of  15329    1.52%
  #lut&reg               2853   out of  15329   18.61%
#dsp                        3   out of     29   10.34%
#bram                      12   out of     64   18.75%
  #bram9k                  12
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_7                                GCLK               io                 clk_syn_8.di                   2178
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc2    240
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    200
#4        config_inst_syn_9                        GCLK               config             config_inst.jtck               138
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 70
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    53
#7        clk_gen_inst/clk0_buf                    GCLK               pll                clk_gen_inst/pll_inst.clkc0    0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                      |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                |15329  |14457   |639     |3102    |20      |3       |
|  ISP                               |AHBISP                                      |8178   |7882    |220     |606     |2       |0       |
|    u_5X5Window                     |slidingWindow_5X5                           |7611   |7503    |76      |269     |2       |0       |
|      u_fifo_1                      |fifo_buf                                    |1777   |1771    |6       |27      |0       |0       |
|      u_fifo_2                      |fifo_buf                                    |1784   |1778    |6       |25      |0       |0       |
|      u_fifo_3                      |fifo_buf                                    |1780   |1774    |6       |27      |0       |0       |
|      u_fifo_4                      |fifo_buf                                    |50     |44      |6       |26      |2       |0       |
|    u_demosaic                      |demosaic                                    |467    |291     |132     |268     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                  |130    |78      |29      |81      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                  |78     |47      |27      |50      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                  |83     |50      |33      |54      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                  |144    |102     |35      |65      |0       |0       |
|    u_gamma                         |gamma                                       |18     |18      |0       |17      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                   |10     |10      |0       |9       |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                   |4      |4       |0       |4       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                   |4      |4       |0       |4       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                        |8      |5       |3       |2       |0       |0       |
|    Decoder                         |AHBlite_Decoder                             |2      |2       |0       |0       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                            |6      |3       |3       |2       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                           |12     |12      |0       |10      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                           |26     |25      |0       |12      |0       |0       |
|  RAM_CODE                          |Block_RAM                                   |6      |6       |0       |1       |4       |0       |
|  RAM_DATA                          |Block_RAM                                   |4      |4       |0       |1       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                    |3      |3       |0       |3       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                          |23     |15      |0       |23      |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                             |2      |2       |0       |2       |0       |0       |
|  U_sdram                           |SDRAM                                       |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                            |12     |12      |0       |8       |0       |0       |
|  clk_gen_inst                      |clk_gen                                     |0      |0       |0       |0       |0       |0       |
|  sd_reader                         |sd_reader                                   |614    |515     |99      |323     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                  |259    |225     |34      |144     |0       |0       |
|  sdram_top_inst                    |sdram_top                                   |699    |531     |103     |403     |6       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                   |394    |269     |60      |276     |6       |0       |
|      rd_fifo_data                  |fifo_data                                   |147    |88      |18      |119     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |15     |13      |0       |15      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |39     |20      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |34     |25      |0       |34      |0       |0       |
|      wr_fifo_data                  |fifo_data                                   |149    |107     |18      |122     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |30     |26      |0       |29      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |30     |19      |0       |30      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |37     |37      |0       |37      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                  |305    |262     |43      |127     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                 |54     |45      |9       |24      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                 |59     |59      |0       |9       |0       |0       |
|      sdram_init_inst               |sdram_init                                  |48     |44      |4       |29      |0       |0       |
|      sdram_read_inst               |sdram_read                                  |79     |61      |18      |37      |0       |0       |
|      sdram_write_inst              |sdram_write                                 |65     |53      |12      |28      |0       |0       |
|  u_logic                           |cortexm0ds_logic                            |5061   |4995    |56      |1347    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                    |153    |86      |65      |27      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                              |510    |346     |93      |316     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                     |510    |346     |93      |316     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                 |228    |157     |0       |211     |0       |0       |
|        reg_inst                    |register                                    |228    |157     |0       |211     |0       |0       |
|      trigger_inst                  |trigger                                     |282    |189     |93      |105     |0       |0       |
|        bus_inst                    |bus_top                                     |96     |60      |36      |27      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                     |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                     |41     |23      |18      |8       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                     |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                     |52     |34      |18      |16      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                    |109    |80      |29      |52      |0       |0       |
+--------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets   
    #1          1       13389  
    #2          2       7907   
    #3          3        730   
    #4          4        593   
    #5        5-10       912   
    #6        11-50      477   
    #7       51-100      26    
    #8       101-500     45    
    #9        >500       16    
  Average     3.07             

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.774549s wall, 1.984375s user + 0.000000s system = 1.984375s CPU (111.8%)

RUN-1004 : used memory is 956 MB, reserved memory is 950 MB, peak memory is 1073 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 78873, tnet num: 15700, tinst num: 7887, tnode num: 90199, tedge num: 132004.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.226613s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (58.6%)

RUN-1004 : used memory is 965 MB, reserved memory is 958 MB, peak memory is 1073 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 15700 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 7 (7 unconstrainted).
TMR-5009 WARNING: No clock constraint on 7 clock net(s): 
		SWCLK_dup_1
		clk_148m_vga_dup_1
		clk_dup_7
		clk_gen_inst/clk0_out
		config_inst_syn_10
		sd_reader/clk
		sdram_top_inst/fifo_ctrl_inst/sys_clk
USR-6122 CRITICAL-WARNING: No clock constraint on PLL clk_gen_inst/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 2f07ad9db636683043c93dd49081cb305af47d90622fbf6b7e8df63a62d0ebd8 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 7887
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 24150, pip num: 185949
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 798
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3150 valid insts, and 492121 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100110101011101000011111
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  27.877893s wall, 123.375000s user + 1.000000s system = 124.375000s CPU (446.1%)

RUN-1004 : used memory is 1105 MB, reserved memory is 1105 MB, peak memory is 1277 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240429_111151.log"
