{
  "main": {
    "id": "236c1d9627771fcb",
    "type": "split",
    "children": [
      {
        "id": "9157d8ff84627842",
        "type": "tabs",
        "children": [
          {
            "id": "6ee2a74f23016ae8",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "CS/ğŸ”‘ CS_Core/ğŸ§¬ Computer System/Computer Organization & Architecture/ğŸ§ğŸ»â€â™€ï¸ von Neumann Based Microarchitecture/Processor/CPU/Control Unit.md",
                "mode": "source",
                "backlinks": true,
                "source": false
              }
            }
          },
          {
            "id": "3fd75610d945fc50",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "CS/ğŸ”‘ CS_Core/ğŸ§¬ Computer System/Computer Organization & Architecture/ğŸ—£ï¸ Instruction Set Architecture (ISA)/CISC/X86/X86 Instruction Encoding.md",
                "mode": "source",
                "backlinks": true,
                "source": false
              }
            }
          },
          {
            "id": "64029c71e63764bb",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "CS/ğŸ”‘ CS_Core/ğŸ‘©â€ğŸ’» Languages Programming/ASM/ASM.md",
                "mode": "source",
                "backlinks": true,
                "source": false
              }
            }
          }
        ],
        "currentTab": 1
      }
    ],
    "direction": "vertical"
  },
  "left": {
    "id": "564f2067a71baace",
    "type": "split",
    "children": [
      {
        "id": "f0d8637c718ad586",
        "type": "tabs",
        "children": [
          {
            "id": "b5ad63de66a49eac",
            "type": "leaf",
            "state": {
              "type": "file-explorer",
              "state": {
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "1c3e451d5d887e1a",
            "type": "leaf",
            "state": {
              "type": "starred",
              "state": {}
            }
          },
          {
            "id": "5223ef8df84bc18a",
            "type": "leaf",
            "state": {
              "type": "search",
              "state": {
                "query": "8086",
                "matchingCase": false,
                "explainSearch": true,
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical"
              }
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 447.5
  },
  "right": {
    "id": "54726125f7c010ef",
    "type": "split",
    "children": [
      {
        "id": "12de273e6366c669",
        "type": "tabs",
        "children": [
          {
            "id": "8fdccc39e4729aaf",
            "type": "leaf",
            "state": {
              "type": "backlink",
              "state": {
                "file": "CS/ğŸ”‘ CS_Core/ğŸ§¬ Computer System/Computer Organization & Architecture/ğŸ—£ï¸ Instruction Set Architecture (ISA)/CISC/X86/X86 Instruction Encoding.md",
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical",
                "showSearch": false,
                "searchQuery": "",
                "backlinkCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "fdd496f61082f4d1",
            "type": "leaf",
            "state": {
              "type": "outgoing-link",
              "state": {
                "file": "CS/ğŸ”‘ CS_Core/ğŸ§¬ Computer System/Computer Organization & Architecture/ğŸ—£ï¸ Instruction Set Architecture (ISA)/CISC/X86/X86 Instruction Encoding.md",
                "linksCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "bc3fed679fbda165",
            "type": "leaf",
            "state": {
              "type": "tag",
              "state": {
                "sortOrder": "frequency",
                "useHierarchy": true
              }
            }
          },
          {
            "id": "75d340446efbf18f",
            "type": "leaf",
            "state": {
              "type": "outline",
              "state": {
                "file": "CS/ğŸ”‘ CS_Core/ğŸ§¬ Computer System/Computer Organization & Architecture/ğŸ—£ï¸ Instruction Set Architecture (ISA)/CISC/X86/X86 Instruction Encoding.md"
              }
            }
          },
          {
            "id": "bec1a7cb65bf0bb9",
            "type": "leaf",
            "state": {
              "type": "git-view",
              "state": {}
            }
          }
        ],
        "currentTab": 3
      }
    ],
    "direction": "horizontal",
    "width": 373.5,
    "collapsed": true
  },
  "left-ribbon": {
    "hiddenItems": {
      "switcher:Open quick switcher": false,
      "graph:Open graph view": false,
      "canvas:Create new canvas": false,
      "templates:Insert template": false,
      "command-palette:Open command palette": false,
      "daily-notes:Open today's daily note": false
    }
  },
  "active": "3fd75610d945fc50",
  "lastOpenFiles": [
    "CS/ğŸ”‘ CS_Core/ğŸ§¬ Computer System/Computer Organization & Architecture/ğŸ—£ï¸ Instruction Set Architecture (ISA)/CISC/CISC.md",
    "CS/ğŸ”‘ CS_Core/ğŸ§¬ Computer System/Computer Organization & Architecture/ğŸ—£ï¸ Instruction Set Architecture (ISA)/Instruction Set Architecture (ISA).md",
    "CS/ğŸ”‘ CS_Core/ğŸ§¬ Computer System/Computer Organization & Architecture/ğŸ—£ï¸ Instruction Set Architecture (ISA)/RISC/RISC.md",
    "CS/ğŸ”‘ CS_Core/ğŸ§¬ Computer System/Computer Organization & Architecture/ğŸ—£ï¸ Instruction Set Architecture (ISA)/CISC/X86/X86 Instruction Encoding.md",
    "CS/ğŸ”‘ CS_Core/ğŸ§¬ Computer System/Computer Organization & Architecture/ğŸ—£ï¸ Instruction Set Architecture (ISA)/CISC/X86/X86.md",
    "CS/ğŸ”‘ CS_Core/ğŸ§¬ Computer System/â‰ï¸ FAQ/FAQ.md",
    "CS/ğŸ”‘ CS_Core/ğŸ§¬ Computer System/â‰ï¸ FAQ/RISC vs CISC.md",
    "Assets/Pics/Pasted image 20230321195343.png",
    "CS/ğŸ”‘ CS_Core/ğŸ§¬ Computer System/Computer Organization & Architecture/ğŸ§ğŸ»â€â™€ï¸ von Neumann Based Microarchitecture/ğŸ‘§ğŸ½ MARIE.md",
    "CS/ğŸ”‘ CS_Core/ğŸ§¬ Computer System/Computer Organization & Architecture/Computer Organization & Architecture.md",
    "CS/ğŸ”‘ CS_Core/ğŸ§¬ Computer System/Computer Organization & Architecture/ğŸ—£ï¸ Instruction Set Architecture (ISA)/RISC/MIPS/MIPS.md",
    "CS/ğŸ”‘ CS_Core/ğŸ§¬ Computer System/Computer Organization & Architecture/ğŸ§ğŸ»â€â™€ï¸ von Neumann Based Microarchitecture/Processor/CPU/Control Unit.md",
    "CS/ğŸ”‘ CS_Core/ğŸ§¬ Computer System/Operating System/Operating System.md",
    "CS/ğŸ”‘ CS_Core/ğŸ‘©â€ğŸ’» Languages Programming/ASM/ASM.md",
    "CS/ğŸ”‘ CS_Core/ğŸ§¬ Computer System/Computer Organization & Architecture/ğŸ§ğŸ»â€â™€ï¸ von Neumann Based Microarchitecture/Processor/CPU/CPU.md",
    "CS/ğŸ”‘ CS_Core/ğŸ§¬ Computer System/Computer Organization & Architecture/ğŸ§ğŸ»â€â™€ï¸ von Neumann Based Microarchitecture/Processor/Instruction Processing/Instruction Processing.md",
    "CS/ğŸ”‘ CS_Core/ğŸ§¬ Computer System/Computer Organization & Architecture/ğŸ§ğŸ»â€â™€ï¸ von Neumann Based Microarchitecture/Processor/Instruction Processing/Control Signals' Pattern.md",
    "CS/ğŸ”‘ CS_Core/ğŸ§¬ Computer System/Computer Organization & Architecture/ğŸ§ğŸ»â€â™€ï¸ von Neumann Based Microarchitecture/Memory/Memory Access.md",
    "CS/ğŸ”‘ CS_Core/ğŸ§¬ Computer System/Computer Organization & Architecture/ğŸ§ğŸ»â€â™€ï¸ von Neumann Based Microarchitecture/Memory/Memory.md",
    "CS/ğŸ”‘ CS_Core/ğŸ§¬ Computer System/Computer Organization & Architecture/ğŸ§ğŸ»â€â™€ï¸ von Neumann Based Microarchitecture/Processor/Instruction Processing/Microoperations.md",
    "CS/ğŸ”‘ CS_Core/ğŸ§¬ Computer System/Computer Organization & Architecture/ğŸ§ğŸ»â€â™€ï¸ von Neumann Based Microarchitecture/Processor/CPU/ALU.md",
    "CS/ğŸ”‘ CS_Core/ğŸ§¬ Computer System/Computer Organization & Architecture/ğŸ§ğŸ»â€â™€ï¸ von Neumann Based Microarchitecture/Processor/CPU/Register.md",
    "CS/ğŸ”‘ CS_Core/ğŸ§¬ Computer System/Computer Organization & Architecture/ğŸ§ğŸ»â€â™€ï¸ von Neumann Based Microarchitecture/Processor/CPU/CPU Cache.md",
    "Assets/Pics/Screenshot 2023-03-21 at 1.56.16 PM.png",
    "Assets/Pics/Screenshot 2023-03-21 at 1.56.06 PM.png",
    "Assets/Pics/Screenshot 2023-03-21 at 1.55.19 PM.png",
    "Assets/Pics/Screenshot 2023-03-21 at 1.55.06 PM.png",
    "CS/ğŸ”‘ CS_Core/ğŸ§¬ Computer System/Computer Organization & Architecture/ğŸ§ğŸ»â€â™€ï¸ von Neumann Based Microarchitecture/Bus/Bus.md",
    "CS/ğŸ”‘ CS_Core/ğŸ§¬ Computer System/Computer Organization & Architecture/ğŸ—£ï¸ Instruction Set Architecture (ISA)/RISC/ARM/ARM.md",
    "CS/ğŸ”‘ CS_Core/ğŸ§¬ Computer System/Computer Organization & Architecture/ğŸ—£ï¸ Instruction Set Architecture (ISA)/RISC/ARM/ARM Instruction Encoding.md",
    "CS/ğŸ”‘ CS_Core/ğŸ‘©â€ğŸ’» Languages Programming/ASM/X86 ISA Based ASM/8086CPU ASM.md",
    "CS/ğŸ”‘ CS_Core/ğŸ§¬ Computer System/Computer Organization & Architecture/ğŸ—£ï¸ Instruction Set Architecture (ISA)/CISC/X86",
    "CS/ğŸ”‘ CS_Core/ğŸ§¬ Computer System/Computer Organization & Architecture/ğŸ—£ï¸ Instruction Set Architecture (ISA)/RISC/RISC-V",
    "CS/ğŸ”‘ CS_Core/ğŸ§¬ Computer System/Computer Organization & Architecture/ğŸ—£ï¸ Instruction Set Architecture (ISA)/RISC/MIPS",
    "CS/ğŸ”‘ CS_Core/ğŸ§¬ Computer System/Computer Organization & Architecture/ğŸ—£ï¸ Instruction Set Architecture (ISA)/RISC/ARM",
    "CS/ğŸ”‘ CS_Core/ğŸ§¬ Computer System/Computer Organization & Architecture/ğŸ—£ï¸ Instruction Set Architecture (ISA)/CISC",
    "CS/ğŸ”‘ CS_Core/ğŸ§¬ Computer System/Computer Organization & Architecture/ğŸ—£ï¸ Instruction Set Architecture (ISA)/RISC",
    "CS/ğŸ”‘ CS_Core/ğŸ§¬ Computer System/Microcomputer Principles & Interfaces/Interfaces",
    "CS/ğŸ”‘ CS_Core/ğŸ‘©â€ğŸ’» Languages Programming/ASM/X86 ISA Based ASM/X86-64 ASM",
    "CS/ğŸ”‘ CS_Core/ğŸ‘©â€ğŸ’» Languages Programming/ASM/âš¡ï¸ ASM Advance/IO",
    "CS/ğŸ”‘ CS_Core/ğŸ‘©â€ğŸ’» Languages Programming/ASM/âš¡ï¸ ASM Advance/Interfaces",
    "Assets/Pics/Screenshot 2023-03-20 at 8.48.05 PM.png",
    "Assets/Pics/Screenshot 2023-03-20 at 7.56.36 PM.png",
    "Assets/Pics/Screenshot 2023-03-19 at 3.39.35 PM.png",
    "Assets/Pics/Pasted image 20230319142247.png",
    "Assets/Pics/Pasted image 20230319141942.png",
    "CS/ğŸ—º CS_Overview/Test Canvans.canvas"
  ]
}