--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6693 paths analyzed, 648 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.622ns.
--------------------------------------------------------------------------------
Slack:                  6.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_4 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.675ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.292 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_4 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y32.DMUX    Tshcko                0.518   data_miso[3]
                                                       mems_control/mems_rom/data_q_4
    SLICE_X12Y32.C2      net (fanout=3)        1.280   data_miso[4]
    SLICE_X12Y32.COUT    Topcyc                0.351   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lutdi2
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<3>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
    SLICE_X12Y33.COUT    Tbyp                  0.093   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
    SLICE_X12Y34.COUT    Tbyp                  0.093   mems_control/pre_frame_PWR_7_o_MUX_4262_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X13Y35.A1      net (fanout=2)        0.961   mems_control/pre_frame_PWR_7_o_MUX_4262_o
    SLICE_X13Y35.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.675ns (1.428ns logic, 2.247ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  6.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_4 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.652ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.292 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_4 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y32.DMUX    Tshcko                0.518   data_miso[3]
                                                       mems_control/mems_rom/data_q_4
    SLICE_X12Y32.C2      net (fanout=3)        1.280   data_miso[4]
    SLICE_X12Y32.COUT    Topcyc                0.328   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lut<2>
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<3>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
    SLICE_X12Y33.COUT    Tbyp                  0.093   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
    SLICE_X12Y34.COUT    Tbyp                  0.093   mems_control/pre_frame_PWR_7_o_MUX_4262_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X13Y35.A1      net (fanout=2)        0.961   mems_control/pre_frame_PWR_7_o_MUX_4262_o
    SLICE_X13Y35.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.652ns (1.405ns logic, 2.247ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  6.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_6 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.537ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.292 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_6 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.AMUX    Tshcko                0.576   data_miso[12]
                                                       mems_control/mems_rom/data_q_6
    SLICE_X12Y32.D2      net (fanout=3)        1.092   data_miso[6]
    SLICE_X12Y32.COUT    Topcyd                0.343   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lutdi3
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<3>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
    SLICE_X12Y33.COUT    Tbyp                  0.093   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
    SLICE_X12Y34.COUT    Tbyp                  0.093   mems_control/pre_frame_PWR_7_o_MUX_4262_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X13Y35.A1      net (fanout=2)        0.961   mems_control/pre_frame_PWR_7_o_MUX_4262_o
    SLICE_X13Y35.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.537ns (1.478ns logic, 2.059ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack:                  6.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_8 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.522ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.292 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_8 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.BMUX    Tshcko                0.576   data_miso[12]
                                                       mems_control/mems_rom/data_q_8
    SLICE_X12Y33.A2      net (fanout=3)        1.034   data_miso[8]
    SLICE_X12Y33.COUT    Topcya                0.482   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lutdi4
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
    SLICE_X12Y34.COUT    Tbyp                  0.093   mems_control/pre_frame_PWR_7_o_MUX_4262_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X13Y35.A1      net (fanout=2)        0.961   mems_control/pre_frame_PWR_7_o_MUX_4262_o
    SLICE_X13Y35.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.522ns (1.524ns logic, 1.998ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack:                  6.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_8 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.514ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.292 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_8 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.BMUX    Tshcko                0.576   data_miso[12]
                                                       mems_control/mems_rom/data_q_8
    SLICE_X12Y33.A2      net (fanout=3)        1.034   data_miso[8]
    SLICE_X12Y33.COUT    Topcya                0.474   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lut<4>
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
    SLICE_X12Y34.COUT    Tbyp                  0.093   mems_control/pre_frame_PWR_7_o_MUX_4262_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X13Y35.A1      net (fanout=2)        0.961   mems_control/pre_frame_PWR_7_o_MUX_4262_o
    SLICE_X13Y35.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.514ns (1.516ns logic, 1.998ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack:                  6.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_6 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.506ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.292 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_6 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.AMUX    Tshcko                0.576   data_miso[12]
                                                       mems_control/mems_rom/data_q_6
    SLICE_X12Y32.D2      net (fanout=3)        1.092   data_miso[6]
    SLICE_X12Y32.COUT    Topcyd                0.312   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lut<3>
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<3>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
    SLICE_X12Y33.COUT    Tbyp                  0.093   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
    SLICE_X12Y34.COUT    Tbyp                  0.093   mems_control/pre_frame_PWR_7_o_MUX_4262_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X13Y35.A1      net (fanout=2)        0.961   mems_control/pre_frame_PWR_7_o_MUX_4262_o
    SLICE_X13Y35.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.506ns (1.447ns logic, 2.059ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack:                  6.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_7 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.494ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.292 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_7 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.BQ      Tcko                  0.525   data_miso[12]
                                                       mems_control/mems_rom/data_q_7
    SLICE_X12Y32.D4      net (fanout=3)        1.100   data_miso[7]
    SLICE_X12Y32.COUT    Topcyd                0.343   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lutdi3
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<3>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
    SLICE_X12Y33.COUT    Tbyp                  0.093   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
    SLICE_X12Y34.COUT    Tbyp                  0.093   mems_control/pre_frame_PWR_7_o_MUX_4262_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X13Y35.A1      net (fanout=2)        0.961   mems_control/pre_frame_PWR_7_o_MUX_4262_o
    SLICE_X13Y35.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.494ns (1.427ns logic, 2.067ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack:                  6.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_11 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.488ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.292 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_11 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.CMUX    Tshcko                0.576   data_miso[12]
                                                       mems_control/mems_rom/data_q_11
    SLICE_X12Y33.B2      net (fanout=3)        0.999   data_miso[11]
    SLICE_X12Y33.COUT    Topcyb                0.483   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lut<5>
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
    SLICE_X12Y34.COUT    Tbyp                  0.093   mems_control/pre_frame_PWR_7_o_MUX_4262_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X13Y35.A1      net (fanout=2)        0.961   mems_control/pre_frame_PWR_7_o_MUX_4262_o
    SLICE_X13Y35.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.488ns (1.525ns logic, 1.963ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack:                  6.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_10 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.473ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.292 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_10 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.CQ      Tcko                  0.525   data_miso[12]
                                                       mems_control/mems_rom/data_q_10
    SLICE_X12Y33.B1      net (fanout=3)        1.035   data_miso[10]
    SLICE_X12Y33.COUT    Topcyb                0.483   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lut<5>
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
    SLICE_X12Y34.COUT    Tbyp                  0.093   mems_control/pre_frame_PWR_7_o_MUX_4262_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X13Y35.A1      net (fanout=2)        0.961   mems_control/pre_frame_PWR_7_o_MUX_4262_o
    SLICE_X13Y35.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.473ns (1.474ns logic, 1.999ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack:                  6.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_7 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.463ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.292 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_7 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.BQ      Tcko                  0.525   data_miso[12]
                                                       mems_control/mems_rom/data_q_7
    SLICE_X12Y32.D4      net (fanout=3)        1.100   data_miso[7]
    SLICE_X12Y32.COUT    Topcyd                0.312   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lut<3>
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<3>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
    SLICE_X12Y33.COUT    Tbyp                  0.093   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
    SLICE_X12Y34.COUT    Tbyp                  0.093   mems_control/pre_frame_PWR_7_o_MUX_4262_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X13Y35.A1      net (fanout=2)        0.961   mems_control/pre_frame_PWR_7_o_MUX_4262_o
    SLICE_X13Y35.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.463ns (1.396ns logic, 2.067ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  6.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_2 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.445ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.292 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_2 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.CMUX    Tshcko                0.518   data_miso[21]
                                                       mems_control/mems_rom/data_q_2
    SLICE_X12Y32.B3      net (fanout=3)        0.918   data_miso[2]
    SLICE_X12Y32.COUT    Topcyb                0.483   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lut<1>
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<3>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
    SLICE_X12Y33.COUT    Tbyp                  0.093   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
    SLICE_X12Y34.COUT    Tbyp                  0.093   mems_control/pre_frame_PWR_7_o_MUX_4262_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X13Y35.A1      net (fanout=2)        0.961   mems_control/pre_frame_PWR_7_o_MUX_4262_o
    SLICE_X13Y35.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.445ns (1.560ns logic, 1.885ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack:                  6.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_11 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.395ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.292 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_11 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.CMUX    Tshcko                0.576   data_miso[12]
                                                       mems_control/mems_rom/data_q_11
    SLICE_X12Y33.B2      net (fanout=3)        0.999   data_miso[11]
    SLICE_X12Y33.COUT    Topcyb                0.390   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lutdi5
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
    SLICE_X12Y34.COUT    Tbyp                  0.093   mems_control/pre_frame_PWR_7_o_MUX_4262_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X13Y35.A1      net (fanout=2)        0.961   mems_control/pre_frame_PWR_7_o_MUX_4262_o
    SLICE_X13Y35.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.395ns (1.432ns logic, 1.963ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack:                  6.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_10 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.380ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.292 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_10 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.CQ      Tcko                  0.525   data_miso[12]
                                                       mems_control/mems_rom/data_q_10
    SLICE_X12Y33.B1      net (fanout=3)        1.035   data_miso[10]
    SLICE_X12Y33.COUT    Topcyb                0.390   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lutdi5
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
    SLICE_X12Y34.COUT    Tbyp                  0.093   mems_control/pre_frame_PWR_7_o_MUX_4262_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X13Y35.A1      net (fanout=2)        0.961   mems_control/pre_frame_PWR_7_o_MUX_4262_o
    SLICE_X13Y35.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.380ns (1.381ns logic, 1.999ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack:                  6.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_9 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.365ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.292 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_9 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y32.CMUX    Tshcko                0.518   data_miso[3]
                                                       mems_control/mems_rom/data_q_9
    SLICE_X12Y33.A5      net (fanout=3)        0.935   data_miso[9]
    SLICE_X12Y33.COUT    Topcya                0.482   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lutdi4
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
    SLICE_X12Y34.COUT    Tbyp                  0.093   mems_control/pre_frame_PWR_7_o_MUX_4262_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X13Y35.A1      net (fanout=2)        0.961   mems_control/pre_frame_PWR_7_o_MUX_4262_o
    SLICE_X13Y35.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.365ns (1.466ns logic, 1.899ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack:                  6.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_9 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.357ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.292 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_9 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y32.CMUX    Tshcko                0.518   data_miso[3]
                                                       mems_control/mems_rom/data_q_9
    SLICE_X12Y33.A5      net (fanout=3)        0.935   data_miso[9]
    SLICE_X12Y33.COUT    Topcya                0.474   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lut<4>
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
    SLICE_X12Y34.COUT    Tbyp                  0.093   mems_control/pre_frame_PWR_7_o_MUX_4262_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X13Y35.A1      net (fanout=2)        0.961   mems_control/pre_frame_PWR_7_o_MUX_4262_o
    SLICE_X13Y35.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.357ns (1.458ns logic, 1.899ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack:                  6.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_2 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.352ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.292 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_2 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.CMUX    Tshcko                0.518   data_miso[21]
                                                       mems_control/mems_rom/data_q_2
    SLICE_X12Y32.B3      net (fanout=3)        0.918   data_miso[2]
    SLICE_X12Y32.COUT    Topcyb                0.390   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lutdi1
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<3>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
    SLICE_X12Y33.COUT    Tbyp                  0.093   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
    SLICE_X12Y34.COUT    Tbyp                  0.093   mems_control/pre_frame_PWR_7_o_MUX_4262_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X13Y35.A1      net (fanout=2)        0.961   mems_control/pre_frame_PWR_7_o_MUX_4262_o
    SLICE_X13Y35.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.352ns (1.467ns logic, 1.885ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack:                  6.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_5 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.269ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.292 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_5 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.AQ      Tcko                  0.525   data_miso[12]
                                                       mems_control/mems_rom/data_q_5
    SLICE_X12Y32.C3      net (fanout=3)        0.867   data_miso[5]
    SLICE_X12Y32.COUT    Topcyc                0.351   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lutdi2
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<3>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
    SLICE_X12Y33.COUT    Tbyp                  0.093   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
    SLICE_X12Y34.COUT    Tbyp                  0.093   mems_control/pre_frame_PWR_7_o_MUX_4262_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X13Y35.A1      net (fanout=2)        0.961   mems_control/pre_frame_PWR_7_o_MUX_4262_o
    SLICE_X13Y35.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.269ns (1.435ns logic, 1.834ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack:                  6.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_20 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.265ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.292 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_20 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y32.BMUX    Tshcko                0.518   data_miso[3]
                                                       mems_control/mems_rom/data_q_20
    SLICE_X12Y34.C4      net (fanout=3)        1.062   data_miso[20]
    SLICE_X12Y34.COUT    Topcyc                0.351   mems_control/pre_frame_PWR_7_o_MUX_4262_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lutdi10
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X13Y35.A1      net (fanout=2)        0.961   mems_control/pre_frame_PWR_7_o_MUX_4262_o
    SLICE_X13Y35.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.265ns (1.242ns logic, 2.023ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  6.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_3 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.265ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.292 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_3 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y32.DQ      Tcko                  0.430   data_miso[3]
                                                       mems_control/mems_rom/data_q_3
    SLICE_X12Y32.B4      net (fanout=3)        0.826   data_miso[3]
    SLICE_X12Y32.COUT    Topcyb                0.483   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lut<1>
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<3>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
    SLICE_X12Y33.COUT    Tbyp                  0.093   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
    SLICE_X12Y34.COUT    Tbyp                  0.093   mems_control/pre_frame_PWR_7_o_MUX_4262_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X13Y35.A1      net (fanout=2)        0.961   mems_control/pre_frame_PWR_7_o_MUX_4262_o
    SLICE_X13Y35.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.265ns (1.472ns logic, 1.793ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack:                  6.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_0 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.264ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.292 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_0 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y32.BQ      Tcko                  0.430   data_miso[3]
                                                       mems_control/mems_rom/data_q_0
    SLICE_X12Y32.A4      net (fanout=3)        0.826   data_miso[0]
    SLICE_X12Y32.COUT    Topcya                0.482   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lutdi
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<3>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
    SLICE_X12Y33.COUT    Tbyp                  0.093   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
    SLICE_X12Y34.COUT    Tbyp                  0.093   mems_control/pre_frame_PWR_7_o_MUX_4262_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X13Y35.A1      net (fanout=2)        0.961   mems_control/pre_frame_PWR_7_o_MUX_4262_o
    SLICE_X13Y35.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.264ns (1.471ns logic, 1.793ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack:                  6.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_16 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.262ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.292 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_16 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.BQ      Tcko                  0.430   data_miso[21]
                                                       mems_control/mems_rom/data_q_16
    SLICE_X12Y34.A2      net (fanout=3)        1.016   data_miso[16]
    SLICE_X12Y34.COUT    Topcya                0.482   mems_control/pre_frame_PWR_7_o_MUX_4262_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lutdi8
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X13Y35.A1      net (fanout=2)        0.961   mems_control/pre_frame_PWR_7_o_MUX_4262_o
    SLICE_X13Y35.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.262ns (1.285ns logic, 1.977ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  6.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_0 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.256ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.292 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_0 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y32.BQ      Tcko                  0.430   data_miso[3]
                                                       mems_control/mems_rom/data_q_0
    SLICE_X12Y32.A4      net (fanout=3)        0.826   data_miso[0]
    SLICE_X12Y32.COUT    Topcya                0.474   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lut<0>
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<3>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
    SLICE_X12Y33.COUT    Tbyp                  0.093   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
    SLICE_X12Y34.COUT    Tbyp                  0.093   mems_control/pre_frame_PWR_7_o_MUX_4262_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X13Y35.A1      net (fanout=2)        0.961   mems_control/pre_frame_PWR_7_o_MUX_4262_o
    SLICE_X13Y35.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.256ns (1.463ns logic, 1.793ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack:                  6.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_16 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.254ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.292 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_16 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.BQ      Tcko                  0.430   data_miso[21]
                                                       mems_control/mems_rom/data_q_16
    SLICE_X12Y34.A2      net (fanout=3)        1.016   data_miso[16]
    SLICE_X12Y34.COUT    Topcya                0.474   mems_control/pre_frame_PWR_7_o_MUX_4262_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lut<8>
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X13Y35.A1      net (fanout=2)        0.961   mems_control/pre_frame_PWR_7_o_MUX_4262_o
    SLICE_X13Y35.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.254ns (1.277ns logic, 1.977ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack:                  6.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_5 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.246ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.292 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_5 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.AQ      Tcko                  0.525   data_miso[12]
                                                       mems_control/mems_rom/data_q_5
    SLICE_X12Y32.C3      net (fanout=3)        0.867   data_miso[5]
    SLICE_X12Y32.COUT    Topcyc                0.328   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lut<2>
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<3>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
    SLICE_X12Y33.COUT    Tbyp                  0.093   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
    SLICE_X12Y34.COUT    Tbyp                  0.093   mems_control/pre_frame_PWR_7_o_MUX_4262_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X13Y35.A1      net (fanout=2)        0.961   mems_control/pre_frame_PWR_7_o_MUX_4262_o
    SLICE_X13Y35.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.246ns (1.412ns logic, 1.834ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack:                  6.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_20 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.242ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.292 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_20 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y32.BMUX    Tshcko                0.518   data_miso[3]
                                                       mems_control/mems_rom/data_q_20
    SLICE_X12Y34.C4      net (fanout=3)        1.062   data_miso[20]
    SLICE_X12Y34.COUT    Topcyc                0.328   mems_control/pre_frame_PWR_7_o_MUX_4262_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lut<10>
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X13Y35.A1      net (fanout=2)        0.961   mems_control/pre_frame_PWR_7_o_MUX_4262_o
    SLICE_X13Y35.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.242ns (1.219ns logic, 2.023ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  6.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_13 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.211ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.292 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_13 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.DMUX    Tshcko                0.576   data_miso[12]
                                                       mems_control/mems_rom/data_q_13
    SLICE_X12Y33.C3      net (fanout=3)        0.854   data_miso[13]
    SLICE_X12Y33.COUT    Topcyc                0.351   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lutdi6
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
    SLICE_X12Y34.COUT    Tbyp                  0.093   mems_control/pre_frame_PWR_7_o_MUX_4262_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X13Y35.A1      net (fanout=2)        0.961   mems_control/pre_frame_PWR_7_o_MUX_4262_o
    SLICE_X13Y35.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.211ns (1.393ns logic, 1.818ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack:                  6.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_1 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.202ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.292 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_1 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y32.CQ      Tcko                  0.430   data_miso[3]
                                                       mems_control/mems_rom/data_q_1
    SLICE_X12Y32.A5      net (fanout=3)        0.764   data_miso[1]
    SLICE_X12Y32.COUT    Topcya                0.482   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lutdi
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<3>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
    SLICE_X12Y33.COUT    Tbyp                  0.093   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
    SLICE_X12Y34.COUT    Tbyp                  0.093   mems_control/pre_frame_PWR_7_o_MUX_4262_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X13Y35.A1      net (fanout=2)        0.961   mems_control/pre_frame_PWR_7_o_MUX_4262_o
    SLICE_X13Y35.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.202ns (1.471ns logic, 1.731ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack:                  6.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_1 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.194ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.292 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_1 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y32.CQ      Tcko                  0.430   data_miso[3]
                                                       mems_control/mems_rom/data_q_1
    SLICE_X12Y32.A5      net (fanout=3)        0.764   data_miso[1]
    SLICE_X12Y32.COUT    Topcya                0.474   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lut<0>
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<3>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
    SLICE_X12Y33.COUT    Tbyp                  0.093   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
    SLICE_X12Y34.COUT    Tbyp                  0.093   mems_control/pre_frame_PWR_7_o_MUX_4262_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X13Y35.A1      net (fanout=2)        0.961   mems_control/pre_frame_PWR_7_o_MUX_4262_o
    SLICE_X13Y35.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.194ns (1.463ns logic, 1.731ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack:                  6.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_13 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.188ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.292 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_13 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.DMUX    Tshcko                0.576   data_miso[12]
                                                       mems_control/mems_rom/data_q_13
    SLICE_X12Y33.C3      net (fanout=3)        0.854   data_miso[13]
    SLICE_X12Y33.COUT    Topcyc                0.328   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lut<6>
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
    SLICE_X12Y34.COUT    Tbyp                  0.093   mems_control/pre_frame_PWR_7_o_MUX_4262_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X13Y35.A1      net (fanout=2)        0.961   mems_control/pre_frame_PWR_7_o_MUX_4262_o
    SLICE_X13Y35.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.188ns (1.370ns logic, 1.818ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack:                  6.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_3 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.172ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.292 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_3 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y32.DQ      Tcko                  0.430   data_miso[3]
                                                       mems_control/mems_rom/data_q_3
    SLICE_X12Y32.B4      net (fanout=3)        0.826   data_miso[3]
    SLICE_X12Y32.COUT    Topcyb                0.390   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lutdi1
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<3>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
    SLICE_X12Y33.COUT    Tbyp                  0.093   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
    SLICE_X12Y34.COUT    Tbyp                  0.093   mems_control/pre_frame_PWR_7_o_MUX_4262_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X13Y35.A1      net (fanout=2)        0.961   mems_control/pre_frame_PWR_7_o_MUX_4262_o
    SLICE_X13Y35.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.172ns (1.379ns logic, 1.793ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_control_mems_rom/Mram__n80751/CLKA
  Logical resource: mems_control_mems_rom/Mram__n80751/CLKA
  Location pin: RAMB16_X1Y14.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_control_mems_rom/Mram__n80752/CLKA
  Logical resource: mems_control_mems_rom/Mram__n80752/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_control_mems_rom/Mram__n80753/CLKA
  Logical resource: mems_control_mems_rom/Mram__n80753/CLKA
  Location pin: RAMB16_X0Y16.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_control_mems_rom/Mram__n80754/CLKA
  Logical resource: mems_control_mems_rom/Mram__n80754/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_control_mems_rom/Mram__n80755/CLKA
  Logical resource: mems_control_mems_rom/Mram__n80755/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_control_mems_rom/Mram__n80756/CLKA
  Logical resource: mems_control_mems_rom/Mram__n80756/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_control_mems_rom/Mram__n80757/CLKA
  Logical resource: mems_control_mems_rom/Mram__n80757/CLKA
  Location pin: RAMB16_X1Y10.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_control_mems_rom/Mram__n80758/CLKA
  Logical resource: mems_control_mems_rom/Mram__n80758/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: my_clk_q/CLK0
  Logical resource: FCLK/my_clk_q/CK0
  Location pin: OLOGIC_X9Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: new_data_q/CLK0
  Logical resource: mems_spi_master/new_data_q/CK0
  Location pin: OLOGIC_X0Y20.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/spi_slave/sck_q/CLK0
  Logical resource: avr_interface/spi_slave/sck_q/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/serial_rx/rx_q/CLK0
  Logical resource: avr_interface/serial_rx/rx_q/CLK0
  Location pin: ILOGIC_X7Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: spi_ss_IBUF/CLK0
  Logical resource: avr_interface/spi_slave/ss_q/CLK0
  Location pin: ILOGIC_X3Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/spi_slave/mosi_q/CLK0
  Logical resource: avr_interface/spi_slave/mosi_q/CLK0
  Location pin: ILOGIC_X2Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[3]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_0/CK
  Location pin: SLICE_X12Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[3]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_1/CK
  Location pin: SLICE_X12Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[3]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_2/CK
  Location pin: SLICE_X12Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[3]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_3/CK
  Location pin: SLICE_X12Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[7]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_4/CK
  Location pin: SLICE_X12Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[7]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_5/CK
  Location pin: SLICE_X12Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[7]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_6/CK
  Location pin: SLICE_X12Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[7]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_7/CK
  Location pin: SLICE_X12Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[9]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_8/CK
  Location pin: SLICE_X12Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[9]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_9/CK
  Location pin: SLICE_X12Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mems_control/pre_line/CLK
  Logical resource: mems_control/pre_line/CK
  Location pin: SLICE_X12Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o/CLK
  Logical resource: avr_interface/spi_slave/miso_q/CK
  Location pin: SLICE_X4Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o/SR
  Logical resource: avr_interface/spi_slave/miso_q/SR
  Location pin: SLICE_X4Y2.SR
  Clock network: n_rdy
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/serial_rx/bit_ctr_q[2]/CLK
  Logical resource: avr_interface/serial_rx/bit_ctr_q_0/CK
  Location pin: SLICE_X12Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/serial_rx/bit_ctr_q[2]/CLK
  Logical resource: avr_interface/serial_rx/bit_ctr_q_1/CK
  Location pin: SLICE_X12Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.622|         |    3.731|    1.641|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6693 paths, 0 nets, and 757 connections

Design statistics:
   Minimum period:   7.622ns{1}   (Maximum frequency: 131.199MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jan 28 08:34:04 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 397 MB



