# LRU-Cache
My verilog design for an LRU cache
