Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Dec 21 16:05:43 2021
| Host         : YNB running 64-bit Arch Linux
| Command      : report_control_sets -verbose -file lab8_control_sets_placed.rpt
| Design       : lab8
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    52 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              81 |           26 |
| No           | No                    | Yes                    |             182 |           67 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              61 |           20 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+------------------------------------------------------+------------------+------------------+----------------+--------------+
|   Clock Signal   |                     Enable Signal                    | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+------------------------------------------------------+------------------+------------------+----------------+--------------+
|  clock_22/O24[0] |                                                      | rst_IBUF         |                1 |              1 |         1.00 |
|  clock_22/O24[0] | playerCtrl_00/cur_music                              | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG   | kp/key_de/inst/inst/Ps2Interface_i/bits_count        | rst_IBUF         |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG   | kp/key_de/op/E[0]                                    | rst_IBUF         |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG   | kp/key_de/inst/inst/Ps2Interface_i/rx_valid          | rst_IBUF         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG   | kp/key_de/inst/inst/Ps2Interface_i/rx_finish         | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG   | kp/key_de/key                                        | rst_IBUF         |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG   | kp/key_de/inst/inst/Ps2Interface_i/frame[10]_i_1_n_0 | rst_IBUF         |                2 |             11 |         5.50 |
|  clock_22/O24[0] | playerCtrl_00/ibeat[11]_i_1_n_0                      | rst_IBUF         |                3 |             12 |         4.00 |
|  sc/out[1]       |                                                      | rst_IBUF         |                4 |             20 |         5.00 |
|  clkDiv13_BUFG   |                                                      | rst_IBUF         |               15 |             23 |         1.53 |
|  clkDiv13_BUFG   |                                                      |                  |               13 |             36 |         2.77 |
|  clk_IBUF_BUFG   |                                                      |                  |               13 |             45 |         3.46 |
|  clk_IBUF_BUFG   |                                                      | rst_IBUF         |               47 |            138 |         2.94 |
+------------------+------------------------------------------------------+------------------+------------------+----------------+--------------+


