#ifndef PORT_CFG_DER_INTERNAL_USER_H
#define PORT_CFG_DER_INTERNAL_USER_H

/** \brief AUTOSAR Port Port Driver
 **
 ** This file contains private port definitions of the user configuration for the
 ** AUTOSAR module Port that is target dependent.
 **
 ** Do not edit this file manually.
 ** Any change might compromise the safety integrity level of
 ** the software partition it is contained in.
 **
 ** Product: SW-MCAL42-DRV
 **
 ** (c) 2017-2022, Cypress Semiconductor Corporation (an Infineon company) or
 ** an affiliate of Cypress Semiconductor Corporation.  All rights reserved.
 ** This software, including source code, documentation and related materials
 ** ("Software") is owned by Cypress Semiconductor Corporation or one of
 ** its affiliates ("Cypress") and is protected by and subject to worldwide
 ** patent protection (United States and foreign), United States copyright laws
 ** and international treaty provisions.  Therefore, you may use this Software
 ** only as provided in the license agreement accompanying the software package
 ** from which you obtained this Software ("EULA").
 ** If no EULA applies, Cypress hereby grants you a personal, non-exclusive,
 ** non-transferable license to copy, modify,
 ** and compile the Software source code solely for use in connection
 ** with Cypress's integrated circuit products.
 ** Any reproduction, modification, translation, compilation,
 ** or representation of this Software except as specified above is prohibited
 ** without the express written permission of Cypress.
 ** Disclaimer: THIS SOFTWARE IS PROVIDED AS-IS, WITH NO WARRANTY OF ANY KIND,
 ** EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, NONINFRINGEMENT,
 ** IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
 ** Cypress reserves the right to make changes to the Software without notice.
 ** Cypress does not assume any liability arising out of the application or
 ** use of the Software or any product or circuit described in the Software.
 ** Cypress does not authorize its products for use in any products
 ** where a malfunction or failure of the Cypress product may reasonably be
 ** expected to result in significant property damage,
 ** injury or death ("High Risk Product"). By including Cypress's product
 ** in a High Risk Product, the manufacturer of such system or application
 ** assumes all risk of such use and in doing so agrees to indemnify Cypress
 ** against all liability.
 */
/*==================[inclusions]=============================================*/
#include <Port_Cfg_Der.h>

/*==================[macros]=================================================*/
#ifdef PORT_INCLUDE_DEFAULT_CFG
#error "this header should be included before the static default derivate configuration is included"
#endif

/* Number of port pin config sets */
#define PORT_PIN_NUMBER_OF_CONFIGSETS    1U

/****************  setting of port pins configured by user *******************/
/* Configuration 0 */

#define PORT_CFG0_P000_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG0_P000_CFG_PORT_1    PORT_FALSE
#define PORT_CFG0_P000_CFG_PORT_2    PORT_TRUE
#define PORT_CFG0_P000_CFG_PORT_3    PORT_FALSE
#define PORT_CFG0_P000_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P000_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P000_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P000_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P000_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P000_CFG_PORT_9    0U
#define PORT_CFG0_P000_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG0_P000_CFG_PORT_11   0U


  #define PORT_PIN_CFG0_P000_0_CFG_PORT_0    PORT_PIN_MODE_P000_0_TCPWM_0_LINE_18
  #define PORT_PIN_CFG0_P000_0_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P000_0_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P000_0_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P000_0_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_STRONG)
  #define PORT_PIN_CFG0_P000_0_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P000_0_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P000_0_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P000_0_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P000_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P000_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P000_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P000_0_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P000_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P000_0_CFG_PORT_14   PORT_PIN_OUT_MODE_STRONG
  #define PORT_PIN_CFG0_P000_0_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P000_0_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P000_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P000_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P000_0_CFG_GPIO_0    PORT_PIN_OUT
  #define PORT_PIN_CFG0_P000_0_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P000_0_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
  #define PORT_PIN_CFG0_P000_0_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE


  #define PORT_PIN_CFG0_P000_1_CFG_PORT_0    PORT_PIN_MODE_P000_1_TCPWM_0_TR_ONE_CNT_IN_51
  #define PORT_PIN_CFG0_P000_1_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P000_1_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P000_1_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P000_1_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P000_1_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P000_1_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P000_1_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P000_1_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P000_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P000_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P000_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P000_1_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P000_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P000_1_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P000_1_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P000_1_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P000_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P000_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P000_1_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P000_1_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P000_1_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
  #define PORT_PIN_CFG0_P000_1_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE


  #define PORT_PIN_CFG0_P000_2_CFG_PORT_0    PORT_PIN_MODE_P000_2_GPIO
  #define PORT_PIN_CFG0_P000_2_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P000_2_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P000_2_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P000_2_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P000_2_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P000_2_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P000_2_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P000_2_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P000_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P000_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P000_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P000_2_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P000_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P000_2_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P000_2_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P000_2_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P000_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P000_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P000_2_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P000_2_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P000_2_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P000_2_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE


  #define PORT_PIN_CFG0_P000_3_CFG_PORT_0    PORT_PIN_MODE_P000_3_GPIO
  #define PORT_PIN_CFG0_P000_3_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P000_3_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P000_3_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P000_3_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P000_3_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P000_3_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P000_3_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P000_3_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P000_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P000_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P000_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P000_3_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P000_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P000_3_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P000_3_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P000_3_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P000_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P000_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P000_3_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P000_3_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P000_3_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P000_3_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE

/* Configuration 0 */

#define PORT_CFG0_P002_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG0_P002_CFG_PORT_1    PORT_FALSE
#define PORT_CFG0_P002_CFG_PORT_2    PORT_TRUE
#define PORT_CFG0_P002_CFG_PORT_3    PORT_FALSE
#define PORT_CFG0_P002_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P002_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P002_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P002_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P002_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P002_CFG_PORT_9    0U
#define PORT_CFG0_P002_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG0_P002_CFG_PORT_11   0U


  #define PORT_PIN_CFG0_P002_0_CFG_PORT_0    PORT_PIN_MODE_P002_0_GPIO
  #define PORT_PIN_CFG0_P002_0_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P002_0_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P002_0_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P002_0_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P002_0_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P002_0_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P002_0_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P002_0_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P002_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P002_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P002_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P002_0_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P002_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P002_0_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P002_0_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P002_0_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P002_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P002_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P002_0_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P002_0_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P002_0_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P002_0_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE


  #define PORT_PIN_CFG0_P002_1_CFG_PORT_0    PORT_PIN_MODE_P002_1_GPIO
  #define PORT_PIN_CFG0_P002_1_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P002_1_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P002_1_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P002_1_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P002_1_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P002_1_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P002_1_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P002_1_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P002_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P002_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P002_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P002_1_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P002_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P002_1_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P002_1_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P002_1_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P002_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P002_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P002_1_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P002_1_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P002_1_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P002_1_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE


  #define PORT_PIN_CFG0_P002_2_CFG_PORT_0    PORT_PIN_MODE_P002_2_GPIO
  #define PORT_PIN_CFG0_P002_2_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P002_2_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P002_2_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P002_2_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P002_2_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P002_2_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P002_2_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P002_2_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P002_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P002_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P002_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P002_2_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P002_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P002_2_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P002_2_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P002_2_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P002_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P002_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P002_2_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P002_2_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P002_2_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P002_2_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE


  #define PORT_PIN_CFG0_P002_3_CFG_PORT_0    PORT_PIN_MODE_P002_3_GPIO
  #define PORT_PIN_CFG0_P002_3_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P002_3_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P002_3_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P002_3_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P002_3_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P002_3_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P002_3_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P002_3_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P002_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P002_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P002_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P002_3_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P002_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P002_3_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P002_3_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P002_3_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P002_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P002_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P002_3_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P002_3_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P002_3_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P002_3_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE

/* Configuration 0 */

#define PORT_CFG0_P005_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG0_P005_CFG_PORT_1    PORT_FALSE
#define PORT_CFG0_P005_CFG_PORT_2    PORT_TRUE
#define PORT_CFG0_P005_CFG_PORT_3    PORT_FALSE
#define PORT_CFG0_P005_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P005_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P005_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P005_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P005_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P005_CFG_PORT_9    0U
#define PORT_CFG0_P005_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG0_P005_CFG_PORT_11   0U


  #define PORT_PIN_CFG0_P005_0_CFG_PORT_0    PORT_PIN_MODE_P005_0_GPIO
  #define PORT_PIN_CFG0_P005_0_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P005_0_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P005_0_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P005_0_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P005_0_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P005_0_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P005_0_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P005_0_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P005_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P005_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P005_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P005_0_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P005_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P005_0_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P005_0_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P005_0_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P005_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P005_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P005_0_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P005_0_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P005_0_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P005_0_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE


  #define PORT_PIN_CFG0_P005_1_CFG_PORT_0    PORT_PIN_MODE_P005_1_GPIO
  #define PORT_PIN_CFG0_P005_1_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P005_1_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P005_1_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P005_1_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P005_1_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P005_1_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P005_1_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P005_1_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P005_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P005_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P005_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P005_1_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P005_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P005_1_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P005_1_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P005_1_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P005_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P005_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P005_1_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P005_1_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P005_1_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P005_1_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE


  #define PORT_PIN_CFG0_P005_2_CFG_PORT_0    PORT_PIN_MODE_P005_2_GPIO
  #define PORT_PIN_CFG0_P005_2_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P005_2_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P005_2_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P005_2_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P005_2_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P005_2_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P005_2_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P005_2_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P005_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P005_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P005_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P005_2_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P005_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P005_2_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P005_2_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P005_2_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P005_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P005_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P005_2_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P005_2_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P005_2_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P005_2_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE


  #define PORT_PIN_CFG0_P005_3_CFG_PORT_0    PORT_PIN_MODE_P005_3_GPIO
  #define PORT_PIN_CFG0_P005_3_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P005_3_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P005_3_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P005_3_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_STRONG)
  #define PORT_PIN_CFG0_P005_3_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P005_3_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P005_3_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P005_3_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P005_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P005_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P005_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P005_3_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P005_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P005_3_CFG_PORT_14   PORT_PIN_OUT_MODE_STRONG
  #define PORT_PIN_CFG0_P005_3_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P005_3_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P005_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P005_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P005_3_CFG_GPIO_0    PORT_PIN_OUT
  #define PORT_PIN_CFG0_P005_3_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
  #define PORT_PIN_CFG0_P005_3_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P005_3_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE

/* Configuration 0 */

#define PORT_CFG0_P006_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG0_P006_CFG_PORT_1    PORT_FALSE
#define PORT_CFG0_P006_CFG_PORT_2    PORT_TRUE
#define PORT_CFG0_P006_CFG_PORT_3    PORT_FALSE
#define PORT_CFG0_P006_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P006_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P006_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P006_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P006_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P006_CFG_PORT_9    0U
#define PORT_CFG0_P006_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG0_P006_CFG_PORT_11   0U


  #define PORT_PIN_CFG0_P006_0_CFG_PORT_0    PORT_PIN_MODE_P006_0_GPIO
  #define PORT_PIN_CFG0_P006_0_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P006_0_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P006_0_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P006_0_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P006_0_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P006_0_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P006_0_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P006_0_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P006_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P006_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P006_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P006_0_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P006_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P006_0_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P006_0_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P006_0_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P006_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P006_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P006_0_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P006_0_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P006_0_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P006_0_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE


  #define PORT_PIN_CFG0_P006_1_CFG_PORT_0    PORT_PIN_MODE_P006_1_GPIO
  #define PORT_PIN_CFG0_P006_1_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P006_1_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P006_1_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P006_1_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_STRONG)
  #define PORT_PIN_CFG0_P006_1_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P006_1_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P006_1_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P006_1_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P006_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P006_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P006_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P006_1_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P006_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P006_1_CFG_PORT_14   PORT_PIN_OUT_MODE_STRONG
  #define PORT_PIN_CFG0_P006_1_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P006_1_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P006_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P006_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P006_1_CFG_GPIO_0    PORT_PIN_OUT
  #define PORT_PIN_CFG0_P006_1_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
  #define PORT_PIN_CFG0_P006_1_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P006_1_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE


  #define PORT_PIN_CFG0_P006_2_CFG_PORT_0    PORT_PIN_MODE_P006_2_CANFD_0_TTCAN_TX_2
  #define PORT_PIN_CFG0_P006_2_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P006_2_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P006_2_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P006_2_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_STRONG)
  #define PORT_PIN_CFG0_P006_2_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P006_2_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P006_2_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P006_2_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P006_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P006_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P006_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P006_2_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P006_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P006_2_CFG_PORT_14   PORT_PIN_OUT_MODE_STRONG
  #define PORT_PIN_CFG0_P006_2_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P006_2_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P006_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P006_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P006_2_CFG_GPIO_0    PORT_PIN_OUT
  #define PORT_PIN_CFG0_P006_2_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P006_2_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
  #define PORT_PIN_CFG0_P006_2_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE


  #define PORT_PIN_CFG0_P006_3_CFG_PORT_0    PORT_PIN_MODE_P006_3_CANFD_0_TTCAN_RX_2
  #define PORT_PIN_CFG0_P006_3_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P006_3_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P006_3_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P006_3_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P006_3_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P006_3_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P006_3_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P006_3_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P006_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P006_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P006_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P006_3_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P006_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P006_3_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P006_3_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P006_3_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P006_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P006_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P006_3_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P006_3_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P006_3_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
  #define PORT_PIN_CFG0_P006_3_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE


  #define PORT_PIN_CFG0_P006_4_CFG_PORT_0    PORT_PIN_MODE_P006_4_GPIO
  #define PORT_PIN_CFG0_P006_4_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P006_4_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P006_4_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P006_4_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P006_4_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P006_4_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P006_4_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P006_4_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P006_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P006_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P006_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P006_4_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P006_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P006_4_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P006_4_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P006_4_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P006_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P006_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P006_4_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P006_4_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P006_4_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P006_4_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE


  #define PORT_PIN_CFG0_P006_5_CFG_PORT_0    PORT_PIN_MODE_P006_5_GPIO
  #define PORT_PIN_CFG0_P006_5_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P006_5_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P006_5_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P006_5_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P006_5_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P006_5_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P006_5_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P006_5_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P006_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P006_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P006_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P006_5_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P006_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P006_5_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P006_5_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P006_5_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P006_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P006_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P006_5_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P006_5_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P006_5_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P006_5_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE

/* Configuration 0 */

#define PORT_CFG0_P007_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG0_P007_CFG_PORT_1    PORT_FALSE
#define PORT_CFG0_P007_CFG_PORT_2    PORT_TRUE
#define PORT_CFG0_P007_CFG_PORT_3    PORT_FALSE
#define PORT_CFG0_P007_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P007_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P007_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P007_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P007_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P007_CFG_PORT_9    0U
#define PORT_CFG0_P007_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG0_P007_CFG_PORT_11   0U


  #define PORT_PIN_CFG0_P007_0_CFG_PORT_0    PORT_PIN_MODE_P007_0_GPIO
  #define PORT_PIN_CFG0_P007_0_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P007_0_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P007_0_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P007_0_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P007_0_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P007_0_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P007_0_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P007_0_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P007_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P007_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P007_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P007_0_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P007_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P007_0_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P007_0_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P007_0_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P007_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P007_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P007_0_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P007_0_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P007_0_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P007_0_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE


  #define PORT_PIN_CFG0_P007_1_CFG_PORT_0    PORT_PIN_MODE_P007_1_GPIO
  #define PORT_PIN_CFG0_P007_1_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P007_1_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P007_1_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P007_1_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P007_1_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P007_1_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P007_1_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P007_1_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P007_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P007_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P007_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P007_1_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P007_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P007_1_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P007_1_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P007_1_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P007_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P007_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P007_1_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P007_1_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P007_1_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P007_1_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE


  #define PORT_PIN_CFG0_P007_2_CFG_PORT_0    PORT_PIN_MODE_P007_2_GPIO
  #define PORT_PIN_CFG0_P007_2_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P007_2_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P007_2_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P007_2_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P007_2_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P007_2_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P007_2_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P007_2_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P007_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P007_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P007_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P007_2_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P007_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P007_2_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P007_2_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P007_2_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P007_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P007_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P007_2_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P007_2_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P007_2_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P007_2_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE


  #define PORT_PIN_CFG0_P007_3_CFG_PORT_0    PORT_PIN_MODE_P007_3_GPIO
  #define PORT_PIN_CFG0_P007_3_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P007_3_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P007_3_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P007_3_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P007_3_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P007_3_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P007_3_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P007_3_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P007_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P007_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P007_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P007_3_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P007_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P007_3_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P007_3_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P007_3_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P007_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P007_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P007_3_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P007_3_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P007_3_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P007_3_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE

/* Configuration 0 */

#define PORT_CFG0_P008_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG0_P008_CFG_PORT_1    PORT_FALSE
#define PORT_CFG0_P008_CFG_PORT_2    PORT_TRUE
#define PORT_CFG0_P008_CFG_PORT_3    PORT_FALSE
#define PORT_CFG0_P008_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P008_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P008_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P008_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P008_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P008_CFG_PORT_9    0U
#define PORT_CFG0_P008_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG0_P008_CFG_PORT_11   0U


  #define PORT_PIN_CFG0_P008_0_CFG_PORT_0    PORT_PIN_MODE_P008_0_GPIO
  #define PORT_PIN_CFG0_P008_0_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P008_0_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P008_0_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P008_0_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P008_0_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P008_0_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P008_0_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P008_0_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P008_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P008_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P008_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P008_0_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P008_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P008_0_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P008_0_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P008_0_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P008_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P008_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P008_0_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P008_0_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P008_0_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P008_0_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE


  #define PORT_PIN_CFG0_P008_1_CFG_PORT_0    PORT_PIN_MODE_P008_1_GPIO
  #define PORT_PIN_CFG0_P008_1_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P008_1_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P008_1_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P008_1_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P008_1_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P008_1_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P008_1_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P008_1_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P008_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P008_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P008_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P008_1_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P008_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P008_1_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P008_1_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P008_1_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P008_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P008_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P008_1_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P008_1_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P008_1_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P008_1_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE


  #define PORT_PIN_CFG0_P008_2_CFG_PORT_0    PORT_PIN_MODE_P008_2_GPIO
  #define PORT_PIN_CFG0_P008_2_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P008_2_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P008_2_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P008_2_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P008_2_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P008_2_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P008_2_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P008_2_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P008_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P008_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P008_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P008_2_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P008_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P008_2_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P008_2_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P008_2_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P008_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P008_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P008_2_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P008_2_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P008_2_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P008_2_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE

/* Configuration 0 */

#define PORT_CFG0_P011_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG0_P011_CFG_PORT_1    PORT_FALSE
#define PORT_CFG0_P011_CFG_PORT_2    PORT_TRUE
#define PORT_CFG0_P011_CFG_PORT_3    PORT_FALSE
#define PORT_CFG0_P011_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P011_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P011_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P011_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P011_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P011_CFG_PORT_9    0U
#define PORT_CFG0_P011_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG0_P011_CFG_PORT_11   0U


  #define PORT_PIN_CFG0_P011_0_CFG_PORT_0    PORT_PIN_MODE_P011_0_GPIO
  #define PORT_PIN_CFG0_P011_0_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P011_0_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P011_0_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P011_0_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_STRONG)
  #define PORT_PIN_CFG0_P011_0_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P011_0_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P011_0_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P011_0_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P011_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P011_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P011_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P011_0_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P011_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P011_0_CFG_PORT_14   PORT_PIN_OUT_MODE_STRONG
  #define PORT_PIN_CFG0_P011_0_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P011_0_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P011_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P011_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P011_0_CFG_GPIO_0    PORT_PIN_OUT
  #define PORT_PIN_CFG0_P011_0_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P011_0_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P011_0_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE


  #define PORT_PIN_CFG0_P011_1_CFG_PORT_0    PORT_PIN_MODE_P011_1_GPIO
  #define PORT_PIN_CFG0_P011_1_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P011_1_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P011_1_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P011_1_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P011_1_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P011_1_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P011_1_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P011_1_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P011_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P011_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P011_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P011_1_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P011_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P011_1_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P011_1_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P011_1_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P011_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P011_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P011_1_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P011_1_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P011_1_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P011_1_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE


  #define PORT_PIN_CFG0_P011_2_CFG_PORT_0    PORT_PIN_MODE_P011_2_GPIO
  #define PORT_PIN_CFG0_P011_2_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P011_2_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P011_2_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P011_2_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P011_2_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P011_2_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P011_2_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P011_2_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P011_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P011_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P011_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P011_2_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P011_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P011_2_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P011_2_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P011_2_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P011_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P011_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P011_2_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P011_2_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P011_2_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P011_2_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE

/* Configuration 0 */

#define PORT_CFG0_P012_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG0_P012_CFG_PORT_1    PORT_FALSE
#define PORT_CFG0_P012_CFG_PORT_2    PORT_TRUE
#define PORT_CFG0_P012_CFG_PORT_3    PORT_FALSE
#define PORT_CFG0_P012_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P012_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P012_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P012_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P012_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P012_CFG_PORT_9    0U
#define PORT_CFG0_P012_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG0_P012_CFG_PORT_11   0U


  #define PORT_PIN_CFG0_P012_0_CFG_PORT_0    PORT_PIN_MODE_P012_0_GPIO
  #define PORT_PIN_CFG0_P012_0_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P012_0_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P012_0_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P012_0_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P012_0_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P012_0_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P012_0_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P012_0_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P012_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P012_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P012_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P012_0_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P012_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P012_0_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P012_0_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P012_0_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P012_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P012_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P012_0_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P012_0_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P012_0_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P012_0_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE


  #define PORT_PIN_CFG0_P012_1_CFG_PORT_0    PORT_PIN_MODE_P012_1_GPIO
  #define PORT_PIN_CFG0_P012_1_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P012_1_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P012_1_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P012_1_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P012_1_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P012_1_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P012_1_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P012_1_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P012_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P012_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P012_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P012_1_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P012_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P012_1_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P012_1_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P012_1_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P012_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P012_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P012_1_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P012_1_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P012_1_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P012_1_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE


  #define PORT_PIN_CFG0_P012_2_CFG_PORT_0    PORT_PIN_MODE_P012_2_GPIO
  #define PORT_PIN_CFG0_P012_2_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P012_2_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P012_2_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P012_2_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P012_2_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P012_2_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P012_2_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P012_2_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P012_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P012_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P012_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P012_2_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P012_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P012_2_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P012_2_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P012_2_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P012_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P012_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P012_2_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P012_2_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P012_2_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P012_2_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE


  #define PORT_PIN_CFG0_P012_3_CFG_PORT_0    PORT_PIN_MODE_P012_3_GPIO
  #define PORT_PIN_CFG0_P012_3_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P012_3_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P012_3_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P012_3_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P012_3_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P012_3_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P012_3_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P012_3_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P012_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P012_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P012_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P012_3_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P012_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P012_3_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P012_3_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P012_3_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P012_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P012_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P012_3_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P012_3_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P012_3_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P012_3_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE

/* Configuration 0 */

#define PORT_CFG0_P013_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG0_P013_CFG_PORT_1    PORT_FALSE
#define PORT_CFG0_P013_CFG_PORT_2    PORT_TRUE
#define PORT_CFG0_P013_CFG_PORT_3    PORT_FALSE
#define PORT_CFG0_P013_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P013_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P013_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P013_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P013_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P013_CFG_PORT_9    0U
#define PORT_CFG0_P013_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG0_P013_CFG_PORT_11   0U


  #define PORT_PIN_CFG0_P013_0_CFG_PORT_0    PORT_PIN_MODE_P013_0_GPIO
  #define PORT_PIN_CFG0_P013_0_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P013_0_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P013_0_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P013_0_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P013_0_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P013_0_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P013_0_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P013_0_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P013_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P013_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P013_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P013_0_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P013_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P013_0_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P013_0_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P013_0_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P013_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P013_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P013_0_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P013_0_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P013_0_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P013_0_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE


  #define PORT_PIN_CFG0_P013_1_CFG_PORT_0    PORT_PIN_MODE_P013_1_GPIO
  #define PORT_PIN_CFG0_P013_1_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P013_1_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P013_1_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P013_1_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P013_1_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P013_1_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P013_1_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P013_1_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P013_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P013_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P013_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P013_1_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P013_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P013_1_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P013_1_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P013_1_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P013_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P013_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P013_1_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P013_1_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P013_1_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P013_1_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE


  #define PORT_PIN_CFG0_P013_2_CFG_PORT_0    PORT_PIN_MODE_P013_2_GPIO
  #define PORT_PIN_CFG0_P013_2_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P013_2_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P013_2_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P013_2_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P013_2_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P013_2_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P013_2_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P013_2_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P013_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P013_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P013_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P013_2_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P013_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P013_2_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P013_2_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P013_2_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P013_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P013_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P013_2_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P013_2_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P013_2_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P013_2_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE


  #define PORT_PIN_CFG0_P013_3_CFG_PORT_0    PORT_PIN_MODE_P013_3_GPIO
  #define PORT_PIN_CFG0_P013_3_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P013_3_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P013_3_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P013_3_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P013_3_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P013_3_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P013_3_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P013_3_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P013_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P013_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P013_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P013_3_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P013_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P013_3_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P013_3_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P013_3_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P013_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P013_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P013_3_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P013_3_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P013_3_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P013_3_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE


  #define PORT_PIN_CFG0_P013_4_CFG_PORT_0    PORT_PIN_MODE_P013_4_GPIO
  #define PORT_PIN_CFG0_P013_4_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P013_4_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P013_4_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P013_4_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P013_4_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P013_4_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P013_4_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P013_4_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P013_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P013_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P013_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P013_4_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P013_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P013_4_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P013_4_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P013_4_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P013_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P013_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P013_4_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P013_4_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P013_4_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P013_4_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE


  #define PORT_PIN_CFG0_P013_5_CFG_PORT_0    PORT_PIN_MODE_P013_5_GPIO
  #define PORT_PIN_CFG0_P013_5_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P013_5_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P013_5_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P013_5_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P013_5_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P013_5_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P013_5_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P013_5_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P013_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P013_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P013_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P013_5_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P013_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P013_5_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P013_5_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P013_5_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P013_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P013_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P013_5_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P013_5_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P013_5_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P013_5_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE


  #define PORT_PIN_CFG0_P013_6_CFG_PORT_0    PORT_PIN_MODE_P013_6_GPIO
  #define PORT_PIN_CFG0_P013_6_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P013_6_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P013_6_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P013_6_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P013_6_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P013_6_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P013_6_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P013_6_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P013_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P013_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P013_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P013_6_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P013_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P013_6_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P013_6_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P013_6_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P013_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P013_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P013_6_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P013_6_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P013_6_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P013_6_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE


  #define PORT_PIN_CFG0_P013_7_CFG_PORT_0    PORT_PIN_MODE_P013_7_GPIO
  #define PORT_PIN_CFG0_P013_7_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P013_7_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P013_7_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P013_7_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P013_7_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P013_7_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P013_7_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P013_7_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P013_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P013_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P013_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P013_7_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P013_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P013_7_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P013_7_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P013_7_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P013_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P013_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P013_7_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P013_7_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P013_7_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P013_7_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE

/* Configuration 0 */

#define PORT_CFG0_P014_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG0_P014_CFG_PORT_1    PORT_FALSE
#define PORT_CFG0_P014_CFG_PORT_2    PORT_TRUE
#define PORT_CFG0_P014_CFG_PORT_3    PORT_FALSE
#define PORT_CFG0_P014_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P014_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P014_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P014_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P014_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P014_CFG_PORT_9    0U
#define PORT_CFG0_P014_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG0_P014_CFG_PORT_11   0U


  #define PORT_PIN_CFG0_P014_0_CFG_PORT_0    PORT_PIN_MODE_P014_0_GPIO
  #define PORT_PIN_CFG0_P014_0_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P014_0_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P014_0_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P014_0_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P014_0_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P014_0_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P014_0_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P014_0_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P014_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P014_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P014_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P014_0_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P014_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P014_0_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P014_0_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P014_0_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P014_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P014_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P014_0_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P014_0_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P014_0_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P014_0_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE


  #define PORT_PIN_CFG0_P014_1_CFG_PORT_0    PORT_PIN_MODE_P014_1_GPIO
  #define PORT_PIN_CFG0_P014_1_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P014_1_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P014_1_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P014_1_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P014_1_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P014_1_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P014_1_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P014_1_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P014_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P014_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P014_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P014_1_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P014_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P014_1_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P014_1_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P014_1_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P014_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P014_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P014_1_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P014_1_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P014_1_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P014_1_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE

/* Configuration 0 */

#define PORT_CFG0_P018_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG0_P018_CFG_PORT_1    PORT_FALSE
#define PORT_CFG0_P018_CFG_PORT_2    PORT_TRUE
#define PORT_CFG0_P018_CFG_PORT_3    PORT_FALSE
#define PORT_CFG0_P018_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P018_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P018_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P018_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P018_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P018_CFG_PORT_9    0U
#define PORT_CFG0_P018_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG0_P018_CFG_PORT_11   0U


  #define PORT_PIN_CFG0_P018_0_CFG_PORT_0    PORT_PIN_MODE_P018_0_GPIO
  #define PORT_PIN_CFG0_P018_0_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P018_0_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P018_0_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P018_0_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P018_0_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P018_0_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P018_0_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P018_0_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P018_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P018_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P018_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P018_0_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P018_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P018_0_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P018_0_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P018_0_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P018_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P018_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P018_0_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P018_0_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P018_0_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P018_0_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE


  #define PORT_PIN_CFG0_P018_1_CFG_PORT_0    PORT_PIN_MODE_P018_1_GPIO
  #define PORT_PIN_CFG0_P018_1_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P018_1_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P018_1_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P018_1_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P018_1_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P018_1_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P018_1_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P018_1_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P018_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P018_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P018_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P018_1_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P018_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P018_1_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P018_1_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P018_1_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P018_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P018_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P018_1_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P018_1_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P018_1_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P018_1_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE


  #define PORT_PIN_CFG0_P018_2_CFG_PORT_0    PORT_PIN_MODE_P018_2_GPIO
  #define PORT_PIN_CFG0_P018_2_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P018_2_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P018_2_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P018_2_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P018_2_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P018_2_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P018_2_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P018_2_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P018_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P018_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P018_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P018_2_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P018_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P018_2_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P018_2_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P018_2_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P018_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P018_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P018_2_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P018_2_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P018_2_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P018_2_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE


  #define PORT_PIN_CFG0_P018_3_CFG_PORT_0    PORT_PIN_MODE_P018_3_GPIO
  #define PORT_PIN_CFG0_P018_3_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P018_3_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P018_3_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P018_3_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P018_3_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P018_3_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P018_3_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P018_3_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P018_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P018_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P018_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P018_3_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P018_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P018_3_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P018_3_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P018_3_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P018_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P018_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P018_3_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P018_3_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P018_3_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P018_3_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE


  #define PORT_PIN_CFG0_P018_4_CFG_PORT_0    PORT_PIN_MODE_P018_4_GPIO
  #define PORT_PIN_CFG0_P018_4_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P018_4_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P018_4_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P018_4_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P018_4_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P018_4_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P018_4_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P018_4_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P018_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P018_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P018_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P018_4_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P018_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P018_4_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P018_4_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P018_4_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P018_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P018_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P018_4_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P018_4_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P018_4_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P018_4_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE


  #define PORT_PIN_CFG0_P018_5_CFG_PORT_0    PORT_PIN_MODE_P018_5_GPIO
  #define PORT_PIN_CFG0_P018_5_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P018_5_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P018_5_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P018_5_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_STRONG)
  #define PORT_PIN_CFG0_P018_5_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P018_5_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P018_5_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P018_5_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P018_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P018_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P018_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P018_5_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P018_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P018_5_CFG_PORT_14   PORT_PIN_OUT_MODE_STRONG
  #define PORT_PIN_CFG0_P018_5_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P018_5_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P018_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P018_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P018_5_CFG_GPIO_0    PORT_PIN_OUT
  #define PORT_PIN_CFG0_P018_5_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
  #define PORT_PIN_CFG0_P018_5_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P018_5_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE


  #define PORT_PIN_CFG0_P018_6_CFG_PORT_0    PORT_PIN_MODE_P018_6_GPIO
  #define PORT_PIN_CFG0_P018_6_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P018_6_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P018_6_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P018_6_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P018_6_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P018_6_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P018_6_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P018_6_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P018_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P018_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P018_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P018_6_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P018_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P018_6_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P018_6_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P018_6_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P018_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P018_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P018_6_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P018_6_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P018_6_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P018_6_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE


  #define PORT_PIN_CFG0_P018_7_CFG_PORT_0    PORT_PIN_MODE_P018_7_GPIO
  #define PORT_PIN_CFG0_P018_7_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P018_7_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P018_7_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P018_7_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_STRONG)
  #define PORT_PIN_CFG0_P018_7_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P018_7_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P018_7_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P018_7_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P018_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P018_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P018_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P018_7_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P018_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P018_7_CFG_PORT_14   PORT_PIN_OUT_MODE_STRONG
  #define PORT_PIN_CFG0_P018_7_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P018_7_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P018_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P018_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P018_7_CFG_GPIO_0    PORT_PIN_OUT
  #define PORT_PIN_CFG0_P018_7_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
  #define PORT_PIN_CFG0_P018_7_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P018_7_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE

/* Configuration 0 */

#define PORT_CFG0_P019_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG0_P019_CFG_PORT_1    PORT_FALSE
#define PORT_CFG0_P019_CFG_PORT_2    PORT_TRUE
#define PORT_CFG0_P019_CFG_PORT_3    PORT_FALSE
#define PORT_CFG0_P019_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P019_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P019_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P019_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P019_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P019_CFG_PORT_9    0U
#define PORT_CFG0_P019_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG0_P019_CFG_PORT_11   0U


  #define PORT_PIN_CFG0_P019_0_CFG_PORT_0    PORT_PIN_MODE_P019_0_CANFD_1_TTCAN_TX_3
  #define PORT_PIN_CFG0_P019_0_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P019_0_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P019_0_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P019_0_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_STRONG)
  #define PORT_PIN_CFG0_P019_0_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P019_0_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P019_0_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P019_0_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P019_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P019_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P019_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P019_0_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P019_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P019_0_CFG_PORT_14   PORT_PIN_OUT_MODE_STRONG
  #define PORT_PIN_CFG0_P019_0_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P019_0_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P019_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P019_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P019_0_CFG_GPIO_0    PORT_PIN_OUT
  #define PORT_PIN_CFG0_P019_0_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P019_0_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
  #define PORT_PIN_CFG0_P019_0_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE


  #define PORT_PIN_CFG0_P019_1_CFG_PORT_0    PORT_PIN_MODE_P019_1_CANFD_1_TTCAN_RX_3
  #define PORT_PIN_CFG0_P019_1_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P019_1_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P019_1_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P019_1_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P019_1_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P019_1_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P019_1_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P019_1_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P019_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P019_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P019_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P019_1_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P019_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P019_1_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P019_1_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P019_1_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P019_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P019_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P019_1_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P019_1_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P019_1_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
  #define PORT_PIN_CFG0_P019_1_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE

/* Configuration 0 */

#define PORT_CFG0_P021_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG0_P021_CFG_PORT_1    PORT_FALSE
#define PORT_CFG0_P021_CFG_PORT_2    PORT_TRUE
#define PORT_CFG0_P021_CFG_PORT_3    PORT_FALSE
#define PORT_CFG0_P021_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P021_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P021_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P021_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P021_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P021_CFG_PORT_9    0U
#define PORT_CFG0_P021_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG0_P021_CFG_PORT_11   0U


  #define PORT_PIN_CFG0_P021_0_CFG_PORT_0    PORT_PIN_MODE_P021_0_GPIO
  #define PORT_PIN_CFG0_P021_0_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P021_0_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P021_0_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P021_0_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P021_0_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P021_0_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P021_0_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P021_0_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P021_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P021_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P021_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P021_0_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P021_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P021_0_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P021_0_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P021_0_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P021_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P021_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P021_0_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P021_0_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P021_0_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P021_0_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE


  #define PORT_PIN_CFG0_P021_1_CFG_PORT_0    PORT_PIN_MODE_P021_1_GPIO
  #define PORT_PIN_CFG0_P021_1_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P021_1_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P021_1_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P021_1_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P021_1_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P021_1_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P021_1_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P021_1_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P021_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P021_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P021_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P021_1_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P021_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P021_1_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P021_1_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P021_1_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P021_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P021_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P021_1_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P021_1_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P021_1_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P021_1_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE


  #define PORT_PIN_CFG0_P021_2_CFG_PORT_0    PORT_PIN_MODE_P021_2_AMUXA
  #define PORT_PIN_CFG0_P021_2_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P021_2_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P021_2_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P021_2_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P021_2_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P021_2_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P021_2_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P021_2_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P021_2_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P021_2_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P021_2_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P021_2_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P021_2_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P021_2_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P021_2_CFG_PORT_15   PORT_PIN_IN_DISABLE
  #define PORT_PIN_CFG0_P021_2_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P021_2_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P021_2_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P021_2_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
  #define PORT_PIN_CFG0_P021_2_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P021_2_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
  #define PORT_PIN_CFG0_P021_2_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE


  #define PORT_PIN_CFG0_P021_3_CFG_PORT_0    PORT_PIN_MODE_P021_3_AMUXA
  #define PORT_PIN_CFG0_P021_3_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P021_3_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P021_3_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P021_3_CFG_PORT_4    (PORT_PIN_OUT_DIS_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P021_3_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P021_3_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P021_3_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P021_3_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P021_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P021_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P021_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P021_3_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P021_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P021_3_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P021_3_CFG_PORT_15   PORT_PIN_IN_DISABLE
  #define PORT_PIN_CFG0_P021_3_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P021_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P021_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P021_3_CFG_GPIO_0    PORT_PIN_IN_OUT_DISABLED
  #define PORT_PIN_CFG0_P021_3_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P021_3_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
  #define PORT_PIN_CFG0_P021_3_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE

/* Configuration 0 */

#define PORT_CFG0_P022_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG0_P022_CFG_PORT_1    PORT_FALSE
#define PORT_CFG0_P022_CFG_PORT_2    PORT_TRUE
#define PORT_CFG0_P022_CFG_PORT_3    PORT_FALSE
#define PORT_CFG0_P022_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P022_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P022_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P022_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P022_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P022_CFG_PORT_9    0U
#define PORT_CFG0_P022_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG0_P022_CFG_PORT_11   0U


  #define PORT_PIN_CFG0_P022_0_CFG_PORT_0    PORT_PIN_MODE_P022_0_GPIO
  #define PORT_PIN_CFG0_P022_0_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P022_0_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P022_0_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P022_0_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P022_0_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P022_0_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P022_0_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P022_0_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P022_0_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P022_0_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P022_0_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P022_0_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P022_0_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P022_0_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P022_0_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P022_0_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P022_0_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P022_0_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P022_0_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P022_0_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P022_0_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P022_0_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE


  #define PORT_PIN_CFG0_P022_1_CFG_PORT_0    PORT_PIN_MODE_P022_1_GPIO
  #define PORT_PIN_CFG0_P022_1_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P022_1_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P022_1_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P022_1_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P022_1_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P022_1_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P022_1_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P022_1_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P022_1_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P022_1_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P022_1_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P022_1_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P022_1_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P022_1_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P022_1_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P022_1_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P022_1_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P022_1_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P022_1_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P022_1_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P022_1_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P022_1_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE

/* Configuration 0 */

#define PORT_CFG0_P023_CFG_PORT_0    PORT_SMART_CLK_SRC_CONST0
#define PORT_CFG0_P023_CFG_PORT_1    PORT_FALSE
#define PORT_CFG0_P023_CFG_PORT_2    PORT_TRUE
#define PORT_CFG0_P023_CFG_PORT_3    PORT_FALSE
#define PORT_CFG0_P023_CFG_PORT_4    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P023_CFG_PORT_5    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P023_CFG_PORT_6    PORT_SMART_DU_TR_CONST0
#define PORT_CFG0_P023_CFG_PORT_7    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P023_CFG_PORT_8    PORT_SMART_DU_DATA_CONST0
#define PORT_CFG0_P023_CFG_PORT_9    0U
#define PORT_CFG0_P023_CFG_PORT_10   PORT_SMART_DU_OPC_INCR
#define PORT_CFG0_P023_CFG_PORT_11   0U


  #define PORT_PIN_CFG0_P023_3_CFG_PORT_0    PORT_PIN_MODE_P023_3_GPIO
  #define PORT_PIN_CFG0_P023_3_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P023_3_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P023_3_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P023_3_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P023_3_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P023_3_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P023_3_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P023_3_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P023_3_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P023_3_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P023_3_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P023_3_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P023_3_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P023_3_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P023_3_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P023_3_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P023_3_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P023_3_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P023_3_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P023_3_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P023_3_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P023_3_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE


  #define PORT_PIN_CFG0_P023_4_CFG_PORT_0    PORT_PIN_MODE_P023_4_CPUSS_SWJ_SWO_TDO
  #define PORT_PIN_CFG0_P023_4_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P023_4_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P023_4_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P023_4_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P023_4_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P023_4_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P023_4_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P023_4_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P023_4_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P023_4_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P023_4_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P023_4_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P023_4_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P023_4_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P023_4_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P023_4_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P023_4_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P023_4_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P023_4_CFG_GPIO_0    PORT_PIN_OUT
  #define PORT_PIN_CFG0_P023_4_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P023_4_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P023_4_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE


  #define PORT_PIN_CFG0_P023_5_CFG_PORT_0    PORT_PIN_MODE_P023_5_CPUSS_SWJ_SWCLK_TCLK
  #define PORT_PIN_CFG0_P023_5_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P023_5_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P023_5_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P023_5_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P023_5_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P023_5_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P023_5_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P023_5_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P023_5_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P023_5_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P023_5_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P023_5_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P023_5_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P023_5_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P023_5_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P023_5_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P023_5_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P023_5_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P023_5_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P023_5_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P023_5_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P023_5_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE


  #define PORT_PIN_CFG0_P023_6_CFG_PORT_0    PORT_PIN_MODE_P023_6_CPUSS_SWJ_SWDIO_TMS
  #define PORT_PIN_CFG0_P023_6_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P023_6_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P023_6_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P023_6_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P023_6_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P023_6_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P023_6_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P023_6_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P023_6_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P023_6_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P023_6_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P023_6_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P023_6_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P023_6_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P023_6_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P023_6_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P023_6_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P023_6_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P023_6_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P023_6_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P023_6_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P023_6_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE


  #define PORT_PIN_CFG0_P023_7_CFG_PORT_0    PORT_PIN_MODE_P023_7_CPUSS_SWJ_SWDOE_TDI
  #define PORT_PIN_CFG0_P023_7_CFG_PORT_1    PORT_TRUE
  #define PORT_PIN_CFG0_P023_7_CFG_PORT_2    PORT_FALSE
  #define PORT_PIN_CFG0_P023_7_CFG_PORT_3    PORT_FALSE
  #define PORT_PIN_CFG0_P023_7_CFG_PORT_4    (PORT_PIN_OUT_EN_INBUF | PORT_PIN_OUT_MODE_HIGHZ)
  #define PORT_PIN_CFG0_P023_7_CFG_PORT_5    PORT_PIN_IN_MODE_CMOS
  #define PORT_PIN_CFG0_P023_7_CFG_PORT_6    PORT_FALSE
  #define PORT_PIN_CFG0_P023_7_CFG_PORT_7    PORT_PIN_OUT_STRENGTH_FULL
  #define PORT_PIN_CFG0_P023_7_CFG_PORT_8    PORT_PIN_5V_IN_MODE_CMOS_OR_TTL
  #define PORT_PIN_CFG0_P023_7_CFG_PORT_9    PORT_SMART_LUT_TR_DU
  #define PORT_PIN_CFG0_P023_7_CFG_PORT_10   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P023_7_CFG_PORT_11   PORT_SMART_LUT_TR_LUT0
  #define PORT_PIN_CFG0_P023_7_CFG_PORT_12   0U
  #define PORT_PIN_CFG0_P023_7_CFG_PORT_13   PORT_SMART_LUT_OPC_COM_OUT_NO_FB
  #define PORT_PIN_CFG0_P023_7_CFG_PORT_14   PORT_PIN_OUT_MODE_HIGHZ
  #define PORT_PIN_CFG0_P023_7_CFG_PORT_15   PORT_PIN_IN_ENABLE
  #define PORT_PIN_CFG0_P023_7_CFG_PORT_16   PORT_PIN_OUT_TRIM_DEFAULT
  #define PORT_PIN_CFG0_P023_7_CFG_PORT_17   PORT_PIN_OUT_SLEW_EXT_FAST
  #define PORT_PIN_CFG0_P023_7_CFG_PORT_18   PORT_PIN_OUT_STRENGTH_EXT_0
  #define PORT_PIN_CFG0_P023_7_CFG_GPIO_0    PORT_PIN_IN
  #define PORT_PIN_CFG0_P023_7_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
  #define PORT_PIN_CFG0_P023_7_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
  #define PORT_PIN_CFG0_P023_7_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE


/**********  setting of AMUX splitter cell input configured by user **********/
/* Configuration 0 */
#define PORT_AMUX_CFG0_CELL_0_CFG_CELL_0 PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG0_CELL_0_CFG_CELL_1 PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG0_CELL_0_CFG_CELL_2 PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG0_CELL_0_CFG_CELL_3 PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG0_CELL_0_CFG_CELL_4 PORT_AMUX_SWITCH_OPEN
#define PORT_AMUX_CFG0_CELL_0_CFG_CELL_5 PORT_AMUX_SWITCH_OPEN


/***************  setting of output trigger configured by user ***************/
#define PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_0_TR_0   PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_ZERO
#define PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#define PORT_TR_CFG0_GR_DEBUGMAIN_OUT_TCPWM_0_TR_DEBUG_FREEZE_TR_0   PORT_TR_GROUP_DEBUGMAIN_IN_TR_GROUP_9_OUTPUT_0
#define PORT_TR_CFG0_GR_DEBUGMAIN_OUT_TCPWM_0_TR_DEBUG_FREEZE_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_DEBUGMAIN_OUT_TCPWM_0_TR_DEBUG_FREEZE_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_DEBUGMAIN_OUT_TCPWM_0_TR_DEBUG_FREEZE_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#define PORT_TR_CFG0_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_1_TR_0   PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_CTI_TR_OUT_0
#define PORT_TR_CFG0_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_1_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_1_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_GR_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_1_TR_3   PORT_TR_DBG_FREEZE_DISABLE
#define PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_0_TR_0   PORT_TR_1TO1_IN_CONST0
#define PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_0_TR_1   PORT_TR_INV_DISABLE
#define PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_0_TR_2   PORT_TR_SENSITIVE_LEVEL
#define PORT_TR_CFG0_1TO1_GR_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_0_TR_3   PORT_TR_DBG_FREEZE_DISABLE

/*==================[type definitions]=======================================*/
/*==================[external function declarations]=========================*/
/*==================[internal function declarations]=========================*/
/*==================[external constants]=====================================*/
/*==================[internal constants]=====================================*/
/*==================[external data]==========================================*/
/*==================[internal data]==========================================*/
/*==================[external function definitions]==========================*/
/*==================[internal function definitions]==========================*/
#endif /* PORT_CFG_DER_INTERNAL_USER_H  */
/*==================[end of file]======================================*/
