{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "using VerilogWriter"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Examples in Documents"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "module mymodule #(\n",
      "    parameter dummy = 10\n",
      ")(\n",
      "    input CLK,\n",
      "    input RST,\n",
      "    input sig1,\n",
      "    input sig2,\n",
      "    input [7:0] din,\n",
      "    output reg [7:0] dout\n",
      ");\n",
      "    reg [7:0] dbuf;\n",
      "\n",
      "    always_ff @( posedge CLK ) begin\n",
      "        if (RST) begin\n",
      "            dbuf <= 0;\n",
      "            dout <= 0;\n",
      "        end else begin\n",
      "            if (sig1) begin\n",
      "                dbuf <= din;\n",
      "            end else if (sig2) begin\n",
      "                dout <= dbuf;\n",
      "            end else begin\n",
      "                dout <= ~din;\n",
      "            end\n",
      "        end\n",
      "    end\n",
      "endmodule\n",
      "type: Vmodule\n"
     ]
    }
   ],
   "source": [
    "let\n",
    "    prs = @parameters (dummy = 10)\n",
    "\n",
    "    ps = @ports (\n",
    "        @in CLK, RST, sig1, sig2;\n",
    "        @in 8 din;\n",
    "        @out @reg 8 dout\n",
    "    )\n",
    "\n",
    "    ds = @decls (\n",
    "        @reg 8 dbuf\n",
    "    )\n",
    "\n",
    "    proc = @always (\n",
    "        if sig1\n",
    "            dbuf <= din \n",
    "        elseif sig2 \n",
    "            dout <= dbuf\n",
    "        else\n",
    "            dout <= ~din \n",
    "        end\n",
    "    )\n",
    "\n",
    "    mymod = Vmodule(\n",
    "        \"mymodule\",\n",
    "        prs,\n",
    "        ps,\n",
    "        ds,\n",
    "        Assign[],\n",
    "        [autoreset(proc)]\n",
    "    )\n",
    "\n",
    "    vshow(mymod)\n",
    "end"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Design Full Module on VerilogWriter.jl"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  0.373056 seconds (777.49 k allocations: 42.220 MiB, 15.76% gc time, 99.51% compilation time)\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "2129"
      ]
     },
     "execution_count": 3,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "function main()\n",
    "    # AXI master, no `multiple outstanding addresses`\n",
    "    prms = @parameters (\n",
    "        DWID = 32\n",
    "    )\n",
    "\n",
    "    mawport = @ports (\n",
    "        @out @reg awvalid;\n",
    "        @in awready;\n",
    "        @out @reg 32 awaddr;\n",
    "        @out @reg 3 awprot\n",
    "    )\n",
    "    mwport = @ports (\n",
    "        @out @reg wvalid;\n",
    "        @in wready;\n",
    "        @out @reg DWID wdata;\n",
    "        @out @reg DWID >> 3 wstrb\n",
    "    )\n",
    "    mbport = @ports (\n",
    "        @in bvalid;\n",
    "        @out @reg bready;\n",
    "        @in 2 bresp\n",
    "    )\n",
    "\n",
    "    mwportall = declmerge(mawport, mwport, mbport)\n",
    "    \n",
    "    dport = @ports (\n",
    "        @in CLK, RST;\n",
    "        @in dvalid;\n",
    "        @in DWID din;\n",
    "        @in 32 daddr;\n",
    "        @out @reg ddone\n",
    "    )\n",
    "\n",
    "    wfsm = @FSM wstate widle, waready, wdready, wfready\n",
    "    \n",
    "    bfsmcond = @always (\n",
    "        i2a0 = awvalid & awready;\n",
    "        i2d0 = wvalid & wready;\n",
    "        i2a = i2a0 & ~i2d0;\n",
    "        i2d = ~i2a0 & i2d0;\n",
    "        i2r = i2a0 & i2d0;\n",
    "        a2r = i2d0;\n",
    "        d2r = i2a0;\n",
    "        r2i = bvalid & bready\n",
    "    )\n",
    "\n",
    "    @sym2wire i2a, i2d, i2r, a2r, d2r, r2i\n",
    "\n",
    "    transadd!(\n",
    "        wfsm, \n",
    "        [\n",
    "            (i2a, @tstate widle => waready),\n",
    "            (i2d, @tstate widle => wdready),\n",
    "            (i2r, @tstate widle => wfready),\n",
    "            (a2r, @tstate waready => wfready),\n",
    "            (d2r, @tstate wdready => wfready),\n",
    "            (r2i, @tstate wfready => widle)\n",
    "        ]\n",
    "    )\n",
    "\n",
    "    bports = @always (\n",
    "        ddone = wstate == wfready;\n",
    "\n",
    "        awvalid = dvalid;\n",
    "        awaddr = daddr;\n",
    "        awprot = 0;\n",
    "\n",
    "        wvalid = dvalid;\n",
    "        wdata = din;\n",
    "        wstrb = ~0;\n",
    "\n",
    "        bready = 1\n",
    "    )\n",
    "\n",
    "    env = Vmodenv(\n",
    "        prms, \n",
    "        declmerge(dport, mwportall),\n",
    "        fsmconv(Localparams, wfsm),\n",
    "        Decls(fsmconv(Onedecl, wfsm))\n",
    "    )\n",
    "\n",
    "    avec = [\n",
    "        autoreset(fsmconv(Alwayscontent, wfsm)), \n",
    "        bfsmcond, \n",
    "        bports\n",
    "    ]\n",
    "\n",
    "    d, nenv = autodecl(avec, env)\n",
    "\n",
    "    vmod = Vmodule(\n",
    "        \"myaxim\",\n",
    "        nenv.prms,\n",
    "        nenv.prts,\n",
    "        nenv.lprms, \n",
    "        declmerge(d, nenv.dcls),\n",
    "        Assign[],\n",
    "        avec\n",
    "    )\n",
    "\n",
    "    open(\"myaxim.v\", \"w\") do io \n",
    "        write(io, string(vmod, false))\n",
    "    end\n",
    "end\n",
    "\n",
    "@time main()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Code above exports the following file.\n",
    "\n",
    "```verilog\n",
    "module myaxim #(\n",
    "    parameter DWID = 32\n",
    ")(\n",
    "    input CLK,\n",
    "    input RST,\n",
    "    input dvalid,\n",
    "    input [DWID-1:0] din,\n",
    "    input [31:0] daddr,\n",
    "    output reg ddone,\n",
    "    output reg awvalid,\n",
    "    input awready,\n",
    "    output reg [31:0] awaddr,\n",
    "    output reg [2:0] awprot,\n",
    "    output reg wvalid,\n",
    "    input wready,\n",
    "    output reg [DWID-1:0] wdata,\n",
    "    output reg [(DWID >> 3)-1:0] wstrb,\n",
    "    input bvalid,\n",
    "    output reg bready,\n",
    "    input [1:0] bresp\n",
    ");\n",
    "    localparam widle = 0;\n",
    "    localparam waready = 1;\n",
    "    localparam wdready = 2;\n",
    "    localparam wfready = 3;\n",
    "\n",
    "    reg a2r;\n",
    "    reg d2r;\n",
    "    reg i2a;\n",
    "    reg i2a0;\n",
    "    reg i2d;\n",
    "    reg i2d0;\n",
    "    reg i2r;\n",
    "    reg r2i;\n",
    "    reg [1:0] wstate;\n",
    "\n",
    "    always @( posedge CLK ) begin\n",
    "        if (RST) begin\n",
    "            wstate <= 0;\n",
    "        end else begin\n",
    "            case (wstate)\n",
    "                widle: begin\n",
    "                    if (i2a) begin\n",
    "                        wstate <= waready;\n",
    "                    end else if (i2d) begin\n",
    "                        wstate <= wdready;\n",
    "                    end else if (i2r) begin\n",
    "                        wstate <= wfready;\n",
    "                    end\n",
    "                end\n",
    "                waready: begin\n",
    "                    if (a2r) begin\n",
    "                        wstate <= wfready;\n",
    "                    end\n",
    "                end\n",
    "                wdready: begin\n",
    "                    if (d2r) begin\n",
    "                        wstate <= wfready;\n",
    "                    end\n",
    "                end\n",
    "                wfready: begin\n",
    "                    if (r2i) begin\n",
    "                        wstate <= widle;\n",
    "                    end\n",
    "                end\n",
    "            endcase\n",
    "        end\n",
    "    end\n",
    "    always @* begin\n",
    "        i2a0 = (awvalid & awready);\n",
    "        i2d0 = (wvalid & wready);\n",
    "        i2a = (i2a0 & ~i2d0);\n",
    "        i2d = (~i2a0 & i2d0);\n",
    "        i2r = (i2a0 & i2d0);\n",
    "        a2r = i2d0;\n",
    "        d2r = i2a0;\n",
    "        r2i = (bvalid & bready);\n",
    "    end\n",
    "    always @* begin\n",
    "        ddone = (wstate == wfready);\n",
    "        awvalid = dvalid;\n",
    "        awaddr = daddr;\n",
    "        awprot = 0;\n",
    "        wvalid = dvalid;\n",
    "        wdata = din;\n",
    "        wstrb = ~0;\n",
    "        bready = 1;\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Julia 1.7.2",
   "language": "julia",
   "name": "julia-1.7"
  },
  "language_info": {
   "file_extension": ".jl",
   "mimetype": "application/julia",
   "name": "julia",
   "version": "1.7.2"
  },
  "orig_nbformat": 4,
  "vscode": {
   "interpreter": {
    "hash": "32891ce716a8dd67f85d1300b9e78c9df40e0d8dd5b473c653afd0b8acf37f4d"
   }
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
