Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,30
design__inferred_latch__count,0
design__instance__count,23182
design__instance__area,145807
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,130
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,833
design__max_cap_violation__count__corner:nom_tt_025C_1v80,9
power__internal__total,0.000957745302002877
power__switching__total,0.0008379980572499335
power__leakage__total,1.2676537153311074E-7
power__total,0.00179587013553828
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.6385758769180074
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.6454501560362994
timing__hold__ws__corner:nom_tt_025C_1v80,0.3216058621553715
timing__setup__ws__corner:nom_tt_025C_1v80,18.494521992908115
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.321606
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,41.979309
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,913
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,833
design__max_cap_violation__count__corner:nom_ss_100C_1v60,11
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.8661260842577143
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.8788230392156319
timing__hold__ws__corner:nom_ss_100C_1v60,0.8906902134614768
timing__setup__ws__corner:nom_ss_100C_1v60,7.76030639491811
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.890690
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,34.461365
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,6
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,833
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,9
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.5096541111171187
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.5142769689000987
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11202061817441804
timing__setup__ws__corner:nom_ff_n40C_1v95,22.672119046109675
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.112021
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,44.864487
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,1238
design__max_fanout_violation__count,833
design__max_cap_violation__count,18
clock__skew__worst_hold,-0.4897755672990016
clock__skew__worst_setup,0.4936323711733248
timing__hold__ws,0.10982148834504489
timing__setup__ws,7.286250031780135
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.109821
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,34.253498
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 900.0 250.0
design__core__bbox,5.52 10.88 894.24 236.64
flow__warnings__count,1
flow__errors__count,0
design__io,275
design__die__area,225000
design__core__area,200637
design__instance__count__stdcell,23182
design__instance__area__stdcell,145807
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.726721
design__instance__utilization__stdcell,0.726721
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,273
design__io__hpwl,26628728
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,432582
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1214
antenna__violating__nets,5
antenna__violating__pins,5
route__antenna_violation__count,5
route__net,10587
route__net__special,2
route__drc_errors__iter:1,16382
route__wirelength__iter:1,559799
route__drc_errors__iter:2,7105
route__wirelength__iter:2,555020
route__drc_errors__iter:3,6433
route__wirelength__iter:3,553218
route__drc_errors__iter:4,927
route__wirelength__iter:4,552187
route__drc_errors__iter:5,105
route__wirelength__iter:5,552182
route__drc_errors__iter:6,32
route__wirelength__iter:6,552139
route__drc_errors__iter:7,2
route__wirelength__iter:7,552110
route__drc_errors__iter:8,2
route__wirelength__iter:8,552110
route__drc_errors__iter:9,2
route__wirelength__iter:9,552110
route__drc_errors__iter:10,0
route__wirelength__iter:10,552124
route__drc_errors,0
route__wirelength,552124
route__vias,110174
route__vias__singlecut,110174
route__vias__multicut,0
design__disconnected_pin__count,33
design__critical_disconnected_pin__count,0
route__wirelength__max,1023.06
timing__unannotated_net__count__corner:nom_tt_025C_1v80,144
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,144
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,144
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,48
design__max_fanout_violation__count__corner:min_tt_025C_1v80,833
design__max_cap_violation__count__corner:min_tt_025C_1v80,2
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.6037186477172315
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.6101298527988557
timing__hold__ws__corner:min_tt_025C_1v80,0.3183444709059942
timing__setup__ws__corner:min_tt_025C_1v80,18.788104048772542
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.318344
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,42.128109
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,144
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,668
design__max_fanout_violation__count__corner:min_ss_100C_1v60,833
design__max_cap_violation__count__corner:min_ss_100C_1v60,3
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.8117120538804572
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.8246832339332127
timing__hold__ws__corner:min_ss_100C_1v60,0.8858443118665414
timing__setup__ws__corner:min_ss_100C_1v60,8.235588444309935
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.885844
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,34.687759
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,144
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,833
design__max_cap_violation__count__corner:min_ff_n40C_1v95,2
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.4897755672990016
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.4936323711733248
timing__hold__ws__corner:min_ff_n40C_1v95,0.10982148834504489
timing__setup__ws__corner:min_ff_n40C_1v95,22.885042064686257
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.109821
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,44.949638
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,144
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,200
design__max_fanout_violation__count__corner:max_tt_025C_1v80,833
design__max_cap_violation__count__corner:max_tt_025C_1v80,16
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.6677245612093171
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.6813134693704447
timing__hold__ws__corner:max_tt_025C_1v80,0.32533265890983426
timing__setup__ws__corner:max_tt_025C_1v80,18.201181521580683
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.325333
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,41.827522
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,144
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,1238
design__max_fanout_violation__count__corner:max_ss_100C_1v60,833
design__max_cap_violation__count__corner:max_ss_100C_1v60,18
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.9117602486633192
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.925794800359135
timing__hold__ws__corner:max_ss_100C_1v60,0.8967014051760153
timing__setup__ws__corner:max_ss_100C_1v60,7.286250031780135
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.896701
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,34.253498
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,144
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,6
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,833
design__max_cap_violation__count__corner:max_ff_n40C_1v95,16
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.5277766151275218
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.5402468625373993
timing__hold__ws__corner:max_ff_n40C_1v95,0.11455725581282261
timing__setup__ws__corner:max_ff_n40C_1v95,22.464665430396288
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.114557
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,44.772537
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,144
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,144
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79989
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.000107987
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000916003
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.0000191365
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000916003
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00001889999999999999861534372147531257724040187895298004150390625
ir__drop__worst,0.00010799999999999999595982902445001627711462788283824920654296875
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
