verilog xil_defaultlib --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/ec67/hdl" --include "../../../../kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/86fe/hdl" --include "../../../../kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/f0b6/hdl/verilog" --include "../../../../kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/0127/hdl/verilog" \
"../../../bd/kf_bd/ip/kf_bd_processing_system7_0_0/sim/kf_bd_processing_system7_0_0.v" \
"../../../bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/sim/bd_b51c.v" \
"../../../bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_b51c_one_0.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/ec67/hdl" --include "../../../../kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/86fe/hdl" --include "../../../../kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/f0b6/hdl/verilog" --include "../../../../kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/0127/hdl/verilog" \
"../../../bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_b51c_arsw_0.sv" \
"../../../bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_b51c_rsw_0.sv" \
"../../../bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_b51c_awsw_0.sv" \
"../../../bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_b51c_wsw_0.sv" \
"../../../bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_b51c_bsw_0.sv" \
"../../../bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_b51c_s00mmu_0.sv" \
"../../../bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_b51c_s00tr_0.sv" \
"../../../bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_b51c_s00sic_0.sv" \
"../../../bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_b51c_s00a2s_0.sv" \
"../../../bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_b51c_sarn_0.sv" \
"../../../bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_b51c_srn_0.sv" \
"../../../bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_b51c_sawn_0.sv" \
"../../../bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_b51c_swn_0.sv" \
"../../../bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_b51c_sbn_0.sv" \
"../../../bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_b51c_s01mmu_0.sv" \
"../../../bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_b51c_s01tr_0.sv" \
"../../../bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_b51c_s01sic_0.sv" \
"../../../bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_b51c_s01a2s_0.sv" \
"../../../bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_b51c_sarn_1.sv" \
"../../../bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_b51c_srn_1.sv" \
"../../../bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_b51c_s02mmu_0.sv" \
"../../../bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_b51c_s02tr_0.sv" \
"../../../bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_b51c_s02sic_0.sv" \
"../../../bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_b51c_s02a2s_0.sv" \
"../../../bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_b51c_sawn_1.sv" \
"../../../bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_b51c_swn_1.sv" \
"../../../bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_b51c_sbn_1.sv" \
"../../../bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_b51c_m00s2a_0.sv" \
"../../../bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_b51c_m00arn_0.sv" \
"../../../bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_b51c_m00rn_0.sv" \
"../../../bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_b51c_m00awn_0.sv" \
"../../../bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_b51c_m00wn_0.sv" \
"../../../bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_b51c_m00bn_0.sv" \
"../../../bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_b51c_m00e_0.sv" \
"../../../bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_36/sim/bd_b51c_m01s2a_0.sv" \
"../../../bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_37/sim/bd_b51c_m01arn_0.sv" \
"../../../bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_38/sim/bd_b51c_m01rn_0.sv" \
"../../../bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_39/sim/bd_b51c_m01awn_0.sv" \
"../../../bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_40/sim/bd_b51c_m01wn_0.sv" \
"../../../bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_41/sim/bd_b51c_m01bn_0.sv" \
"../../../bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_42/sim/bd_b51c_m01e_0.sv" \
"../../../bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_43/sim/bd_b51c_m02s2a_0.sv" \
"../../../bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_44/sim/bd_b51c_m02arn_0.sv" \
"../../../bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_45/sim/bd_b51c_m02rn_0.sv" \
"../../../bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_46/sim/bd_b51c_m02awn_0.sv" \
"../../../bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_47/sim/bd_b51c_m02wn_0.sv" \
"../../../bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_48/sim/bd_b51c_m02bn_0.sv" \
"../../../bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_49/sim/bd_b51c_m02e_0.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/ec67/hdl" --include "../../../../kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/86fe/hdl" --include "../../../../kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/f0b6/hdl/verilog" --include "../../../../kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/0127/hdl/verilog" \
"../../../bd/kf_bd/ip/kf_bd_smartconnect_0_0/sim/kf_bd_smartconnect_0_0.v" \
"../../../bd/kf_bd/ip/kf_bd_blk_mem_gen_0_0/sim/kf_bd_blk_mem_gen_0_0.v" \
"../../../bd/kf_bd/ipshared/58cd/hdl/KF_slave_stream_v1_0_S01_AXIS.v" \
"../../../bd/kf_bd/ipshared/58cd/hdl/KF_master_stream_v1_0_M00_AXIS.v" \
"../../../bd/kf_bd/ipshared/58cd/src/gain.v" \
"../../../bd/kf_bd/ipshared/58cd/src/kalman.v" \
"../../../bd/kf_bd/ipshared/58cd/src/kalman_predict.v" \
"../../../bd/kf_bd/ipshared/58cd/src/kalman_update.v" \
"../../../bd/kf_bd/ipshared/58cd/src/matrix_add.v" \
"../../../bd/kf_bd/ipshared/58cd/src/matrix_inverse.v" \
"../../../bd/kf_bd/ipshared/58cd/src/matrix_multiplication.v" \
"../../../bd/kf_bd/ipshared/58cd/src/matrix_subtract.v" \
"../../../bd/kf_bd/ipshared/58cd/src/matrix_transpose.v" \
"../../../bd/kf_bd/ipshared/58cd/src/vector_add_sub.v" \
"../../../bd/kf_bd/ipshared/58cd/hdl/KF.v" \
"../../../bd/kf_bd/ip/kf_bd_KF_0_0/sim/kf_bd_KF_0_0.v" \
"../../../bd/kf_bd/sim/kf_bd.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
