v 20121203 2
P 700 6000 1000 6000 1 0 0
{
T 800 6000 5 16 0 0 0 0 1
pintype=out
T 800 6000 5 16 0 0 0 0 1
pinseq=1
T 900 6050 5 16 0 0 0 6 1
pinnumber=1
T 1050 6000 9 16 1 1 0 0 1
pinlabel=VSENSE+
}
P 700 5000 1000 5000 1 0 0
{
T 800 5000 5 16 0 0 0 0 1
pintype=out
T 800 5000 5 16 0 0 0 0 1
pinseq=2
T 900 5050 5 16 0 0 0 6 1
pinnumber=2
T 1050 5000 9 16 1 1 0 0 1
pinlabel=VSENSE-
}
P 700 4000 1000 4000 1 0 0
{
T 800 4000 5 16 0 0 0 0 1
pintype=out
T 800 4000 5 16 0 0 0 0 1
pinseq=3
T 900 4050 5 16 0 0 0 6 1
pinnumber=3
T 1050 4000 9 16 1 1 0 0 1
pinlabel=ISENSE+
}
P 700 3000 1000 3000 1 0 0
{
T 800 3000 5 16 0 0 0 0 1
pintype=out
T 800 3000 5 16 0 0 0 0 1
pinseq=4
T 900 3050 5 16 0 0 0 6 1
pinnumber=4
T 1050 3000 9 16 1 1 0 0 1
pinlabel=ISENSE-
}
P 700 2000 1000 2000 1 0 0
{
T 800 2000 5 16 0 0 0 0 1
pintype=in
T 800 2000 5 16 0 0 0 0 1
pinseq=5
T 900 2050 5 16 0 0 0 6 1
pinnumber=5
T 1050 2000 9 16 1 1 0 0 1
pinlabel=SP_CTRL
}
T 3500 4500 8 32 0 0 0 4 1
device=none
T 1000 7100 8 32 1 1 0 0 1
refdes=S?
T 1000 900 8 16 1 1 0 2 1
source=schematic.sch
B 1000 1000 5000 6000 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
