-- handshake_ndwire_1 : ndwire(['bitwidth=0'])


MODULE handshake_ndwire_1(ins_valid, outs_ready)
  VAR state : {SLEEPING, RUNNING};
  ASSIGN
  init(state) := {SLEEPING, RUNNING};
  next(state) := case
    state = SLEEPING : {SLEEPING, RUNNING};
    ins_valid & outs_ready : {SLEEPING, RUNNING};
    TRUE : state;
  esac;

  FAIRNESS state = RUNNING;

  -- output
  DEFINE  
  outs_valid :=  ins_valid & (state = RUNNING);
  ins_ready  :=  outs_ready & (state = RUNNING);

