Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jan  5 19:10:42 2025
| Host         : thinkopad running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CORDIC_timing_summary_routed.rpt -pb CORDIC_timing_summary_routed.pb -rpx CORDIC_timing_summary_routed.rpx -warn_on_violation
| Design       : CORDIC
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  83          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (42)
6. checking no_output_delay (41)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (42)
-------------------------------
 There are 42 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (41)
--------------------------------
 There are 41 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.325        0.000                      0                  177        0.174        0.000                      0                  177        9.500        0.000                       0                   108  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         9.325        0.000                      0                  177        0.174        0.000                      0                  177        9.500        0.000                       0                   108  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        9.325ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.325ns  (required time - arrival time)
  Source:                 ARG2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            x_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.655ns  (logic 7.261ns (68.147%)  route 3.394ns (31.853%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 24.955 - 20.000 ) 
    Source Clock Delay      (SCD):    5.483ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.746     5.483    clk_IBUF_BUFG
    DSP48_X1Y10          DSP48E1                                      r  ARG2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     9.492 r  ARG2/P[0]
                         net (fo=2, routed)           1.100    10.592    ARG2_n_105
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    11.249 r  x_out_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.009    11.258    x_out_reg[0]_i_18_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.375 r  x_out_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.375    x_out_reg[0]_i_13_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.492 r  x_out_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.492    x_out_reg[0]_i_8_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.609 r  x_out_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.609    x_out_reg[0]_i_3_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.848 f  x_out_reg[0]_i_2/O[2]
                         net (fo=2, routed)           0.990    12.838    ARG2__1[18]
    SLICE_X32Y29         LUT3 (Prop_lut3_I1_O)        0.301    13.139 r  x_out[4]_i_3/O
                         net (fo=1, routed)           0.480    13.619    x_out[4]_i_3_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.199 r  x_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.199    x_out_reg[4]_i_2_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.313 r  x_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.313    x_out_reg[8]_i_2_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.427 r  x_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.427    x_out_reg[12]_i_2_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.541 r  x_out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.541    x_out_reg[16]_i_2_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.655 r  x_out_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.655    x_out_reg[18]_i_2_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.926 f  x_out_reg[19]_i_2/CO[0]
                         net (fo=1, routed)           0.816    15.741    x_out_reg[19]_i_2_n_3
    SLICE_X32Y34         LUT2 (Prop_lut2_I1_O)        0.397    16.138 r  x_out[19]_i_1/O
                         net (fo=1, routed)           0.000    16.138    ARG[39]
    SLICE_X32Y34         FDRE                                         r  x_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490    21.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.494    24.955    clk_IBUF_BUFG
    SLICE_X32Y34         FDRE                                         r  x_out_reg[19]/C
                         clock pessimism              0.426    25.381    
                         clock uncertainty           -0.035    25.346    
    SLICE_X32Y34         FDRE (Setup_fdre_C_D)        0.118    25.464    x_out_reg[19]
  -------------------------------------------------------------------
                         required time                         25.464    
                         arrival time                         -16.138    
  -------------------------------------------------------------------
                         slack                                  9.325    

Slack (MET) :             9.496ns  (required time - arrival time)
  Source:                 ARG2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            x_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.443ns  (logic 7.116ns (68.142%)  route 3.327ns (31.858%))
  Logic Levels:           12  (CARRY4=10 LUT3=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 24.955 - 20.000 ) 
    Source Clock Delay      (SCD):    5.483ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.746     5.483    clk_IBUF_BUFG
    DSP48_X1Y10          DSP48E1                                      r  ARG2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     9.492 r  ARG2/P[0]
                         net (fo=2, routed)           1.100    10.592    ARG2_n_105
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    11.249 r  x_out_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.009    11.258    x_out_reg[0]_i_18_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.375 r  x_out_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.375    x_out_reg[0]_i_13_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.492 r  x_out_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.492    x_out_reg[0]_i_8_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.609 r  x_out_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.609    x_out_reg[0]_i_3_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.848 f  x_out_reg[0]_i_2/O[2]
                         net (fo=2, routed)           0.990    12.838    ARG2__1[18]
    SLICE_X32Y29         LUT3 (Prop_lut3_I1_O)        0.301    13.139 r  x_out[4]_i_3/O
                         net (fo=1, routed)           0.480    13.619    x_out[4]_i_3_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.199 r  x_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.199    x_out_reg[4]_i_2_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.313 r  x_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.313    x_out_reg[8]_i_2_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.427 r  x_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.427    x_out_reg[12]_i_2_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.541 r  x_out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.541    x_out_reg[16]_i_2_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.875 r  x_out_reg[18]_i_2/O[1]
                         net (fo=1, routed)           0.749    15.623    ARG0[18]
    SLICE_X32Y34         LUT3 (Prop_lut3_I0_O)        0.303    15.926 r  x_out[18]_i_1/O
                         net (fo=1, routed)           0.000    15.926    ARG[18]
    SLICE_X32Y34         FDRE                                         r  x_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490    21.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.494    24.955    clk_IBUF_BUFG
    SLICE_X32Y34         FDRE                                         r  x_out_reg[18]/C
                         clock pessimism              0.426    25.381    
                         clock uncertainty           -0.035    25.346    
    SLICE_X32Y34         FDRE (Setup_fdre_C_D)        0.077    25.423    x_out_reg[18]
  -------------------------------------------------------------------
                         required time                         25.423    
                         arrival time                         -15.926    
  -------------------------------------------------------------------
                         slack                                  9.496    

Slack (MET) :             9.564ns  (required time - arrival time)
  Source:                 ARG2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            x_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.414ns  (logic 7.006ns (67.276%)  route 3.408ns (32.724%))
  Logic Levels:           11  (CARRY4=9 LUT3=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 24.953 - 20.000 ) 
    Source Clock Delay      (SCD):    5.483ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.746     5.483    clk_IBUF_BUFG
    DSP48_X1Y10          DSP48E1                                      r  ARG2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     9.492 r  ARG2/P[0]
                         net (fo=2, routed)           1.100    10.592    ARG2_n_105
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    11.249 r  x_out_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.009    11.258    x_out_reg[0]_i_18_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.375 r  x_out_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.375    x_out_reg[0]_i_13_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.492 r  x_out_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.492    x_out_reg[0]_i_8_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.609 r  x_out_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.609    x_out_reg[0]_i_3_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.848 f  x_out_reg[0]_i_2/O[2]
                         net (fo=2, routed)           0.990    12.838    ARG2__1[18]
    SLICE_X32Y29         LUT3 (Prop_lut3_I1_O)        0.301    13.139 r  x_out[4]_i_3/O
                         net (fo=1, routed)           0.480    13.619    x_out[4]_i_3_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.199 r  x_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.199    x_out_reg[4]_i_2_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.313 r  x_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.313    x_out_reg[8]_i_2_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.427 r  x_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.427    x_out_reg[12]_i_2_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.740 r  x_out_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.830    15.569    ARG0[16]
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.328    15.897 r  x_out[16]_i_1/O
                         net (fo=1, routed)           0.000    15.897    ARG[16]
    SLICE_X32Y32         FDRE                                         r  x_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490    21.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.492    24.953    clk_IBUF_BUFG
    SLICE_X32Y32         FDRE                                         r  x_out_reg[16]/C
                         clock pessimism              0.426    25.379    
                         clock uncertainty           -0.035    25.344    
    SLICE_X32Y32         FDRE (Setup_fdre_C_D)        0.118    25.462    x_out_reg[16]
  -------------------------------------------------------------------
                         required time                         25.462    
                         arrival time                         -15.897    
  -------------------------------------------------------------------
                         slack                                  9.564    

Slack (MET) :             9.609ns  (required time - arrival time)
  Source:                 ARG2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            x_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.329ns  (logic 7.002ns (67.791%)  route 3.327ns (32.209%))
  Logic Levels:           11  (CARRY4=9 LUT3=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 24.954 - 20.000 ) 
    Source Clock Delay      (SCD):    5.483ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.746     5.483    clk_IBUF_BUFG
    DSP48_X1Y10          DSP48E1                                      r  ARG2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     9.492 r  ARG2/P[0]
                         net (fo=2, routed)           1.100    10.592    ARG2_n_105
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    11.249 r  x_out_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.009    11.258    x_out_reg[0]_i_18_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.375 r  x_out_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.375    x_out_reg[0]_i_13_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.492 r  x_out_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.492    x_out_reg[0]_i_8_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.609 r  x_out_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.609    x_out_reg[0]_i_3_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.848 f  x_out_reg[0]_i_2/O[2]
                         net (fo=2, routed)           0.990    12.838    ARG2__1[18]
    SLICE_X32Y29         LUT3 (Prop_lut3_I1_O)        0.301    13.139 r  x_out[4]_i_3/O
                         net (fo=1, routed)           0.480    13.619    x_out[4]_i_3_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.199 r  x_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.199    x_out_reg[4]_i_2_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.313 r  x_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.313    x_out_reg[8]_i_2_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.427 r  x_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.427    x_out_reg[12]_i_2_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.761 r  x_out_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.749    15.509    ARG0[14]
    SLICE_X32Y33         LUT3 (Prop_lut3_I0_O)        0.303    15.812 r  x_out[14]_i_1/O
                         net (fo=1, routed)           0.000    15.812    ARG[14]
    SLICE_X32Y33         FDRE                                         r  x_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490    21.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.493    24.954    clk_IBUF_BUFG
    SLICE_X32Y33         FDRE                                         r  x_out_reg[14]/C
                         clock pessimism              0.426    25.380    
                         clock uncertainty           -0.035    25.345    
    SLICE_X32Y33         FDRE (Setup_fdre_C_D)        0.077    25.422    x_out_reg[14]
  -------------------------------------------------------------------
                         required time                         25.422    
                         arrival time                         -15.812    
  -------------------------------------------------------------------
                         slack                                  9.609    

Slack (MET) :             9.625ns  (required time - arrival time)
  Source:                 ARG2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            x_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.310ns  (logic 6.888ns (66.807%)  route 3.422ns (33.193%))
  Logic Levels:           10  (CARRY4=8 LUT3=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 24.951 - 20.000 ) 
    Source Clock Delay      (SCD):    5.483ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.746     5.483    clk_IBUF_BUFG
    DSP48_X1Y10          DSP48E1                                      r  ARG2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     9.492 r  ARG2/P[0]
                         net (fo=2, routed)           1.100    10.592    ARG2_n_105
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    11.249 r  x_out_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.009    11.258    x_out_reg[0]_i_18_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.375 r  x_out_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.375    x_out_reg[0]_i_13_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.492 r  x_out_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.492    x_out_reg[0]_i_8_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.609 r  x_out_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.609    x_out_reg[0]_i_3_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.848 f  x_out_reg[0]_i_2/O[2]
                         net (fo=2, routed)           0.990    12.838    ARG2__1[18]
    SLICE_X32Y29         LUT3 (Prop_lut3_I1_O)        0.301    13.139 r  x_out[4]_i_3/O
                         net (fo=1, routed)           0.480    13.619    x_out[4]_i_3_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.199 r  x_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.199    x_out_reg[4]_i_2_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.313 r  x_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.313    x_out_reg[8]_i_2_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.647 r  x_out_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.844    15.491    ARG0[10]
    SLICE_X32Y31         LUT3 (Prop_lut3_I0_O)        0.303    15.794 r  x_out[10]_i_1/O
                         net (fo=1, routed)           0.000    15.794    ARG[10]
    SLICE_X32Y31         FDRE                                         r  x_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490    21.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.490    24.951    clk_IBUF_BUFG
    SLICE_X32Y31         FDRE                                         r  x_out_reg[10]/C
                         clock pessimism              0.426    25.377    
                         clock uncertainty           -0.035    25.342    
    SLICE_X32Y31         FDRE (Setup_fdre_C_D)        0.077    25.419    x_out_reg[10]
  -------------------------------------------------------------------
                         required time                         25.419    
                         arrival time                         -15.794    
  -------------------------------------------------------------------
                         slack                                  9.625    

Slack (MET) :             9.635ns  (required time - arrival time)
  Source:                 ARG2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            x_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.341ns  (logic 6.800ns (65.760%)  route 3.541ns (34.240%))
  Logic Levels:           10  (CARRY4=8 LUT3=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 24.950 - 20.000 ) 
    Source Clock Delay      (SCD):    5.483ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.746     5.483    clk_IBUF_BUFG
    DSP48_X1Y10          DSP48E1                                      r  ARG2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     9.492 r  ARG2/P[0]
                         net (fo=2, routed)           1.100    10.592    ARG2_n_105
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    11.249 r  x_out_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.009    11.258    x_out_reg[0]_i_18_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.375 r  x_out_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.375    x_out_reg[0]_i_13_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.492 r  x_out_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.492    x_out_reg[0]_i_8_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.609 r  x_out_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.609    x_out_reg[0]_i_3_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.848 f  x_out_reg[0]_i_2/O[2]
                         net (fo=2, routed)           0.990    12.838    ARG2__1[18]
    SLICE_X32Y29         LUT3 (Prop_lut3_I1_O)        0.301    13.139 r  x_out[4]_i_3/O
                         net (fo=1, routed)           0.480    13.619    x_out[4]_i_3_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.199 r  x_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.199    x_out_reg[4]_i_2_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.313 r  x_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.313    x_out_reg[8]_i_2_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.535 r  x_out_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.962    15.497    ARG0[9]
    SLICE_X32Y30         LUT3 (Prop_lut3_I0_O)        0.327    15.824 r  x_out[9]_i_1/O
                         net (fo=1, routed)           0.000    15.824    ARG[9]
    SLICE_X32Y30         FDRE                                         r  x_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490    21.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.489    24.950    clk_IBUF_BUFG
    SLICE_X32Y30         FDRE                                         r  x_out_reg[9]/C
                         clock pessimism              0.426    25.376    
                         clock uncertainty           -0.035    25.341    
    SLICE_X32Y30         FDRE (Setup_fdre_C_D)        0.118    25.459    x_out_reg[9]
  -------------------------------------------------------------------
                         required time                         25.459    
                         arrival time                         -15.824    
  -------------------------------------------------------------------
                         slack                                  9.635    

Slack (MET) :             9.678ns  (required time - arrival time)
  Source:                 ARG2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            x_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.298ns  (logic 6.898ns (66.985%)  route 3.400ns (33.015%))
  Logic Levels:           10  (CARRY4=8 LUT3=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 24.951 - 20.000 ) 
    Source Clock Delay      (SCD):    5.483ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.746     5.483    clk_IBUF_BUFG
    DSP48_X1Y10          DSP48E1                                      r  ARG2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     9.492 r  ARG2/P[0]
                         net (fo=2, routed)           1.100    10.592    ARG2_n_105
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    11.249 r  x_out_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.009    11.258    x_out_reg[0]_i_18_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.375 r  x_out_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.375    x_out_reg[0]_i_13_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.492 r  x_out_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.492    x_out_reg[0]_i_8_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.609 r  x_out_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.609    x_out_reg[0]_i_3_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.848 f  x_out_reg[0]_i_2/O[2]
                         net (fo=2, routed)           0.990    12.838    ARG2__1[18]
    SLICE_X32Y29         LUT3 (Prop_lut3_I1_O)        0.301    13.139 r  x_out[4]_i_3/O
                         net (fo=1, routed)           0.480    13.619    x_out[4]_i_3_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.199 r  x_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.199    x_out_reg[4]_i_2_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.313 r  x_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.313    x_out_reg[8]_i_2_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.626 r  x_out_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.822    15.447    ARG0[12]
    SLICE_X32Y31         LUT3 (Prop_lut3_I0_O)        0.334    15.781 r  x_out[12]_i_1/O
                         net (fo=1, routed)           0.000    15.781    ARG[12]
    SLICE_X32Y31         FDRE                                         r  x_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490    21.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.490    24.951    clk_IBUF_BUFG
    SLICE_X32Y31         FDRE                                         r  x_out_reg[12]/C
                         clock pessimism              0.426    25.377    
                         clock uncertainty           -0.035    25.342    
    SLICE_X32Y31         FDRE (Setup_fdre_C_D)        0.118    25.460    x_out_reg[12]
  -------------------------------------------------------------------
                         required time                         25.460    
                         arrival time                         -15.781    
  -------------------------------------------------------------------
                         slack                                  9.678    

Slack (MET) :             9.731ns  (required time - arrival time)
  Source:                 ARG2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            x_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.205ns  (logic 6.678ns (65.436%)  route 3.527ns (34.564%))
  Logic Levels:           9  (CARRY4=7 LUT3=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 24.950 - 20.000 ) 
    Source Clock Delay      (SCD):    5.483ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.746     5.483    clk_IBUF_BUFG
    DSP48_X1Y10          DSP48E1                                      r  ARG2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     9.492 r  ARG2/P[0]
                         net (fo=2, routed)           1.100    10.592    ARG2_n_105
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    11.249 r  x_out_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.009    11.258    x_out_reg[0]_i_18_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.375 r  x_out_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.375    x_out_reg[0]_i_13_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.492 r  x_out_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.492    x_out_reg[0]_i_8_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.609 r  x_out_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.609    x_out_reg[0]_i_3_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.848 f  x_out_reg[0]_i_2/O[2]
                         net (fo=2, routed)           0.990    12.838    ARG2__1[18]
    SLICE_X32Y29         LUT3 (Prop_lut3_I1_O)        0.301    13.139 r  x_out[4]_i_3/O
                         net (fo=1, routed)           0.480    13.619    x_out[4]_i_3_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.199 r  x_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.199    x_out_reg[4]_i_2_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.438 r  x_out_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.949    15.387    ARG0[7]
    SLICE_X32Y30         LUT3 (Prop_lut3_I0_O)        0.302    15.689 r  x_out[7]_i_1/O
                         net (fo=1, routed)           0.000    15.689    ARG[7]
    SLICE_X32Y30         FDRE                                         r  x_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490    21.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.489    24.950    clk_IBUF_BUFG
    SLICE_X32Y30         FDRE                                         r  x_out_reg[7]/C
                         clock pessimism              0.426    25.376    
                         clock uncertainty           -0.035    25.341    
    SLICE_X32Y30         FDRE (Setup_fdre_C_D)        0.079    25.420    x_out_reg[7]
  -------------------------------------------------------------------
                         required time                         25.420    
                         arrival time                         -15.689    
  -------------------------------------------------------------------
                         slack                                  9.731    

Slack (MET) :             9.752ns  (required time - arrival time)
  Source:                 ARG2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            x_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.186ns  (logic 6.774ns (66.502%)  route 3.412ns (33.498%))
  Logic Levels:           9  (CARRY4=7 LUT3=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 24.950 - 20.000 ) 
    Source Clock Delay      (SCD):    5.483ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.746     5.483    clk_IBUF_BUFG
    DSP48_X1Y10          DSP48E1                                      r  ARG2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     9.492 r  ARG2/P[0]
                         net (fo=2, routed)           1.100    10.592    ARG2_n_105
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    11.249 r  x_out_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.009    11.258    x_out_reg[0]_i_18_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.375 r  x_out_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.375    x_out_reg[0]_i_13_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.492 r  x_out_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.492    x_out_reg[0]_i_8_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.609 r  x_out_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.609    x_out_reg[0]_i_3_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.848 f  x_out_reg[0]_i_2/O[2]
                         net (fo=2, routed)           0.990    12.838    ARG2__1[18]
    SLICE_X32Y29         LUT3 (Prop_lut3_I1_O)        0.301    13.139 r  x_out[4]_i_3/O
                         net (fo=1, routed)           0.480    13.619    x_out[4]_i_3_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.199 r  x_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.199    x_out_reg[4]_i_2_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.533 r  x_out_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.834    15.367    ARG0[6]
    SLICE_X32Y30         LUT3 (Prop_lut3_I0_O)        0.303    15.670 r  x_out[6]_i_1/O
                         net (fo=1, routed)           0.000    15.670    ARG[6]
    SLICE_X32Y30         FDRE                                         r  x_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490    21.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.489    24.950    clk_IBUF_BUFG
    SLICE_X32Y30         FDRE                                         r  x_out_reg[6]/C
                         clock pessimism              0.426    25.376    
                         clock uncertainty           -0.035    25.341    
    SLICE_X32Y30         FDRE (Setup_fdre_C_D)        0.081    25.422    x_out_reg[6]
  -------------------------------------------------------------------
                         required time                         25.422    
                         arrival time                         -15.670    
  -------------------------------------------------------------------
                         slack                                  9.752    

Slack (MET) :             9.784ns  (required time - arrival time)
  Source:                 ARG2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            x_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.192ns  (logic 6.878ns (67.486%)  route 3.314ns (32.514%))
  Logic Levels:           11  (CARRY4=9 LUT3=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 24.951 - 20.000 ) 
    Source Clock Delay      (SCD):    5.483ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.746     5.483    clk_IBUF_BUFG
    DSP48_X1Y10          DSP48E1                                      r  ARG2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     9.492 r  ARG2/P[0]
                         net (fo=2, routed)           1.100    10.592    ARG2_n_105
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    11.249 r  x_out_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.009    11.258    x_out_reg[0]_i_18_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.375 r  x_out_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.375    x_out_reg[0]_i_13_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.492 r  x_out_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.492    x_out_reg[0]_i_8_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.609 r  x_out_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.609    x_out_reg[0]_i_3_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.848 f  x_out_reg[0]_i_2/O[2]
                         net (fo=2, routed)           0.990    12.838    ARG2__1[18]
    SLICE_X32Y29         LUT3 (Prop_lut3_I1_O)        0.301    13.139 r  x_out[4]_i_3/O
                         net (fo=1, routed)           0.480    13.619    x_out[4]_i_3_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.199 r  x_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.199    x_out_reg[4]_i_2_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.313 r  x_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.313    x_out_reg[8]_i_2_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.427 r  x_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.427    x_out_reg[12]_i_2_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.649 r  x_out_reg[16]_i_2/O[0]
                         net (fo=1, routed)           0.735    15.384    ARG0[13]
    SLICE_X32Y31         LUT3 (Prop_lut3_I0_O)        0.291    15.675 r  x_out[13]_i_1/O
                         net (fo=1, routed)           0.000    15.675    ARG[13]
    SLICE_X32Y31         FDRE                                         r  x_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490    21.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.490    24.951    clk_IBUF_BUFG
    SLICE_X32Y31         FDRE                                         r  x_out_reg[13]/C
                         clock pessimism              0.426    25.377    
                         clock uncertainty           -0.035    25.342    
    SLICE_X32Y31         FDRE (Setup_fdre_C_D)        0.118    25.460    x_out_reg[13]
  -------------------------------------------------------------------
                         required time                         25.460    
                         arrival time                         -15.675    
  -------------------------------------------------------------------
                         slack                                  9.784    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 z_t_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.271%)  route 0.139ns (49.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.582     1.563    clk_IBUF_BUFG
    SLICE_X37Y30         FDRE                                         r  z_t_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.141     1.704 r  z_t_reg[6]/Q
                         net (fo=4, routed)           0.139     1.843    z_t_reg_n_0_[6]
    SLICE_X40Y30         FDRE                                         r  z_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.851     2.080    clk_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  z_out_reg[6]/C
                         clock pessimism             -0.481     1.599    
    SLICE_X40Y30         FDRE (Hold_fdre_C_D)         0.070     1.669    z_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 z_t_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.583     1.564    clk_IBUF_BUFG
    SLICE_X37Y31         FDRE                                         r  z_t_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141     1.705 r  z_t_reg[10]/Q
                         net (fo=4, routed)           0.145     1.850    z_t_reg_n_0_[10]
    SLICE_X40Y31         FDRE                                         r  z_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.852     2.081    clk_IBUF_BUFG
    SLICE_X40Y31         FDRE                                         r  z_out_reg[10]/C
                         clock pessimism             -0.481     1.600    
    SLICE_X40Y31         FDRE (Hold_fdre_C_D)         0.070     1.670    z_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 z_t_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.518%)  route 0.150ns (51.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.581     1.562    clk_IBUF_BUFG
    SLICE_X39Y29         FDRE                                         r  z_t_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.141     1.703 r  z_t_reg[1]/Q
                         net (fo=7, routed)           0.150     1.852    z_t_reg_n_0_[1]
    SLICE_X41Y30         FDRE                                         r  z_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.851     2.080    clk_IBUF_BUFG
    SLICE_X41Y30         FDRE                                         r  z_out_reg[1]/C
                         clock pessimism             -0.481     1.599    
    SLICE_X41Y30         FDRE (Hold_fdre_C_D)         0.070     1.669    z_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 z_t_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.549%)  route 0.156ns (52.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.581     1.562    clk_IBUF_BUFG
    SLICE_X39Y29         FDRE                                         r  z_t_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.141     1.703 r  z_t_reg[2]/Q
                         net (fo=6, routed)           0.156     1.858    z_t_reg_n_0_[2]
    SLICE_X40Y30         FDRE                                         r  z_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.851     2.080    clk_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  z_out_reg[2]/C
                         clock pessimism             -0.481     1.599    
    SLICE_X40Y30         FDRE (Hold_fdre_C_D)         0.070     1.669    z_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 z_t_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.093%)  route 0.152ns (51.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.585     1.566    clk_IBUF_BUFG
    SLICE_X39Y33         FDRE                                         r  z_t_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     1.707 r  z_t_reg[16]/Q
                         net (fo=4, routed)           0.152     1.859    z_t_reg_n_0_[16]
    SLICE_X40Y33         FDRE                                         r  z_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.854     2.083    clk_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  z_out_reg[16]/C
                         clock pessimism             -0.481     1.602    
    SLICE_X40Y33         FDRE (Hold_fdre_C_D)         0.066     1.668    z_out_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 z_t_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.396%)  route 0.184ns (56.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.582     1.563    clk_IBUF_BUFG
    SLICE_X39Y30         FDRE                                         r  z_t_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141     1.704 r  z_t_reg[7]/Q
                         net (fo=6, routed)           0.184     1.888    z_t_reg_n_0_[7]
    SLICE_X40Y30         FDRE                                         r  z_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.851     2.080    clk_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  z_out_reg[7]/C
                         clock pessimism             -0.481     1.599    
    SLICE_X40Y30         FDRE (Hold_fdre_C_D)         0.072     1.671    z_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_t_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.227ns (69.392%)  route 0.100ns (30.608%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.585     1.566    clk_IBUF_BUFG
    SLICE_X39Y33         FDRE                                         r  FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.128     1.694 r  FSM_sequential_current_state_reg[1]/Q
                         net (fo=107, routed)         0.100     1.794    x_out
    SLICE_X39Y33         LUT4 (Prop_lut4_I0_O)        0.099     1.893 r  z_t[16]_i_1/O
                         net (fo=1, routed)           0.000     1.893    z_t[16]
    SLICE_X39Y33         FDRE                                         r  z_t_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.852     2.081    clk_IBUF_BUFG
    SLICE_X39Y33         FDRE                                         r  z_t_reg[16]/C
                         clock pessimism             -0.515     1.566    
    SLICE_X39Y33         FDRE (Hold_fdre_C_D)         0.091     1.657    z_t_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 z_t_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_t_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.339%)  route 0.156ns (45.661%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.581     1.562    clk_IBUF_BUFG
    SLICE_X39Y29         FDRE                                         r  z_t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.141     1.703 f  z_t_reg[0]/Q
                         net (fo=5, routed)           0.156     1.859    z_t_reg_n_0_[0]
    SLICE_X39Y29         LUT4 (Prop_lut4_I3_O)        0.045     1.904 r  z_t[0]_i_1/O
                         net (fo=1, routed)           0.000     1.904    z_t[0]
    SLICE_X39Y29         FDRE                                         r  z_t_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.848     2.077    clk_IBUF_BUFG
    SLICE_X39Y29         FDRE                                         r  z_t_reg[0]/C
                         clock pessimism             -0.515     1.562    
    SLICE_X39Y29         FDRE (Hold_fdre_C_D)         0.092     1.654    z_t_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 z_t_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.726%)  route 0.214ns (60.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.582     1.563    clk_IBUF_BUFG
    SLICE_X37Y30         FDRE                                         r  z_t_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.141     1.704 r  z_t_reg[5]/Q
                         net (fo=6, routed)           0.214     1.918    z_t_reg_n_0_[5]
    SLICE_X40Y30         FDRE                                         r  z_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.851     2.080    clk_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  z_out_reg[5]/C
                         clock pessimism             -0.481     1.599    
    SLICE_X40Y30         FDRE (Hold_fdre_C_D)         0.066     1.665    z_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 z_t_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.907%)  route 0.212ns (60.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.581     1.562    clk_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  z_t_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.141     1.703 r  z_t_reg[3]/Q
                         net (fo=6, routed)           0.212     1.915    z_t_reg_n_0_[3]
    SLICE_X42Y32         FDRE                                         r  z_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.853     2.082    clk_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  z_out_reg[3]/C
                         clock pessimism             -0.481     1.601    
    SLICE_X42Y32         FDRE (Hold_fdre_C_D)         0.059     1.660    z_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X37Y30   FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X39Y33   FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X37Y33   counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y23   counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X36Y23   counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X36Y23   counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y22   valid_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X32Y29   x_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X32Y31   x_out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y30   FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y30   FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y33   FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y33   FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y33   counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y33   counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y23   counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y23   counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y23   counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y23   counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y30   FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y30   FSM_sequential_current_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y33   FSM_sequential_current_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y33   FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y33   counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y33   counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y23   counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y23   counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y23   counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y23   counter_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            41 Endpoints
Min Delay            41 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 z_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            theta[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.451ns  (logic 4.045ns (54.291%)  route 3.406ns (45.709%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.746     5.484    clk_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  z_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456     5.940 r  z_out_reg[16]/Q
                         net (fo=1, routed)           3.406     9.346    theta_OBUF[16]
    M18                  OBUF (Prop_obuf_I_O)         3.589    12.935 r  theta_OBUF[16]_inst/O
                         net (fo=0)                   0.000    12.935    theta[16]
    M18                                                               r  theta[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            theta[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.315ns  (logic 4.020ns (54.954%)  route 3.295ns (45.046%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.747     5.485    clk_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  z_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.456     5.941 r  z_out_reg[15]/Q
                         net (fo=1, routed)           3.295     9.236    theta_OBUF[15]
    L19                  OBUF (Prop_obuf_I_O)         3.564    12.800 r  theta_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.800    theta[15]
    L19                                                               r  theta[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            theta[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.291ns  (logic 3.968ns (54.422%)  route 3.323ns (45.578%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.742     5.480    clk_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  z_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.456     5.936 r  z_out_reg[7]/Q
                         net (fo=1, routed)           3.323     9.259    theta_OBUF[7]
    H16                  OBUF (Prop_obuf_I_O)         3.512    12.771 r  theta_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.771    theta[7]
    H16                                                               r  theta[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            theta[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.190ns  (logic 3.969ns (55.209%)  route 3.220ns (44.791%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.742     5.480    clk_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  z_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.456     5.936 r  z_out_reg[6]/Q
                         net (fo=1, routed)           3.220     9.156    theta_OBUF[6]
    H17                  OBUF (Prop_obuf_I_O)         3.513    12.670 r  theta_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.670    theta[6]
    H17                                                               r  theta[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            theta[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.142ns  (logic 4.022ns (56.312%)  route 3.120ns (43.688%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.747     5.485    clk_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  z_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.456     5.941 r  z_out_reg[14]/Q
                         net (fo=1, routed)           3.120     9.061    theta_OBUF[14]
    L20                  OBUF (Prop_obuf_I_O)         3.566    12.627 r  theta_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.627    theta[14]
    L20                                                               r  theta[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            theta[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.121ns  (logic 4.002ns (56.193%)  route 3.120ns (43.807%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.747     5.485    clk_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  z_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.456     5.941 r  z_out_reg[12]/Q
                         net (fo=1, routed)           3.120     9.061    theta_OBUF[12]
    J19                  OBUF (Prop_obuf_I_O)         3.546    12.606 r  theta_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.606    theta[12]
    J19                                                               r  theta[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            theta[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.124ns  (logic 4.003ns (56.184%)  route 3.121ns (43.816%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.743     5.481    clk_IBUF_BUFG
    SLICE_X40Y31         FDRE                                         r  z_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDRE (Prop_fdre_C_Q)         0.456     5.937 r  z_out_reg[9]/Q
                         net (fo=1, routed)           3.121     9.058    theta_OBUF[9]
    K17                  OBUF (Prop_obuf_I_O)         3.547    12.605 r  theta_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.605    theta[9]
    K17                                                               r  theta[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            theta[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.085ns  (logic 4.000ns (56.449%)  route 3.086ns (43.551%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.747     5.485    clk_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  z_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.456     5.941 r  z_out_reg[8]/Q
                         net (fo=1, routed)           3.086     9.027    theta_OBUF[8]
    K18                  OBUF (Prop_obuf_I_O)         3.544    12.570 r  theta_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.570    theta[8]
    K18                                                               r  theta[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rho[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.166ns  (logic 4.170ns (58.189%)  route 2.996ns (41.811%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.662     5.400    clk_IBUF_BUFG
    SLICE_X32Y30         FDRE                                         r  x_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.478     5.878 r  x_out_reg[8]/Q
                         net (fo=1, routed)           2.996     8.874    rho_OBUF[8]
    T19                  OBUF (Prop_obuf_I_O)         3.692    12.566 r  rho_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.566    rho[8]
    T19                                                               r  rho[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rho[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.154ns  (logic 4.163ns (58.193%)  route 2.991ns (41.807%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.662     5.400    clk_IBUF_BUFG
    SLICE_X32Y30         FDRE                                         r  x_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.478     5.878 r  x_out_reg[9]/Q
                         net (fo=1, routed)           2.991     8.869    rho_OBUF[9]
    P16                  OBUF (Prop_obuf_I_O)         3.685    12.554 r  rho_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.554    rho[9]
    P16                                                               r  rho[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            valid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.939ns  (logic 1.369ns (70.594%)  route 0.570ns (29.406%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.582     1.563    clk_IBUF_BUFG
    SLICE_X43Y22         FDRE                                         r  valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.141     1.704 r  valid_reg/Q
                         net (fo=1, routed)           0.570     2.274    valid_OBUF
    V18                  OBUF (Prop_obuf_I_O)         1.228     3.502 r  valid_OBUF_inst/O
                         net (fo=0)                   0.000     3.502    valid
    V18                                                               r  valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            theta[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.044ns  (logic 1.391ns (68.060%)  route 0.653ns (31.940%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.583     1.564    clk_IBUF_BUFG
    SLICE_X42Y29         FDRE                                         r  z_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.164     1.728 r  z_out_reg[18]/Q
                         net (fo=1, routed)           0.653     2.381    theta_OBUF[18]
    W19                  OBUF (Prop_obuf_I_O)         1.227     3.608 r  theta_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.608    theta[18]
    W19                                                               r  theta[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            theta[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.065ns  (logic 1.361ns (65.870%)  route 0.705ns (34.130%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.588     1.569    clk_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  z_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141     1.710 r  z_out_reg[0]/Q
                         net (fo=1, routed)           0.705     2.415    theta_OBUF[0]
    J20                  OBUF (Prop_obuf_I_O)         1.220     3.634 r  theta_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.634    theta[0]
    J20                                                               r  theta[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            theta[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.099ns  (logic 1.393ns (66.334%)  route 0.707ns (33.666%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.583     1.564    clk_IBUF_BUFG
    SLICE_X42Y29         FDRE                                         r  z_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.164     1.728 r  z_out_reg[19]/Q
                         net (fo=1, routed)           0.707     2.435    theta_OBUF[19]
    W18                  OBUF (Prop_obuf_I_O)         1.229     3.663 r  theta_OBUF[19]_inst/O
                         net (fo=0)                   0.000     3.663    theta[19]
    W18                                                               r  theta[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            theta[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.108ns  (logic 1.415ns (67.145%)  route 0.692ns (32.855%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.583     1.564    clk_IBUF_BUFG
    SLICE_X42Y29         FDRE                                         r  z_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.164     1.728 r  z_out_reg[17]/Q
                         net (fo=1, routed)           0.692     2.420    theta_OBUF[17]
    N17                  OBUF (Prop_obuf_I_O)         1.251     3.671 r  theta_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.671    theta[17]
    N17                                                               r  theta[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rho[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.155ns  (logic 1.378ns (63.955%)  route 0.777ns (36.045%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.554     1.535    clk_IBUF_BUFG
    SLICE_X32Y29         FDRE                                         r  x_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  x_out_reg[2]/Q
                         net (fo=1, routed)           0.777     2.475    rho_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.214     3.689 r  rho_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.689    rho[2]
    K16                                                               r  rho[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            theta[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.128ns  (logic 1.358ns (63.842%)  route 0.769ns (36.158%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.584     1.565    clk_IBUF_BUFG
    SLICE_X41Y30         FDRE                                         r  z_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.141     1.706 r  z_out_reg[1]/Q
                         net (fo=1, routed)           0.769     2.475    theta_OBUF[1]
    G18                  OBUF (Prop_obuf_I_O)         1.217     3.692 r  theta_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.692    theta[1]
    G18                                                               r  theta[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            theta[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.154ns  (logic 1.387ns (64.393%)  route 0.767ns (35.607%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.586     1.567    clk_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  z_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164     1.731 r  z_out_reg[3]/Q
                         net (fo=1, routed)           0.767     2.498    theta_OBUF[3]
    F20                  OBUF (Prop_obuf_I_O)         1.223     3.720 r  theta_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.720    theta[3]
    F20                                                               r  theta[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rho[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.190ns  (logic 1.378ns (62.919%)  route 0.812ns (37.081%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.554     1.535    clk_IBUF_BUFG
    SLICE_X32Y29         FDRE                                         r  x_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  x_out_reg[0]/Q
                         net (fo=1, routed)           0.812     2.511    rho_OBUF[0]
    J15                  OBUF (Prop_obuf_I_O)         1.214     3.725 r  rho_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.725    rho[0]
    J15                                                               r  rho[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rho[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.230ns  (logic 1.396ns (62.615%)  route 0.834ns (37.385%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.555     1.536    clk_IBUF_BUFG
    SLICE_X32Y30         FDRE                                         r  x_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  x_out_reg[4]/Q
                         net (fo=1, routed)           0.834     2.533    rho_OBUF[4]
    M14                  OBUF (Prop_obuf_I_O)         1.232     3.765 r  rho_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.765    rho[4]
    M14                                                               r  rho[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           179 Endpoints
Min Delay           179 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.493ns  (logic 1.565ns (28.495%)  route 3.927ns (71.505%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T11                  IBUF (Prop_ibuf_I_O)         1.565     1.565 r  rst_IBUF_inst/O
                         net (fo=108, routed)         3.927     5.493    rst_IBUF
    SLICE_X36Y23         FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.560     5.021    clk_IBUF_BUFG
    SLICE_X36Y23         FDRE                                         r  counter_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.493ns  (logic 1.565ns (28.495%)  route 3.927ns (71.505%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T11                  IBUF (Prop_ibuf_I_O)         1.565     1.565 r  rst_IBUF_inst/O
                         net (fo=108, routed)         3.927     5.493    rst_IBUF
    SLICE_X36Y23         FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.560     5.021    clk_IBUF_BUFG
    SLICE_X36Y23         FDRE                                         r  counter_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            x_t_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.488ns  (logic 1.565ns (28.518%)  route 3.923ns (71.482%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T11                  IBUF (Prop_ibuf_I_O)         1.565     1.565 r  rst_IBUF_inst/O
                         net (fo=108, routed)         3.923     5.488    rst_IBUF
    SLICE_X37Y23         FDRE                                         r  x_t_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.560     5.021    clk_IBUF_BUFG
    SLICE_X37Y23         FDRE                                         r  x_t_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            x_t_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.338ns  (logic 1.565ns (29.318%)  route 3.773ns (70.682%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T11                  IBUF (Prop_ibuf_I_O)         1.565     1.565 r  rst_IBUF_inst/O
                         net (fo=108, routed)         3.773     5.338    rst_IBUF
    SLICE_X37Y24         FDRE                                         r  x_t_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.558     5.019    clk_IBUF_BUFG
    SLICE_X37Y24         FDRE                                         r  x_t_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            x_t_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.338ns  (logic 1.565ns (29.318%)  route 3.773ns (70.682%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T11                  IBUF (Prop_ibuf_I_O)         1.565     1.565 r  rst_IBUF_inst/O
                         net (fo=108, routed)         3.773     5.338    rst_IBUF
    SLICE_X37Y24         FDRE                                         r  x_t_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.558     5.019    clk_IBUF_BUFG
    SLICE_X37Y24         FDRE                                         r  x_t_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            x_t_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.338ns  (logic 1.565ns (29.318%)  route 3.773ns (70.682%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T11                  IBUF (Prop_ibuf_I_O)         1.565     1.565 r  rst_IBUF_inst/O
                         net (fo=108, routed)         3.773     5.338    rst_IBUF
    SLICE_X37Y24         FDRE                                         r  x_t_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.558     5.019    clk_IBUF_BUFG
    SLICE_X37Y24         FDRE                                         r  x_t_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.140ns  (logic 1.565ns (30.448%)  route 3.575ns (69.552%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T11                  IBUF (Prop_ibuf_I_O)         1.565     1.565 r  rst_IBUF_inst/O
                         net (fo=108, routed)         3.575     5.140    rst_IBUF
    SLICE_X41Y23         FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.561     5.022    clk_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  counter_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            y_t_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.140ns  (logic 1.565ns (30.448%)  route 3.575ns (69.552%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T11                  IBUF (Prop_ibuf_I_O)         1.565     1.565 r  rst_IBUF_inst/O
                         net (fo=108, routed)         3.575     5.140    rst_IBUF
    SLICE_X41Y23         FDRE                                         r  y_t_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.561     5.022    clk_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  y_t_reg[1]/C

Slack:                    inf
  Source:                 x[13]
                            (input port)
  Destination:            ARG2/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.011ns  (logic 1.742ns (34.764%)  route 3.269ns (65.236%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  x[13] (IN)
                         net (fo=0)                   0.000     0.000    x[13]
    P20                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  x_IBUF[13]_inst/O
                         net (fo=1, routed)           1.381     2.876    x_IBUF[13]
    SLICE_X41Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.000 r  x_t[13]_i_2/O
                         net (fo=1, routed)           1.097     4.096    x_t[13]_i_2_n_0
    SLICE_X37Y27         LUT3 (Prop_lut3_I2_O)        0.124     4.220 r  x_t[13]_i_1/O
                         net (fo=2, routed)           0.791     5.011    C[12]
    DSP48_X1Y10          DSP48E1                                      r  ARG2/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.575     5.036    clk_IBUF_BUFG
    DSP48_X1Y10          DSP48E1                                      r  ARG2/CLK

Slack:                    inf
  Source:                 x[3]
                            (input port)
  Destination:            ARG2/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.984ns  (logic 1.724ns (34.591%)  route 3.260ns (65.409%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  x[3] (IN)
                         net (fo=0)                   0.000     0.000    x[3]
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  x_IBUF[3]_inst/O
                         net (fo=1, routed)           1.605     3.052    x_IBUF[3]
    SLICE_X41Y21         LUT5 (Prop_lut5_I4_O)        0.124     3.176 r  x_t[3]_i_3/O
                         net (fo=1, routed)           0.830     4.006    x_t[3]_i_3_n_0
    SLICE_X37Y24         LUT3 (Prop_lut3_I2_O)        0.153     4.159 r  x_t[3]_i_1/O
                         net (fo=2, routed)           0.825     4.984    C[2]
    DSP48_X1Y10          DSP48E1                                      r  ARG2/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.575     5.036    clk_IBUF_BUFG
    DSP48_X1Y10          DSP48E1                                      r  ARG2/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            z_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.949ns  (logic 0.332ns (34.983%)  route 0.617ns (65.017%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T11                  IBUF (Prop_ibuf_I_O)         0.332     0.332 r  rst_IBUF_inst/O
                         net (fo=108, routed)         0.617     0.949    rst_IBUF
    SLICE_X41Y34         FDRE                                         r  z_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.855     2.084    clk_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  z_out_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            z_out_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.949ns  (logic 0.332ns (34.983%)  route 0.617ns (65.017%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T11                  IBUF (Prop_ibuf_I_O)         0.332     0.332 r  rst_IBUF_inst/O
                         net (fo=108, routed)         0.617     0.949    rst_IBUF
    SLICE_X41Y34         FDRE                                         r  z_out_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.855     2.084    clk_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  z_out_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            z_out_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.332ns (34.823%)  route 0.622ns (65.177%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T11                  IBUF (Prop_ibuf_I_O)         0.332     0.332 r  rst_IBUF_inst/O
                         net (fo=108, routed)         0.622     0.954    rst_IBUF
    SLICE_X40Y34         FDRE                                         r  z_out_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.855     2.084    clk_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  z_out_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            z_out_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.332ns (34.823%)  route 0.622ns (65.177%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T11                  IBUF (Prop_ibuf_I_O)         0.332     0.332 r  rst_IBUF_inst/O
                         net (fo=108, routed)         0.622     0.954    rst_IBUF
    SLICE_X40Y34         FDRE                                         r  z_out_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.855     2.084    clk_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  z_out_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            z_out_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.332ns (34.823%)  route 0.622ns (65.177%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T11                  IBUF (Prop_ibuf_I_O)         0.332     0.332 r  rst_IBUF_inst/O
                         net (fo=108, routed)         0.622     0.954    rst_IBUF
    SLICE_X40Y34         FDRE                                         r  z_out_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.855     2.084    clk_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  z_out_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            z_out_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.332ns (34.823%)  route 0.622ns (65.177%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T11                  IBUF (Prop_ibuf_I_O)         0.332     0.332 r  rst_IBUF_inst/O
                         net (fo=108, routed)         0.622     0.954    rst_IBUF
    SLICE_X40Y34         FDRE                                         r  z_out_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.855     2.084    clk_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  z_out_reg[8]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.960ns  (logic 0.310ns (32.300%)  route 0.650ns (67.700%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    R19                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  start_IBUF_inst/O
                         net (fo=1, routed)           0.650     0.915    start_IBUF
    SLICE_X37Y30         LUT6 (Prop_lut6_I0_O)        0.045     0.960 r  FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.960    FSM_sequential_current_state[0]_i_1_n_0
    SLICE_X37Y30         FDRE                                         r  FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.849     2.078    clk_IBUF_BUFG
    SLICE_X37Y30         FDRE                                         r  FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            z_out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.008ns  (logic 0.332ns (32.943%)  route 0.676ns (67.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T11                  IBUF (Prop_ibuf_I_O)         0.332     0.332 r  rst_IBUF_inst/O
                         net (fo=108, routed)         0.676     1.008    rst_IBUF
    SLICE_X40Y33         FDRE                                         r  z_out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.854     2.083    clk_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  z_out_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            z_out_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.008ns  (logic 0.332ns (32.943%)  route 0.676ns (67.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T11                  IBUF (Prop_ibuf_I_O)         0.332     0.332 r  rst_IBUF_inst/O
                         net (fo=108, routed)         0.676     1.008    rst_IBUF
    SLICE_X40Y33         FDRE                                         r  z_out_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.854     2.083    clk_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  z_out_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            z_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.008ns  (logic 0.332ns (32.943%)  route 0.676ns (67.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T11                  IBUF (Prop_ibuf_I_O)         0.332     0.332 r  rst_IBUF_inst/O
                         net (fo=108, routed)         0.676     1.008    rst_IBUF
    SLICE_X40Y33         FDRE                                         r  z_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.854     2.083    clk_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  z_out_reg[4]/C





