<?xml version="1.0" ?>
<!-- DESCRIPTION: Verilator output: XML representation of netlist -->
<verilator_xml>
  <files>
    <file id="e" filename="../../rtl/ALU.v" language="1800-2017"/>
    <file id="q" filename="../../rtl/ALU_Input_Mux.v" language="1800-2017"/>
    <file id="d" filename="../../rtl/Adder.v" language="1800-2017"/>
    <file id="g" filename="../../rtl/Comparator.v" language="1800-2017"/>
    <file id="f" filename="../../rtl/Control_Unit.v" language="1800-2017"/>
    <file id="h" filename="../../rtl/Hazard_Unit.v" language="1800-2017"/>
    <file id="i" filename="../../rtl/MUX_2INPUT.v" language="1800-2017"/>
    <file id="j" filename="../../rtl/MUX_4INPUT.v" language="1800-2017"/>
    <file id="k" filename="../../rtl/Program_Counter.v" language="1800-2017"/>
    <file id="l" filename="../../rtl/Register_File.v" language="1800-2017"/>
    <file id="c" filename="../../rtl/mips_cpu_harvard.v" language="1800-2017"/>
    <file id="m" filename="../../rtl/pipeline_registers/Decode_Execute_Register.v" language="1800-2017"/>
    <file id="n" filename="../../rtl/pipeline_registers/Execute_Memory_Register.v" language="1800-2017"/>
    <file id="o" filename="../../rtl/pipeline_registers/Fetch_Decode_Register.v" language="1800-2017"/>
    <file id="p" filename="../../rtl/pipeline_registers/Memory_Writeback_Register.v" language="1800-2017"/>
    <file id="a" filename="&lt;built-in&gt;" language="1800-2017"/>
    <file id="b" filename="&lt;command-line&gt;" language="1800-2017"/>
  </files>
  <module_files>
    <file id="c" filename="../../rtl/mips_cpu_harvard.v" language="1800-2017"/>
  </module_files>
  <cells>
    <cell fl="c5" loc="c,5,8,5,24" name="TOP" submodname="TOP" hier="TOP"/>
  </cells>
  <netlist>
    <module fl="c5" loc="c,5,8,5,24" name="TOP" origName="TOP" topModule="1" public="true">
      <var fl="c6" loc="c,6,14,6,17" name="clk" dtype_id="1" dir="input" vartype="logic" origName="clk" public="true"/>
      <var fl="c8" loc="c,8,14,8,19" name="reset" dtype_id="1" dir="input" vartype="logic" origName="reset" public="true"/>
      <var fl="c9" loc="c,9,47,9,53" name="active" dtype_id="1" dir="output" vartype="logic" origName="active" public="true"/>
      <var fl="c10" loc="c,10,22,10,33" name="register_v0" dtype_id="2" dir="output" vartype="logic" origName="register_v0" public="true"/>
      <var fl="c13" loc="c,13,14,13,24" name="clk_enable" dtype_id="1" dir="input" vartype="logic" origName="clk_enable" public="true"/>
      <var fl="c16" loc="c,16,22,16,35" name="instr_address" dtype_id="2" dir="output" vartype="logic" origName="instr_address" public="true"/>
      <var fl="c17" loc="c,17,22,17,36" name="instr_readdata" dtype_id="2" dir="input" vartype="logic" origName="instr_readdata" public="true"/>
      <var fl="c20" loc="c,20,21,20,33" name="data_address" dtype_id="2" dir="output" vartype="logic" origName="data_address" public="true"/>
      <var fl="c21" loc="c,21,15,21,25" name="data_write" dtype_id="1" dir="output" vartype="logic" origName="data_write" public="true"/>
      <var fl="c22" loc="c,22,15,22,24" name="data_read" dtype_id="1" dir="output" vartype="logic" origName="data_read" public="true"/>
      <var fl="c23" loc="c,23,21,23,35" name="data_writedata" dtype_id="2" dir="output" vartype="logic" origName="data_writedata" public="true"/>
      <var fl="c24" loc="c,24,21,24,34" name="data_readdata" dtype_id="2" dir="input" vartype="logic" origName="data_readdata" public="true"/>
      <var fl="c27" loc="c,27,8,27,20" name="mips_cpu_harvard.internal_clk" dtype_id="1" vartype="logic" origName="internal_clk"/>
      <var fl="c32" loc="c,32,15,32,36" name="mips_cpu_harvard.program_counter_fetch" dtype_id="2" vartype="logic" origName="program_counter_fetch"/>
      <var fl="c35" loc="c,35,15,35,40" name="mips_cpu_harvard.program_counter_mux_1_out" dtype_id="2" vartype="logic" origName="program_counter_mux_1_out"/>
      <var fl="c39" loc="c,39,14,39,40" name="mips_cpu_harvard.program_counter_src_decode" dtype_id="1" vartype="logic" origName="program_counter_src_decode"/>
      <var fl="c40" loc="c,40,14,40,35" name="mips_cpu_harvard.register_write_decode" dtype_id="1" vartype="logic" origName="register_write_decode"/>
      <var fl="c41" loc="c,41,14,41,39" name="mips_cpu_harvard.memory_to_register_decode" dtype_id="1" vartype="logic" origName="memory_to_register_decode"/>
      <var fl="c42" loc="c,42,14,42,33" name="mips_cpu_harvard.memory_write_decode" dtype_id="1" vartype="logic" origName="memory_write_decode"/>
      <var fl="c43" loc="c,43,14,43,30" name="mips_cpu_harvard.ALU_src_B_decode" dtype_id="3" vartype="logic" origName="ALU_src_B_decode"/>
      <var fl="c44" loc="c,44,14,44,41" name="mips_cpu_harvard.register_destination_decode" dtype_id="3" vartype="logic" origName="register_destination_decode"/>
      <var fl="c45" loc="c,45,14,45,27" name="mips_cpu_harvard.branch_decode" dtype_id="1" vartype="logic" origName="branch_decode"/>
      <var fl="c46" loc="c,46,14,46,26" name="mips_cpu_harvard.equal_decode" dtype_id="1" vartype="logic" origName="equal_decode"/>
      <var fl="c47" loc="c,47,14,47,33" name="mips_cpu_harvard.ALU_function_decode" dtype_id="4" vartype="logic" origName="ALU_function_decode"/>
      <var fl="c48" loc="c,48,10,48,49" name="mips_cpu_harvard.program_counter_multiplexer_jump_decode" dtype_id="1" vartype="logic" origName="program_counter_multiplexer_jump_decode"/>
      <var fl="c49" loc="c,49,9,49,38" name="mips_cpu_harvard.flush_decode_execute_register" dtype_id="1" vartype="logic" origName="flush_decode_execute_register"/>
      <var fl="c50" loc="c,50,9,50,27" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="1" vartype="logic" origName="using_HI_LO_decode"/>
      <var fl="c51" loc="c,51,9,51,29" name="mips_cpu_harvard.j_instruction_decode" dtype_id="1" vartype="logic" origName="j_instruction_decode"/>
      <var fl="c52" loc="c,52,9,52,33" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="1" vartype="logic" origName="HI_register_write_decode"/>
      <var fl="c53" loc="c,53,9,53,33" name="mips_cpu_harvard.LO_register_write_decode" dtype_id="1" vartype="logic" origName="LO_register_write_decode"/>
      <var fl="c59" loc="c,59,18,59,36" name="mips_cpu_harvard.instruction_decode" dtype_id="2" vartype="logic" origName="instruction_decode"/>
      <var fl="c60" loc="c,60,18,60,50" name="mips_cpu_harvard.program_counter_plus_four_decode" dtype_id="2" vartype="logic" origName="program_counter_plus_four_decode"/>
      <var fl="c80" loc="c,80,18,80,47" name="mips_cpu_harvard.register_file_output_A_decode" dtype_id="2" vartype="logic" origName="register_file_output_A_decode"/>
      <var fl="c81" loc="c,81,18,81,47" name="mips_cpu_harvard.register_file_output_B_decode" dtype_id="2" vartype="logic" origName="register_file_output_B_decode"/>
      <var fl="c84" loc="c,84,18,84,33" name="mips_cpu_harvard.sign_imm_decode" dtype_id="2" vartype="logic" origName="sign_imm_decode"/>
      <var fl="c85" loc="c,85,16,85,28" name="mips_cpu_harvard.comparator_1" dtype_id="2" vartype="logic" origName="comparator_1"/>
      <var fl="c86" loc="c,86,16,86,28" name="mips_cpu_harvard.comparator_2" dtype_id="2" vartype="logic" origName="comparator_2"/>
      <var fl="c90" loc="c,90,18,90,46" name="mips_cpu_harvard.register_destination_execute" dtype_id="3" vartype="logic" origName="register_destination_execute"/>
      <var fl="c91" loc="c,91,18,91,44" name="mips_cpu_harvard.memory_to_register_execute" dtype_id="1" vartype="logic" origName="memory_to_register_execute"/>
      <var fl="c92" loc="c,92,18,92,38" name="mips_cpu_harvard.memory_write_execute" dtype_id="1" vartype="logic" origName="memory_write_execute"/>
      <var fl="c93" loc="c,93,18,93,40" name="mips_cpu_harvard.write_register_execute" dtype_id="5" vartype="logic" origName="write_register_execute"/>
      <var fl="c94" loc="c,94,18,94,35" name="mips_cpu_harvard.ALU_src_B_execute" dtype_id="3" vartype="logic" origName="ALU_src_B_execute"/>
      <var fl="c95" loc="c,95,18,95,38" name="mips_cpu_harvard.ALU_function_execute" dtype_id="4" vartype="logic" origName="ALU_function_execute"/>
      <var fl="c96" loc="c,96,18,96,43" name="mips_cpu_harvard.HI_register_write_execute" dtype_id="1" vartype="logic" origName="HI_register_write_execute"/>
      <var fl="c97" loc="c,97,18,97,43" name="mips_cpu_harvard.LO_register_write_execute" dtype_id="1" vartype="logic" origName="LO_register_write_execute"/>
      <var fl="c98" loc="c,98,18,98,40" name="mips_cpu_harvard.register_write_execute" dtype_id="1" vartype="logic" origName="register_write_execute"/>
      <var fl="c99" loc="c,99,11,99,51" name="mips_cpu_harvard.program_counter_multiplexer_jump_execute" dtype_id="1" vartype="logic" origName="program_counter_multiplexer_jump_execute"/>
      <var fl="c100" loc="c,100,10,100,50" name="mips_cpu_harvard.register_file_memory_mux_control_execute" dtype_id="1" vartype="logic" origName="register_file_memory_mux_control_execute"/>
      <var fl="c101" loc="c,101,10,101,31" name="mips_cpu_harvard.j_instruction_execute" dtype_id="1" vartype="logic" origName="j_instruction_execute"/>
      <var fl="c102" loc="c,102,10,102,29" name="mips_cpu_harvard.using_HI_LO_execute" dtype_id="1" vartype="logic" origName="using_HI_LO_execute"/>
      <var fl="c105" loc="c,105,15,105,28" name="mips_cpu_harvard.src_A_execute" dtype_id="2" vartype="logic" origName="src_A_execute"/>
      <var fl="c106" loc="c,106,15,106,28" name="mips_cpu_harvard.src_B_execute" dtype_id="2" vartype="logic" origName="src_B_execute"/>
      <var fl="c107" loc="c,107,18,107,35" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="2" vartype="logic" origName="src_A_ALU_execute"/>
      <var fl="c108" loc="c,108,18,108,35" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2" vartype="logic" origName="src_B_ALU_execute"/>
      <var fl="c109" loc="c,109,18,109,36" name="mips_cpu_harvard.write_data_execute" dtype_id="2" vartype="logic" origName="write_data_execute"/>
      <var fl="c110" loc="c,110,18,110,36" name="mips_cpu_harvard.ALU_output_execute" dtype_id="2" vartype="logic" origName="ALU_output_execute"/>
      <var fl="c111" loc="c,111,18,111,39" name="mips_cpu_harvard.ALU_HI_output_execute" dtype_id="2" vartype="logic" origName="ALU_HI_output_execute"/>
      <var fl="c112" loc="c,112,18,112,39" name="mips_cpu_harvard.ALU_LO_output_execute" dtype_id="2" vartype="logic" origName="ALU_LO_output_execute"/>
      <var fl="c113" loc="c,113,18,113,28" name="mips_cpu_harvard.Rs_execute" dtype_id="5" vartype="logic" origName="Rs_execute"/>
      <var fl="c114" loc="c,114,18,114,28" name="mips_cpu_harvard.Rt_execute" dtype_id="5" vartype="logic" origName="Rt_execute"/>
      <var fl="c115" loc="c,115,18,115,28" name="mips_cpu_harvard.Rd_execute" dtype_id="5" vartype="logic" origName="Rd_execute"/>
      <var fl="c116" loc="c,116,18,116,34" name="mips_cpu_harvard.sign_imm_execute" dtype_id="2" vartype="logic" origName="sign_imm_execute"/>
      <var fl="c118" loc="c,118,15,118,48" name="mips_cpu_harvard.program_counter_plus_four_execute" dtype_id="2" vartype="logic" origName="program_counter_plus_four_execute"/>
      <var fl="c119" loc="c,119,15,119,40" name="mips_cpu_harvard.j_program_counter_execute" dtype_id="2" vartype="logic" origName="j_program_counter_execute"/>
      <var fl="c122" loc="c,122,14,122,35" name="mips_cpu_harvard.register_write_memory" dtype_id="1" vartype="logic" origName="register_write_memory"/>
      <var fl="c123" loc="c,123,14,123,35" name="mips_cpu_harvard.write_register_memory" dtype_id="5" vartype="logic" origName="write_register_memory"/>
      <var fl="c124" loc="c,124,14,124,39" name="mips_cpu_harvard.memory_to_register_memory" dtype_id="1" vartype="logic" origName="memory_to_register_memory"/>
      <var fl="c125" loc="c,125,14,125,33" name="mips_cpu_harvard.memory_write_memory" dtype_id="1" vartype="logic" origName="memory_write_memory"/>
      <var fl="c126" loc="c,126,14,126,38" name="mips_cpu_harvard.HI_register_write_memory" dtype_id="1" vartype="logic" origName="HI_register_write_memory"/>
      <var fl="c127" loc="c,127,9,127,33" name="mips_cpu_harvard.LO_register_write_memory" dtype_id="1" vartype="logic" origName="LO_register_write_memory"/>
      <var fl="c128" loc="c,128,10,128,49" name="mips_cpu_harvard.program_counter_multiplexer_jump_memory" dtype_id="1" vartype="logic" origName="program_counter_multiplexer_jump_memory"/>
      <var fl="c129" loc="c,129,9,129,40" name="mips_cpu_harvard.register_file_memory_mux_memory" dtype_id="1" vartype="logic" origName="register_file_memory_mux_memory"/>
      <var fl="c130" loc="c,130,9,130,29" name="mips_cpu_harvard.j_instruction_memory" dtype_id="1" vartype="logic" origName="j_instruction_memory"/>
      <var fl="c133" loc="c,133,15,133,32" name="mips_cpu_harvard.ALU_output_memory" dtype_id="2" vartype="logic" origName="ALU_output_memory"/>
      <var fl="c134" loc="c,134,15,134,35" name="mips_cpu_harvard.ALU_HI_output_memory" dtype_id="2" vartype="logic" origName="ALU_HI_output_memory"/>
      <var fl="c135" loc="c,135,15,135,35" name="mips_cpu_harvard.ALU_LO_output_memory" dtype_id="2" vartype="logic" origName="ALU_LO_output_memory"/>
      <var fl="c137" loc="c,137,15,137,32" name="mips_cpu_harvard.write_data_memory" dtype_id="2" vartype="logic" origName="write_data_memory"/>
      <var fl="c139" loc="c,139,15,139,39" name="mips_cpu_harvard.j_program_counter_memory" dtype_id="2" vartype="logic" origName="j_program_counter_memory"/>
      <var fl="c143" loc="c,143,8,143,32" name="mips_cpu_harvard.register_write_writeback" dtype_id="1" vartype="logic" origName="register_write_writeback"/>
      <var fl="c144" loc="c,144,8,144,35" name="mips_cpu_harvard.HI_register_write_writeback" dtype_id="1" vartype="logic" origName="HI_register_write_writeback"/>
      <var fl="c145" loc="c,145,8,145,35" name="mips_cpu_harvard.LO_register_write_writeback" dtype_id="1" vartype="logic" origName="LO_register_write_writeback"/>
      <var fl="c146" loc="c,146,8,146,36" name="mips_cpu_harvard.memory_to_register_writeback" dtype_id="1" vartype="logic" origName="memory_to_register_writeback"/>
      <var fl="c149" loc="c,149,14,149,38" name="mips_cpu_harvard.write_register_writeback" dtype_id="5" vartype="logic" origName="write_register_writeback"/>
      <var fl="c150" loc="c,150,15,150,31" name="mips_cpu_harvard.result_writeback" dtype_id="2" vartype="logic" origName="result_writeback"/>
      <var fl="c151" loc="c,151,15,151,38" name="mips_cpu_harvard.ALU_HI_output_writeback" dtype_id="2" vartype="logic" origName="ALU_HI_output_writeback"/>
      <var fl="c152" loc="c,152,15,152,38" name="mips_cpu_harvard.ALU_LO_output_writeback" dtype_id="2" vartype="logic" origName="ALU_LO_output_writeback"/>
      <var fl="c153" loc="c,153,15,153,35" name="mips_cpu_harvard.ALU_output_writeback" dtype_id="2" vartype="logic" origName="ALU_output_writeback"/>
      <var fl="c154" loc="c,154,15,154,34" name="mips_cpu_harvard.read_data_writeback" dtype_id="2" vartype="logic" origName="read_data_writeback"/>
      <var fl="c157" loc="c,157,14,157,25" name="mips_cpu_harvard.stall_fetch" dtype_id="1" vartype="logic" origName="stall_fetch"/>
      <var fl="c158" loc="c,158,14,158,26" name="mips_cpu_harvard.stall_decode" dtype_id="1" vartype="logic" origName="stall_decode"/>
      <var fl="c161" loc="c,161,14,161,36" name="mips_cpu_harvard.flush_execute_register" dtype_id="1" vartype="logic" origName="flush_execute_register"/>
      <var fl="c162" loc="c,162,14,162,31" name="mips_cpu_harvard.forward_A_execute" dtype_id="6" vartype="logic" origName="forward_A_execute"/>
      <var fl="c163" loc="c,163,14,163,31" name="mips_cpu_harvard.forward_B_execute" dtype_id="6" vartype="logic" origName="forward_B_execute"/>
      <var fl="c164" loc="c,164,10,164,37" name="mips_cpu_harvard.flush_fetch_decode_register" dtype_id="1" vartype="logic" origName="flush_fetch_decode_register"/>
      <var fl="l13" loc="l,13,15,13,24" name="mips_cpu_harvard.register_file.registers" dtype_id="7" vartype="" origName="registers"/>
      <var fl="l14" loc="l,14,15,14,21" name="mips_cpu_harvard.register_file.HI_reg" dtype_id="2" vartype="logic" origName="HI_reg"/>
      <var fl="l14" loc="l,14,23,14,29" name="mips_cpu_harvard.register_file.LO_reg" dtype_id="2" vartype="logic" origName="LO_reg"/>
      <var fl="f19" loc="f,19,14,19,16" name="mips_cpu_harvard.control_unit.op" dtype_id="4" vartype="logic" origName="op"/>
      <var fl="f20" loc="f,20,14,20,16" name="mips_cpu_harvard.control_unit.rt" dtype_id="5" vartype="logic" origName="rt"/>
      <var fl="f21" loc="f,21,14,21,19" name="mips_cpu_harvard.control_unit.funct" dtype_id="4" vartype="logic" origName="funct"/>
      <var fl="q21" loc="q,21,15,21,30" name="mips_cpu_harvard.alu_input_mux.src_mux_input_0" dtype_id="2" vartype="logic" origName="src_mux_input_0"/>
      <var fl="e19" loc="e,19,15,19,31" name="mips_cpu_harvard.alu.ALU_HI_LO_output" dtype_id="8" vartype="logic" origName="ALU_HI_LO_output"/>
      <var fl="h31" loc="h,31,8,31,15" name="mips_cpu_harvard.hazard_unit.lwstall" dtype_id="1" vartype="logic" origName="lwstall"/>
      <var fl="h32" loc="h,32,8,32,19" name="mips_cpu_harvard.hazard_unit.branchstall" dtype_id="1" vartype="logic" origName="branchstall"/>
      <topscope fl="c5" loc="c,5,8,5,24">
        <scope fl="c5" loc="c,5,8,5,24" name="TOP"/>
      </topscope>
      <var fl="c27" loc="c,27,8,27,20" name="__Vclklast__TOP__mips_cpu_harvard.internal_clk" dtype_id="1" vartype="logic" origName="__Vclklast__TOP__mips_cpu_harvard__DOT__internal_clk"/>
      <var fl="c8" loc="c,8,14,8,19" name="__Vclklast__TOP__reset" dtype_id="1" vartype="logic" origName="__Vclklast__TOP__reset"/>
      <var fl="c5" loc="c,5,8,5,24" name="__Vm_traceActivity" dtype_id="9" vartype="bit" origName="__Vm_traceActivity"/>
      <cfunc fl="c5" loc="c,5,8,5,24" name="traceInitThis">
        <ccall fl="c5" loc="c,5,8,5,24"/>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,24" name="traceFullThis">
        <ccall fl="c5" loc="c,5,8,5,24"/>
        <assign fl="c5" loc="c,5,8,5,24" dtype_id="9">
          <const fl="c5" loc="c,5,8,5,24" name="32&apos;h0" dtype_id="2"/>
          <varref fl="c5" loc="c,5,8,5,24" name="__Vm_traceActivity" dtype_id="9"/>
        </assign>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,24" name="traceChgThis">
        <if fl="c27" loc="c,27,8,27,20">
          <and fl="c27" loc="c,27,8,27,20" dtype_id="10">
            <const fl="c27" loc="c,27,8,27,20" name="32&apos;h1" dtype_id="2"/>
            <or fl="c27" loc="c,27,8,27,20" dtype_id="10">
              <varref fl="c27" loc="c,27,8,27,20" name="__Vm_traceActivity" dtype_id="10"/>
              <shiftr fl="c27" loc="c,27,8,27,20" dtype_id="10">
                <varref fl="c27" loc="c,27,8,27,20" name="__Vm_traceActivity" dtype_id="9"/>
                <const fl="c27" loc="c,27,8,27,20" name="32&apos;h1" dtype_id="2"/>
              </shiftr>
            </or>
          </and>
          <ccall fl="c5" loc="c,5,8,5,24"/>
        </if>
        <if fl="c58" loc="c,58,18,58,47">
          <and fl="c58" loc="c,58,18,58,47" dtype_id="10">
            <const fl="c58" loc="c,58,18,58,47" name="32&apos;h1" dtype_id="2"/>
            <or fl="c58" loc="c,58,18,58,47" dtype_id="10">
              <varref fl="c58" loc="c,58,18,58,47" name="__Vm_traceActivity" dtype_id="10"/>
              <shiftr fl="c58" loc="c,58,18,58,47" dtype_id="10">
                <varref fl="c58" loc="c,58,18,58,47" name="__Vm_traceActivity" dtype_id="9"/>
                <const fl="c58" loc="c,58,18,58,47" name="32&apos;h2" dtype_id="2"/>
              </shiftr>
            </or>
          </and>
          <ccall fl="c5" loc="c,5,8,5,24"/>
        </if>
        <if fl="c31" loc="c,31,15,31,36">
          <and fl="c31" loc="c,31,15,31,36" dtype_id="10">
            <const fl="c31" loc="c,31,15,31,36" name="32&apos;h1" dtype_id="2"/>
            <or fl="c31" loc="c,31,15,31,36" dtype_id="10">
              <or fl="c31" loc="c,31,15,31,36" dtype_id="10">
                <varref fl="c31" loc="c,31,15,31,36" name="__Vm_traceActivity" dtype_id="10"/>
                <shiftr fl="c31" loc="c,31,15,31,36" dtype_id="10">
                  <varref fl="c31" loc="c,31,15,31,36" name="__Vm_traceActivity" dtype_id="9"/>
                  <const fl="c31" loc="c,31,15,31,36" name="32&apos;h2" dtype_id="2"/>
                </shiftr>
              </or>
              <shiftr fl="c31" loc="c,31,15,31,36" dtype_id="10">
                <varref fl="c31" loc="c,31,15,31,36" name="__Vm_traceActivity" dtype_id="9"/>
                <const fl="c31" loc="c,31,15,31,36" name="32&apos;h5" dtype_id="2"/>
              </shiftr>
            </or>
          </and>
          <ccall fl="c5" loc="c,5,8,5,24"/>
        </if>
        <if fl="c82" loc="c,82,18,82,30">
          <and fl="c82" loc="c,82,18,82,30" dtype_id="10">
            <const fl="c82" loc="c,82,18,82,30" name="32&apos;h1" dtype_id="2"/>
            <or fl="c82" loc="c,82,18,82,30" dtype_id="10">
              <or fl="c82" loc="c,82,18,82,30" dtype_id="10">
                <or fl="c82" loc="c,82,18,82,30" dtype_id="10">
                  <varref fl="c82" loc="c,82,18,82,30" name="__Vm_traceActivity" dtype_id="10"/>
                  <shiftr fl="c82" loc="c,82,18,82,30" dtype_id="10">
                    <varref fl="c82" loc="c,82,18,82,30" name="__Vm_traceActivity" dtype_id="9"/>
                    <const fl="c82" loc="c,82,18,82,30" name="32&apos;h3" dtype_id="2"/>
                  </shiftr>
                </or>
                <shiftr fl="c82" loc="c,82,18,82,30" dtype_id="10">
                  <varref fl="c82" loc="c,82,18,82,30" name="__Vm_traceActivity" dtype_id="9"/>
                  <const fl="c82" loc="c,82,18,82,30" name="32&apos;h4" dtype_id="2"/>
                </shiftr>
              </or>
              <shiftr fl="c82" loc="c,82,18,82,30" dtype_id="10">
                <varref fl="c82" loc="c,82,18,82,30" name="__Vm_traceActivity" dtype_id="9"/>
                <const fl="c82" loc="c,82,18,82,30" name="32&apos;h5" dtype_id="2"/>
              </shiftr>
            </or>
          </and>
          <ccall fl="c5" loc="c,5,8,5,24"/>
        </if>
        <if fl="c40" loc="c,40,14,40,35">
          <and fl="c40" loc="c,40,14,40,35" dtype_id="10">
            <const fl="c40" loc="c,40,14,40,35" name="32&apos;h1" dtype_id="2"/>
            <or fl="c40" loc="c,40,14,40,35" dtype_id="10">
              <varref fl="c40" loc="c,40,14,40,35" name="__Vm_traceActivity" dtype_id="10"/>
              <shiftr fl="c40" loc="c,40,14,40,35" dtype_id="10">
                <varref fl="c40" loc="c,40,14,40,35" name="__Vm_traceActivity" dtype_id="9"/>
                <const fl="c40" loc="c,40,14,40,35" name="32&apos;h4" dtype_id="2"/>
              </shiftr>
            </or>
          </and>
          <ccall fl="c5" loc="c,5,8,5,24"/>
        </if>
        <if fl="c39" loc="c,39,14,39,40">
          <and fl="c39" loc="c,39,14,39,40" dtype_id="10">
            <const fl="c39" loc="c,39,14,39,40" name="32&apos;h1" dtype_id="2"/>
            <or fl="c39" loc="c,39,14,39,40" dtype_id="10">
              <varref fl="c39" loc="c,39,14,39,40" name="__Vm_traceActivity" dtype_id="10"/>
              <shiftr fl="c39" loc="c,39,14,39,40" dtype_id="10">
                <varref fl="c39" loc="c,39,14,39,40" name="__Vm_traceActivity" dtype_id="9"/>
                <const fl="c39" loc="c,39,14,39,40" name="32&apos;h5" dtype_id="2"/>
              </shiftr>
            </or>
          </and>
          <ccall fl="c5" loc="c,5,8,5,24"/>
        </if>
        <if fl="c32" loc="c,32,15,32,36">
          <and fl="c32" loc="c,32,15,32,36" dtype_id="2">
            <const fl="c32" loc="c,32,15,32,36" name="32&apos;h4" dtype_id="2"/>
            <varref fl="c32" loc="c,32,15,32,36" name="__Vm_traceActivity" dtype_id="9"/>
          </and>
          <ccall fl="c5" loc="c,5,8,5,24"/>
        </if>
        <if fl="c159" loc="c,159,14,159,30">
          <and fl="c159" loc="c,159,14,159,30" dtype_id="10">
            <const fl="c159" loc="c,159,14,159,30" name="32&apos;h1" dtype_id="2"/>
            <or fl="c159" loc="c,159,14,159,30" dtype_id="10">
              <shiftr fl="c159" loc="c,159,14,159,30" dtype_id="10">
                <varref fl="c159" loc="c,159,14,159,30" name="__Vm_traceActivity" dtype_id="9"/>
                <const fl="c159" loc="c,159,14,159,30" name="32&apos;h2" dtype_id="2"/>
              </shiftr>
              <shiftr fl="c159" loc="c,159,14,159,30" dtype_id="10">
                <varref fl="c159" loc="c,159,14,159,30" name="__Vm_traceActivity" dtype_id="9"/>
                <const fl="c159" loc="c,159,14,159,30" name="32&apos;h4" dtype_id="2"/>
              </shiftr>
            </or>
          </and>
          <ccall fl="c5" loc="c,5,8,5,24"/>
        </if>
        <if fl="c77" loc="c,77,15,77,45">
          <and fl="c77" loc="c,77,15,77,45" dtype_id="2">
            <const fl="c77" loc="c,77,15,77,45" name="32&apos;h8" dtype_id="2"/>
            <varref fl="c77" loc="c,77,15,77,45" name="__Vm_traceActivity" dtype_id="9"/>
          </and>
          <ccall fl="c5" loc="c,5,8,5,24"/>
        </if>
        <if fl="c96" loc="c,96,18,96,43">
          <and fl="c96" loc="c,96,18,96,43" dtype_id="2">
            <const fl="c96" loc="c,96,18,96,43" name="32&apos;h10" dtype_id="2"/>
            <varref fl="c96" loc="c,96,18,96,43" name="__Vm_traceActivity" dtype_id="9"/>
          </and>
          <ccall fl="c5" loc="c,5,8,5,24"/>
        </if>
        <ccall fl="c5" loc="c,5,8,5,24"/>
        <assign fl="c5" loc="c,5,8,5,24" dtype_id="9">
          <const fl="c5" loc="c,5,8,5,24" name="32&apos;h0" dtype_id="2"/>
          <varref fl="c5" loc="c,5,8,5,24" name="__Vm_traceActivity" dtype_id="9"/>
        </assign>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,24" name="traceInitThis__1">
        <tracedecl fl="c6" loc="c,6,14,6,17" name="clk" dtype_id="1"/>
        <tracedecl fl="c8" loc="c,8,14,8,19" name="reset" dtype_id="1"/>
        <tracedecl fl="c9" loc="c,9,47,9,53" name="active" dtype_id="1"/>
        <tracedecl fl="c10" loc="c,10,22,10,33" name="register_v0" dtype_id="2"/>
        <tracedecl fl="c13" loc="c,13,14,13,24" name="clk_enable" dtype_id="1"/>
        <tracedecl fl="c16" loc="c,16,22,16,35" name="instr_address" dtype_id="2"/>
        <tracedecl fl="c17" loc="c,17,22,17,36" name="instr_readdata" dtype_id="2"/>
        <tracedecl fl="c20" loc="c,20,21,20,33" name="data_address" dtype_id="2"/>
        <tracedecl fl="c21" loc="c,21,15,21,25" name="data_write" dtype_id="1"/>
        <tracedecl fl="c22" loc="c,22,15,22,24" name="data_read" dtype_id="1"/>
        <tracedecl fl="c23" loc="c,23,21,23,35" name="data_writedata" dtype_id="2"/>
        <tracedecl fl="c24" loc="c,24,21,24,34" name="data_readdata" dtype_id="2"/>
        <tracedecl fl="c6" loc="c,6,14,6,17" name="mips_cpu_harvard clk" dtype_id="1"/>
        <tracedecl fl="c8" loc="c,8,14,8,19" name="mips_cpu_harvard reset" dtype_id="1"/>
        <tracedecl fl="c9" loc="c,9,47,9,53" name="mips_cpu_harvard active" dtype_id="1"/>
        <tracedecl fl="c10" loc="c,10,22,10,33" name="mips_cpu_harvard register_v0" dtype_id="2"/>
        <tracedecl fl="c13" loc="c,13,14,13,24" name="mips_cpu_harvard clk_enable" dtype_id="1"/>
        <tracedecl fl="c16" loc="c,16,22,16,35" name="mips_cpu_harvard instr_address" dtype_id="2"/>
        <tracedecl fl="c17" loc="c,17,22,17,36" name="mips_cpu_harvard instr_readdata" dtype_id="2"/>
        <tracedecl fl="c20" loc="c,20,21,20,33" name="mips_cpu_harvard data_address" dtype_id="2"/>
        <tracedecl fl="c21" loc="c,21,15,21,25" name="mips_cpu_harvard data_write" dtype_id="1"/>
        <tracedecl fl="c22" loc="c,22,15,22,24" name="mips_cpu_harvard data_read" dtype_id="1"/>
        <tracedecl fl="c23" loc="c,23,21,23,35" name="mips_cpu_harvard data_writedata" dtype_id="2"/>
        <tracedecl fl="c24" loc="c,24,21,24,34" name="mips_cpu_harvard data_readdata" dtype_id="2"/>
        <tracedecl fl="c27" loc="c,27,8,27,20" name="mips_cpu_harvard internal_clk" dtype_id="1"/>
        <tracedecl fl="c31" loc="c,31,15,31,36" name="mips_cpu_harvard program_counter_prime" dtype_id="2"/>
        <tracedecl fl="c32" loc="c,32,15,32,36" name="mips_cpu_harvard program_counter_fetch" dtype_id="2"/>
        <tracedecl fl="c33" loc="c,33,15,33,46" name="mips_cpu_harvard program_counter_plus_four_fetch" dtype_id="2"/>
        <tracedecl fl="c34" loc="c,34,15,34,32" name="mips_cpu_harvard instruction_fetch" dtype_id="2"/>
        <tracedecl fl="c35" loc="c,35,15,35,40" name="mips_cpu_harvard program_counter_mux_1_out" dtype_id="2"/>
        <tracedecl fl="c36" loc="c,36,11,36,15" name="mips_cpu_harvard halt" dtype_id="1"/>
        <tracedecl fl="c39" loc="c,39,14,39,40" name="mips_cpu_harvard program_counter_src_decode" dtype_id="1"/>
        <tracedecl fl="c40" loc="c,40,14,40,35" name="mips_cpu_harvard register_write_decode" dtype_id="1"/>
        <tracedecl fl="c41" loc="c,41,14,41,39" name="mips_cpu_harvard memory_to_register_decode" dtype_id="1"/>
        <tracedecl fl="c42" loc="c,42,14,42,33" name="mips_cpu_harvard memory_write_decode" dtype_id="1"/>
        <tracedecl fl="c43" loc="c,43,14,43,30" name="mips_cpu_harvard ALU_src_B_decode" dtype_id="3"/>
        <tracedecl fl="c44" loc="c,44,14,44,41" name="mips_cpu_harvard register_destination_decode" dtype_id="3"/>
        <tracedecl fl="c45" loc="c,45,14,45,27" name="mips_cpu_harvard branch_decode" dtype_id="1"/>
        <tracedecl fl="c46" loc="c,46,14,46,26" name="mips_cpu_harvard equal_decode" dtype_id="1"/>
        <tracedecl fl="c47" loc="c,47,14,47,33" name="mips_cpu_harvard ALU_function_decode" dtype_id="4"/>
        <tracedecl fl="c48" loc="c,48,10,48,49" name="mips_cpu_harvard program_counter_multiplexer_jump_decode" dtype_id="1"/>
        <tracedecl fl="c49" loc="c,49,9,49,38" name="mips_cpu_harvard flush_decode_execute_register" dtype_id="1"/>
        <tracedecl fl="c50" loc="c,50,9,50,27" name="mips_cpu_harvard using_HI_LO_decode" dtype_id="1"/>
        <tracedecl fl="c51" loc="c,51,9,51,29" name="mips_cpu_harvard j_instruction_decode" dtype_id="1"/>
        <tracedecl fl="c52" loc="c,52,9,52,33" name="mips_cpu_harvard HI_register_write_decode" dtype_id="1"/>
        <tracedecl fl="c53" loc="c,53,9,53,33" name="mips_cpu_harvard LO_register_write_decode" dtype_id="1"/>
        <tracedecl fl="c58" loc="c,58,18,58,47" name="mips_cpu_harvard program_counter_branch_decode" dtype_id="2"/>
        <tracedecl fl="c59" loc="c,59,18,59,36" name="mips_cpu_harvard instruction_decode" dtype_id="2"/>
        <tracedecl fl="c60" loc="c,60,18,60,50" name="mips_cpu_harvard program_counter_plus_four_decode" dtype_id="2"/>
        <tracedecl fl="c62" loc="c,62,15,62,17" name="mips_cpu_harvard op" dtype_id="4"/>
        <tracedecl fl="c64" loc="c,64,18,64,32" name="mips_cpu_harvard read_address_1" dtype_id="5"/>
        <tracedecl fl="c64" loc="c,64,34,64,43" name="mips_cpu_harvard Rs_decode" dtype_id="5"/>
        <tracedecl fl="c67" loc="c,67,18,67,32" name="mips_cpu_harvard read_address_2" dtype_id="5"/>
        <tracedecl fl="c67" loc="c,67,33,67,42" name="mips_cpu_harvard Rt_decode" dtype_id="5"/>
        <tracedecl fl="c70" loc="c,70,18,70,27" name="mips_cpu_harvard Rd_decode" dtype_id="5"/>
        <tracedecl fl="c72" loc="c,72,18,72,27" name="mips_cpu_harvard immediate" dtype_id="11"/>
        <tracedecl fl="c74" loc="c,74,15,74,23" name="mips_cpu_harvard j_offset" dtype_id="12"/>
        <tracedecl fl="c77" loc="c,77,15,77,45" name="mips_cpu_harvard register_file_output_LO_decode" dtype_id="2"/>
        <tracedecl fl="c78" loc="c,78,15,78,45" name="mips_cpu_harvard register_file_output_HI_decode" dtype_id="2"/>
        <tracedecl fl="c79" loc="c,79,18,79,39" name="mips_cpu_harvard shifter_output_decode" dtype_id="2"/>
        <tracedecl fl="c80" loc="c,80,18,80,47" name="mips_cpu_harvard register_file_output_A_decode" dtype_id="2"/>
        <tracedecl fl="c81" loc="c,81,18,81,47" name="mips_cpu_harvard register_file_output_B_decode" dtype_id="2"/>
        <tracedecl fl="c82" loc="c,82,18,82,30" name="mips_cpu_harvard src_A_decode" dtype_id="2"/>
        <tracedecl fl="c83" loc="c,83,18,83,30" name="mips_cpu_harvard src_B_decode" dtype_id="2"/>
        <tracedecl fl="c84" loc="c,84,18,84,33" name="mips_cpu_harvard sign_imm_decode" dtype_id="2"/>
        <tracedecl fl="c85" loc="c,85,16,85,28" name="mips_cpu_harvard comparator_1" dtype_id="2"/>
        <tracedecl fl="c86" loc="c,86,16,86,28" name="mips_cpu_harvard comparator_2" dtype_id="2"/>
        <tracedecl fl="c87" loc="c,87,15,87,39" name="mips_cpu_harvard j_program_counter_decode" dtype_id="2"/>
        <tracedecl fl="c90" loc="c,90,18,90,46" name="mips_cpu_harvard register_destination_execute" dtype_id="3"/>
        <tracedecl fl="c91" loc="c,91,18,91,44" name="mips_cpu_harvard memory_to_register_execute" dtype_id="1"/>
        <tracedecl fl="c92" loc="c,92,18,92,38" name="mips_cpu_harvard memory_write_execute" dtype_id="1"/>
        <tracedecl fl="c93" loc="c,93,18,93,40" name="mips_cpu_harvard write_register_execute" dtype_id="5"/>
        <tracedecl fl="c94" loc="c,94,18,94,35" name="mips_cpu_harvard ALU_src_B_execute" dtype_id="3"/>
        <tracedecl fl="c95" loc="c,95,18,95,38" name="mips_cpu_harvard ALU_function_execute" dtype_id="4"/>
        <tracedecl fl="c96" loc="c,96,18,96,43" name="mips_cpu_harvard HI_register_write_execute" dtype_id="1"/>
        <tracedecl fl="c97" loc="c,97,18,97,43" name="mips_cpu_harvard LO_register_write_execute" dtype_id="1"/>
        <tracedecl fl="c98" loc="c,98,18,98,40" name="mips_cpu_harvard register_write_execute" dtype_id="1"/>
        <tracedecl fl="c99" loc="c,99,11,99,51" name="mips_cpu_harvard program_counter_multiplexer_jump_execute" dtype_id="1"/>
        <tracedecl fl="c100" loc="c,100,10,100,50" name="mips_cpu_harvard register_file_memory_mux_control_execute" dtype_id="1"/>
        <tracedecl fl="c101" loc="c,101,10,101,31" name="mips_cpu_harvard j_instruction_execute" dtype_id="1"/>
        <tracedecl fl="c102" loc="c,102,10,102,29" name="mips_cpu_harvard using_HI_LO_execute" dtype_id="1"/>
        <tracedecl fl="c105" loc="c,105,15,105,28" name="mips_cpu_harvard src_A_execute" dtype_id="2"/>
        <tracedecl fl="c106" loc="c,106,15,106,28" name="mips_cpu_harvard src_B_execute" dtype_id="2"/>
        <tracedecl fl="c107" loc="c,107,18,107,35" name="mips_cpu_harvard src_A_ALU_execute" dtype_id="2"/>
        <tracedecl fl="c108" loc="c,108,18,108,35" name="mips_cpu_harvard src_B_ALU_execute" dtype_id="2"/>
        <tracedecl fl="c109" loc="c,109,18,109,36" name="mips_cpu_harvard write_data_execute" dtype_id="2"/>
        <tracedecl fl="c110" loc="c,110,18,110,36" name="mips_cpu_harvard ALU_output_execute" dtype_id="2"/>
        <tracedecl fl="c111" loc="c,111,18,111,39" name="mips_cpu_harvard ALU_HI_output_execute" dtype_id="2"/>
        <tracedecl fl="c112" loc="c,112,18,112,39" name="mips_cpu_harvard ALU_LO_output_execute" dtype_id="2"/>
        <tracedecl fl="c113" loc="c,113,18,113,28" name="mips_cpu_harvard Rs_execute" dtype_id="5"/>
        <tracedecl fl="c114" loc="c,114,18,114,28" name="mips_cpu_harvard Rt_execute" dtype_id="5"/>
        <tracedecl fl="c115" loc="c,115,18,115,28" name="mips_cpu_harvard Rd_execute" dtype_id="5"/>
        <tracedecl fl="c116" loc="c,116,18,116,34" name="mips_cpu_harvard sign_imm_execute" dtype_id="2"/>
        <tracedecl fl="c117" loc="c,117,15,117,49" name="mips_cpu_harvard program_counter_plus_eight_execute" dtype_id="2"/>
        <tracedecl fl="c118" loc="c,118,15,118,48" name="mips_cpu_harvard program_counter_plus_four_execute" dtype_id="2"/>
        <tracedecl fl="c119" loc="c,119,15,119,40" name="mips_cpu_harvard j_program_counter_execute" dtype_id="2"/>
        <tracedecl fl="c122" loc="c,122,14,122,35" name="mips_cpu_harvard register_write_memory" dtype_id="1"/>
        <tracedecl fl="c123" loc="c,123,14,123,35" name="mips_cpu_harvard write_register_memory" dtype_id="5"/>
        <tracedecl fl="c124" loc="c,124,14,124,39" name="mips_cpu_harvard memory_to_register_memory" dtype_id="1"/>
        <tracedecl fl="c125" loc="c,125,14,125,33" name="mips_cpu_harvard memory_write_memory" dtype_id="1"/>
        <tracedecl fl="c126" loc="c,126,14,126,38" name="mips_cpu_harvard HI_register_write_memory" dtype_id="1"/>
        <tracedecl fl="c127" loc="c,127,9,127,33" name="mips_cpu_harvard LO_register_write_memory" dtype_id="1"/>
        <tracedecl fl="c128" loc="c,128,10,128,49" name="mips_cpu_harvard program_counter_multiplexer_jump_memory" dtype_id="1"/>
        <tracedecl fl="c129" loc="c,129,9,129,40" name="mips_cpu_harvard register_file_memory_mux_memory" dtype_id="1"/>
        <tracedecl fl="c130" loc="c,130,9,130,29" name="mips_cpu_harvard j_instruction_memory" dtype_id="1"/>
        <tracedecl fl="c133" loc="c,133,15,133,32" name="mips_cpu_harvard ALU_output_memory" dtype_id="2"/>
        <tracedecl fl="c134" loc="c,134,15,134,35" name="mips_cpu_harvard ALU_HI_output_memory" dtype_id="2"/>
        <tracedecl fl="c135" loc="c,135,15,135,35" name="mips_cpu_harvard ALU_LO_output_memory" dtype_id="2"/>
        <tracedecl fl="c136" loc="c,136,15,136,31" name="mips_cpu_harvard read_data_memory" dtype_id="2"/>
        <tracedecl fl="c137" loc="c,137,15,137,32" name="mips_cpu_harvard write_data_memory" dtype_id="2"/>
        <tracedecl fl="c138" loc="c,138,15,138,41" name="mips_cpu_harvard ALU_output_memory_resolved" dtype_id="2"/>
        <tracedecl fl="c139" loc="c,139,15,139,39" name="mips_cpu_harvard j_program_counter_memory" dtype_id="2"/>
        <tracedecl fl="c143" loc="c,143,8,143,32" name="mips_cpu_harvard register_write_writeback" dtype_id="1"/>
        <tracedecl fl="c144" loc="c,144,8,144,35" name="mips_cpu_harvard HI_register_write_writeback" dtype_id="1"/>
        <tracedecl fl="c145" loc="c,145,8,145,35" name="mips_cpu_harvard LO_register_write_writeback" dtype_id="1"/>
        <tracedecl fl="c146" loc="c,146,8,146,36" name="mips_cpu_harvard memory_to_register_writeback" dtype_id="1"/>
        <tracedecl fl="c149" loc="c,149,14,149,38" name="mips_cpu_harvard write_register_writeback" dtype_id="5"/>
        <tracedecl fl="c150" loc="c,150,15,150,31" name="mips_cpu_harvard result_writeback" dtype_id="2"/>
        <tracedecl fl="c151" loc="c,151,15,151,38" name="mips_cpu_harvard ALU_HI_output_writeback" dtype_id="2"/>
        <tracedecl fl="c152" loc="c,152,15,152,38" name="mips_cpu_harvard ALU_LO_output_writeback" dtype_id="2"/>
        <tracedecl fl="c153" loc="c,153,15,153,35" name="mips_cpu_harvard ALU_output_writeback" dtype_id="2"/>
        <tracedecl fl="c154" loc="c,154,15,154,34" name="mips_cpu_harvard read_data_writeback" dtype_id="2"/>
        <tracedecl fl="c157" loc="c,157,14,157,25" name="mips_cpu_harvard stall_fetch" dtype_id="1"/>
        <tracedecl fl="c158" loc="c,158,14,158,26" name="mips_cpu_harvard stall_decode" dtype_id="1"/>
        <tracedecl fl="c159" loc="c,159,14,159,30" name="mips_cpu_harvard forward_A_decode" dtype_id="1"/>
        <tracedecl fl="c160" loc="c,160,14,160,30" name="mips_cpu_harvard forward_B_decode" dtype_id="1"/>
        <tracedecl fl="c161" loc="c,161,14,161,36" name="mips_cpu_harvard flush_execute_register" dtype_id="1"/>
        <tracedecl fl="c162" loc="c,162,14,162,31" name="mips_cpu_harvard forward_A_execute" dtype_id="6"/>
        <tracedecl fl="c163" loc="c,163,14,163,31" name="mips_cpu_harvard forward_B_execute" dtype_id="6"/>
        <tracedecl fl="c164" loc="c,164,10,164,37" name="mips_cpu_harvard flush_fetch_decode_register" dtype_id="1"/>
        <tracedecl fl="l3" loc="l,3,17,3,20" name="mips_cpu_harvard register_file clk" dtype_id="1"/>
        <tracedecl fl="l4" loc="l,4,18,4,27" name="mips_cpu_harvard register_file pipelined" dtype_id="1"/>
        <tracedecl fl="l5" loc="l,5,17,5,29" name="mips_cpu_harvard register_file write_enable" dtype_id="1"/>
        <tracedecl fl="l5" loc="l,5,31,5,46" name="mips_cpu_harvard register_file HI_write_enable" dtype_id="1"/>
        <tracedecl fl="l5" loc="l,5,48,5,63" name="mips_cpu_harvard register_file LO_write_enable" dtype_id="1"/>
        <tracedecl fl="l6" loc="l,6,21,6,35" name="mips_cpu_harvard register_file read_address_1" dtype_id="5"/>
        <tracedecl fl="l6" loc="l,6,37,6,51" name="mips_cpu_harvard register_file read_address_2" dtype_id="5"/>
        <tracedecl fl="l6" loc="l,6,53,6,66" name="mips_cpu_harvard register_file write_address" dtype_id="5"/>
        <tracedecl fl="l7" loc="l,7,21,7,31" name="mips_cpu_harvard register_file write_data" dtype_id="2"/>
        <tracedecl fl="l7" loc="l,7,34,7,47" name="mips_cpu_harvard register_file HI_write_data" dtype_id="2"/>
        <tracedecl fl="l7" loc="l,7,49,7,62" name="mips_cpu_harvard register_file LO_write_data" dtype_id="2"/>
        <tracedecl fl="l8" loc="l,8,22,8,33" name="mips_cpu_harvard register_file read_data_1" dtype_id="2"/>
        <tracedecl fl="l8" loc="l,8,35,8,46" name="mips_cpu_harvard register_file read_data_2" dtype_id="2"/>
        <tracedecl fl="l9" loc="l,9,22,9,34" name="mips_cpu_harvard register_file read_data_LO" dtype_id="2"/>
        <tracedecl fl="l9" loc="l,9,36,9,48" name="mips_cpu_harvard register_file read_data_HI" dtype_id="2"/>
        <tracedecl fl="l10" loc="l,10,22,10,37" name="mips_cpu_harvard register_file read_register_2" dtype_id="2"/>
        <tracedecl fl="l13" loc="l,13,15,13,24" name="mips_cpu_harvard register_file registers" dtype_id="7"/>
        <tracedecl fl="l14" loc="l,14,15,14,21" name="mips_cpu_harvard register_file HI_reg" dtype_id="2"/>
        <tracedecl fl="l14" loc="l,14,23,14,29" name="mips_cpu_harvard register_file LO_reg" dtype_id="2"/>
        <tracedecl fl="l28" loc="l,28,8,28,26" name="mips_cpu_harvard register_file modified_write_clk" dtype_id="1"/>
        <tracedecl fl="k2" loc="k,2,14,2,17" name="mips_cpu_harvard pc clk" dtype_id="1"/>
        <tracedecl fl="k3" loc="k,3,22,3,35" name="mips_cpu_harvard pc address_input" dtype_id="2"/>
        <tracedecl fl="k4" loc="k,4,14,4,20" name="mips_cpu_harvard pc enable" dtype_id="1"/>
        <tracedecl fl="k5" loc="k,5,14,5,19" name="mips_cpu_harvard pc reset" dtype_id="1"/>
        <tracedecl fl="k6" loc="k,6,15,6,19" name="mips_cpu_harvard pc halt" dtype_id="1"/>
        <tracedecl fl="k7" loc="k,7,22,7,36" name="mips_cpu_harvard pc address_output" dtype_id="2"/>
        <tracedecl fl="d3" loc="d,3,22,3,23" name="mips_cpu_harvard plus_four_adder a" dtype_id="2"/>
        <tracedecl fl="d3" loc="d,3,24,3,25" name="mips_cpu_harvard plus_four_adder b" dtype_id="2"/>
        <tracedecl fl="d4" loc="d,4,23,4,24" name="mips_cpu_harvard plus_four_adder z" dtype_id="2"/>
        <tracedecl fl="i3" loc="i,3,12,3,21" name="mips_cpu_harvard program_counter_multiplexer BUS_WIDTH" dtype_id="13"/>
        <tracedecl fl="i6" loc="i,6,14,6,21" name="mips_cpu_harvard program_counter_multiplexer control" dtype_id="1"/>
        <tracedecl fl="i7" loc="i,7,30,7,37" name="mips_cpu_harvard program_counter_multiplexer input_0" dtype_id="2"/>
        <tracedecl fl="i8" loc="i,8,30,8,37" name="mips_cpu_harvard program_counter_multiplexer input_1" dtype_id="2"/>
        <tracedecl fl="i10" loc="i,10,31,10,39" name="mips_cpu_harvard program_counter_multiplexer resolved" dtype_id="2"/>
        <tracedecl fl="i3" loc="i,3,12,3,21" name="mips_cpu_harvard program_counter_multiplexer_two BUS_WIDTH" dtype_id="13"/>
        <tracedecl fl="i6" loc="i,6,14,6,21" name="mips_cpu_harvard program_counter_multiplexer_two control" dtype_id="1"/>
        <tracedecl fl="i7" loc="i,7,30,7,37" name="mips_cpu_harvard program_counter_multiplexer_two input_0" dtype_id="2"/>
        <tracedecl fl="i8" loc="i,8,30,8,37" name="mips_cpu_harvard program_counter_multiplexer_two input_1" dtype_id="2"/>
        <tracedecl fl="i10" loc="i,10,31,10,39" name="mips_cpu_harvard program_counter_multiplexer_two resolved" dtype_id="2"/>
        <tracedecl fl="o3" loc="o,3,15,3,18" name="mips_cpu_harvard fetch_decode_register clk" dtype_id="1"/>
        <tracedecl fl="o4" loc="o,4,14,4,20" name="mips_cpu_harvard fetch_decode_register enable" dtype_id="1"/>
        <tracedecl fl="o5" loc="o,5,15,5,20" name="mips_cpu_harvard fetch_decode_register clear" dtype_id="1"/>
        <tracedecl fl="o6" loc="o,6,14,6,19" name="mips_cpu_harvard fetch_decode_register reset" dtype_id="1"/>
        <tracedecl fl="o8" loc="o,8,21,8,38" name="mips_cpu_harvard fetch_decode_register instruction_fetch" dtype_id="2"/>
        <tracedecl fl="o9" loc="o,9,21,9,52" name="mips_cpu_harvard fetch_decode_register program_counter_plus_four_fetch" dtype_id="2"/>
        <tracedecl fl="o11" loc="o,11,22,11,40" name="mips_cpu_harvard fetch_decode_register instruction_decode" dtype_id="2"/>
        <tracedecl fl="o12" loc="o,12,22,12,54" name="mips_cpu_harvard fetch_decode_register program_counter_plus_four_decode" dtype_id="2"/>
        <tracedecl fl="f3" loc="f,3,21,3,32" name="mips_cpu_harvard control_unit instruction" dtype_id="2"/>
        <tracedecl fl="f5" loc="f,5,17,5,31" name="mips_cpu_harvard control_unit register_write" dtype_id="1"/>
        <tracedecl fl="f6" loc="f,6,17,6,35" name="mips_cpu_harvard control_unit memory_to_register" dtype_id="1"/>
        <tracedecl fl="f7" loc="f,7,17,7,29" name="mips_cpu_harvard control_unit memory_write" dtype_id="1"/>
        <tracedecl fl="f8" loc="f,8,21,8,30" name="mips_cpu_harvard control_unit ALU_src_B" dtype_id="3"/>
        <tracedecl fl="f9" loc="f,9,21,9,41" name="mips_cpu_harvard control_unit register_destination" dtype_id="3"/>
        <tracedecl fl="f10" loc="f,10,17,10,23" name="mips_cpu_harvard control_unit branch" dtype_id="1"/>
        <tracedecl fl="f11" loc="f,11,22,11,34" name="mips_cpu_harvard control_unit ALU_function" dtype_id="4"/>
        <tracedecl fl="f12" loc="f,12,17,12,49" name="mips_cpu_harvard control_unit program_counter_multiplexer_jump" dtype_id="1"/>
        <tracedecl fl="f13" loc="f,13,16,13,29" name="mips_cpu_harvard control_unit j_instruction" dtype_id="1"/>
        <tracedecl fl="f14" loc="f,14,16,14,33" name="mips_cpu_harvard control_unit LO_register_write" dtype_id="1"/>
        <tracedecl fl="f15" loc="f,15,16,15,33" name="mips_cpu_harvard control_unit HI_register_write" dtype_id="1"/>
        <tracedecl fl="f16" loc="f,16,16,16,27" name="mips_cpu_harvard control_unit using_HI_LO" dtype_id="1"/>
        <tracedecl fl="f19" loc="f,19,14,19,16" name="mips_cpu_harvard control_unit op" dtype_id="4"/>
        <tracedecl fl="f20" loc="f,20,14,20,16" name="mips_cpu_harvard control_unit rt" dtype_id="5"/>
        <tracedecl fl="f21" loc="f,21,14,21,19" name="mips_cpu_harvard control_unit funct" dtype_id="4"/>
        <tracedecl fl="g3" loc="g,3,23,3,25" name="mips_cpu_harvard reg_output_comparator op" dtype_id="4"/>
        <tracedecl fl="g4" loc="g,4,21,4,23" name="mips_cpu_harvard reg_output_comparator rt" dtype_id="5"/>
        <tracedecl fl="g5" loc="g,5,23,5,24" name="mips_cpu_harvard reg_output_comparator a" dtype_id="2"/>
        <tracedecl fl="g6" loc="g,6,23,6,24" name="mips_cpu_harvard reg_output_comparator b" dtype_id="2"/>
        <tracedecl fl="g7" loc="g,7,16,7,17" name="mips_cpu_harvard reg_output_comparator c" dtype_id="1"/>
        <tracedecl fl="d3" loc="d,3,22,3,23" name="mips_cpu_harvard adder_decode a" dtype_id="2"/>
        <tracedecl fl="d3" loc="d,3,24,3,25" name="mips_cpu_harvard adder_decode b" dtype_id="2"/>
        <tracedecl fl="d4" loc="d,4,23,4,24" name="mips_cpu_harvard adder_decode z" dtype_id="2"/>
        <tracedecl fl="m3" loc="m,3,15,3,18" name="mips_cpu_harvard decode_execute_register clk" dtype_id="1"/>
        <tracedecl fl="m4" loc="m,4,15,4,20" name="mips_cpu_harvard decode_execute_register clear" dtype_id="1"/>
        <tracedecl fl="m5" loc="m,5,14,5,19" name="mips_cpu_harvard decode_execute_register reset" dtype_id="1"/>
        <tracedecl fl="m8" loc="m,8,17,8,38" name="mips_cpu_harvard decode_execute_register register_write_decode" dtype_id="1"/>
        <tracedecl fl="m9" loc="m,9,17,9,42" name="mips_cpu_harvard decode_execute_register memory_to_register_decode" dtype_id="1"/>
        <tracedecl fl="m10" loc="m,10,16,10,35" name="mips_cpu_harvard decode_execute_register memory_write_decode" dtype_id="1"/>
        <tracedecl fl="m11" loc="m,11,21,11,37" name="mips_cpu_harvard decode_execute_register ALU_src_B_decode" dtype_id="3"/>
        <tracedecl fl="m12" loc="m,12,21,12,48" name="mips_cpu_harvard decode_execute_register register_destination_decode" dtype_id="3"/>
        <tracedecl fl="m13" loc="m,13,16,13,40" name="mips_cpu_harvard decode_execute_register HI_register_write_decode" dtype_id="1"/>
        <tracedecl fl="m14" loc="m,14,16,14,40" name="mips_cpu_harvard decode_execute_register LO_register_write_decode" dtype_id="1"/>
        <tracedecl fl="m15" loc="m,15,21,15,40" name="mips_cpu_harvard decode_execute_register ALU_function_decode" dtype_id="4"/>
        <tracedecl fl="m16" loc="m,16,16,16,55" name="mips_cpu_harvard decode_execute_register program_counter_multiplexer_jump_decode" dtype_id="1"/>
        <tracedecl fl="m17" loc="m,17,16,17,36" name="mips_cpu_harvard decode_execute_register j_instruction_decode" dtype_id="1"/>
        <tracedecl fl="m18" loc="m,18,16,18,34" name="mips_cpu_harvard decode_execute_register using_HI_LO_decode" dtype_id="1"/>
        <tracedecl fl="m20" loc="m,20,18,20,40" name="mips_cpu_harvard decode_execute_register register_write_execute" dtype_id="1"/>
        <tracedecl fl="m21" loc="m,21,18,21,44" name="mips_cpu_harvard decode_execute_register memory_to_register_execute" dtype_id="1"/>
        <tracedecl fl="m22" loc="m,22,17,22,37" name="mips_cpu_harvard decode_execute_register memory_write_execute" dtype_id="1"/>
        <tracedecl fl="m23" loc="m,23,22,23,39" name="mips_cpu_harvard decode_execute_register ALU_src_B_execute" dtype_id="3"/>
        <tracedecl fl="m24" loc="m,24,22,24,50" name="mips_cpu_harvard decode_execute_register register_destination_execute" dtype_id="3"/>
        <tracedecl fl="m25" loc="m,25,17,25,42" name="mips_cpu_harvard decode_execute_register HI_register_write_execute" dtype_id="1"/>
        <tracedecl fl="m26" loc="m,26,17,26,42" name="mips_cpu_harvard decode_execute_register LO_register_write_execute" dtype_id="1"/>
        <tracedecl fl="m27" loc="m,27,22,27,42" name="mips_cpu_harvard decode_execute_register ALU_function_execute" dtype_id="4"/>
        <tracedecl fl="m28" loc="m,28,18,28,58" name="mips_cpu_harvard decode_execute_register program_counter_multiplexer_jump_execute" dtype_id="1"/>
        <tracedecl fl="m29" loc="m,29,17,29,38" name="mips_cpu_harvard decode_execute_register j_instruction_execute" dtype_id="1"/>
        <tracedecl fl="m30" loc="m,30,17,30,36" name="mips_cpu_harvard decode_execute_register using_HI_LO_execute" dtype_id="1"/>
        <tracedecl fl="m32" loc="m,32,22,32,31" name="mips_cpu_harvard decode_execute_register Rs_decode" dtype_id="5"/>
        <tracedecl fl="m33" loc="m,33,22,33,31" name="mips_cpu_harvard decode_execute_register Rt_decode" dtype_id="5"/>
        <tracedecl fl="m34" loc="m,34,21,34,30" name="mips_cpu_harvard decode_execute_register Rd_decode" dtype_id="5"/>
        <tracedecl fl="m35" loc="m,35,21,35,36" name="mips_cpu_harvard decode_execute_register sign_imm_decode" dtype_id="2"/>
        <tracedecl fl="m37" loc="m,37,23,37,33" name="mips_cpu_harvard decode_execute_register Rs_execute" dtype_id="5"/>
        <tracedecl fl="m38" loc="m,38,22,38,32" name="mips_cpu_harvard decode_execute_register Rt_execute" dtype_id="5"/>
        <tracedecl fl="m39" loc="m,39,22,39,32" name="mips_cpu_harvard decode_execute_register Rd_execute" dtype_id="5"/>
        <tracedecl fl="m40" loc="m,40,22,40,38" name="mips_cpu_harvard decode_execute_register sign_imm_execute" dtype_id="2"/>
        <tracedecl fl="m43" loc="m,43,21,43,33" name="mips_cpu_harvard decode_execute_register src_A_decode" dtype_id="2"/>
        <tracedecl fl="m44" loc="m,44,21,44,33" name="mips_cpu_harvard decode_execute_register src_B_decode" dtype_id="2"/>
        <tracedecl fl="m45" loc="m,45,22,45,54" name="mips_cpu_harvard decode_execute_register program_counter_plus_four_decode" dtype_id="2"/>
        <tracedecl fl="m46" loc="m,46,21,46,45" name="mips_cpu_harvard decode_execute_register j_program_counter_decode" dtype_id="2"/>
        <tracedecl fl="m48" loc="m,48,22,48,35" name="mips_cpu_harvard decode_execute_register src_A_execute" dtype_id="2"/>
        <tracedecl fl="m49" loc="m,49,22,49,35" name="mips_cpu_harvard decode_execute_register src_B_execute" dtype_id="2"/>
        <tracedecl fl="m50" loc="m,50,23,50,56" name="mips_cpu_harvard decode_execute_register program_counter_plus_four_execute" dtype_id="2"/>
        <tracedecl fl="m51" loc="m,51,22,51,47" name="mips_cpu_harvard decode_execute_register j_program_counter_execute" dtype_id="2"/>
        <tracedecl fl="d3" loc="d,3,22,3,23" name="mips_cpu_harvard plus_four_adder_execute a" dtype_id="2"/>
        <tracedecl fl="d3" loc="d,3,24,3,25" name="mips_cpu_harvard plus_four_adder_execute b" dtype_id="2"/>
        <tracedecl fl="d4" loc="d,4,23,4,24" name="mips_cpu_harvard plus_four_adder_execute z" dtype_id="2"/>
        <tracedecl fl="j3" loc="j,3,12,3,21" name="mips_cpu_harvard write_register_execute_mux BUS_WIDTH" dtype_id="13"/>
        <tracedecl fl="j6" loc="j,6,23,6,30" name="mips_cpu_harvard write_register_execute_mux control" dtype_id="3"/>
        <tracedecl fl="j7" loc="j,7,31,7,38" name="mips_cpu_harvard write_register_execute_mux input_0" dtype_id="5"/>
        <tracedecl fl="j8" loc="j,8,31,8,38" name="mips_cpu_harvard write_register_execute_mux input_1" dtype_id="5"/>
        <tracedecl fl="j9" loc="j,9,31,9,38" name="mips_cpu_harvard write_register_execute_mux input_2" dtype_id="5"/>
        <tracedecl fl="j10" loc="j,10,31,10,38" name="mips_cpu_harvard write_register_execute_mux input_3" dtype_id="5"/>
        <tracedecl fl="j12" loc="j,12,31,12,39" name="mips_cpu_harvard write_register_execute_mux resolved" dtype_id="5"/>
        <tracedecl fl="q2" loc="q,2,20,2,37" name="mips_cpu_harvard alu_input_mux ALU_src_B_execute" dtype_id="3"/>
        <tracedecl fl="q3" loc="q,3,20,3,39" name="mips_cpu_harvard alu_input_mux forward_one_execute" dtype_id="6"/>
        <tracedecl fl="q4" loc="q,4,20,4,39" name="mips_cpu_harvard alu_input_mux forward_two_execute" dtype_id="6"/>
        <tracedecl fl="q6" loc="q,6,21,6,36" name="mips_cpu_harvard alu_input_mux read_data_1_reg" dtype_id="2"/>
        <tracedecl fl="q7" loc="q,7,21,7,37" name="mips_cpu_harvard alu_input_mux result_writeback" dtype_id="2"/>
        <tracedecl fl="q8" loc="q,8,21,8,38" name="mips_cpu_harvard alu_input_mux ALU_output_memory" dtype_id="2"/>
        <tracedecl fl="q9" loc="q,9,21,9,40" name="mips_cpu_harvard alu_input_mux LO_result_writeback" dtype_id="2"/>
        <tracedecl fl="q10" loc="q,10,21,10,41" name="mips_cpu_harvard alu_input_mux ALU_LO_output_memory" dtype_id="2"/>
        <tracedecl fl="q11" loc="q,11,21,11,36" name="mips_cpu_harvard alu_input_mux read_data_2_reg" dtype_id="2"/>
        <tracedecl fl="q12" loc="q,12,21,12,41" name="mips_cpu_harvard alu_input_mux ALU_HI_output_memory" dtype_id="2"/>
        <tracedecl fl="q13" loc="q,13,21,13,40" name="mips_cpu_harvard alu_input_mux HI_result_writeback" dtype_id="2"/>
        <tracedecl fl="q14" loc="q,14,21,14,37" name="mips_cpu_harvard alu_input_mux sign_imm_execute" dtype_id="2"/>
        <tracedecl fl="q15" loc="q,15,21,15,55" name="mips_cpu_harvard alu_input_mux program_counter_plus_eight_execute" dtype_id="2"/>
        <tracedecl fl="q17" loc="q,17,22,17,39" name="mips_cpu_harvard alu_input_mux src_A_ALU_execute" dtype_id="2"/>
        <tracedecl fl="q18" loc="q,18,23,18,40" name="mips_cpu_harvard alu_input_mux src_B_ALU_execute" dtype_id="2"/>
        <tracedecl fl="q21" loc="q,21,15,21,30" name="mips_cpu_harvard alu_input_mux src_mux_input_0" dtype_id="2"/>
        <tracedecl fl="e4" loc="e,4,22,4,35" name="mips_cpu_harvard alu ALU_operation" dtype_id="4"/>
        <tracedecl fl="e5" loc="e,5,22,5,29" name="mips_cpu_harvard alu input_1" dtype_id="2"/>
        <tracedecl fl="e6" loc="e,6,21,6,28" name="mips_cpu_harvard alu input_2" dtype_id="2"/>
        <tracedecl fl="e8" loc="e,8,22,8,32" name="mips_cpu_harvard alu ALU_output" dtype_id="2"/>
        <tracedecl fl="e9" loc="e,9,22,9,35" name="mips_cpu_harvard alu ALU_HI_output" dtype_id="2"/>
        <tracedecl fl="e10" loc="e,10,22,10,35" name="mips_cpu_harvard alu ALU_LO_output" dtype_id="2"/>
        <tracedecl fl="e14" loc="e,14,14,14,26" name="mips_cpu_harvard alu shift_amount" dtype_id="5"/>
        <tracedecl fl="e15" loc="e,15,15,15,35" name="mips_cpu_harvard alu sign_extened_input_1" dtype_id="8"/>
        <tracedecl fl="e16" loc="e,16,15,16,35" name="mips_cpu_harvard alu sign_extened_input_2" dtype_id="8"/>
        <tracedecl fl="e17" loc="e,17,15,17,31" name="mips_cpu_harvard alu extended_input_1" dtype_id="8"/>
        <tracedecl fl="e18" loc="e,18,15,18,31" name="mips_cpu_harvard alu extended_input_2" dtype_id="8"/>
        <tracedecl fl="e19" loc="e,19,15,19,31" name="mips_cpu_harvard alu ALU_HI_LO_output" dtype_id="8"/>
        <tracedecl fl="n3" loc="n,3,15,3,18" name="mips_cpu_harvard execute_memory_register clk" dtype_id="1"/>
        <tracedecl fl="n4" loc="n,4,14,4,19" name="mips_cpu_harvard execute_memory_register reset" dtype_id="1"/>
        <tracedecl fl="n7" loc="n,7,17,7,39" name="mips_cpu_harvard execute_memory_register register_write_execute" dtype_id="1"/>
        <tracedecl fl="n8" loc="n,8,17,8,43" name="mips_cpu_harvard execute_memory_register memory_to_register_execute" dtype_id="1"/>
        <tracedecl fl="n9" loc="n,9,16,9,36" name="mips_cpu_harvard execute_memory_register memory_write_execute" dtype_id="1"/>
        <tracedecl fl="n10" loc="n,10,16,10,41" name="mips_cpu_harvard execute_memory_register HI_register_write_execute" dtype_id="1"/>
        <tracedecl fl="n11" loc="n,11,16,11,41" name="mips_cpu_harvard execute_memory_register LO_register_write_execute" dtype_id="1"/>
        <tracedecl fl="n12" loc="n,12,17,12,57" name="mips_cpu_harvard execute_memory_register program_counter_multiplexer_jump_execute" dtype_id="1"/>
        <tracedecl fl="n13" loc="n,13,16,13,37" name="mips_cpu_harvard execute_memory_register j_instruction_execute" dtype_id="1"/>
        <tracedecl fl="n15" loc="n,15,18,15,39" name="mips_cpu_harvard execute_memory_register register_write_memory" dtype_id="1"/>
        <tracedecl fl="n16" loc="n,16,18,16,43" name="mips_cpu_harvard execute_memory_register memory_to_register_memory" dtype_id="1"/>
        <tracedecl fl="n17" loc="n,17,17,17,36" name="mips_cpu_harvard execute_memory_register memory_write_memory" dtype_id="1"/>
        <tracedecl fl="n18" loc="n,18,18,18,42" name="mips_cpu_harvard execute_memory_register HI_register_write_memory" dtype_id="1"/>
        <tracedecl fl="n19" loc="n,19,17,19,41" name="mips_cpu_harvard execute_memory_register LO_register_write_memory" dtype_id="1"/>
        <tracedecl fl="n20" loc="n,20,18,20,57" name="mips_cpu_harvard execute_memory_register program_counter_multiplexer_jump_memory" dtype_id="1"/>
        <tracedecl fl="n21" loc="n,21,17,21,37" name="mips_cpu_harvard execute_memory_register j_instruction_memory" dtype_id="1"/>
        <tracedecl fl="n24" loc="n,24,21,24,39" name="mips_cpu_harvard execute_memory_register ALU_output_execute" dtype_id="2"/>
        <tracedecl fl="n25" loc="n,25,21,25,42" name="mips_cpu_harvard execute_memory_register ALU_HI_output_execute" dtype_id="2"/>
        <tracedecl fl="n26" loc="n,26,21,26,42" name="mips_cpu_harvard execute_memory_register ALU_LO_output_execute" dtype_id="2"/>
        <tracedecl fl="n27" loc="n,27,21,27,39" name="mips_cpu_harvard execute_memory_register write_data_execute" dtype_id="2"/>
        <tracedecl fl="n28" loc="n,28,21,28,43" name="mips_cpu_harvard execute_memory_register write_register_execute" dtype_id="5"/>
        <tracedecl fl="n29" loc="n,29,21,29,46" name="mips_cpu_harvard execute_memory_register j_program_counter_execute" dtype_id="2"/>
        <tracedecl fl="n31" loc="n,31,22,31,39" name="mips_cpu_harvard execute_memory_register ALU_output_memory" dtype_id="2"/>
        <tracedecl fl="n32" loc="n,32,22,32,42" name="mips_cpu_harvard execute_memory_register ALU_HI_output_memory" dtype_id="2"/>
        <tracedecl fl="n33" loc="n,33,22,33,42" name="mips_cpu_harvard execute_memory_register ALU_LO_output_memory" dtype_id="2"/>
        <tracedecl fl="n34" loc="n,34,22,34,39" name="mips_cpu_harvard execute_memory_register write_data_memory" dtype_id="2"/>
        <tracedecl fl="n35" loc="n,35,22,35,43" name="mips_cpu_harvard execute_memory_register write_register_memory" dtype_id="5"/>
        <tracedecl fl="n36" loc="n,36,22,36,46" name="mips_cpu_harvard execute_memory_register j_program_counter_memory" dtype_id="2"/>
        <tracedecl fl="i3" loc="i,3,12,3,21" name="mips_cpu_harvard register_file_memory_mux BUS_WIDTH" dtype_id="13"/>
        <tracedecl fl="i6" loc="i,6,14,6,21" name="mips_cpu_harvard register_file_memory_mux control" dtype_id="1"/>
        <tracedecl fl="i7" loc="i,7,30,7,37" name="mips_cpu_harvard register_file_memory_mux input_0" dtype_id="2"/>
        <tracedecl fl="i8" loc="i,8,30,8,37" name="mips_cpu_harvard register_file_memory_mux input_1" dtype_id="2"/>
        <tracedecl fl="i10" loc="i,10,31,10,39" name="mips_cpu_harvard register_file_memory_mux resolved" dtype_id="2"/>
        <tracedecl fl="p3" loc="p,3,15,3,18" name="mips_cpu_harvard memory_writeback_register clk" dtype_id="1"/>
        <tracedecl fl="p4" loc="p,4,14,4,19" name="mips_cpu_harvard memory_writeback_register reset" dtype_id="1"/>
        <tracedecl fl="p7" loc="p,7,17,7,38" name="mips_cpu_harvard memory_writeback_register register_write_memory" dtype_id="1"/>
        <tracedecl fl="p8" loc="p,8,17,8,42" name="mips_cpu_harvard memory_writeback_register memory_to_register_memory" dtype_id="1"/>
        <tracedecl fl="p9" loc="p,9,17,9,41" name="mips_cpu_harvard memory_writeback_register HI_register_write_memory" dtype_id="1"/>
        <tracedecl fl="p10" loc="p,10,16,10,40" name="mips_cpu_harvard memory_writeback_register LO_register_write_memory" dtype_id="1"/>
        <tracedecl fl="p12" loc="p,12,18,12,42" name="mips_cpu_harvard memory_writeback_register register_write_writeback" dtype_id="1"/>
        <tracedecl fl="p13" loc="p,13,18,13,46" name="mips_cpu_harvard memory_writeback_register memory_to_register_writeback" dtype_id="1"/>
        <tracedecl fl="p14" loc="p,14,17,14,44" name="mips_cpu_harvard memory_writeback_register HI_register_write_writeback" dtype_id="1"/>
        <tracedecl fl="p15" loc="p,15,17,15,44" name="mips_cpu_harvard memory_writeback_register LO_register_write_writeback" dtype_id="1"/>
        <tracedecl fl="p18" loc="p,18,21,18,38" name="mips_cpu_harvard memory_writeback_register ALU_output_memory" dtype_id="2"/>
        <tracedecl fl="p19" loc="p,19,21,19,42" name="mips_cpu_harvard memory_writeback_register write_register_memory" dtype_id="5"/>
        <tracedecl fl="p20" loc="p,20,22,20,42" name="mips_cpu_harvard memory_writeback_register ALU_HI_output_memory" dtype_id="2"/>
        <tracedecl fl="p21" loc="p,21,21,21,41" name="mips_cpu_harvard memory_writeback_register ALU_LO_output_memory" dtype_id="2"/>
        <tracedecl fl="p22" loc="p,22,22,22,38" name="mips_cpu_harvard memory_writeback_register read_data_memory" dtype_id="2"/>
        <tracedecl fl="p24" loc="p,24,22,24,42" name="mips_cpu_harvard memory_writeback_register ALU_output_writeback" dtype_id="2"/>
        <tracedecl fl="p25" loc="p,25,22,25,46" name="mips_cpu_harvard memory_writeback_register write_register_writeback" dtype_id="5"/>
        <tracedecl fl="p26" loc="p,26,22,26,45" name="mips_cpu_harvard memory_writeback_register ALU_HI_output_writeback" dtype_id="2"/>
        <tracedecl fl="p27" loc="p,27,22,27,45" name="mips_cpu_harvard memory_writeback_register ALU_LO_output_writeback" dtype_id="2"/>
        <tracedecl fl="p28" loc="p,28,22,28,41" name="mips_cpu_harvard memory_writeback_register read_data_writeback" dtype_id="2"/>
        <tracedecl fl="i3" loc="i,3,12,3,21" name="mips_cpu_harvard writeback_mux BUS_WIDTH" dtype_id="13"/>
        <tracedecl fl="i6" loc="i,6,14,6,21" name="mips_cpu_harvard writeback_mux control" dtype_id="1"/>
        <tracedecl fl="i7" loc="i,7,30,7,37" name="mips_cpu_harvard writeback_mux input_0" dtype_id="2"/>
        <tracedecl fl="i8" loc="i,8,30,8,37" name="mips_cpu_harvard writeback_mux input_1" dtype_id="2"/>
        <tracedecl fl="i10" loc="i,10,31,10,39" name="mips_cpu_harvard writeback_mux resolved" dtype_id="2"/>
        <tracedecl fl="h2" loc="h,2,16,2,29" name="mips_cpu_harvard hazard_unit branch_decode" dtype_id="1"/>
        <tracedecl fl="h3" loc="h,3,20,3,29" name="mips_cpu_harvard hazard_unit Rs_decode" dtype_id="5"/>
        <tracedecl fl="h4" loc="h,4,20,4,29" name="mips_cpu_harvard hazard_unit Rt_decode" dtype_id="5"/>
        <tracedecl fl="h5" loc="h,5,20,5,30" name="mips_cpu_harvard hazard_unit Rs_execute" dtype_id="5"/>
        <tracedecl fl="h6" loc="h,6,20,6,30" name="mips_cpu_harvard hazard_unit Rt_execute" dtype_id="5"/>
        <tracedecl fl="h7" loc="h,7,20,7,42" name="mips_cpu_harvard hazard_unit write_register_execute" dtype_id="5"/>
        <tracedecl fl="h8" loc="h,8,15,8,41" name="mips_cpu_harvard hazard_unit memory_to_register_execute" dtype_id="1"/>
        <tracedecl fl="h9" loc="h,9,15,9,37" name="mips_cpu_harvard hazard_unit register_write_execute" dtype_id="1"/>
        <tracedecl fl="h10" loc="h,10,20,10,41" name="mips_cpu_harvard hazard_unit write_register_memory" dtype_id="5"/>
        <tracedecl fl="h11" loc="h,11,16,11,41" name="mips_cpu_harvard hazard_unit memory_to_register_memory" dtype_id="1"/>
        <tracedecl fl="h12" loc="h,12,15,12,36" name="mips_cpu_harvard hazard_unit register_write_memory" dtype_id="1"/>
        <tracedecl fl="h13" loc="h,13,20,13,44" name="mips_cpu_harvard hazard_unit write_register_writeback" dtype_id="5"/>
        <tracedecl fl="h14" loc="h,14,15,14,39" name="mips_cpu_harvard hazard_unit register_write_writeback" dtype_id="1"/>
        <tracedecl fl="h15" loc="h,15,15,15,55" name="mips_cpu_harvard hazard_unit program_counter_multiplexer_jump_execute" dtype_id="1"/>
        <tracedecl fl="h16" loc="h,16,15,16,39" name="mips_cpu_harvard hazard_unit HI_register_write_memory" dtype_id="1"/>
        <tracedecl fl="h17" loc="h,17,15,17,39" name="mips_cpu_harvard hazard_unit LO_register_write_memory" dtype_id="1"/>
        <tracedecl fl="h18" loc="h,18,15,18,42" name="mips_cpu_harvard hazard_unit LO_register_write_writeback" dtype_id="1"/>
        <tracedecl fl="h19" loc="h,19,15,19,42" name="mips_cpu_harvard hazard_unit HI_register_write_writeback" dtype_id="1"/>
        <tracedecl fl="h20" loc="h,20,15,20,34" name="mips_cpu_harvard hazard_unit using_HI_LO_execute" dtype_id="1"/>
        <tracedecl fl="h22" loc="h,22,17,22,28" name="mips_cpu_harvard hazard_unit stall_fetch" dtype_id="1"/>
        <tracedecl fl="h23" loc="h,23,17,23,29" name="mips_cpu_harvard hazard_unit stall_decode" dtype_id="1"/>
        <tracedecl fl="h24" loc="h,24,17,24,54" name="mips_cpu_harvard hazard_unit forward_register_file_output_A_decode" dtype_id="1"/>
        <tracedecl fl="h25" loc="h,25,17,25,54" name="mips_cpu_harvard hazard_unit forward_register_file_output_B_decode" dtype_id="1"/>
        <tracedecl fl="h26" loc="h,26,17,26,39" name="mips_cpu_harvard hazard_unit flush_execute_register" dtype_id="1"/>
        <tracedecl fl="h27" loc="h,27,21,27,59" name="mips_cpu_harvard hazard_unit forward_register_file_output_A_execute" dtype_id="6"/>
        <tracedecl fl="h28" loc="h,28,21,28,59" name="mips_cpu_harvard hazard_unit forward_register_file_output_B_execute" dtype_id="6"/>
        <tracedecl fl="h31" loc="h,31,8,31,15" name="mips_cpu_harvard hazard_unit lwstall" dtype_id="1"/>
        <tracedecl fl="h32" loc="h,32,8,32,19" name="mips_cpu_harvard hazard_unit branchstall" dtype_id="1"/>
      </cfunc>
      <cfunc fl="c468" loc="c,468,22,468,23" name="_combo__TOP__1">
        <contassign fl="c468" loc="c,468,22,468,23" dtype_id="10">
          <and fl="c468" loc="c,468,28,468,30" dtype_id="10">
            <ccast fl="c468" loc="c,468,24,468,27" dtype_id="10">
              <varref fl="c468" loc="c,468,24,468,27" name="clk" dtype_id="10"/>
            </ccast>
            <ccast fl="c468" loc="c,468,31,468,41" dtype_id="10">
              <varref fl="c468" loc="c,468,31,468,41" name="clk_enable" dtype_id="10"/>
            </ccast>
          </and>
          <varref fl="c468" loc="c,468,9,468,21" name="mips_cpu_harvard.internal_clk" dtype_id="10"/>
        </contassign>
      </cfunc>
      <cfunc fl="c468" loc="c,468,22,468,23" name="_settle__TOP__2">
        <contassign fl="c468" loc="c,468,22,468,23" dtype_id="10">
          <and fl="c468" loc="c,468,28,468,30" dtype_id="10">
            <ccast fl="c468" loc="c,468,24,468,27" dtype_id="10">
              <varref fl="c468" loc="c,468,24,468,27" name="clk" dtype_id="10"/>
            </ccast>
            <ccast fl="c468" loc="c,468,31,468,41" dtype_id="10">
              <varref fl="c468" loc="c,468,31,468,41" name="clk_enable" dtype_id="10"/>
            </ccast>
          </and>
          <varref fl="c468" loc="c,468,9,468,21" name="mips_cpu_harvard.internal_clk" dtype_id="10"/>
        </contassign>
        <contassign fl="c169" loc="c,169,24,169,25" dtype_id="2">
          <varref fl="c169" loc="c,169,26,169,43" name="mips_cpu_harvard.write_data_memory" dtype_id="2"/>
          <varref fl="c169" loc="c,169,9,169,23" name="data_writedata" dtype_id="2"/>
        </contassign>
        <contassign fl="c170" loc="c,170,20,170,21" dtype_id="10">
          <varref fl="c170" loc="c,170,22,170,41" name="mips_cpu_harvard.memory_write_memory" dtype_id="10"/>
          <varref fl="c170" loc="c,170,9,170,19" name="data_write" dtype_id="10"/>
        </contassign>
        <contassign fl="l23" loc="l,23,25,23,26" dtype_id="2">
          <arraysel fl="l23" loc="l,23,36,23,37" dtype_id="2">
            <varref fl="l23" loc="l,23,27,23,36" name="mips_cpu_harvard.register_file.registers" dtype_id="7"/>
            <const fl="l23" loc="l,23,37,23,38" name="5&apos;h2" dtype_id="14"/>
          </arraysel>
          <varref fl="l23" loc="l,23,9,23,24" name="register_v0" dtype_id="2"/>
        </contassign>
        <contassign fl="i13" loc="i,13,18,13,19" dtype_id="2">
          <cond fl="i13" loc="i,13,30,13,31" dtype_id="2">
            <ccast fl="i13" loc="i,13,21,13,28" dtype_id="10">
              <varref fl="i13" loc="i,13,21,13,28" name="mips_cpu_harvard.memory_to_register_writeback" dtype_id="10"/>
            </ccast>
            <varref fl="i13" loc="i,13,32,13,39" name="mips_cpu_harvard.read_data_writeback" dtype_id="2"/>
            <varref fl="i13" loc="i,13,42,13,49" name="mips_cpu_harvard.ALU_output_writeback" dtype_id="2"/>
          </cond>
          <varref fl="i13" loc="i,13,9,13,17" name="mips_cpu_harvard.result_writeback" dtype_id="2"/>
        </contassign>
        <contassign fl="c168" loc="c,168,22,168,23" dtype_id="2">
          <varref fl="c168" loc="c,168,24,168,41" name="mips_cpu_harvard.ALU_output_memory" dtype_id="2"/>
          <varref fl="c168" loc="c,168,9,168,21" name="data_address" dtype_id="2"/>
        </contassign>
        <contassign fl="c171" loc="c,171,19,171,20" dtype_id="10">
          <varref fl="c171" loc="c,171,21,171,46" name="mips_cpu_harvard.memory_to_register_memory" dtype_id="10"/>
          <varref fl="c171" loc="c,171,9,171,18" name="data_read" dtype_id="10"/>
        </contassign>
        <comment fl="j15" loc="j,15,2,15,13" name="ALWAYS"/>
        <assign fl="j20" loc="j,20,21,20,22" dtype_id="15">
          <cond fl="c332" loc="c,332,12,332,13" dtype_id="15">
            <and fl="j16" loc="j,16,8,16,15" dtype_id="2">
              <const fl="j16" loc="j,16,8,16,15" name="32&apos;h2" dtype_id="2"/>
              <ccast fl="j16" loc="j,16,8,16,15" dtype_id="16">
                <varref fl="j16" loc="j,16,8,16,15" name="mips_cpu_harvard.register_destination_execute" dtype_id="16"/>
              </ccast>
            </and>
            <cond fl="c332" loc="c,332,12,332,13" dtype_id="15">
              <and fl="j16" loc="j,16,8,16,15" dtype_id="17">
                <const fl="j16" loc="j,16,8,16,15" name="32&apos;h1" dtype_id="2"/>
                <ccast fl="j16" loc="j,16,8,16,15" dtype_id="10">
                  <varref fl="j16" loc="j,16,8,16,15" name="mips_cpu_harvard.register_destination_execute" dtype_id="17"/>
                </ccast>
              </and>
              <const fl="c332" loc="c,332,12,332,13" name="5&apos;h0" dtype_id="15"/>
              <const fl="c331" loc="c,331,12,331,20" name="5&apos;h1f" dtype_id="15"/>
            </cond>
            <cond fl="j18" loc="j,18,23,18,30" dtype_id="15">
              <and fl="j16" loc="j,16,8,16,15" dtype_id="17">
                <const fl="j16" loc="j,16,8,16,15" name="32&apos;h1" dtype_id="2"/>
                <ccast fl="j16" loc="j,16,8,16,15" dtype_id="10">
                  <varref fl="j16" loc="j,16,8,16,15" name="mips_cpu_harvard.register_destination_execute" dtype_id="17"/>
                </ccast>
              </and>
              <ccast fl="j18" loc="j,18,23,18,30" dtype_id="15">
                <varref fl="j18" loc="j,18,23,18,30" name="mips_cpu_harvard.Rd_execute" dtype_id="15"/>
              </ccast>
              <ccast fl="j17" loc="j,17,24,17,31" dtype_id="15">
                <varref fl="j17" loc="j,17,24,17,31" name="mips_cpu_harvard.Rt_execute" dtype_id="15"/>
              </ccast>
            </cond>
          </cond>
          <varref fl="j20" loc="j,20,12,20,20" name="mips_cpu_harvard.write_register_execute" dtype_id="15"/>
        </assign>
        <contassign fl="c174" loc="c,174,23,174,24" dtype_id="2">
          <varref fl="c174" loc="c,174,25,174,46" name="mips_cpu_harvard.program_counter_fetch" dtype_id="2"/>
          <varref fl="c174" loc="c,174,9,174,22" name="instr_address" dtype_id="2"/>
        </contassign>
        <contassign fl="c469" loc="c,469,16,469,17" dtype_id="10">
          <neq fl="c469" loc="c,469,18,469,19" dtype_id="17">
            <const fl="k11" loc="k,11,29,11,30" name="32&apos;sh0" dtype_id="13"/>
            <varref fl="k11" loc="k,11,11,11,25" name="mips_cpu_harvard.program_counter_fetch" dtype_id="2"/>
          </neq>
          <varref fl="c469" loc="c,469,9,469,15" name="active" dtype_id="10"/>
        </contassign>
        <contassign fl="c267" loc="c,267,25,267,26" dtype_id="2">
          <or fl="c267" loc="c,267,47,267,48" dtype_id="2">
            <and fl="c267" loc="c,267,31,267,32" dtype_id="18">
              <const fl="c267" loc="c,267,47,267,48" name="32&apos;hffff0000" dtype_id="2"/>
              <shiftl fl="c267" loc="c,267,47,267,48" dtype_id="2">
                <negate fl="c267" loc="c,267,31,267,32" dtype_id="18">
                  <ccast fl="c267" loc="c,267,41,267,42" dtype_id="10">
                    <and fl="c267" loc="c,267,41,267,42" dtype_id="10">
                      <const fl="c267" loc="c,267,41,267,42" name="32&apos;h1" dtype_id="2"/>
                      <shiftr fl="c267" loc="c,267,41,267,42" dtype_id="10">
                        <varref fl="c73" loc="c,73,22,73,40" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                        <const fl="c267" loc="c,267,42,267,44" name="32&apos;hf" dtype_id="2"/>
                      </shiftr>
                    </and>
                  </ccast>
                </negate>
                <const fl="c267" loc="c,267,47,267,48" name="32&apos;h10" dtype_id="2"/>
              </shiftl>
            </and>
            <and fl="c73" loc="c,73,40,73,41" dtype_id="18">
              <const fl="c73" loc="c,73,40,73,41" name="32&apos;hffff" dtype_id="2"/>
              <varref fl="c73" loc="c,73,22,73,40" name="mips_cpu_harvard.instruction_decode" dtype_id="18"/>
            </and>
          </or>
          <varref fl="c267" loc="c,267,9,267,24" name="mips_cpu_harvard.sign_imm_decode" dtype_id="2"/>
        </contassign>
        <comment fl="h34" loc="h,34,2,34,13" name="ALWAYS"/>
        <assign fl="h37" loc="h,37,43,37,44" dtype_id="19">
          <cond fl="h37" loc="h,37,45,37,51" dtype_id="19">
            <and fl="h36" loc="h,36,65,36,67" dtype_id="10">
              <and fl="h36" loc="h,36,24,36,26" dtype_id="10">
                <neq fl="h36" loc="h,36,19,36,21" dtype_id="10">
                  <const fl="h36" loc="h,36,21,36,22" name="5&apos;h0" dtype_id="15"/>
                  <ccast fl="h36" loc="h,36,8,36,18" dtype_id="15">
                    <varref fl="h36" loc="h,36,8,36,18" name="mips_cpu_harvard.Rs_execute" dtype_id="15"/>
                  </ccast>
                </neq>
                <eq fl="h36" loc="h,36,39,36,41" dtype_id="10">
                  <ccast fl="h36" loc="h,36,28,36,38" dtype_id="15">
                    <varref fl="h36" loc="h,36,28,36,38" name="mips_cpu_harvard.Rs_execute" dtype_id="15"/>
                  </ccast>
                  <ccast fl="h36" loc="h,36,42,36,63" dtype_id="15">
                    <varref fl="h36" loc="h,36,42,36,63" name="mips_cpu_harvard.write_register_memory" dtype_id="15"/>
                  </ccast>
                </eq>
              </and>
              <ccast fl="h36" loc="h,36,68,36,89" dtype_id="10">
                <varref fl="h36" loc="h,36,68,36,89" name="mips_cpu_harvard.register_write_memory" dtype_id="10"/>
              </ccast>
            </and>
            <const fl="h37" loc="h,37,45,37,51" name="3&apos;h2" dtype_id="19"/>
            <cond fl="h39" loc="h,39,45,39,51" dtype_id="19">
              <and fl="h38" loc="h,38,35,38,37" dtype_id="10">
                <ccast fl="h38" loc="h,38,15,38,34" dtype_id="10">
                  <varref fl="h38" loc="h,38,15,38,34" name="mips_cpu_harvard.using_HI_LO_execute" dtype_id="10"/>
                </ccast>
                <ccast fl="h38" loc="h,38,38,38,62" dtype_id="10">
                  <varref fl="h38" loc="h,38,38,38,62" name="mips_cpu_harvard.LO_register_write_memory" dtype_id="10"/>
                </ccast>
              </and>
              <const fl="h39" loc="h,39,45,39,51" name="3&apos;h4" dtype_id="19"/>
              <cond fl="h41" loc="h,41,45,41,51" dtype_id="19">
                <and fl="h40" loc="h,40,77,40,79" dtype_id="10">
                  <and fl="h40" loc="h,40,33,40,35" dtype_id="10">
                    <neq fl="h40" loc="h,40,28,40,30" dtype_id="10">
                      <const fl="h40" loc="h,40,30,40,31" name="5&apos;h0" dtype_id="15"/>
                      <ccast fl="h40" loc="h,40,17,40,27" dtype_id="15">
                        <varref fl="h40" loc="h,40,17,40,27" name="mips_cpu_harvard.Rs_execute" dtype_id="15"/>
                      </ccast>
                    </neq>
                    <eq fl="h40" loc="h,40,48,40,50" dtype_id="10">
                      <ccast fl="h40" loc="h,40,37,40,47" dtype_id="15">
                        <varref fl="h40" loc="h,40,37,40,47" name="mips_cpu_harvard.Rs_execute" dtype_id="15"/>
                      </ccast>
                      <ccast fl="h40" loc="h,40,51,40,75" dtype_id="15">
                        <varref fl="h40" loc="h,40,51,40,75" name="mips_cpu_harvard.write_register_writeback" dtype_id="15"/>
                      </ccast>
                    </eq>
                  </and>
                  <ccast fl="h40" loc="h,40,80,40,104" dtype_id="10">
                    <varref fl="h40" loc="h,40,80,40,104" name="mips_cpu_harvard.register_write_writeback" dtype_id="10"/>
                  </ccast>
                </and>
                <const fl="h41" loc="h,41,45,41,51" name="3&apos;h1" dtype_id="19"/>
                <cond fl="h43" loc="h,43,45,43,51" dtype_id="19">
                  <and fl="h42" loc="h,42,36,42,38" dtype_id="10">
                    <ccast fl="h42" loc="h,42,16,42,35" dtype_id="10">
                      <varref fl="h42" loc="h,42,16,42,35" name="mips_cpu_harvard.using_HI_LO_execute" dtype_id="10"/>
                    </ccast>
                    <ccast fl="h42" loc="h,42,39,42,66" dtype_id="10">
                      <varref fl="h42" loc="h,42,39,42,66" name="mips_cpu_harvard.LO_register_write_writeback" dtype_id="10"/>
                    </ccast>
                  </and>
                  <const fl="h43" loc="h,43,45,43,51" name="3&apos;h3" dtype_id="19"/>
                  <const fl="h45" loc="h,45,45,45,51" name="3&apos;h0" dtype_id="19"/>
                </cond>
              </cond>
            </cond>
          </cond>
          <varref fl="h37" loc="h,37,4,37,42" name="mips_cpu_harvard.forward_A_execute" dtype_id="19"/>
        </assign>
        <comment fl="h34" loc="h,34,2,34,13" name="ALWAYS"/>
        <assign fl="h49" loc="h,49,43,49,44" dtype_id="19">
          <cond fl="h49" loc="h,49,45,49,51" dtype_id="19">
            <and fl="h48" loc="h,48,65,48,67" dtype_id="10">
              <and fl="h48" loc="h,48,24,48,26" dtype_id="10">
                <neq fl="h48" loc="h,48,19,48,21" dtype_id="10">
                  <const fl="h48" loc="h,48,21,48,22" name="5&apos;h0" dtype_id="15"/>
                  <ccast fl="h48" loc="h,48,8,48,18" dtype_id="15">
                    <varref fl="h48" loc="h,48,8,48,18" name="mips_cpu_harvard.Rt_execute" dtype_id="15"/>
                  </ccast>
                </neq>
                <eq fl="h48" loc="h,48,39,48,41" dtype_id="10">
                  <ccast fl="h48" loc="h,48,28,48,38" dtype_id="15">
                    <varref fl="h48" loc="h,48,28,48,38" name="mips_cpu_harvard.Rt_execute" dtype_id="15"/>
                  </ccast>
                  <ccast fl="h48" loc="h,48,42,48,63" dtype_id="15">
                    <varref fl="h48" loc="h,48,42,48,63" name="mips_cpu_harvard.write_register_memory" dtype_id="15"/>
                  </ccast>
                </eq>
              </and>
              <ccast fl="h48" loc="h,48,68,48,89" dtype_id="10">
                <varref fl="h48" loc="h,48,68,48,89" name="mips_cpu_harvard.register_write_memory" dtype_id="10"/>
              </ccast>
            </and>
            <const fl="h49" loc="h,49,45,49,51" name="3&apos;h2" dtype_id="19"/>
            <cond fl="h51" loc="h,51,45,51,51" dtype_id="19">
              <and fl="h50" loc="h,50,36,50,38" dtype_id="10">
                <ccast fl="h50" loc="h,50,16,50,35" dtype_id="10">
                  <varref fl="h50" loc="h,50,16,50,35" name="mips_cpu_harvard.using_HI_LO_execute" dtype_id="10"/>
                </ccast>
                <ccast fl="h50" loc="h,50,39,50,63" dtype_id="10">
                  <varref fl="h50" loc="h,50,39,50,63" name="mips_cpu_harvard.HI_register_write_memory" dtype_id="10"/>
                </ccast>
              </and>
              <const fl="h51" loc="h,51,45,51,51" name="3&apos;h4" dtype_id="19"/>
              <cond fl="h53" loc="h,53,45,53,51" dtype_id="19">
                <and fl="h52" loc="h,52,77,52,79" dtype_id="10">
                  <and fl="h52" loc="h,52,33,52,35" dtype_id="10">
                    <neq fl="h52" loc="h,52,28,52,30" dtype_id="10">
                      <const fl="h52" loc="h,52,30,52,31" name="5&apos;h0" dtype_id="15"/>
                      <ccast fl="h52" loc="h,52,17,52,27" dtype_id="15">
                        <varref fl="h52" loc="h,52,17,52,27" name="mips_cpu_harvard.Rt_execute" dtype_id="15"/>
                      </ccast>
                    </neq>
                    <eq fl="h52" loc="h,52,48,52,50" dtype_id="10">
                      <ccast fl="h52" loc="h,52,37,52,47" dtype_id="15">
                        <varref fl="h52" loc="h,52,37,52,47" name="mips_cpu_harvard.Rt_execute" dtype_id="15"/>
                      </ccast>
                      <ccast fl="h52" loc="h,52,51,52,75" dtype_id="15">
                        <varref fl="h52" loc="h,52,51,52,75" name="mips_cpu_harvard.write_register_writeback" dtype_id="15"/>
                      </ccast>
                    </eq>
                  </and>
                  <ccast fl="h52" loc="h,52,80,52,104" dtype_id="10">
                    <varref fl="h52" loc="h,52,80,52,104" name="mips_cpu_harvard.register_write_writeback" dtype_id="10"/>
                  </ccast>
                </and>
                <const fl="h53" loc="h,53,45,53,51" name="3&apos;h1" dtype_id="19"/>
                <cond fl="h55" loc="h,55,45,55,51" dtype_id="19">
                  <and fl="h54" loc="h,54,36,54,38" dtype_id="10">
                    <ccast fl="h54" loc="h,54,16,54,35" dtype_id="10">
                      <varref fl="h54" loc="h,54,16,54,35" name="mips_cpu_harvard.using_HI_LO_execute" dtype_id="10"/>
                    </ccast>
                    <ccast fl="h54" loc="h,54,39,54,66" dtype_id="10">
                      <varref fl="h54" loc="h,54,39,54,66" name="mips_cpu_harvard.HI_register_write_writeback" dtype_id="10"/>
                    </ccast>
                  </and>
                  <const fl="h55" loc="h,55,45,55,51" name="3&apos;h3" dtype_id="19"/>
                  <const fl="h57" loc="h,57,45,57,51" name="3&apos;h0" dtype_id="19"/>
                </cond>
              </cond>
            </cond>
          </cond>
          <varref fl="h49" loc="h,49,4,49,42" name="mips_cpu_harvard.forward_B_execute" dtype_id="19"/>
        </assign>
        <contassign fl="l19" loc="l,19,21,19,22" dtype_id="2">
          <arraysel fl="l19" loc="l,19,32,19,33" dtype_id="2">
            <varref fl="l19" loc="l,19,23,19,32" name="mips_cpu_harvard.register_file.registers" dtype_id="7"/>
            <and fl="c65" loc="c,65,45,65,46" dtype_id="15">
              <const fl="c65" loc="c,65,45,65,46" name="32&apos;h1f" dtype_id="2"/>
              <shiftr fl="c65" loc="c,65,45,65,46" dtype_id="15">
                <varref fl="c65" loc="c,65,27,65,45" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                <const fl="c65" loc="c,65,49,65,51" name="5&apos;h15" dtype_id="14"/>
              </shiftr>
            </and>
          </arraysel>
          <varref fl="l19" loc="l,19,9,19,20" name="mips_cpu_harvard.register_file_output_A_decode" dtype_id="2"/>
        </contassign>
        <contassign fl="l20" loc="l,20,21,20,22" dtype_id="2">
          <arraysel fl="l20" loc="l,20,32,20,33" dtype_id="2">
            <varref fl="l20" loc="l,20,23,20,32" name="mips_cpu_harvard.register_file.registers" dtype_id="7"/>
            <and fl="c68" loc="c,68,45,68,46" dtype_id="15">
              <const fl="c68" loc="c,68,45,68,46" name="32&apos;h1f" dtype_id="2"/>
              <shiftr fl="c68" loc="c,68,45,68,46" dtype_id="15">
                <varref fl="c68" loc="c,68,27,68,45" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                <const fl="c68" loc="c,68,49,68,51" name="5&apos;h10" dtype_id="14"/>
              </shiftr>
            </and>
          </arraysel>
          <varref fl="l20" loc="l,20,9,20,20" name="mips_cpu_harvard.register_file_output_B_decode" dtype_id="2"/>
        </contassign>
        <comment fl="f23" loc="f,23,2,23,13" name="ALWAYS"/>
        <assign fl="f24" loc="f,24,6,24,7" dtype_id="20">
          <and fl="f24" loc="f,24,19,24,20" dtype_id="20">
            <const fl="f24" loc="f,24,19,24,20" name="32&apos;h3f" dtype_id="2"/>
            <shiftr fl="f24" loc="f,24,19,24,20" dtype_id="20">
              <varref fl="f24" loc="f,24,8,24,19" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
              <const fl="f24" loc="f,24,23,24,25" name="5&apos;h1a" dtype_id="14"/>
            </shiftr>
          </and>
          <varref fl="f24" loc="f,24,3,24,5" name="mips_cpu_harvard.control_unit.op" dtype_id="20"/>
        </assign>
        <assign fl="f25" loc="f,25,6,25,7" dtype_id="15">
          <and fl="f25" loc="f,25,19,25,20" dtype_id="15">
            <const fl="f25" loc="f,25,19,25,20" name="32&apos;h1f" dtype_id="2"/>
            <shiftr fl="f25" loc="f,25,19,25,20" dtype_id="15">
              <varref fl="f25" loc="f,25,8,25,19" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
              <const fl="f25" loc="f,25,23,25,25" name="5&apos;h10" dtype_id="14"/>
            </shiftr>
          </and>
          <varref fl="f25" loc="f,25,3,25,5" name="mips_cpu_harvard.control_unit.rt" dtype_id="15"/>
        </assign>
        <assign fl="f26" loc="f,26,9,26,10" dtype_id="20">
          <and fl="f26" loc="f,26,22,26,23" dtype_id="20">
            <const fl="f26" loc="f,26,22,26,23" name="32&apos;h3f" dtype_id="2"/>
            <varref fl="f26" loc="f,26,11,26,22" name="mips_cpu_harvard.instruction_decode" dtype_id="20"/>
          </and>
          <varref fl="f26" loc="f,26,3,26,8" name="mips_cpu_harvard.control_unit.funct" dtype_id="20"/>
        </assign>
        <if fl="f27" loc="f,27,8,27,10">
          <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
            <const fl="f27" loc="f,27,8,27,10" name="32&apos;h20" dtype_id="2"/>
            <ccast fl="f27" loc="f,27,8,27,10" dtype_id="20">
              <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_harvard.control_unit.op" dtype_id="20"/>
            </ccast>
          </and>
          <if fl="f27" loc="f,27,8,27,10">
            <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
              <const fl="f27" loc="f,27,8,27,10" name="32&apos;h10" dtype_id="2"/>
              <ccast fl="f27" loc="f,27,8,27,10" dtype_id="20">
                <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_harvard.control_unit.op" dtype_id="20"/>
              </ccast>
            </and>
            <assign fl="f202" loc="f,202,22,202,23" dtype_id="10">
              <const fl="f202" loc="f,202,24,202,28" name="1&apos;h0" dtype_id="10"/>
              <varref fl="f202" loc="f,202,5,202,19" name="mips_cpu_harvard.register_write_decode" dtype_id="10"/>
            </assign>
            <assign fl="f203" loc="f,203,25,203,26" dtype_id="10">
              <const fl="f203" loc="f,203,27,203,31" name="1&apos;h0" dtype_id="10"/>
              <varref fl="f203" loc="f,203,5,203,23" name="mips_cpu_harvard.memory_to_register_decode" dtype_id="10"/>
            </assign>
            <assign fl="f204" loc="f,204,20,204,21" dtype_id="10">
              <const fl="f204" loc="f,204,22,204,26" name="1&apos;h0" dtype_id="10"/>
              <varref fl="f204" loc="f,204,5,204,17" name="mips_cpu_harvard.memory_write_decode" dtype_id="10"/>
            </assign>
            <assign fl="f205" loc="f,205,18,205,19" dtype_id="16">
              <const fl="f205" loc="f,205,20,205,25" name="2&apos;h0" dtype_id="16"/>
              <varref fl="f205" loc="f,205,5,205,14" name="mips_cpu_harvard.ALU_src_B_decode" dtype_id="16"/>
            </assign>
            <assign fl="f206" loc="f,206,27,206,28" dtype_id="16">
              <const fl="f206" loc="f,206,29,206,34" name="2&apos;h0" dtype_id="16"/>
              <varref fl="f206" loc="f,206,5,206,25" name="mips_cpu_harvard.register_destination_decode" dtype_id="16"/>
            </assign>
            <assign fl="f207" loc="f,207,16,207,17" dtype_id="10">
              <const fl="f207" loc="f,207,18,207,22" name="1&apos;h0" dtype_id="10"/>
              <varref fl="f207" loc="f,207,5,207,11" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
            </assign>
            <assign fl="f208" loc="f,208,24,208,25" dtype_id="10">
              <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
              <varref fl="f208" loc="f,208,5,208,22" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="10"/>
            </assign>
            <assign fl="f209" loc="f,209,24,209,25" dtype_id="10">
              <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
              <varref fl="f209" loc="f,209,5,209,22" name="mips_cpu_harvard.LO_register_write_decode" dtype_id="10"/>
            </assign>
            <assign fl="f210" loc="f,210,20,210,21" dtype_id="20">
              <const fl="f210" loc="f,210,22,210,31" name="6&apos;h0" dtype_id="20"/>
              <varref fl="f210" loc="f,210,5,210,17" name="mips_cpu_harvard.ALU_function_decode" dtype_id="20"/>
            </assign>
            <assign fl="f211" loc="f,211,39,211,40" dtype_id="10">
              <const fl="f211" loc="f,211,41,211,45" name="1&apos;h0" dtype_id="10"/>
              <varref fl="f211" loc="f,211,5,211,37" name="mips_cpu_harvard.program_counter_multiplexer_jump_decode" dtype_id="10"/>
            </assign>
            <assign fl="f212" loc="f,212,22,212,23" dtype_id="10">
              <const fl="f212" loc="f,212,24,212,28" name="1&apos;h0" dtype_id="10"/>
              <varref fl="f212" loc="f,212,5,212,18" name="mips_cpu_harvard.j_instruction_decode" dtype_id="10"/>
            </assign>
            <assign fl="f213" loc="f,213,20,213,21" dtype_id="10">
              <const fl="f213" loc="f,213,22,213,26" name="1&apos;h0" dtype_id="10"/>
              <varref fl="f213" loc="f,213,5,213,16" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="10"/>
            </assign>
            <if fl="f27" loc="f,27,8,27,10">
              <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
                <const fl="f27" loc="f,27,8,27,10" name="32&apos;h8" dtype_id="2"/>
                <ccast fl="f27" loc="f,27,8,27,10" dtype_id="20">
                  <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_harvard.control_unit.op" dtype_id="20"/>
                </ccast>
              </and>
              <if fl="f27" loc="f,27,8,27,10">
                <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
                  <const fl="f27" loc="f,27,8,27,10" name="32&apos;h4" dtype_id="2"/>
                  <ccast fl="f27" loc="f,27,8,27,10" dtype_id="20">
                    <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_harvard.control_unit.op" dtype_id="20"/>
                  </ccast>
                </and>
                <assign fl="f202" loc="f,202,22,202,23" dtype_id="10">
                  <const fl="f202" loc="f,202,24,202,28" name="1&apos;h0" dtype_id="10"/>
                  <varref fl="f202" loc="f,202,5,202,19" name="mips_cpu_harvard.register_write_decode" dtype_id="10"/>
                </assign>
                <assign fl="f203" loc="f,203,25,203,26" dtype_id="10">
                  <const fl="f203" loc="f,203,27,203,31" name="1&apos;h0" dtype_id="10"/>
                  <varref fl="f203" loc="f,203,5,203,23" name="mips_cpu_harvard.memory_to_register_decode" dtype_id="10"/>
                </assign>
                <assign fl="f204" loc="f,204,20,204,21" dtype_id="10">
                  <const fl="f204" loc="f,204,22,204,26" name="1&apos;h0" dtype_id="10"/>
                  <varref fl="f204" loc="f,204,5,204,17" name="mips_cpu_harvard.memory_write_decode" dtype_id="10"/>
                </assign>
                <assign fl="f205" loc="f,205,18,205,19" dtype_id="16">
                  <const fl="f205" loc="f,205,20,205,25" name="2&apos;h0" dtype_id="16"/>
                  <varref fl="f205" loc="f,205,5,205,14" name="mips_cpu_harvard.ALU_src_B_decode" dtype_id="16"/>
                </assign>
                <assign fl="f206" loc="f,206,27,206,28" dtype_id="16">
                  <const fl="f206" loc="f,206,29,206,34" name="2&apos;h0" dtype_id="16"/>
                  <varref fl="f206" loc="f,206,5,206,25" name="mips_cpu_harvard.register_destination_decode" dtype_id="16"/>
                </assign>
                <assign fl="f207" loc="f,207,16,207,17" dtype_id="10">
                  <const fl="f207" loc="f,207,18,207,22" name="1&apos;h0" dtype_id="10"/>
                  <varref fl="f207" loc="f,207,5,207,11" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
                </assign>
                <assign fl="f208" loc="f,208,24,208,25" dtype_id="10">
                  <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
                  <varref fl="f208" loc="f,208,5,208,22" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="10"/>
                </assign>
                <assign fl="f209" loc="f,209,24,209,25" dtype_id="10">
                  <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
                  <varref fl="f209" loc="f,209,5,209,22" name="mips_cpu_harvard.LO_register_write_decode" dtype_id="10"/>
                </assign>
                <assign fl="f210" loc="f,210,20,210,21" dtype_id="20">
                  <const fl="f210" loc="f,210,22,210,31" name="6&apos;h0" dtype_id="20"/>
                  <varref fl="f210" loc="f,210,5,210,17" name="mips_cpu_harvard.ALU_function_decode" dtype_id="20"/>
                </assign>
                <assign fl="f211" loc="f,211,39,211,40" dtype_id="10">
                  <const fl="f211" loc="f,211,41,211,45" name="1&apos;h0" dtype_id="10"/>
                  <varref fl="f211" loc="f,211,5,211,37" name="mips_cpu_harvard.program_counter_multiplexer_jump_decode" dtype_id="10"/>
                </assign>
                <assign fl="f212" loc="f,212,22,212,23" dtype_id="10">
                  <const fl="f212" loc="f,212,24,212,28" name="1&apos;h0" dtype_id="10"/>
                  <varref fl="f212" loc="f,212,5,212,18" name="mips_cpu_harvard.j_instruction_decode" dtype_id="10"/>
                </assign>
                <assign fl="f213" loc="f,213,20,213,21" dtype_id="10">
                  <const fl="f213" loc="f,213,22,213,26" name="1&apos;h0" dtype_id="10"/>
                  <varref fl="f213" loc="f,213,5,213,16" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="10"/>
                </assign>
                <if fl="f27" loc="f,27,8,27,10">
                  <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
                    <const fl="f27" loc="f,27,8,27,10" name="32&apos;h2" dtype_id="2"/>
                    <ccast fl="f27" loc="f,27,8,27,10" dtype_id="20">
                      <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_harvard.control_unit.op" dtype_id="20"/>
                    </ccast>
                  </and>
                  <if fl="f27" loc="f,27,8,27,10">
                    <and fl="f27" loc="f,27,8,27,10" dtype_id="17">
                      <const fl="f27" loc="f,27,8,27,10" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="f27" loc="f,27,8,27,10" dtype_id="10">
                        <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_harvard.control_unit.op" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="f185" loc="f,185,22,185,23" dtype_id="10">
                      <const fl="f185" loc="f,185,24,185,25" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f185" loc="f,185,5,185,19" name="mips_cpu_harvard.register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f186" loc="f,186,25,186,26" dtype_id="10">
                      <const fl="f186" loc="f,186,27,186,28" name="1&apos;h1" dtype_id="10"/>
                      <varref fl="f186" loc="f,186,5,186,23" name="mips_cpu_harvard.memory_to_register_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f187" loc="f,187,20,187,21" dtype_id="10">
                      <const fl="f187" loc="f,187,22,187,23" name="1&apos;h1" dtype_id="10"/>
                      <varref fl="f187" loc="f,187,5,187,17" name="mips_cpu_harvard.memory_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f188" loc="f,188,18,188,19" dtype_id="16">
                      <const fl="f188" loc="f,188,20,188,21" name="2&apos;h1" dtype_id="16"/>
                      <varref fl="f188" loc="f,188,5,188,14" name="mips_cpu_harvard.ALU_src_B_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f189" loc="f,189,27,189,28" dtype_id="16">
                      <const fl="f189" loc="f,189,29,189,30" name="2&apos;h0" dtype_id="16"/>
                      <varref fl="f189" loc="f,189,5,189,25" name="mips_cpu_harvard.register_destination_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f190" loc="f,190,16,190,17" dtype_id="10">
                      <const fl="f190" loc="f,190,18,190,19" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f190" loc="f,190,5,190,11" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f191" loc="f,191,24,191,25" dtype_id="10">
                      <const fl="f191" loc="f,191,26,191,27" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f191" loc="f,191,5,191,22" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f192" loc="f,192,24,192,25" dtype_id="10">
                      <const fl="f191" loc="f,191,26,191,27" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f192" loc="f,192,5,192,22" name="mips_cpu_harvard.LO_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f193" loc="f,193,20,193,21" dtype_id="20">
                      <const fl="f193" loc="f,193,22,193,31" name="6&apos;h21" dtype_id="20"/>
                      <varref fl="f193" loc="f,193,5,193,17" name="mips_cpu_harvard.ALU_function_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f194" loc="f,194,38,194,39" dtype_id="10">
                      <const fl="f194" loc="f,194,40,194,41" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f194" loc="f,194,5,194,37" name="mips_cpu_harvard.program_counter_multiplexer_jump_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f195" loc="f,195,22,195,23" dtype_id="10">
                      <const fl="f195" loc="f,195,24,195,25" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f195" loc="f,195,5,195,18" name="mips_cpu_harvard.j_instruction_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f196" loc="f,196,20,196,21" dtype_id="10">
                      <const fl="f196" loc="f,196,22,196,23" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f196" loc="f,196,5,196,16" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f202" loc="f,202,22,202,23" dtype_id="10">
                      <const fl="f202" loc="f,202,24,202,28" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f202" loc="f,202,5,202,19" name="mips_cpu_harvard.register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f203" loc="f,203,25,203,26" dtype_id="10">
                      <const fl="f203" loc="f,203,27,203,31" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f203" loc="f,203,5,203,23" name="mips_cpu_harvard.memory_to_register_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f204" loc="f,204,20,204,21" dtype_id="10">
                      <const fl="f204" loc="f,204,22,204,26" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f204" loc="f,204,5,204,17" name="mips_cpu_harvard.memory_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f205" loc="f,205,18,205,19" dtype_id="16">
                      <const fl="f205" loc="f,205,20,205,25" name="2&apos;h0" dtype_id="16"/>
                      <varref fl="f205" loc="f,205,5,205,14" name="mips_cpu_harvard.ALU_src_B_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f206" loc="f,206,27,206,28" dtype_id="16">
                      <const fl="f206" loc="f,206,29,206,34" name="2&apos;h0" dtype_id="16"/>
                      <varref fl="f206" loc="f,206,5,206,25" name="mips_cpu_harvard.register_destination_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f207" loc="f,207,16,207,17" dtype_id="10">
                      <const fl="f207" loc="f,207,18,207,22" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f207" loc="f,207,5,207,11" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f208" loc="f,208,24,208,25" dtype_id="10">
                      <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f208" loc="f,208,5,208,22" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f209" loc="f,209,24,209,25" dtype_id="10">
                      <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f209" loc="f,209,5,209,22" name="mips_cpu_harvard.LO_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f210" loc="f,210,20,210,21" dtype_id="20">
                      <const fl="f210" loc="f,210,22,210,31" name="6&apos;h0" dtype_id="20"/>
                      <varref fl="f210" loc="f,210,5,210,17" name="mips_cpu_harvard.ALU_function_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f211" loc="f,211,39,211,40" dtype_id="10">
                      <const fl="f211" loc="f,211,41,211,45" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f211" loc="f,211,5,211,37" name="mips_cpu_harvard.program_counter_multiplexer_jump_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f212" loc="f,212,22,212,23" dtype_id="10">
                      <const fl="f212" loc="f,212,24,212,28" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f212" loc="f,212,5,212,18" name="mips_cpu_harvard.j_instruction_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f213" loc="f,213,20,213,21" dtype_id="10">
                      <const fl="f213" loc="f,213,22,213,26" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f213" loc="f,213,5,213,16" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="10"/>
                    </assign>
                  </if>
                  <assign fl="f202" loc="f,202,22,202,23" dtype_id="10">
                    <const fl="f202" loc="f,202,24,202,28" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f202" loc="f,202,5,202,19" name="mips_cpu_harvard.register_write_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f203" loc="f,203,25,203,26" dtype_id="10">
                    <const fl="f203" loc="f,203,27,203,31" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f203" loc="f,203,5,203,23" name="mips_cpu_harvard.memory_to_register_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f204" loc="f,204,20,204,21" dtype_id="10">
                    <const fl="f204" loc="f,204,22,204,26" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f204" loc="f,204,5,204,17" name="mips_cpu_harvard.memory_write_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f205" loc="f,205,18,205,19" dtype_id="16">
                    <const fl="f205" loc="f,205,20,205,25" name="2&apos;h0" dtype_id="16"/>
                    <varref fl="f205" loc="f,205,5,205,14" name="mips_cpu_harvard.ALU_src_B_decode" dtype_id="16"/>
                  </assign>
                  <assign fl="f206" loc="f,206,27,206,28" dtype_id="16">
                    <const fl="f206" loc="f,206,29,206,34" name="2&apos;h0" dtype_id="16"/>
                    <varref fl="f206" loc="f,206,5,206,25" name="mips_cpu_harvard.register_destination_decode" dtype_id="16"/>
                  </assign>
                  <assign fl="f207" loc="f,207,16,207,17" dtype_id="10">
                    <const fl="f207" loc="f,207,18,207,22" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f207" loc="f,207,5,207,11" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f208" loc="f,208,24,208,25" dtype_id="10">
                    <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f208" loc="f,208,5,208,22" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f209" loc="f,209,24,209,25" dtype_id="10">
                    <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f209" loc="f,209,5,209,22" name="mips_cpu_harvard.LO_register_write_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f210" loc="f,210,20,210,21" dtype_id="20">
                    <const fl="f210" loc="f,210,22,210,31" name="6&apos;h0" dtype_id="20"/>
                    <varref fl="f210" loc="f,210,5,210,17" name="mips_cpu_harvard.ALU_function_decode" dtype_id="20"/>
                  </assign>
                  <assign fl="f211" loc="f,211,39,211,40" dtype_id="10">
                    <const fl="f211" loc="f,211,41,211,45" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f211" loc="f,211,5,211,37" name="mips_cpu_harvard.program_counter_multiplexer_jump_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f212" loc="f,212,22,212,23" dtype_id="10">
                    <const fl="f212" loc="f,212,24,212,28" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f212" loc="f,212,5,212,18" name="mips_cpu_harvard.j_instruction_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f213" loc="f,213,20,213,21" dtype_id="10">
                    <const fl="f213" loc="f,213,22,213,26" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f213" loc="f,213,5,213,16" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="10"/>
                  </assign>
                </if>
              </if>
              <if fl="f27" loc="f,27,8,27,10">
                <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
                  <const fl="f27" loc="f,27,8,27,10" name="32&apos;h4" dtype_id="2"/>
                  <ccast fl="f27" loc="f,27,8,27,10" dtype_id="20">
                    <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_harvard.control_unit.op" dtype_id="20"/>
                  </ccast>
                </and>
                <assign fl="f202" loc="f,202,22,202,23" dtype_id="10">
                  <const fl="f202" loc="f,202,24,202,28" name="1&apos;h0" dtype_id="10"/>
                  <varref fl="f202" loc="f,202,5,202,19" name="mips_cpu_harvard.register_write_decode" dtype_id="10"/>
                </assign>
                <assign fl="f203" loc="f,203,25,203,26" dtype_id="10">
                  <const fl="f203" loc="f,203,27,203,31" name="1&apos;h0" dtype_id="10"/>
                  <varref fl="f203" loc="f,203,5,203,23" name="mips_cpu_harvard.memory_to_register_decode" dtype_id="10"/>
                </assign>
                <assign fl="f204" loc="f,204,20,204,21" dtype_id="10">
                  <const fl="f204" loc="f,204,22,204,26" name="1&apos;h0" dtype_id="10"/>
                  <varref fl="f204" loc="f,204,5,204,17" name="mips_cpu_harvard.memory_write_decode" dtype_id="10"/>
                </assign>
                <assign fl="f205" loc="f,205,18,205,19" dtype_id="16">
                  <const fl="f205" loc="f,205,20,205,25" name="2&apos;h0" dtype_id="16"/>
                  <varref fl="f205" loc="f,205,5,205,14" name="mips_cpu_harvard.ALU_src_B_decode" dtype_id="16"/>
                </assign>
                <assign fl="f206" loc="f,206,27,206,28" dtype_id="16">
                  <const fl="f206" loc="f,206,29,206,34" name="2&apos;h0" dtype_id="16"/>
                  <varref fl="f206" loc="f,206,5,206,25" name="mips_cpu_harvard.register_destination_decode" dtype_id="16"/>
                </assign>
                <assign fl="f207" loc="f,207,16,207,17" dtype_id="10">
                  <const fl="f207" loc="f,207,18,207,22" name="1&apos;h0" dtype_id="10"/>
                  <varref fl="f207" loc="f,207,5,207,11" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
                </assign>
                <assign fl="f208" loc="f,208,24,208,25" dtype_id="10">
                  <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
                  <varref fl="f208" loc="f,208,5,208,22" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="10"/>
                </assign>
                <assign fl="f209" loc="f,209,24,209,25" dtype_id="10">
                  <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
                  <varref fl="f209" loc="f,209,5,209,22" name="mips_cpu_harvard.LO_register_write_decode" dtype_id="10"/>
                </assign>
                <assign fl="f210" loc="f,210,20,210,21" dtype_id="20">
                  <const fl="f210" loc="f,210,22,210,31" name="6&apos;h0" dtype_id="20"/>
                  <varref fl="f210" loc="f,210,5,210,17" name="mips_cpu_harvard.ALU_function_decode" dtype_id="20"/>
                </assign>
                <assign fl="f211" loc="f,211,39,211,40" dtype_id="10">
                  <const fl="f211" loc="f,211,41,211,45" name="1&apos;h0" dtype_id="10"/>
                  <varref fl="f211" loc="f,211,5,211,37" name="mips_cpu_harvard.program_counter_multiplexer_jump_decode" dtype_id="10"/>
                </assign>
                <assign fl="f212" loc="f,212,22,212,23" dtype_id="10">
                  <const fl="f212" loc="f,212,24,212,28" name="1&apos;h0" dtype_id="10"/>
                  <varref fl="f212" loc="f,212,5,212,18" name="mips_cpu_harvard.j_instruction_decode" dtype_id="10"/>
                </assign>
                <assign fl="f213" loc="f,213,20,213,21" dtype_id="10">
                  <const fl="f213" loc="f,213,22,213,26" name="1&apos;h0" dtype_id="10"/>
                  <varref fl="f213" loc="f,213,5,213,16" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="10"/>
                </assign>
                <if fl="f27" loc="f,27,8,27,10">
                  <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
                    <const fl="f27" loc="f,27,8,27,10" name="32&apos;h2" dtype_id="2"/>
                    <ccast fl="f27" loc="f,27,8,27,10" dtype_id="20">
                      <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_harvard.control_unit.op" dtype_id="20"/>
                    </ccast>
                  </and>
                  <if fl="f27" loc="f,27,8,27,10">
                    <and fl="f27" loc="f,27,8,27,10" dtype_id="17">
                      <const fl="f27" loc="f,27,8,27,10" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="f27" loc="f,27,8,27,10" dtype_id="10">
                        <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_harvard.control_unit.op" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="f167" loc="f,167,22,167,23" dtype_id="10">
                      <const fl="f167" loc="f,167,24,167,25" name="1&apos;h1" dtype_id="10"/>
                      <varref fl="f167" loc="f,167,5,167,19" name="mips_cpu_harvard.register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f168" loc="f,168,25,168,26" dtype_id="10">
                      <const fl="f168" loc="f,168,27,168,28" name="1&apos;h1" dtype_id="10"/>
                      <varref fl="f168" loc="f,168,5,168,23" name="mips_cpu_harvard.memory_to_register_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f169" loc="f,169,20,169,21" dtype_id="10">
                      <const fl="f169" loc="f,169,22,169,23" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f169" loc="f,169,5,169,17" name="mips_cpu_harvard.memory_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f170" loc="f,170,18,170,19" dtype_id="16">
                      <const fl="f170" loc="f,170,20,170,21" name="2&apos;h1" dtype_id="16"/>
                      <varref fl="f170" loc="f,170,5,170,14" name="mips_cpu_harvard.ALU_src_B_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f171" loc="f,171,27,171,28" dtype_id="16">
                      <const fl="f171" loc="f,171,29,171,30" name="2&apos;h0" dtype_id="16"/>
                      <varref fl="f171" loc="f,171,5,171,25" name="mips_cpu_harvard.register_destination_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f172" loc="f,172,16,172,17" dtype_id="10">
                      <const fl="f172" loc="f,172,18,172,19" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f172" loc="f,172,5,172,11" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f173" loc="f,173,24,173,25" dtype_id="10">
                      <const fl="f173" loc="f,173,26,173,27" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f173" loc="f,173,5,173,22" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f174" loc="f,174,24,174,25" dtype_id="10">
                      <const fl="f173" loc="f,173,26,173,27" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f174" loc="f,174,5,174,22" name="mips_cpu_harvard.LO_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f175" loc="f,175,20,175,21" dtype_id="20">
                      <const fl="f175" loc="f,175,22,175,31" name="6&apos;h21" dtype_id="20"/>
                      <varref fl="f175" loc="f,175,5,175,17" name="mips_cpu_harvard.ALU_function_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f176" loc="f,176,38,176,39" dtype_id="10">
                      <const fl="f176" loc="f,176,40,176,41" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f176" loc="f,176,5,176,37" name="mips_cpu_harvard.program_counter_multiplexer_jump_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f202" loc="f,202,22,202,23" dtype_id="10">
                      <const fl="f202" loc="f,202,24,202,28" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f202" loc="f,202,5,202,19" name="mips_cpu_harvard.register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f203" loc="f,203,25,203,26" dtype_id="10">
                      <const fl="f203" loc="f,203,27,203,31" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f203" loc="f,203,5,203,23" name="mips_cpu_harvard.memory_to_register_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f204" loc="f,204,20,204,21" dtype_id="10">
                      <const fl="f204" loc="f,204,22,204,26" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f204" loc="f,204,5,204,17" name="mips_cpu_harvard.memory_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f205" loc="f,205,18,205,19" dtype_id="16">
                      <const fl="f205" loc="f,205,20,205,25" name="2&apos;h0" dtype_id="16"/>
                      <varref fl="f205" loc="f,205,5,205,14" name="mips_cpu_harvard.ALU_src_B_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f206" loc="f,206,27,206,28" dtype_id="16">
                      <const fl="f206" loc="f,206,29,206,34" name="2&apos;h0" dtype_id="16"/>
                      <varref fl="f206" loc="f,206,5,206,25" name="mips_cpu_harvard.register_destination_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f207" loc="f,207,16,207,17" dtype_id="10">
                      <const fl="f207" loc="f,207,18,207,22" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f207" loc="f,207,5,207,11" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f208" loc="f,208,24,208,25" dtype_id="10">
                      <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f208" loc="f,208,5,208,22" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f209" loc="f,209,24,209,25" dtype_id="10">
                      <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f209" loc="f,209,5,209,22" name="mips_cpu_harvard.LO_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f210" loc="f,210,20,210,21" dtype_id="20">
                      <const fl="f210" loc="f,210,22,210,31" name="6&apos;h0" dtype_id="20"/>
                      <varref fl="f210" loc="f,210,5,210,17" name="mips_cpu_harvard.ALU_function_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f211" loc="f,211,39,211,40" dtype_id="10">
                      <const fl="f211" loc="f,211,41,211,45" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f211" loc="f,211,5,211,37" name="mips_cpu_harvard.program_counter_multiplexer_jump_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f212" loc="f,212,22,212,23" dtype_id="10">
                      <const fl="f212" loc="f,212,24,212,28" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f212" loc="f,212,5,212,18" name="mips_cpu_harvard.j_instruction_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f213" loc="f,213,20,213,21" dtype_id="10">
                      <const fl="f213" loc="f,213,22,213,26" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f213" loc="f,213,5,213,16" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="10"/>
                    </assign>
                  </if>
                  <assign fl="f202" loc="f,202,22,202,23" dtype_id="10">
                    <const fl="f202" loc="f,202,24,202,28" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f202" loc="f,202,5,202,19" name="mips_cpu_harvard.register_write_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f203" loc="f,203,25,203,26" dtype_id="10">
                    <const fl="f203" loc="f,203,27,203,31" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f203" loc="f,203,5,203,23" name="mips_cpu_harvard.memory_to_register_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f204" loc="f,204,20,204,21" dtype_id="10">
                    <const fl="f204" loc="f,204,22,204,26" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f204" loc="f,204,5,204,17" name="mips_cpu_harvard.memory_write_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f205" loc="f,205,18,205,19" dtype_id="16">
                    <const fl="f205" loc="f,205,20,205,25" name="2&apos;h0" dtype_id="16"/>
                    <varref fl="f205" loc="f,205,5,205,14" name="mips_cpu_harvard.ALU_src_B_decode" dtype_id="16"/>
                  </assign>
                  <assign fl="f206" loc="f,206,27,206,28" dtype_id="16">
                    <const fl="f206" loc="f,206,29,206,34" name="2&apos;h0" dtype_id="16"/>
                    <varref fl="f206" loc="f,206,5,206,25" name="mips_cpu_harvard.register_destination_decode" dtype_id="16"/>
                  </assign>
                  <assign fl="f207" loc="f,207,16,207,17" dtype_id="10">
                    <const fl="f207" loc="f,207,18,207,22" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f207" loc="f,207,5,207,11" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f208" loc="f,208,24,208,25" dtype_id="10">
                    <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f208" loc="f,208,5,208,22" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f209" loc="f,209,24,209,25" dtype_id="10">
                    <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f209" loc="f,209,5,209,22" name="mips_cpu_harvard.LO_register_write_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f210" loc="f,210,20,210,21" dtype_id="20">
                    <const fl="f210" loc="f,210,22,210,31" name="6&apos;h0" dtype_id="20"/>
                    <varref fl="f210" loc="f,210,5,210,17" name="mips_cpu_harvard.ALU_function_decode" dtype_id="20"/>
                  </assign>
                  <assign fl="f211" loc="f,211,39,211,40" dtype_id="10">
                    <const fl="f211" loc="f,211,41,211,45" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f211" loc="f,211,5,211,37" name="mips_cpu_harvard.program_counter_multiplexer_jump_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f212" loc="f,212,22,212,23" dtype_id="10">
                    <const fl="f212" loc="f,212,24,212,28" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f212" loc="f,212,5,212,18" name="mips_cpu_harvard.j_instruction_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f213" loc="f,213,20,213,21" dtype_id="10">
                    <const fl="f213" loc="f,213,22,213,26" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f213" loc="f,213,5,213,16" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="10"/>
                  </assign>
                </if>
              </if>
            </if>
          </if>
          <if fl="f27" loc="f,27,8,27,10">
            <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
              <const fl="f27" loc="f,27,8,27,10" name="32&apos;h10" dtype_id="2"/>
              <ccast fl="f27" loc="f,27,8,27,10" dtype_id="20">
                <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_harvard.control_unit.op" dtype_id="20"/>
              </ccast>
            </and>
            <assign fl="f202" loc="f,202,22,202,23" dtype_id="10">
              <const fl="f202" loc="f,202,24,202,28" name="1&apos;h0" dtype_id="10"/>
              <varref fl="f202" loc="f,202,5,202,19" name="mips_cpu_harvard.register_write_decode" dtype_id="10"/>
            </assign>
            <assign fl="f203" loc="f,203,25,203,26" dtype_id="10">
              <const fl="f203" loc="f,203,27,203,31" name="1&apos;h0" dtype_id="10"/>
              <varref fl="f203" loc="f,203,5,203,23" name="mips_cpu_harvard.memory_to_register_decode" dtype_id="10"/>
            </assign>
            <assign fl="f204" loc="f,204,20,204,21" dtype_id="10">
              <const fl="f204" loc="f,204,22,204,26" name="1&apos;h0" dtype_id="10"/>
              <varref fl="f204" loc="f,204,5,204,17" name="mips_cpu_harvard.memory_write_decode" dtype_id="10"/>
            </assign>
            <assign fl="f205" loc="f,205,18,205,19" dtype_id="16">
              <const fl="f205" loc="f,205,20,205,25" name="2&apos;h0" dtype_id="16"/>
              <varref fl="f205" loc="f,205,5,205,14" name="mips_cpu_harvard.ALU_src_B_decode" dtype_id="16"/>
            </assign>
            <assign fl="f206" loc="f,206,27,206,28" dtype_id="16">
              <const fl="f206" loc="f,206,29,206,34" name="2&apos;h0" dtype_id="16"/>
              <varref fl="f206" loc="f,206,5,206,25" name="mips_cpu_harvard.register_destination_decode" dtype_id="16"/>
            </assign>
            <assign fl="f207" loc="f,207,16,207,17" dtype_id="10">
              <const fl="f207" loc="f,207,18,207,22" name="1&apos;h0" dtype_id="10"/>
              <varref fl="f207" loc="f,207,5,207,11" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
            </assign>
            <assign fl="f208" loc="f,208,24,208,25" dtype_id="10">
              <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
              <varref fl="f208" loc="f,208,5,208,22" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="10"/>
            </assign>
            <assign fl="f209" loc="f,209,24,209,25" dtype_id="10">
              <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
              <varref fl="f209" loc="f,209,5,209,22" name="mips_cpu_harvard.LO_register_write_decode" dtype_id="10"/>
            </assign>
            <assign fl="f210" loc="f,210,20,210,21" dtype_id="20">
              <const fl="f210" loc="f,210,22,210,31" name="6&apos;h0" dtype_id="20"/>
              <varref fl="f210" loc="f,210,5,210,17" name="mips_cpu_harvard.ALU_function_decode" dtype_id="20"/>
            </assign>
            <assign fl="f211" loc="f,211,39,211,40" dtype_id="10">
              <const fl="f211" loc="f,211,41,211,45" name="1&apos;h0" dtype_id="10"/>
              <varref fl="f211" loc="f,211,5,211,37" name="mips_cpu_harvard.program_counter_multiplexer_jump_decode" dtype_id="10"/>
            </assign>
            <assign fl="f212" loc="f,212,22,212,23" dtype_id="10">
              <const fl="f212" loc="f,212,24,212,28" name="1&apos;h0" dtype_id="10"/>
              <varref fl="f212" loc="f,212,5,212,18" name="mips_cpu_harvard.j_instruction_decode" dtype_id="10"/>
            </assign>
            <assign fl="f213" loc="f,213,20,213,21" dtype_id="10">
              <const fl="f213" loc="f,213,22,213,26" name="1&apos;h0" dtype_id="10"/>
              <varref fl="f213" loc="f,213,5,213,16" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="10"/>
            </assign>
            <if fl="f27" loc="f,27,8,27,10">
              <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
                <const fl="f27" loc="f,27,8,27,10" name="32&apos;h8" dtype_id="2"/>
                <ccast fl="f27" loc="f,27,8,27,10" dtype_id="20">
                  <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_harvard.control_unit.op" dtype_id="20"/>
                </ccast>
              </and>
              <if fl="f27" loc="f,27,8,27,10">
                <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
                  <const fl="f27" loc="f,27,8,27,10" name="32&apos;h4" dtype_id="2"/>
                  <ccast fl="f27" loc="f,27,8,27,10" dtype_id="20">
                    <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_harvard.control_unit.op" dtype_id="20"/>
                  </ccast>
                </and>
                <if fl="f27" loc="f,27,8,27,10">
                  <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
                    <const fl="f27" loc="f,27,8,27,10" name="32&apos;h2" dtype_id="2"/>
                    <ccast fl="f27" loc="f,27,8,27,10" dtype_id="20">
                      <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_harvard.control_unit.op" dtype_id="20"/>
                    </ccast>
                  </and>
                  <if fl="f27" loc="f,27,8,27,10">
                    <and fl="f27" loc="f,27,8,27,10" dtype_id="17">
                      <const fl="f27" loc="f,27,8,27,10" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="f27" loc="f,27,8,27,10" dtype_id="10">
                        <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_harvard.control_unit.op" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="f148" loc="f,148,22,148,23" dtype_id="10">
                      <const fl="f148" loc="f,148,24,148,25" name="1&apos;h1" dtype_id="10"/>
                      <varref fl="f148" loc="f,148,5,148,19" name="mips_cpu_harvard.register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f149" loc="f,149,25,149,26" dtype_id="10">
                      <const fl="f149" loc="f,149,27,149,28" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f149" loc="f,149,5,149,23" name="mips_cpu_harvard.memory_to_register_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f150" loc="f,150,20,150,21" dtype_id="10">
                      <const fl="f150" loc="f,150,22,150,23" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f150" loc="f,150,5,150,17" name="mips_cpu_harvard.memory_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f151" loc="f,151,18,151,19" dtype_id="16">
                      <const fl="f151" loc="f,151,20,151,21" name="2&apos;h1" dtype_id="16"/>
                      <varref fl="f151" loc="f,151,5,151,14" name="mips_cpu_harvard.ALU_src_B_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f152" loc="f,152,27,152,28" dtype_id="16">
                      <const fl="f152" loc="f,152,29,152,30" name="2&apos;h0" dtype_id="16"/>
                      <varref fl="f152" loc="f,152,5,152,25" name="mips_cpu_harvard.register_destination_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f153" loc="f,153,16,153,17" dtype_id="10">
                      <const fl="f153" loc="f,153,18,153,19" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f153" loc="f,153,5,153,11" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f154" loc="f,154,24,154,25" dtype_id="10">
                      <const fl="f154" loc="f,154,26,154,27" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f154" loc="f,154,5,154,22" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f155" loc="f,155,24,155,25" dtype_id="10">
                      <const fl="f154" loc="f,154,26,154,27" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f155" loc="f,155,5,155,22" name="mips_cpu_harvard.LO_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f156" loc="f,156,20,156,21" dtype_id="20">
                      <const fl="f156" loc="f,156,22,156,31" name="6&apos;h3f" dtype_id="20"/>
                      <varref fl="f156" loc="f,156,5,156,17" name="mips_cpu_harvard.ALU_function_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f157" loc="f,157,38,157,39" dtype_id="10">
                      <const fl="f157" loc="f,157,40,157,41" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f157" loc="f,157,5,157,37" name="mips_cpu_harvard.program_counter_multiplexer_jump_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f158" loc="f,158,22,158,23" dtype_id="10">
                      <const fl="f158" loc="f,158,24,158,25" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f158" loc="f,158,5,158,18" name="mips_cpu_harvard.j_instruction_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f159" loc="f,159,20,159,21" dtype_id="10">
                      <const fl="f159" loc="f,159,22,159,23" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f159" loc="f,159,5,159,16" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f202" loc="f,202,22,202,23" dtype_id="10">
                      <const fl="f202" loc="f,202,24,202,28" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f202" loc="f,202,5,202,19" name="mips_cpu_harvard.register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f203" loc="f,203,25,203,26" dtype_id="10">
                      <const fl="f203" loc="f,203,27,203,31" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f203" loc="f,203,5,203,23" name="mips_cpu_harvard.memory_to_register_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f204" loc="f,204,20,204,21" dtype_id="10">
                      <const fl="f204" loc="f,204,22,204,26" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f204" loc="f,204,5,204,17" name="mips_cpu_harvard.memory_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f205" loc="f,205,18,205,19" dtype_id="16">
                      <const fl="f205" loc="f,205,20,205,25" name="2&apos;h0" dtype_id="16"/>
                      <varref fl="f205" loc="f,205,5,205,14" name="mips_cpu_harvard.ALU_src_B_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f206" loc="f,206,27,206,28" dtype_id="16">
                      <const fl="f206" loc="f,206,29,206,34" name="2&apos;h0" dtype_id="16"/>
                      <varref fl="f206" loc="f,206,5,206,25" name="mips_cpu_harvard.register_destination_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f207" loc="f,207,16,207,17" dtype_id="10">
                      <const fl="f207" loc="f,207,18,207,22" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f207" loc="f,207,5,207,11" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f208" loc="f,208,24,208,25" dtype_id="10">
                      <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f208" loc="f,208,5,208,22" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f209" loc="f,209,24,209,25" dtype_id="10">
                      <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f209" loc="f,209,5,209,22" name="mips_cpu_harvard.LO_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f210" loc="f,210,20,210,21" dtype_id="20">
                      <const fl="f210" loc="f,210,22,210,31" name="6&apos;h0" dtype_id="20"/>
                      <varref fl="f210" loc="f,210,5,210,17" name="mips_cpu_harvard.ALU_function_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f211" loc="f,211,39,211,40" dtype_id="10">
                      <const fl="f211" loc="f,211,41,211,45" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f211" loc="f,211,5,211,37" name="mips_cpu_harvard.program_counter_multiplexer_jump_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f212" loc="f,212,22,212,23" dtype_id="10">
                      <const fl="f212" loc="f,212,24,212,28" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f212" loc="f,212,5,212,18" name="mips_cpu_harvard.j_instruction_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f213" loc="f,213,20,213,21" dtype_id="10">
                      <const fl="f213" loc="f,213,22,213,26" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f213" loc="f,213,5,213,16" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="10"/>
                    </assign>
                  </if>
                  <assign fl="f202" loc="f,202,22,202,23" dtype_id="10">
                    <const fl="f202" loc="f,202,24,202,28" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f202" loc="f,202,5,202,19" name="mips_cpu_harvard.register_write_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f203" loc="f,203,25,203,26" dtype_id="10">
                    <const fl="f203" loc="f,203,27,203,31" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f203" loc="f,203,5,203,23" name="mips_cpu_harvard.memory_to_register_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f204" loc="f,204,20,204,21" dtype_id="10">
                    <const fl="f204" loc="f,204,22,204,26" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f204" loc="f,204,5,204,17" name="mips_cpu_harvard.memory_write_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f205" loc="f,205,18,205,19" dtype_id="16">
                    <const fl="f205" loc="f,205,20,205,25" name="2&apos;h0" dtype_id="16"/>
                    <varref fl="f205" loc="f,205,5,205,14" name="mips_cpu_harvard.ALU_src_B_decode" dtype_id="16"/>
                  </assign>
                  <assign fl="f206" loc="f,206,27,206,28" dtype_id="16">
                    <const fl="f206" loc="f,206,29,206,34" name="2&apos;h0" dtype_id="16"/>
                    <varref fl="f206" loc="f,206,5,206,25" name="mips_cpu_harvard.register_destination_decode" dtype_id="16"/>
                  </assign>
                  <assign fl="f207" loc="f,207,16,207,17" dtype_id="10">
                    <const fl="f207" loc="f,207,18,207,22" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f207" loc="f,207,5,207,11" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f208" loc="f,208,24,208,25" dtype_id="10">
                    <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f208" loc="f,208,5,208,22" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f209" loc="f,209,24,209,25" dtype_id="10">
                    <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f209" loc="f,209,5,209,22" name="mips_cpu_harvard.LO_register_write_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f210" loc="f,210,20,210,21" dtype_id="20">
                    <const fl="f210" loc="f,210,22,210,31" name="6&apos;h0" dtype_id="20"/>
                    <varref fl="f210" loc="f,210,5,210,17" name="mips_cpu_harvard.ALU_function_decode" dtype_id="20"/>
                  </assign>
                  <assign fl="f211" loc="f,211,39,211,40" dtype_id="10">
                    <const fl="f211" loc="f,211,41,211,45" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f211" loc="f,211,5,211,37" name="mips_cpu_harvard.program_counter_multiplexer_jump_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f212" loc="f,212,22,212,23" dtype_id="10">
                    <const fl="f212" loc="f,212,24,212,28" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f212" loc="f,212,5,212,18" name="mips_cpu_harvard.j_instruction_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f213" loc="f,213,20,213,21" dtype_id="10">
                    <const fl="f213" loc="f,213,22,213,26" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f213" loc="f,213,5,213,16" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="10"/>
                  </assign>
                </if>
                <if fl="f27" loc="f,27,8,27,10">
                  <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
                    <const fl="f27" loc="f,27,8,27,10" name="32&apos;h2" dtype_id="2"/>
                    <ccast fl="f27" loc="f,27,8,27,10" dtype_id="20">
                      <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_harvard.control_unit.op" dtype_id="20"/>
                    </ccast>
                  </and>
                  <assign fl="f202" loc="f,202,22,202,23" dtype_id="10">
                    <const fl="f202" loc="f,202,24,202,28" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f202" loc="f,202,5,202,19" name="mips_cpu_harvard.register_write_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f203" loc="f,203,25,203,26" dtype_id="10">
                    <const fl="f203" loc="f,203,27,203,31" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f203" loc="f,203,5,203,23" name="mips_cpu_harvard.memory_to_register_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f204" loc="f,204,20,204,21" dtype_id="10">
                    <const fl="f204" loc="f,204,22,204,26" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f204" loc="f,204,5,204,17" name="mips_cpu_harvard.memory_write_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f205" loc="f,205,18,205,19" dtype_id="16">
                    <const fl="f205" loc="f,205,20,205,25" name="2&apos;h0" dtype_id="16"/>
                    <varref fl="f205" loc="f,205,5,205,14" name="mips_cpu_harvard.ALU_src_B_decode" dtype_id="16"/>
                  </assign>
                  <assign fl="f206" loc="f,206,27,206,28" dtype_id="16">
                    <const fl="f206" loc="f,206,29,206,34" name="2&apos;h0" dtype_id="16"/>
                    <varref fl="f206" loc="f,206,5,206,25" name="mips_cpu_harvard.register_destination_decode" dtype_id="16"/>
                  </assign>
                  <assign fl="f207" loc="f,207,16,207,17" dtype_id="10">
                    <const fl="f207" loc="f,207,18,207,22" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f207" loc="f,207,5,207,11" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f208" loc="f,208,24,208,25" dtype_id="10">
                    <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f208" loc="f,208,5,208,22" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f209" loc="f,209,24,209,25" dtype_id="10">
                    <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f209" loc="f,209,5,209,22" name="mips_cpu_harvard.LO_register_write_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f210" loc="f,210,20,210,21" dtype_id="20">
                    <const fl="f210" loc="f,210,22,210,31" name="6&apos;h0" dtype_id="20"/>
                    <varref fl="f210" loc="f,210,5,210,17" name="mips_cpu_harvard.ALU_function_decode" dtype_id="20"/>
                  </assign>
                  <assign fl="f211" loc="f,211,39,211,40" dtype_id="10">
                    <const fl="f211" loc="f,211,41,211,45" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f211" loc="f,211,5,211,37" name="mips_cpu_harvard.program_counter_multiplexer_jump_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f212" loc="f,212,22,212,23" dtype_id="10">
                    <const fl="f212" loc="f,212,24,212,28" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f212" loc="f,212,5,212,18" name="mips_cpu_harvard.j_instruction_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f213" loc="f,213,20,213,21" dtype_id="10">
                    <const fl="f213" loc="f,213,22,213,26" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f213" loc="f,213,5,213,16" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="10"/>
                  </assign>
                  <if fl="f27" loc="f,27,8,27,10">
                    <and fl="f27" loc="f,27,8,27,10" dtype_id="17">
                      <const fl="f27" loc="f,27,8,27,10" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="f27" loc="f,27,8,27,10" dtype_id="10">
                        <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_harvard.control_unit.op" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="f127" loc="f,127,22,127,23" dtype_id="10">
                      <const fl="f127" loc="f,127,24,127,25" name="1&apos;h1" dtype_id="10"/>
                      <varref fl="f127" loc="f,127,5,127,19" name="mips_cpu_harvard.register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f128" loc="f,128,25,128,26" dtype_id="10">
                      <const fl="f128" loc="f,128,27,128,28" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f128" loc="f,128,5,128,23" name="mips_cpu_harvard.memory_to_register_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f129" loc="f,129,20,129,21" dtype_id="10">
                      <const fl="f129" loc="f,129,22,129,23" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f129" loc="f,129,5,129,17" name="mips_cpu_harvard.memory_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f130" loc="f,130,18,130,19" dtype_id="16">
                      <const fl="f130" loc="f,130,20,130,21" name="2&apos;h1" dtype_id="16"/>
                      <varref fl="f130" loc="f,130,5,130,14" name="mips_cpu_harvard.ALU_src_B_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f131" loc="f,131,27,131,28" dtype_id="16">
                      <const fl="f131" loc="f,131,29,131,30" name="2&apos;h0" dtype_id="16"/>
                      <varref fl="f131" loc="f,131,5,131,25" name="mips_cpu_harvard.register_destination_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f132" loc="f,132,16,132,17" dtype_id="10">
                      <const fl="f132" loc="f,132,18,132,19" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f132" loc="f,132,5,132,11" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f133" loc="f,133,24,133,25" dtype_id="10">
                      <const fl="f133" loc="f,133,26,133,27" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f133" loc="f,133,5,133,22" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f134" loc="f,134,24,134,25" dtype_id="10">
                      <const fl="f133" loc="f,133,26,133,27" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f134" loc="f,134,5,134,22" name="mips_cpu_harvard.LO_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f135" loc="f,135,20,135,21" dtype_id="20">
                      <const fl="f135" loc="f,135,22,135,31" name="6&apos;h21" dtype_id="20"/>
                      <varref fl="f135" loc="f,135,5,135,17" name="mips_cpu_harvard.ALU_function_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f136" loc="f,136,38,136,39" dtype_id="10">
                      <const fl="f136" loc="f,136,40,136,41" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f136" loc="f,136,5,136,37" name="mips_cpu_harvard.program_counter_multiplexer_jump_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f137" loc="f,137,22,137,23" dtype_id="10">
                      <const fl="f137" loc="f,137,24,137,25" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f137" loc="f,137,5,137,18" name="mips_cpu_harvard.j_instruction_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f138" loc="f,138,20,138,21" dtype_id="10">
                      <const fl="f138" loc="f,138,22,138,23" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f138" loc="f,138,5,138,16" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f202" loc="f,202,22,202,23" dtype_id="10">
                      <const fl="f202" loc="f,202,24,202,28" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f202" loc="f,202,5,202,19" name="mips_cpu_harvard.register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f203" loc="f,203,25,203,26" dtype_id="10">
                      <const fl="f203" loc="f,203,27,203,31" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f203" loc="f,203,5,203,23" name="mips_cpu_harvard.memory_to_register_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f204" loc="f,204,20,204,21" dtype_id="10">
                      <const fl="f204" loc="f,204,22,204,26" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f204" loc="f,204,5,204,17" name="mips_cpu_harvard.memory_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f205" loc="f,205,18,205,19" dtype_id="16">
                      <const fl="f205" loc="f,205,20,205,25" name="2&apos;h0" dtype_id="16"/>
                      <varref fl="f205" loc="f,205,5,205,14" name="mips_cpu_harvard.ALU_src_B_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f206" loc="f,206,27,206,28" dtype_id="16">
                      <const fl="f206" loc="f,206,29,206,34" name="2&apos;h0" dtype_id="16"/>
                      <varref fl="f206" loc="f,206,5,206,25" name="mips_cpu_harvard.register_destination_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f207" loc="f,207,16,207,17" dtype_id="10">
                      <const fl="f207" loc="f,207,18,207,22" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f207" loc="f,207,5,207,11" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f208" loc="f,208,24,208,25" dtype_id="10">
                      <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f208" loc="f,208,5,208,22" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f209" loc="f,209,24,209,25" dtype_id="10">
                      <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f209" loc="f,209,5,209,22" name="mips_cpu_harvard.LO_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f210" loc="f,210,20,210,21" dtype_id="20">
                      <const fl="f210" loc="f,210,22,210,31" name="6&apos;h0" dtype_id="20"/>
                      <varref fl="f210" loc="f,210,5,210,17" name="mips_cpu_harvard.ALU_function_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f211" loc="f,211,39,211,40" dtype_id="10">
                      <const fl="f211" loc="f,211,41,211,45" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f211" loc="f,211,5,211,37" name="mips_cpu_harvard.program_counter_multiplexer_jump_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f212" loc="f,212,22,212,23" dtype_id="10">
                      <const fl="f212" loc="f,212,24,212,28" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f212" loc="f,212,5,212,18" name="mips_cpu_harvard.j_instruction_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f213" loc="f,213,20,213,21" dtype_id="10">
                      <const fl="f213" loc="f,213,22,213,26" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f213" loc="f,213,5,213,16" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="10"/>
                    </assign>
                  </if>
                </if>
              </if>
              <if fl="f27" loc="f,27,8,27,10">
                <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
                  <const fl="f27" loc="f,27,8,27,10" name="32&apos;h4" dtype_id="2"/>
                  <ccast fl="f27" loc="f,27,8,27,10" dtype_id="20">
                    <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_harvard.control_unit.op" dtype_id="20"/>
                  </ccast>
                </and>
                <if fl="f27" loc="f,27,8,27,10">
                  <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
                    <const fl="f27" loc="f,27,8,27,10" name="32&apos;h2" dtype_id="2"/>
                    <ccast fl="f27" loc="f,27,8,27,10" dtype_id="20">
                      <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_harvard.control_unit.op" dtype_id="20"/>
                    </ccast>
                  </and>
                  <if fl="f27" loc="f,27,8,27,10">
                    <and fl="f27" loc="f,27,8,27,10" dtype_id="17">
                      <const fl="f27" loc="f,27,8,27,10" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="f27" loc="f,27,8,27,10" dtype_id="10">
                        <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_harvard.control_unit.op" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="f110" loc="f,110,22,110,23" dtype_id="10">
                      <const fl="f110" loc="f,110,24,110,25" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f110" loc="f,110,5,110,19" name="mips_cpu_harvard.register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f111" loc="f,111,25,111,26" dtype_id="10">
                      <const fl="f111" loc="f,111,27,111,28" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f111" loc="f,111,5,111,23" name="mips_cpu_harvard.memory_to_register_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f112" loc="f,112,20,112,21" dtype_id="10">
                      <const fl="f112" loc="f,112,22,112,23" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f112" loc="f,112,5,112,17" name="mips_cpu_harvard.memory_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f113" loc="f,113,18,113,19" dtype_id="16">
                      <const fl="f113" loc="f,113,20,113,21" name="2&apos;h0" dtype_id="16"/>
                      <varref fl="f113" loc="f,113,5,113,14" name="mips_cpu_harvard.ALU_src_B_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f114" loc="f,114,27,114,28" dtype_id="16">
                      <const fl="f114" loc="f,114,29,114,30" name="2&apos;h0" dtype_id="16"/>
                      <varref fl="f114" loc="f,114,5,114,25" name="mips_cpu_harvard.register_destination_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f115" loc="f,115,16,115,17" dtype_id="10">
                      <const fl="f115" loc="f,115,18,115,19" name="1&apos;h1" dtype_id="10"/>
                      <varref fl="f115" loc="f,115,5,115,11" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f116" loc="f,116,24,116,25" dtype_id="10">
                      <const fl="f116" loc="f,116,26,116,27" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f116" loc="f,116,5,116,22" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f117" loc="f,117,24,117,25" dtype_id="10">
                      <const fl="f116" loc="f,116,26,116,27" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f117" loc="f,117,5,117,22" name="mips_cpu_harvard.LO_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f118" loc="f,118,20,118,21" dtype_id="20">
                      <const fl="f118" loc="f,118,22,118,31" name="6&apos;h3f" dtype_id="20"/>
                      <varref fl="f118" loc="f,118,5,118,17" name="mips_cpu_harvard.ALU_function_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f119" loc="f,119,38,119,39" dtype_id="10">
                      <const fl="f119" loc="f,119,40,119,41" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f119" loc="f,119,5,119,37" name="mips_cpu_harvard.program_counter_multiplexer_jump_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f120" loc="f,120,22,120,23" dtype_id="10">
                      <const fl="f120" loc="f,120,24,120,25" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f120" loc="f,120,5,120,18" name="mips_cpu_harvard.j_instruction_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f121" loc="f,121,20,121,21" dtype_id="10">
                      <const fl="f121" loc="f,121,22,121,23" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f121" loc="f,121,5,121,16" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f96" loc="f,96,22,96,23" dtype_id="10">
                      <const fl="f96" loc="f,96,24,96,25" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f96" loc="f,96,5,96,19" name="mips_cpu_harvard.register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f97" loc="f,97,25,97,26" dtype_id="10">
                      <const fl="f97" loc="f,97,27,97,28" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f97" loc="f,97,5,97,23" name="mips_cpu_harvard.memory_to_register_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f98" loc="f,98,20,98,21" dtype_id="10">
                      <const fl="f98" loc="f,98,22,98,23" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f98" loc="f,98,5,98,17" name="mips_cpu_harvard.memory_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f99" loc="f,99,18,99,19" dtype_id="16">
                      <const fl="f99" loc="f,99,20,99,21" name="2&apos;h0" dtype_id="16"/>
                      <varref fl="f99" loc="f,99,5,99,14" name="mips_cpu_harvard.ALU_src_B_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f100" loc="f,100,27,100,28" dtype_id="16">
                      <const fl="f100" loc="f,100,29,100,30" name="2&apos;h0" dtype_id="16"/>
                      <varref fl="f100" loc="f,100,5,100,25" name="mips_cpu_harvard.register_destination_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f101" loc="f,101,16,101,17" dtype_id="10">
                      <const fl="f101" loc="f,101,18,101,19" name="1&apos;h1" dtype_id="10"/>
                      <varref fl="f101" loc="f,101,5,101,11" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f102" loc="f,102,24,102,25" dtype_id="10">
                      <const fl="f102" loc="f,102,26,102,27" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f102" loc="f,102,5,102,22" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f103" loc="f,103,24,103,25" dtype_id="10">
                      <const fl="f102" loc="f,102,26,102,27" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f103" loc="f,103,5,103,22" name="mips_cpu_harvard.LO_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f104" loc="f,104,20,104,21" dtype_id="20">
                      <const fl="f104" loc="f,104,22,104,31" name="6&apos;h3f" dtype_id="20"/>
                      <varref fl="f104" loc="f,104,5,104,17" name="mips_cpu_harvard.ALU_function_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f105" loc="f,105,38,105,39" dtype_id="10">
                      <const fl="f105" loc="f,105,40,105,41" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f105" loc="f,105,5,105,37" name="mips_cpu_harvard.program_counter_multiplexer_jump_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f106" loc="f,106,22,106,23" dtype_id="10">
                      <const fl="f106" loc="f,106,24,106,25" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f106" loc="f,106,5,106,18" name="mips_cpu_harvard.j_instruction_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f107" loc="f,107,20,107,21" dtype_id="10">
                      <const fl="f107" loc="f,107,22,107,23" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f107" loc="f,107,5,107,16" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="10"/>
                    </assign>
                  </if>
                  <if fl="f27" loc="f,27,8,27,10">
                    <and fl="f27" loc="f,27,8,27,10" dtype_id="17">
                      <const fl="f27" loc="f,27,8,27,10" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="f27" loc="f,27,8,27,10" dtype_id="10">
                        <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_harvard.control_unit.op" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="f80" loc="f,80,22,80,23" dtype_id="10">
                      <const fl="f80" loc="f,80,24,80,25" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f80" loc="f,80,5,80,19" name="mips_cpu_harvard.register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f81" loc="f,81,25,81,26" dtype_id="10">
                      <const fl="f81" loc="f,81,27,81,28" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f81" loc="f,81,5,81,23" name="mips_cpu_harvard.memory_to_register_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f82" loc="f,82,20,82,21" dtype_id="10">
                      <const fl="f82" loc="f,82,22,82,23" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f82" loc="f,82,5,82,17" name="mips_cpu_harvard.memory_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f83" loc="f,83,18,83,19" dtype_id="16">
                      <const fl="f83" loc="f,83,20,83,21" name="2&apos;h0" dtype_id="16"/>
                      <varref fl="f83" loc="f,83,5,83,14" name="mips_cpu_harvard.ALU_src_B_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f84" loc="f,84,27,84,28" dtype_id="16">
                      <const fl="f84" loc="f,84,29,84,30" name="2&apos;h0" dtype_id="16"/>
                      <varref fl="f84" loc="f,84,5,84,25" name="mips_cpu_harvard.register_destination_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f85" loc="f,85,16,85,17" dtype_id="10">
                      <const fl="f85" loc="f,85,18,85,19" name="1&apos;h1" dtype_id="10"/>
                      <varref fl="f85" loc="f,85,5,85,11" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f86" loc="f,86,24,86,25" dtype_id="10">
                      <const fl="f86" loc="f,86,26,86,27" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f86" loc="f,86,5,86,22" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f87" loc="f,87,24,87,25" dtype_id="10">
                      <const fl="f86" loc="f,86,26,86,27" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f87" loc="f,87,5,87,22" name="mips_cpu_harvard.LO_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f88" loc="f,88,20,88,21" dtype_id="20">
                      <const fl="f88" loc="f,88,22,88,31" name="6&apos;h3f" dtype_id="20"/>
                      <varref fl="f88" loc="f,88,5,88,17" name="mips_cpu_harvard.ALU_function_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f89" loc="f,89,38,89,39" dtype_id="10">
                      <const fl="f89" loc="f,89,40,89,41" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f89" loc="f,89,5,89,37" name="mips_cpu_harvard.program_counter_multiplexer_jump_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f90" loc="f,90,22,90,23" dtype_id="10">
                      <const fl="f90" loc="f,90,24,90,25" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f90" loc="f,90,5,90,18" name="mips_cpu_harvard.j_instruction_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f91" loc="f,91,20,91,21" dtype_id="10">
                      <const fl="f91" loc="f,91,22,91,23" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f91" loc="f,91,5,91,16" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f65" loc="f,65,22,65,23" dtype_id="10">
                      <const fl="f65" loc="f,65,24,65,25" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f65" loc="f,65,5,65,19" name="mips_cpu_harvard.register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f66" loc="f,66,25,66,26" dtype_id="10">
                      <const fl="f66" loc="f,66,27,66,28" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f66" loc="f,66,5,66,23" name="mips_cpu_harvard.memory_to_register_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f67" loc="f,67,20,67,21" dtype_id="10">
                      <const fl="f67" loc="f,67,22,67,23" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f67" loc="f,67,5,67,17" name="mips_cpu_harvard.memory_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f68" loc="f,68,18,68,19" dtype_id="16">
                      <const fl="f68" loc="f,68,20,68,21" name="2&apos;h0" dtype_id="16"/>
                      <varref fl="f68" loc="f,68,5,68,14" name="mips_cpu_harvard.ALU_src_B_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f69" loc="f,69,27,69,28" dtype_id="16">
                      <const fl="f69" loc="f,69,29,69,30" name="2&apos;h0" dtype_id="16"/>
                      <varref fl="f69" loc="f,69,5,69,25" name="mips_cpu_harvard.register_destination_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f70" loc="f,70,16,70,17" dtype_id="10">
                      <const fl="f70" loc="f,70,18,70,19" name="1&apos;h1" dtype_id="10"/>
                      <varref fl="f70" loc="f,70,5,70,11" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f71" loc="f,71,24,71,25" dtype_id="10">
                      <const fl="f71" loc="f,71,26,71,27" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f71" loc="f,71,5,71,22" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f72" loc="f,72,24,72,25" dtype_id="10">
                      <const fl="f71" loc="f,71,26,71,27" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f72" loc="f,72,5,72,22" name="mips_cpu_harvard.LO_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f73" loc="f,73,20,73,21" dtype_id="20">
                      <const fl="f73" loc="f,73,22,73,31" name="6&apos;h3f" dtype_id="20"/>
                      <varref fl="f73" loc="f,73,5,73,17" name="mips_cpu_harvard.ALU_function_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f74" loc="f,74,38,74,39" dtype_id="10">
                      <const fl="f74" loc="f,74,40,74,41" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f74" loc="f,74,5,74,37" name="mips_cpu_harvard.program_counter_multiplexer_jump_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f75" loc="f,75,22,75,23" dtype_id="10">
                      <const fl="f75" loc="f,75,24,75,25" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f75" loc="f,75,5,75,18" name="mips_cpu_harvard.j_instruction_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f76" loc="f,76,20,76,21" dtype_id="10">
                      <const fl="f76" loc="f,76,22,76,23" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f76" loc="f,76,5,76,16" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="10"/>
                    </assign>
                  </if>
                </if>
                <if fl="f27" loc="f,27,8,27,10">
                  <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
                    <const fl="f27" loc="f,27,8,27,10" name="32&apos;h2" dtype_id="2"/>
                    <ccast fl="f27" loc="f,27,8,27,10" dtype_id="20">
                      <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_harvard.control_unit.op" dtype_id="20"/>
                    </ccast>
                  </and>
                  <assign fl="f202" loc="f,202,22,202,23" dtype_id="10">
                    <const fl="f202" loc="f,202,24,202,28" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f202" loc="f,202,5,202,19" name="mips_cpu_harvard.register_write_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f203" loc="f,203,25,203,26" dtype_id="10">
                    <const fl="f203" loc="f,203,27,203,31" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f203" loc="f,203,5,203,23" name="mips_cpu_harvard.memory_to_register_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f204" loc="f,204,20,204,21" dtype_id="10">
                    <const fl="f204" loc="f,204,22,204,26" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f204" loc="f,204,5,204,17" name="mips_cpu_harvard.memory_write_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f205" loc="f,205,18,205,19" dtype_id="16">
                    <const fl="f205" loc="f,205,20,205,25" name="2&apos;h0" dtype_id="16"/>
                    <varref fl="f205" loc="f,205,5,205,14" name="mips_cpu_harvard.ALU_src_B_decode" dtype_id="16"/>
                  </assign>
                  <assign fl="f206" loc="f,206,27,206,28" dtype_id="16">
                    <const fl="f206" loc="f,206,29,206,34" name="2&apos;h0" dtype_id="16"/>
                    <varref fl="f206" loc="f,206,5,206,25" name="mips_cpu_harvard.register_destination_decode" dtype_id="16"/>
                  </assign>
                  <assign fl="f207" loc="f,207,16,207,17" dtype_id="10">
                    <const fl="f207" loc="f,207,18,207,22" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f207" loc="f,207,5,207,11" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f208" loc="f,208,24,208,25" dtype_id="10">
                    <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f208" loc="f,208,5,208,22" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f209" loc="f,209,24,209,25" dtype_id="10">
                    <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f209" loc="f,209,5,209,22" name="mips_cpu_harvard.LO_register_write_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f210" loc="f,210,20,210,21" dtype_id="20">
                    <const fl="f210" loc="f,210,22,210,31" name="6&apos;h0" dtype_id="20"/>
                    <varref fl="f210" loc="f,210,5,210,17" name="mips_cpu_harvard.ALU_function_decode" dtype_id="20"/>
                  </assign>
                  <assign fl="f211" loc="f,211,39,211,40" dtype_id="10">
                    <const fl="f211" loc="f,211,41,211,45" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f211" loc="f,211,5,211,37" name="mips_cpu_harvard.program_counter_multiplexer_jump_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f212" loc="f,212,22,212,23" dtype_id="10">
                    <const fl="f212" loc="f,212,24,212,28" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f212" loc="f,212,5,212,18" name="mips_cpu_harvard.j_instruction_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f213" loc="f,213,20,213,21" dtype_id="10">
                    <const fl="f213" loc="f,213,22,213,26" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f213" loc="f,213,5,213,16" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="10"/>
                  </assign>
                  <if fl="f27" loc="f,27,8,27,10">
                    <and fl="f27" loc="f,27,8,27,10" dtype_id="17">
                      <const fl="f27" loc="f,27,8,27,10" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="f27" loc="f,27,8,27,10" dtype_id="10">
                        <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_harvard.control_unit.op" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="f44" loc="f,44,22,44,23" dtype_id="10">
                      <or fl="f44" loc="f,44,40,44,42" dtype_id="10">
                        <eq fl="f44" loc="f,44,28,44,30" dtype_id="10">
                          <const fl="f44" loc="f,44,31,44,39" name="5&apos;h11" dtype_id="15"/>
                          <ccast fl="f44" loc="f,44,25,44,27" dtype_id="15">
                            <varref fl="f44" loc="f,44,25,44,27" name="mips_cpu_harvard.control_unit.rt" dtype_id="15"/>
                          </ccast>
                        </eq>
                        <eq fl="f44" loc="f,44,46,44,48" dtype_id="10">
                          <const fl="f44" loc="f,44,49,44,57" name="5&apos;h10" dtype_id="15"/>
                          <ccast fl="f44" loc="f,44,43,44,45" dtype_id="15">
                            <varref fl="f44" loc="f,44,43,44,45" name="mips_cpu_harvard.control_unit.rt" dtype_id="15"/>
                          </ccast>
                        </eq>
                      </or>
                      <varref fl="f44" loc="f,44,5,44,19" name="mips_cpu_harvard.register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f45" loc="f,45,25,45,26" dtype_id="10">
                      <const fl="f45" loc="f,45,27,45,28" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f45" loc="f,45,5,45,23" name="mips_cpu_harvard.memory_to_register_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f46" loc="f,46,20,46,21" dtype_id="10">
                      <const fl="f46" loc="f,46,22,46,23" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f46" loc="f,46,5,46,17" name="mips_cpu_harvard.memory_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f47" loc="f,47,18,47,19" dtype_id="16">
                      <const fl="f47" loc="f,47,20,47,25" name="2&apos;h2" dtype_id="16"/>
                      <varref fl="f47" loc="f,47,5,47,14" name="mips_cpu_harvard.ALU_src_B_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f48" loc="f,48,27,48,28" dtype_id="16">
                      <const fl="f48" loc="f,48,29,48,34" name="2&apos;h2" dtype_id="16"/>
                      <varref fl="f48" loc="f,48,5,48,25" name="mips_cpu_harvard.register_destination_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f49" loc="f,49,16,49,17" dtype_id="10">
                      <const fl="f49" loc="f,49,18,49,19" name="1&apos;h1" dtype_id="10"/>
                      <varref fl="f49" loc="f,49,5,49,11" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f50" loc="f,50,24,50,25" dtype_id="10">
                      <const fl="f50" loc="f,50,26,50,27" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f50" loc="f,50,5,50,22" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f51" loc="f,51,24,51,25" dtype_id="10">
                      <const fl="f50" loc="f,50,26,50,27" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f51" loc="f,51,5,51,22" name="mips_cpu_harvard.LO_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f52" loc="f,52,20,52,21" dtype_id="20">
                      <const fl="f52" loc="f,52,22,52,31" name="6&apos;h3f" dtype_id="20"/>
                      <varref fl="f52" loc="f,52,5,52,17" name="mips_cpu_harvard.ALU_function_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f53" loc="f,53,38,53,39" dtype_id="10">
                      <const fl="f53" loc="f,53,40,53,41" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f53" loc="f,53,5,53,37" name="mips_cpu_harvard.program_counter_multiplexer_jump_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f54" loc="f,54,22,54,23" dtype_id="10">
                      <const fl="f54" loc="f,54,24,54,25" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f54" loc="f,54,5,54,18" name="mips_cpu_harvard.j_instruction_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f55" loc="f,55,20,55,21" dtype_id="10">
                      <const fl="f55" loc="f,55,22,55,23" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f55" loc="f,55,5,55,16" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f35" loc="f,35,25,35,26" dtype_id="10">
                      <or fl="f35" loc="f,35,92,35,94" dtype_id="10">
                        <or fl="f35" loc="f,35,70,35,72" dtype_id="10">
                          <or fl="f35" loc="f,35,48,35,50" dtype_id="10">
                            <eq fl="f35" loc="f,35,35,35,37" dtype_id="10">
                              <const fl="f35" loc="f,35,38,35,47" name="6&apos;h18" dtype_id="20"/>
                              <ccast fl="f35" loc="f,35,29,35,34" dtype_id="20">
                                <varref fl="f35" loc="f,35,29,35,34" name="mips_cpu_harvard.control_unit.funct" dtype_id="20"/>
                              </ccast>
                            </eq>
                            <eq fl="f35" loc="f,35,57,35,59" dtype_id="10">
                              <const fl="f35" loc="f,35,60,35,69" name="6&apos;h19" dtype_id="20"/>
                              <ccast fl="f35" loc="f,35,51,35,56" dtype_id="20">
                                <varref fl="f35" loc="f,35,51,35,56" name="mips_cpu_harvard.control_unit.funct" dtype_id="20"/>
                              </ccast>
                            </eq>
                          </or>
                          <eq fl="f35" loc="f,35,79,35,81" dtype_id="10">
                            <const fl="f35" loc="f,35,82,35,91" name="6&apos;h1a" dtype_id="20"/>
                            <ccast fl="f35" loc="f,35,73,35,78" dtype_id="20">
                              <varref fl="f35" loc="f,35,73,35,78" name="mips_cpu_harvard.control_unit.funct" dtype_id="20"/>
                            </ccast>
                          </eq>
                        </or>
                        <eq fl="f35" loc="f,35,101,35,103" dtype_id="10">
                          <const fl="f35" loc="f,35,104,35,113" name="6&apos;h1b" dtype_id="20"/>
                          <ccast fl="f35" loc="f,35,95,35,100" dtype_id="20">
                            <varref fl="f35" loc="f,35,95,35,100" name="mips_cpu_harvard.control_unit.funct" dtype_id="20"/>
                          </ccast>
                        </eq>
                      </or>
                      <varref fl="f35" loc="f,35,5,35,22" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f29" loc="f,29,22,29,23" dtype_id="10">
                      <const fl="f29" loc="f,29,24,29,25" name="1&apos;h1" dtype_id="10"/>
                      <varref fl="f29" loc="f,29,5,29,19" name="mips_cpu_harvard.register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f30" loc="f,30,25,30,26" dtype_id="10">
                      <const fl="f30" loc="f,30,27,30,28" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f30" loc="f,30,5,30,23" name="mips_cpu_harvard.memory_to_register_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f31" loc="f,31,20,31,21" dtype_id="10">
                      <const fl="f31" loc="f,31,22,31,23" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f31" loc="f,31,5,31,17" name="mips_cpu_harvard.memory_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f32" loc="f,32,18,32,19" dtype_id="16">
                      <const fl="f32" loc="f,32,20,32,21" name="2&apos;h0" dtype_id="16"/>
                      <varref fl="f32" loc="f,32,5,32,14" name="mips_cpu_harvard.ALU_src_B_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f33" loc="f,33,27,33,28" dtype_id="16">
                      <const fl="f33" loc="f,33,29,33,30" name="2&apos;h1" dtype_id="16"/>
                      <varref fl="f33" loc="f,33,5,33,25" name="mips_cpu_harvard.register_destination_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f34" loc="f,34,16,34,17" dtype_id="10">
                      <const fl="f34" loc="f,34,18,34,19" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f34" loc="f,34,5,34,11" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f36" loc="f,36,24,36,25" dtype_id="10">
                      <varref fl="f36" loc="f,36,26,36,43" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="10"/>
                      <varref fl="f36" loc="f,36,5,36,22" name="mips_cpu_harvard.LO_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f39" loc="f,39,22,39,23" dtype_id="10">
                      <const fl="f39" loc="f,39,24,39,25" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f39" loc="f,39,5,39,18" name="mips_cpu_harvard.j_instruction_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f40" loc="f,40,20,40,21" dtype_id="10">
                      <const fl="f40" loc="f,40,22,40,23" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f40" loc="f,40,5,40,16" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f37" loc="f,37,20,37,21" dtype_id="20">
                      <varref fl="f37" loc="f,37,22,37,27" name="mips_cpu_harvard.control_unit.funct" dtype_id="20"/>
                      <varref fl="f37" loc="f,37,5,37,17" name="mips_cpu_harvard.ALU_function_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f38" loc="f,38,38,38,39" dtype_id="10">
                      <or fl="f38" loc="f,38,62,38,64" dtype_id="10">
                        <eq fl="f38" loc="f,38,48,38,50" dtype_id="10">
                          <const fl="f38" loc="f,38,52,38,61" name="6&apos;h8" dtype_id="20"/>
                          <ccast fl="f38" loc="f,38,42,38,47" dtype_id="20">
                            <varref fl="f38" loc="f,38,42,38,47" name="mips_cpu_harvard.control_unit.funct" dtype_id="20"/>
                          </ccast>
                        </eq>
                        <eq fl="f38" loc="f,38,71,38,73" dtype_id="10">
                          <const fl="f38" loc="f,38,74,38,83" name="6&apos;h9" dtype_id="20"/>
                          <ccast fl="f38" loc="f,38,65,38,70" dtype_id="20">
                            <varref fl="f38" loc="f,38,65,38,70" name="mips_cpu_harvard.control_unit.funct" dtype_id="20"/>
                          </ccast>
                        </eq>
                      </or>
                      <varref fl="f38" loc="f,38,5,38,37" name="mips_cpu_harvard.program_counter_multiplexer_jump_decode" dtype_id="10"/>
                    </assign>
                  </if>
                </if>
              </if>
            </if>
          </if>
        </if>
        <comment fl="q22" loc="q,22,2,22,13" name="ALWAYS"/>
        <assign fl="q29" loc="q,29,30,29,31" dtype_id="2">
          <cond fl="q29" loc="q,29,32,29,33" dtype_id="13">
            <and fl="q23" loc="q,23,8,23,27" dtype_id="2">
              <const fl="q23" loc="q,23,8,23,27" name="32&apos;h4" dtype_id="2"/>
              <ccast fl="q23" loc="q,23,8,23,27" dtype_id="19">
                <varref fl="q23" loc="q,23,8,23,27" name="mips_cpu_harvard.forward_A_execute" dtype_id="19"/>
              </ccast>
            </and>
            <cond fl="q29" loc="q,29,32,29,33" dtype_id="13">
              <and fl="q23" loc="q,23,8,23,27" dtype_id="2">
                <const fl="q23" loc="q,23,8,23,27" name="32&apos;h2" dtype_id="2"/>
                <ccast fl="q23" loc="q,23,8,23,27" dtype_id="19">
                  <varref fl="q23" loc="q,23,8,23,27" name="mips_cpu_harvard.forward_A_execute" dtype_id="19"/>
                </ccast>
              </and>
              <const fl="q29" loc="q,29,32,29,33" name="32&apos;sh0" dtype_id="13"/>
              <cond fl="q29" loc="q,29,32,29,33" dtype_id="13">
                <and fl="q23" loc="q,23,8,23,27" dtype_id="17">
                  <const fl="q23" loc="q,23,8,23,27" name="32&apos;h1" dtype_id="2"/>
                  <ccast fl="q23" loc="q,23,8,23,27" dtype_id="10">
                    <varref fl="q23" loc="q,23,8,23,27" name="mips_cpu_harvard.forward_A_execute" dtype_id="17"/>
                  </ccast>
                </and>
                <const fl="q29" loc="q,29,32,29,33" name="32&apos;sh0" dtype_id="13"/>
                <varref fl="q28" loc="q,28,32,28,51" name="mips_cpu_harvard.ALU_LO_output_writeback" dtype_id="2"/>
              </cond>
            </cond>
            <cond fl="q27" loc="q,27,32,27,52" dtype_id="2">
              <and fl="q23" loc="q,23,8,23,27" dtype_id="2">
                <const fl="q23" loc="q,23,8,23,27" name="32&apos;h2" dtype_id="2"/>
                <ccast fl="q23" loc="q,23,8,23,27" dtype_id="19">
                  <varref fl="q23" loc="q,23,8,23,27" name="mips_cpu_harvard.forward_A_execute" dtype_id="19"/>
                </ccast>
              </and>
              <cond fl="q27" loc="q,27,32,27,52" dtype_id="2">
                <and fl="q23" loc="q,23,8,23,27" dtype_id="17">
                  <const fl="q23" loc="q,23,8,23,27" name="32&apos;h1" dtype_id="2"/>
                  <ccast fl="q23" loc="q,23,8,23,27" dtype_id="10">
                    <varref fl="q23" loc="q,23,8,23,27" name="mips_cpu_harvard.forward_A_execute" dtype_id="17"/>
                  </ccast>
                </and>
                <varref fl="q27" loc="q,27,32,27,52" name="mips_cpu_harvard.ALU_LO_output_memory" dtype_id="2"/>
                <varref fl="q26" loc="q,26,32,26,49" name="mips_cpu_harvard.ALU_output_memory" dtype_id="2"/>
              </cond>
              <cond fl="q25" loc="q,25,32,25,48" dtype_id="2">
                <and fl="q23" loc="q,23,8,23,27" dtype_id="17">
                  <const fl="q23" loc="q,23,8,23,27" name="32&apos;h1" dtype_id="2"/>
                  <ccast fl="q23" loc="q,23,8,23,27" dtype_id="10">
                    <varref fl="q23" loc="q,23,8,23,27" name="mips_cpu_harvard.forward_A_execute" dtype_id="17"/>
                  </ccast>
                </and>
                <varref fl="q25" loc="q,25,32,25,48" name="mips_cpu_harvard.result_writeback" dtype_id="2"/>
                <varref fl="q24" loc="q,24,32,24,47" name="mips_cpu_harvard.src_A_execute" dtype_id="2"/>
              </cond>
            </cond>
          </cond>
          <varref fl="q29" loc="q,29,12,29,29" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="2"/>
        </assign>
        <comment fl="q22" loc="q,22,2,22,13" name="ALWAYS"/>
        <assign fl="q37" loc="q,37,28,37,29" dtype_id="2">
          <cond fl="q37" loc="q,37,30,37,31" dtype_id="13">
            <and fl="q31" loc="q,31,8,31,27" dtype_id="2">
              <const fl="q31" loc="q,31,8,31,27" name="32&apos;h4" dtype_id="2"/>
              <ccast fl="q31" loc="q,31,8,31,27" dtype_id="19">
                <varref fl="q31" loc="q,31,8,31,27" name="mips_cpu_harvard.forward_B_execute" dtype_id="19"/>
              </ccast>
            </and>
            <cond fl="q37" loc="q,37,30,37,31" dtype_id="13">
              <and fl="q31" loc="q,31,8,31,27" dtype_id="2">
                <const fl="q31" loc="q,31,8,31,27" name="32&apos;h2" dtype_id="2"/>
                <ccast fl="q31" loc="q,31,8,31,27" dtype_id="19">
                  <varref fl="q31" loc="q,31,8,31,27" name="mips_cpu_harvard.forward_B_execute" dtype_id="19"/>
                </ccast>
              </and>
              <const fl="q37" loc="q,37,30,37,31" name="32&apos;sh0" dtype_id="13"/>
              <cond fl="q37" loc="q,37,30,37,31" dtype_id="13">
                <and fl="q31" loc="q,31,8,31,27" dtype_id="17">
                  <const fl="q31" loc="q,31,8,31,27" name="32&apos;h1" dtype_id="2"/>
                  <ccast fl="q31" loc="q,31,8,31,27" dtype_id="10">
                    <varref fl="q31" loc="q,31,8,31,27" name="mips_cpu_harvard.forward_B_execute" dtype_id="17"/>
                  </ccast>
                </and>
                <const fl="q37" loc="q,37,30,37,31" name="32&apos;sh0" dtype_id="13"/>
                <varref fl="q36" loc="q,36,30,36,49" name="mips_cpu_harvard.ALU_HI_output_writeback" dtype_id="2"/>
              </cond>
            </cond>
            <cond fl="q35" loc="q,35,30,35,50" dtype_id="2">
              <and fl="q31" loc="q,31,8,31,27" dtype_id="2">
                <const fl="q31" loc="q,31,8,31,27" name="32&apos;h2" dtype_id="2"/>
                <ccast fl="q31" loc="q,31,8,31,27" dtype_id="19">
                  <varref fl="q31" loc="q,31,8,31,27" name="mips_cpu_harvard.forward_B_execute" dtype_id="19"/>
                </ccast>
              </and>
              <cond fl="q35" loc="q,35,30,35,50" dtype_id="2">
                <and fl="q31" loc="q,31,8,31,27" dtype_id="17">
                  <const fl="q31" loc="q,31,8,31,27" name="32&apos;h1" dtype_id="2"/>
                  <ccast fl="q31" loc="q,31,8,31,27" dtype_id="10">
                    <varref fl="q31" loc="q,31,8,31,27" name="mips_cpu_harvard.forward_B_execute" dtype_id="17"/>
                  </ccast>
                </and>
                <varref fl="q35" loc="q,35,30,35,50" name="mips_cpu_harvard.ALU_HI_output_memory" dtype_id="2"/>
                <varref fl="q34" loc="q,34,30,34,47" name="mips_cpu_harvard.ALU_output_memory" dtype_id="2"/>
              </cond>
              <cond fl="q33" loc="q,33,30,33,46" dtype_id="2">
                <and fl="q31" loc="q,31,8,31,27" dtype_id="17">
                  <const fl="q31" loc="q,31,8,31,27" name="32&apos;h1" dtype_id="2"/>
                  <ccast fl="q31" loc="q,31,8,31,27" dtype_id="10">
                    <varref fl="q31" loc="q,31,8,31,27" name="mips_cpu_harvard.forward_B_execute" dtype_id="17"/>
                  </ccast>
                </and>
                <varref fl="q33" loc="q,33,30,33,46" name="mips_cpu_harvard.result_writeback" dtype_id="2"/>
                <varref fl="q32" loc="q,32,30,32,45" name="mips_cpu_harvard.src_B_execute" dtype_id="2"/>
              </cond>
            </cond>
          </cond>
          <varref fl="q37" loc="q,37,12,37,27" name="mips_cpu_harvard.alu_input_mux.src_mux_input_0" dtype_id="2"/>
        </assign>
        <assign fl="q40" loc="q,40,29,40,30" dtype_id="2">
          <cond fl="q40" loc="q,40,31,40,46" dtype_id="2">
            <eq fl="q40" loc="q,40,9,40,10" dtype_id="17">
              <const fl="q40" loc="q,40,4,40,9" name="2&apos;h0" dtype_id="16"/>
              <ccast fl="q39" loc="q,39,8,39,25" dtype_id="16">
                <varref fl="q39" loc="q,39,8,39,25" name="mips_cpu_harvard.ALU_src_B_execute" dtype_id="16"/>
              </ccast>
            </eq>
            <varref fl="q40" loc="q,40,31,40,46" name="mips_cpu_harvard.alu_input_mux.src_mux_input_0" dtype_id="2"/>
            <cond fl="q41" loc="q,41,31,41,47" dtype_id="2">
              <eq fl="q41" loc="q,41,9,41,10" dtype_id="17">
                <const fl="q41" loc="q,41,4,41,9" name="2&apos;h1" dtype_id="16"/>
                <ccast fl="q39" loc="q,39,8,39,25" dtype_id="16">
                  <varref fl="q39" loc="q,39,8,39,25" name="mips_cpu_harvard.ALU_src_B_execute" dtype_id="16"/>
                </ccast>
              </eq>
              <varref fl="q41" loc="q,41,31,41,47" name="mips_cpu_harvard.sign_imm_execute" dtype_id="2"/>
              <cond fl="q42" loc="q,42,31,42,65" dtype_id="2">
                <eq fl="q42" loc="q,42,9,42,10" dtype_id="17">
                  <const fl="q42" loc="q,42,4,42,9" name="2&apos;h2" dtype_id="16"/>
                  <ccast fl="q39" loc="q,39,8,39,25" dtype_id="16">
                    <varref fl="q39" loc="q,39,8,39,25" name="mips_cpu_harvard.ALU_src_B_execute" dtype_id="16"/>
                  </ccast>
                </eq>
                <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
                  <ccast fl="c322" loc="c,322,6,322,11" dtype_id="2">
                    <const fl="c322" loc="c,322,6,322,11" name="32&apos;h4" dtype_id="2"/>
                  </ccast>
                  <varref fl="d7" loc="d,7,16,7,17" name="mips_cpu_harvard.program_counter_plus_four_execute" dtype_id="2"/>
                </add>
                <const fl="q43" loc="q,43,33,43,34" name="32&apos;sh0" dtype_id="13"/>
              </cond>
            </cond>
          </cond>
          <varref fl="q40" loc="q,40,11,40,28" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
        </assign>
        <contassign fl="c252" loc="c,252,22,252,23" dtype_id="2">
          <cond fl="c252" loc="c,252,43,252,44" dtype_id="2">
            <and fl="h67" loc="h,67,100,67,102" dtype_id="10">
              <and fl="h67" loc="h,67,60,67,62" dtype_id="10">
                <neq fl="h67" loc="h,67,54,67,56" dtype_id="10">
                  <const fl="h67" loc="h,67,57,67,58" name="5&apos;h0" dtype_id="15"/>
                  <and fl="c66" loc="c,66,40,66,41" dtype_id="15">
                    <const fl="c66" loc="c,66,40,66,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c66" loc="c,66,40,66,41" dtype_id="15">
                      <varref fl="c66" loc="c,66,22,66,40" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                      <const fl="c66" loc="c,66,44,66,46" name="5&apos;h15" dtype_id="14"/>
                    </shiftr>
                  </and>
                </neq>
                <eq fl="h67" loc="h,67,74,67,76" dtype_id="10">
                  <and fl="c66" loc="c,66,40,66,41" dtype_id="15">
                    <const fl="c66" loc="c,66,40,66,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c66" loc="c,66,40,66,41" dtype_id="15">
                      <varref fl="c66" loc="c,66,22,66,40" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                      <const fl="c66" loc="c,66,44,66,46" name="5&apos;h15" dtype_id="14"/>
                    </shiftr>
                  </and>
                  <ccast fl="h67" loc="h,67,77,67,98" dtype_id="15">
                    <varref fl="h67" loc="h,67,77,67,98" name="mips_cpu_harvard.write_register_memory" dtype_id="15"/>
                  </ccast>
                </eq>
              </and>
              <ccast fl="h67" loc="h,67,103,67,124" dtype_id="10">
                <varref fl="h67" loc="h,67,103,67,124" name="mips_cpu_harvard.register_write_memory" dtype_id="10"/>
              </ccast>
            </and>
            <varref fl="c252" loc="c,252,45,252,62" name="mips_cpu_harvard.ALU_output_memory" dtype_id="2"/>
            <varref fl="c252" loc="c,252,65,252,94" name="mips_cpu_harvard.register_file_output_A_decode" dtype_id="2"/>
          </cond>
          <varref fl="c252" loc="c,252,9,252,21" name="mips_cpu_harvard.comparator_1" dtype_id="2"/>
        </contassign>
        <contassign fl="c253" loc="c,253,22,253,23" dtype_id="2">
          <cond fl="c253" loc="c,253,43,253,44" dtype_id="2">
            <and fl="h68" loc="h,68,100,68,102" dtype_id="10">
              <and fl="h68" loc="h,68,60,68,62" dtype_id="10">
                <neq fl="h68" loc="h,68,54,68,56" dtype_id="10">
                  <const fl="h68" loc="h,68,57,68,58" name="5&apos;h0" dtype_id="15"/>
                  <and fl="c69" loc="c,69,40,69,41" dtype_id="15">
                    <const fl="c69" loc="c,69,40,69,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c69" loc="c,69,40,69,41" dtype_id="15">
                      <varref fl="c69" loc="c,69,22,69,40" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                      <const fl="c69" loc="c,69,44,69,46" name="5&apos;h10" dtype_id="14"/>
                    </shiftr>
                  </and>
                </neq>
                <eq fl="h68" loc="h,68,74,68,76" dtype_id="10">
                  <and fl="c69" loc="c,69,40,69,41" dtype_id="15">
                    <const fl="c69" loc="c,69,40,69,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c69" loc="c,69,40,69,41" dtype_id="15">
                      <varref fl="c69" loc="c,69,22,69,40" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                      <const fl="c69" loc="c,69,44,69,46" name="5&apos;h10" dtype_id="14"/>
                    </shiftr>
                  </and>
                  <ccast fl="h68" loc="h,68,77,68,98" dtype_id="15">
                    <varref fl="h68" loc="h,68,77,68,98" name="mips_cpu_harvard.write_register_memory" dtype_id="15"/>
                  </ccast>
                </eq>
              </and>
              <ccast fl="h68" loc="h,68,103,68,124" dtype_id="10">
                <varref fl="h68" loc="h,68,103,68,124" name="mips_cpu_harvard.register_write_memory" dtype_id="10"/>
              </ccast>
            </and>
            <varref fl="c253" loc="c,253,45,253,62" name="mips_cpu_harvard.ALU_output_memory" dtype_id="2"/>
            <varref fl="c253" loc="c,253,65,253,94" name="mips_cpu_harvard.register_file_output_B_decode" dtype_id="2"/>
          </cond>
          <varref fl="c253" loc="c,253,9,253,21" name="mips_cpu_harvard.comparator_2" dtype_id="2"/>
        </contassign>
        <comment fl="h34" loc="h,34,2,34,13" name="ALWAYS"/>
        <assign fl="h62" loc="h,62,11,62,12" dtype_id="10">
          <and fl="h62" loc="h,62,70,62,72" dtype_id="10">
            <or fl="h62" loc="h,62,40,62,42" dtype_id="10">
              <eq fl="h62" loc="h,62,25,62,27" dtype_id="10">
                <and fl="c66" loc="c,66,40,66,41" dtype_id="15">
                  <const fl="c66" loc="c,66,40,66,41" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c66" loc="c,66,40,66,41" dtype_id="15">
                    <varref fl="c66" loc="c,66,22,66,40" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                    <const fl="c66" loc="c,66,44,66,46" name="5&apos;h15" dtype_id="14"/>
                  </shiftr>
                </and>
                <ccast fl="h62" loc="h,62,28,62,38" dtype_id="15">
                  <varref fl="h62" loc="h,62,28,62,38" name="mips_cpu_harvard.Rt_execute" dtype_id="15"/>
                </ccast>
              </eq>
              <eq fl="h62" loc="h,62,54,62,56" dtype_id="10">
                <and fl="c69" loc="c,69,40,69,41" dtype_id="15">
                  <const fl="c69" loc="c,69,40,69,41" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c69" loc="c,69,40,69,41" dtype_id="15">
                    <varref fl="c69" loc="c,69,22,69,40" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                    <const fl="c69" loc="c,69,44,69,46" name="5&apos;h10" dtype_id="14"/>
                  </shiftr>
                </and>
                <ccast fl="h62" loc="h,62,57,62,67" dtype_id="15">
                  <varref fl="h62" loc="h,62,57,62,67" name="mips_cpu_harvard.Rt_execute" dtype_id="15"/>
                </ccast>
              </eq>
            </or>
            <ccast fl="h62" loc="h,62,73,62,99" dtype_id="10">
              <varref fl="h62" loc="h,62,73,62,99" name="mips_cpu_harvard.memory_to_register_execute" dtype_id="10"/>
            </ccast>
          </and>
          <varref fl="h62" loc="h,62,3,62,10" name="mips_cpu_harvard.hazard_unit.lwstall" dtype_id="10"/>
        </assign>
        <assign fl="h70" loc="h,70,15,70,16" dtype_id="10">
          <or fl="h70" loc="h,70,137,70,139" dtype_id="10">
            <and fl="h70" loc="h,70,57,70,59" dtype_id="10">
              <and fl="h70" loc="h,70,31,70,33" dtype_id="10">
                <ccast fl="h70" loc="h,70,17,70,30" dtype_id="10">
                  <varref fl="h70" loc="h,70,17,70,30" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
                </ccast>
                <ccast fl="h70" loc="h,70,34,70,56" dtype_id="10">
                  <varref fl="h70" loc="h,70,34,70,56" name="mips_cpu_harvard.register_write_execute" dtype_id="10"/>
                </ccast>
              </and>
              <or fl="h70" loc="h,70,97,70,99" dtype_id="10">
                <eq fl="h70" loc="h,70,84,70,86" dtype_id="10">
                  <ccast fl="h70" loc="h,70,61,70,83" dtype_id="15">
                    <varref fl="h70" loc="h,70,61,70,83" name="mips_cpu_harvard.write_register_execute" dtype_id="15"/>
                  </ccast>
                  <and fl="c66" loc="c,66,40,66,41" dtype_id="15">
                    <const fl="c66" loc="c,66,40,66,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c66" loc="c,66,40,66,41" dtype_id="15">
                      <varref fl="c66" loc="c,66,22,66,40" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                      <const fl="c66" loc="c,66,44,66,46" name="5&apos;h15" dtype_id="14"/>
                    </shiftr>
                  </and>
                </eq>
                <eq fl="h70" loc="h,70,123,70,125" dtype_id="10">
                  <ccast fl="h70" loc="h,70,100,70,122" dtype_id="15">
                    <varref fl="h70" loc="h,70,100,70,122" name="mips_cpu_harvard.write_register_execute" dtype_id="15"/>
                  </ccast>
                  <and fl="c69" loc="c,69,40,69,41" dtype_id="15">
                    <const fl="c69" loc="c,69,40,69,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c69" loc="c,69,40,69,41" dtype_id="15">
                      <varref fl="c69" loc="c,69,22,69,40" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                      <const fl="c69" loc="c,69,44,69,46" name="5&apos;h10" dtype_id="14"/>
                    </shiftr>
                  </and>
                </eq>
              </or>
            </and>
            <and fl="h70" loc="h,70,183,70,185" dtype_id="10">
              <and fl="h70" loc="h,70,154,70,156" dtype_id="10">
                <ccast fl="h70" loc="h,70,140,70,153" dtype_id="10">
                  <varref fl="h70" loc="h,70,140,70,153" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
                </ccast>
                <ccast fl="h70" loc="h,70,157,70,182" dtype_id="10">
                  <varref fl="h70" loc="h,70,157,70,182" name="mips_cpu_harvard.memory_to_register_memory" dtype_id="10"/>
                </ccast>
              </and>
              <or fl="h70" loc="h,70,222,70,224" dtype_id="10">
                <eq fl="h70" loc="h,70,209,70,211" dtype_id="10">
                  <ccast fl="h70" loc="h,70,187,70,208" dtype_id="15">
                    <varref fl="h70" loc="h,70,187,70,208" name="mips_cpu_harvard.write_register_memory" dtype_id="15"/>
                  </ccast>
                  <and fl="c66" loc="c,66,40,66,41" dtype_id="15">
                    <const fl="c66" loc="c,66,40,66,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c66" loc="c,66,40,66,41" dtype_id="15">
                      <varref fl="c66" loc="c,66,22,66,40" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                      <const fl="c66" loc="c,66,44,66,46" name="5&apos;h15" dtype_id="14"/>
                    </shiftr>
                  </and>
                </eq>
                <eq fl="h70" loc="h,70,247,70,249" dtype_id="10">
                  <ccast fl="h70" loc="h,70,225,70,246" dtype_id="15">
                    <varref fl="h70" loc="h,70,225,70,246" name="mips_cpu_harvard.write_register_memory" dtype_id="15"/>
                  </ccast>
                  <and fl="c69" loc="c,69,40,69,41" dtype_id="15">
                    <const fl="c69" loc="c,69,40,69,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c69" loc="c,69,40,69,41" dtype_id="15">
                      <varref fl="c69" loc="c,69,22,69,40" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                      <const fl="c69" loc="c,69,44,69,46" name="5&apos;h10" dtype_id="14"/>
                    </shiftr>
                  </and>
                </eq>
              </or>
            </and>
          </or>
          <varref fl="h70" loc="h,70,3,70,14" name="mips_cpu_harvard.hazard_unit.branchstall" dtype_id="10"/>
        </assign>
        <assign fl="h73" loc="h,73,15,73,16" dtype_id="10">
          <or fl="h73" loc="h,73,40,73,42" dtype_id="10">
            <or fl="h73" loc="h,73,29,73,31" dtype_id="10">
              <ccast fl="h73" loc="h,73,17,73,28" dtype_id="10">
                <varref fl="h73" loc="h,73,17,73,28" name="mips_cpu_harvard.hazard_unit.branchstall" dtype_id="10"/>
              </ccast>
              <ccast fl="h73" loc="h,73,32,73,39" dtype_id="10">
                <varref fl="h73" loc="h,73,32,73,39" name="mips_cpu_harvard.hazard_unit.lwstall" dtype_id="10"/>
              </ccast>
            </or>
            <ccast fl="h73" loc="h,73,43,73,83" dtype_id="10">
              <varref fl="h73" loc="h,73,43,73,83" name="mips_cpu_harvard.program_counter_multiplexer_jump_execute" dtype_id="10"/>
            </ccast>
          </or>
          <varref fl="h73" loc="h,73,3,73,14" name="mips_cpu_harvard.stall_fetch" dtype_id="10"/>
        </assign>
        <assign fl="h74" loc="h,74,16,74,17" dtype_id="10">
          <or fl="h74" loc="h,74,41,74,43" dtype_id="10">
            <or fl="h74" loc="h,74,30,74,32" dtype_id="10">
              <ccast fl="h74" loc="h,74,18,74,29" dtype_id="10">
                <varref fl="h74" loc="h,74,18,74,29" name="mips_cpu_harvard.hazard_unit.branchstall" dtype_id="10"/>
              </ccast>
              <ccast fl="h74" loc="h,74,33,74,40" dtype_id="10">
                <varref fl="h74" loc="h,74,33,74,40" name="mips_cpu_harvard.hazard_unit.lwstall" dtype_id="10"/>
              </ccast>
            </or>
            <ccast fl="h74" loc="h,74,44,74,84" dtype_id="10">
              <varref fl="h74" loc="h,74,44,74,84" name="mips_cpu_harvard.program_counter_multiplexer_jump_execute" dtype_id="10"/>
            </ccast>
          </or>
          <varref fl="h74" loc="h,74,3,74,15" name="mips_cpu_harvard.stall_decode" dtype_id="10"/>
        </assign>
        <assign fl="h75" loc="h,75,26,75,27" dtype_id="10">
          <or fl="h75" loc="h,75,40,75,42" dtype_id="10">
            <ccast fl="h75" loc="h,75,28,75,39" dtype_id="10">
              <varref fl="h75" loc="h,75,28,75,39" name="mips_cpu_harvard.hazard_unit.branchstall" dtype_id="10"/>
            </ccast>
            <ccast fl="h75" loc="h,75,43,75,50" dtype_id="10">
              <varref fl="h75" loc="h,75,43,75,50" name="mips_cpu_harvard.hazard_unit.lwstall" dtype_id="10"/>
            </ccast>
          </or>
          <varref fl="h75" loc="h,75,3,75,25" name="mips_cpu_harvard.flush_execute_register" dtype_id="10"/>
        </assign>
        <comment fl="e29" loc="e,29,2,29,13" name="ALWAYS"/>
        <assign fl="e30" loc="e,30,14,30,15" dtype_id="2">
          <const fl="e30" loc="e,30,19,30,20" name="32&apos;h0" dtype_id="2"/>
          <varref fl="e30" loc="e,30,3,30,13" name="mips_cpu_harvard.ALU_output_execute" dtype_id="2"/>
        </assign>
        <if fl="e32" loc="e,32,8,32,21">
          <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
            <const fl="e32" loc="e,32,8,32,21" name="32&apos;h20" dtype_id="2"/>
            <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
              <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
            </ccast>
          </and>
          <assign fl="e65" loc="e,65,26,65,27" dtype_id="2">
            <cond fl="e65" loc="e,65,28,65,35" dtype_id="2">
              <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                <const fl="e32" loc="e,32,8,32,21" name="32&apos;h10" dtype_id="2"/>
                <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
                  <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
                </ccast>
              </and>
              <cond fl="e65" loc="e,65,28,65,35" dtype_id="2">
                <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                  <const fl="e32" loc="e,32,8,32,21" name="32&apos;h8" dtype_id="2"/>
                  <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
                    <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
                  </ccast>
                </and>
                <cond fl="e65" loc="e,65,28,65,35" dtype_id="2">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
                    </ccast>
                  </and>
                  <cond fl="e65" loc="e,65,28,65,35" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
                      </ccast>
                    </and>
                    <cond fl="e65" loc="e,65,28,65,35" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="10">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <varref fl="e65" loc="e,65,28,65,35" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
                      <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                    </cond>
                    <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                  </cond>
                  <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                </cond>
                <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
              </cond>
              <cond fl="e66" loc="e,66,29,66,30" dtype_id="2">
                <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                  <const fl="e32" loc="e,32,8,32,21" name="32&apos;h8" dtype_id="2"/>
                  <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
                    <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
                  </ccast>
                </and>
                <cond fl="e66" loc="e,66,29,66,30" dtype_id="2">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
                    </ccast>
                  </and>
                  <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                  <cond fl="e64" loc="e,64,48,64,49" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
                      </ccast>
                    </and>
                    <cond fl="e64" loc="e,64,48,64,49" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="10">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <cond fl="e64" loc="e,64,48,64,49" dtype_id="2">
                        <lt fl="e64" loc="e,64,37,64,38" dtype_id="10">
                          <varref fl="e64" loc="e,64,29,64,36" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="2"/>
                          <varref fl="e64" loc="e,64,39,64,46" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
                        </lt>
                        <const fl="e64" loc="e,64,50,64,51" name="32&apos;h1" dtype_id="2"/>
                        <const fl="e64" loc="e,64,73,64,74" name="32&apos;h0" dtype_id="2"/>
                      </cond>
                      <cond fl="e63" loc="e,63,66,63,67" dtype_id="2">
                        <lts fl="e63" loc="e,63,46,63,47" dtype_id="10">
                          <varref fl="e63" loc="e,63,37,63,44" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="13"/>
                          <varref fl="e63" loc="e,63,56,63,63" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="13"/>
                        </lts>
                        <const fl="e63" loc="e,63,68,63,69" name="32&apos;h1" dtype_id="2"/>
                        <const fl="e63" loc="e,63,91,63,92" name="32&apos;h0" dtype_id="2"/>
                      </cond>
                    </cond>
                    <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                  </cond>
                </cond>
                <cond fl="e62" loc="e,62,28,62,29" dtype_id="2">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
                    </ccast>
                  </and>
                  <cond fl="e62" loc="e,62,28,62,29" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
                      </ccast>
                    </and>
                    <cond fl="e62" loc="e,62,28,62,29" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="10">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <not fl="e62" loc="e,62,28,62,29" dtype_id="2">
                        <or fl="e62" loc="e,62,37,62,38" dtype_id="2">
                          <varref fl="e62" loc="e,62,30,62,37" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="2"/>
                          <varref fl="e62" loc="e,62,38,62,45" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
                        </or>
                      </not>
                      <xnor fl="e61" loc="e,61,36,61,38" dtype_id="2">
                        <varref fl="e61" loc="e,61,28,61,35" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="2"/>
                        <varref fl="e61" loc="e,61,39,61,46" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
                      </xnor>
                    </cond>
                    <cond fl="e60" loc="e,60,36,60,37" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="10">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <or fl="e60" loc="e,60,36,60,37" dtype_id="2">
                        <varref fl="e60" loc="e,60,28,60,35" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="2"/>
                        <varref fl="e60" loc="e,60,38,60,45" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
                      </or>
                      <and fl="e59" loc="e,59,36,59,37" dtype_id="2">
                        <varref fl="e59" loc="e,59,28,59,35" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="2"/>
                        <varref fl="e59" loc="e,59,38,59,45" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
                      </and>
                    </cond>
                  </cond>
                  <cond fl="e58" loc="e,58,36,58,37" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
                      </ccast>
                    </and>
                    <cond fl="e58" loc="e,58,36,58,37" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="10">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <sub fl="e58" loc="e,58,36,58,37" dtype_id="2">
                        <varref fl="e58" loc="e,58,28,58,35" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="2"/>
                        <varref fl="e58" loc="e,58,38,58,45" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
                      </sub>
                      <sub fl="e57" loc="e,57,45,57,46" dtype_id="13">
                        <varref fl="e57" loc="e,57,36,57,43" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="13"/>
                        <varref fl="e57" loc="e,57,55,57,62" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="13"/>
                      </sub>
                    </cond>
                    <cond fl="e56" loc="e,56,36,56,37" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="10">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <add fl="e56" loc="e,56,36,56,37" dtype_id="2">
                        <varref fl="e56" loc="e,56,28,56,35" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="2"/>
                        <varref fl="e56" loc="e,56,38,56,45" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
                      </add>
                      <add fl="e55" loc="e,55,46,55,47" dtype_id="13">
                        <varref fl="e55" loc="e,55,37,55,44" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="13"/>
                        <varref fl="e55" loc="e,55,56,55,63" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="13"/>
                      </add>
                    </cond>
                  </cond>
                </cond>
              </cond>
            </cond>
            <varref fl="e65" loc="e,65,15,65,25" name="mips_cpu_harvard.ALU_output_execute" dtype_id="2"/>
          </assign>
          <if fl="e32" loc="e,32,8,32,21">
            <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
              <const fl="e32" loc="e,32,8,32,21" name="32&apos;h10" dtype_id="2"/>
              <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
                <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
              </ccast>
            </and>
            <if fl="e32" loc="e,32,8,32,21">
              <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                <const fl="e32" loc="e,32,8,32,21" name="32&apos;h8" dtype_id="2"/>
                <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
                  <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
                </ccast>
              </and>
              <if fl="e32" loc="e,32,8,32,21">
                <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                  <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                  <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
                    <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
                  </ccast>
                </and>
                <assign fl="e66" loc="e,66,24,66,25" dtype_id="2">
                  <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                  <varref fl="e66" loc="e,66,13,66,23" name="mips_cpu_harvard.ALU_output_execute" dtype_id="2"/>
                </assign>
              </if>
              <assign fl="e66" loc="e,66,24,66,25" dtype_id="2">
                <cond fl="e66" loc="e,66,29,66,30" dtype_id="2">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
                    </ccast>
                  </and>
                  <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                  <varref fl="e44" loc="e,44,28,44,35" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
                </cond>
                <varref fl="e66" loc="e,66,13,66,23" name="mips_cpu_harvard.ALU_output_execute" dtype_id="2"/>
              </assign>
            </if>
            <assign fl="e66" loc="e,66,24,66,25" dtype_id="2">
              <cond fl="e66" loc="e,66,29,66,30" dtype_id="2">
                <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                  <const fl="e32" loc="e,32,8,32,21" name="32&apos;h8" dtype_id="2"/>
                  <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
                    <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
                  </ccast>
                </and>
                <cond fl="e66" loc="e,66,29,66,30" dtype_id="2">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
                    </ccast>
                  </and>
                  <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                  <cond fl="e66" loc="e,66,29,66,30" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
                      </ccast>
                    </and>
                    <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                    <varref fl="e40" loc="e,40,28,40,35" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
                  </cond>
                </cond>
                <cond fl="e38" loc="e,38,37,38,40" dtype_id="2">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
                    </ccast>
                  </and>
                  <cond fl="e38" loc="e,38,37,38,40" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
                      </ccast>
                    </and>
                    <cond fl="e38" loc="e,38,37,38,40" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="10">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <shiftr fl="e38" loc="e,38,37,38,40" dtype_id="2">
                        <varref fl="e38" loc="e,38,29,38,36" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
                        <and fl="e38" loc="e,38,48,38,49" dtype_id="15">
                          <const fl="e38" loc="e,38,48,38,49" name="32&apos;h1f" dtype_id="2"/>
                          <varref fl="e38" loc="e,38,41,38,48" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="15"/>
                        </and>
                      </shiftr>
                      <shiftr fl="e37" loc="e,37,37,37,39" dtype_id="2">
                        <varref fl="e37" loc="e,37,29,37,36" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
                        <and fl="e37" loc="e,37,47,37,48" dtype_id="15">
                          <const fl="e37" loc="e,37,47,37,48" name="32&apos;h1f" dtype_id="2"/>
                          <varref fl="e37" loc="e,37,40,37,47" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="15"/>
                        </and>
                      </shiftr>
                    </cond>
                    <cond fl="e66" loc="e,66,29,66,30" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="10">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                      <shiftl fl="e36" loc="e,36,36,36,38" dtype_id="2">
                        <varref fl="e36" loc="e,36,28,36,35" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
                        <and fl="e36" loc="e,36,46,36,47" dtype_id="15">
                          <const fl="e36" loc="e,36,46,36,47" name="32&apos;h1f" dtype_id="2"/>
                          <varref fl="e36" loc="e,36,39,36,46" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="15"/>
                        </and>
                      </shiftl>
                    </cond>
                  </cond>
                  <cond fl="e35" loc="e,35,37,35,40" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
                      </ccast>
                    </and>
                    <cond fl="e35" loc="e,35,37,35,40" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="10">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <shiftr fl="e35" loc="e,35,37,35,40" dtype_id="2">
                        <varref fl="e35" loc="e,35,29,35,36" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
                        <and fl="e21" loc="e,21,31,21,32" dtype_id="15">
                          <const fl="e21" loc="e,21,31,21,32" name="32&apos;h1f" dtype_id="2"/>
                          <shiftr fl="e21" loc="e,21,31,21,32" dtype_id="15">
                            <varref fl="e21" loc="e,21,24,21,31" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="2"/>
                            <const fl="e21" loc="e,21,35,21,36" name="5&apos;h6" dtype_id="14"/>
                          </shiftr>
                        </and>
                      </shiftr>
                      <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                    </cond>
                    <cond fl="e34" loc="e,34,36,34,38" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="10">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <shiftr fl="e34" loc="e,34,36,34,38" dtype_id="2">
                        <varref fl="e34" loc="e,34,28,34,35" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
                        <and fl="e21" loc="e,21,31,21,32" dtype_id="15">
                          <const fl="e21" loc="e,21,31,21,32" name="32&apos;h1f" dtype_id="2"/>
                          <shiftr fl="e21" loc="e,21,31,21,32" dtype_id="15">
                            <varref fl="e21" loc="e,21,24,21,31" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="2"/>
                            <const fl="e21" loc="e,21,35,21,36" name="5&apos;h6" dtype_id="14"/>
                          </shiftr>
                        </and>
                      </shiftr>
                      <shiftl fl="e33" loc="e,33,37,33,39" dtype_id="2">
                        <varref fl="e33" loc="e,33,29,33,36" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
                        <and fl="e21" loc="e,21,31,21,32" dtype_id="15">
                          <const fl="e21" loc="e,21,31,21,32" name="32&apos;h1f" dtype_id="2"/>
                          <shiftr fl="e21" loc="e,21,31,21,32" dtype_id="15">
                            <varref fl="e21" loc="e,21,24,21,31" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="2"/>
                            <const fl="e21" loc="e,21,35,21,36" name="5&apos;h6" dtype_id="14"/>
                          </shiftr>
                        </and>
                      </shiftl>
                    </cond>
                  </cond>
                </cond>
              </cond>
              <varref fl="e66" loc="e,66,13,66,23" name="mips_cpu_harvard.ALU_output_execute" dtype_id="2"/>
            </assign>
          </if>
        </if>
        <comment fl="e29" loc="e,29,2,29,13" name="ALWAYS"/>
        <assign fl="e31" loc="e,31,20,31,21" dtype_id="8">
          <const fl="e31" loc="e,31,25,31,26" name="64&apos;h0" dtype_id="8"/>
          <varref fl="e31" loc="e,31,3,31,19" name="mips_cpu_harvard.alu.ALU_HI_LO_output" dtype_id="8"/>
        </assign>
        <if fl="e32" loc="e,32,8,32,21">
          <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
            <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
            <not fl="e32" loc="e,32,8,32,21" dtype_id="17">
              <shiftr fl="e32" loc="e,32,8,32,21" dtype_id="17">
                <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
                  <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
                </ccast>
                <const fl="e32" loc="e,32,8,32,21" name="32&apos;h5" dtype_id="2"/>
              </shiftr>
            </not>
          </and>
          <if fl="e32" loc="e,32,8,32,21">
            <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
              <const fl="e32" loc="e,32,8,32,21" name="32&apos;h10" dtype_id="2"/>
              <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
                <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
              </ccast>
            </and>
            <if fl="e32" loc="e,32,8,32,21">
              <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                <const fl="e32" loc="e,32,8,32,21" name="32&apos;h8" dtype_id="2"/>
                <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
                  <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
                </ccast>
              </and>
              <if fl="e32" loc="e,32,8,32,21">
                <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                  <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                  <not fl="e32" loc="e,32,8,32,21" dtype_id="17">
                    <shiftr fl="e32" loc="e,32,8,32,21" dtype_id="17">
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
                      </ccast>
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                    </shiftr>
                  </not>
                </and>
                <if fl="e32" loc="e,32,8,32,21">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
                    </ccast>
                  </and>
                  <if fl="e32" loc="e,32,8,32,21">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="10">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="e52" loc="e,52,22,52,23" dtype_id="8">
                      <shiftl fl="e52" loc="e,52,42,52,43" dtype_id="8">
                        <ccast fl="e52" loc="e,52,42,52,43" dtype_id="8">
                          <ccast fl="e52" loc="e,52,33,52,34" dtype_id="2">
                            <div fl="e52" loc="e,52,33,52,34" dtype_id="2">
                              <varref fl="e52" loc="e,52,25,52,32" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="2"/>
                              <varref fl="e52" loc="e,52,35,52,42" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
                            </div>
                          </ccast>
                        </ccast>
                        <const fl="e52" loc="e,52,42,52,43" name="32&apos;h20" dtype_id="2"/>
                      </shiftl>
                      <varref fl="e52" loc="e,52,5,52,21" name="mips_cpu_harvard.alu.ALU_HI_LO_output" dtype_id="8"/>
                    </assign>
                    <assign fl="e53" loc="e,53,22,53,23" dtype_id="8">
                      <add fl="e53" loc="e,53,41,53,42" dtype_id="8">
                        <varref fl="e53" loc="e,53,24,53,40" name="mips_cpu_harvard.alu.ALU_HI_LO_output" dtype_id="8"/>
                        <ccast fl="e53" loc="e,53,54,53,55" dtype_id="8">
                          <ccast fl="e53" loc="e,53,63,53,64" dtype_id="2">
                            <moddiv fl="e53" loc="e,53,63,53,64" dtype_id="2">
                              <varref fl="e53" loc="e,53,55,53,62" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="2"/>
                              <varref fl="e53" loc="e,53,65,53,72" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
                            </moddiv>
                          </ccast>
                        </ccast>
                      </add>
                      <varref fl="e53" loc="e,53,5,53,21" name="mips_cpu_harvard.alu.ALU_HI_LO_output" dtype_id="8"/>
                    </assign>
                    <assign fl="e48" loc="e,48,22,48,23" dtype_id="8">
                      <shiftl fl="e48" loc="e,48,61,48,62" dtype_id="8">
                        <ccast fl="e48" loc="e,48,61,48,62" dtype_id="8">
                          <ccast fl="e48" loc="e,48,42,48,43" dtype_id="2">
                            <divs fl="e48" loc="e,48,42,48,43" dtype_id="13">
                              <varref fl="e48" loc="e,48,33,48,40" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="13"/>
                              <varref fl="e48" loc="e,48,52,48,59" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="13"/>
                            </divs>
                          </ccast>
                        </ccast>
                        <const fl="e48" loc="e,48,61,48,62" name="32&apos;h20" dtype_id="2"/>
                      </shiftl>
                      <varref fl="e48" loc="e,48,5,48,21" name="mips_cpu_harvard.alu.ALU_HI_LO_output" dtype_id="8"/>
                    </assign>
                    <assign fl="e49" loc="e,49,22,49,23" dtype_id="8">
                      <add fl="e49" loc="e,49,41,49,42" dtype_id="8">
                        <varref fl="e49" loc="e,49,24,49,40" name="mips_cpu_harvard.alu.ALU_HI_LO_output" dtype_id="8"/>
                        <ccast fl="e49" loc="e,49,54,49,55" dtype_id="8">
                          <ccast fl="e49" loc="e,49,72,49,73" dtype_id="2">
                            <moddivs fl="e49" loc="e,49,72,49,73" dtype_id="13">
                              <varref fl="e49" loc="e,49,63,49,70" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="13"/>
                              <varref fl="e49" loc="e,49,82,49,89" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="13"/>
                            </moddivs>
                          </ccast>
                        </ccast>
                      </add>
                      <varref fl="e49" loc="e,49,5,49,21" name="mips_cpu_harvard.alu.ALU_HI_LO_output" dtype_id="8"/>
                    </assign>
                  </if>
                  <assign fl="e46" loc="e,46,32,46,33" dtype_id="8">
                    <cond fl="e46" loc="e,46,51,46,52" dtype_id="8">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="10">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <mul fl="e46" loc="e,46,51,46,52" dtype_id="8">
                        <ccast fl="e24" loc="e,24,45,24,46" dtype_id="8">
                          <ccast fl="e24" loc="e,24,47,24,54" dtype_id="2">
                            <varref fl="e24" loc="e,24,47,24,54" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="2"/>
                          </ccast>
                        </ccast>
                        <ccast fl="e25" loc="e,25,44,25,45" dtype_id="8">
                          <ccast fl="e25" loc="e,25,46,25,53" dtype_id="2">
                            <varref fl="e25" loc="e,25,46,25,53" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
                          </ccast>
                        </ccast>
                      </mul>
                      <muls fl="e45" loc="e,45,64,45,65" dtype_id="21">
                        <or fl="e22" loc="e,22,55,22,56" dtype_id="8">
                          <shiftl fl="e22" loc="e,22,55,22,56" dtype_id="8">
                            <ccast fl="e22" loc="e,22,55,22,56" dtype_id="8">
                              <ccast fl="e22" loc="e,22,38,22,39" dtype_id="2">
                                <negate fl="e22" loc="e,22,38,22,39" dtype_id="2">
                                  <ccast fl="e22" loc="e,22,47,22,48" dtype_id="10">
                                    <and fl="e22" loc="e,22,47,22,48" dtype_id="10">
                                      <const fl="e22" loc="e,22,47,22,48" name="32&apos;h1" dtype_id="2"/>
                                      <shiftr fl="e22" loc="e,22,47,22,48" dtype_id="10">
                                        <varref fl="e22" loc="e,22,40,22,47" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="2"/>
                                        <const fl="e22" loc="e,22,48,22,50" name="5&apos;h1f" dtype_id="14"/>
                                      </shiftr>
                                    </and>
                                  </ccast>
                                </negate>
                              </ccast>
                            </ccast>
                            <const fl="e22" loc="e,22,55,22,56" name="32&apos;h20" dtype_id="2"/>
                          </shiftl>
                          <ccast fl="e22" loc="e,22,55,22,56" dtype_id="8">
                            <ccast fl="e22" loc="e,22,57,22,64" dtype_id="2">
                              <varref fl="e22" loc="e,22,57,22,64" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="2"/>
                            </ccast>
                          </ccast>
                        </or>
                        <or fl="e23" loc="e,23,55,23,56" dtype_id="8">
                          <shiftl fl="e23" loc="e,23,55,23,56" dtype_id="8">
                            <ccast fl="e23" loc="e,23,55,23,56" dtype_id="8">
                              <ccast fl="e23" loc="e,23,38,23,39" dtype_id="2">
                                <negate fl="e23" loc="e,23,38,23,39" dtype_id="2">
                                  <ccast fl="e23" loc="e,23,47,23,48" dtype_id="10">
                                    <and fl="e23" loc="e,23,47,23,48" dtype_id="10">
                                      <const fl="e23" loc="e,23,47,23,48" name="32&apos;h1" dtype_id="2"/>
                                      <shiftr fl="e23" loc="e,23,47,23,48" dtype_id="10">
                                        <varref fl="e23" loc="e,23,40,23,47" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
                                        <const fl="e23" loc="e,23,48,23,50" name="5&apos;h1f" dtype_id="14"/>
                                      </shiftr>
                                    </and>
                                  </ccast>
                                </negate>
                              </ccast>
                            </ccast>
                            <const fl="e23" loc="e,23,55,23,56" name="32&apos;h20" dtype_id="2"/>
                          </shiftl>
                          <ccast fl="e23" loc="e,23,55,23,56" dtype_id="8">
                            <ccast fl="e23" loc="e,23,57,23,64" dtype_id="2">
                              <varref fl="e23" loc="e,23,57,23,64" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
                            </ccast>
                          </ccast>
                        </or>
                      </muls>
                    </cond>
                    <varref fl="e46" loc="e,46,15,46,31" name="mips_cpu_harvard.alu.ALU_HI_LO_output" dtype_id="8"/>
                  </assign>
                </if>
              </if>
            </if>
          </if>
        </if>
        <assign fl="e68" loc="e,68,17,68,18" dtype_id="2">
          <ccast fl="e68" loc="e,68,35,68,36" dtype_id="2">
            <shiftr fl="e68" loc="e,68,35,68,36" dtype_id="8">
              <varref fl="e68" loc="e,68,19,68,35" name="mips_cpu_harvard.alu.ALU_HI_LO_output" dtype_id="8"/>
              <const fl="e68" loc="e,68,39,68,41" name="6&apos;h20" dtype_id="22"/>
            </shiftr>
          </ccast>
          <varref fl="e68" loc="e,68,3,68,16" name="mips_cpu_harvard.ALU_HI_output_execute" dtype_id="2"/>
        </assign>
        <assign fl="e69" loc="e,69,17,69,18" dtype_id="2">
          <ccast fl="e69" loc="e,69,35,69,36" dtype_id="2">
            <varref fl="e69" loc="e,69,19,69,35" name="mips_cpu_harvard.alu.ALU_HI_LO_output" dtype_id="8"/>
          </ccast>
          <varref fl="e69" loc="e,69,3,69,16" name="mips_cpu_harvard.ALU_LO_output_execute" dtype_id="2"/>
        </assign>
        <comment fl="g9" loc="g,9,2,9,13" name="ALWAYS"/>
        <if fl="g10" loc="g,10,8,10,10">
          <and fl="g10" loc="g,10,8,10,10" dtype_id="2">
            <const fl="g10" loc="g,10,8,10,10" name="32&apos;h80000000" dtype_id="2"/>
            <varref fl="c63" loc="c,63,15,63,33" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
          </and>
          <assign fl="g32" loc="g,32,6,32,7" dtype_id="10">
            <const fl="g32" loc="g,32,8,32,9" name="1&apos;h0" dtype_id="10"/>
            <varref fl="g32" loc="g,32,5,32,6" name="mips_cpu_harvard.equal_decode" dtype_id="10"/>
          </assign>
          <if fl="g10" loc="g,10,8,10,10">
            <and fl="g10" loc="g,10,8,10,10" dtype_id="2">
              <const fl="g10" loc="g,10,8,10,10" name="32&apos;h40000000" dtype_id="2"/>
              <varref fl="c63" loc="c,63,15,63,33" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
            </and>
            <assign fl="g32" loc="g,32,6,32,7" dtype_id="10">
              <const fl="g32" loc="g,32,8,32,9" name="1&apos;h0" dtype_id="10"/>
              <varref fl="g32" loc="g,32,5,32,6" name="mips_cpu_harvard.equal_decode" dtype_id="10"/>
            </assign>
            <if fl="g10" loc="g,10,8,10,10">
              <and fl="g10" loc="g,10,8,10,10" dtype_id="2">
                <const fl="g10" loc="g,10,8,10,10" name="32&apos;h20000000" dtype_id="2"/>
                <varref fl="c63" loc="c,63,15,63,33" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
              </and>
              <assign fl="g32" loc="g,32,6,32,7" dtype_id="10">
                <const fl="g32" loc="g,32,8,32,9" name="1&apos;h0" dtype_id="10"/>
                <varref fl="g32" loc="g,32,5,32,6" name="mips_cpu_harvard.equal_decode" dtype_id="10"/>
              </assign>
              <if fl="g10" loc="g,10,8,10,10">
                <and fl="g10" loc="g,10,8,10,10" dtype_id="2">
                  <const fl="g10" loc="g,10,8,10,10" name="32&apos;h10000000" dtype_id="2"/>
                  <varref fl="c63" loc="c,63,15,63,33" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                </and>
                <assign fl="g29" loc="g,29,7,29,8" dtype_id="10">
                  <cond fl="g29" loc="g,29,21,29,22" dtype_id="17">
                    <and fl="g10" loc="g,10,8,10,10" dtype_id="2">
                      <const fl="g10" loc="g,10,8,10,10" name="32&apos;h8000000" dtype_id="2"/>
                      <varref fl="c63" loc="c,63,15,63,33" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                    </and>
                    <cond fl="g29" loc="g,29,21,29,22" dtype_id="17">
                      <and fl="g10" loc="g,10,8,10,10" dtype_id="2">
                        <const fl="g10" loc="g,10,8,10,10" name="32&apos;h4000000" dtype_id="2"/>
                        <varref fl="c63" loc="c,63,15,63,33" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                      </and>
                      <lts fl="g29" loc="g,29,21,29,22" dtype_id="17">
                        <const fl="g29" loc="g,29,31,29,32" name="32&apos;sh0" dtype_id="13"/>
                        <varref fl="g29" loc="g,29,18,29,19" name="mips_cpu_harvard.comparator_1" dtype_id="13"/>
                      </lts>
                      <gtes fl="g26" loc="g,26,20,26,22" dtype_id="17">
                        <const fl="g26" loc="g,26,31,26,32" name="32&apos;sh0" dtype_id="13"/>
                        <varref fl="g26" loc="g,26,17,26,18" name="mips_cpu_harvard.comparator_1" dtype_id="13"/>
                      </gtes>
                    </cond>
                    <cond fl="g23" loc="g,23,12,23,14" dtype_id="10">
                      <and fl="g10" loc="g,10,8,10,10" dtype_id="2">
                        <const fl="g10" loc="g,10,8,10,10" name="32&apos;h4000000" dtype_id="2"/>
                        <varref fl="c63" loc="c,63,15,63,33" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                      </and>
                      <neq fl="g23" loc="g,23,12,23,14" dtype_id="10">
                        <varref fl="g23" loc="g,23,10,23,11" name="mips_cpu_harvard.comparator_1" dtype_id="2"/>
                        <varref fl="g23" loc="g,23,15,23,16" name="mips_cpu_harvard.comparator_2" dtype_id="2"/>
                      </neq>
                      <eq fl="g20" loc="g,20,12,20,14" dtype_id="10">
                        <varref fl="g20" loc="g,20,10,20,11" name="mips_cpu_harvard.comparator_1" dtype_id="2"/>
                        <varref fl="g20" loc="g,20,15,20,16" name="mips_cpu_harvard.comparator_2" dtype_id="2"/>
                      </eq>
                    </cond>
                  </cond>
                  <varref fl="g29" loc="g,29,5,29,6" name="mips_cpu_harvard.equal_decode" dtype_id="10"/>
                </assign>
                <if fl="g10" loc="g,10,8,10,10">
                  <and fl="g10" loc="g,10,8,10,10" dtype_id="2">
                    <const fl="g10" loc="g,10,8,10,10" name="32&apos;h8000000" dtype_id="2"/>
                    <varref fl="c63" loc="c,63,15,63,33" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                  </and>
                  <assign fl="g32" loc="g,32,6,32,7" dtype_id="10">
                    <const fl="g32" loc="g,32,8,32,9" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="g32" loc="g,32,5,32,6" name="mips_cpu_harvard.equal_decode" dtype_id="10"/>
                  </assign>
                  <if fl="g10" loc="g,10,8,10,10">
                    <and fl="g10" loc="g,10,8,10,10" dtype_id="2">
                      <const fl="g10" loc="g,10,8,10,10" name="32&apos;h4000000" dtype_id="2"/>
                      <varref fl="c63" loc="c,63,15,63,33" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                    </and>
                    <if fl="g12" loc="g,12,5,12,7">
                      <or fl="g12" loc="g,12,23,12,25" dtype_id="10">
                        <eq fl="g12" loc="g,12,11,12,13" dtype_id="10">
                          <const fl="g12" loc="g,12,14,12,22" name="5&apos;h1" dtype_id="15"/>
                          <and fl="c69" loc="c,69,40,69,41" dtype_id="15">
                            <const fl="c69" loc="c,69,40,69,41" name="32&apos;h1f" dtype_id="2"/>
                            <shiftr fl="c69" loc="c,69,40,69,41" dtype_id="15">
                              <varref fl="c69" loc="c,69,22,69,40" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                              <const fl="c69" loc="c,69,44,69,46" name="5&apos;h10" dtype_id="14"/>
                            </shiftr>
                          </and>
                        </eq>
                        <eq fl="g12" loc="g,12,29,12,31" dtype_id="10">
                          <const fl="g12" loc="g,12,32,12,40" name="5&apos;h11" dtype_id="15"/>
                          <and fl="c69" loc="c,69,40,69,41" dtype_id="15">
                            <const fl="c69" loc="c,69,40,69,41" name="32&apos;h1f" dtype_id="2"/>
                            <shiftr fl="c69" loc="c,69,40,69,41" dtype_id="15">
                              <varref fl="c69" loc="c,69,22,69,40" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                              <const fl="c69" loc="c,69,44,69,46" name="5&apos;h10" dtype_id="14"/>
                            </shiftr>
                          </and>
                        </eq>
                      </or>
                      <assign fl="g13" loc="g,13,8,13,9" dtype_id="10">
                        <ltes fl="g13" loc="g,13,21,13,23" dtype_id="17">
                          <const fl="g13" loc="g,13,32,13,33" name="32&apos;sh0" dtype_id="13"/>
                          <varref fl="g13" loc="g,13,18,13,19" name="mips_cpu_harvard.comparator_1" dtype_id="13"/>
                        </ltes>
                        <varref fl="g13" loc="g,13,6,13,7" name="mips_cpu_harvard.equal_decode" dtype_id="10"/>
                      </assign>
                      <if fl="g15" loc="g,15,10,15,12">
                        <or fl="g15" loc="g,15,28,15,30" dtype_id="10">
                          <eq fl="g15" loc="g,15,16,15,18" dtype_id="10">
                            <const fl="g15" loc="g,15,19,15,27" name="5&apos;h0" dtype_id="15"/>
                            <and fl="c69" loc="c,69,40,69,41" dtype_id="15">
                              <const fl="c69" loc="c,69,40,69,41" name="32&apos;h1f" dtype_id="2"/>
                              <shiftr fl="c69" loc="c,69,40,69,41" dtype_id="15">
                                <varref fl="c69" loc="c,69,22,69,40" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                                <const fl="c69" loc="c,69,44,69,46" name="5&apos;h10" dtype_id="14"/>
                              </shiftr>
                            </and>
                          </eq>
                          <eq fl="g15" loc="g,15,34,15,36" dtype_id="10">
                            <const fl="g15" loc="g,15,37,15,45" name="5&apos;h10" dtype_id="15"/>
                            <and fl="c69" loc="c,69,40,69,41" dtype_id="15">
                              <const fl="c69" loc="c,69,40,69,41" name="32&apos;h1f" dtype_id="2"/>
                              <shiftr fl="c69" loc="c,69,40,69,41" dtype_id="15">
                                <varref fl="c69" loc="c,69,22,69,40" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                                <const fl="c69" loc="c,69,44,69,46" name="5&apos;h10" dtype_id="14"/>
                              </shiftr>
                            </and>
                          </eq>
                        </or>
                        <assign fl="g16" loc="g,16,8,16,9" dtype_id="10">
                          <gts fl="g16" loc="g,16,21,16,22" dtype_id="17">
                            <const fl="g16" loc="g,16,31,16,32" name="32&apos;sh0" dtype_id="13"/>
                            <varref fl="g16" loc="g,16,18,16,19" name="mips_cpu_harvard.comparator_1" dtype_id="13"/>
                          </gts>
                          <varref fl="g16" loc="g,16,6,16,7" name="mips_cpu_harvard.equal_decode" dtype_id="10"/>
                        </assign>
                      </if>
                    </if>
                    <assign fl="g32" loc="g,32,6,32,7" dtype_id="10">
                      <const fl="g32" loc="g,32,8,32,9" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="g32" loc="g,32,5,32,6" name="mips_cpu_harvard.equal_decode" dtype_id="10"/>
                    </assign>
                  </if>
                </if>
              </if>
            </if>
          </if>
        </if>
        <contassign fl="c266" loc="c,266,36,266,37" dtype_id="10">
          <and fl="c266" loc="c,266,52,266,53" dtype_id="10">
            <ccast fl="c266" loc="c,266,38,266,51" dtype_id="10">
              <varref fl="c266" loc="c,266,38,266,51" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
            </ccast>
            <ccast fl="c266" loc="c,266,54,266,66" dtype_id="10">
              <varref fl="c266" loc="c,266,54,266,66" name="mips_cpu_harvard.equal_decode" dtype_id="10"/>
            </ccast>
          </and>
          <varref fl="c266" loc="c,266,9,266,35" name="mips_cpu_harvard.program_counter_src_decode" dtype_id="10"/>
        </contassign>
        <contassign fl="i13" loc="i,13,18,13,19" dtype_id="2">
          <cond fl="i13" loc="i,13,30,13,31" dtype_id="2">
            <ccast fl="i13" loc="i,13,21,13,28" dtype_id="10">
              <varref fl="i13" loc="i,13,21,13,28" name="mips_cpu_harvard.program_counter_src_decode" dtype_id="10"/>
            </ccast>
            <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
              <shiftl fl="c268" loc="c,268,49,268,51" dtype_id="2">
                <varref fl="c268" loc="c,268,33,268,48" name="mips_cpu_harvard.sign_imm_decode" dtype_id="2"/>
                <const fl="c268" loc="c,268,52,268,53" name="32&apos;sh2" dtype_id="13"/>
              </shiftl>
              <varref fl="d7" loc="d,7,16,7,17" name="mips_cpu_harvard.program_counter_plus_four_decode" dtype_id="2"/>
            </add>
            <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
              <ccast fl="c206" loc="c,206,6,206,7" dtype_id="2">
                <const fl="c206" loc="c,206,6,206,7" name="32&apos;h4" dtype_id="2"/>
              </ccast>
              <varref fl="d7" loc="d,7,12,7,13" name="mips_cpu_harvard.program_counter_fetch" dtype_id="2"/>
            </add>
          </cond>
          <varref fl="i13" loc="i,13,9,13,17" name="mips_cpu_harvard.program_counter_mux_1_out" dtype_id="2"/>
        </contassign>
      </cfunc>
      <cfunc fl="n51" loc="n,51,4,51,21" name="_sequent__TOP__3">
        <var fl="c32" loc="c,32,15,32,36" name="__Vdly__mips_cpu_harvard.program_counter_fetch" dtype_id="2" vartype="logic" origName="__Vdly__mips_cpu_harvard__DOT__program_counter_fetch"/>
        <assignpre fl="k15" loc="k,15,4,15,18" dtype_id="2">
          <varref fl="k15" loc="k,15,4,15,18" name="mips_cpu_harvard.program_counter_fetch" dtype_id="2"/>
          <varref fl="k15" loc="k,15,4,15,18" name="__Vdly__mips_cpu_harvard.program_counter_fetch" dtype_id="2"/>
        </assignpre>
        <comment fl="n40" loc="n,40,2,40,11" name="ALWAYS"/>
        <assigndly fl="n51" loc="n,51,22,51,24" dtype_id="2">
          <cond fl="n51" loc="n,51,25,51,26" dtype_id="13">
            <ccast fl="n41" loc="n,41,6,41,11" dtype_id="10">
              <varref fl="n41" loc="n,41,6,41,11" name="reset" dtype_id="10"/>
            </ccast>
            <const fl="n51" loc="n,51,25,51,26" name="32&apos;sh0" dtype_id="13"/>
            <varref fl="n67" loc="n,67,24,67,42" name="mips_cpu_harvard.write_data_execute" dtype_id="2"/>
          </cond>
          <varref fl="n51" loc="n,51,4,51,21" name="mips_cpu_harvard.write_data_memory" dtype_id="2"/>
        </assigndly>
        <comment fl="m56" loc="m,56,2,56,11" name="ALWAYS"/>
        <assigndly fl="m69" loc="m,69,21,69,23" dtype_id="2">
          <cond fl="m69" loc="m,69,27,69,28" dtype_id="2">
            <or fl="m57" loc="m,57,12,57,14" dtype_id="10">
              <ccast fl="m57" loc="m,57,6,57,11" dtype_id="10">
                <varref fl="m57" loc="m,57,6,57,11" name="mips_cpu_harvard.flush_execute_register" dtype_id="10"/>
              </ccast>
              <ccast fl="m57" loc="m,57,15,57,20" dtype_id="10">
                <varref fl="m57" loc="m,57,15,57,20" name="reset" dtype_id="10"/>
              </ccast>
            </or>
            <const fl="m69" loc="m,69,27,69,28" name="32&apos;h0" dtype_id="2"/>
            <varref fl="m90" loc="m,90,24,90,39" name="mips_cpu_harvard.sign_imm_decode" dtype_id="2"/>
          </cond>
          <varref fl="m69" loc="m,69,4,69,20" name="mips_cpu_harvard.sign_imm_execute" dtype_id="2"/>
        </assigndly>
        <comment fl="m56" loc="m,56,2,56,11" name="ALWAYS"/>
        <assigndly fl="m65" loc="m,65,25,65,27" dtype_id="20">
          <cond fl="m65" loc="m,65,30,65,31" dtype_id="20">
            <or fl="m57" loc="m,57,12,57,14" dtype_id="10">
              <ccast fl="m57" loc="m,57,6,57,11" dtype_id="10">
                <varref fl="m57" loc="m,57,6,57,11" name="mips_cpu_harvard.flush_execute_register" dtype_id="10"/>
              </ccast>
              <ccast fl="m57" loc="m,57,15,57,20" dtype_id="10">
                <varref fl="m57" loc="m,57,15,57,20" name="reset" dtype_id="10"/>
              </ccast>
            </or>
            <const fl="m65" loc="m,65,30,65,31" name="6&apos;h0" dtype_id="20"/>
            <ccast fl="m86" loc="m,86,28,86,47" dtype_id="20">
              <varref fl="m86" loc="m,86,28,86,47" name="mips_cpu_harvard.ALU_function_decode" dtype_id="20"/>
            </ccast>
          </cond>
          <varref fl="m65" loc="m,65,4,65,24" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
        </assigndly>
        <comment fl="n40" loc="n,40,2,40,11" name="ALWAYS"/>
        <assigndly fl="n53" loc="n,53,25,53,27" dtype_id="10">
          <and fl="n53" loc="n,53,28,53,29" dtype_id="10">
            <not fl="n53" loc="n,53,28,53,29" dtype_id="10">
              <ccast fl="n41" loc="n,41,6,41,11" dtype_id="10">
                <varref fl="n41" loc="n,41,6,41,11" name="reset" dtype_id="10"/>
              </ccast>
            </not>
            <ccast fl="n63" loc="n,63,28,63,49" dtype_id="10">
              <varref fl="n63" loc="n,63,28,63,49" name="mips_cpu_harvard.j_instruction_execute" dtype_id="10"/>
            </ccast>
          </and>
          <varref fl="n53" loc="n,53,4,53,24" name="mips_cpu_harvard.j_instruction_memory" dtype_id="10"/>
        </assigndly>
        <comment fl="n40" loc="n,40,2,40,11" name="ALWAYS"/>
        <assigndly fl="n44" loc="n,44,24,44,26" dtype_id="10">
          <and fl="n44" loc="n,44,27,44,28" dtype_id="10">
            <not fl="n44" loc="n,44,27,44,28" dtype_id="10">
              <ccast fl="n41" loc="n,41,6,41,11" dtype_id="10">
                <varref fl="n41" loc="n,41,6,41,11" name="reset" dtype_id="10"/>
              </ccast>
            </not>
            <ccast fl="n59" loc="n,59,27,59,47" dtype_id="10">
              <varref fl="n59" loc="n,59,27,59,47" name="mips_cpu_harvard.memory_write_execute" dtype_id="10"/>
            </ccast>
          </and>
          <varref fl="n44" loc="n,44,4,44,23" name="mips_cpu_harvard.memory_write_memory" dtype_id="10"/>
        </assigndly>
        <comment fl="m56" loc="m,56,2,56,11" name="ALWAYS"/>
        <assigndly fl="m61" loc="m,61,22,61,24" dtype_id="16">
          <cond fl="m61" loc="m,61,25,61,26" dtype_id="16">
            <or fl="m57" loc="m,57,12,57,14" dtype_id="10">
              <ccast fl="m57" loc="m,57,6,57,11" dtype_id="10">
                <varref fl="m57" loc="m,57,6,57,11" name="mips_cpu_harvard.flush_execute_register" dtype_id="10"/>
              </ccast>
              <ccast fl="m57" loc="m,57,15,57,20" dtype_id="10">
                <varref fl="m57" loc="m,57,15,57,20" name="reset" dtype_id="10"/>
              </ccast>
            </or>
            <const fl="m61" loc="m,61,25,61,26" name="2&apos;h0" dtype_id="16"/>
            <ccast fl="m82" loc="m,82,25,82,41" dtype_id="16">
              <varref fl="m82" loc="m,82,25,82,41" name="mips_cpu_harvard.ALU_src_B_decode" dtype_id="16"/>
            </ccast>
          </cond>
          <varref fl="m61" loc="m,61,4,61,21" name="mips_cpu_harvard.ALU_src_B_execute" dtype_id="16"/>
        </assigndly>
        <comment fl="m56" loc="m,56,2,56,11" name="ALWAYS"/>
        <assigndly fl="m62" loc="m,62,33,62,35" dtype_id="16">
          <cond fl="m62" loc="m,62,36,62,41" dtype_id="16">
            <or fl="m57" loc="m,57,12,57,14" dtype_id="10">
              <ccast fl="m57" loc="m,57,6,57,11" dtype_id="10">
                <varref fl="m57" loc="m,57,6,57,11" name="mips_cpu_harvard.flush_execute_register" dtype_id="10"/>
              </ccast>
              <ccast fl="m57" loc="m,57,15,57,20" dtype_id="10">
                <varref fl="m57" loc="m,57,15,57,20" name="reset" dtype_id="10"/>
              </ccast>
            </or>
            <const fl="m62" loc="m,62,36,62,41" name="2&apos;h0" dtype_id="16"/>
            <ccast fl="m83" loc="m,83,36,83,63" dtype_id="16">
              <varref fl="m83" loc="m,83,36,83,63" name="mips_cpu_harvard.register_destination_decode" dtype_id="16"/>
            </ccast>
          </cond>
          <varref fl="m62" loc="m,62,4,62,32" name="mips_cpu_harvard.register_destination_execute" dtype_id="16"/>
        </assigndly>
        <comment fl="m56" loc="m,56,2,56,11" name="ALWAYS"/>
        <assigndly fl="m74" loc="m,74,38,74,40" dtype_id="2">
          <cond fl="m74" loc="m,74,44,74,45" dtype_id="2">
            <or fl="m57" loc="m,57,12,57,14" dtype_id="10">
              <ccast fl="m57" loc="m,57,6,57,11" dtype_id="10">
                <varref fl="m57" loc="m,57,6,57,11" name="mips_cpu_harvard.flush_execute_register" dtype_id="10"/>
              </ccast>
              <ccast fl="m57" loc="m,57,15,57,20" dtype_id="10">
                <varref fl="m57" loc="m,57,15,57,20" name="reset" dtype_id="10"/>
              </ccast>
            </or>
            <const fl="m74" loc="m,74,44,74,45" name="32&apos;h0" dtype_id="2"/>
            <varref fl="m95" loc="m,95,41,95,73" name="mips_cpu_harvard.program_counter_plus_four_decode" dtype_id="2"/>
          </cond>
          <varref fl="m74" loc="m,74,4,74,37" name="mips_cpu_harvard.program_counter_plus_four_execute" dtype_id="2"/>
        </assigndly>
        <comment fl="m56" loc="m,56,2,56,11" name="ALWAYS"/>
        <assigndly fl="m76" loc="m,76,18,76,20" dtype_id="2">
          <cond fl="m76" loc="m,76,24,76,25" dtype_id="2">
            <or fl="m57" loc="m,57,12,57,14" dtype_id="10">
              <ccast fl="m57" loc="m,57,6,57,11" dtype_id="10">
                <varref fl="m57" loc="m,57,6,57,11" name="mips_cpu_harvard.flush_execute_register" dtype_id="10"/>
              </ccast>
              <ccast fl="m57" loc="m,57,15,57,20" dtype_id="10">
                <varref fl="m57" loc="m,57,15,57,20" name="reset" dtype_id="10"/>
              </ccast>
            </or>
            <const fl="m76" loc="m,76,24,76,25" name="32&apos;h0" dtype_id="2"/>
            <varref fl="m97" loc="m,97,21,97,33" name="mips_cpu_harvard.register_file_output_A_decode" dtype_id="2"/>
          </cond>
          <varref fl="m76" loc="m,76,4,76,17" name="mips_cpu_harvard.src_A_execute" dtype_id="2"/>
        </assigndly>
        <comment fl="m56" loc="m,56,2,56,11" name="ALWAYS"/>
        <assigndly fl="m77" loc="m,77,18,77,20" dtype_id="2">
          <cond fl="m77" loc="m,77,24,77,25" dtype_id="2">
            <or fl="m57" loc="m,57,12,57,14" dtype_id="10">
              <ccast fl="m57" loc="m,57,6,57,11" dtype_id="10">
                <varref fl="m57" loc="m,57,6,57,11" name="mips_cpu_harvard.flush_execute_register" dtype_id="10"/>
              </ccast>
              <ccast fl="m57" loc="m,57,15,57,20" dtype_id="10">
                <varref fl="m57" loc="m,57,15,57,20" name="reset" dtype_id="10"/>
              </ccast>
            </or>
            <const fl="m77" loc="m,77,24,77,25" name="32&apos;h0" dtype_id="2"/>
            <varref fl="m98" loc="m,98,21,98,33" name="mips_cpu_harvard.register_file_output_B_decode" dtype_id="2"/>
          </cond>
          <varref fl="m77" loc="m,77,4,77,17" name="mips_cpu_harvard.src_B_execute" dtype_id="2"/>
        </assigndly>
        <comment fl="p31" loc="p,31,2,31,11" name="ALWAYS"/>
        <assigndly fl="p41" loc="p,41,24,41,26" dtype_id="2">
          <cond fl="p41" loc="p,41,27,41,28" dtype_id="13">
            <ccast fl="p32" loc="p,32,6,32,11" dtype_id="10">
              <varref fl="p32" loc="p,32,6,32,11" name="reset" dtype_id="10"/>
            </ccast>
            <const fl="p41" loc="p,41,27,41,28" name="32&apos;sh0" dtype_id="13"/>
            <varref fl="p54" loc="p,54,27,54,43" name="data_readdata" dtype_id="2"/>
          </cond>
          <varref fl="p41" loc="p,41,4,41,23" name="mips_cpu_harvard.read_data_writeback" dtype_id="2"/>
        </assigndly>
        <comment fl="m56" loc="m,56,2,56,11" name="ALWAYS"/>
        <assigndly fl="m72" loc="m,72,24,72,26" dtype_id="10">
          <and fl="m72" loc="m,72,27,72,28" dtype_id="10">
            <not fl="m72" loc="m,72,27,72,28" dtype_id="10">
              <or fl="m57" loc="m,57,12,57,14" dtype_id="10">
                <ccast fl="m57" loc="m,57,6,57,11" dtype_id="10">
                  <varref fl="m57" loc="m,57,6,57,11" name="mips_cpu_harvard.flush_execute_register" dtype_id="10"/>
                </ccast>
                <ccast fl="m57" loc="m,57,15,57,20" dtype_id="10">
                  <varref fl="m57" loc="m,57,15,57,20" name="reset" dtype_id="10"/>
                </ccast>
              </or>
            </not>
            <ccast fl="m93" loc="m,93,27,93,45" dtype_id="10">
              <varref fl="m93" loc="m,93,27,93,45" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="10"/>
            </ccast>
          </and>
          <varref fl="m72" loc="m,72,4,72,23" name="mips_cpu_harvard.using_HI_LO_execute" dtype_id="10"/>
        </assigndly>
        <comment fl="p31" loc="p,31,2,31,11" name="ALWAYS"/>
        <assigndly fl="p34" loc="p,34,33,34,35" dtype_id="10">
          <and fl="p34" loc="p,34,36,34,37" dtype_id="10">
            <not fl="p34" loc="p,34,36,34,37" dtype_id="10">
              <ccast fl="p32" loc="p,32,6,32,11" dtype_id="10">
                <varref fl="p32" loc="p,32,6,32,11" name="reset" dtype_id="10"/>
              </ccast>
            </not>
            <ccast fl="p45" loc="p,45,35,45,60" dtype_id="10">
              <varref fl="p45" loc="p,45,35,45,60" name="mips_cpu_harvard.memory_to_register_memory" dtype_id="10"/>
            </ccast>
          </and>
          <varref fl="p34" loc="p,34,4,34,32" name="mips_cpu_harvard.memory_to_register_writeback" dtype_id="10"/>
        </assigndly>
        <comment fl="p31" loc="p,31,2,31,11" name="ALWAYS"/>
        <assigndly fl="p37" loc="p,37,25,37,27" dtype_id="2">
          <cond fl="p37" loc="p,37,28,37,29" dtype_id="13">
            <ccast fl="p32" loc="p,32,6,32,11" dtype_id="10">
              <varref fl="p32" loc="p,32,6,32,11" name="reset" dtype_id="10"/>
            </ccast>
            <const fl="p37" loc="p,37,28,37,29" name="32&apos;sh0" dtype_id="13"/>
            <varref fl="p50" loc="p,50,28,50,45" name="mips_cpu_harvard.ALU_output_memory" dtype_id="2"/>
          </cond>
          <varref fl="p37" loc="p,37,4,37,24" name="mips_cpu_harvard.ALU_output_writeback" dtype_id="2"/>
        </assigndly>
        <comment fl="m56" loc="m,56,2,56,11" name="ALWAYS"/>
        <assigndly fl="m67" loc="m,67,15,67,17" dtype_id="15">
          <cond fl="m67" loc="m,67,20,67,21" dtype_id="15">
            <or fl="m57" loc="m,57,12,57,14" dtype_id="10">
              <ccast fl="m57" loc="m,57,6,57,11" dtype_id="10">
                <varref fl="m57" loc="m,57,6,57,11" name="mips_cpu_harvard.flush_execute_register" dtype_id="10"/>
              </ccast>
              <ccast fl="m57" loc="m,57,15,57,20" dtype_id="10">
                <varref fl="m57" loc="m,57,15,57,20" name="reset" dtype_id="10"/>
              </ccast>
            </or>
            <const fl="m67" loc="m,67,20,67,21" name="32&apos;h0" dtype_id="15"/>
            <and fl="m67" loc="m,67,20,67,21" dtype_id="15">
              <const fl="m67" loc="m,67,20,67,21" name="32&apos;h1f" dtype_id="2"/>
              <shiftr fl="c71" loc="c,71,40,71,41" dtype_id="15">
                <varref fl="c71" loc="c,71,22,71,40" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                <const fl="c71" loc="c,71,44,71,46" name="5&apos;hb" dtype_id="14"/>
              </shiftr>
            </and>
          </cond>
          <varref fl="m67" loc="m,67,4,67,14" name="mips_cpu_harvard.Rd_execute" dtype_id="15"/>
        </assigndly>
        <comment fl="n40" loc="n,40,2,40,11" name="ALWAYS"/>
        <assigndly fl="n54" loc="n,54,29,54,31" dtype_id="2">
          <cond fl="n54" loc="n,54,32,54,33" dtype_id="13">
            <ccast fl="n41" loc="n,41,6,41,11" dtype_id="10">
              <varref fl="n41" loc="n,41,6,41,11" name="reset" dtype_id="10"/>
            </ccast>
            <const fl="n54" loc="n,54,32,54,33" name="32&apos;sh0" dtype_id="13"/>
            <varref fl="n69" loc="n,69,32,69,57" name="mips_cpu_harvard.j_program_counter_execute" dtype_id="2"/>
          </cond>
          <varref fl="n54" loc="n,54,4,54,28" name="mips_cpu_harvard.j_program_counter_memory" dtype_id="2"/>
        </assigndly>
        <comment fl="m56" loc="m,56,2,56,11" name="ALWAYS"/>
        <assigndly fl="m68" loc="m,68,15,68,17" dtype_id="15">
          <cond fl="m68" loc="m,68,20,68,21" dtype_id="15">
            <or fl="m57" loc="m,57,12,57,14" dtype_id="10">
              <ccast fl="m57" loc="m,57,6,57,11" dtype_id="10">
                <varref fl="m57" loc="m,57,6,57,11" name="mips_cpu_harvard.flush_execute_register" dtype_id="10"/>
              </ccast>
              <ccast fl="m57" loc="m,57,15,57,20" dtype_id="10">
                <varref fl="m57" loc="m,57,15,57,20" name="reset" dtype_id="10"/>
              </ccast>
            </or>
            <const fl="m68" loc="m,68,20,68,21" name="32&apos;h0" dtype_id="15"/>
            <and fl="m68" loc="m,68,20,68,21" dtype_id="15">
              <const fl="m68" loc="m,68,20,68,21" name="32&apos;h1f" dtype_id="2"/>
              <shiftr fl="c66" loc="c,66,40,66,41" dtype_id="15">
                <varref fl="c66" loc="c,66,22,66,40" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                <const fl="c66" loc="c,66,44,66,46" name="5&apos;h15" dtype_id="14"/>
              </shiftr>
            </and>
          </cond>
          <varref fl="m68" loc="m,68,4,68,14" name="mips_cpu_harvard.Rs_execute" dtype_id="15"/>
        </assigndly>
        <comment fl="m56" loc="m,56,2,56,11" name="ALWAYS"/>
        <assigndly fl="m66" loc="m,66,15,66,17" dtype_id="15">
          <cond fl="m66" loc="m,66,20,66,21" dtype_id="15">
            <or fl="m57" loc="m,57,12,57,14" dtype_id="10">
              <ccast fl="m57" loc="m,57,6,57,11" dtype_id="10">
                <varref fl="m57" loc="m,57,6,57,11" name="mips_cpu_harvard.flush_execute_register" dtype_id="10"/>
              </ccast>
              <ccast fl="m57" loc="m,57,15,57,20" dtype_id="10">
                <varref fl="m57" loc="m,57,15,57,20" name="reset" dtype_id="10"/>
              </ccast>
            </or>
            <const fl="m66" loc="m,66,20,66,21" name="32&apos;h0" dtype_id="15"/>
            <and fl="m66" loc="m,66,20,66,21" dtype_id="15">
              <const fl="m66" loc="m,66,20,66,21" name="32&apos;h1f" dtype_id="2"/>
              <shiftr fl="c69" loc="c,69,40,69,41" dtype_id="15">
                <varref fl="c69" loc="c,69,22,69,40" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                <const fl="c69" loc="c,69,44,69,46" name="5&apos;h10" dtype_id="14"/>
              </shiftr>
            </and>
          </cond>
          <varref fl="m66" loc="m,66,4,66,14" name="mips_cpu_harvard.Rt_execute" dtype_id="15"/>
        </assigndly>
        <comment fl="k13" loc="k,13,2,13,11" name="ALWAYS"/>
        <if fl="k14" loc="k,14,3,14,5">
          <varref fl="k14" loc="k,14,6,14,11" name="reset" dtype_id="10"/>
          <assigndly fl="k15" loc="k,15,19,15,21" dtype_id="2">
            <const fl="k15" loc="k,15,22,15,34" name="32&apos;hbfc00000" dtype_id="2"/>
            <varref fl="k15" loc="k,15,4,15,18" name="__Vdly__mips_cpu_harvard.program_counter_fetch" dtype_id="2"/>
          </assigndly>
        </if>
        <if fl="k17" loc="k,17,3,17,5">
          <and fl="k17" loc="k,17,15,17,17" dtype_id="10">
            <const fl="k17" loc="k,17,15,17,17" name="32&apos;h1" dtype_id="2"/>
            <and fl="k17" loc="k,17,15,17,17" dtype_id="10">
              <not fl="k17" loc="k,17,7,17,8" dtype_id="10">
                <ccast fl="k17" loc="k,17,8,17,14" dtype_id="10">
                  <varref fl="k17" loc="k,17,8,17,14" name="mips_cpu_harvard.stall_fetch" dtype_id="10"/>
                </ccast>
              </not>
              <not fl="k17" loc="k,17,18,17,19" dtype_id="10">
                <ccast fl="k17" loc="k,17,19,17,24" dtype_id="10">
                  <varref fl="k17" loc="k,17,19,17,24" name="reset" dtype_id="10"/>
                </ccast>
              </not>
            </and>
          </and>
          <assigndly fl="k18" loc="k,18,19,18,21" dtype_id="2">
            <cond fl="i13" loc="i,13,30,13,31" dtype_id="2">
              <ccast fl="i13" loc="i,13,21,13,28" dtype_id="10">
                <varref fl="i13" loc="i,13,21,13,28" name="mips_cpu_harvard.program_counter_multiplexer_jump_memory" dtype_id="10"/>
              </ccast>
              <cond fl="i13" loc="i,13,30,13,31" dtype_id="2">
                <ccast fl="i13" loc="i,13,21,13,28" dtype_id="10">
                  <varref fl="i13" loc="i,13,21,13,28" name="mips_cpu_harvard.register_file_memory_mux_control_execute" dtype_id="10"/>
                </ccast>
                <varref fl="i13" loc="i,13,32,13,39" name="mips_cpu_harvard.j_program_counter_execute" dtype_id="2"/>
                <varref fl="i13" loc="i,13,42,13,49" name="mips_cpu_harvard.ALU_output_memory" dtype_id="2"/>
              </cond>
              <varref fl="i13" loc="i,13,42,13,49" name="mips_cpu_harvard.program_counter_mux_1_out" dtype_id="2"/>
            </cond>
            <varref fl="k18" loc="k,18,4,18,18" name="__Vdly__mips_cpu_harvard.program_counter_fetch" dtype_id="2"/>
          </assigndly>
        </if>
        <contassign fl="c169" loc="c,169,24,169,25" dtype_id="2">
          <varref fl="c169" loc="c,169,26,169,43" name="mips_cpu_harvard.write_data_memory" dtype_id="2"/>
          <varref fl="c169" loc="c,169,9,169,23" name="data_writedata" dtype_id="2"/>
        </contassign>
        <comment fl="m56" loc="m,56,2,56,11" name="ALWAYS"/>
        <assigndly fl="m71" loc="m,71,26,71,28" dtype_id="10">
          <and fl="m71" loc="m,71,29,71,30" dtype_id="10">
            <not fl="m71" loc="m,71,29,71,30" dtype_id="10">
              <or fl="m57" loc="m,57,12,57,14" dtype_id="10">
                <ccast fl="m57" loc="m,57,6,57,11" dtype_id="10">
                  <varref fl="m57" loc="m,57,6,57,11" name="mips_cpu_harvard.flush_execute_register" dtype_id="10"/>
                </ccast>
                <ccast fl="m57" loc="m,57,15,57,20" dtype_id="10">
                  <varref fl="m57" loc="m,57,15,57,20" name="reset" dtype_id="10"/>
                </ccast>
              </or>
            </not>
            <ccast fl="m92" loc="m,92,29,92,49" dtype_id="10">
              <varref fl="m92" loc="m,92,29,92,49" name="mips_cpu_harvard.j_instruction_decode" dtype_id="10"/>
            </ccast>
          </and>
          <varref fl="m71" loc="m,71,4,71,25" name="mips_cpu_harvard.j_instruction_execute" dtype_id="10"/>
        </assigndly>
        <contassign fl="c170" loc="c,170,20,170,21" dtype_id="10">
          <varref fl="c170" loc="c,170,22,170,41" name="mips_cpu_harvard.memory_write_memory" dtype_id="10"/>
          <varref fl="c170" loc="c,170,9,170,19" name="data_write" dtype_id="10"/>
        </contassign>
        <comment fl="m56" loc="m,56,2,56,11" name="ALWAYS"/>
        <assigndly fl="m60" loc="m,60,25,60,27" dtype_id="10">
          <and fl="m60" loc="m,60,28,60,29" dtype_id="10">
            <not fl="m60" loc="m,60,28,60,29" dtype_id="10">
              <or fl="m57" loc="m,57,12,57,14" dtype_id="10">
                <ccast fl="m57" loc="m,57,6,57,11" dtype_id="10">
                  <varref fl="m57" loc="m,57,6,57,11" name="mips_cpu_harvard.flush_execute_register" dtype_id="10"/>
                </ccast>
                <ccast fl="m57" loc="m,57,15,57,20" dtype_id="10">
                  <varref fl="m57" loc="m,57,15,57,20" name="reset" dtype_id="10"/>
                </ccast>
              </or>
            </not>
            <ccast fl="m81" loc="m,81,28,81,47" dtype_id="10">
              <varref fl="m81" loc="m,81,28,81,47" name="mips_cpu_harvard.memory_write_decode" dtype_id="10"/>
            </ccast>
          </and>
          <varref fl="m60" loc="m,60,4,60,24" name="mips_cpu_harvard.memory_write_execute" dtype_id="10"/>
        </assigndly>
        <comment fl="n40" loc="n,40,2,40,11" name="ALWAYS"/>
        <assigndly fl="n43" loc="n,43,30,43,32" dtype_id="10">
          <and fl="n43" loc="n,43,33,43,34" dtype_id="10">
            <not fl="n43" loc="n,43,33,43,34" dtype_id="10">
              <ccast fl="n41" loc="n,41,6,41,11" dtype_id="10">
                <varref fl="n41" loc="n,41,6,41,11" name="reset" dtype_id="10"/>
              </ccast>
            </not>
            <ccast fl="n58" loc="n,58,33,58,59" dtype_id="10">
              <varref fl="n58" loc="n,58,33,58,59" name="mips_cpu_harvard.memory_to_register_execute" dtype_id="10"/>
            </ccast>
          </and>
          <varref fl="n43" loc="n,43,4,43,29" name="mips_cpu_harvard.memory_to_register_memory" dtype_id="10"/>
        </assigndly>
        <comment fl="n40" loc="n,40,2,40,11" name="ALWAYS"/>
        <assigndly fl="n47" loc="n,47,44,47,46" dtype_id="10">
          <and fl="n47" loc="n,47,47,47,48" dtype_id="10">
            <not fl="n47" loc="n,47,47,47,48" dtype_id="10">
              <ccast fl="n41" loc="n,41,6,41,11" dtype_id="10">
                <varref fl="n41" loc="n,41,6,41,11" name="reset" dtype_id="10"/>
              </ccast>
            </not>
            <ccast fl="n62" loc="n,62,47,62,87" dtype_id="10">
              <varref fl="n62" loc="n,62,47,62,87" name="mips_cpu_harvard.program_counter_multiplexer_jump_execute" dtype_id="10"/>
            </ccast>
          </and>
          <varref fl="n47" loc="n,47,4,47,43" name="mips_cpu_harvard.program_counter_multiplexer_jump_memory" dtype_id="10"/>
        </assigndly>
        <comment fl="n40" loc="n,40,2,40,11" name="ALWAYS"/>
        <assigndly fl="n48" loc="n,48,22,48,24" dtype_id="2">
          <cond fl="n48" loc="n,48,25,48,26" dtype_id="13">
            <ccast fl="n41" loc="n,41,6,41,11" dtype_id="10">
              <varref fl="n41" loc="n,41,6,41,11" name="reset" dtype_id="10"/>
            </ccast>
            <const fl="n48" loc="n,48,25,48,26" name="32&apos;sh0" dtype_id="13"/>
            <varref fl="n64" loc="n,64,24,64,42" name="mips_cpu_harvard.ALU_output_execute" dtype_id="2"/>
          </cond>
          <varref fl="n48" loc="n,48,4,48,21" name="mips_cpu_harvard.ALU_output_memory" dtype_id="2"/>
        </assigndly>
        <comment fl="m56" loc="m,56,2,56,11" name="ALWAYS"/>
        <assigndly fl="m75" loc="m,75,30,75,32" dtype_id="2">
          <cond fl="m75" loc="m,75,36,75,37" dtype_id="2">
            <or fl="m57" loc="m,57,12,57,14" dtype_id="10">
              <ccast fl="m57" loc="m,57,6,57,11" dtype_id="10">
                <varref fl="m57" loc="m,57,6,57,11" name="mips_cpu_harvard.flush_execute_register" dtype_id="10"/>
              </ccast>
              <ccast fl="m57" loc="m,57,15,57,20" dtype_id="10">
                <varref fl="m57" loc="m,57,15,57,20" name="reset" dtype_id="10"/>
              </ccast>
            </or>
            <const fl="m75" loc="m,75,36,75,37" name="32&apos;h0" dtype_id="2"/>
            <or fl="c366" loc="c,366,86,366,87" dtype_id="2">
              <and fl="c366" loc="c,366,69,366,70" dtype_id="23">
                <const fl="c366" loc="c,366,86,366,87" name="32&apos;hf0000000" dtype_id="2"/>
                <varref fl="c366" loc="c,366,37,366,69" name="mips_cpu_harvard.program_counter_plus_four_decode" dtype_id="2"/>
              </and>
              <and fl="c75" loc="c,75,39,75,40" dtype_id="24">
                <const fl="c366" loc="c,366,76,366,77" name="32&apos;hffffffc" dtype_id="2"/>
                <shiftl fl="c366" loc="c,366,76,366,77" dtype_id="2">
                  <varref fl="c75" loc="c,75,21,75,39" name="mips_cpu_harvard.instruction_decode" dtype_id="25"/>
                  <const fl="c366" loc="c,366,76,366,77" name="32&apos;h2" dtype_id="2"/>
                </shiftl>
              </and>
            </or>
          </cond>
          <varref fl="m75" loc="m,75,4,75,29" name="mips_cpu_harvard.j_program_counter_execute" dtype_id="2"/>
        </assigndly>
        <contassign fl="c171" loc="c,171,19,171,20" dtype_id="10">
          <varref fl="c171" loc="c,171,21,171,46" name="mips_cpu_harvard.memory_to_register_memory" dtype_id="10"/>
          <varref fl="c171" loc="c,171,9,171,18" name="data_read" dtype_id="10"/>
        </contassign>
        <comment fl="m56" loc="m,56,2,56,11" name="ALWAYS"/>
        <assigndly fl="m59" loc="m,59,31,59,33" dtype_id="10">
          <and fl="m59" loc="m,59,34,59,35" dtype_id="10">
            <not fl="m59" loc="m,59,34,59,35" dtype_id="10">
              <or fl="m57" loc="m,57,12,57,14" dtype_id="10">
                <ccast fl="m57" loc="m,57,6,57,11" dtype_id="10">
                  <varref fl="m57" loc="m,57,6,57,11" name="mips_cpu_harvard.flush_execute_register" dtype_id="10"/>
                </ccast>
                <ccast fl="m57" loc="m,57,15,57,20" dtype_id="10">
                  <varref fl="m57" loc="m,57,15,57,20" name="reset" dtype_id="10"/>
                </ccast>
              </or>
            </not>
            <ccast fl="m80" loc="m,80,34,80,59" dtype_id="10">
              <varref fl="m80" loc="m,80,34,80,59" name="mips_cpu_harvard.memory_to_register_decode" dtype_id="10"/>
            </ccast>
          </and>
          <varref fl="m59" loc="m,59,4,59,30" name="mips_cpu_harvard.memory_to_register_execute" dtype_id="10"/>
        </assigndly>
        <comment fl="m56" loc="m,56,2,56,11" name="ALWAYS"/>
        <assigndly fl="m70" loc="m,70,45,70,47" dtype_id="10">
          <and fl="m70" loc="m,70,48,70,49" dtype_id="10">
            <not fl="m70" loc="m,70,48,70,49" dtype_id="10">
              <or fl="m57" loc="m,57,12,57,14" dtype_id="10">
                <ccast fl="m57" loc="m,57,6,57,11" dtype_id="10">
                  <varref fl="m57" loc="m,57,6,57,11" name="mips_cpu_harvard.flush_execute_register" dtype_id="10"/>
                </ccast>
                <ccast fl="m57" loc="m,57,15,57,20" dtype_id="10">
                  <varref fl="m57" loc="m,57,15,57,20" name="reset" dtype_id="10"/>
                </ccast>
              </or>
            </not>
            <ccast fl="m91" loc="m,91,48,91,87" dtype_id="10">
              <varref fl="m91" loc="m,91,48,91,87" name="mips_cpu_harvard.program_counter_multiplexer_jump_decode" dtype_id="10"/>
            </ccast>
          </and>
          <varref fl="m70" loc="m,70,4,70,44" name="mips_cpu_harvard.program_counter_multiplexer_jump_execute" dtype_id="10"/>
        </assigndly>
        <contassign fl="c168" loc="c,168,22,168,23" dtype_id="2">
          <varref fl="c168" loc="c,168,24,168,41" name="mips_cpu_harvard.ALU_output_memory" dtype_id="2"/>
          <varref fl="c168" loc="c,168,9,168,21" name="data_address" dtype_id="2"/>
        </contassign>
        <comment fl="o16" loc="o,16,2,16,11" name="ALWAYS"/>
        <if fl="o17" loc="o,17,3,17,5">
          <varref fl="o17" loc="o,17,6,17,11" name="reset" dtype_id="10"/>
          <assigndly fl="o19" loc="o,19,38,19,40" dtype_id="2">
            <const fl="o19" loc="o,19,44,19,45" name="32&apos;h0" dtype_id="2"/>
            <varref fl="o19" loc="o,19,5,19,37" name="mips_cpu_harvard.program_counter_plus_four_decode" dtype_id="2"/>
          </assigndly>
          <if fl="o21" loc="o,21,8,21,10">
            <and fl="o21" loc="o,21,11,21,12" dtype_id="10">
              <const fl="o21" loc="o,21,11,21,12" name="32&apos;h1" dtype_id="2"/>
              <not fl="o21" loc="o,21,11,21,12" dtype_id="10">
                <ccast fl="o21" loc="o,21,12,21,18" dtype_id="10">
                  <varref fl="o21" loc="o,21,12,21,18" name="mips_cpu_harvard.stall_decode" dtype_id="10"/>
                </ccast>
              </not>
            </and>
            <assigndly fl="o24" loc="o,24,38,24,40" dtype_id="2">
              <cond fl="o24" loc="o,24,44,24,45" dtype_id="2">
                <ccast fl="o22" loc="o,22,7,22,12" dtype_id="10">
                  <varref fl="o22" loc="o,22,7,22,12" name="mips_cpu_harvard.program_counter_src_decode" dtype_id="10"/>
                </ccast>
                <const fl="o24" loc="o,24,44,24,45" name="32&apos;h0" dtype_id="2"/>
                <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
                  <ccast fl="c206" loc="c,206,6,206,7" dtype_id="2">
                    <const fl="c206" loc="c,206,6,206,7" name="32&apos;h4" dtype_id="2"/>
                  </ccast>
                  <varref fl="d7" loc="d,7,12,7,13" name="mips_cpu_harvard.program_counter_fetch" dtype_id="2"/>
                </add>
              </cond>
              <varref fl="o24" loc="o,24,5,24,37" name="mips_cpu_harvard.program_counter_plus_four_decode" dtype_id="2"/>
            </assigndly>
          </if>
        </if>
        <comment fl="o16" loc="o,16,2,16,11" name="ALWAYS"/>
        <if fl="o17" loc="o,17,3,17,5">
          <varref fl="o17" loc="o,17,6,17,11" name="reset" dtype_id="10"/>
          <assigndly fl="o18" loc="o,18,23,18,25" dtype_id="2">
            <const fl="o18" loc="o,18,26,18,27" name="32&apos;sh0" dtype_id="13"/>
            <varref fl="o18" loc="o,18,4,18,22" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
          </assigndly>
          <if fl="o21" loc="o,21,8,21,10">
            <and fl="o21" loc="o,21,11,21,12" dtype_id="10">
              <const fl="o21" loc="o,21,11,21,12" name="32&apos;h1" dtype_id="2"/>
              <not fl="o21" loc="o,21,11,21,12" dtype_id="10">
                <ccast fl="o21" loc="o,21,12,21,18" dtype_id="10">
                  <varref fl="o21" loc="o,21,12,21,18" name="mips_cpu_harvard.stall_decode" dtype_id="10"/>
                </ccast>
              </not>
            </and>
            <assigndly fl="o23" loc="o,23,24,23,26" dtype_id="2">
              <cond fl="o23" loc="o,23,27,23,28" dtype_id="13">
                <ccast fl="o22" loc="o,22,7,22,12" dtype_id="10">
                  <varref fl="o22" loc="o,22,7,22,12" name="mips_cpu_harvard.program_counter_src_decode" dtype_id="10"/>
                </ccast>
                <const fl="o23" loc="o,23,27,23,28" name="32&apos;sh0" dtype_id="13"/>
                <varref fl="o26" loc="o,26,27,26,44" name="instr_readdata" dtype_id="2"/>
              </cond>
              <varref fl="o23" loc="o,23,5,23,23" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
            </assigndly>
          </if>
        </if>
        <assignpost fl="k15" loc="k,15,4,15,18" dtype_id="2">
          <varref fl="k15" loc="k,15,4,15,18" name="__Vdly__mips_cpu_harvard.program_counter_fetch" dtype_id="2"/>
          <varref fl="k15" loc="k,15,4,15,18" name="mips_cpu_harvard.program_counter_fetch" dtype_id="2"/>
        </assignpost>
        <contassign fl="c174" loc="c,174,23,174,24" dtype_id="2">
          <varref fl="c174" loc="c,174,25,174,46" name="mips_cpu_harvard.program_counter_fetch" dtype_id="2"/>
          <varref fl="c174" loc="c,174,9,174,22" name="instr_address" dtype_id="2"/>
        </contassign>
        <contassign fl="c469" loc="c,469,16,469,17" dtype_id="10">
          <neq fl="c469" loc="c,469,18,469,19" dtype_id="17">
            <const fl="k11" loc="k,11,29,11,30" name="32&apos;sh0" dtype_id="13"/>
            <varref fl="k11" loc="k,11,11,11,25" name="mips_cpu_harvard.program_counter_fetch" dtype_id="2"/>
          </neq>
          <varref fl="c469" loc="c,469,9,469,15" name="active" dtype_id="10"/>
        </contassign>
        <contassign fl="c267" loc="c,267,25,267,26" dtype_id="2">
          <or fl="c267" loc="c,267,47,267,48" dtype_id="2">
            <and fl="c267" loc="c,267,31,267,32" dtype_id="18">
              <const fl="c267" loc="c,267,47,267,48" name="32&apos;hffff0000" dtype_id="2"/>
              <shiftl fl="c267" loc="c,267,47,267,48" dtype_id="2">
                <negate fl="c267" loc="c,267,31,267,32" dtype_id="18">
                  <ccast fl="c267" loc="c,267,41,267,42" dtype_id="10">
                    <and fl="c267" loc="c,267,41,267,42" dtype_id="10">
                      <const fl="c267" loc="c,267,41,267,42" name="32&apos;h1" dtype_id="2"/>
                      <shiftr fl="c267" loc="c,267,41,267,42" dtype_id="10">
                        <varref fl="c73" loc="c,73,22,73,40" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                        <const fl="c267" loc="c,267,42,267,44" name="32&apos;hf" dtype_id="2"/>
                      </shiftr>
                    </and>
                  </ccast>
                </negate>
                <const fl="c267" loc="c,267,47,267,48" name="32&apos;h10" dtype_id="2"/>
              </shiftl>
            </and>
            <and fl="c73" loc="c,73,40,73,41" dtype_id="18">
              <const fl="c73" loc="c,73,40,73,41" name="32&apos;hffff" dtype_id="2"/>
              <varref fl="c73" loc="c,73,22,73,40" name="mips_cpu_harvard.instruction_decode" dtype_id="18"/>
            </and>
          </or>
          <varref fl="c267" loc="c,267,9,267,24" name="mips_cpu_harvard.sign_imm_decode" dtype_id="2"/>
        </contassign>
      </cfunc>
      <cfunc fl="l36" loc="l,36,4,36,10" name="_sequent__TOP__4">
        <var fl="l13" loc="l,13,15,13,24" name="__Vdlyvdim0__mips_cpu_harvard.register_file.registers__v0" dtype_id="26" vartype="bit" origName="__Vdlyvdim0__mips_cpu_harvard__DOT__register_file__DOT__registers__v0"/>
        <var fl="l13" loc="l,13,15,13,24" name="__Vdlyvval__mips_cpu_harvard.register_file.registers__v0" dtype_id="2" vartype="logic" origName="__Vdlyvval__mips_cpu_harvard__DOT__register_file__DOT__registers__v0"/>
        <var fl="l13" loc="l,13,15,13,24" name="__Vdlyvset__mips_cpu_harvard.register_file.registers__v0" dtype_id="27" vartype="bit" origName="__Vdlyvset__mips_cpu_harvard__DOT__register_file__DOT__registers__v0"/>
        <assignpre fl="l31" loc="l,31,44,31,46" dtype_id="10">
          <const fl="l31" loc="l,31,44,31,46" name="32&apos;h0" dtype_id="2"/>
          <varref fl="l31" loc="l,31,44,31,46" name="__Vdlyvset__mips_cpu_harvard.register_file.registers__v0" dtype_id="10"/>
        </assignpre>
        <comment fl="l30" loc="l,30,2,30,11" name="ALWAYS"/>
        <if fl="l35" loc="l,35,3,35,5">
          <varref fl="l35" loc="l,35,6,35,21" name="mips_cpu_harvard.LO_register_write_writeback" dtype_id="10"/>
          <assigndly fl="l36" loc="l,36,11,36,13" dtype_id="2">
            <varref fl="l36" loc="l,36,14,36,27" name="mips_cpu_harvard.ALU_LO_output_writeback" dtype_id="2"/>
            <varref fl="l36" loc="l,36,4,36,10" name="mips_cpu_harvard.register_file.LO_reg" dtype_id="2"/>
          </assigndly>
        </if>
        <comment fl="l30" loc="l,30,2,30,11" name="ALWAYS"/>
        <if fl="l32" loc="l,32,3,32,5">
          <varref fl="l32" loc="l,32,6,32,21" name="mips_cpu_harvard.HI_register_write_writeback" dtype_id="10"/>
          <assigndly fl="l33" loc="l,33,11,33,13" dtype_id="2">
            <varref fl="l33" loc="l,33,14,33,27" name="mips_cpu_harvard.ALU_HI_output_writeback" dtype_id="2"/>
            <varref fl="l33" loc="l,33,4,33,10" name="mips_cpu_harvard.register_file.HI_reg" dtype_id="2"/>
          </assigndly>
        </if>
        <comment fl="l30" loc="l,30,2,30,11" name="ALWAYS"/>
        <if fl="l31" loc="l,31,3,31,5">
          <varref fl="l31" loc="l,31,6,31,18" name="mips_cpu_harvard.register_write_writeback" dtype_id="10"/>
          <assigndly fl="l31" loc="l,31,44,31,46" dtype_id="2">
            <varref fl="l31" loc="l,31,47,31,57" name="mips_cpu_harvard.result_writeback" dtype_id="2"/>
            <varref fl="l31" loc="l,31,44,31,46" name="__Vdlyvval__mips_cpu_harvard.register_file.registers__v0" dtype_id="2"/>
          </assigndly>
          <assign fl="l31" loc="l,31,44,31,46" dtype_id="10">
            <const fl="l31" loc="l,31,44,31,46" name="1&apos;h1" dtype_id="17"/>
            <varref fl="l31" loc="l,31,44,31,46" name="__Vdlyvset__mips_cpu_harvard.register_file.registers__v0" dtype_id="10"/>
          </assign>
          <assign fl="l31" loc="l,31,44,31,46" dtype_id="15">
            <varref fl="l31" loc="l,31,30,31,43" name="mips_cpu_harvard.write_register_writeback" dtype_id="15"/>
            <varref fl="l31" loc="l,31,44,31,46" name="__Vdlyvdim0__mips_cpu_harvard.register_file.registers__v0" dtype_id="15"/>
          </assign>
        </if>
        <comment fl="l31" loc="l,31,44,31,46" name="ALWAYSPOST"/>
        <if fl="l31" loc="l,31,44,31,46">
          <varref fl="l31" loc="l,31,44,31,46" name="__Vdlyvset__mips_cpu_harvard.register_file.registers__v0" dtype_id="10"/>
          <assign fl="l31" loc="l,31,44,31,46" dtype_id="2">
            <varref fl="l31" loc="l,31,44,31,46" name="__Vdlyvval__mips_cpu_harvard.register_file.registers__v0" dtype_id="2"/>
            <arraysel fl="l31" loc="l,31,44,31,46" dtype_id="2">
              <varref fl="l31" loc="l,31,20,31,29" name="mips_cpu_harvard.register_file.registers" dtype_id="7"/>
              <varref fl="l31" loc="l,31,44,31,46" name="__Vdlyvdim0__mips_cpu_harvard.register_file.registers__v0" dtype_id="15"/>
            </arraysel>
          </assign>
        </if>
        <contassign fl="l23" loc="l,23,25,23,26" dtype_id="2">
          <arraysel fl="l23" loc="l,23,36,23,37" dtype_id="2">
            <varref fl="l23" loc="l,23,27,23,36" name="mips_cpu_harvard.register_file.registers" dtype_id="7"/>
            <const fl="l23" loc="l,23,37,23,38" name="5&apos;h2" dtype_id="14"/>
          </arraysel>
          <varref fl="l23" loc="l,23,9,23,24" name="register_v0" dtype_id="2"/>
        </contassign>
      </cfunc>
      <cfunc fl="p40" loc="p,40,4,40,27" name="_sequent__TOP__5">
        <contassign fl="i13" loc="i,13,18,13,19" dtype_id="2">
          <cond fl="i13" loc="i,13,30,13,31" dtype_id="2">
            <ccast fl="i13" loc="i,13,21,13,28" dtype_id="10">
              <varref fl="i13" loc="i,13,21,13,28" name="mips_cpu_harvard.memory_to_register_writeback" dtype_id="10"/>
            </ccast>
            <varref fl="i13" loc="i,13,32,13,39" name="mips_cpu_harvard.read_data_writeback" dtype_id="2"/>
            <varref fl="i13" loc="i,13,42,13,49" name="mips_cpu_harvard.ALU_output_writeback" dtype_id="2"/>
          </cond>
          <varref fl="i13" loc="i,13,9,13,17" name="mips_cpu_harvard.result_writeback" dtype_id="2"/>
        </contassign>
        <comment fl="p31" loc="p,31,2,31,11" name="ALWAYS"/>
        <assigndly fl="p40" loc="p,40,28,40,30" dtype_id="2">
          <cond fl="p40" loc="p,40,31,40,32" dtype_id="13">
            <ccast fl="p32" loc="p,32,6,32,11" dtype_id="10">
              <varref fl="p32" loc="p,32,6,32,11" name="reset" dtype_id="10"/>
            </ccast>
            <const fl="p40" loc="p,40,31,40,32" name="32&apos;sh0" dtype_id="13"/>
            <varref fl="p53" loc="p,53,31,53,51" name="mips_cpu_harvard.ALU_LO_output_memory" dtype_id="2"/>
          </cond>
          <varref fl="p40" loc="p,40,4,40,27" name="mips_cpu_harvard.ALU_LO_output_writeback" dtype_id="2"/>
        </assigndly>
        <comment fl="p31" loc="p,31,2,31,11" name="ALWAYS"/>
        <assigndly fl="p36" loc="p,36,32,36,34" dtype_id="10">
          <and fl="p36" loc="p,36,35,36,36" dtype_id="10">
            <not fl="p36" loc="p,36,35,36,36" dtype_id="10">
              <ccast fl="p32" loc="p,32,6,32,11" dtype_id="10">
                <varref fl="p32" loc="p,32,6,32,11" name="reset" dtype_id="10"/>
              </ccast>
            </not>
            <ccast fl="p48" loc="p,48,35,48,59" dtype_id="10">
              <varref fl="p48" loc="p,48,35,48,59" name="mips_cpu_harvard.LO_register_write_memory" dtype_id="10"/>
            </ccast>
          </and>
          <varref fl="p36" loc="p,36,4,36,31" name="mips_cpu_harvard.LO_register_write_writeback" dtype_id="10"/>
        </assigndly>
        <comment fl="p31" loc="p,31,2,31,11" name="ALWAYS"/>
        <assigndly fl="p39" loc="p,39,28,39,30" dtype_id="2">
          <cond fl="p39" loc="p,39,31,39,32" dtype_id="13">
            <ccast fl="p32" loc="p,32,6,32,11" dtype_id="10">
              <varref fl="p32" loc="p,32,6,32,11" name="reset" dtype_id="10"/>
            </ccast>
            <const fl="p39" loc="p,39,31,39,32" name="32&apos;sh0" dtype_id="13"/>
            <varref fl="p52" loc="p,52,31,52,51" name="mips_cpu_harvard.ALU_HI_output_memory" dtype_id="2"/>
          </cond>
          <varref fl="p39" loc="p,39,4,39,27" name="mips_cpu_harvard.ALU_HI_output_writeback" dtype_id="2"/>
        </assigndly>
        <comment fl="p31" loc="p,31,2,31,11" name="ALWAYS"/>
        <assigndly fl="p35" loc="p,35,32,35,34" dtype_id="10">
          <and fl="p35" loc="p,35,35,35,36" dtype_id="10">
            <not fl="p35" loc="p,35,35,35,36" dtype_id="10">
              <ccast fl="p32" loc="p,32,6,32,11" dtype_id="10">
                <varref fl="p32" loc="p,32,6,32,11" name="reset" dtype_id="10"/>
              </ccast>
            </not>
            <ccast fl="p47" loc="p,47,35,47,59" dtype_id="10">
              <varref fl="p47" loc="p,47,35,47,59" name="mips_cpu_harvard.HI_register_write_memory" dtype_id="10"/>
            </ccast>
          </and>
          <varref fl="p35" loc="p,35,4,35,31" name="mips_cpu_harvard.HI_register_write_writeback" dtype_id="10"/>
        </assigndly>
        <comment fl="p31" loc="p,31,2,31,11" name="ALWAYS"/>
        <assigndly fl="p38" loc="p,38,29,38,31" dtype_id="15">
          <cond fl="p38" loc="p,38,32,38,33" dtype_id="15">
            <ccast fl="p32" loc="p,32,6,32,11" dtype_id="10">
              <varref fl="p32" loc="p,32,6,32,11" name="reset" dtype_id="10"/>
            </ccast>
            <const fl="p38" loc="p,38,32,38,33" name="5&apos;h0" dtype_id="15"/>
            <ccast fl="p51" loc="p,51,32,51,53" dtype_id="15">
              <varref fl="p51" loc="p,51,32,51,53" name="mips_cpu_harvard.write_register_memory" dtype_id="15"/>
            </ccast>
          </cond>
          <varref fl="p38" loc="p,38,4,38,28" name="mips_cpu_harvard.write_register_writeback" dtype_id="15"/>
        </assigndly>
        <comment fl="p31" loc="p,31,2,31,11" name="ALWAYS"/>
        <assigndly fl="p33" loc="p,33,29,33,31" dtype_id="10">
          <and fl="p33" loc="p,33,32,33,33" dtype_id="10">
            <not fl="p33" loc="p,33,32,33,33" dtype_id="10">
              <ccast fl="p32" loc="p,32,6,32,11" dtype_id="10">
                <varref fl="p32" loc="p,32,6,32,11" name="reset" dtype_id="10"/>
              </ccast>
            </not>
            <ccast fl="p44" loc="p,44,32,44,53" dtype_id="10">
              <varref fl="p44" loc="p,44,32,44,53" name="mips_cpu_harvard.register_write_memory" dtype_id="10"/>
            </ccast>
          </and>
          <varref fl="p33" loc="p,33,4,33,28" name="mips_cpu_harvard.register_write_writeback" dtype_id="10"/>
        </assigndly>
        <comment fl="n40" loc="n,40,2,40,11" name="ALWAYS"/>
        <assigndly fl="n50" loc="n,50,25,50,27" dtype_id="2">
          <cond fl="n50" loc="n,50,28,50,29" dtype_id="13">
            <ccast fl="n41" loc="n,41,6,41,11" dtype_id="10">
              <varref fl="n41" loc="n,41,6,41,11" name="reset" dtype_id="10"/>
            </ccast>
            <const fl="n50" loc="n,50,28,50,29" name="32&apos;sh0" dtype_id="13"/>
            <varref fl="n66" loc="n,66,27,66,48" name="mips_cpu_harvard.ALU_LO_output_execute" dtype_id="2"/>
          </cond>
          <varref fl="n50" loc="n,50,4,50,24" name="mips_cpu_harvard.ALU_LO_output_memory" dtype_id="2"/>
        </assigndly>
        <comment fl="n40" loc="n,40,2,40,11" name="ALWAYS"/>
        <assigndly fl="n46" loc="n,46,29,46,31" dtype_id="10">
          <and fl="n46" loc="n,46,32,46,33" dtype_id="10">
            <not fl="n46" loc="n,46,32,46,33" dtype_id="10">
              <ccast fl="n41" loc="n,41,6,41,11" dtype_id="10">
                <varref fl="n41" loc="n,41,6,41,11" name="reset" dtype_id="10"/>
              </ccast>
            </not>
            <ccast fl="n61" loc="n,61,32,61,57" dtype_id="10">
              <varref fl="n61" loc="n,61,32,61,57" name="mips_cpu_harvard.LO_register_write_execute" dtype_id="10"/>
            </ccast>
          </and>
          <varref fl="n46" loc="n,46,4,46,28" name="mips_cpu_harvard.LO_register_write_memory" dtype_id="10"/>
        </assigndly>
        <comment fl="n40" loc="n,40,2,40,11" name="ALWAYS"/>
        <assigndly fl="n49" loc="n,49,25,49,27" dtype_id="2">
          <cond fl="n49" loc="n,49,28,49,29" dtype_id="13">
            <ccast fl="n41" loc="n,41,6,41,11" dtype_id="10">
              <varref fl="n41" loc="n,41,6,41,11" name="reset" dtype_id="10"/>
            </ccast>
            <const fl="n49" loc="n,49,28,49,29" name="32&apos;sh0" dtype_id="13"/>
            <varref fl="n65" loc="n,65,27,65,48" name="mips_cpu_harvard.ALU_HI_output_execute" dtype_id="2"/>
          </cond>
          <varref fl="n49" loc="n,49,4,49,24" name="mips_cpu_harvard.ALU_HI_output_memory" dtype_id="2"/>
        </assigndly>
        <comment fl="n40" loc="n,40,2,40,11" name="ALWAYS"/>
        <assigndly fl="n45" loc="n,45,29,45,31" dtype_id="10">
          <and fl="n45" loc="n,45,32,45,33" dtype_id="10">
            <not fl="n45" loc="n,45,32,45,33" dtype_id="10">
              <ccast fl="n41" loc="n,41,6,41,11" dtype_id="10">
                <varref fl="n41" loc="n,41,6,41,11" name="reset" dtype_id="10"/>
              </ccast>
            </not>
            <ccast fl="n60" loc="n,60,32,60,57" dtype_id="10">
              <varref fl="n60" loc="n,60,32,60,57" name="mips_cpu_harvard.HI_register_write_execute" dtype_id="10"/>
            </ccast>
          </and>
          <varref fl="n45" loc="n,45,4,45,28" name="mips_cpu_harvard.HI_register_write_memory" dtype_id="10"/>
        </assigndly>
        <comment fl="n40" loc="n,40,2,40,11" name="ALWAYS"/>
        <assigndly fl="n52" loc="n,52,26,52,28" dtype_id="15">
          <cond fl="n52" loc="n,52,29,52,30" dtype_id="15">
            <ccast fl="n41" loc="n,41,6,41,11" dtype_id="10">
              <varref fl="n41" loc="n,41,6,41,11" name="reset" dtype_id="10"/>
            </ccast>
            <const fl="n52" loc="n,52,29,52,30" name="5&apos;h0" dtype_id="15"/>
            <ccast fl="n68" loc="n,68,28,68,50" dtype_id="15">
              <varref fl="n68" loc="n,68,28,68,50" name="mips_cpu_harvard.write_register_execute" dtype_id="15"/>
            </ccast>
          </cond>
          <varref fl="n52" loc="n,52,4,52,25" name="mips_cpu_harvard.write_register_memory" dtype_id="15"/>
        </assigndly>
        <comment fl="n40" loc="n,40,2,40,11" name="ALWAYS"/>
        <assigndly fl="n42" loc="n,42,26,42,28" dtype_id="10">
          <and fl="n42" loc="n,42,29,42,30" dtype_id="10">
            <not fl="n42" loc="n,42,29,42,30" dtype_id="10">
              <ccast fl="n41" loc="n,41,6,41,11" dtype_id="10">
                <varref fl="n41" loc="n,41,6,41,11" name="reset" dtype_id="10"/>
              </ccast>
            </not>
            <ccast fl="n57" loc="n,57,29,57,51" dtype_id="10">
              <varref fl="n57" loc="n,57,29,57,51" name="mips_cpu_harvard.register_write_execute" dtype_id="10"/>
            </ccast>
          </and>
          <varref fl="n42" loc="n,42,4,42,25" name="mips_cpu_harvard.register_write_memory" dtype_id="10"/>
        </assigndly>
        <comment fl="j15" loc="j,15,2,15,13" name="ALWAYS"/>
        <assign fl="j20" loc="j,20,21,20,22" dtype_id="15">
          <cond fl="c332" loc="c,332,12,332,13" dtype_id="15">
            <and fl="j16" loc="j,16,8,16,15" dtype_id="2">
              <const fl="j16" loc="j,16,8,16,15" name="32&apos;h2" dtype_id="2"/>
              <ccast fl="j16" loc="j,16,8,16,15" dtype_id="16">
                <varref fl="j16" loc="j,16,8,16,15" name="mips_cpu_harvard.register_destination_execute" dtype_id="16"/>
              </ccast>
            </and>
            <cond fl="c332" loc="c,332,12,332,13" dtype_id="15">
              <and fl="j16" loc="j,16,8,16,15" dtype_id="17">
                <const fl="j16" loc="j,16,8,16,15" name="32&apos;h1" dtype_id="2"/>
                <ccast fl="j16" loc="j,16,8,16,15" dtype_id="10">
                  <varref fl="j16" loc="j,16,8,16,15" name="mips_cpu_harvard.register_destination_execute" dtype_id="17"/>
                </ccast>
              </and>
              <const fl="c332" loc="c,332,12,332,13" name="5&apos;h0" dtype_id="15"/>
              <const fl="c331" loc="c,331,12,331,20" name="5&apos;h1f" dtype_id="15"/>
            </cond>
            <cond fl="j18" loc="j,18,23,18,30" dtype_id="15">
              <and fl="j16" loc="j,16,8,16,15" dtype_id="17">
                <const fl="j16" loc="j,16,8,16,15" name="32&apos;h1" dtype_id="2"/>
                <ccast fl="j16" loc="j,16,8,16,15" dtype_id="10">
                  <varref fl="j16" loc="j,16,8,16,15" name="mips_cpu_harvard.register_destination_execute" dtype_id="17"/>
                </ccast>
              </and>
              <ccast fl="j18" loc="j,18,23,18,30" dtype_id="15">
                <varref fl="j18" loc="j,18,23,18,30" name="mips_cpu_harvard.Rd_execute" dtype_id="15"/>
              </ccast>
              <ccast fl="j17" loc="j,17,24,17,31" dtype_id="15">
                <varref fl="j17" loc="j,17,24,17,31" name="mips_cpu_harvard.Rt_execute" dtype_id="15"/>
              </ccast>
            </cond>
          </cond>
          <varref fl="j20" loc="j,20,12,20,20" name="mips_cpu_harvard.write_register_execute" dtype_id="15"/>
        </assign>
        <comment fl="m56" loc="m,56,2,56,11" name="ALWAYS"/>
        <assigndly fl="m64" loc="m,64,30,64,32" dtype_id="10">
          <and fl="m64" loc="m,64,33,64,34" dtype_id="10">
            <not fl="m64" loc="m,64,33,64,34" dtype_id="10">
              <or fl="m57" loc="m,57,12,57,14" dtype_id="10">
                <ccast fl="m57" loc="m,57,6,57,11" dtype_id="10">
                  <varref fl="m57" loc="m,57,6,57,11" name="mips_cpu_harvard.flush_execute_register" dtype_id="10"/>
                </ccast>
                <ccast fl="m57" loc="m,57,15,57,20" dtype_id="10">
                  <varref fl="m57" loc="m,57,15,57,20" name="reset" dtype_id="10"/>
                </ccast>
              </or>
            </not>
            <ccast fl="m85" loc="m,85,33,85,57" dtype_id="10">
              <varref fl="m85" loc="m,85,33,85,57" name="mips_cpu_harvard.LO_register_write_decode" dtype_id="10"/>
            </ccast>
          </and>
          <varref fl="m64" loc="m,64,4,64,29" name="mips_cpu_harvard.LO_register_write_execute" dtype_id="10"/>
        </assigndly>
        <comment fl="m56" loc="m,56,2,56,11" name="ALWAYS"/>
        <assigndly fl="m63" loc="m,63,30,63,32" dtype_id="10">
          <and fl="m63" loc="m,63,33,63,34" dtype_id="10">
            <not fl="m63" loc="m,63,33,63,34" dtype_id="10">
              <or fl="m57" loc="m,57,12,57,14" dtype_id="10">
                <ccast fl="m57" loc="m,57,6,57,11" dtype_id="10">
                  <varref fl="m57" loc="m,57,6,57,11" name="mips_cpu_harvard.flush_execute_register" dtype_id="10"/>
                </ccast>
                <ccast fl="m57" loc="m,57,15,57,20" dtype_id="10">
                  <varref fl="m57" loc="m,57,15,57,20" name="reset" dtype_id="10"/>
                </ccast>
              </or>
            </not>
            <ccast fl="m84" loc="m,84,33,84,57" dtype_id="10">
              <varref fl="m84" loc="m,84,33,84,57" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="10"/>
            </ccast>
          </and>
          <varref fl="m63" loc="m,63,4,63,29" name="mips_cpu_harvard.HI_register_write_execute" dtype_id="10"/>
        </assigndly>
        <comment fl="m56" loc="m,56,2,56,11" name="ALWAYS"/>
        <assigndly fl="m58" loc="m,58,27,58,29" dtype_id="10">
          <and fl="m58" loc="m,58,30,58,31" dtype_id="10">
            <not fl="m58" loc="m,58,30,58,31" dtype_id="10">
              <or fl="m57" loc="m,57,12,57,14" dtype_id="10">
                <ccast fl="m57" loc="m,57,6,57,11" dtype_id="10">
                  <varref fl="m57" loc="m,57,6,57,11" name="mips_cpu_harvard.flush_execute_register" dtype_id="10"/>
                </ccast>
                <ccast fl="m57" loc="m,57,15,57,20" dtype_id="10">
                  <varref fl="m57" loc="m,57,15,57,20" name="reset" dtype_id="10"/>
                </ccast>
              </or>
            </not>
            <ccast fl="m79" loc="m,79,30,79,51" dtype_id="10">
              <varref fl="m79" loc="m,79,30,79,51" name="mips_cpu_harvard.register_write_decode" dtype_id="10"/>
            </ccast>
          </and>
          <varref fl="m58" loc="m,58,4,58,26" name="mips_cpu_harvard.register_write_execute" dtype_id="10"/>
        </assigndly>
        <comment fl="h34" loc="h,34,2,34,13" name="ALWAYS"/>
        <assign fl="h37" loc="h,37,43,37,44" dtype_id="19">
          <cond fl="h37" loc="h,37,45,37,51" dtype_id="19">
            <and fl="h36" loc="h,36,65,36,67" dtype_id="10">
              <and fl="h36" loc="h,36,24,36,26" dtype_id="10">
                <neq fl="h36" loc="h,36,19,36,21" dtype_id="10">
                  <const fl="h36" loc="h,36,21,36,22" name="5&apos;h0" dtype_id="15"/>
                  <ccast fl="h36" loc="h,36,8,36,18" dtype_id="15">
                    <varref fl="h36" loc="h,36,8,36,18" name="mips_cpu_harvard.Rs_execute" dtype_id="15"/>
                  </ccast>
                </neq>
                <eq fl="h36" loc="h,36,39,36,41" dtype_id="10">
                  <ccast fl="h36" loc="h,36,28,36,38" dtype_id="15">
                    <varref fl="h36" loc="h,36,28,36,38" name="mips_cpu_harvard.Rs_execute" dtype_id="15"/>
                  </ccast>
                  <ccast fl="h36" loc="h,36,42,36,63" dtype_id="15">
                    <varref fl="h36" loc="h,36,42,36,63" name="mips_cpu_harvard.write_register_memory" dtype_id="15"/>
                  </ccast>
                </eq>
              </and>
              <ccast fl="h36" loc="h,36,68,36,89" dtype_id="10">
                <varref fl="h36" loc="h,36,68,36,89" name="mips_cpu_harvard.register_write_memory" dtype_id="10"/>
              </ccast>
            </and>
            <const fl="h37" loc="h,37,45,37,51" name="3&apos;h2" dtype_id="19"/>
            <cond fl="h39" loc="h,39,45,39,51" dtype_id="19">
              <and fl="h38" loc="h,38,35,38,37" dtype_id="10">
                <ccast fl="h38" loc="h,38,15,38,34" dtype_id="10">
                  <varref fl="h38" loc="h,38,15,38,34" name="mips_cpu_harvard.using_HI_LO_execute" dtype_id="10"/>
                </ccast>
                <ccast fl="h38" loc="h,38,38,38,62" dtype_id="10">
                  <varref fl="h38" loc="h,38,38,38,62" name="mips_cpu_harvard.LO_register_write_memory" dtype_id="10"/>
                </ccast>
              </and>
              <const fl="h39" loc="h,39,45,39,51" name="3&apos;h4" dtype_id="19"/>
              <cond fl="h41" loc="h,41,45,41,51" dtype_id="19">
                <and fl="h40" loc="h,40,77,40,79" dtype_id="10">
                  <and fl="h40" loc="h,40,33,40,35" dtype_id="10">
                    <neq fl="h40" loc="h,40,28,40,30" dtype_id="10">
                      <const fl="h40" loc="h,40,30,40,31" name="5&apos;h0" dtype_id="15"/>
                      <ccast fl="h40" loc="h,40,17,40,27" dtype_id="15">
                        <varref fl="h40" loc="h,40,17,40,27" name="mips_cpu_harvard.Rs_execute" dtype_id="15"/>
                      </ccast>
                    </neq>
                    <eq fl="h40" loc="h,40,48,40,50" dtype_id="10">
                      <ccast fl="h40" loc="h,40,37,40,47" dtype_id="15">
                        <varref fl="h40" loc="h,40,37,40,47" name="mips_cpu_harvard.Rs_execute" dtype_id="15"/>
                      </ccast>
                      <ccast fl="h40" loc="h,40,51,40,75" dtype_id="15">
                        <varref fl="h40" loc="h,40,51,40,75" name="mips_cpu_harvard.write_register_writeback" dtype_id="15"/>
                      </ccast>
                    </eq>
                  </and>
                  <ccast fl="h40" loc="h,40,80,40,104" dtype_id="10">
                    <varref fl="h40" loc="h,40,80,40,104" name="mips_cpu_harvard.register_write_writeback" dtype_id="10"/>
                  </ccast>
                </and>
                <const fl="h41" loc="h,41,45,41,51" name="3&apos;h1" dtype_id="19"/>
                <cond fl="h43" loc="h,43,45,43,51" dtype_id="19">
                  <and fl="h42" loc="h,42,36,42,38" dtype_id="10">
                    <ccast fl="h42" loc="h,42,16,42,35" dtype_id="10">
                      <varref fl="h42" loc="h,42,16,42,35" name="mips_cpu_harvard.using_HI_LO_execute" dtype_id="10"/>
                    </ccast>
                    <ccast fl="h42" loc="h,42,39,42,66" dtype_id="10">
                      <varref fl="h42" loc="h,42,39,42,66" name="mips_cpu_harvard.LO_register_write_writeback" dtype_id="10"/>
                    </ccast>
                  </and>
                  <const fl="h43" loc="h,43,45,43,51" name="3&apos;h3" dtype_id="19"/>
                  <const fl="h45" loc="h,45,45,45,51" name="3&apos;h0" dtype_id="19"/>
                </cond>
              </cond>
            </cond>
          </cond>
          <varref fl="h37" loc="h,37,4,37,42" name="mips_cpu_harvard.forward_A_execute" dtype_id="19"/>
        </assign>
        <comment fl="h34" loc="h,34,2,34,13" name="ALWAYS"/>
        <assign fl="h49" loc="h,49,43,49,44" dtype_id="19">
          <cond fl="h49" loc="h,49,45,49,51" dtype_id="19">
            <and fl="h48" loc="h,48,65,48,67" dtype_id="10">
              <and fl="h48" loc="h,48,24,48,26" dtype_id="10">
                <neq fl="h48" loc="h,48,19,48,21" dtype_id="10">
                  <const fl="h48" loc="h,48,21,48,22" name="5&apos;h0" dtype_id="15"/>
                  <ccast fl="h48" loc="h,48,8,48,18" dtype_id="15">
                    <varref fl="h48" loc="h,48,8,48,18" name="mips_cpu_harvard.Rt_execute" dtype_id="15"/>
                  </ccast>
                </neq>
                <eq fl="h48" loc="h,48,39,48,41" dtype_id="10">
                  <ccast fl="h48" loc="h,48,28,48,38" dtype_id="15">
                    <varref fl="h48" loc="h,48,28,48,38" name="mips_cpu_harvard.Rt_execute" dtype_id="15"/>
                  </ccast>
                  <ccast fl="h48" loc="h,48,42,48,63" dtype_id="15">
                    <varref fl="h48" loc="h,48,42,48,63" name="mips_cpu_harvard.write_register_memory" dtype_id="15"/>
                  </ccast>
                </eq>
              </and>
              <ccast fl="h48" loc="h,48,68,48,89" dtype_id="10">
                <varref fl="h48" loc="h,48,68,48,89" name="mips_cpu_harvard.register_write_memory" dtype_id="10"/>
              </ccast>
            </and>
            <const fl="h49" loc="h,49,45,49,51" name="3&apos;h2" dtype_id="19"/>
            <cond fl="h51" loc="h,51,45,51,51" dtype_id="19">
              <and fl="h50" loc="h,50,36,50,38" dtype_id="10">
                <ccast fl="h50" loc="h,50,16,50,35" dtype_id="10">
                  <varref fl="h50" loc="h,50,16,50,35" name="mips_cpu_harvard.using_HI_LO_execute" dtype_id="10"/>
                </ccast>
                <ccast fl="h50" loc="h,50,39,50,63" dtype_id="10">
                  <varref fl="h50" loc="h,50,39,50,63" name="mips_cpu_harvard.HI_register_write_memory" dtype_id="10"/>
                </ccast>
              </and>
              <const fl="h51" loc="h,51,45,51,51" name="3&apos;h4" dtype_id="19"/>
              <cond fl="h53" loc="h,53,45,53,51" dtype_id="19">
                <and fl="h52" loc="h,52,77,52,79" dtype_id="10">
                  <and fl="h52" loc="h,52,33,52,35" dtype_id="10">
                    <neq fl="h52" loc="h,52,28,52,30" dtype_id="10">
                      <const fl="h52" loc="h,52,30,52,31" name="5&apos;h0" dtype_id="15"/>
                      <ccast fl="h52" loc="h,52,17,52,27" dtype_id="15">
                        <varref fl="h52" loc="h,52,17,52,27" name="mips_cpu_harvard.Rt_execute" dtype_id="15"/>
                      </ccast>
                    </neq>
                    <eq fl="h52" loc="h,52,48,52,50" dtype_id="10">
                      <ccast fl="h52" loc="h,52,37,52,47" dtype_id="15">
                        <varref fl="h52" loc="h,52,37,52,47" name="mips_cpu_harvard.Rt_execute" dtype_id="15"/>
                      </ccast>
                      <ccast fl="h52" loc="h,52,51,52,75" dtype_id="15">
                        <varref fl="h52" loc="h,52,51,52,75" name="mips_cpu_harvard.write_register_writeback" dtype_id="15"/>
                      </ccast>
                    </eq>
                  </and>
                  <ccast fl="h52" loc="h,52,80,52,104" dtype_id="10">
                    <varref fl="h52" loc="h,52,80,52,104" name="mips_cpu_harvard.register_write_writeback" dtype_id="10"/>
                  </ccast>
                </and>
                <const fl="h53" loc="h,53,45,53,51" name="3&apos;h1" dtype_id="19"/>
                <cond fl="h55" loc="h,55,45,55,51" dtype_id="19">
                  <and fl="h54" loc="h,54,36,54,38" dtype_id="10">
                    <ccast fl="h54" loc="h,54,16,54,35" dtype_id="10">
                      <varref fl="h54" loc="h,54,16,54,35" name="mips_cpu_harvard.using_HI_LO_execute" dtype_id="10"/>
                    </ccast>
                    <ccast fl="h54" loc="h,54,39,54,66" dtype_id="10">
                      <varref fl="h54" loc="h,54,39,54,66" name="mips_cpu_harvard.HI_register_write_writeback" dtype_id="10"/>
                    </ccast>
                  </and>
                  <const fl="h55" loc="h,55,45,55,51" name="3&apos;h3" dtype_id="19"/>
                  <const fl="h57" loc="h,57,45,57,51" name="3&apos;h0" dtype_id="19"/>
                </cond>
              </cond>
            </cond>
          </cond>
          <varref fl="h49" loc="h,49,4,49,42" name="mips_cpu_harvard.forward_B_execute" dtype_id="19"/>
        </assign>
        <comment fl="f23" loc="f,23,2,23,13" name="ALWAYS"/>
        <assign fl="f24" loc="f,24,6,24,7" dtype_id="20">
          <and fl="f24" loc="f,24,19,24,20" dtype_id="20">
            <const fl="f24" loc="f,24,19,24,20" name="32&apos;h3f" dtype_id="2"/>
            <shiftr fl="f24" loc="f,24,19,24,20" dtype_id="20">
              <varref fl="f24" loc="f,24,8,24,19" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
              <const fl="f24" loc="f,24,23,24,25" name="5&apos;h1a" dtype_id="14"/>
            </shiftr>
          </and>
          <varref fl="f24" loc="f,24,3,24,5" name="mips_cpu_harvard.control_unit.op" dtype_id="20"/>
        </assign>
        <assign fl="f25" loc="f,25,6,25,7" dtype_id="15">
          <and fl="f25" loc="f,25,19,25,20" dtype_id="15">
            <const fl="f25" loc="f,25,19,25,20" name="32&apos;h1f" dtype_id="2"/>
            <shiftr fl="f25" loc="f,25,19,25,20" dtype_id="15">
              <varref fl="f25" loc="f,25,8,25,19" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
              <const fl="f25" loc="f,25,23,25,25" name="5&apos;h10" dtype_id="14"/>
            </shiftr>
          </and>
          <varref fl="f25" loc="f,25,3,25,5" name="mips_cpu_harvard.control_unit.rt" dtype_id="15"/>
        </assign>
        <assign fl="f26" loc="f,26,9,26,10" dtype_id="20">
          <and fl="f26" loc="f,26,22,26,23" dtype_id="20">
            <const fl="f26" loc="f,26,22,26,23" name="32&apos;h3f" dtype_id="2"/>
            <varref fl="f26" loc="f,26,11,26,22" name="mips_cpu_harvard.instruction_decode" dtype_id="20"/>
          </and>
          <varref fl="f26" loc="f,26,3,26,8" name="mips_cpu_harvard.control_unit.funct" dtype_id="20"/>
        </assign>
        <if fl="f27" loc="f,27,8,27,10">
          <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
            <const fl="f27" loc="f,27,8,27,10" name="32&apos;h20" dtype_id="2"/>
            <ccast fl="f27" loc="f,27,8,27,10" dtype_id="20">
              <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_harvard.control_unit.op" dtype_id="20"/>
            </ccast>
          </and>
          <if fl="f27" loc="f,27,8,27,10">
            <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
              <const fl="f27" loc="f,27,8,27,10" name="32&apos;h10" dtype_id="2"/>
              <ccast fl="f27" loc="f,27,8,27,10" dtype_id="20">
                <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_harvard.control_unit.op" dtype_id="20"/>
              </ccast>
            </and>
            <assign fl="f202" loc="f,202,22,202,23" dtype_id="10">
              <const fl="f202" loc="f,202,24,202,28" name="1&apos;h0" dtype_id="10"/>
              <varref fl="f202" loc="f,202,5,202,19" name="mips_cpu_harvard.register_write_decode" dtype_id="10"/>
            </assign>
            <assign fl="f203" loc="f,203,25,203,26" dtype_id="10">
              <const fl="f203" loc="f,203,27,203,31" name="1&apos;h0" dtype_id="10"/>
              <varref fl="f203" loc="f,203,5,203,23" name="mips_cpu_harvard.memory_to_register_decode" dtype_id="10"/>
            </assign>
            <assign fl="f204" loc="f,204,20,204,21" dtype_id="10">
              <const fl="f204" loc="f,204,22,204,26" name="1&apos;h0" dtype_id="10"/>
              <varref fl="f204" loc="f,204,5,204,17" name="mips_cpu_harvard.memory_write_decode" dtype_id="10"/>
            </assign>
            <assign fl="f205" loc="f,205,18,205,19" dtype_id="16">
              <const fl="f205" loc="f,205,20,205,25" name="2&apos;h0" dtype_id="16"/>
              <varref fl="f205" loc="f,205,5,205,14" name="mips_cpu_harvard.ALU_src_B_decode" dtype_id="16"/>
            </assign>
            <assign fl="f206" loc="f,206,27,206,28" dtype_id="16">
              <const fl="f206" loc="f,206,29,206,34" name="2&apos;h0" dtype_id="16"/>
              <varref fl="f206" loc="f,206,5,206,25" name="mips_cpu_harvard.register_destination_decode" dtype_id="16"/>
            </assign>
            <assign fl="f207" loc="f,207,16,207,17" dtype_id="10">
              <const fl="f207" loc="f,207,18,207,22" name="1&apos;h0" dtype_id="10"/>
              <varref fl="f207" loc="f,207,5,207,11" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
            </assign>
            <assign fl="f208" loc="f,208,24,208,25" dtype_id="10">
              <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
              <varref fl="f208" loc="f,208,5,208,22" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="10"/>
            </assign>
            <assign fl="f209" loc="f,209,24,209,25" dtype_id="10">
              <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
              <varref fl="f209" loc="f,209,5,209,22" name="mips_cpu_harvard.LO_register_write_decode" dtype_id="10"/>
            </assign>
            <assign fl="f210" loc="f,210,20,210,21" dtype_id="20">
              <const fl="f210" loc="f,210,22,210,31" name="6&apos;h0" dtype_id="20"/>
              <varref fl="f210" loc="f,210,5,210,17" name="mips_cpu_harvard.ALU_function_decode" dtype_id="20"/>
            </assign>
            <assign fl="f211" loc="f,211,39,211,40" dtype_id="10">
              <const fl="f211" loc="f,211,41,211,45" name="1&apos;h0" dtype_id="10"/>
              <varref fl="f211" loc="f,211,5,211,37" name="mips_cpu_harvard.program_counter_multiplexer_jump_decode" dtype_id="10"/>
            </assign>
            <assign fl="f212" loc="f,212,22,212,23" dtype_id="10">
              <const fl="f212" loc="f,212,24,212,28" name="1&apos;h0" dtype_id="10"/>
              <varref fl="f212" loc="f,212,5,212,18" name="mips_cpu_harvard.j_instruction_decode" dtype_id="10"/>
            </assign>
            <assign fl="f213" loc="f,213,20,213,21" dtype_id="10">
              <const fl="f213" loc="f,213,22,213,26" name="1&apos;h0" dtype_id="10"/>
              <varref fl="f213" loc="f,213,5,213,16" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="10"/>
            </assign>
            <if fl="f27" loc="f,27,8,27,10">
              <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
                <const fl="f27" loc="f,27,8,27,10" name="32&apos;h8" dtype_id="2"/>
                <ccast fl="f27" loc="f,27,8,27,10" dtype_id="20">
                  <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_harvard.control_unit.op" dtype_id="20"/>
                </ccast>
              </and>
              <if fl="f27" loc="f,27,8,27,10">
                <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
                  <const fl="f27" loc="f,27,8,27,10" name="32&apos;h4" dtype_id="2"/>
                  <ccast fl="f27" loc="f,27,8,27,10" dtype_id="20">
                    <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_harvard.control_unit.op" dtype_id="20"/>
                  </ccast>
                </and>
                <assign fl="f202" loc="f,202,22,202,23" dtype_id="10">
                  <const fl="f202" loc="f,202,24,202,28" name="1&apos;h0" dtype_id="10"/>
                  <varref fl="f202" loc="f,202,5,202,19" name="mips_cpu_harvard.register_write_decode" dtype_id="10"/>
                </assign>
                <assign fl="f203" loc="f,203,25,203,26" dtype_id="10">
                  <const fl="f203" loc="f,203,27,203,31" name="1&apos;h0" dtype_id="10"/>
                  <varref fl="f203" loc="f,203,5,203,23" name="mips_cpu_harvard.memory_to_register_decode" dtype_id="10"/>
                </assign>
                <assign fl="f204" loc="f,204,20,204,21" dtype_id="10">
                  <const fl="f204" loc="f,204,22,204,26" name="1&apos;h0" dtype_id="10"/>
                  <varref fl="f204" loc="f,204,5,204,17" name="mips_cpu_harvard.memory_write_decode" dtype_id="10"/>
                </assign>
                <assign fl="f205" loc="f,205,18,205,19" dtype_id="16">
                  <const fl="f205" loc="f,205,20,205,25" name="2&apos;h0" dtype_id="16"/>
                  <varref fl="f205" loc="f,205,5,205,14" name="mips_cpu_harvard.ALU_src_B_decode" dtype_id="16"/>
                </assign>
                <assign fl="f206" loc="f,206,27,206,28" dtype_id="16">
                  <const fl="f206" loc="f,206,29,206,34" name="2&apos;h0" dtype_id="16"/>
                  <varref fl="f206" loc="f,206,5,206,25" name="mips_cpu_harvard.register_destination_decode" dtype_id="16"/>
                </assign>
                <assign fl="f207" loc="f,207,16,207,17" dtype_id="10">
                  <const fl="f207" loc="f,207,18,207,22" name="1&apos;h0" dtype_id="10"/>
                  <varref fl="f207" loc="f,207,5,207,11" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
                </assign>
                <assign fl="f208" loc="f,208,24,208,25" dtype_id="10">
                  <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
                  <varref fl="f208" loc="f,208,5,208,22" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="10"/>
                </assign>
                <assign fl="f209" loc="f,209,24,209,25" dtype_id="10">
                  <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
                  <varref fl="f209" loc="f,209,5,209,22" name="mips_cpu_harvard.LO_register_write_decode" dtype_id="10"/>
                </assign>
                <assign fl="f210" loc="f,210,20,210,21" dtype_id="20">
                  <const fl="f210" loc="f,210,22,210,31" name="6&apos;h0" dtype_id="20"/>
                  <varref fl="f210" loc="f,210,5,210,17" name="mips_cpu_harvard.ALU_function_decode" dtype_id="20"/>
                </assign>
                <assign fl="f211" loc="f,211,39,211,40" dtype_id="10">
                  <const fl="f211" loc="f,211,41,211,45" name="1&apos;h0" dtype_id="10"/>
                  <varref fl="f211" loc="f,211,5,211,37" name="mips_cpu_harvard.program_counter_multiplexer_jump_decode" dtype_id="10"/>
                </assign>
                <assign fl="f212" loc="f,212,22,212,23" dtype_id="10">
                  <const fl="f212" loc="f,212,24,212,28" name="1&apos;h0" dtype_id="10"/>
                  <varref fl="f212" loc="f,212,5,212,18" name="mips_cpu_harvard.j_instruction_decode" dtype_id="10"/>
                </assign>
                <assign fl="f213" loc="f,213,20,213,21" dtype_id="10">
                  <const fl="f213" loc="f,213,22,213,26" name="1&apos;h0" dtype_id="10"/>
                  <varref fl="f213" loc="f,213,5,213,16" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="10"/>
                </assign>
                <if fl="f27" loc="f,27,8,27,10">
                  <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
                    <const fl="f27" loc="f,27,8,27,10" name="32&apos;h2" dtype_id="2"/>
                    <ccast fl="f27" loc="f,27,8,27,10" dtype_id="20">
                      <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_harvard.control_unit.op" dtype_id="20"/>
                    </ccast>
                  </and>
                  <if fl="f27" loc="f,27,8,27,10">
                    <and fl="f27" loc="f,27,8,27,10" dtype_id="17">
                      <const fl="f27" loc="f,27,8,27,10" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="f27" loc="f,27,8,27,10" dtype_id="10">
                        <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_harvard.control_unit.op" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="f185" loc="f,185,22,185,23" dtype_id="10">
                      <const fl="f185" loc="f,185,24,185,25" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f185" loc="f,185,5,185,19" name="mips_cpu_harvard.register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f186" loc="f,186,25,186,26" dtype_id="10">
                      <const fl="f186" loc="f,186,27,186,28" name="1&apos;h1" dtype_id="10"/>
                      <varref fl="f186" loc="f,186,5,186,23" name="mips_cpu_harvard.memory_to_register_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f187" loc="f,187,20,187,21" dtype_id="10">
                      <const fl="f187" loc="f,187,22,187,23" name="1&apos;h1" dtype_id="10"/>
                      <varref fl="f187" loc="f,187,5,187,17" name="mips_cpu_harvard.memory_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f188" loc="f,188,18,188,19" dtype_id="16">
                      <const fl="f188" loc="f,188,20,188,21" name="2&apos;h1" dtype_id="16"/>
                      <varref fl="f188" loc="f,188,5,188,14" name="mips_cpu_harvard.ALU_src_B_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f189" loc="f,189,27,189,28" dtype_id="16">
                      <const fl="f189" loc="f,189,29,189,30" name="2&apos;h0" dtype_id="16"/>
                      <varref fl="f189" loc="f,189,5,189,25" name="mips_cpu_harvard.register_destination_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f190" loc="f,190,16,190,17" dtype_id="10">
                      <const fl="f190" loc="f,190,18,190,19" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f190" loc="f,190,5,190,11" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f191" loc="f,191,24,191,25" dtype_id="10">
                      <const fl="f191" loc="f,191,26,191,27" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f191" loc="f,191,5,191,22" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f192" loc="f,192,24,192,25" dtype_id="10">
                      <const fl="f191" loc="f,191,26,191,27" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f192" loc="f,192,5,192,22" name="mips_cpu_harvard.LO_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f193" loc="f,193,20,193,21" dtype_id="20">
                      <const fl="f193" loc="f,193,22,193,31" name="6&apos;h21" dtype_id="20"/>
                      <varref fl="f193" loc="f,193,5,193,17" name="mips_cpu_harvard.ALU_function_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f194" loc="f,194,38,194,39" dtype_id="10">
                      <const fl="f194" loc="f,194,40,194,41" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f194" loc="f,194,5,194,37" name="mips_cpu_harvard.program_counter_multiplexer_jump_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f195" loc="f,195,22,195,23" dtype_id="10">
                      <const fl="f195" loc="f,195,24,195,25" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f195" loc="f,195,5,195,18" name="mips_cpu_harvard.j_instruction_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f196" loc="f,196,20,196,21" dtype_id="10">
                      <const fl="f196" loc="f,196,22,196,23" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f196" loc="f,196,5,196,16" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f202" loc="f,202,22,202,23" dtype_id="10">
                      <const fl="f202" loc="f,202,24,202,28" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f202" loc="f,202,5,202,19" name="mips_cpu_harvard.register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f203" loc="f,203,25,203,26" dtype_id="10">
                      <const fl="f203" loc="f,203,27,203,31" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f203" loc="f,203,5,203,23" name="mips_cpu_harvard.memory_to_register_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f204" loc="f,204,20,204,21" dtype_id="10">
                      <const fl="f204" loc="f,204,22,204,26" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f204" loc="f,204,5,204,17" name="mips_cpu_harvard.memory_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f205" loc="f,205,18,205,19" dtype_id="16">
                      <const fl="f205" loc="f,205,20,205,25" name="2&apos;h0" dtype_id="16"/>
                      <varref fl="f205" loc="f,205,5,205,14" name="mips_cpu_harvard.ALU_src_B_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f206" loc="f,206,27,206,28" dtype_id="16">
                      <const fl="f206" loc="f,206,29,206,34" name="2&apos;h0" dtype_id="16"/>
                      <varref fl="f206" loc="f,206,5,206,25" name="mips_cpu_harvard.register_destination_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f207" loc="f,207,16,207,17" dtype_id="10">
                      <const fl="f207" loc="f,207,18,207,22" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f207" loc="f,207,5,207,11" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f208" loc="f,208,24,208,25" dtype_id="10">
                      <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f208" loc="f,208,5,208,22" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f209" loc="f,209,24,209,25" dtype_id="10">
                      <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f209" loc="f,209,5,209,22" name="mips_cpu_harvard.LO_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f210" loc="f,210,20,210,21" dtype_id="20">
                      <const fl="f210" loc="f,210,22,210,31" name="6&apos;h0" dtype_id="20"/>
                      <varref fl="f210" loc="f,210,5,210,17" name="mips_cpu_harvard.ALU_function_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f211" loc="f,211,39,211,40" dtype_id="10">
                      <const fl="f211" loc="f,211,41,211,45" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f211" loc="f,211,5,211,37" name="mips_cpu_harvard.program_counter_multiplexer_jump_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f212" loc="f,212,22,212,23" dtype_id="10">
                      <const fl="f212" loc="f,212,24,212,28" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f212" loc="f,212,5,212,18" name="mips_cpu_harvard.j_instruction_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f213" loc="f,213,20,213,21" dtype_id="10">
                      <const fl="f213" loc="f,213,22,213,26" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f213" loc="f,213,5,213,16" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="10"/>
                    </assign>
                  </if>
                  <assign fl="f202" loc="f,202,22,202,23" dtype_id="10">
                    <const fl="f202" loc="f,202,24,202,28" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f202" loc="f,202,5,202,19" name="mips_cpu_harvard.register_write_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f203" loc="f,203,25,203,26" dtype_id="10">
                    <const fl="f203" loc="f,203,27,203,31" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f203" loc="f,203,5,203,23" name="mips_cpu_harvard.memory_to_register_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f204" loc="f,204,20,204,21" dtype_id="10">
                    <const fl="f204" loc="f,204,22,204,26" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f204" loc="f,204,5,204,17" name="mips_cpu_harvard.memory_write_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f205" loc="f,205,18,205,19" dtype_id="16">
                    <const fl="f205" loc="f,205,20,205,25" name="2&apos;h0" dtype_id="16"/>
                    <varref fl="f205" loc="f,205,5,205,14" name="mips_cpu_harvard.ALU_src_B_decode" dtype_id="16"/>
                  </assign>
                  <assign fl="f206" loc="f,206,27,206,28" dtype_id="16">
                    <const fl="f206" loc="f,206,29,206,34" name="2&apos;h0" dtype_id="16"/>
                    <varref fl="f206" loc="f,206,5,206,25" name="mips_cpu_harvard.register_destination_decode" dtype_id="16"/>
                  </assign>
                  <assign fl="f207" loc="f,207,16,207,17" dtype_id="10">
                    <const fl="f207" loc="f,207,18,207,22" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f207" loc="f,207,5,207,11" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f208" loc="f,208,24,208,25" dtype_id="10">
                    <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f208" loc="f,208,5,208,22" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f209" loc="f,209,24,209,25" dtype_id="10">
                    <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f209" loc="f,209,5,209,22" name="mips_cpu_harvard.LO_register_write_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f210" loc="f,210,20,210,21" dtype_id="20">
                    <const fl="f210" loc="f,210,22,210,31" name="6&apos;h0" dtype_id="20"/>
                    <varref fl="f210" loc="f,210,5,210,17" name="mips_cpu_harvard.ALU_function_decode" dtype_id="20"/>
                  </assign>
                  <assign fl="f211" loc="f,211,39,211,40" dtype_id="10">
                    <const fl="f211" loc="f,211,41,211,45" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f211" loc="f,211,5,211,37" name="mips_cpu_harvard.program_counter_multiplexer_jump_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f212" loc="f,212,22,212,23" dtype_id="10">
                    <const fl="f212" loc="f,212,24,212,28" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f212" loc="f,212,5,212,18" name="mips_cpu_harvard.j_instruction_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f213" loc="f,213,20,213,21" dtype_id="10">
                    <const fl="f213" loc="f,213,22,213,26" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f213" loc="f,213,5,213,16" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="10"/>
                  </assign>
                </if>
              </if>
              <if fl="f27" loc="f,27,8,27,10">
                <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
                  <const fl="f27" loc="f,27,8,27,10" name="32&apos;h4" dtype_id="2"/>
                  <ccast fl="f27" loc="f,27,8,27,10" dtype_id="20">
                    <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_harvard.control_unit.op" dtype_id="20"/>
                  </ccast>
                </and>
                <assign fl="f202" loc="f,202,22,202,23" dtype_id="10">
                  <const fl="f202" loc="f,202,24,202,28" name="1&apos;h0" dtype_id="10"/>
                  <varref fl="f202" loc="f,202,5,202,19" name="mips_cpu_harvard.register_write_decode" dtype_id="10"/>
                </assign>
                <assign fl="f203" loc="f,203,25,203,26" dtype_id="10">
                  <const fl="f203" loc="f,203,27,203,31" name="1&apos;h0" dtype_id="10"/>
                  <varref fl="f203" loc="f,203,5,203,23" name="mips_cpu_harvard.memory_to_register_decode" dtype_id="10"/>
                </assign>
                <assign fl="f204" loc="f,204,20,204,21" dtype_id="10">
                  <const fl="f204" loc="f,204,22,204,26" name="1&apos;h0" dtype_id="10"/>
                  <varref fl="f204" loc="f,204,5,204,17" name="mips_cpu_harvard.memory_write_decode" dtype_id="10"/>
                </assign>
                <assign fl="f205" loc="f,205,18,205,19" dtype_id="16">
                  <const fl="f205" loc="f,205,20,205,25" name="2&apos;h0" dtype_id="16"/>
                  <varref fl="f205" loc="f,205,5,205,14" name="mips_cpu_harvard.ALU_src_B_decode" dtype_id="16"/>
                </assign>
                <assign fl="f206" loc="f,206,27,206,28" dtype_id="16">
                  <const fl="f206" loc="f,206,29,206,34" name="2&apos;h0" dtype_id="16"/>
                  <varref fl="f206" loc="f,206,5,206,25" name="mips_cpu_harvard.register_destination_decode" dtype_id="16"/>
                </assign>
                <assign fl="f207" loc="f,207,16,207,17" dtype_id="10">
                  <const fl="f207" loc="f,207,18,207,22" name="1&apos;h0" dtype_id="10"/>
                  <varref fl="f207" loc="f,207,5,207,11" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
                </assign>
                <assign fl="f208" loc="f,208,24,208,25" dtype_id="10">
                  <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
                  <varref fl="f208" loc="f,208,5,208,22" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="10"/>
                </assign>
                <assign fl="f209" loc="f,209,24,209,25" dtype_id="10">
                  <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
                  <varref fl="f209" loc="f,209,5,209,22" name="mips_cpu_harvard.LO_register_write_decode" dtype_id="10"/>
                </assign>
                <assign fl="f210" loc="f,210,20,210,21" dtype_id="20">
                  <const fl="f210" loc="f,210,22,210,31" name="6&apos;h0" dtype_id="20"/>
                  <varref fl="f210" loc="f,210,5,210,17" name="mips_cpu_harvard.ALU_function_decode" dtype_id="20"/>
                </assign>
                <assign fl="f211" loc="f,211,39,211,40" dtype_id="10">
                  <const fl="f211" loc="f,211,41,211,45" name="1&apos;h0" dtype_id="10"/>
                  <varref fl="f211" loc="f,211,5,211,37" name="mips_cpu_harvard.program_counter_multiplexer_jump_decode" dtype_id="10"/>
                </assign>
                <assign fl="f212" loc="f,212,22,212,23" dtype_id="10">
                  <const fl="f212" loc="f,212,24,212,28" name="1&apos;h0" dtype_id="10"/>
                  <varref fl="f212" loc="f,212,5,212,18" name="mips_cpu_harvard.j_instruction_decode" dtype_id="10"/>
                </assign>
                <assign fl="f213" loc="f,213,20,213,21" dtype_id="10">
                  <const fl="f213" loc="f,213,22,213,26" name="1&apos;h0" dtype_id="10"/>
                  <varref fl="f213" loc="f,213,5,213,16" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="10"/>
                </assign>
                <if fl="f27" loc="f,27,8,27,10">
                  <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
                    <const fl="f27" loc="f,27,8,27,10" name="32&apos;h2" dtype_id="2"/>
                    <ccast fl="f27" loc="f,27,8,27,10" dtype_id="20">
                      <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_harvard.control_unit.op" dtype_id="20"/>
                    </ccast>
                  </and>
                  <if fl="f27" loc="f,27,8,27,10">
                    <and fl="f27" loc="f,27,8,27,10" dtype_id="17">
                      <const fl="f27" loc="f,27,8,27,10" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="f27" loc="f,27,8,27,10" dtype_id="10">
                        <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_harvard.control_unit.op" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="f167" loc="f,167,22,167,23" dtype_id="10">
                      <const fl="f167" loc="f,167,24,167,25" name="1&apos;h1" dtype_id="10"/>
                      <varref fl="f167" loc="f,167,5,167,19" name="mips_cpu_harvard.register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f168" loc="f,168,25,168,26" dtype_id="10">
                      <const fl="f168" loc="f,168,27,168,28" name="1&apos;h1" dtype_id="10"/>
                      <varref fl="f168" loc="f,168,5,168,23" name="mips_cpu_harvard.memory_to_register_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f169" loc="f,169,20,169,21" dtype_id="10">
                      <const fl="f169" loc="f,169,22,169,23" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f169" loc="f,169,5,169,17" name="mips_cpu_harvard.memory_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f170" loc="f,170,18,170,19" dtype_id="16">
                      <const fl="f170" loc="f,170,20,170,21" name="2&apos;h1" dtype_id="16"/>
                      <varref fl="f170" loc="f,170,5,170,14" name="mips_cpu_harvard.ALU_src_B_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f171" loc="f,171,27,171,28" dtype_id="16">
                      <const fl="f171" loc="f,171,29,171,30" name="2&apos;h0" dtype_id="16"/>
                      <varref fl="f171" loc="f,171,5,171,25" name="mips_cpu_harvard.register_destination_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f172" loc="f,172,16,172,17" dtype_id="10">
                      <const fl="f172" loc="f,172,18,172,19" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f172" loc="f,172,5,172,11" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f173" loc="f,173,24,173,25" dtype_id="10">
                      <const fl="f173" loc="f,173,26,173,27" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f173" loc="f,173,5,173,22" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f174" loc="f,174,24,174,25" dtype_id="10">
                      <const fl="f173" loc="f,173,26,173,27" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f174" loc="f,174,5,174,22" name="mips_cpu_harvard.LO_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f175" loc="f,175,20,175,21" dtype_id="20">
                      <const fl="f175" loc="f,175,22,175,31" name="6&apos;h21" dtype_id="20"/>
                      <varref fl="f175" loc="f,175,5,175,17" name="mips_cpu_harvard.ALU_function_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f176" loc="f,176,38,176,39" dtype_id="10">
                      <const fl="f176" loc="f,176,40,176,41" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f176" loc="f,176,5,176,37" name="mips_cpu_harvard.program_counter_multiplexer_jump_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f202" loc="f,202,22,202,23" dtype_id="10">
                      <const fl="f202" loc="f,202,24,202,28" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f202" loc="f,202,5,202,19" name="mips_cpu_harvard.register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f203" loc="f,203,25,203,26" dtype_id="10">
                      <const fl="f203" loc="f,203,27,203,31" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f203" loc="f,203,5,203,23" name="mips_cpu_harvard.memory_to_register_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f204" loc="f,204,20,204,21" dtype_id="10">
                      <const fl="f204" loc="f,204,22,204,26" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f204" loc="f,204,5,204,17" name="mips_cpu_harvard.memory_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f205" loc="f,205,18,205,19" dtype_id="16">
                      <const fl="f205" loc="f,205,20,205,25" name="2&apos;h0" dtype_id="16"/>
                      <varref fl="f205" loc="f,205,5,205,14" name="mips_cpu_harvard.ALU_src_B_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f206" loc="f,206,27,206,28" dtype_id="16">
                      <const fl="f206" loc="f,206,29,206,34" name="2&apos;h0" dtype_id="16"/>
                      <varref fl="f206" loc="f,206,5,206,25" name="mips_cpu_harvard.register_destination_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f207" loc="f,207,16,207,17" dtype_id="10">
                      <const fl="f207" loc="f,207,18,207,22" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f207" loc="f,207,5,207,11" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f208" loc="f,208,24,208,25" dtype_id="10">
                      <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f208" loc="f,208,5,208,22" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f209" loc="f,209,24,209,25" dtype_id="10">
                      <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f209" loc="f,209,5,209,22" name="mips_cpu_harvard.LO_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f210" loc="f,210,20,210,21" dtype_id="20">
                      <const fl="f210" loc="f,210,22,210,31" name="6&apos;h0" dtype_id="20"/>
                      <varref fl="f210" loc="f,210,5,210,17" name="mips_cpu_harvard.ALU_function_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f211" loc="f,211,39,211,40" dtype_id="10">
                      <const fl="f211" loc="f,211,41,211,45" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f211" loc="f,211,5,211,37" name="mips_cpu_harvard.program_counter_multiplexer_jump_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f212" loc="f,212,22,212,23" dtype_id="10">
                      <const fl="f212" loc="f,212,24,212,28" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f212" loc="f,212,5,212,18" name="mips_cpu_harvard.j_instruction_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f213" loc="f,213,20,213,21" dtype_id="10">
                      <const fl="f213" loc="f,213,22,213,26" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f213" loc="f,213,5,213,16" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="10"/>
                    </assign>
                  </if>
                  <assign fl="f202" loc="f,202,22,202,23" dtype_id="10">
                    <const fl="f202" loc="f,202,24,202,28" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f202" loc="f,202,5,202,19" name="mips_cpu_harvard.register_write_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f203" loc="f,203,25,203,26" dtype_id="10">
                    <const fl="f203" loc="f,203,27,203,31" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f203" loc="f,203,5,203,23" name="mips_cpu_harvard.memory_to_register_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f204" loc="f,204,20,204,21" dtype_id="10">
                    <const fl="f204" loc="f,204,22,204,26" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f204" loc="f,204,5,204,17" name="mips_cpu_harvard.memory_write_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f205" loc="f,205,18,205,19" dtype_id="16">
                    <const fl="f205" loc="f,205,20,205,25" name="2&apos;h0" dtype_id="16"/>
                    <varref fl="f205" loc="f,205,5,205,14" name="mips_cpu_harvard.ALU_src_B_decode" dtype_id="16"/>
                  </assign>
                  <assign fl="f206" loc="f,206,27,206,28" dtype_id="16">
                    <const fl="f206" loc="f,206,29,206,34" name="2&apos;h0" dtype_id="16"/>
                    <varref fl="f206" loc="f,206,5,206,25" name="mips_cpu_harvard.register_destination_decode" dtype_id="16"/>
                  </assign>
                  <assign fl="f207" loc="f,207,16,207,17" dtype_id="10">
                    <const fl="f207" loc="f,207,18,207,22" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f207" loc="f,207,5,207,11" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f208" loc="f,208,24,208,25" dtype_id="10">
                    <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f208" loc="f,208,5,208,22" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f209" loc="f,209,24,209,25" dtype_id="10">
                    <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f209" loc="f,209,5,209,22" name="mips_cpu_harvard.LO_register_write_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f210" loc="f,210,20,210,21" dtype_id="20">
                    <const fl="f210" loc="f,210,22,210,31" name="6&apos;h0" dtype_id="20"/>
                    <varref fl="f210" loc="f,210,5,210,17" name="mips_cpu_harvard.ALU_function_decode" dtype_id="20"/>
                  </assign>
                  <assign fl="f211" loc="f,211,39,211,40" dtype_id="10">
                    <const fl="f211" loc="f,211,41,211,45" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f211" loc="f,211,5,211,37" name="mips_cpu_harvard.program_counter_multiplexer_jump_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f212" loc="f,212,22,212,23" dtype_id="10">
                    <const fl="f212" loc="f,212,24,212,28" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f212" loc="f,212,5,212,18" name="mips_cpu_harvard.j_instruction_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f213" loc="f,213,20,213,21" dtype_id="10">
                    <const fl="f213" loc="f,213,22,213,26" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f213" loc="f,213,5,213,16" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="10"/>
                  </assign>
                </if>
              </if>
            </if>
          </if>
          <if fl="f27" loc="f,27,8,27,10">
            <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
              <const fl="f27" loc="f,27,8,27,10" name="32&apos;h10" dtype_id="2"/>
              <ccast fl="f27" loc="f,27,8,27,10" dtype_id="20">
                <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_harvard.control_unit.op" dtype_id="20"/>
              </ccast>
            </and>
            <assign fl="f202" loc="f,202,22,202,23" dtype_id="10">
              <const fl="f202" loc="f,202,24,202,28" name="1&apos;h0" dtype_id="10"/>
              <varref fl="f202" loc="f,202,5,202,19" name="mips_cpu_harvard.register_write_decode" dtype_id="10"/>
            </assign>
            <assign fl="f203" loc="f,203,25,203,26" dtype_id="10">
              <const fl="f203" loc="f,203,27,203,31" name="1&apos;h0" dtype_id="10"/>
              <varref fl="f203" loc="f,203,5,203,23" name="mips_cpu_harvard.memory_to_register_decode" dtype_id="10"/>
            </assign>
            <assign fl="f204" loc="f,204,20,204,21" dtype_id="10">
              <const fl="f204" loc="f,204,22,204,26" name="1&apos;h0" dtype_id="10"/>
              <varref fl="f204" loc="f,204,5,204,17" name="mips_cpu_harvard.memory_write_decode" dtype_id="10"/>
            </assign>
            <assign fl="f205" loc="f,205,18,205,19" dtype_id="16">
              <const fl="f205" loc="f,205,20,205,25" name="2&apos;h0" dtype_id="16"/>
              <varref fl="f205" loc="f,205,5,205,14" name="mips_cpu_harvard.ALU_src_B_decode" dtype_id="16"/>
            </assign>
            <assign fl="f206" loc="f,206,27,206,28" dtype_id="16">
              <const fl="f206" loc="f,206,29,206,34" name="2&apos;h0" dtype_id="16"/>
              <varref fl="f206" loc="f,206,5,206,25" name="mips_cpu_harvard.register_destination_decode" dtype_id="16"/>
            </assign>
            <assign fl="f207" loc="f,207,16,207,17" dtype_id="10">
              <const fl="f207" loc="f,207,18,207,22" name="1&apos;h0" dtype_id="10"/>
              <varref fl="f207" loc="f,207,5,207,11" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
            </assign>
            <assign fl="f208" loc="f,208,24,208,25" dtype_id="10">
              <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
              <varref fl="f208" loc="f,208,5,208,22" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="10"/>
            </assign>
            <assign fl="f209" loc="f,209,24,209,25" dtype_id="10">
              <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
              <varref fl="f209" loc="f,209,5,209,22" name="mips_cpu_harvard.LO_register_write_decode" dtype_id="10"/>
            </assign>
            <assign fl="f210" loc="f,210,20,210,21" dtype_id="20">
              <const fl="f210" loc="f,210,22,210,31" name="6&apos;h0" dtype_id="20"/>
              <varref fl="f210" loc="f,210,5,210,17" name="mips_cpu_harvard.ALU_function_decode" dtype_id="20"/>
            </assign>
            <assign fl="f211" loc="f,211,39,211,40" dtype_id="10">
              <const fl="f211" loc="f,211,41,211,45" name="1&apos;h0" dtype_id="10"/>
              <varref fl="f211" loc="f,211,5,211,37" name="mips_cpu_harvard.program_counter_multiplexer_jump_decode" dtype_id="10"/>
            </assign>
            <assign fl="f212" loc="f,212,22,212,23" dtype_id="10">
              <const fl="f212" loc="f,212,24,212,28" name="1&apos;h0" dtype_id="10"/>
              <varref fl="f212" loc="f,212,5,212,18" name="mips_cpu_harvard.j_instruction_decode" dtype_id="10"/>
            </assign>
            <assign fl="f213" loc="f,213,20,213,21" dtype_id="10">
              <const fl="f213" loc="f,213,22,213,26" name="1&apos;h0" dtype_id="10"/>
              <varref fl="f213" loc="f,213,5,213,16" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="10"/>
            </assign>
            <if fl="f27" loc="f,27,8,27,10">
              <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
                <const fl="f27" loc="f,27,8,27,10" name="32&apos;h8" dtype_id="2"/>
                <ccast fl="f27" loc="f,27,8,27,10" dtype_id="20">
                  <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_harvard.control_unit.op" dtype_id="20"/>
                </ccast>
              </and>
              <if fl="f27" loc="f,27,8,27,10">
                <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
                  <const fl="f27" loc="f,27,8,27,10" name="32&apos;h4" dtype_id="2"/>
                  <ccast fl="f27" loc="f,27,8,27,10" dtype_id="20">
                    <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_harvard.control_unit.op" dtype_id="20"/>
                  </ccast>
                </and>
                <if fl="f27" loc="f,27,8,27,10">
                  <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
                    <const fl="f27" loc="f,27,8,27,10" name="32&apos;h2" dtype_id="2"/>
                    <ccast fl="f27" loc="f,27,8,27,10" dtype_id="20">
                      <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_harvard.control_unit.op" dtype_id="20"/>
                    </ccast>
                  </and>
                  <if fl="f27" loc="f,27,8,27,10">
                    <and fl="f27" loc="f,27,8,27,10" dtype_id="17">
                      <const fl="f27" loc="f,27,8,27,10" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="f27" loc="f,27,8,27,10" dtype_id="10">
                        <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_harvard.control_unit.op" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="f148" loc="f,148,22,148,23" dtype_id="10">
                      <const fl="f148" loc="f,148,24,148,25" name="1&apos;h1" dtype_id="10"/>
                      <varref fl="f148" loc="f,148,5,148,19" name="mips_cpu_harvard.register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f149" loc="f,149,25,149,26" dtype_id="10">
                      <const fl="f149" loc="f,149,27,149,28" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f149" loc="f,149,5,149,23" name="mips_cpu_harvard.memory_to_register_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f150" loc="f,150,20,150,21" dtype_id="10">
                      <const fl="f150" loc="f,150,22,150,23" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f150" loc="f,150,5,150,17" name="mips_cpu_harvard.memory_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f151" loc="f,151,18,151,19" dtype_id="16">
                      <const fl="f151" loc="f,151,20,151,21" name="2&apos;h1" dtype_id="16"/>
                      <varref fl="f151" loc="f,151,5,151,14" name="mips_cpu_harvard.ALU_src_B_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f152" loc="f,152,27,152,28" dtype_id="16">
                      <const fl="f152" loc="f,152,29,152,30" name="2&apos;h0" dtype_id="16"/>
                      <varref fl="f152" loc="f,152,5,152,25" name="mips_cpu_harvard.register_destination_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f153" loc="f,153,16,153,17" dtype_id="10">
                      <const fl="f153" loc="f,153,18,153,19" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f153" loc="f,153,5,153,11" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f154" loc="f,154,24,154,25" dtype_id="10">
                      <const fl="f154" loc="f,154,26,154,27" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f154" loc="f,154,5,154,22" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f155" loc="f,155,24,155,25" dtype_id="10">
                      <const fl="f154" loc="f,154,26,154,27" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f155" loc="f,155,5,155,22" name="mips_cpu_harvard.LO_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f156" loc="f,156,20,156,21" dtype_id="20">
                      <const fl="f156" loc="f,156,22,156,31" name="6&apos;h3f" dtype_id="20"/>
                      <varref fl="f156" loc="f,156,5,156,17" name="mips_cpu_harvard.ALU_function_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f157" loc="f,157,38,157,39" dtype_id="10">
                      <const fl="f157" loc="f,157,40,157,41" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f157" loc="f,157,5,157,37" name="mips_cpu_harvard.program_counter_multiplexer_jump_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f158" loc="f,158,22,158,23" dtype_id="10">
                      <const fl="f158" loc="f,158,24,158,25" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f158" loc="f,158,5,158,18" name="mips_cpu_harvard.j_instruction_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f159" loc="f,159,20,159,21" dtype_id="10">
                      <const fl="f159" loc="f,159,22,159,23" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f159" loc="f,159,5,159,16" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f202" loc="f,202,22,202,23" dtype_id="10">
                      <const fl="f202" loc="f,202,24,202,28" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f202" loc="f,202,5,202,19" name="mips_cpu_harvard.register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f203" loc="f,203,25,203,26" dtype_id="10">
                      <const fl="f203" loc="f,203,27,203,31" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f203" loc="f,203,5,203,23" name="mips_cpu_harvard.memory_to_register_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f204" loc="f,204,20,204,21" dtype_id="10">
                      <const fl="f204" loc="f,204,22,204,26" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f204" loc="f,204,5,204,17" name="mips_cpu_harvard.memory_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f205" loc="f,205,18,205,19" dtype_id="16">
                      <const fl="f205" loc="f,205,20,205,25" name="2&apos;h0" dtype_id="16"/>
                      <varref fl="f205" loc="f,205,5,205,14" name="mips_cpu_harvard.ALU_src_B_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f206" loc="f,206,27,206,28" dtype_id="16">
                      <const fl="f206" loc="f,206,29,206,34" name="2&apos;h0" dtype_id="16"/>
                      <varref fl="f206" loc="f,206,5,206,25" name="mips_cpu_harvard.register_destination_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f207" loc="f,207,16,207,17" dtype_id="10">
                      <const fl="f207" loc="f,207,18,207,22" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f207" loc="f,207,5,207,11" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f208" loc="f,208,24,208,25" dtype_id="10">
                      <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f208" loc="f,208,5,208,22" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f209" loc="f,209,24,209,25" dtype_id="10">
                      <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f209" loc="f,209,5,209,22" name="mips_cpu_harvard.LO_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f210" loc="f,210,20,210,21" dtype_id="20">
                      <const fl="f210" loc="f,210,22,210,31" name="6&apos;h0" dtype_id="20"/>
                      <varref fl="f210" loc="f,210,5,210,17" name="mips_cpu_harvard.ALU_function_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f211" loc="f,211,39,211,40" dtype_id="10">
                      <const fl="f211" loc="f,211,41,211,45" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f211" loc="f,211,5,211,37" name="mips_cpu_harvard.program_counter_multiplexer_jump_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f212" loc="f,212,22,212,23" dtype_id="10">
                      <const fl="f212" loc="f,212,24,212,28" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f212" loc="f,212,5,212,18" name="mips_cpu_harvard.j_instruction_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f213" loc="f,213,20,213,21" dtype_id="10">
                      <const fl="f213" loc="f,213,22,213,26" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f213" loc="f,213,5,213,16" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="10"/>
                    </assign>
                  </if>
                  <assign fl="f202" loc="f,202,22,202,23" dtype_id="10">
                    <const fl="f202" loc="f,202,24,202,28" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f202" loc="f,202,5,202,19" name="mips_cpu_harvard.register_write_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f203" loc="f,203,25,203,26" dtype_id="10">
                    <const fl="f203" loc="f,203,27,203,31" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f203" loc="f,203,5,203,23" name="mips_cpu_harvard.memory_to_register_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f204" loc="f,204,20,204,21" dtype_id="10">
                    <const fl="f204" loc="f,204,22,204,26" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f204" loc="f,204,5,204,17" name="mips_cpu_harvard.memory_write_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f205" loc="f,205,18,205,19" dtype_id="16">
                    <const fl="f205" loc="f,205,20,205,25" name="2&apos;h0" dtype_id="16"/>
                    <varref fl="f205" loc="f,205,5,205,14" name="mips_cpu_harvard.ALU_src_B_decode" dtype_id="16"/>
                  </assign>
                  <assign fl="f206" loc="f,206,27,206,28" dtype_id="16">
                    <const fl="f206" loc="f,206,29,206,34" name="2&apos;h0" dtype_id="16"/>
                    <varref fl="f206" loc="f,206,5,206,25" name="mips_cpu_harvard.register_destination_decode" dtype_id="16"/>
                  </assign>
                  <assign fl="f207" loc="f,207,16,207,17" dtype_id="10">
                    <const fl="f207" loc="f,207,18,207,22" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f207" loc="f,207,5,207,11" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f208" loc="f,208,24,208,25" dtype_id="10">
                    <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f208" loc="f,208,5,208,22" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f209" loc="f,209,24,209,25" dtype_id="10">
                    <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f209" loc="f,209,5,209,22" name="mips_cpu_harvard.LO_register_write_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f210" loc="f,210,20,210,21" dtype_id="20">
                    <const fl="f210" loc="f,210,22,210,31" name="6&apos;h0" dtype_id="20"/>
                    <varref fl="f210" loc="f,210,5,210,17" name="mips_cpu_harvard.ALU_function_decode" dtype_id="20"/>
                  </assign>
                  <assign fl="f211" loc="f,211,39,211,40" dtype_id="10">
                    <const fl="f211" loc="f,211,41,211,45" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f211" loc="f,211,5,211,37" name="mips_cpu_harvard.program_counter_multiplexer_jump_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f212" loc="f,212,22,212,23" dtype_id="10">
                    <const fl="f212" loc="f,212,24,212,28" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f212" loc="f,212,5,212,18" name="mips_cpu_harvard.j_instruction_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f213" loc="f,213,20,213,21" dtype_id="10">
                    <const fl="f213" loc="f,213,22,213,26" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f213" loc="f,213,5,213,16" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="10"/>
                  </assign>
                </if>
                <if fl="f27" loc="f,27,8,27,10">
                  <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
                    <const fl="f27" loc="f,27,8,27,10" name="32&apos;h2" dtype_id="2"/>
                    <ccast fl="f27" loc="f,27,8,27,10" dtype_id="20">
                      <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_harvard.control_unit.op" dtype_id="20"/>
                    </ccast>
                  </and>
                  <assign fl="f202" loc="f,202,22,202,23" dtype_id="10">
                    <const fl="f202" loc="f,202,24,202,28" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f202" loc="f,202,5,202,19" name="mips_cpu_harvard.register_write_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f203" loc="f,203,25,203,26" dtype_id="10">
                    <const fl="f203" loc="f,203,27,203,31" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f203" loc="f,203,5,203,23" name="mips_cpu_harvard.memory_to_register_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f204" loc="f,204,20,204,21" dtype_id="10">
                    <const fl="f204" loc="f,204,22,204,26" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f204" loc="f,204,5,204,17" name="mips_cpu_harvard.memory_write_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f205" loc="f,205,18,205,19" dtype_id="16">
                    <const fl="f205" loc="f,205,20,205,25" name="2&apos;h0" dtype_id="16"/>
                    <varref fl="f205" loc="f,205,5,205,14" name="mips_cpu_harvard.ALU_src_B_decode" dtype_id="16"/>
                  </assign>
                  <assign fl="f206" loc="f,206,27,206,28" dtype_id="16">
                    <const fl="f206" loc="f,206,29,206,34" name="2&apos;h0" dtype_id="16"/>
                    <varref fl="f206" loc="f,206,5,206,25" name="mips_cpu_harvard.register_destination_decode" dtype_id="16"/>
                  </assign>
                  <assign fl="f207" loc="f,207,16,207,17" dtype_id="10">
                    <const fl="f207" loc="f,207,18,207,22" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f207" loc="f,207,5,207,11" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f208" loc="f,208,24,208,25" dtype_id="10">
                    <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f208" loc="f,208,5,208,22" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f209" loc="f,209,24,209,25" dtype_id="10">
                    <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f209" loc="f,209,5,209,22" name="mips_cpu_harvard.LO_register_write_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f210" loc="f,210,20,210,21" dtype_id="20">
                    <const fl="f210" loc="f,210,22,210,31" name="6&apos;h0" dtype_id="20"/>
                    <varref fl="f210" loc="f,210,5,210,17" name="mips_cpu_harvard.ALU_function_decode" dtype_id="20"/>
                  </assign>
                  <assign fl="f211" loc="f,211,39,211,40" dtype_id="10">
                    <const fl="f211" loc="f,211,41,211,45" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f211" loc="f,211,5,211,37" name="mips_cpu_harvard.program_counter_multiplexer_jump_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f212" loc="f,212,22,212,23" dtype_id="10">
                    <const fl="f212" loc="f,212,24,212,28" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f212" loc="f,212,5,212,18" name="mips_cpu_harvard.j_instruction_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f213" loc="f,213,20,213,21" dtype_id="10">
                    <const fl="f213" loc="f,213,22,213,26" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f213" loc="f,213,5,213,16" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="10"/>
                  </assign>
                  <if fl="f27" loc="f,27,8,27,10">
                    <and fl="f27" loc="f,27,8,27,10" dtype_id="17">
                      <const fl="f27" loc="f,27,8,27,10" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="f27" loc="f,27,8,27,10" dtype_id="10">
                        <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_harvard.control_unit.op" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="f127" loc="f,127,22,127,23" dtype_id="10">
                      <const fl="f127" loc="f,127,24,127,25" name="1&apos;h1" dtype_id="10"/>
                      <varref fl="f127" loc="f,127,5,127,19" name="mips_cpu_harvard.register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f128" loc="f,128,25,128,26" dtype_id="10">
                      <const fl="f128" loc="f,128,27,128,28" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f128" loc="f,128,5,128,23" name="mips_cpu_harvard.memory_to_register_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f129" loc="f,129,20,129,21" dtype_id="10">
                      <const fl="f129" loc="f,129,22,129,23" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f129" loc="f,129,5,129,17" name="mips_cpu_harvard.memory_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f130" loc="f,130,18,130,19" dtype_id="16">
                      <const fl="f130" loc="f,130,20,130,21" name="2&apos;h1" dtype_id="16"/>
                      <varref fl="f130" loc="f,130,5,130,14" name="mips_cpu_harvard.ALU_src_B_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f131" loc="f,131,27,131,28" dtype_id="16">
                      <const fl="f131" loc="f,131,29,131,30" name="2&apos;h0" dtype_id="16"/>
                      <varref fl="f131" loc="f,131,5,131,25" name="mips_cpu_harvard.register_destination_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f132" loc="f,132,16,132,17" dtype_id="10">
                      <const fl="f132" loc="f,132,18,132,19" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f132" loc="f,132,5,132,11" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f133" loc="f,133,24,133,25" dtype_id="10">
                      <const fl="f133" loc="f,133,26,133,27" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f133" loc="f,133,5,133,22" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f134" loc="f,134,24,134,25" dtype_id="10">
                      <const fl="f133" loc="f,133,26,133,27" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f134" loc="f,134,5,134,22" name="mips_cpu_harvard.LO_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f135" loc="f,135,20,135,21" dtype_id="20">
                      <const fl="f135" loc="f,135,22,135,31" name="6&apos;h21" dtype_id="20"/>
                      <varref fl="f135" loc="f,135,5,135,17" name="mips_cpu_harvard.ALU_function_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f136" loc="f,136,38,136,39" dtype_id="10">
                      <const fl="f136" loc="f,136,40,136,41" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f136" loc="f,136,5,136,37" name="mips_cpu_harvard.program_counter_multiplexer_jump_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f137" loc="f,137,22,137,23" dtype_id="10">
                      <const fl="f137" loc="f,137,24,137,25" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f137" loc="f,137,5,137,18" name="mips_cpu_harvard.j_instruction_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f138" loc="f,138,20,138,21" dtype_id="10">
                      <const fl="f138" loc="f,138,22,138,23" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f138" loc="f,138,5,138,16" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f202" loc="f,202,22,202,23" dtype_id="10">
                      <const fl="f202" loc="f,202,24,202,28" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f202" loc="f,202,5,202,19" name="mips_cpu_harvard.register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f203" loc="f,203,25,203,26" dtype_id="10">
                      <const fl="f203" loc="f,203,27,203,31" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f203" loc="f,203,5,203,23" name="mips_cpu_harvard.memory_to_register_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f204" loc="f,204,20,204,21" dtype_id="10">
                      <const fl="f204" loc="f,204,22,204,26" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f204" loc="f,204,5,204,17" name="mips_cpu_harvard.memory_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f205" loc="f,205,18,205,19" dtype_id="16">
                      <const fl="f205" loc="f,205,20,205,25" name="2&apos;h0" dtype_id="16"/>
                      <varref fl="f205" loc="f,205,5,205,14" name="mips_cpu_harvard.ALU_src_B_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f206" loc="f,206,27,206,28" dtype_id="16">
                      <const fl="f206" loc="f,206,29,206,34" name="2&apos;h0" dtype_id="16"/>
                      <varref fl="f206" loc="f,206,5,206,25" name="mips_cpu_harvard.register_destination_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f207" loc="f,207,16,207,17" dtype_id="10">
                      <const fl="f207" loc="f,207,18,207,22" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f207" loc="f,207,5,207,11" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f208" loc="f,208,24,208,25" dtype_id="10">
                      <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f208" loc="f,208,5,208,22" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f209" loc="f,209,24,209,25" dtype_id="10">
                      <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f209" loc="f,209,5,209,22" name="mips_cpu_harvard.LO_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f210" loc="f,210,20,210,21" dtype_id="20">
                      <const fl="f210" loc="f,210,22,210,31" name="6&apos;h0" dtype_id="20"/>
                      <varref fl="f210" loc="f,210,5,210,17" name="mips_cpu_harvard.ALU_function_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f211" loc="f,211,39,211,40" dtype_id="10">
                      <const fl="f211" loc="f,211,41,211,45" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f211" loc="f,211,5,211,37" name="mips_cpu_harvard.program_counter_multiplexer_jump_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f212" loc="f,212,22,212,23" dtype_id="10">
                      <const fl="f212" loc="f,212,24,212,28" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f212" loc="f,212,5,212,18" name="mips_cpu_harvard.j_instruction_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f213" loc="f,213,20,213,21" dtype_id="10">
                      <const fl="f213" loc="f,213,22,213,26" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f213" loc="f,213,5,213,16" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="10"/>
                    </assign>
                  </if>
                </if>
              </if>
              <if fl="f27" loc="f,27,8,27,10">
                <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
                  <const fl="f27" loc="f,27,8,27,10" name="32&apos;h4" dtype_id="2"/>
                  <ccast fl="f27" loc="f,27,8,27,10" dtype_id="20">
                    <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_harvard.control_unit.op" dtype_id="20"/>
                  </ccast>
                </and>
                <if fl="f27" loc="f,27,8,27,10">
                  <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
                    <const fl="f27" loc="f,27,8,27,10" name="32&apos;h2" dtype_id="2"/>
                    <ccast fl="f27" loc="f,27,8,27,10" dtype_id="20">
                      <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_harvard.control_unit.op" dtype_id="20"/>
                    </ccast>
                  </and>
                  <if fl="f27" loc="f,27,8,27,10">
                    <and fl="f27" loc="f,27,8,27,10" dtype_id="17">
                      <const fl="f27" loc="f,27,8,27,10" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="f27" loc="f,27,8,27,10" dtype_id="10">
                        <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_harvard.control_unit.op" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="f110" loc="f,110,22,110,23" dtype_id="10">
                      <const fl="f110" loc="f,110,24,110,25" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f110" loc="f,110,5,110,19" name="mips_cpu_harvard.register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f111" loc="f,111,25,111,26" dtype_id="10">
                      <const fl="f111" loc="f,111,27,111,28" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f111" loc="f,111,5,111,23" name="mips_cpu_harvard.memory_to_register_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f112" loc="f,112,20,112,21" dtype_id="10">
                      <const fl="f112" loc="f,112,22,112,23" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f112" loc="f,112,5,112,17" name="mips_cpu_harvard.memory_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f113" loc="f,113,18,113,19" dtype_id="16">
                      <const fl="f113" loc="f,113,20,113,21" name="2&apos;h0" dtype_id="16"/>
                      <varref fl="f113" loc="f,113,5,113,14" name="mips_cpu_harvard.ALU_src_B_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f114" loc="f,114,27,114,28" dtype_id="16">
                      <const fl="f114" loc="f,114,29,114,30" name="2&apos;h0" dtype_id="16"/>
                      <varref fl="f114" loc="f,114,5,114,25" name="mips_cpu_harvard.register_destination_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f115" loc="f,115,16,115,17" dtype_id="10">
                      <const fl="f115" loc="f,115,18,115,19" name="1&apos;h1" dtype_id="10"/>
                      <varref fl="f115" loc="f,115,5,115,11" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f116" loc="f,116,24,116,25" dtype_id="10">
                      <const fl="f116" loc="f,116,26,116,27" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f116" loc="f,116,5,116,22" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f117" loc="f,117,24,117,25" dtype_id="10">
                      <const fl="f116" loc="f,116,26,116,27" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f117" loc="f,117,5,117,22" name="mips_cpu_harvard.LO_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f118" loc="f,118,20,118,21" dtype_id="20">
                      <const fl="f118" loc="f,118,22,118,31" name="6&apos;h3f" dtype_id="20"/>
                      <varref fl="f118" loc="f,118,5,118,17" name="mips_cpu_harvard.ALU_function_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f119" loc="f,119,38,119,39" dtype_id="10">
                      <const fl="f119" loc="f,119,40,119,41" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f119" loc="f,119,5,119,37" name="mips_cpu_harvard.program_counter_multiplexer_jump_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f120" loc="f,120,22,120,23" dtype_id="10">
                      <const fl="f120" loc="f,120,24,120,25" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f120" loc="f,120,5,120,18" name="mips_cpu_harvard.j_instruction_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f121" loc="f,121,20,121,21" dtype_id="10">
                      <const fl="f121" loc="f,121,22,121,23" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f121" loc="f,121,5,121,16" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f96" loc="f,96,22,96,23" dtype_id="10">
                      <const fl="f96" loc="f,96,24,96,25" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f96" loc="f,96,5,96,19" name="mips_cpu_harvard.register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f97" loc="f,97,25,97,26" dtype_id="10">
                      <const fl="f97" loc="f,97,27,97,28" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f97" loc="f,97,5,97,23" name="mips_cpu_harvard.memory_to_register_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f98" loc="f,98,20,98,21" dtype_id="10">
                      <const fl="f98" loc="f,98,22,98,23" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f98" loc="f,98,5,98,17" name="mips_cpu_harvard.memory_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f99" loc="f,99,18,99,19" dtype_id="16">
                      <const fl="f99" loc="f,99,20,99,21" name="2&apos;h0" dtype_id="16"/>
                      <varref fl="f99" loc="f,99,5,99,14" name="mips_cpu_harvard.ALU_src_B_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f100" loc="f,100,27,100,28" dtype_id="16">
                      <const fl="f100" loc="f,100,29,100,30" name="2&apos;h0" dtype_id="16"/>
                      <varref fl="f100" loc="f,100,5,100,25" name="mips_cpu_harvard.register_destination_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f101" loc="f,101,16,101,17" dtype_id="10">
                      <const fl="f101" loc="f,101,18,101,19" name="1&apos;h1" dtype_id="10"/>
                      <varref fl="f101" loc="f,101,5,101,11" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f102" loc="f,102,24,102,25" dtype_id="10">
                      <const fl="f102" loc="f,102,26,102,27" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f102" loc="f,102,5,102,22" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f103" loc="f,103,24,103,25" dtype_id="10">
                      <const fl="f102" loc="f,102,26,102,27" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f103" loc="f,103,5,103,22" name="mips_cpu_harvard.LO_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f104" loc="f,104,20,104,21" dtype_id="20">
                      <const fl="f104" loc="f,104,22,104,31" name="6&apos;h3f" dtype_id="20"/>
                      <varref fl="f104" loc="f,104,5,104,17" name="mips_cpu_harvard.ALU_function_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f105" loc="f,105,38,105,39" dtype_id="10">
                      <const fl="f105" loc="f,105,40,105,41" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f105" loc="f,105,5,105,37" name="mips_cpu_harvard.program_counter_multiplexer_jump_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f106" loc="f,106,22,106,23" dtype_id="10">
                      <const fl="f106" loc="f,106,24,106,25" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f106" loc="f,106,5,106,18" name="mips_cpu_harvard.j_instruction_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f107" loc="f,107,20,107,21" dtype_id="10">
                      <const fl="f107" loc="f,107,22,107,23" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f107" loc="f,107,5,107,16" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="10"/>
                    </assign>
                  </if>
                  <if fl="f27" loc="f,27,8,27,10">
                    <and fl="f27" loc="f,27,8,27,10" dtype_id="17">
                      <const fl="f27" loc="f,27,8,27,10" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="f27" loc="f,27,8,27,10" dtype_id="10">
                        <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_harvard.control_unit.op" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="f80" loc="f,80,22,80,23" dtype_id="10">
                      <const fl="f80" loc="f,80,24,80,25" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f80" loc="f,80,5,80,19" name="mips_cpu_harvard.register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f81" loc="f,81,25,81,26" dtype_id="10">
                      <const fl="f81" loc="f,81,27,81,28" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f81" loc="f,81,5,81,23" name="mips_cpu_harvard.memory_to_register_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f82" loc="f,82,20,82,21" dtype_id="10">
                      <const fl="f82" loc="f,82,22,82,23" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f82" loc="f,82,5,82,17" name="mips_cpu_harvard.memory_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f83" loc="f,83,18,83,19" dtype_id="16">
                      <const fl="f83" loc="f,83,20,83,21" name="2&apos;h0" dtype_id="16"/>
                      <varref fl="f83" loc="f,83,5,83,14" name="mips_cpu_harvard.ALU_src_B_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f84" loc="f,84,27,84,28" dtype_id="16">
                      <const fl="f84" loc="f,84,29,84,30" name="2&apos;h0" dtype_id="16"/>
                      <varref fl="f84" loc="f,84,5,84,25" name="mips_cpu_harvard.register_destination_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f85" loc="f,85,16,85,17" dtype_id="10">
                      <const fl="f85" loc="f,85,18,85,19" name="1&apos;h1" dtype_id="10"/>
                      <varref fl="f85" loc="f,85,5,85,11" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f86" loc="f,86,24,86,25" dtype_id="10">
                      <const fl="f86" loc="f,86,26,86,27" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f86" loc="f,86,5,86,22" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f87" loc="f,87,24,87,25" dtype_id="10">
                      <const fl="f86" loc="f,86,26,86,27" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f87" loc="f,87,5,87,22" name="mips_cpu_harvard.LO_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f88" loc="f,88,20,88,21" dtype_id="20">
                      <const fl="f88" loc="f,88,22,88,31" name="6&apos;h3f" dtype_id="20"/>
                      <varref fl="f88" loc="f,88,5,88,17" name="mips_cpu_harvard.ALU_function_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f89" loc="f,89,38,89,39" dtype_id="10">
                      <const fl="f89" loc="f,89,40,89,41" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f89" loc="f,89,5,89,37" name="mips_cpu_harvard.program_counter_multiplexer_jump_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f90" loc="f,90,22,90,23" dtype_id="10">
                      <const fl="f90" loc="f,90,24,90,25" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f90" loc="f,90,5,90,18" name="mips_cpu_harvard.j_instruction_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f91" loc="f,91,20,91,21" dtype_id="10">
                      <const fl="f91" loc="f,91,22,91,23" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f91" loc="f,91,5,91,16" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f65" loc="f,65,22,65,23" dtype_id="10">
                      <const fl="f65" loc="f,65,24,65,25" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f65" loc="f,65,5,65,19" name="mips_cpu_harvard.register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f66" loc="f,66,25,66,26" dtype_id="10">
                      <const fl="f66" loc="f,66,27,66,28" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f66" loc="f,66,5,66,23" name="mips_cpu_harvard.memory_to_register_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f67" loc="f,67,20,67,21" dtype_id="10">
                      <const fl="f67" loc="f,67,22,67,23" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f67" loc="f,67,5,67,17" name="mips_cpu_harvard.memory_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f68" loc="f,68,18,68,19" dtype_id="16">
                      <const fl="f68" loc="f,68,20,68,21" name="2&apos;h0" dtype_id="16"/>
                      <varref fl="f68" loc="f,68,5,68,14" name="mips_cpu_harvard.ALU_src_B_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f69" loc="f,69,27,69,28" dtype_id="16">
                      <const fl="f69" loc="f,69,29,69,30" name="2&apos;h0" dtype_id="16"/>
                      <varref fl="f69" loc="f,69,5,69,25" name="mips_cpu_harvard.register_destination_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f70" loc="f,70,16,70,17" dtype_id="10">
                      <const fl="f70" loc="f,70,18,70,19" name="1&apos;h1" dtype_id="10"/>
                      <varref fl="f70" loc="f,70,5,70,11" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f71" loc="f,71,24,71,25" dtype_id="10">
                      <const fl="f71" loc="f,71,26,71,27" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f71" loc="f,71,5,71,22" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f72" loc="f,72,24,72,25" dtype_id="10">
                      <const fl="f71" loc="f,71,26,71,27" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f72" loc="f,72,5,72,22" name="mips_cpu_harvard.LO_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f73" loc="f,73,20,73,21" dtype_id="20">
                      <const fl="f73" loc="f,73,22,73,31" name="6&apos;h3f" dtype_id="20"/>
                      <varref fl="f73" loc="f,73,5,73,17" name="mips_cpu_harvard.ALU_function_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f74" loc="f,74,38,74,39" dtype_id="10">
                      <const fl="f74" loc="f,74,40,74,41" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f74" loc="f,74,5,74,37" name="mips_cpu_harvard.program_counter_multiplexer_jump_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f75" loc="f,75,22,75,23" dtype_id="10">
                      <const fl="f75" loc="f,75,24,75,25" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f75" loc="f,75,5,75,18" name="mips_cpu_harvard.j_instruction_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f76" loc="f,76,20,76,21" dtype_id="10">
                      <const fl="f76" loc="f,76,22,76,23" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f76" loc="f,76,5,76,16" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="10"/>
                    </assign>
                  </if>
                </if>
                <if fl="f27" loc="f,27,8,27,10">
                  <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
                    <const fl="f27" loc="f,27,8,27,10" name="32&apos;h2" dtype_id="2"/>
                    <ccast fl="f27" loc="f,27,8,27,10" dtype_id="20">
                      <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_harvard.control_unit.op" dtype_id="20"/>
                    </ccast>
                  </and>
                  <assign fl="f202" loc="f,202,22,202,23" dtype_id="10">
                    <const fl="f202" loc="f,202,24,202,28" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f202" loc="f,202,5,202,19" name="mips_cpu_harvard.register_write_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f203" loc="f,203,25,203,26" dtype_id="10">
                    <const fl="f203" loc="f,203,27,203,31" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f203" loc="f,203,5,203,23" name="mips_cpu_harvard.memory_to_register_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f204" loc="f,204,20,204,21" dtype_id="10">
                    <const fl="f204" loc="f,204,22,204,26" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f204" loc="f,204,5,204,17" name="mips_cpu_harvard.memory_write_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f205" loc="f,205,18,205,19" dtype_id="16">
                    <const fl="f205" loc="f,205,20,205,25" name="2&apos;h0" dtype_id="16"/>
                    <varref fl="f205" loc="f,205,5,205,14" name="mips_cpu_harvard.ALU_src_B_decode" dtype_id="16"/>
                  </assign>
                  <assign fl="f206" loc="f,206,27,206,28" dtype_id="16">
                    <const fl="f206" loc="f,206,29,206,34" name="2&apos;h0" dtype_id="16"/>
                    <varref fl="f206" loc="f,206,5,206,25" name="mips_cpu_harvard.register_destination_decode" dtype_id="16"/>
                  </assign>
                  <assign fl="f207" loc="f,207,16,207,17" dtype_id="10">
                    <const fl="f207" loc="f,207,18,207,22" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f207" loc="f,207,5,207,11" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f208" loc="f,208,24,208,25" dtype_id="10">
                    <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f208" loc="f,208,5,208,22" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f209" loc="f,209,24,209,25" dtype_id="10">
                    <const fl="f208" loc="f,208,26,208,30" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f209" loc="f,209,5,209,22" name="mips_cpu_harvard.LO_register_write_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f210" loc="f,210,20,210,21" dtype_id="20">
                    <const fl="f210" loc="f,210,22,210,31" name="6&apos;h0" dtype_id="20"/>
                    <varref fl="f210" loc="f,210,5,210,17" name="mips_cpu_harvard.ALU_function_decode" dtype_id="20"/>
                  </assign>
                  <assign fl="f211" loc="f,211,39,211,40" dtype_id="10">
                    <const fl="f211" loc="f,211,41,211,45" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f211" loc="f,211,5,211,37" name="mips_cpu_harvard.program_counter_multiplexer_jump_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f212" loc="f,212,22,212,23" dtype_id="10">
                    <const fl="f212" loc="f,212,24,212,28" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f212" loc="f,212,5,212,18" name="mips_cpu_harvard.j_instruction_decode" dtype_id="10"/>
                  </assign>
                  <assign fl="f213" loc="f,213,20,213,21" dtype_id="10">
                    <const fl="f213" loc="f,213,22,213,26" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="f213" loc="f,213,5,213,16" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="10"/>
                  </assign>
                  <if fl="f27" loc="f,27,8,27,10">
                    <and fl="f27" loc="f,27,8,27,10" dtype_id="17">
                      <const fl="f27" loc="f,27,8,27,10" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="f27" loc="f,27,8,27,10" dtype_id="10">
                        <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_harvard.control_unit.op" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="f44" loc="f,44,22,44,23" dtype_id="10">
                      <or fl="f44" loc="f,44,40,44,42" dtype_id="10">
                        <eq fl="f44" loc="f,44,28,44,30" dtype_id="10">
                          <const fl="f44" loc="f,44,31,44,39" name="5&apos;h11" dtype_id="15"/>
                          <ccast fl="f44" loc="f,44,25,44,27" dtype_id="15">
                            <varref fl="f44" loc="f,44,25,44,27" name="mips_cpu_harvard.control_unit.rt" dtype_id="15"/>
                          </ccast>
                        </eq>
                        <eq fl="f44" loc="f,44,46,44,48" dtype_id="10">
                          <const fl="f44" loc="f,44,49,44,57" name="5&apos;h10" dtype_id="15"/>
                          <ccast fl="f44" loc="f,44,43,44,45" dtype_id="15">
                            <varref fl="f44" loc="f,44,43,44,45" name="mips_cpu_harvard.control_unit.rt" dtype_id="15"/>
                          </ccast>
                        </eq>
                      </or>
                      <varref fl="f44" loc="f,44,5,44,19" name="mips_cpu_harvard.register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f45" loc="f,45,25,45,26" dtype_id="10">
                      <const fl="f45" loc="f,45,27,45,28" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f45" loc="f,45,5,45,23" name="mips_cpu_harvard.memory_to_register_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f46" loc="f,46,20,46,21" dtype_id="10">
                      <const fl="f46" loc="f,46,22,46,23" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f46" loc="f,46,5,46,17" name="mips_cpu_harvard.memory_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f47" loc="f,47,18,47,19" dtype_id="16">
                      <const fl="f47" loc="f,47,20,47,25" name="2&apos;h2" dtype_id="16"/>
                      <varref fl="f47" loc="f,47,5,47,14" name="mips_cpu_harvard.ALU_src_B_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f48" loc="f,48,27,48,28" dtype_id="16">
                      <const fl="f48" loc="f,48,29,48,34" name="2&apos;h2" dtype_id="16"/>
                      <varref fl="f48" loc="f,48,5,48,25" name="mips_cpu_harvard.register_destination_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f49" loc="f,49,16,49,17" dtype_id="10">
                      <const fl="f49" loc="f,49,18,49,19" name="1&apos;h1" dtype_id="10"/>
                      <varref fl="f49" loc="f,49,5,49,11" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f50" loc="f,50,24,50,25" dtype_id="10">
                      <const fl="f50" loc="f,50,26,50,27" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f50" loc="f,50,5,50,22" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f51" loc="f,51,24,51,25" dtype_id="10">
                      <const fl="f50" loc="f,50,26,50,27" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f51" loc="f,51,5,51,22" name="mips_cpu_harvard.LO_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f52" loc="f,52,20,52,21" dtype_id="20">
                      <const fl="f52" loc="f,52,22,52,31" name="6&apos;h3f" dtype_id="20"/>
                      <varref fl="f52" loc="f,52,5,52,17" name="mips_cpu_harvard.ALU_function_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f53" loc="f,53,38,53,39" dtype_id="10">
                      <const fl="f53" loc="f,53,40,53,41" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f53" loc="f,53,5,53,37" name="mips_cpu_harvard.program_counter_multiplexer_jump_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f54" loc="f,54,22,54,23" dtype_id="10">
                      <const fl="f54" loc="f,54,24,54,25" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f54" loc="f,54,5,54,18" name="mips_cpu_harvard.j_instruction_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f55" loc="f,55,20,55,21" dtype_id="10">
                      <const fl="f55" loc="f,55,22,55,23" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f55" loc="f,55,5,55,16" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f35" loc="f,35,25,35,26" dtype_id="10">
                      <or fl="f35" loc="f,35,92,35,94" dtype_id="10">
                        <or fl="f35" loc="f,35,70,35,72" dtype_id="10">
                          <or fl="f35" loc="f,35,48,35,50" dtype_id="10">
                            <eq fl="f35" loc="f,35,35,35,37" dtype_id="10">
                              <const fl="f35" loc="f,35,38,35,47" name="6&apos;h18" dtype_id="20"/>
                              <ccast fl="f35" loc="f,35,29,35,34" dtype_id="20">
                                <varref fl="f35" loc="f,35,29,35,34" name="mips_cpu_harvard.control_unit.funct" dtype_id="20"/>
                              </ccast>
                            </eq>
                            <eq fl="f35" loc="f,35,57,35,59" dtype_id="10">
                              <const fl="f35" loc="f,35,60,35,69" name="6&apos;h19" dtype_id="20"/>
                              <ccast fl="f35" loc="f,35,51,35,56" dtype_id="20">
                                <varref fl="f35" loc="f,35,51,35,56" name="mips_cpu_harvard.control_unit.funct" dtype_id="20"/>
                              </ccast>
                            </eq>
                          </or>
                          <eq fl="f35" loc="f,35,79,35,81" dtype_id="10">
                            <const fl="f35" loc="f,35,82,35,91" name="6&apos;h1a" dtype_id="20"/>
                            <ccast fl="f35" loc="f,35,73,35,78" dtype_id="20">
                              <varref fl="f35" loc="f,35,73,35,78" name="mips_cpu_harvard.control_unit.funct" dtype_id="20"/>
                            </ccast>
                          </eq>
                        </or>
                        <eq fl="f35" loc="f,35,101,35,103" dtype_id="10">
                          <const fl="f35" loc="f,35,104,35,113" name="6&apos;h1b" dtype_id="20"/>
                          <ccast fl="f35" loc="f,35,95,35,100" dtype_id="20">
                            <varref fl="f35" loc="f,35,95,35,100" name="mips_cpu_harvard.control_unit.funct" dtype_id="20"/>
                          </ccast>
                        </eq>
                      </or>
                      <varref fl="f35" loc="f,35,5,35,22" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f29" loc="f,29,22,29,23" dtype_id="10">
                      <const fl="f29" loc="f,29,24,29,25" name="1&apos;h1" dtype_id="10"/>
                      <varref fl="f29" loc="f,29,5,29,19" name="mips_cpu_harvard.register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f30" loc="f,30,25,30,26" dtype_id="10">
                      <const fl="f30" loc="f,30,27,30,28" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f30" loc="f,30,5,30,23" name="mips_cpu_harvard.memory_to_register_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f31" loc="f,31,20,31,21" dtype_id="10">
                      <const fl="f31" loc="f,31,22,31,23" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f31" loc="f,31,5,31,17" name="mips_cpu_harvard.memory_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f32" loc="f,32,18,32,19" dtype_id="16">
                      <const fl="f32" loc="f,32,20,32,21" name="2&apos;h0" dtype_id="16"/>
                      <varref fl="f32" loc="f,32,5,32,14" name="mips_cpu_harvard.ALU_src_B_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f33" loc="f,33,27,33,28" dtype_id="16">
                      <const fl="f33" loc="f,33,29,33,30" name="2&apos;h1" dtype_id="16"/>
                      <varref fl="f33" loc="f,33,5,33,25" name="mips_cpu_harvard.register_destination_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="f34" loc="f,34,16,34,17" dtype_id="10">
                      <const fl="f34" loc="f,34,18,34,19" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f34" loc="f,34,5,34,11" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f36" loc="f,36,24,36,25" dtype_id="10">
                      <varref fl="f36" loc="f,36,26,36,43" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="10"/>
                      <varref fl="f36" loc="f,36,5,36,22" name="mips_cpu_harvard.LO_register_write_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f39" loc="f,39,22,39,23" dtype_id="10">
                      <const fl="f39" loc="f,39,24,39,25" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f39" loc="f,39,5,39,18" name="mips_cpu_harvard.j_instruction_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f40" loc="f,40,20,40,21" dtype_id="10">
                      <const fl="f40" loc="f,40,22,40,23" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="f40" loc="f,40,5,40,16" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="10"/>
                    </assign>
                    <assign fl="f37" loc="f,37,20,37,21" dtype_id="20">
                      <varref fl="f37" loc="f,37,22,37,27" name="mips_cpu_harvard.control_unit.funct" dtype_id="20"/>
                      <varref fl="f37" loc="f,37,5,37,17" name="mips_cpu_harvard.ALU_function_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f38" loc="f,38,38,38,39" dtype_id="10">
                      <or fl="f38" loc="f,38,62,38,64" dtype_id="10">
                        <eq fl="f38" loc="f,38,48,38,50" dtype_id="10">
                          <const fl="f38" loc="f,38,52,38,61" name="6&apos;h8" dtype_id="20"/>
                          <ccast fl="f38" loc="f,38,42,38,47" dtype_id="20">
                            <varref fl="f38" loc="f,38,42,38,47" name="mips_cpu_harvard.control_unit.funct" dtype_id="20"/>
                          </ccast>
                        </eq>
                        <eq fl="f38" loc="f,38,71,38,73" dtype_id="10">
                          <const fl="f38" loc="f,38,74,38,83" name="6&apos;h9" dtype_id="20"/>
                          <ccast fl="f38" loc="f,38,65,38,70" dtype_id="20">
                            <varref fl="f38" loc="f,38,65,38,70" name="mips_cpu_harvard.control_unit.funct" dtype_id="20"/>
                          </ccast>
                        </eq>
                      </or>
                      <varref fl="f38" loc="f,38,5,38,37" name="mips_cpu_harvard.program_counter_multiplexer_jump_decode" dtype_id="10"/>
                    </assign>
                  </if>
                </if>
              </if>
            </if>
          </if>
        </if>
        <comment fl="q22" loc="q,22,2,22,13" name="ALWAYS"/>
        <assign fl="q29" loc="q,29,30,29,31" dtype_id="2">
          <cond fl="q29" loc="q,29,32,29,33" dtype_id="13">
            <and fl="q23" loc="q,23,8,23,27" dtype_id="2">
              <const fl="q23" loc="q,23,8,23,27" name="32&apos;h4" dtype_id="2"/>
              <ccast fl="q23" loc="q,23,8,23,27" dtype_id="19">
                <varref fl="q23" loc="q,23,8,23,27" name="mips_cpu_harvard.forward_A_execute" dtype_id="19"/>
              </ccast>
            </and>
            <cond fl="q29" loc="q,29,32,29,33" dtype_id="13">
              <and fl="q23" loc="q,23,8,23,27" dtype_id="2">
                <const fl="q23" loc="q,23,8,23,27" name="32&apos;h2" dtype_id="2"/>
                <ccast fl="q23" loc="q,23,8,23,27" dtype_id="19">
                  <varref fl="q23" loc="q,23,8,23,27" name="mips_cpu_harvard.forward_A_execute" dtype_id="19"/>
                </ccast>
              </and>
              <const fl="q29" loc="q,29,32,29,33" name="32&apos;sh0" dtype_id="13"/>
              <cond fl="q29" loc="q,29,32,29,33" dtype_id="13">
                <and fl="q23" loc="q,23,8,23,27" dtype_id="17">
                  <const fl="q23" loc="q,23,8,23,27" name="32&apos;h1" dtype_id="2"/>
                  <ccast fl="q23" loc="q,23,8,23,27" dtype_id="10">
                    <varref fl="q23" loc="q,23,8,23,27" name="mips_cpu_harvard.forward_A_execute" dtype_id="17"/>
                  </ccast>
                </and>
                <const fl="q29" loc="q,29,32,29,33" name="32&apos;sh0" dtype_id="13"/>
                <varref fl="q28" loc="q,28,32,28,51" name="mips_cpu_harvard.ALU_LO_output_writeback" dtype_id="2"/>
              </cond>
            </cond>
            <cond fl="q27" loc="q,27,32,27,52" dtype_id="2">
              <and fl="q23" loc="q,23,8,23,27" dtype_id="2">
                <const fl="q23" loc="q,23,8,23,27" name="32&apos;h2" dtype_id="2"/>
                <ccast fl="q23" loc="q,23,8,23,27" dtype_id="19">
                  <varref fl="q23" loc="q,23,8,23,27" name="mips_cpu_harvard.forward_A_execute" dtype_id="19"/>
                </ccast>
              </and>
              <cond fl="q27" loc="q,27,32,27,52" dtype_id="2">
                <and fl="q23" loc="q,23,8,23,27" dtype_id="17">
                  <const fl="q23" loc="q,23,8,23,27" name="32&apos;h1" dtype_id="2"/>
                  <ccast fl="q23" loc="q,23,8,23,27" dtype_id="10">
                    <varref fl="q23" loc="q,23,8,23,27" name="mips_cpu_harvard.forward_A_execute" dtype_id="17"/>
                  </ccast>
                </and>
                <varref fl="q27" loc="q,27,32,27,52" name="mips_cpu_harvard.ALU_LO_output_memory" dtype_id="2"/>
                <varref fl="q26" loc="q,26,32,26,49" name="mips_cpu_harvard.ALU_output_memory" dtype_id="2"/>
              </cond>
              <cond fl="q25" loc="q,25,32,25,48" dtype_id="2">
                <and fl="q23" loc="q,23,8,23,27" dtype_id="17">
                  <const fl="q23" loc="q,23,8,23,27" name="32&apos;h1" dtype_id="2"/>
                  <ccast fl="q23" loc="q,23,8,23,27" dtype_id="10">
                    <varref fl="q23" loc="q,23,8,23,27" name="mips_cpu_harvard.forward_A_execute" dtype_id="17"/>
                  </ccast>
                </and>
                <varref fl="q25" loc="q,25,32,25,48" name="mips_cpu_harvard.result_writeback" dtype_id="2"/>
                <varref fl="q24" loc="q,24,32,24,47" name="mips_cpu_harvard.src_A_execute" dtype_id="2"/>
              </cond>
            </cond>
          </cond>
          <varref fl="q29" loc="q,29,12,29,29" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="2"/>
        </assign>
        <comment fl="q22" loc="q,22,2,22,13" name="ALWAYS"/>
        <assign fl="q37" loc="q,37,28,37,29" dtype_id="2">
          <cond fl="q37" loc="q,37,30,37,31" dtype_id="13">
            <and fl="q31" loc="q,31,8,31,27" dtype_id="2">
              <const fl="q31" loc="q,31,8,31,27" name="32&apos;h4" dtype_id="2"/>
              <ccast fl="q31" loc="q,31,8,31,27" dtype_id="19">
                <varref fl="q31" loc="q,31,8,31,27" name="mips_cpu_harvard.forward_B_execute" dtype_id="19"/>
              </ccast>
            </and>
            <cond fl="q37" loc="q,37,30,37,31" dtype_id="13">
              <and fl="q31" loc="q,31,8,31,27" dtype_id="2">
                <const fl="q31" loc="q,31,8,31,27" name="32&apos;h2" dtype_id="2"/>
                <ccast fl="q31" loc="q,31,8,31,27" dtype_id="19">
                  <varref fl="q31" loc="q,31,8,31,27" name="mips_cpu_harvard.forward_B_execute" dtype_id="19"/>
                </ccast>
              </and>
              <const fl="q37" loc="q,37,30,37,31" name="32&apos;sh0" dtype_id="13"/>
              <cond fl="q37" loc="q,37,30,37,31" dtype_id="13">
                <and fl="q31" loc="q,31,8,31,27" dtype_id="17">
                  <const fl="q31" loc="q,31,8,31,27" name="32&apos;h1" dtype_id="2"/>
                  <ccast fl="q31" loc="q,31,8,31,27" dtype_id="10">
                    <varref fl="q31" loc="q,31,8,31,27" name="mips_cpu_harvard.forward_B_execute" dtype_id="17"/>
                  </ccast>
                </and>
                <const fl="q37" loc="q,37,30,37,31" name="32&apos;sh0" dtype_id="13"/>
                <varref fl="q36" loc="q,36,30,36,49" name="mips_cpu_harvard.ALU_HI_output_writeback" dtype_id="2"/>
              </cond>
            </cond>
            <cond fl="q35" loc="q,35,30,35,50" dtype_id="2">
              <and fl="q31" loc="q,31,8,31,27" dtype_id="2">
                <const fl="q31" loc="q,31,8,31,27" name="32&apos;h2" dtype_id="2"/>
                <ccast fl="q31" loc="q,31,8,31,27" dtype_id="19">
                  <varref fl="q31" loc="q,31,8,31,27" name="mips_cpu_harvard.forward_B_execute" dtype_id="19"/>
                </ccast>
              </and>
              <cond fl="q35" loc="q,35,30,35,50" dtype_id="2">
                <and fl="q31" loc="q,31,8,31,27" dtype_id="17">
                  <const fl="q31" loc="q,31,8,31,27" name="32&apos;h1" dtype_id="2"/>
                  <ccast fl="q31" loc="q,31,8,31,27" dtype_id="10">
                    <varref fl="q31" loc="q,31,8,31,27" name="mips_cpu_harvard.forward_B_execute" dtype_id="17"/>
                  </ccast>
                </and>
                <varref fl="q35" loc="q,35,30,35,50" name="mips_cpu_harvard.ALU_HI_output_memory" dtype_id="2"/>
                <varref fl="q34" loc="q,34,30,34,47" name="mips_cpu_harvard.ALU_output_memory" dtype_id="2"/>
              </cond>
              <cond fl="q33" loc="q,33,30,33,46" dtype_id="2">
                <and fl="q31" loc="q,31,8,31,27" dtype_id="17">
                  <const fl="q31" loc="q,31,8,31,27" name="32&apos;h1" dtype_id="2"/>
                  <ccast fl="q31" loc="q,31,8,31,27" dtype_id="10">
                    <varref fl="q31" loc="q,31,8,31,27" name="mips_cpu_harvard.forward_B_execute" dtype_id="17"/>
                  </ccast>
                </and>
                <varref fl="q33" loc="q,33,30,33,46" name="mips_cpu_harvard.result_writeback" dtype_id="2"/>
                <varref fl="q32" loc="q,32,30,32,45" name="mips_cpu_harvard.src_B_execute" dtype_id="2"/>
              </cond>
            </cond>
          </cond>
          <varref fl="q37" loc="q,37,12,37,27" name="mips_cpu_harvard.alu_input_mux.src_mux_input_0" dtype_id="2"/>
        </assign>
        <assign fl="q40" loc="q,40,29,40,30" dtype_id="2">
          <cond fl="q40" loc="q,40,31,40,46" dtype_id="2">
            <eq fl="q40" loc="q,40,9,40,10" dtype_id="17">
              <const fl="q40" loc="q,40,4,40,9" name="2&apos;h0" dtype_id="16"/>
              <ccast fl="q39" loc="q,39,8,39,25" dtype_id="16">
                <varref fl="q39" loc="q,39,8,39,25" name="mips_cpu_harvard.ALU_src_B_execute" dtype_id="16"/>
              </ccast>
            </eq>
            <varref fl="q40" loc="q,40,31,40,46" name="mips_cpu_harvard.alu_input_mux.src_mux_input_0" dtype_id="2"/>
            <cond fl="q41" loc="q,41,31,41,47" dtype_id="2">
              <eq fl="q41" loc="q,41,9,41,10" dtype_id="17">
                <const fl="q41" loc="q,41,4,41,9" name="2&apos;h1" dtype_id="16"/>
                <ccast fl="q39" loc="q,39,8,39,25" dtype_id="16">
                  <varref fl="q39" loc="q,39,8,39,25" name="mips_cpu_harvard.ALU_src_B_execute" dtype_id="16"/>
                </ccast>
              </eq>
              <varref fl="q41" loc="q,41,31,41,47" name="mips_cpu_harvard.sign_imm_execute" dtype_id="2"/>
              <cond fl="q42" loc="q,42,31,42,65" dtype_id="2">
                <eq fl="q42" loc="q,42,9,42,10" dtype_id="17">
                  <const fl="q42" loc="q,42,4,42,9" name="2&apos;h2" dtype_id="16"/>
                  <ccast fl="q39" loc="q,39,8,39,25" dtype_id="16">
                    <varref fl="q39" loc="q,39,8,39,25" name="mips_cpu_harvard.ALU_src_B_execute" dtype_id="16"/>
                  </ccast>
                </eq>
                <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
                  <ccast fl="c322" loc="c,322,6,322,11" dtype_id="2">
                    <const fl="c322" loc="c,322,6,322,11" name="32&apos;h4" dtype_id="2"/>
                  </ccast>
                  <varref fl="d7" loc="d,7,16,7,17" name="mips_cpu_harvard.program_counter_plus_four_execute" dtype_id="2"/>
                </add>
                <const fl="q43" loc="q,43,33,43,34" name="32&apos;sh0" dtype_id="13"/>
              </cond>
            </cond>
          </cond>
          <varref fl="q40" loc="q,40,11,40,28" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
        </assign>
        <comment fl="h34" loc="h,34,2,34,13" name="ALWAYS"/>
        <assign fl="h62" loc="h,62,11,62,12" dtype_id="10">
          <and fl="h62" loc="h,62,70,62,72" dtype_id="10">
            <or fl="h62" loc="h,62,40,62,42" dtype_id="10">
              <eq fl="h62" loc="h,62,25,62,27" dtype_id="10">
                <and fl="c66" loc="c,66,40,66,41" dtype_id="15">
                  <const fl="c66" loc="c,66,40,66,41" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c66" loc="c,66,40,66,41" dtype_id="15">
                    <varref fl="c66" loc="c,66,22,66,40" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                    <const fl="c66" loc="c,66,44,66,46" name="5&apos;h15" dtype_id="14"/>
                  </shiftr>
                </and>
                <ccast fl="h62" loc="h,62,28,62,38" dtype_id="15">
                  <varref fl="h62" loc="h,62,28,62,38" name="mips_cpu_harvard.Rt_execute" dtype_id="15"/>
                </ccast>
              </eq>
              <eq fl="h62" loc="h,62,54,62,56" dtype_id="10">
                <and fl="c69" loc="c,69,40,69,41" dtype_id="15">
                  <const fl="c69" loc="c,69,40,69,41" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c69" loc="c,69,40,69,41" dtype_id="15">
                    <varref fl="c69" loc="c,69,22,69,40" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                    <const fl="c69" loc="c,69,44,69,46" name="5&apos;h10" dtype_id="14"/>
                  </shiftr>
                </and>
                <ccast fl="h62" loc="h,62,57,62,67" dtype_id="15">
                  <varref fl="h62" loc="h,62,57,62,67" name="mips_cpu_harvard.Rt_execute" dtype_id="15"/>
                </ccast>
              </eq>
            </or>
            <ccast fl="h62" loc="h,62,73,62,99" dtype_id="10">
              <varref fl="h62" loc="h,62,73,62,99" name="mips_cpu_harvard.memory_to_register_execute" dtype_id="10"/>
            </ccast>
          </and>
          <varref fl="h62" loc="h,62,3,62,10" name="mips_cpu_harvard.hazard_unit.lwstall" dtype_id="10"/>
        </assign>
        <assign fl="h70" loc="h,70,15,70,16" dtype_id="10">
          <or fl="h70" loc="h,70,137,70,139" dtype_id="10">
            <and fl="h70" loc="h,70,57,70,59" dtype_id="10">
              <and fl="h70" loc="h,70,31,70,33" dtype_id="10">
                <ccast fl="h70" loc="h,70,17,70,30" dtype_id="10">
                  <varref fl="h70" loc="h,70,17,70,30" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
                </ccast>
                <ccast fl="h70" loc="h,70,34,70,56" dtype_id="10">
                  <varref fl="h70" loc="h,70,34,70,56" name="mips_cpu_harvard.register_write_execute" dtype_id="10"/>
                </ccast>
              </and>
              <or fl="h70" loc="h,70,97,70,99" dtype_id="10">
                <eq fl="h70" loc="h,70,84,70,86" dtype_id="10">
                  <ccast fl="h70" loc="h,70,61,70,83" dtype_id="15">
                    <varref fl="h70" loc="h,70,61,70,83" name="mips_cpu_harvard.write_register_execute" dtype_id="15"/>
                  </ccast>
                  <and fl="c66" loc="c,66,40,66,41" dtype_id="15">
                    <const fl="c66" loc="c,66,40,66,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c66" loc="c,66,40,66,41" dtype_id="15">
                      <varref fl="c66" loc="c,66,22,66,40" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                      <const fl="c66" loc="c,66,44,66,46" name="5&apos;h15" dtype_id="14"/>
                    </shiftr>
                  </and>
                </eq>
                <eq fl="h70" loc="h,70,123,70,125" dtype_id="10">
                  <ccast fl="h70" loc="h,70,100,70,122" dtype_id="15">
                    <varref fl="h70" loc="h,70,100,70,122" name="mips_cpu_harvard.write_register_execute" dtype_id="15"/>
                  </ccast>
                  <and fl="c69" loc="c,69,40,69,41" dtype_id="15">
                    <const fl="c69" loc="c,69,40,69,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c69" loc="c,69,40,69,41" dtype_id="15">
                      <varref fl="c69" loc="c,69,22,69,40" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                      <const fl="c69" loc="c,69,44,69,46" name="5&apos;h10" dtype_id="14"/>
                    </shiftr>
                  </and>
                </eq>
              </or>
            </and>
            <and fl="h70" loc="h,70,183,70,185" dtype_id="10">
              <and fl="h70" loc="h,70,154,70,156" dtype_id="10">
                <ccast fl="h70" loc="h,70,140,70,153" dtype_id="10">
                  <varref fl="h70" loc="h,70,140,70,153" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
                </ccast>
                <ccast fl="h70" loc="h,70,157,70,182" dtype_id="10">
                  <varref fl="h70" loc="h,70,157,70,182" name="mips_cpu_harvard.memory_to_register_memory" dtype_id="10"/>
                </ccast>
              </and>
              <or fl="h70" loc="h,70,222,70,224" dtype_id="10">
                <eq fl="h70" loc="h,70,209,70,211" dtype_id="10">
                  <ccast fl="h70" loc="h,70,187,70,208" dtype_id="15">
                    <varref fl="h70" loc="h,70,187,70,208" name="mips_cpu_harvard.write_register_memory" dtype_id="15"/>
                  </ccast>
                  <and fl="c66" loc="c,66,40,66,41" dtype_id="15">
                    <const fl="c66" loc="c,66,40,66,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c66" loc="c,66,40,66,41" dtype_id="15">
                      <varref fl="c66" loc="c,66,22,66,40" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                      <const fl="c66" loc="c,66,44,66,46" name="5&apos;h15" dtype_id="14"/>
                    </shiftr>
                  </and>
                </eq>
                <eq fl="h70" loc="h,70,247,70,249" dtype_id="10">
                  <ccast fl="h70" loc="h,70,225,70,246" dtype_id="15">
                    <varref fl="h70" loc="h,70,225,70,246" name="mips_cpu_harvard.write_register_memory" dtype_id="15"/>
                  </ccast>
                  <and fl="c69" loc="c,69,40,69,41" dtype_id="15">
                    <const fl="c69" loc="c,69,40,69,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c69" loc="c,69,40,69,41" dtype_id="15">
                      <varref fl="c69" loc="c,69,22,69,40" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                      <const fl="c69" loc="c,69,44,69,46" name="5&apos;h10" dtype_id="14"/>
                    </shiftr>
                  </and>
                </eq>
              </or>
            </and>
          </or>
          <varref fl="h70" loc="h,70,3,70,14" name="mips_cpu_harvard.hazard_unit.branchstall" dtype_id="10"/>
        </assign>
        <assign fl="h73" loc="h,73,15,73,16" dtype_id="10">
          <or fl="h73" loc="h,73,40,73,42" dtype_id="10">
            <or fl="h73" loc="h,73,29,73,31" dtype_id="10">
              <ccast fl="h73" loc="h,73,17,73,28" dtype_id="10">
                <varref fl="h73" loc="h,73,17,73,28" name="mips_cpu_harvard.hazard_unit.branchstall" dtype_id="10"/>
              </ccast>
              <ccast fl="h73" loc="h,73,32,73,39" dtype_id="10">
                <varref fl="h73" loc="h,73,32,73,39" name="mips_cpu_harvard.hazard_unit.lwstall" dtype_id="10"/>
              </ccast>
            </or>
            <ccast fl="h73" loc="h,73,43,73,83" dtype_id="10">
              <varref fl="h73" loc="h,73,43,73,83" name="mips_cpu_harvard.program_counter_multiplexer_jump_execute" dtype_id="10"/>
            </ccast>
          </or>
          <varref fl="h73" loc="h,73,3,73,14" name="mips_cpu_harvard.stall_fetch" dtype_id="10"/>
        </assign>
        <assign fl="h74" loc="h,74,16,74,17" dtype_id="10">
          <or fl="h74" loc="h,74,41,74,43" dtype_id="10">
            <or fl="h74" loc="h,74,30,74,32" dtype_id="10">
              <ccast fl="h74" loc="h,74,18,74,29" dtype_id="10">
                <varref fl="h74" loc="h,74,18,74,29" name="mips_cpu_harvard.hazard_unit.branchstall" dtype_id="10"/>
              </ccast>
              <ccast fl="h74" loc="h,74,33,74,40" dtype_id="10">
                <varref fl="h74" loc="h,74,33,74,40" name="mips_cpu_harvard.hazard_unit.lwstall" dtype_id="10"/>
              </ccast>
            </or>
            <ccast fl="h74" loc="h,74,44,74,84" dtype_id="10">
              <varref fl="h74" loc="h,74,44,74,84" name="mips_cpu_harvard.program_counter_multiplexer_jump_execute" dtype_id="10"/>
            </ccast>
          </or>
          <varref fl="h74" loc="h,74,3,74,15" name="mips_cpu_harvard.stall_decode" dtype_id="10"/>
        </assign>
        <assign fl="h75" loc="h,75,26,75,27" dtype_id="10">
          <or fl="h75" loc="h,75,40,75,42" dtype_id="10">
            <ccast fl="h75" loc="h,75,28,75,39" dtype_id="10">
              <varref fl="h75" loc="h,75,28,75,39" name="mips_cpu_harvard.hazard_unit.branchstall" dtype_id="10"/>
            </ccast>
            <ccast fl="h75" loc="h,75,43,75,50" dtype_id="10">
              <varref fl="h75" loc="h,75,43,75,50" name="mips_cpu_harvard.hazard_unit.lwstall" dtype_id="10"/>
            </ccast>
          </or>
          <varref fl="h75" loc="h,75,3,75,25" name="mips_cpu_harvard.flush_execute_register" dtype_id="10"/>
        </assign>
        <comment fl="e29" loc="e,29,2,29,13" name="ALWAYS"/>
        <assign fl="e30" loc="e,30,14,30,15" dtype_id="2">
          <const fl="e30" loc="e,30,19,30,20" name="32&apos;h0" dtype_id="2"/>
          <varref fl="e30" loc="e,30,3,30,13" name="mips_cpu_harvard.ALU_output_execute" dtype_id="2"/>
        </assign>
        <if fl="e32" loc="e,32,8,32,21">
          <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
            <const fl="e32" loc="e,32,8,32,21" name="32&apos;h20" dtype_id="2"/>
            <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
              <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
            </ccast>
          </and>
          <assign fl="e65" loc="e,65,26,65,27" dtype_id="2">
            <cond fl="e65" loc="e,65,28,65,35" dtype_id="2">
              <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                <const fl="e32" loc="e,32,8,32,21" name="32&apos;h10" dtype_id="2"/>
                <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
                  <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
                </ccast>
              </and>
              <cond fl="e65" loc="e,65,28,65,35" dtype_id="2">
                <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                  <const fl="e32" loc="e,32,8,32,21" name="32&apos;h8" dtype_id="2"/>
                  <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
                    <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
                  </ccast>
                </and>
                <cond fl="e65" loc="e,65,28,65,35" dtype_id="2">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
                    </ccast>
                  </and>
                  <cond fl="e65" loc="e,65,28,65,35" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
                      </ccast>
                    </and>
                    <cond fl="e65" loc="e,65,28,65,35" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="10">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <varref fl="e65" loc="e,65,28,65,35" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
                      <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                    </cond>
                    <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                  </cond>
                  <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                </cond>
                <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
              </cond>
              <cond fl="e66" loc="e,66,29,66,30" dtype_id="2">
                <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                  <const fl="e32" loc="e,32,8,32,21" name="32&apos;h8" dtype_id="2"/>
                  <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
                    <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
                  </ccast>
                </and>
                <cond fl="e66" loc="e,66,29,66,30" dtype_id="2">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
                    </ccast>
                  </and>
                  <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                  <cond fl="e64" loc="e,64,48,64,49" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
                      </ccast>
                    </and>
                    <cond fl="e64" loc="e,64,48,64,49" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="10">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <cond fl="e64" loc="e,64,48,64,49" dtype_id="2">
                        <lt fl="e64" loc="e,64,37,64,38" dtype_id="10">
                          <varref fl="e64" loc="e,64,29,64,36" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="2"/>
                          <varref fl="e64" loc="e,64,39,64,46" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
                        </lt>
                        <const fl="e64" loc="e,64,50,64,51" name="32&apos;h1" dtype_id="2"/>
                        <const fl="e64" loc="e,64,73,64,74" name="32&apos;h0" dtype_id="2"/>
                      </cond>
                      <cond fl="e63" loc="e,63,66,63,67" dtype_id="2">
                        <lts fl="e63" loc="e,63,46,63,47" dtype_id="10">
                          <varref fl="e63" loc="e,63,37,63,44" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="13"/>
                          <varref fl="e63" loc="e,63,56,63,63" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="13"/>
                        </lts>
                        <const fl="e63" loc="e,63,68,63,69" name="32&apos;h1" dtype_id="2"/>
                        <const fl="e63" loc="e,63,91,63,92" name="32&apos;h0" dtype_id="2"/>
                      </cond>
                    </cond>
                    <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                  </cond>
                </cond>
                <cond fl="e62" loc="e,62,28,62,29" dtype_id="2">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
                    </ccast>
                  </and>
                  <cond fl="e62" loc="e,62,28,62,29" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
                      </ccast>
                    </and>
                    <cond fl="e62" loc="e,62,28,62,29" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="10">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <not fl="e62" loc="e,62,28,62,29" dtype_id="2">
                        <or fl="e62" loc="e,62,37,62,38" dtype_id="2">
                          <varref fl="e62" loc="e,62,30,62,37" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="2"/>
                          <varref fl="e62" loc="e,62,38,62,45" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
                        </or>
                      </not>
                      <xnor fl="e61" loc="e,61,36,61,38" dtype_id="2">
                        <varref fl="e61" loc="e,61,28,61,35" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="2"/>
                        <varref fl="e61" loc="e,61,39,61,46" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
                      </xnor>
                    </cond>
                    <cond fl="e60" loc="e,60,36,60,37" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="10">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <or fl="e60" loc="e,60,36,60,37" dtype_id="2">
                        <varref fl="e60" loc="e,60,28,60,35" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="2"/>
                        <varref fl="e60" loc="e,60,38,60,45" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
                      </or>
                      <and fl="e59" loc="e,59,36,59,37" dtype_id="2">
                        <varref fl="e59" loc="e,59,28,59,35" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="2"/>
                        <varref fl="e59" loc="e,59,38,59,45" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
                      </and>
                    </cond>
                  </cond>
                  <cond fl="e58" loc="e,58,36,58,37" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
                      </ccast>
                    </and>
                    <cond fl="e58" loc="e,58,36,58,37" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="10">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <sub fl="e58" loc="e,58,36,58,37" dtype_id="2">
                        <varref fl="e58" loc="e,58,28,58,35" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="2"/>
                        <varref fl="e58" loc="e,58,38,58,45" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
                      </sub>
                      <sub fl="e57" loc="e,57,45,57,46" dtype_id="13">
                        <varref fl="e57" loc="e,57,36,57,43" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="13"/>
                        <varref fl="e57" loc="e,57,55,57,62" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="13"/>
                      </sub>
                    </cond>
                    <cond fl="e56" loc="e,56,36,56,37" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="10">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <add fl="e56" loc="e,56,36,56,37" dtype_id="2">
                        <varref fl="e56" loc="e,56,28,56,35" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="2"/>
                        <varref fl="e56" loc="e,56,38,56,45" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
                      </add>
                      <add fl="e55" loc="e,55,46,55,47" dtype_id="13">
                        <varref fl="e55" loc="e,55,37,55,44" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="13"/>
                        <varref fl="e55" loc="e,55,56,55,63" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="13"/>
                      </add>
                    </cond>
                  </cond>
                </cond>
              </cond>
            </cond>
            <varref fl="e65" loc="e,65,15,65,25" name="mips_cpu_harvard.ALU_output_execute" dtype_id="2"/>
          </assign>
          <if fl="e32" loc="e,32,8,32,21">
            <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
              <const fl="e32" loc="e,32,8,32,21" name="32&apos;h10" dtype_id="2"/>
              <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
                <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
              </ccast>
            </and>
            <if fl="e32" loc="e,32,8,32,21">
              <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                <const fl="e32" loc="e,32,8,32,21" name="32&apos;h8" dtype_id="2"/>
                <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
                  <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
                </ccast>
              </and>
              <if fl="e32" loc="e,32,8,32,21">
                <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                  <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                  <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
                    <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
                  </ccast>
                </and>
                <assign fl="e66" loc="e,66,24,66,25" dtype_id="2">
                  <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                  <varref fl="e66" loc="e,66,13,66,23" name="mips_cpu_harvard.ALU_output_execute" dtype_id="2"/>
                </assign>
              </if>
              <assign fl="e66" loc="e,66,24,66,25" dtype_id="2">
                <cond fl="e66" loc="e,66,29,66,30" dtype_id="2">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
                    </ccast>
                  </and>
                  <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                  <varref fl="e44" loc="e,44,28,44,35" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
                </cond>
                <varref fl="e66" loc="e,66,13,66,23" name="mips_cpu_harvard.ALU_output_execute" dtype_id="2"/>
              </assign>
            </if>
            <assign fl="e66" loc="e,66,24,66,25" dtype_id="2">
              <cond fl="e66" loc="e,66,29,66,30" dtype_id="2">
                <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                  <const fl="e32" loc="e,32,8,32,21" name="32&apos;h8" dtype_id="2"/>
                  <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
                    <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
                  </ccast>
                </and>
                <cond fl="e66" loc="e,66,29,66,30" dtype_id="2">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
                    </ccast>
                  </and>
                  <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                  <cond fl="e66" loc="e,66,29,66,30" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
                      </ccast>
                    </and>
                    <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                    <varref fl="e40" loc="e,40,28,40,35" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
                  </cond>
                </cond>
                <cond fl="e38" loc="e,38,37,38,40" dtype_id="2">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
                    </ccast>
                  </and>
                  <cond fl="e38" loc="e,38,37,38,40" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
                      </ccast>
                    </and>
                    <cond fl="e38" loc="e,38,37,38,40" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="10">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <shiftr fl="e38" loc="e,38,37,38,40" dtype_id="2">
                        <varref fl="e38" loc="e,38,29,38,36" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
                        <and fl="e38" loc="e,38,48,38,49" dtype_id="15">
                          <const fl="e38" loc="e,38,48,38,49" name="32&apos;h1f" dtype_id="2"/>
                          <varref fl="e38" loc="e,38,41,38,48" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="15"/>
                        </and>
                      </shiftr>
                      <shiftr fl="e37" loc="e,37,37,37,39" dtype_id="2">
                        <varref fl="e37" loc="e,37,29,37,36" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
                        <and fl="e37" loc="e,37,47,37,48" dtype_id="15">
                          <const fl="e37" loc="e,37,47,37,48" name="32&apos;h1f" dtype_id="2"/>
                          <varref fl="e37" loc="e,37,40,37,47" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="15"/>
                        </and>
                      </shiftr>
                    </cond>
                    <cond fl="e66" loc="e,66,29,66,30" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="10">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                      <shiftl fl="e36" loc="e,36,36,36,38" dtype_id="2">
                        <varref fl="e36" loc="e,36,28,36,35" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
                        <and fl="e36" loc="e,36,46,36,47" dtype_id="15">
                          <const fl="e36" loc="e,36,46,36,47" name="32&apos;h1f" dtype_id="2"/>
                          <varref fl="e36" loc="e,36,39,36,46" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="15"/>
                        </and>
                      </shiftl>
                    </cond>
                  </cond>
                  <cond fl="e35" loc="e,35,37,35,40" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
                      </ccast>
                    </and>
                    <cond fl="e35" loc="e,35,37,35,40" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="10">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <shiftr fl="e35" loc="e,35,37,35,40" dtype_id="2">
                        <varref fl="e35" loc="e,35,29,35,36" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
                        <and fl="e21" loc="e,21,31,21,32" dtype_id="15">
                          <const fl="e21" loc="e,21,31,21,32" name="32&apos;h1f" dtype_id="2"/>
                          <shiftr fl="e21" loc="e,21,31,21,32" dtype_id="15">
                            <varref fl="e21" loc="e,21,24,21,31" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="2"/>
                            <const fl="e21" loc="e,21,35,21,36" name="5&apos;h6" dtype_id="14"/>
                          </shiftr>
                        </and>
                      </shiftr>
                      <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                    </cond>
                    <cond fl="e34" loc="e,34,36,34,38" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="10">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <shiftr fl="e34" loc="e,34,36,34,38" dtype_id="2">
                        <varref fl="e34" loc="e,34,28,34,35" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
                        <and fl="e21" loc="e,21,31,21,32" dtype_id="15">
                          <const fl="e21" loc="e,21,31,21,32" name="32&apos;h1f" dtype_id="2"/>
                          <shiftr fl="e21" loc="e,21,31,21,32" dtype_id="15">
                            <varref fl="e21" loc="e,21,24,21,31" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="2"/>
                            <const fl="e21" loc="e,21,35,21,36" name="5&apos;h6" dtype_id="14"/>
                          </shiftr>
                        </and>
                      </shiftr>
                      <shiftl fl="e33" loc="e,33,37,33,39" dtype_id="2">
                        <varref fl="e33" loc="e,33,29,33,36" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
                        <and fl="e21" loc="e,21,31,21,32" dtype_id="15">
                          <const fl="e21" loc="e,21,31,21,32" name="32&apos;h1f" dtype_id="2"/>
                          <shiftr fl="e21" loc="e,21,31,21,32" dtype_id="15">
                            <varref fl="e21" loc="e,21,24,21,31" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="2"/>
                            <const fl="e21" loc="e,21,35,21,36" name="5&apos;h6" dtype_id="14"/>
                          </shiftr>
                        </and>
                      </shiftl>
                    </cond>
                  </cond>
                </cond>
              </cond>
              <varref fl="e66" loc="e,66,13,66,23" name="mips_cpu_harvard.ALU_output_execute" dtype_id="2"/>
            </assign>
          </if>
        </if>
        <comment fl="e29" loc="e,29,2,29,13" name="ALWAYS"/>
        <assign fl="e31" loc="e,31,20,31,21" dtype_id="8">
          <const fl="e31" loc="e,31,25,31,26" name="64&apos;h0" dtype_id="8"/>
          <varref fl="e31" loc="e,31,3,31,19" name="mips_cpu_harvard.alu.ALU_HI_LO_output" dtype_id="8"/>
        </assign>
        <if fl="e32" loc="e,32,8,32,21">
          <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
            <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
            <not fl="e32" loc="e,32,8,32,21" dtype_id="17">
              <shiftr fl="e32" loc="e,32,8,32,21" dtype_id="17">
                <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
                  <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
                </ccast>
                <const fl="e32" loc="e,32,8,32,21" name="32&apos;h5" dtype_id="2"/>
              </shiftr>
            </not>
          </and>
          <if fl="e32" loc="e,32,8,32,21">
            <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
              <const fl="e32" loc="e,32,8,32,21" name="32&apos;h10" dtype_id="2"/>
              <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
                <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
              </ccast>
            </and>
            <if fl="e32" loc="e,32,8,32,21">
              <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                <const fl="e32" loc="e,32,8,32,21" name="32&apos;h8" dtype_id="2"/>
                <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
                  <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
                </ccast>
              </and>
              <if fl="e32" loc="e,32,8,32,21">
                <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                  <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                  <not fl="e32" loc="e,32,8,32,21" dtype_id="17">
                    <shiftr fl="e32" loc="e,32,8,32,21" dtype_id="17">
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
                      </ccast>
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                    </shiftr>
                  </not>
                </and>
                <if fl="e32" loc="e,32,8,32,21">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="20">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
                    </ccast>
                  </and>
                  <if fl="e32" loc="e,32,8,32,21">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="10">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="e52" loc="e,52,22,52,23" dtype_id="8">
                      <shiftl fl="e52" loc="e,52,42,52,43" dtype_id="8">
                        <ccast fl="e52" loc="e,52,42,52,43" dtype_id="8">
                          <ccast fl="e52" loc="e,52,33,52,34" dtype_id="2">
                            <div fl="e52" loc="e,52,33,52,34" dtype_id="2">
                              <varref fl="e52" loc="e,52,25,52,32" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="2"/>
                              <varref fl="e52" loc="e,52,35,52,42" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
                            </div>
                          </ccast>
                        </ccast>
                        <const fl="e52" loc="e,52,42,52,43" name="32&apos;h20" dtype_id="2"/>
                      </shiftl>
                      <varref fl="e52" loc="e,52,5,52,21" name="mips_cpu_harvard.alu.ALU_HI_LO_output" dtype_id="8"/>
                    </assign>
                    <assign fl="e53" loc="e,53,22,53,23" dtype_id="8">
                      <add fl="e53" loc="e,53,41,53,42" dtype_id="8">
                        <varref fl="e53" loc="e,53,24,53,40" name="mips_cpu_harvard.alu.ALU_HI_LO_output" dtype_id="8"/>
                        <ccast fl="e53" loc="e,53,54,53,55" dtype_id="8">
                          <ccast fl="e53" loc="e,53,63,53,64" dtype_id="2">
                            <moddiv fl="e53" loc="e,53,63,53,64" dtype_id="2">
                              <varref fl="e53" loc="e,53,55,53,62" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="2"/>
                              <varref fl="e53" loc="e,53,65,53,72" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
                            </moddiv>
                          </ccast>
                        </ccast>
                      </add>
                      <varref fl="e53" loc="e,53,5,53,21" name="mips_cpu_harvard.alu.ALU_HI_LO_output" dtype_id="8"/>
                    </assign>
                    <assign fl="e48" loc="e,48,22,48,23" dtype_id="8">
                      <shiftl fl="e48" loc="e,48,61,48,62" dtype_id="8">
                        <ccast fl="e48" loc="e,48,61,48,62" dtype_id="8">
                          <ccast fl="e48" loc="e,48,42,48,43" dtype_id="2">
                            <divs fl="e48" loc="e,48,42,48,43" dtype_id="13">
                              <varref fl="e48" loc="e,48,33,48,40" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="13"/>
                              <varref fl="e48" loc="e,48,52,48,59" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="13"/>
                            </divs>
                          </ccast>
                        </ccast>
                        <const fl="e48" loc="e,48,61,48,62" name="32&apos;h20" dtype_id="2"/>
                      </shiftl>
                      <varref fl="e48" loc="e,48,5,48,21" name="mips_cpu_harvard.alu.ALU_HI_LO_output" dtype_id="8"/>
                    </assign>
                    <assign fl="e49" loc="e,49,22,49,23" dtype_id="8">
                      <add fl="e49" loc="e,49,41,49,42" dtype_id="8">
                        <varref fl="e49" loc="e,49,24,49,40" name="mips_cpu_harvard.alu.ALU_HI_LO_output" dtype_id="8"/>
                        <ccast fl="e49" loc="e,49,54,49,55" dtype_id="8">
                          <ccast fl="e49" loc="e,49,72,49,73" dtype_id="2">
                            <moddivs fl="e49" loc="e,49,72,49,73" dtype_id="13">
                              <varref fl="e49" loc="e,49,63,49,70" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="13"/>
                              <varref fl="e49" loc="e,49,82,49,89" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="13"/>
                            </moddivs>
                          </ccast>
                        </ccast>
                      </add>
                      <varref fl="e49" loc="e,49,5,49,21" name="mips_cpu_harvard.alu.ALU_HI_LO_output" dtype_id="8"/>
                    </assign>
                  </if>
                  <assign fl="e46" loc="e,46,32,46,33" dtype_id="8">
                    <cond fl="e46" loc="e,46,51,46,52" dtype_id="8">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="10">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_harvard.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <mul fl="e46" loc="e,46,51,46,52" dtype_id="8">
                        <ccast fl="e24" loc="e,24,45,24,46" dtype_id="8">
                          <ccast fl="e24" loc="e,24,47,24,54" dtype_id="2">
                            <varref fl="e24" loc="e,24,47,24,54" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="2"/>
                          </ccast>
                        </ccast>
                        <ccast fl="e25" loc="e,25,44,25,45" dtype_id="8">
                          <ccast fl="e25" loc="e,25,46,25,53" dtype_id="2">
                            <varref fl="e25" loc="e,25,46,25,53" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
                          </ccast>
                        </ccast>
                      </mul>
                      <muls fl="e45" loc="e,45,64,45,65" dtype_id="21">
                        <or fl="e22" loc="e,22,55,22,56" dtype_id="8">
                          <shiftl fl="e22" loc="e,22,55,22,56" dtype_id="8">
                            <ccast fl="e22" loc="e,22,55,22,56" dtype_id="8">
                              <ccast fl="e22" loc="e,22,38,22,39" dtype_id="2">
                                <negate fl="e22" loc="e,22,38,22,39" dtype_id="2">
                                  <ccast fl="e22" loc="e,22,47,22,48" dtype_id="10">
                                    <and fl="e22" loc="e,22,47,22,48" dtype_id="10">
                                      <const fl="e22" loc="e,22,47,22,48" name="32&apos;h1" dtype_id="2"/>
                                      <shiftr fl="e22" loc="e,22,47,22,48" dtype_id="10">
                                        <varref fl="e22" loc="e,22,40,22,47" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="2"/>
                                        <const fl="e22" loc="e,22,48,22,50" name="5&apos;h1f" dtype_id="14"/>
                                      </shiftr>
                                    </and>
                                  </ccast>
                                </negate>
                              </ccast>
                            </ccast>
                            <const fl="e22" loc="e,22,55,22,56" name="32&apos;h20" dtype_id="2"/>
                          </shiftl>
                          <ccast fl="e22" loc="e,22,55,22,56" dtype_id="8">
                            <ccast fl="e22" loc="e,22,57,22,64" dtype_id="2">
                              <varref fl="e22" loc="e,22,57,22,64" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="2"/>
                            </ccast>
                          </ccast>
                        </or>
                        <or fl="e23" loc="e,23,55,23,56" dtype_id="8">
                          <shiftl fl="e23" loc="e,23,55,23,56" dtype_id="8">
                            <ccast fl="e23" loc="e,23,55,23,56" dtype_id="8">
                              <ccast fl="e23" loc="e,23,38,23,39" dtype_id="2">
                                <negate fl="e23" loc="e,23,38,23,39" dtype_id="2">
                                  <ccast fl="e23" loc="e,23,47,23,48" dtype_id="10">
                                    <and fl="e23" loc="e,23,47,23,48" dtype_id="10">
                                      <const fl="e23" loc="e,23,47,23,48" name="32&apos;h1" dtype_id="2"/>
                                      <shiftr fl="e23" loc="e,23,47,23,48" dtype_id="10">
                                        <varref fl="e23" loc="e,23,40,23,47" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
                                        <const fl="e23" loc="e,23,48,23,50" name="5&apos;h1f" dtype_id="14"/>
                                      </shiftr>
                                    </and>
                                  </ccast>
                                </negate>
                              </ccast>
                            </ccast>
                            <const fl="e23" loc="e,23,55,23,56" name="32&apos;h20" dtype_id="2"/>
                          </shiftl>
                          <ccast fl="e23" loc="e,23,55,23,56" dtype_id="8">
                            <ccast fl="e23" loc="e,23,57,23,64" dtype_id="2">
                              <varref fl="e23" loc="e,23,57,23,64" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
                            </ccast>
                          </ccast>
                        </or>
                      </muls>
                    </cond>
                    <varref fl="e46" loc="e,46,15,46,31" name="mips_cpu_harvard.alu.ALU_HI_LO_output" dtype_id="8"/>
                  </assign>
                </if>
              </if>
            </if>
          </if>
        </if>
        <assign fl="e68" loc="e,68,17,68,18" dtype_id="2">
          <ccast fl="e68" loc="e,68,35,68,36" dtype_id="2">
            <shiftr fl="e68" loc="e,68,35,68,36" dtype_id="8">
              <varref fl="e68" loc="e,68,19,68,35" name="mips_cpu_harvard.alu.ALU_HI_LO_output" dtype_id="8"/>
              <const fl="e68" loc="e,68,39,68,41" name="6&apos;h20" dtype_id="22"/>
            </shiftr>
          </ccast>
          <varref fl="e68" loc="e,68,3,68,16" name="mips_cpu_harvard.ALU_HI_output_execute" dtype_id="2"/>
        </assign>
        <assign fl="e69" loc="e,69,17,69,18" dtype_id="2">
          <ccast fl="e69" loc="e,69,35,69,36" dtype_id="2">
            <varref fl="e69" loc="e,69,19,69,35" name="mips_cpu_harvard.alu.ALU_HI_LO_output" dtype_id="8"/>
          </ccast>
          <varref fl="e69" loc="e,69,3,69,16" name="mips_cpu_harvard.ALU_LO_output_execute" dtype_id="2"/>
        </assign>
      </cfunc>
      <cfunc fl="l19" loc="l,19,21,19,22" name="_multiclk__TOP__6">
        <contassign fl="l19" loc="l,19,21,19,22" dtype_id="2">
          <arraysel fl="l19" loc="l,19,32,19,33" dtype_id="2">
            <varref fl="l19" loc="l,19,23,19,32" name="mips_cpu_harvard.register_file.registers" dtype_id="7"/>
            <and fl="c65" loc="c,65,45,65,46" dtype_id="15">
              <const fl="c65" loc="c,65,45,65,46" name="32&apos;h1f" dtype_id="2"/>
              <shiftr fl="c65" loc="c,65,45,65,46" dtype_id="15">
                <varref fl="c65" loc="c,65,27,65,45" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                <const fl="c65" loc="c,65,49,65,51" name="5&apos;h15" dtype_id="14"/>
              </shiftr>
            </and>
          </arraysel>
          <varref fl="l19" loc="l,19,9,19,20" name="mips_cpu_harvard.register_file_output_A_decode" dtype_id="2"/>
        </contassign>
        <contassign fl="l20" loc="l,20,21,20,22" dtype_id="2">
          <arraysel fl="l20" loc="l,20,32,20,33" dtype_id="2">
            <varref fl="l20" loc="l,20,23,20,32" name="mips_cpu_harvard.register_file.registers" dtype_id="7"/>
            <and fl="c68" loc="c,68,45,68,46" dtype_id="15">
              <const fl="c68" loc="c,68,45,68,46" name="32&apos;h1f" dtype_id="2"/>
              <shiftr fl="c68" loc="c,68,45,68,46" dtype_id="15">
                <varref fl="c68" loc="c,68,27,68,45" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                <const fl="c68" loc="c,68,49,68,51" name="5&apos;h10" dtype_id="14"/>
              </shiftr>
            </and>
          </arraysel>
          <varref fl="l20" loc="l,20,9,20,20" name="mips_cpu_harvard.register_file_output_B_decode" dtype_id="2"/>
        </contassign>
        <contassign fl="c252" loc="c,252,22,252,23" dtype_id="2">
          <cond fl="c252" loc="c,252,43,252,44" dtype_id="2">
            <and fl="h67" loc="h,67,100,67,102" dtype_id="10">
              <and fl="h67" loc="h,67,60,67,62" dtype_id="10">
                <neq fl="h67" loc="h,67,54,67,56" dtype_id="10">
                  <const fl="h67" loc="h,67,57,67,58" name="5&apos;h0" dtype_id="15"/>
                  <and fl="c66" loc="c,66,40,66,41" dtype_id="15">
                    <const fl="c66" loc="c,66,40,66,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c66" loc="c,66,40,66,41" dtype_id="15">
                      <varref fl="c66" loc="c,66,22,66,40" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                      <const fl="c66" loc="c,66,44,66,46" name="5&apos;h15" dtype_id="14"/>
                    </shiftr>
                  </and>
                </neq>
                <eq fl="h67" loc="h,67,74,67,76" dtype_id="10">
                  <and fl="c66" loc="c,66,40,66,41" dtype_id="15">
                    <const fl="c66" loc="c,66,40,66,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c66" loc="c,66,40,66,41" dtype_id="15">
                      <varref fl="c66" loc="c,66,22,66,40" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                      <const fl="c66" loc="c,66,44,66,46" name="5&apos;h15" dtype_id="14"/>
                    </shiftr>
                  </and>
                  <ccast fl="h67" loc="h,67,77,67,98" dtype_id="15">
                    <varref fl="h67" loc="h,67,77,67,98" name="mips_cpu_harvard.write_register_memory" dtype_id="15"/>
                  </ccast>
                </eq>
              </and>
              <ccast fl="h67" loc="h,67,103,67,124" dtype_id="10">
                <varref fl="h67" loc="h,67,103,67,124" name="mips_cpu_harvard.register_write_memory" dtype_id="10"/>
              </ccast>
            </and>
            <varref fl="c252" loc="c,252,45,252,62" name="mips_cpu_harvard.ALU_output_memory" dtype_id="2"/>
            <varref fl="c252" loc="c,252,65,252,94" name="mips_cpu_harvard.register_file_output_A_decode" dtype_id="2"/>
          </cond>
          <varref fl="c252" loc="c,252,9,252,21" name="mips_cpu_harvard.comparator_1" dtype_id="2"/>
        </contassign>
        <contassign fl="c253" loc="c,253,22,253,23" dtype_id="2">
          <cond fl="c253" loc="c,253,43,253,44" dtype_id="2">
            <and fl="h68" loc="h,68,100,68,102" dtype_id="10">
              <and fl="h68" loc="h,68,60,68,62" dtype_id="10">
                <neq fl="h68" loc="h,68,54,68,56" dtype_id="10">
                  <const fl="h68" loc="h,68,57,68,58" name="5&apos;h0" dtype_id="15"/>
                  <and fl="c69" loc="c,69,40,69,41" dtype_id="15">
                    <const fl="c69" loc="c,69,40,69,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c69" loc="c,69,40,69,41" dtype_id="15">
                      <varref fl="c69" loc="c,69,22,69,40" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                      <const fl="c69" loc="c,69,44,69,46" name="5&apos;h10" dtype_id="14"/>
                    </shiftr>
                  </and>
                </neq>
                <eq fl="h68" loc="h,68,74,68,76" dtype_id="10">
                  <and fl="c69" loc="c,69,40,69,41" dtype_id="15">
                    <const fl="c69" loc="c,69,40,69,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c69" loc="c,69,40,69,41" dtype_id="15">
                      <varref fl="c69" loc="c,69,22,69,40" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                      <const fl="c69" loc="c,69,44,69,46" name="5&apos;h10" dtype_id="14"/>
                    </shiftr>
                  </and>
                  <ccast fl="h68" loc="h,68,77,68,98" dtype_id="15">
                    <varref fl="h68" loc="h,68,77,68,98" name="mips_cpu_harvard.write_register_memory" dtype_id="15"/>
                  </ccast>
                </eq>
              </and>
              <ccast fl="h68" loc="h,68,103,68,124" dtype_id="10">
                <varref fl="h68" loc="h,68,103,68,124" name="mips_cpu_harvard.register_write_memory" dtype_id="10"/>
              </ccast>
            </and>
            <varref fl="c253" loc="c,253,45,253,62" name="mips_cpu_harvard.ALU_output_memory" dtype_id="2"/>
            <varref fl="c253" loc="c,253,65,253,94" name="mips_cpu_harvard.register_file_output_B_decode" dtype_id="2"/>
          </cond>
          <varref fl="c253" loc="c,253,9,253,21" name="mips_cpu_harvard.comparator_2" dtype_id="2"/>
        </contassign>
        <comment fl="g9" loc="g,9,2,9,13" name="ALWAYS"/>
        <if fl="g10" loc="g,10,8,10,10">
          <and fl="g10" loc="g,10,8,10,10" dtype_id="2">
            <const fl="g10" loc="g,10,8,10,10" name="32&apos;h80000000" dtype_id="2"/>
            <varref fl="c63" loc="c,63,15,63,33" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
          </and>
          <assign fl="g32" loc="g,32,6,32,7" dtype_id="10">
            <const fl="g32" loc="g,32,8,32,9" name="1&apos;h0" dtype_id="10"/>
            <varref fl="g32" loc="g,32,5,32,6" name="mips_cpu_harvard.equal_decode" dtype_id="10"/>
          </assign>
          <if fl="g10" loc="g,10,8,10,10">
            <and fl="g10" loc="g,10,8,10,10" dtype_id="2">
              <const fl="g10" loc="g,10,8,10,10" name="32&apos;h40000000" dtype_id="2"/>
              <varref fl="c63" loc="c,63,15,63,33" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
            </and>
            <assign fl="g32" loc="g,32,6,32,7" dtype_id="10">
              <const fl="g32" loc="g,32,8,32,9" name="1&apos;h0" dtype_id="10"/>
              <varref fl="g32" loc="g,32,5,32,6" name="mips_cpu_harvard.equal_decode" dtype_id="10"/>
            </assign>
            <if fl="g10" loc="g,10,8,10,10">
              <and fl="g10" loc="g,10,8,10,10" dtype_id="2">
                <const fl="g10" loc="g,10,8,10,10" name="32&apos;h20000000" dtype_id="2"/>
                <varref fl="c63" loc="c,63,15,63,33" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
              </and>
              <assign fl="g32" loc="g,32,6,32,7" dtype_id="10">
                <const fl="g32" loc="g,32,8,32,9" name="1&apos;h0" dtype_id="10"/>
                <varref fl="g32" loc="g,32,5,32,6" name="mips_cpu_harvard.equal_decode" dtype_id="10"/>
              </assign>
              <if fl="g10" loc="g,10,8,10,10">
                <and fl="g10" loc="g,10,8,10,10" dtype_id="2">
                  <const fl="g10" loc="g,10,8,10,10" name="32&apos;h10000000" dtype_id="2"/>
                  <varref fl="c63" loc="c,63,15,63,33" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                </and>
                <assign fl="g29" loc="g,29,7,29,8" dtype_id="10">
                  <cond fl="g29" loc="g,29,21,29,22" dtype_id="17">
                    <and fl="g10" loc="g,10,8,10,10" dtype_id="2">
                      <const fl="g10" loc="g,10,8,10,10" name="32&apos;h8000000" dtype_id="2"/>
                      <varref fl="c63" loc="c,63,15,63,33" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                    </and>
                    <cond fl="g29" loc="g,29,21,29,22" dtype_id="17">
                      <and fl="g10" loc="g,10,8,10,10" dtype_id="2">
                        <const fl="g10" loc="g,10,8,10,10" name="32&apos;h4000000" dtype_id="2"/>
                        <varref fl="c63" loc="c,63,15,63,33" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                      </and>
                      <lts fl="g29" loc="g,29,21,29,22" dtype_id="17">
                        <const fl="g29" loc="g,29,31,29,32" name="32&apos;sh0" dtype_id="13"/>
                        <varref fl="g29" loc="g,29,18,29,19" name="mips_cpu_harvard.comparator_1" dtype_id="13"/>
                      </lts>
                      <gtes fl="g26" loc="g,26,20,26,22" dtype_id="17">
                        <const fl="g26" loc="g,26,31,26,32" name="32&apos;sh0" dtype_id="13"/>
                        <varref fl="g26" loc="g,26,17,26,18" name="mips_cpu_harvard.comparator_1" dtype_id="13"/>
                      </gtes>
                    </cond>
                    <cond fl="g23" loc="g,23,12,23,14" dtype_id="10">
                      <and fl="g10" loc="g,10,8,10,10" dtype_id="2">
                        <const fl="g10" loc="g,10,8,10,10" name="32&apos;h4000000" dtype_id="2"/>
                        <varref fl="c63" loc="c,63,15,63,33" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                      </and>
                      <neq fl="g23" loc="g,23,12,23,14" dtype_id="10">
                        <varref fl="g23" loc="g,23,10,23,11" name="mips_cpu_harvard.comparator_1" dtype_id="2"/>
                        <varref fl="g23" loc="g,23,15,23,16" name="mips_cpu_harvard.comparator_2" dtype_id="2"/>
                      </neq>
                      <eq fl="g20" loc="g,20,12,20,14" dtype_id="10">
                        <varref fl="g20" loc="g,20,10,20,11" name="mips_cpu_harvard.comparator_1" dtype_id="2"/>
                        <varref fl="g20" loc="g,20,15,20,16" name="mips_cpu_harvard.comparator_2" dtype_id="2"/>
                      </eq>
                    </cond>
                  </cond>
                  <varref fl="g29" loc="g,29,5,29,6" name="mips_cpu_harvard.equal_decode" dtype_id="10"/>
                </assign>
                <if fl="g10" loc="g,10,8,10,10">
                  <and fl="g10" loc="g,10,8,10,10" dtype_id="2">
                    <const fl="g10" loc="g,10,8,10,10" name="32&apos;h8000000" dtype_id="2"/>
                    <varref fl="c63" loc="c,63,15,63,33" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                  </and>
                  <assign fl="g32" loc="g,32,6,32,7" dtype_id="10">
                    <const fl="g32" loc="g,32,8,32,9" name="1&apos;h0" dtype_id="10"/>
                    <varref fl="g32" loc="g,32,5,32,6" name="mips_cpu_harvard.equal_decode" dtype_id="10"/>
                  </assign>
                  <if fl="g10" loc="g,10,8,10,10">
                    <and fl="g10" loc="g,10,8,10,10" dtype_id="2">
                      <const fl="g10" loc="g,10,8,10,10" name="32&apos;h4000000" dtype_id="2"/>
                      <varref fl="c63" loc="c,63,15,63,33" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                    </and>
                    <if fl="g12" loc="g,12,5,12,7">
                      <or fl="g12" loc="g,12,23,12,25" dtype_id="10">
                        <eq fl="g12" loc="g,12,11,12,13" dtype_id="10">
                          <const fl="g12" loc="g,12,14,12,22" name="5&apos;h1" dtype_id="15"/>
                          <and fl="c69" loc="c,69,40,69,41" dtype_id="15">
                            <const fl="c69" loc="c,69,40,69,41" name="32&apos;h1f" dtype_id="2"/>
                            <shiftr fl="c69" loc="c,69,40,69,41" dtype_id="15">
                              <varref fl="c69" loc="c,69,22,69,40" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                              <const fl="c69" loc="c,69,44,69,46" name="5&apos;h10" dtype_id="14"/>
                            </shiftr>
                          </and>
                        </eq>
                        <eq fl="g12" loc="g,12,29,12,31" dtype_id="10">
                          <const fl="g12" loc="g,12,32,12,40" name="5&apos;h11" dtype_id="15"/>
                          <and fl="c69" loc="c,69,40,69,41" dtype_id="15">
                            <const fl="c69" loc="c,69,40,69,41" name="32&apos;h1f" dtype_id="2"/>
                            <shiftr fl="c69" loc="c,69,40,69,41" dtype_id="15">
                              <varref fl="c69" loc="c,69,22,69,40" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                              <const fl="c69" loc="c,69,44,69,46" name="5&apos;h10" dtype_id="14"/>
                            </shiftr>
                          </and>
                        </eq>
                      </or>
                      <assign fl="g13" loc="g,13,8,13,9" dtype_id="10">
                        <ltes fl="g13" loc="g,13,21,13,23" dtype_id="17">
                          <const fl="g13" loc="g,13,32,13,33" name="32&apos;sh0" dtype_id="13"/>
                          <varref fl="g13" loc="g,13,18,13,19" name="mips_cpu_harvard.comparator_1" dtype_id="13"/>
                        </ltes>
                        <varref fl="g13" loc="g,13,6,13,7" name="mips_cpu_harvard.equal_decode" dtype_id="10"/>
                      </assign>
                      <if fl="g15" loc="g,15,10,15,12">
                        <or fl="g15" loc="g,15,28,15,30" dtype_id="10">
                          <eq fl="g15" loc="g,15,16,15,18" dtype_id="10">
                            <const fl="g15" loc="g,15,19,15,27" name="5&apos;h0" dtype_id="15"/>
                            <and fl="c69" loc="c,69,40,69,41" dtype_id="15">
                              <const fl="c69" loc="c,69,40,69,41" name="32&apos;h1f" dtype_id="2"/>
                              <shiftr fl="c69" loc="c,69,40,69,41" dtype_id="15">
                                <varref fl="c69" loc="c,69,22,69,40" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                                <const fl="c69" loc="c,69,44,69,46" name="5&apos;h10" dtype_id="14"/>
                              </shiftr>
                            </and>
                          </eq>
                          <eq fl="g15" loc="g,15,34,15,36" dtype_id="10">
                            <const fl="g15" loc="g,15,37,15,45" name="5&apos;h10" dtype_id="15"/>
                            <and fl="c69" loc="c,69,40,69,41" dtype_id="15">
                              <const fl="c69" loc="c,69,40,69,41" name="32&apos;h1f" dtype_id="2"/>
                              <shiftr fl="c69" loc="c,69,40,69,41" dtype_id="15">
                                <varref fl="c69" loc="c,69,22,69,40" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                                <const fl="c69" loc="c,69,44,69,46" name="5&apos;h10" dtype_id="14"/>
                              </shiftr>
                            </and>
                          </eq>
                        </or>
                        <assign fl="g16" loc="g,16,8,16,9" dtype_id="10">
                          <gts fl="g16" loc="g,16,21,16,22" dtype_id="17">
                            <const fl="g16" loc="g,16,31,16,32" name="32&apos;sh0" dtype_id="13"/>
                            <varref fl="g16" loc="g,16,18,16,19" name="mips_cpu_harvard.comparator_1" dtype_id="13"/>
                          </gts>
                          <varref fl="g16" loc="g,16,6,16,7" name="mips_cpu_harvard.equal_decode" dtype_id="10"/>
                        </assign>
                      </if>
                    </if>
                    <assign fl="g32" loc="g,32,6,32,7" dtype_id="10">
                      <const fl="g32" loc="g,32,8,32,9" name="1&apos;h0" dtype_id="10"/>
                      <varref fl="g32" loc="g,32,5,32,6" name="mips_cpu_harvard.equal_decode" dtype_id="10"/>
                    </assign>
                  </if>
                </if>
              </if>
            </if>
          </if>
        </if>
        <contassign fl="c266" loc="c,266,36,266,37" dtype_id="10">
          <and fl="c266" loc="c,266,52,266,53" dtype_id="10">
            <ccast fl="c266" loc="c,266,38,266,51" dtype_id="10">
              <varref fl="c266" loc="c,266,38,266,51" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
            </ccast>
            <ccast fl="c266" loc="c,266,54,266,66" dtype_id="10">
              <varref fl="c266" loc="c,266,54,266,66" name="mips_cpu_harvard.equal_decode" dtype_id="10"/>
            </ccast>
          </and>
          <varref fl="c266" loc="c,266,9,266,35" name="mips_cpu_harvard.program_counter_src_decode" dtype_id="10"/>
        </contassign>
        <contassign fl="i13" loc="i,13,18,13,19" dtype_id="2">
          <cond fl="i13" loc="i,13,30,13,31" dtype_id="2">
            <ccast fl="i13" loc="i,13,21,13,28" dtype_id="10">
              <varref fl="i13" loc="i,13,21,13,28" name="mips_cpu_harvard.program_counter_src_decode" dtype_id="10"/>
            </ccast>
            <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
              <shiftl fl="c268" loc="c,268,49,268,51" dtype_id="2">
                <varref fl="c268" loc="c,268,33,268,48" name="mips_cpu_harvard.sign_imm_decode" dtype_id="2"/>
                <const fl="c268" loc="c,268,52,268,53" name="32&apos;sh2" dtype_id="13"/>
              </shiftl>
              <varref fl="d7" loc="d,7,16,7,17" name="mips_cpu_harvard.program_counter_plus_four_decode" dtype_id="2"/>
            </add>
            <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
              <ccast fl="c206" loc="c,206,6,206,7" dtype_id="2">
                <const fl="c206" loc="c,206,6,206,7" name="32&apos;h4" dtype_id="2"/>
              </ccast>
              <varref fl="d7" loc="d,7,12,7,13" name="mips_cpu_harvard.program_counter_fetch" dtype_id="2"/>
            </add>
          </cond>
          <varref fl="i13" loc="i,13,9,13,17" name="mips_cpu_harvard.program_counter_mux_1_out" dtype_id="2"/>
        </contassign>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,24" name="_eval">
        <ccall fl="c468" loc="c,468,22,468,23"/>
        <assign fl="c468" loc="c,468,22,468,23" dtype_id="9">
          <or fl="c468" loc="c,468,22,468,23" dtype_id="9">
            <const fl="c468" loc="c,468,22,468,23" name="32&apos;h2" dtype_id="2"/>
            <varref fl="c468" loc="c,468,22,468,23" name="__Vm_traceActivity" dtype_id="9"/>
          </or>
          <varref fl="c468" loc="c,468,22,468,23" name="__Vm_traceActivity" dtype_id="9"/>
        </assign>
        <if fl="k13" loc="k,13,12,13,13">
          <or fl="k13" loc="k,13,27,13,34" dtype_id="10">
            <and fl="k13" loc="k,13,14,13,21" dtype_id="10">
              <ccast fl="k13" loc="k,13,14,13,21" dtype_id="10">
                <varref fl="k13" loc="k,13,14,13,21" name="mips_cpu_harvard.internal_clk" dtype_id="10"/>
              </ccast>
              <not fl="k13" loc="k,13,14,13,21" dtype_id="10">
                <ccast fl="k13" loc="k,13,14,13,21" dtype_id="10">
                  <varref fl="k13" loc="k,13,14,13,21" name="__Vclklast__TOP__mips_cpu_harvard.internal_clk" dtype_id="10"/>
                </ccast>
              </not>
            </and>
            <and fl="k13" loc="k,13,27,13,34" dtype_id="10">
              <ccast fl="k13" loc="k,13,27,13,34" dtype_id="10">
                <varref fl="k13" loc="k,13,27,13,34" name="reset" dtype_id="10"/>
              </ccast>
              <not fl="k13" loc="k,13,27,13,34" dtype_id="10">
                <ccast fl="k13" loc="k,13,27,13,34" dtype_id="10">
                  <varref fl="k13" loc="k,13,27,13,34" name="__Vclklast__TOP__reset" dtype_id="10"/>
                </ccast>
              </not>
            </and>
          </or>
          <ccall fl="n51" loc="n,51,4,51,21"/>
          <assign fl="n51" loc="n,51,4,51,21" dtype_id="9">
            <or fl="n51" loc="n,51,4,51,21" dtype_id="9">
              <const fl="n51" loc="n,51,4,51,21" name="32&apos;h4" dtype_id="2"/>
              <varref fl="n51" loc="n,51,4,51,21" name="__Vm_traceActivity" dtype_id="9"/>
            </or>
            <varref fl="n51" loc="n,51,4,51,21" name="__Vm_traceActivity" dtype_id="9"/>
          </assign>
        </if>
        <if fl="l30" loc="l,30,12,30,13">
          <and fl="l30" loc="l,30,14,30,21" dtype_id="10">
            <not fl="l30" loc="l,30,14,30,21" dtype_id="10">
              <ccast fl="l30" loc="l,30,14,30,21" dtype_id="10">
                <varref fl="l30" loc="l,30,14,30,21" name="mips_cpu_harvard.internal_clk" dtype_id="10"/>
              </ccast>
            </not>
            <ccast fl="l30" loc="l,30,14,30,21" dtype_id="10">
              <varref fl="l30" loc="l,30,14,30,21" name="__Vclklast__TOP__mips_cpu_harvard.internal_clk" dtype_id="10"/>
            </ccast>
          </and>
          <ccall fl="l36" loc="l,36,4,36,10"/>
          <assign fl="l36" loc="l,36,4,36,10" dtype_id="9">
            <or fl="l36" loc="l,36,4,36,10" dtype_id="9">
              <const fl="l36" loc="l,36,4,36,10" name="32&apos;h8" dtype_id="2"/>
              <varref fl="l36" loc="l,36,4,36,10" name="__Vm_traceActivity" dtype_id="9"/>
            </or>
            <varref fl="l36" loc="l,36,4,36,10" name="__Vm_traceActivity" dtype_id="9"/>
          </assign>
        </if>
        <if fl="k13" loc="k,13,12,13,13">
          <or fl="k13" loc="k,13,27,13,34" dtype_id="10">
            <and fl="k13" loc="k,13,14,13,21" dtype_id="10">
              <ccast fl="k13" loc="k,13,14,13,21" dtype_id="10">
                <varref fl="k13" loc="k,13,14,13,21" name="mips_cpu_harvard.internal_clk" dtype_id="10"/>
              </ccast>
              <not fl="k13" loc="k,13,14,13,21" dtype_id="10">
                <ccast fl="k13" loc="k,13,14,13,21" dtype_id="10">
                  <varref fl="k13" loc="k,13,14,13,21" name="__Vclklast__TOP__mips_cpu_harvard.internal_clk" dtype_id="10"/>
                </ccast>
              </not>
            </and>
            <and fl="k13" loc="k,13,27,13,34" dtype_id="10">
              <ccast fl="k13" loc="k,13,27,13,34" dtype_id="10">
                <varref fl="k13" loc="k,13,27,13,34" name="reset" dtype_id="10"/>
              </ccast>
              <not fl="k13" loc="k,13,27,13,34" dtype_id="10">
                <ccast fl="k13" loc="k,13,27,13,34" dtype_id="10">
                  <varref fl="k13" loc="k,13,27,13,34" name="__Vclklast__TOP__reset" dtype_id="10"/>
                </ccast>
              </not>
            </and>
          </or>
          <ccall fl="p40" loc="p,40,4,40,27"/>
          <assign fl="p40" loc="p,40,4,40,27" dtype_id="9">
            <or fl="p40" loc="p,40,4,40,27" dtype_id="9">
              <const fl="p40" loc="p,40,4,40,27" name="32&apos;h10" dtype_id="2"/>
              <varref fl="p40" loc="p,40,4,40,27" name="__Vm_traceActivity" dtype_id="9"/>
            </or>
            <varref fl="p40" loc="p,40,4,40,27" name="__Vm_traceActivity" dtype_id="9"/>
          </assign>
        </if>
        <if fl="l30" loc="l,30,12,30,13">
          <or fl="k13" loc="k,13,27,13,34" dtype_id="10">
            <xor fl="k13" loc="k,13,14,13,21" dtype_id="10">
              <ccast fl="k13" loc="k,13,14,13,21" dtype_id="10">
                <varref fl="k13" loc="k,13,14,13,21" name="mips_cpu_harvard.internal_clk" dtype_id="10"/>
              </ccast>
              <ccast fl="k13" loc="k,13,14,13,21" dtype_id="10">
                <varref fl="k13" loc="k,13,14,13,21" name="__Vclklast__TOP__mips_cpu_harvard.internal_clk" dtype_id="10"/>
              </ccast>
            </xor>
            <and fl="k13" loc="k,13,27,13,34" dtype_id="10">
              <ccast fl="k13" loc="k,13,27,13,34" dtype_id="10">
                <varref fl="k13" loc="k,13,27,13,34" name="reset" dtype_id="10"/>
              </ccast>
              <not fl="k13" loc="k,13,27,13,34" dtype_id="10">
                <ccast fl="k13" loc="k,13,27,13,34" dtype_id="10">
                  <varref fl="k13" loc="k,13,27,13,34" name="__Vclklast__TOP__reset" dtype_id="10"/>
                </ccast>
              </not>
            </and>
          </or>
          <ccall fl="l19" loc="l,19,21,19,22"/>
          <assign fl="l19" loc="l,19,21,19,22" dtype_id="9">
            <or fl="l19" loc="l,19,21,19,22" dtype_id="9">
              <const fl="l19" loc="l,19,21,19,22" name="32&apos;h20" dtype_id="2"/>
              <varref fl="l19" loc="l,19,21,19,22" name="__Vm_traceActivity" dtype_id="9"/>
            </or>
            <varref fl="l19" loc="l,19,21,19,22" name="__Vm_traceActivity" dtype_id="9"/>
          </assign>
        </if>
        <assign fl="c27" loc="c,27,8,27,20" dtype_id="10">
          <varref fl="c27" loc="c,27,8,27,20" name="mips_cpu_harvard.internal_clk" dtype_id="10"/>
          <varref fl="c27" loc="c,27,8,27,20" name="__Vclklast__TOP__mips_cpu_harvard.internal_clk" dtype_id="10"/>
        </assign>
        <assign fl="c8" loc="c,8,14,8,19" dtype_id="10">
          <varref fl="c8" loc="c,8,14,8,19" name="reset" dtype_id="10"/>
          <varref fl="c8" loc="c,8,14,8,19" name="__Vclklast__TOP__reset" dtype_id="10"/>
        </assign>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,24" name="_eval_initial">
        <assign fl="c27" loc="c,27,8,27,20" dtype_id="10">
          <varref fl="c27" loc="c,27,8,27,20" name="mips_cpu_harvard.internal_clk" dtype_id="10"/>
          <varref fl="c27" loc="c,27,8,27,20" name="__Vclklast__TOP__mips_cpu_harvard.internal_clk" dtype_id="10"/>
        </assign>
        <assign fl="c8" loc="c,8,14,8,19" dtype_id="10">
          <varref fl="c8" loc="c,8,14,8,19" name="reset" dtype_id="10"/>
          <varref fl="c8" loc="c,8,14,8,19" name="__Vclklast__TOP__reset" dtype_id="10"/>
        </assign>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,24" name="final">
        <cstmt fl="c5" loc="c,5,8,5,24">
          <text fl="c5" loc="c,5,8,5,24"/>
        </cstmt>
        <cstmt fl="c5" loc="c,5,8,5,24">
          <text fl="c5" loc="c,5,8,5,24"/>
        </cstmt>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,24" name="_eval_settle">
        <ccall fl="c468" loc="c,468,22,468,23"/>
        <assign fl="c468" loc="c,468,22,468,23" dtype_id="9">
          <or fl="c468" loc="c,468,22,468,23" dtype_id="9">
            <const fl="c468" loc="c,468,22,468,23" name="32&apos;h1" dtype_id="2"/>
            <varref fl="c468" loc="c,468,22,468,23" name="__Vm_traceActivity" dtype_id="9"/>
          </or>
          <varref fl="c468" loc="c,468,22,468,23" name="__Vm_traceActivity" dtype_id="9"/>
        </assign>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,24" name="_change_request">
        <changedet fl="c5" loc="c,5,8,5,24"/>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,24" name="traceFullThis__1">
        <traceinc fl="c27" loc="c,27,8,27,20" dtype_id="1">
          <varref fl="c27" loc="c,27,8,27,20" name="mips_cpu_harvard.internal_clk" dtype_id="10"/>
        </traceinc>
        <traceinc fl="l28" loc="l,28,8,28,26" dtype_id="1">
          <and fl="l29" loc="l,29,34,29,35" dtype_id="10">
            <const fl="l29" loc="l,29,34,29,35" name="32&apos;h1" dtype_id="2"/>
            <not fl="l29" loc="l,29,34,29,35" dtype_id="10">
              <ccast fl="l29" loc="l,29,30,29,33" dtype_id="10">
                <varref fl="l29" loc="l,29,30,29,33" name="mips_cpu_harvard.internal_clk" dtype_id="10"/>
              </ccast>
            </not>
          </and>
        </traceinc>
        <traceinc fl="c58" loc="c,58,18,58,47" dtype_id="2">
          <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
            <shiftl fl="c268" loc="c,268,49,268,51" dtype_id="2">
              <varref fl="c268" loc="c,268,33,268,48" name="mips_cpu_harvard.sign_imm_decode" dtype_id="2"/>
              <const fl="c268" loc="c,268,52,268,53" name="32&apos;sh2" dtype_id="13"/>
            </shiftl>
            <varref fl="d7" loc="d,7,16,7,17" name="mips_cpu_harvard.program_counter_plus_four_decode" dtype_id="2"/>
          </add>
        </traceinc>
        <traceinc fl="c79" loc="c,79,18,79,39" dtype_id="2">
          <shiftl fl="c268" loc="c,268,49,268,51" dtype_id="2">
            <varref fl="c268" loc="c,268,33,268,48" name="mips_cpu_harvard.sign_imm_decode" dtype_id="2"/>
            <const fl="c268" loc="c,268,52,268,53" name="32&apos;sh2" dtype_id="13"/>
          </shiftl>
        </traceinc>
        <traceinc fl="c84" loc="c,84,18,84,33" dtype_id="2">
          <varref fl="c84" loc="c,84,18,84,33" name="mips_cpu_harvard.sign_imm_decode" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c31" loc="c,31,15,31,36" dtype_id="2">
          <cond fl="i13" loc="i,13,30,13,31" dtype_id="2">
            <ccast fl="i13" loc="i,13,21,13,28" dtype_id="10">
              <varref fl="i13" loc="i,13,21,13,28" name="mips_cpu_harvard.program_counter_multiplexer_jump_memory" dtype_id="10"/>
            </ccast>
            <cond fl="i13" loc="i,13,30,13,31" dtype_id="2">
              <ccast fl="i13" loc="i,13,21,13,28" dtype_id="10">
                <varref fl="i13" loc="i,13,21,13,28" name="mips_cpu_harvard.register_file_memory_mux_control_execute" dtype_id="10"/>
              </ccast>
              <varref fl="i13" loc="i,13,32,13,39" name="mips_cpu_harvard.j_program_counter_execute" dtype_id="2"/>
              <varref fl="i13" loc="i,13,42,13,49" name="mips_cpu_harvard.ALU_output_memory" dtype_id="2"/>
            </cond>
            <cond fl="i13" loc="i,13,30,13,31" dtype_id="2">
              <ccast fl="i13" loc="i,13,21,13,28" dtype_id="10">
                <varref fl="i13" loc="i,13,21,13,28" name="mips_cpu_harvard.program_counter_src_decode" dtype_id="10"/>
              </ccast>
              <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
                <shiftl fl="c268" loc="c,268,49,268,51" dtype_id="2">
                  <varref fl="c268" loc="c,268,33,268,48" name="mips_cpu_harvard.sign_imm_decode" dtype_id="2"/>
                  <const fl="c268" loc="c,268,52,268,53" name="32&apos;sh2" dtype_id="13"/>
                </shiftl>
                <varref fl="d7" loc="d,7,16,7,17" name="mips_cpu_harvard.program_counter_plus_four_decode" dtype_id="2"/>
              </add>
              <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
                <ccast fl="c206" loc="c,206,6,206,7" dtype_id="2">
                  <const fl="c206" loc="c,206,6,206,7" name="32&apos;h4" dtype_id="2"/>
                </ccast>
                <varref fl="d7" loc="d,7,12,7,13" name="mips_cpu_harvard.program_counter_fetch" dtype_id="2"/>
              </add>
            </cond>
          </cond>
        </traceinc>
        <traceinc fl="c35" loc="c,35,15,35,40" dtype_id="2">
          <cond fl="i13" loc="i,13,30,13,31" dtype_id="2">
            <ccast fl="i13" loc="i,13,21,13,28" dtype_id="10">
              <varref fl="i13" loc="i,13,21,13,28" name="mips_cpu_harvard.program_counter_src_decode" dtype_id="10"/>
            </ccast>
            <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
              <shiftl fl="c268" loc="c,268,49,268,51" dtype_id="2">
                <varref fl="c268" loc="c,268,33,268,48" name="mips_cpu_harvard.sign_imm_decode" dtype_id="2"/>
                <const fl="c268" loc="c,268,52,268,53" name="32&apos;sh2" dtype_id="13"/>
              </shiftl>
              <varref fl="d7" loc="d,7,16,7,17" name="mips_cpu_harvard.program_counter_plus_four_decode" dtype_id="2"/>
            </add>
            <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
              <ccast fl="c206" loc="c,206,6,206,7" dtype_id="2">
                <const fl="c206" loc="c,206,6,206,7" name="32&apos;h4" dtype_id="2"/>
              </ccast>
              <varref fl="d7" loc="d,7,12,7,13" name="mips_cpu_harvard.program_counter_fetch" dtype_id="2"/>
            </add>
          </cond>
        </traceinc>
        <traceinc fl="c82" loc="c,82,18,82,30" dtype_id="2">
          <cond fl="c254" loc="c,254,43,254,44" dtype_id="2">
            <ccast fl="c254" loc="c,254,24,254,42" dtype_id="10">
              <varref fl="c254" loc="c,254,24,254,42" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="10"/>
            </ccast>
            <varref fl="c254" loc="c,254,45,254,75" name="mips_cpu_harvard.register_file.LO_reg" dtype_id="2"/>
            <varref fl="c254" loc="c,254,78,254,107" name="mips_cpu_harvard.register_file_output_A_decode" dtype_id="2"/>
          </cond>
        </traceinc>
        <traceinc fl="c83" loc="c,83,18,83,30" dtype_id="2">
          <cond fl="c255" loc="c,255,43,255,44" dtype_id="2">
            <ccast fl="c255" loc="c,255,24,255,42" dtype_id="10">
              <varref fl="c255" loc="c,255,24,255,42" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="10"/>
            </ccast>
            <varref fl="c255" loc="c,255,45,255,75" name="mips_cpu_harvard.register_file.HI_reg" dtype_id="2"/>
            <varref fl="c255" loc="c,255,78,255,107" name="mips_cpu_harvard.register_file_output_B_decode" dtype_id="2"/>
          </cond>
        </traceinc>
        <traceinc fl="c40" loc="c,40,14,40,35" dtype_id="1">
          <varref fl="c40" loc="c,40,14,40,35" name="mips_cpu_harvard.register_write_decode" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c41" loc="c,41,14,41,39" dtype_id="1">
          <varref fl="c41" loc="c,41,14,41,39" name="mips_cpu_harvard.memory_to_register_decode" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c42" loc="c,42,14,42,33" dtype_id="1">
          <varref fl="c42" loc="c,42,14,42,33" name="mips_cpu_harvard.memory_write_decode" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c43" loc="c,43,14,43,30" dtype_id="3">
          <varref fl="c43" loc="c,43,14,43,30" name="mips_cpu_harvard.ALU_src_B_decode" dtype_id="16"/>
        </traceinc>
        <traceinc fl="c44" loc="c,44,14,44,41" dtype_id="3">
          <varref fl="c44" loc="c,44,14,44,41" name="mips_cpu_harvard.register_destination_decode" dtype_id="16"/>
        </traceinc>
        <traceinc fl="c45" loc="c,45,14,45,27" dtype_id="1">
          <varref fl="c45" loc="c,45,14,45,27" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c47" loc="c,47,14,47,33" dtype_id="4">
          <varref fl="c47" loc="c,47,14,47,33" name="mips_cpu_harvard.ALU_function_decode" dtype_id="20"/>
        </traceinc>
        <traceinc fl="c48" loc="c,48,10,48,49" dtype_id="1">
          <varref fl="c48" loc="c,48,10,48,49" name="mips_cpu_harvard.program_counter_multiplexer_jump_decode" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c50" loc="c,50,9,50,27" dtype_id="1">
          <varref fl="c50" loc="c,50,9,50,27" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c51" loc="c,51,9,51,29" dtype_id="1">
          <varref fl="c51" loc="c,51,9,51,29" name="mips_cpu_harvard.j_instruction_decode" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c52" loc="c,52,9,52,33" dtype_id="1">
          <varref fl="c52" loc="c,52,9,52,33" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c53" loc="c,53,9,53,33" dtype_id="1">
          <varref fl="c53" loc="c,53,9,53,33" name="mips_cpu_harvard.LO_register_write_decode" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c93" loc="c,93,18,93,40" dtype_id="5">
          <varref fl="c93" loc="c,93,18,93,40" name="mips_cpu_harvard.write_register_execute" dtype_id="15"/>
        </traceinc>
        <traceinc fl="c107" loc="c,107,18,107,35" dtype_id="2">
          <varref fl="c107" loc="c,107,18,107,35" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c108" loc="c,108,18,108,35" dtype_id="2">
          <varref fl="c108" loc="c,108,18,108,35" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c110" loc="c,110,18,110,36" dtype_id="2">
          <varref fl="c110" loc="c,110,18,110,36" name="mips_cpu_harvard.ALU_output_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c111" loc="c,111,18,111,39" dtype_id="2">
          <varref fl="c111" loc="c,111,18,111,39" name="mips_cpu_harvard.ALU_HI_output_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c112" loc="c,112,18,112,39" dtype_id="2">
          <varref fl="c112" loc="c,112,18,112,39" name="mips_cpu_harvard.ALU_LO_output_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c150" loc="c,150,15,150,31" dtype_id="2">
          <varref fl="c150" loc="c,150,15,150,31" name="mips_cpu_harvard.result_writeback" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c157" loc="c,157,14,157,25" dtype_id="1">
          <varref fl="c157" loc="c,157,14,157,25" name="mips_cpu_harvard.stall_fetch" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c158" loc="c,158,14,158,26" dtype_id="1">
          <varref fl="c158" loc="c,158,14,158,26" name="mips_cpu_harvard.stall_decode" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c161" loc="c,161,14,161,36" dtype_id="1">
          <varref fl="c161" loc="c,161,14,161,36" name="mips_cpu_harvard.flush_execute_register" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c162" loc="c,162,14,162,31" dtype_id="6">
          <varref fl="c162" loc="c,162,14,162,31" name="mips_cpu_harvard.forward_A_execute" dtype_id="19"/>
        </traceinc>
        <traceinc fl="c163" loc="c,163,14,163,31" dtype_id="6">
          <varref fl="c163" loc="c,163,14,163,31" name="mips_cpu_harvard.forward_B_execute" dtype_id="19"/>
        </traceinc>
        <traceinc fl="f19" loc="f,19,14,19,16" dtype_id="4">
          <varref fl="f19" loc="f,19,14,19,16" name="mips_cpu_harvard.control_unit.op" dtype_id="20"/>
        </traceinc>
        <traceinc fl="f20" loc="f,20,14,20,16" dtype_id="5">
          <varref fl="f20" loc="f,20,14,20,16" name="mips_cpu_harvard.control_unit.rt" dtype_id="15"/>
        </traceinc>
        <traceinc fl="f21" loc="f,21,14,21,19" dtype_id="4">
          <varref fl="f21" loc="f,21,14,21,19" name="mips_cpu_harvard.control_unit.funct" dtype_id="20"/>
        </traceinc>
        <traceinc fl="q21" loc="q,21,15,21,30" dtype_id="2">
          <varref fl="q21" loc="q,21,15,21,30" name="mips_cpu_harvard.alu_input_mux.src_mux_input_0" dtype_id="2"/>
        </traceinc>
        <traceinc fl="e14" loc="e,14,14,14,26" dtype_id="5">
          <and fl="e21" loc="e,21,31,21,32" dtype_id="15">
            <const fl="e21" loc="e,21,31,21,32" name="32&apos;h1f" dtype_id="2"/>
            <shiftr fl="e21" loc="e,21,31,21,32" dtype_id="15">
              <varref fl="e21" loc="e,21,24,21,31" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="2"/>
              <const fl="e21" loc="e,21,35,21,36" name="5&apos;h6" dtype_id="14"/>
            </shiftr>
          </and>
        </traceinc>
        <traceinc fl="e15" loc="e,15,15,15,35" dtype_id="8">
          <or fl="e22" loc="e,22,55,22,56" dtype_id="8">
            <shiftl fl="e22" loc="e,22,55,22,56" dtype_id="8">
              <ccast fl="e22" loc="e,22,55,22,56" dtype_id="8">
                <ccast fl="e22" loc="e,22,38,22,39" dtype_id="2">
                  <negate fl="e22" loc="e,22,38,22,39" dtype_id="2">
                    <ccast fl="e22" loc="e,22,47,22,48" dtype_id="10">
                      <and fl="e22" loc="e,22,47,22,48" dtype_id="10">
                        <const fl="e22" loc="e,22,47,22,48" name="32&apos;h1" dtype_id="2"/>
                        <shiftr fl="e22" loc="e,22,47,22,48" dtype_id="10">
                          <varref fl="e22" loc="e,22,40,22,47" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="2"/>
                          <const fl="e22" loc="e,22,48,22,50" name="5&apos;h1f" dtype_id="14"/>
                        </shiftr>
                      </and>
                    </ccast>
                  </negate>
                </ccast>
              </ccast>
              <const fl="e22" loc="e,22,55,22,56" name="32&apos;h20" dtype_id="2"/>
            </shiftl>
            <ccast fl="e22" loc="e,22,55,22,56" dtype_id="8">
              <ccast fl="e22" loc="e,22,57,22,64" dtype_id="2">
                <varref fl="e22" loc="e,22,57,22,64" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="2"/>
              </ccast>
            </ccast>
          </or>
        </traceinc>
        <traceinc fl="e16" loc="e,16,15,16,35" dtype_id="8">
          <or fl="e23" loc="e,23,55,23,56" dtype_id="8">
            <shiftl fl="e23" loc="e,23,55,23,56" dtype_id="8">
              <ccast fl="e23" loc="e,23,55,23,56" dtype_id="8">
                <ccast fl="e23" loc="e,23,38,23,39" dtype_id="2">
                  <negate fl="e23" loc="e,23,38,23,39" dtype_id="2">
                    <ccast fl="e23" loc="e,23,47,23,48" dtype_id="10">
                      <and fl="e23" loc="e,23,47,23,48" dtype_id="10">
                        <const fl="e23" loc="e,23,47,23,48" name="32&apos;h1" dtype_id="2"/>
                        <shiftr fl="e23" loc="e,23,47,23,48" dtype_id="10">
                          <varref fl="e23" loc="e,23,40,23,47" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
                          <const fl="e23" loc="e,23,48,23,50" name="5&apos;h1f" dtype_id="14"/>
                        </shiftr>
                      </and>
                    </ccast>
                  </negate>
                </ccast>
              </ccast>
              <const fl="e23" loc="e,23,55,23,56" name="32&apos;h20" dtype_id="2"/>
            </shiftl>
            <ccast fl="e23" loc="e,23,55,23,56" dtype_id="8">
              <ccast fl="e23" loc="e,23,57,23,64" dtype_id="2">
                <varref fl="e23" loc="e,23,57,23,64" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
              </ccast>
            </ccast>
          </or>
        </traceinc>
        <traceinc fl="e17" loc="e,17,15,17,31" dtype_id="8">
          <ccast fl="e24" loc="e,24,45,24,46" dtype_id="8">
            <ccast fl="e24" loc="e,24,47,24,54" dtype_id="2">
              <varref fl="e24" loc="e,24,47,24,54" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="2"/>
            </ccast>
          </ccast>
        </traceinc>
        <traceinc fl="e18" loc="e,18,15,18,31" dtype_id="8">
          <ccast fl="e25" loc="e,25,44,25,45" dtype_id="8">
            <ccast fl="e25" loc="e,25,46,25,53" dtype_id="2">
              <varref fl="e25" loc="e,25,46,25,53" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
            </ccast>
          </ccast>
        </traceinc>
        <traceinc fl="e19" loc="e,19,15,19,31" dtype_id="8">
          <varref fl="e19" loc="e,19,15,19,31" name="mips_cpu_harvard.alu.ALU_HI_LO_output" dtype_id="8"/>
        </traceinc>
        <traceinc fl="h31" loc="h,31,8,31,15" dtype_id="1">
          <varref fl="h31" loc="h,31,8,31,15" name="mips_cpu_harvard.hazard_unit.lwstall" dtype_id="10"/>
        </traceinc>
        <traceinc fl="h32" loc="h,32,8,32,19" dtype_id="1">
          <varref fl="h32" loc="h,32,8,32,19" name="mips_cpu_harvard.hazard_unit.branchstall" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c39" loc="c,39,14,39,40" dtype_id="1">
          <varref fl="c39" loc="c,39,14,39,40" name="mips_cpu_harvard.program_counter_src_decode" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c46" loc="c,46,14,46,26" dtype_id="1">
          <varref fl="c46" loc="c,46,14,46,26" name="mips_cpu_harvard.equal_decode" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c80" loc="c,80,18,80,47" dtype_id="2">
          <varref fl="c80" loc="c,80,18,80,47" name="mips_cpu_harvard.register_file_output_A_decode" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c81" loc="c,81,18,81,47" dtype_id="2">
          <varref fl="c81" loc="c,81,18,81,47" name="mips_cpu_harvard.register_file_output_B_decode" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c85" loc="c,85,16,85,28" dtype_id="2">
          <varref fl="c85" loc="c,85,16,85,28" name="mips_cpu_harvard.comparator_1" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c86" loc="c,86,16,86,28" dtype_id="2">
          <varref fl="c86" loc="c,86,16,86,28" name="mips_cpu_harvard.comparator_2" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c32" loc="c,32,15,32,36" dtype_id="2">
          <varref fl="c32" loc="c,32,15,32,36" name="mips_cpu_harvard.program_counter_fetch" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c33" loc="c,33,15,33,46" dtype_id="2">
          <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
            <ccast fl="c206" loc="c,206,6,206,7" dtype_id="2">
              <const fl="c206" loc="c,206,6,206,7" name="32&apos;h4" dtype_id="2"/>
            </ccast>
            <varref fl="d7" loc="d,7,12,7,13" name="mips_cpu_harvard.program_counter_fetch" dtype_id="2"/>
          </add>
        </traceinc>
        <traceinc fl="c36" loc="c,36,11,36,15" dtype_id="1">
          <eq fl="k11" loc="k,11,26,11,28" dtype_id="10">
            <const fl="k11" loc="k,11,29,11,30" name="32&apos;sh0" dtype_id="13"/>
            <varref fl="k11" loc="k,11,11,11,25" name="mips_cpu_harvard.program_counter_fetch" dtype_id="2"/>
          </eq>
        </traceinc>
        <traceinc fl="c59" loc="c,59,18,59,36" dtype_id="2">
          <varref fl="c59" loc="c,59,18,59,36" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c60" loc="c,60,18,60,50" dtype_id="2">
          <varref fl="c60" loc="c,60,18,60,50" name="mips_cpu_harvard.program_counter_plus_four_decode" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c62" loc="c,62,15,62,17" dtype_id="4">
          <and fl="c63" loc="c,63,33,63,34" dtype_id="20">
            <const fl="c63" loc="c,63,33,63,34" name="32&apos;h3f" dtype_id="2"/>
            <shiftr fl="c63" loc="c,63,33,63,34" dtype_id="20">
              <varref fl="c63" loc="c,63,15,63,33" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
              <const fl="c63" loc="c,63,37,63,39" name="5&apos;h1a" dtype_id="14"/>
            </shiftr>
          </and>
        </traceinc>
        <traceinc fl="c64" loc="c,64,18,64,32" dtype_id="5">
          <and fl="c65" loc="c,65,45,65,46" dtype_id="15">
            <const fl="c65" loc="c,65,45,65,46" name="32&apos;h1f" dtype_id="2"/>
            <shiftr fl="c65" loc="c,65,45,65,46" dtype_id="15">
              <varref fl="c65" loc="c,65,27,65,45" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
              <const fl="c65" loc="c,65,49,65,51" name="5&apos;h15" dtype_id="14"/>
            </shiftr>
          </and>
        </traceinc>
        <traceinc fl="c67" loc="c,67,18,67,32" dtype_id="5">
          <and fl="c68" loc="c,68,45,68,46" dtype_id="15">
            <const fl="c68" loc="c,68,45,68,46" name="32&apos;h1f" dtype_id="2"/>
            <shiftr fl="c68" loc="c,68,45,68,46" dtype_id="15">
              <varref fl="c68" loc="c,68,27,68,45" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
              <const fl="c68" loc="c,68,49,68,51" name="5&apos;h10" dtype_id="14"/>
            </shiftr>
          </and>
        </traceinc>
        <traceinc fl="c70" loc="c,70,18,70,27" dtype_id="5">
          <and fl="c71" loc="c,71,40,71,41" dtype_id="15">
            <const fl="c71" loc="c,71,40,71,41" name="32&apos;h1f" dtype_id="2"/>
            <shiftr fl="c71" loc="c,71,40,71,41" dtype_id="15">
              <varref fl="c71" loc="c,71,22,71,40" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
              <const fl="c71" loc="c,71,44,71,46" name="5&apos;hb" dtype_id="14"/>
            </shiftr>
          </and>
        </traceinc>
        <traceinc fl="c72" loc="c,72,18,72,27" dtype_id="11">
          <and fl="c73" loc="c,73,40,73,41" dtype_id="18">
            <const fl="c73" loc="c,73,40,73,41" name="32&apos;hffff" dtype_id="2"/>
            <varref fl="c73" loc="c,73,22,73,40" name="mips_cpu_harvard.instruction_decode" dtype_id="18"/>
          </and>
        </traceinc>
        <traceinc fl="c74" loc="c,74,15,74,23" dtype_id="12">
          <and fl="c75" loc="c,75,39,75,40" dtype_id="25">
            <const fl="c75" loc="c,75,39,75,40" name="32&apos;h3ffffff" dtype_id="2"/>
            <varref fl="c75" loc="c,75,21,75,39" name="mips_cpu_harvard.instruction_decode" dtype_id="25"/>
          </and>
        </traceinc>
        <traceinc fl="c87" loc="c,87,15,87,39" dtype_id="2">
          <or fl="c366" loc="c,366,86,366,87" dtype_id="2">
            <and fl="c366" loc="c,366,69,366,70" dtype_id="23">
              <const fl="c366" loc="c,366,86,366,87" name="32&apos;hf0000000" dtype_id="2"/>
              <varref fl="c366" loc="c,366,37,366,69" name="mips_cpu_harvard.program_counter_plus_four_decode" dtype_id="2"/>
            </and>
            <and fl="c75" loc="c,75,39,75,40" dtype_id="24">
              <const fl="c366" loc="c,366,76,366,77" name="32&apos;hffffffc" dtype_id="2"/>
              <shiftl fl="c366" loc="c,366,76,366,77" dtype_id="2">
                <varref fl="c75" loc="c,75,21,75,39" name="mips_cpu_harvard.instruction_decode" dtype_id="25"/>
                <const fl="c366" loc="c,366,76,366,77" name="32&apos;h2" dtype_id="2"/>
              </shiftl>
            </and>
          </or>
        </traceinc>
        <traceinc fl="c90" loc="c,90,18,90,46" dtype_id="3">
          <varref fl="c90" loc="c,90,18,90,46" name="mips_cpu_harvard.register_destination_execute" dtype_id="16"/>
        </traceinc>
        <traceinc fl="c91" loc="c,91,18,91,44" dtype_id="1">
          <varref fl="c91" loc="c,91,18,91,44" name="mips_cpu_harvard.memory_to_register_execute" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c92" loc="c,92,18,92,38" dtype_id="1">
          <varref fl="c92" loc="c,92,18,92,38" name="mips_cpu_harvard.memory_write_execute" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c94" loc="c,94,18,94,35" dtype_id="3">
          <varref fl="c94" loc="c,94,18,94,35" name="mips_cpu_harvard.ALU_src_B_execute" dtype_id="16"/>
        </traceinc>
        <traceinc fl="c95" loc="c,95,18,95,38" dtype_id="4">
          <varref fl="c95" loc="c,95,18,95,38" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
        </traceinc>
        <traceinc fl="c99" loc="c,99,11,99,51" dtype_id="1">
          <varref fl="c99" loc="c,99,11,99,51" name="mips_cpu_harvard.program_counter_multiplexer_jump_execute" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c101" loc="c,101,10,101,31" dtype_id="1">
          <varref fl="c101" loc="c,101,10,101,31" name="mips_cpu_harvard.j_instruction_execute" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c102" loc="c,102,10,102,29" dtype_id="1">
          <varref fl="c102" loc="c,102,10,102,29" name="mips_cpu_harvard.using_HI_LO_execute" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c105" loc="c,105,15,105,28" dtype_id="2">
          <varref fl="c105" loc="c,105,15,105,28" name="mips_cpu_harvard.src_A_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c106" loc="c,106,15,106,28" dtype_id="2">
          <varref fl="c106" loc="c,106,15,106,28" name="mips_cpu_harvard.src_B_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c113" loc="c,113,18,113,28" dtype_id="5">
          <varref fl="c113" loc="c,113,18,113,28" name="mips_cpu_harvard.Rs_execute" dtype_id="15"/>
        </traceinc>
        <traceinc fl="c114" loc="c,114,18,114,28" dtype_id="5">
          <varref fl="c114" loc="c,114,18,114,28" name="mips_cpu_harvard.Rt_execute" dtype_id="15"/>
        </traceinc>
        <traceinc fl="c115" loc="c,115,18,115,28" dtype_id="5">
          <varref fl="c115" loc="c,115,18,115,28" name="mips_cpu_harvard.Rd_execute" dtype_id="15"/>
        </traceinc>
        <traceinc fl="c116" loc="c,116,18,116,34" dtype_id="2">
          <varref fl="c116" loc="c,116,18,116,34" name="mips_cpu_harvard.sign_imm_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c117" loc="c,117,15,117,49" dtype_id="2">
          <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
            <ccast fl="c322" loc="c,322,6,322,11" dtype_id="2">
              <const fl="c322" loc="c,322,6,322,11" name="32&apos;h4" dtype_id="2"/>
            </ccast>
            <varref fl="d7" loc="d,7,16,7,17" name="mips_cpu_harvard.program_counter_plus_four_execute" dtype_id="2"/>
          </add>
        </traceinc>
        <traceinc fl="c118" loc="c,118,15,118,48" dtype_id="2">
          <varref fl="c118" loc="c,118,15,118,48" name="mips_cpu_harvard.program_counter_plus_four_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c119" loc="c,119,15,119,40" dtype_id="2">
          <varref fl="c119" loc="c,119,15,119,40" name="mips_cpu_harvard.j_program_counter_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c124" loc="c,124,14,124,39" dtype_id="1">
          <varref fl="c124" loc="c,124,14,124,39" name="mips_cpu_harvard.memory_to_register_memory" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c125" loc="c,125,14,125,33" dtype_id="1">
          <varref fl="c125" loc="c,125,14,125,33" name="mips_cpu_harvard.memory_write_memory" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c128" loc="c,128,10,128,49" dtype_id="1">
          <varref fl="c128" loc="c,128,10,128,49" name="mips_cpu_harvard.program_counter_multiplexer_jump_memory" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c130" loc="c,130,9,130,29" dtype_id="1">
          <varref fl="c130" loc="c,130,9,130,29" name="mips_cpu_harvard.j_instruction_memory" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c133" loc="c,133,15,133,32" dtype_id="2">
          <varref fl="c133" loc="c,133,15,133,32" name="mips_cpu_harvard.ALU_output_memory" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c137" loc="c,137,15,137,32" dtype_id="2">
          <varref fl="c137" loc="c,137,15,137,32" name="mips_cpu_harvard.write_data_memory" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c138" loc="c,138,15,138,41" dtype_id="2">
          <cond fl="i13" loc="i,13,30,13,31" dtype_id="2">
            <ccast fl="i13" loc="i,13,21,13,28" dtype_id="10">
              <varref fl="i13" loc="i,13,21,13,28" name="mips_cpu_harvard.register_file_memory_mux_control_execute" dtype_id="10"/>
            </ccast>
            <varref fl="i13" loc="i,13,32,13,39" name="mips_cpu_harvard.j_program_counter_execute" dtype_id="2"/>
            <varref fl="i13" loc="i,13,42,13,49" name="mips_cpu_harvard.ALU_output_memory" dtype_id="2"/>
          </cond>
        </traceinc>
        <traceinc fl="c139" loc="c,139,15,139,39" dtype_id="2">
          <varref fl="c139" loc="c,139,15,139,39" name="mips_cpu_harvard.j_program_counter_memory" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c146" loc="c,146,8,146,36" dtype_id="1">
          <varref fl="c146" loc="c,146,8,146,36" name="mips_cpu_harvard.memory_to_register_writeback" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c153" loc="c,153,15,153,35" dtype_id="2">
          <varref fl="c153" loc="c,153,15,153,35" name="mips_cpu_harvard.ALU_output_writeback" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c154" loc="c,154,15,154,34" dtype_id="2">
          <varref fl="c154" loc="c,154,15,154,34" name="mips_cpu_harvard.read_data_writeback" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c159" loc="c,159,14,159,30" dtype_id="1">
          <and fl="h67" loc="h,67,100,67,102" dtype_id="10">
            <and fl="h67" loc="h,67,60,67,62" dtype_id="10">
              <neq fl="h67" loc="h,67,54,67,56" dtype_id="10">
                <const fl="h67" loc="h,67,57,67,58" name="5&apos;h0" dtype_id="15"/>
                <and fl="c66" loc="c,66,40,66,41" dtype_id="15">
                  <const fl="c66" loc="c,66,40,66,41" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c66" loc="c,66,40,66,41" dtype_id="15">
                    <varref fl="c66" loc="c,66,22,66,40" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                    <const fl="c66" loc="c,66,44,66,46" name="5&apos;h15" dtype_id="14"/>
                  </shiftr>
                </and>
              </neq>
              <eq fl="h67" loc="h,67,74,67,76" dtype_id="10">
                <and fl="c66" loc="c,66,40,66,41" dtype_id="15">
                  <const fl="c66" loc="c,66,40,66,41" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c66" loc="c,66,40,66,41" dtype_id="15">
                    <varref fl="c66" loc="c,66,22,66,40" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                    <const fl="c66" loc="c,66,44,66,46" name="5&apos;h15" dtype_id="14"/>
                  </shiftr>
                </and>
                <ccast fl="h67" loc="h,67,77,67,98" dtype_id="15">
                  <varref fl="h67" loc="h,67,77,67,98" name="mips_cpu_harvard.write_register_memory" dtype_id="15"/>
                </ccast>
              </eq>
            </and>
            <ccast fl="h67" loc="h,67,103,67,124" dtype_id="10">
              <varref fl="h67" loc="h,67,103,67,124" name="mips_cpu_harvard.register_write_memory" dtype_id="10"/>
            </ccast>
          </and>
        </traceinc>
        <traceinc fl="c160" loc="c,160,14,160,30" dtype_id="1">
          <and fl="h68" loc="h,68,100,68,102" dtype_id="10">
            <and fl="h68" loc="h,68,60,68,62" dtype_id="10">
              <neq fl="h68" loc="h,68,54,68,56" dtype_id="10">
                <const fl="h68" loc="h,68,57,68,58" name="5&apos;h0" dtype_id="15"/>
                <and fl="c69" loc="c,69,40,69,41" dtype_id="15">
                  <const fl="c69" loc="c,69,40,69,41" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c69" loc="c,69,40,69,41" dtype_id="15">
                    <varref fl="c69" loc="c,69,22,69,40" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                    <const fl="c69" loc="c,69,44,69,46" name="5&apos;h10" dtype_id="14"/>
                  </shiftr>
                </and>
              </neq>
              <eq fl="h68" loc="h,68,74,68,76" dtype_id="10">
                <and fl="c69" loc="c,69,40,69,41" dtype_id="15">
                  <const fl="c69" loc="c,69,40,69,41" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c69" loc="c,69,40,69,41" dtype_id="15">
                    <varref fl="c69" loc="c,69,22,69,40" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                    <const fl="c69" loc="c,69,44,69,46" name="5&apos;h10" dtype_id="14"/>
                  </shiftr>
                </and>
                <ccast fl="h68" loc="h,68,77,68,98" dtype_id="15">
                  <varref fl="h68" loc="h,68,77,68,98" name="mips_cpu_harvard.write_register_memory" dtype_id="15"/>
                </ccast>
              </eq>
            </and>
            <ccast fl="h68" loc="h,68,103,68,124" dtype_id="10">
              <varref fl="h68" loc="h,68,103,68,124" name="mips_cpu_harvard.register_write_memory" dtype_id="10"/>
            </ccast>
          </and>
        </traceinc>
        <traceinc fl="c77" loc="c,77,15,77,45" dtype_id="2">
          <varref fl="c77" loc="c,77,15,77,45" name="mips_cpu_harvard.register_file.LO_reg" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c78" loc="c,78,15,78,45" dtype_id="2">
          <varref fl="c78" loc="c,78,15,78,45" name="mips_cpu_harvard.register_file.HI_reg" dtype_id="2"/>
        </traceinc>
        <traceinc fl="l13" loc="l,13,15,13,24" dtype_id="7">
          <varref fl="l13" loc="l,13,15,13,24" name="mips_cpu_harvard.register_file.registers" dtype_id="7"/>
        </traceinc>
        <traceinc fl="c96" loc="c,96,18,96,43" dtype_id="1">
          <varref fl="c96" loc="c,96,18,96,43" name="mips_cpu_harvard.HI_register_write_execute" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c97" loc="c,97,18,97,43" dtype_id="1">
          <varref fl="c97" loc="c,97,18,97,43" name="mips_cpu_harvard.LO_register_write_execute" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c98" loc="c,98,18,98,40" dtype_id="1">
          <varref fl="c98" loc="c,98,18,98,40" name="mips_cpu_harvard.register_write_execute" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c122" loc="c,122,14,122,35" dtype_id="1">
          <varref fl="c122" loc="c,122,14,122,35" name="mips_cpu_harvard.register_write_memory" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c123" loc="c,123,14,123,35" dtype_id="5">
          <varref fl="c123" loc="c,123,14,123,35" name="mips_cpu_harvard.write_register_memory" dtype_id="15"/>
        </traceinc>
        <traceinc fl="c126" loc="c,126,14,126,38" dtype_id="1">
          <varref fl="c126" loc="c,126,14,126,38" name="mips_cpu_harvard.HI_register_write_memory" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c127" loc="c,127,9,127,33" dtype_id="1">
          <varref fl="c127" loc="c,127,9,127,33" name="mips_cpu_harvard.LO_register_write_memory" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c134" loc="c,134,15,134,35" dtype_id="2">
          <varref fl="c134" loc="c,134,15,134,35" name="mips_cpu_harvard.ALU_HI_output_memory" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c135" loc="c,135,15,135,35" dtype_id="2">
          <varref fl="c135" loc="c,135,15,135,35" name="mips_cpu_harvard.ALU_LO_output_memory" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c143" loc="c,143,8,143,32" dtype_id="1">
          <varref fl="c143" loc="c,143,8,143,32" name="mips_cpu_harvard.register_write_writeback" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c144" loc="c,144,8,144,35" dtype_id="1">
          <varref fl="c144" loc="c,144,8,144,35" name="mips_cpu_harvard.HI_register_write_writeback" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c145" loc="c,145,8,145,35" dtype_id="1">
          <varref fl="c145" loc="c,145,8,145,35" name="mips_cpu_harvard.LO_register_write_writeback" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c149" loc="c,149,14,149,38" dtype_id="5">
          <varref fl="c149" loc="c,149,14,149,38" name="mips_cpu_harvard.write_register_writeback" dtype_id="15"/>
        </traceinc>
        <traceinc fl="c151" loc="c,151,15,151,38" dtype_id="2">
          <varref fl="c151" loc="c,151,15,151,38" name="mips_cpu_harvard.ALU_HI_output_writeback" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c152" loc="c,152,15,152,38" dtype_id="2">
          <varref fl="c152" loc="c,152,15,152,38" name="mips_cpu_harvard.ALU_LO_output_writeback" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c6" loc="c,6,14,6,17" dtype_id="1">
          <varref fl="c6" loc="c,6,14,6,17" name="clk" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c8" loc="c,8,14,8,19" dtype_id="1">
          <varref fl="c8" loc="c,8,14,8,19" name="reset" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c9" loc="c,9,47,9,53" dtype_id="1">
          <varref fl="c9" loc="c,9,47,9,53" name="active" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c10" loc="c,10,22,10,33" dtype_id="2">
          <varref fl="c10" loc="c,10,22,10,33" name="register_v0" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c13" loc="c,13,14,13,24" dtype_id="1">
          <varref fl="c13" loc="c,13,14,13,24" name="clk_enable" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c16" loc="c,16,22,16,35" dtype_id="2">
          <varref fl="c16" loc="c,16,22,16,35" name="instr_address" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c17" loc="c,17,22,17,36" dtype_id="2">
          <varref fl="c17" loc="c,17,22,17,36" name="instr_readdata" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c20" loc="c,20,21,20,33" dtype_id="2">
          <varref fl="c20" loc="c,20,21,20,33" name="data_address" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c21" loc="c,21,15,21,25" dtype_id="1">
          <varref fl="c21" loc="c,21,15,21,25" name="data_write" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c22" loc="c,22,15,22,24" dtype_id="1">
          <varref fl="c22" loc="c,22,15,22,24" name="data_read" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c23" loc="c,23,21,23,35" dtype_id="2">
          <varref fl="c23" loc="c,23,21,23,35" name="data_writedata" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c24" loc="c,24,21,24,34" dtype_id="2">
          <varref fl="c24" loc="c,24,21,24,34" name="data_readdata" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c49" loc="c,49,9,49,38" dtype_id="1">
          <varref fl="c49" loc="c,49,9,49,38" name="mips_cpu_harvard.flush_decode_execute_register" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c100" loc="c,100,10,100,50" dtype_id="1">
          <varref fl="c100" loc="c,100,10,100,50" name="mips_cpu_harvard.register_file_memory_mux_control_execute" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c109" loc="c,109,18,109,36" dtype_id="2">
          <varref fl="c109" loc="c,109,18,109,36" name="mips_cpu_harvard.write_data_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c129" loc="c,129,9,129,40" dtype_id="1">
          <varref fl="c129" loc="c,129,9,129,40" name="mips_cpu_harvard.register_file_memory_mux_memory" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c164" loc="c,164,10,164,37" dtype_id="1">
          <varref fl="c164" loc="c,164,10,164,37" name="mips_cpu_harvard.flush_fetch_decode_register" dtype_id="10"/>
        </traceinc>
        <traceinc fl="l4" loc="l,4,18,4,27" dtype_id="1">
          <const fl="c178" loc="c,178,33,178,34" name="1&apos;h1" dtype_id="10"/>
        </traceinc>
        <traceinc fl="d3" loc="d,3,24,3,25" dtype_id="2">
          <const fl="c206" loc="c,206,6,206,7" name="32&apos;h4" dtype_id="2"/>
        </traceinc>
        <traceinc fl="i3" loc="i,3,12,3,21" dtype_id="13">
          <const fl="i3" loc="i,3,12,3,21" name="32&apos;sh20" dtype_id="13"/>
        </traceinc>
        <traceinc fl="j3" loc="j,3,12,3,21" dtype_id="13">
          <const fl="j3" loc="j,3,12,3,21" name="32&apos;sh5" dtype_id="13"/>
        </traceinc>
        <traceinc fl="j9" loc="j,9,31,9,38" dtype_id="5">
          <const fl="c331" loc="c,331,12,331,20" name="5&apos;h1f" dtype_id="15"/>
        </traceinc>
        <traceinc fl="j10" loc="j,10,31,10,38" dtype_id="5">
          <const fl="c332" loc="c,332,12,332,13" name="5&apos;h0" dtype_id="15"/>
        </traceinc>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,24" name="traceChgThis__2">
        <traceinc fl="c27" loc="c,27,8,27,20" dtype_id="1">
          <varref fl="c27" loc="c,27,8,27,20" name="mips_cpu_harvard.internal_clk" dtype_id="10"/>
        </traceinc>
        <traceinc fl="l28" loc="l,28,8,28,26" dtype_id="1">
          <and fl="l29" loc="l,29,34,29,35" dtype_id="10">
            <const fl="l29" loc="l,29,34,29,35" name="32&apos;h1" dtype_id="2"/>
            <not fl="l29" loc="l,29,34,29,35" dtype_id="10">
              <ccast fl="l29" loc="l,29,30,29,33" dtype_id="10">
                <varref fl="l29" loc="l,29,30,29,33" name="mips_cpu_harvard.internal_clk" dtype_id="10"/>
              </ccast>
            </not>
          </and>
        </traceinc>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,24" name="traceChgThis__3">
        <traceinc fl="c58" loc="c,58,18,58,47" dtype_id="2">
          <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
            <shiftl fl="c268" loc="c,268,49,268,51" dtype_id="2">
              <varref fl="c268" loc="c,268,33,268,48" name="mips_cpu_harvard.sign_imm_decode" dtype_id="2"/>
              <const fl="c268" loc="c,268,52,268,53" name="32&apos;sh2" dtype_id="13"/>
            </shiftl>
            <varref fl="d7" loc="d,7,16,7,17" name="mips_cpu_harvard.program_counter_plus_four_decode" dtype_id="2"/>
          </add>
        </traceinc>
        <traceinc fl="c79" loc="c,79,18,79,39" dtype_id="2">
          <shiftl fl="c268" loc="c,268,49,268,51" dtype_id="2">
            <varref fl="c268" loc="c,268,33,268,48" name="mips_cpu_harvard.sign_imm_decode" dtype_id="2"/>
            <const fl="c268" loc="c,268,52,268,53" name="32&apos;sh2" dtype_id="13"/>
          </shiftl>
        </traceinc>
        <traceinc fl="c84" loc="c,84,18,84,33" dtype_id="2">
          <varref fl="c84" loc="c,84,18,84,33" name="mips_cpu_harvard.sign_imm_decode" dtype_id="2"/>
        </traceinc>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,24" name="traceChgThis__4">
        <traceinc fl="c31" loc="c,31,15,31,36" dtype_id="2">
          <cond fl="i13" loc="i,13,30,13,31" dtype_id="2">
            <ccast fl="i13" loc="i,13,21,13,28" dtype_id="10">
              <varref fl="i13" loc="i,13,21,13,28" name="mips_cpu_harvard.program_counter_multiplexer_jump_memory" dtype_id="10"/>
            </ccast>
            <cond fl="i13" loc="i,13,30,13,31" dtype_id="2">
              <ccast fl="i13" loc="i,13,21,13,28" dtype_id="10">
                <varref fl="i13" loc="i,13,21,13,28" name="mips_cpu_harvard.register_file_memory_mux_control_execute" dtype_id="10"/>
              </ccast>
              <varref fl="i13" loc="i,13,32,13,39" name="mips_cpu_harvard.j_program_counter_execute" dtype_id="2"/>
              <varref fl="i13" loc="i,13,42,13,49" name="mips_cpu_harvard.ALU_output_memory" dtype_id="2"/>
            </cond>
            <cond fl="i13" loc="i,13,30,13,31" dtype_id="2">
              <ccast fl="i13" loc="i,13,21,13,28" dtype_id="10">
                <varref fl="i13" loc="i,13,21,13,28" name="mips_cpu_harvard.program_counter_src_decode" dtype_id="10"/>
              </ccast>
              <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
                <shiftl fl="c268" loc="c,268,49,268,51" dtype_id="2">
                  <varref fl="c268" loc="c,268,33,268,48" name="mips_cpu_harvard.sign_imm_decode" dtype_id="2"/>
                  <const fl="c268" loc="c,268,52,268,53" name="32&apos;sh2" dtype_id="13"/>
                </shiftl>
                <varref fl="d7" loc="d,7,16,7,17" name="mips_cpu_harvard.program_counter_plus_four_decode" dtype_id="2"/>
              </add>
              <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
                <ccast fl="c206" loc="c,206,6,206,7" dtype_id="2">
                  <const fl="c206" loc="c,206,6,206,7" name="32&apos;h4" dtype_id="2"/>
                </ccast>
                <varref fl="d7" loc="d,7,12,7,13" name="mips_cpu_harvard.program_counter_fetch" dtype_id="2"/>
              </add>
            </cond>
          </cond>
        </traceinc>
        <traceinc fl="c35" loc="c,35,15,35,40" dtype_id="2">
          <cond fl="i13" loc="i,13,30,13,31" dtype_id="2">
            <ccast fl="i13" loc="i,13,21,13,28" dtype_id="10">
              <varref fl="i13" loc="i,13,21,13,28" name="mips_cpu_harvard.program_counter_src_decode" dtype_id="10"/>
            </ccast>
            <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
              <shiftl fl="c268" loc="c,268,49,268,51" dtype_id="2">
                <varref fl="c268" loc="c,268,33,268,48" name="mips_cpu_harvard.sign_imm_decode" dtype_id="2"/>
                <const fl="c268" loc="c,268,52,268,53" name="32&apos;sh2" dtype_id="13"/>
              </shiftl>
              <varref fl="d7" loc="d,7,16,7,17" name="mips_cpu_harvard.program_counter_plus_four_decode" dtype_id="2"/>
            </add>
            <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
              <ccast fl="c206" loc="c,206,6,206,7" dtype_id="2">
                <const fl="c206" loc="c,206,6,206,7" name="32&apos;h4" dtype_id="2"/>
              </ccast>
              <varref fl="d7" loc="d,7,12,7,13" name="mips_cpu_harvard.program_counter_fetch" dtype_id="2"/>
            </add>
          </cond>
        </traceinc>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,24" name="traceChgThis__5">
        <traceinc fl="c82" loc="c,82,18,82,30" dtype_id="2">
          <cond fl="c254" loc="c,254,43,254,44" dtype_id="2">
            <ccast fl="c254" loc="c,254,24,254,42" dtype_id="10">
              <varref fl="c254" loc="c,254,24,254,42" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="10"/>
            </ccast>
            <varref fl="c254" loc="c,254,45,254,75" name="mips_cpu_harvard.register_file.LO_reg" dtype_id="2"/>
            <varref fl="c254" loc="c,254,78,254,107" name="mips_cpu_harvard.register_file_output_A_decode" dtype_id="2"/>
          </cond>
        </traceinc>
        <traceinc fl="c83" loc="c,83,18,83,30" dtype_id="2">
          <cond fl="c255" loc="c,255,43,255,44" dtype_id="2">
            <ccast fl="c255" loc="c,255,24,255,42" dtype_id="10">
              <varref fl="c255" loc="c,255,24,255,42" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="10"/>
            </ccast>
            <varref fl="c255" loc="c,255,45,255,75" name="mips_cpu_harvard.register_file.HI_reg" dtype_id="2"/>
            <varref fl="c255" loc="c,255,78,255,107" name="mips_cpu_harvard.register_file_output_B_decode" dtype_id="2"/>
          </cond>
        </traceinc>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,24" name="traceChgThis__6">
        <traceinc fl="c40" loc="c,40,14,40,35" dtype_id="1">
          <varref fl="c40" loc="c,40,14,40,35" name="mips_cpu_harvard.register_write_decode" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c41" loc="c,41,14,41,39" dtype_id="1">
          <varref fl="c41" loc="c,41,14,41,39" name="mips_cpu_harvard.memory_to_register_decode" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c42" loc="c,42,14,42,33" dtype_id="1">
          <varref fl="c42" loc="c,42,14,42,33" name="mips_cpu_harvard.memory_write_decode" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c43" loc="c,43,14,43,30" dtype_id="3">
          <varref fl="c43" loc="c,43,14,43,30" name="mips_cpu_harvard.ALU_src_B_decode" dtype_id="16"/>
        </traceinc>
        <traceinc fl="c44" loc="c,44,14,44,41" dtype_id="3">
          <varref fl="c44" loc="c,44,14,44,41" name="mips_cpu_harvard.register_destination_decode" dtype_id="16"/>
        </traceinc>
        <traceinc fl="c45" loc="c,45,14,45,27" dtype_id="1">
          <varref fl="c45" loc="c,45,14,45,27" name="mips_cpu_harvard.branch_decode" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c47" loc="c,47,14,47,33" dtype_id="4">
          <varref fl="c47" loc="c,47,14,47,33" name="mips_cpu_harvard.ALU_function_decode" dtype_id="20"/>
        </traceinc>
        <traceinc fl="c48" loc="c,48,10,48,49" dtype_id="1">
          <varref fl="c48" loc="c,48,10,48,49" name="mips_cpu_harvard.program_counter_multiplexer_jump_decode" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c50" loc="c,50,9,50,27" dtype_id="1">
          <varref fl="c50" loc="c,50,9,50,27" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c51" loc="c,51,9,51,29" dtype_id="1">
          <varref fl="c51" loc="c,51,9,51,29" name="mips_cpu_harvard.j_instruction_decode" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c52" loc="c,52,9,52,33" dtype_id="1">
          <varref fl="c52" loc="c,52,9,52,33" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c53" loc="c,53,9,53,33" dtype_id="1">
          <varref fl="c53" loc="c,53,9,53,33" name="mips_cpu_harvard.LO_register_write_decode" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c93" loc="c,93,18,93,40" dtype_id="5">
          <varref fl="c93" loc="c,93,18,93,40" name="mips_cpu_harvard.write_register_execute" dtype_id="15"/>
        </traceinc>
        <traceinc fl="c107" loc="c,107,18,107,35" dtype_id="2">
          <varref fl="c107" loc="c,107,18,107,35" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c108" loc="c,108,18,108,35" dtype_id="2">
          <varref fl="c108" loc="c,108,18,108,35" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c110" loc="c,110,18,110,36" dtype_id="2">
          <varref fl="c110" loc="c,110,18,110,36" name="mips_cpu_harvard.ALU_output_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c111" loc="c,111,18,111,39" dtype_id="2">
          <varref fl="c111" loc="c,111,18,111,39" name="mips_cpu_harvard.ALU_HI_output_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c112" loc="c,112,18,112,39" dtype_id="2">
          <varref fl="c112" loc="c,112,18,112,39" name="mips_cpu_harvard.ALU_LO_output_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c150" loc="c,150,15,150,31" dtype_id="2">
          <varref fl="c150" loc="c,150,15,150,31" name="mips_cpu_harvard.result_writeback" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c157" loc="c,157,14,157,25" dtype_id="1">
          <varref fl="c157" loc="c,157,14,157,25" name="mips_cpu_harvard.stall_fetch" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c158" loc="c,158,14,158,26" dtype_id="1">
          <varref fl="c158" loc="c,158,14,158,26" name="mips_cpu_harvard.stall_decode" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c161" loc="c,161,14,161,36" dtype_id="1">
          <varref fl="c161" loc="c,161,14,161,36" name="mips_cpu_harvard.flush_execute_register" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c162" loc="c,162,14,162,31" dtype_id="6">
          <varref fl="c162" loc="c,162,14,162,31" name="mips_cpu_harvard.forward_A_execute" dtype_id="19"/>
        </traceinc>
        <traceinc fl="c163" loc="c,163,14,163,31" dtype_id="6">
          <varref fl="c163" loc="c,163,14,163,31" name="mips_cpu_harvard.forward_B_execute" dtype_id="19"/>
        </traceinc>
        <traceinc fl="f19" loc="f,19,14,19,16" dtype_id="4">
          <varref fl="f19" loc="f,19,14,19,16" name="mips_cpu_harvard.control_unit.op" dtype_id="20"/>
        </traceinc>
        <traceinc fl="f20" loc="f,20,14,20,16" dtype_id="5">
          <varref fl="f20" loc="f,20,14,20,16" name="mips_cpu_harvard.control_unit.rt" dtype_id="15"/>
        </traceinc>
        <traceinc fl="f21" loc="f,21,14,21,19" dtype_id="4">
          <varref fl="f21" loc="f,21,14,21,19" name="mips_cpu_harvard.control_unit.funct" dtype_id="20"/>
        </traceinc>
        <traceinc fl="q21" loc="q,21,15,21,30" dtype_id="2">
          <varref fl="q21" loc="q,21,15,21,30" name="mips_cpu_harvard.alu_input_mux.src_mux_input_0" dtype_id="2"/>
        </traceinc>
        <traceinc fl="e14" loc="e,14,14,14,26" dtype_id="5">
          <and fl="e21" loc="e,21,31,21,32" dtype_id="15">
            <const fl="e21" loc="e,21,31,21,32" name="32&apos;h1f" dtype_id="2"/>
            <shiftr fl="e21" loc="e,21,31,21,32" dtype_id="15">
              <varref fl="e21" loc="e,21,24,21,31" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="2"/>
              <const fl="e21" loc="e,21,35,21,36" name="5&apos;h6" dtype_id="14"/>
            </shiftr>
          </and>
        </traceinc>
        <traceinc fl="e15" loc="e,15,15,15,35" dtype_id="8">
          <or fl="e22" loc="e,22,55,22,56" dtype_id="8">
            <shiftl fl="e22" loc="e,22,55,22,56" dtype_id="8">
              <ccast fl="e22" loc="e,22,55,22,56" dtype_id="8">
                <ccast fl="e22" loc="e,22,38,22,39" dtype_id="2">
                  <negate fl="e22" loc="e,22,38,22,39" dtype_id="2">
                    <ccast fl="e22" loc="e,22,47,22,48" dtype_id="10">
                      <and fl="e22" loc="e,22,47,22,48" dtype_id="10">
                        <const fl="e22" loc="e,22,47,22,48" name="32&apos;h1" dtype_id="2"/>
                        <shiftr fl="e22" loc="e,22,47,22,48" dtype_id="10">
                          <varref fl="e22" loc="e,22,40,22,47" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="2"/>
                          <const fl="e22" loc="e,22,48,22,50" name="5&apos;h1f" dtype_id="14"/>
                        </shiftr>
                      </and>
                    </ccast>
                  </negate>
                </ccast>
              </ccast>
              <const fl="e22" loc="e,22,55,22,56" name="32&apos;h20" dtype_id="2"/>
            </shiftl>
            <ccast fl="e22" loc="e,22,55,22,56" dtype_id="8">
              <ccast fl="e22" loc="e,22,57,22,64" dtype_id="2">
                <varref fl="e22" loc="e,22,57,22,64" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="2"/>
              </ccast>
            </ccast>
          </or>
        </traceinc>
        <traceinc fl="e16" loc="e,16,15,16,35" dtype_id="8">
          <or fl="e23" loc="e,23,55,23,56" dtype_id="8">
            <shiftl fl="e23" loc="e,23,55,23,56" dtype_id="8">
              <ccast fl="e23" loc="e,23,55,23,56" dtype_id="8">
                <ccast fl="e23" loc="e,23,38,23,39" dtype_id="2">
                  <negate fl="e23" loc="e,23,38,23,39" dtype_id="2">
                    <ccast fl="e23" loc="e,23,47,23,48" dtype_id="10">
                      <and fl="e23" loc="e,23,47,23,48" dtype_id="10">
                        <const fl="e23" loc="e,23,47,23,48" name="32&apos;h1" dtype_id="2"/>
                        <shiftr fl="e23" loc="e,23,47,23,48" dtype_id="10">
                          <varref fl="e23" loc="e,23,40,23,47" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
                          <const fl="e23" loc="e,23,48,23,50" name="5&apos;h1f" dtype_id="14"/>
                        </shiftr>
                      </and>
                    </ccast>
                  </negate>
                </ccast>
              </ccast>
              <const fl="e23" loc="e,23,55,23,56" name="32&apos;h20" dtype_id="2"/>
            </shiftl>
            <ccast fl="e23" loc="e,23,55,23,56" dtype_id="8">
              <ccast fl="e23" loc="e,23,57,23,64" dtype_id="2">
                <varref fl="e23" loc="e,23,57,23,64" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
              </ccast>
            </ccast>
          </or>
        </traceinc>
        <traceinc fl="e17" loc="e,17,15,17,31" dtype_id="8">
          <ccast fl="e24" loc="e,24,45,24,46" dtype_id="8">
            <ccast fl="e24" loc="e,24,47,24,54" dtype_id="2">
              <varref fl="e24" loc="e,24,47,24,54" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="2"/>
            </ccast>
          </ccast>
        </traceinc>
        <traceinc fl="e18" loc="e,18,15,18,31" dtype_id="8">
          <ccast fl="e25" loc="e,25,44,25,45" dtype_id="8">
            <ccast fl="e25" loc="e,25,46,25,53" dtype_id="2">
              <varref fl="e25" loc="e,25,46,25,53" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
            </ccast>
          </ccast>
        </traceinc>
        <traceinc fl="e19" loc="e,19,15,19,31" dtype_id="8">
          <varref fl="e19" loc="e,19,15,19,31" name="mips_cpu_harvard.alu.ALU_HI_LO_output" dtype_id="8"/>
        </traceinc>
        <traceinc fl="h31" loc="h,31,8,31,15" dtype_id="1">
          <varref fl="h31" loc="h,31,8,31,15" name="mips_cpu_harvard.hazard_unit.lwstall" dtype_id="10"/>
        </traceinc>
        <traceinc fl="h32" loc="h,32,8,32,19" dtype_id="1">
          <varref fl="h32" loc="h,32,8,32,19" name="mips_cpu_harvard.hazard_unit.branchstall" dtype_id="10"/>
        </traceinc>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,24" name="traceChgThis__7">
        <traceinc fl="c39" loc="c,39,14,39,40" dtype_id="1">
          <varref fl="c39" loc="c,39,14,39,40" name="mips_cpu_harvard.program_counter_src_decode" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c46" loc="c,46,14,46,26" dtype_id="1">
          <varref fl="c46" loc="c,46,14,46,26" name="mips_cpu_harvard.equal_decode" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c80" loc="c,80,18,80,47" dtype_id="2">
          <varref fl="c80" loc="c,80,18,80,47" name="mips_cpu_harvard.register_file_output_A_decode" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c81" loc="c,81,18,81,47" dtype_id="2">
          <varref fl="c81" loc="c,81,18,81,47" name="mips_cpu_harvard.register_file_output_B_decode" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c85" loc="c,85,16,85,28" dtype_id="2">
          <varref fl="c85" loc="c,85,16,85,28" name="mips_cpu_harvard.comparator_1" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c86" loc="c,86,16,86,28" dtype_id="2">
          <varref fl="c86" loc="c,86,16,86,28" name="mips_cpu_harvard.comparator_2" dtype_id="2"/>
        </traceinc>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,24" name="traceChgThis__8">
        <traceinc fl="c32" loc="c,32,15,32,36" dtype_id="2">
          <varref fl="c32" loc="c,32,15,32,36" name="mips_cpu_harvard.program_counter_fetch" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c33" loc="c,33,15,33,46" dtype_id="2">
          <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
            <ccast fl="c206" loc="c,206,6,206,7" dtype_id="2">
              <const fl="c206" loc="c,206,6,206,7" name="32&apos;h4" dtype_id="2"/>
            </ccast>
            <varref fl="d7" loc="d,7,12,7,13" name="mips_cpu_harvard.program_counter_fetch" dtype_id="2"/>
          </add>
        </traceinc>
        <traceinc fl="c36" loc="c,36,11,36,15" dtype_id="1">
          <eq fl="k11" loc="k,11,26,11,28" dtype_id="10">
            <const fl="k11" loc="k,11,29,11,30" name="32&apos;sh0" dtype_id="13"/>
            <varref fl="k11" loc="k,11,11,11,25" name="mips_cpu_harvard.program_counter_fetch" dtype_id="2"/>
          </eq>
        </traceinc>
        <traceinc fl="c59" loc="c,59,18,59,36" dtype_id="2">
          <varref fl="c59" loc="c,59,18,59,36" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c60" loc="c,60,18,60,50" dtype_id="2">
          <varref fl="c60" loc="c,60,18,60,50" name="mips_cpu_harvard.program_counter_plus_four_decode" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c62" loc="c,62,15,62,17" dtype_id="4">
          <and fl="c63" loc="c,63,33,63,34" dtype_id="20">
            <const fl="c63" loc="c,63,33,63,34" name="32&apos;h3f" dtype_id="2"/>
            <shiftr fl="c63" loc="c,63,33,63,34" dtype_id="20">
              <varref fl="c63" loc="c,63,15,63,33" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
              <const fl="c63" loc="c,63,37,63,39" name="5&apos;h1a" dtype_id="14"/>
            </shiftr>
          </and>
        </traceinc>
        <traceinc fl="c64" loc="c,64,18,64,32" dtype_id="5">
          <and fl="c65" loc="c,65,45,65,46" dtype_id="15">
            <const fl="c65" loc="c,65,45,65,46" name="32&apos;h1f" dtype_id="2"/>
            <shiftr fl="c65" loc="c,65,45,65,46" dtype_id="15">
              <varref fl="c65" loc="c,65,27,65,45" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
              <const fl="c65" loc="c,65,49,65,51" name="5&apos;h15" dtype_id="14"/>
            </shiftr>
          </and>
        </traceinc>
        <traceinc fl="c67" loc="c,67,18,67,32" dtype_id="5">
          <and fl="c68" loc="c,68,45,68,46" dtype_id="15">
            <const fl="c68" loc="c,68,45,68,46" name="32&apos;h1f" dtype_id="2"/>
            <shiftr fl="c68" loc="c,68,45,68,46" dtype_id="15">
              <varref fl="c68" loc="c,68,27,68,45" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
              <const fl="c68" loc="c,68,49,68,51" name="5&apos;h10" dtype_id="14"/>
            </shiftr>
          </and>
        </traceinc>
        <traceinc fl="c70" loc="c,70,18,70,27" dtype_id="5">
          <and fl="c71" loc="c,71,40,71,41" dtype_id="15">
            <const fl="c71" loc="c,71,40,71,41" name="32&apos;h1f" dtype_id="2"/>
            <shiftr fl="c71" loc="c,71,40,71,41" dtype_id="15">
              <varref fl="c71" loc="c,71,22,71,40" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
              <const fl="c71" loc="c,71,44,71,46" name="5&apos;hb" dtype_id="14"/>
            </shiftr>
          </and>
        </traceinc>
        <traceinc fl="c72" loc="c,72,18,72,27" dtype_id="11">
          <and fl="c73" loc="c,73,40,73,41" dtype_id="18">
            <const fl="c73" loc="c,73,40,73,41" name="32&apos;hffff" dtype_id="2"/>
            <varref fl="c73" loc="c,73,22,73,40" name="mips_cpu_harvard.instruction_decode" dtype_id="18"/>
          </and>
        </traceinc>
        <traceinc fl="c74" loc="c,74,15,74,23" dtype_id="12">
          <and fl="c75" loc="c,75,39,75,40" dtype_id="25">
            <const fl="c75" loc="c,75,39,75,40" name="32&apos;h3ffffff" dtype_id="2"/>
            <varref fl="c75" loc="c,75,21,75,39" name="mips_cpu_harvard.instruction_decode" dtype_id="25"/>
          </and>
        </traceinc>
        <traceinc fl="c87" loc="c,87,15,87,39" dtype_id="2">
          <or fl="c366" loc="c,366,86,366,87" dtype_id="2">
            <and fl="c366" loc="c,366,69,366,70" dtype_id="23">
              <const fl="c366" loc="c,366,86,366,87" name="32&apos;hf0000000" dtype_id="2"/>
              <varref fl="c366" loc="c,366,37,366,69" name="mips_cpu_harvard.program_counter_plus_four_decode" dtype_id="2"/>
            </and>
            <and fl="c75" loc="c,75,39,75,40" dtype_id="24">
              <const fl="c366" loc="c,366,76,366,77" name="32&apos;hffffffc" dtype_id="2"/>
              <shiftl fl="c366" loc="c,366,76,366,77" dtype_id="2">
                <varref fl="c75" loc="c,75,21,75,39" name="mips_cpu_harvard.instruction_decode" dtype_id="25"/>
                <const fl="c366" loc="c,366,76,366,77" name="32&apos;h2" dtype_id="2"/>
              </shiftl>
            </and>
          </or>
        </traceinc>
        <traceinc fl="c90" loc="c,90,18,90,46" dtype_id="3">
          <varref fl="c90" loc="c,90,18,90,46" name="mips_cpu_harvard.register_destination_execute" dtype_id="16"/>
        </traceinc>
        <traceinc fl="c91" loc="c,91,18,91,44" dtype_id="1">
          <varref fl="c91" loc="c,91,18,91,44" name="mips_cpu_harvard.memory_to_register_execute" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c92" loc="c,92,18,92,38" dtype_id="1">
          <varref fl="c92" loc="c,92,18,92,38" name="mips_cpu_harvard.memory_write_execute" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c94" loc="c,94,18,94,35" dtype_id="3">
          <varref fl="c94" loc="c,94,18,94,35" name="mips_cpu_harvard.ALU_src_B_execute" dtype_id="16"/>
        </traceinc>
        <traceinc fl="c95" loc="c,95,18,95,38" dtype_id="4">
          <varref fl="c95" loc="c,95,18,95,38" name="mips_cpu_harvard.ALU_function_execute" dtype_id="20"/>
        </traceinc>
        <traceinc fl="c99" loc="c,99,11,99,51" dtype_id="1">
          <varref fl="c99" loc="c,99,11,99,51" name="mips_cpu_harvard.program_counter_multiplexer_jump_execute" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c101" loc="c,101,10,101,31" dtype_id="1">
          <varref fl="c101" loc="c,101,10,101,31" name="mips_cpu_harvard.j_instruction_execute" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c102" loc="c,102,10,102,29" dtype_id="1">
          <varref fl="c102" loc="c,102,10,102,29" name="mips_cpu_harvard.using_HI_LO_execute" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c105" loc="c,105,15,105,28" dtype_id="2">
          <varref fl="c105" loc="c,105,15,105,28" name="mips_cpu_harvard.src_A_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c106" loc="c,106,15,106,28" dtype_id="2">
          <varref fl="c106" loc="c,106,15,106,28" name="mips_cpu_harvard.src_B_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c113" loc="c,113,18,113,28" dtype_id="5">
          <varref fl="c113" loc="c,113,18,113,28" name="mips_cpu_harvard.Rs_execute" dtype_id="15"/>
        </traceinc>
        <traceinc fl="c114" loc="c,114,18,114,28" dtype_id="5">
          <varref fl="c114" loc="c,114,18,114,28" name="mips_cpu_harvard.Rt_execute" dtype_id="15"/>
        </traceinc>
        <traceinc fl="c115" loc="c,115,18,115,28" dtype_id="5">
          <varref fl="c115" loc="c,115,18,115,28" name="mips_cpu_harvard.Rd_execute" dtype_id="15"/>
        </traceinc>
        <traceinc fl="c116" loc="c,116,18,116,34" dtype_id="2">
          <varref fl="c116" loc="c,116,18,116,34" name="mips_cpu_harvard.sign_imm_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c117" loc="c,117,15,117,49" dtype_id="2">
          <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
            <ccast fl="c322" loc="c,322,6,322,11" dtype_id="2">
              <const fl="c322" loc="c,322,6,322,11" name="32&apos;h4" dtype_id="2"/>
            </ccast>
            <varref fl="d7" loc="d,7,16,7,17" name="mips_cpu_harvard.program_counter_plus_four_execute" dtype_id="2"/>
          </add>
        </traceinc>
        <traceinc fl="c118" loc="c,118,15,118,48" dtype_id="2">
          <varref fl="c118" loc="c,118,15,118,48" name="mips_cpu_harvard.program_counter_plus_four_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c119" loc="c,119,15,119,40" dtype_id="2">
          <varref fl="c119" loc="c,119,15,119,40" name="mips_cpu_harvard.j_program_counter_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c124" loc="c,124,14,124,39" dtype_id="1">
          <varref fl="c124" loc="c,124,14,124,39" name="mips_cpu_harvard.memory_to_register_memory" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c125" loc="c,125,14,125,33" dtype_id="1">
          <varref fl="c125" loc="c,125,14,125,33" name="mips_cpu_harvard.memory_write_memory" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c128" loc="c,128,10,128,49" dtype_id="1">
          <varref fl="c128" loc="c,128,10,128,49" name="mips_cpu_harvard.program_counter_multiplexer_jump_memory" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c130" loc="c,130,9,130,29" dtype_id="1">
          <varref fl="c130" loc="c,130,9,130,29" name="mips_cpu_harvard.j_instruction_memory" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c133" loc="c,133,15,133,32" dtype_id="2">
          <varref fl="c133" loc="c,133,15,133,32" name="mips_cpu_harvard.ALU_output_memory" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c137" loc="c,137,15,137,32" dtype_id="2">
          <varref fl="c137" loc="c,137,15,137,32" name="mips_cpu_harvard.write_data_memory" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c138" loc="c,138,15,138,41" dtype_id="2">
          <cond fl="i13" loc="i,13,30,13,31" dtype_id="2">
            <ccast fl="i13" loc="i,13,21,13,28" dtype_id="10">
              <varref fl="i13" loc="i,13,21,13,28" name="mips_cpu_harvard.register_file_memory_mux_control_execute" dtype_id="10"/>
            </ccast>
            <varref fl="i13" loc="i,13,32,13,39" name="mips_cpu_harvard.j_program_counter_execute" dtype_id="2"/>
            <varref fl="i13" loc="i,13,42,13,49" name="mips_cpu_harvard.ALU_output_memory" dtype_id="2"/>
          </cond>
        </traceinc>
        <traceinc fl="c139" loc="c,139,15,139,39" dtype_id="2">
          <varref fl="c139" loc="c,139,15,139,39" name="mips_cpu_harvard.j_program_counter_memory" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c146" loc="c,146,8,146,36" dtype_id="1">
          <varref fl="c146" loc="c,146,8,146,36" name="mips_cpu_harvard.memory_to_register_writeback" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c153" loc="c,153,15,153,35" dtype_id="2">
          <varref fl="c153" loc="c,153,15,153,35" name="mips_cpu_harvard.ALU_output_writeback" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c154" loc="c,154,15,154,34" dtype_id="2">
          <varref fl="c154" loc="c,154,15,154,34" name="mips_cpu_harvard.read_data_writeback" dtype_id="2"/>
        </traceinc>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,24" name="traceChgThis__9">
        <traceinc fl="c159" loc="c,159,14,159,30" dtype_id="1">
          <and fl="h67" loc="h,67,100,67,102" dtype_id="10">
            <and fl="h67" loc="h,67,60,67,62" dtype_id="10">
              <neq fl="h67" loc="h,67,54,67,56" dtype_id="10">
                <const fl="h67" loc="h,67,57,67,58" name="5&apos;h0" dtype_id="15"/>
                <and fl="c66" loc="c,66,40,66,41" dtype_id="15">
                  <const fl="c66" loc="c,66,40,66,41" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c66" loc="c,66,40,66,41" dtype_id="15">
                    <varref fl="c66" loc="c,66,22,66,40" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                    <const fl="c66" loc="c,66,44,66,46" name="5&apos;h15" dtype_id="14"/>
                  </shiftr>
                </and>
              </neq>
              <eq fl="h67" loc="h,67,74,67,76" dtype_id="10">
                <and fl="c66" loc="c,66,40,66,41" dtype_id="15">
                  <const fl="c66" loc="c,66,40,66,41" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c66" loc="c,66,40,66,41" dtype_id="15">
                    <varref fl="c66" loc="c,66,22,66,40" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                    <const fl="c66" loc="c,66,44,66,46" name="5&apos;h15" dtype_id="14"/>
                  </shiftr>
                </and>
                <ccast fl="h67" loc="h,67,77,67,98" dtype_id="15">
                  <varref fl="h67" loc="h,67,77,67,98" name="mips_cpu_harvard.write_register_memory" dtype_id="15"/>
                </ccast>
              </eq>
            </and>
            <ccast fl="h67" loc="h,67,103,67,124" dtype_id="10">
              <varref fl="h67" loc="h,67,103,67,124" name="mips_cpu_harvard.register_write_memory" dtype_id="10"/>
            </ccast>
          </and>
        </traceinc>
        <traceinc fl="c160" loc="c,160,14,160,30" dtype_id="1">
          <and fl="h68" loc="h,68,100,68,102" dtype_id="10">
            <and fl="h68" loc="h,68,60,68,62" dtype_id="10">
              <neq fl="h68" loc="h,68,54,68,56" dtype_id="10">
                <const fl="h68" loc="h,68,57,68,58" name="5&apos;h0" dtype_id="15"/>
                <and fl="c69" loc="c,69,40,69,41" dtype_id="15">
                  <const fl="c69" loc="c,69,40,69,41" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c69" loc="c,69,40,69,41" dtype_id="15">
                    <varref fl="c69" loc="c,69,22,69,40" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                    <const fl="c69" loc="c,69,44,69,46" name="5&apos;h10" dtype_id="14"/>
                  </shiftr>
                </and>
              </neq>
              <eq fl="h68" loc="h,68,74,68,76" dtype_id="10">
                <and fl="c69" loc="c,69,40,69,41" dtype_id="15">
                  <const fl="c69" loc="c,69,40,69,41" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c69" loc="c,69,40,69,41" dtype_id="15">
                    <varref fl="c69" loc="c,69,22,69,40" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
                    <const fl="c69" loc="c,69,44,69,46" name="5&apos;h10" dtype_id="14"/>
                  </shiftr>
                </and>
                <ccast fl="h68" loc="h,68,77,68,98" dtype_id="15">
                  <varref fl="h68" loc="h,68,77,68,98" name="mips_cpu_harvard.write_register_memory" dtype_id="15"/>
                </ccast>
              </eq>
            </and>
            <ccast fl="h68" loc="h,68,103,68,124" dtype_id="10">
              <varref fl="h68" loc="h,68,103,68,124" name="mips_cpu_harvard.register_write_memory" dtype_id="10"/>
            </ccast>
          </and>
        </traceinc>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,24" name="traceChgThis__10">
        <traceinc fl="c77" loc="c,77,15,77,45" dtype_id="2">
          <varref fl="c77" loc="c,77,15,77,45" name="mips_cpu_harvard.register_file.LO_reg" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c78" loc="c,78,15,78,45" dtype_id="2">
          <varref fl="c78" loc="c,78,15,78,45" name="mips_cpu_harvard.register_file.HI_reg" dtype_id="2"/>
        </traceinc>
        <traceinc fl="l13" loc="l,13,15,13,24" dtype_id="7">
          <varref fl="l13" loc="l,13,15,13,24" name="mips_cpu_harvard.register_file.registers" dtype_id="7"/>
        </traceinc>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,24" name="traceChgThis__11">
        <traceinc fl="c96" loc="c,96,18,96,43" dtype_id="1">
          <varref fl="c96" loc="c,96,18,96,43" name="mips_cpu_harvard.HI_register_write_execute" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c97" loc="c,97,18,97,43" dtype_id="1">
          <varref fl="c97" loc="c,97,18,97,43" name="mips_cpu_harvard.LO_register_write_execute" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c98" loc="c,98,18,98,40" dtype_id="1">
          <varref fl="c98" loc="c,98,18,98,40" name="mips_cpu_harvard.register_write_execute" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c122" loc="c,122,14,122,35" dtype_id="1">
          <varref fl="c122" loc="c,122,14,122,35" name="mips_cpu_harvard.register_write_memory" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c123" loc="c,123,14,123,35" dtype_id="5">
          <varref fl="c123" loc="c,123,14,123,35" name="mips_cpu_harvard.write_register_memory" dtype_id="15"/>
        </traceinc>
        <traceinc fl="c126" loc="c,126,14,126,38" dtype_id="1">
          <varref fl="c126" loc="c,126,14,126,38" name="mips_cpu_harvard.HI_register_write_memory" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c127" loc="c,127,9,127,33" dtype_id="1">
          <varref fl="c127" loc="c,127,9,127,33" name="mips_cpu_harvard.LO_register_write_memory" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c134" loc="c,134,15,134,35" dtype_id="2">
          <varref fl="c134" loc="c,134,15,134,35" name="mips_cpu_harvard.ALU_HI_output_memory" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c135" loc="c,135,15,135,35" dtype_id="2">
          <varref fl="c135" loc="c,135,15,135,35" name="mips_cpu_harvard.ALU_LO_output_memory" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c143" loc="c,143,8,143,32" dtype_id="1">
          <varref fl="c143" loc="c,143,8,143,32" name="mips_cpu_harvard.register_write_writeback" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c144" loc="c,144,8,144,35" dtype_id="1">
          <varref fl="c144" loc="c,144,8,144,35" name="mips_cpu_harvard.HI_register_write_writeback" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c145" loc="c,145,8,145,35" dtype_id="1">
          <varref fl="c145" loc="c,145,8,145,35" name="mips_cpu_harvard.LO_register_write_writeback" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c149" loc="c,149,14,149,38" dtype_id="5">
          <varref fl="c149" loc="c,149,14,149,38" name="mips_cpu_harvard.write_register_writeback" dtype_id="15"/>
        </traceinc>
        <traceinc fl="c151" loc="c,151,15,151,38" dtype_id="2">
          <varref fl="c151" loc="c,151,15,151,38" name="mips_cpu_harvard.ALU_HI_output_writeback" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c152" loc="c,152,15,152,38" dtype_id="2">
          <varref fl="c152" loc="c,152,15,152,38" name="mips_cpu_harvard.ALU_LO_output_writeback" dtype_id="2"/>
        </traceinc>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,24" name="traceChgThis__12">
        <traceinc fl="c6" loc="c,6,14,6,17" dtype_id="1">
          <varref fl="c6" loc="c,6,14,6,17" name="clk" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c8" loc="c,8,14,8,19" dtype_id="1">
          <varref fl="c8" loc="c,8,14,8,19" name="reset" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c9" loc="c,9,47,9,53" dtype_id="1">
          <varref fl="c9" loc="c,9,47,9,53" name="active" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c10" loc="c,10,22,10,33" dtype_id="2">
          <varref fl="c10" loc="c,10,22,10,33" name="register_v0" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c13" loc="c,13,14,13,24" dtype_id="1">
          <varref fl="c13" loc="c,13,14,13,24" name="clk_enable" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c16" loc="c,16,22,16,35" dtype_id="2">
          <varref fl="c16" loc="c,16,22,16,35" name="instr_address" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c17" loc="c,17,22,17,36" dtype_id="2">
          <varref fl="c17" loc="c,17,22,17,36" name="instr_readdata" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c20" loc="c,20,21,20,33" dtype_id="2">
          <varref fl="c20" loc="c,20,21,20,33" name="data_address" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c21" loc="c,21,15,21,25" dtype_id="1">
          <varref fl="c21" loc="c,21,15,21,25" name="data_write" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c22" loc="c,22,15,22,24" dtype_id="1">
          <varref fl="c22" loc="c,22,15,22,24" name="data_read" dtype_id="10"/>
        </traceinc>
        <traceinc fl="c23" loc="c,23,21,23,35" dtype_id="2">
          <varref fl="c23" loc="c,23,21,23,35" name="data_writedata" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c24" loc="c,24,21,24,34" dtype_id="2">
          <varref fl="c24" loc="c,24,21,24,34" name="data_readdata" dtype_id="2"/>
        </traceinc>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,24" name="_eval_debug_assertions">
        <if fl="c6" loc="c,6,14,6,17">
          <and fl="c6" loc="c,6,14,6,17" dtype_id="1">
            <varref fl="c6" loc="c,6,14,6,17" name="clk" dtype_id="1"/>
            <const fl="c6" loc="c,6,14,6,17" name="8&apos;hfe" dtype_id="28"/>
          </and>
          <cstmt fl="c6" loc="c,6,14,6,17">
            <text fl="c6" loc="c,6,14,6,17"/>
          </cstmt>
        </if>
        <if fl="c8" loc="c,8,14,8,19">
          <and fl="c8" loc="c,8,14,8,19" dtype_id="1">
            <varref fl="c8" loc="c,8,14,8,19" name="reset" dtype_id="1"/>
            <const fl="c8" loc="c,8,14,8,19" name="8&apos;hfe" dtype_id="28"/>
          </and>
          <cstmt fl="c8" loc="c,8,14,8,19">
            <text fl="c8" loc="c,8,14,8,19"/>
          </cstmt>
        </if>
        <if fl="c13" loc="c,13,14,13,24">
          <and fl="c13" loc="c,13,14,13,24" dtype_id="1">
            <varref fl="c13" loc="c,13,14,13,24" name="clk_enable" dtype_id="1"/>
            <const fl="c13" loc="c,13,14,13,24" name="8&apos;hfe" dtype_id="28"/>
          </and>
          <cstmt fl="c13" loc="c,13,14,13,24">
            <text fl="c13" loc="c,13,14,13,24"/>
          </cstmt>
        </if>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,24" name="_ctor_var_reset">
        <creset fl="c6" loc="c,6,14,6,17">
          <varref fl="c6" loc="c,6,14,6,17" name="clk" dtype_id="1"/>
        </creset>
        <creset fl="c8" loc="c,8,14,8,19">
          <varref fl="c8" loc="c,8,14,8,19" name="reset" dtype_id="1"/>
        </creset>
        <creset fl="c9" loc="c,9,47,9,53">
          <varref fl="c9" loc="c,9,47,9,53" name="active" dtype_id="1"/>
        </creset>
        <creset fl="c10" loc="c,10,22,10,33">
          <varref fl="c10" loc="c,10,22,10,33" name="register_v0" dtype_id="2"/>
        </creset>
        <creset fl="c13" loc="c,13,14,13,24">
          <varref fl="c13" loc="c,13,14,13,24" name="clk_enable" dtype_id="1"/>
        </creset>
        <creset fl="c16" loc="c,16,22,16,35">
          <varref fl="c16" loc="c,16,22,16,35" name="instr_address" dtype_id="2"/>
        </creset>
        <creset fl="c17" loc="c,17,22,17,36">
          <varref fl="c17" loc="c,17,22,17,36" name="instr_readdata" dtype_id="2"/>
        </creset>
        <creset fl="c20" loc="c,20,21,20,33">
          <varref fl="c20" loc="c,20,21,20,33" name="data_address" dtype_id="2"/>
        </creset>
        <creset fl="c21" loc="c,21,15,21,25">
          <varref fl="c21" loc="c,21,15,21,25" name="data_write" dtype_id="1"/>
        </creset>
        <creset fl="c22" loc="c,22,15,22,24">
          <varref fl="c22" loc="c,22,15,22,24" name="data_read" dtype_id="1"/>
        </creset>
        <creset fl="c23" loc="c,23,21,23,35">
          <varref fl="c23" loc="c,23,21,23,35" name="data_writedata" dtype_id="2"/>
        </creset>
        <creset fl="c24" loc="c,24,21,24,34">
          <varref fl="c24" loc="c,24,21,24,34" name="data_readdata" dtype_id="2"/>
        </creset>
        <creset fl="c27" loc="c,27,8,27,20">
          <varref fl="c27" loc="c,27,8,27,20" name="mips_cpu_harvard.internal_clk" dtype_id="1"/>
        </creset>
        <creset fl="c32" loc="c,32,15,32,36">
          <varref fl="c32" loc="c,32,15,32,36" name="mips_cpu_harvard.program_counter_fetch" dtype_id="2"/>
        </creset>
        <creset fl="c35" loc="c,35,15,35,40">
          <varref fl="c35" loc="c,35,15,35,40" name="mips_cpu_harvard.program_counter_mux_1_out" dtype_id="2"/>
        </creset>
        <creset fl="c39" loc="c,39,14,39,40">
          <varref fl="c39" loc="c,39,14,39,40" name="mips_cpu_harvard.program_counter_src_decode" dtype_id="1"/>
        </creset>
        <creset fl="c40" loc="c,40,14,40,35">
          <varref fl="c40" loc="c,40,14,40,35" name="mips_cpu_harvard.register_write_decode" dtype_id="1"/>
        </creset>
        <creset fl="c41" loc="c,41,14,41,39">
          <varref fl="c41" loc="c,41,14,41,39" name="mips_cpu_harvard.memory_to_register_decode" dtype_id="1"/>
        </creset>
        <creset fl="c42" loc="c,42,14,42,33">
          <varref fl="c42" loc="c,42,14,42,33" name="mips_cpu_harvard.memory_write_decode" dtype_id="1"/>
        </creset>
        <creset fl="c43" loc="c,43,14,43,30">
          <varref fl="c43" loc="c,43,14,43,30" name="mips_cpu_harvard.ALU_src_B_decode" dtype_id="3"/>
        </creset>
        <creset fl="c44" loc="c,44,14,44,41">
          <varref fl="c44" loc="c,44,14,44,41" name="mips_cpu_harvard.register_destination_decode" dtype_id="3"/>
        </creset>
        <creset fl="c45" loc="c,45,14,45,27">
          <varref fl="c45" loc="c,45,14,45,27" name="mips_cpu_harvard.branch_decode" dtype_id="1"/>
        </creset>
        <creset fl="c46" loc="c,46,14,46,26">
          <varref fl="c46" loc="c,46,14,46,26" name="mips_cpu_harvard.equal_decode" dtype_id="1"/>
        </creset>
        <creset fl="c47" loc="c,47,14,47,33">
          <varref fl="c47" loc="c,47,14,47,33" name="mips_cpu_harvard.ALU_function_decode" dtype_id="4"/>
        </creset>
        <creset fl="c48" loc="c,48,10,48,49">
          <varref fl="c48" loc="c,48,10,48,49" name="mips_cpu_harvard.program_counter_multiplexer_jump_decode" dtype_id="1"/>
        </creset>
        <creset fl="c49" loc="c,49,9,49,38">
          <varref fl="c49" loc="c,49,9,49,38" name="mips_cpu_harvard.flush_decode_execute_register" dtype_id="1"/>
        </creset>
        <creset fl="c50" loc="c,50,9,50,27">
          <varref fl="c50" loc="c,50,9,50,27" name="mips_cpu_harvard.using_HI_LO_decode" dtype_id="1"/>
        </creset>
        <creset fl="c51" loc="c,51,9,51,29">
          <varref fl="c51" loc="c,51,9,51,29" name="mips_cpu_harvard.j_instruction_decode" dtype_id="1"/>
        </creset>
        <creset fl="c52" loc="c,52,9,52,33">
          <varref fl="c52" loc="c,52,9,52,33" name="mips_cpu_harvard.HI_register_write_decode" dtype_id="1"/>
        </creset>
        <creset fl="c53" loc="c,53,9,53,33">
          <varref fl="c53" loc="c,53,9,53,33" name="mips_cpu_harvard.LO_register_write_decode" dtype_id="1"/>
        </creset>
        <creset fl="c59" loc="c,59,18,59,36">
          <varref fl="c59" loc="c,59,18,59,36" name="mips_cpu_harvard.instruction_decode" dtype_id="2"/>
        </creset>
        <creset fl="c60" loc="c,60,18,60,50">
          <varref fl="c60" loc="c,60,18,60,50" name="mips_cpu_harvard.program_counter_plus_four_decode" dtype_id="2"/>
        </creset>
        <creset fl="c80" loc="c,80,18,80,47">
          <varref fl="c80" loc="c,80,18,80,47" name="mips_cpu_harvard.register_file_output_A_decode" dtype_id="2"/>
        </creset>
        <creset fl="c81" loc="c,81,18,81,47">
          <varref fl="c81" loc="c,81,18,81,47" name="mips_cpu_harvard.register_file_output_B_decode" dtype_id="2"/>
        </creset>
        <creset fl="c84" loc="c,84,18,84,33">
          <varref fl="c84" loc="c,84,18,84,33" name="mips_cpu_harvard.sign_imm_decode" dtype_id="2"/>
        </creset>
        <creset fl="c85" loc="c,85,16,85,28">
          <varref fl="c85" loc="c,85,16,85,28" name="mips_cpu_harvard.comparator_1" dtype_id="2"/>
        </creset>
        <creset fl="c86" loc="c,86,16,86,28">
          <varref fl="c86" loc="c,86,16,86,28" name="mips_cpu_harvard.comparator_2" dtype_id="2"/>
        </creset>
        <creset fl="c90" loc="c,90,18,90,46">
          <varref fl="c90" loc="c,90,18,90,46" name="mips_cpu_harvard.register_destination_execute" dtype_id="3"/>
        </creset>
        <creset fl="c91" loc="c,91,18,91,44">
          <varref fl="c91" loc="c,91,18,91,44" name="mips_cpu_harvard.memory_to_register_execute" dtype_id="1"/>
        </creset>
        <creset fl="c92" loc="c,92,18,92,38">
          <varref fl="c92" loc="c,92,18,92,38" name="mips_cpu_harvard.memory_write_execute" dtype_id="1"/>
        </creset>
        <creset fl="c93" loc="c,93,18,93,40">
          <varref fl="c93" loc="c,93,18,93,40" name="mips_cpu_harvard.write_register_execute" dtype_id="5"/>
        </creset>
        <creset fl="c94" loc="c,94,18,94,35">
          <varref fl="c94" loc="c,94,18,94,35" name="mips_cpu_harvard.ALU_src_B_execute" dtype_id="3"/>
        </creset>
        <creset fl="c95" loc="c,95,18,95,38">
          <varref fl="c95" loc="c,95,18,95,38" name="mips_cpu_harvard.ALU_function_execute" dtype_id="4"/>
        </creset>
        <creset fl="c96" loc="c,96,18,96,43">
          <varref fl="c96" loc="c,96,18,96,43" name="mips_cpu_harvard.HI_register_write_execute" dtype_id="1"/>
        </creset>
        <creset fl="c97" loc="c,97,18,97,43">
          <varref fl="c97" loc="c,97,18,97,43" name="mips_cpu_harvard.LO_register_write_execute" dtype_id="1"/>
        </creset>
        <creset fl="c98" loc="c,98,18,98,40">
          <varref fl="c98" loc="c,98,18,98,40" name="mips_cpu_harvard.register_write_execute" dtype_id="1"/>
        </creset>
        <creset fl="c99" loc="c,99,11,99,51">
          <varref fl="c99" loc="c,99,11,99,51" name="mips_cpu_harvard.program_counter_multiplexer_jump_execute" dtype_id="1"/>
        </creset>
        <creset fl="c100" loc="c,100,10,100,50">
          <varref fl="c100" loc="c,100,10,100,50" name="mips_cpu_harvard.register_file_memory_mux_control_execute" dtype_id="1"/>
        </creset>
        <creset fl="c101" loc="c,101,10,101,31">
          <varref fl="c101" loc="c,101,10,101,31" name="mips_cpu_harvard.j_instruction_execute" dtype_id="1"/>
        </creset>
        <creset fl="c102" loc="c,102,10,102,29">
          <varref fl="c102" loc="c,102,10,102,29" name="mips_cpu_harvard.using_HI_LO_execute" dtype_id="1"/>
        </creset>
        <creset fl="c105" loc="c,105,15,105,28">
          <varref fl="c105" loc="c,105,15,105,28" name="mips_cpu_harvard.src_A_execute" dtype_id="2"/>
        </creset>
        <creset fl="c106" loc="c,106,15,106,28">
          <varref fl="c106" loc="c,106,15,106,28" name="mips_cpu_harvard.src_B_execute" dtype_id="2"/>
        </creset>
        <creset fl="c107" loc="c,107,18,107,35">
          <varref fl="c107" loc="c,107,18,107,35" name="mips_cpu_harvard.src_A_ALU_execute" dtype_id="2"/>
        </creset>
        <creset fl="c108" loc="c,108,18,108,35">
          <varref fl="c108" loc="c,108,18,108,35" name="mips_cpu_harvard.src_B_ALU_execute" dtype_id="2"/>
        </creset>
        <creset fl="c109" loc="c,109,18,109,36">
          <varref fl="c109" loc="c,109,18,109,36" name="mips_cpu_harvard.write_data_execute" dtype_id="2"/>
        </creset>
        <creset fl="c110" loc="c,110,18,110,36">
          <varref fl="c110" loc="c,110,18,110,36" name="mips_cpu_harvard.ALU_output_execute" dtype_id="2"/>
        </creset>
        <creset fl="c111" loc="c,111,18,111,39">
          <varref fl="c111" loc="c,111,18,111,39" name="mips_cpu_harvard.ALU_HI_output_execute" dtype_id="2"/>
        </creset>
        <creset fl="c112" loc="c,112,18,112,39">
          <varref fl="c112" loc="c,112,18,112,39" name="mips_cpu_harvard.ALU_LO_output_execute" dtype_id="2"/>
        </creset>
        <creset fl="c113" loc="c,113,18,113,28">
          <varref fl="c113" loc="c,113,18,113,28" name="mips_cpu_harvard.Rs_execute" dtype_id="5"/>
        </creset>
        <creset fl="c114" loc="c,114,18,114,28">
          <varref fl="c114" loc="c,114,18,114,28" name="mips_cpu_harvard.Rt_execute" dtype_id="5"/>
        </creset>
        <creset fl="c115" loc="c,115,18,115,28">
          <varref fl="c115" loc="c,115,18,115,28" name="mips_cpu_harvard.Rd_execute" dtype_id="5"/>
        </creset>
        <creset fl="c116" loc="c,116,18,116,34">
          <varref fl="c116" loc="c,116,18,116,34" name="mips_cpu_harvard.sign_imm_execute" dtype_id="2"/>
        </creset>
        <creset fl="c118" loc="c,118,15,118,48">
          <varref fl="c118" loc="c,118,15,118,48" name="mips_cpu_harvard.program_counter_plus_four_execute" dtype_id="2"/>
        </creset>
        <creset fl="c119" loc="c,119,15,119,40">
          <varref fl="c119" loc="c,119,15,119,40" name="mips_cpu_harvard.j_program_counter_execute" dtype_id="2"/>
        </creset>
        <creset fl="c122" loc="c,122,14,122,35">
          <varref fl="c122" loc="c,122,14,122,35" name="mips_cpu_harvard.register_write_memory" dtype_id="1"/>
        </creset>
        <creset fl="c123" loc="c,123,14,123,35">
          <varref fl="c123" loc="c,123,14,123,35" name="mips_cpu_harvard.write_register_memory" dtype_id="5"/>
        </creset>
        <creset fl="c124" loc="c,124,14,124,39">
          <varref fl="c124" loc="c,124,14,124,39" name="mips_cpu_harvard.memory_to_register_memory" dtype_id="1"/>
        </creset>
        <creset fl="c125" loc="c,125,14,125,33">
          <varref fl="c125" loc="c,125,14,125,33" name="mips_cpu_harvard.memory_write_memory" dtype_id="1"/>
        </creset>
        <creset fl="c126" loc="c,126,14,126,38">
          <varref fl="c126" loc="c,126,14,126,38" name="mips_cpu_harvard.HI_register_write_memory" dtype_id="1"/>
        </creset>
        <creset fl="c127" loc="c,127,9,127,33">
          <varref fl="c127" loc="c,127,9,127,33" name="mips_cpu_harvard.LO_register_write_memory" dtype_id="1"/>
        </creset>
        <creset fl="c128" loc="c,128,10,128,49">
          <varref fl="c128" loc="c,128,10,128,49" name="mips_cpu_harvard.program_counter_multiplexer_jump_memory" dtype_id="1"/>
        </creset>
        <creset fl="c129" loc="c,129,9,129,40">
          <varref fl="c129" loc="c,129,9,129,40" name="mips_cpu_harvard.register_file_memory_mux_memory" dtype_id="1"/>
        </creset>
        <creset fl="c130" loc="c,130,9,130,29">
          <varref fl="c130" loc="c,130,9,130,29" name="mips_cpu_harvard.j_instruction_memory" dtype_id="1"/>
        </creset>
        <creset fl="c133" loc="c,133,15,133,32">
          <varref fl="c133" loc="c,133,15,133,32" name="mips_cpu_harvard.ALU_output_memory" dtype_id="2"/>
        </creset>
        <creset fl="c134" loc="c,134,15,134,35">
          <varref fl="c134" loc="c,134,15,134,35" name="mips_cpu_harvard.ALU_HI_output_memory" dtype_id="2"/>
        </creset>
        <creset fl="c135" loc="c,135,15,135,35">
          <varref fl="c135" loc="c,135,15,135,35" name="mips_cpu_harvard.ALU_LO_output_memory" dtype_id="2"/>
        </creset>
        <creset fl="c137" loc="c,137,15,137,32">
          <varref fl="c137" loc="c,137,15,137,32" name="mips_cpu_harvard.write_data_memory" dtype_id="2"/>
        </creset>
        <creset fl="c139" loc="c,139,15,139,39">
          <varref fl="c139" loc="c,139,15,139,39" name="mips_cpu_harvard.j_program_counter_memory" dtype_id="2"/>
        </creset>
        <creset fl="c143" loc="c,143,8,143,32">
          <varref fl="c143" loc="c,143,8,143,32" name="mips_cpu_harvard.register_write_writeback" dtype_id="1"/>
        </creset>
        <creset fl="c144" loc="c,144,8,144,35">
          <varref fl="c144" loc="c,144,8,144,35" name="mips_cpu_harvard.HI_register_write_writeback" dtype_id="1"/>
        </creset>
        <creset fl="c145" loc="c,145,8,145,35">
          <varref fl="c145" loc="c,145,8,145,35" name="mips_cpu_harvard.LO_register_write_writeback" dtype_id="1"/>
        </creset>
        <creset fl="c146" loc="c,146,8,146,36">
          <varref fl="c146" loc="c,146,8,146,36" name="mips_cpu_harvard.memory_to_register_writeback" dtype_id="1"/>
        </creset>
        <creset fl="c149" loc="c,149,14,149,38">
          <varref fl="c149" loc="c,149,14,149,38" name="mips_cpu_harvard.write_register_writeback" dtype_id="5"/>
        </creset>
        <creset fl="c150" loc="c,150,15,150,31">
          <varref fl="c150" loc="c,150,15,150,31" name="mips_cpu_harvard.result_writeback" dtype_id="2"/>
        </creset>
        <creset fl="c151" loc="c,151,15,151,38">
          <varref fl="c151" loc="c,151,15,151,38" name="mips_cpu_harvard.ALU_HI_output_writeback" dtype_id="2"/>
        </creset>
        <creset fl="c152" loc="c,152,15,152,38">
          <varref fl="c152" loc="c,152,15,152,38" name="mips_cpu_harvard.ALU_LO_output_writeback" dtype_id="2"/>
        </creset>
        <creset fl="c153" loc="c,153,15,153,35">
          <varref fl="c153" loc="c,153,15,153,35" name="mips_cpu_harvard.ALU_output_writeback" dtype_id="2"/>
        </creset>
        <creset fl="c154" loc="c,154,15,154,34">
          <varref fl="c154" loc="c,154,15,154,34" name="mips_cpu_harvard.read_data_writeback" dtype_id="2"/>
        </creset>
        <creset fl="c157" loc="c,157,14,157,25">
          <varref fl="c157" loc="c,157,14,157,25" name="mips_cpu_harvard.stall_fetch" dtype_id="1"/>
        </creset>
        <creset fl="c158" loc="c,158,14,158,26">
          <varref fl="c158" loc="c,158,14,158,26" name="mips_cpu_harvard.stall_decode" dtype_id="1"/>
        </creset>
        <creset fl="c161" loc="c,161,14,161,36">
          <varref fl="c161" loc="c,161,14,161,36" name="mips_cpu_harvard.flush_execute_register" dtype_id="1"/>
        </creset>
        <creset fl="c162" loc="c,162,14,162,31">
          <varref fl="c162" loc="c,162,14,162,31" name="mips_cpu_harvard.forward_A_execute" dtype_id="6"/>
        </creset>
        <creset fl="c163" loc="c,163,14,163,31">
          <varref fl="c163" loc="c,163,14,163,31" name="mips_cpu_harvard.forward_B_execute" dtype_id="6"/>
        </creset>
        <creset fl="c164" loc="c,164,10,164,37">
          <varref fl="c164" loc="c,164,10,164,37" name="mips_cpu_harvard.flush_fetch_decode_register" dtype_id="1"/>
        </creset>
        <creset fl="l13" loc="l,13,15,13,24">
          <varref fl="l13" loc="l,13,15,13,24" name="mips_cpu_harvard.register_file.registers" dtype_id="7"/>
        </creset>
        <creset fl="l14" loc="l,14,15,14,21">
          <varref fl="l14" loc="l,14,15,14,21" name="mips_cpu_harvard.register_file.HI_reg" dtype_id="2"/>
        </creset>
        <creset fl="l14" loc="l,14,23,14,29">
          <varref fl="l14" loc="l,14,23,14,29" name="mips_cpu_harvard.register_file.LO_reg" dtype_id="2"/>
        </creset>
        <creset fl="f19" loc="f,19,14,19,16">
          <varref fl="f19" loc="f,19,14,19,16" name="mips_cpu_harvard.control_unit.op" dtype_id="4"/>
        </creset>
        <creset fl="f20" loc="f,20,14,20,16">
          <varref fl="f20" loc="f,20,14,20,16" name="mips_cpu_harvard.control_unit.rt" dtype_id="5"/>
        </creset>
        <creset fl="f21" loc="f,21,14,21,19">
          <varref fl="f21" loc="f,21,14,21,19" name="mips_cpu_harvard.control_unit.funct" dtype_id="4"/>
        </creset>
        <creset fl="q21" loc="q,21,15,21,30">
          <varref fl="q21" loc="q,21,15,21,30" name="mips_cpu_harvard.alu_input_mux.src_mux_input_0" dtype_id="2"/>
        </creset>
        <creset fl="e19" loc="e,19,15,19,31">
          <varref fl="e19" loc="e,19,15,19,31" name="mips_cpu_harvard.alu.ALU_HI_LO_output" dtype_id="8"/>
        </creset>
        <creset fl="h31" loc="h,31,8,31,15">
          <varref fl="h31" loc="h,31,8,31,15" name="mips_cpu_harvard.hazard_unit.lwstall" dtype_id="1"/>
        </creset>
        <creset fl="h32" loc="h,32,8,32,19">
          <varref fl="h32" loc="h,32,8,32,19" name="mips_cpu_harvard.hazard_unit.branchstall" dtype_id="1"/>
        </creset>
        <creset fl="c5" loc="c,5,8,5,24">
          <varref fl="c5" loc="c,5,8,5,24" name="__Vm_traceActivity" dtype_id="9"/>
        </creset>
      </cfunc>
      <cuse fl="c5" loc="c,5,8,5,24" name="VerilatedVcd"/>
    </module>
    <cfile fl="a0" loc="a,0,0,0,0" name="MIPS_Harvard_obj_dir/MIPS_Harvard_TB__Syms.cpp"/>
    <cfile fl="a0" loc="a,0,0,0,0" name="MIPS_Harvard_obj_dir/MIPS_Harvard_TB__Syms.h"/>
    <cfile fl="a0" loc="a,0,0,0,0" name="MIPS_Harvard_obj_dir/MIPS_Harvard_TB__Trace__Slow.cpp"/>
    <cfile fl="a0" loc="a,0,0,0,0" name="MIPS_Harvard_obj_dir/MIPS_Harvard_TB__Trace.cpp"/>
    <cfile fl="a0" loc="a,0,0,0,0" name="MIPS_Harvard_obj_dir/MIPS_Harvard_TB.h"/>
    <cfile fl="a0" loc="a,0,0,0,0" name="MIPS_Harvard_obj_dir/MIPS_Harvard_TB.cpp"/>
    <typetable fl="a0" loc="a,0,0,0,0">
      <unpackarraydtype fl="l13" loc="l,13,24,13,25" id="7" sub_dtype_id="2">
        <range fl="l13" loc="l,13,24,13,25">
          <const fl="l13" loc="l,13,25,13,27" name="32&apos;sh1f" dtype_id="13"/>
          <const fl="l13" loc="l,13,28,13,29" name="32&apos;sh0" dtype_id="13"/>
        </range>
      </unpackarraydtype>
      <basicdtype fl="e15" loc="e,15,2,15,7" id="8" name="logic" left="63" right="0"/>
      <basicdtype fl="e45" loc="e,45,34,45,41" id="21" name="logic" left="63" right="0"/>
      <basicdtype fl="c6" loc="c,6,8,6,13" id="1" name="logic"/>
      <basicdtype fl="c10" loc="c,10,9,10,14" id="2" name="logic" left="31" right="0"/>
      <basicdtype fl="c43" loc="c,43,2,43,7" id="3" name="logic" left="1" right="0"/>
      <basicdtype fl="c47" loc="c,47,2,47,7" id="4" name="logic" left="5" right="0"/>
      <basicdtype fl="c64" loc="c,64,2,64,7" id="5" name="logic" left="4" right="0"/>
      <basicdtype fl="c72" loc="c,72,2,72,7" id="11" name="logic" left="15" right="0"/>
      <basicdtype fl="c74" loc="c,74,2,74,7" id="12" name="logic" left="25" right="0"/>
      <basicdtype fl="c162" loc="c,162,2,162,7" id="6" name="logic" left="2" right="0"/>
      <basicdtype fl="c206" loc="c,206,8,206,10" id="13" name="logic" left="31" right="0"/>
      <basicdtype fl="l13" loc="l,13,15,13,24" id="26" name="bit" left="4" right="0"/>
      <basicdtype fl="l13" loc="l,13,15,13,24" id="27" name="bit"/>
      <basicdtype fl="c5" loc="c,5,8,5,24" id="9" name="bit" left="31" right="0"/>
      <basicdtype fl="c27" loc="c,27,8,27,20" id="10" name="logic" left="31" right="0"/>
      <basicdtype fl="l23" loc="l,23,37,23,38" id="14" name="logic" left="31" right="0"/>
      <basicdtype fl="j16" loc="j,16,8,16,15" id="16" name="logic" left="31" right="0"/>
      <basicdtype fl="j16" loc="j,16,8,16,15" id="17" name="logic" left="31" right="0"/>
      <basicdtype fl="c332" loc="c,332,12,332,13" id="15" name="logic" left="31" right="0"/>
      <basicdtype fl="c267" loc="c,267,31,267,32" id="18" name="logic" left="31" right="0"/>
      <basicdtype fl="h37" loc="h,37,45,37,51" id="19" name="logic" left="31" right="0"/>
      <basicdtype fl="f24" loc="f,24,19,24,20" id="20" name="logic" left="31" right="0"/>
      <basicdtype fl="e68" loc="e,68,39,68,41" id="22" name="logic" left="31" right="0"/>
      <basicdtype fl="c366" loc="c,366,69,366,70" id="23" name="logic" left="31" right="0"/>
      <basicdtype fl="c75" loc="c,75,39,75,40" id="25" name="logic" left="31" right="0"/>
      <basicdtype fl="c366" loc="c,366,76,366,77" id="24" name="logic" left="31" right="0"/>
      <basicdtype fl="c6" loc="c,6,14,6,17" id="28" name="logic" left="7" right="0"/>
    </typetable>
  </netlist>
</verilator_xml>
