#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Jul 20 17:36:53 2024
# Process ID: 13836
# Current directory: C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn
# Command line: vivado.exe -mode tcl -source script/create_prj.tcl
# Log file: C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/vivado.log
# Journal file: C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn\vivado.jou
#-----------------------------------------------------------
source script/create_prj.tcl
start_gui
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/code/zynq_pri/zynq_study/DDS_test/rtl/sim/tb_src/DDS_test_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property target_simulator ModelSim [current_project]
launch_simulation -install_path C:/modeltech64_10.6d/win64
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name rom_triangular -dir c:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {rom_triangular} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {14} CONFIG.Write_Depth_A {4096} CONFIG.Read_Width_A {14} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {14} CONFIG.Read_Width_B {14} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/code/zynq_pri/zynq_study/DDS_test/alg/tri_wave.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips rom_triangular]
generate_target {instantiation_template} [get_files c:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.srcs/sources_1/ip/rom_triangular/rom_triangular.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.srcs/sources_1/ip/rom_triangular/rom_triangular.xci]
catch { config_ip_cache -export [get_ips -all rom_triangular] }
export_ip_user_files -of_objects [get_files c:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.srcs/sources_1/ip/rom_triangular/rom_triangular.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.srcs/sources_1/ip/rom_triangular/rom_triangular.xci]
launch_runs -jobs 8 rom_triangular_synth_1
export_simulation -of_objects [get_files c:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.srcs/sources_1/ip/rom_triangular/rom_triangular.xci] -directory C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.ip_user_files/sim_scripts -ip_user_files_dir C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.ip_user_files -ipstatic_source_dir C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.cache/compile_simlib/modelsim} {questa=C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.cache/compile_simlib/questa} {riviera=C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.cache/compile_simlib/riviera} {activehdl=C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name rom_square -dir c:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {rom_square} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {14} CONFIG.Write_Depth_A {4096} CONFIG.Read_Width_A {14} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {14} CONFIG.Read_Width_B {14} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/code/zynq_pri/zynq_study/DDS_test/alg/squ_wave.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips rom_square]
generate_target {instantiation_template} [get_files c:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.srcs/sources_1/ip/rom_square/rom_square.xci]
generate_target all [get_files  c:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.srcs/sources_1/ip/rom_square/rom_square.xci]
catch { config_ip_cache -export [get_ips -all rom_square] }
export_ip_user_files -of_objects [get_files c:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.srcs/sources_1/ip/rom_square/rom_square.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.srcs/sources_1/ip/rom_square/rom_square.xci]
launch_runs -jobs 8 rom_square_synth_1
export_simulation -of_objects [get_files c:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.srcs/sources_1/ip/rom_square/rom_square.xci] -directory C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.ip_user_files/sim_scripts -ip_user_files_dir C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.ip_user_files -ipstatic_source_dir C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.cache/compile_simlib/modelsim} {questa=C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.cache/compile_simlib/questa} {riviera=C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.cache/compile_simlib/riviera} {activehdl=C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name rom_sine -dir c:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {rom_sine} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {14} CONFIG.Write_Depth_A {4096} CONFIG.Read_Width_A {14} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {14} CONFIG.Read_Width_B {14} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/code/zynq_pri/zynq_study/DDS_test/alg/sin_wave.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips rom_sine]
generate_target {instantiation_template} [get_files c:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.srcs/sources_1/ip/rom_sine/rom_sine.xci]
generate_target all [get_files  c:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.srcs/sources_1/ip/rom_sine/rom_sine.xci]
catch { config_ip_cache -export [get_ips -all rom_sine] }
export_ip_user_files -of_objects [get_files c:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.srcs/sources_1/ip/rom_sine/rom_sine.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.srcs/sources_1/ip/rom_sine/rom_sine.xci]
launch_runs -jobs 8 rom_sine_synth_1
export_simulation -of_objects [get_files c:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.srcs/sources_1/ip/rom_sine/rom_sine.xci] -directory C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.ip_user_files/sim_scripts -ip_user_files_dir C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.ip_user_files -ipstatic_source_dir C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.cache/compile_simlib/modelsim} {questa=C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.cache/compile_simlib/questa} {riviera=C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.cache/compile_simlib/riviera} {activehdl=C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/DDS_test/DDS_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/script/top.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/code/zynq_pri/zynq_study/DDS_test/rtl/syn/script/top.xdc
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_simulation -install_path C:/modeltech64_10.6d/win64
close_project
