Bonnie Berger , Martin Brady , Donna Brown , Tom Leighton, Nearly optimal algorithms and bounds for multilayer channel routing, Journal of the ACM (JACM), v.42 n.2, p.500-542, March 1995[doi>10.1145/201019.201037]
Michael Burstein , Richard Pelavin, Hierarchical channel router, Proceedings of the 20th Design Automation Conference, p.591-597, June 27-29, 1983, Miami Beach, Florida, USA
Cataldo, A. and Fuller, B. 2001. Simplex, Toshiba prep diagonal interconnect scheme. In EE Times, June 4.
Chaudhary, K. and Robinson, P. 1991. Channel routing by sorting. IEEE Trans. Comput.-Aided Des. 10, 754--760.
H. H. Chen, Routing L-shaped channels in nonslicing-structure placement, Proceedings of the 24th ACM/IEEE Design Automation Conference, p.152-158, June 28-July 01, 1987, Miami Beach, Florida, USA[doi>10.1145/37888.37911]
Dai, W. M., Asano, T., and Kuh, E. S. 1985. Routing region definition and ordering scheme for building-block layout. IEEE Trans. Comput.-Aided Des. 4, 189--197.
Deutsch, D. N. 1985. Compacted channel routing. In Proceedings of the ICCAD. 223--225.
Michael R. Garey , David S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness, W. H. Freeman & Co., New York, NY, 1979
Guruswamy, M. and Wong, D. F. 1988. Channel routing order for building-block layout with rectilinear modules. In Proceedings of the ICCAD. 184--187.
Haruyama, S., Wong, D. F., and Fussell, D. S. 1992. Topological channel routing. IEEE Trans. Comput.-Aided Des. 11, 1177--1197.
Tai-Tsung Ho , S. Sitharama Iyengar, A density-based general greedy channel routing algorithm in vlsi design automation, Louisiana State University and Agricultural & Mechanical College, 1989
Ho, T. T., Iyengar, S. S., and Zheng, S. Q. 1991. A greedy channel routing algorithm. IEEE Trans. Comput.-Aided Des. 10, 204--211.
Rostam Joobbani, Artificial Intelligence Approach to VLSI Routing, Kluwer Academic Publishers, Norwell, MA, 1986
E. Lodi , F. Luccio , L. Pagli, Routing in times square mode, Information Processing Letters, v.35 n.1, p.41-48, June 1990[doi>10.1016/0020-0190(90)90172-T]
Elena Lodi , Fabrizio Luccio , Xiaoyu Song, A 2dchannel router for the diagonal model, Integration, the VLSI Journal, v.11 n.2, p.111-125, April 1991[doi>10.1016/0167-9260(91)90014-C]
Maddila, S. Rao and Zhou, D. 1989. Routing in general junctions. IEEE Trans. Comput.-Aided Des. 8, 1174--1184.
Subhashis Majumder , Subhas C. Nandy , Bhargab B. Bhattacharya, Partitioning VLSI Floorplans by Staircase Channels for Global Routing, Proceedings of the Eleventh International Conference on VLSI Design: VLSI for Signal Processing, p.59, January 04-07, 1998
T. Ohtsuki, Layout design and verification, Elsevier Science Publishers B. V., Amsterdam, The Netherlands, 1986
R. K. Pal , S. P. Pal , M. M. Das , A. Pal, Computing area and wire length efficient routes for channels, Proceedings of the 8th International Conference on VLSI Design, p.196, January 04-07, 1995
Pal, R. K. 2000. Multi-Layer Channel Routing: Complexity and Algorithms. Narosa, New Delhi, India.
Pucknell, D. A. and Eshraghian, K. 1996. Basic VLSI Design. Prentice Hall, Engelwood Cliffs, NJ.
Reed, J., Sangiovanni-Vincentelli, A., and Santomauro, M. 1985. A new symbolic channel router: YACR2. IEEE Trans. Comput.-Aided Des. 4, 208--219.
Ronald L. Rivest , Charles M. Fiduccia, A “greedy” channel router, Proceedings of the 19th Design Automation Conference, p.418-424, January 1982
Sarrafzadeh, M. 1987. Channel routing problem in the knock-knee mode is NP-complete. IEEE Trans. Comput.-Aided Des. 6, 503--506.
Naveed A. Sherwani, Algorithms for VLSI Physcial Design Automation, Kluwer Academic Publishers, Norwell, MA, 1998
Sherwani, N. A., Bhingarde, S., and Panyam, A. 1995. Routing in the Third Dimension: From VLSI Chips to MCMs. IEEE Press, Piscataway, NJ.
Shin, H. and Sangiovanni-Vincentelli, A. 1986. Mighty: A 'rip-up and reroute' detailed router. In Proceedings of the ICCAD, 2--5.
Song, X. 1992. An algorithm for L-shaped channel routing in a diagonal model. IEEE Trans. Comput.-Aided Des. 11, 267--270.
Susmita Sur-Kolay , Bhargab B. Bhattacharya, The Cycle Structure of Channel Graphs in Nonslicible Floorplans and A Unified Algorithm for Feasible Routing Order, Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors, p.524-527, October 14-16, 1991
The, K.-S., Wong, D. F., and Cong, J. 1991. A layout modification approach to via minimization. IEEE Trans. Comput.-Aided Des. 10, 536--541.
Tsai, C., Chen, S., Chen, Y., and Hu, Y. 1992. Planning strategies for area routing. In Proceedings of the European Design Automation Conference. 338--342.
Tzeng, P.-S. and Sequin, C. H. 1988. Codar: A congestion-directed general area router. In Proceedings of the ICCAD. 30--33.
Deborah C. Wang, Novel routing schemes for IC layout part I: Two-layer channel routing, Proceedings of the 28th ACM/IEEE Design Automation Conference, p.49-53, June 17-22, 1991, San Francisco, California, USA[doi>10.1145/127601.127626]
Jin-Tai Yan , Pei-Yung Hsiao, Minimizing the number of switchboxes for region definition and ordering assignment, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.3, p.336-347, November 2006[doi>10.1109/43.489104]
Jin-Tai Yan, An improved optimal algorithm for bubble-sorting-based non-Manhattan channel routing, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.18 n.2, p.163-171, November 2006[doi>10.1109/43.743726]
Jin-Tai Yan, Three-layer bubble-sorting-based nonManhattan channel routing, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.5 n.3, p.726-734, July 2000[doi>10.1145/348019.350285]
Yoshimura, T. and Kuh, E. S. 1982. Efficient algorithms for channel routing. IEEE Trans. Comput.-Aided Des. 1, 25--35.
