#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000023ff9b198d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000023ff98b1330 .scope module, "tb_alu_bin" "tb_alu_bin" 3 3;
 .timescale -9 -12;
v0000023ff9c2de50_0 .var "a", 15 0;
v0000023ff9c2f390_0 .var "b", 15 0;
v0000023ff9c2ed50_0 .var "expected", 15 0;
v0000023ff9c2dd10_0 .var "op", 1 0;
v0000023ff9c2d090_0 .net "y", 15 0, v0000023ff9c2f110_0;  1 drivers
S_0000023ff98b14c0 .scope module, "DUT" "alu" 3 12, 4 22 0, S_0000023ff98b1330;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "op";
    .port_info 3 /OUTPUT 16 "y";
L_0000023ff9ccf900 .functor NOT 1, L_0000023ff9c22e10, C4<0>, C4<0>, C4<0>;
v0000023ff9c2f610_0 .net *"_ivl_1", 0 0, L_0000023ff9c22e10;  1 drivers
v0000023ff9c2d630_0 .net *"_ivl_2", 0 0, L_0000023ff9ccf900;  1 drivers
v0000023ff9c2e710_0 .net *"_ivl_5", 14 0, L_0000023ff9c224b0;  1 drivers
v0000023ff9c2ddb0_0 .net "a", 15 0, v0000023ff9c2de50_0;  1 drivers
v0000023ff9c2da90_0 .net "add_y", 15 0, L_0000023ff9c39070;  1 drivers
v0000023ff9c2ecb0_0 .net "b", 15 0, v0000023ff9c2f390_0;  1 drivers
v0000023ff9c2ec10_0 .net "div_y", 15 0, L_0000023ff9c24cb0;  1 drivers
v0000023ff9c2e5d0_0 .net "mul_y", 15 0, L_0000023ff9c23810;  1 drivers
v0000023ff9c2f070_0 .net "op", 1 0, v0000023ff9c2dd10_0;  1 drivers
v0000023ff9c2ee90_0 .net "sub_y", 15 0, L_0000023ff9c21c90;  1 drivers
v0000023ff9c2f110_0 .var "y", 15 0;
E_0000023ff9aec0b0/0 .event anyedge, v0000023ff9c2f070_0, v0000023ff9becf90_0, v0000023ff9c2ce10_0, v0000023ff9bf2cb0_0;
E_0000023ff9aec0b0/1 .event anyedge, v0000023ff9bef010_0;
E_0000023ff9aec0b0 .event/or E_0000023ff9aec0b0/0, E_0000023ff9aec0b0/1;
L_0000023ff9c22e10 .part v0000023ff9c2f390_0, 15, 1;
L_0000023ff9c224b0 .part v0000023ff9c2f390_0, 0, 15;
L_0000023ff9c21790 .concat [ 15 1 0 0], L_0000023ff9c224b0, L_0000023ff9ccf900;
S_0000023ff98b1650 .scope module, "U_ADD" "Suma16Bits" 4 29, 5 211 0, S_0000023ff98b14c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "S";
    .port_info 1 /INPUT 16 "R";
    .port_info 2 /OUTPUT 16 "F";
L_0000023ff9c8a530 .functor XOR 1, L_0000023ff9c31d70, L_0000023ff9c31f50, C4<0>, C4<0>;
L_0000023ff9cb97d0 .functor BUFZ 1, L_0000023ff9c319b0, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb9f40 .functor BUFZ 5, L_0000023ff9c315f0, C4<00000>, C4<00000>, C4<00000>;
L_0000023ff9cb9370 .functor BUFZ 10, L_0000023ff9c38f30, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0000023ff9becf90_0 .net "F", 15 0, L_0000023ff9c39070;  alias, 1 drivers
v0000023ff9bed670_0 .net "R", 15 0, v0000023ff9c2f390_0;  alias, 1 drivers
v0000023ff9bed990_0 .net "S", 15 0, v0000023ff9c2de50_0;  alias, 1 drivers
v0000023ff9beb910_0 .net *"_ivl_24", 0 0, L_0000023ff9c31230;  1 drivers
v0000023ff9bed0d0_0 .net *"_ivl_26", 0 0, L_0000023ff9c31870;  1 drivers
v0000023ff9beba50_0 .net *"_ivl_28", 0 0, L_0000023ff9c314b0;  1 drivers
v0000023ff9bed490_0 .net *"_ivl_30", 0 0, L_0000023ff9c312d0;  1 drivers
v0000023ff9becb30_0 .net *"_ivl_32", 0 0, L_0000023ff9c31910;  1 drivers
v0000023ff9bec630_0 .net *"_ivl_34", 0 0, L_0000023ff9c31550;  1 drivers
v0000023ff9bec270_0 .net *"_ivl_45", 0 0, L_0000023ff9cb97d0;  1 drivers
v0000023ff9bed5d0_0 .net *"_ivl_49", 4 0, L_0000023ff9cb9f40;  1 drivers
v0000023ff9bec9f0_0 .net *"_ivl_54", 9 0, L_0000023ff9cb9370;  1 drivers
v0000023ff9bebc30_0 .net "boolean1", 0 0, L_0000023ff9c2fc50;  1 drivers
v0000023ff9bedd50_0 .net "boolean2", 0 0, L_0000023ff9c8a530;  1 drivers
v0000023ff9bec1d0_0 .net "diff_exp1", 4 0, L_0000023ff9c2d310;  1 drivers
v0000023ff9beb9b0_0 .net "diff_exp2", 4 0, L_0000023ff9c2d590;  1 drivers
v0000023ff9bed7b0_0 .net "e1", 4 0, L_0000023ff9c2def0;  1 drivers
v0000023ff9beddf0_0 .net "e2", 4 0, L_0000023ff9c2dbd0;  1 drivers
v0000023ff9bebf50_0 .net "exp_aux", 4 0, L_0000023ff9c30dd0;  1 drivers
v0000023ff9bebb90_0 .net "exp_sum_add", 4 0, L_0000023ff9c33cb0;  1 drivers
v0000023ff9becef0_0 .net "exp_sum_sub", 4 0, L_0000023ff9c38a30;  1 drivers
v0000023ff9bebaf0_0 .net "final_exp", 4 0, L_0000023ff9c315f0;  1 drivers
v0000023ff9bed2b0_0 .net "is_same_exp", 0 0, L_0000023ff9c305b0;  1 drivers
v0000023ff9bece50_0 .net "m1", 9 0, L_0000023ff9c30d30;  1 drivers
v0000023ff9becbd0_0 .net "m1_init", 9 0, L_0000023ff9c2db30;  1 drivers
v0000023ff9bebd70_0 .net "m1_shift", 9 0, L_0000023ff9c2fd90;  1 drivers
v0000023ff9bec4f0_0 .net "m2", 9 0, L_0000023ff9c30830;  1 drivers
v0000023ff9beca90_0 .net "m2_init", 9 0, L_0000023ff9c2edf0;  1 drivers
v0000023ff9bebe10_0 .net "m2_shift", 9 0, L_0000023ff9c30510;  1 drivers
v0000023ff9bebeb0_0 .net "op_sum", 9 0, L_0000023ff9c38f30;  1 drivers
v0000023ff9bedcb0_0 .net "op_sum_add", 9 0, L_0000023ff9c335d0;  1 drivers
v0000023ff9bec950_0 .net "op_sum_sub", 9 0, L_0000023ff9c37770;  1 drivers
v0000023ff9bedad0_0 .net "s1", 0 0, L_0000023ff9c31d70;  1 drivers
v0000023ff9bed350_0 .net "s2", 0 0, L_0000023ff9c31f50;  1 drivers
v0000023ff9bec590_0 .net "sign", 0 0, L_0000023ff9c319b0;  1 drivers
L_0000023ff9c2db30 .part v0000023ff9c2de50_0, 0, 10;
L_0000023ff9c2edf0 .part v0000023ff9c2f390_0, 0, 10;
L_0000023ff9c2def0 .part v0000023ff9c2de50_0, 10, 5;
L_0000023ff9c2dbd0 .part v0000023ff9c2f390_0, 10, 5;
L_0000023ff9c31d70 .part v0000023ff9c2de50_0, 15, 1;
L_0000023ff9c31f50 .part v0000023ff9c2f390_0, 15, 1;
L_0000023ff9c2fc50 .cmp/gt 5, L_0000023ff9c2def0, L_0000023ff9c2dbd0;
L_0000023ff9c305b0 .cmp/eq 5, L_0000023ff9c2def0, L_0000023ff9c2dbd0;
L_0000023ff9c30830 .functor MUXZ 10, L_0000023ff9c2edf0, L_0000023ff9c30510, L_0000023ff9c2fc50, C4<>;
L_0000023ff9c30d30 .functor MUXZ 10, L_0000023ff9c2fd90, L_0000023ff9c2db30, L_0000023ff9c2fc50, C4<>;
L_0000023ff9c30dd0 .functor MUXZ 5, L_0000023ff9c2dbd0, L_0000023ff9c2def0, L_0000023ff9c2fc50, C4<>;
L_0000023ff9c31230 .cmp/gt 5, L_0000023ff9c2def0, L_0000023ff9c2dbd0;
L_0000023ff9c31870 .cmp/gt 5, L_0000023ff9c2dbd0, L_0000023ff9c2def0;
L_0000023ff9c314b0 .cmp/ge 10, L_0000023ff9c30d30, L_0000023ff9c30830;
L_0000023ff9c312d0 .functor MUXZ 1, L_0000023ff9c31f50, L_0000023ff9c31d70, L_0000023ff9c314b0, C4<>;
L_0000023ff9c31910 .functor MUXZ 1, L_0000023ff9c312d0, L_0000023ff9c31f50, L_0000023ff9c31870, C4<>;
L_0000023ff9c31550 .functor MUXZ 1, L_0000023ff9c31910, L_0000023ff9c31d70, L_0000023ff9c31230, C4<>;
L_0000023ff9c319b0 .functor MUXZ 1, L_0000023ff9c31d70, L_0000023ff9c31550, L_0000023ff9c8a530, C4<>;
L_0000023ff9c38f30 .functor MUXZ 10, L_0000023ff9c335d0, L_0000023ff9c37770, L_0000023ff9c8a530, C4<>;
L_0000023ff9c315f0 .functor MUXZ 5, L_0000023ff9c33cb0, L_0000023ff9c38a30, L_0000023ff9c8a530, C4<>;
L_0000023ff9c39070 .concat8 [ 10 5 1 0], L_0000023ff9cb9370, L_0000023ff9cb9f40, L_0000023ff9cb97d0;
S_0000023ff988f3f0 .scope module, "mshift1" "right_shift_pf_sum" 5 242, 5 85 0, S_0000023ff98b1650;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "mantisa";
    .port_info 1 /INPUT 1 "is_same_exp";
    .port_info 2 /INPUT 5 "shifts";
    .port_info 3 /OUTPUT 10 "F";
v0000023ff9b5bc50_0 .net "F", 9 0, L_0000023ff9c2fd90;  alias, 1 drivers
L_0000023ff9c40098 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000023ff9b5b930_0 .net/2u *"_ivl_0", 0 0, L_0000023ff9c40098;  1 drivers
L_0000023ff9c401b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023ff9b5deb0_0 .net/2u *"_ivl_10", 31 0, L_0000023ff9c401b8;  1 drivers
v0000023ff9b5d910_0 .net *"_ivl_12", 0 0, L_0000023ff9c300b0;  1 drivers
v0000023ff9b5c0b0_0 .net *"_ivl_14", 9 0, L_0000023ff9c2f9d0;  1 drivers
v0000023ff9b5c330_0 .net *"_ivl_3", 8 0, L_0000023ff9c31370;  1 drivers
v0000023ff9b5dd70_0 .net *"_ivl_6", 31 0, L_0000023ff9c30bf0;  1 drivers
L_0000023ff9c40170 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023ff9b5bbb0_0 .net *"_ivl_9", 26 0, L_0000023ff9c40170;  1 drivers
v0000023ff9b5ce70_0 .net "aux_shifts", 4 0, L_0000023ff9c2fbb0;  1 drivers
v0000023ff9b5c3d0_0 .net "e1", 9 0, L_0000023ff9c308d0;  1 drivers
v0000023ff9b5d4b0_0 .net "is_same_exp", 0 0, L_0000023ff9c305b0;  alias, 1 drivers
v0000023ff9b5c510_0 .net "mantisa", 9 0, L_0000023ff9c2db30;  alias, 1 drivers
v0000023ff9b5cab0_0 .net "shifts", 4 0, L_0000023ff9c2d590;  alias, 1 drivers
L_0000023ff9c31370 .part L_0000023ff9c2db30, 1, 9;
L_0000023ff9c308d0 .concat [ 9 1 0 0], L_0000023ff9c31370, L_0000023ff9c40098;
L_0000023ff9c30bf0 .concat [ 5 27 0 0], L_0000023ff9c2d590, L_0000023ff9c40170;
L_0000023ff9c300b0 .cmp/gt 32, L_0000023ff9c30bf0, L_0000023ff9c401b8;
L_0000023ff9c2f9d0 .shift/r 10, L_0000023ff9c308d0, L_0000023ff9c2fbb0;
L_0000023ff9c2fd90 .functor MUXZ 10, L_0000023ff9c2db30, L_0000023ff9c2f9d0, L_0000023ff9c300b0, C4<>;
S_0000023ff988f580 .scope module, "sub_shift" "restar_1_bit_expo_sum" 5 94, 5 79 0, S_0000023ff988f3f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "exp";
    .port_info 1 /OUTPUT 5 "F";
v0000023ff9b5bcf0_0 .net "F", 4 0, L_0000023ff9c2fbb0;  alias, 1 drivers
v0000023ff9b5c290_0 .net "exp", 4 0, L_0000023ff9c2d590;  alias, 1 drivers
S_0000023ff988f710 .scope module, "sub_exp" "RestaExp_sum" 5 82, 5 41 0, S_0000023ff988f580;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "S";
    .port_info 1 /INPUT 5 "R";
    .port_info 2 /OUTPUT 5 "F";
v0000023ff9b5cbf0_0 .net "Debe", 5 0, L_0000023ff9c31730;  1 drivers
v0000023ff9b5de10_0 .net "F", 4 0, L_0000023ff9c2fbb0;  alias, 1 drivers
L_0000023ff9c40128 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0000023ff9b5cf10_0 .net "R", 4 0, L_0000023ff9c40128;  1 drivers
v0000023ff9b5b7f0_0 .net "S", 4 0, L_0000023ff9c2d590;  alias, 1 drivers
L_0000023ff9c400e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023ff9b5b890_0 .net/2u *"_ivl_39", 0 0, L_0000023ff9c400e0;  1 drivers
L_0000023ff9c2fb10 .part L_0000023ff9c2d590, 0, 1;
L_0000023ff9c31e10 .part L_0000023ff9c40128, 0, 1;
L_0000023ff9c31ff0 .part L_0000023ff9c31730, 0, 1;
L_0000023ff9c30150 .part L_0000023ff9c2d590, 1, 1;
L_0000023ff9c31190 .part L_0000023ff9c40128, 1, 1;
L_0000023ff9c2f890 .part L_0000023ff9c31730, 1, 1;
L_0000023ff9c31690 .part L_0000023ff9c2d590, 2, 1;
L_0000023ff9c2f930 .part L_0000023ff9c40128, 2, 1;
L_0000023ff9c30650 .part L_0000023ff9c31730, 2, 1;
L_0000023ff9c30a10 .part L_0000023ff9c2d590, 3, 1;
L_0000023ff9c31b90 .part L_0000023ff9c40128, 3, 1;
L_0000023ff9c306f0 .part L_0000023ff9c31730, 3, 1;
L_0000023ff9c301f0 .part L_0000023ff9c2d590, 4, 1;
L_0000023ff9c30290 .part L_0000023ff9c40128, 4, 1;
L_0000023ff9c2fcf0 .part L_0000023ff9c31730, 4, 1;
LS_0000023ff9c2fbb0_0_0 .concat8 [ 1 1 1 1], L_0000023ff9b1ba70, L_0000023ff9b1a260, L_0000023ff9b1a6c0, L_0000023ff9c8a290;
LS_0000023ff9c2fbb0_0_4 .concat8 [ 1 0 0 0], L_0000023ff9c8a760;
L_0000023ff9c2fbb0 .concat8 [ 4 1 0 0], LS_0000023ff9c2fbb0_0_0, LS_0000023ff9c2fbb0_0_4;
LS_0000023ff9c31730_0_0 .concat8 [ 1 1 1 1], L_0000023ff9c400e0, L_0000023ff9b1b680, L_0000023ff9b1bbc0, L_0000023ff9b1a500;
LS_0000023ff9c31730_0_4 .concat8 [ 1 1 0 0], L_0000023ff9c8b640, L_0000023ff9c8b6b0;
L_0000023ff9c31730 .concat8 [ 4 2 0 0], LS_0000023ff9c31730_0_0, LS_0000023ff9c31730_0_4;
S_0000023ff98b0d40 .scope generate, "genblk1[0]" "genblk1[0]" 5 50, 5 50 0, S_0000023ff988f710;
 .timescale -9 -12;
P_0000023ff9aebcb0 .param/l "i" 0 5 50, +C4<00>;
S_0000023ff98b0ed0 .scope module, "sub_i" "FullSub_add" 5 51, 5 32 0, S_0000023ff98b0d40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9b1aab0 .functor NOT 1, L_0000023ff9c2fb10, C4<0>, C4<0>, C4<0>;
L_0000023ff9b1b140 .functor AND 1, L_0000023ff9b1aab0, L_0000023ff9c31e10, C4<1>, C4<1>;
L_0000023ff9b1af10 .functor NOT 1, L_0000023ff9c2fb10, C4<0>, C4<0>, C4<0>;
L_0000023ff9b1b760 .functor AND 1, L_0000023ff9b1af10, L_0000023ff9c31ff0, C4<1>, C4<1>;
L_0000023ff9b1ba00 .functor OR 1, L_0000023ff9b1b140, L_0000023ff9b1b760, C4<0>, C4<0>;
L_0000023ff9b1ad50 .functor AND 1, L_0000023ff9c31e10, L_0000023ff9c31ff0, C4<1>, C4<1>;
L_0000023ff9b1b680 .functor OR 1, L_0000023ff9b1ba00, L_0000023ff9b1ad50, C4<0>, C4<0>;
L_0000023ff9b1ac70 .functor XOR 1, L_0000023ff9c2fb10, L_0000023ff9c31e10, C4<0>, C4<0>;
L_0000023ff9b1ba70 .functor XOR 1, L_0000023ff9b1ac70, L_0000023ff9c31ff0, C4<0>, C4<0>;
v0000023ff9b59270_0 .net "Debe", 0 0, L_0000023ff9b1b680;  1 drivers
v0000023ff9b5a8f0_0 .net "Din", 0 0, L_0000023ff9c31ff0;  1 drivers
v0000023ff9b59310_0 .net "Dout", 0 0, L_0000023ff9b1ba70;  1 drivers
v0000023ff9b5b110_0 .net "Ri", 0 0, L_0000023ff9c31e10;  1 drivers
v0000023ff9b59130_0 .net "Si", 0 0, L_0000023ff9c2fb10;  1 drivers
v0000023ff9b593b0_0 .net *"_ivl_0", 0 0, L_0000023ff9b1aab0;  1 drivers
v0000023ff9b5a350_0 .net *"_ivl_10", 0 0, L_0000023ff9b1ad50;  1 drivers
v0000023ff9b59810_0 .net *"_ivl_14", 0 0, L_0000023ff9b1ac70;  1 drivers
v0000023ff9b59950_0 .net *"_ivl_2", 0 0, L_0000023ff9b1b140;  1 drivers
v0000023ff9b59450_0 .net *"_ivl_4", 0 0, L_0000023ff9b1af10;  1 drivers
v0000023ff9b594f0_0 .net *"_ivl_6", 0 0, L_0000023ff9b1b760;  1 drivers
v0000023ff9b599f0_0 .net *"_ivl_8", 0 0, L_0000023ff9b1ba00;  1 drivers
S_0000023ff98b1060 .scope generate, "genblk1[1]" "genblk1[1]" 5 50, 5 50 0, S_0000023ff988f710;
 .timescale -9 -12;
P_0000023ff9aec570 .param/l "i" 0 5 50, +C4<01>;
S_0000023ff988d9e0 .scope module, "sub_i" "FullSub_add" 5 51, 5 32 0, S_0000023ff98b1060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9b1b1b0 .functor NOT 1, L_0000023ff9c30150, C4<0>, C4<0>, C4<0>;
L_0000023ff9b1b840 .functor AND 1, L_0000023ff9b1b1b0, L_0000023ff9c31190, C4<1>, C4<1>;
L_0000023ff9b1a730 .functor NOT 1, L_0000023ff9c30150, C4<0>, C4<0>, C4<0>;
L_0000023ff9b1af80 .functor AND 1, L_0000023ff9b1a730, L_0000023ff9c2f890, C4<1>, C4<1>;
L_0000023ff9b1b290 .functor OR 1, L_0000023ff9b1b840, L_0000023ff9b1af80, C4<0>, C4<0>;
L_0000023ff9b1bd10 .functor AND 1, L_0000023ff9c31190, L_0000023ff9c2f890, C4<1>, C4<1>;
L_0000023ff9b1bbc0 .functor OR 1, L_0000023ff9b1b290, L_0000023ff9b1bd10, C4<0>, C4<0>;
L_0000023ff9b1a880 .functor XOR 1, L_0000023ff9c30150, L_0000023ff9c31190, C4<0>, C4<0>;
L_0000023ff9b1a260 .functor XOR 1, L_0000023ff9b1a880, L_0000023ff9c2f890, C4<0>, C4<0>;
v0000023ff9b5ad50_0 .net "Debe", 0 0, L_0000023ff9b1bbc0;  1 drivers
v0000023ff9b5a990_0 .net "Din", 0 0, L_0000023ff9c2f890;  1 drivers
v0000023ff9b5af30_0 .net "Dout", 0 0, L_0000023ff9b1a260;  1 drivers
v0000023ff9b59590_0 .net "Ri", 0 0, L_0000023ff9c31190;  1 drivers
v0000023ff9b5afd0_0 .net "Si", 0 0, L_0000023ff9c30150;  1 drivers
v0000023ff9b5b390_0 .net *"_ivl_0", 0 0, L_0000023ff9b1b1b0;  1 drivers
v0000023ff9b596d0_0 .net *"_ivl_10", 0 0, L_0000023ff9b1bd10;  1 drivers
v0000023ff9b5a490_0 .net *"_ivl_14", 0 0, L_0000023ff9b1a880;  1 drivers
v0000023ff9b598b0_0 .net *"_ivl_2", 0 0, L_0000023ff9b1b840;  1 drivers
v0000023ff9b59770_0 .net *"_ivl_4", 0 0, L_0000023ff9b1a730;  1 drivers
v0000023ff9b59bd0_0 .net *"_ivl_6", 0 0, L_0000023ff9b1af80;  1 drivers
v0000023ff9b5b1b0_0 .net *"_ivl_8", 0 0, L_0000023ff9b1b290;  1 drivers
S_0000023ff9b2d120 .scope generate, "genblk1[2]" "genblk1[2]" 5 50, 5 50 0, S_0000023ff988f710;
 .timescale -9 -12;
P_0000023ff9aec270 .param/l "i" 0 5 50, +C4<010>;
S_0000023ff9b2d440 .scope module, "sub_i" "FullSub_add" 5 51, 5 32 0, S_0000023ff9b2d120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9b1b8b0 .functor NOT 1, L_0000023ff9c31690, C4<0>, C4<0>, C4<0>;
L_0000023ff9b1a7a0 .functor AND 1, L_0000023ff9b1b8b0, L_0000023ff9c2f930, C4<1>, C4<1>;
L_0000023ff9b1a340 .functor NOT 1, L_0000023ff9c31690, C4<0>, C4<0>, C4<0>;
L_0000023ff9b1a3b0 .functor AND 1, L_0000023ff9b1a340, L_0000023ff9c30650, C4<1>, C4<1>;
L_0000023ff9b1ace0 .functor OR 1, L_0000023ff9b1a7a0, L_0000023ff9b1a3b0, C4<0>, C4<0>;
L_0000023ff9b1a490 .functor AND 1, L_0000023ff9c2f930, L_0000023ff9c30650, C4<1>, C4<1>;
L_0000023ff9b1a500 .functor OR 1, L_0000023ff9b1ace0, L_0000023ff9b1a490, C4<0>, C4<0>;
L_0000023ff9b1a5e0 .functor XOR 1, L_0000023ff9c31690, L_0000023ff9c2f930, C4<0>, C4<0>;
L_0000023ff9b1a6c0 .functor XOR 1, L_0000023ff9b1a5e0, L_0000023ff9c30650, C4<0>, C4<0>;
v0000023ff9b59c70_0 .net "Debe", 0 0, L_0000023ff9b1a500;  1 drivers
v0000023ff9b5a7b0_0 .net "Din", 0 0, L_0000023ff9c30650;  1 drivers
v0000023ff9b5b250_0 .net "Dout", 0 0, L_0000023ff9b1a6c0;  1 drivers
v0000023ff9b5b4d0_0 .net "Ri", 0 0, L_0000023ff9c2f930;  1 drivers
v0000023ff9b5aa30_0 .net "Si", 0 0, L_0000023ff9c31690;  1 drivers
v0000023ff9b5b2f0_0 .net *"_ivl_0", 0 0, L_0000023ff9b1b8b0;  1 drivers
v0000023ff9b591d0_0 .net *"_ivl_10", 0 0, L_0000023ff9b1a490;  1 drivers
v0000023ff9b5b610_0 .net *"_ivl_14", 0 0, L_0000023ff9b1a5e0;  1 drivers
v0000023ff9b59d10_0 .net *"_ivl_2", 0 0, L_0000023ff9b1a7a0;  1 drivers
v0000023ff9b5a5d0_0 .net *"_ivl_4", 0 0, L_0000023ff9b1a340;  1 drivers
v0000023ff9b5b570_0 .net *"_ivl_6", 0 0, L_0000023ff9b1a3b0;  1 drivers
v0000023ff9b59ef0_0 .net *"_ivl_8", 0 0, L_0000023ff9b1ace0;  1 drivers
S_0000023ff9b2d5d0 .scope generate, "genblk1[3]" "genblk1[3]" 5 50, 5 50 0, S_0000023ff988f710;
 .timescale -9 -12;
P_0000023ff9aec370 .param/l "i" 0 5 50, +C4<011>;
S_0000023ff9b2d760 .scope module, "sub_i" "FullSub_add" 5 51, 5 32 0, S_0000023ff9b2d5d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9b1ae30 .functor NOT 1, L_0000023ff9c30a10, C4<0>, C4<0>, C4<0>;
L_0000023ff9b1b6f0 .functor AND 1, L_0000023ff9b1ae30, L_0000023ff9c31b90, C4<1>, C4<1>;
L_0000023ff9b1b300 .functor NOT 1, L_0000023ff9c30a10, C4<0>, C4<0>, C4<0>;
L_0000023ff9b1b370 .functor AND 1, L_0000023ff9b1b300, L_0000023ff9c306f0, C4<1>, C4<1>;
L_0000023ff9b1c790 .functor OR 1, L_0000023ff9b1b6f0, L_0000023ff9b1b370, C4<0>, C4<0>;
L_0000023ff9ae1740 .functor AND 1, L_0000023ff9c31b90, L_0000023ff9c306f0, C4<1>, C4<1>;
L_0000023ff9c8b640 .functor OR 1, L_0000023ff9b1c790, L_0000023ff9ae1740, C4<0>, C4<0>;
L_0000023ff9c8a0d0 .functor XOR 1, L_0000023ff9c30a10, L_0000023ff9c31b90, C4<0>, C4<0>;
L_0000023ff9c8a290 .functor XOR 1, L_0000023ff9c8a0d0, L_0000023ff9c306f0, C4<0>, C4<0>;
v0000023ff9b5aad0_0 .net "Debe", 0 0, L_0000023ff9c8b640;  1 drivers
v0000023ff9b5a0d0_0 .net "Din", 0 0, L_0000023ff9c306f0;  1 drivers
v0000023ff9b59db0_0 .net "Dout", 0 0, L_0000023ff9c8a290;  1 drivers
v0000023ff9b5b430_0 .net "Ri", 0 0, L_0000023ff9c31b90;  1 drivers
v0000023ff9b59f90_0 .net "Si", 0 0, L_0000023ff9c30a10;  1 drivers
v0000023ff9b5a030_0 .net *"_ivl_0", 0 0, L_0000023ff9b1ae30;  1 drivers
v0000023ff9b5a170_0 .net *"_ivl_10", 0 0, L_0000023ff9ae1740;  1 drivers
v0000023ff9b5a210_0 .net *"_ivl_14", 0 0, L_0000023ff9c8a0d0;  1 drivers
v0000023ff9b5a530_0 .net *"_ivl_2", 0 0, L_0000023ff9b1b6f0;  1 drivers
v0000023ff9b5a670_0 .net *"_ivl_4", 0 0, L_0000023ff9b1b300;  1 drivers
v0000023ff9b5a710_0 .net *"_ivl_6", 0 0, L_0000023ff9b1b370;  1 drivers
v0000023ff9b5d2d0_0 .net *"_ivl_8", 0 0, L_0000023ff9b1c790;  1 drivers
S_0000023ff9b2d2b0 .scope generate, "genblk1[4]" "genblk1[4]" 5 50, 5 50 0, S_0000023ff988f710;
 .timescale -9 -12;
P_0000023ff9aec630 .param/l "i" 0 5 50, +C4<0100>;
S_0000023ff9b2d8f0 .scope module, "sub_i" "FullSub_add" 5 51, 5 32 0, S_0000023ff9b2d2b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9c8af40 .functor NOT 1, L_0000023ff9c301f0, C4<0>, C4<0>, C4<0>;
L_0000023ff9c8b4f0 .functor AND 1, L_0000023ff9c8af40, L_0000023ff9c30290, C4<1>, C4<1>;
L_0000023ff9c8a7d0 .functor NOT 1, L_0000023ff9c301f0, C4<0>, C4<0>, C4<0>;
L_0000023ff9c8a920 .functor AND 1, L_0000023ff9c8a7d0, L_0000023ff9c2fcf0, C4<1>, C4<1>;
L_0000023ff9c8b560 .functor OR 1, L_0000023ff9c8b4f0, L_0000023ff9c8a920, C4<0>, C4<0>;
L_0000023ff9c8b250 .functor AND 1, L_0000023ff9c30290, L_0000023ff9c2fcf0, C4<1>, C4<1>;
L_0000023ff9c8b6b0 .functor OR 1, L_0000023ff9c8b560, L_0000023ff9c8b250, C4<0>, C4<0>;
L_0000023ff9c8a990 .functor XOR 1, L_0000023ff9c301f0, L_0000023ff9c30290, C4<0>, C4<0>;
L_0000023ff9c8a760 .functor XOR 1, L_0000023ff9c8a990, L_0000023ff9c2fcf0, C4<0>, C4<0>;
v0000023ff9b5d690_0 .net "Debe", 0 0, L_0000023ff9c8b6b0;  1 drivers
v0000023ff9b5c010_0 .net "Din", 0 0, L_0000023ff9c2fcf0;  1 drivers
v0000023ff9b5d370_0 .net "Dout", 0 0, L_0000023ff9c8a760;  1 drivers
v0000023ff9b5d5f0_0 .net "Ri", 0 0, L_0000023ff9c30290;  1 drivers
v0000023ff9b5d230_0 .net "Si", 0 0, L_0000023ff9c301f0;  1 drivers
v0000023ff9b5bf70_0 .net *"_ivl_0", 0 0, L_0000023ff9c8af40;  1 drivers
v0000023ff9b5df50_0 .net *"_ivl_10", 0 0, L_0000023ff9c8b250;  1 drivers
v0000023ff9b5d730_0 .net *"_ivl_14", 0 0, L_0000023ff9c8a990;  1 drivers
v0000023ff9b5c150_0 .net *"_ivl_2", 0 0, L_0000023ff9c8b4f0;  1 drivers
v0000023ff9b5c830_0 .net *"_ivl_4", 0 0, L_0000023ff9c8a7d0;  1 drivers
v0000023ff9b5da50_0 .net *"_ivl_6", 0 0, L_0000023ff9c8a920;  1 drivers
v0000023ff9b5c1f0_0 .net *"_ivl_8", 0 0, L_0000023ff9c8b560;  1 drivers
S_0000023ff9b2da80 .scope module, "mshift2" "right_shift_pf_sum" 5 243, 5 85 0, S_0000023ff98b1650;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "mantisa";
    .port_info 1 /INPUT 1 "is_same_exp";
    .port_info 2 /INPUT 5 "shifts";
    .port_info 3 /OUTPUT 10 "F";
v0000023ff9b5ef90_0 .net "F", 9 0, L_0000023ff9c30510;  alias, 1 drivers
L_0000023ff9c40200 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000023ff9b5f670_0 .net/2u *"_ivl_0", 0 0, L_0000023ff9c40200;  1 drivers
L_0000023ff9c40320 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023ff9b5e270_0 .net/2u *"_ivl_10", 31 0, L_0000023ff9c40320;  1 drivers
v0000023ff9b5f710_0 .net *"_ivl_12", 0 0, L_0000023ff9c30470;  1 drivers
v0000023ff9b5e6d0_0 .net *"_ivl_14", 9 0, L_0000023ff9c30b50;  1 drivers
v0000023ff9b5ee50_0 .net *"_ivl_3", 8 0, L_0000023ff9c2fe30;  1 drivers
v0000023ff9b5e9f0_0 .net *"_ivl_6", 31 0, L_0000023ff9c30010;  1 drivers
L_0000023ff9c402d8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023ff9b5fad0_0 .net *"_ivl_9", 26 0, L_0000023ff9c402d8;  1 drivers
v0000023ff9b5e4f0_0 .net "aux_shifts", 4 0, L_0000023ff9c30e70;  1 drivers
v0000023ff9b5e1d0_0 .net "e1", 9 0, L_0000023ff9c31cd0;  1 drivers
v0000023ff9b5eb30_0 .net "is_same_exp", 0 0, L_0000023ff9c305b0;  alias, 1 drivers
v0000023ff9b5ebd0_0 .net "mantisa", 9 0, L_0000023ff9c2edf0;  alias, 1 drivers
v0000023ff9b5fa30_0 .net "shifts", 4 0, L_0000023ff9c2d310;  alias, 1 drivers
L_0000023ff9c2fe30 .part L_0000023ff9c2edf0, 1, 9;
L_0000023ff9c31cd0 .concat [ 9 1 0 0], L_0000023ff9c2fe30, L_0000023ff9c40200;
L_0000023ff9c30010 .concat [ 5 27 0 0], L_0000023ff9c2d310, L_0000023ff9c402d8;
L_0000023ff9c30470 .cmp/gt 32, L_0000023ff9c30010, L_0000023ff9c40320;
L_0000023ff9c30b50 .shift/r 10, L_0000023ff9c31cd0, L_0000023ff9c30e70;
L_0000023ff9c30510 .functor MUXZ 10, L_0000023ff9c2edf0, L_0000023ff9c30b50, L_0000023ff9c30470, C4<>;
S_0000023ff9b2dc10 .scope module, "sub_shift" "restar_1_bit_expo_sum" 5 94, 5 79 0, S_0000023ff9b2da80;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "exp";
    .port_info 1 /OUTPUT 5 "F";
v0000023ff9b5f5d0_0 .net "F", 4 0, L_0000023ff9c30e70;  alias, 1 drivers
v0000023ff9b604d0_0 .net "exp", 4 0, L_0000023ff9c2d310;  alias, 1 drivers
S_0000023ff9b2dda0 .scope module, "sub_exp" "RestaExp_sum" 5 82, 5 41 0, S_0000023ff9b2dc10;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "S";
    .port_info 1 /INPUT 5 "R";
    .port_info 2 /OUTPUT 5 "F";
v0000023ff9b5e310_0 .net "Debe", 5 0, L_0000023ff9c30c90;  1 drivers
v0000023ff9b5f030_0 .net "F", 4 0, L_0000023ff9c30e70;  alias, 1 drivers
L_0000023ff9c40290 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0000023ff9b5e950_0 .net "R", 4 0, L_0000023ff9c40290;  1 drivers
v0000023ff9b5f490_0 .net "S", 4 0, L_0000023ff9c2d310;  alias, 1 drivers
L_0000023ff9c40248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023ff9b5f530_0 .net/2u *"_ivl_39", 0 0, L_0000023ff9c40248;  1 drivers
L_0000023ff9c30ab0 .part L_0000023ff9c2d310, 0, 1;
L_0000023ff9c30330 .part L_0000023ff9c40290, 0, 1;
L_0000023ff9c30970 .part L_0000023ff9c30c90, 0, 1;
L_0000023ff9c31eb0 .part L_0000023ff9c2d310, 1, 1;
L_0000023ff9c30fb0 .part L_0000023ff9c40290, 1, 1;
L_0000023ff9c31410 .part L_0000023ff9c30c90, 1, 1;
L_0000023ff9c30f10 .part L_0000023ff9c2d310, 2, 1;
L_0000023ff9c31050 .part L_0000023ff9c40290, 2, 1;
L_0000023ff9c2fa70 .part L_0000023ff9c30c90, 2, 1;
L_0000023ff9c2fed0 .part L_0000023ff9c2d310, 3, 1;
L_0000023ff9c30790 .part L_0000023ff9c40290, 3, 1;
L_0000023ff9c310f0 .part L_0000023ff9c30c90, 3, 1;
L_0000023ff9c317d0 .part L_0000023ff9c2d310, 4, 1;
L_0000023ff9c303d0 .part L_0000023ff9c40290, 4, 1;
L_0000023ff9c2ff70 .part L_0000023ff9c30c90, 4, 1;
LS_0000023ff9c30e70_0_0 .concat8 [ 1 1 1 1], L_0000023ff9c89ea0, L_0000023ff9c8b1e0, L_0000023ff9c8a4c0, L_0000023ff9c8b410;
LS_0000023ff9c30e70_0_4 .concat8 [ 1 0 0 0], L_0000023ff9c8a5a0;
L_0000023ff9c30e70 .concat8 [ 4 1 0 0], LS_0000023ff9c30e70_0_0, LS_0000023ff9c30e70_0_4;
LS_0000023ff9c30c90_0_0 .concat8 [ 1 1 1 1], L_0000023ff9c40248, L_0000023ff9c8a8b0, L_0000023ff9c8a300, L_0000023ff9c8a3e0;
LS_0000023ff9c30c90_0_4 .concat8 [ 1 1 0 0], L_0000023ff9c8b2c0, L_0000023ff9c8aca0;
L_0000023ff9c30c90 .concat8 [ 4 2 0 0], LS_0000023ff9c30c90_0_0, LS_0000023ff9c30c90_0_4;
S_0000023ff9b2df30 .scope generate, "genblk1[0]" "genblk1[0]" 5 50, 5 50 0, S_0000023ff9b2dda0;
 .timescale -9 -12;
P_0000023ff9aeb9b0 .param/l "i" 0 5 50, +C4<00>;
S_0000023ff9bbc540 .scope module, "sub_i" "FullSub_add" 5 51, 5 32 0, S_0000023ff9b2df30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9c8a680 .functor NOT 1, L_0000023ff9c30ab0, C4<0>, C4<0>, C4<0>;
L_0000023ff9c89ce0 .functor AND 1, L_0000023ff9c8a680, L_0000023ff9c30330, C4<1>, C4<1>;
L_0000023ff9c8b100 .functor NOT 1, L_0000023ff9c30ab0, C4<0>, C4<0>, C4<0>;
L_0000023ff9c8a060 .functor AND 1, L_0000023ff9c8b100, L_0000023ff9c30970, C4<1>, C4<1>;
L_0000023ff9c8a6f0 .functor OR 1, L_0000023ff9c89ce0, L_0000023ff9c8a060, C4<0>, C4<0>;
L_0000023ff9c8a140 .functor AND 1, L_0000023ff9c30330, L_0000023ff9c30970, C4<1>, C4<1>;
L_0000023ff9c8a8b0 .functor OR 1, L_0000023ff9c8a6f0, L_0000023ff9c8a140, C4<0>, C4<0>;
L_0000023ff9c8a840 .functor XOR 1, L_0000023ff9c30ab0, L_0000023ff9c30330, C4<0>, C4<0>;
L_0000023ff9c89ea0 .functor XOR 1, L_0000023ff9c8a840, L_0000023ff9c30970, C4<0>, C4<0>;
v0000023ff9b5cd30_0 .net "Debe", 0 0, L_0000023ff9c8a8b0;  1 drivers
v0000023ff9b5c470_0 .net "Din", 0 0, L_0000023ff9c30970;  1 drivers
v0000023ff9b5cfb0_0 .net "Dout", 0 0, L_0000023ff9c89ea0;  1 drivers
v0000023ff9b5daf0_0 .net "Ri", 0 0, L_0000023ff9c30330;  1 drivers
v0000023ff9b5bd90_0 .net "Si", 0 0, L_0000023ff9c30ab0;  1 drivers
v0000023ff9b5c790_0 .net *"_ivl_0", 0 0, L_0000023ff9c8a680;  1 drivers
v0000023ff9b5d410_0 .net *"_ivl_10", 0 0, L_0000023ff9c8a140;  1 drivers
v0000023ff9b5dc30_0 .net *"_ivl_14", 0 0, L_0000023ff9c8a840;  1 drivers
v0000023ff9b5c970_0 .net *"_ivl_2", 0 0, L_0000023ff9c89ce0;  1 drivers
v0000023ff9b5ba70_0 .net *"_ivl_4", 0 0, L_0000023ff9c8b100;  1 drivers
v0000023ff9b5d050_0 .net *"_ivl_6", 0 0, L_0000023ff9c8a060;  1 drivers
v0000023ff9b5bed0_0 .net *"_ivl_8", 0 0, L_0000023ff9c8a6f0;  1 drivers
S_0000023ff9bbcd10 .scope generate, "genblk1[1]" "genblk1[1]" 5 50, 5 50 0, S_0000023ff9b2dda0;
 .timescale -9 -12;
P_0000023ff9aebbb0 .param/l "i" 0 5 50, +C4<01>;
S_0000023ff9bbdcb0 .scope module, "sub_i" "FullSub_add" 5 51, 5 32 0, S_0000023ff9bbcd10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9c8aed0 .functor NOT 1, L_0000023ff9c31eb0, C4<0>, C4<0>, C4<0>;
L_0000023ff9c8aa00 .functor AND 1, L_0000023ff9c8aed0, L_0000023ff9c30fb0, C4<1>, C4<1>;
L_0000023ff9c89d50 .functor NOT 1, L_0000023ff9c31eb0, C4<0>, C4<0>, C4<0>;
L_0000023ff9c8b330 .functor AND 1, L_0000023ff9c89d50, L_0000023ff9c31410, C4<1>, C4<1>;
L_0000023ff9c8aa70 .functor OR 1, L_0000023ff9c8aa00, L_0000023ff9c8b330, C4<0>, C4<0>;
L_0000023ff9c8afb0 .functor AND 1, L_0000023ff9c30fb0, L_0000023ff9c31410, C4<1>, C4<1>;
L_0000023ff9c8a300 .functor OR 1, L_0000023ff9c8aa70, L_0000023ff9c8afb0, C4<0>, C4<0>;
L_0000023ff9c89f10 .functor XOR 1, L_0000023ff9c31eb0, L_0000023ff9c30fb0, C4<0>, C4<0>;
L_0000023ff9c8b1e0 .functor XOR 1, L_0000023ff9c89f10, L_0000023ff9c31410, C4<0>, C4<0>;
v0000023ff9b5c5b0_0 .net "Debe", 0 0, L_0000023ff9c8a300;  1 drivers
v0000023ff9b5d0f0_0 .net "Din", 0 0, L_0000023ff9c31410;  1 drivers
v0000023ff9b5c8d0_0 .net "Dout", 0 0, L_0000023ff9c8b1e0;  1 drivers
v0000023ff9b5c650_0 .net "Ri", 0 0, L_0000023ff9c30fb0;  1 drivers
v0000023ff9b5ca10_0 .net "Si", 0 0, L_0000023ff9c31eb0;  1 drivers
v0000023ff9b5d550_0 .net *"_ivl_0", 0 0, L_0000023ff9c8aed0;  1 drivers
v0000023ff9b5d7d0_0 .net *"_ivl_10", 0 0, L_0000023ff9c8afb0;  1 drivers
v0000023ff9b5c6f0_0 .net *"_ivl_14", 0 0, L_0000023ff9c89f10;  1 drivers
v0000023ff9b5d870_0 .net *"_ivl_2", 0 0, L_0000023ff9c8aa00;  1 drivers
v0000023ff9b5cb50_0 .net *"_ivl_4", 0 0, L_0000023ff9c89d50;  1 drivers
v0000023ff9b5cc90_0 .net *"_ivl_6", 0 0, L_0000023ff9c8b330;  1 drivers
v0000023ff9b5db90_0 .net *"_ivl_8", 0 0, L_0000023ff9c8aa70;  1 drivers
S_0000023ff9bbc220 .scope generate, "genblk1[2]" "genblk1[2]" 5 50, 5 50 0, S_0000023ff9b2dda0;
 .timescale -9 -12;
P_0000023ff9aec770 .param/l "i" 0 5 50, +C4<010>;
S_0000023ff9bbbf00 .scope module, "sub_i" "FullSub_add" 5 51, 5 32 0, S_0000023ff9bbc220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9c8a370 .functor NOT 1, L_0000023ff9c30f10, C4<0>, C4<0>, C4<0>;
L_0000023ff9c8aae0 .functor AND 1, L_0000023ff9c8a370, L_0000023ff9c31050, C4<1>, C4<1>;
L_0000023ff9c8b720 .functor NOT 1, L_0000023ff9c30f10, C4<0>, C4<0>, C4<0>;
L_0000023ff9c8a450 .functor AND 1, L_0000023ff9c8b720, L_0000023ff9c2fa70, C4<1>, C4<1>;
L_0000023ff9c8ab50 .functor OR 1, L_0000023ff9c8aae0, L_0000023ff9c8a450, C4<0>, C4<0>;
L_0000023ff9c8b090 .functor AND 1, L_0000023ff9c31050, L_0000023ff9c2fa70, C4<1>, C4<1>;
L_0000023ff9c8a3e0 .functor OR 1, L_0000023ff9c8ab50, L_0000023ff9c8b090, C4<0>, C4<0>;
L_0000023ff9c8abc0 .functor XOR 1, L_0000023ff9c30f10, L_0000023ff9c31050, C4<0>, C4<0>;
L_0000023ff9c8a4c0 .functor XOR 1, L_0000023ff9c8abc0, L_0000023ff9c2fa70, C4<0>, C4<0>;
v0000023ff9b5d190_0 .net "Debe", 0 0, L_0000023ff9c8a3e0;  1 drivers
v0000023ff9b5d9b0_0 .net "Din", 0 0, L_0000023ff9c2fa70;  1 drivers
v0000023ff9b5cdd0_0 .net "Dout", 0 0, L_0000023ff9c8a4c0;  1 drivers
v0000023ff9b5dcd0_0 .net "Ri", 0 0, L_0000023ff9c31050;  1 drivers
v0000023ff9b5b9d0_0 .net "Si", 0 0, L_0000023ff9c30f10;  1 drivers
v0000023ff9b5bb10_0 .net *"_ivl_0", 0 0, L_0000023ff9c8a370;  1 drivers
v0000023ff9b5be30_0 .net *"_ivl_10", 0 0, L_0000023ff9c8b090;  1 drivers
v0000023ff9b60750_0 .net *"_ivl_14", 0 0, L_0000023ff9c8abc0;  1 drivers
v0000023ff9b5fe90_0 .net *"_ivl_2", 0 0, L_0000023ff9c8aae0;  1 drivers
v0000023ff9b5e130_0 .net *"_ivl_4", 0 0, L_0000023ff9c8b720;  1 drivers
v0000023ff9b5f8f0_0 .net *"_ivl_6", 0 0, L_0000023ff9c8a450;  1 drivers
v0000023ff9b5e770_0 .net *"_ivl_8", 0 0, L_0000023ff9c8ab50;  1 drivers
S_0000023ff9bbd350 .scope generate, "genblk1[3]" "genblk1[3]" 5 50, 5 50 0, S_0000023ff9b2dda0;
 .timescale -9 -12;
P_0000023ff9aec7b0 .param/l "i" 0 5 50, +C4<011>;
S_0000023ff9bbd4e0 .scope module, "sub_i" "FullSub_add" 5 51, 5 32 0, S_0000023ff9bbd350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9c8ac30 .functor NOT 1, L_0000023ff9c2fed0, C4<0>, C4<0>, C4<0>;
L_0000023ff9c8ae60 .functor AND 1, L_0000023ff9c8ac30, L_0000023ff9c30790, C4<1>, C4<1>;
L_0000023ff9c8b020 .functor NOT 1, L_0000023ff9c2fed0, C4<0>, C4<0>, C4<0>;
L_0000023ff9c8b170 .functor AND 1, L_0000023ff9c8b020, L_0000023ff9c310f0, C4<1>, C4<1>;
L_0000023ff9c8b3a0 .functor OR 1, L_0000023ff9c8ae60, L_0000023ff9c8b170, C4<0>, C4<0>;
L_0000023ff9c89dc0 .functor AND 1, L_0000023ff9c30790, L_0000023ff9c310f0, C4<1>, C4<1>;
L_0000023ff9c8b2c0 .functor OR 1, L_0000023ff9c8b3a0, L_0000023ff9c89dc0, C4<0>, C4<0>;
L_0000023ff9c8b790 .functor XOR 1, L_0000023ff9c2fed0, L_0000023ff9c30790, C4<0>, C4<0>;
L_0000023ff9c8b410 .functor XOR 1, L_0000023ff9c8b790, L_0000023ff9c310f0, C4<0>, C4<0>;
v0000023ff9b5f0d0_0 .net "Debe", 0 0, L_0000023ff9c8b2c0;  1 drivers
v0000023ff9b601b0_0 .net "Din", 0 0, L_0000023ff9c310f0;  1 drivers
v0000023ff9b60610_0 .net "Dout", 0 0, L_0000023ff9c8b410;  1 drivers
v0000023ff9b5f990_0 .net "Ri", 0 0, L_0000023ff9c30790;  1 drivers
v0000023ff9b5fcb0_0 .net "Si", 0 0, L_0000023ff9c2fed0;  1 drivers
v0000023ff9b5dff0_0 .net *"_ivl_0", 0 0, L_0000023ff9c8ac30;  1 drivers
v0000023ff9b5e090_0 .net *"_ivl_10", 0 0, L_0000023ff9c89dc0;  1 drivers
v0000023ff9b5e3b0_0 .net *"_ivl_14", 0 0, L_0000023ff9c8b790;  1 drivers
v0000023ff9b5f350_0 .net *"_ivl_2", 0 0, L_0000023ff9c8ae60;  1 drivers
v0000023ff9b5fdf0_0 .net *"_ivl_4", 0 0, L_0000023ff9c8b020;  1 drivers
v0000023ff9b5f210_0 .net *"_ivl_6", 0 0, L_0000023ff9c8b170;  1 drivers
v0000023ff9b5e450_0 .net *"_ivl_8", 0 0, L_0000023ff9c8b3a0;  1 drivers
S_0000023ff9bbdb20 .scope generate, "genblk1[4]" "genblk1[4]" 5 50, 5 50 0, S_0000023ff9b2dda0;
 .timescale -9 -12;
P_0000023ff9aebbf0 .param/l "i" 0 5 50, +C4<0100>;
S_0000023ff9bbc6d0 .scope module, "sub_i" "FullSub_add" 5 51, 5 32 0, S_0000023ff9bbdb20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9c8b480 .functor NOT 1, L_0000023ff9c317d0, C4<0>, C4<0>, C4<0>;
L_0000023ff9c8b5d0 .functor AND 1, L_0000023ff9c8b480, L_0000023ff9c303d0, C4<1>, C4<1>;
L_0000023ff9c8b800 .functor NOT 1, L_0000023ff9c317d0, C4<0>, C4<0>, C4<0>;
L_0000023ff9c89e30 .functor AND 1, L_0000023ff9c8b800, L_0000023ff9c2ff70, C4<1>, C4<1>;
L_0000023ff9c89c70 .functor OR 1, L_0000023ff9c8b5d0, L_0000023ff9c89e30, C4<0>, C4<0>;
L_0000023ff9c8a1b0 .functor AND 1, L_0000023ff9c303d0, L_0000023ff9c2ff70, C4<1>, C4<1>;
L_0000023ff9c8aca0 .functor OR 1, L_0000023ff9c89c70, L_0000023ff9c8a1b0, C4<0>, C4<0>;
L_0000023ff9c89f80 .functor XOR 1, L_0000023ff9c317d0, L_0000023ff9c303d0, C4<0>, C4<0>;
L_0000023ff9c8a5a0 .functor XOR 1, L_0000023ff9c89f80, L_0000023ff9c2ff70, C4<0>, C4<0>;
v0000023ff9b60070_0 .net "Debe", 0 0, L_0000023ff9c8aca0;  1 drivers
v0000023ff9b5f850_0 .net "Din", 0 0, L_0000023ff9c2ff70;  1 drivers
v0000023ff9b60430_0 .net "Dout", 0 0, L_0000023ff9c8a5a0;  1 drivers
v0000023ff9b5f170_0 .net "Ri", 0 0, L_0000023ff9c303d0;  1 drivers
v0000023ff9b5f3f0_0 .net "Si", 0 0, L_0000023ff9c317d0;  1 drivers
v0000023ff9b5e590_0 .net *"_ivl_0", 0 0, L_0000023ff9c8b480;  1 drivers
v0000023ff9b5ed10_0 .net *"_ivl_10", 0 0, L_0000023ff9c8a1b0;  1 drivers
v0000023ff9b5f2b0_0 .net *"_ivl_14", 0 0, L_0000023ff9c89f80;  1 drivers
v0000023ff9b5e630_0 .net *"_ivl_2", 0 0, L_0000023ff9c8b5d0;  1 drivers
v0000023ff9b5e8b0_0 .net *"_ivl_4", 0 0, L_0000023ff9c8b800;  1 drivers
v0000023ff9b5ea90_0 .net *"_ivl_6", 0 0, L_0000023ff9c89e30;  1 drivers
v0000023ff9b606b0_0 .net *"_ivl_8", 0 0, L_0000023ff9c89c70;  1 drivers
S_0000023ff9bbcea0 .scope module, "rm" "RestaMantisa" 5 267, 5 130 0, S_0000023ff98b1650;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "S";
    .port_info 1 /INPUT 10 "R";
    .port_info 2 /INPUT 1 "is_same_exp";
    .port_info 3 /INPUT 1 "is_mayus_exp";
    .port_info 4 /INPUT 5 "ExpIn";
    .port_info 5 /OUTPUT 5 "ExpOut";
    .port_info 6 /OUTPUT 10 "F";
L_0000023ff9cb8180 .functor AND 1, L_0000023ff9c34f70, L_0000023ff9c35790, C4<1>, C4<1>;
L_0000023ff9cb8b20 .functor AND 1, L_0000023ff9c305b0, L_0000023ff9c35010, C4<1>, C4<1>;
L_0000023ff9cb7c40 .functor OR 1, L_0000023ff9cb8180, L_0000023ff9cb8b20, C4<0>, C4<0>;
L_0000023ff9cb75b0 .functor AND 1, L_0000023ff9c350b0, L_0000023ff9c35150, C4<1>, C4<1>;
L_0000023ff9cb7e00 .functor OR 1, L_0000023ff9cb75b0, L_0000023ff9c305b0, C4<0>, C4<0>;
L_0000023ff9cb7620 .functor AND 1, L_0000023ff9c2fc50, L_0000023ff9c351f0, C4<1>, C4<1>;
L_0000023ff9cb8490 .functor OR 1, L_0000023ff9cb7e00, L_0000023ff9cb7620, C4<0>, C4<0>;
v0000023ff9bc9bf0_0 .net "Debe", 10 0, L_0000023ff9c34930;  1 drivers
v0000023ff9bcb270_0 .net "Debe_e", 10 0, L_0000023ff9c34c50;  1 drivers
v0000023ff9bc9150_0 .net "ExpAux", 4 0, L_0000023ff9c37630;  1 drivers
v0000023ff9bc9790_0 .net "ExpIn", 4 0, L_0000023ff9c30dd0;  alias, 1 drivers
v0000023ff9bc95b0_0 .net "ExpOut", 4 0, L_0000023ff9c38a30;  alias, 1 drivers
v0000023ff9bc9830_0 .net "F", 9 0, L_0000023ff9c37770;  alias, 1 drivers
v0000023ff9bca910_0 .net "F_aux", 9 0, L_0000023ff9c36af0;  1 drivers
v0000023ff9bc9290_0 .net "F_aux_e", 9 0, L_0000023ff9c34890;  1 drivers
v0000023ff9bca9b0_0 .net "F_to_use", 9 0, L_0000023ff9c35510;  1 drivers
v0000023ff9bcaa50_0 .net "R", 9 0, L_0000023ff9c30830;  alias, 1 drivers
v0000023ff9bc96f0_0 .net "S", 9 0, L_0000023ff9c30d30;  alias, 1 drivers
L_0000023ff9c40488 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023ff9bcb6d0_0 .net/2u *"_ivl_145", 0 0, L_0000023ff9c40488;  1 drivers
L_0000023ff9c404d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023ff9bcaeb0_0 .net/2u *"_ivl_150", 0 0, L_0000023ff9c404d0;  1 drivers
v0000023ff9bc98d0_0 .net *"_ivl_157", 0 0, L_0000023ff9c34f70;  1 drivers
v0000023ff9bc9650_0 .net *"_ivl_159", 0 0, L_0000023ff9c35790;  1 drivers
v0000023ff9bc9fb0_0 .net *"_ivl_161", 0 0, L_0000023ff9cb8180;  1 drivers
v0000023ff9bcaaf0_0 .net *"_ivl_163", 0 0, L_0000023ff9c35010;  1 drivers
v0000023ff9bca370_0 .net *"_ivl_165", 0 0, L_0000023ff9cb8b20;  1 drivers
v0000023ff9bca2d0_0 .net *"_ivl_169", 0 0, L_0000023ff9c350b0;  1 drivers
v0000023ff9bcb590_0 .net *"_ivl_171", 0 0, L_0000023ff9c35150;  1 drivers
v0000023ff9bcab90_0 .net *"_ivl_173", 0 0, L_0000023ff9cb75b0;  1 drivers
v0000023ff9bcac30_0 .net *"_ivl_175", 0 0, L_0000023ff9cb7e00;  1 drivers
v0000023ff9bc9970_0 .net *"_ivl_177", 0 0, L_0000023ff9c351f0;  1 drivers
v0000023ff9bca410_0 .net *"_ivl_179", 0 0, L_0000023ff9cb7620;  1 drivers
v0000023ff9bc8f70_0 .net *"_ivl_185", 0 0, L_0000023ff9c35470;  1 drivers
v0000023ff9bc9dd0_0 .net *"_ivl_190", 9 0, L_0000023ff9c376d0;  1 drivers
v0000023ff9bca4b0_0 .net "cond_F_shift", 0 0, L_0000023ff9cb8490;  1 drivers
v0000023ff9bc9470_0 .net "cond_idx", 0 0, L_0000023ff9cb7c40;  1 drivers
v0000023ff9bcaf50_0 .net "idx", 4 0, L_0000023ff9c34cf0;  1 drivers
v0000023ff9bca190_0 .net "idx_e", 4 0, L_0000023ff9c355b0;  1 drivers
v0000023ff9bc93d0_0 .net "idx_to_use", 4 0, L_0000023ff9c35290;  1 drivers
v0000023ff9bc9a10_0 .net "is_mayus_exp", 0 0, L_0000023ff9c2fc50;  alias, 1 drivers
v0000023ff9bc9d30_0 .net "is_same_exp", 0 0, L_0000023ff9c305b0;  alias, 1 drivers
L_0000023ff9c33530 .part L_0000023ff9c30d30, 0, 1;
L_0000023ff9c34070 .part L_0000023ff9c30830, 0, 1;
L_0000023ff9c32770 .part L_0000023ff9c34930, 0, 1;
L_0000023ff9c32810 .part L_0000023ff9c30830, 0, 1;
L_0000023ff9c33f30 .part L_0000023ff9c30d30, 0, 1;
L_0000023ff9c328b0 .part L_0000023ff9c34c50, 0, 1;
L_0000023ff9c33670 .part L_0000023ff9c30d30, 1, 1;
L_0000023ff9c33710 .part L_0000023ff9c30830, 1, 1;
L_0000023ff9c33850 .part L_0000023ff9c34930, 1, 1;
L_0000023ff9c338f0 .part L_0000023ff9c30830, 1, 1;
L_0000023ff9c33990 .part L_0000023ff9c30d30, 1, 1;
L_0000023ff9c36b90 .part L_0000023ff9c34c50, 1, 1;
L_0000023ff9c34b10 .part L_0000023ff9c30d30, 2, 1;
L_0000023ff9c36e10 .part L_0000023ff9c30830, 2, 1;
L_0000023ff9c36d70 .part L_0000023ff9c34930, 2, 1;
L_0000023ff9c34a70 .part L_0000023ff9c30830, 2, 1;
L_0000023ff9c34d90 .part L_0000023ff9c30d30, 2, 1;
L_0000023ff9c36c30 .part L_0000023ff9c34c50, 2, 1;
L_0000023ff9c35e70 .part L_0000023ff9c30d30, 3, 1;
L_0000023ff9c36370 .part L_0000023ff9c30830, 3, 1;
L_0000023ff9c35330 .part L_0000023ff9c34930, 3, 1;
L_0000023ff9c36cd0 .part L_0000023ff9c30830, 3, 1;
L_0000023ff9c34bb0 .part L_0000023ff9c30d30, 3, 1;
L_0000023ff9c36410 .part L_0000023ff9c34c50, 3, 1;
L_0000023ff9c35bf0 .part L_0000023ff9c30d30, 4, 1;
L_0000023ff9c35830 .part L_0000023ff9c30830, 4, 1;
L_0000023ff9c35b50 .part L_0000023ff9c34930, 4, 1;
L_0000023ff9c36730 .part L_0000023ff9c30830, 4, 1;
L_0000023ff9c35970 .part L_0000023ff9c30d30, 4, 1;
L_0000023ff9c36690 .part L_0000023ff9c34c50, 4, 1;
L_0000023ff9c35c90 .part L_0000023ff9c30d30, 5, 1;
L_0000023ff9c35650 .part L_0000023ff9c30830, 5, 1;
L_0000023ff9c35a10 .part L_0000023ff9c34930, 5, 1;
L_0000023ff9c358d0 .part L_0000023ff9c30830, 5, 1;
L_0000023ff9c364b0 .part L_0000023ff9c30d30, 5, 1;
L_0000023ff9c35dd0 .part L_0000023ff9c34c50, 5, 1;
L_0000023ff9c36eb0 .part L_0000023ff9c30d30, 6, 1;
L_0000023ff9c35ab0 .part L_0000023ff9c30830, 6, 1;
L_0000023ff9c367d0 .part L_0000023ff9c34930, 6, 1;
L_0000023ff9c36550 .part L_0000023ff9c30830, 6, 1;
L_0000023ff9c353d0 .part L_0000023ff9c30d30, 6, 1;
L_0000023ff9c35d30 .part L_0000023ff9c34c50, 6, 1;
L_0000023ff9c365f0 .part L_0000023ff9c30d30, 7, 1;
L_0000023ff9c349d0 .part L_0000023ff9c30830, 7, 1;
L_0000023ff9c36230 .part L_0000023ff9c34930, 7, 1;
L_0000023ff9c35f10 .part L_0000023ff9c30830, 7, 1;
L_0000023ff9c36870 .part L_0000023ff9c30d30, 7, 1;
L_0000023ff9c35fb0 .part L_0000023ff9c34c50, 7, 1;
L_0000023ff9c36050 .part L_0000023ff9c30d30, 8, 1;
L_0000023ff9c356f0 .part L_0000023ff9c30830, 8, 1;
L_0000023ff9c360f0 .part L_0000023ff9c34930, 8, 1;
L_0000023ff9c36190 .part L_0000023ff9c30830, 8, 1;
L_0000023ff9c36910 .part L_0000023ff9c30d30, 8, 1;
L_0000023ff9c362d0 .part L_0000023ff9c34c50, 8, 1;
L_0000023ff9c36f50 .part L_0000023ff9c30d30, 9, 1;
L_0000023ff9c369b0 .part L_0000023ff9c30830, 9, 1;
L_0000023ff9c36a50 .part L_0000023ff9c34930, 9, 1;
LS_0000023ff9c36af0_0_0 .concat8 [ 1 1 1 1], L_0000023ff9cb2680, L_0000023ff9cb2450, L_0000023ff9cb54e0, L_0000023ff9cb47c0;
LS_0000023ff9c36af0_0_4 .concat8 [ 1 1 1 1], L_0000023ff9cb4520, L_0000023ff9cb5160, L_0000023ff9cb6660, L_0000023ff9cb7310;
LS_0000023ff9c36af0_0_8 .concat8 [ 1 1 0 0], L_0000023ff9cb6c80, L_0000023ff9cb8260;
L_0000023ff9c36af0 .concat8 [ 4 4 2 0], LS_0000023ff9c36af0_0_0, LS_0000023ff9c36af0_0_4, LS_0000023ff9c36af0_0_8;
L_0000023ff9c36ff0 .part L_0000023ff9c30830, 9, 1;
L_0000023ff9c34e30 .part L_0000023ff9c30d30, 9, 1;
L_0000023ff9c34ed0 .part L_0000023ff9c34c50, 9, 1;
LS_0000023ff9c34890_0_0 .concat8 [ 1 1 1 1], L_0000023ff9cb20d0, L_0000023ff9cb24c0, L_0000023ff9cb4ad0, L_0000023ff9cb4600;
LS_0000023ff9c34890_0_4 .concat8 [ 1 1 1 1], L_0000023ff9cb3e90, L_0000023ff9cb6190, L_0000023ff9cb5d30, L_0000023ff9cb6f90;
LS_0000023ff9c34890_0_8 .concat8 [ 1 1 0 0], L_0000023ff9cb6970, L_0000023ff9cb7b60;
L_0000023ff9c34890 .concat8 [ 4 4 2 0], LS_0000023ff9c34890_0_0, LS_0000023ff9c34890_0_4, LS_0000023ff9c34890_0_8;
LS_0000023ff9c34930_0_0 .concat8 [ 1 1 1 1], L_0000023ff9c40488, L_0000023ff9cb3720, L_0000023ff9cb2fb0, L_0000023ff9cb5010;
LS_0000023ff9c34930_0_4 .concat8 [ 1 1 1 1], L_0000023ff9cb4ec0, L_0000023ff9cb48a0, L_0000023ff9cb3f00, L_0000023ff9cb5ef0;
LS_0000023ff9c34930_0_8 .concat8 [ 1 1 1 0], L_0000023ff9cb5cc0, L_0000023ff9cb58d0, L_0000023ff9cb6ba0;
L_0000023ff9c34930 .concat8 [ 4 4 3 0], LS_0000023ff9c34930_0_0, LS_0000023ff9c34930_0_4, LS_0000023ff9c34930_0_8;
LS_0000023ff9c34c50_0_0 .concat8 [ 1 1 1 1], L_0000023ff9c404d0, L_0000023ff9cb3b10, L_0000023ff9cb2bc0, L_0000023ff9cb3d40;
LS_0000023ff9c34c50_0_4 .concat8 [ 1 1 1 1], L_0000023ff9cb4280, L_0000023ff9cb4bb0, L_0000023ff9cb4670, L_0000023ff9cb7070;
LS_0000023ff9c34c50_0_8 .concat8 [ 1 1 1 0], L_0000023ff9cb6580, L_0000023ff9cb6890, L_0000023ff9cb89d0;
L_0000023ff9c34c50 .concat8 [ 4 4 3 0], LS_0000023ff9c34c50_0_0, LS_0000023ff9c34c50_0_4, LS_0000023ff9c34c50_0_8;
L_0000023ff9c34cf0 .ufunc/vec4 TD_tb_alu_bin.DUT.U_ADD.rm.first_one_9bits, 5, L_0000023ff9c36af0 (v0000023ff9b5fc10_0) S_0000023ff9bbc3b0;
L_0000023ff9c355b0 .ufunc/vec4 TD_tb_alu_bin.DUT.U_ADD.rm.first_one_9bits, 5, L_0000023ff9c34890 (v0000023ff9b5fc10_0) S_0000023ff9bbc3b0;
L_0000023ff9c34f70 .reduce/nor L_0000023ff9c2fc50;
L_0000023ff9c35790 .reduce/nor L_0000023ff9c305b0;
L_0000023ff9c35010 .part L_0000023ff9c34930, 10, 1;
L_0000023ff9c350b0 .reduce/nor L_0000023ff9c2fc50;
L_0000023ff9c35150 .part L_0000023ff9c34c50, 10, 1;
L_0000023ff9c351f0 .part L_0000023ff9c34930, 10, 1;
L_0000023ff9c35290 .functor MUXZ 5, L_0000023ff9c34cf0, L_0000023ff9c355b0, L_0000023ff9cb7c40, C4<>;
L_0000023ff9c35470 .reduce/nor L_0000023ff9c2fc50;
L_0000023ff9c35510 .functor MUXZ 10, L_0000023ff9c36af0, L_0000023ff9c34890, L_0000023ff9c35470, C4<>;
L_0000023ff9c38a30 .functor MUXZ 5, L_0000023ff9c30dd0, L_0000023ff9c37630, L_0000023ff9cb8490, C4<>;
L_0000023ff9c376d0 .shift/l 10, L_0000023ff9c35510, L_0000023ff9c35290;
L_0000023ff9c37770 .functor MUXZ 10, L_0000023ff9c35510, L_0000023ff9c376d0, L_0000023ff9cb8490, C4<>;
S_0000023ff9bbc3b0 .scope function.vec4.s5, "first_one_9bits" "first_one_9bits" 5 141, 5 141 0, S_0000023ff9bbcea0;
 .timescale -9 -12;
; Variable first_one_9bits is vec4 return value of scope S_0000023ff9bbc3b0
v0000023ff9b5ec70_0 .var "found", 0 0;
v0000023ff9b5fb70_0 .var/i "idx", 31 0;
v0000023ff9b5fc10_0 .var "val", 9 0;
TD_tb_alu_bin.DUT.U_ADD.rm.first_one_9bits ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023ff9b5ec70_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0000023ff9b5fb70_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000023ff9b5fb70_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0000023ff9b5fc10_0;
    %load/vec4 v0000023ff9b5fb70_0;
    %part/s 1;
    %load/vec4 v0000023ff9b5ec70_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 10, 0, 32;
    %load/vec4 v0000023ff9b5fb70_0;
    %sub;
    %pad/s 5;
    %ret/vec4 0, 0, 5;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023ff9b5ec70_0, 0, 1;
T_0.2 ;
    %load/vec4 v0000023ff9b5fb70_0;
    %subi 1, 0, 32;
    %store/vec4 v0000023ff9b5fb70_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0000023ff9bbd670 .scope generate, "genblk1[0]" "genblk1[0]" 5 167, 5 167 0, S_0000023ff9bbcea0;
 .timescale -9 -12;
P_0000023ff9aed7b0 .param/l "i" 0 5 167, +C4<00>;
S_0000023ff9bbc860 .scope module, "sub_i" "FullSub_add" 5 168, 5 32 0, S_0000023ff9bbd670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cb2530 .functor NOT 1, L_0000023ff9c33530, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb34f0 .functor AND 1, L_0000023ff9cb2530, L_0000023ff9c34070, C4<1>, C4<1>;
L_0000023ff9cb2840 .functor NOT 1, L_0000023ff9c33530, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb2a00 .functor AND 1, L_0000023ff9cb2840, L_0000023ff9c32770, C4<1>, C4<1>;
L_0000023ff9cb2ae0 .functor OR 1, L_0000023ff9cb34f0, L_0000023ff9cb2a00, C4<0>, C4<0>;
L_0000023ff9cb3bf0 .functor AND 1, L_0000023ff9c34070, L_0000023ff9c32770, C4<1>, C4<1>;
L_0000023ff9cb3720 .functor OR 1, L_0000023ff9cb2ae0, L_0000023ff9cb3bf0, C4<0>, C4<0>;
L_0000023ff9cb2d10 .functor XOR 1, L_0000023ff9c33530, L_0000023ff9c34070, C4<0>, C4<0>;
L_0000023ff9cb2680 .functor XOR 1, L_0000023ff9cb2d10, L_0000023ff9c32770, C4<0>, C4<0>;
v0000023ff9b5fd50_0 .net "Debe", 0 0, L_0000023ff9cb3720;  1 drivers
v0000023ff9b5e810_0 .net "Din", 0 0, L_0000023ff9c32770;  1 drivers
v0000023ff9b60250_0 .net "Dout", 0 0, L_0000023ff9cb2680;  1 drivers
v0000023ff9b5edb0_0 .net "Ri", 0 0, L_0000023ff9c34070;  1 drivers
v0000023ff9b5eef0_0 .net "Si", 0 0, L_0000023ff9c33530;  1 drivers
v0000023ff9b5ff30_0 .net *"_ivl_0", 0 0, L_0000023ff9cb2530;  1 drivers
v0000023ff9b5ffd0_0 .net *"_ivl_10", 0 0, L_0000023ff9cb3bf0;  1 drivers
v0000023ff9b60110_0 .net *"_ivl_14", 0 0, L_0000023ff9cb2d10;  1 drivers
v0000023ff9b602f0_0 .net *"_ivl_2", 0 0, L_0000023ff9cb34f0;  1 drivers
v0000023ff9b60390_0 .net *"_ivl_4", 0 0, L_0000023ff9cb2840;  1 drivers
v0000023ff9b60570_0 .net *"_ivl_6", 0 0, L_0000023ff9cb2a00;  1 drivers
v0000023ff9b611f0_0 .net *"_ivl_8", 0 0, L_0000023ff9cb2ae0;  1 drivers
S_0000023ff9bbc9f0 .scope module, "sub_i_extremo" "FullSub_add" 5 169, 5 32 0, S_0000023ff9bbd670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cb3090 .functor NOT 1, L_0000023ff9c32810, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb3560 .functor AND 1, L_0000023ff9cb3090, L_0000023ff9c33f30, C4<1>, C4<1>;
L_0000023ff9cb2e60 .functor NOT 1, L_0000023ff9c32810, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb3aa0 .functor AND 1, L_0000023ff9cb2e60, L_0000023ff9c328b0, C4<1>, C4<1>;
L_0000023ff9cb39c0 .functor OR 1, L_0000023ff9cb3560, L_0000023ff9cb3aa0, C4<0>, C4<0>;
L_0000023ff9cb28b0 .functor AND 1, L_0000023ff9c33f30, L_0000023ff9c328b0, C4<1>, C4<1>;
L_0000023ff9cb3b10 .functor OR 1, L_0000023ff9cb39c0, L_0000023ff9cb28b0, C4<0>, C4<0>;
L_0000023ff9cb3c60 .functor XOR 1, L_0000023ff9c32810, L_0000023ff9c33f30, C4<0>, C4<0>;
L_0000023ff9cb20d0 .functor XOR 1, L_0000023ff9cb3c60, L_0000023ff9c328b0, C4<0>, C4<0>;
v0000023ff9b60f70_0 .net "Debe", 0 0, L_0000023ff9cb3b10;  1 drivers
v0000023ff9b60c50_0 .net "Din", 0 0, L_0000023ff9c328b0;  1 drivers
v0000023ff9b610b0_0 .net "Dout", 0 0, L_0000023ff9cb20d0;  1 drivers
v0000023ff9b61470_0 .net "Ri", 0 0, L_0000023ff9c33f30;  1 drivers
v0000023ff9b60930_0 .net "Si", 0 0, L_0000023ff9c32810;  1 drivers
v0000023ff9b60d90_0 .net *"_ivl_0", 0 0, L_0000023ff9cb3090;  1 drivers
v0000023ff9b61290_0 .net *"_ivl_10", 0 0, L_0000023ff9cb28b0;  1 drivers
v0000023ff9b61510_0 .net *"_ivl_14", 0 0, L_0000023ff9cb3c60;  1 drivers
v0000023ff9b60e30_0 .net *"_ivl_2", 0 0, L_0000023ff9cb3560;  1 drivers
v0000023ff9b60890_0 .net *"_ivl_4", 0 0, L_0000023ff9cb2e60;  1 drivers
v0000023ff9b61010_0 .net *"_ivl_6", 0 0, L_0000023ff9cb3aa0;  1 drivers
v0000023ff9b60a70_0 .net *"_ivl_8", 0 0, L_0000023ff9cb39c0;  1 drivers
S_0000023ff9bbd030 .scope generate, "genblk1[1]" "genblk1[1]" 5 167, 5 167 0, S_0000023ff9bbcea0;
 .timescale -9 -12;
P_0000023ff9aecb30 .param/l "i" 0 5 167, +C4<01>;
S_0000023ff9bbc090 .scope module, "sub_i" "FullSub_add" 5 168, 5 32 0, S_0000023ff9bbd030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cb3790 .functor NOT 1, L_0000023ff9c33670, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb3b80 .functor AND 1, L_0000023ff9cb3790, L_0000023ff9c33710, C4<1>, C4<1>;
L_0000023ff9cb2990 .functor NOT 1, L_0000023ff9c33670, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb21b0 .functor AND 1, L_0000023ff9cb2990, L_0000023ff9c33850, C4<1>, C4<1>;
L_0000023ff9cb35d0 .functor OR 1, L_0000023ff9cb3b80, L_0000023ff9cb21b0, C4<0>, C4<0>;
L_0000023ff9cb2ed0 .functor AND 1, L_0000023ff9c33710, L_0000023ff9c33850, C4<1>, C4<1>;
L_0000023ff9cb2fb0 .functor OR 1, L_0000023ff9cb35d0, L_0000023ff9cb2ed0, C4<0>, C4<0>;
L_0000023ff9cb2a70 .functor XOR 1, L_0000023ff9c33670, L_0000023ff9c33710, C4<0>, C4<0>;
L_0000023ff9cb2450 .functor XOR 1, L_0000023ff9cb2a70, L_0000023ff9c33850, C4<0>, C4<0>;
v0000023ff9b60bb0_0 .net "Debe", 0 0, L_0000023ff9cb2fb0;  1 drivers
v0000023ff9b61150_0 .net "Din", 0 0, L_0000023ff9c33850;  1 drivers
v0000023ff9b60ed0_0 .net "Dout", 0 0, L_0000023ff9cb2450;  1 drivers
v0000023ff9b60cf0_0 .net "Ri", 0 0, L_0000023ff9c33710;  1 drivers
v0000023ff9b61330_0 .net "Si", 0 0, L_0000023ff9c33670;  1 drivers
v0000023ff9b613d0_0 .net *"_ivl_0", 0 0, L_0000023ff9cb3790;  1 drivers
v0000023ff9b609d0_0 .net *"_ivl_10", 0 0, L_0000023ff9cb2ed0;  1 drivers
v0000023ff9b615b0_0 .net *"_ivl_14", 0 0, L_0000023ff9cb2a70;  1 drivers
v0000023ff9b61650_0 .net *"_ivl_2", 0 0, L_0000023ff9cb3b80;  1 drivers
v0000023ff9b607f0_0 .net *"_ivl_4", 0 0, L_0000023ff9cb2990;  1 drivers
v0000023ff9b60b10_0 .net *"_ivl_6", 0 0, L_0000023ff9cb21b0;  1 drivers
v0000023ff9b53b90_0 .net *"_ivl_8", 0 0, L_0000023ff9cb35d0;  1 drivers
S_0000023ff9bbd1c0 .scope module, "sub_i_extremo" "FullSub_add" 5 169, 5 32 0, S_0000023ff9bbd030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cb3020 .functor NOT 1, L_0000023ff9c338f0, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb2b50 .functor AND 1, L_0000023ff9cb3020, L_0000023ff9c33990, C4<1>, C4<1>;
L_0000023ff9cb2220 .functor NOT 1, L_0000023ff9c338f0, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb3800 .functor AND 1, L_0000023ff9cb2220, L_0000023ff9c36b90, C4<1>, C4<1>;
L_0000023ff9cb2290 .functor OR 1, L_0000023ff9cb2b50, L_0000023ff9cb3800, C4<0>, C4<0>;
L_0000023ff9cb3870 .functor AND 1, L_0000023ff9c33990, L_0000023ff9c36b90, C4<1>, C4<1>;
L_0000023ff9cb2bc0 .functor OR 1, L_0000023ff9cb2290, L_0000023ff9cb3870, C4<0>, C4<0>;
L_0000023ff9cb2370 .functor XOR 1, L_0000023ff9c338f0, L_0000023ff9c33990, C4<0>, C4<0>;
L_0000023ff9cb24c0 .functor XOR 1, L_0000023ff9cb2370, L_0000023ff9c36b90, C4<0>, C4<0>;
v0000023ff9b52a10_0 .net "Debe", 0 0, L_0000023ff9cb2bc0;  1 drivers
v0000023ff9b53f50_0 .net "Din", 0 0, L_0000023ff9c36b90;  1 drivers
v0000023ff9b53a50_0 .net "Dout", 0 0, L_0000023ff9cb24c0;  1 drivers
v0000023ff9b520b0_0 .net "Ri", 0 0, L_0000023ff9c33990;  1 drivers
v0000023ff9b53690_0 .net "Si", 0 0, L_0000023ff9c338f0;  1 drivers
v0000023ff9b52010_0 .net *"_ivl_0", 0 0, L_0000023ff9cb3020;  1 drivers
v0000023ff9b532d0_0 .net *"_ivl_10", 0 0, L_0000023ff9cb3870;  1 drivers
v0000023ff9b535f0_0 .net *"_ivl_14", 0 0, L_0000023ff9cb2370;  1 drivers
v0000023ff9b53cd0_0 .net *"_ivl_2", 0 0, L_0000023ff9cb2b50;  1 drivers
v0000023ff9b53730_0 .net *"_ivl_4", 0 0, L_0000023ff9cb2220;  1 drivers
v0000023ff9b53190_0 .net *"_ivl_6", 0 0, L_0000023ff9cb3800;  1 drivers
v0000023ff9b53050_0 .net *"_ivl_8", 0 0, L_0000023ff9cb2290;  1 drivers
S_0000023ff9bbd800 .scope generate, "genblk1[2]" "genblk1[2]" 5 167, 5 167 0, S_0000023ff9bbcea0;
 .timescale -9 -12;
P_0000023ff9aed8f0 .param/l "i" 0 5 167, +C4<010>;
S_0000023ff9bbcb80 .scope module, "sub_i" "FullSub_add" 5 168, 5 32 0, S_0000023ff9bbd800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cb2ca0 .functor NOT 1, L_0000023ff9c34b10, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb2d80 .functor AND 1, L_0000023ff9cb2ca0, L_0000023ff9c36e10, C4<1>, C4<1>;
L_0000023ff9cb3100 .functor NOT 1, L_0000023ff9c34b10, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb3170 .functor AND 1, L_0000023ff9cb3100, L_0000023ff9c36d70, C4<1>, C4<1>;
L_0000023ff9cb31e0 .functor OR 1, L_0000023ff9cb2d80, L_0000023ff9cb3170, C4<0>, C4<0>;
L_0000023ff9cb3330 .functor AND 1, L_0000023ff9c36e10, L_0000023ff9c36d70, C4<1>, C4<1>;
L_0000023ff9cb5010 .functor OR 1, L_0000023ff9cb31e0, L_0000023ff9cb3330, C4<0>, C4<0>;
L_0000023ff9cb4a60 .functor XOR 1, L_0000023ff9c34b10, L_0000023ff9c36e10, C4<0>, C4<0>;
L_0000023ff9cb54e0 .functor XOR 1, L_0000023ff9cb4a60, L_0000023ff9c36d70, C4<0>, C4<0>;
v0000023ff9b51a70_0 .net "Debe", 0 0, L_0000023ff9cb5010;  1 drivers
v0000023ff9b53870_0 .net "Din", 0 0, L_0000023ff9c36d70;  1 drivers
v0000023ff9b52fb0_0 .net "Dout", 0 0, L_0000023ff9cb54e0;  1 drivers
v0000023ff9b52f10_0 .net "Ri", 0 0, L_0000023ff9c36e10;  1 drivers
v0000023ff9b52b50_0 .net "Si", 0 0, L_0000023ff9c34b10;  1 drivers
v0000023ff9b52150_0 .net *"_ivl_0", 0 0, L_0000023ff9cb2ca0;  1 drivers
v0000023ff9b521f0_0 .net *"_ivl_10", 0 0, L_0000023ff9cb3330;  1 drivers
v0000023ff9b537d0_0 .net *"_ivl_14", 0 0, L_0000023ff9cb4a60;  1 drivers
v0000023ff9b53d70_0 .net *"_ivl_2", 0 0, L_0000023ff9cb2d80;  1 drivers
v0000023ff9b52290_0 .net *"_ivl_4", 0 0, L_0000023ff9cb3100;  1 drivers
v0000023ff9b53af0_0 .net *"_ivl_6", 0 0, L_0000023ff9cb3170;  1 drivers
v0000023ff9b53230_0 .net *"_ivl_8", 0 0, L_0000023ff9cb31e0;  1 drivers
S_0000023ff9bbd990 .scope module, "sub_i_extremo" "FullSub_add" 5 169, 5 32 0, S_0000023ff9bbd800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cb4d00 .functor NOT 1, L_0000023ff9c34a70, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb4210 .functor AND 1, L_0000023ff9cb4d00, L_0000023ff9c34d90, C4<1>, C4<1>;
L_0000023ff9cb55c0 .functor NOT 1, L_0000023ff9c34a70, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb5240 .functor AND 1, L_0000023ff9cb55c0, L_0000023ff9c36c30, C4<1>, C4<1>;
L_0000023ff9cb52b0 .functor OR 1, L_0000023ff9cb4210, L_0000023ff9cb5240, C4<0>, C4<0>;
L_0000023ff9cb46e0 .functor AND 1, L_0000023ff9c34d90, L_0000023ff9c36c30, C4<1>, C4<1>;
L_0000023ff9cb3d40 .functor OR 1, L_0000023ff9cb52b0, L_0000023ff9cb46e0, C4<0>, C4<0>;
L_0000023ff9cb42f0 .functor XOR 1, L_0000023ff9c34a70, L_0000023ff9c34d90, C4<0>, C4<0>;
L_0000023ff9cb4ad0 .functor XOR 1, L_0000023ff9cb42f0, L_0000023ff9c36c30, C4<0>, C4<0>;
v0000023ff9b53550_0 .net "Debe", 0 0, L_0000023ff9cb3d40;  1 drivers
v0000023ff9b530f0_0 .net "Din", 0 0, L_0000023ff9c36c30;  1 drivers
v0000023ff9b53910_0 .net "Dout", 0 0, L_0000023ff9cb4ad0;  1 drivers
v0000023ff9b51c50_0 .net "Ri", 0 0, L_0000023ff9c34d90;  1 drivers
v0000023ff9b534b0_0 .net "Si", 0 0, L_0000023ff9c34a70;  1 drivers
v0000023ff9b53c30_0 .net *"_ivl_0", 0 0, L_0000023ff9cb4d00;  1 drivers
v0000023ff9b525b0_0 .net *"_ivl_10", 0 0, L_0000023ff9cb46e0;  1 drivers
v0000023ff9b52330_0 .net *"_ivl_14", 0 0, L_0000023ff9cb42f0;  1 drivers
v0000023ff9b51890_0 .net *"_ivl_2", 0 0, L_0000023ff9cb4210;  1 drivers
v0000023ff9b53e10_0 .net *"_ivl_4", 0 0, L_0000023ff9cb55c0;  1 drivers
v0000023ff9b53eb0_0 .net *"_ivl_6", 0 0, L_0000023ff9cb5240;  1 drivers
v0000023ff9b51f70_0 .net *"_ivl_8", 0 0, L_0000023ff9cb52b0;  1 drivers
S_0000023ff9bc1370 .scope generate, "genblk1[3]" "genblk1[3]" 5 167, 5 167 0, S_0000023ff9bbcea0;
 .timescale -9 -12;
P_0000023ff9aed0f0 .param/l "i" 0 5 167, +C4<011>;
S_0000023ff9bc0240 .scope module, "sub_i" "FullSub_add" 5 168, 5 32 0, S_0000023ff9bc1370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cb3cd0 .functor NOT 1, L_0000023ff9c35e70, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb3fe0 .functor AND 1, L_0000023ff9cb3cd0, L_0000023ff9c36370, C4<1>, C4<1>;
L_0000023ff9cb4e50 .functor NOT 1, L_0000023ff9c35e70, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb5550 .functor AND 1, L_0000023ff9cb4e50, L_0000023ff9c35330, C4<1>, C4<1>;
L_0000023ff9cb4750 .functor OR 1, L_0000023ff9cb3fe0, L_0000023ff9cb5550, C4<0>, C4<0>;
L_0000023ff9cb5630 .functor AND 1, L_0000023ff9c36370, L_0000023ff9c35330, C4<1>, C4<1>;
L_0000023ff9cb4ec0 .functor OR 1, L_0000023ff9cb4750, L_0000023ff9cb5630, C4<0>, C4<0>;
L_0000023ff9cb4c90 .functor XOR 1, L_0000023ff9c35e70, L_0000023ff9c36370, C4<0>, C4<0>;
L_0000023ff9cb47c0 .functor XOR 1, L_0000023ff9cb4c90, L_0000023ff9c35330, C4<0>, C4<0>;
v0000023ff9b517f0_0 .net "Debe", 0 0, L_0000023ff9cb4ec0;  1 drivers
v0000023ff9b51e30_0 .net "Din", 0 0, L_0000023ff9c35330;  1 drivers
v0000023ff9b52c90_0 .net "Dout", 0 0, L_0000023ff9cb47c0;  1 drivers
v0000023ff9b523d0_0 .net "Ri", 0 0, L_0000023ff9c36370;  1 drivers
v0000023ff9b51930_0 .net "Si", 0 0, L_0000023ff9c35e70;  1 drivers
v0000023ff9b52970_0 .net *"_ivl_0", 0 0, L_0000023ff9cb3cd0;  1 drivers
v0000023ff9b519d0_0 .net *"_ivl_10", 0 0, L_0000023ff9cb5630;  1 drivers
v0000023ff9b526f0_0 .net *"_ivl_14", 0 0, L_0000023ff9cb4c90;  1 drivers
v0000023ff9b528d0_0 .net *"_ivl_2", 0 0, L_0000023ff9cb3fe0;  1 drivers
v0000023ff9b52650_0 .net *"_ivl_4", 0 0, L_0000023ff9cb4e50;  1 drivers
v0000023ff9b51b10_0 .net *"_ivl_6", 0 0, L_0000023ff9cb5550;  1 drivers
v0000023ff9b51bb0_0 .net *"_ivl_8", 0 0, L_0000023ff9cb4750;  1 drivers
S_0000023ff9bc06f0 .scope module, "sub_i_extremo" "FullSub_add" 5 169, 5 32 0, S_0000023ff9bc1370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cb57f0 .functor NOT 1, L_0000023ff9c36cd0, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb4830 .functor AND 1, L_0000023ff9cb57f0, L_0000023ff9c34bb0, C4<1>, C4<1>;
L_0000023ff9cb5780 .functor NOT 1, L_0000023ff9c36cd0, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb4de0 .functor AND 1, L_0000023ff9cb5780, L_0000023ff9c36410, C4<1>, C4<1>;
L_0000023ff9cb5320 .functor OR 1, L_0000023ff9cb4830, L_0000023ff9cb4de0, C4<0>, C4<0>;
L_0000023ff9cb4440 .functor AND 1, L_0000023ff9c34bb0, L_0000023ff9c36410, C4<1>, C4<1>;
L_0000023ff9cb4280 .functor OR 1, L_0000023ff9cb5320, L_0000023ff9cb4440, C4<0>, C4<0>;
L_0000023ff9cb56a0 .functor XOR 1, L_0000023ff9c36cd0, L_0000023ff9c34bb0, C4<0>, C4<0>;
L_0000023ff9cb4600 .functor XOR 1, L_0000023ff9cb56a0, L_0000023ff9c36410, C4<0>, C4<0>;
v0000023ff9b52ab0_0 .net "Debe", 0 0, L_0000023ff9cb4280;  1 drivers
v0000023ff9b51cf0_0 .net "Din", 0 0, L_0000023ff9c36410;  1 drivers
v0000023ff9b52790_0 .net "Dout", 0 0, L_0000023ff9cb4600;  1 drivers
v0000023ff9b53370_0 .net "Ri", 0 0, L_0000023ff9c34bb0;  1 drivers
v0000023ff9b52830_0 .net "Si", 0 0, L_0000023ff9c36cd0;  1 drivers
v0000023ff9b52e70_0 .net *"_ivl_0", 0 0, L_0000023ff9cb57f0;  1 drivers
v0000023ff9b52470_0 .net *"_ivl_10", 0 0, L_0000023ff9cb4440;  1 drivers
v0000023ff9b53410_0 .net *"_ivl_14", 0 0, L_0000023ff9cb56a0;  1 drivers
v0000023ff9b52dd0_0 .net *"_ivl_2", 0 0, L_0000023ff9cb4830;  1 drivers
v0000023ff9b51d90_0 .net *"_ivl_4", 0 0, L_0000023ff9cb5780;  1 drivers
v0000023ff9b52510_0 .net *"_ivl_6", 0 0, L_0000023ff9cb4de0;  1 drivers
v0000023ff9b51ed0_0 .net *"_ivl_8", 0 0, L_0000023ff9cb5320;  1 drivers
S_0000023ff9bc1cd0 .scope generate, "genblk1[4]" "genblk1[4]" 5 167, 5 167 0, S_0000023ff9bbcea0;
 .timescale -9 -12;
P_0000023ff9aecdf0 .param/l "i" 0 5 167, +C4<0100>;
S_0000023ff9bc0ba0 .scope module, "sub_i" "FullSub_add" 5 168, 5 32 0, S_0000023ff9bc1cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cb5710 .functor NOT 1, L_0000023ff9c35bf0, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb3db0 .functor AND 1, L_0000023ff9cb5710, L_0000023ff9c35830, C4<1>, C4<1>;
L_0000023ff9cb4fa0 .functor NOT 1, L_0000023ff9c35bf0, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb44b0 .functor AND 1, L_0000023ff9cb4fa0, L_0000023ff9c35b50, C4<1>, C4<1>;
L_0000023ff9cb4c20 .functor OR 1, L_0000023ff9cb3db0, L_0000023ff9cb44b0, C4<0>, C4<0>;
L_0000023ff9cb5390 .functor AND 1, L_0000023ff9c35830, L_0000023ff9c35b50, C4<1>, C4<1>;
L_0000023ff9cb48a0 .functor OR 1, L_0000023ff9cb4c20, L_0000023ff9cb5390, C4<0>, C4<0>;
L_0000023ff9cb5860 .functor XOR 1, L_0000023ff9c35bf0, L_0000023ff9c35830, C4<0>, C4<0>;
L_0000023ff9cb4520 .functor XOR 1, L_0000023ff9cb5860, L_0000023ff9c35b50, C4<0>, C4<0>;
v0000023ff9b52bf0_0 .net "Debe", 0 0, L_0000023ff9cb48a0;  1 drivers
v0000023ff9b539b0_0 .net "Din", 0 0, L_0000023ff9c35b50;  1 drivers
v0000023ff9b52d30_0 .net "Dout", 0 0, L_0000023ff9cb4520;  1 drivers
v0000023ff9b553f0_0 .net "Ri", 0 0, L_0000023ff9c35830;  1 drivers
v0000023ff9b55cb0_0 .net "Si", 0 0, L_0000023ff9c35bf0;  1 drivers
v0000023ff9b55c10_0 .net *"_ivl_0", 0 0, L_0000023ff9cb5710;  1 drivers
v0000023ff9b54b30_0 .net *"_ivl_10", 0 0, L_0000023ff9cb5390;  1 drivers
v0000023ff9b550d0_0 .net *"_ivl_14", 0 0, L_0000023ff9cb5860;  1 drivers
v0000023ff9b54db0_0 .net *"_ivl_2", 0 0, L_0000023ff9cb3db0;  1 drivers
v0000023ff9b55d50_0 .net *"_ivl_4", 0 0, L_0000023ff9cb4fa0;  1 drivers
v0000023ff9b54c70_0 .net *"_ivl_6", 0 0, L_0000023ff9cb44b0;  1 drivers
v0000023ff9b54a90_0 .net *"_ivl_8", 0 0, L_0000023ff9cb4c20;  1 drivers
S_0000023ff9bc0560 .scope module, "sub_i_extremo" "FullSub_add" 5 169, 5 32 0, S_0000023ff9bc1cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cb3e20 .functor NOT 1, L_0000023ff9c36730, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb4590 .functor AND 1, L_0000023ff9cb3e20, L_0000023ff9c35970, C4<1>, C4<1>;
L_0000023ff9cb4910 .functor NOT 1, L_0000023ff9c36730, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb4b40 .functor AND 1, L_0000023ff9cb4910, L_0000023ff9c36690, C4<1>, C4<1>;
L_0000023ff9cb5400 .functor OR 1, L_0000023ff9cb4590, L_0000023ff9cb4b40, C4<0>, C4<0>;
L_0000023ff9cb4d70 .functor AND 1, L_0000023ff9c35970, L_0000023ff9c36690, C4<1>, C4<1>;
L_0000023ff9cb4bb0 .functor OR 1, L_0000023ff9cb5400, L_0000023ff9cb4d70, C4<0>, C4<0>;
L_0000023ff9cb5470 .functor XOR 1, L_0000023ff9c36730, L_0000023ff9c35970, C4<0>, C4<0>;
L_0000023ff9cb3e90 .functor XOR 1, L_0000023ff9cb5470, L_0000023ff9c36690, C4<0>, C4<0>;
v0000023ff9b56430_0 .net "Debe", 0 0, L_0000023ff9cb4bb0;  1 drivers
v0000023ff9b55710_0 .net "Din", 0 0, L_0000023ff9c36690;  1 drivers
v0000023ff9b55490_0 .net "Dout", 0 0, L_0000023ff9cb3e90;  1 drivers
v0000023ff9b566b0_0 .net "Ri", 0 0, L_0000023ff9c35970;  1 drivers
v0000023ff9b558f0_0 .net "Si", 0 0, L_0000023ff9c36730;  1 drivers
v0000023ff9b54770_0 .net *"_ivl_0", 0 0, L_0000023ff9cb3e20;  1 drivers
v0000023ff9b55990_0 .net *"_ivl_10", 0 0, L_0000023ff9cb4d70;  1 drivers
v0000023ff9b55e90_0 .net *"_ivl_14", 0 0, L_0000023ff9cb5470;  1 drivers
v0000023ff9b55a30_0 .net *"_ivl_2", 0 0, L_0000023ff9cb4590;  1 drivers
v0000023ff9b54950_0 .net *"_ivl_4", 0 0, L_0000023ff9cb4910;  1 drivers
v0000023ff9b557b0_0 .net *"_ivl_6", 0 0, L_0000023ff9cb4b40;  1 drivers
v0000023ff9b55b70_0 .net *"_ivl_8", 0 0, L_0000023ff9cb5400;  1 drivers
S_0000023ff9bbff20 .scope generate, "genblk1[5]" "genblk1[5]" 5 167, 5 167 0, S_0000023ff9bbcea0;
 .timescale -9 -12;
P_0000023ff9aed430 .param/l "i" 0 5 167, +C4<0101>;
S_0000023ff9bc00b0 .scope module, "sub_i" "FullSub_add" 5 168, 5 32 0, S_0000023ff9bbff20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cb4360 .functor NOT 1, L_0000023ff9c35c90, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb4980 .functor AND 1, L_0000023ff9cb4360, L_0000023ff9c35650, C4<1>, C4<1>;
L_0000023ff9cb40c0 .functor NOT 1, L_0000023ff9c35c90, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb5080 .functor AND 1, L_0000023ff9cb40c0, L_0000023ff9c35a10, C4<1>, C4<1>;
L_0000023ff9cb4f30 .functor OR 1, L_0000023ff9cb4980, L_0000023ff9cb5080, C4<0>, C4<0>;
L_0000023ff9cb3f70 .functor AND 1, L_0000023ff9c35650, L_0000023ff9c35a10, C4<1>, C4<1>;
L_0000023ff9cb3f00 .functor OR 1, L_0000023ff9cb4f30, L_0000023ff9cb3f70, C4<0>, C4<0>;
L_0000023ff9cb50f0 .functor XOR 1, L_0000023ff9c35c90, L_0000023ff9c35650, C4<0>, C4<0>;
L_0000023ff9cb5160 .functor XOR 1, L_0000023ff9cb50f0, L_0000023ff9c35a10, C4<0>, C4<0>;
v0000023ff9b55df0_0 .net "Debe", 0 0, L_0000023ff9cb3f00;  1 drivers
v0000023ff9b541d0_0 .net "Din", 0 0, L_0000023ff9c35a10;  1 drivers
v0000023ff9b544f0_0 .net "Dout", 0 0, L_0000023ff9cb5160;  1 drivers
v0000023ff9b56390_0 .net "Ri", 0 0, L_0000023ff9c35650;  1 drivers
v0000023ff9b55210_0 .net "Si", 0 0, L_0000023ff9c35c90;  1 drivers
v0000023ff9b55f30_0 .net *"_ivl_0", 0 0, L_0000023ff9cb4360;  1 drivers
v0000023ff9b55350_0 .net *"_ivl_10", 0 0, L_0000023ff9cb3f70;  1 drivers
v0000023ff9b552b0_0 .net *"_ivl_14", 0 0, L_0000023ff9cb50f0;  1 drivers
v0000023ff9b54090_0 .net *"_ivl_2", 0 0, L_0000023ff9cb4980;  1 drivers
v0000023ff9b55fd0_0 .net *"_ivl_4", 0 0, L_0000023ff9cb40c0;  1 drivers
v0000023ff9b53ff0_0 .net *"_ivl_6", 0 0, L_0000023ff9cb5080;  1 drivers
v0000023ff9b54130_0 .net *"_ivl_8", 0 0, L_0000023ff9cb4f30;  1 drivers
S_0000023ff9bc0a10 .scope module, "sub_i_extremo" "FullSub_add" 5 169, 5 32 0, S_0000023ff9bbff20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cb4130 .functor NOT 1, L_0000023ff9c358d0, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb41a0 .functor AND 1, L_0000023ff9cb4130, L_0000023ff9c364b0, C4<1>, C4<1>;
L_0000023ff9cb51d0 .functor NOT 1, L_0000023ff9c358d0, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb49f0 .functor AND 1, L_0000023ff9cb51d0, L_0000023ff9c35dd0, C4<1>, C4<1>;
L_0000023ff9cb4050 .functor OR 1, L_0000023ff9cb41a0, L_0000023ff9cb49f0, C4<0>, C4<0>;
L_0000023ff9cb43d0 .functor AND 1, L_0000023ff9c364b0, L_0000023ff9c35dd0, C4<1>, C4<1>;
L_0000023ff9cb4670 .functor OR 1, L_0000023ff9cb4050, L_0000023ff9cb43d0, C4<0>, C4<0>;
L_0000023ff9cb7150 .functor XOR 1, L_0000023ff9c358d0, L_0000023ff9c364b0, C4<0>, C4<0>;
L_0000023ff9cb6190 .functor XOR 1, L_0000023ff9cb7150, L_0000023ff9c35dd0, C4<0>, C4<0>;
v0000023ff9b54270_0 .net "Debe", 0 0, L_0000023ff9cb4670;  1 drivers
v0000023ff9b54e50_0 .net "Din", 0 0, L_0000023ff9c35dd0;  1 drivers
v0000023ff9b549f0_0 .net "Dout", 0 0, L_0000023ff9cb6190;  1 drivers
v0000023ff9b54310_0 .net "Ri", 0 0, L_0000023ff9c364b0;  1 drivers
v0000023ff9b56250_0 .net "Si", 0 0, L_0000023ff9c358d0;  1 drivers
v0000023ff9b55ad0_0 .net *"_ivl_0", 0 0, L_0000023ff9cb4130;  1 drivers
v0000023ff9b56110_0 .net *"_ivl_10", 0 0, L_0000023ff9cb43d0;  1 drivers
v0000023ff9b56070_0 .net *"_ivl_14", 0 0, L_0000023ff9cb7150;  1 drivers
v0000023ff9b564d0_0 .net *"_ivl_2", 0 0, L_0000023ff9cb41a0;  1 drivers
v0000023ff9b543b0_0 .net *"_ivl_4", 0 0, L_0000023ff9cb51d0;  1 drivers
v0000023ff9b561b0_0 .net *"_ivl_6", 0 0, L_0000023ff9cb49f0;  1 drivers
v0000023ff9b55170_0 .net *"_ivl_8", 0 0, L_0000023ff9cb4050;  1 drivers
S_0000023ff9bc03d0 .scope generate, "genblk1[6]" "genblk1[6]" 5 167, 5 167 0, S_0000023ff9bbcea0;
 .timescale -9 -12;
P_0000023ff9aecbf0 .param/l "i" 0 5 167, +C4<0110>;
S_0000023ff9bc1820 .scope module, "sub_i" "FullSub_add" 5 168, 5 32 0, S_0000023ff9bc03d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cb5e10 .functor NOT 1, L_0000023ff9c36eb0, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb71c0 .functor AND 1, L_0000023ff9cb5e10, L_0000023ff9c35ab0, C4<1>, C4<1>;
L_0000023ff9cb5e80 .functor NOT 1, L_0000023ff9c36eb0, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb6e40 .functor AND 1, L_0000023ff9cb5e80, L_0000023ff9c367d0, C4<1>, C4<1>;
L_0000023ff9cb62e0 .functor OR 1, L_0000023ff9cb71c0, L_0000023ff9cb6e40, C4<0>, C4<0>;
L_0000023ff9cb5940 .functor AND 1, L_0000023ff9c35ab0, L_0000023ff9c367d0, C4<1>, C4<1>;
L_0000023ff9cb5ef0 .functor OR 1, L_0000023ff9cb62e0, L_0000023ff9cb5940, C4<0>, C4<0>;
L_0000023ff9cb6eb0 .functor XOR 1, L_0000023ff9c36eb0, L_0000023ff9c35ab0, C4<0>, C4<0>;
L_0000023ff9cb6660 .functor XOR 1, L_0000023ff9cb6eb0, L_0000023ff9c367d0, C4<0>, C4<0>;
v0000023ff9b54bd0_0 .net "Debe", 0 0, L_0000023ff9cb5ef0;  1 drivers
v0000023ff9b56750_0 .net "Din", 0 0, L_0000023ff9c367d0;  1 drivers
v0000023ff9b54450_0 .net "Dout", 0 0, L_0000023ff9cb6660;  1 drivers
v0000023ff9b54d10_0 .net "Ri", 0 0, L_0000023ff9c35ab0;  1 drivers
v0000023ff9b55530_0 .net "Si", 0 0, L_0000023ff9c36eb0;  1 drivers
v0000023ff9b56610_0 .net *"_ivl_0", 0 0, L_0000023ff9cb5e10;  1 drivers
v0000023ff9b555d0_0 .net *"_ivl_10", 0 0, L_0000023ff9cb5940;  1 drivers
v0000023ff9b548b0_0 .net *"_ivl_14", 0 0, L_0000023ff9cb6eb0;  1 drivers
v0000023ff9b562f0_0 .net *"_ivl_2", 0 0, L_0000023ff9cb71c0;  1 drivers
v0000023ff9b55670_0 .net *"_ivl_4", 0 0, L_0000023ff9cb5e80;  1 drivers
v0000023ff9b54ef0_0 .net *"_ivl_6", 0 0, L_0000023ff9cb6e40;  1 drivers
v0000023ff9b55850_0 .net *"_ivl_8", 0 0, L_0000023ff9cb62e0;  1 drivers
S_0000023ff9bc0880 .scope module, "sub_i_extremo" "FullSub_add" 5 169, 5 32 0, S_0000023ff9bc03d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cb6270 .functor NOT 1, L_0000023ff9c36550, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb6350 .functor AND 1, L_0000023ff9cb6270, L_0000023ff9c353d0, C4<1>, C4<1>;
L_0000023ff9cb5b70 .functor NOT 1, L_0000023ff9c36550, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb7230 .functor AND 1, L_0000023ff9cb5b70, L_0000023ff9c35d30, C4<1>, C4<1>;
L_0000023ff9cb72a0 .functor OR 1, L_0000023ff9cb6350, L_0000023ff9cb7230, C4<0>, C4<0>;
L_0000023ff9cb6f20 .functor AND 1, L_0000023ff9c353d0, L_0000023ff9c35d30, C4<1>, C4<1>;
L_0000023ff9cb7070 .functor OR 1, L_0000023ff9cb72a0, L_0000023ff9cb6f20, C4<0>, C4<0>;
L_0000023ff9cb67b0 .functor XOR 1, L_0000023ff9c36550, L_0000023ff9c353d0, C4<0>, C4<0>;
L_0000023ff9cb5d30 .functor XOR 1, L_0000023ff9cb67b0, L_0000023ff9c35d30, C4<0>, C4<0>;
v0000023ff9b56570_0 .net "Debe", 0 0, L_0000023ff9cb7070;  1 drivers
v0000023ff9b54590_0 .net "Din", 0 0, L_0000023ff9c35d30;  1 drivers
v0000023ff9b54630_0 .net "Dout", 0 0, L_0000023ff9cb5d30;  1 drivers
v0000023ff9b546d0_0 .net "Ri", 0 0, L_0000023ff9c353d0;  1 drivers
v0000023ff9b54810_0 .net "Si", 0 0, L_0000023ff9c36550;  1 drivers
v0000023ff9b54f90_0 .net *"_ivl_0", 0 0, L_0000023ff9cb6270;  1 drivers
v0000023ff9b55030_0 .net *"_ivl_10", 0 0, L_0000023ff9cb6f20;  1 drivers
v0000023ff9b571f0_0 .net *"_ivl_14", 0 0, L_0000023ff9cb67b0;  1 drivers
v0000023ff9b582d0_0 .net *"_ivl_2", 0 0, L_0000023ff9cb6350;  1 drivers
v0000023ff9b57650_0 .net *"_ivl_4", 0 0, L_0000023ff9cb5b70;  1 drivers
v0000023ff9b58f50_0 .net *"_ivl_6", 0 0, L_0000023ff9cb7230;  1 drivers
v0000023ff9b570b0_0 .net *"_ivl_8", 0 0, L_0000023ff9cb72a0;  1 drivers
S_0000023ff9bc0d30 .scope generate, "genblk1[7]" "genblk1[7]" 5 167, 5 167 0, S_0000023ff9bbcea0;
 .timescale -9 -12;
P_0000023ff9aed570 .param/l "i" 0 5 167, +C4<0111>;
S_0000023ff9bc0ec0 .scope module, "sub_i" "FullSub_add" 5 168, 5 32 0, S_0000023ff9bc0d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cb6040 .functor NOT 1, L_0000023ff9c365f0, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb6200 .functor AND 1, L_0000023ff9cb6040, L_0000023ff9c349d0, C4<1>, C4<1>;
L_0000023ff9cb63c0 .functor NOT 1, L_0000023ff9c365f0, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb5f60 .functor AND 1, L_0000023ff9cb63c0, L_0000023ff9c36230, C4<1>, C4<1>;
L_0000023ff9cb6430 .functor OR 1, L_0000023ff9cb6200, L_0000023ff9cb5f60, C4<0>, C4<0>;
L_0000023ff9cb5b00 .functor AND 1, L_0000023ff9c349d0, L_0000023ff9c36230, C4<1>, C4<1>;
L_0000023ff9cb5cc0 .functor OR 1, L_0000023ff9cb6430, L_0000023ff9cb5b00, C4<0>, C4<0>;
L_0000023ff9cb64a0 .functor XOR 1, L_0000023ff9c365f0, L_0000023ff9c349d0, C4<0>, C4<0>;
L_0000023ff9cb7310 .functor XOR 1, L_0000023ff9cb64a0, L_0000023ff9c36230, C4<0>, C4<0>;
v0000023ff9b57c90_0 .net "Debe", 0 0, L_0000023ff9cb5cc0;  1 drivers
v0000023ff9b58730_0 .net "Din", 0 0, L_0000023ff9c36230;  1 drivers
v0000023ff9b56930_0 .net "Dout", 0 0, L_0000023ff9cb7310;  1 drivers
v0000023ff9b576f0_0 .net "Ri", 0 0, L_0000023ff9c349d0;  1 drivers
v0000023ff9b57dd0_0 .net "Si", 0 0, L_0000023ff9c365f0;  1 drivers
v0000023ff9b584b0_0 .net *"_ivl_0", 0 0, L_0000023ff9cb6040;  1 drivers
v0000023ff9b57470_0 .net *"_ivl_10", 0 0, L_0000023ff9cb5b00;  1 drivers
v0000023ff9b57290_0 .net *"_ivl_14", 0 0, L_0000023ff9cb64a0;  1 drivers
v0000023ff9b57790_0 .net *"_ivl_2", 0 0, L_0000023ff9cb6200;  1 drivers
v0000023ff9b57a10_0 .net *"_ivl_4", 0 0, L_0000023ff9cb63c0;  1 drivers
v0000023ff9b567f0_0 .net *"_ivl_6", 0 0, L_0000023ff9cb5f60;  1 drivers
v0000023ff9b58a50_0 .net *"_ivl_8", 0 0, L_0000023ff9cb6430;  1 drivers
S_0000023ff9bc1050 .scope module, "sub_i_extremo" "FullSub_add" 5 169, 5 32 0, S_0000023ff9bc0d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cb70e0 .functor NOT 1, L_0000023ff9c35f10, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb5da0 .functor AND 1, L_0000023ff9cb70e0, L_0000023ff9c36870, C4<1>, C4<1>;
L_0000023ff9cb6740 .functor NOT 1, L_0000023ff9c35f10, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb7380 .functor AND 1, L_0000023ff9cb6740, L_0000023ff9c35fb0, C4<1>, C4<1>;
L_0000023ff9cb73f0 .functor OR 1, L_0000023ff9cb5da0, L_0000023ff9cb7380, C4<0>, C4<0>;
L_0000023ff9cb6510 .functor AND 1, L_0000023ff9c36870, L_0000023ff9c35fb0, C4<1>, C4<1>;
L_0000023ff9cb6580 .functor OR 1, L_0000023ff9cb73f0, L_0000023ff9cb6510, C4<0>, C4<0>;
L_0000023ff9cb6d60 .functor XOR 1, L_0000023ff9c35f10, L_0000023ff9c36870, C4<0>, C4<0>;
L_0000023ff9cb6f90 .functor XOR 1, L_0000023ff9cb6d60, L_0000023ff9c35fb0, C4<0>, C4<0>;
v0000023ff9b585f0_0 .net "Debe", 0 0, L_0000023ff9cb6580;  1 drivers
v0000023ff9b58cd0_0 .net "Din", 0 0, L_0000023ff9c35fb0;  1 drivers
v0000023ff9b58b90_0 .net "Dout", 0 0, L_0000023ff9cb6f90;  1 drivers
v0000023ff9b56890_0 .net "Ri", 0 0, L_0000023ff9c36870;  1 drivers
v0000023ff9b58690_0 .net "Si", 0 0, L_0000023ff9c35f10;  1 drivers
v0000023ff9b57150_0 .net *"_ivl_0", 0 0, L_0000023ff9cb70e0;  1 drivers
v0000023ff9b57fb0_0 .net *"_ivl_10", 0 0, L_0000023ff9cb6510;  1 drivers
v0000023ff9b589b0_0 .net *"_ivl_14", 0 0, L_0000023ff9cb6d60;  1 drivers
v0000023ff9b58c30_0 .net *"_ivl_2", 0 0, L_0000023ff9cb5da0;  1 drivers
v0000023ff9b587d0_0 .net *"_ivl_4", 0 0, L_0000023ff9cb6740;  1 drivers
v0000023ff9b57010_0 .net *"_ivl_6", 0 0, L_0000023ff9cb7380;  1 drivers
v0000023ff9b58370_0 .net *"_ivl_8", 0 0, L_0000023ff9cb73f0;  1 drivers
S_0000023ff9bc11e0 .scope generate, "genblk1[8]" "genblk1[8]" 5 167, 5 167 0, S_0000023ff9bbcea0;
 .timescale -9 -12;
P_0000023ff9aec970 .param/l "i" 0 5 167, +C4<01000>;
S_0000023ff9bc1500 .scope module, "sub_i" "FullSub_add" 5 168, 5 32 0, S_0000023ff9bc11e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cb7460 .functor NOT 1, L_0000023ff9c36050, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb65f0 .functor AND 1, L_0000023ff9cb7460, L_0000023ff9c356f0, C4<1>, C4<1>;
L_0000023ff9cb5fd0 .functor NOT 1, L_0000023ff9c36050, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb6c10 .functor AND 1, L_0000023ff9cb5fd0, L_0000023ff9c360f0, C4<1>, C4<1>;
L_0000023ff9cb66d0 .functor OR 1, L_0000023ff9cb65f0, L_0000023ff9cb6c10, C4<0>, C4<0>;
L_0000023ff9cb5be0 .functor AND 1, L_0000023ff9c356f0, L_0000023ff9c360f0, C4<1>, C4<1>;
L_0000023ff9cb58d0 .functor OR 1, L_0000023ff9cb66d0, L_0000023ff9cb5be0, C4<0>, C4<0>;
L_0000023ff9cb6900 .functor XOR 1, L_0000023ff9c36050, L_0000023ff9c356f0, C4<0>, C4<0>;
L_0000023ff9cb6c80 .functor XOR 1, L_0000023ff9cb6900, L_0000023ff9c360f0, C4<0>, C4<0>;
v0000023ff9b57830_0 .net "Debe", 0 0, L_0000023ff9cb58d0;  1 drivers
v0000023ff9b58870_0 .net "Din", 0 0, L_0000023ff9c360f0;  1 drivers
v0000023ff9b57bf0_0 .net "Dout", 0 0, L_0000023ff9cb6c80;  1 drivers
v0000023ff9b56b10_0 .net "Ri", 0 0, L_0000023ff9c356f0;  1 drivers
v0000023ff9b569d0_0 .net "Si", 0 0, L_0000023ff9c36050;  1 drivers
v0000023ff9b57f10_0 .net *"_ivl_0", 0 0, L_0000023ff9cb7460;  1 drivers
v0000023ff9b57330_0 .net *"_ivl_10", 0 0, L_0000023ff9cb5be0;  1 drivers
v0000023ff9b58190_0 .net *"_ivl_14", 0 0, L_0000023ff9cb6900;  1 drivers
v0000023ff9b58410_0 .net *"_ivl_2", 0 0, L_0000023ff9cb65f0;  1 drivers
v0000023ff9b573d0_0 .net *"_ivl_4", 0 0, L_0000023ff9cb5fd0;  1 drivers
v0000023ff9b58910_0 .net *"_ivl_6", 0 0, L_0000023ff9cb6c10;  1 drivers
v0000023ff9b57ab0_0 .net *"_ivl_8", 0 0, L_0000023ff9cb66d0;  1 drivers
S_0000023ff9bc1690 .scope module, "sub_i_extremo" "FullSub_add" 5 169, 5 32 0, S_0000023ff9bc11e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cb60b0 .functor NOT 1, L_0000023ff9c36190, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb6120 .functor AND 1, L_0000023ff9cb60b0, L_0000023ff9c36910, C4<1>, C4<1>;
L_0000023ff9cb6cf0 .functor NOT 1, L_0000023ff9c36190, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb6820 .functor AND 1, L_0000023ff9cb6cf0, L_0000023ff9c362d0, C4<1>, C4<1>;
L_0000023ff9cb59b0 .functor OR 1, L_0000023ff9cb6120, L_0000023ff9cb6820, C4<0>, C4<0>;
L_0000023ff9cb5a20 .functor AND 1, L_0000023ff9c36910, L_0000023ff9c362d0, C4<1>, C4<1>;
L_0000023ff9cb6890 .functor OR 1, L_0000023ff9cb59b0, L_0000023ff9cb5a20, C4<0>, C4<0>;
L_0000023ff9cb5a90 .functor XOR 1, L_0000023ff9c36190, L_0000023ff9c36910, C4<0>, C4<0>;
L_0000023ff9cb6970 .functor XOR 1, L_0000023ff9cb5a90, L_0000023ff9c362d0, C4<0>, C4<0>;
v0000023ff9b58e10_0 .net "Debe", 0 0, L_0000023ff9cb6890;  1 drivers
v0000023ff9b58d70_0 .net "Din", 0 0, L_0000023ff9c362d0;  1 drivers
v0000023ff9b56f70_0 .net "Dout", 0 0, L_0000023ff9cb6970;  1 drivers
v0000023ff9b58050_0 .net "Ri", 0 0, L_0000023ff9c36910;  1 drivers
v0000023ff9b580f0_0 .net "Si", 0 0, L_0000023ff9c36190;  1 drivers
v0000023ff9b56a70_0 .net *"_ivl_0", 0 0, L_0000023ff9cb60b0;  1 drivers
v0000023ff9b58550_0 .net *"_ivl_10", 0 0, L_0000023ff9cb5a20;  1 drivers
v0000023ff9b578d0_0 .net *"_ivl_14", 0 0, L_0000023ff9cb5a90;  1 drivers
v0000023ff9b57510_0 .net *"_ivl_2", 0 0, L_0000023ff9cb6120;  1 drivers
v0000023ff9b58eb0_0 .net *"_ivl_4", 0 0, L_0000023ff9cb6cf0;  1 drivers
v0000023ff9b56d90_0 .net *"_ivl_6", 0 0, L_0000023ff9cb6820;  1 drivers
v0000023ff9b58af0_0 .net *"_ivl_8", 0 0, L_0000023ff9cb59b0;  1 drivers
S_0000023ff9bc19b0 .scope generate, "genblk1[9]" "genblk1[9]" 5 167, 5 167 0, S_0000023ff9bbcea0;
 .timescale -9 -12;
P_0000023ff9aece70 .param/l "i" 0 5 167, +C4<01001>;
S_0000023ff9bc1b40 .scope module, "sub_i" "FullSub_add" 5 168, 5 32 0, S_0000023ff9bc19b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cb69e0 .functor NOT 1, L_0000023ff9c36f50, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb5c50 .functor AND 1, L_0000023ff9cb69e0, L_0000023ff9c369b0, C4<1>, C4<1>;
L_0000023ff9cb6a50 .functor NOT 1, L_0000023ff9c36f50, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb7000 .functor AND 1, L_0000023ff9cb6a50, L_0000023ff9c36a50, C4<1>, C4<1>;
L_0000023ff9cb6ac0 .functor OR 1, L_0000023ff9cb5c50, L_0000023ff9cb7000, C4<0>, C4<0>;
L_0000023ff9cb6b30 .functor AND 1, L_0000023ff9c369b0, L_0000023ff9c36a50, C4<1>, C4<1>;
L_0000023ff9cb6ba0 .functor OR 1, L_0000023ff9cb6ac0, L_0000023ff9cb6b30, C4<0>, C4<0>;
L_0000023ff9cb6dd0 .functor XOR 1, L_0000023ff9c36f50, L_0000023ff9c369b0, C4<0>, C4<0>;
L_0000023ff9cb8260 .functor XOR 1, L_0000023ff9cb6dd0, L_0000023ff9c36a50, C4<0>, C4<0>;
v0000023ff9b56bb0_0 .net "Debe", 0 0, L_0000023ff9cb6ba0;  1 drivers
v0000023ff9b57970_0 .net "Din", 0 0, L_0000023ff9c36a50;  1 drivers
v0000023ff9b58230_0 .net "Dout", 0 0, L_0000023ff9cb8260;  1 drivers
v0000023ff9b575b0_0 .net "Ri", 0 0, L_0000023ff9c369b0;  1 drivers
v0000023ff9b57b50_0 .net "Si", 0 0, L_0000023ff9c36f50;  1 drivers
v0000023ff9b57d30_0 .net *"_ivl_0", 0 0, L_0000023ff9cb69e0;  1 drivers
v0000023ff9b57e70_0 .net *"_ivl_10", 0 0, L_0000023ff9cb6b30;  1 drivers
v0000023ff9b56c50_0 .net *"_ivl_14", 0 0, L_0000023ff9cb6dd0;  1 drivers
v0000023ff9b56cf0_0 .net *"_ivl_2", 0 0, L_0000023ff9cb5c50;  1 drivers
v0000023ff9b56e30_0 .net *"_ivl_4", 0 0, L_0000023ff9cb6a50;  1 drivers
v0000023ff9b56ed0_0 .net *"_ivl_6", 0 0, L_0000023ff9cb7000;  1 drivers
v0000023ff9bc8c50_0 .net *"_ivl_8", 0 0, L_0000023ff9cb6ac0;  1 drivers
S_0000023ff9bd4a40 .scope module, "sub_i_extremo" "FullSub_add" 5 169, 5 32 0, S_0000023ff9bc19b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cb86c0 .functor NOT 1, L_0000023ff9c36ff0, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb8730 .functor AND 1, L_0000023ff9cb86c0, L_0000023ff9c34e30, C4<1>, C4<1>;
L_0000023ff9cb85e0 .functor NOT 1, L_0000023ff9c36ff0, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb8650 .functor AND 1, L_0000023ff9cb85e0, L_0000023ff9c34ed0, C4<1>, C4<1>;
L_0000023ff9cb7fc0 .functor OR 1, L_0000023ff9cb8730, L_0000023ff9cb8650, C4<0>, C4<0>;
L_0000023ff9cb8030 .functor AND 1, L_0000023ff9c34e30, L_0000023ff9c34ed0, C4<1>, C4<1>;
L_0000023ff9cb89d0 .functor OR 1, L_0000023ff9cb7fc0, L_0000023ff9cb8030, C4<0>, C4<0>;
L_0000023ff9cb77e0 .functor XOR 1, L_0000023ff9c36ff0, L_0000023ff9c34e30, C4<0>, C4<0>;
L_0000023ff9cb7b60 .functor XOR 1, L_0000023ff9cb77e0, L_0000023ff9c34ed0, C4<0>, C4<0>;
v0000023ff9bc70d0_0 .net "Debe", 0 0, L_0000023ff9cb89d0;  1 drivers
v0000023ff9bc7170_0 .net "Din", 0 0, L_0000023ff9c34ed0;  1 drivers
v0000023ff9bc6b30_0 .net "Dout", 0 0, L_0000023ff9cb7b60;  1 drivers
v0000023ff9bc69f0_0 .net "Ri", 0 0, L_0000023ff9c34e30;  1 drivers
v0000023ff9bc6bd0_0 .net "Si", 0 0, L_0000023ff9c36ff0;  1 drivers
v0000023ff9bc7530_0 .net *"_ivl_0", 0 0, L_0000023ff9cb86c0;  1 drivers
v0000023ff9bc7fd0_0 .net *"_ivl_10", 0 0, L_0000023ff9cb8030;  1 drivers
v0000023ff9bc72b0_0 .net *"_ivl_14", 0 0, L_0000023ff9cb77e0;  1 drivers
v0000023ff9bc8070_0 .net *"_ivl_2", 0 0, L_0000023ff9cb8730;  1 drivers
v0000023ff9bc7b70_0 .net *"_ivl_4", 0 0, L_0000023ff9cb85e0;  1 drivers
v0000023ff9bc7f30_0 .net *"_ivl_6", 0 0, L_0000023ff9cb8650;  1 drivers
v0000023ff9bc6d10_0 .net *"_ivl_8", 0 0, L_0000023ff9cb7fc0;  1 drivers
S_0000023ff9bd40e0 .scope module, "sub_exp" "RestaExp_sum" 5 201, 5 41 0, S_0000023ff9bbcea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "S";
    .port_info 1 /INPUT 5 "R";
    .port_info 2 /OUTPUT 5 "F";
v0000023ff9bcb4f0_0 .net "Debe", 5 0, L_0000023ff9c387b0;  1 drivers
v0000023ff9bcb630_0 .net "F", 4 0, L_0000023ff9c37630;  alias, 1 drivers
v0000023ff9bc91f0_0 .net "R", 4 0, L_0000023ff9c35290;  alias, 1 drivers
v0000023ff9bc90b0_0 .net "S", 4 0, L_0000023ff9c30dd0;  alias, 1 drivers
L_0000023ff9c40518 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023ff9bc9e70_0 .net/2u *"_ivl_39", 0 0, L_0000023ff9c40518;  1 drivers
L_0000023ff9c37270 .part L_0000023ff9c30dd0, 0, 1;
L_0000023ff9c38530 .part L_0000023ff9c35290, 0, 1;
L_0000023ff9c397f0 .part L_0000023ff9c387b0, 0, 1;
L_0000023ff9c37b30 .part L_0000023ff9c30dd0, 1, 1;
L_0000023ff9c38670 .part L_0000023ff9c35290, 1, 1;
L_0000023ff9c383f0 .part L_0000023ff9c387b0, 1, 1;
L_0000023ff9c37e50 .part L_0000023ff9c30dd0, 2, 1;
L_0000023ff9c38fd0 .part L_0000023ff9c35290, 2, 1;
L_0000023ff9c39250 .part L_0000023ff9c387b0, 2, 1;
L_0000023ff9c38e90 .part L_0000023ff9c30dd0, 3, 1;
L_0000023ff9c39570 .part L_0000023ff9c35290, 3, 1;
L_0000023ff9c39430 .part L_0000023ff9c387b0, 3, 1;
L_0000023ff9c379f0 .part L_0000023ff9c30dd0, 4, 1;
L_0000023ff9c373b0 .part L_0000023ff9c35290, 4, 1;
L_0000023ff9c38490 .part L_0000023ff9c387b0, 4, 1;
LS_0000023ff9c37630_0_0 .concat8 [ 1 1 1 1], L_0000023ff9cb7cb0, L_0000023ff9cb88f0, L_0000023ff9cb7700, L_0000023ff9cb8ea0;
LS_0000023ff9c37630_0_4 .concat8 [ 1 0 0 0], L_0000023ff9cb9c30;
L_0000023ff9c37630 .concat8 [ 4 1 0 0], LS_0000023ff9c37630_0_0, LS_0000023ff9c37630_0_4;
LS_0000023ff9c387b0_0_0 .concat8 [ 1 1 1 1], L_0000023ff9c40518, L_0000023ff9cb81f0, L_0000023ff9cb80a0, L_0000023ff9cb8ce0;
LS_0000023ff9c387b0_0_4 .concat8 [ 1 1 0 0], L_0000023ff9cb8e30, L_0000023ff9cb7930;
L_0000023ff9c387b0 .concat8 [ 4 2 0 0], LS_0000023ff9c387b0_0_0, LS_0000023ff9c387b0_0_4;
S_0000023ff9bd3f50 .scope generate, "genblk1[0]" "genblk1[0]" 5 50, 5 50 0, S_0000023ff9bd40e0;
 .timescale -9 -12;
P_0000023ff9aeceb0 .param/l "i" 0 5 50, +C4<00>;
S_0000023ff9bd5850 .scope module, "sub_i" "FullSub_add" 5 51, 5 32 0, S_0000023ff9bd3f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cb8ff0 .functor NOT 1, L_0000023ff9c37270, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb9060 .functor AND 1, L_0000023ff9cb8ff0, L_0000023ff9c38530, C4<1>, C4<1>;
L_0000023ff9cb82d0 .functor NOT 1, L_0000023ff9c37270, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb8b90 .functor AND 1, L_0000023ff9cb82d0, L_0000023ff9c397f0, C4<1>, C4<1>;
L_0000023ff9cb79a0 .functor OR 1, L_0000023ff9cb9060, L_0000023ff9cb8b90, C4<0>, C4<0>;
L_0000023ff9cb8810 .functor AND 1, L_0000023ff9c38530, L_0000023ff9c397f0, C4<1>, C4<1>;
L_0000023ff9cb81f0 .functor OR 1, L_0000023ff9cb79a0, L_0000023ff9cb8810, C4<0>, C4<0>;
L_0000023ff9cb87a0 .functor XOR 1, L_0000023ff9c37270, L_0000023ff9c38530, C4<0>, C4<0>;
L_0000023ff9cb7cb0 .functor XOR 1, L_0000023ff9cb87a0, L_0000023ff9c397f0, C4<0>, C4<0>;
v0000023ff9bc6c70_0 .net "Debe", 0 0, L_0000023ff9cb81f0;  1 drivers
v0000023ff9bc6db0_0 .net "Din", 0 0, L_0000023ff9c397f0;  1 drivers
v0000023ff9bc6950_0 .net "Dout", 0 0, L_0000023ff9cb7cb0;  1 drivers
v0000023ff9bc8e30_0 .net "Ri", 0 0, L_0000023ff9c38530;  1 drivers
v0000023ff9bc8ed0_0 .net "Si", 0 0, L_0000023ff9c37270;  1 drivers
v0000023ff9bc7670_0 .net *"_ivl_0", 0 0, L_0000023ff9cb8ff0;  1 drivers
v0000023ff9bc7850_0 .net *"_ivl_10", 0 0, L_0000023ff9cb8810;  1 drivers
v0000023ff9bc8d90_0 .net *"_ivl_14", 0 0, L_0000023ff9cb87a0;  1 drivers
v0000023ff9bc7990_0 .net *"_ivl_2", 0 0, L_0000023ff9cb9060;  1 drivers
v0000023ff9bc6770_0 .net *"_ivl_4", 0 0, L_0000023ff9cb82d0;  1 drivers
v0000023ff9bc77b0_0 .net *"_ivl_6", 0 0, L_0000023ff9cb8b90;  1 drivers
v0000023ff9bc7cb0_0 .net *"_ivl_8", 0 0, L_0000023ff9cb79a0;  1 drivers
S_0000023ff9bd5d00 .scope generate, "genblk1[1]" "genblk1[1]" 5 50, 5 50 0, S_0000023ff9bd40e0;
 .timescale -9 -12;
P_0000023ff9aecf70 .param/l "i" 0 5 50, +C4<01>;
S_0000023ff9bd4270 .scope module, "sub_i" "FullSub_add" 5 51, 5 32 0, S_0000023ff9bd5d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cb7f50 .functor NOT 1, L_0000023ff9c37b30, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb8500 .functor AND 1, L_0000023ff9cb7f50, L_0000023ff9c38670, C4<1>, C4<1>;
L_0000023ff9cb83b0 .functor NOT 1, L_0000023ff9c37b30, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb8880 .functor AND 1, L_0000023ff9cb83b0, L_0000023ff9c383f0, C4<1>, C4<1>;
L_0000023ff9cb7d20 .functor OR 1, L_0000023ff9cb8500, L_0000023ff9cb8880, C4<0>, C4<0>;
L_0000023ff9cb7d90 .functor AND 1, L_0000023ff9c38670, L_0000023ff9c383f0, C4<1>, C4<1>;
L_0000023ff9cb80a0 .functor OR 1, L_0000023ff9cb7d20, L_0000023ff9cb7d90, C4<0>, C4<0>;
L_0000023ff9cb7bd0 .functor XOR 1, L_0000023ff9c37b30, L_0000023ff9c38670, C4<0>, C4<0>;
L_0000023ff9cb88f0 .functor XOR 1, L_0000023ff9cb7bd0, L_0000023ff9c383f0, C4<0>, C4<0>;
v0000023ff9bc7df0_0 .net "Debe", 0 0, L_0000023ff9cb80a0;  1 drivers
v0000023ff9bc7350_0 .net "Din", 0 0, L_0000023ff9c383f0;  1 drivers
v0000023ff9bc8250_0 .net "Dout", 0 0, L_0000023ff9cb88f0;  1 drivers
v0000023ff9bc78f0_0 .net "Ri", 0 0, L_0000023ff9c38670;  1 drivers
v0000023ff9bc73f0_0 .net "Si", 0 0, L_0000023ff9c37b30;  1 drivers
v0000023ff9bc6810_0 .net *"_ivl_0", 0 0, L_0000023ff9cb7f50;  1 drivers
v0000023ff9bc89d0_0 .net *"_ivl_10", 0 0, L_0000023ff9cb7d90;  1 drivers
v0000023ff9bc7a30_0 .net *"_ivl_14", 0 0, L_0000023ff9cb7bd0;  1 drivers
v0000023ff9bc8610_0 .net *"_ivl_2", 0 0, L_0000023ff9cb8500;  1 drivers
v0000023ff9bc75d0_0 .net *"_ivl_4", 0 0, L_0000023ff9cb83b0;  1 drivers
v0000023ff9bc8110_0 .net *"_ivl_6", 0 0, L_0000023ff9cb8880;  1 drivers
v0000023ff9bc7490_0 .net *"_ivl_8", 0 0, L_0000023ff9cb7d20;  1 drivers
S_0000023ff9bd4ef0 .scope generate, "genblk1[2]" "genblk1[2]" 5 50, 5 50 0, S_0000023ff9bd40e0;
 .timescale -9 -12;
P_0000023ff9aecfb0 .param/l "i" 0 5 50, +C4<010>;
S_0000023ff9bd4720 .scope module, "sub_i" "FullSub_add" 5 51, 5 32 0, S_0000023ff9bd4ef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cb8110 .functor NOT 1, L_0000023ff9c37e50, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb7e70 .functor AND 1, L_0000023ff9cb8110, L_0000023ff9c38fd0, C4<1>, C4<1>;
L_0000023ff9cb8340 .functor NOT 1, L_0000023ff9c37e50, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb8c00 .functor AND 1, L_0000023ff9cb8340, L_0000023ff9c39250, C4<1>, C4<1>;
L_0000023ff9cb7540 .functor OR 1, L_0000023ff9cb7e70, L_0000023ff9cb8c00, C4<0>, C4<0>;
L_0000023ff9cb8960 .functor AND 1, L_0000023ff9c38fd0, L_0000023ff9c39250, C4<1>, C4<1>;
L_0000023ff9cb8ce0 .functor OR 1, L_0000023ff9cb7540, L_0000023ff9cb8960, C4<0>, C4<0>;
L_0000023ff9cb8d50 .functor XOR 1, L_0000023ff9c37e50, L_0000023ff9c38fd0, C4<0>, C4<0>;
L_0000023ff9cb7700 .functor XOR 1, L_0000023ff9cb8d50, L_0000023ff9c39250, C4<0>, C4<0>;
v0000023ff9bc6a90_0 .net "Debe", 0 0, L_0000023ff9cb8ce0;  1 drivers
v0000023ff9bc81b0_0 .net "Din", 0 0, L_0000023ff9c39250;  1 drivers
v0000023ff9bc7d50_0 .net "Dout", 0 0, L_0000023ff9cb7700;  1 drivers
v0000023ff9bc7e90_0 .net "Ri", 0 0, L_0000023ff9c38fd0;  1 drivers
v0000023ff9bc8b10_0 .net "Si", 0 0, L_0000023ff9c37e50;  1 drivers
v0000023ff9bc82f0_0 .net *"_ivl_0", 0 0, L_0000023ff9cb8110;  1 drivers
v0000023ff9bc6e50_0 .net *"_ivl_10", 0 0, L_0000023ff9cb8960;  1 drivers
v0000023ff9bc6ef0_0 .net *"_ivl_14", 0 0, L_0000023ff9cb8d50;  1 drivers
v0000023ff9bc6f90_0 .net *"_ivl_2", 0 0, L_0000023ff9cb7e70;  1 drivers
v0000023ff9bc7030_0 .net *"_ivl_4", 0 0, L_0000023ff9cb8340;  1 drivers
v0000023ff9bc7210_0 .net *"_ivl_6", 0 0, L_0000023ff9cb8c00;  1 drivers
v0000023ff9bc8390_0 .net *"_ivl_8", 0 0, L_0000023ff9cb7540;  1 drivers
S_0000023ff9bd59e0 .scope generate, "genblk1[3]" "genblk1[3]" 5 50, 5 50 0, S_0000023ff9bd40e0;
 .timescale -9 -12;
P_0000023ff9aee5f0 .param/l "i" 0 5 50, +C4<011>;
S_0000023ff9bd56c0 .scope module, "sub_i" "FullSub_add" 5 51, 5 32 0, S_0000023ff9bd59e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cb7a10 .functor NOT 1, L_0000023ff9c38e90, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb8420 .functor AND 1, L_0000023ff9cb7a10, L_0000023ff9c39570, C4<1>, C4<1>;
L_0000023ff9cb8570 .functor NOT 1, L_0000023ff9c38e90, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb8c70 .functor AND 1, L_0000023ff9cb8570, L_0000023ff9c39430, C4<1>, C4<1>;
L_0000023ff9cb7ee0 .functor OR 1, L_0000023ff9cb8420, L_0000023ff9cb8c70, C4<0>, C4<0>;
L_0000023ff9cb8dc0 .functor AND 1, L_0000023ff9c39570, L_0000023ff9c39430, C4<1>, C4<1>;
L_0000023ff9cb8e30 .functor OR 1, L_0000023ff9cb7ee0, L_0000023ff9cb8dc0, C4<0>, C4<0>;
L_0000023ff9cb7af0 .functor XOR 1, L_0000023ff9c38e90, L_0000023ff9c39570, C4<0>, C4<0>;
L_0000023ff9cb8ea0 .functor XOR 1, L_0000023ff9cb7af0, L_0000023ff9c39430, C4<0>, C4<0>;
v0000023ff9bc68b0_0 .net "Debe", 0 0, L_0000023ff9cb8e30;  1 drivers
v0000023ff9bc8a70_0 .net "Din", 0 0, L_0000023ff9c39430;  1 drivers
v0000023ff9bc7710_0 .net "Dout", 0 0, L_0000023ff9cb8ea0;  1 drivers
v0000023ff9bc7ad0_0 .net "Ri", 0 0, L_0000023ff9c39570;  1 drivers
v0000023ff9bc8430_0 .net "Si", 0 0, L_0000023ff9c38e90;  1 drivers
v0000023ff9bc7c10_0 .net *"_ivl_0", 0 0, L_0000023ff9cb7a10;  1 drivers
v0000023ff9bc84d0_0 .net *"_ivl_10", 0 0, L_0000023ff9cb8dc0;  1 drivers
v0000023ff9bc8570_0 .net *"_ivl_14", 0 0, L_0000023ff9cb7af0;  1 drivers
v0000023ff9bc86b0_0 .net *"_ivl_2", 0 0, L_0000023ff9cb8420;  1 drivers
v0000023ff9bc8750_0 .net *"_ivl_4", 0 0, L_0000023ff9cb8570;  1 drivers
v0000023ff9bc87f0_0 .net *"_ivl_6", 0 0, L_0000023ff9cb8c70;  1 drivers
v0000023ff9bc8890_0 .net *"_ivl_8", 0 0, L_0000023ff9cb7ee0;  1 drivers
S_0000023ff9bd4bd0 .scope generate, "genblk1[4]" "genblk1[4]" 5 50, 5 50 0, S_0000023ff9bd40e0;
 .timescale -9 -12;
P_0000023ff9aedc70 .param/l "i" 0 5 50, +C4<0100>;
S_0000023ff9bd4d60 .scope module, "sub_i" "FullSub_add" 5 51, 5 32 0, S_0000023ff9bd4bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cb8f10 .functor NOT 1, L_0000023ff9c379f0, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb8f80 .functor AND 1, L_0000023ff9cb8f10, L_0000023ff9c373b0, C4<1>, C4<1>;
L_0000023ff9cb74d0 .functor NOT 1, L_0000023ff9c379f0, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb7770 .functor AND 1, L_0000023ff9cb74d0, L_0000023ff9c38490, C4<1>, C4<1>;
L_0000023ff9cb7850 .functor OR 1, L_0000023ff9cb8f80, L_0000023ff9cb7770, C4<0>, C4<0>;
L_0000023ff9cb78c0 .functor AND 1, L_0000023ff9c373b0, L_0000023ff9c38490, C4<1>, C4<1>;
L_0000023ff9cb7930 .functor OR 1, L_0000023ff9cb7850, L_0000023ff9cb78c0, C4<0>, C4<0>;
L_0000023ff9cb7a80 .functor XOR 1, L_0000023ff9c379f0, L_0000023ff9c373b0, C4<0>, C4<0>;
L_0000023ff9cb9c30 .functor XOR 1, L_0000023ff9cb7a80, L_0000023ff9c38490, C4<0>, C4<0>;
v0000023ff9bc8bb0_0 .net "Debe", 0 0, L_0000023ff9cb7930;  1 drivers
v0000023ff9bc8930_0 .net "Din", 0 0, L_0000023ff9c38490;  1 drivers
v0000023ff9bc8cf0_0 .net "Dout", 0 0, L_0000023ff9cb9c30;  1 drivers
v0000023ff9bcad70_0 .net "Ri", 0 0, L_0000023ff9c373b0;  1 drivers
v0000023ff9bca7d0_0 .net "Si", 0 0, L_0000023ff9c379f0;  1 drivers
v0000023ff9bcb450_0 .net *"_ivl_0", 0 0, L_0000023ff9cb8f10;  1 drivers
v0000023ff9bcb1d0_0 .net *"_ivl_10", 0 0, L_0000023ff9cb78c0;  1 drivers
v0000023ff9bca870_0 .net *"_ivl_14", 0 0, L_0000023ff9cb7a80;  1 drivers
v0000023ff9bcae10_0 .net *"_ivl_2", 0 0, L_0000023ff9cb8f80;  1 drivers
v0000023ff9bc9510_0 .net *"_ivl_4", 0 0, L_0000023ff9cb74d0;  1 drivers
v0000023ff9bc9c90_0 .net *"_ivl_6", 0 0, L_0000023ff9cb7770;  1 drivers
v0000023ff9bca230_0 .net *"_ivl_8", 0 0, L_0000023ff9cb7850;  1 drivers
S_0000023ff9bd4400 .scope module, "sm" "SumMantisa" 5 266, 5 101 0, S_0000023ff98b1650;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "S";
    .port_info 1 /INPUT 10 "R";
    .port_info 2 /INPUT 1 "is_same_exp";
    .port_info 3 /INPUT 5 "ExpIn";
    .port_info 4 /OUTPUT 5 "ExpOut";
    .port_info 5 /OUTPUT 10 "F";
L_0000023ff9cb27d0 .functor AND 1, L_0000023ff9c305b0, L_0000023ff9c32630, C4<1>, C4<1>;
L_0000023ff9cb3a30 .functor OR 1, L_0000023ff9c32590, L_0000023ff9cb27d0, C4<0>, C4<0>;
v0000023ff9bd10d0_0 .net "Debe", 10 0, L_0000023ff9c32c70;  1 drivers
v0000023ff9bd0a90_0 .net "ExpAux", 4 0, L_0000023ff9c33e90;  1 drivers
v0000023ff9bd2110_0 .net "ExpIn", 4 0, L_0000023ff9c30dd0;  alias, 1 drivers
v0000023ff9bd2610_0 .net "ExpOut", 4 0, L_0000023ff9c33cb0;  alias, 1 drivers
v0000023ff9bd0b30_0 .net "F", 9 0, L_0000023ff9c335d0;  alias, 1 drivers
v0000023ff9bd2c50_0 .net "F_aux", 9 0, L_0000023ff9c32270;  1 drivers
v0000023ff9bd29d0_0 .net "R", 9 0, L_0000023ff9c30830;  alias, 1 drivers
v0000023ff9bd1fd0_0 .net "S", 9 0, L_0000023ff9c30d30;  alias, 1 drivers
L_0000023ff9c40368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023ff9bd2570_0 .net/2u *"_ivl_74", 0 0, L_0000023ff9c40368;  1 drivers
v0000023ff9bd0d10_0 .net *"_ivl_77", 0 0, L_0000023ff9c32590;  1 drivers
v0000023ff9bd1490_0 .net *"_ivl_79", 0 0, L_0000023ff9c32630;  1 drivers
v0000023ff9bd0db0_0 .net *"_ivl_80", 0 0, L_0000023ff9cb27d0;  1 drivers
v0000023ff9bd26b0_0 .net *"_ivl_86", 9 0, L_0000023ff9c326d0;  1 drivers
v0000023ff9bd1d50_0 .net *"_ivl_88", 8 0, L_0000023ff9c33a30;  1 drivers
L_0000023ff9c40440 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023ff9bd2250_0 .net *"_ivl_90", 0 0, L_0000023ff9c40440;  1 drivers
v0000023ff9bd0bd0_0 .net "is_same_exp", 0 0, L_0000023ff9c305b0;  alias, 1 drivers
v0000023ff9bd18f0_0 .net "normalize", 0 0, L_0000023ff9cb3a30;  1 drivers
L_0000023ff9c31a50 .part L_0000023ff9c30d30, 0, 1;
L_0000023ff9c31af0 .part L_0000023ff9c30830, 0, 1;
L_0000023ff9c344d0 .part L_0000023ff9c32c70, 0, 1;
L_0000023ff9c34390 .part L_0000023ff9c30d30, 1, 1;
L_0000023ff9c33d50 .part L_0000023ff9c30830, 1, 1;
L_0000023ff9c33df0 .part L_0000023ff9c32c70, 1, 1;
L_0000023ff9c32d10 .part L_0000023ff9c30d30, 2, 1;
L_0000023ff9c33c10 .part L_0000023ff9c30830, 2, 1;
L_0000023ff9c321d0 .part L_0000023ff9c32c70, 2, 1;
L_0000023ff9c32950 .part L_0000023ff9c30d30, 3, 1;
L_0000023ff9c330d0 .part L_0000023ff9c30830, 3, 1;
L_0000023ff9c33ad0 .part L_0000023ff9c32c70, 3, 1;
L_0000023ff9c32310 .part L_0000023ff9c30d30, 4, 1;
L_0000023ff9c34610 .part L_0000023ff9c30830, 4, 1;
L_0000023ff9c34570 .part L_0000023ff9c32c70, 4, 1;
L_0000023ff9c32db0 .part L_0000023ff9c30d30, 5, 1;
L_0000023ff9c32b30 .part L_0000023ff9c30830, 5, 1;
L_0000023ff9c33030 .part L_0000023ff9c32c70, 5, 1;
L_0000023ff9c329f0 .part L_0000023ff9c30d30, 6, 1;
L_0000023ff9c341b0 .part L_0000023ff9c30830, 6, 1;
L_0000023ff9c32ef0 .part L_0000023ff9c32c70, 6, 1;
L_0000023ff9c34110 .part L_0000023ff9c30d30, 7, 1;
L_0000023ff9c333f0 .part L_0000023ff9c30830, 7, 1;
L_0000023ff9c32450 .part L_0000023ff9c32c70, 7, 1;
L_0000023ff9c33210 .part L_0000023ff9c30d30, 8, 1;
L_0000023ff9c32bd0 .part L_0000023ff9c30830, 8, 1;
L_0000023ff9c324f0 .part L_0000023ff9c32c70, 8, 1;
L_0000023ff9c32a90 .part L_0000023ff9c30d30, 9, 1;
L_0000023ff9c33170 .part L_0000023ff9c30830, 9, 1;
L_0000023ff9c34430 .part L_0000023ff9c32c70, 9, 1;
LS_0000023ff9c32270_0_0 .concat8 [ 1 1 1 1], L_0000023ff9c8bb10, L_0000023ff9c8b9c0, L_0000023ff9c8bcd0, L_0000023ff9c88a80;
LS_0000023ff9c32270_0_4 .concat8 [ 1 1 1 1], L_0000023ff9c89880, L_0000023ff9c89b90, L_0000023ff9c888c0, L_0000023ff9c88380;
LS_0000023ff9c32270_0_8 .concat8 [ 1 1 0 0], L_0000023ff9c887e0, L_0000023ff9c885b0;
L_0000023ff9c32270 .concat8 [ 4 4 2 0], LS_0000023ff9c32270_0_0, LS_0000023ff9c32270_0_4, LS_0000023ff9c32270_0_8;
LS_0000023ff9c32c70_0_0 .concat8 [ 1 1 1 1], L_0000023ff9c40368, L_0000023ff9c8a610, L_0000023ff9c8b950, L_0000023ff9c8baa0;
LS_0000023ff9c32c70_0_4 .concat8 [ 1 1 1 1], L_0000023ff9c898f0, L_0000023ff9c893b0, L_0000023ff9c88850, L_0000023ff9c89ab0;
LS_0000023ff9c32c70_0_8 .concat8 [ 1 1 1 0], L_0000023ff9c88620, L_0000023ff9c89c00, L_0000023ff9c88e00;
L_0000023ff9c32c70 .concat8 [ 4 4 3 0], LS_0000023ff9c32c70_0_0, LS_0000023ff9c32c70_0_4, LS_0000023ff9c32c70_0_8;
L_0000023ff9c32590 .part L_0000023ff9c32c70, 10, 1;
L_0000023ff9c32630 .reduce/or L_0000023ff9c30dd0;
L_0000023ff9c33cb0 .functor MUXZ 5, L_0000023ff9c30dd0, L_0000023ff9c33e90, L_0000023ff9cb3a30, C4<>;
L_0000023ff9c33a30 .part L_0000023ff9c32270, 1, 9;
L_0000023ff9c326d0 .concat [ 9 1 0 0], L_0000023ff9c33a30, L_0000023ff9c40440;
L_0000023ff9c335d0 .functor MUXZ 10, L_0000023ff9c32270, L_0000023ff9c326d0, L_0000023ff9cb3a30, C4<>;
S_0000023ff9bd48b0 .scope module, "add_exp" "mas_1_bit_expo" 5 122, 5 73 0, S_0000023ff9bd4400;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "exp";
    .port_info 1 /OUTPUT 5 "F";
v0000023ff9bcdb10_0 .net "F", 4 0, L_0000023ff9c33e90;  alias, 1 drivers
v0000023ff9bcd1b0_0 .net "exp", 4 0, L_0000023ff9c30dd0;  alias, 1 drivers
S_0000023ff9bd5080 .scope module, "add_exp" "SumarExp" 5 76, 5 58 0, S_0000023ff9bd48b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "S";
    .port_info 1 /INPUT 5 "R";
    .port_info 2 /OUTPUT 5 "F";
v0000023ff9bcb770_0 .net "Debe", 5 0, L_0000023ff9c32130;  1 drivers
v0000023ff9bcdbb0_0 .net "F", 4 0, L_0000023ff9c33e90;  alias, 1 drivers
L_0000023ff9c403f8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0000023ff9bcd610_0 .net "R", 4 0, L_0000023ff9c403f8;  1 drivers
v0000023ff9bcb8b0_0 .net "S", 4 0, L_0000023ff9c30dd0;  alias, 1 drivers
L_0000023ff9c403b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023ff9bcd110_0 .net/2u *"_ivl_39", 0 0, L_0000023ff9c403b0;  1 drivers
L_0000023ff9c346b0 .part L_0000023ff9c30dd0, 0, 1;
L_0000023ff9c342f0 .part L_0000023ff9c403f8, 0, 1;
L_0000023ff9c323b0 .part L_0000023ff9c32130, 0, 1;
L_0000023ff9c34250 .part L_0000023ff9c30dd0, 1, 1;
L_0000023ff9c34750 .part L_0000023ff9c403f8, 1, 1;
L_0000023ff9c32e50 .part L_0000023ff9c32130, 1, 1;
L_0000023ff9c32f90 .part L_0000023ff9c30dd0, 2, 1;
L_0000023ff9c33fd0 .part L_0000023ff9c403f8, 2, 1;
L_0000023ff9c347f0 .part L_0000023ff9c32130, 2, 1;
L_0000023ff9c332b0 .part L_0000023ff9c30dd0, 3, 1;
L_0000023ff9c337b0 .part L_0000023ff9c403f8, 3, 1;
L_0000023ff9c33b70 .part L_0000023ff9c32130, 3, 1;
L_0000023ff9c32090 .part L_0000023ff9c30dd0, 4, 1;
L_0000023ff9c33350 .part L_0000023ff9c403f8, 4, 1;
L_0000023ff9c33490 .part L_0000023ff9c32130, 4, 1;
LS_0000023ff9c33e90_0_0 .concat8 [ 1 1 1 1], L_0000023ff9c88230, L_0000023ff9c89260, L_0000023ff9cb2300, L_0000023ff9cb2760;
LS_0000023ff9c33e90_0_4 .concat8 [ 1 0 0 0], L_0000023ff9cb26f0;
L_0000023ff9c33e90 .concat8 [ 4 1 0 0], LS_0000023ff9c33e90_0_0, LS_0000023ff9c33e90_0_4;
LS_0000023ff9c32130_0_0 .concat8 [ 1 1 1 1], L_0000023ff9c403b0, L_0000023ff9c88ee0, L_0000023ff9c88a10, L_0000023ff9cb38e0;
LS_0000023ff9c32130_0_4 .concat8 [ 1 1 0 0], L_0000023ff9cb23e0, L_0000023ff9cb36b0;
L_0000023ff9c32130 .concat8 [ 4 2 0 0], LS_0000023ff9c32130_0_0, LS_0000023ff9c32130_0_4;
S_0000023ff9bd5b70 .scope generate, "genblk1[0]" "genblk1[0]" 5 67, 5 67 0, S_0000023ff9bd5080;
 .timescale -9 -12;
P_0000023ff9aee3b0 .param/l "i" 0 5 67, +C4<00>;
S_0000023ff9bd4590 .scope module, "add_i" "FullAdder" 5 68, 5 25 0, S_0000023ff9bd5b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9c88fc0 .functor AND 1, L_0000023ff9c346b0, L_0000023ff9c342f0, C4<1>, C4<1>;
L_0000023ff9c89650 .functor AND 1, L_0000023ff9c342f0, L_0000023ff9c323b0, C4<1>, C4<1>;
L_0000023ff9c88e70 .functor OR 1, L_0000023ff9c88fc0, L_0000023ff9c89650, C4<0>, C4<0>;
L_0000023ff9c881c0 .functor AND 1, L_0000023ff9c346b0, L_0000023ff9c323b0, C4<1>, C4<1>;
L_0000023ff9c88ee0 .functor OR 1, L_0000023ff9c88e70, L_0000023ff9c881c0, C4<0>, C4<0>;
L_0000023ff9c89030 .functor XOR 1, L_0000023ff9c346b0, L_0000023ff9c342f0, C4<0>, C4<0>;
L_0000023ff9c88230 .functor XOR 1, L_0000023ff9c89030, L_0000023ff9c323b0, C4<0>, C4<0>;
v0000023ff9bca550_0 .net "Debe", 0 0, L_0000023ff9c88ee0;  1 drivers
v0000023ff9bc9ab0_0 .net "Din", 0 0, L_0000023ff9c323b0;  1 drivers
v0000023ff9bc9b50_0 .net "Dout", 0 0, L_0000023ff9c88230;  1 drivers
v0000023ff9bc9010_0 .net "Ri", 0 0, L_0000023ff9c342f0;  1 drivers
v0000023ff9bc9330_0 .net "Si", 0 0, L_0000023ff9c346b0;  1 drivers
v0000023ff9bc9f10_0 .net *"_ivl_0", 0 0, L_0000023ff9c88fc0;  1 drivers
v0000023ff9bcacd0_0 .net *"_ivl_10", 0 0, L_0000023ff9c89030;  1 drivers
v0000023ff9bca050_0 .net *"_ivl_2", 0 0, L_0000023ff9c89650;  1 drivers
v0000023ff9bcaff0_0 .net *"_ivl_4", 0 0, L_0000023ff9c88e70;  1 drivers
v0000023ff9bca5f0_0 .net *"_ivl_6", 0 0, L_0000023ff9c881c0;  1 drivers
S_0000023ff9bd5210 .scope generate, "genblk1[1]" "genblk1[1]" 5 67, 5 67 0, S_0000023ff9bd5080;
 .timescale -9 -12;
P_0000023ff9aee670 .param/l "i" 0 5 67, +C4<01>;
S_0000023ff9bd53a0 .scope module, "add_i" "FullAdder" 5 68, 5 25 0, S_0000023ff9bd5210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9c889a0 .functor AND 1, L_0000023ff9c34250, L_0000023ff9c34750, C4<1>, C4<1>;
L_0000023ff9c89180 .functor AND 1, L_0000023ff9c34750, L_0000023ff9c32e50, C4<1>, C4<1>;
L_0000023ff9c896c0 .functor OR 1, L_0000023ff9c889a0, L_0000023ff9c89180, C4<0>, C4<0>;
L_0000023ff9c897a0 .functor AND 1, L_0000023ff9c34250, L_0000023ff9c32e50, C4<1>, C4<1>;
L_0000023ff9c88a10 .functor OR 1, L_0000023ff9c896c0, L_0000023ff9c897a0, C4<0>, C4<0>;
L_0000023ff9c891f0 .functor XOR 1, L_0000023ff9c34250, L_0000023ff9c34750, C4<0>, C4<0>;
L_0000023ff9c89260 .functor XOR 1, L_0000023ff9c891f0, L_0000023ff9c32e50, C4<0>, C4<0>;
v0000023ff9bca0f0_0 .net "Debe", 0 0, L_0000023ff9c88a10;  1 drivers
v0000023ff9bcb090_0 .net "Din", 0 0, L_0000023ff9c32e50;  1 drivers
v0000023ff9bca690_0 .net "Dout", 0 0, L_0000023ff9c89260;  1 drivers
v0000023ff9bcb130_0 .net "Ri", 0 0, L_0000023ff9c34750;  1 drivers
v0000023ff9bca730_0 .net "Si", 0 0, L_0000023ff9c34250;  1 drivers
v0000023ff9bcb310_0 .net *"_ivl_0", 0 0, L_0000023ff9c889a0;  1 drivers
v0000023ff9bcb3b0_0 .net *"_ivl_10", 0 0, L_0000023ff9c891f0;  1 drivers
v0000023ff9bcc490_0 .net *"_ivl_2", 0 0, L_0000023ff9c89180;  1 drivers
v0000023ff9bcc0d0_0 .net *"_ivl_4", 0 0, L_0000023ff9c896c0;  1 drivers
v0000023ff9bcd9d0_0 .net *"_ivl_6", 0 0, L_0000023ff9c897a0;  1 drivers
S_0000023ff9bd5530 .scope generate, "genblk1[2]" "genblk1[2]" 5 67, 5 67 0, S_0000023ff9bd5080;
 .timescale -9 -12;
P_0000023ff9aee7b0 .param/l "i" 0 5 67, +C4<010>;
S_0000023ff9bd73b0 .scope module, "add_i" "FullAdder" 5 68, 5 25 0, S_0000023ff9bd5530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9c892d0 .functor AND 1, L_0000023ff9c32f90, L_0000023ff9c33fd0, C4<1>, C4<1>;
L_0000023ff9c89810 .functor AND 1, L_0000023ff9c33fd0, L_0000023ff9c347f0, C4<1>, C4<1>;
L_0000023ff9cb2140 .functor OR 1, L_0000023ff9c892d0, L_0000023ff9c89810, C4<0>, C4<0>;
L_0000023ff9cb33a0 .functor AND 1, L_0000023ff9c32f90, L_0000023ff9c347f0, C4<1>, C4<1>;
L_0000023ff9cb38e0 .functor OR 1, L_0000023ff9cb2140, L_0000023ff9cb33a0, C4<0>, C4<0>;
L_0000023ff9cb3950 .functor XOR 1, L_0000023ff9c32f90, L_0000023ff9c33fd0, C4<0>, C4<0>;
L_0000023ff9cb2300 .functor XOR 1, L_0000023ff9cb3950, L_0000023ff9c347f0, C4<0>, C4<0>;
v0000023ff9bccb70_0 .net "Debe", 0 0, L_0000023ff9cb38e0;  1 drivers
v0000023ff9bccf30_0 .net "Din", 0 0, L_0000023ff9c347f0;  1 drivers
v0000023ff9bcbd10_0 .net "Dout", 0 0, L_0000023ff9cb2300;  1 drivers
v0000023ff9bccc10_0 .net "Ri", 0 0, L_0000023ff9c33fd0;  1 drivers
v0000023ff9bcd430_0 .net "Si", 0 0, L_0000023ff9c32f90;  1 drivers
v0000023ff9bcd250_0 .net *"_ivl_0", 0 0, L_0000023ff9c892d0;  1 drivers
v0000023ff9bcc7b0_0 .net *"_ivl_10", 0 0, L_0000023ff9cb3950;  1 drivers
v0000023ff9bccfd0_0 .net *"_ivl_2", 0 0, L_0000023ff9c89810;  1 drivers
v0000023ff9bcc170_0 .net *"_ivl_4", 0 0, L_0000023ff9cb2140;  1 drivers
v0000023ff9bcd390_0 .net *"_ivl_6", 0 0, L_0000023ff9cb33a0;  1 drivers
S_0000023ff9bd6be0 .scope generate, "genblk1[3]" "genblk1[3]" 5 67, 5 67 0, S_0000023ff9bd5080;
 .timescale -9 -12;
P_0000023ff9aedcf0 .param/l "i" 0 5 67, +C4<011>;
S_0000023ff9bd76d0 .scope module, "add_i" "FullAdder" 5 68, 5 25 0, S_0000023ff9bd6be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cb25a0 .functor AND 1, L_0000023ff9c332b0, L_0000023ff9c337b0, C4<1>, C4<1>;
L_0000023ff9cb3410 .functor AND 1, L_0000023ff9c337b0, L_0000023ff9c33b70, C4<1>, C4<1>;
L_0000023ff9cb2df0 .functor OR 1, L_0000023ff9cb25a0, L_0000023ff9cb3410, C4<0>, C4<0>;
L_0000023ff9cb3480 .functor AND 1, L_0000023ff9c332b0, L_0000023ff9c33b70, C4<1>, C4<1>;
L_0000023ff9cb23e0 .functor OR 1, L_0000023ff9cb2df0, L_0000023ff9cb3480, C4<0>, C4<0>;
L_0000023ff9cb2f40 .functor XOR 1, L_0000023ff9c332b0, L_0000023ff9c337b0, C4<0>, C4<0>;
L_0000023ff9cb2760 .functor XOR 1, L_0000023ff9cb2f40, L_0000023ff9c33b70, C4<0>, C4<0>;
v0000023ff9bcdc50_0 .net "Debe", 0 0, L_0000023ff9cb23e0;  1 drivers
v0000023ff9bcc8f0_0 .net "Din", 0 0, L_0000023ff9c33b70;  1 drivers
v0000023ff9bcded0_0 .net "Dout", 0 0, L_0000023ff9cb2760;  1 drivers
v0000023ff9bcd7f0_0 .net "Ri", 0 0, L_0000023ff9c337b0;  1 drivers
v0000023ff9bcc850_0 .net "Si", 0 0, L_0000023ff9c332b0;  1 drivers
v0000023ff9bcbdb0_0 .net *"_ivl_0", 0 0, L_0000023ff9cb25a0;  1 drivers
v0000023ff9bcc530_0 .net *"_ivl_10", 0 0, L_0000023ff9cb2f40;  1 drivers
v0000023ff9bcc210_0 .net *"_ivl_2", 0 0, L_0000023ff9cb3410;  1 drivers
v0000023ff9bcd2f0_0 .net *"_ivl_4", 0 0, L_0000023ff9cb2df0;  1 drivers
v0000023ff9bcc5d0_0 .net *"_ivl_6", 0 0, L_0000023ff9cb3480;  1 drivers
S_0000023ff9bd7d10 .scope generate, "genblk1[4]" "genblk1[4]" 5 67, 5 67 0, S_0000023ff9bd5080;
 .timescale -9 -12;
P_0000023ff9aed930 .param/l "i" 0 5 67, +C4<0100>;
S_0000023ff9bd6a50 .scope module, "add_i" "FullAdder" 5 68, 5 25 0, S_0000023ff9bd7d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cb2610 .functor AND 1, L_0000023ff9c32090, L_0000023ff9c33350, C4<1>, C4<1>;
L_0000023ff9cb3640 .functor AND 1, L_0000023ff9c33350, L_0000023ff9c33490, C4<1>, C4<1>;
L_0000023ff9cb2920 .functor OR 1, L_0000023ff9cb2610, L_0000023ff9cb3640, C4<0>, C4<0>;
L_0000023ff9cb3250 .functor AND 1, L_0000023ff9c32090, L_0000023ff9c33490, C4<1>, C4<1>;
L_0000023ff9cb36b0 .functor OR 1, L_0000023ff9cb2920, L_0000023ff9cb3250, C4<0>, C4<0>;
L_0000023ff9cb32c0 .functor XOR 1, L_0000023ff9c32090, L_0000023ff9c33350, C4<0>, C4<0>;
L_0000023ff9cb26f0 .functor XOR 1, L_0000023ff9cb32c0, L_0000023ff9c33490, C4<0>, C4<0>;
v0000023ff9bcd4d0_0 .net "Debe", 0 0, L_0000023ff9cb36b0;  1 drivers
v0000023ff9bcbe50_0 .net "Din", 0 0, L_0000023ff9c33490;  1 drivers
v0000023ff9bcccb0_0 .net "Dout", 0 0, L_0000023ff9cb26f0;  1 drivers
v0000023ff9bcd6b0_0 .net "Ri", 0 0, L_0000023ff9c33350;  1 drivers
v0000023ff9bcd070_0 .net "Si", 0 0, L_0000023ff9c32090;  1 drivers
v0000023ff9bccd50_0 .net *"_ivl_0", 0 0, L_0000023ff9cb2610;  1 drivers
v0000023ff9bccdf0_0 .net *"_ivl_10", 0 0, L_0000023ff9cb32c0;  1 drivers
v0000023ff9bcd570_0 .net *"_ivl_2", 0 0, L_0000023ff9cb3640;  1 drivers
v0000023ff9bcc3f0_0 .net *"_ivl_4", 0 0, L_0000023ff9cb2920;  1 drivers
v0000023ff9bcda70_0 .net *"_ivl_6", 0 0, L_0000023ff9cb3250;  1 drivers
S_0000023ff9bd6410 .scope generate, "genblk1[0]" "genblk1[0]" 5 117, 5 117 0, S_0000023ff9bd4400;
 .timescale -9 -12;
P_0000023ff9aef4b0 .param/l "i" 0 5 117, +C4<00>;
S_0000023ff9bd6f00 .scope module, "add_i" "FullAdder" 5 118, 5 25 0, S_0000023ff9bd6410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9c89ff0 .functor AND 1, L_0000023ff9c31a50, L_0000023ff9c31af0, C4<1>, C4<1>;
L_0000023ff9c8a220 .functor AND 1, L_0000023ff9c31af0, L_0000023ff9c344d0, C4<1>, C4<1>;
L_0000023ff9c8ad10 .functor OR 1, L_0000023ff9c89ff0, L_0000023ff9c8a220, C4<0>, C4<0>;
L_0000023ff9c8ad80 .functor AND 1, L_0000023ff9c31a50, L_0000023ff9c344d0, C4<1>, C4<1>;
L_0000023ff9c8a610 .functor OR 1, L_0000023ff9c8ad10, L_0000023ff9c8ad80, C4<0>, C4<0>;
L_0000023ff9c8adf0 .functor XOR 1, L_0000023ff9c31a50, L_0000023ff9c31af0, C4<0>, C4<0>;
L_0000023ff9c8bb10 .functor XOR 1, L_0000023ff9c8adf0, L_0000023ff9c344d0, C4<0>, C4<0>;
v0000023ff9bcb810_0 .net "Debe", 0 0, L_0000023ff9c8a610;  1 drivers
v0000023ff9bcce90_0 .net "Din", 0 0, L_0000023ff9c344d0;  1 drivers
v0000023ff9bcc030_0 .net "Dout", 0 0, L_0000023ff9c8bb10;  1 drivers
v0000023ff9bcca30_0 .net "Ri", 0 0, L_0000023ff9c31af0;  1 drivers
v0000023ff9bcdd90_0 .net "Si", 0 0, L_0000023ff9c31a50;  1 drivers
v0000023ff9bcc710_0 .net *"_ivl_0", 0 0, L_0000023ff9c89ff0;  1 drivers
v0000023ff9bcc2b0_0 .net *"_ivl_10", 0 0, L_0000023ff9c8adf0;  1 drivers
v0000023ff9bcd750_0 .net *"_ivl_2", 0 0, L_0000023ff9c8a220;  1 drivers
v0000023ff9bcc990_0 .net *"_ivl_4", 0 0, L_0000023ff9c8ad10;  1 drivers
v0000023ff9bcc670_0 .net *"_ivl_6", 0 0, L_0000023ff9c8ad80;  1 drivers
S_0000023ff9bd7860 .scope generate, "genblk1[1]" "genblk1[1]" 5 117, 5 117 0, S_0000023ff9bd4400;
 .timescale -9 -12;
P_0000023ff9aeeb30 .param/l "i" 0 5 117, +C4<01>;
S_0000023ff9bd79f0 .scope module, "add_i" "FullAdder" 5 118, 5 25 0, S_0000023ff9bd7860;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9c8bf00 .functor AND 1, L_0000023ff9c34390, L_0000023ff9c33d50, C4<1>, C4<1>;
L_0000023ff9c8bd40 .functor AND 1, L_0000023ff9c33d50, L_0000023ff9c33df0, C4<1>, C4<1>;
L_0000023ff9c8b8e0 .functor OR 1, L_0000023ff9c8bf00, L_0000023ff9c8bd40, C4<0>, C4<0>;
L_0000023ff9c8bf70 .functor AND 1, L_0000023ff9c34390, L_0000023ff9c33df0, C4<1>, C4<1>;
L_0000023ff9c8b950 .functor OR 1, L_0000023ff9c8b8e0, L_0000023ff9c8bf70, C4<0>, C4<0>;
L_0000023ff9c8b870 .functor XOR 1, L_0000023ff9c34390, L_0000023ff9c33d50, C4<0>, C4<0>;
L_0000023ff9c8b9c0 .functor XOR 1, L_0000023ff9c8b870, L_0000023ff9c33df0, C4<0>, C4<0>;
v0000023ff9bcdcf0_0 .net "Debe", 0 0, L_0000023ff9c8b950;  1 drivers
v0000023ff9bcde30_0 .net "Din", 0 0, L_0000023ff9c33df0;  1 drivers
v0000023ff9bcd890_0 .net "Dout", 0 0, L_0000023ff9c8b9c0;  1 drivers
v0000023ff9bcd930_0 .net "Ri", 0 0, L_0000023ff9c33d50;  1 drivers
v0000023ff9bcc350_0 .net "Si", 0 0, L_0000023ff9c34390;  1 drivers
v0000023ff9bcb950_0 .net *"_ivl_0", 0 0, L_0000023ff9c8bf00;  1 drivers
v0000023ff9bcb9f0_0 .net *"_ivl_10", 0 0, L_0000023ff9c8b870;  1 drivers
v0000023ff9bcbef0_0 .net *"_ivl_2", 0 0, L_0000023ff9c8bd40;  1 drivers
v0000023ff9bcba90_0 .net *"_ivl_4", 0 0, L_0000023ff9c8b8e0;  1 drivers
v0000023ff9bcbb30_0 .net *"_ivl_6", 0 0, L_0000023ff9c8bf70;  1 drivers
S_0000023ff9bd7540 .scope generate, "genblk1[2]" "genblk1[2]" 5 117, 5 117 0, S_0000023ff9bd4400;
 .timescale -9 -12;
P_0000023ff9aeee30 .param/l "i" 0 5 117, +C4<010>;
S_0000023ff9bd7b80 .scope module, "add_i" "FullAdder" 5 118, 5 25 0, S_0000023ff9bd7540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9c8ba30 .functor AND 1, L_0000023ff9c32d10, L_0000023ff9c33c10, C4<1>, C4<1>;
L_0000023ff9c8bc60 .functor AND 1, L_0000023ff9c33c10, L_0000023ff9c321d0, C4<1>, C4<1>;
L_0000023ff9c8bdb0 .functor OR 1, L_0000023ff9c8ba30, L_0000023ff9c8bc60, C4<0>, C4<0>;
L_0000023ff9c8bb80 .functor AND 1, L_0000023ff9c32d10, L_0000023ff9c321d0, C4<1>, C4<1>;
L_0000023ff9c8baa0 .functor OR 1, L_0000023ff9c8bdb0, L_0000023ff9c8bb80, C4<0>, C4<0>;
L_0000023ff9c8bbf0 .functor XOR 1, L_0000023ff9c32d10, L_0000023ff9c33c10, C4<0>, C4<0>;
L_0000023ff9c8bcd0 .functor XOR 1, L_0000023ff9c8bbf0, L_0000023ff9c321d0, C4<0>, C4<0>;
v0000023ff9bccad0_0 .net "Debe", 0 0, L_0000023ff9c8baa0;  1 drivers
v0000023ff9bcbf90_0 .net "Din", 0 0, L_0000023ff9c321d0;  1 drivers
v0000023ff9bcbbd0_0 .net "Dout", 0 0, L_0000023ff9c8bcd0;  1 drivers
v0000023ff9bcbc70_0 .net "Ri", 0 0, L_0000023ff9c33c10;  1 drivers
v0000023ff9bcf690_0 .net "Si", 0 0, L_0000023ff9c32d10;  1 drivers
v0000023ff9bcf370_0 .net *"_ivl_0", 0 0, L_0000023ff9c8ba30;  1 drivers
v0000023ff9bd0630_0 .net *"_ivl_10", 0 0, L_0000023ff9c8bbf0;  1 drivers
v0000023ff9bcf4b0_0 .net *"_ivl_2", 0 0, L_0000023ff9c8bc60;  1 drivers
v0000023ff9bcf9b0_0 .net *"_ivl_4", 0 0, L_0000023ff9c8bdb0;  1 drivers
v0000023ff9bd0310_0 .net *"_ivl_6", 0 0, L_0000023ff9c8bb80;  1 drivers
S_0000023ff9bd65a0 .scope generate, "genblk1[3]" "genblk1[3]" 5 117, 5 117 0, S_0000023ff9bd4400;
 .timescale -9 -12;
P_0000023ff9aef070 .param/l "i" 0 5 117, +C4<011>;
S_0000023ff9bd6d70 .scope module, "add_i" "FullAdder" 5 118, 5 25 0, S_0000023ff9bd65a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9c8be90 .functor AND 1, L_0000023ff9c32950, L_0000023ff9c330d0, C4<1>, C4<1>;
L_0000023ff9c8be20 .functor AND 1, L_0000023ff9c330d0, L_0000023ff9c33ad0, C4<1>, C4<1>;
L_0000023ff9c884d0 .functor OR 1, L_0000023ff9c8be90, L_0000023ff9c8be20, C4<0>, C4<0>;
L_0000023ff9c89a40 .functor AND 1, L_0000023ff9c32950, L_0000023ff9c33ad0, C4<1>, C4<1>;
L_0000023ff9c898f0 .functor OR 1, L_0000023ff9c884d0, L_0000023ff9c89a40, C4<0>, C4<0>;
L_0000023ff9c88c40 .functor XOR 1, L_0000023ff9c32950, L_0000023ff9c330d0, C4<0>, C4<0>;
L_0000023ff9c88a80 .functor XOR 1, L_0000023ff9c88c40, L_0000023ff9c33ad0, C4<0>, C4<0>;
v0000023ff9bd0590_0 .net "Debe", 0 0, L_0000023ff9c898f0;  1 drivers
v0000023ff9bcf870_0 .net "Din", 0 0, L_0000023ff9c33ad0;  1 drivers
v0000023ff9bce1f0_0 .net "Dout", 0 0, L_0000023ff9c88a80;  1 drivers
v0000023ff9bcef10_0 .net "Ri", 0 0, L_0000023ff9c330d0;  1 drivers
v0000023ff9bcf2d0_0 .net "Si", 0 0, L_0000023ff9c32950;  1 drivers
v0000023ff9bcedd0_0 .net *"_ivl_0", 0 0, L_0000023ff9c8be90;  1 drivers
v0000023ff9bcf410_0 .net *"_ivl_10", 0 0, L_0000023ff9c88c40;  1 drivers
v0000023ff9bce790_0 .net *"_ivl_2", 0 0, L_0000023ff9c8be20;  1 drivers
v0000023ff9bce8d0_0 .net *"_ivl_4", 0 0, L_0000023ff9c884d0;  1 drivers
v0000023ff9bce3d0_0 .net *"_ivl_6", 0 0, L_0000023ff9c89a40;  1 drivers
S_0000023ff9bd5f60 .scope generate, "genblk1[4]" "genblk1[4]" 5 117, 5 117 0, S_0000023ff9bd4400;
 .timescale -9 -12;
P_0000023ff9aeebf0 .param/l "i" 0 5 117, +C4<0100>;
S_0000023ff9bd60f0 .scope module, "add_i" "FullAdder" 5 118, 5 25 0, S_0000023ff9bd5f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9c882a0 .functor AND 1, L_0000023ff9c32310, L_0000023ff9c34610, C4<1>, C4<1>;
L_0000023ff9c89570 .functor AND 1, L_0000023ff9c34610, L_0000023ff9c34570, C4<1>, C4<1>;
L_0000023ff9c89730 .functor OR 1, L_0000023ff9c882a0, L_0000023ff9c89570, C4<0>, C4<0>;
L_0000023ff9c88b60 .functor AND 1, L_0000023ff9c32310, L_0000023ff9c34570, C4<1>, C4<1>;
L_0000023ff9c893b0 .functor OR 1, L_0000023ff9c89730, L_0000023ff9c88b60, C4<0>, C4<0>;
L_0000023ff9c88700 .functor XOR 1, L_0000023ff9c32310, L_0000023ff9c34610, C4<0>, C4<0>;
L_0000023ff9c89880 .functor XOR 1, L_0000023ff9c88700, L_0000023ff9c34570, C4<0>, C4<0>;
v0000023ff9bd03b0_0 .net "Debe", 0 0, L_0000023ff9c893b0;  1 drivers
v0000023ff9bcebf0_0 .net "Din", 0 0, L_0000023ff9c34570;  1 drivers
v0000023ff9bcfaf0_0 .net "Dout", 0 0, L_0000023ff9c89880;  1 drivers
v0000023ff9bcf5f0_0 .net "Ri", 0 0, L_0000023ff9c34610;  1 drivers
v0000023ff9bcfd70_0 .net "Si", 0 0, L_0000023ff9c32310;  1 drivers
v0000023ff9bce470_0 .net *"_ivl_0", 0 0, L_0000023ff9c882a0;  1 drivers
v0000023ff9bd06d0_0 .net *"_ivl_10", 0 0, L_0000023ff9c88700;  1 drivers
v0000023ff9bce510_0 .net *"_ivl_2", 0 0, L_0000023ff9c89570;  1 drivers
v0000023ff9bcfe10_0 .net *"_ivl_4", 0 0, L_0000023ff9c89730;  1 drivers
v0000023ff9bce5b0_0 .net *"_ivl_6", 0 0, L_0000023ff9c88b60;  1 drivers
S_0000023ff9bd6280 .scope generate, "genblk1[5]" "genblk1[5]" 5 117, 5 117 0, S_0000023ff9bd4400;
 .timescale -9 -12;
P_0000023ff9aeff70 .param/l "i" 0 5 117, +C4<0101>;
S_0000023ff9bd68c0 .scope module, "add_i" "FullAdder" 5 118, 5 25 0, S_0000023ff9bd6280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9c890a0 .functor AND 1, L_0000023ff9c32db0, L_0000023ff9c32b30, C4<1>, C4<1>;
L_0000023ff9c88310 .functor AND 1, L_0000023ff9c32b30, L_0000023ff9c33030, C4<1>, C4<1>;
L_0000023ff9c89110 .functor OR 1, L_0000023ff9c890a0, L_0000023ff9c88310, C4<0>, C4<0>;
L_0000023ff9c88af0 .functor AND 1, L_0000023ff9c32db0, L_0000023ff9c33030, C4<1>, C4<1>;
L_0000023ff9c88850 .functor OR 1, L_0000023ff9c89110, L_0000023ff9c88af0, C4<0>, C4<0>;
L_0000023ff9c88bd0 .functor XOR 1, L_0000023ff9c32db0, L_0000023ff9c32b30, C4<0>, C4<0>;
L_0000023ff9c89b90 .functor XOR 1, L_0000023ff9c88bd0, L_0000023ff9c33030, C4<0>, C4<0>;
v0000023ff9bcf190_0 .net "Debe", 0 0, L_0000023ff9c88850;  1 drivers
v0000023ff9bce830_0 .net "Din", 0 0, L_0000023ff9c33030;  1 drivers
v0000023ff9bcfcd0_0 .net "Dout", 0 0, L_0000023ff9c89b90;  1 drivers
v0000023ff9bcfb90_0 .net "Ri", 0 0, L_0000023ff9c32b30;  1 drivers
v0000023ff9bcfa50_0 .net "Si", 0 0, L_0000023ff9c32db0;  1 drivers
v0000023ff9bcf550_0 .net *"_ivl_0", 0 0, L_0000023ff9c890a0;  1 drivers
v0000023ff9bd0450_0 .net *"_ivl_10", 0 0, L_0000023ff9c88bd0;  1 drivers
v0000023ff9bcf730_0 .net *"_ivl_2", 0 0, L_0000023ff9c88310;  1 drivers
v0000023ff9bce650_0 .net *"_ivl_4", 0 0, L_0000023ff9c89110;  1 drivers
v0000023ff9bd04f0_0 .net *"_ivl_6", 0 0, L_0000023ff9c88af0;  1 drivers
S_0000023ff9bd6730 .scope generate, "genblk1[6]" "genblk1[6]" 5 117, 5 117 0, S_0000023ff9bd4400;
 .timescale -9 -12;
P_0000023ff9af0630 .param/l "i" 0 5 117, +C4<0110>;
S_0000023ff9bd7090 .scope module, "add_i" "FullAdder" 5 118, 5 25 0, S_0000023ff9bd6730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9c88d90 .functor AND 1, L_0000023ff9c329f0, L_0000023ff9c341b0, C4<1>, C4<1>;
L_0000023ff9c88770 .functor AND 1, L_0000023ff9c341b0, L_0000023ff9c32ef0, C4<1>, C4<1>;
L_0000023ff9c88690 .functor OR 1, L_0000023ff9c88d90, L_0000023ff9c88770, C4<0>, C4<0>;
L_0000023ff9c89340 .functor AND 1, L_0000023ff9c329f0, L_0000023ff9c32ef0, C4<1>, C4<1>;
L_0000023ff9c89ab0 .functor OR 1, L_0000023ff9c88690, L_0000023ff9c89340, C4<0>, C4<0>;
L_0000023ff9c880e0 .functor XOR 1, L_0000023ff9c329f0, L_0000023ff9c341b0, C4<0>, C4<0>;
L_0000023ff9c888c0 .functor XOR 1, L_0000023ff9c880e0, L_0000023ff9c32ef0, C4<0>, C4<0>;
v0000023ff9bce970_0 .net "Debe", 0 0, L_0000023ff9c89ab0;  1 drivers
v0000023ff9bce330_0 .net "Din", 0 0, L_0000023ff9c32ef0;  1 drivers
v0000023ff9bce290_0 .net "Dout", 0 0, L_0000023ff9c888c0;  1 drivers
v0000023ff9bcee70_0 .net "Ri", 0 0, L_0000023ff9c341b0;  1 drivers
v0000023ff9bced30_0 .net "Si", 0 0, L_0000023ff9c329f0;  1 drivers
v0000023ff9bcf7d0_0 .net *"_ivl_0", 0 0, L_0000023ff9c88d90;  1 drivers
v0000023ff9bd01d0_0 .net *"_ivl_10", 0 0, L_0000023ff9c880e0;  1 drivers
v0000023ff9bce6f0_0 .net *"_ivl_2", 0 0, L_0000023ff9c88770;  1 drivers
v0000023ff9bcea10_0 .net *"_ivl_4", 0 0, L_0000023ff9c88690;  1 drivers
v0000023ff9bcf910_0 .net *"_ivl_6", 0 0, L_0000023ff9c89340;  1 drivers
S_0000023ff9bd7220 .scope generate, "genblk1[7]" "genblk1[7]" 5 117, 5 117 0, S_0000023ff9bd4400;
 .timescale -9 -12;
P_0000023ff9af05b0 .param/l "i" 0 5 117, +C4<0111>;
S_0000023ff9bd8a60 .scope module, "add_i" "FullAdder" 5 118, 5 25 0, S_0000023ff9bd7220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9c89b20 .functor AND 1, L_0000023ff9c34110, L_0000023ff9c333f0, C4<1>, C4<1>;
L_0000023ff9c89960 .functor AND 1, L_0000023ff9c333f0, L_0000023ff9c32450, C4<1>, C4<1>;
L_0000023ff9c89490 .functor OR 1, L_0000023ff9c89b20, L_0000023ff9c89960, C4<0>, C4<0>;
L_0000023ff9c88cb0 .functor AND 1, L_0000023ff9c34110, L_0000023ff9c32450, C4<1>, C4<1>;
L_0000023ff9c88620 .functor OR 1, L_0000023ff9c89490, L_0000023ff9c88cb0, C4<0>, C4<0>;
L_0000023ff9c895e0 .functor XOR 1, L_0000023ff9c34110, L_0000023ff9c333f0, C4<0>, C4<0>;
L_0000023ff9c88380 .functor XOR 1, L_0000023ff9c895e0, L_0000023ff9c32450, C4<0>, C4<0>;
v0000023ff9bcdf70_0 .net "Debe", 0 0, L_0000023ff9c88620;  1 drivers
v0000023ff9bcfc30_0 .net "Din", 0 0, L_0000023ff9c32450;  1 drivers
v0000023ff9bceab0_0 .net "Dout", 0 0, L_0000023ff9c88380;  1 drivers
v0000023ff9bceb50_0 .net "Ri", 0 0, L_0000023ff9c333f0;  1 drivers
v0000023ff9bcfeb0_0 .net "Si", 0 0, L_0000023ff9c34110;  1 drivers
v0000023ff9bcec90_0 .net *"_ivl_0", 0 0, L_0000023ff9c89b20;  1 drivers
v0000023ff9bcf050_0 .net *"_ivl_10", 0 0, L_0000023ff9c895e0;  1 drivers
v0000023ff9bcff50_0 .net *"_ivl_2", 0 0, L_0000023ff9c89960;  1 drivers
v0000023ff9bcefb0_0 .net *"_ivl_4", 0 0, L_0000023ff9c89490;  1 drivers
v0000023ff9bcfff0_0 .net *"_ivl_6", 0 0, L_0000023ff9c88cb0;  1 drivers
S_0000023ff9bd8d80 .scope generate, "genblk1[8]" "genblk1[8]" 5 117, 5 117 0, S_0000023ff9bd4400;
 .timescale -9 -12;
P_0000023ff9af0770 .param/l "i" 0 5 117, +C4<01000>;
S_0000023ff9bd88d0 .scope module, "add_i" "FullAdder" 5 118, 5 25 0, S_0000023ff9bd8d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9c88f50 .functor AND 1, L_0000023ff9c33210, L_0000023ff9c32bd0, C4<1>, C4<1>;
L_0000023ff9c899d0 .functor AND 1, L_0000023ff9c32bd0, L_0000023ff9c324f0, C4<1>, C4<1>;
L_0000023ff9c89420 .functor OR 1, L_0000023ff9c88f50, L_0000023ff9c899d0, C4<0>, C4<0>;
L_0000023ff9c883f0 .functor AND 1, L_0000023ff9c33210, L_0000023ff9c324f0, C4<1>, C4<1>;
L_0000023ff9c89c00 .functor OR 1, L_0000023ff9c89420, L_0000023ff9c883f0, C4<0>, C4<0>;
L_0000023ff9c88540 .functor XOR 1, L_0000023ff9c33210, L_0000023ff9c32bd0, C4<0>, C4<0>;
L_0000023ff9c887e0 .functor XOR 1, L_0000023ff9c88540, L_0000023ff9c324f0, C4<0>, C4<0>;
v0000023ff9bcf0f0_0 .net "Debe", 0 0, L_0000023ff9c89c00;  1 drivers
v0000023ff9bce150_0 .net "Din", 0 0, L_0000023ff9c324f0;  1 drivers
v0000023ff9bce010_0 .net "Dout", 0 0, L_0000023ff9c887e0;  1 drivers
v0000023ff9bd0130_0 .net "Ri", 0 0, L_0000023ff9c32bd0;  1 drivers
v0000023ff9bd0270_0 .net "Si", 0 0, L_0000023ff9c33210;  1 drivers
v0000023ff9bcf230_0 .net *"_ivl_0", 0 0, L_0000023ff9c88f50;  1 drivers
v0000023ff9bd0090_0 .net *"_ivl_10", 0 0, L_0000023ff9c88540;  1 drivers
v0000023ff9bce0b0_0 .net *"_ivl_2", 0 0, L_0000023ff9c899d0;  1 drivers
v0000023ff9bd2070_0 .net *"_ivl_4", 0 0, L_0000023ff9c89420;  1 drivers
v0000023ff9bd21b0_0 .net *"_ivl_6", 0 0, L_0000023ff9c883f0;  1 drivers
S_0000023ff9bd96e0 .scope generate, "genblk1[9]" "genblk1[9]" 5 117, 5 117 0, S_0000023ff9bd4400;
 .timescale -9 -12;
P_0000023ff9aefcf0 .param/l "i" 0 5 117, +C4<01001>;
S_0000023ff9bd8bf0 .scope module, "add_i" "FullAdder" 5 118, 5 25 0, S_0000023ff9bd96e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9c88d20 .functor AND 1, L_0000023ff9c32a90, L_0000023ff9c33170, C4<1>, C4<1>;
L_0000023ff9c88070 .functor AND 1, L_0000023ff9c33170, L_0000023ff9c34430, C4<1>, C4<1>;
L_0000023ff9c88930 .functor OR 1, L_0000023ff9c88d20, L_0000023ff9c88070, C4<0>, C4<0>;
L_0000023ff9c89500 .functor AND 1, L_0000023ff9c32a90, L_0000023ff9c34430, C4<1>, C4<1>;
L_0000023ff9c88e00 .functor OR 1, L_0000023ff9c88930, L_0000023ff9c89500, C4<0>, C4<0>;
L_0000023ff9c88150 .functor XOR 1, L_0000023ff9c32a90, L_0000023ff9c33170, C4<0>, C4<0>;
L_0000023ff9c885b0 .functor XOR 1, L_0000023ff9c88150, L_0000023ff9c34430, C4<0>, C4<0>;
v0000023ff9bd1ad0_0 .net "Debe", 0 0, L_0000023ff9c88e00;  1 drivers
v0000023ff9bd1a30_0 .net "Din", 0 0, L_0000023ff9c34430;  1 drivers
v0000023ff9bd0810_0 .net "Dout", 0 0, L_0000023ff9c885b0;  1 drivers
v0000023ff9bd1e90_0 .net "Ri", 0 0, L_0000023ff9c33170;  1 drivers
v0000023ff9bd09f0_0 .net "Si", 0 0, L_0000023ff9c32a90;  1 drivers
v0000023ff9bd1710_0 .net *"_ivl_0", 0 0, L_0000023ff9c88d20;  1 drivers
v0000023ff9bd2d90_0 .net *"_ivl_10", 0 0, L_0000023ff9c88150;  1 drivers
v0000023ff9bd17b0_0 .net *"_ivl_2", 0 0, L_0000023ff9c88070;  1 drivers
v0000023ff9bd1210_0 .net *"_ivl_4", 0 0, L_0000023ff9c88930;  1 drivers
v0000023ff9bd2b10_0 .net *"_ivl_6", 0 0, L_0000023ff9c89500;  1 drivers
S_0000023ff9bd8100 .scope module, "subsito1" "RestaExp_sum" 5 223, 5 41 0, S_0000023ff98b1650;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "S";
    .port_info 1 /INPUT 5 "R";
    .port_info 2 /OUTPUT 5 "F";
v0000023ff9bc63b0_0 .net "Debe", 5 0, L_0000023ff9c2e170;  1 drivers
v0000023ff9bc5e10_0 .net "F", 4 0, L_0000023ff9c2d310;  alias, 1 drivers
v0000023ff9bc4790_0 .net "R", 4 0, L_0000023ff9c2dbd0;  alias, 1 drivers
v0000023ff9bc5870_0 .net "S", 4 0, L_0000023ff9c2def0;  alias, 1 drivers
L_0000023ff9c40008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023ff9bc46f0_0 .net/2u *"_ivl_39", 0 0, L_0000023ff9c40008;  1 drivers
L_0000023ff9c2d1d0 .part L_0000023ff9c2def0, 0, 1;
L_0000023ff9c2d270 .part L_0000023ff9c2dbd0, 0, 1;
L_0000023ff9c2f430 .part L_0000023ff9c2e170, 0, 1;
L_0000023ff9c2e3f0 .part L_0000023ff9c2def0, 1, 1;
L_0000023ff9c2df90 .part L_0000023ff9c2dbd0, 1, 1;
L_0000023ff9c2e490 .part L_0000023ff9c2e170, 1, 1;
L_0000023ff9c2d6d0 .part L_0000023ff9c2def0, 2, 1;
L_0000023ff9c2e670 .part L_0000023ff9c2dbd0, 2, 1;
L_0000023ff9c2d950 .part L_0000023ff9c2e170, 2, 1;
L_0000023ff9c2e7b0 .part L_0000023ff9c2def0, 3, 1;
L_0000023ff9c2e210 .part L_0000023ff9c2dbd0, 3, 1;
L_0000023ff9c2f750 .part L_0000023ff9c2e170, 3, 1;
L_0000023ff9c2dc70 .part L_0000023ff9c2def0, 4, 1;
L_0000023ff9c2e030 .part L_0000023ff9c2dbd0, 4, 1;
L_0000023ff9c2e990 .part L_0000023ff9c2e170, 4, 1;
LS_0000023ff9c2d310_0_0 .concat8 [ 1 1 1 1], L_0000023ff9b1c100, L_0000023ff9b1c020, L_0000023ff9b1c1e0, L_0000023ff9b1c720;
LS_0000023ff9c2d310_0_4 .concat8 [ 1 0 0 0], L_0000023ff9b1dd00;
L_0000023ff9c2d310 .concat8 [ 4 1 0 0], LS_0000023ff9c2d310_0_0, LS_0000023ff9c2d310_0_4;
LS_0000023ff9c2e170_0_0 .concat8 [ 1 1 1 1], L_0000023ff9c40008, L_0000023ff9b1cb10, L_0000023ff9b1bed0, L_0000023ff9b1d1a0;
LS_0000023ff9c2e170_0_4 .concat8 [ 1 1 0 0], L_0000023ff9b1d210, L_0000023ff9b1e0f0;
L_0000023ff9c2e170 .concat8 [ 4 2 0 0], LS_0000023ff9c2e170_0_0, LS_0000023ff9c2e170_0_4;
S_0000023ff9bd8f10 .scope generate, "genblk1[0]" "genblk1[0]" 5 50, 5 50 0, S_0000023ff9bd8100;
 .timescale -9 -12;
P_0000023ff9af08b0 .param/l "i" 0 5 50, +C4<00>;
S_0000023ff9bd8290 .scope module, "sub_i" "FullSub_add" 5 51, 5 32 0, S_0000023ff9bd8f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9b1d910 .functor NOT 1, L_0000023ff9c2d1d0, C4<0>, C4<0>, C4<0>;
L_0000023ff9b1d670 .functor AND 1, L_0000023ff9b1d910, L_0000023ff9c2d270, C4<1>, C4<1>;
L_0000023ff9b1c4f0 .functor NOT 1, L_0000023ff9c2d1d0, C4<0>, C4<0>, C4<0>;
L_0000023ff9b1ca30 .functor AND 1, L_0000023ff9b1c4f0, L_0000023ff9c2f430, C4<1>, C4<1>;
L_0000023ff9b1d9f0 .functor OR 1, L_0000023ff9b1d670, L_0000023ff9b1ca30, C4<0>, C4<0>;
L_0000023ff9b1caa0 .functor AND 1, L_0000023ff9c2d270, L_0000023ff9c2f430, C4<1>, C4<1>;
L_0000023ff9b1cb10 .functor OR 1, L_0000023ff9b1d9f0, L_0000023ff9b1caa0, C4<0>, C4<0>;
L_0000023ff9b1be60 .functor XOR 1, L_0000023ff9c2d1d0, L_0000023ff9c2d270, C4<0>, C4<0>;
L_0000023ff9b1c100 .functor XOR 1, L_0000023ff9b1be60, L_0000023ff9c2f430, C4<0>, C4<0>;
v0000023ff9bd1350_0 .net "Debe", 0 0, L_0000023ff9b1cb10;  1 drivers
v0000023ff9bd1f30_0 .net "Din", 0 0, L_0000023ff9c2f430;  1 drivers
v0000023ff9bd2a70_0 .net "Dout", 0 0, L_0000023ff9b1c100;  1 drivers
v0000023ff9bd2cf0_0 .net "Ri", 0 0, L_0000023ff9c2d270;  1 drivers
v0000023ff9bd2750_0 .net "Si", 0 0, L_0000023ff9c2d1d0;  1 drivers
v0000023ff9bd2bb0_0 .net *"_ivl_0", 0 0, L_0000023ff9b1d910;  1 drivers
v0000023ff9bd2e30_0 .net *"_ivl_10", 0 0, L_0000023ff9b1caa0;  1 drivers
v0000023ff9bd1990_0 .net *"_ivl_14", 0 0, L_0000023ff9b1be60;  1 drivers
v0000023ff9bd2ed0_0 .net *"_ivl_2", 0 0, L_0000023ff9b1d670;  1 drivers
v0000023ff9bd1850_0 .net *"_ivl_4", 0 0, L_0000023ff9b1c4f0;  1 drivers
v0000023ff9bd13f0_0 .net *"_ivl_6", 0 0, L_0000023ff9b1ca30;  1 drivers
v0000023ff9bd0770_0 .net *"_ivl_8", 0 0, L_0000023ff9b1d9f0;  1 drivers
S_0000023ff9bd9870 .scope generate, "genblk1[1]" "genblk1[1]" 5 50, 5 50 0, S_0000023ff9bd8100;
 .timescale -9 -12;
P_0000023ff9aefeb0 .param/l "i" 0 5 50, +C4<01>;
S_0000023ff9bd85b0 .scope module, "sub_i" "FullSub_add" 5 51, 5 32 0, S_0000023ff9bd9870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9b1d050 .functor NOT 1, L_0000023ff9c2e3f0, C4<0>, C4<0>, C4<0>;
L_0000023ff9b1bf40 .functor AND 1, L_0000023ff9b1d050, L_0000023ff9c2df90, C4<1>, C4<1>;
L_0000023ff9b1c410 .functor NOT 1, L_0000023ff9c2e3f0, C4<0>, C4<0>, C4<0>;
L_0000023ff9b1d750 .functor AND 1, L_0000023ff9b1c410, L_0000023ff9c2e490, C4<1>, C4<1>;
L_0000023ff9b1c480 .functor OR 1, L_0000023ff9b1bf40, L_0000023ff9b1d750, C4<0>, C4<0>;
L_0000023ff9b1c5d0 .functor AND 1, L_0000023ff9c2df90, L_0000023ff9c2e490, C4<1>, C4<1>;
L_0000023ff9b1bed0 .functor OR 1, L_0000023ff9b1c480, L_0000023ff9b1c5d0, C4<0>, C4<0>;
L_0000023ff9b1d6e0 .functor XOR 1, L_0000023ff9c2e3f0, L_0000023ff9c2df90, C4<0>, C4<0>;
L_0000023ff9b1c020 .functor XOR 1, L_0000023ff9b1d6e0, L_0000023ff9c2e490, C4<0>, C4<0>;
v0000023ff9bd1b70_0 .net "Debe", 0 0, L_0000023ff9b1bed0;  1 drivers
v0000023ff9bd08b0_0 .net "Din", 0 0, L_0000023ff9c2e490;  1 drivers
v0000023ff9bd1c10_0 .net "Dout", 0 0, L_0000023ff9b1c020;  1 drivers
v0000023ff9bd12b0_0 .net "Ri", 0 0, L_0000023ff9c2df90;  1 drivers
v0000023ff9bd0f90_0 .net "Si", 0 0, L_0000023ff9c2e3f0;  1 drivers
v0000023ff9bd1170_0 .net *"_ivl_0", 0 0, L_0000023ff9b1d050;  1 drivers
v0000023ff9bd27f0_0 .net *"_ivl_10", 0 0, L_0000023ff9b1c5d0;  1 drivers
v0000023ff9bd0950_0 .net *"_ivl_14", 0 0, L_0000023ff9b1d6e0;  1 drivers
v0000023ff9bd1530_0 .net *"_ivl_2", 0 0, L_0000023ff9b1bf40;  1 drivers
v0000023ff9bd0c70_0 .net *"_ivl_4", 0 0, L_0000023ff9b1c410;  1 drivers
v0000023ff9bd22f0_0 .net *"_ivl_6", 0 0, L_0000023ff9b1d750;  1 drivers
v0000023ff9bd2890_0 .net *"_ivl_8", 0 0, L_0000023ff9b1c480;  1 drivers
S_0000023ff9bd90a0 .scope generate, "genblk1[2]" "genblk1[2]" 5 50, 5 50 0, S_0000023ff9bd8100;
 .timescale -9 -12;
P_0000023ff9af03f0 .param/l "i" 0 5 50, +C4<010>;
S_0000023ff9bd9a00 .scope module, "sub_i" "FullSub_add" 5 51, 5 32 0, S_0000023ff9bd90a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9b1d3d0 .functor NOT 1, L_0000023ff9c2d6d0, C4<0>, C4<0>, C4<0>;
L_0000023ff9b1d440 .functor AND 1, L_0000023ff9b1d3d0, L_0000023ff9c2e670, C4<1>, C4<1>;
L_0000023ff9b1c870 .functor NOT 1, L_0000023ff9c2d6d0, C4<0>, C4<0>, C4<0>;
L_0000023ff9b1cc60 .functor AND 1, L_0000023ff9b1c870, L_0000023ff9c2d950, C4<1>, C4<1>;
L_0000023ff9b1c640 .functor OR 1, L_0000023ff9b1d440, L_0000023ff9b1cc60, C4<0>, C4<0>;
L_0000023ff9b1d130 .functor AND 1, L_0000023ff9c2e670, L_0000023ff9c2d950, C4<1>, C4<1>;
L_0000023ff9b1d1a0 .functor OR 1, L_0000023ff9b1c640, L_0000023ff9b1d130, C4<0>, C4<0>;
L_0000023ff9b1c170 .functor XOR 1, L_0000023ff9c2d6d0, L_0000023ff9c2e670, C4<0>, C4<0>;
L_0000023ff9b1c1e0 .functor XOR 1, L_0000023ff9b1c170, L_0000023ff9c2d950, C4<0>, C4<0>;
v0000023ff9bd2430_0 .net "Debe", 0 0, L_0000023ff9b1d1a0;  1 drivers
v0000023ff9bd0e50_0 .net "Din", 0 0, L_0000023ff9c2d950;  1 drivers
v0000023ff9bd0ef0_0 .net "Dout", 0 0, L_0000023ff9b1c1e0;  1 drivers
v0000023ff9bd1cb0_0 .net "Ri", 0 0, L_0000023ff9c2e670;  1 drivers
v0000023ff9bd1030_0 .net "Si", 0 0, L_0000023ff9c2d6d0;  1 drivers
v0000023ff9bd15d0_0 .net *"_ivl_0", 0 0, L_0000023ff9b1d3d0;  1 drivers
v0000023ff9bd1df0_0 .net *"_ivl_10", 0 0, L_0000023ff9b1d130;  1 drivers
v0000023ff9bd1670_0 .net *"_ivl_14", 0 0, L_0000023ff9b1c170;  1 drivers
v0000023ff9bd2390_0 .net *"_ivl_2", 0 0, L_0000023ff9b1d440;  1 drivers
v0000023ff9bd24d0_0 .net *"_ivl_4", 0 0, L_0000023ff9b1c870;  1 drivers
v0000023ff9bd2930_0 .net *"_ivl_6", 0 0, L_0000023ff9b1cc60;  1 drivers
v0000023ff9bd3c90_0 .net *"_ivl_8", 0 0, L_0000023ff9b1c640;  1 drivers
S_0000023ff9bd9230 .scope generate, "genblk1[3]" "genblk1[3]" 5 50, 5 50 0, S_0000023ff9bd8100;
 .timescale -9 -12;
P_0000023ff9aefe30 .param/l "i" 0 5 50, +C4<011>;
S_0000023ff9bd9b90 .scope module, "sub_i" "FullSub_add" 5 51, 5 32 0, S_0000023ff9bd9230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9b1c6b0 .functor NOT 1, L_0000023ff9c2e7b0, C4<0>, C4<0>, C4<0>;
L_0000023ff9b1c250 .functor AND 1, L_0000023ff9b1c6b0, L_0000023ff9c2e210, C4<1>, C4<1>;
L_0000023ff9b1cd40 .functor NOT 1, L_0000023ff9c2e7b0, C4<0>, C4<0>, C4<0>;
L_0000023ff9b1c9c0 .functor AND 1, L_0000023ff9b1cd40, L_0000023ff9c2f750, C4<1>, C4<1>;
L_0000023ff9b1cdb0 .functor OR 1, L_0000023ff9b1c250, L_0000023ff9b1c9c0, C4<0>, C4<0>;
L_0000023ff9b1d590 .functor AND 1, L_0000023ff9c2e210, L_0000023ff9c2f750, C4<1>, C4<1>;
L_0000023ff9b1d210 .functor OR 1, L_0000023ff9b1cdb0, L_0000023ff9b1d590, C4<0>, C4<0>;
L_0000023ff9b1c330 .functor XOR 1, L_0000023ff9c2e7b0, L_0000023ff9c2e210, C4<0>, C4<0>;
L_0000023ff9b1c720 .functor XOR 1, L_0000023ff9b1c330, L_0000023ff9c2f750, C4<0>, C4<0>;
v0000023ff9bd3d30_0 .net "Debe", 0 0, L_0000023ff9b1d210;  1 drivers
v0000023ff9bd3ab0_0 .net "Din", 0 0, L_0000023ff9c2f750;  1 drivers
v0000023ff9bd3010_0 .net "Dout", 0 0, L_0000023ff9b1c720;  1 drivers
v0000023ff9bd3bf0_0 .net "Ri", 0 0, L_0000023ff9c2e210;  1 drivers
v0000023ff9bd35b0_0 .net "Si", 0 0, L_0000023ff9c2e7b0;  1 drivers
v0000023ff9bd3dd0_0 .net *"_ivl_0", 0 0, L_0000023ff9b1c6b0;  1 drivers
v0000023ff9bd3b50_0 .net *"_ivl_10", 0 0, L_0000023ff9b1d590;  1 drivers
v0000023ff9bd3470_0 .net *"_ivl_14", 0 0, L_0000023ff9b1c330;  1 drivers
v0000023ff9bd3290_0 .net *"_ivl_2", 0 0, L_0000023ff9b1c250;  1 drivers
v0000023ff9bd2f70_0 .net *"_ivl_4", 0 0, L_0000023ff9b1cd40;  1 drivers
v0000023ff9bd3790_0 .net *"_ivl_6", 0 0, L_0000023ff9b1c9c0;  1 drivers
v0000023ff9bd30b0_0 .net *"_ivl_8", 0 0, L_0000023ff9b1cdb0;  1 drivers
S_0000023ff9bd93c0 .scope generate, "genblk1[4]" "genblk1[4]" 5 50, 5 50 0, S_0000023ff9bd8100;
 .timescale -9 -12;
P_0000023ff9aefc70 .param/l "i" 0 5 50, +C4<0100>;
S_0000023ff9bd9550 .scope module, "sub_i" "FullSub_add" 5 51, 5 32 0, S_0000023ff9bd93c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9b1d280 .functor NOT 1, L_0000023ff9c2dc70, C4<0>, C4<0>, C4<0>;
L_0000023ff9b1c800 .functor AND 1, L_0000023ff9b1d280, L_0000023ff9c2e030, C4<1>, C4<1>;
L_0000023ff9b1d2f0 .functor NOT 1, L_0000023ff9c2dc70, C4<0>, C4<0>, C4<0>;
L_0000023ff9b1d600 .functor AND 1, L_0000023ff9b1d2f0, L_0000023ff9c2e990, C4<1>, C4<1>;
L_0000023ff9b1e010 .functor OR 1, L_0000023ff9b1c800, L_0000023ff9b1d600, C4<0>, C4<0>;
L_0000023ff9b1df30 .functor AND 1, L_0000023ff9c2e030, L_0000023ff9c2e990, C4<1>, C4<1>;
L_0000023ff9b1e0f0 .functor OR 1, L_0000023ff9b1e010, L_0000023ff9b1df30, C4<0>, C4<0>;
L_0000023ff9b1da60 .functor XOR 1, L_0000023ff9c2dc70, L_0000023ff9c2e030, C4<0>, C4<0>;
L_0000023ff9b1dd00 .functor XOR 1, L_0000023ff9b1da60, L_0000023ff9c2e990, C4<0>, C4<0>;
v0000023ff9bd3150_0 .net "Debe", 0 0, L_0000023ff9b1e0f0;  1 drivers
v0000023ff9bd31f0_0 .net "Din", 0 0, L_0000023ff9c2e990;  1 drivers
v0000023ff9bd3330_0 .net "Dout", 0 0, L_0000023ff9b1dd00;  1 drivers
v0000023ff9bd33d0_0 .net "Ri", 0 0, L_0000023ff9c2e030;  1 drivers
v0000023ff9bd3510_0 .net "Si", 0 0, L_0000023ff9c2dc70;  1 drivers
v0000023ff9bd3650_0 .net *"_ivl_0", 0 0, L_0000023ff9b1d280;  1 drivers
v0000023ff9bd36f0_0 .net *"_ivl_10", 0 0, L_0000023ff9b1df30;  1 drivers
v0000023ff9bd3830_0 .net *"_ivl_14", 0 0, L_0000023ff9b1da60;  1 drivers
v0000023ff9bd38d0_0 .net *"_ivl_2", 0 0, L_0000023ff9b1c800;  1 drivers
v0000023ff9bd3970_0 .net *"_ivl_4", 0 0, L_0000023ff9b1d2f0;  1 drivers
v0000023ff9bd3a10_0 .net *"_ivl_6", 0 0, L_0000023ff9b1d600;  1 drivers
v0000023ff9bc4150_0 .net *"_ivl_8", 0 0, L_0000023ff9b1e010;  1 drivers
S_0000023ff9bd7f70 .scope module, "subsito2" "RestaExp_sum" 5 224, 5 41 0, S_0000023ff98b1650;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "S";
    .port_info 1 /INPUT 5 "R";
    .port_info 2 /OUTPUT 5 "F";
v0000023ff9bec770_0 .net "Debe", 5 0, L_0000023ff9c31c30;  1 drivers
v0000023ff9becd10_0 .net "F", 4 0, L_0000023ff9c2d590;  alias, 1 drivers
v0000023ff9bed210_0 .net "R", 4 0, L_0000023ff9c2def0;  alias, 1 drivers
v0000023ff9bedb70_0 .net "S", 4 0, L_0000023ff9c2dbd0;  alias, 1 drivers
L_0000023ff9c40050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023ff9beb870_0 .net/2u *"_ivl_39", 0 0, L_0000023ff9c40050;  1 drivers
L_0000023ff9c2e350 .part L_0000023ff9c2dbd0, 0, 1;
L_0000023ff9c2d770 .part L_0000023ff9c2def0, 0, 1;
L_0000023ff9c2d810 .part L_0000023ff9c31c30, 0, 1;
L_0000023ff9c2e2b0 .part L_0000023ff9c2dbd0, 1, 1;
L_0000023ff9c2f4d0 .part L_0000023ff9c2def0, 1, 1;
L_0000023ff9c2e850 .part L_0000023ff9c31c30, 1, 1;
L_0000023ff9c2ea30 .part L_0000023ff9c2dbd0, 2, 1;
L_0000023ff9c2f1b0 .part L_0000023ff9c2def0, 2, 1;
L_0000023ff9c2f250 .part L_0000023ff9c31c30, 2, 1;
L_0000023ff9c2f2f0 .part L_0000023ff9c2dbd0, 3, 1;
L_0000023ff9c2f570 .part L_0000023ff9c2def0, 3, 1;
L_0000023ff9c2f6b0 .part L_0000023ff9c31c30, 3, 1;
L_0000023ff9c2f7f0 .part L_0000023ff9c2dbd0, 4, 1;
L_0000023ff9c2d3b0 .part L_0000023ff9c2def0, 4, 1;
L_0000023ff9c2d450 .part L_0000023ff9c31c30, 4, 1;
LS_0000023ff9c2d590_0_0 .concat8 [ 1 1 1 1], L_0000023ff9b1dbb0, L_0000023ff9b1b920, L_0000023ff9b1aea0, L_0000023ff9b1a810;
LS_0000023ff9c2d590_0_4 .concat8 [ 1 0 0 0], L_0000023ff9b1bc30;
L_0000023ff9c2d590 .concat8 [ 4 1 0 0], LS_0000023ff9c2d590_0_0, LS_0000023ff9c2d590_0_4;
LS_0000023ff9c31c30_0_0 .concat8 [ 1 1 1 1], L_0000023ff9c40050, L_0000023ff9b1e160, L_0000023ff9b1b7d0, L_0000023ff9b1a650;
LS_0000023ff9c31c30_0_4 .concat8 [ 1 1 0 0], L_0000023ff9b1b5a0, L_0000023ff9b1b990;
L_0000023ff9c31c30 .concat8 [ 4 2 0 0], LS_0000023ff9c31c30_0_0, LS_0000023ff9c31c30_0_4;
S_0000023ff9bd9d20 .scope generate, "genblk1[0]" "genblk1[0]" 5 50, 5 50 0, S_0000023ff9bd7f70;
 .timescale -9 -12;
P_0000023ff9af02b0 .param/l "i" 0 5 50, +C4<00>;
S_0000023ff9bd8420 .scope module, "sub_i" "FullSub_add" 5 51, 5 32 0, S_0000023ff9bd9d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9b1dc20 .functor NOT 1, L_0000023ff9c2e350, C4<0>, C4<0>, C4<0>;
L_0000023ff9b1dad0 .functor AND 1, L_0000023ff9b1dc20, L_0000023ff9c2d770, C4<1>, C4<1>;
L_0000023ff9b1dd70 .functor NOT 1, L_0000023ff9c2e350, C4<0>, C4<0>, C4<0>;
L_0000023ff9b1dfa0 .functor AND 1, L_0000023ff9b1dd70, L_0000023ff9c2d810, C4<1>, C4<1>;
L_0000023ff9b1e080 .functor OR 1, L_0000023ff9b1dad0, L_0000023ff9b1dfa0, C4<0>, C4<0>;
L_0000023ff9b1db40 .functor AND 1, L_0000023ff9c2d770, L_0000023ff9c2d810, C4<1>, C4<1>;
L_0000023ff9b1e160 .functor OR 1, L_0000023ff9b1e080, L_0000023ff9b1db40, C4<0>, C4<0>;
L_0000023ff9b1dc90 .functor XOR 1, L_0000023ff9c2e350, L_0000023ff9c2d770, C4<0>, C4<0>;
L_0000023ff9b1dbb0 .functor XOR 1, L_0000023ff9b1dc90, L_0000023ff9c2d810, C4<0>, C4<0>;
v0000023ff9bc5230_0 .net "Debe", 0 0, L_0000023ff9b1e160;  1 drivers
v0000023ff9bc4010_0 .net "Din", 0 0, L_0000023ff9c2d810;  1 drivers
v0000023ff9bc5690_0 .net "Dout", 0 0, L_0000023ff9b1dbb0;  1 drivers
v0000023ff9bc5050_0 .net "Ri", 0 0, L_0000023ff9c2d770;  1 drivers
v0000023ff9bc4bf0_0 .net "Si", 0 0, L_0000023ff9c2e350;  1 drivers
v0000023ff9bc3f70_0 .net *"_ivl_0", 0 0, L_0000023ff9b1dc20;  1 drivers
v0000023ff9bc61d0_0 .net *"_ivl_10", 0 0, L_0000023ff9b1db40;  1 drivers
v0000023ff9bc52d0_0 .net *"_ivl_14", 0 0, L_0000023ff9b1dc90;  1 drivers
v0000023ff9bc5eb0_0 .net *"_ivl_2", 0 0, L_0000023ff9b1dad0;  1 drivers
v0000023ff9bc4d30_0 .net *"_ivl_4", 0 0, L_0000023ff9b1dd70;  1 drivers
v0000023ff9bc5730_0 .net *"_ivl_6", 0 0, L_0000023ff9b1dfa0;  1 drivers
v0000023ff9bc6630_0 .net *"_ivl_8", 0 0, L_0000023ff9b1e080;  1 drivers
S_0000023ff9bd8740 .scope generate, "genblk1[1]" "genblk1[1]" 5 50, 5 50 0, S_0000023ff9bd7f70;
 .timescale -9 -12;
P_0000023ff9af04b0 .param/l "i" 0 5 50, +C4<01>;
S_0000023ff9be30c0 .scope module, "sub_i" "FullSub_add" 5 51, 5 32 0, S_0000023ff9bd8740;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9b1dde0 .functor NOT 1, L_0000023ff9c2e2b0, C4<0>, C4<0>, C4<0>;
L_0000023ff9b1de50 .functor AND 1, L_0000023ff9b1dde0, L_0000023ff9c2f4d0, C4<1>, C4<1>;
L_0000023ff9b1dec0 .functor NOT 1, L_0000023ff9c2e2b0, C4<0>, C4<0>, C4<0>;
L_0000023ff9b1adc0 .functor AND 1, L_0000023ff9b1dec0, L_0000023ff9c2e850, C4<1>, C4<1>;
L_0000023ff9b1a8f0 .functor OR 1, L_0000023ff9b1de50, L_0000023ff9b1adc0, C4<0>, C4<0>;
L_0000023ff9b1b4c0 .functor AND 1, L_0000023ff9c2f4d0, L_0000023ff9c2e850, C4<1>, C4<1>;
L_0000023ff9b1b7d0 .functor OR 1, L_0000023ff9b1a8f0, L_0000023ff9b1b4c0, C4<0>, C4<0>;
L_0000023ff9b1a960 .functor XOR 1, L_0000023ff9c2e2b0, L_0000023ff9c2f4d0, C4<0>, C4<0>;
L_0000023ff9b1b920 .functor XOR 1, L_0000023ff9b1a960, L_0000023ff9c2e850, C4<0>, C4<0>;
v0000023ff9bc5af0_0 .net "Debe", 0 0, L_0000023ff9b1b7d0;  1 drivers
v0000023ff9bc5f50_0 .net "Din", 0 0, L_0000023ff9c2e850;  1 drivers
v0000023ff9bc5370_0 .net "Dout", 0 0, L_0000023ff9b1b920;  1 drivers
v0000023ff9bc6310_0 .net "Ri", 0 0, L_0000023ff9c2f4d0;  1 drivers
v0000023ff9bc6450_0 .net "Si", 0 0, L_0000023ff9c2e2b0;  1 drivers
v0000023ff9bc6270_0 .net *"_ivl_0", 0 0, L_0000023ff9b1dde0;  1 drivers
v0000023ff9bc64f0_0 .net *"_ivl_10", 0 0, L_0000023ff9b1b4c0;  1 drivers
v0000023ff9bc40b0_0 .net *"_ivl_14", 0 0, L_0000023ff9b1a960;  1 drivers
v0000023ff9bc5190_0 .net *"_ivl_2", 0 0, L_0000023ff9b1de50;  1 drivers
v0000023ff9bc6130_0 .net *"_ivl_4", 0 0, L_0000023ff9b1dec0;  1 drivers
v0000023ff9bc6590_0 .net *"_ivl_6", 0 0, L_0000023ff9b1adc0;  1 drivers
v0000023ff9bc57d0_0 .net *"_ivl_8", 0 0, L_0000023ff9b1a8f0;  1 drivers
S_0000023ff9be2f30 .scope generate, "genblk1[2]" "genblk1[2]" 5 50, 5 50 0, S_0000023ff9bd7f70;
 .timescale -9 -12;
P_0000023ff9af07f0 .param/l "i" 0 5 50, +C4<010>;
S_0000023ff9be3700 .scope module, "sub_i" "FullSub_add" 5 51, 5 32 0, S_0000023ff9be2f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9b1ab90 .functor NOT 1, L_0000023ff9c2ea30, C4<0>, C4<0>, C4<0>;
L_0000023ff9b1ac00 .functor AND 1, L_0000023ff9b1ab90, L_0000023ff9c2f1b0, C4<1>, C4<1>;
L_0000023ff9b1b530 .functor NOT 1, L_0000023ff9c2ea30, C4<0>, C4<0>, C4<0>;
L_0000023ff9b1aa40 .functor AND 1, L_0000023ff9b1b530, L_0000023ff9c2f250, C4<1>, C4<1>;
L_0000023ff9b1bd80 .functor OR 1, L_0000023ff9b1ac00, L_0000023ff9b1aa40, C4<0>, C4<0>;
L_0000023ff9b1b060 .functor AND 1, L_0000023ff9c2f1b0, L_0000023ff9c2f250, C4<1>, C4<1>;
L_0000023ff9b1a650 .functor OR 1, L_0000023ff9b1bd80, L_0000023ff9b1b060, C4<0>, C4<0>;
L_0000023ff9b1b220 .functor XOR 1, L_0000023ff9c2ea30, L_0000023ff9c2f1b0, C4<0>, C4<0>;
L_0000023ff9b1aea0 .functor XOR 1, L_0000023ff9b1b220, L_0000023ff9c2f250, C4<0>, C4<0>;
v0000023ff9bc66d0_0 .net "Debe", 0 0, L_0000023ff9b1a650;  1 drivers
v0000023ff9bc48d0_0 .net "Din", 0 0, L_0000023ff9c2f250;  1 drivers
v0000023ff9bc4fb0_0 .net "Dout", 0 0, L_0000023ff9b1aea0;  1 drivers
v0000023ff9bc5ff0_0 .net "Ri", 0 0, L_0000023ff9c2f1b0;  1 drivers
v0000023ff9bc5410_0 .net "Si", 0 0, L_0000023ff9c2ea30;  1 drivers
v0000023ff9bc54b0_0 .net *"_ivl_0", 0 0, L_0000023ff9b1ab90;  1 drivers
v0000023ff9bc41f0_0 .net *"_ivl_10", 0 0, L_0000023ff9b1b060;  1 drivers
v0000023ff9bc5910_0 .net *"_ivl_14", 0 0, L_0000023ff9b1b220;  1 drivers
v0000023ff9bc4830_0 .net *"_ivl_2", 0 0, L_0000023ff9b1ac00;  1 drivers
v0000023ff9bc5550_0 .net *"_ivl_4", 0 0, L_0000023ff9b1b530;  1 drivers
v0000023ff9bc4dd0_0 .net *"_ivl_6", 0 0, L_0000023ff9b1aa40;  1 drivers
v0000023ff9bc55f0_0 .net *"_ivl_8", 0 0, L_0000023ff9b1bd80;  1 drivers
S_0000023ff9be3890 .scope generate, "genblk1[3]" "genblk1[3]" 5 50, 5 50 0, S_0000023ff9bd7f70;
 .timescale -9 -12;
P_0000023ff9af0830 .param/l "i" 0 5 50, +C4<011>;
S_0000023ff9be25d0 .scope module, "sub_i" "FullSub_add" 5 51, 5 32 0, S_0000023ff9be3890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9b1ab20 .functor NOT 1, L_0000023ff9c2f2f0, C4<0>, C4<0>, C4<0>;
L_0000023ff9b1a570 .functor AND 1, L_0000023ff9b1ab20, L_0000023ff9c2f570, C4<1>, C4<1>;
L_0000023ff9b1b0d0 .functor NOT 1, L_0000023ff9c2f2f0, C4<0>, C4<0>, C4<0>;
L_0000023ff9b1bae0 .functor AND 1, L_0000023ff9b1b0d0, L_0000023ff9c2f6b0, C4<1>, C4<1>;
L_0000023ff9b1b3e0 .functor OR 1, L_0000023ff9b1a570, L_0000023ff9b1bae0, C4<0>, C4<0>;
L_0000023ff9b1b450 .functor AND 1, L_0000023ff9c2f570, L_0000023ff9c2f6b0, C4<1>, C4<1>;
L_0000023ff9b1b5a0 .functor OR 1, L_0000023ff9b1b3e0, L_0000023ff9b1b450, C4<0>, C4<0>;
L_0000023ff9b1b610 .functor XOR 1, L_0000023ff9c2f2f0, L_0000023ff9c2f570, C4<0>, C4<0>;
L_0000023ff9b1a810 .functor XOR 1, L_0000023ff9b1b610, L_0000023ff9c2f6b0, C4<0>, C4<0>;
v0000023ff9bc4290_0 .net "Debe", 0 0, L_0000023ff9b1b5a0;  1 drivers
v0000023ff9bc4330_0 .net "Din", 0 0, L_0000023ff9c2f6b0;  1 drivers
v0000023ff9bc4970_0 .net "Dout", 0 0, L_0000023ff9b1a810;  1 drivers
v0000023ff9bc59b0_0 .net "Ri", 0 0, L_0000023ff9c2f570;  1 drivers
v0000023ff9bc5a50_0 .net "Si", 0 0, L_0000023ff9c2f2f0;  1 drivers
v0000023ff9bc43d0_0 .net *"_ivl_0", 0 0, L_0000023ff9b1ab20;  1 drivers
v0000023ff9bc5b90_0 .net *"_ivl_10", 0 0, L_0000023ff9b1b450;  1 drivers
v0000023ff9bc50f0_0 .net *"_ivl_14", 0 0, L_0000023ff9b1b610;  1 drivers
v0000023ff9bc4a10_0 .net *"_ivl_2", 0 0, L_0000023ff9b1a570;  1 drivers
v0000023ff9bc4470_0 .net *"_ivl_4", 0 0, L_0000023ff9b1b0d0;  1 drivers
v0000023ff9bc4510_0 .net *"_ivl_6", 0 0, L_0000023ff9b1bae0;  1 drivers
v0000023ff9bc5d70_0 .net *"_ivl_8", 0 0, L_0000023ff9b1b3e0;  1 drivers
S_0000023ff9be22b0 .scope generate, "genblk1[4]" "genblk1[4]" 5 50, 5 50 0, S_0000023ff9bd7f70;
 .timescale -9 -12;
P_0000023ff9af0870 .param/l "i" 0 5 50, +C4<0100>;
S_0000023ff9be28f0 .scope module, "sub_i" "FullSub_add" 5 51, 5 32 0, S_0000023ff9be22b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9b1a2d0 .functor NOT 1, L_0000023ff9c2f7f0, C4<0>, C4<0>, C4<0>;
L_0000023ff9b1a420 .functor AND 1, L_0000023ff9b1a2d0, L_0000023ff9c2d3b0, C4<1>, C4<1>;
L_0000023ff9b1bdf0 .functor NOT 1, L_0000023ff9c2f7f0, C4<0>, C4<0>, C4<0>;
L_0000023ff9b1aff0 .functor AND 1, L_0000023ff9b1bdf0, L_0000023ff9c2d450, C4<1>, C4<1>;
L_0000023ff9b1a9d0 .functor OR 1, L_0000023ff9b1a420, L_0000023ff9b1aff0, C4<0>, C4<0>;
L_0000023ff9b1bca0 .functor AND 1, L_0000023ff9c2d3b0, L_0000023ff9c2d450, C4<1>, C4<1>;
L_0000023ff9b1b990 .functor OR 1, L_0000023ff9b1a9d0, L_0000023ff9b1bca0, C4<0>, C4<0>;
L_0000023ff9b1bb50 .functor XOR 1, L_0000023ff9c2f7f0, L_0000023ff9c2d3b0, C4<0>, C4<0>;
L_0000023ff9b1bc30 .functor XOR 1, L_0000023ff9b1bb50, L_0000023ff9c2d450, C4<0>, C4<0>;
v0000023ff9bc45b0_0 .net "Debe", 0 0, L_0000023ff9b1b990;  1 drivers
v0000023ff9bc5c30_0 .net "Din", 0 0, L_0000023ff9c2d450;  1 drivers
v0000023ff9bc4ab0_0 .net "Dout", 0 0, L_0000023ff9b1bc30;  1 drivers
v0000023ff9bc5cd0_0 .net "Ri", 0 0, L_0000023ff9c2d3b0;  1 drivers
v0000023ff9bc4650_0 .net "Si", 0 0, L_0000023ff9c2f7f0;  1 drivers
v0000023ff9bc6090_0 .net *"_ivl_0", 0 0, L_0000023ff9b1a2d0;  1 drivers
v0000023ff9bc4b50_0 .net *"_ivl_10", 0 0, L_0000023ff9b1bca0;  1 drivers
v0000023ff9bc4c90_0 .net *"_ivl_14", 0 0, L_0000023ff9b1bb50;  1 drivers
v0000023ff9bc4e70_0 .net *"_ivl_2", 0 0, L_0000023ff9b1a420;  1 drivers
v0000023ff9bc4f10_0 .net *"_ivl_4", 0 0, L_0000023ff9b1bdf0;  1 drivers
v0000023ff9bedc10_0 .net *"_ivl_6", 0 0, L_0000023ff9b1aff0;  1 drivers
v0000023ff9bec130_0 .net *"_ivl_8", 0 0, L_0000023ff9b1a9d0;  1 drivers
S_0000023ff9be2a80 .scope module, "U_DIV" "DivHP" 4 32, 6 76 0, S_0000023ff98b14c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "S";
    .port_info 1 /INPUT 16 "R";
    .port_info 2 /OUTPUT 16 "F";
L_0000023ff9cd0620 .functor XOR 1, L_0000023ff9c243f0, L_0000023ff9c242b0, C4<0>, C4<0>;
L_0000023ff9ccf970 .functor BUFZ 1, L_0000023ff9cd0620, C4<0>, C4<0>, C4<0>;
L_0000023ff9cd0700 .functor BUFZ 5, L_0000023ff9c233b0, C4<00000>, C4<00000>, C4<00000>;
L_0000023ff9ccf5f0 .functor BUFZ 10, L_0000023ff9c23270, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0000023ff9bef010_0 .net "F", 15 0, L_0000023ff9c24cb0;  alias, 1 drivers
v0000023ff9bee6b0_0 .net "R", 15 0, v0000023ff9c2f390_0;  alias, 1 drivers
v0000023ff9befb50_0 .net "S", 15 0, v0000023ff9c2de50_0;  alias, 1 drivers
v0000023ff9beebb0_0 .net *"_ivl_12", 4 0, L_0000023ff9c25750;  1 drivers
L_0000023ff9c40d40 .functor BUFT 1, C4<01111>, C4<0>, C4<0>, C4<0>;
v0000023ff9bef1f0_0 .net/2u *"_ivl_14", 4 0, L_0000023ff9c40d40;  1 drivers
L_0000023ff9c40d88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000023ff9bef290_0 .net/2u *"_ivl_20", 0 0, L_0000023ff9c40d88;  1 drivers
L_0000023ff9c40dd0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000023ff9bee750_0 .net/2u *"_ivl_24", 0 0, L_0000023ff9c40dd0;  1 drivers
v0000023ff9bf0230_0 .net *"_ivl_31", 0 0, L_0000023ff9ccf970;  1 drivers
v0000023ff9beecf0_0 .net *"_ivl_35", 4 0, L_0000023ff9cd0700;  1 drivers
v0000023ff9bef470_0 .net *"_ivl_40", 9 0, L_0000023ff9ccf5f0;  1 drivers
v0000023ff9bee7f0_0 .net "e1", 4 0, L_0000023ff9c234f0;  1 drivers
v0000023ff9bef510_0 .net "e2", 4 0, L_0000023ff9c24210;  1 drivers
v0000023ff9befbf0_0 .net "exp_final", 4 0, L_0000023ff9c233b0;  1 drivers
v0000023ff9beed90_0 .net "exp_to_use", 4 0, L_0000023ff9c24490;  1 drivers
v0000023ff9beee30_0 .net "m1", 9 0, L_0000023ff9c24d50;  1 drivers
v0000023ff9befe70_0 .net "m2", 9 0, L_0000023ff9c25570;  1 drivers
v0000023ff9bef5b0_0 .net "m_final", 9 0, L_0000023ff9c23270;  1 drivers
v0000023ff9bef830_0 .net "param_m1", 10 0, L_0000023ff9c239f0;  1 drivers
v0000023ff9beff10_0 .net "param_m2", 10 0, L_0000023ff9c23590;  1 drivers
v0000023ff9bef970_0 .net "s1", 0 0, L_0000023ff9c243f0;  1 drivers
v0000023ff9befc90_0 .net "s2", 0 0, L_0000023ff9c242b0;  1 drivers
v0000023ff9befd30_0 .net "sign", 0 0, L_0000023ff9cd0620;  1 drivers
L_0000023ff9c24d50 .part v0000023ff9c2de50_0, 0, 10;
L_0000023ff9c25570 .part v0000023ff9c2f390_0, 0, 10;
L_0000023ff9c234f0 .part v0000023ff9c2de50_0, 10, 5;
L_0000023ff9c24210 .part v0000023ff9c2f390_0, 10, 5;
L_0000023ff9c243f0 .part v0000023ff9c2de50_0, 15, 1;
L_0000023ff9c242b0 .part v0000023ff9c2f390_0, 15, 1;
L_0000023ff9c25750 .arith/sub 5, L_0000023ff9c234f0, L_0000023ff9c24210;
L_0000023ff9c24490 .arith/sum 5, L_0000023ff9c25750, L_0000023ff9c40d40;
L_0000023ff9c239f0 .concat [ 10 1 0 0], L_0000023ff9c24d50, L_0000023ff9c40d88;
L_0000023ff9c23590 .concat [ 10 1 0 0], L_0000023ff9c25570, L_0000023ff9c40dd0;
L_0000023ff9c24cb0 .concat8 [ 10 5 1 0], L_0000023ff9ccf5f0, L_0000023ff9cd0700, L_0000023ff9ccf970;
S_0000023ff9be2760 .scope module, "div" "Division" 6 100, 6 22 0, S_0000023ff9be2a80;
 .timescale -9 -12;
    .port_info 0 /INPUT 11 "Sm";
    .port_info 1 /INPUT 11 "Rm";
    .port_info 2 /INPUT 5 "ExpIn";
    .port_info 3 /OUTPUT 10 "Fm";
    .port_info 4 /OUTPUT 5 "ExpOut";
L_0000023ff9ccfba0 .functor AND 1, L_0000023ff9c24df0, L_0000023ff9c25390, C4<1>, C4<1>;
v0000023ff9bee890_0 .net "Debe", 0 0, L_0000023ff9c24c10;  1 drivers
v0000023ff9bef8d0_0 .net "ExpIn", 4 0, L_0000023ff9c24490;  alias, 1 drivers
v0000023ff9befa10_0 .net "ExpOut", 4 0, L_0000023ff9c233b0;  alias, 1 drivers
v0000023ff9bee2f0_0 .net "ExpOut_temp", 4 0, L_0000023ff9c24850;  1 drivers
v0000023ff9bef0b0_0 .net "Faux", 16 0, L_0000023ff9c257f0;  1 drivers
v0000023ff9bf0550_0 .net "FauxWithoutRound", 14 0, L_0000023ff9c248f0;  1 drivers
v0000023ff9bf05f0_0 .net "Fm", 9 0, L_0000023ff9c23270;  alias, 1 drivers
v0000023ff9bf0410_0 .net "Fm_out", 14 0, L_0000023ff9c23db0;  1 drivers
v0000023ff9bee930_0 .net "Result", 24 0, L_0000023ff9c25610;  1 drivers
v0000023ff9beeb10_0 .net "Rm", 10 0, L_0000023ff9c23590;  alias, 1 drivers
v0000023ff9befab0_0 .net "ShiftCondition", 0 0, L_0000023ff9ccfba0;  1 drivers
v0000023ff9beef70_0 .net "Sm", 10 0, L_0000023ff9c239f0;  alias, 1 drivers
L_0000023ff9c40e18 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023ff9beec50_0 .net/2u *"_ivl_0", 14 0, L_0000023ff9c40e18;  1 drivers
v0000023ff9bedfd0_0 .net *"_ivl_17", 0 0, L_0000023ff9c24df0;  1 drivers
v0000023ff9bee9d0_0 .net *"_ivl_19", 0 0, L_0000023ff9c24710;  1 drivers
v0000023ff9bee390_0 .net *"_ivl_2", 25 0, L_0000023ff9c245d0;  1 drivers
v0000023ff9bee250_0 .net *"_ivl_21", 0 0, L_0000023ff9c25390;  1 drivers
v0000023ff9bee070_0 .net *"_ivl_25", 4 0, L_0000023ff9c23090;  1 drivers
L_0000023ff9c40ea8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000023ff9bee110_0 .net/2u *"_ivl_26", 4 0, L_0000023ff9c40ea8;  1 drivers
v0000023ff9bef6f0_0 .net *"_ivl_31", 14 0, L_0000023ff9c231d0;  1 drivers
v0000023ff9bee4d0_0 .net *"_ivl_33", 14 0, L_0000023ff9c24e90;  1 drivers
v0000023ff9bee570_0 .net *"_ivl_36", 4 0, L_0000023ff9c24350;  1 drivers
v0000023ff9bef3d0_0 .net *"_ivl_4", 25 0, L_0000023ff9c24530;  1 drivers
v0000023ff9bef790_0 .net *"_ivl_40", 14 0, L_0000023ff9c23a90;  1 drivers
L_0000023ff9c40e60 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023ff9bee610_0 .net *"_ivl_7", 14 0, L_0000023ff9c40e60;  1 drivers
v0000023ff9beeed0_0 .net *"_ivl_8", 25 0, L_0000023ff9c24670;  1 drivers
v0000023ff9bef650_0 .net "shifts", 4 0, L_0000023ff9c247b0;  1 drivers
L_0000023ff9c245d0 .concat [ 15 11 0 0], L_0000023ff9c40e18, L_0000023ff9c239f0;
L_0000023ff9c24530 .concat [ 11 15 0 0], L_0000023ff9c23590, L_0000023ff9c40e60;
L_0000023ff9c24670 .arith/div 26, L_0000023ff9c245d0, L_0000023ff9c24530;
L_0000023ff9c25610 .part L_0000023ff9c24670, 0, 25;
L_0000023ff9c257f0 .part L_0000023ff9c25610, 0, 17;
L_0000023ff9c24c10 .part L_0000023ff9c257f0, 16, 1;
L_0000023ff9c24df0 .reduce/nor L_0000023ff9c24c10;
L_0000023ff9c24710 .part L_0000023ff9c257f0, 15, 1;
L_0000023ff9c25390 .reduce/nor L_0000023ff9c24710;
L_0000023ff9c23090 .ufunc/vec4 TD_tb_alu_bin.DUT.U_DIV.div.first_one_div, 5, L_0000023ff9c257f0 (v0000023ff9bed3f0_0) S_0000023ff9be2440;
L_0000023ff9c247b0 .functor MUXZ 5, L_0000023ff9c40ea8, L_0000023ff9c23090, L_0000023ff9ccfba0, C4<>;
L_0000023ff9c231d0 .part L_0000023ff9c257f0, 1, 15;
L_0000023ff9c24e90 .part L_0000023ff9c257f0, 0, 15;
L_0000023ff9c23db0 .functor MUXZ 15, L_0000023ff9c24e90, L_0000023ff9c231d0, L_0000023ff9c24c10, C4<>;
L_0000023ff9c24350 .arith/sub 5, L_0000023ff9c24490, L_0000023ff9c247b0;
L_0000023ff9c24850 .functor MUXZ 5, L_0000023ff9c24350, L_0000023ff9c24490, L_0000023ff9c24c10, C4<>;
L_0000023ff9c23a90 .shift/r 15, L_0000023ff9c23db0, L_0000023ff9c247b0;
L_0000023ff9c248f0 .functor MUXZ 15, L_0000023ff9c23a90, L_0000023ff9c23db0, L_0000023ff9c24c10, C4<>;
S_0000023ff9be2440 .scope function.vec4.s5, "first_one_div" "first_one_div" 6 30, 6 30 0, S_0000023ff9be2760;
 .timescale -9 -12;
v0000023ff9bed3f0_0 .var "bits", 16 0;
; Variable first_one_div is vec4 return value of scope S_0000023ff9be2440
v0000023ff9beda30_0 .var "found", 0 0;
v0000023ff9bede90_0 .var/i "idx", 31 0;
TD_tb_alu_bin.DUT.U_DIV.div.first_one_div ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023ff9beda30_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to first_one_div (store_vec4_to_lval)
    %pushi/vec4 14, 0, 32;
    %store/vec4 v0000023ff9bede90_0, 0, 32;
T_1.4 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000023ff9bede90_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0000023ff9beda30_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_1.5, 8;
    %load/vec4 v0000023ff9bed3f0_0;
    %load/vec4 v0000023ff9bede90_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0000023ff9bede90_0;
    %sub;
    %pad/s 5;
    %ret/vec4 0, 0, 5;  Assign to first_one_div (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023ff9beda30_0, 0, 1;
T_1.6 ;
    %load/vec4 v0000023ff9bede90_0;
    %subi 1, 0, 32;
    %store/vec4 v0000023ff9bede90_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %end;
S_0000023ff9be3d40 .scope module, "rounder" "RoundNearestEven" 6 65, 7 22 0, S_0000023ff9be2760;
 .timescale -9 -12;
    .port_info 0 /INPUT 15 "ms";
    .port_info 1 /INPUT 5 "exp";
    .port_info 2 /OUTPUT 10 "ms_round";
    .port_info 3 /OUTPUT 5 "exp_round";
L_0000023ff9cd0a10 .functor NOT 1, L_0000023ff9c24170, C4<0>, C4<0>, C4<0>;
L_0000023ff9cd0e00 .functor OR 1, L_0000023ff9c23b30, L_0000023ff9c24a30, C4<0>, C4<0>;
L_0000023ff9cd0380 .functor AND 1, L_0000023ff9c256b0, L_0000023ff9cd0e00, C4<1>, C4<1>;
v0000023ff9bec090_0 .net *"_ivl_11", 0 0, L_0000023ff9c24170;  1 drivers
v0000023ff9bec310_0 .net *"_ivl_15", 9 0, L_0000023ff9c24990;  1 drivers
v0000023ff9becdb0_0 .net *"_ivl_16", 10 0, L_0000023ff9c23bd0;  1 drivers
L_0000023ff9c40f38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023ff9bec6d0_0 .net *"_ivl_19", 0 0, L_0000023ff9c40f38;  1 drivers
L_0000023ff9c40ef0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023ff9bedf30_0 .net/2u *"_ivl_2", 0 0, L_0000023ff9c40ef0;  1 drivers
v0000023ff9bed030_0 .net *"_ivl_21", 0 0, L_0000023ff9c24a30;  1 drivers
v0000023ff9beb7d0_0 .net *"_ivl_23", 0 0, L_0000023ff9cd0e00;  1 drivers
v0000023ff9bed530_0 .net *"_ivl_25", 0 0, L_0000023ff9cd0380;  1 drivers
L_0000023ff9c40f80 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v0000023ff9bec3b0_0 .net/2u *"_ivl_26", 10 0, L_0000023ff9c40f80;  1 drivers
L_0000023ff9c40fc8 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0000023ff9bec450_0 .net/2u *"_ivl_28", 10 0, L_0000023ff9c40fc8;  1 drivers
v0000023ff9bed170_0 .net *"_ivl_30", 10 0, L_0000023ff9c23950;  1 drivers
v0000023ff9bed710_0 .net *"_ivl_37", 0 0, L_0000023ff9c23310;  1 drivers
v0000023ff9bec810_0 .net *"_ivl_38", 4 0, L_0000023ff9c24ad0;  1 drivers
L_0000023ff9c41010 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000023ff9bed850_0 .net *"_ivl_41", 3 0, L_0000023ff9c41010;  1 drivers
v0000023ff9bed8f0_0 .net *"_ivl_5", 3 0, L_0000023ff9c23130;  1 drivers
v0000023ff9bef330_0 .net *"_ivl_6", 4 0, L_0000023ff9c252f0;  1 drivers
v0000023ff9bef150_0 .net "boolean", 0 0, L_0000023ff9c23b30;  1 drivers
v0000023ff9bf0690_0 .net "exp", 4 0, L_0000023ff9c24850;  alias, 1 drivers
v0000023ff9bf04b0_0 .net "exp_round", 4 0, L_0000023ff9c233b0;  alias, 1 drivers
v0000023ff9bf02d0_0 .net "guard", 0 0, L_0000023ff9c256b0;  1 drivers
v0000023ff9beea70_0 .net "is_even", 0 0, L_0000023ff9cd0a10;  1 drivers
v0000023ff9bee430_0 .net "ms", 14 0, L_0000023ff9c248f0;  alias, 1 drivers
v0000023ff9bee1b0_0 .net "ms_round", 9 0, L_0000023ff9c23270;  alias, 1 drivers
v0000023ff9bf0730_0 .net "temp", 10 0, L_0000023ff9c24fd0;  1 drivers
L_0000023ff9c256b0 .part L_0000023ff9c248f0, 4, 1;
L_0000023ff9c23130 .part L_0000023ff9c248f0, 0, 4;
L_0000023ff9c252f0 .concat [ 4 1 0 0], L_0000023ff9c23130, L_0000023ff9c40ef0;
L_0000023ff9c23b30 .ufunc/vec4 TD_tb_alu_bin.DUT.U_DIV.div.rounder.is_necesary_round, 1, L_0000023ff9c252f0 (v0000023ff9becc70_0) S_0000023ff9be3bb0;
L_0000023ff9c24170 .part L_0000023ff9c248f0, 5, 1;
L_0000023ff9c24990 .part L_0000023ff9c248f0, 5, 10;
L_0000023ff9c23bd0 .concat [ 10 1 0 0], L_0000023ff9c24990, L_0000023ff9c40f38;
L_0000023ff9c24a30 .reduce/nor L_0000023ff9cd0a10;
L_0000023ff9c23950 .functor MUXZ 11, L_0000023ff9c40fc8, L_0000023ff9c40f80, L_0000023ff9cd0380, C4<>;
L_0000023ff9c24fd0 .arith/sum 11, L_0000023ff9c23bd0, L_0000023ff9c23950;
L_0000023ff9c23270 .part L_0000023ff9c24fd0, 0, 10;
L_0000023ff9c23310 .part L_0000023ff9c24fd0, 10, 1;
L_0000023ff9c24ad0 .concat [ 1 4 0 0], L_0000023ff9c23310, L_0000023ff9c41010;
L_0000023ff9c233b0 .arith/sum 5, L_0000023ff9c24850, L_0000023ff9c24ad0;
S_0000023ff9be3bb0 .scope function.vec4.s1, "is_necesary_round" "is_necesary_round" 7 29, 7 29 0, S_0000023ff9be3d40;
 .timescale -9 -12;
v0000023ff9becc70_0 .var "bits", 4 0;
v0000023ff9bebff0_0 .var/i "idx", 31 0;
; Variable is_necesary_round is vec4 return value of scope S_0000023ff9be3bb0
TD_tb_alu_bin.DUT.U_DIV.div.rounder.is_necesary_round ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to is_necesary_round (store_vec4_to_lval)
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000023ff9bebff0_0, 0, 32;
T_2.8 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000023ff9bebff0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %retload/vec4 0; Load is_necesary_round (draw_signal_vec4)
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_2.9, 8;
    %load/vec4 v0000023ff9becc70_0;
    %load/vec4 v0000023ff9bebff0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to is_necesary_round (store_vec4_to_lval)
T_2.10 ;
    %load/vec4 v0000023ff9bebff0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000023ff9bebff0_0, 0, 32;
    %jmp T_2.8;
T_2.9 ;
    %end;
S_0000023ff9be2120 .scope module, "U_MUL" "ProductHP" 4 31, 8 129 0, S_0000023ff98b14c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "S";
    .port_info 1 /INPUT 16 "R";
    .port_info 2 /OUTPUT 16 "F";
L_0000023ff9ccf890 .functor XOR 1, L_0000023ff9c22690, L_0000023ff9c21d30, C4<0>, C4<0>;
L_0000023ff9cd0d20 .functor BUFZ 1, L_0000023ff9c21e70, C4<0>, C4<0>, C4<0>;
L_0000023ff9cd0460 .functor BUFZ 5, L_0000023ff9c20f70, C4<00000>, C4<00000>, C4<00000>;
L_0000023ff9cd05b0 .functor BUFZ 10, L_0000023ff9c21010, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0000023ff9bf2cb0_0 .net "F", 15 0, L_0000023ff9c23810;  alias, 1 drivers
v0000023ff9bf1310_0 .net "R", 15 0, v0000023ff9c2f390_0;  alias, 1 drivers
v0000023ff9bf2b70_0 .net "S", 15 0, v0000023ff9c2de50_0;  alias, 1 drivers
v0000023ff9bf1950_0 .net *"_ivl_12", 4 0, L_0000023ff9c218d0;  1 drivers
L_0000023ff9c40ab8 .functor BUFT 1, C4<01111>, C4<0>, C4<0>, C4<0>;
v0000023ff9bf2f30_0 .net/2u *"_ivl_14", 4 0, L_0000023ff9c40ab8;  1 drivers
L_0000023ff9c40b00 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000023ff9bf2490_0 .net/2s *"_ivl_20", 1 0, L_0000023ff9c40b00;  1 drivers
L_0000023ff9c40b48 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023ff9bf0b90_0 .net/2s *"_ivl_22", 1 0, L_0000023ff9c40b48;  1 drivers
v0000023ff9bf0cd0_0 .net *"_ivl_24", 1 0, L_0000023ff9c22910;  1 drivers
L_0000023ff9c40b90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000023ff9bf09b0_0 .net/2u *"_ivl_28", 0 0, L_0000023ff9c40b90;  1 drivers
L_0000023ff9c40bd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000023ff9bf11d0_0 .net/2u *"_ivl_32", 0 0, L_0000023ff9c40bd8;  1 drivers
v0000023ff9bf0eb0_0 .net *"_ivl_39", 0 0, L_0000023ff9cd0d20;  1 drivers
v0000023ff9bf1ef0_0 .net *"_ivl_43", 4 0, L_0000023ff9cd0460;  1 drivers
v0000023ff9bf27b0_0 .net *"_ivl_48", 9 0, L_0000023ff9cd05b0;  1 drivers
v0000023ff9bf1590_0 .net "boolean2", 0 0, L_0000023ff9ccf890;  1 drivers
v0000023ff9bf07d0_0 .net "e1", 4 0, L_0000023ff9c22f50;  1 drivers
v0000023ff9bf1d10_0 .net "e2", 4 0, L_0000023ff9c225f0;  1 drivers
v0000023ff9bf2210_0 .net "exp_final", 4 0, L_0000023ff9c20f70;  1 drivers
v0000023ff9bf2c10_0 .net "exp_to_use", 4 0, L_0000023ff9c227d0;  1 drivers
v0000023ff9bf0870_0 .net "m1", 9 0, L_0000023ff9c22eb0;  1 drivers
v0000023ff9bf2a30_0 .net "m2", 9 0, L_0000023ff9c20a70;  1 drivers
v0000023ff9bf1630_0 .net "m_final", 9 0, L_0000023ff9c21010;  1 drivers
v0000023ff9bf18b0_0 .net "param_m1", 10 0, L_0000023ff9c21970;  1 drivers
v0000023ff9bf2850_0 .net "param_m2", 10 0, L_0000023ff9c22870;  1 drivers
v0000023ff9bf1bd0_0 .net "s1", 0 0, L_0000023ff9c22690;  1 drivers
v0000023ff9bf1a90_0 .net "s2", 0 0, L_0000023ff9c21d30;  1 drivers
v0000023ff9bf2df0_0 .net "sign", 0 0, L_0000023ff9c21e70;  1 drivers
L_0000023ff9c22eb0 .part v0000023ff9c2de50_0, 0, 10;
L_0000023ff9c20a70 .part v0000023ff9c2f390_0, 0, 10;
L_0000023ff9c22f50 .part v0000023ff9c2de50_0, 10, 5;
L_0000023ff9c225f0 .part v0000023ff9c2f390_0, 10, 5;
L_0000023ff9c22690 .part v0000023ff9c2de50_0, 15, 1;
L_0000023ff9c21d30 .part v0000023ff9c2f390_0, 15, 1;
L_0000023ff9c218d0 .arith/sum 5, L_0000023ff9c22f50, L_0000023ff9c225f0;
L_0000023ff9c227d0 .arith/sub 5, L_0000023ff9c218d0, L_0000023ff9c40ab8;
L_0000023ff9c22910 .functor MUXZ 2, L_0000023ff9c40b48, L_0000023ff9c40b00, L_0000023ff9ccf890, C4<>;
L_0000023ff9c21e70 .part L_0000023ff9c22910, 0, 1;
L_0000023ff9c21970 .concat [ 10 1 0 0], L_0000023ff9c22eb0, L_0000023ff9c40b90;
L_0000023ff9c22870 .concat [ 10 1 0 0], L_0000023ff9c20a70, L_0000023ff9c40bd8;
L_0000023ff9c23810 .concat8 [ 10 5 1 0], L_0000023ff9cd05b0, L_0000023ff9cd0460, L_0000023ff9cd0d20;
S_0000023ff9be2da0 .scope module, "product_mantisa" "Prod" 8 155, 8 71 0, S_0000023ff9be2120;
 .timescale -9 -12;
    .port_info 0 /INPUT 11 "Sm";
    .port_info 1 /INPUT 11 "Rm";
    .port_info 2 /INPUT 5 "ExpIn";
    .port_info 3 /OUTPUT 10 "Fm";
    .port_info 4 /OUTPUT 5 "ExpOut";
L_0000023ff9cd09a0 .functor AND 1, L_0000023ff9c21a10, L_0000023ff9c20d90, C4<1>, C4<1>;
v0000023ff9bf0190_0 .net "Debe", 0 0, L_0000023ff9c22a50;  1 drivers
v0000023ff9bf0370_0 .net "ExpIn", 4 0, L_0000023ff9c227d0;  alias, 1 drivers
v0000023ff9bf16d0_0 .net "ExpOut", 4 0, L_0000023ff9c20f70;  alias, 1 drivers
v0000023ff9bf0f50_0 .net "Fm", 9 0, L_0000023ff9c21010;  alias, 1 drivers
v0000023ff9bf2030_0 .net "Fm_out", 9 0, L_0000023ff9c21f10;  1 drivers
v0000023ff9bf1450_0 .net "Result", 21 0, L_0000023ff9c20ed0;  1 drivers
v0000023ff9bf2350_0 .net "Rm", 10 0, L_0000023ff9c22870;  alias, 1 drivers
v0000023ff9bf1e50_0 .net "ShiftCondition", 0 0, L_0000023ff9cd09a0;  1 drivers
v0000023ff9bf25d0_0 .net "Sm", 10 0, L_0000023ff9c21970;  alias, 1 drivers
v0000023ff9bf0d70_0 .net *"_ivl_0", 21 0, L_0000023ff9c20c50;  1 drivers
v0000023ff9bf14f0_0 .net *"_ivl_13", 0 0, L_0000023ff9c21a10;  1 drivers
v0000023ff9bf0e10_0 .net *"_ivl_15", 0 0, L_0000023ff9c20cf0;  1 drivers
v0000023ff9bf2670_0 .net *"_ivl_17", 0 0, L_0000023ff9c20d90;  1 drivers
v0000023ff9bf1c70_0 .net *"_ivl_21", 4 0, L_0000023ff9c220f0;  1 drivers
v0000023ff9bf1090_0 .net *"_ivl_23", 20 0, L_0000023ff9c21ab0;  1 drivers
L_0000023ff9c40cb0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000023ff9bf1270_0 .net/2u *"_ivl_24", 4 0, L_0000023ff9c40cb0;  1 drivers
v0000023ff9bf2e90_0 .net *"_ivl_29", 9 0, L_0000023ff9c21b50;  1 drivers
L_0000023ff9c40c20 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0000023ff9bf23f0_0 .net *"_ivl_3", 10 0, L_0000023ff9c40c20;  1 drivers
v0000023ff9bf13b0_0 .net *"_ivl_31", 9 0, L_0000023ff9c20930;  1 drivers
L_0000023ff9c40cf8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0000023ff9bf22b0_0 .net/2u *"_ivl_34", 4 0, L_0000023ff9c40cf8;  1 drivers
v0000023ff9bf1810_0 .net *"_ivl_36", 4 0, L_0000023ff9c21fb0;  1 drivers
v0000023ff9bf20d0_0 .net *"_ivl_38", 4 0, L_0000023ff9c20b10;  1 drivers
v0000023ff9bf1130_0 .net *"_ivl_4", 21 0, L_0000023ff9c22ff0;  1 drivers
v0000023ff9bf0c30_0 .net *"_ivl_42", 9 0, L_0000023ff9c22050;  1 drivers
L_0000023ff9c40c68 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0000023ff9bf2710_0 .net *"_ivl_7", 10 0, L_0000023ff9c40c68;  1 drivers
v0000023ff9bf0ff0_0 .net "shifts", 4 0, L_0000023ff9c20890;  1 drivers
L_0000023ff9c20c50 .concat [ 11 11 0 0], L_0000023ff9c21970, L_0000023ff9c40c20;
L_0000023ff9c22ff0 .concat [ 11 11 0 0], L_0000023ff9c22870, L_0000023ff9c40c68;
L_0000023ff9c20ed0 .arith/mult 22, L_0000023ff9c20c50, L_0000023ff9c22ff0;
L_0000023ff9c22a50 .part L_0000023ff9c20ed0, 21, 1;
L_0000023ff9c21a10 .reduce/nor L_0000023ff9c22a50;
L_0000023ff9c20cf0 .part L_0000023ff9c20ed0, 20, 1;
L_0000023ff9c20d90 .reduce/nor L_0000023ff9c20cf0;
L_0000023ff9c220f0 .ufunc/vec4 TD_tb_alu_bin.DUT.U_MUL.product_mantisa.first_one, 5, L_0000023ff9c21ab0 (v0000023ff9befdd0_0) S_0000023ff9be2c10;
L_0000023ff9c21ab0 .part L_0000023ff9c20ed0, 0, 21;
L_0000023ff9c20890 .functor MUXZ 5, L_0000023ff9c40cb0, L_0000023ff9c220f0, L_0000023ff9cd09a0, C4<>;
L_0000023ff9c21b50 .part L_0000023ff9c20ed0, 11, 10;
L_0000023ff9c20930 .part L_0000023ff9c20ed0, 10, 10;
L_0000023ff9c21f10 .functor MUXZ 10, L_0000023ff9c20930, L_0000023ff9c21b50, L_0000023ff9c22a50, C4<>;
L_0000023ff9c21fb0 .arith/sum 5, L_0000023ff9c227d0, L_0000023ff9c40cf8;
L_0000023ff9c20b10 .arith/sub 5, L_0000023ff9c227d0, L_0000023ff9c20890;
L_0000023ff9c20f70 .functor MUXZ 5, L_0000023ff9c20b10, L_0000023ff9c21fb0, L_0000023ff9c22a50, C4<>;
L_0000023ff9c22050 .shift/r 10, L_0000023ff9c21f10, L_0000023ff9c20890;
L_0000023ff9c21010 .functor MUXZ 10, L_0000023ff9c22050, L_0000023ff9c21f10, L_0000023ff9c22a50, C4<>;
S_0000023ff9be2c10 .scope function.vec4.s5, "first_one" "first_one" 8 80, 8 80 0, S_0000023ff9be2da0;
 .timescale -9 -12;
v0000023ff9befdd0_0 .var "bits", 20 0;
; Variable first_one is vec4 return value of scope S_0000023ff9be2c10
v0000023ff9bf0050_0 .var "found", 0 0;
v0000023ff9bf00f0_0 .var/i "idx", 31 0;
TD_tb_alu_bin.DUT.U_MUL.product_mantisa.first_one ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023ff9bf0050_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to first_one (store_vec4_to_lval)
    %pushi/vec4 18, 0, 32;
    %store/vec4 v0000023ff9bf00f0_0, 0, 32;
T_3.12 ;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v0000023ff9bf00f0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0000023ff9bf0050_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_3.13, 8;
    %load/vec4 v0000023ff9befdd0_0;
    %load/vec4 v0000023ff9bf00f0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %pushi/vec4 20, 0, 32;
    %load/vec4 v0000023ff9bf00f0_0;
    %sub;
    %pad/s 5;
    %ret/vec4 0, 0, 5;  Assign to first_one (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023ff9bf0050_0, 0, 1;
T_3.14 ;
    %load/vec4 v0000023ff9bf00f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000023ff9bf00f0_0, 0, 32;
    %jmp T_3.12;
T_3.13 ;
    %end;
S_0000023ff9be3250 .scope module, "U_SUB" "Suma16Bits" 4 30, 5 211 0, S_0000023ff98b14c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "S";
    .port_info 1 /INPUT 16 "R";
    .port_info 2 /OUTPUT 16 "F";
L_0000023ff9cbee80 .functor XOR 1, L_0000023ff9c382b0, L_0000023ff9c38350, C4<0>, C4<0>;
L_0000023ff9ccf580 .functor BUFZ 1, L_0000023ff9c3b410, C4<0>, C4<0>, C4<0>;
L_0000023ff9ccf6d0 .functor BUFZ 5, L_0000023ff9c3afb0, C4<00000>, C4<00000>, C4<00000>;
L_0000023ff9cd0310 .functor BUFZ 10, L_0000023ff9c229b0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0000023ff9c2ce10_0 .net "F", 15 0, L_0000023ff9c21c90;  alias, 1 drivers
v0000023ff9c2c910_0 .net "R", 15 0, L_0000023ff9c21790;  1 drivers
v0000023ff9c2acf0_0 .net "S", 15 0, v0000023ff9c2de50_0;  alias, 1 drivers
v0000023ff9c2b8d0_0 .net *"_ivl_24", 0 0, L_0000023ff9c3ae70;  1 drivers
v0000023ff9c2c9b0_0 .net *"_ivl_26", 0 0, L_0000023ff9c3b370;  1 drivers
v0000023ff9c2ae30_0 .net *"_ivl_28", 0 0, L_0000023ff9c3b7d0;  1 drivers
v0000023ff9c2aed0_0 .net *"_ivl_30", 0 0, L_0000023ff9c3af10;  1 drivers
v0000023ff9c2b290_0 .net *"_ivl_32", 0 0, L_0000023ff9c3b870;  1 drivers
v0000023ff9c2b5b0_0 .net *"_ivl_34", 0 0, L_0000023ff9c3be10;  1 drivers
v0000023ff9c2a890_0 .net *"_ivl_45", 0 0, L_0000023ff9ccf580;  1 drivers
v0000023ff9c2aa70_0 .net *"_ivl_49", 4 0, L_0000023ff9ccf6d0;  1 drivers
v0000023ff9c2ab10_0 .net *"_ivl_54", 9 0, L_0000023ff9cd0310;  1 drivers
v0000023ff9c2c2d0_0 .net "boolean1", 0 0, L_0000023ff9c38850;  1 drivers
v0000023ff9c2ac50_0 .net "boolean2", 0 0, L_0000023ff9cbee80;  1 drivers
v0000023ff9c2b330_0 .net "diff_exp1", 4 0, L_0000023ff9c38c10;  1 drivers
v0000023ff9c2ba10_0 .net "diff_exp2", 4 0, L_0000023ff9c38030;  1 drivers
v0000023ff9c2bb50_0 .net "e1", 4 0, L_0000023ff9c392f0;  1 drivers
v0000023ff9c2bd30_0 .net "e2", 4 0, L_0000023ff9c39610;  1 drivers
v0000023ff9c2bab0_0 .net "exp_aux", 4 0, L_0000023ff9c3a150;  1 drivers
v0000023ff9c2ad90_0 .net "exp_sum_add", 4 0, L_0000023ff9c3d7b0;  1 drivers
v0000023ff9c2bdd0_0 .net "exp_sum_sub", 4 0, L_0000023ff9c215b0;  1 drivers
v0000023ff9c2c4b0_0 .net "final_exp", 4 0, L_0000023ff9c3afb0;  1 drivers
v0000023ff9c2c550_0 .net "is_same_exp", 0 0, L_0000023ff9c38df0;  1 drivers
v0000023ff9c2c5f0_0 .net "m1", 9 0, L_0000023ff9c3aa10;  1 drivers
v0000023ff9c2eb70_0 .net "m1_init", 9 0, L_0000023ff9c37810;  1 drivers
v0000023ff9c2e0d0_0 .net "m1_shift", 9 0, L_0000023ff9c3b190;  1 drivers
v0000023ff9c2e8f0_0 .net "m2", 9 0, L_0000023ff9c3a970;  1 drivers
v0000023ff9c2d9f0_0 .net "m2_init", 9 0, L_0000023ff9c38170;  1 drivers
v0000023ff9c2d4f0_0 .net "m2_shift", 9 0, L_0000023ff9c39ed0;  1 drivers
v0000023ff9c2ead0_0 .net "op_sum", 9 0, L_0000023ff9c229b0;  1 drivers
v0000023ff9c2e530_0 .net "op_sum_add", 9 0, L_0000023ff9c3c770;  1 drivers
v0000023ff9c2ef30_0 .net "op_sum_sub", 9 0, L_0000023ff9c22730;  1 drivers
v0000023ff9c2d8b0_0 .net "s1", 0 0, L_0000023ff9c382b0;  1 drivers
v0000023ff9c2d130_0 .net "s2", 0 0, L_0000023ff9c38350;  1 drivers
v0000023ff9c2efd0_0 .net "sign", 0 0, L_0000023ff9c3b410;  1 drivers
L_0000023ff9c37810 .part v0000023ff9c2de50_0, 0, 10;
L_0000023ff9c38170 .part L_0000023ff9c21790, 0, 10;
L_0000023ff9c392f0 .part v0000023ff9c2de50_0, 10, 5;
L_0000023ff9c39610 .part L_0000023ff9c21790, 10, 5;
L_0000023ff9c382b0 .part v0000023ff9c2de50_0, 15, 1;
L_0000023ff9c38350 .part L_0000023ff9c21790, 15, 1;
L_0000023ff9c38850 .cmp/gt 5, L_0000023ff9c392f0, L_0000023ff9c39610;
L_0000023ff9c38df0 .cmp/eq 5, L_0000023ff9c392f0, L_0000023ff9c39610;
L_0000023ff9c3a970 .functor MUXZ 10, L_0000023ff9c38170, L_0000023ff9c39ed0, L_0000023ff9c38850, C4<>;
L_0000023ff9c3aa10 .functor MUXZ 10, L_0000023ff9c3b190, L_0000023ff9c37810, L_0000023ff9c38850, C4<>;
L_0000023ff9c3a150 .functor MUXZ 5, L_0000023ff9c39610, L_0000023ff9c392f0, L_0000023ff9c38850, C4<>;
L_0000023ff9c3ae70 .cmp/gt 5, L_0000023ff9c392f0, L_0000023ff9c39610;
L_0000023ff9c3b370 .cmp/gt 5, L_0000023ff9c39610, L_0000023ff9c392f0;
L_0000023ff9c3b7d0 .cmp/ge 10, L_0000023ff9c3aa10, L_0000023ff9c3a970;
L_0000023ff9c3af10 .functor MUXZ 1, L_0000023ff9c38350, L_0000023ff9c382b0, L_0000023ff9c3b7d0, C4<>;
L_0000023ff9c3b870 .functor MUXZ 1, L_0000023ff9c3af10, L_0000023ff9c38350, L_0000023ff9c3b370, C4<>;
L_0000023ff9c3be10 .functor MUXZ 1, L_0000023ff9c3b870, L_0000023ff9c382b0, L_0000023ff9c3ae70, C4<>;
L_0000023ff9c3b410 .functor MUXZ 1, L_0000023ff9c382b0, L_0000023ff9c3be10, L_0000023ff9cbee80, C4<>;
L_0000023ff9c229b0 .functor MUXZ 10, L_0000023ff9c3c770, L_0000023ff9c22730, L_0000023ff9cbee80, C4<>;
L_0000023ff9c3afb0 .functor MUXZ 5, L_0000023ff9c3d7b0, L_0000023ff9c215b0, L_0000023ff9cbee80, C4<>;
L_0000023ff9c21c90 .concat8 [ 10 5 1 0], L_0000023ff9cd0310, L_0000023ff9ccf6d0, L_0000023ff9ccf580;
S_0000023ff9be33e0 .scope module, "mshift1" "right_shift_pf_sum" 5 242, 5 85 0, S_0000023ff9be3250;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "mantisa";
    .port_info 1 /INPUT 1 "is_same_exp";
    .port_info 2 /INPUT 5 "shifts";
    .port_info 3 /OUTPUT 10 "F";
v0000023ff9be4250_0 .net "F", 9 0, L_0000023ff9c3b190;  alias, 1 drivers
L_0000023ff9c405f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000023ff9be42f0_0 .net/2u *"_ivl_0", 0 0, L_0000023ff9c405f0;  1 drivers
L_0000023ff9c40710 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023ff9be5b50_0 .net/2u *"_ivl_10", 31 0, L_0000023ff9c40710;  1 drivers
v0000023ff9be50b0_0 .net *"_ivl_12", 0 0, L_0000023ff9c39930;  1 drivers
v0000023ff9be5ab0_0 .net *"_ivl_14", 9 0, L_0000023ff9c3a0b0;  1 drivers
v0000023ff9be51f0_0 .net *"_ivl_3", 8 0, L_0000023ff9c3add0;  1 drivers
v0000023ff9be4930_0 .net *"_ivl_6", 31 0, L_0000023ff9c3b2d0;  1 drivers
L_0000023ff9c406c8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023ff9be5fb0_0 .net *"_ivl_9", 26 0, L_0000023ff9c406c8;  1 drivers
v0000023ff9be5bf0_0 .net "aux_shifts", 4 0, L_0000023ff9c3bff0;  1 drivers
v0000023ff9be4bb0_0 .net "e1", 9 0, L_0000023ff9c3a1f0;  1 drivers
v0000023ff9be5790_0 .net "is_same_exp", 0 0, L_0000023ff9c38df0;  alias, 1 drivers
v0000023ff9be5150_0 .net "mantisa", 9 0, L_0000023ff9c37810;  alias, 1 drivers
v0000023ff9be4430_0 .net "shifts", 4 0, L_0000023ff9c38030;  alias, 1 drivers
L_0000023ff9c3add0 .part L_0000023ff9c37810, 1, 9;
L_0000023ff9c3a1f0 .concat [ 9 1 0 0], L_0000023ff9c3add0, L_0000023ff9c405f0;
L_0000023ff9c3b2d0 .concat [ 5 27 0 0], L_0000023ff9c38030, L_0000023ff9c406c8;
L_0000023ff9c39930 .cmp/gt 32, L_0000023ff9c3b2d0, L_0000023ff9c40710;
L_0000023ff9c3a0b0 .shift/r 10, L_0000023ff9c3a1f0, L_0000023ff9c3bff0;
L_0000023ff9c3b190 .functor MUXZ 10, L_0000023ff9c37810, L_0000023ff9c3a0b0, L_0000023ff9c39930, C4<>;
S_0000023ff9be3570 .scope module, "sub_shift" "restar_1_bit_expo_sum" 5 94, 5 79 0, S_0000023ff9be33e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "exp";
    .port_info 1 /OUTPUT 5 "F";
v0000023ff9be65f0_0 .net "F", 4 0, L_0000023ff9c3bff0;  alias, 1 drivers
v0000023ff9be5f10_0 .net "exp", 4 0, L_0000023ff9c38030;  alias, 1 drivers
S_0000023ff9be3a20 .scope module, "sub_exp" "RestaExp_sum" 5 82, 5 41 0, S_0000023ff9be3570;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "S";
    .port_info 1 /INPUT 5 "R";
    .port_info 2 /OUTPUT 5 "F";
v0000023ff9be47f0_0 .net "Debe", 5 0, L_0000023ff9c39890;  1 drivers
v0000023ff9be64b0_0 .net "F", 4 0, L_0000023ff9c3bff0;  alias, 1 drivers
L_0000023ff9c40680 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0000023ff9be4070_0 .net "R", 4 0, L_0000023ff9c40680;  1 drivers
v0000023ff9be5830_0 .net "S", 4 0, L_0000023ff9c38030;  alias, 1 drivers
L_0000023ff9c40638 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023ff9be5dd0_0 .net/2u *"_ivl_39", 0 0, L_0000023ff9c40638;  1 drivers
L_0000023ff9c3b550 .part L_0000023ff9c38030, 0, 1;
L_0000023ff9c3a510 .part L_0000023ff9c40680, 0, 1;
L_0000023ff9c3baf0 .part L_0000023ff9c39890, 0, 1;
L_0000023ff9c3aab0 .part L_0000023ff9c38030, 1, 1;
L_0000023ff9c39cf0 .part L_0000023ff9c40680, 1, 1;
L_0000023ff9c3a290 .part L_0000023ff9c39890, 1, 1;
L_0000023ff9c3bb90 .part L_0000023ff9c38030, 2, 1;
L_0000023ff9c3a5b0 .part L_0000023ff9c40680, 2, 1;
L_0000023ff9c39bb0 .part L_0000023ff9c39890, 2, 1;
L_0000023ff9c3b730 .part L_0000023ff9c38030, 3, 1;
L_0000023ff9c3a330 .part L_0000023ff9c40680, 3, 1;
L_0000023ff9c39b10 .part L_0000023ff9c39890, 3, 1;
L_0000023ff9c39d90 .part L_0000023ff9c38030, 4, 1;
L_0000023ff9c39a70 .part L_0000023ff9c40680, 4, 1;
L_0000023ff9c3ad30 .part L_0000023ff9c39890, 4, 1;
LS_0000023ff9c3bff0_0_0 .concat8 [ 1 1 1 1], L_0000023ff9cc5780, L_0000023ff9cc52b0, L_0000023ff9cc57f0, L_0000023ff9cc5240;
LS_0000023ff9c3bff0_0_4 .concat8 [ 1 0 0 0], L_0000023ff9cbe9b0;
L_0000023ff9c3bff0 .concat8 [ 4 1 0 0], LS_0000023ff9c3bff0_0_0, LS_0000023ff9c3bff0_0_4;
LS_0000023ff9c39890_0_0 .concat8 [ 1 1 1 1], L_0000023ff9c40638, L_0000023ff9cc4f30, L_0000023ff9cc56a0, L_0000023ff9cc5630;
LS_0000023ff9c39890_0_4 .concat8 [ 1 1 0 0], L_0000023ff9cc5940, L_0000023ff9cbf740;
L_0000023ff9c39890 .concat8 [ 4 2 0 0], LS_0000023ff9c39890_0_0, LS_0000023ff9c39890_0_4;
S_0000023ff9be1f90 .scope generate, "genblk1[0]" "genblk1[0]" 5 50, 5 50 0, S_0000023ff9be3a20;
 .timescale -9 -12;
P_0000023ff9aef970 .param/l "i" 0 5 50, +C4<00>;
S_0000023ff9bf42d0 .scope module, "sub_i" "FullSub_add" 5 51, 5 32 0, S_0000023ff9be1f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cc4b40 .functor NOT 1, L_0000023ff9c3b550, C4<0>, C4<0>, C4<0>;
L_0000023ff9cc4bb0 .functor AND 1, L_0000023ff9cc4b40, L_0000023ff9c3a510, C4<1>, C4<1>;
L_0000023ff9cc34f0 .functor NOT 1, L_0000023ff9c3b550, C4<0>, C4<0>, C4<0>;
L_0000023ff9cc4c20 .functor AND 1, L_0000023ff9cc34f0, L_0000023ff9c3baf0, C4<1>, C4<1>;
L_0000023ff9cc4e50 .functor OR 1, L_0000023ff9cc4bb0, L_0000023ff9cc4c20, C4<0>, C4<0>;
L_0000023ff9cc4ec0 .functor AND 1, L_0000023ff9c3a510, L_0000023ff9c3baf0, C4<1>, C4<1>;
L_0000023ff9cc4f30 .functor OR 1, L_0000023ff9cc4e50, L_0000023ff9cc4ec0, C4<0>, C4<0>;
L_0000023ff9cc5e80 .functor XOR 1, L_0000023ff9c3b550, L_0000023ff9c3a510, C4<0>, C4<0>;
L_0000023ff9cc5780 .functor XOR 1, L_0000023ff9cc5e80, L_0000023ff9c3baf0, C4<0>, C4<0>;
v0000023ff9bf1770_0 .net "Debe", 0 0, L_0000023ff9cc4f30;  1 drivers
v0000023ff9bf28f0_0 .net "Din", 0 0, L_0000023ff9c3baf0;  1 drivers
v0000023ff9bf2990_0 .net "Dout", 0 0, L_0000023ff9cc5780;  1 drivers
v0000023ff9bf2d50_0 .net "Ri", 0 0, L_0000023ff9c3a510;  1 drivers
v0000023ff9bf0910_0 .net "Si", 0 0, L_0000023ff9c3b550;  1 drivers
v0000023ff9bf2ad0_0 .net *"_ivl_0", 0 0, L_0000023ff9cc4b40;  1 drivers
v0000023ff9bf2170_0 .net *"_ivl_10", 0 0, L_0000023ff9cc4ec0;  1 drivers
v0000023ff9bf0a50_0 .net *"_ivl_14", 0 0, L_0000023ff9cc5e80;  1 drivers
v0000023ff9bf19f0_0 .net *"_ivl_2", 0 0, L_0000023ff9cc4bb0;  1 drivers
v0000023ff9bf1b30_0 .net *"_ivl_4", 0 0, L_0000023ff9cc34f0;  1 drivers
v0000023ff9bf1db0_0 .net *"_ivl_6", 0 0, L_0000023ff9cc4c20;  1 drivers
v0000023ff9bf1f90_0 .net *"_ivl_8", 0 0, L_0000023ff9cc4e50;  1 drivers
S_0000023ff9bf4c30 .scope generate, "genblk1[1]" "genblk1[1]" 5 50, 5 50 0, S_0000023ff9be3a20;
 .timescale -9 -12;
P_0000023ff9aefab0 .param/l "i" 0 5 50, +C4<01>;
S_0000023ff9bf4910 .scope module, "sub_i" "FullSub_add" 5 51, 5 32 0, S_0000023ff9bf4c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cc5160 .functor NOT 1, L_0000023ff9c3aab0, C4<0>, C4<0>, C4<0>;
L_0000023ff9cc54e0 .functor AND 1, L_0000023ff9cc5160, L_0000023ff9c39cf0, C4<1>, C4<1>;
L_0000023ff9cc5c50 .functor NOT 1, L_0000023ff9c3aab0, C4<0>, C4<0>, C4<0>;
L_0000023ff9cc5cc0 .functor AND 1, L_0000023ff9cc5c50, L_0000023ff9c3a290, C4<1>, C4<1>;
L_0000023ff9cc5d30 .functor OR 1, L_0000023ff9cc54e0, L_0000023ff9cc5cc0, C4<0>, C4<0>;
L_0000023ff9cc5a90 .functor AND 1, L_0000023ff9c39cf0, L_0000023ff9c3a290, C4<1>, C4<1>;
L_0000023ff9cc56a0 .functor OR 1, L_0000023ff9cc5d30, L_0000023ff9cc5a90, C4<0>, C4<0>;
L_0000023ff9cc5710 .functor XOR 1, L_0000023ff9c3aab0, L_0000023ff9c39cf0, C4<0>, C4<0>;
L_0000023ff9cc52b0 .functor XOR 1, L_0000023ff9cc5710, L_0000023ff9c3a290, C4<0>, C4<0>;
v0000023ff9bf2530_0 .net "Debe", 0 0, L_0000023ff9cc56a0;  1 drivers
v0000023ff9bf0af0_0 .net "Din", 0 0, L_0000023ff9c3a290;  1 drivers
v0000023ff9bf3e30_0 .net "Dout", 0 0, L_0000023ff9cc52b0;  1 drivers
v0000023ff9bf3610_0 .net "Ri", 0 0, L_0000023ff9c39cf0;  1 drivers
v0000023ff9bf3a70_0 .net "Si", 0 0, L_0000023ff9c3aab0;  1 drivers
v0000023ff9bf36b0_0 .net *"_ivl_0", 0 0, L_0000023ff9cc5160;  1 drivers
v0000023ff9bf3110_0 .net *"_ivl_10", 0 0, L_0000023ff9cc5a90;  1 drivers
v0000023ff9bf3750_0 .net *"_ivl_14", 0 0, L_0000023ff9cc5710;  1 drivers
v0000023ff9bf31b0_0 .net *"_ivl_2", 0 0, L_0000023ff9cc54e0;  1 drivers
v0000023ff9bf2fd0_0 .net *"_ivl_4", 0 0, L_0000023ff9cc5c50;  1 drivers
v0000023ff9bf3070_0 .net *"_ivl_6", 0 0, L_0000023ff9cc5cc0;  1 drivers
v0000023ff9bf3570_0 .net *"_ivl_8", 0 0, L_0000023ff9cc5d30;  1 drivers
S_0000023ff9bf4aa0 .scope generate, "genblk1[2]" "genblk1[2]" 5 50, 5 50 0, S_0000023ff9be3a20;
 .timescale -9 -12;
P_0000023ff9aefcb0 .param/l "i" 0 5 50, +C4<010>;
S_0000023ff9bf4780 .scope module, "sub_i" "FullSub_add" 5 51, 5 32 0, S_0000023ff9bf4aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cc5da0 .functor NOT 1, L_0000023ff9c3bb90, C4<0>, C4<0>, C4<0>;
L_0000023ff9cc5320 .functor AND 1, L_0000023ff9cc5da0, L_0000023ff9c3a5b0, C4<1>, C4<1>;
L_0000023ff9cc55c0 .functor NOT 1, L_0000023ff9c3bb90, C4<0>, C4<0>, C4<0>;
L_0000023ff9cc5550 .functor AND 1, L_0000023ff9cc55c0, L_0000023ff9c39bb0, C4<1>, C4<1>;
L_0000023ff9cc51d0 .functor OR 1, L_0000023ff9cc5320, L_0000023ff9cc5550, C4<0>, C4<0>;
L_0000023ff9cc5390 .functor AND 1, L_0000023ff9c3a5b0, L_0000023ff9c39bb0, C4<1>, C4<1>;
L_0000023ff9cc5630 .functor OR 1, L_0000023ff9cc51d0, L_0000023ff9cc5390, C4<0>, C4<0>;
L_0000023ff9cc5400 .functor XOR 1, L_0000023ff9c3bb90, L_0000023ff9c3a5b0, C4<0>, C4<0>;
L_0000023ff9cc57f0 .functor XOR 1, L_0000023ff9cc5400, L_0000023ff9c39bb0, C4<0>, C4<0>;
v0000023ff9bf3c50_0 .net "Debe", 0 0, L_0000023ff9cc5630;  1 drivers
v0000023ff9bf37f0_0 .net "Din", 0 0, L_0000023ff9c39bb0;  1 drivers
v0000023ff9bf3250_0 .net "Dout", 0 0, L_0000023ff9cc57f0;  1 drivers
v0000023ff9bf32f0_0 .net "Ri", 0 0, L_0000023ff9c3a5b0;  1 drivers
v0000023ff9bf3bb0_0 .net "Si", 0 0, L_0000023ff9c3bb90;  1 drivers
v0000023ff9bf3d90_0 .net *"_ivl_0", 0 0, L_0000023ff9cc5da0;  1 drivers
v0000023ff9bf3390_0 .net *"_ivl_10", 0 0, L_0000023ff9cc5390;  1 drivers
v0000023ff9bf3890_0 .net *"_ivl_14", 0 0, L_0000023ff9cc5400;  1 drivers
v0000023ff9bf3b10_0 .net *"_ivl_2", 0 0, L_0000023ff9cc5320;  1 drivers
v0000023ff9bf3430_0 .net *"_ivl_4", 0 0, L_0000023ff9cc55c0;  1 drivers
v0000023ff9bf3930_0 .net *"_ivl_6", 0 0, L_0000023ff9cc5550;  1 drivers
v0000023ff9bf39d0_0 .net *"_ivl_8", 0 0, L_0000023ff9cc51d0;  1 drivers
S_0000023ff9bf4dc0 .scope generate, "genblk1[3]" "genblk1[3]" 5 50, 5 50 0, S_0000023ff9be3a20;
 .timescale -9 -12;
P_0000023ff9aef9b0 .param/l "i" 0 5 50, +C4<011>;
S_0000023ff9bf4f50 .scope module, "sub_i" "FullSub_add" 5 51, 5 32 0, S_0000023ff9bf4dc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cc5860 .functor NOT 1, L_0000023ff9c3b730, C4<0>, C4<0>, C4<0>;
L_0000023ff9cc5470 .functor AND 1, L_0000023ff9cc5860, L_0000023ff9c3a330, C4<1>, C4<1>;
L_0000023ff9cc5a20 .functor NOT 1, L_0000023ff9c3b730, C4<0>, C4<0>, C4<0>;
L_0000023ff9cc58d0 .functor AND 1, L_0000023ff9cc5a20, L_0000023ff9c39b10, C4<1>, C4<1>;
L_0000023ff9cc5e10 .functor OR 1, L_0000023ff9cc5470, L_0000023ff9cc58d0, C4<0>, C4<0>;
L_0000023ff9cc5ef0 .functor AND 1, L_0000023ff9c3a330, L_0000023ff9c39b10, C4<1>, C4<1>;
L_0000023ff9cc5940 .functor OR 1, L_0000023ff9cc5e10, L_0000023ff9cc5ef0, C4<0>, C4<0>;
L_0000023ff9cc59b0 .functor XOR 1, L_0000023ff9c3b730, L_0000023ff9c3a330, C4<0>, C4<0>;
L_0000023ff9cc5240 .functor XOR 1, L_0000023ff9cc59b0, L_0000023ff9c39b10, C4<0>, C4<0>;
v0000023ff9bf3cf0_0 .net "Debe", 0 0, L_0000023ff9cc5940;  1 drivers
v0000023ff9bf34d0_0 .net "Din", 0 0, L_0000023ff9c39b10;  1 drivers
v0000023ff9be6690_0 .net "Dout", 0 0, L_0000023ff9cc5240;  1 drivers
v0000023ff9be6190_0 .net "Ri", 0 0, L_0000023ff9c3a330;  1 drivers
v0000023ff9be6230_0 .net "Si", 0 0, L_0000023ff9c3b730;  1 drivers
v0000023ff9be4890_0 .net *"_ivl_0", 0 0, L_0000023ff9cc5860;  1 drivers
v0000023ff9be58d0_0 .net *"_ivl_10", 0 0, L_0000023ff9cc5ef0;  1 drivers
v0000023ff9be4110_0 .net *"_ivl_14", 0 0, L_0000023ff9cc59b0;  1 drivers
v0000023ff9be5970_0 .net *"_ivl_2", 0 0, L_0000023ff9cc5470;  1 drivers
v0000023ff9be5a10_0 .net *"_ivl_4", 0 0, L_0000023ff9cc5a20;  1 drivers
v0000023ff9be4750_0 .net *"_ivl_6", 0 0, L_0000023ff9cc58d0;  1 drivers
v0000023ff9be6730_0 .net *"_ivl_8", 0 0, L_0000023ff9cc5e10;  1 drivers
S_0000023ff9bf5270 .scope generate, "genblk1[4]" "genblk1[4]" 5 50, 5 50 0, S_0000023ff9be3a20;
 .timescale -9 -12;
P_0000023ff9af0570 .param/l "i" 0 5 50, +C4<0100>;
S_0000023ff9bf58b0 .scope module, "sub_i" "FullSub_add" 5 51, 5 32 0, S_0000023ff9bf5270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cc5b00 .functor NOT 1, L_0000023ff9c39d90, C4<0>, C4<0>, C4<0>;
L_0000023ff9cc5b70 .functor AND 1, L_0000023ff9cc5b00, L_0000023ff9c39a70, C4<1>, C4<1>;
L_0000023ff9cc5be0 .functor NOT 1, L_0000023ff9c39d90, C4<0>, C4<0>, C4<0>;
L_0000023ff9cc5fd0 .functor AND 1, L_0000023ff9cc5be0, L_0000023ff9c3ad30, C4<1>, C4<1>;
L_0000023ff9cc50f0 .functor OR 1, L_0000023ff9cc5b70, L_0000023ff9cc5fd0, C4<0>, C4<0>;
L_0000023ff9cbe8d0 .functor AND 1, L_0000023ff9c39a70, L_0000023ff9c3ad30, C4<1>, C4<1>;
L_0000023ff9cbf740 .functor OR 1, L_0000023ff9cc50f0, L_0000023ff9cbe8d0, C4<0>, C4<0>;
L_0000023ff9cbf9e0 .functor XOR 1, L_0000023ff9c39d90, L_0000023ff9c39a70, C4<0>, C4<0>;
L_0000023ff9cbe9b0 .functor XOR 1, L_0000023ff9cbf9e0, L_0000023ff9c3ad30, C4<0>, C4<0>;
v0000023ff9be62d0_0 .net "Debe", 0 0, L_0000023ff9cbf740;  1 drivers
v0000023ff9be5c90_0 .net "Din", 0 0, L_0000023ff9c3ad30;  1 drivers
v0000023ff9be5d30_0 .net "Dout", 0 0, L_0000023ff9cbe9b0;  1 drivers
v0000023ff9be5330_0 .net "Ri", 0 0, L_0000023ff9c39a70;  1 drivers
v0000023ff9be5e70_0 .net "Si", 0 0, L_0000023ff9c39d90;  1 drivers
v0000023ff9be41b0_0 .net *"_ivl_0", 0 0, L_0000023ff9cc5b00;  1 drivers
v0000023ff9be44d0_0 .net *"_ivl_10", 0 0, L_0000023ff9cbe8d0;  1 drivers
v0000023ff9be6370_0 .net *"_ivl_14", 0 0, L_0000023ff9cbf9e0;  1 drivers
v0000023ff9be3fd0_0 .net *"_ivl_2", 0 0, L_0000023ff9cc5b70;  1 drivers
v0000023ff9be6550_0 .net *"_ivl_4", 0 0, L_0000023ff9cc5be0;  1 drivers
v0000023ff9be6410_0 .net *"_ivl_6", 0 0, L_0000023ff9cc5fd0;  1 drivers
v0000023ff9be53d0_0 .net *"_ivl_8", 0 0, L_0000023ff9cc50f0;  1 drivers
S_0000023ff9bf4460 .scope module, "mshift2" "right_shift_pf_sum" 5 243, 5 85 0, S_0000023ff9be3250;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "mantisa";
    .port_info 1 /INPUT 1 "is_same_exp";
    .port_info 2 /INPUT 5 "shifts";
    .port_info 3 /OUTPUT 10 "F";
v0000023ff9be7f90_0 .net "F", 9 0, L_0000023ff9c39ed0;  alias, 1 drivers
L_0000023ff9c40758 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000023ff9be8530_0 .net/2u *"_ivl_0", 0 0, L_0000023ff9c40758;  1 drivers
L_0000023ff9c40878 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023ff9be6eb0_0 .net/2u *"_ivl_10", 31 0, L_0000023ff9c40878;  1 drivers
v0000023ff9be7310_0 .net *"_ivl_12", 0 0, L_0000023ff9c3bd70;  1 drivers
v0000023ff9be83f0_0 .net *"_ivl_14", 9 0, L_0000023ff9c3a470;  1 drivers
v0000023ff9be7810_0 .net *"_ivl_3", 8 0, L_0000023ff9c3b230;  1 drivers
v0000023ff9be8210_0 .net *"_ivl_6", 31 0, L_0000023ff9c3a830;  1 drivers
L_0000023ff9c40830 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023ff9be67d0_0 .net *"_ivl_9", 26 0, L_0000023ff9c40830;  1 drivers
v0000023ff9be76d0_0 .net "aux_shifts", 4 0, L_0000023ff9c3b050;  1 drivers
v0000023ff9be69b0_0 .net "e1", 9 0, L_0000023ff9c3a010;  1 drivers
v0000023ff9be6a50_0 .net "is_same_exp", 0 0, L_0000023ff9c38df0;  alias, 1 drivers
v0000023ff9be7a90_0 .net "mantisa", 9 0, L_0000023ff9c38170;  alias, 1 drivers
v0000023ff9be6ff0_0 .net "shifts", 4 0, L_0000023ff9c38c10;  alias, 1 drivers
L_0000023ff9c3b230 .part L_0000023ff9c38170, 1, 9;
L_0000023ff9c3a010 .concat [ 9 1 0 0], L_0000023ff9c3b230, L_0000023ff9c40758;
L_0000023ff9c3a830 .concat [ 5 27 0 0], L_0000023ff9c38c10, L_0000023ff9c40830;
L_0000023ff9c3bd70 .cmp/gt 32, L_0000023ff9c3a830, L_0000023ff9c40878;
L_0000023ff9c3a470 .shift/r 10, L_0000023ff9c3a010, L_0000023ff9c3b050;
L_0000023ff9c39ed0 .functor MUXZ 10, L_0000023ff9c38170, L_0000023ff9c3a470, L_0000023ff9c3bd70, C4<>;
S_0000023ff9bf5d60 .scope module, "sub_shift" "restar_1_bit_expo_sum" 5 94, 5 79 0, S_0000023ff9bf4460;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "exp";
    .port_info 1 /OUTPUT 5 "F";
v0000023ff9be7ef0_0 .net "F", 4 0, L_0000023ff9c3b050;  alias, 1 drivers
v0000023ff9be6f50_0 .net "exp", 4 0, L_0000023ff9c38c10;  alias, 1 drivers
S_0000023ff9bf5a40 .scope module, "sub_exp" "RestaExp_sum" 5 82, 5 41 0, S_0000023ff9bf5d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "S";
    .port_info 1 /INPUT 5 "R";
    .port_info 2 /OUTPUT 5 "F";
v0000023ff9be8f30_0 .net "Debe", 5 0, L_0000023ff9c39f70;  1 drivers
v0000023ff9be6d70_0 .net "F", 4 0, L_0000023ff9c3b050;  alias, 1 drivers
L_0000023ff9c407e8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0000023ff9be8ad0_0 .net "R", 4 0, L_0000023ff9c407e8;  1 drivers
v0000023ff9be8350_0 .net "S", 4 0, L_0000023ff9c38c10;  alias, 1 drivers
L_0000023ff9c407a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023ff9be7590_0 .net/2u *"_ivl_39", 0 0, L_0000023ff9c407a0;  1 drivers
L_0000023ff9c3a650 .part L_0000023ff9c38c10, 0, 1;
L_0000023ff9c3a3d0 .part L_0000023ff9c407e8, 0, 1;
L_0000023ff9c3b910 .part L_0000023ff9c39f70, 0, 1;
L_0000023ff9c3a6f0 .part L_0000023ff9c38c10, 1, 1;
L_0000023ff9c39c50 .part L_0000023ff9c407e8, 1, 1;
L_0000023ff9c3a8d0 .part L_0000023ff9c39f70, 1, 1;
L_0000023ff9c3ab50 .part L_0000023ff9c38c10, 2, 1;
L_0000023ff9c3a790 .part L_0000023ff9c407e8, 2, 1;
L_0000023ff9c3bc30 .part L_0000023ff9c39f70, 2, 1;
L_0000023ff9c3abf0 .part L_0000023ff9c38c10, 3, 1;
L_0000023ff9c399d0 .part L_0000023ff9c407e8, 3, 1;
L_0000023ff9c3bcd0 .part L_0000023ff9c39f70, 3, 1;
L_0000023ff9c3bf50 .part L_0000023ff9c38c10, 4, 1;
L_0000023ff9c39e30 .part L_0000023ff9c407e8, 4, 1;
L_0000023ff9c3ac90 .part L_0000023ff9c39f70, 4, 1;
LS_0000023ff9c3b050_0_0 .concat8 [ 1 1 1 1], L_0000023ff9cbe7f0, L_0000023ff9cbe940, L_0000023ff9cbf820, L_0000023ff9cbf900;
LS_0000023ff9c3b050_0_4 .concat8 [ 1 0 0 0], L_0000023ff9cbfc80;
L_0000023ff9c3b050 .concat8 [ 4 1 0 0], LS_0000023ff9c3b050_0_0, LS_0000023ff9c3b050_0_4;
LS_0000023ff9c39f70_0_0 .concat8 [ 1 1 1 1], L_0000023ff9c407a0, L_0000023ff9cbf6d0, L_0000023ff9cbef60, L_0000023ff9cbe240;
LS_0000023ff9c39f70_0_4 .concat8 [ 1 1 0 0], L_0000023ff9cbf040, L_0000023ff9cbe5c0;
L_0000023ff9c39f70 .concat8 [ 4 2 0 0], LS_0000023ff9c39f70_0_0, LS_0000023ff9c39f70_0_4;
S_0000023ff9bf45f0 .scope generate, "genblk1[0]" "genblk1[0]" 5 50, 5 50 0, S_0000023ff9bf5a40;
 .timescale -9 -12;
P_0000023ff9aefd30 .param/l "i" 0 5 50, +C4<00>;
S_0000023ff9bf50e0 .scope module, "sub_i" "FullSub_add" 5 51, 5 32 0, S_0000023ff9bf45f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cbf660 .functor NOT 1, L_0000023ff9c3a650, C4<0>, C4<0>, C4<0>;
L_0000023ff9cbe6a0 .functor AND 1, L_0000023ff9cbf660, L_0000023ff9c3a3d0, C4<1>, C4<1>;
L_0000023ff9cbe780 .functor NOT 1, L_0000023ff9c3a650, C4<0>, C4<0>, C4<0>;
L_0000023ff9cbeb00 .functor AND 1, L_0000023ff9cbe780, L_0000023ff9c3b910, C4<1>, C4<1>;
L_0000023ff9cbe160 .functor OR 1, L_0000023ff9cbe6a0, L_0000023ff9cbeb00, C4<0>, C4<0>;
L_0000023ff9cbe710 .functor AND 1, L_0000023ff9c3a3d0, L_0000023ff9c3b910, C4<1>, C4<1>;
L_0000023ff9cbf6d0 .functor OR 1, L_0000023ff9cbe160, L_0000023ff9cbe710, C4<0>, C4<0>;
L_0000023ff9cbe470 .functor XOR 1, L_0000023ff9c3a650, L_0000023ff9c3a3d0, C4<0>, C4<0>;
L_0000023ff9cbe7f0 .functor XOR 1, L_0000023ff9cbe470, L_0000023ff9c3b910, C4<0>, C4<0>;
v0000023ff9be4390_0 .net "Debe", 0 0, L_0000023ff9cbf6d0;  1 drivers
v0000023ff9be4570_0 .net "Din", 0 0, L_0000023ff9c3b910;  1 drivers
v0000023ff9be56f0_0 .net "Dout", 0 0, L_0000023ff9cbe7f0;  1 drivers
v0000023ff9be4610_0 .net "Ri", 0 0, L_0000023ff9c3a3d0;  1 drivers
v0000023ff9be49d0_0 .net "Si", 0 0, L_0000023ff9c3a650;  1 drivers
v0000023ff9be46b0_0 .net *"_ivl_0", 0 0, L_0000023ff9cbf660;  1 drivers
v0000023ff9be4a70_0 .net *"_ivl_10", 0 0, L_0000023ff9cbe710;  1 drivers
v0000023ff9be4b10_0 .net *"_ivl_14", 0 0, L_0000023ff9cbe470;  1 drivers
v0000023ff9be4c50_0 .net *"_ivl_2", 0 0, L_0000023ff9cbe6a0;  1 drivers
v0000023ff9be6050_0 .net *"_ivl_4", 0 0, L_0000023ff9cbe780;  1 drivers
v0000023ff9be5290_0 .net *"_ivl_6", 0 0, L_0000023ff9cbeb00;  1 drivers
v0000023ff9be4cf0_0 .net *"_ivl_8", 0 0, L_0000023ff9cbe160;  1 drivers
S_0000023ff9bf5400 .scope generate, "genblk1[1]" "genblk1[1]" 5 50, 5 50 0, S_0000023ff9bf5a40;
 .timescale -9 -12;
P_0000023ff9aef9f0 .param/l "i" 0 5 50, +C4<01>;
S_0000023ff9bf3fb0 .scope module, "sub_i" "FullSub_add" 5 51, 5 32 0, S_0000023ff9bf5400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cbe390 .functor NOT 1, L_0000023ff9c3a6f0, C4<0>, C4<0>, C4<0>;
L_0000023ff9cbfa50 .functor AND 1, L_0000023ff9cbe390, L_0000023ff9c39c50, C4<1>, C4<1>;
L_0000023ff9cbfac0 .functor NOT 1, L_0000023ff9c3a6f0, C4<0>, C4<0>, C4<0>;
L_0000023ff9cbf3c0 .functor AND 1, L_0000023ff9cbfac0, L_0000023ff9c3a8d0, C4<1>, C4<1>;
L_0000023ff9cbfc10 .functor OR 1, L_0000023ff9cbfa50, L_0000023ff9cbf3c0, C4<0>, C4<0>;
L_0000023ff9cbe550 .functor AND 1, L_0000023ff9c39c50, L_0000023ff9c3a8d0, C4<1>, C4<1>;
L_0000023ff9cbef60 .functor OR 1, L_0000023ff9cbfc10, L_0000023ff9cbe550, C4<0>, C4<0>;
L_0000023ff9cbe860 .functor XOR 1, L_0000023ff9c3a6f0, L_0000023ff9c39c50, C4<0>, C4<0>;
L_0000023ff9cbe940 .functor XOR 1, L_0000023ff9cbe860, L_0000023ff9c3a8d0, C4<0>, C4<0>;
v0000023ff9be4d90_0 .net "Debe", 0 0, L_0000023ff9cbef60;  1 drivers
v0000023ff9be4e30_0 .net "Din", 0 0, L_0000023ff9c3a8d0;  1 drivers
v0000023ff9be5470_0 .net "Dout", 0 0, L_0000023ff9cbe940;  1 drivers
v0000023ff9be60f0_0 .net "Ri", 0 0, L_0000023ff9c39c50;  1 drivers
v0000023ff9be4ed0_0 .net "Si", 0 0, L_0000023ff9c3a6f0;  1 drivers
v0000023ff9be4f70_0 .net *"_ivl_0", 0 0, L_0000023ff9cbe390;  1 drivers
v0000023ff9be5010_0 .net *"_ivl_10", 0 0, L_0000023ff9cbe550;  1 drivers
v0000023ff9be5510_0 .net *"_ivl_14", 0 0, L_0000023ff9cbe860;  1 drivers
v0000023ff9be55b0_0 .net *"_ivl_2", 0 0, L_0000023ff9cbfa50;  1 drivers
v0000023ff9be5650_0 .net *"_ivl_4", 0 0, L_0000023ff9cbfac0;  1 drivers
v0000023ff9be7db0_0 .net *"_ivl_6", 0 0, L_0000023ff9cbf3c0;  1 drivers
v0000023ff9be8490_0 .net *"_ivl_8", 0 0, L_0000023ff9cbfc10;  1 drivers
S_0000023ff9bf5590 .scope generate, "genblk1[2]" "genblk1[2]" 5 50, 5 50 0, S_0000023ff9bf5a40;
 .timescale -9 -12;
P_0000023ff9af00f0 .param/l "i" 0 5 50, +C4<010>;
S_0000023ff9bf5bd0 .scope module, "sub_i" "FullSub_add" 5 51, 5 32 0, S_0000023ff9bf5590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cbea20 .functor NOT 1, L_0000023ff9c3ab50, C4<0>, C4<0>, C4<0>;
L_0000023ff9cbf7b0 .functor AND 1, L_0000023ff9cbea20, L_0000023ff9c3a790, C4<1>, C4<1>;
L_0000023ff9cbea90 .functor NOT 1, L_0000023ff9c3ab50, C4<0>, C4<0>, C4<0>;
L_0000023ff9cbeb70 .functor AND 1, L_0000023ff9cbea90, L_0000023ff9c3bc30, C4<1>, C4<1>;
L_0000023ff9cbebe0 .functor OR 1, L_0000023ff9cbf7b0, L_0000023ff9cbeb70, C4<0>, C4<0>;
L_0000023ff9cbec50 .functor AND 1, L_0000023ff9c3a790, L_0000023ff9c3bc30, C4<1>, C4<1>;
L_0000023ff9cbe240 .functor OR 1, L_0000023ff9cbebe0, L_0000023ff9cbec50, C4<0>, C4<0>;
L_0000023ff9cbe400 .functor XOR 1, L_0000023ff9c3ab50, L_0000023ff9c3a790, C4<0>, C4<0>;
L_0000023ff9cbf820 .functor XOR 1, L_0000023ff9cbe400, L_0000023ff9c3bc30, C4<0>, C4<0>;
v0000023ff9be7090_0 .net "Debe", 0 0, L_0000023ff9cbe240;  1 drivers
v0000023ff9be80d0_0 .net "Din", 0 0, L_0000023ff9c3bc30;  1 drivers
v0000023ff9be6910_0 .net "Dout", 0 0, L_0000023ff9cbf820;  1 drivers
v0000023ff9be8170_0 .net "Ri", 0 0, L_0000023ff9c3a790;  1 drivers
v0000023ff9be85d0_0 .net "Si", 0 0, L_0000023ff9c3ab50;  1 drivers
v0000023ff9be8cb0_0 .net *"_ivl_0", 0 0, L_0000023ff9cbea20;  1 drivers
v0000023ff9be8b70_0 .net *"_ivl_10", 0 0, L_0000023ff9cbec50;  1 drivers
v0000023ff9be6870_0 .net *"_ivl_14", 0 0, L_0000023ff9cbe400;  1 drivers
v0000023ff9be8a30_0 .net *"_ivl_2", 0 0, L_0000023ff9cbf7b0;  1 drivers
v0000023ff9be6e10_0 .net *"_ivl_4", 0 0, L_0000023ff9cbea90;  1 drivers
v0000023ff9be7450_0 .net *"_ivl_6", 0 0, L_0000023ff9cbeb70;  1 drivers
v0000023ff9be78b0_0 .net *"_ivl_8", 0 0, L_0000023ff9cbebe0;  1 drivers
S_0000023ff9bf5720 .scope generate, "genblk1[3]" "genblk1[3]" 5 50, 5 50 0, S_0000023ff9bf5a40;
 .timescale -9 -12;
P_0000023ff9aefa30 .param/l "i" 0 5 50, +C4<011>;
S_0000023ff9bf4140 .scope module, "sub_i" "FullSub_add" 5 51, 5 32 0, S_0000023ff9bf5720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cbf5f0 .functor NOT 1, L_0000023ff9c3abf0, C4<0>, C4<0>, C4<0>;
L_0000023ff9cbf430 .functor AND 1, L_0000023ff9cbf5f0, L_0000023ff9c399d0, C4<1>, C4<1>;
L_0000023ff9cbe630 .functor NOT 1, L_0000023ff9c3abf0, C4<0>, C4<0>, C4<0>;
L_0000023ff9cbe4e0 .functor AND 1, L_0000023ff9cbe630, L_0000023ff9c3bcd0, C4<1>, C4<1>;
L_0000023ff9cbf0b0 .functor OR 1, L_0000023ff9cbf430, L_0000023ff9cbe4e0, C4<0>, C4<0>;
L_0000023ff9cbfb30 .functor AND 1, L_0000023ff9c399d0, L_0000023ff9c3bcd0, C4<1>, C4<1>;
L_0000023ff9cbf040 .functor OR 1, L_0000023ff9cbf0b0, L_0000023ff9cbfb30, C4<0>, C4<0>;
L_0000023ff9cbecc0 .functor XOR 1, L_0000023ff9c3abf0, L_0000023ff9c399d0, C4<0>, C4<0>;
L_0000023ff9cbf900 .functor XOR 1, L_0000023ff9cbecc0, L_0000023ff9c3bcd0, C4<0>, C4<0>;
v0000023ff9be7770_0 .net "Debe", 0 0, L_0000023ff9cbf040;  1 drivers
v0000023ff9be7270_0 .net "Din", 0 0, L_0000023ff9c3bcd0;  1 drivers
v0000023ff9be8670_0 .net "Dout", 0 0, L_0000023ff9cbf900;  1 drivers
v0000023ff9be79f0_0 .net "Ri", 0 0, L_0000023ff9c399d0;  1 drivers
v0000023ff9be8710_0 .net "Si", 0 0, L_0000023ff9c3abf0;  1 drivers
v0000023ff9be8d50_0 .net *"_ivl_0", 0 0, L_0000023ff9cbf5f0;  1 drivers
v0000023ff9be8c10_0 .net *"_ivl_10", 0 0, L_0000023ff9cbfb30;  1 drivers
v0000023ff9be7b30_0 .net *"_ivl_14", 0 0, L_0000023ff9cbecc0;  1 drivers
v0000023ff9be87b0_0 .net *"_ivl_2", 0 0, L_0000023ff9cbf430;  1 drivers
v0000023ff9be88f0_0 .net *"_ivl_4", 0 0, L_0000023ff9cbe630;  1 drivers
v0000023ff9be8850_0 .net *"_ivl_6", 0 0, L_0000023ff9cbe4e0;  1 drivers
v0000023ff9be8df0_0 .net *"_ivl_8", 0 0, L_0000023ff9cbf0b0;  1 drivers
S_0000023ff9bf75a0 .scope generate, "genblk1[4]" "genblk1[4]" 5 50, 5 50 0, S_0000023ff9bf5a40;
 .timescale -9 -12;
P_0000023ff9af06b0 .param/l "i" 0 5 50, +C4<0100>;
S_0000023ff9bf6920 .scope module, "sub_i" "FullSub_add" 5 51, 5 32 0, S_0000023ff9bf75a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cbed30 .functor NOT 1, L_0000023ff9c3bf50, C4<0>, C4<0>, C4<0>;
L_0000023ff9cbf350 .functor AND 1, L_0000023ff9cbed30, L_0000023ff9c39e30, C4<1>, C4<1>;
L_0000023ff9cbeda0 .functor NOT 1, L_0000023ff9c3bf50, C4<0>, C4<0>, C4<0>;
L_0000023ff9cbee10 .functor AND 1, L_0000023ff9cbeda0, L_0000023ff9c3ac90, C4<1>, C4<1>;
L_0000023ff9cbf4a0 .functor OR 1, L_0000023ff9cbf350, L_0000023ff9cbee10, C4<0>, C4<0>;
L_0000023ff9cbf120 .functor AND 1, L_0000023ff9c39e30, L_0000023ff9c3ac90, C4<1>, C4<1>;
L_0000023ff9cbe5c0 .functor OR 1, L_0000023ff9cbf4a0, L_0000023ff9cbf120, C4<0>, C4<0>;
L_0000023ff9cbfba0 .functor XOR 1, L_0000023ff9c3bf50, L_0000023ff9c39e30, C4<0>, C4<0>;
L_0000023ff9cbfc80 .functor XOR 1, L_0000023ff9cbfba0, L_0000023ff9c3ac90, C4<0>, C4<0>;
v0000023ff9be8990_0 .net "Debe", 0 0, L_0000023ff9cbe5c0;  1 drivers
v0000023ff9be7e50_0 .net "Din", 0 0, L_0000023ff9c3ac90;  1 drivers
v0000023ff9be82b0_0 .net "Dout", 0 0, L_0000023ff9cbfc80;  1 drivers
v0000023ff9be6b90_0 .net "Ri", 0 0, L_0000023ff9c39e30;  1 drivers
v0000023ff9be8e90_0 .net "Si", 0 0, L_0000023ff9c3bf50;  1 drivers
v0000023ff9be6c30_0 .net *"_ivl_0", 0 0, L_0000023ff9cbed30;  1 drivers
v0000023ff9be74f0_0 .net *"_ivl_10", 0 0, L_0000023ff9cbf120;  1 drivers
v0000023ff9be6af0_0 .net *"_ivl_14", 0 0, L_0000023ff9cbfba0;  1 drivers
v0000023ff9be7630_0 .net *"_ivl_2", 0 0, L_0000023ff9cbf350;  1 drivers
v0000023ff9be8030_0 .net *"_ivl_4", 0 0, L_0000023ff9cbeda0;  1 drivers
v0000023ff9be7130_0 .net *"_ivl_6", 0 0, L_0000023ff9cbee10;  1 drivers
v0000023ff9be6cd0_0 .net *"_ivl_8", 0 0, L_0000023ff9cbf4a0;  1 drivers
S_0000023ff9bf70f0 .scope module, "rm" "RestaMantisa" 5 267, 5 130 0, S_0000023ff9be3250;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "S";
    .port_info 1 /INPUT 10 "R";
    .port_info 2 /INPUT 1 "is_same_exp";
    .port_info 3 /INPUT 1 "is_mayus_exp";
    .port_info 4 /INPUT 5 "ExpIn";
    .port_info 5 /OUTPUT 5 "ExpOut";
    .port_info 6 /OUTPUT 10 "F";
L_0000023ff9cce630 .functor AND 1, L_0000023ff9c21bf0, L_0000023ff9c21830, C4<1>, C4<1>;
L_0000023ff9ccf190 .functor AND 1, L_0000023ff9c38df0, L_0000023ff9c22370, C4<1>, C4<1>;
L_0000023ff9cceda0 .functor OR 1, L_0000023ff9cce630, L_0000023ff9ccf190, C4<0>, C4<0>;
L_0000023ff9ccf040 .functor AND 1, L_0000023ff9c21330, L_0000023ff9c211f0, C4<1>, C4<1>;
L_0000023ff9ccd9f0 .functor OR 1, L_0000023ff9ccf040, L_0000023ff9c38df0, C4<0>, C4<0>;
L_0000023ff9ccf0b0 .functor AND 1, L_0000023ff9c38850, L_0000023ff9c22190, C4<1>, C4<1>;
L_0000023ff9ccf200 .functor OR 1, L_0000023ff9ccd9f0, L_0000023ff9ccf0b0, C4<0>, C4<0>;
v0000023ff9bf9400_0 .net "Debe", 10 0, L_0000023ff9c204d0;  1 drivers
v0000023ff9bfa760_0 .net "Debe_e", 10 0, L_0000023ff9c1edb0;  1 drivers
v0000023ff9bf8000_0 .net "ExpAux", 4 0, L_0000023ff9c209d0;  1 drivers
v0000023ff9bf9720_0 .net "ExpIn", 4 0, L_0000023ff9c3a150;  alias, 1 drivers
v0000023ff9bf8140_0 .net "ExpOut", 4 0, L_0000023ff9c215b0;  alias, 1 drivers
v0000023ff9bf9fe0_0 .net "F", 9 0, L_0000023ff9c22730;  alias, 1 drivers
v0000023ff9bf99a0_0 .net "F_aux", 9 0, L_0000023ff9c1ec70;  1 drivers
v0000023ff9bfa1c0_0 .net "F_aux_e", 9 0, L_0000023ff9c1ed10;  1 drivers
v0000023ff9bf8280_0 .net "F_to_use", 9 0, L_0000023ff9c22230;  1 drivers
v0000023ff9bf92c0_0 .net "R", 9 0, L_0000023ff9c3a970;  alias, 1 drivers
v0000023ff9bf8640_0 .net "S", 9 0, L_0000023ff9c3aa10;  alias, 1 drivers
L_0000023ff9c409e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023ff9bf86e0_0 .net/2u *"_ivl_145", 0 0, L_0000023ff9c409e0;  1 drivers
L_0000023ff9c40a28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023ff9bf8500_0 .net/2u *"_ivl_150", 0 0, L_0000023ff9c40a28;  1 drivers
v0000023ff9bf9220_0 .net *"_ivl_157", 0 0, L_0000023ff9c21bf0;  1 drivers
v0000023ff9bf8b40_0 .net *"_ivl_159", 0 0, L_0000023ff9c21830;  1 drivers
v0000023ff9bf85a0_0 .net *"_ivl_161", 0 0, L_0000023ff9cce630;  1 drivers
v0000023ff9bf8f00_0 .net *"_ivl_163", 0 0, L_0000023ff9c22370;  1 drivers
v0000023ff9bf8780_0 .net *"_ivl_165", 0 0, L_0000023ff9ccf190;  1 drivers
v0000023ff9bf8820_0 .net *"_ivl_169", 0 0, L_0000023ff9c21330;  1 drivers
v0000023ff9bf9040_0 .net *"_ivl_171", 0 0, L_0000023ff9c211f0;  1 drivers
v0000023ff9bf9860_0 .net *"_ivl_173", 0 0, L_0000023ff9ccf040;  1 drivers
v0000023ff9bf88c0_0 .net *"_ivl_175", 0 0, L_0000023ff9ccd9f0;  1 drivers
v0000023ff9bf9d60_0 .net *"_ivl_177", 0 0, L_0000023ff9c22190;  1 drivers
v0000023ff9bf9c20_0 .net *"_ivl_179", 0 0, L_0000023ff9ccf0b0;  1 drivers
v0000023ff9bf9a40_0 .net *"_ivl_185", 0 0, L_0000023ff9c21290;  1 drivers
v0000023ff9bf8be0_0 .net *"_ivl_190", 9 0, L_0000023ff9c216f0;  1 drivers
v0000023ff9bf94a0_0 .net "cond_F_shift", 0 0, L_0000023ff9ccf200;  1 drivers
v0000023ff9bf8a00_0 .net "cond_idx", 0 0, L_0000023ff9cceda0;  1 drivers
v0000023ff9bf8c80_0 .net "idx", 4 0, L_0000023ff9c1f210;  1 drivers
v0000023ff9bf8d20_0 .net "idx_e", 4 0, L_0000023ff9c1f8f0;  1 drivers
v0000023ff9bf8dc0_0 .net "idx_to_use", 4 0, L_0000023ff9c210b0;  1 drivers
v0000023ff9bf8fa0_0 .net "is_mayus_exp", 0 0, L_0000023ff9c38850;  alias, 1 drivers
v0000023ff9bf90e0_0 .net "is_same_exp", 0 0, L_0000023ff9c38df0;  alias, 1 drivers
L_0000023ff9c3dcb0 .part L_0000023ff9c3aa10, 0, 1;
L_0000023ff9c3c810 .part L_0000023ff9c3a970, 0, 1;
L_0000023ff9c20750 .part L_0000023ff9c204d0, 0, 1;
L_0000023ff9c20070 .part L_0000023ff9c3a970, 0, 1;
L_0000023ff9c1e130 .part L_0000023ff9c3aa10, 0, 1;
L_0000023ff9c1e770 .part L_0000023ff9c1edb0, 0, 1;
L_0000023ff9c1e3b0 .part L_0000023ff9c3aa10, 1, 1;
L_0000023ff9c1f490 .part L_0000023ff9c3a970, 1, 1;
L_0000023ff9c1f850 .part L_0000023ff9c204d0, 1, 1;
L_0000023ff9c1fb70 .part L_0000023ff9c3a970, 1, 1;
L_0000023ff9c1fe90 .part L_0000023ff9c3aa10, 1, 1;
L_0000023ff9c20570 .part L_0000023ff9c1edb0, 1, 1;
L_0000023ff9c1ee50 .part L_0000023ff9c3aa10, 2, 1;
L_0000023ff9c1e9f0 .part L_0000023ff9c3a970, 2, 1;
L_0000023ff9c1e450 .part L_0000023ff9c204d0, 2, 1;
L_0000023ff9c1fd50 .part L_0000023ff9c3a970, 2, 1;
L_0000023ff9c20610 .part L_0000023ff9c3aa10, 2, 1;
L_0000023ff9c1e4f0 .part L_0000023ff9c1edb0, 2, 1;
L_0000023ff9c1e810 .part L_0000023ff9c3aa10, 3, 1;
L_0000023ff9c207f0 .part L_0000023ff9c3a970, 3, 1;
L_0000023ff9c1fa30 .part L_0000023ff9c204d0, 3, 1;
L_0000023ff9c1e590 .part L_0000023ff9c3a970, 3, 1;
L_0000023ff9c1f990 .part L_0000023ff9c3aa10, 3, 1;
L_0000023ff9c1e630 .part L_0000023ff9c1edb0, 3, 1;
L_0000023ff9c1f170 .part L_0000023ff9c3aa10, 4, 1;
L_0000023ff9c1fc10 .part L_0000023ff9c3a970, 4, 1;
L_0000023ff9c1eef0 .part L_0000023ff9c204d0, 4, 1;
L_0000023ff9c202f0 .part L_0000023ff9c3a970, 4, 1;
L_0000023ff9c1e6d0 .part L_0000023ff9c3aa10, 4, 1;
L_0000023ff9c1fcb0 .part L_0000023ff9c1edb0, 4, 1;
L_0000023ff9c1fdf0 .part L_0000023ff9c3aa10, 5, 1;
L_0000023ff9c1f2b0 .part L_0000023ff9c3a970, 5, 1;
L_0000023ff9c1f530 .part L_0000023ff9c204d0, 5, 1;
L_0000023ff9c1f7b0 .part L_0000023ff9c3a970, 5, 1;
L_0000023ff9c1e310 .part L_0000023ff9c3aa10, 5, 1;
L_0000023ff9c1ff30 .part L_0000023ff9c1edb0, 5, 1;
L_0000023ff9c1fad0 .part L_0000023ff9c3aa10, 6, 1;
L_0000023ff9c1e090 .part L_0000023ff9c3a970, 6, 1;
L_0000023ff9c1e8b0 .part L_0000023ff9c204d0, 6, 1;
L_0000023ff9c1f350 .part L_0000023ff9c3a970, 6, 1;
L_0000023ff9c20390 .part L_0000023ff9c3aa10, 6, 1;
L_0000023ff9c1ffd0 .part L_0000023ff9c1edb0, 6, 1;
L_0000023ff9c1ea90 .part L_0000023ff9c3aa10, 7, 1;
L_0000023ff9c206b0 .part L_0000023ff9c3a970, 7, 1;
L_0000023ff9c1ef90 .part L_0000023ff9c204d0, 7, 1;
L_0000023ff9c1e1d0 .part L_0000023ff9c3a970, 7, 1;
L_0000023ff9c20110 .part L_0000023ff9c3aa10, 7, 1;
L_0000023ff9c201b0 .part L_0000023ff9c1edb0, 7, 1;
L_0000023ff9c1e270 .part L_0000023ff9c3aa10, 8, 1;
L_0000023ff9c20250 .part L_0000023ff9c3a970, 8, 1;
L_0000023ff9c1f670 .part L_0000023ff9c204d0, 8, 1;
L_0000023ff9c1eb30 .part L_0000023ff9c3a970, 8, 1;
L_0000023ff9c1ebd0 .part L_0000023ff9c3aa10, 8, 1;
L_0000023ff9c20430 .part L_0000023ff9c1edb0, 8, 1;
L_0000023ff9c1f3f0 .part L_0000023ff9c3aa10, 9, 1;
L_0000023ff9c1e950 .part L_0000023ff9c3a970, 9, 1;
L_0000023ff9c1f030 .part L_0000023ff9c204d0, 9, 1;
LS_0000023ff9c1ec70_0_0 .concat8 [ 1 1 1 1], L_0000023ff9cc21b0, L_0000023ff9cc2840, L_0000023ff9cca810, L_0000023ff9ccb610;
LS_0000023ff9c1ec70_0_4 .concat8 [ 1 1 1 1], L_0000023ff9cca3b0, L_0000023ff9ccba00, L_0000023ff9ccd050, L_0000023ff9ccc2c0;
LS_0000023ff9c1ec70_0_8 .concat8 [ 1 1 0 0], L_0000023ff9ccd440, L_0000023ff9cced30;
L_0000023ff9c1ec70 .concat8 [ 4 4 2 0], LS_0000023ff9c1ec70_0_0, LS_0000023ff9c1ec70_0_4, LS_0000023ff9c1ec70_0_8;
L_0000023ff9c1f5d0 .part L_0000023ff9c3a970, 9, 1;
L_0000023ff9c1f710 .part L_0000023ff9c3aa10, 9, 1;
L_0000023ff9c1f0d0 .part L_0000023ff9c1edb0, 9, 1;
LS_0000023ff9c1ed10_0_0 .concat8 [ 1 1 1 1], L_0000023ff9cc1ff0, L_0000023ff9cca420, L_0000023ff9ccaab0, L_0000023ff9ccbbc0;
LS_0000023ff9c1ed10_0_4 .concat8 [ 1 1 1 1], L_0000023ff9ccb140, L_0000023ff9ccbe60, L_0000023ff9ccbd80, L_0000023ff9ccc1e0;
LS_0000023ff9c1ed10_0_8 .concat8 [ 1 1 0 0], L_0000023ff9ccce90, L_0000023ff9ccdec0;
L_0000023ff9c1ed10 .concat8 [ 4 4 2 0], LS_0000023ff9c1ed10_0_0, LS_0000023ff9c1ed10_0_4, LS_0000023ff9c1ed10_0_8;
LS_0000023ff9c204d0_0_0 .concat8 [ 1 1 1 1], L_0000023ff9c409e0, L_0000023ff9cc2140, L_0000023ff9cc2610, L_0000023ff9ccb6f0;
LS_0000023ff9c204d0_0_4 .concat8 [ 1 1 1 1], L_0000023ff9ccac70, L_0000023ff9cca5e0, L_0000023ff9ccb4c0, L_0000023ff9ccd670;
LS_0000023ff9c204d0_0_8 .concat8 [ 1 1 1 0], L_0000023ff9ccc4f0, L_0000023ff9cccd40, L_0000023ff9cce320;
L_0000023ff9c204d0 .concat8 [ 4 4 3 0], LS_0000023ff9c204d0_0_0, LS_0000023ff9c204d0_0_4, LS_0000023ff9c204d0_0_8;
LS_0000023ff9c1edb0_0_0 .concat8 [ 1 1 1 1], L_0000023ff9c40a28, L_0000023ff9cc1ce0, L_0000023ff9cc2b50, L_0000023ff9ccb760;
LS_0000023ff9c1edb0_0_4 .concat8 [ 1 1 1 1], L_0000023ff9cca500, L_0000023ff9ccaf80, L_0000023ff9ccd2f0, L_0000023ff9ccc3a0;
LS_0000023ff9c1edb0_0_8 .concat8 [ 1 1 1 0], L_0000023ff9ccbf40, L_0000023ff9ccc640, L_0000023ff9cce6a0;
L_0000023ff9c1edb0 .concat8 [ 4 4 3 0], LS_0000023ff9c1edb0_0_0, LS_0000023ff9c1edb0_0_4, LS_0000023ff9c1edb0_0_8;
L_0000023ff9c1f210 .ufunc/vec4 TD_tb_alu_bin.DUT.U_SUB.rm.first_one_9bits, 5, L_0000023ff9c1ec70 (v0000023ff9be7bd0_0) S_0000023ff9bf5fc0;
L_0000023ff9c1f8f0 .ufunc/vec4 TD_tb_alu_bin.DUT.U_SUB.rm.first_one_9bits, 5, L_0000023ff9c1ed10 (v0000023ff9be7bd0_0) S_0000023ff9bf5fc0;
L_0000023ff9c21bf0 .reduce/nor L_0000023ff9c38850;
L_0000023ff9c21830 .reduce/nor L_0000023ff9c38df0;
L_0000023ff9c22370 .part L_0000023ff9c204d0, 10, 1;
L_0000023ff9c21330 .reduce/nor L_0000023ff9c38850;
L_0000023ff9c211f0 .part L_0000023ff9c1edb0, 10, 1;
L_0000023ff9c22190 .part L_0000023ff9c204d0, 10, 1;
L_0000023ff9c210b0 .functor MUXZ 5, L_0000023ff9c1f210, L_0000023ff9c1f8f0, L_0000023ff9cceda0, C4<>;
L_0000023ff9c21290 .reduce/nor L_0000023ff9c38850;
L_0000023ff9c22230 .functor MUXZ 10, L_0000023ff9c1ec70, L_0000023ff9c1ed10, L_0000023ff9c21290, C4<>;
L_0000023ff9c215b0 .functor MUXZ 5, L_0000023ff9c3a150, L_0000023ff9c209d0, L_0000023ff9ccf200, C4<>;
L_0000023ff9c216f0 .shift/l 10, L_0000023ff9c22230, L_0000023ff9c210b0;
L_0000023ff9c22730 .functor MUXZ 10, L_0000023ff9c22230, L_0000023ff9c216f0, L_0000023ff9ccf200, C4<>;
S_0000023ff9bf5fc0 .scope function.vec4.s5, "first_one_9bits" "first_one_9bits" 5 141, 5 141 0, S_0000023ff9bf70f0;
 .timescale -9 -12;
; Variable first_one_9bits is vec4 return value of scope S_0000023ff9bf5fc0
v0000023ff9be73b0_0 .var "found", 0 0;
v0000023ff9be7950_0 .var/i "idx", 31 0;
v0000023ff9be7bd0_0 .var "val", 9 0;
TD_tb_alu_bin.DUT.U_SUB.rm.first_one_9bits ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023ff9be73b0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0000023ff9be7950_0, 0, 32;
T_4.16 ;
    %load/vec4 v0000023ff9be7950_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_4.17, 5;
    %load/vec4 v0000023ff9be7bd0_0;
    %load/vec4 v0000023ff9be7950_0;
    %part/s 1;
    %load/vec4 v0000023ff9be73b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %pushi/vec4 10, 0, 32;
    %load/vec4 v0000023ff9be7950_0;
    %sub;
    %pad/s 5;
    %ret/vec4 0, 0, 5;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023ff9be73b0_0, 0, 1;
T_4.18 ;
    %load/vec4 v0000023ff9be7950_0;
    %subi 1, 0, 32;
    %store/vec4 v0000023ff9be7950_0, 0, 32;
    %jmp T_4.16;
T_4.17 ;
    %end;
S_0000023ff9bf7be0 .scope generate, "genblk1[0]" "genblk1[0]" 5 167, 5 167 0, S_0000023ff9bf70f0;
 .timescale -9 -12;
P_0000023ff9aefdb0 .param/l "i" 0 5 167, +C4<00>;
S_0000023ff9bf7730 .scope module, "sub_i" "FullSub_add" 5 168, 5 32 0, S_0000023ff9bf7be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cc3330 .functor NOT 1, L_0000023ff9c3dcb0, C4<0>, C4<0>, C4<0>;
L_0000023ff9cc33a0 .functor AND 1, L_0000023ff9cc3330, L_0000023ff9c3c810, C4<1>, C4<1>;
L_0000023ff9cc2fb0 .functor NOT 1, L_0000023ff9c3dcb0, C4<0>, C4<0>, C4<0>;
L_0000023ff9cc3410 .functor AND 1, L_0000023ff9cc2fb0, L_0000023ff9c20750, C4<1>, C4<1>;
L_0000023ff9cc1d50 .functor OR 1, L_0000023ff9cc33a0, L_0000023ff9cc3410, C4<0>, C4<0>;
L_0000023ff9cc2760 .functor AND 1, L_0000023ff9c3c810, L_0000023ff9c20750, C4<1>, C4<1>;
L_0000023ff9cc2140 .functor OR 1, L_0000023ff9cc1d50, L_0000023ff9cc2760, C4<0>, C4<0>;
L_0000023ff9cc1c00 .functor XOR 1, L_0000023ff9c3dcb0, L_0000023ff9c3c810, C4<0>, C4<0>;
L_0000023ff9cc21b0 .functor XOR 1, L_0000023ff9cc1c00, L_0000023ff9c20750, C4<0>, C4<0>;
v0000023ff9be7c70_0 .net "Debe", 0 0, L_0000023ff9cc2140;  1 drivers
v0000023ff9be7d10_0 .net "Din", 0 0, L_0000023ff9c20750;  1 drivers
v0000023ff9bea8d0_0 .net "Dout", 0 0, L_0000023ff9cc21b0;  1 drivers
v0000023ff9be9250_0 .net "Ri", 0 0, L_0000023ff9c3c810;  1 drivers
v0000023ff9beac90_0 .net "Si", 0 0, L_0000023ff9c3dcb0;  1 drivers
v0000023ff9bea330_0 .net *"_ivl_0", 0 0, L_0000023ff9cc3330;  1 drivers
v0000023ff9be9e30_0 .net *"_ivl_10", 0 0, L_0000023ff9cc2760;  1 drivers
v0000023ff9bea3d0_0 .net *"_ivl_14", 0 0, L_0000023ff9cc1c00;  1 drivers
v0000023ff9be97f0_0 .net *"_ivl_2", 0 0, L_0000023ff9cc33a0;  1 drivers
v0000023ff9bea1f0_0 .net *"_ivl_4", 0 0, L_0000023ff9cc2fb0;  1 drivers
v0000023ff9be9430_0 .net *"_ivl_6", 0 0, L_0000023ff9cc3410;  1 drivers
v0000023ff9be94d0_0 .net *"_ivl_8", 0 0, L_0000023ff9cc1d50;  1 drivers
S_0000023ff9bf6600 .scope module, "sub_i_extremo" "FullSub_add" 5 169, 5 32 0, S_0000023ff9bf7be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cc3020 .functor NOT 1, L_0000023ff9c20070, C4<0>, C4<0>, C4<0>;
L_0000023ff9cc1960 .functor AND 1, L_0000023ff9cc3020, L_0000023ff9c1e130, C4<1>, C4<1>;
L_0000023ff9cc1f80 .functor NOT 1, L_0000023ff9c20070, C4<0>, C4<0>, C4<0>;
L_0000023ff9cc1b20 .functor AND 1, L_0000023ff9cc1f80, L_0000023ff9c1e770, C4<1>, C4<1>;
L_0000023ff9cc2370 .functor OR 1, L_0000023ff9cc1960, L_0000023ff9cc1b20, C4<0>, C4<0>;
L_0000023ff9cc1c70 .functor AND 1, L_0000023ff9c1e130, L_0000023ff9c1e770, C4<1>, C4<1>;
L_0000023ff9cc1ce0 .functor OR 1, L_0000023ff9cc2370, L_0000023ff9cc1c70, C4<0>, C4<0>;
L_0000023ff9cc1dc0 .functor XOR 1, L_0000023ff9c20070, L_0000023ff9c1e130, C4<0>, C4<0>;
L_0000023ff9cc1ff0 .functor XOR 1, L_0000023ff9cc1dc0, L_0000023ff9c1e770, C4<0>, C4<0>;
v0000023ff9be9750_0 .net "Debe", 0 0, L_0000023ff9cc1ce0;  1 drivers
v0000023ff9bea830_0 .net "Din", 0 0, L_0000023ff9c1e770;  1 drivers
v0000023ff9beb4b0_0 .net "Dout", 0 0, L_0000023ff9cc1ff0;  1 drivers
v0000023ff9beb230_0 .net "Ri", 0 0, L_0000023ff9c1e130;  1 drivers
v0000023ff9beaab0_0 .net "Si", 0 0, L_0000023ff9c20070;  1 drivers
v0000023ff9bead30_0 .net *"_ivl_0", 0 0, L_0000023ff9cc3020;  1 drivers
v0000023ff9beb690_0 .net *"_ivl_10", 0 0, L_0000023ff9cc1c70;  1 drivers
v0000023ff9beadd0_0 .net *"_ivl_14", 0 0, L_0000023ff9cc1dc0;  1 drivers
v0000023ff9beb370_0 .net *"_ivl_2", 0 0, L_0000023ff9cc1960;  1 drivers
v0000023ff9beae70_0 .net *"_ivl_4", 0 0, L_0000023ff9cc1f80;  1 drivers
v0000023ff9bea5b0_0 .net *"_ivl_6", 0 0, L_0000023ff9cc1b20;  1 drivers
v0000023ff9beab50_0 .net *"_ivl_8", 0 0, L_0000023ff9cc2370;  1 drivers
S_0000023ff9bf78c0 .scope generate, "genblk1[1]" "genblk1[1]" 5 167, 5 167 0, S_0000023ff9bf70f0;
 .timescale -9 -12;
P_0000023ff9aefff0 .param/l "i" 0 5 167, +C4<01>;
S_0000023ff9bf6c40 .scope module, "sub_i" "FullSub_add" 5 168, 5 32 0, S_0000023ff9bf78c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cc1ea0 .functor NOT 1, L_0000023ff9c1e3b0, C4<0>, C4<0>, C4<0>;
L_0000023ff9cc23e0 .functor AND 1, L_0000023ff9cc1ea0, L_0000023ff9c1f490, C4<1>, C4<1>;
L_0000023ff9cc2450 .functor NOT 1, L_0000023ff9c1e3b0, C4<0>, C4<0>, C4<0>;
L_0000023ff9cc25a0 .functor AND 1, L_0000023ff9cc2450, L_0000023ff9c1f850, C4<1>, C4<1>;
L_0000023ff9cc24c0 .functor OR 1, L_0000023ff9cc23e0, L_0000023ff9cc25a0, C4<0>, C4<0>;
L_0000023ff9cc2530 .functor AND 1, L_0000023ff9c1f490, L_0000023ff9c1f850, C4<1>, C4<1>;
L_0000023ff9cc2610 .functor OR 1, L_0000023ff9cc24c0, L_0000023ff9cc2530, C4<0>, C4<0>;
L_0000023ff9cc2680 .functor XOR 1, L_0000023ff9c1e3b0, L_0000023ff9c1f490, C4<0>, C4<0>;
L_0000023ff9cc2840 .functor XOR 1, L_0000023ff9cc2680, L_0000023ff9c1f850, C4<0>, C4<0>;
v0000023ff9be9890_0 .net "Debe", 0 0, L_0000023ff9cc2610;  1 drivers
v0000023ff9beaf10_0 .net "Din", 0 0, L_0000023ff9c1f850;  1 drivers
v0000023ff9beabf0_0 .net "Dout", 0 0, L_0000023ff9cc2840;  1 drivers
v0000023ff9bea290_0 .net "Ri", 0 0, L_0000023ff9c1f490;  1 drivers
v0000023ff9bea470_0 .net "Si", 0 0, L_0000023ff9c1e3b0;  1 drivers
v0000023ff9beb410_0 .net *"_ivl_0", 0 0, L_0000023ff9cc1ea0;  1 drivers
v0000023ff9bea510_0 .net *"_ivl_10", 0 0, L_0000023ff9cc2530;  1 drivers
v0000023ff9be9570_0 .net *"_ivl_14", 0 0, L_0000023ff9cc2680;  1 drivers
v0000023ff9be96b0_0 .net *"_ivl_2", 0 0, L_0000023ff9cc23e0;  1 drivers
v0000023ff9beb550_0 .net *"_ivl_4", 0 0, L_0000023ff9cc2450;  1 drivers
v0000023ff9bea150_0 .net *"_ivl_6", 0 0, L_0000023ff9cc25a0;  1 drivers
v0000023ff9beb730_0 .net *"_ivl_8", 0 0, L_0000023ff9cc24c0;  1 drivers
S_0000023ff9bf6790 .scope module, "sub_i_extremo" "FullSub_add" 5 169, 5 32 0, S_0000023ff9bf78c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cc2d10 .functor NOT 1, L_0000023ff9c1fb70, C4<0>, C4<0>, C4<0>;
L_0000023ff9cc2920 .functor AND 1, L_0000023ff9cc2d10, L_0000023ff9c1fe90, C4<1>, C4<1>;
L_0000023ff9cc26f0 .functor NOT 1, L_0000023ff9c1fb70, C4<0>, C4<0>, C4<0>;
L_0000023ff9cc2990 .functor AND 1, L_0000023ff9cc26f0, L_0000023ff9c20570, C4<1>, C4<1>;
L_0000023ff9cc2d80 .functor OR 1, L_0000023ff9cc2920, L_0000023ff9cc2990, C4<0>, C4<0>;
L_0000023ff9cc3100 .functor AND 1, L_0000023ff9c1fe90, L_0000023ff9c20570, C4<1>, C4<1>;
L_0000023ff9cc2b50 .functor OR 1, L_0000023ff9cc2d80, L_0000023ff9cc3100, C4<0>, C4<0>;
L_0000023ff9cc5f60 .functor XOR 1, L_0000023ff9c1fb70, L_0000023ff9c1fe90, C4<0>, C4<0>;
L_0000023ff9cca420 .functor XOR 1, L_0000023ff9cc5f60, L_0000023ff9c20570, C4<0>, C4<0>;
v0000023ff9bea790_0 .net "Debe", 0 0, L_0000023ff9cc2b50;  1 drivers
v0000023ff9be9610_0 .net "Din", 0 0, L_0000023ff9c20570;  1 drivers
v0000023ff9be9ed0_0 .net "Dout", 0 0, L_0000023ff9cca420;  1 drivers
v0000023ff9bea650_0 .net "Ri", 0 0, L_0000023ff9c1fe90;  1 drivers
v0000023ff9be9b10_0 .net "Si", 0 0, L_0000023ff9c1fb70;  1 drivers
v0000023ff9beafb0_0 .net *"_ivl_0", 0 0, L_0000023ff9cc2d10;  1 drivers
v0000023ff9beb050_0 .net *"_ivl_10", 0 0, L_0000023ff9cc3100;  1 drivers
v0000023ff9bea6f0_0 .net *"_ivl_14", 0 0, L_0000023ff9cc5f60;  1 drivers
v0000023ff9beb5f0_0 .net *"_ivl_2", 0 0, L_0000023ff9cc2920;  1 drivers
v0000023ff9be9c50_0 .net *"_ivl_4", 0 0, L_0000023ff9cc26f0;  1 drivers
v0000023ff9be9a70_0 .net *"_ivl_6", 0 0, L_0000023ff9cc2990;  1 drivers
v0000023ff9be9f70_0 .net *"_ivl_8", 0 0, L_0000023ff9cc2d80;  1 drivers
S_0000023ff9bf6ab0 .scope generate, "genblk1[2]" "genblk1[2]" 5 167, 5 167 0, S_0000023ff9bf70f0;
 .timescale -9 -12;
P_0000023ff9af0230 .param/l "i" 0 5 167, +C4<010>;
S_0000023ff9bf7410 .scope module, "sub_i" "FullSub_add" 5 168, 5 32 0, S_0000023ff9bf6ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9ccb680 .functor NOT 1, L_0000023ff9c1ee50, C4<0>, C4<0>, C4<0>;
L_0000023ff9cca6c0 .functor AND 1, L_0000023ff9ccb680, L_0000023ff9c1e9f0, C4<1>, C4<1>;
L_0000023ff9cca7a0 .functor NOT 1, L_0000023ff9c1ee50, C4<0>, C4<0>, C4<0>;
L_0000023ff9ccab20 .functor AND 1, L_0000023ff9cca7a0, L_0000023ff9c1e450, C4<1>, C4<1>;
L_0000023ff9cca180 .functor OR 1, L_0000023ff9cca6c0, L_0000023ff9ccab20, C4<0>, C4<0>;
L_0000023ff9cca730 .functor AND 1, L_0000023ff9c1e9f0, L_0000023ff9c1e450, C4<1>, C4<1>;
L_0000023ff9ccb6f0 .functor OR 1, L_0000023ff9cca180, L_0000023ff9cca730, C4<0>, C4<0>;
L_0000023ff9cca490 .functor XOR 1, L_0000023ff9c1ee50, L_0000023ff9c1e9f0, C4<0>, C4<0>;
L_0000023ff9cca810 .functor XOR 1, L_0000023ff9cca490, L_0000023ff9c1e450, C4<0>, C4<0>;
v0000023ff9beb0f0_0 .net "Debe", 0 0, L_0000023ff9ccb6f0;  1 drivers
v0000023ff9beb190_0 .net "Din", 0 0, L_0000023ff9c1e450;  1 drivers
v0000023ff9be8fd0_0 .net "Dout", 0 0, L_0000023ff9cca810;  1 drivers
v0000023ff9be9070_0 .net "Ri", 0 0, L_0000023ff9c1e9f0;  1 drivers
v0000023ff9be9110_0 .net "Si", 0 0, L_0000023ff9c1ee50;  1 drivers
v0000023ff9beb2d0_0 .net *"_ivl_0", 0 0, L_0000023ff9ccb680;  1 drivers
v0000023ff9be9930_0 .net *"_ivl_10", 0 0, L_0000023ff9cca730;  1 drivers
v0000023ff9bea970_0 .net *"_ivl_14", 0 0, L_0000023ff9cca490;  1 drivers
v0000023ff9be91b0_0 .net *"_ivl_2", 0 0, L_0000023ff9cca6c0;  1 drivers
v0000023ff9beaa10_0 .net *"_ivl_4", 0 0, L_0000023ff9cca7a0;  1 drivers
v0000023ff9be92f0_0 .net *"_ivl_6", 0 0, L_0000023ff9ccab20;  1 drivers
v0000023ff9be9390_0 .net *"_ivl_8", 0 0, L_0000023ff9cca180;  1 drivers
S_0000023ff9bf6f60 .scope module, "sub_i_extremo" "FullSub_add" 5 169, 5 32 0, S_0000023ff9bf6ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9ccaea0 .functor NOT 1, L_0000023ff9c1fd50, C4<0>, C4<0>, C4<0>;
L_0000023ff9ccaff0 .functor AND 1, L_0000023ff9ccaea0, L_0000023ff9c20610, C4<1>, C4<1>;
L_0000023ff9ccba70 .functor NOT 1, L_0000023ff9c1fd50, C4<0>, C4<0>, C4<0>;
L_0000023ff9ccb920 .functor AND 1, L_0000023ff9ccba70, L_0000023ff9c1e4f0, C4<1>, C4<1>;
L_0000023ff9ccb300 .functor OR 1, L_0000023ff9ccaff0, L_0000023ff9ccb920, C4<0>, C4<0>;
L_0000023ff9ccb0d0 .functor AND 1, L_0000023ff9c20610, L_0000023ff9c1e4f0, C4<1>, C4<1>;
L_0000023ff9ccb760 .functor OR 1, L_0000023ff9ccb300, L_0000023ff9ccb0d0, C4<0>, C4<0>;
L_0000023ff9ccb7d0 .functor XOR 1, L_0000023ff9c1fd50, L_0000023ff9c20610, C4<0>, C4<0>;
L_0000023ff9ccaab0 .functor XOR 1, L_0000023ff9ccb7d0, L_0000023ff9c1e4f0, C4<0>, C4<0>;
v0000023ff9be99d0_0 .net "Debe", 0 0, L_0000023ff9ccb760;  1 drivers
v0000023ff9be9bb0_0 .net "Din", 0 0, L_0000023ff9c1e4f0;  1 drivers
v0000023ff9be9cf0_0 .net "Dout", 0 0, L_0000023ff9ccaab0;  1 drivers
v0000023ff9be9d90_0 .net "Ri", 0 0, L_0000023ff9c20610;  1 drivers
v0000023ff9bea010_0 .net "Si", 0 0, L_0000023ff9c1fd50;  1 drivers
v0000023ff9bea0b0_0 .net *"_ivl_0", 0 0, L_0000023ff9ccaea0;  1 drivers
v0000023ff9bffb20_0 .net *"_ivl_10", 0 0, L_0000023ff9ccb0d0;  1 drivers
v0000023ff9c00b60_0 .net *"_ivl_14", 0 0, L_0000023ff9ccb7d0;  1 drivers
v0000023ff9c00700_0 .net *"_ivl_2", 0 0, L_0000023ff9ccaff0;  1 drivers
v0000023ff9c01ce0_0 .net *"_ivl_4", 0 0, L_0000023ff9ccba70;  1 drivers
v0000023ff9c01c40_0 .net *"_ivl_6", 0 0, L_0000023ff9ccb920;  1 drivers
v0000023ff9c00480_0 .net *"_ivl_8", 0 0, L_0000023ff9ccb300;  1 drivers
S_0000023ff9bf62e0 .scope generate, "genblk1[3]" "genblk1[3]" 5 167, 5 167 0, S_0000023ff9bf70f0;
 .timescale -9 -12;
P_0000023ff9af04f0 .param/l "i" 0 5 167, +C4<011>;
S_0000023ff9bf6470 .scope module, "sub_i" "FullSub_add" 5 168, 5 32 0, S_0000023ff9bf62e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9ccad50 .functor NOT 1, L_0000023ff9c1e810, C4<0>, C4<0>, C4<0>;
L_0000023ff9ccac00 .functor AND 1, L_0000023ff9ccad50, L_0000023ff9c207f0, C4<1>, C4<1>;
L_0000023ff9ccb530 .functor NOT 1, L_0000023ff9c1e810, C4<0>, C4<0>, C4<0>;
L_0000023ff9ccaf10 .functor AND 1, L_0000023ff9ccb530, L_0000023ff9c1fa30, C4<1>, C4<1>;
L_0000023ff9ccb220 .functor OR 1, L_0000023ff9ccac00, L_0000023ff9ccaf10, C4<0>, C4<0>;
L_0000023ff9ccbca0 .functor AND 1, L_0000023ff9c207f0, L_0000023ff9c1fa30, C4<1>, C4<1>;
L_0000023ff9ccac70 .functor OR 1, L_0000023ff9ccb220, L_0000023ff9ccbca0, C4<0>, C4<0>;
L_0000023ff9ccbc30 .functor XOR 1, L_0000023ff9c1e810, L_0000023ff9c207f0, C4<0>, C4<0>;
L_0000023ff9ccb610 .functor XOR 1, L_0000023ff9ccbc30, L_0000023ff9c1fa30, C4<0>, C4<0>;
v0000023ff9c00ca0_0 .net "Debe", 0 0, L_0000023ff9ccac70;  1 drivers
v0000023ff9c000c0_0 .net "Din", 0 0, L_0000023ff9c1fa30;  1 drivers
v0000023ff9c002a0_0 .net "Dout", 0 0, L_0000023ff9ccb610;  1 drivers
v0000023ff9c01ec0_0 .net "Ri", 0 0, L_0000023ff9c207f0;  1 drivers
v0000023ff9c01b00_0 .net "Si", 0 0, L_0000023ff9c1e810;  1 drivers
v0000023ff9c007a0_0 .net *"_ivl_0", 0 0, L_0000023ff9ccad50;  1 drivers
v0000023ff9c008e0_0 .net *"_ivl_10", 0 0, L_0000023ff9ccbca0;  1 drivers
v0000023ff9c01e20_0 .net *"_ivl_14", 0 0, L_0000023ff9ccbc30;  1 drivers
v0000023ff9c00a20_0 .net *"_ivl_2", 0 0, L_0000023ff9ccac00;  1 drivers
v0000023ff9c01f60_0 .net *"_ivl_4", 0 0, L_0000023ff9ccb530;  1 drivers
v0000023ff9c00840_0 .net *"_ivl_6", 0 0, L_0000023ff9ccaf10;  1 drivers
v0000023ff9c00d40_0 .net *"_ivl_8", 0 0, L_0000023ff9ccb220;  1 drivers
S_0000023ff9bf7d70 .scope module, "sub_i_extremo" "FullSub_add" 5 169, 5 32 0, S_0000023ff9bf62e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cca960 .functor NOT 1, L_0000023ff9c1e590, C4<0>, C4<0>, C4<0>;
L_0000023ff9cca880 .functor AND 1, L_0000023ff9cca960, L_0000023ff9c1f990, C4<1>, C4<1>;
L_0000023ff9ccbb50 .functor NOT 1, L_0000023ff9c1e590, C4<0>, C4<0>, C4<0>;
L_0000023ff9cca1f0 .functor AND 1, L_0000023ff9ccbb50, L_0000023ff9c1e630, C4<1>, C4<1>;
L_0000023ff9cca8f0 .functor OR 1, L_0000023ff9cca880, L_0000023ff9cca1f0, C4<0>, C4<0>;
L_0000023ff9ccb840 .functor AND 1, L_0000023ff9c1f990, L_0000023ff9c1e630, C4<1>, C4<1>;
L_0000023ff9cca500 .functor OR 1, L_0000023ff9cca8f0, L_0000023ff9ccb840, C4<0>, C4<0>;
L_0000023ff9cca110 .functor XOR 1, L_0000023ff9c1e590, L_0000023ff9c1f990, C4<0>, C4<0>;
L_0000023ff9ccbbc0 .functor XOR 1, L_0000023ff9cca110, L_0000023ff9c1e630, C4<0>, C4<0>;
v0000023ff9c01740_0 .net "Debe", 0 0, L_0000023ff9cca500;  1 drivers
v0000023ff9c01880_0 .net "Din", 0 0, L_0000023ff9c1e630;  1 drivers
v0000023ff9c01d80_0 .net "Dout", 0 0, L_0000023ff9ccbbc0;  1 drivers
v0000023ff9c00980_0 .net "Ri", 0 0, L_0000023ff9c1f990;  1 drivers
v0000023ff9c00340_0 .net "Si", 0 0, L_0000023ff9c1e590;  1 drivers
v0000023ff9c012e0_0 .net *"_ivl_0", 0 0, L_0000023ff9cca960;  1 drivers
v0000023ff9c00ac0_0 .net *"_ivl_10", 0 0, L_0000023ff9ccb840;  1 drivers
v0000023ff9bffe40_0 .net *"_ivl_14", 0 0, L_0000023ff9cca110;  1 drivers
v0000023ff9c00520_0 .net *"_ivl_2", 0 0, L_0000023ff9cca880;  1 drivers
v0000023ff9bffbc0_0 .net *"_ivl_4", 0 0, L_0000023ff9ccbb50;  1 drivers
v0000023ff9bffa80_0 .net *"_ivl_6", 0 0, L_0000023ff9cca1f0;  1 drivers
v0000023ff9bff800_0 .net *"_ivl_8", 0 0, L_0000023ff9cca8f0;  1 drivers
S_0000023ff9bf6150 .scope generate, "genblk1[4]" "genblk1[4]" 5 167, 5 167 0, S_0000023ff9bf70f0;
 .timescale -9 -12;
P_0000023ff9aefa70 .param/l "i" 0 5 167, +C4<0100>;
S_0000023ff9bf7a50 .scope module, "sub_i" "FullSub_add" 5 168, 5 32 0, S_0000023ff9bf6150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9ccb990 .functor NOT 1, L_0000023ff9c1f170, C4<0>, C4<0>, C4<0>;
L_0000023ff9ccaa40 .functor AND 1, L_0000023ff9ccb990, L_0000023ff9c1fc10, C4<1>, C4<1>;
L_0000023ff9cca260 .functor NOT 1, L_0000023ff9c1f170, C4<0>, C4<0>, C4<0>;
L_0000023ff9cca2d0 .functor AND 1, L_0000023ff9cca260, L_0000023ff9c1eef0, C4<1>, C4<1>;
L_0000023ff9cca570 .functor OR 1, L_0000023ff9ccaa40, L_0000023ff9cca2d0, C4<0>, C4<0>;
L_0000023ff9ccab90 .functor AND 1, L_0000023ff9c1fc10, L_0000023ff9c1eef0, C4<1>, C4<1>;
L_0000023ff9cca5e0 .functor OR 1, L_0000023ff9cca570, L_0000023ff9ccab90, C4<0>, C4<0>;
L_0000023ff9ccadc0 .functor XOR 1, L_0000023ff9c1f170, L_0000023ff9c1fc10, C4<0>, C4<0>;
L_0000023ff9cca3b0 .functor XOR 1, L_0000023ff9ccadc0, L_0000023ff9c1eef0, C4<0>, C4<0>;
v0000023ff9c00c00_0 .net "Debe", 0 0, L_0000023ff9cca5e0;  1 drivers
v0000023ff9c01100_0 .net "Din", 0 0, L_0000023ff9c1eef0;  1 drivers
v0000023ff9bffc60_0 .net "Dout", 0 0, L_0000023ff9cca3b0;  1 drivers
v0000023ff9c00de0_0 .net "Ri", 0 0, L_0000023ff9c1fc10;  1 drivers
v0000023ff9bff8a0_0 .net "Si", 0 0, L_0000023ff9c1f170;  1 drivers
v0000023ff9c00660_0 .net *"_ivl_0", 0 0, L_0000023ff9ccb990;  1 drivers
v0000023ff9bff940_0 .net *"_ivl_10", 0 0, L_0000023ff9ccab90;  1 drivers
v0000023ff9c01a60_0 .net *"_ivl_14", 0 0, L_0000023ff9ccadc0;  1 drivers
v0000023ff9c017e0_0 .net *"_ivl_2", 0 0, L_0000023ff9ccaa40;  1 drivers
v0000023ff9bffd00_0 .net *"_ivl_4", 0 0, L_0000023ff9cca260;  1 drivers
v0000023ff9bffda0_0 .net *"_ivl_6", 0 0, L_0000023ff9cca2d0;  1 drivers
v0000023ff9c005c0_0 .net *"_ivl_8", 0 0, L_0000023ff9cca570;  1 drivers
S_0000023ff9bf7280 .scope module, "sub_i_extremo" "FullSub_add" 5 169, 5 32 0, S_0000023ff9bf6150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9ccae30 .functor NOT 1, L_0000023ff9c202f0, C4<0>, C4<0>, C4<0>;
L_0000023ff9cca9d0 .functor AND 1, L_0000023ff9ccae30, L_0000023ff9c1e6d0, C4<1>, C4<1>;
L_0000023ff9cca340 .functor NOT 1, L_0000023ff9c202f0, C4<0>, C4<0>, C4<0>;
L_0000023ff9cca650 .functor AND 1, L_0000023ff9cca340, L_0000023ff9c1fcb0, C4<1>, C4<1>;
L_0000023ff9ccb370 .functor OR 1, L_0000023ff9cca9d0, L_0000023ff9cca650, C4<0>, C4<0>;
L_0000023ff9ccace0 .functor AND 1, L_0000023ff9c1e6d0, L_0000023ff9c1fcb0, C4<1>, C4<1>;
L_0000023ff9ccaf80 .functor OR 1, L_0000023ff9ccb370, L_0000023ff9ccace0, C4<0>, C4<0>;
L_0000023ff9ccb060 .functor XOR 1, L_0000023ff9c202f0, L_0000023ff9c1e6d0, C4<0>, C4<0>;
L_0000023ff9ccb140 .functor XOR 1, L_0000023ff9ccb060, L_0000023ff9c1fcb0, C4<0>, C4<0>;
v0000023ff9bffee0_0 .net "Debe", 0 0, L_0000023ff9ccaf80;  1 drivers
v0000023ff9c003e0_0 .net "Din", 0 0, L_0000023ff9c1fcb0;  1 drivers
v0000023ff9c01380_0 .net "Dout", 0 0, L_0000023ff9ccb140;  1 drivers
v0000023ff9c00e80_0 .net "Ri", 0 0, L_0000023ff9c1e6d0;  1 drivers
v0000023ff9bfff80_0 .net "Si", 0 0, L_0000023ff9c202f0;  1 drivers
v0000023ff9c00f20_0 .net *"_ivl_0", 0 0, L_0000023ff9ccae30;  1 drivers
v0000023ff9c01ba0_0 .net *"_ivl_10", 0 0, L_0000023ff9ccace0;  1 drivers
v0000023ff9bff9e0_0 .net *"_ivl_14", 0 0, L_0000023ff9ccb060;  1 drivers
v0000023ff9c00fc0_0 .net *"_ivl_2", 0 0, L_0000023ff9cca9d0;  1 drivers
v0000023ff9c01240_0 .net *"_ivl_4", 0 0, L_0000023ff9cca340;  1 drivers
v0000023ff9c01060_0 .net *"_ivl_6", 0 0, L_0000023ff9cca650;  1 drivers
v0000023ff9c00020_0 .net *"_ivl_8", 0 0, L_0000023ff9ccb370;  1 drivers
S_0000023ff9bf6dd0 .scope generate, "genblk1[5]" "genblk1[5]" 5 167, 5 167 0, S_0000023ff9bf70f0;
 .timescale -9 -12;
P_0000023ff9aefb70 .param/l "i" 0 5 167, +C4<0101>;
S_0000023ff9c0a7c0 .scope module, "sub_i" "FullSub_add" 5 168, 5 32 0, S_0000023ff9bf6dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9ccb8b0 .functor NOT 1, L_0000023ff9c1fdf0, C4<0>, C4<0>, C4<0>;
L_0000023ff9ccbae0 .functor AND 1, L_0000023ff9ccb8b0, L_0000023ff9c1f2b0, C4<1>, C4<1>;
L_0000023ff9ccb1b0 .functor NOT 1, L_0000023ff9c1fdf0, C4<0>, C4<0>, C4<0>;
L_0000023ff9ccb290 .functor AND 1, L_0000023ff9ccb1b0, L_0000023ff9c1f530, C4<1>, C4<1>;
L_0000023ff9ccb3e0 .functor OR 1, L_0000023ff9ccbae0, L_0000023ff9ccb290, C4<0>, C4<0>;
L_0000023ff9ccb450 .functor AND 1, L_0000023ff9c1f2b0, L_0000023ff9c1f530, C4<1>, C4<1>;
L_0000023ff9ccb4c0 .functor OR 1, L_0000023ff9ccb3e0, L_0000023ff9ccb450, C4<0>, C4<0>;
L_0000023ff9ccb5a0 .functor XOR 1, L_0000023ff9c1fdf0, L_0000023ff9c1f2b0, C4<0>, C4<0>;
L_0000023ff9ccba00 .functor XOR 1, L_0000023ff9ccb5a0, L_0000023ff9c1f530, C4<0>, C4<0>;
v0000023ff9c01420_0 .net "Debe", 0 0, L_0000023ff9ccb4c0;  1 drivers
v0000023ff9c011a0_0 .net "Din", 0 0, L_0000023ff9c1f530;  1 drivers
v0000023ff9c00160_0 .net "Dout", 0 0, L_0000023ff9ccba00;  1 drivers
v0000023ff9c00200_0 .net "Ri", 0 0, L_0000023ff9c1f2b0;  1 drivers
v0000023ff9c014c0_0 .net "Si", 0 0, L_0000023ff9c1fdf0;  1 drivers
v0000023ff9c01560_0 .net *"_ivl_0", 0 0, L_0000023ff9ccb8b0;  1 drivers
v0000023ff9c01600_0 .net *"_ivl_10", 0 0, L_0000023ff9ccb450;  1 drivers
v0000023ff9c016a0_0 .net *"_ivl_14", 0 0, L_0000023ff9ccb5a0;  1 drivers
v0000023ff9c01920_0 .net *"_ivl_2", 0 0, L_0000023ff9ccbae0;  1 drivers
v0000023ff9c019c0_0 .net *"_ivl_4", 0 0, L_0000023ff9ccb1b0;  1 drivers
v0000023ff9c02320_0 .net *"_ivl_6", 0 0, L_0000023ff9ccb290;  1 drivers
v0000023ff9c03400_0 .net *"_ivl_8", 0 0, L_0000023ff9ccb3e0;  1 drivers
S_0000023ff9c0b760 .scope module, "sub_i_extremo" "FullSub_add" 5 169, 5 32 0, S_0000023ff9bf6dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9ccc480 .functor NOT 1, L_0000023ff9c1f7b0, C4<0>, C4<0>, C4<0>;
L_0000023ff9ccbdf0 .functor AND 1, L_0000023ff9ccc480, L_0000023ff9c1e310, C4<1>, C4<1>;
L_0000023ff9cccb80 .functor NOT 1, L_0000023ff9c1f7b0, C4<0>, C4<0>, C4<0>;
L_0000023ff9cccbf0 .functor AND 1, L_0000023ff9cccb80, L_0000023ff9c1ff30, C4<1>, C4<1>;
L_0000023ff9ccc250 .functor OR 1, L_0000023ff9ccbdf0, L_0000023ff9cccbf0, C4<0>, C4<0>;
L_0000023ff9ccd280 .functor AND 1, L_0000023ff9c1e310, L_0000023ff9c1ff30, C4<1>, C4<1>;
L_0000023ff9ccd2f0 .functor OR 1, L_0000023ff9ccc250, L_0000023ff9ccd280, C4<0>, C4<0>;
L_0000023ff9ccc720 .functor XOR 1, L_0000023ff9c1f7b0, L_0000023ff9c1e310, C4<0>, C4<0>;
L_0000023ff9ccbe60 .functor XOR 1, L_0000023ff9ccc720, L_0000023ff9c1ff30, C4<0>, C4<0>;
v0000023ff9c02b40_0 .net "Debe", 0 0, L_0000023ff9ccd2f0;  1 drivers
v0000023ff9c03b80_0 .net "Din", 0 0, L_0000023ff9c1ff30;  1 drivers
v0000023ff9c03fe0_0 .net "Dout", 0 0, L_0000023ff9ccbe60;  1 drivers
v0000023ff9c032c0_0 .net "Ri", 0 0, L_0000023ff9c1e310;  1 drivers
v0000023ff9c046c0_0 .net "Si", 0 0, L_0000023ff9c1f7b0;  1 drivers
v0000023ff9c044e0_0 .net *"_ivl_0", 0 0, L_0000023ff9ccc480;  1 drivers
v0000023ff9c04300_0 .net *"_ivl_10", 0 0, L_0000023ff9ccd280;  1 drivers
v0000023ff9c04260_0 .net *"_ivl_14", 0 0, L_0000023ff9ccc720;  1 drivers
v0000023ff9c020a0_0 .net *"_ivl_2", 0 0, L_0000023ff9ccbdf0;  1 drivers
v0000023ff9c04760_0 .net *"_ivl_4", 0 0, L_0000023ff9cccb80;  1 drivers
v0000023ff9c041c0_0 .net *"_ivl_6", 0 0, L_0000023ff9cccbf0;  1 drivers
v0000023ff9c04440_0 .net *"_ivl_8", 0 0, L_0000023ff9ccc250;  1 drivers
S_0000023ff9c0dce0 .scope generate, "genblk1[6]" "genblk1[6]" 5 167, 5 167 0, S_0000023ff9bf70f0;
 .timescale -9 -12;
P_0000023ff9af01f0 .param/l "i" 0 5 167, +C4<0110>;
S_0000023ff9c0d9c0 .scope module, "sub_i" "FullSub_add" 5 168, 5 32 0, S_0000023ff9c0dce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9ccca30 .functor NOT 1, L_0000023ff9c1fad0, C4<0>, C4<0>, C4<0>;
L_0000023ff9ccc800 .functor AND 1, L_0000023ff9ccca30, L_0000023ff9c1e090, C4<1>, C4<1>;
L_0000023ff9ccd210 .functor NOT 1, L_0000023ff9c1fad0, C4<0>, C4<0>, C4<0>;
L_0000023ff9ccd360 .functor AND 1, L_0000023ff9ccd210, L_0000023ff9c1e8b0, C4<1>, C4<1>;
L_0000023ff9ccc790 .functor OR 1, L_0000023ff9ccc800, L_0000023ff9ccd360, C4<0>, C4<0>;
L_0000023ff9ccc100 .functor AND 1, L_0000023ff9c1e090, L_0000023ff9c1e8b0, C4<1>, C4<1>;
L_0000023ff9ccd670 .functor OR 1, L_0000023ff9ccc790, L_0000023ff9ccc100, C4<0>, C4<0>;
L_0000023ff9ccd6e0 .functor XOR 1, L_0000023ff9c1fad0, L_0000023ff9c1e090, C4<0>, C4<0>;
L_0000023ff9ccd050 .functor XOR 1, L_0000023ff9ccd6e0, L_0000023ff9c1e8b0, C4<0>, C4<0>;
v0000023ff9c02000_0 .net "Debe", 0 0, L_0000023ff9ccd670;  1 drivers
v0000023ff9c03ea0_0 .net "Din", 0 0, L_0000023ff9c1e8b0;  1 drivers
v0000023ff9c02960_0 .net "Dout", 0 0, L_0000023ff9ccd050;  1 drivers
v0000023ff9c037c0_0 .net "Ri", 0 0, L_0000023ff9c1e090;  1 drivers
v0000023ff9c02c80_0 .net "Si", 0 0, L_0000023ff9c1fad0;  1 drivers
v0000023ff9c030e0_0 .net *"_ivl_0", 0 0, L_0000023ff9ccca30;  1 drivers
v0000023ff9c043a0_0 .net *"_ivl_10", 0 0, L_0000023ff9ccc100;  1 drivers
v0000023ff9c04620_0 .net *"_ivl_14", 0 0, L_0000023ff9ccd6e0;  1 drivers
v0000023ff9c03900_0 .net *"_ivl_2", 0 0, L_0000023ff9ccc800;  1 drivers
v0000023ff9c028c0_0 .net *"_ivl_4", 0 0, L_0000023ff9ccd210;  1 drivers
v0000023ff9c03360_0 .net *"_ivl_6", 0 0, L_0000023ff9ccd360;  1 drivers
v0000023ff9c03f40_0 .net *"_ivl_8", 0 0, L_0000023ff9ccc790;  1 drivers
S_0000023ff9c0d830 .scope module, "sub_i_extremo" "FullSub_add" 5 169, 5 32 0, S_0000023ff9c0dce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9ccccd0 .functor NOT 1, L_0000023ff9c1f350, C4<0>, C4<0>, C4<0>;
L_0000023ff9ccd0c0 .functor AND 1, L_0000023ff9ccccd0, L_0000023ff9c20390, C4<1>, C4<1>;
L_0000023ff9ccc330 .functor NOT 1, L_0000023ff9c1f350, C4<0>, C4<0>, C4<0>;
L_0000023ff9ccc950 .functor AND 1, L_0000023ff9ccc330, L_0000023ff9c1ffd0, C4<1>, C4<1>;
L_0000023ff9ccc870 .functor OR 1, L_0000023ff9ccd0c0, L_0000023ff9ccc950, C4<0>, C4<0>;
L_0000023ff9ccd7c0 .functor AND 1, L_0000023ff9c20390, L_0000023ff9c1ffd0, C4<1>, C4<1>;
L_0000023ff9ccc3a0 .functor OR 1, L_0000023ff9ccc870, L_0000023ff9ccd7c0, C4<0>, C4<0>;
L_0000023ff9ccce20 .functor XOR 1, L_0000023ff9c1f350, L_0000023ff9c20390, C4<0>, C4<0>;
L_0000023ff9ccbd80 .functor XOR 1, L_0000023ff9ccce20, L_0000023ff9c1ffd0, C4<0>, C4<0>;
v0000023ff9c02460_0 .net "Debe", 0 0, L_0000023ff9ccc3a0;  1 drivers
v0000023ff9c025a0_0 .net "Din", 0 0, L_0000023ff9c1ffd0;  1 drivers
v0000023ff9c02d20_0 .net "Dout", 0 0, L_0000023ff9ccbd80;  1 drivers
v0000023ff9c034a0_0 .net "Ri", 0 0, L_0000023ff9c20390;  1 drivers
v0000023ff9c03e00_0 .net "Si", 0 0, L_0000023ff9c1f350;  1 drivers
v0000023ff9c035e0_0 .net *"_ivl_0", 0 0, L_0000023ff9ccccd0;  1 drivers
v0000023ff9c03ae0_0 .net *"_ivl_10", 0 0, L_0000023ff9ccd7c0;  1 drivers
v0000023ff9c023c0_0 .net *"_ivl_14", 0 0, L_0000023ff9ccce20;  1 drivers
v0000023ff9c02aa0_0 .net *"_ivl_2", 0 0, L_0000023ff9ccd0c0;  1 drivers
v0000023ff9c02f00_0 .net *"_ivl_4", 0 0, L_0000023ff9ccc330;  1 drivers
v0000023ff9c03180_0 .net *"_ivl_6", 0 0, L_0000023ff9ccc950;  1 drivers
v0000023ff9c02140_0 .net *"_ivl_8", 0 0, L_0000023ff9ccc870;  1 drivers
S_0000023ff9c0cd40 .scope generate, "genblk1[7]" "genblk1[7]" 5 167, 5 167 0, S_0000023ff9bf70f0;
 .timescale -9 -12;
P_0000023ff9af0270 .param/l "i" 0 5 167, +C4<0111>;
S_0000023ff9c0bf30 .scope module, "sub_i" "FullSub_add" 5 168, 5 32 0, S_0000023ff9c0cd40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9ccbed0 .functor NOT 1, L_0000023ff9c1ea90, C4<0>, C4<0>, C4<0>;
L_0000023ff9ccd590 .functor AND 1, L_0000023ff9ccbed0, L_0000023ff9c206b0, C4<1>, C4<1>;
L_0000023ff9ccd600 .functor NOT 1, L_0000023ff9c1ea90, C4<0>, C4<0>, C4<0>;
L_0000023ff9ccc6b0 .functor AND 1, L_0000023ff9ccd600, L_0000023ff9c1ef90, C4<1>, C4<1>;
L_0000023ff9ccd4b0 .functor OR 1, L_0000023ff9ccd590, L_0000023ff9ccc6b0, C4<0>, C4<0>;
L_0000023ff9cccaa0 .functor AND 1, L_0000023ff9c206b0, L_0000023ff9c1ef90, C4<1>, C4<1>;
L_0000023ff9ccc4f0 .functor OR 1, L_0000023ff9ccd4b0, L_0000023ff9cccaa0, C4<0>, C4<0>;
L_0000023ff9cccc60 .functor XOR 1, L_0000023ff9c1ea90, L_0000023ff9c206b0, C4<0>, C4<0>;
L_0000023ff9ccc2c0 .functor XOR 1, L_0000023ff9cccc60, L_0000023ff9c1ef90, C4<0>, C4<0>;
v0000023ff9c02820_0 .net "Debe", 0 0, L_0000023ff9ccc4f0;  1 drivers
v0000023ff9c02a00_0 .net "Din", 0 0, L_0000023ff9c1ef90;  1 drivers
v0000023ff9c026e0_0 .net "Dout", 0 0, L_0000023ff9ccc2c0;  1 drivers
v0000023ff9c02500_0 .net "Ri", 0 0, L_0000023ff9c206b0;  1 drivers
v0000023ff9c02be0_0 .net "Si", 0 0, L_0000023ff9c1ea90;  1 drivers
v0000023ff9c02640_0 .net *"_ivl_0", 0 0, L_0000023ff9ccbed0;  1 drivers
v0000023ff9c021e0_0 .net *"_ivl_10", 0 0, L_0000023ff9cccaa0;  1 drivers
v0000023ff9c02fa0_0 .net *"_ivl_14", 0 0, L_0000023ff9cccc60;  1 drivers
v0000023ff9c02dc0_0 .net *"_ivl_2", 0 0, L_0000023ff9ccd590;  1 drivers
v0000023ff9c02e60_0 .net *"_ivl_4", 0 0, L_0000023ff9ccd600;  1 drivers
v0000023ff9c03040_0 .net *"_ivl_6", 0 0, L_0000023ff9ccc6b0;  1 drivers
v0000023ff9c03c20_0 .net *"_ivl_8", 0 0, L_0000023ff9ccd4b0;  1 drivers
S_0000023ff9c0ced0 .scope module, "sub_i_extremo" "FullSub_add" 5 169, 5 32 0, S_0000023ff9c0cd40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9ccd750 .functor NOT 1, L_0000023ff9c1e1d0, C4<0>, C4<0>, C4<0>;
L_0000023ff9cccfe0 .functor AND 1, L_0000023ff9ccd750, L_0000023ff9c20110, C4<1>, C4<1>;
L_0000023ff9ccd830 .functor NOT 1, L_0000023ff9c1e1d0, C4<0>, C4<0>, C4<0>;
L_0000023ff9ccd8a0 .functor AND 1, L_0000023ff9ccd830, L_0000023ff9c201b0, C4<1>, C4<1>;
L_0000023ff9ccc170 .functor OR 1, L_0000023ff9cccfe0, L_0000023ff9ccd8a0, C4<0>, C4<0>;
L_0000023ff9ccbd10 .functor AND 1, L_0000023ff9c20110, L_0000023ff9c201b0, C4<1>, C4<1>;
L_0000023ff9ccbf40 .functor OR 1, L_0000023ff9ccc170, L_0000023ff9ccbd10, C4<0>, C4<0>;
L_0000023ff9ccd130 .functor XOR 1, L_0000023ff9c1e1d0, L_0000023ff9c20110, C4<0>, C4<0>;
L_0000023ff9ccc1e0 .functor XOR 1, L_0000023ff9ccd130, L_0000023ff9c201b0, C4<0>, C4<0>;
v0000023ff9c03cc0_0 .net "Debe", 0 0, L_0000023ff9ccbf40;  1 drivers
v0000023ff9c04080_0 .net "Din", 0 0, L_0000023ff9c201b0;  1 drivers
v0000023ff9c02780_0 .net "Dout", 0 0, L_0000023ff9ccc1e0;  1 drivers
v0000023ff9c03220_0 .net "Ri", 0 0, L_0000023ff9c20110;  1 drivers
v0000023ff9c03540_0 .net "Si", 0 0, L_0000023ff9c1e1d0;  1 drivers
v0000023ff9c03680_0 .net *"_ivl_0", 0 0, L_0000023ff9ccd750;  1 drivers
v0000023ff9c03720_0 .net *"_ivl_10", 0 0, L_0000023ff9ccbd10;  1 drivers
v0000023ff9c03860_0 .net *"_ivl_14", 0 0, L_0000023ff9ccd130;  1 drivers
v0000023ff9c04580_0 .net *"_ivl_2", 0 0, L_0000023ff9cccfe0;  1 drivers
v0000023ff9c039a0_0 .net *"_ivl_4", 0 0, L_0000023ff9ccd830;  1 drivers
v0000023ff9c02280_0 .net *"_ivl_6", 0 0, L_0000023ff9ccd8a0;  1 drivers
v0000023ff9c03a40_0 .net *"_ivl_8", 0 0, L_0000023ff9ccc170;  1 drivers
S_0000023ff9c09ff0 .scope generate, "genblk1[8]" "genblk1[8]" 5 167, 5 167 0, S_0000023ff9bf70f0;
 .timescale -9 -12;
P_0000023ff9af0170 .param/l "i" 0 5 167, +C4<01000>;
S_0000023ff9c0d6a0 .scope module, "sub_i" "FullSub_add" 5 168, 5 32 0, S_0000023ff9c09ff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9ccbfb0 .functor NOT 1, L_0000023ff9c1e270, C4<0>, C4<0>, C4<0>;
L_0000023ff9ccc410 .functor AND 1, L_0000023ff9ccbfb0, L_0000023ff9c20250, C4<1>, C4<1>;
L_0000023ff9cccf70 .functor NOT 1, L_0000023ff9c1e270, C4<0>, C4<0>, C4<0>;
L_0000023ff9ccd3d0 .functor AND 1, L_0000023ff9cccf70, L_0000023ff9c1f670, C4<1>, C4<1>;
L_0000023ff9ccc8e0 .functor OR 1, L_0000023ff9ccc410, L_0000023ff9ccd3d0, C4<0>, C4<0>;
L_0000023ff9ccd1a0 .functor AND 1, L_0000023ff9c20250, L_0000023ff9c1f670, C4<1>, C4<1>;
L_0000023ff9cccd40 .functor OR 1, L_0000023ff9ccc8e0, L_0000023ff9ccd1a0, C4<0>, C4<0>;
L_0000023ff9ccc020 .functor XOR 1, L_0000023ff9c1e270, L_0000023ff9c20250, C4<0>, C4<0>;
L_0000023ff9ccd440 .functor XOR 1, L_0000023ff9ccc020, L_0000023ff9c1f670, C4<0>, C4<0>;
v0000023ff9c03d60_0 .net "Debe", 0 0, L_0000023ff9cccd40;  1 drivers
v0000023ff9c04120_0 .net "Din", 0 0, L_0000023ff9c1f670;  1 drivers
v0000023ff9c04940_0 .net "Dout", 0 0, L_0000023ff9ccd440;  1 drivers
v0000023ff9c06100_0 .net "Ri", 0 0, L_0000023ff9c20250;  1 drivers
v0000023ff9c06600_0 .net "Si", 0 0, L_0000023ff9c1e270;  1 drivers
v0000023ff9c06ce0_0 .net *"_ivl_0", 0 0, L_0000023ff9ccbfb0;  1 drivers
v0000023ff9c06ba0_0 .net *"_ivl_10", 0 0, L_0000023ff9ccd1a0;  1 drivers
v0000023ff9c048a0_0 .net *"_ivl_14", 0 0, L_0000023ff9ccc020;  1 drivers
v0000023ff9c06a60_0 .net *"_ivl_2", 0 0, L_0000023ff9ccc410;  1 drivers
v0000023ff9c04e40_0 .net *"_ivl_4", 0 0, L_0000023ff9cccf70;  1 drivers
v0000023ff9c05480_0 .net *"_ivl_6", 0 0, L_0000023ff9ccd3d0;  1 drivers
v0000023ff9c058e0_0 .net *"_ivl_8", 0 0, L_0000023ff9ccc8e0;  1 drivers
S_0000023ff9c0c890 .scope module, "sub_i_extremo" "FullSub_add" 5 169, 5 32 0, S_0000023ff9c09ff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9ccc090 .functor NOT 1, L_0000023ff9c1eb30, C4<0>, C4<0>, C4<0>;
L_0000023ff9ccc560 .functor AND 1, L_0000023ff9ccc090, L_0000023ff9c1ebd0, C4<1>, C4<1>;
L_0000023ff9ccd520 .functor NOT 1, L_0000023ff9c1eb30, C4<0>, C4<0>, C4<0>;
L_0000023ff9ccc5d0 .functor AND 1, L_0000023ff9ccd520, L_0000023ff9c20430, C4<1>, C4<1>;
L_0000023ff9ccc9c0 .functor OR 1, L_0000023ff9ccc560, L_0000023ff9ccc5d0, C4<0>, C4<0>;
L_0000023ff9cccb10 .functor AND 1, L_0000023ff9c1ebd0, L_0000023ff9c20430, C4<1>, C4<1>;
L_0000023ff9ccc640 .functor OR 1, L_0000023ff9ccc9c0, L_0000023ff9cccb10, C4<0>, C4<0>;
L_0000023ff9cccdb0 .functor XOR 1, L_0000023ff9c1eb30, L_0000023ff9c1ebd0, C4<0>, C4<0>;
L_0000023ff9ccce90 .functor XOR 1, L_0000023ff9cccdb0, L_0000023ff9c20430, C4<0>, C4<0>;
v0000023ff9c064c0_0 .net "Debe", 0 0, L_0000023ff9ccc640;  1 drivers
v0000023ff9c05b60_0 .net "Din", 0 0, L_0000023ff9c20430;  1 drivers
v0000023ff9c05660_0 .net "Dout", 0 0, L_0000023ff9ccce90;  1 drivers
v0000023ff9c05c00_0 .net "Ri", 0 0, L_0000023ff9c1ebd0;  1 drivers
v0000023ff9c04d00_0 .net "Si", 0 0, L_0000023ff9c1eb30;  1 drivers
v0000023ff9c06c40_0 .net *"_ivl_0", 0 0, L_0000023ff9ccc090;  1 drivers
v0000023ff9c04800_0 .net *"_ivl_10", 0 0, L_0000023ff9cccb10;  1 drivers
v0000023ff9c055c0_0 .net *"_ivl_14", 0 0, L_0000023ff9cccdb0;  1 drivers
v0000023ff9c05160_0 .net *"_ivl_2", 0 0, L_0000023ff9ccc560;  1 drivers
v0000023ff9c06880_0 .net *"_ivl_4", 0 0, L_0000023ff9ccd520;  1 drivers
v0000023ff9c04da0_0 .net *"_ivl_6", 0 0, L_0000023ff9ccc5d0;  1 drivers
v0000023ff9c06b00_0 .net *"_ivl_8", 0 0, L_0000023ff9ccc9c0;  1 drivers
S_0000023ff9c0db50 .scope generate, "genblk1[9]" "genblk1[9]" 5 167, 5 167 0, S_0000023ff9bf70f0;
 .timescale -9 -12;
P_0000023ff9aefaf0 .param/l "i" 0 5 167, +C4<01001>;
S_0000023ff9c0a310 .scope module, "sub_i" "FullSub_add" 5 168, 5 32 0, S_0000023ff9c0db50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cccf00 .functor NOT 1, L_0000023ff9c1f3f0, C4<0>, C4<0>, C4<0>;
L_0000023ff9cce780 .functor AND 1, L_0000023ff9cccf00, L_0000023ff9c1e950, C4<1>, C4<1>;
L_0000023ff9ccee10 .functor NOT 1, L_0000023ff9c1f3f0, C4<0>, C4<0>, C4<0>;
L_0000023ff9ccde50 .functor AND 1, L_0000023ff9ccee10, L_0000023ff9c1f030, C4<1>, C4<1>;
L_0000023ff9ccee80 .functor OR 1, L_0000023ff9cce780, L_0000023ff9ccde50, C4<0>, C4<0>;
L_0000023ff9cceef0 .functor AND 1, L_0000023ff9c1e950, L_0000023ff9c1f030, C4<1>, C4<1>;
L_0000023ff9cce320 .functor OR 1, L_0000023ff9ccee80, L_0000023ff9cceef0, C4<0>, C4<0>;
L_0000023ff9ccd980 .functor XOR 1, L_0000023ff9c1f3f0, L_0000023ff9c1e950, C4<0>, C4<0>;
L_0000023ff9cced30 .functor XOR 1, L_0000023ff9ccd980, L_0000023ff9c1f030, C4<0>, C4<0>;
v0000023ff9c04b20_0 .net "Debe", 0 0, L_0000023ff9cce320;  1 drivers
v0000023ff9c06d80_0 .net "Din", 0 0, L_0000023ff9c1f030;  1 drivers
v0000023ff9c06560_0 .net "Dout", 0 0, L_0000023ff9cced30;  1 drivers
v0000023ff9c066a0_0 .net "Ri", 0 0, L_0000023ff9c1e950;  1 drivers
v0000023ff9c05ac0_0 .net "Si", 0 0, L_0000023ff9c1f3f0;  1 drivers
v0000023ff9c06740_0 .net *"_ivl_0", 0 0, L_0000023ff9cccf00;  1 drivers
v0000023ff9c049e0_0 .net *"_ivl_10", 0 0, L_0000023ff9cceef0;  1 drivers
v0000023ff9c04ee0_0 .net *"_ivl_14", 0 0, L_0000023ff9ccd980;  1 drivers
v0000023ff9c06e20_0 .net *"_ivl_2", 0 0, L_0000023ff9cce780;  1 drivers
v0000023ff9c067e0_0 .net *"_ivl_4", 0 0, L_0000023ff9ccee10;  1 drivers
v0000023ff9c06ec0_0 .net *"_ivl_6", 0 0, L_0000023ff9ccde50;  1 drivers
v0000023ff9c05700_0 .net *"_ivl_8", 0 0, L_0000023ff9ccee80;  1 drivers
S_0000023ff9c0a180 .scope module, "sub_i_extremo" "FullSub_add" 5 169, 5 32 0, S_0000023ff9c0db50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9ccf350 .functor NOT 1, L_0000023ff9c1f5d0, C4<0>, C4<0>, C4<0>;
L_0000023ff9ccdb40 .functor AND 1, L_0000023ff9ccf350, L_0000023ff9c1f710, C4<1>, C4<1>;
L_0000023ff9ccdd00 .functor NOT 1, L_0000023ff9c1f5d0, C4<0>, C4<0>, C4<0>;
L_0000023ff9ccdf30 .functor AND 1, L_0000023ff9ccdd00, L_0000023ff9c1f0d0, C4<1>, C4<1>;
L_0000023ff9ccea20 .functor OR 1, L_0000023ff9ccdb40, L_0000023ff9ccdf30, C4<0>, C4<0>;
L_0000023ff9cce470 .functor AND 1, L_0000023ff9c1f710, L_0000023ff9c1f0d0, C4<1>, C4<1>;
L_0000023ff9cce6a0 .functor OR 1, L_0000023ff9ccea20, L_0000023ff9cce470, C4<0>, C4<0>;
L_0000023ff9ccef60 .functor XOR 1, L_0000023ff9c1f5d0, L_0000023ff9c1f710, C4<0>, C4<0>;
L_0000023ff9ccdec0 .functor XOR 1, L_0000023ff9ccef60, L_0000023ff9c1f0d0, C4<0>, C4<0>;
v0000023ff9c05520_0 .net "Debe", 0 0, L_0000023ff9cce6a0;  1 drivers
v0000023ff9c05f20_0 .net "Din", 0 0, L_0000023ff9c1f0d0;  1 drivers
v0000023ff9c04a80_0 .net "Dout", 0 0, L_0000023ff9ccdec0;  1 drivers
v0000023ff9c062e0_0 .net "Ri", 0 0, L_0000023ff9c1f710;  1 drivers
v0000023ff9c04bc0_0 .net "Si", 0 0, L_0000023ff9c1f5d0;  1 drivers
v0000023ff9c04c60_0 .net *"_ivl_0", 0 0, L_0000023ff9ccf350;  1 drivers
v0000023ff9c04f80_0 .net *"_ivl_10", 0 0, L_0000023ff9cce470;  1 drivers
v0000023ff9c057a0_0 .net *"_ivl_14", 0 0, L_0000023ff9ccef60;  1 drivers
v0000023ff9c05ca0_0 .net *"_ivl_2", 0 0, L_0000023ff9ccdb40;  1 drivers
v0000023ff9c05d40_0 .net *"_ivl_4", 0 0, L_0000023ff9ccdd00;  1 drivers
v0000023ff9c050c0_0 .net *"_ivl_6", 0 0, L_0000023ff9ccdf30;  1 drivers
v0000023ff9c052a0_0 .net *"_ivl_8", 0 0, L_0000023ff9ccea20;  1 drivers
S_0000023ff9c0b8f0 .scope module, "sub_exp" "RestaExp_sum" 5 201, 5 41 0, S_0000023ff9bf70f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "S";
    .port_info 1 /INPUT 5 "R";
    .port_info 2 /OUTPUT 5 "F";
v0000023ff9bf8e60_0 .net "Debe", 5 0, L_0000023ff9c222d0;  1 drivers
v0000023ff9bf8aa0_0 .net "F", 4 0, L_0000023ff9c209d0;  alias, 1 drivers
v0000023ff9bfa440_0 .net "R", 4 0, L_0000023ff9c210b0;  alias, 1 drivers
v0000023ff9bf9f40_0 .net "S", 4 0, L_0000023ff9c3a150;  alias, 1 drivers
L_0000023ff9c40a70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023ff9bfa620_0 .net/2u *"_ivl_39", 0 0, L_0000023ff9c40a70;  1 drivers
L_0000023ff9c22d70 .part L_0000023ff9c3a150, 0, 1;
L_0000023ff9c22cd0 .part L_0000023ff9c210b0, 0, 1;
L_0000023ff9c21510 .part L_0000023ff9c222d0, 0, 1;
L_0000023ff9c213d0 .part L_0000023ff9c3a150, 1, 1;
L_0000023ff9c20bb0 .part L_0000023ff9c210b0, 1, 1;
L_0000023ff9c20e30 .part L_0000023ff9c222d0, 1, 1;
L_0000023ff9c22550 .part L_0000023ff9c3a150, 2, 1;
L_0000023ff9c21dd0 .part L_0000023ff9c210b0, 2, 1;
L_0000023ff9c22b90 .part L_0000023ff9c222d0, 2, 1;
L_0000023ff9c22410 .part L_0000023ff9c3a150, 3, 1;
L_0000023ff9c21650 .part L_0000023ff9c210b0, 3, 1;
L_0000023ff9c22af0 .part L_0000023ff9c222d0, 3, 1;
L_0000023ff9c21150 .part L_0000023ff9c3a150, 4, 1;
L_0000023ff9c21470 .part L_0000023ff9c210b0, 4, 1;
L_0000023ff9c22c30 .part L_0000023ff9c222d0, 4, 1;
LS_0000023ff9c209d0_0_0 .concat8 [ 1 1 1 1], L_0000023ff9ccdd70, L_0000023ff9ccf270, L_0000023ff9cce160, L_0000023ff9cce940;
LS_0000023ff9c209d0_0_4 .concat8 [ 1 0 0 0], L_0000023ff9cd0a80;
L_0000023ff9c209d0 .concat8 [ 4 1 0 0], LS_0000023ff9c209d0_0_0, LS_0000023ff9c209d0_0_4;
LS_0000023ff9c222d0_0_0 .concat8 [ 1 1 1 1], L_0000023ff9c40a70, L_0000023ff9ccdc20, L_0000023ff9cce390, L_0000023ff9cce010;
LS_0000023ff9c222d0_0_4 .concat8 [ 1 1 0 0], L_0000023ff9cce8d0, L_0000023ff9cd1030;
L_0000023ff9c222d0 .concat8 [ 4 2 0 0], LS_0000023ff9c222d0_0_0, LS_0000023ff9c222d0_0_4;
S_0000023ff9c0d060 .scope generate, "genblk1[0]" "genblk1[0]" 5 50, 5 50 0, S_0000023ff9c0b8f0;
 .timescale -9 -12;
P_0000023ff9af0370 .param/l "i" 0 5 50, +C4<00>;
S_0000023ff9c0a4a0 .scope module, "sub_i" "FullSub_add" 5 51, 5 32 0, S_0000023ff9c0d060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9ccf3c0 .functor NOT 1, L_0000023ff9c22d70, C4<0>, C4<0>, C4<0>;
L_0000023ff9ccda60 .functor AND 1, L_0000023ff9ccf3c0, L_0000023ff9c22cd0, C4<1>, C4<1>;
L_0000023ff9ccdfa0 .functor NOT 1, L_0000023ff9c22d70, C4<0>, C4<0>, C4<0>;
L_0000023ff9ccf430 .functor AND 1, L_0000023ff9ccdfa0, L_0000023ff9c21510, C4<1>, C4<1>;
L_0000023ff9cce080 .functor OR 1, L_0000023ff9ccda60, L_0000023ff9ccf430, C4<0>, C4<0>;
L_0000023ff9cce5c0 .functor AND 1, L_0000023ff9c22cd0, L_0000023ff9c21510, C4<1>, C4<1>;
L_0000023ff9ccdc20 .functor OR 1, L_0000023ff9cce080, L_0000023ff9cce5c0, C4<0>, C4<0>;
L_0000023ff9ccea90 .functor XOR 1, L_0000023ff9c22d70, L_0000023ff9c22cd0, C4<0>, C4<0>;
L_0000023ff9ccdd70 .functor XOR 1, L_0000023ff9ccea90, L_0000023ff9c21510, C4<0>, C4<0>;
v0000023ff9c06420_0 .net "Debe", 0 0, L_0000023ff9ccdc20;  1 drivers
v0000023ff9c05a20_0 .net "Din", 0 0, L_0000023ff9c21510;  1 drivers
v0000023ff9c05020_0 .net "Dout", 0 0, L_0000023ff9ccdd70;  1 drivers
v0000023ff9c06f60_0 .net "Ri", 0 0, L_0000023ff9c22cd0;  1 drivers
v0000023ff9c05200_0 .net "Si", 0 0, L_0000023ff9c22d70;  1 drivers
v0000023ff9c05340_0 .net *"_ivl_0", 0 0, L_0000023ff9ccf3c0;  1 drivers
v0000023ff9c053e0_0 .net *"_ivl_10", 0 0, L_0000023ff9cce5c0;  1 drivers
v0000023ff9c05840_0 .net *"_ivl_14", 0 0, L_0000023ff9ccea90;  1 drivers
v0000023ff9c05980_0 .net *"_ivl_2", 0 0, L_0000023ff9ccda60;  1 drivers
v0000023ff9c05de0_0 .net *"_ivl_4", 0 0, L_0000023ff9ccdfa0;  1 drivers
v0000023ff9c06380_0 .net *"_ivl_6", 0 0, L_0000023ff9ccf430;  1 drivers
v0000023ff9c05e80_0 .net *"_ivl_8", 0 0, L_0000023ff9cce080;  1 drivers
S_0000023ff9c0aae0 .scope generate, "genblk1[1]" "genblk1[1]" 5 50, 5 50 0, S_0000023ff9c0b8f0;
 .timescale -9 -12;
P_0000023ff9af05f0 .param/l "i" 0 5 50, +C4<01>;
S_0000023ff9c0a630 .scope module, "sub_i" "FullSub_add" 5 51, 5 32 0, S_0000023ff9c0aae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9ccebe0 .functor NOT 1, L_0000023ff9c213d0, C4<0>, C4<0>, C4<0>;
L_0000023ff9ccdbb0 .functor AND 1, L_0000023ff9ccebe0, L_0000023ff9c20bb0, C4<1>, C4<1>;
L_0000023ff9ccf2e0 .functor NOT 1, L_0000023ff9c213d0, C4<0>, C4<0>, C4<0>;
L_0000023ff9ccf120 .functor AND 1, L_0000023ff9ccf2e0, L_0000023ff9c20e30, C4<1>, C4<1>;
L_0000023ff9ccec50 .functor OR 1, L_0000023ff9ccdbb0, L_0000023ff9ccf120, C4<0>, C4<0>;
L_0000023ff9cce0f0 .functor AND 1, L_0000023ff9c20bb0, L_0000023ff9c20e30, C4<1>, C4<1>;
L_0000023ff9cce390 .functor OR 1, L_0000023ff9ccec50, L_0000023ff9cce0f0, C4<0>, C4<0>;
L_0000023ff9ccdde0 .functor XOR 1, L_0000023ff9c213d0, L_0000023ff9c20bb0, C4<0>, C4<0>;
L_0000023ff9ccf270 .functor XOR 1, L_0000023ff9ccdde0, L_0000023ff9c20e30, C4<0>, C4<0>;
v0000023ff9c05fc0_0 .net "Debe", 0 0, L_0000023ff9cce390;  1 drivers
v0000023ff9c06920_0 .net "Din", 0 0, L_0000023ff9c20e30;  1 drivers
v0000023ff9c069c0_0 .net "Dout", 0 0, L_0000023ff9ccf270;  1 drivers
v0000023ff9c06060_0 .net "Ri", 0 0, L_0000023ff9c20bb0;  1 drivers
v0000023ff9c061a0_0 .net "Si", 0 0, L_0000023ff9c213d0;  1 drivers
v0000023ff9c06240_0 .net *"_ivl_0", 0 0, L_0000023ff9ccebe0;  1 drivers
v0000023ff9c075a0_0 .net *"_ivl_10", 0 0, L_0000023ff9cce0f0;  1 drivers
v0000023ff9c07820_0 .net *"_ivl_14", 0 0, L_0000023ff9ccdde0;  1 drivers
v0000023ff9c073c0_0 .net *"_ivl_2", 0 0, L_0000023ff9ccdbb0;  1 drivers
v0000023ff9c076e0_0 .net *"_ivl_4", 0 0, L_0000023ff9ccf2e0;  1 drivers
v0000023ff9c07640_0 .net *"_ivl_6", 0 0, L_0000023ff9ccf120;  1 drivers
v0000023ff9c07e60_0 .net *"_ivl_8", 0 0, L_0000023ff9ccec50;  1 drivers
S_0000023ff9c0a950 .scope generate, "genblk1[2]" "genblk1[2]" 5 50, 5 50 0, S_0000023ff9c0b8f0;
 .timescale -9 -12;
P_0000023ff9af03b0 .param/l "i" 0 5 50, +C4<010>;
S_0000023ff9c0ba80 .scope module, "sub_i" "FullSub_add" 5 51, 5 32 0, S_0000023ff9c0a950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cce7f0 .functor NOT 1, L_0000023ff9c22550, C4<0>, C4<0>, C4<0>;
L_0000023ff9cce400 .functor AND 1, L_0000023ff9cce7f0, L_0000023ff9c21dd0, C4<1>, C4<1>;
L_0000023ff9ccf4a0 .functor NOT 1, L_0000023ff9c22550, C4<0>, C4<0>, C4<0>;
L_0000023ff9ccd910 .functor AND 1, L_0000023ff9ccf4a0, L_0000023ff9c22b90, C4<1>, C4<1>;
L_0000023ff9ccdad0 .functor OR 1, L_0000023ff9cce400, L_0000023ff9ccd910, C4<0>, C4<0>;
L_0000023ff9ccecc0 .functor AND 1, L_0000023ff9c21dd0, L_0000023ff9c22b90, C4<1>, C4<1>;
L_0000023ff9cce010 .functor OR 1, L_0000023ff9ccdad0, L_0000023ff9ccecc0, C4<0>, C4<0>;
L_0000023ff9ccdc90 .functor XOR 1, L_0000023ff9c22550, L_0000023ff9c21dd0, C4<0>, C4<0>;
L_0000023ff9cce160 .functor XOR 1, L_0000023ff9ccdc90, L_0000023ff9c22b90, C4<0>, C4<0>;
v0000023ff9c07d20_0 .net "Debe", 0 0, L_0000023ff9cce010;  1 drivers
v0000023ff9c078c0_0 .net "Din", 0 0, L_0000023ff9c22b90;  1 drivers
v0000023ff9c07780_0 .net "Dout", 0 0, L_0000023ff9cce160;  1 drivers
v0000023ff9c07000_0 .net "Ri", 0 0, L_0000023ff9c21dd0;  1 drivers
v0000023ff9c07a00_0 .net "Si", 0 0, L_0000023ff9c22550;  1 drivers
v0000023ff9c07320_0 .net *"_ivl_0", 0 0, L_0000023ff9cce7f0;  1 drivers
v0000023ff9c07aa0_0 .net *"_ivl_10", 0 0, L_0000023ff9ccecc0;  1 drivers
v0000023ff9c07be0_0 .net *"_ivl_14", 0 0, L_0000023ff9ccdc90;  1 drivers
v0000023ff9c07b40_0 .net *"_ivl_2", 0 0, L_0000023ff9cce400;  1 drivers
v0000023ff9c07460_0 .net *"_ivl_4", 0 0, L_0000023ff9ccf4a0;  1 drivers
v0000023ff9c07960_0 .net *"_ivl_6", 0 0, L_0000023ff9ccd910;  1 drivers
v0000023ff9c07c80_0 .net *"_ivl_8", 0 0, L_0000023ff9ccdad0;  1 drivers
S_0000023ff9c0ac70 .scope generate, "genblk1[3]" "genblk1[3]" 5 50, 5 50 0, S_0000023ff9c0b8f0;
 .timescale -9 -12;
P_0000023ff9af0430 .param/l "i" 0 5 50, +C4<011>;
S_0000023ff9c0d1f0 .scope module, "sub_i" "FullSub_add" 5 51, 5 32 0, S_0000023ff9c0ac70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cce1d0 .functor NOT 1, L_0000023ff9c22410, C4<0>, C4<0>, C4<0>;
L_0000023ff9cceb00 .functor AND 1, L_0000023ff9cce1d0, L_0000023ff9c21650, C4<1>, C4<1>;
L_0000023ff9cce4e0 .functor NOT 1, L_0000023ff9c22410, C4<0>, C4<0>, C4<0>;
L_0000023ff9cce240 .functor AND 1, L_0000023ff9cce4e0, L_0000023ff9c22af0, C4<1>, C4<1>;
L_0000023ff9cce550 .functor OR 1, L_0000023ff9cceb00, L_0000023ff9cce240, C4<0>, C4<0>;
L_0000023ff9cce710 .functor AND 1, L_0000023ff9c21650, L_0000023ff9c22af0, C4<1>, C4<1>;
L_0000023ff9cce8d0 .functor OR 1, L_0000023ff9cce550, L_0000023ff9cce710, C4<0>, C4<0>;
L_0000023ff9cce860 .functor XOR 1, L_0000023ff9c22410, L_0000023ff9c21650, C4<0>, C4<0>;
L_0000023ff9cce940 .functor XOR 1, L_0000023ff9cce860, L_0000023ff9c22af0, C4<0>, C4<0>;
v0000023ff9c07dc0_0 .net "Debe", 0 0, L_0000023ff9cce8d0;  1 drivers
v0000023ff9c070a0_0 .net "Din", 0 0, L_0000023ff9c22af0;  1 drivers
v0000023ff9c07500_0 .net "Dout", 0 0, L_0000023ff9cce940;  1 drivers
v0000023ff9c07140_0 .net "Ri", 0 0, L_0000023ff9c21650;  1 drivers
v0000023ff9c071e0_0 .net "Si", 0 0, L_0000023ff9c22410;  1 drivers
v0000023ff9c07280_0 .net *"_ivl_0", 0 0, L_0000023ff9cce1d0;  1 drivers
v0000023ff9bf9180_0 .net *"_ivl_10", 0 0, L_0000023ff9cce710;  1 drivers
v0000023ff9bfa6c0_0 .net *"_ivl_14", 0 0, L_0000023ff9cce860;  1 drivers
v0000023ff9bfa4e0_0 .net *"_ivl_2", 0 0, L_0000023ff9cceb00;  1 drivers
v0000023ff9bf83c0_0 .net *"_ivl_4", 0 0, L_0000023ff9cce4e0;  1 drivers
v0000023ff9bf8460_0 .net *"_ivl_6", 0 0, L_0000023ff9cce240;  1 drivers
v0000023ff9bf81e0_0 .net *"_ivl_8", 0 0, L_0000023ff9cce550;  1 drivers
S_0000023ff9c0ae00 .scope generate, "genblk1[4]" "genblk1[4]" 5 50, 5 50 0, S_0000023ff9c0b8f0;
 .timescale -9 -12;
P_0000023ff9af0670 .param/l "i" 0 5 50, +C4<0100>;
S_0000023ff9c0b120 .scope module, "sub_i" "FullSub_add" 5 51, 5 32 0, S_0000023ff9c0ae00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cceb70 .functor NOT 1, L_0000023ff9c21150, C4<0>, C4<0>, C4<0>;
L_0000023ff9ccfa50 .functor AND 1, L_0000023ff9cceb70, L_0000023ff9c21470, C4<1>, C4<1>;
L_0000023ff9ccfeb0 .functor NOT 1, L_0000023ff9c21150, C4<0>, C4<0>, C4<0>;
L_0000023ff9cd0930 .functor AND 1, L_0000023ff9ccfeb0, L_0000023ff9c22c30, C4<1>, C4<1>;
L_0000023ff9ccf820 .functor OR 1, L_0000023ff9ccfa50, L_0000023ff9cd0930, C4<0>, C4<0>;
L_0000023ff9cd02a0 .functor AND 1, L_0000023ff9c21470, L_0000023ff9c22c30, C4<1>, C4<1>;
L_0000023ff9cd1030 .functor OR 1, L_0000023ff9ccf820, L_0000023ff9cd02a0, C4<0>, C4<0>;
L_0000023ff9cd0d90 .functor XOR 1, L_0000023ff9c21150, L_0000023ff9c21470, C4<0>, C4<0>;
L_0000023ff9cd0a80 .functor XOR 1, L_0000023ff9cd0d90, L_0000023ff9c22c30, C4<0>, C4<0>;
v0000023ff9bf9e00_0 .net "Debe", 0 0, L_0000023ff9cd1030;  1 drivers
v0000023ff9bfa580_0 .net "Din", 0 0, L_0000023ff9c22c30;  1 drivers
v0000023ff9bfa3a0_0 .net "Dout", 0 0, L_0000023ff9cd0a80;  1 drivers
v0000023ff9bf80a0_0 .net "Ri", 0 0, L_0000023ff9c21470;  1 drivers
v0000023ff9bf9ea0_0 .net "Si", 0 0, L_0000023ff9c21150;  1 drivers
v0000023ff9bf8960_0 .net *"_ivl_0", 0 0, L_0000023ff9cceb70;  1 drivers
v0000023ff9bf97c0_0 .net *"_ivl_10", 0 0, L_0000023ff9cd02a0;  1 drivers
v0000023ff9bf9b80_0 .net *"_ivl_14", 0 0, L_0000023ff9cd0d90;  1 drivers
v0000023ff9bf9360_0 .net *"_ivl_2", 0 0, L_0000023ff9ccfa50;  1 drivers
v0000023ff9bf8320_0 .net *"_ivl_4", 0 0, L_0000023ff9ccfeb0;  1 drivers
v0000023ff9bfa300_0 .net *"_ivl_6", 0 0, L_0000023ff9cd0930;  1 drivers
v0000023ff9bf9cc0_0 .net *"_ivl_8", 0 0, L_0000023ff9ccf820;  1 drivers
S_0000023ff9c0ca20 .scope module, "sm" "SumMantisa" 5 266, 5 101 0, S_0000023ff9be3250;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "S";
    .port_info 1 /INPUT 10 "R";
    .port_info 2 /INPUT 1 "is_same_exp";
    .port_info 3 /INPUT 5 "ExpIn";
    .port_info 4 /OUTPUT 5 "ExpOut";
    .port_info 5 /OUTPUT 10 "F";
L_0000023ff9cc1ab0 .functor AND 1, L_0000023ff9c38df0, L_0000023ff9c3d710, C4<1>, C4<1>;
L_0000023ff9cc2ed0 .functor OR 1, L_0000023ff9c3c630, L_0000023ff9cc1ab0, C4<0>, C4<0>;
v0000023ff9c27550_0 .net "Debe", 10 0, L_0000023ff9c3df30;  1 drivers
v0000023ff9c25e30_0 .net "ExpAux", 4 0, L_0000023ff9c3d670;  1 drivers
v0000023ff9c25ed0_0 .net "ExpIn", 4 0, L_0000023ff9c3a150;  alias, 1 drivers
v0000023ff9c25a70_0 .net "ExpOut", 4 0, L_0000023ff9c3d7b0;  alias, 1 drivers
v0000023ff9c26830_0 .net "F", 9 0, L_0000023ff9c3c770;  alias, 1 drivers
v0000023ff9c25f70_0 .net "F_aux", 9 0, L_0000023ff9c3cf90;  1 drivers
v0000023ff9c265b0_0 .net "R", 9 0, L_0000023ff9c3a970;  alias, 1 drivers
v0000023ff9c26290_0 .net "S", 9 0, L_0000023ff9c3aa10;  alias, 1 drivers
L_0000023ff9c408c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023ff9c27410_0 .net/2u *"_ivl_74", 0 0, L_0000023ff9c408c0;  1 drivers
v0000023ff9c27e10_0 .net *"_ivl_77", 0 0, L_0000023ff9c3c630;  1 drivers
v0000023ff9c27f50_0 .net *"_ivl_79", 0 0, L_0000023ff9c3d710;  1 drivers
v0000023ff9c27870_0 .net *"_ivl_80", 0 0, L_0000023ff9cc1ab0;  1 drivers
v0000023ff9c27af0_0 .net *"_ivl_86", 9 0, L_0000023ff9c3dad0;  1 drivers
v0000023ff9c26010_0 .net *"_ivl_88", 8 0, L_0000023ff9c3da30;  1 drivers
L_0000023ff9c40998 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023ff9c263d0_0 .net *"_ivl_90", 0 0, L_0000023ff9c40998;  1 drivers
v0000023ff9c26790_0 .net "is_same_exp", 0 0, L_0000023ff9c38df0;  alias, 1 drivers
v0000023ff9c27050_0 .net "normalize", 0 0, L_0000023ff9cc2ed0;  1 drivers
L_0000023ff9c3beb0 .part L_0000023ff9c3aa10, 0, 1;
L_0000023ff9c3b0f0 .part L_0000023ff9c3a970, 0, 1;
L_0000023ff9c3b4b0 .part L_0000023ff9c3df30, 0, 1;
L_0000023ff9c3b5f0 .part L_0000023ff9c3aa10, 1, 1;
L_0000023ff9c3b690 .part L_0000023ff9c3a970, 1, 1;
L_0000023ff9c3b9b0 .part L_0000023ff9c3df30, 1, 1;
L_0000023ff9c3ba50 .part L_0000023ff9c3aa10, 2, 1;
L_0000023ff9c3de90 .part L_0000023ff9c3a970, 2, 1;
L_0000023ff9c3d170 .part L_0000023ff9c3df30, 2, 1;
L_0000023ff9c3db70 .part L_0000023ff9c3aa10, 3, 1;
L_0000023ff9c3ce50 .part L_0000023ff9c3a970, 3, 1;
L_0000023ff9c3c8b0 .part L_0000023ff9c3df30, 3, 1;
L_0000023ff9c3d350 .part L_0000023ff9c3aa10, 4, 1;
L_0000023ff9c3c130 .part L_0000023ff9c3a970, 4, 1;
L_0000023ff9c3d2b0 .part L_0000023ff9c3df30, 4, 1;
L_0000023ff9c3ca90 .part L_0000023ff9c3aa10, 5, 1;
L_0000023ff9c3d3f0 .part L_0000023ff9c3a970, 5, 1;
L_0000023ff9c3c090 .part L_0000023ff9c3df30, 5, 1;
L_0000023ff9c3cd10 .part L_0000023ff9c3aa10, 6, 1;
L_0000023ff9c3dd50 .part L_0000023ff9c3a970, 6, 1;
L_0000023ff9c3c950 .part L_0000023ff9c3df30, 6, 1;
L_0000023ff9c3d210 .part L_0000023ff9c3aa10, 7, 1;
L_0000023ff9c3cc70 .part L_0000023ff9c3a970, 7, 1;
L_0000023ff9c3cef0 .part L_0000023ff9c3df30, 7, 1;
L_0000023ff9c3ddf0 .part L_0000023ff9c3aa10, 8, 1;
L_0000023ff9c3cdb0 .part L_0000023ff9c3a970, 8, 1;
L_0000023ff9c3cbd0 .part L_0000023ff9c3df30, 8, 1;
L_0000023ff9c3d530 .part L_0000023ff9c3aa10, 9, 1;
L_0000023ff9c3d850 .part L_0000023ff9c3a970, 9, 1;
L_0000023ff9c3c9f0 .part L_0000023ff9c3df30, 9, 1;
LS_0000023ff9c3cf90_0_0 .concat8 [ 1 1 1 1], L_0000023ff9cbf2e0, L_0000023ff9cbe320, L_0000023ff9cc0fc0, L_0000023ff9cc10a0;
LS_0000023ff9c3cf90_0_4 .concat8 [ 1 1 1 1], L_0000023ff9cc1420, L_0000023ff9cc1570, L_0000023ff9cc0540, L_0000023ff9cc11f0;
LS_0000023ff9c3cf90_0_8 .concat8 [ 1 1 0 0], L_0000023ff9cc0e70, L_0000023ff9cc0690;
L_0000023ff9c3cf90 .concat8 [ 4 4 2 0], LS_0000023ff9c3cf90_0_0, LS_0000023ff9c3cf90_0_4, LS_0000023ff9c3cf90_0_8;
LS_0000023ff9c3df30_0_0 .concat8 [ 1 1 1 1], L_0000023ff9c408c0, L_0000023ff9cbf200, L_0000023ff9cbe0f0, L_0000023ff9cbff90;
LS_0000023ff9c3df30_0_4 .concat8 [ 1 1 1 1], L_0000023ff9cc0a80, L_0000023ff9cc1260, L_0000023ff9cc03f0, L_0000023ff9cc0460;
LS_0000023ff9c3df30_0_8 .concat8 [ 1 1 1 0], L_0000023ff9cc15e0, L_0000023ff9cc1650, L_0000023ff9cc05b0;
L_0000023ff9c3df30 .concat8 [ 4 4 3 0], LS_0000023ff9c3df30_0_0, LS_0000023ff9c3df30_0_4, LS_0000023ff9c3df30_0_8;
L_0000023ff9c3c630 .part L_0000023ff9c3df30, 10, 1;
L_0000023ff9c3d710 .reduce/or L_0000023ff9c3a150;
L_0000023ff9c3d7b0 .functor MUXZ 5, L_0000023ff9c3a150, L_0000023ff9c3d670, L_0000023ff9cc2ed0, C4<>;
L_0000023ff9c3da30 .part L_0000023ff9c3cf90, 1, 9;
L_0000023ff9c3dad0 .concat [ 9 1 0 0], L_0000023ff9c3da30, L_0000023ff9c40998;
L_0000023ff9c3c770 .functor MUXZ 10, L_0000023ff9c3cf90, L_0000023ff9c3dad0, L_0000023ff9cc2ed0, C4<>;
S_0000023ff9c0bda0 .scope module, "add_exp" "mas_1_bit_expo" 5 122, 5 73 0, S_0000023ff9c0ca20;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "exp";
    .port_info 1 /OUTPUT 5 "F";
v0000023ff9bfbc00_0 .net "F", 4 0, L_0000023ff9c3d670;  alias, 1 drivers
v0000023ff9bfc600_0 .net "exp", 4 0, L_0000023ff9c3a150;  alias, 1 drivers
S_0000023ff9c0c0c0 .scope module, "add_exp" "SumarExp" 5 76, 5 58 0, S_0000023ff9c0bda0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "S";
    .port_info 1 /INPUT 5 "R";
    .port_info 2 /OUTPUT 5 "F";
v0000023ff9bfb5c0_0 .net "Debe", 5 0, L_0000023ff9c3c590;  1 drivers
v0000023ff9bfaee0_0 .net "F", 4 0, L_0000023ff9c3d670;  alias, 1 drivers
L_0000023ff9c40950 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0000023ff9bfc060_0 .net "R", 4 0, L_0000023ff9c40950;  1 drivers
v0000023ff9bfce20_0 .net "S", 4 0, L_0000023ff9c3a150;  alias, 1 drivers
L_0000023ff9c40908 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023ff9bfb980_0 .net/2u *"_ivl_39", 0 0, L_0000023ff9c40908;  1 drivers
L_0000023ff9c3c6d0 .part L_0000023ff9c3a150, 0, 1;
L_0000023ff9c3c1d0 .part L_0000023ff9c40950, 0, 1;
L_0000023ff9c3c270 .part L_0000023ff9c3c590, 0, 1;
L_0000023ff9c3c310 .part L_0000023ff9c3a150, 1, 1;
L_0000023ff9c3d030 .part L_0000023ff9c40950, 1, 1;
L_0000023ff9c3c4f0 .part L_0000023ff9c3c590, 1, 1;
L_0000023ff9c3dc10 .part L_0000023ff9c3a150, 2, 1;
L_0000023ff9c3cb30 .part L_0000023ff9c40950, 2, 1;
L_0000023ff9c3d8f0 .part L_0000023ff9c3c590, 2, 1;
L_0000023ff9c3d490 .part L_0000023ff9c3a150, 3, 1;
L_0000023ff9c3c3b0 .part L_0000023ff9c40950, 3, 1;
L_0000023ff9c3d0d0 .part L_0000023ff9c3c590, 3, 1;
L_0000023ff9c3d5d0 .part L_0000023ff9c3a150, 4, 1;
L_0000023ff9c3c450 .part L_0000023ff9c40950, 4, 1;
L_0000023ff9c3d990 .part L_0000023ff9c3c590, 4, 1;
LS_0000023ff9c3d670_0_0 .concat8 [ 1 1 1 1], L_0000023ff9cc0a10, L_0000023ff9cc19d0, L_0000023ff9cc1b90, L_0000023ff9cc3250;
LS_0000023ff9c3d670_0_4 .concat8 [ 1 0 0 0], L_0000023ff9cc18f0;
L_0000023ff9c3d670 .concat8 [ 4 1 0 0], LS_0000023ff9c3d670_0_0, LS_0000023ff9c3d670_0_4;
LS_0000023ff9c3c590_0_0 .concat8 [ 1 1 1 1], L_0000023ff9c40908, L_0000023ff9cc0930, L_0000023ff9cc2060, L_0000023ff9cc2220;
LS_0000023ff9c3c590_0_4 .concat8 [ 1 1 0 0], L_0000023ff9cc3090, L_0000023ff9cc2a70;
L_0000023ff9c3c590 .concat8 [ 4 2 0 0], LS_0000023ff9c3c590_0_0, LS_0000023ff9c3c590_0_4;
S_0000023ff9c0af90 .scope generate, "genblk1[0]" "genblk1[0]" 5 67, 5 67 0, S_0000023ff9c0c0c0;
 .timescale -9 -12;
P_0000023ff9af1630 .param/l "i" 0 5 67, +C4<00>;
S_0000023ff9c0b2b0 .scope module, "add_i" "FullAdder" 5 68, 5 25 0, S_0000023ff9c0af90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cc0770 .functor AND 1, L_0000023ff9c3c6d0, L_0000023ff9c3c1d0, C4<1>, C4<1>;
L_0000023ff9cc07e0 .functor AND 1, L_0000023ff9c3c1d0, L_0000023ff9c3c270, C4<1>, C4<1>;
L_0000023ff9cc0850 .functor OR 1, L_0000023ff9cc0770, L_0000023ff9cc07e0, C4<0>, C4<0>;
L_0000023ff9cc08c0 .functor AND 1, L_0000023ff9c3c6d0, L_0000023ff9c3c270, C4<1>, C4<1>;
L_0000023ff9cc0930 .functor OR 1, L_0000023ff9cc0850, L_0000023ff9cc08c0, C4<0>, C4<0>;
L_0000023ff9cc09a0 .functor XOR 1, L_0000023ff9c3c6d0, L_0000023ff9c3c1d0, C4<0>, C4<0>;
L_0000023ff9cc0a10 .functor XOR 1, L_0000023ff9cc09a0, L_0000023ff9c3c270, C4<0>, C4<0>;
v0000023ff9bf9540_0 .net "Debe", 0 0, L_0000023ff9cc0930;  1 drivers
v0000023ff9bf95e0_0 .net "Din", 0 0, L_0000023ff9c3c270;  1 drivers
v0000023ff9bf9680_0 .net "Dout", 0 0, L_0000023ff9cc0a10;  1 drivers
v0000023ff9bf9900_0 .net "Ri", 0 0, L_0000023ff9c3c1d0;  1 drivers
v0000023ff9bfa080_0 .net "Si", 0 0, L_0000023ff9c3c6d0;  1 drivers
v0000023ff9bfa120_0 .net *"_ivl_0", 0 0, L_0000023ff9cc0770;  1 drivers
v0000023ff9bf9ae0_0 .net *"_ivl_10", 0 0, L_0000023ff9cc09a0;  1 drivers
v0000023ff9bfa260_0 .net *"_ivl_2", 0 0, L_0000023ff9cc07e0;  1 drivers
v0000023ff9bfcba0_0 .net *"_ivl_4", 0 0, L_0000023ff9cc0850;  1 drivers
v0000023ff9bfa8a0_0 .net *"_ivl_6", 0 0, L_0000023ff9cc08c0;  1 drivers
S_0000023ff9c0c250 .scope generate, "genblk1[1]" "genblk1[1]" 5 67, 5 67 0, S_0000023ff9c0c0c0;
 .timescale -9 -12;
P_0000023ff9af1670 .param/l "i" 0 5 67, +C4<01>;
S_0000023ff9c0b440 .scope module, "add_i" "FullAdder" 5 68, 5 25 0, S_0000023ff9c0c250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cc2c30 .functor AND 1, L_0000023ff9c3c310, L_0000023ff9c3d030, C4<1>, C4<1>;
L_0000023ff9cc2bc0 .functor AND 1, L_0000023ff9c3d030, L_0000023ff9c3c4f0, C4<1>, C4<1>;
L_0000023ff9cc2a00 .functor OR 1, L_0000023ff9cc2c30, L_0000023ff9cc2bc0, C4<0>, C4<0>;
L_0000023ff9cc2f40 .functor AND 1, L_0000023ff9c3c310, L_0000023ff9c3c4f0, C4<1>, C4<1>;
L_0000023ff9cc2060 .functor OR 1, L_0000023ff9cc2a00, L_0000023ff9cc2f40, C4<0>, C4<0>;
L_0000023ff9cc3170 .functor XOR 1, L_0000023ff9c3c310, L_0000023ff9c3d030, C4<0>, C4<0>;
L_0000023ff9cc19d0 .functor XOR 1, L_0000023ff9cc3170, L_0000023ff9c3c4f0, C4<0>, C4<0>;
v0000023ff9bfae40_0 .net "Debe", 0 0, L_0000023ff9cc2060;  1 drivers
v0000023ff9bfb520_0 .net "Din", 0 0, L_0000023ff9c3c4f0;  1 drivers
v0000023ff9bfb200_0 .net "Dout", 0 0, L_0000023ff9cc19d0;  1 drivers
v0000023ff9bfc2e0_0 .net "Ri", 0 0, L_0000023ff9c3d030;  1 drivers
v0000023ff9bfc6a0_0 .net "Si", 0 0, L_0000023ff9c3c310;  1 drivers
v0000023ff9bfb340_0 .net *"_ivl_0", 0 0, L_0000023ff9cc2c30;  1 drivers
v0000023ff9bfcec0_0 .net *"_ivl_10", 0 0, L_0000023ff9cc3170;  1 drivers
v0000023ff9bfbde0_0 .net *"_ivl_2", 0 0, L_0000023ff9cc2bc0;  1 drivers
v0000023ff9bfc380_0 .net *"_ivl_4", 0 0, L_0000023ff9cc2a00;  1 drivers
v0000023ff9bfb160_0 .net *"_ivl_6", 0 0, L_0000023ff9cc2f40;  1 drivers
S_0000023ff9c0b5d0 .scope generate, "genblk1[2]" "genblk1[2]" 5 67, 5 67 0, S_0000023ff9c0c0c0;
 .timescale -9 -12;
P_0000023ff9af1170 .param/l "i" 0 5 67, +C4<010>;
S_0000023ff9c0bc10 .scope module, "add_i" "FullAdder" 5 68, 5 25 0, S_0000023ff9c0b5d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cc27d0 .functor AND 1, L_0000023ff9c3dc10, L_0000023ff9c3cb30, C4<1>, C4<1>;
L_0000023ff9cc2e60 .functor AND 1, L_0000023ff9c3cb30, L_0000023ff9c3d8f0, C4<1>, C4<1>;
L_0000023ff9cc2ca0 .functor OR 1, L_0000023ff9cc27d0, L_0000023ff9cc2e60, C4<0>, C4<0>;
L_0000023ff9cc31e0 .functor AND 1, L_0000023ff9c3dc10, L_0000023ff9c3d8f0, C4<1>, C4<1>;
L_0000023ff9cc2220 .functor OR 1, L_0000023ff9cc2ca0, L_0000023ff9cc31e0, C4<0>, C4<0>;
L_0000023ff9cc28b0 .functor XOR 1, L_0000023ff9c3dc10, L_0000023ff9c3cb30, C4<0>, C4<0>;
L_0000023ff9cc1b90 .functor XOR 1, L_0000023ff9cc28b0, L_0000023ff9c3d8f0, C4<0>, C4<0>;
v0000023ff9bfb7a0_0 .net "Debe", 0 0, L_0000023ff9cc2220;  1 drivers
v0000023ff9bfbe80_0 .net "Din", 0 0, L_0000023ff9c3d8f0;  1 drivers
v0000023ff9bfc4c0_0 .net "Dout", 0 0, L_0000023ff9cc1b90;  1 drivers
v0000023ff9bfb480_0 .net "Ri", 0 0, L_0000023ff9c3cb30;  1 drivers
v0000023ff9bfabc0_0 .net "Si", 0 0, L_0000023ff9c3dc10;  1 drivers
v0000023ff9bfac60_0 .net *"_ivl_0", 0 0, L_0000023ff9cc27d0;  1 drivers
v0000023ff9bfa9e0_0 .net *"_ivl_10", 0 0, L_0000023ff9cc28b0;  1 drivers
v0000023ff9bfcf60_0 .net *"_ivl_2", 0 0, L_0000023ff9cc2e60;  1 drivers
v0000023ff9bfc9c0_0 .net *"_ivl_4", 0 0, L_0000023ff9cc2ca0;  1 drivers
v0000023ff9bfbf20_0 .net *"_ivl_6", 0 0, L_0000023ff9cc31e0;  1 drivers
S_0000023ff9c0c3e0 .scope generate, "genblk1[3]" "genblk1[3]" 5 67, 5 67 0, S_0000023ff9c0c0c0;
 .timescale -9 -12;
P_0000023ff9af1470 .param/l "i" 0 5 67, +C4<011>;
S_0000023ff9c0c570 .scope module, "add_i" "FullAdder" 5 68, 5 25 0, S_0000023ff9c0c3e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cc2290 .functor AND 1, L_0000023ff9c3d490, L_0000023ff9c3c3b0, C4<1>, C4<1>;
L_0000023ff9cc2df0 .functor AND 1, L_0000023ff9c3c3b0, L_0000023ff9c3d0d0, C4<1>, C4<1>;
L_0000023ff9cc1e30 .functor OR 1, L_0000023ff9cc2290, L_0000023ff9cc2df0, C4<0>, C4<0>;
L_0000023ff9cc2300 .functor AND 1, L_0000023ff9c3d490, L_0000023ff9c3d0d0, C4<1>, C4<1>;
L_0000023ff9cc3090 .functor OR 1, L_0000023ff9cc1e30, L_0000023ff9cc2300, C4<0>, C4<0>;
L_0000023ff9cc20d0 .functor XOR 1, L_0000023ff9c3d490, L_0000023ff9c3c3b0, C4<0>, C4<0>;
L_0000023ff9cc3250 .functor XOR 1, L_0000023ff9cc20d0, L_0000023ff9c3d0d0, C4<0>, C4<0>;
v0000023ff9bfa940_0 .net "Debe", 0 0, L_0000023ff9cc3090;  1 drivers
v0000023ff9bfca60_0 .net "Din", 0 0, L_0000023ff9c3d0d0;  1 drivers
v0000023ff9bfb2a0_0 .net "Dout", 0 0, L_0000023ff9cc3250;  1 drivers
v0000023ff9bfb840_0 .net "Ri", 0 0, L_0000023ff9c3c3b0;  1 drivers
v0000023ff9bfc420_0 .net "Si", 0 0, L_0000023ff9c3d490;  1 drivers
v0000023ff9bfbb60_0 .net *"_ivl_0", 0 0, L_0000023ff9cc2290;  1 drivers
v0000023ff9bfbac0_0 .net *"_ivl_10", 0 0, L_0000023ff9cc20d0;  1 drivers
v0000023ff9bfaa80_0 .net *"_ivl_2", 0 0, L_0000023ff9cc2df0;  1 drivers
v0000023ff9bfbfc0_0 .net *"_ivl_4", 0 0, L_0000023ff9cc1e30;  1 drivers
v0000023ff9bfc560_0 .net *"_ivl_6", 0 0, L_0000023ff9cc2300;  1 drivers
S_0000023ff9c0c700 .scope generate, "genblk1[4]" "genblk1[4]" 5 67, 5 67 0, S_0000023ff9c0c0c0;
 .timescale -9 -12;
P_0000023ff9af14b0 .param/l "i" 0 5 67, +C4<0100>;
S_0000023ff9c0cbb0 .scope module, "add_i" "FullAdder" 5 68, 5 25 0, S_0000023ff9c0c700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cc1a40 .functor AND 1, L_0000023ff9c3d5d0, L_0000023ff9c3c450, C4<1>, C4<1>;
L_0000023ff9cc1f10 .functor AND 1, L_0000023ff9c3c450, L_0000023ff9c3d990, C4<1>, C4<1>;
L_0000023ff9cc32c0 .functor OR 1, L_0000023ff9cc1a40, L_0000023ff9cc1f10, C4<0>, C4<0>;
L_0000023ff9cc3480 .functor AND 1, L_0000023ff9c3d5d0, L_0000023ff9c3d990, C4<1>, C4<1>;
L_0000023ff9cc2a70 .functor OR 1, L_0000023ff9cc32c0, L_0000023ff9cc3480, C4<0>, C4<0>;
L_0000023ff9cc2ae0 .functor XOR 1, L_0000023ff9c3d5d0, L_0000023ff9c3c450, C4<0>, C4<0>;
L_0000023ff9cc18f0 .functor XOR 1, L_0000023ff9cc2ae0, L_0000023ff9c3d990, C4<0>, C4<0>;
v0000023ff9bfad00_0 .net "Debe", 0 0, L_0000023ff9cc2a70;  1 drivers
v0000023ff9bfb700_0 .net "Din", 0 0, L_0000023ff9c3d990;  1 drivers
v0000023ff9bfc100_0 .net "Dout", 0 0, L_0000023ff9cc18f0;  1 drivers
v0000023ff9bfada0_0 .net "Ri", 0 0, L_0000023ff9c3c450;  1 drivers
v0000023ff9bfcb00_0 .net "Si", 0 0, L_0000023ff9c3d5d0;  1 drivers
v0000023ff9bfcc40_0 .net *"_ivl_0", 0 0, L_0000023ff9cc1a40;  1 drivers
v0000023ff9bfb660_0 .net *"_ivl_10", 0 0, L_0000023ff9cc2ae0;  1 drivers
v0000023ff9bfcce0_0 .net *"_ivl_2", 0 0, L_0000023ff9cc1f10;  1 drivers
v0000023ff9bfcd80_0 .net *"_ivl_4", 0 0, L_0000023ff9cc32c0;  1 drivers
v0000023ff9bfab20_0 .net *"_ivl_6", 0 0, L_0000023ff9cc3480;  1 drivers
S_0000023ff9c0d380 .scope generate, "genblk1[0]" "genblk1[0]" 5 117, 5 117 0, S_0000023ff9c0ca20;
 .timescale -9 -12;
P_0000023ff9af0970 .param/l "i" 0 5 117, +C4<00>;
S_0000023ff9c0d510 .scope module, "add_i" "FullAdder" 5 118, 5 25 0, S_0000023ff9c0d380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cbeef0 .functor AND 1, L_0000023ff9c3beb0, L_0000023ff9c3b0f0, C4<1>, C4<1>;
L_0000023ff9cbefd0 .functor AND 1, L_0000023ff9c3b0f0, L_0000023ff9c3b4b0, C4<1>, C4<1>;
L_0000023ff9cbf890 .functor OR 1, L_0000023ff9cbeef0, L_0000023ff9cbefd0, C4<0>, C4<0>;
L_0000023ff9cbf190 .functor AND 1, L_0000023ff9c3beb0, L_0000023ff9c3b4b0, C4<1>, C4<1>;
L_0000023ff9cbf200 .functor OR 1, L_0000023ff9cbf890, L_0000023ff9cbf190, C4<0>, C4<0>;
L_0000023ff9cbf270 .functor XOR 1, L_0000023ff9c3beb0, L_0000023ff9c3b0f0, C4<0>, C4<0>;
L_0000023ff9cbf2e0 .functor XOR 1, L_0000023ff9cbf270, L_0000023ff9c3b4b0, C4<0>, C4<0>;
v0000023ff9bfa800_0 .net "Debe", 0 0, L_0000023ff9cbf200;  1 drivers
v0000023ff9bfb0c0_0 .net "Din", 0 0, L_0000023ff9c3b4b0;  1 drivers
v0000023ff9bfc1a0_0 .net "Dout", 0 0, L_0000023ff9cbf2e0;  1 drivers
v0000023ff9bfaf80_0 .net "Ri", 0 0, L_0000023ff9c3b0f0;  1 drivers
v0000023ff9bfc740_0 .net "Si", 0 0, L_0000023ff9c3beb0;  1 drivers
v0000023ff9bfc7e0_0 .net *"_ivl_0", 0 0, L_0000023ff9cbeef0;  1 drivers
v0000023ff9bfb020_0 .net *"_ivl_10", 0 0, L_0000023ff9cbf270;  1 drivers
v0000023ff9bfb3e0_0 .net *"_ivl_2", 0 0, L_0000023ff9cbefd0;  1 drivers
v0000023ff9bfb8e0_0 .net *"_ivl_4", 0 0, L_0000023ff9cbf890;  1 drivers
v0000023ff9bfc240_0 .net *"_ivl_6", 0 0, L_0000023ff9cbf190;  1 drivers
S_0000023ff9c1d9f0 .scope generate, "genblk1[1]" "genblk1[1]" 5 117, 5 117 0, S_0000023ff9c0ca20;
 .timescale -9 -12;
P_0000023ff9af1770 .param/l "i" 0 5 117, +C4<01>;
S_0000023ff9c1c410 .scope module, "add_i" "FullAdder" 5 118, 5 25 0, S_0000023ff9c1d9f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cbf580 .functor AND 1, L_0000023ff9c3b5f0, L_0000023ff9c3b690, C4<1>, C4<1>;
L_0000023ff9cbe1d0 .functor AND 1, L_0000023ff9c3b690, L_0000023ff9c3b9b0, C4<1>, C4<1>;
L_0000023ff9cbf510 .functor OR 1, L_0000023ff9cbf580, L_0000023ff9cbe1d0, C4<0>, C4<0>;
L_0000023ff9cbf970 .functor AND 1, L_0000023ff9c3b5f0, L_0000023ff9c3b9b0, C4<1>, C4<1>;
L_0000023ff9cbe0f0 .functor OR 1, L_0000023ff9cbf510, L_0000023ff9cbf970, C4<0>, C4<0>;
L_0000023ff9cbe2b0 .functor XOR 1, L_0000023ff9c3b5f0, L_0000023ff9c3b690, C4<0>, C4<0>;
L_0000023ff9cbe320 .functor XOR 1, L_0000023ff9cbe2b0, L_0000023ff9c3b9b0, C4<0>, C4<0>;
v0000023ff9bfba20_0 .net "Debe", 0 0, L_0000023ff9cbe0f0;  1 drivers
v0000023ff9bfbca0_0 .net "Din", 0 0, L_0000023ff9c3b9b0;  1 drivers
v0000023ff9bfbd40_0 .net "Dout", 0 0, L_0000023ff9cbe320;  1 drivers
v0000023ff9bfc880_0 .net "Ri", 0 0, L_0000023ff9c3b690;  1 drivers
v0000023ff9bfc920_0 .net "Si", 0 0, L_0000023ff9c3b5f0;  1 drivers
v0000023ff9bfd960_0 .net *"_ivl_0", 0 0, L_0000023ff9cbf580;  1 drivers
v0000023ff9bfee00_0 .net *"_ivl_10", 0 0, L_0000023ff9cbe2b0;  1 drivers
v0000023ff9bff580_0 .net *"_ivl_2", 0 0, L_0000023ff9cbe1d0;  1 drivers
v0000023ff9bfde60_0 .net *"_ivl_4", 0 0, L_0000023ff9cbf510;  1 drivers
v0000023ff9bfe900_0 .net *"_ivl_6", 0 0, L_0000023ff9cbf970;  1 drivers
S_0000023ff9c1db80 .scope generate, "genblk1[2]" "genblk1[2]" 5 117, 5 117 0, S_0000023ff9c0ca20;
 .timescale -9 -12;
P_0000023ff9af16f0 .param/l "i" 0 5 117, +C4<010>;
S_0000023ff9c1a020 .scope module, "add_i" "FullAdder" 5 118, 5 25 0, S_0000023ff9c1db80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cbfcf0 .functor AND 1, L_0000023ff9c3ba50, L_0000023ff9c3de90, C4<1>, C4<1>;
L_0000023ff9cc0c40 .functor AND 1, L_0000023ff9c3de90, L_0000023ff9c3d170, C4<1>, C4<1>;
L_0000023ff9cc02a0 .functor OR 1, L_0000023ff9cbfcf0, L_0000023ff9cc0c40, C4<0>, C4<0>;
L_0000023ff9cbfe40 .functor AND 1, L_0000023ff9c3ba50, L_0000023ff9c3d170, C4<1>, C4<1>;
L_0000023ff9cbff90 .functor OR 1, L_0000023ff9cc02a0, L_0000023ff9cbfe40, C4<0>, C4<0>;
L_0000023ff9cc1500 .functor XOR 1, L_0000023ff9c3ba50, L_0000023ff9c3de90, C4<0>, C4<0>;
L_0000023ff9cc0fc0 .functor XOR 1, L_0000023ff9cc1500, L_0000023ff9c3d170, C4<0>, C4<0>;
v0000023ff9bfd140_0 .net "Debe", 0 0, L_0000023ff9cbff90;  1 drivers
v0000023ff9bfd320_0 .net "Din", 0 0, L_0000023ff9c3d170;  1 drivers
v0000023ff9bfd5a0_0 .net "Dout", 0 0, L_0000023ff9cc0fc0;  1 drivers
v0000023ff9bfdd20_0 .net "Ri", 0 0, L_0000023ff9c3de90;  1 drivers
v0000023ff9bfd640_0 .net "Si", 0 0, L_0000023ff9c3ba50;  1 drivers
v0000023ff9bfeea0_0 .net *"_ivl_0", 0 0, L_0000023ff9cbfcf0;  1 drivers
v0000023ff9bfe5e0_0 .net *"_ivl_10", 0 0, L_0000023ff9cc1500;  1 drivers
v0000023ff9bfeae0_0 .net *"_ivl_2", 0 0, L_0000023ff9cc0c40;  1 drivers
v0000023ff9bfd3c0_0 .net *"_ivl_4", 0 0, L_0000023ff9cc02a0;  1 drivers
v0000023ff9bff300_0 .net *"_ivl_6", 0 0, L_0000023ff9cbfe40;  1 drivers
S_0000023ff9c1dd10 .scope generate, "genblk1[3]" "genblk1[3]" 5 117, 5 117 0, S_0000023ff9c0ca20;
 .timescale -9 -12;
P_0000023ff9af16b0 .param/l "i" 0 5 117, +C4<011>;
S_0000023ff9c1afc0 .scope module, "add_i" "FullAdder" 5 118, 5 25 0, S_0000023ff9c1dd10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cc1030 .functor AND 1, L_0000023ff9c3db70, L_0000023ff9c3ce50, C4<1>, C4<1>;
L_0000023ff9cc0230 .functor AND 1, L_0000023ff9c3ce50, L_0000023ff9c3c8b0, C4<1>, C4<1>;
L_0000023ff9cc1110 .functor OR 1, L_0000023ff9cc1030, L_0000023ff9cc0230, C4<0>, C4<0>;
L_0000023ff9cc0000 .functor AND 1, L_0000023ff9c3db70, L_0000023ff9c3c8b0, C4<1>, C4<1>;
L_0000023ff9cc0a80 .functor OR 1, L_0000023ff9cc1110, L_0000023ff9cc0000, C4<0>, C4<0>;
L_0000023ff9cc1810 .functor XOR 1, L_0000023ff9c3db70, L_0000023ff9c3ce50, C4<0>, C4<0>;
L_0000023ff9cc10a0 .functor XOR 1, L_0000023ff9cc1810, L_0000023ff9c3c8b0, C4<0>, C4<0>;
v0000023ff9bfe540_0 .net "Debe", 0 0, L_0000023ff9cc0a80;  1 drivers
v0000023ff9bfdbe0_0 .net "Din", 0 0, L_0000023ff9c3c8b0;  1 drivers
v0000023ff9bfe180_0 .net "Dout", 0 0, L_0000023ff9cc10a0;  1 drivers
v0000023ff9bfe0e0_0 .net "Ri", 0 0, L_0000023ff9c3ce50;  1 drivers
v0000023ff9bfef40_0 .net "Si", 0 0, L_0000023ff9c3db70;  1 drivers
v0000023ff9bfefe0_0 .net *"_ivl_0", 0 0, L_0000023ff9cc1030;  1 drivers
v0000023ff9bff080_0 .net *"_ivl_10", 0 0, L_0000023ff9cc1810;  1 drivers
v0000023ff9bff620_0 .net *"_ivl_2", 0 0, L_0000023ff9cc0230;  1 drivers
v0000023ff9bfdfa0_0 .net *"_ivl_4", 0 0, L_0000023ff9cc1110;  1 drivers
v0000023ff9bfd1e0_0 .net *"_ivl_6", 0 0, L_0000023ff9cc0000;  1 drivers
S_0000023ff9c1a1b0 .scope generate, "genblk1[4]" "genblk1[4]" 5 117, 5 117 0, S_0000023ff9c0ca20;
 .timescale -9 -12;
P_0000023ff9af1730 .param/l "i" 0 5 117, +C4<0100>;
S_0000023ff9c1cd70 .scope module, "add_i" "FullAdder" 5 118, 5 25 0, S_0000023ff9c1a1b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cc12d0 .functor AND 1, L_0000023ff9c3d350, L_0000023ff9c3c130, C4<1>, C4<1>;
L_0000023ff9cc0d20 .functor AND 1, L_0000023ff9c3c130, L_0000023ff9c3d2b0, C4<1>, C4<1>;
L_0000023ff9cc0bd0 .functor OR 1, L_0000023ff9cc12d0, L_0000023ff9cc0d20, C4<0>, C4<0>;
L_0000023ff9cc0310 .functor AND 1, L_0000023ff9c3d350, L_0000023ff9c3d2b0, C4<1>, C4<1>;
L_0000023ff9cc1260 .functor OR 1, L_0000023ff9cc0bd0, L_0000023ff9cc0310, C4<0>, C4<0>;
L_0000023ff9cc1340 .functor XOR 1, L_0000023ff9c3d350, L_0000023ff9c3c130, C4<0>, C4<0>;
L_0000023ff9cc1420 .functor XOR 1, L_0000023ff9cc1340, L_0000023ff9c3d2b0, C4<0>, C4<0>;
v0000023ff9bfdb40_0 .net "Debe", 0 0, L_0000023ff9cc1260;  1 drivers
v0000023ff9bff6c0_0 .net "Din", 0 0, L_0000023ff9c3d2b0;  1 drivers
v0000023ff9bfe680_0 .net "Dout", 0 0, L_0000023ff9cc1420;  1 drivers
v0000023ff9bfeb80_0 .net "Ri", 0 0, L_0000023ff9c3c130;  1 drivers
v0000023ff9bfd460_0 .net "Si", 0 0, L_0000023ff9c3d350;  1 drivers
v0000023ff9bfe400_0 .net *"_ivl_0", 0 0, L_0000023ff9cc12d0;  1 drivers
v0000023ff9bfe7c0_0 .net *"_ivl_10", 0 0, L_0000023ff9cc1340;  1 drivers
v0000023ff9bfd6e0_0 .net *"_ivl_2", 0 0, L_0000023ff9cc0d20;  1 drivers
v0000023ff9bfdf00_0 .net *"_ivl_4", 0 0, L_0000023ff9cc0bd0;  1 drivers
v0000023ff9bfd500_0 .net *"_ivl_6", 0 0, L_0000023ff9cc0310;  1 drivers
S_0000023ff9c1a340 .scope generate, "genblk1[5]" "genblk1[5]" 5 117, 5 117 0, S_0000023ff9c0ca20;
 .timescale -9 -12;
P_0000023ff9af0fb0 .param/l "i" 0 5 117, +C4<0101>;
S_0000023ff9c1ab10 .scope module, "add_i" "FullAdder" 5 118, 5 25 0, S_0000023ff9c1a340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cc0380 .functor AND 1, L_0000023ff9c3ca90, L_0000023ff9c3d3f0, C4<1>, C4<1>;
L_0000023ff9cc13b0 .functor AND 1, L_0000023ff9c3d3f0, L_0000023ff9c3c090, C4<1>, C4<1>;
L_0000023ff9cc0070 .functor OR 1, L_0000023ff9cc0380, L_0000023ff9cc13b0, C4<0>, C4<0>;
L_0000023ff9cbfd60 .functor AND 1, L_0000023ff9c3ca90, L_0000023ff9c3c090, C4<1>, C4<1>;
L_0000023ff9cc03f0 .functor OR 1, L_0000023ff9cc0070, L_0000023ff9cbfd60, C4<0>, C4<0>;
L_0000023ff9cc0af0 .functor XOR 1, L_0000023ff9c3ca90, L_0000023ff9c3d3f0, C4<0>, C4<0>;
L_0000023ff9cc1570 .functor XOR 1, L_0000023ff9cc0af0, L_0000023ff9c3c090, C4<0>, C4<0>;
v0000023ff9bfe220_0 .net "Debe", 0 0, L_0000023ff9cc03f0;  1 drivers
v0000023ff9bff760_0 .net "Din", 0 0, L_0000023ff9c3c090;  1 drivers
v0000023ff9bfe2c0_0 .net "Dout", 0 0, L_0000023ff9cc1570;  1 drivers
v0000023ff9bfd8c0_0 .net "Ri", 0 0, L_0000023ff9c3d3f0;  1 drivers
v0000023ff9bfda00_0 .net "Si", 0 0, L_0000023ff9c3ca90;  1 drivers
v0000023ff9bfd780_0 .net *"_ivl_0", 0 0, L_0000023ff9cc0380;  1 drivers
v0000023ff9bfea40_0 .net *"_ivl_10", 0 0, L_0000023ff9cc0af0;  1 drivers
v0000023ff9bfe4a0_0 .net *"_ivl_2", 0 0, L_0000023ff9cc13b0;  1 drivers
v0000023ff9bff120_0 .net *"_ivl_4", 0 0, L_0000023ff9cc0070;  1 drivers
v0000023ff9bff1c0_0 .net *"_ivl_6", 0 0, L_0000023ff9cbfd60;  1 drivers
S_0000023ff9c1a4d0 .scope generate, "genblk1[6]" "genblk1[6]" 5 117, 5 117 0, S_0000023ff9c0ca20;
 .timescale -9 -12;
P_0000023ff9af0ef0 .param/l "i" 0 5 117, +C4<0110>;
S_0000023ff9c1a980 .scope module, "add_i" "FullAdder" 5 118, 5 25 0, S_0000023ff9c1a4d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cc1180 .functor AND 1, L_0000023ff9c3cd10, L_0000023ff9c3dd50, C4<1>, C4<1>;
L_0000023ff9cc1880 .functor AND 1, L_0000023ff9c3dd50, L_0000023ff9c3c950, C4<1>, C4<1>;
L_0000023ff9cc0150 .functor OR 1, L_0000023ff9cc1180, L_0000023ff9cc1880, C4<0>, C4<0>;
L_0000023ff9cc0b60 .functor AND 1, L_0000023ff9c3cd10, L_0000023ff9c3c950, C4<1>, C4<1>;
L_0000023ff9cc0460 .functor OR 1, L_0000023ff9cc0150, L_0000023ff9cc0b60, C4<0>, C4<0>;
L_0000023ff9cc00e0 .functor XOR 1, L_0000023ff9c3cd10, L_0000023ff9c3dd50, C4<0>, C4<0>;
L_0000023ff9cc0540 .functor XOR 1, L_0000023ff9cc00e0, L_0000023ff9c3c950, C4<0>, C4<0>;
v0000023ff9bfddc0_0 .net "Debe", 0 0, L_0000023ff9cc0460;  1 drivers
v0000023ff9bfdaa0_0 .net "Din", 0 0, L_0000023ff9c3c950;  1 drivers
v0000023ff9bfdc80_0 .net "Dout", 0 0, L_0000023ff9cc0540;  1 drivers
v0000023ff9bfd820_0 .net "Ri", 0 0, L_0000023ff9c3dd50;  1 drivers
v0000023ff9bfec20_0 .net "Si", 0 0, L_0000023ff9c3cd10;  1 drivers
v0000023ff9bfe040_0 .net *"_ivl_0", 0 0, L_0000023ff9cc1180;  1 drivers
v0000023ff9bff260_0 .net *"_ivl_10", 0 0, L_0000023ff9cc00e0;  1 drivers
v0000023ff9bff3a0_0 .net *"_ivl_2", 0 0, L_0000023ff9cc1880;  1 drivers
v0000023ff9bff440_0 .net *"_ivl_4", 0 0, L_0000023ff9cc0150;  1 drivers
v0000023ff9bfe360_0 .net *"_ivl_6", 0 0, L_0000023ff9cc0b60;  1 drivers
S_0000023ff9c1ae30 .scope generate, "genblk1[7]" "genblk1[7]" 5 117, 5 117 0, S_0000023ff9c0ca20;
 .timescale -9 -12;
P_0000023ff9af17b0 .param/l "i" 0 5 117, +C4<0111>;
S_0000023ff9c1b790 .scope module, "add_i" "FullAdder" 5 118, 5 25 0, S_0000023ff9c1ae30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cc04d0 .functor AND 1, L_0000023ff9c3d210, L_0000023ff9c3cc70, C4<1>, C4<1>;
L_0000023ff9cbfdd0 .functor AND 1, L_0000023ff9c3cc70, L_0000023ff9c3cef0, C4<1>, C4<1>;
L_0000023ff9cc0cb0 .functor OR 1, L_0000023ff9cc04d0, L_0000023ff9cbfdd0, C4<0>, C4<0>;
L_0000023ff9cc17a0 .functor AND 1, L_0000023ff9c3d210, L_0000023ff9c3cef0, C4<1>, C4<1>;
L_0000023ff9cc15e0 .functor OR 1, L_0000023ff9cc0cb0, L_0000023ff9cc17a0, C4<0>, C4<0>;
L_0000023ff9cc0d90 .functor XOR 1, L_0000023ff9c3d210, L_0000023ff9c3cc70, C4<0>, C4<0>;
L_0000023ff9cc11f0 .functor XOR 1, L_0000023ff9cc0d90, L_0000023ff9c3cef0, C4<0>, C4<0>;
v0000023ff9bfe720_0 .net "Debe", 0 0, L_0000023ff9cc15e0;  1 drivers
v0000023ff9bfe860_0 .net "Din", 0 0, L_0000023ff9c3cef0;  1 drivers
v0000023ff9bfd000_0 .net "Dout", 0 0, L_0000023ff9cc11f0;  1 drivers
v0000023ff9bff4e0_0 .net "Ri", 0 0, L_0000023ff9c3cc70;  1 drivers
v0000023ff9bfe9a0_0 .net "Si", 0 0, L_0000023ff9c3d210;  1 drivers
v0000023ff9bfecc0_0 .net *"_ivl_0", 0 0, L_0000023ff9cc04d0;  1 drivers
v0000023ff9bfed60_0 .net *"_ivl_10", 0 0, L_0000023ff9cc0d90;  1 drivers
v0000023ff9bfd0a0_0 .net *"_ivl_2", 0 0, L_0000023ff9cbfdd0;  1 drivers
v0000023ff9bfd280_0 .net *"_ivl_4", 0 0, L_0000023ff9cc0cb0;  1 drivers
v0000023ff9c266f0_0 .net *"_ivl_6", 0 0, L_0000023ff9cc17a0;  1 drivers
S_0000023ff9c1a660 .scope generate, "genblk1[8]" "genblk1[8]" 5 117, 5 117 0, S_0000023ff9c0ca20;
 .timescale -9 -12;
P_0000023ff9af1130 .param/l "i" 0 5 117, +C4<01000>;
S_0000023ff9c1a7f0 .scope module, "add_i" "FullAdder" 5 118, 5 25 0, S_0000023ff9c1a660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cc1490 .functor AND 1, L_0000023ff9c3ddf0, L_0000023ff9c3cdb0, C4<1>, C4<1>;
L_0000023ff9cc01c0 .functor AND 1, L_0000023ff9c3cdb0, L_0000023ff9c3cbd0, C4<1>, C4<1>;
L_0000023ff9cc0e00 .functor OR 1, L_0000023ff9cc1490, L_0000023ff9cc01c0, C4<0>, C4<0>;
L_0000023ff9cbfeb0 .functor AND 1, L_0000023ff9c3ddf0, L_0000023ff9c3cbd0, C4<1>, C4<1>;
L_0000023ff9cc1650 .functor OR 1, L_0000023ff9cc0e00, L_0000023ff9cbfeb0, C4<0>, C4<0>;
L_0000023ff9cc16c0 .functor XOR 1, L_0000023ff9c3ddf0, L_0000023ff9c3cdb0, C4<0>, C4<0>;
L_0000023ff9cc0e70 .functor XOR 1, L_0000023ff9cc16c0, L_0000023ff9c3cbd0, C4<0>, C4<0>;
v0000023ff9c27ff0_0 .net "Debe", 0 0, L_0000023ff9cc1650;  1 drivers
v0000023ff9c27730_0 .net "Din", 0 0, L_0000023ff9c3cbd0;  1 drivers
v0000023ff9c260b0_0 .net "Dout", 0 0, L_0000023ff9cc0e70;  1 drivers
v0000023ff9c277d0_0 .net "Ri", 0 0, L_0000023ff9c3cdb0;  1 drivers
v0000023ff9c27190_0 .net "Si", 0 0, L_0000023ff9c3ddf0;  1 drivers
v0000023ff9c26330_0 .net *"_ivl_0", 0 0, L_0000023ff9cc1490;  1 drivers
v0000023ff9c27690_0 .net *"_ivl_10", 0 0, L_0000023ff9cc16c0;  1 drivers
v0000023ff9c27eb0_0 .net *"_ivl_2", 0 0, L_0000023ff9cc01c0;  1 drivers
v0000023ff9c27230_0 .net *"_ivl_4", 0 0, L_0000023ff9cc0e00;  1 drivers
v0000023ff9c26150_0 .net *"_ivl_6", 0 0, L_0000023ff9cbfeb0;  1 drivers
S_0000023ff9c1b150 .scope generate, "genblk1[9]" "genblk1[9]" 5 117, 5 117 0, S_0000023ff9c0ca20;
 .timescale -9 -12;
P_0000023ff9af0b30 .param/l "i" 0 5 117, +C4<01001>;
S_0000023ff9c1bab0 .scope module, "add_i" "FullAdder" 5 118, 5 25 0, S_0000023ff9c1b150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cbff20 .functor AND 1, L_0000023ff9c3d530, L_0000023ff9c3d850, C4<1>, C4<1>;
L_0000023ff9cc0ee0 .functor AND 1, L_0000023ff9c3d850, L_0000023ff9c3c9f0, C4<1>, C4<1>;
L_0000023ff9cc0f50 .functor OR 1, L_0000023ff9cbff20, L_0000023ff9cc0ee0, C4<0>, C4<0>;
L_0000023ff9cc1730 .functor AND 1, L_0000023ff9c3d530, L_0000023ff9c3c9f0, C4<1>, C4<1>;
L_0000023ff9cc05b0 .functor OR 1, L_0000023ff9cc0f50, L_0000023ff9cc1730, C4<0>, C4<0>;
L_0000023ff9cc0620 .functor XOR 1, L_0000023ff9c3d530, L_0000023ff9c3d850, C4<0>, C4<0>;
L_0000023ff9cc0690 .functor XOR 1, L_0000023ff9cc0620, L_0000023ff9c3c9f0, C4<0>, C4<0>;
v0000023ff9c26650_0 .net "Debe", 0 0, L_0000023ff9cc05b0;  1 drivers
v0000023ff9c261f0_0 .net "Din", 0 0, L_0000023ff9c3c9f0;  1 drivers
v0000023ff9c25bb0_0 .net "Dout", 0 0, L_0000023ff9cc0690;  1 drivers
v0000023ff9c26bf0_0 .net "Ri", 0 0, L_0000023ff9c3d850;  1 drivers
v0000023ff9c25c50_0 .net "Si", 0 0, L_0000023ff9c3d530;  1 drivers
v0000023ff9c26dd0_0 .net *"_ivl_0", 0 0, L_0000023ff9cbff20;  1 drivers
v0000023ff9c27d70_0 .net *"_ivl_10", 0 0, L_0000023ff9cc0620;  1 drivers
v0000023ff9c27cd0_0 .net *"_ivl_2", 0 0, L_0000023ff9cc0ee0;  1 drivers
v0000023ff9c26510_0 .net *"_ivl_4", 0 0, L_0000023ff9cc0f50;  1 drivers
v0000023ff9c27370_0 .net *"_ivl_6", 0 0, L_0000023ff9cc1730;  1 drivers
S_0000023ff9c1b2e0 .scope module, "subsito1" "RestaExp_sum" 5 223, 5 41 0, S_0000023ff9be3250;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "S";
    .port_info 1 /INPUT 5 "R";
    .port_info 2 /OUTPUT 5 "F";
v0000023ff9c28090_0 .net "Debe", 5 0, L_0000023ff9c37950;  1 drivers
v0000023ff9c297b0_0 .net "F", 4 0, L_0000023ff9c38c10;  alias, 1 drivers
v0000023ff9c28bd0_0 .net "R", 4 0, L_0000023ff9c39610;  alias, 1 drivers
v0000023ff9c293f0_0 .net "S", 4 0, L_0000023ff9c392f0;  alias, 1 drivers
L_0000023ff9c40560 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023ff9c28ef0_0 .net/2u *"_ivl_39", 0 0, L_0000023ff9c40560;  1 drivers
L_0000023ff9c38ad0 .part L_0000023ff9c392f0, 0, 1;
L_0000023ff9c394d0 .part L_0000023ff9c39610, 0, 1;
L_0000023ff9c38b70 .part L_0000023ff9c37950, 0, 1;
L_0000023ff9c39110 .part L_0000023ff9c392f0, 1, 1;
L_0000023ff9c378b0 .part L_0000023ff9c39610, 1, 1;
L_0000023ff9c39390 .part L_0000023ff9c37950, 1, 1;
L_0000023ff9c37ef0 .part L_0000023ff9c392f0, 2, 1;
L_0000023ff9c396b0 .part L_0000023ff9c39610, 2, 1;
L_0000023ff9c39750 .part L_0000023ff9c37950, 2, 1;
L_0000023ff9c37090 .part L_0000023ff9c392f0, 3, 1;
L_0000023ff9c391b0 .part L_0000023ff9c39610, 3, 1;
L_0000023ff9c37130 .part L_0000023ff9c37950, 3, 1;
L_0000023ff9c371d0 .part L_0000023ff9c392f0, 4, 1;
L_0000023ff9c37d10 .part L_0000023ff9c39610, 4, 1;
L_0000023ff9c37310 .part L_0000023ff9c37950, 4, 1;
LS_0000023ff9c38c10_0_0 .concat8 [ 1 1 1 1], L_0000023ff9cb9b50, L_0000023ff9cb9300, L_0000023ff9cb9680, L_0000023ff9cc36b0;
LS_0000023ff9c38c10_0_4 .concat8 [ 1 0 0 0], L_0000023ff9cc4360;
L_0000023ff9c38c10 .concat8 [ 4 1 0 0], LS_0000023ff9c38c10_0_0, LS_0000023ff9c38c10_0_4;
LS_0000023ff9c37950_0_0 .concat8 [ 1 1 1 1], L_0000023ff9c40560, L_0000023ff9cb9ca0, L_0000023ff9cb9450, L_0000023ff9cb95a0;
LS_0000023ff9c37950_0_4 .concat8 [ 1 1 0 0], L_0000023ff9cc3790, L_0000023ff9cc4d70;
L_0000023ff9c37950 .concat8 [ 4 2 0 0], LS_0000023ff9c37950_0_0, LS_0000023ff9c37950_0_4;
S_0000023ff9c1aca0 .scope generate, "genblk1[0]" "genblk1[0]" 5 50, 5 50 0, S_0000023ff9c1b2e0;
 .timescale -9 -12;
P_0000023ff9af0ff0 .param/l "i" 0 5 50, +C4<00>;
S_0000023ff9c1b470 .scope module, "sub_i" "FullSub_add" 5 51, 5 32 0, S_0000023ff9c1aca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cb9220 .functor NOT 1, L_0000023ff9c38ad0, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb9e60 .functor AND 1, L_0000023ff9cb9220, L_0000023ff9c394d0, C4<1>, C4<1>;
L_0000023ff9cb9920 .functor NOT 1, L_0000023ff9c38ad0, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb9ae0 .functor AND 1, L_0000023ff9cb9920, L_0000023ff9c38b70, C4<1>, C4<1>;
L_0000023ff9cb9290 .functor OR 1, L_0000023ff9cb9e60, L_0000023ff9cb9ae0, C4<0>, C4<0>;
L_0000023ff9cb98b0 .functor AND 1, L_0000023ff9c394d0, L_0000023ff9c38b70, C4<1>, C4<1>;
L_0000023ff9cb9ca0 .functor OR 1, L_0000023ff9cb9290, L_0000023ff9cb98b0, C4<0>, C4<0>;
L_0000023ff9cb9990 .functor XOR 1, L_0000023ff9c38ad0, L_0000023ff9c394d0, C4<0>, C4<0>;
L_0000023ff9cb9b50 .functor XOR 1, L_0000023ff9cb9990, L_0000023ff9c38b70, C4<0>, C4<0>;
v0000023ff9c27b90_0 .net "Debe", 0 0, L_0000023ff9cb9ca0;  1 drivers
v0000023ff9c27c30_0 .net "Din", 0 0, L_0000023ff9c38b70;  1 drivers
v0000023ff9c25930_0 .net "Dout", 0 0, L_0000023ff9cb9b50;  1 drivers
v0000023ff9c272d0_0 .net "Ri", 0 0, L_0000023ff9c394d0;  1 drivers
v0000023ff9c268d0_0 .net "Si", 0 0, L_0000023ff9c38ad0;  1 drivers
v0000023ff9c26c90_0 .net *"_ivl_0", 0 0, L_0000023ff9cb9220;  1 drivers
v0000023ff9c26f10_0 .net *"_ivl_10", 0 0, L_0000023ff9cb98b0;  1 drivers
v0000023ff9c27910_0 .net *"_ivl_14", 0 0, L_0000023ff9cb9990;  1 drivers
v0000023ff9c26470_0 .net *"_ivl_2", 0 0, L_0000023ff9cb9e60;  1 drivers
v0000023ff9c274b0_0 .net *"_ivl_4", 0 0, L_0000023ff9cb9920;  1 drivers
v0000023ff9c26970_0 .net *"_ivl_6", 0 0, L_0000023ff9cb9ae0;  1 drivers
v0000023ff9c275f0_0 .net *"_ivl_8", 0 0, L_0000023ff9cb9290;  1 drivers
S_0000023ff9c1c730 .scope generate, "genblk1[1]" "genblk1[1]" 5 50, 5 50 0, S_0000023ff9c1b2e0;
 .timescale -9 -12;
P_0000023ff9af14f0 .param/l "i" 0 5 50, +C4<01>;
S_0000023ff9c1b600 .scope module, "sub_i" "FullSub_add" 5 51, 5 32 0, S_0000023ff9c1c730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cb93e0 .functor NOT 1, L_0000023ff9c39110, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb9a70 .functor AND 1, L_0000023ff9cb93e0, L_0000023ff9c378b0, C4<1>, C4<1>;
L_0000023ff9cb9d10 .functor NOT 1, L_0000023ff9c39110, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb9df0 .functor AND 1, L_0000023ff9cb9d10, L_0000023ff9c39390, C4<1>, C4<1>;
L_0000023ff9cb9bc0 .functor OR 1, L_0000023ff9cb9a70, L_0000023ff9cb9df0, C4<0>, C4<0>;
L_0000023ff9cb9610 .functor AND 1, L_0000023ff9c378b0, L_0000023ff9c39390, C4<1>, C4<1>;
L_0000023ff9cb9450 .functor OR 1, L_0000023ff9cb9bc0, L_0000023ff9cb9610, C4<0>, C4<0>;
L_0000023ff9cb9d80 .functor XOR 1, L_0000023ff9c39110, L_0000023ff9c378b0, C4<0>, C4<0>;
L_0000023ff9cb9300 .functor XOR 1, L_0000023ff9cb9d80, L_0000023ff9c39390, C4<0>, C4<0>;
v0000023ff9c270f0_0 .net "Debe", 0 0, L_0000023ff9cb9450;  1 drivers
v0000023ff9c259d0_0 .net "Din", 0 0, L_0000023ff9c39390;  1 drivers
v0000023ff9c26fb0_0 .net "Dout", 0 0, L_0000023ff9cb9300;  1 drivers
v0000023ff9c26a10_0 .net "Ri", 0 0, L_0000023ff9c378b0;  1 drivers
v0000023ff9c26ab0_0 .net "Si", 0 0, L_0000023ff9c39110;  1 drivers
v0000023ff9c25890_0 .net *"_ivl_0", 0 0, L_0000023ff9cb93e0;  1 drivers
v0000023ff9c26b50_0 .net *"_ivl_10", 0 0, L_0000023ff9cb9610;  1 drivers
v0000023ff9c26d30_0 .net *"_ivl_14", 0 0, L_0000023ff9cb9d80;  1 drivers
v0000023ff9c279b0_0 .net *"_ivl_2", 0 0, L_0000023ff9cb9a70;  1 drivers
v0000023ff9c25b10_0 .net *"_ivl_4", 0 0, L_0000023ff9cb9d10;  1 drivers
v0000023ff9c26e70_0 .net *"_ivl_6", 0 0, L_0000023ff9cb9df0;  1 drivers
v0000023ff9c27a50_0 .net *"_ivl_8", 0 0, L_0000023ff9cb9bc0;  1 drivers
S_0000023ff9c1c0f0 .scope generate, "genblk1[2]" "genblk1[2]" 5 50, 5 50 0, S_0000023ff9c1b2e0;
 .timescale -9 -12;
P_0000023ff9af17f0 .param/l "i" 0 5 50, +C4<010>;
S_0000023ff9c1b920 .scope module, "sub_i" "FullSub_add" 5 51, 5 32 0, S_0000023ff9c1c0f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cb9ed0 .functor NOT 1, L_0000023ff9c37ef0, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb9fb0 .functor AND 1, L_0000023ff9cb9ed0, L_0000023ff9c396b0, C4<1>, C4<1>;
L_0000023ff9cb90d0 .functor NOT 1, L_0000023ff9c37ef0, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb9140 .functor AND 1, L_0000023ff9cb90d0, L_0000023ff9c39750, C4<1>, C4<1>;
L_0000023ff9cb94c0 .functor OR 1, L_0000023ff9cb9fb0, L_0000023ff9cb9140, C4<0>, C4<0>;
L_0000023ff9cb9a00 .functor AND 1, L_0000023ff9c396b0, L_0000023ff9c39750, C4<1>, C4<1>;
L_0000023ff9cb95a0 .functor OR 1, L_0000023ff9cb94c0, L_0000023ff9cb9a00, C4<0>, C4<0>;
L_0000023ff9cb9530 .functor XOR 1, L_0000023ff9c37ef0, L_0000023ff9c396b0, C4<0>, C4<0>;
L_0000023ff9cb9680 .functor XOR 1, L_0000023ff9cb9530, L_0000023ff9c39750, C4<0>, C4<0>;
v0000023ff9c25cf0_0 .net "Debe", 0 0, L_0000023ff9cb95a0;  1 drivers
v0000023ff9c25d90_0 .net "Din", 0 0, L_0000023ff9c39750;  1 drivers
v0000023ff9c29a30_0 .net "Dout", 0 0, L_0000023ff9cb9680;  1 drivers
v0000023ff9c2a250_0 .net "Ri", 0 0, L_0000023ff9c396b0;  1 drivers
v0000023ff9c29d50_0 .net "Si", 0 0, L_0000023ff9c37ef0;  1 drivers
v0000023ff9c2a430_0 .net *"_ivl_0", 0 0, L_0000023ff9cb9ed0;  1 drivers
v0000023ff9c286d0_0 .net *"_ivl_10", 0 0, L_0000023ff9cb9a00;  1 drivers
v0000023ff9c29530_0 .net *"_ivl_14", 0 0, L_0000023ff9cb9530;  1 drivers
v0000023ff9c28950_0 .net *"_ivl_2", 0 0, L_0000023ff9cb9fb0;  1 drivers
v0000023ff9c28450_0 .net *"_ivl_4", 0 0, L_0000023ff9cb90d0;  1 drivers
v0000023ff9c28b30_0 .net *"_ivl_6", 0 0, L_0000023ff9cb9140;  1 drivers
v0000023ff9c29c10_0 .net *"_ivl_8", 0 0, L_0000023ff9cb94c0;  1 drivers
S_0000023ff9c1d540 .scope generate, "genblk1[3]" "genblk1[3]" 5 50, 5 50 0, S_0000023ff9c1b2e0;
 .timescale -9 -12;
P_0000023ff9af1230 .param/l "i" 0 5 50, +C4<011>;
S_0000023ff9c1bc40 .scope module, "sub_i" "FullSub_add" 5 51, 5 32 0, S_0000023ff9c1d540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cb9840 .functor NOT 1, L_0000023ff9c37090, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb91b0 .functor AND 1, L_0000023ff9cb9840, L_0000023ff9c391b0, C4<1>, C4<1>;
L_0000023ff9cb96f0 .functor NOT 1, L_0000023ff9c37090, C4<0>, C4<0>, C4<0>;
L_0000023ff9cb9760 .functor AND 1, L_0000023ff9cb96f0, L_0000023ff9c37130, C4<1>, C4<1>;
L_0000023ff9cb2c30 .functor OR 1, L_0000023ff9cb91b0, L_0000023ff9cb9760, C4<0>, C4<0>;
L_0000023ff9cb7690 .functor AND 1, L_0000023ff9c391b0, L_0000023ff9c37130, C4<1>, C4<1>;
L_0000023ff9cc3790 .functor OR 1, L_0000023ff9cb2c30, L_0000023ff9cb7690, C4<0>, C4<0>;
L_0000023ff9cc3bf0 .functor XOR 1, L_0000023ff9c37090, L_0000023ff9c391b0, C4<0>, C4<0>;
L_0000023ff9cc36b0 .functor XOR 1, L_0000023ff9cc3bf0, L_0000023ff9c37130, C4<0>, C4<0>;
v0000023ff9c29ad0_0 .net "Debe", 0 0, L_0000023ff9cc3790;  1 drivers
v0000023ff9c295d0_0 .net "Din", 0 0, L_0000023ff9c37130;  1 drivers
v0000023ff9c29f30_0 .net "Dout", 0 0, L_0000023ff9cc36b0;  1 drivers
v0000023ff9c288b0_0 .net "Ri", 0 0, L_0000023ff9c391b0;  1 drivers
v0000023ff9c28130_0 .net "Si", 0 0, L_0000023ff9c37090;  1 drivers
v0000023ff9c2a6b0_0 .net *"_ivl_0", 0 0, L_0000023ff9cb9840;  1 drivers
v0000023ff9c2a4d0_0 .net *"_ivl_10", 0 0, L_0000023ff9cb7690;  1 drivers
v0000023ff9c289f0_0 .net *"_ivl_14", 0 0, L_0000023ff9cc3bf0;  1 drivers
v0000023ff9c28630_0 .net *"_ivl_2", 0 0, L_0000023ff9cb91b0;  1 drivers
v0000023ff9c2a570_0 .net *"_ivl_4", 0 0, L_0000023ff9cb96f0;  1 drivers
v0000023ff9c29030_0 .net *"_ivl_6", 0 0, L_0000023ff9cb9760;  1 drivers
v0000023ff9c29670_0 .net *"_ivl_8", 0 0, L_0000023ff9cb2c30;  1 drivers
S_0000023ff9c1cf00 .scope generate, "genblk1[4]" "genblk1[4]" 5 50, 5 50 0, S_0000023ff9c1b2e0;
 .timescale -9 -12;
P_0000023ff9af09b0 .param/l "i" 0 5 50, +C4<0100>;
S_0000023ff9c1bf60 .scope module, "sub_i" "FullSub_add" 5 51, 5 32 0, S_0000023ff9c1cf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cc3720 .functor NOT 1, L_0000023ff9c371d0, C4<0>, C4<0>, C4<0>;
L_0000023ff9cc3e90 .functor AND 1, L_0000023ff9cc3720, L_0000023ff9c37d10, C4<1>, C4<1>;
L_0000023ff9cc4c90 .functor NOT 1, L_0000023ff9c371d0, C4<0>, C4<0>, C4<0>;
L_0000023ff9cc3800 .functor AND 1, L_0000023ff9cc4c90, L_0000023ff9c37310, C4<1>, C4<1>;
L_0000023ff9cc4280 .functor OR 1, L_0000023ff9cc3e90, L_0000023ff9cc3800, C4<0>, C4<0>;
L_0000023ff9cc5010 .functor AND 1, L_0000023ff9c37d10, L_0000023ff9c37310, C4<1>, C4<1>;
L_0000023ff9cc4d70 .functor OR 1, L_0000023ff9cc4280, L_0000023ff9cc5010, C4<0>, C4<0>;
L_0000023ff9cc3560 .functor XOR 1, L_0000023ff9c371d0, L_0000023ff9c37d10, C4<0>, C4<0>;
L_0000023ff9cc4360 .functor XOR 1, L_0000023ff9cc3560, L_0000023ff9c37310, C4<0>, C4<0>;
v0000023ff9c29850_0 .net "Debe", 0 0, L_0000023ff9cc4d70;  1 drivers
v0000023ff9c28a90_0 .net "Din", 0 0, L_0000023ff9c37310;  1 drivers
v0000023ff9c29990_0 .net "Dout", 0 0, L_0000023ff9cc4360;  1 drivers
v0000023ff9c281d0_0 .net "Ri", 0 0, L_0000023ff9c37d10;  1 drivers
v0000023ff9c29b70_0 .net "Si", 0 0, L_0000023ff9c371d0;  1 drivers
v0000023ff9c29e90_0 .net *"_ivl_0", 0 0, L_0000023ff9cc3720;  1 drivers
v0000023ff9c2a610_0 .net *"_ivl_10", 0 0, L_0000023ff9cc5010;  1 drivers
v0000023ff9c2a750_0 .net *"_ivl_14", 0 0, L_0000023ff9cc3560;  1 drivers
v0000023ff9c28270_0 .net *"_ivl_2", 0 0, L_0000023ff9cc3e90;  1 drivers
v0000023ff9c28c70_0 .net *"_ivl_4", 0 0, L_0000023ff9cc4c90;  1 drivers
v0000023ff9c2a7f0_0 .net *"_ivl_6", 0 0, L_0000023ff9cc3800;  1 drivers
v0000023ff9c29cb0_0 .net *"_ivl_8", 0 0, L_0000023ff9cc4280;  1 drivers
S_0000023ff9c1bdd0 .scope module, "subsito2" "RestaExp_sum" 5 224, 5 41 0, S_0000023ff9be3250;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "S";
    .port_info 1 /INPUT 5 "R";
    .port_info 2 /OUTPUT 5 "F";
v0000023ff9c2cff0_0 .net "Debe", 5 0, L_0000023ff9c38210;  1 drivers
v0000023ff9c2c0f0_0 .net "F", 4 0, L_0000023ff9c38030;  alias, 1 drivers
v0000023ff9c2b1f0_0 .net "R", 4 0, L_0000023ff9c392f0;  alias, 1 drivers
v0000023ff9c2bbf0_0 .net "S", 4 0, L_0000023ff9c39610;  alias, 1 drivers
L_0000023ff9c405a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023ff9c2b790_0 .net/2u *"_ivl_39", 0 0, L_0000023ff9c405a8;  1 drivers
L_0000023ff9c38990 .part L_0000023ff9c39610, 0, 1;
L_0000023ff9c37450 .part L_0000023ff9c392f0, 0, 1;
L_0000023ff9c385d0 .part L_0000023ff9c38210, 0, 1;
L_0000023ff9c380d0 .part L_0000023ff9c39610, 1, 1;
L_0000023ff9c388f0 .part L_0000023ff9c392f0, 1, 1;
L_0000023ff9c37a90 .part L_0000023ff9c38210, 1, 1;
L_0000023ff9c374f0 .part L_0000023ff9c39610, 2, 1;
L_0000023ff9c37bd0 .part L_0000023ff9c392f0, 2, 1;
L_0000023ff9c38cb0 .part L_0000023ff9c38210, 2, 1;
L_0000023ff9c37590 .part L_0000023ff9c39610, 3, 1;
L_0000023ff9c38710 .part L_0000023ff9c392f0, 3, 1;
L_0000023ff9c37c70 .part L_0000023ff9c38210, 3, 1;
L_0000023ff9c38d50 .part L_0000023ff9c39610, 4, 1;
L_0000023ff9c37db0 .part L_0000023ff9c392f0, 4, 1;
L_0000023ff9c37f90 .part L_0000023ff9c38210, 4, 1;
LS_0000023ff9c38030_0_0 .concat8 [ 1 1 1 1], L_0000023ff9cc3b80, L_0000023ff9cc40c0, L_0000023ff9cc48a0, L_0000023ff9cc4130;
LS_0000023ff9c38030_0_4 .concat8 [ 1 0 0 0], L_0000023ff9cc5080;
L_0000023ff9c38030 .concat8 [ 4 1 0 0], LS_0000023ff9c38030_0_0, LS_0000023ff9c38030_0_4;
LS_0000023ff9c38210_0_0 .concat8 [ 1 1 1 1], L_0000023ff9c405a8, L_0000023ff9cc49f0, L_0000023ff9cc38e0, L_0000023ff9cc3950;
LS_0000023ff9c38210_0_4 .concat8 [ 1 1 0 0], L_0000023ff9cc41a0, L_0000023ff9cc42f0;
L_0000023ff9c38210 .concat8 [ 4 2 0 0], LS_0000023ff9c38210_0_0, LS_0000023ff9c38210_0_4;
S_0000023ff9c1c280 .scope generate, "genblk1[0]" "genblk1[0]" 5 50, 5 50 0, S_0000023ff9c1bdd0;
 .timescale -9 -12;
P_0000023ff9af0bb0 .param/l "i" 0 5 50, +C4<00>;
S_0000023ff9c1ca50 .scope module, "sub_i" "FullSub_add" 5 51, 5 32 0, S_0000023ff9c1c280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cc46e0 .functor NOT 1, L_0000023ff9c38990, C4<0>, C4<0>, C4<0>;
L_0000023ff9cc4750 .functor AND 1, L_0000023ff9cc46e0, L_0000023ff9c37450, C4<1>, C4<1>;
L_0000023ff9cc4600 .functor NOT 1, L_0000023ff9c38990, C4<0>, C4<0>, C4<0>;
L_0000023ff9cc4670 .functor AND 1, L_0000023ff9cc4600, L_0000023ff9c385d0, C4<1>, C4<1>;
L_0000023ff9cc3fe0 .functor OR 1, L_0000023ff9cc4750, L_0000023ff9cc4670, C4<0>, C4<0>;
L_0000023ff9cc4050 .functor AND 1, L_0000023ff9c37450, L_0000023ff9c385d0, C4<1>, C4<1>;
L_0000023ff9cc49f0 .functor OR 1, L_0000023ff9cc3fe0, L_0000023ff9cc4050, C4<0>, C4<0>;
L_0000023ff9cc3870 .functor XOR 1, L_0000023ff9c38990, L_0000023ff9c37450, C4<0>, C4<0>;
L_0000023ff9cc3b80 .functor XOR 1, L_0000023ff9cc3870, L_0000023ff9c385d0, C4<0>, C4<0>;
v0000023ff9c284f0_0 .net "Debe", 0 0, L_0000023ff9cc49f0;  1 drivers
v0000023ff9c29710_0 .net "Din", 0 0, L_0000023ff9c385d0;  1 drivers
v0000023ff9c28310_0 .net "Dout", 0 0, L_0000023ff9cc3b80;  1 drivers
v0000023ff9c283b0_0 .net "Ri", 0 0, L_0000023ff9c37450;  1 drivers
v0000023ff9c28590_0 .net "Si", 0 0, L_0000023ff9c38990;  1 drivers
v0000023ff9c2a2f0_0 .net *"_ivl_0", 0 0, L_0000023ff9cc46e0;  1 drivers
v0000023ff9c29fd0_0 .net *"_ivl_10", 0 0, L_0000023ff9cc4050;  1 drivers
v0000023ff9c29df0_0 .net *"_ivl_14", 0 0, L_0000023ff9cc3870;  1 drivers
v0000023ff9c2a390_0 .net *"_ivl_2", 0 0, L_0000023ff9cc4750;  1 drivers
v0000023ff9c28db0_0 .net *"_ivl_4", 0 0, L_0000023ff9cc4600;  1 drivers
v0000023ff9c29350_0 .net *"_ivl_6", 0 0, L_0000023ff9cc4670;  1 drivers
v0000023ff9c28770_0 .net *"_ivl_8", 0 0, L_0000023ff9cc3fe0;  1 drivers
S_0000023ff9c1c5a0 .scope generate, "genblk1[1]" "genblk1[1]" 5 50, 5 50 0, S_0000023ff9c1bdd0;
 .timescale -9 -12;
P_0000023ff9af0bf0 .param/l "i" 0 5 50, +C4<01>;
S_0000023ff9c1c8c0 .scope module, "sub_i" "FullSub_add" 5 51, 5 32 0, S_0000023ff9c1c5a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cc3e20 .functor NOT 1, L_0000023ff9c380d0, C4<0>, C4<0>, C4<0>;
L_0000023ff9cc3db0 .functor AND 1, L_0000023ff9cc3e20, L_0000023ff9c388f0, C4<1>, C4<1>;
L_0000023ff9cc35d0 .functor NOT 1, L_0000023ff9c380d0, C4<0>, C4<0>, C4<0>;
L_0000023ff9cc4d00 .functor AND 1, L_0000023ff9cc35d0, L_0000023ff9c37a90, C4<1>, C4<1>;
L_0000023ff9cc43d0 .functor OR 1, L_0000023ff9cc3db0, L_0000023ff9cc4d00, C4<0>, C4<0>;
L_0000023ff9cc4440 .functor AND 1, L_0000023ff9c388f0, L_0000023ff9c37a90, C4<1>, C4<1>;
L_0000023ff9cc38e0 .functor OR 1, L_0000023ff9cc43d0, L_0000023ff9cc4440, C4<0>, C4<0>;
L_0000023ff9cc4830 .functor XOR 1, L_0000023ff9c380d0, L_0000023ff9c388f0, C4<0>, C4<0>;
L_0000023ff9cc40c0 .functor XOR 1, L_0000023ff9cc4830, L_0000023ff9c37a90, C4<0>, C4<0>;
v0000023ff9c28f90_0 .net "Debe", 0 0, L_0000023ff9cc38e0;  1 drivers
v0000023ff9c28810_0 .net "Din", 0 0, L_0000023ff9c37a90;  1 drivers
v0000023ff9c28d10_0 .net "Dout", 0 0, L_0000023ff9cc40c0;  1 drivers
v0000023ff9c290d0_0 .net "Ri", 0 0, L_0000023ff9c388f0;  1 drivers
v0000023ff9c2a070_0 .net "Si", 0 0, L_0000023ff9c380d0;  1 drivers
v0000023ff9c292b0_0 .net *"_ivl_0", 0 0, L_0000023ff9cc3e20;  1 drivers
v0000023ff9c28e50_0 .net *"_ivl_10", 0 0, L_0000023ff9cc4440;  1 drivers
v0000023ff9c29170_0 .net *"_ivl_14", 0 0, L_0000023ff9cc4830;  1 drivers
v0000023ff9c2a110_0 .net *"_ivl_2", 0 0, L_0000023ff9cc3db0;  1 drivers
v0000023ff9c29210_0 .net *"_ivl_4", 0 0, L_0000023ff9cc35d0;  1 drivers
v0000023ff9c29490_0 .net *"_ivl_6", 0 0, L_0000023ff9cc4d00;  1 drivers
v0000023ff9c298f0_0 .net *"_ivl_8", 0 0, L_0000023ff9cc43d0;  1 drivers
S_0000023ff9c1cbe0 .scope generate, "genblk1[2]" "genblk1[2]" 5 50, 5 50 0, S_0000023ff9c1bdd0;
 .timescale -9 -12;
P_0000023ff9af0c30 .param/l "i" 0 5 50, +C4<010>;
S_0000023ff9c1d090 .scope module, "sub_i" "FullSub_add" 5 51, 5 32 0, S_0000023ff9c1cbe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cc47c0 .functor NOT 1, L_0000023ff9c374f0, C4<0>, C4<0>, C4<0>;
L_0000023ff9cc3c60 .functor AND 1, L_0000023ff9cc47c0, L_0000023ff9c37bd0, C4<1>, C4<1>;
L_0000023ff9cc4de0 .functor NOT 1, L_0000023ff9c374f0, C4<0>, C4<0>, C4<0>;
L_0000023ff9cc3f70 .functor AND 1, L_0000023ff9cc4de0, L_0000023ff9c38cb0, C4<1>, C4<1>;
L_0000023ff9cc3aa0 .functor OR 1, L_0000023ff9cc3c60, L_0000023ff9cc3f70, C4<0>, C4<0>;
L_0000023ff9cc3640 .functor AND 1, L_0000023ff9c37bd0, L_0000023ff9c38cb0, C4<1>, C4<1>;
L_0000023ff9cc3950 .functor OR 1, L_0000023ff9cc3aa0, L_0000023ff9cc3640, C4<0>, C4<0>;
L_0000023ff9cc4a60 .functor XOR 1, L_0000023ff9c374f0, L_0000023ff9c37bd0, C4<0>, C4<0>;
L_0000023ff9cc48a0 .functor XOR 1, L_0000023ff9cc4a60, L_0000023ff9c38cb0, C4<0>, C4<0>;
v0000023ff9c2a1b0_0 .net "Debe", 0 0, L_0000023ff9cc3950;  1 drivers
v0000023ff9c2b650_0 .net "Din", 0 0, L_0000023ff9c38cb0;  1 drivers
v0000023ff9c2caf0_0 .net "Dout", 0 0, L_0000023ff9cc48a0;  1 drivers
v0000023ff9c2c690_0 .net "Ri", 0 0, L_0000023ff9c37bd0;  1 drivers
v0000023ff9c2be70_0 .net "Si", 0 0, L_0000023ff9c374f0;  1 drivers
v0000023ff9c2c410_0 .net *"_ivl_0", 0 0, L_0000023ff9cc47c0;  1 drivers
v0000023ff9c2c7d0_0 .net *"_ivl_10", 0 0, L_0000023ff9cc3640;  1 drivers
v0000023ff9c2b010_0 .net *"_ivl_14", 0 0, L_0000023ff9cc4a60;  1 drivers
v0000023ff9c2b970_0 .net *"_ivl_2", 0 0, L_0000023ff9cc3c60;  1 drivers
v0000023ff9c2ca50_0 .net *"_ivl_4", 0 0, L_0000023ff9cc4de0;  1 drivers
v0000023ff9c2af70_0 .net *"_ivl_6", 0 0, L_0000023ff9cc3f70;  1 drivers
v0000023ff9c2b3d0_0 .net *"_ivl_8", 0 0, L_0000023ff9cc3aa0;  1 drivers
S_0000023ff9c1d6d0 .scope generate, "genblk1[3]" "genblk1[3]" 5 50, 5 50 0, S_0000023ff9c1bdd0;
 .timescale -9 -12;
P_0000023ff9af0af0 .param/l "i" 0 5 50, +C4<011>;
S_0000023ff9c1d220 .scope module, "sub_i" "FullSub_add" 5 51, 5 32 0, S_0000023ff9c1d6d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cc3cd0 .functor NOT 1, L_0000023ff9c37590, C4<0>, C4<0>, C4<0>;
L_0000023ff9cc3f00 .functor AND 1, L_0000023ff9cc3cd0, L_0000023ff9c38710, C4<1>, C4<1>;
L_0000023ff9cc39c0 .functor NOT 1, L_0000023ff9c37590, C4<0>, C4<0>, C4<0>;
L_0000023ff9cc3a30 .functor AND 1, L_0000023ff9cc39c0, L_0000023ff9c37c70, C4<1>, C4<1>;
L_0000023ff9cc4fa0 .functor OR 1, L_0000023ff9cc3f00, L_0000023ff9cc3a30, C4<0>, C4<0>;
L_0000023ff9cc3d40 .functor AND 1, L_0000023ff9c38710, L_0000023ff9c37c70, C4<1>, C4<1>;
L_0000023ff9cc41a0 .functor OR 1, L_0000023ff9cc4fa0, L_0000023ff9cc3d40, C4<0>, C4<0>;
L_0000023ff9cc3b10 .functor XOR 1, L_0000023ff9c37590, L_0000023ff9c38710, C4<0>, C4<0>;
L_0000023ff9cc4130 .functor XOR 1, L_0000023ff9cc3b10, L_0000023ff9c37c70, C4<0>, C4<0>;
v0000023ff9c2bfb0_0 .net "Debe", 0 0, L_0000023ff9cc41a0;  1 drivers
v0000023ff9c2cf50_0 .net "Din", 0 0, L_0000023ff9c37c70;  1 drivers
v0000023ff9c2abb0_0 .net "Dout", 0 0, L_0000023ff9cc4130;  1 drivers
v0000023ff9c2bc90_0 .net "Ri", 0 0, L_0000023ff9c38710;  1 drivers
v0000023ff9c2b6f0_0 .net "Si", 0 0, L_0000023ff9c37590;  1 drivers
v0000023ff9c2c870_0 .net *"_ivl_0", 0 0, L_0000023ff9cc3cd0;  1 drivers
v0000023ff9c2cb90_0 .net *"_ivl_10", 0 0, L_0000023ff9cc3d40;  1 drivers
v0000023ff9c2b0b0_0 .net *"_ivl_14", 0 0, L_0000023ff9cc3b10;  1 drivers
v0000023ff9c2b470_0 .net *"_ivl_2", 0 0, L_0000023ff9cc3f00;  1 drivers
v0000023ff9c2cc30_0 .net *"_ivl_4", 0 0, L_0000023ff9cc39c0;  1 drivers
v0000023ff9c2b830_0 .net *"_ivl_6", 0 0, L_0000023ff9cc3a30;  1 drivers
v0000023ff9c2bf10_0 .net *"_ivl_8", 0 0, L_0000023ff9cc4fa0;  1 drivers
S_0000023ff9c1d3b0 .scope generate, "genblk1[4]" "genblk1[4]" 5 50, 5 50 0, S_0000023ff9c1bdd0;
 .timescale -9 -12;
P_0000023ff9af0a70 .param/l "i" 0 5 50, +C4<0100>;
S_0000023ff9c1d860 .scope module, "sub_i" "FullSub_add" 5 51, 5 32 0, S_0000023ff9c1d3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000023ff9cc4520 .functor NOT 1, L_0000023ff9c38d50, C4<0>, C4<0>, C4<0>;
L_0000023ff9cc4910 .functor AND 1, L_0000023ff9cc4520, L_0000023ff9c37db0, C4<1>, C4<1>;
L_0000023ff9cc4210 .functor NOT 1, L_0000023ff9c38d50, C4<0>, C4<0>, C4<0>;
L_0000023ff9cc44b0 .functor AND 1, L_0000023ff9cc4210, L_0000023ff9c37f90, C4<1>, C4<1>;
L_0000023ff9cc4ad0 .functor OR 1, L_0000023ff9cc4910, L_0000023ff9cc44b0, C4<0>, C4<0>;
L_0000023ff9cc4980 .functor AND 1, L_0000023ff9c37db0, L_0000023ff9c37f90, C4<1>, C4<1>;
L_0000023ff9cc42f0 .functor OR 1, L_0000023ff9cc4ad0, L_0000023ff9cc4980, C4<0>, C4<0>;
L_0000023ff9cc4590 .functor XOR 1, L_0000023ff9c38d50, L_0000023ff9c37db0, C4<0>, C4<0>;
L_0000023ff9cc5080 .functor XOR 1, L_0000023ff9cc4590, L_0000023ff9c37f90, C4<0>, C4<0>;
v0000023ff9c2c050_0 .net "Debe", 0 0, L_0000023ff9cc42f0;  1 drivers
v0000023ff9c2b150_0 .net "Din", 0 0, L_0000023ff9c37f90;  1 drivers
v0000023ff9c2c190_0 .net "Dout", 0 0, L_0000023ff9cc5080;  1 drivers
v0000023ff9c2a9d0_0 .net "Ri", 0 0, L_0000023ff9c37db0;  1 drivers
v0000023ff9c2c370_0 .net "Si", 0 0, L_0000023ff9c38d50;  1 drivers
v0000023ff9c2c730_0 .net *"_ivl_0", 0 0, L_0000023ff9cc4520;  1 drivers
v0000023ff9c2cd70_0 .net *"_ivl_10", 0 0, L_0000023ff9cc4980;  1 drivers
v0000023ff9c2ccd0_0 .net *"_ivl_14", 0 0, L_0000023ff9cc4590;  1 drivers
v0000023ff9c2a930_0 .net *"_ivl_2", 0 0, L_0000023ff9cc4910;  1 drivers
v0000023ff9c2b510_0 .net *"_ivl_4", 0 0, L_0000023ff9cc4210;  1 drivers
v0000023ff9c2ceb0_0 .net *"_ivl_6", 0 0, L_0000023ff9cc44b0;  1 drivers
v0000023ff9c2c230_0 .net *"_ivl_8", 0 0, L_0000023ff9cc4ad0;  1 drivers
    .scope S_0000023ff98b1650;
T_5 ;
    %vpi_call/w 5 275 "$monitor", "m1: %b, m2: %b", v0000023ff9bece50_0, v0000023ff9bec4f0_0 {0 0 0};
    %vpi_call/w 5 276 "$monitor", "sign: %b, exp: %b, mantisa: %b, is_resta: %b", v0000023ff9bec590_0, v0000023ff9bebaf0_0, v0000023ff9bebeb0_0, v0000023ff9bedd50_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0000023ff9be3250;
T_6 ;
    %vpi_call/w 5 275 "$monitor", "m1: %b, m2: %b", v0000023ff9c2c5f0_0, v0000023ff9c2e8f0_0 {0 0 0};
    %vpi_call/w 5 276 "$monitor", "sign: %b, exp: %b, mantisa: %b, is_resta: %b", v0000023ff9c2efd0_0, v0000023ff9c2c4b0_0, v0000023ff9c2ead0_0, v0000023ff9c2ac50_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000023ff9be2da0;
T_7 ;
    %vpi_call/w 8 102 "$monitor", "m1: %b, m2: %b, result: %b", v0000023ff9bf25d0_0, v0000023ff9bf2350_0, v0000023ff9bf1450_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0000023ff9be2120;
T_8 ;
    %vpi_call/w 8 163 "$monitor", "m1: %b, m2: %b", v0000023ff9bf0870_0, v0000023ff9bf2a30_0 {0 0 0};
    %vpi_call/w 8 164 "$monitor", "sign: %b, exp: %b, mantisa: %b, is_resta: %b", v0000023ff9bf2df0_0, v0000023ff9bf2210_0, v0000023ff9bf1630_0, v0000023ff9bf1590_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000023ff98b14c0;
T_9 ;
    %wait E_0000023ff9aec0b0;
    %load/vec4 v0000023ff9c2f070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000023ff9c2f110_0, 0, 16;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v0000023ff9c2da90_0;
    %store/vec4 v0000023ff9c2f110_0, 0, 16;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v0000023ff9c2ee90_0;
    %store/vec4 v0000023ff9c2f110_0, 0, 16;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v0000023ff9c2e5d0_0;
    %store/vec4 v0000023ff9c2f110_0, 0, 16;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0000023ff9c2ec10_0;
    %store/vec4 v0000023ff9c2f110_0, 0, 16;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000023ff98b1330;
T_10 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000023ff9c2dd10_0, 0, 2;
    %pushi/vec4 17408, 0, 16;
    %store/vec4 v0000023ff9c2de50_0, 0, 16;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v0000023ff9c2f390_0, 0, 16;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v0000023ff9c2ed50_0, 0, 16;
    %delay 10000, 0;
    %load/vec4 v0000023ff9c2d090_0;
    %load/vec4 v0000023ff9c2ed50_0;
    %cmp/e;
    %jmp/0xz  T_10.0, 4;
    %vpi_call/w 3 28 "$display", "\342\234\205 Test 1 OK: 4.0 / 2.0 => %b (esperado %b)", v0000023ff9c2d090_0, v0000023ff9c2ed50_0 {0 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 30 "$display", "\342\235\214 Test 1 FAIL: 4.0 / 2.0 => %b (esperado %b)", v0000023ff9c2d090_0, v0000023ff9c2ed50_0 {0 0 0};
T_10.1 ;
    %pushi/vec4 17664, 0, 16;
    %store/vec4 v0000023ff9c2de50_0, 0, 16;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v0000023ff9c2f390_0, 0, 16;
    %pushi/vec4 16640, 0, 16;
    %store/vec4 v0000023ff9c2ed50_0, 0, 16;
    %delay 10000, 0;
    %load/vec4 v0000023ff9c2d090_0;
    %load/vec4 v0000023ff9c2ed50_0;
    %cmp/e;
    %jmp/0xz  T_10.2, 4;
    %vpi_call/w 3 38 "$display", "\342\234\205 Test 2 OK: 5.0 / 2.0 => %b (esperado %b)", v0000023ff9c2d090_0, v0000023ff9c2ed50_0 {0 0 0};
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 40 "$display", "\342\235\214 Test 2 FAIL: 5.0 / 2.0 => %b (esperado %b)", v0000023ff9c2d090_0, v0000023ff9c2ed50_0 {0 0 0};
T_10.3 ;
    %pushi/vec4 16896, 0, 16;
    %store/vec4 v0000023ff9c2de50_0, 0, 16;
    %pushi/vec4 16896, 0, 16;
    %store/vec4 v0000023ff9c2f390_0, 0, 16;
    %pushi/vec4 15360, 0, 16;
    %store/vec4 v0000023ff9c2ed50_0, 0, 16;
    %delay 10000, 0;
    %load/vec4 v0000023ff9c2d090_0;
    %load/vec4 v0000023ff9c2ed50_0;
    %cmp/e;
    %jmp/0xz  T_10.4, 4;
    %vpi_call/w 3 48 "$display", "\342\234\205 Test 3 OK: 3.0 / 3.0 => %b (esperado %b)", v0000023ff9c2d090_0, v0000023ff9c2ed50_0 {0 0 0};
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 3 50 "$display", "\342\235\214 Test 3 FAIL: 3.0 / 3.0 => %b (esperado %b)", v0000023ff9c2d090_0, v0000023ff9c2ed50_0 {0 0 0};
T_10.5 ;
    %pushi/vec4 15360, 0, 16;
    %store/vec4 v0000023ff9c2de50_0, 0, 16;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v0000023ff9c2f390_0, 0, 16;
    %pushi/vec4 14336, 0, 16;
    %store/vec4 v0000023ff9c2ed50_0, 0, 16;
    %delay 10000, 0;
    %load/vec4 v0000023ff9c2d090_0;
    %load/vec4 v0000023ff9c2ed50_0;
    %cmp/e;
    %jmp/0xz  T_10.6, 4;
    %vpi_call/w 3 58 "$display", "\342\234\205 Test 4 OK: 1.0 / 2.0 => %b (esperado %b)", v0000023ff9c2d090_0, v0000023ff9c2ed50_0 {0 0 0};
    %jmp T_10.7;
T_10.6 ;
    %vpi_call/w 3 60 "$display", "\342\235\214 Test 4 FAIL: 1.0 / 2.0 => %b (esperado %b)", v0000023ff9c2d090_0, v0000023ff9c2ed50_0 {0 0 0};
T_10.7 ;
    %pushi/vec4 17664, 0, 16;
    %store/vec4 v0000023ff9c2de50_0, 0, 16;
    %pushi/vec4 17664, 0, 16;
    %store/vec4 v0000023ff9c2f390_0, 0, 16;
    %pushi/vec4 15360, 0, 16;
    %store/vec4 v0000023ff9c2ed50_0, 0, 16;
    %delay 10000, 0;
    %load/vec4 v0000023ff9c2d090_0;
    %load/vec4 v0000023ff9c2ed50_0;
    %cmp/e;
    %jmp/0xz  T_10.8, 4;
    %vpi_call/w 3 68 "$display", "\342\234\205 Test 5 OK: 5.0 / 5.0 => %b (esperado %b)", v0000023ff9c2d090_0, v0000023ff9c2ed50_0 {0 0 0};
    %jmp T_10.9;
T_10.8 ;
    %vpi_call/w 3 70 "$display", "\342\235\214 Test 5 FAIL: 5.0 / 5.0 => %b (esperado %b)", v0000023ff9c2d090_0, v0000023ff9c2ed50_0 {0 0 0};
T_10.9 ;
    %vpi_call/w 3 72 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "sim_1\new\tb_alu_bin.v";
    "sources_1\new\alu.v";
    "sources_1\new\SumaResta.v";
    "sources_1\new\Division.v";
    "sources_1\new\RoundNearestEven.v";
    "sources_1\new\Multiplicacion.v";
