 2
16 奈米平面與鰭式場效應電晶體本質參數擾動之研究(I) 
Intrinsic-Parameter Fluctuations in Nanoscale Planar and FinFET CMOS Technologies (I) 
 
計畫編號：NSC-99-2221-E-9-175 
執行期間：2010 年 8 月 1 日 至 2011 年 7 月 31 日 
主持人：國立交通大學電機工程學系 李義明教授 
 
一、 中文摘要 
本計畫旨在研究 16 奈米場效應電晶體
與電路的本質參數擾動問題。結合實驗校估
過的元件模擬程式，計畫中分別成功地分析
三種不同之本質參數擾動：隨機摻雜擾動、
製程變異、與功函數擾動對 16 奈米平面與
鰭式電晶體 DC/AC 特性之影響，並以電路-
元件耦合模擬法探討元件本質參數擾動對
於數位、類比、與靜態隨機存取記憶體電路
之影響。研究中並以元件與電路觀點提出不
同層級之 SRAM 特性擾動壓抑技術。  
 
英文摘要 
High-κ / metal-gate and vertical channel transistors 
are well-known solutions to continue the device 
scaling. This work extensively explores the physics 
and mechanism of the intrinsic parameter fluctuations 
consisting of metal-gate work-function fluctuation 
(WKF), process-variation effect (PVE), and 
random-dopant fluctuation (RDF) in 16-nm-gate 
HKMG planar metal-oxide-semiconductor field- 
effect (MOSFETs) and fin-type field-effect transistors 
by using an experimentally validated three- 
dimensional quantum-corrected device simulation. 
The dominance fluctuation sources in threshold 
voltage, gate capacitance including their implication 
in timing, cutoff frequency, and SRAM’s static noise 
margin have been found. The emerging fluctuation 
source, workfunction fluctuation, shows significant 
impacts on DC characteristics; however, its impact is 
reduced in AC characteristics due to the screening 
effect of the inversion layer. Potential suppression 
techniques are proposed and discussed from both 
circuit and device approaches. The extensive study 
assesses the fluctuations on circuit performance and 
reliability, which can, in turn, be used to optimize 
nanoscale MOSFETs and circuits. 
 
關鍵字 
16 奈米場效應電晶體、鰭式場效電晶體、
高介電金屬閘技術、隨機摻雜擾動、製程變
異擾動、功函數擾動、元件 DC/AC 特性擾
動、電路動態特性擾動、靜態隨機讀取記憶
體、靜態雜訊邊值、三維度元件模擬、電路
-元件耦合模擬法、擾動壓抑技術、元件與電
路層級壓抑方法 
 
二、 前言、研究目的與文獻探討 
從延續摩爾定律觀點而言，元件尺寸的
微縮，仍是半導體製造上獲得高速、低耗功
率、以及高密度晶片最直接的有效方案。半
導體國際大廠如：INTEL、TSMC、IBM、
SAMSUNG等均已宣告進入次45/32奈米的
量產世代，然而持續微縮的技術趨勢使得積
體電路的元件可靠度乃至於設計架構均出
現重大的變革[1-6]。 
如果各物理量變數獨立之統計假設成
立，那麼本質參數擾動源，如下圖一所示，
至少可分為：一、由閘極長度暨製程線寬變
化所組成的製程變異效應(PVE; [7-9])，以
及，二、由離子佈殖與熱退火等所引起之隨
機摻雜擾動(或稱離散摻雜; RDF; [10-20])。 
 
Source      Gate      Drain
X Position (μm)
Y 
Po
si
tio
n 
(μm
)
Random doping effectGate length variation
(um)
0.25
0.5
(u
m
)
Line edge roughness
 
圖一：元件中不同的擾動源：製程變異與隨機摻雜。 
 
在32奈米及其以下的技術世代，上述這
兩類擾動源已顯得日益嚴重。新材料、新製
程、與新結構的研究提供了新技術可能的發
展方向；為了維持電晶體的特性與降低因元
件微縮所引起之擾動，高介電值閘極材料暨
金屬閘極(high-κ/metal-gate; HKMG)是微縮
元件的重要技術之一[21-31]，其可降低：費
米能階在半導體與絕緣層被固定與聲子散
射、閘極漏電流、電晶體等效氧化層厚度以
達成加強通道控制能力，製程變異以及隨機
摻雜擾動。HKMG技術雖能為奈米電晶體帶
來許多的助益，卻也引入了另一種新興的隨
機擾動來源：金屬閘極功函數擾動(WKF)。
 4
 
圖三：鰭式元件之本質參數擾動模擬示意圖。 
 
將所切出來小方塊之離散摻雜原子對應至
元件通道區域，做三維度元件模擬。由於元
件尺寸進入次20奈米大小，因此研究計畫之
執行必須考慮量子力學之侷限與傳輸現
象，對於每一個摻雜分佈之case，吾人將求
解與非平衡格林函數(NEGF)校估過的三維
度密度梯度傳輸方程式，此方法符合半導體
工程大量計算與實驗校估之需求。鰭式電晶
體之分析亦同，如圖三所示。 
雖然次45/32奈米CMOS電晶體的等效
電路已被研究，但是目前並無16奈米CMOS
元件(平面與鰭式電晶體)可用之SPICE等效
電路；因此為研究16奈米CMOS電晶體特性
擾動於電路層級影響之完整分析，含：隨機
摻雜擾動、製程變異與閘極功函數擾動，吾
人將使用電路-元件耦合求解方法來研究元
件擾動於數位、類比/高頻以及記憶體電路之
影響，圖二(j)為電路-元件耦合求解方法。可
將欲研究之類比、數位與記憶體電路與其內
坎之元件傳輸方程式耦合成為一組具有元
件傳輸方程式與電路端點方程式之矩陣，使
用元件傳輸方程式之求解結果為初始值對 
 
 
圖四：平面暨鰭式場效應電晶體之SRAM本質參數擾動模擬示意圖。 
 
 6
(a) 
(b) 
(c) 
圖六：16奈米平面n型電晶體在閘極電壓為1伏特下之
AC特性擾動。其中各別受(a)製程變異。(b)金屬閘功
函數及(c)隨機摻雜擾動以及同時考慮三者之臨界電
壓擾動資料，灰色虛線代表受到擾動的情況，而紅色
實線是預期標準特性的情況。 
 
值。然而隨著閘極電壓的再增加(閘極電壓到
達1.0伏特)，原本嚴重受到隨機掺雜擾動影
響的電容值，隨機掺雜擾動的電容值會因高
電場下，在通道形成的屏障效應 (Screen 
effect)下而降低。礙於篇幅，關於16奈米
CMOS反相器與之時序、功率消耗擾動、CS
放大器高頻截止頻率特性擾動的研究，可參
閱相關的研究成果[3-6]。以下將進一步分析
並比較本質參數擾動在16奈米SRAM電路特
性擾動與不同層級擾動抑制之成果。 
首先圖九顯示，65奈米平面靜態隨機讀
取記憶體的靜態轉移特性曲線及其擾動
圖。其中預期靜態雜訊邊界為138毫伏特。
灰虛線表受到擾動的情況，而紅實線是標準
特性。由前面分析本質參數擾動源在元件之 
(a) 
(b) 
(c) 
圖七：16奈米鰭式n型電晶體在閘極電壓為1伏特下之
AC特性擾動。其中各別受(a)製程變異。(b)金屬閘功
函數及(c)隨機摻雜擾動以及同時考慮三者之臨界電
壓擾動資料。灰色虛線代表受到擾動的情況，而紅色
實線是預期特性的情況。 
 
臨界電壓上造成的擾動結果，已知隨機摻雜
造成的擾動最大，因此，靜態隨機讀取記憶
體(SRAM) 的靜態雜訊邊界(SNM)受隨機掺
雜擾動之擾動值最大；如圖九中的表格所
示，標準化之靜態雜訊邊界擾動受隨機掺
雜、金屬閘功函數及製程變異擾動的程度分
別為4.3%、2.4%及3%。圖十顯示靜態雜訊
邊界隨元件通道長度變化之roll-off特性，以
及不同通道長度下受隨機掺雜、金屬閘功函
數及製程變異擾動的靜態雜訊邊界之擾動
程度。就影響最大的擾動源：隨機掺雜擾動
來說，6T-SRAM的靜態雜訊邊界從65奈米微
縮到16奈米時，會從138毫伏特劇烈下降到 
 8
 
圖十：平面靜態隨機讀取記憶體之靜態雜訊邊界及其
受製程變異、金屬閘功函數擾動及隨機摻雜擾動之擾
動值為閘極通道長度之函數圖。 
 
的方法，能增大靜態雜訊邊值及降低擾動，
但是高臨界電壓除會降低寫入雜訊邊界，也
會降低操作速度。對於高速度數位電路之設
計會造成應用上之限制。 
因此，我們進一步使用3D電晶體來壓抑
擾動，其就是考量到使用相同的電路布局面
積(layout area)，我們可以用16奈米絕緣層上
覆矽的鰭式電晶體(預期塊材鰭式電晶體亦
會有相同之效果)代替傳統平面電晶體，其模
擬方法如圖三與四(l)-(o)所示。由先前在元件
上的模擬結果可知，16奈米絕緣層上覆矽的
鰭式電晶體對本質擾動造成的元件擾動比
較小，因為通道的三個面都受閘極的控制。
所以，在SRAM中的靜態雜訊邊界值及其受
隨機掺雜、金屬閘功函數及製程變異擾動之
擾動程度分別為125毫伏特及5.3%、2.3%及
1.2%。已知靜態雜訊邊界值和元件互導係數
(transconductance)有關係，如下所示： 
 
nmosm
ax
pmosm
nx
g
I
g
I
,,
1SNM −−∝ ，      (2) 
 
其中Inx為驅動電晶體的飽和集極電流，Inx為
存取電晶體的飽和集極電流。換句話說，靜
態雜訊邊界值正比於互導係數，根據此公
式，可解釋為何有比較大互導係數之16奈米
絕緣層上覆矽的鰭式電晶體會有比較大的
靜態雜訊邊界值。最後，我們將上述分別從
元件和電路不同層級來壓抑本質參數擾動
對於SRAM電路的分析結果整理比較如圖十
五所示。 
從元件的角度來說，在不增加晶片面積
使用前提下，使用絕緣層上覆矽之鰭式場效
電晶體，其靜態雜訊邊界值可以增大到125  
 
圖十一：65、32及16奈米6T-SRAM之標準化SNM受
本質參數擾動之擾動值。 
 
(a) 
(b) 
圖十二：(a) 8-SRAM的轉移曲線圖。灰虛線表受到
RDF的擾動，紅實線是標準特性。 (b)8顆及 6顆
SRAM，分別在電晶體尺寸比例(CR)=1和2時之標準
化SNM及其受本質參數擾動之情形。 
 
 
圖十三：6T-SRAM(臨界電壓為350毫伏特)的轉移特
性曲線。灰虛線表受到RDF擾動的程度，紅實線是標
準特性。標準化之SNM受隨機掺雜、製程變異及金屬
閘功函數擾動的程度分列插表中。 
 10
參考文獻 
[1] S. Borkar, “Designing reliable systems from unreliable 
components: the challenges of transistor variability and 
degradation,” IEEE Micro, vol. 25, no. 6, pp. 10-16, 
Nov.-Dec. 2005. 
[2] K. J. Kuhn, M. D. Giles, D. Becher, P. Kolar, A. Kornfeld, R. 
Kotlyar, S. T. Ma, A. Maheshwari, and S. Mudanai, “Process 
Technology Variation,” IEEE Trans. Electron Devices, vol. 
58, no. 8, pp. 2197-2208, Aug. 2011.  
[3] H.-W. Cheng, F.-H. Li, M.-H. Han, C.-Y. Yiu, C.-H. Yu, K.-F. 
Lee, and Y. Li, “3D Device Simulation of Work-Function and 
Interface Trap Fluctuations on High-k/Metal Gate Devices,” 
in: 2010 IEEE International Electron Devices Meeting 
Technical Digest (IEEE IEDM 2010), California, USA, Dec. 
6-8, 2010, p. 15-6.  
[4] Y. Li, C.-H. Hwang, and M.-H. Han, “Simulation of 
Characteristic Variation in 16-nm-Gate FinFET Devices Due 
to Intrinsic Parameter Fluctuations,” Nanotechnology, Vol. 
21, No. 5, 095203 (7 pages), March 2010.  
[5] Y. Li, C.-H. Hwang, T.-Y. Li, and M.-H. Han, “Process 
Variation Effect, Metal-Gate Workfunction and Random 
Dopant Fluctuations in Emerging CMOS Technologies,” 
IEEE Trans. Elec. Dev., Vol. 57, No. 2, pp. 437-447, Feb. 
2010.  
[6] Y. Li, H.-W. Cheng, and M.-H. Han, “Statistical Simulation 
of Static Noise Margin Variability in Static Random Access 
Memory” IEEE Trans. Semiconductor Manufacturing, Vol. 
23, No. 4, pp. 509-516, Nov. 2010. 
[7] S. Xiong and J. Bokor, “Sensitivity of Double-Gate and 
FinFET Devices to Process Variations” IEEE Trans. Elec. 
Dev., vol. 50, no. 11, pp. 2255-2261, 2003. 
[8] V. K. De, X. Tang and J. D. Meindl, “Scaling limits of Si 
MOSFET technology imposed by random parameter 
fluctuations” in Proc. DRC, pp. 114-115, 1996. 
[9] X. Tang, V. K. De and J. D. Meindl, “Intrinsic MOSFET 
Parameter Fluctuations Due to Random Dopant Placement”  
IEEE Trans Very Large Scale Integration (VLSI) Systems, vol. 
5, no. 4, pp. 369-376, 1996.  
[10] P. Andrei and I. Mayergoyza, “Analysis of fluctuations in 
semiconductor devices through self-consistent 
Poisson-Schrödinger computations” Journal of Applied 
Physics, vol. 96, no. 4, pp. 2071-2079, 2004.  
[11] S. Donati, F. Bonani, M. Pirola, and G. Ghione, 
“Sensitivity-Based Optimization and Statistical Analysis of 
Microwave Semiconductor Devices through 
Multidimensional Physical Simulation” International 
Journal of Microwave and Millimeter-Wave Computer-Aided 
Engineering, vol. 7, no. 1, pp. 129-143, 1997. 
[12] A. Asenov, A. R. Brown, J. H. Davies, S. Kaya, and G. 
Slavcheva,  “Simulation of Intrinsic Parameter 
decananometer and nanometer Scale MOSFETs” IEEE Trans. 
Elec. Dev., vol. 50, no. 9, pp. 1837-1852, 2003. 
[13] P. A. Stolk and D. B. M. Klaasen, “The Effect of Statistical 
Dopant Fluctuation on MOS Device Performance” in IEDM 
Tech. Dig, pp. 627-630, 1996. 
[14] G. Roy, A. R. Brown, F. Adamu-Lema, S. Roy, and A. 
Asenov, “Simulation Study of Individual and Combined 
Sources of Intrinsic Parameter Fluctuations in Conventional 
Nano-MOSFETs,” IEEE Trans. Electron Devices, vol. 53, pp. 
3063, 2006.  
[15] Y. Li, S.-M. Yu, J.-R. Hwang, and F.-L. Yang, “Discrete 
Dopant Fluctuations in 20-nm/15nm-Gate Planar CMOS,” 
IEEE Trans. Electron Devices, Vol. 55, No. 6, pp. 1449-1455, 
June 2008. 
[16] Y. Li and S.-M. Yu, “Comparison of Random 
Dopant-Induced Threshold Voltage Fluctuations in Nanoscale 
Single-, Double-, and Surrounding-Gate Field Effect 
Transistors,” Jpn. J. Applied Physics, Vol. 45, No. 9A, Sept. 
2006, pp. 6860-6865. 
[17] Y. Li and K.-F. Lee, C.-Y. Yiu, Y.-Y. Chiu, and R.-W. Chang, 
“Dual Material Gate Approach to Suppression of 
Random-Dopant-Induced Characteristic Fluctuation in 16 nm 
MOSFET Devices,” Jpn. J. Applied Physics, Vol. 50, No. 4, 
04DC07 (7pp), April 2011.  
[18] Y. Li, H.-W. Cheng, and M.-H. Han, “Quantum 
Hydrodynamic Simulation of Discrete-Dopant Fluctuated 
Physical Quantities in Nanoscale FinFET,” Comput. Phys. 
Commun., Vol. 182, No. 1, pp. 96-98, Jan. 2011. 
[19] Y. Li, C.-H. Hwang and T.-Y. Li, “Random-Dopant-Induced 
Device Variability in Nano-CMOS and Digital Circuits,” 
IEEE Trans. Electron Devices, Vol. 56, No. 8, pp. 1588-1597, 
Aug. 2009. 
[20] Y. Li, C.-H. Hwang, and T.-Y. Li, “Discrete-Dopant-Induced 
Timing Fluctuation and Suppression in Nanoscale CMOS 
Circuit,” IEEE Trans. Circuits and Systems Part II: Express 
Briefs, Vol. 56, No. 5, pp. 379-383, May 2009. 
[21] H.-W. Cheng and Y. Li, “Random Work Functions Induced 
DC and Dynamic Characteristic Fluctuations in 16-nm 
High-κ/Metal Gate CMOS Device and Digital Circuit,” in: 
Proc. 2011 IEEE the 3rd Asia Symposium on Quality 
Electronic Design (IEEE ASQED 2011), Kuala Lumpur, 
Malaysia, July 19-20, 2011, pp. 203-206. 
[22] H.-W. Cheng, Y.-Y. Chiu and Y. Li, “3D Simulation of 
Electrical Characteristic Fluctuation Induced by Interface 
Traps at Si/high-κ Oxide Interface and Random Dopants in 
16-nm-Gate CMOS Devices,” in” Proc. 2011 IEEE Device 
Research Conference (IEEE DRC 2011), Santa Barbara, CA, 
USA, June 20-22, 2011, pp.103-104.  
[23] Y. Li and H.-W. Cheng, “Nanosized-Metal-Grain-Induced 
Characteristic Fluctuation in 16-nm-Gate Complementary 
Metal-Oxide-Semiconductor Devices and Digital Circuits,” 
Jpn. J. Appl. Phys., Vol. 50, No. 4, 04DC22, April 2011. 
[24] Y. Li, H.-W. Cheng, C.-Y. Yiu, and H.-W. Su, “Nanosized 
Metal Grains Induced Electrical Characteristic Fluctuation in 
16-nm-Gate High-κ / Metal Gate Bulk FinFET Devices,” 
Microelec. Eng., Vol. 88, No. 7, pp. 1240-1242, July 2011.  
[25] Y. Li, H.-W. Cheng, Y.-Y. Chiu, “Interface Traps and 
Random Dopants Induced Characteristic Fluctuations in 
Emerging MOSFETs,” Microelec. Eng., Vol. 88, No. 7, July 
2011, pp. 1269-1271.    
[26] H.-W. Cheng, Y.-Y. Chiu, and Y. Li, “Electrical Characteristic 
Fluctuation of 16 nm MOSFETs Induced by Random 
Dopants and Interface Traps,” in: Proc. 2011 IEEE 
International Conference on IC Design & Technology (IEEE 
ICICDT 2011), Kaohsiung, Taiwan, May 2-4, 2011, 4 pages. 
[27] J. Huang, D. Heh, P. Sivasubramani, P.D. Kirsch, G. Bersuker, 
D.C. Gilmer, M.A. Quevedo-Lopez, M.M. Hussain, P. Majhi, 
P. Lysaght, H. Park, N. Goel, C. Young, C.S. Park, C. Park, 
M. Cruz, V. Diaz, P.Y. Hung, J. Price, H.-H. Tseng and R. 
Jammy, Gate First High-k/Metal Gate Stacks with Zero SiOx 
Interface Achieving EOT=0.59nm for 16nm Application, in 
VLSI Symp. Tech. Dig. (2009) 34-35. 
[28] K. Ohmori, T. Matsuki, D. Ishikawa, T. Morooka, T. 
Aminaka, Y. Sugita, T. Chikyow, K. Shiraishi, Y. Nara, and K. 
Yamada, ” Impact of additional factors in threshold voltage 
variability of metal/high-k gate stacks and its reduction by 
controlling crystalline structure and grain size in the metal 
gates,” in Int. Electron Devices Meeting Tech. Dig., pp. 1-4, 
Dec. 2008.  
[29] H. Dadgour, De Vivek, K. Banerjee, “Statistical modeling of 
metal-gate Work-Function Variability in emerging device 
technologies and implications for circuit design,” in Proc. of 
Int. Conf. on Computer-Aided Design (ICCAD), 2008, pp. 
270-277. 
[30] X. Zhang, J. Li, M. Grubbs, M. Deal, B. Magyari-Köpe, B. 
M. Clemens, and Y. Nishi1, “Physical Model of the Impact of 
Metal Grain Work Function Variability on Emerging Dual 
Metal Gate MOSFETs and its Implication for SRAM 
Reliability” in IEDM Tech. Dig, pp. 57-60, 2009. 
[31] J. L. He, Y. Setsuhara, I. Shimizu, and S. Miyake, Structure 
refinement and hardness enhancement of titanium nitride 
films by addition of copper, Surf. Coat. Technol. 137 (2001) 
38-42. 
 
 2
的延伸工作；旨在研究生醫感測器之模型與模擬，吸引許多相關領域同仁之注意與
討論。晚上大會於 Lucca 舉行大會晚宴，與會之 2、3 百人充分討論、溝通。筆者與
奧地利維也納工業大學以及美國海軍實驗室研究員進行深度討論，以及建構未來可
能合作之學術議題。 
29/10 在 MOS 場次，口頭發表論文，題目：“Random Work Function Variation 
Induced Threshold Voltage Fluctuation in 16-nm Bulk FinFET Devices with 
High-k-Metal-Gate Material,” 由於 HKMG 的技術是電晶體微縮的重要技術之一，此
研究工作受到熱烈討論，文中提到的臨界電壓受金屬閘擾動之解析模式被認為是解
釋金屬功函數擾動的重要依據，發表後，IBM 研究中心、史丹福大學、中國清華大
學、之與會人員皆進行進一步之技術討論與專業交流。雙方獲益斐淺。29 日繼續參
加會議??奈米碳管與計算理論之場次。大會於傍晚六點舉行閉幕。30/10 中午筆者
由比薩飛德國慕尼黑，轉香港於 31/10 傍晚七點抵台灣桃園國際機場。 
 
二、與會心得 
IEEE 國際計算電子研討會是一個十分專門之 IEEE 專業會議，今年在義大利比薩
舉行，大會很用心規劃會議議程之場次，各場次主持人十分盡責，導引會議進行，
今年被接受發表之論文品質很高，每一篇文
章接受到充分之討論。筆者發表之文章，吸
引許多國際專家重視，並於會後來索取發表
之相關研究成果。創新來自於基礎科學的投
入與向下扎根，筆者多年堅持開發半導體元
件模擬程式與前瞻之應用研究，對於後摩爾
斯定律之時代，代工技術遭受越來越大之挑
戰，時乃此計算電子領域扮演關鍵角色之
時，當應更加努力。右圖為筆者於大會會場
之照片。 
 
三、考察參觀活動(無是項活動者略) 
四、建議： 多鼓勵基礎科學之國際學術活動與補助。亦可爭取此會議來我國舉辦。 
五、攜回資料名稱及內容： 大會論文集。 
六、其他： 無 
論文 2接受證明文件 
> ----- Original Message -----  
> From: "IWCE 2010" <iwce@mercurio.iet.unipi.it> 
> To: <hwcheng@mail.ymlab.org> 
> Cc: <iwce@mercurio.iet.unipi.it> 
> Sent: Saturday, July 31, 2010 11:50 PM 
> Subject: [?? Probable Spam] IWCE 2010: Notification of abstract acceptance 
>  
>  
>> Dear Ms. Cheng: 
>> 
>> This is to confirm that your abstract "Simulation of Raman Enhancement in 
>> SERS-Active Substrates with Au Layer Considering Different Geometry of 
>> Nanoparticles" has been accepted for poster presentation at IWCE 2010. 
>> 
>> A manuscript upload page will be available in a few weeks on the  
>> conference 
>> web site (http://paine.iet.unipi.it/iwce2010). Details for preparation of  
>> the 
>> manuscript, which will have a length of 4 pages, will be provided on the 
>> upload page. The workshop proceedings will be published in IEEE Explore. 
>> 
>> The exact deadline for manuscript submission will be communicated as soon  
>> as 
>> we have defined the final agreements with IEEE: it is expected to be  
>> sometime 
>> in the second half of September. 
>> 
>> If you need any further information, please contact us at 
>> iwce@mercurio.iet.unipi.it 
>> 
>> We look forward to seeing you at the Workshop 
>> 
>>     Best Regards, 
>>     The IWCE 2010 Organizing Committee 
>>  
> 
  
17
10
7
22
Gsize (nm)
<110> <112>MoN
<111> <200>
<220> <311>WN
<100> <200> <220>TaN
<200> <111>TiN
Orientation
Average Grain Size (nm)
5 10 15 20
W
K
F-
In
du
ce
d
 σ
V t
h (
m
V)
0
20
40
60
80
100
120
Gsize > AW
K
F-
In
du
ce
d
 σ
V t
h (
m
V)
W
K
F 
in
du
ce
d 
σ
V t
h (
m
V
)
0
50
100
150
200
250
300
350
TiN TaN WN MoN
98 120
157
295NMOS PMOS
W
K
F 
in
du
ce
d
 σ
V
th
 (m
V)
0
20
40
60
80
TiN
TaN
WN
MoN
(65 nm)2 (45 nm)2 (16 nm)2(32 nm)2
Grain Size = 4 nm
Gate Area
W
K
F 
in
du
ce
d
 σ
V
th
 (m
V)
 
Figure 2. (a) The average grain size for various metals. (b) The WKF-induced σVth for the studied materials, where the TiN and WN are with the smallest WKF. 
(c) The WKF-induced σVth with respect to various device gate areas. (d) The σVth of TiN gate device as a function of grain size, where the gate area is (16 nm)2
So
ur
ce
D
rain16 nm
32 nm
16 nm
Lg
Gate (G)
Gate (G)
<200>
<111>
Silicon Substrate
Tsi
tox
WKF
1.2EOT
1x1020S/D
1x1016Well
Unit (nm)Metal Gate: TiN
1x1016Channel 
16Gate Length (Lg)
16Fin Width (Wfin)
32Fin Height (Hfin)
(b)
 
Figure 3. The TiN device structure including device setting details with 
variations from Lg, Tsi, tox, and WKF. 
The fin aspect ratio (AR) of device is defined as the ratio of 
fin height and silicon thickness (AR = Hfin / Tsi), where the 
device parameters are listed in Table of Fig. 3. As shown in 
Fig. 4, we present the Pelgrom plots of WKF-induced σVth for 
the FinFET with different Gsize. For device with a large number 
of grains on the gate, the WK distribution is like a Gaussian 
distribution, as shown in Fig. 5(a). However, as the device size 
scales, the WK distribution will depend on the material 
property itself. For example, in this critical case, device only 
has one grain the gate area, the probability of device with 4.4 
and 4.6 eV WK are about 40%, 60%, which is similar to the 
material property in this table. The work-function of each 
partitioned sub-area is then randomized totally according to the 
(WLg)
-0.5 (nm-1)
0.00 0.02 0.04 0.06 0.08 0.10 0.12
σ
V
th
 (m
V
)
0
10
20
30
40
50
60
70
Gsize = 22 nm
Gsize = 13 nm
Gsize = 4 nm
[10]
VT
th
g
AV
WL
σ =
 
Figure 4. Pelgrom plots for FinFETs with various device dimensions. The 
grain size changes from 22 nm to 4 nm. The lower triangular symbol is the 
experimental result [11] 
properties of metal [6-7, 9-10], as shown in Fig. 2(a). For the 
TiN, the four plots in Fig. 5 show the WK distribution for a 
device with 250, 9, 4, and 1 grain, respectively, on the device 
gate area. The simulated Vth roll-off for Vth variation with 
respect to Lg, Tsi, tox, is shown in Fig. 5(b), whose variations 
are assumed to be Gaussian distributions with 3σ = 12%, 12%, 
4% of the nominal value, respectively. The σVth of the studied 
16-nm undoped FinFETs (G
size = 22 nm), as shown in Fig. 5(c), 
indicates the WKF dominants σVth. 
III. RESULTS AND DISCUSSION 
The results of Fig. 4 show σVth and Gsize is linear as the size 
of grain is smaller than 16 nm; and then saturated increases as 
the dimension of transistor scales. The inset equation 
AR
0 2 4 6 8 10
C
VT
(A
R
)
1.0
1.5
2.0
2.5
3.0
3.5
4.0
4.5
AR
2 4 6 8 10
D
V
T
4.0
4.5
5.0
5.5
6.0
6.5
7.0
7.5
 
(a)                                 (b) 
Figure 8. Plots of (a) CVT and (B) DVT as a function of AR, in which the 
geometry dependence of CVT is removed 
The AR-dependent coefficient, 121/ +⋅ AR , is then 
obtained as follows: 
   
( ) ( )2 12
VT VT VT
th
g si gfin si g
A A AV
WL AR T LH T L
σ = = =
⋅ + ⋅
⋅ + ⋅
  (1) 
As shown in Fig. 7(b), we compare the simulation result with 
Eq. (1) for the case of Gsize = 22 nm. The dotted line is from the 
analytical formula which matches the Monte Carlo simulations 
(open circles). The results are also validated for various Gsize to 
ensure the accuracy. Plot of CVT versus AR is shown in Fig. 
8(a). In order to remove the geometry dependent factors in CVT 
and due to the observed linear dependence of σVth and Gsize, 
the expression of σVth is further written as follows: 
( )2 1
VT size
th VT size
D GV C G
AR
σ
⋅
= ⋅ =
⋅ +
                     (2) 
where 
gSiVTVT LT/BD =   and BVT is a Gsize which is device 
dimension independent coefficient. And, the extracted DVT as a 
function of AR is shown in Fig. 8(b). Notably, DVT is 
insensitive to AR, which indicates the removal of geometry 
dependent factors in CVT. The complete analytical expression 
of WKF-induced σVth for the studied 16-nm TiN metal-gate 
FinFET is: 
( )2 1
VT size
th
si g
B GV
AR T L
σ
⋅
=
⋅ + ⋅
                        (3) 
From Eq. (3), the most significant parameter, Gsize, to suppress 
the WKF-induced σVth is observed. For example, to suppress 
WKF-induced σVth by a factor of two, the value of AR should 
be increased by a factor of six. However, the reduction of Gsize 
by two times can achieve a very similar result. The reduction of 
Gsize replies on the process control of thermal budget and 
growth mechanism of metal. It has recently been reported that 
the reduction of Gsize can be achieved by addition of copper [6] 
and carbon [8] in TiN. Notably, the analytical expression is 
valid as the minimal dimension of the fin larger than the 
average grain size (min{Lg, Hfin, Tsi} > Gsize). 
IV. CONCLUTIONS 
In summary, the Monte Carlo simulation has been 
performed to characterize the WKF-induced threshold voltage 
fluctuation in 16-nm-gate FinFETs with TiN/HfSiON gate 
stack. Without considering the effect of interface traps in the 
gate dielectric, an analytical formula for the WKF-
induced σVth has been examined and discussed. Similarly, the 
analytical expression of σVth could be extended for other high-
κ / metal-gate stacks. We are currently studying the work-
function and interface traps fluctuations. 
ACKNOWLEDGMENT 
This work was supported in part by National Science 
Council (NSC), Taiwan under Contracts No. NSC-97-2221-E-
009-154-MY2 and No. NSC-99-2221-E-009-175. 
REFERENCES 
[1] X. Wang, J. Peterson, P. Majhi, M. I. Gardner, and D.-L. Kwong, 
“Impacts of gate electrode materials on threshold voltage (Vth) instability 
in nMOS HfO2 gate stacks under DC and AC stressing,” IEEE Electron 
Device Lett., vol. 26, no. 8, 2005, pp. 553-556. 
[2] Y. Li and C. H. Hwang, “Effect of fin angle on electrical characteristics 
of nanoscale round-top-gate bulk FinFETs,” IEEE Trans. Electron 
Devices, vol. 54, no. 12, 2007, pp. 3426-3429.  
[3] Y. Li and C. H. Hwang, “Discrete-Dopant-Induced Characteristic 
Fluctuations in 16nm Multiple-Gate Silicon-On-Insulator Devices,” J. 
Appl. Phys., vol. 102, no. 8, 2007, 084509.  
[4] C. Gustin, A. Mercha, J. Loo, V. Subramanian, B. Parvais, M. Dehan, 
and S. Decoutere, “Stochastic matching properties of FinFETs,” IEEE 
Trans. Electron Devices, vol. 27, no. 19, 2006, pp. 846-848. 
[5] S.-I. O'uchi, T. Matsukawa, T. Nakagawa, K. Endo, Y. Liu, T. 
Sekigawa, J. Tsukada, Y. Ishikawa, H. Yamauchi, K. Ishii, E. Suzuki, H. 
Koike, K. Sakamoto, and M. Masahara, “Metal-gate FinFET variation 
analysis by measurement and compact model,” IEEE Electron Device 
Lett., vol. 30, no. 5, 2009, pp. 556-558. 
[6] J. L. He, Y. Setsuhara, I. Shimizu, and S. Miyake, “Structure refinement 
and hardness enhancement of titanium nitride films by addition of 
copper,” Surface and Coatings Technology, vol. 137, no. 1, 2001, pp. 
38-42.  
[7] M. M. Hussain, M. A. Quevedo-Lopez, H. N. Alshareef, H. C. Wen, D. 
Larison, B. Gnade, and M. El-Bouanani, “Thermal annealing effects on 
a representative high-κ/metal film stack” Semiconductor Science and 
Technology, vol. 21, 2006, pp. 1437-1440. 
[8] K. Ohmori, T. Matsuki, D. Ishikawa, T. Morooka, T. Aminaka, Y. 
Sugita, T. Chikyow, K. Shiraishi, Y. Nara, and K. Yamada, “Impact of 
additional factors in threshold voltage variability of metal/high-κ gate 
stacks and its reduction by controlling crystalline structure and grain size 
in the metal gates,” in IEDM Tech. Dig., 2008, pp. 1-4.  
[9] H. Dadgour, K. Endo, V. De, and K. Banerjee,” Modeling and analysis 
of grain-orientation effects in emerging metal-gate devices and 
implications for SRAM reliability,” in IEDM Tech. Dig., 2008, pp. 705-
708.  
[10] Y. Li, C.-H. Hwang, T.-Y. Li, and M.-H. Han, “Process Variation 
Effect, Metal-Gate Workfunction and Random Dopant Fluctuations in 
Emerging CMOS Technologies,” IEEE Trans. Electron Devices, vol. 57, 
no. 2, 2010, pp. 437-447. 
[11] T. Matsukawa, S. O'uchi, K. Endo, Y. Ishikawa, H. Yamauchi, Y. X. 
Liu, J. Tsukada, K. Sakamoto and M. Masahara, “Comprehensive 
analysis of variability sources of FinFET characteristics,” in VLSI 
Technol. Tech. Symp. Dig., 2009, pp. 118-119. 
[12] K. Endo, S.-i. O’uchi, .Y. Ishikawa, Y. Liu, T. Matsukawa, K. 
Sakamoto, J. Tsukada, H. Yamauchi, and M. Masahara, “Variability 
Analysis of TiN Metal-Gate FinFETs,” IEEE Electron Device Lett., vol. 
31, no. 6, 2010, pp. 546-548. 
 
Figure. 2 (a) The AFM image of titanium thin films treated under 
hydrothermal condition for 12 hours treatment duration. (b) The plot of  
simulated substrate which is part of real substrate, where the matrix of 
nanoparticles is 3 x 5 due to periodical property of the simulated structure. 
p<100>). Then, 100-nm-thick titanium films are deposited on 
the pre-cleaned silicon wafers using reactive DC magnetron 
sputtering system. The as-deposited sample is cleaved into 0.5 
cm x 1 cm squares and rinsed with ethanol, and de-ionized 
water. Subsequently, the sample is put into a 23 mL Teflon-
lined stainless steel autoclave filled with 20 mL distilled water, 
which is sealed, and heated at 200oC for 2, 4, 6, 8, 10, and 12 
hours, respectively. Then the treated sample is cooled to room 
temperature naturally, washed with distilled water for several 
times, and dried with a stream of cylinder air. For example, the 
image of Fig. 2(a) shows the AFM images represent titanium 
thin films treated under hydrothermal conditions for 12 hours 
treatment duration. 
The image of Fig. 2(b) shows the plane view of the gold-
coated nanoparticular structure, where the matrix of 
nanoparticles is 3 x 5 due to periodical property of the 
simulated structure. Numerical simulation using a 3D FDTD 
method is conducted to investigate the local field enhancement 
of substrate [13-15]. The Maxwell’s curl equations in linear, 
isotropic, nondispersive, lossy materials are  
,E
t
B KKK
×∇−=
∂
∂
                                   (1) 
,1 BJ
t
E KKKK
×∇+−=
∂
∂
μεε                               (2) 
,0=⋅∇ B
K
                                        (3) 
 
Figure 3. The simulation procedure of solving the Maxwell’s equations.  
,
ε
ρ
=⋅∇ E
KK
                                       (4) 
where E
K
 and B
K
 are the vectors of electric and magnetic  fields, 
respectively, ϵ and μ are permeability and permittivity and JK  
and ρ are the current density vector and charge density. For a 
globally defined curvilinear space, Maxwell’s equations are 
easily implemented in their differential form, where Faraday’s 
law is Eq. (1) and Ampere’s law is Eq. (2). 
The FDTD method solves Maxwell’s equations by first 
discretizing all equations via central differences in time and 
space. Then, based upon a 3D Yee’s mesh and components of 
the electric and magnetic fields at points, the discretized 
spacing in the x, y, and z directions adopted in our simulation 
are |x| = 0.01 um, |y| = 0.01 um and |z| = 0.01 um, where the 
time step Δt is 0.0004 and the time duration T is 3 in units of 
femtoseconds. The discretized equations are iteratively solved 
in a leapfrog manner, alternating between computing the E and 
H fields at subsequent Δt/2 intervals, as shown in Fig. 3. 
Notably, we employ the perfectly matched layer as the 
simulation domain boundaries in which both electric and 
magnetic conductivities are introduced in such a way that wave 
impedance remains constant, absorbing the energy without 
inducing reflections.  
III. RESULTS AND DISCUSSION 
In order to have less light absorption, the larger scattering 
of substrate is better to achieve larger field enhancement. For 
chemical sensing, the hydrothermally roughened substrates are 
treated with aqueous solutions of 10-4 M R6G. The The 
chemical structure of R6G is shown in Fig. 4(a). Fig. 4(b) 
shows that the characteristic Raman vibrational modes of R6G 
immobilized on the substrate with or without hydrothermal 
treatment.  The substrate  with  hydrothermal  treatment shows  
Figure. 8. Top views of electric field distribution with the cubic shape of (a) 
Au nanoparticle, (b) Au nanocage, (c)and  Au/Ag alloy, respectively. 
 
Figure. 9. Top views of electric field distribution with the pyramidical shape 
of (a) Au nanoparticle, (b) Au nanocage, and (c) Au/Ag alloy, respectively. 
increased, as shown in Fig. 7(a). Considering the nanocage 
structure, the enhancement of whole plane is increased, 
compared with nanopartilce structure, due to empty inside, as 
shown in Fig. 7(b). With silver inside, the enhancement can be 
much improved by different materials, as shown in Fig. 7(c). 
For cubic shape, the distributions of nanoparticle and nanocage 
are quite similar, as shown in Figs. 8(a) and 8(c). It is 
obviously that the larger enhancement can be obtained by 
nanocage due to tips on the corners, as shown in Fig. 8(b).  For 
the pyramidical shape, the electric field can not be improved by 
synthesized structures so that the distributions are quite similar, 
as shown in Fig. 9. 
IV. CONCLUTIONS 
In conclusion, we have successfully prepared SERS-active 
substrates with low background for the detection of both 
Rhodamine 6G. The enhancement could be controlled by 
tuning the surface roughness of the substrates through varying 
treatment duration. Through FDTD simulation, the field 
enhancement of spherical and cubic shape nanoparticles can be 
enhanced by using Au/Ag alloy and naocage samples, where 
the different shape of nanoparticles also can be fabricated by 
other synthesis method for local field enhancement in diverse 
nanosensor applications. 
ACKNOWLEDGMENT 
This work was supported in part by National Science 
Council (NSC), Taiwan under Contracts No. NSC-97-2221-E-
009-154-MY2 and No. NSC-99-2221-E-009-175. 
REFERENCES 
[1] R. P. Van Duyne, J. C. Hulteen, D. A. Treichel, “Atomic force 
microscopy and surface-enhanced raman spectroscopy,” J. Chem. Phys., 
vol. 99 , pp. 2101-2115, 1993. 
[2] J. C. Hulteen, R. P. Van Duyne, “Nanosphere lithography: A materials 
general fabrication process for periodic particle array surfaces,” J. Vac. 
Sci. Technol. A13, pp. 1553-1558, 1995. 
[3] F. Adrian, “Surface enhanced Raman scattering by surface plasmon 
enhancement of electromagnetic fields near spheroidal particles on a 
roughened metal surface,” Chem. Phys. Lett., vol. 78, pp. 45-49, 1981.  
[4] M. Moskovits, ” Surface-enhanced spectroscopy,” Rev. Mod. Phys. 57, 
pp. 783-826, 1985. 
[5] P. L. Stiles, J. A. Dieringer, N. C. Shah, and R. P. Van Duyne, “Surface-
Enhanced Raman spectroscopy,” Annu. Rev. Analyt. Chem., vol. 1, pp. 
601-626, 2008. 
[6] R. M. Jarvis and R. Goodacre, “Characterization and identification of 
bacteria using SERS,” Chem. Soc. Rev. 37, pp. 931-936, 2008.  
[7] Y. S. Huh, A. J. Chung and D. Erickson, “Enhanced Raman 
spectroscopy and its application to molecular and cellular analysis,” 
Microfluid. Nanofluid., vol. 6, pp. 285-297, 2009.  
[8] K. L. Kelly, E. Coronado, L. L. Zhao and G. C. Schatz, “The optical 
properties of metal nanoparticles: the influence of size, shape, and 
dielectric environment,” J. Phys. Chem. B, vol. 107, pp. 668-677, 2003. 
[9] P. F. Liao, J. G. Bergman, D. S. Chemla, A.Wokaun, J. Melngailis, A. 
M. Hawryluk, and N. P. Economou, “Surface-enhanced Raman 
scattering from microlithographic silver particle surfaces,” Chem. Phys. 
Lett., vol. 82, pp. 355-359, 1981. 
[10] N. Felidj, J. Aubard, G. Levi, J. R. Krenn, A. Hohenau, G. Schider, A. 
Leitner, and F. R. Aussenegg, “Optimized surface-enhanced Raman 
scattering on gold nanoparticle arrays,” Appl. Phys. Lett., vol. 82, pp. 
3095-3097, 2003. 
[11] J. A. Dieringer, A. D. McFarland, N. C. Shah, D. A. Stuart, A. V. 
Whitney, C. R. Yonzon, M. A. Young, X. Zhang, and R. P. Van Duyne, 
“Surface enhanced Raman spectroscopy: new materials, concepts, 
characterization tools, and applications,” Faraday Discuss., vol. 132, pp. 
9-26, 2006. 
[12] S. B. Chaney, S. Shanmukh, R. A. Dluhy, and Y. -P. Zhao, Appl. Phys. 
Lett., “Aligned silver nanorod arrays produce high sensitivity surface-
enhanced Raman spectroscopy substrates,” vol. 87, 031908, 2005. 
[13] Y. Li and H.-W. Cheng, “Optimal configuration of hydrogen-
embrittlement-fabricated nanogaps for surface-conduction electron-
emitter display,” IEEE Trans. Nanotech. vol. 8, pp. 671-677, 2009. 
[14] A. Taflove and S.C. Hagness, Computational Electrodynamics: The 
Finite-Difference Time-Domain Method, 2nd ed., Artech House, 
Boston, MA, 2000. 
[15] Y. Li, H.-W. Cheng, “Numerical simulation of field emission efficiency 
of anodic aluminum oxide carbon nanotube field emitter in the triode 
structure,” Comp. Phys. Commun.. vol. 179, pp. 107-111. 2008. 
[16] R. Li Voti, G. L. Leahu, S. Gaetani, C. Sibilia, V. Violante, E. Castagna, 
and M. Bertolotti., “Light scattering from a rough metal surface: theory 
and experiment,” J. Opt. Soc. Am. B, vol. 26, pp. 1585-1593, 2009. 
99 年度專題研究計畫研究成果彙整表 
計畫主持人：李義明 計畫編號：99-2221-E-009-175- 
計畫名稱：16 奈米平面與鰭式場效應電晶體本質參數擾動之研究(I) 
量化 
成果項目 實際已達成
數（被接受
或已發表）
預期總達成
數(含實際已
達成數) 
本計畫實
際貢獻百
分比 
單位 
備 註 （ 質 化 說
明：如數個計畫
共同成果、成果
列 為 該 期 刊 之
封 面 故 事 ...
等） 
期刊論文 0 0 100%  
研究報告/技術報告 0 0 100%  
研討會論文 1 1 100% 
篇 
 
論文著作 
專書 0 0 100%   
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 2 2 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國內 
參與計畫人力 
（本國籍） 
專任助理 0 0 100% 
人次 
 
期刊論文 7 7 100%  
研究報告/技術報告 0 0 100%  
研討會論文 18 18 100% 
篇 
頂 尖 國 際 會 議
IEDM 2010 
論文著作 
專書 0 0 100% 章/本  
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 4 4 100%  
博士生 1 1 100%  
博士後研究員 0 0 100%  
國外 
參與計畫人力 
（外國籍） 
專任助理 0 0 100% 
人次 
 
