// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module affine_scale_dstout_loop_proc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        mapchip_draw_xsize_dout,
        mapchip_draw_xsize_empty_n,
        mapchip_draw_xsize_read,
        src_V1_address0,
        src_V1_ce0,
        src_V1_q0,
        dst_V2_address0,
        dst_V2_ce0,
        dst_V2_q0,
        alpha_dout,
        alpha_empty_n,
        alpha_read,
        trunc_ln1345_dout,
        trunc_ln1345_empty_n,
        trunc_ln1345_read,
        frame_size_dout,
        frame_size_empty_n,
        frame_size_read,
        dstout_dout,
        dstout_empty_n,
        dstout_read,
        m_axi_dst_AWVALID,
        m_axi_dst_AWREADY,
        m_axi_dst_AWADDR,
        m_axi_dst_AWID,
        m_axi_dst_AWLEN,
        m_axi_dst_AWSIZE,
        m_axi_dst_AWBURST,
        m_axi_dst_AWLOCK,
        m_axi_dst_AWCACHE,
        m_axi_dst_AWPROT,
        m_axi_dst_AWQOS,
        m_axi_dst_AWREGION,
        m_axi_dst_AWUSER,
        m_axi_dst_WVALID,
        m_axi_dst_WREADY,
        m_axi_dst_WDATA,
        m_axi_dst_WSTRB,
        m_axi_dst_WLAST,
        m_axi_dst_WID,
        m_axi_dst_WUSER,
        m_axi_dst_ARVALID,
        m_axi_dst_ARREADY,
        m_axi_dst_ARADDR,
        m_axi_dst_ARID,
        m_axi_dst_ARLEN,
        m_axi_dst_ARSIZE,
        m_axi_dst_ARBURST,
        m_axi_dst_ARLOCK,
        m_axi_dst_ARCACHE,
        m_axi_dst_ARPROT,
        m_axi_dst_ARQOS,
        m_axi_dst_ARREGION,
        m_axi_dst_ARUSER,
        m_axi_dst_RVALID,
        m_axi_dst_RREADY,
        m_axi_dst_RDATA,
        m_axi_dst_RLAST,
        m_axi_dst_RID,
        m_axi_dst_RUSER,
        m_axi_dst_RRESP,
        m_axi_dst_BVALID,
        m_axi_dst_BREADY,
        m_axi_dst_BRESP,
        m_axi_dst_BID,
        m_axi_dst_BUSER
);

parameter    ap_ST_fsm_state1 = 11'd1;
parameter    ap_ST_fsm_state2 = 11'd2;
parameter    ap_ST_fsm_state3 = 11'd4;
parameter    ap_ST_fsm_state4 = 11'd8;
parameter    ap_ST_fsm_state5 = 11'd16;
parameter    ap_ST_fsm_pp0_stage0 = 11'd32;
parameter    ap_ST_fsm_state21 = 11'd64;
parameter    ap_ST_fsm_state22 = 11'd128;
parameter    ap_ST_fsm_state23 = 11'd256;
parameter    ap_ST_fsm_state24 = 11'd512;
parameter    ap_ST_fsm_state25 = 11'd1024;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] mapchip_draw_xsize_dout;
input   mapchip_draw_xsize_empty_n;
output   mapchip_draw_xsize_read;
output  [9:0] src_V1_address0;
output   src_V1_ce0;
input  [31:0] src_V1_q0;
output  [9:0] dst_V2_address0;
output   dst_V2_ce0;
input  [23:0] dst_V2_q0;
input  [7:0] alpha_dout;
input   alpha_empty_n;
output   alpha_read;
input  [31:0] trunc_ln1345_dout;
input   trunc_ln1345_empty_n;
output   trunc_ln1345_read;
input  [31:0] frame_size_dout;
input   frame_size_empty_n;
output   frame_size_read;
input  [63:0] dstout_dout;
input   dstout_empty_n;
output   dstout_read;
output   m_axi_dst_AWVALID;
input   m_axi_dst_AWREADY;
output  [63:0] m_axi_dst_AWADDR;
output  [0:0] m_axi_dst_AWID;
output  [31:0] m_axi_dst_AWLEN;
output  [2:0] m_axi_dst_AWSIZE;
output  [1:0] m_axi_dst_AWBURST;
output  [1:0] m_axi_dst_AWLOCK;
output  [3:0] m_axi_dst_AWCACHE;
output  [2:0] m_axi_dst_AWPROT;
output  [3:0] m_axi_dst_AWQOS;
output  [3:0] m_axi_dst_AWREGION;
output  [0:0] m_axi_dst_AWUSER;
output   m_axi_dst_WVALID;
input   m_axi_dst_WREADY;
output  [31:0] m_axi_dst_WDATA;
output  [3:0] m_axi_dst_WSTRB;
output   m_axi_dst_WLAST;
output  [0:0] m_axi_dst_WID;
output  [0:0] m_axi_dst_WUSER;
output   m_axi_dst_ARVALID;
input   m_axi_dst_ARREADY;
output  [63:0] m_axi_dst_ARADDR;
output  [0:0] m_axi_dst_ARID;
output  [31:0] m_axi_dst_ARLEN;
output  [2:0] m_axi_dst_ARSIZE;
output  [1:0] m_axi_dst_ARBURST;
output  [1:0] m_axi_dst_ARLOCK;
output  [3:0] m_axi_dst_ARCACHE;
output  [2:0] m_axi_dst_ARPROT;
output  [3:0] m_axi_dst_ARQOS;
output  [3:0] m_axi_dst_ARREGION;
output  [0:0] m_axi_dst_ARUSER;
input   m_axi_dst_RVALID;
output   m_axi_dst_RREADY;
input  [31:0] m_axi_dst_RDATA;
input   m_axi_dst_RLAST;
input  [0:0] m_axi_dst_RID;
input  [0:0] m_axi_dst_RUSER;
input  [1:0] m_axi_dst_RRESP;
input   m_axi_dst_BVALID;
output   m_axi_dst_BREADY;
input  [1:0] m_axi_dst_BRESP;
input  [0:0] m_axi_dst_BID;
input  [0:0] m_axi_dst_BUSER;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg mapchip_draw_xsize_read;
reg src_V1_ce0;
reg dst_V2_ce0;
reg alpha_read;
reg trunc_ln1345_read;
reg frame_size_read;
reg dstout_read;
reg m_axi_dst_AWVALID;
reg m_axi_dst_WVALID;
reg m_axi_dst_BREADY;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [10:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    mapchip_draw_xsize_blk_n;
reg    alpha_blk_n;
reg    trunc_ln1345_blk_n;
reg    frame_size_blk_n;
reg    dstout_blk_n;
reg    dst_blk_n_AW;
wire    ap_CS_fsm_state5;
reg    dst_blk_n_W;
reg    ap_enable_reg_pp0_iter14;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln878_reg_621;
reg   [0:0] icmp_ln878_reg_621_pp0_iter13_reg;
reg    dst_blk_n_B;
wire    ap_CS_fsm_state25;
reg   [31:0] x_V_reg_183;
reg   [31:0] mapchip_draw_xsize_read_reg_562;
reg   [7:0] alpha_read_reg_568;
reg   [31:0] trunc_ln1345_read_reg_573;
reg  signed [31:0] frame_size_read_reg_578;
reg   [63:0] dstout_read_reg_583;
wire    ap_CS_fsm_state2;
wire   [61:0] grp_fu_200_p2;
reg   [61:0] ret_18_reg_598;
wire    ap_CS_fsm_state3;
reg   [63:0] dst_addr_reg_603;
wire    ap_CS_fsm_state4;
wire   [16:0] zext_ln117_fu_238_p1;
reg   [16:0] zext_ln117_reg_609;
wire   [31:0] add_ln691_fu_241_p2;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state6_pp0_stage0_iter0;
wire    ap_block_state7_pp0_stage0_iter1;
wire    ap_block_state8_pp0_stage0_iter2;
wire    ap_block_state9_pp0_stage0_iter3;
wire    ap_block_state10_pp0_stage0_iter4;
wire    ap_block_state11_pp0_stage0_iter5;
wire    ap_block_state12_pp0_stage0_iter6;
wire    ap_block_state13_pp0_stage0_iter7;
wire    ap_block_state14_pp0_stage0_iter8;
wire    ap_block_state15_pp0_stage0_iter9;
wire    ap_block_state16_pp0_stage0_iter10;
wire    ap_block_state17_pp0_stage0_iter11;
wire    ap_block_state18_pp0_stage0_iter12;
wire    ap_block_state19_pp0_stage0_iter13;
wire    ap_block_state20_pp0_stage0_iter14;
reg    ap_block_state20_io;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln878_fu_247_p2;
reg   [0:0] icmp_ln878_reg_621_pp0_iter1_reg;
reg   [0:0] icmp_ln878_reg_621_pp0_iter2_reg;
reg   [0:0] icmp_ln878_reg_621_pp0_iter3_reg;
reg   [0:0] icmp_ln878_reg_621_pp0_iter4_reg;
reg   [0:0] icmp_ln878_reg_621_pp0_iter5_reg;
reg   [0:0] icmp_ln878_reg_621_pp0_iter6_reg;
reg   [0:0] icmp_ln878_reg_621_pp0_iter7_reg;
reg   [0:0] icmp_ln878_reg_621_pp0_iter8_reg;
reg   [0:0] icmp_ln878_reg_621_pp0_iter9_reg;
reg   [0:0] icmp_ln878_reg_621_pp0_iter10_reg;
reg   [0:0] icmp_ln878_reg_621_pp0_iter11_reg;
reg   [0:0] icmp_ln878_reg_621_pp0_iter12_reg;
wire   [63:0] zext_ln142_fu_252_p1;
reg   [63:0] zext_ln142_reg_625;
wire   [7:0] trunc_ln1345_1_fu_265_p4;
reg   [7:0] trunc_ln1345_1_reg_645;
reg   [7:0] trunc_ln1345_1_reg_645_pp0_iter2_reg;
wire   [15:0] zext_ln1345_2_fu_275_p1;
wire   [7:0] dst_g_V_3_fu_307_p1;
reg   [7:0] dst_g_V_3_reg_667;
reg   [7:0] trunc_ln1345_3_reg_672;
reg   [7:0] r_1_reg_677;
reg   [7:0] dst_r_V_reg_742;
reg   [7:0] dst_b_V_reg_747;
reg   [7:0] dst_g_V_reg_752;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state6;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
wire  signed [63:0] sext_ln329_fu_228_p1;
wire    ap_block_pp0_stage0_01001;
reg    ap_block_state1;
wire   [31:0] grp_fu_200_p0;
wire   [63:0] shl_ln329_1_fu_206_p3;
wire   [63:0] add_ln329_fu_213_p2;
wire   [61:0] trunc_ln329_1_fu_218_p4;
wire   [7:0] src_g_V_fu_257_p1;
wire   [7:0] trunc_ln1345_2_fu_279_p4;
wire   [7:0] r_fu_293_p4;
wire   [7:0] ret_21_fu_340_p2;
wire   [7:0] ret_26_fu_349_p0;
wire   [15:0] zext_ln1345_5_fu_345_p1;
wire   [7:0] ret_26_fu_349_p1;
wire   [15:0] ret_26_fu_349_p2;
wire   [7:0] ret_24_fu_359_p0;
wire   [7:0] ret_24_fu_359_p1;
wire   [15:0] ret_24_fu_359_p2;
wire   [7:0] ret_22_fu_369_p0;
wire   [7:0] ret_22_fu_369_p1;
wire   [15:0] ret_22_fu_369_p2;
wire   [16:0] grp_fu_484_p3;
wire   [16:0] grp_fu_493_p3;
wire   [16:0] grp_fu_475_p3;
wire   [34:0] grp_fu_502_p2;
wire   [9:0] tmp_fu_388_p4;
wire   [34:0] grp_fu_509_p2;
wire   [9:0] tmp_20_fu_401_p4;
wire   [34:0] grp_fu_516_p2;
wire   [9:0] tmp_21_fu_414_p4;
wire   [16:0] grp_fu_523_p2;
wire   [16:0] grp_fu_529_p2;
wire   [16:0] grp_fu_535_p2;
wire   [34:0] grp_fu_541_p2;
wire   [34:0] grp_fu_548_p2;
wire   [34:0] grp_fu_555_p2;
wire   [23:0] color_V_fu_463_p4;
wire   [7:0] grp_fu_475_p0;
wire   [7:0] grp_fu_475_p1;
wire   [15:0] grp_fu_475_p2;
wire   [7:0] grp_fu_484_p0;
wire   [7:0] grp_fu_484_p1;
wire   [15:0] grp_fu_484_p2;
wire   [7:0] grp_fu_493_p0;
wire   [7:0] grp_fu_493_p1;
wire   [15:0] grp_fu_493_p2;
wire   [16:0] grp_fu_502_p0;
wire   [18:0] grp_fu_502_p1;
wire   [16:0] grp_fu_509_p0;
wire   [18:0] grp_fu_509_p1;
wire   [16:0] grp_fu_516_p0;
wire   [18:0] grp_fu_516_p1;
wire   [9:0] grp_fu_523_p0;
wire   [7:0] grp_fu_523_p1;
wire   [9:0] grp_fu_529_p0;
wire   [7:0] grp_fu_529_p1;
wire   [9:0] grp_fu_535_p0;
wire   [7:0] grp_fu_535_p1;
wire   [16:0] grp_fu_541_p0;
wire   [18:0] grp_fu_541_p1;
wire   [16:0] grp_fu_548_p0;
wire   [18:0] grp_fu_548_p1;
wire   [16:0] grp_fu_555_p0;
wire   [18:0] grp_fu_555_p1;
reg    grp_fu_475_ce;
reg    grp_fu_484_ce;
reg    grp_fu_493_ce;
reg    grp_fu_502_ce;
reg    grp_fu_509_ce;
reg    grp_fu_516_ce;
reg    grp_fu_523_ce;
reg    grp_fu_529_ce;
reg    grp_fu_535_ce;
reg    grp_fu_541_ce;
reg    grp_fu_548_ce;
reg    grp_fu_555_ce;
reg   [10:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [61:0] grp_fu_200_p00;
wire   [15:0] grp_fu_475_p10;
wire   [16:0] grp_fu_475_p20;
wire   [15:0] grp_fu_484_p00;
wire   [16:0] grp_fu_484_p20;
wire   [15:0] grp_fu_493_p00;
wire   [16:0] grp_fu_493_p20;
wire   [34:0] grp_fu_502_p00;
wire   [34:0] grp_fu_509_p00;
wire   [34:0] grp_fu_516_p00;
wire   [16:0] grp_fu_523_p00;
wire   [16:0] grp_fu_529_p00;
wire   [16:0] grp_fu_535_p00;
wire   [34:0] grp_fu_541_p00;
wire   [34:0] grp_fu_548_p00;
wire   [34:0] grp_fu_555_p00;
wire   [15:0] ret_22_fu_369_p00;
wire   [15:0] ret_24_fu_359_p00;
wire   [15:0] ret_26_fu_349_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 11'd1;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
end

affine_scale_mul_32ns_32s_62_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 62 ))
mul_32ns_32s_62_2_1_U92(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_200_p0),
    .din1(frame_size_read_reg_578),
    .ce(1'b1),
    .dout(grp_fu_200_p2)
);

affine_scale_mul_8ns_8ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8ns_8ns_16_1_1_U93(
    .din0(ret_26_fu_349_p0),
    .din1(ret_26_fu_349_p1),
    .dout(ret_26_fu_349_p2)
);

affine_scale_mul_8ns_8ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8ns_8ns_16_1_1_U94(
    .din0(ret_24_fu_359_p0),
    .din1(ret_24_fu_359_p1),
    .dout(ret_24_fu_359_p2)
);

affine_scale_mul_8ns_8ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8ns_8ns_16_1_1_U95(
    .din0(ret_22_fu_369_p0),
    .din1(ret_22_fu_369_p1),
    .dout(ret_22_fu_369_p2)
);

affine_scale_mac_muladd_8ns_8ns_16ns_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8ns_8ns_16ns_17_4_1_U96(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_475_p0),
    .din1(grp_fu_475_p1),
    .din2(grp_fu_475_p2),
    .ce(grp_fu_475_ce),
    .dout(grp_fu_475_p3)
);

affine_scale_mac_muladd_8ns_8ns_16ns_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8ns_8ns_16ns_17_4_1_U97(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_484_p0),
    .din1(grp_fu_484_p1),
    .din2(grp_fu_484_p2),
    .ce(grp_fu_484_ce),
    .dout(grp_fu_484_p3)
);

affine_scale_mac_muladd_8ns_8ns_16ns_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8ns_8ns_16ns_17_4_1_U98(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_493_p0),
    .din1(grp_fu_493_p1),
    .din2(grp_fu_493_p2),
    .ce(grp_fu_493_ce),
    .dout(grp_fu_493_p3)
);

affine_scale_mul_mul_17ns_19ns_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 35 ))
mul_mul_17ns_19ns_35_4_1_U99(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_502_p0),
    .din1(grp_fu_502_p1),
    .ce(grp_fu_502_ce),
    .dout(grp_fu_502_p2)
);

affine_scale_mul_mul_17ns_19ns_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 35 ))
mul_mul_17ns_19ns_35_4_1_U100(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_509_p0),
    .din1(grp_fu_509_p1),
    .ce(grp_fu_509_ce),
    .dout(grp_fu_509_p2)
);

affine_scale_mul_mul_17ns_19ns_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 35 ))
mul_mul_17ns_19ns_35_4_1_U101(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_516_p0),
    .din1(grp_fu_516_p1),
    .ce(grp_fu_516_ce),
    .dout(grp_fu_516_p2)
);

affine_scale_mul_mul_10ns_8ns_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 17 ))
mul_mul_10ns_8ns_17_4_1_U102(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_523_p0),
    .din1(grp_fu_523_p1),
    .ce(grp_fu_523_ce),
    .dout(grp_fu_523_p2)
);

affine_scale_mul_mul_10ns_8ns_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 17 ))
mul_mul_10ns_8ns_17_4_1_U103(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_529_p0),
    .din1(grp_fu_529_p1),
    .ce(grp_fu_529_ce),
    .dout(grp_fu_529_p2)
);

affine_scale_mul_mul_10ns_8ns_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 17 ))
mul_mul_10ns_8ns_17_4_1_U104(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_535_p0),
    .din1(grp_fu_535_p1),
    .ce(grp_fu_535_ce),
    .dout(grp_fu_535_p2)
);

affine_scale_mul_mul_17ns_19ns_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 35 ))
mul_mul_17ns_19ns_35_4_1_U105(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_541_p0),
    .din1(grp_fu_541_p1),
    .ce(grp_fu_541_ce),
    .dout(grp_fu_541_p2)
);

affine_scale_mul_mul_17ns_19ns_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 35 ))
mul_mul_17ns_19ns_35_4_1_U106(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_548_p0),
    .din1(grp_fu_548_p1),
    .ce(grp_fu_548_ce),
    .dout(grp_fu_548_p2)
);

affine_scale_mul_mul_17ns_19ns_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 35 ))
mul_mul_17ns_19ns_35_4_1_U107(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_555_p0),
    .din1(grp_fu_555_p1),
    .ce(grp_fu_555_ce),
    .dout(grp_fu_555_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state25) & (m_axi_dst_BVALID == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((m_axi_dst_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state6)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state6);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end else if (((m_axi_dst_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
            ap_enable_reg_pp0_iter14 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((m_axi_dst_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        x_V_reg_183 <= 32'd0;
    end else if (((icmp_ln878_fu_247_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_V_reg_183 <= add_ln691_fu_241_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        alpha_read_reg_568 <= alpha_dout;
        dstout_read_reg_583 <= dstout_dout;
        frame_size_read_reg_578 <= frame_size_dout;
        mapchip_draw_xsize_read_reg_562 <= mapchip_draw_xsize_dout;
        trunc_ln1345_read_reg_573 <= trunc_ln1345_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        dst_addr_reg_603 <= sext_ln329_fu_228_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln878_reg_621_pp0_iter12_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dst_b_V_reg_747 <= {{grp_fu_548_p2[32:25]}};
        dst_g_V_reg_752 <= {{grp_fu_555_p2[32:25]}};
        dst_r_V_reg_742 <= {{grp_fu_541_p2[32:25]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln878_reg_621_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dst_g_V_3_reg_667 <= dst_g_V_3_fu_307_p1;
        r_1_reg_677 <= {{dst_V2_q0[15:8]}};
        trunc_ln1345_3_reg_672 <= {{dst_V2_q0[23:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln878_reg_621 <= icmp_ln878_fu_247_p2;
        icmp_ln878_reg_621_pp0_iter1_reg <= icmp_ln878_reg_621;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln878_reg_621_pp0_iter10_reg <= icmp_ln878_reg_621_pp0_iter9_reg;
        icmp_ln878_reg_621_pp0_iter11_reg <= icmp_ln878_reg_621_pp0_iter10_reg;
        icmp_ln878_reg_621_pp0_iter12_reg <= icmp_ln878_reg_621_pp0_iter11_reg;
        icmp_ln878_reg_621_pp0_iter13_reg <= icmp_ln878_reg_621_pp0_iter12_reg;
        icmp_ln878_reg_621_pp0_iter2_reg <= icmp_ln878_reg_621_pp0_iter1_reg;
        icmp_ln878_reg_621_pp0_iter3_reg <= icmp_ln878_reg_621_pp0_iter2_reg;
        icmp_ln878_reg_621_pp0_iter4_reg <= icmp_ln878_reg_621_pp0_iter3_reg;
        icmp_ln878_reg_621_pp0_iter5_reg <= icmp_ln878_reg_621_pp0_iter4_reg;
        icmp_ln878_reg_621_pp0_iter6_reg <= icmp_ln878_reg_621_pp0_iter5_reg;
        icmp_ln878_reg_621_pp0_iter7_reg <= icmp_ln878_reg_621_pp0_iter6_reg;
        icmp_ln878_reg_621_pp0_iter8_reg <= icmp_ln878_reg_621_pp0_iter7_reg;
        icmp_ln878_reg_621_pp0_iter9_reg <= icmp_ln878_reg_621_pp0_iter8_reg;
        trunc_ln1345_1_reg_645_pp0_iter2_reg <= trunc_ln1345_1_reg_645;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ret_18_reg_598 <= grp_fu_200_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln878_reg_621 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln1345_1_reg_645 <= {{src_V1_q0[31:24]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        zext_ln117_reg_609[7 : 0] <= zext_ln117_fu_238_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln878_fu_247_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        zext_ln142_reg_625[31 : 0] <= zext_ln142_fu_252_p1[31 : 0];
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        alpha_blk_n = alpha_empty_n;
    end else begin
        alpha_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((dstout_empty_n == 1'b0) | (frame_size_empty_n == 1'b0) | (trunc_ln1345_empty_n == 1'b0) | (mapchip_draw_xsize_empty_n == 1'b0) | (1'b0 == alpha_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        alpha_read = 1'b1;
    end else begin
        alpha_read = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln878_fu_247_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state6 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) & (m_axi_dst_BVALID == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) & (m_axi_dst_BVALID == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dst_V2_ce0 = 1'b1;
    end else begin
        dst_V2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        dst_blk_n_AW = m_axi_dst_AWREADY;
    end else begin
        dst_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        dst_blk_n_B = m_axi_dst_BVALID;
    end else begin
        dst_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln878_reg_621_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        dst_blk_n_W = m_axi_dst_WREADY;
    end else begin
        dst_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        dstout_blk_n = dstout_empty_n;
    end else begin
        dstout_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((dstout_empty_n == 1'b0) | (frame_size_empty_n == 1'b0) | (trunc_ln1345_empty_n == 1'b0) | (mapchip_draw_xsize_empty_n == 1'b0) | (1'b0 == alpha_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        dstout_read = 1'b1;
    end else begin
        dstout_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        frame_size_blk_n = frame_size_empty_n;
    end else begin
        frame_size_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((dstout_empty_n == 1'b0) | (frame_size_empty_n == 1'b0) | (trunc_ln1345_empty_n == 1'b0) | (mapchip_draw_xsize_empty_n == 1'b0) | (1'b0 == alpha_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        frame_size_read = 1'b1;
    end else begin
        frame_size_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_475_ce = 1'b1;
    end else begin
        grp_fu_475_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_484_ce = 1'b1;
    end else begin
        grp_fu_484_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_493_ce = 1'b1;
    end else begin
        grp_fu_493_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_502_ce = 1'b1;
    end else begin
        grp_fu_502_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_509_ce = 1'b1;
    end else begin
        grp_fu_509_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_516_ce = 1'b1;
    end else begin
        grp_fu_516_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_523_ce = 1'b1;
    end else begin
        grp_fu_523_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_529_ce = 1'b1;
    end else begin
        grp_fu_529_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_535_ce = 1'b1;
    end else begin
        grp_fu_535_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_541_ce = 1'b1;
    end else begin
        grp_fu_541_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_548_ce = 1'b1;
    end else begin
        grp_fu_548_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_555_ce = 1'b1;
    end else begin
        grp_fu_555_ce = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_dst_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        m_axi_dst_AWVALID = 1'b1;
    end else begin
        m_axi_dst_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) & (m_axi_dst_BVALID == 1'b1))) begin
        m_axi_dst_BREADY = 1'b1;
    end else begin
        m_axi_dst_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln878_reg_621_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        m_axi_dst_WVALID = 1'b1;
    end else begin
        m_axi_dst_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        mapchip_draw_xsize_blk_n = mapchip_draw_xsize_empty_n;
    end else begin
        mapchip_draw_xsize_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((dstout_empty_n == 1'b0) | (frame_size_empty_n == 1'b0) | (trunc_ln1345_empty_n == 1'b0) | (mapchip_draw_xsize_empty_n == 1'b0) | (1'b0 == alpha_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        mapchip_draw_xsize_read = 1'b1;
    end else begin
        mapchip_draw_xsize_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_V1_ce0 = 1'b1;
    end else begin
        src_V1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        trunc_ln1345_blk_n = trunc_ln1345_empty_n;
    end else begin
        trunc_ln1345_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((dstout_empty_n == 1'b0) | (frame_size_empty_n == 1'b0) | (trunc_ln1345_empty_n == 1'b0) | (mapchip_draw_xsize_empty_n == 1'b0) | (1'b0 == alpha_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        trunc_ln1345_read = 1'b1;
    end else begin
        trunc_ln1345_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((dstout_empty_n == 1'b0) | (frame_size_empty_n == 1'b0) | (trunc_ln1345_empty_n == 1'b0) | (mapchip_draw_xsize_empty_n == 1'b0) | (1'b0 == alpha_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((m_axi_dst_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln878_fu_247_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)) & ~((ap_enable_reg_pp0_iter13 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter14 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter13 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln878_fu_247_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            if (((1'b1 == ap_CS_fsm_state25) & (m_axi_dst_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln329_fu_213_p2 = (dstout_read_reg_583 + shl_ln329_1_fu_206_p3);

assign add_ln691_fu_241_p2 = (x_V_reg_183 + 32'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((1'b1 == ap_block_state20_io) & (ap_enable_reg_pp0_iter14 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b1 == ap_block_state20_io) & (ap_enable_reg_pp0_iter14 == 1'b1));
end

always @ (*) begin
    ap_block_state1 = ((dstout_empty_n == 1'b0) | (frame_size_empty_n == 1'b0) | (trunc_ln1345_empty_n == 1'b0) | (mapchip_draw_xsize_empty_n == 1'b0) | (1'b0 == alpha_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign ap_block_state10_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state20_io = ((m_axi_dst_WREADY == 1'b0) & (icmp_ln878_reg_621_pp0_iter13_reg == 1'd0));
end

assign ap_block_state20_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign color_V_fu_463_p4 = {{{dst_r_V_reg_742}, {dst_b_V_reg_747}}, {dst_g_V_reg_752}};

assign dst_V2_address0 = zext_ln142_reg_625;

assign dst_g_V_3_fu_307_p1 = dst_V2_q0[7:0];

assign grp_fu_200_p0 = grp_fu_200_p00;

assign grp_fu_200_p00 = trunc_ln1345_read_reg_573;

assign grp_fu_475_p0 = zext_ln1345_2_fu_275_p1;

assign grp_fu_475_p1 = grp_fu_475_p10;

assign grp_fu_475_p10 = src_g_V_fu_257_p1;

assign grp_fu_475_p2 = grp_fu_475_p20;

assign grp_fu_475_p20 = ret_26_fu_349_p2;

assign grp_fu_484_p0 = grp_fu_484_p00;

assign grp_fu_484_p00 = trunc_ln1345_2_fu_279_p4;

assign grp_fu_484_p1 = zext_ln1345_2_fu_275_p1;

assign grp_fu_484_p2 = grp_fu_484_p20;

assign grp_fu_484_p20 = ret_22_fu_369_p2;

assign grp_fu_493_p0 = grp_fu_493_p00;

assign grp_fu_493_p00 = r_fu_293_p4;

assign grp_fu_493_p1 = zext_ln1345_2_fu_275_p1;

assign grp_fu_493_p2 = grp_fu_493_p20;

assign grp_fu_493_p20 = ret_24_fu_359_p2;

assign grp_fu_502_p0 = grp_fu_502_p00;

assign grp_fu_502_p00 = grp_fu_484_p3;

assign grp_fu_502_p1 = 35'd131587;

assign grp_fu_509_p0 = grp_fu_509_p00;

assign grp_fu_509_p00 = grp_fu_493_p3;

assign grp_fu_509_p1 = 35'd131587;

assign grp_fu_516_p0 = grp_fu_516_p00;

assign grp_fu_516_p00 = grp_fu_475_p3;

assign grp_fu_516_p1 = 35'd131587;

assign grp_fu_523_p0 = grp_fu_523_p00;

assign grp_fu_523_p00 = tmp_fu_388_p4;

assign grp_fu_523_p1 = zext_ln117_reg_609;

assign grp_fu_529_p0 = grp_fu_529_p00;

assign grp_fu_529_p00 = tmp_20_fu_401_p4;

assign grp_fu_529_p1 = zext_ln117_reg_609;

assign grp_fu_535_p0 = grp_fu_535_p00;

assign grp_fu_535_p00 = tmp_21_fu_414_p4;

assign grp_fu_535_p1 = zext_ln117_reg_609;

assign grp_fu_541_p0 = grp_fu_541_p00;

assign grp_fu_541_p00 = grp_fu_523_p2;

assign grp_fu_541_p1 = 35'd131587;

assign grp_fu_548_p0 = grp_fu_548_p00;

assign grp_fu_548_p00 = grp_fu_529_p2;

assign grp_fu_548_p1 = 35'd131587;

assign grp_fu_555_p0 = grp_fu_555_p00;

assign grp_fu_555_p00 = grp_fu_535_p2;

assign grp_fu_555_p1 = 35'd131587;

assign icmp_ln878_fu_247_p2 = ((x_V_reg_183 == mapchip_draw_xsize_read_reg_562) ? 1'b1 : 1'b0);

assign m_axi_dst_ARADDR = 64'd0;

assign m_axi_dst_ARBURST = 2'd0;

assign m_axi_dst_ARCACHE = 4'd0;

assign m_axi_dst_ARID = 1'd0;

assign m_axi_dst_ARLEN = 32'd0;

assign m_axi_dst_ARLOCK = 2'd0;

assign m_axi_dst_ARPROT = 3'd0;

assign m_axi_dst_ARQOS = 4'd0;

assign m_axi_dst_ARREGION = 4'd0;

assign m_axi_dst_ARSIZE = 3'd0;

assign m_axi_dst_ARUSER = 1'd0;

assign m_axi_dst_ARVALID = 1'b0;

assign m_axi_dst_AWADDR = dst_addr_reg_603;

assign m_axi_dst_AWBURST = 2'd0;

assign m_axi_dst_AWCACHE = 4'd0;

assign m_axi_dst_AWID = 1'd0;

assign m_axi_dst_AWLEN = mapchip_draw_xsize_read_reg_562;

assign m_axi_dst_AWLOCK = 2'd0;

assign m_axi_dst_AWPROT = 3'd0;

assign m_axi_dst_AWQOS = 4'd0;

assign m_axi_dst_AWREGION = 4'd0;

assign m_axi_dst_AWSIZE = 3'd0;

assign m_axi_dst_AWUSER = 1'd0;

assign m_axi_dst_RREADY = 1'b0;

assign m_axi_dst_WDATA = color_V_fu_463_p4;

assign m_axi_dst_WID = 1'd0;

assign m_axi_dst_WLAST = 1'b0;

assign m_axi_dst_WSTRB = 4'd15;

assign m_axi_dst_WUSER = 1'd0;

assign r_fu_293_p4 = {{src_V1_q0[15:8]}};

assign ret_21_fu_340_p2 = (trunc_ln1345_1_reg_645_pp0_iter2_reg ^ 8'd255);

assign ret_22_fu_369_p0 = ret_22_fu_369_p00;

assign ret_22_fu_369_p00 = trunc_ln1345_3_reg_672;

assign ret_22_fu_369_p1 = zext_ln1345_5_fu_345_p1;

assign ret_24_fu_359_p0 = ret_24_fu_359_p00;

assign ret_24_fu_359_p00 = r_1_reg_677;

assign ret_24_fu_359_p1 = zext_ln1345_5_fu_345_p1;

assign ret_26_fu_349_p0 = zext_ln1345_5_fu_345_p1;

assign ret_26_fu_349_p1 = ret_26_fu_349_p10;

assign ret_26_fu_349_p10 = dst_g_V_3_reg_667;

assign sext_ln329_fu_228_p1 = $signed(trunc_ln329_1_fu_218_p4);

assign shl_ln329_1_fu_206_p3 = {{ret_18_reg_598}, {2'd0}};

assign src_V1_address0 = zext_ln142_fu_252_p1;

assign src_g_V_fu_257_p1 = src_V1_q0[7:0];

assign tmp_20_fu_401_p4 = {{grp_fu_509_p2[34:25]}};

assign tmp_21_fu_414_p4 = {{grp_fu_516_p2[34:25]}};

assign tmp_fu_388_p4 = {{grp_fu_502_p2[34:25]}};

assign trunc_ln1345_1_fu_265_p4 = {{src_V1_q0[31:24]}};

assign trunc_ln1345_2_fu_279_p4 = {{src_V1_q0[23:16]}};

assign trunc_ln329_1_fu_218_p4 = {{add_ln329_fu_213_p2[63:2]}};

assign zext_ln117_fu_238_p1 = alpha_read_reg_568;

assign zext_ln1345_2_fu_275_p1 = trunc_ln1345_1_fu_265_p4;

assign zext_ln1345_5_fu_345_p1 = ret_21_fu_340_p2;

assign zext_ln142_fu_252_p1 = x_V_reg_183;

always @ (posedge ap_clk) begin
    zext_ln117_reg_609[16:8] <= 9'b000000000;
    zext_ln142_reg_625[63:32] <= 32'b00000000000000000000000000000000;
end

endmodule //affine_scale_dstout_loop_proc
