Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Oct  6 14:42:52 2023
| Host         : DESKTOP-D46B4R0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file slc3_sramtop_timing_summary_routed.rpt -pb slc3_sramtop_timing_summary_routed.pb -rpx slc3_sramtop_timing_summary_routed.rpx -warn_on_violation
| Design       : slc3_sramtop
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  273         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (273)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (805)
5. checking no_input_delay (19)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (273)
--------------------------
 There are 273 register/latch pins with no clock driven by root clock pin: Clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (805)
--------------------------------------------------
 There are 805 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  837          inf        0.000                      0                  837           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           837 Endpoints
Min Delay           837 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.965ns  (logic 5.480ns (39.239%)  route 8.485ns (60.761%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  Reset_IBUF_inst/O
                         net (fo=110, routed)         3.759     5.216    slc/HexA/Reset_IBUF
    SLICE_X64Y88         LUT2 (Prop_lut2_I0_O)        0.124     5.340 r  slc/HexA/hex_seg_OBUF[6]_inst_i_6/O
                         net (fo=5, routed)           0.986     6.326    slc/memory_subsystem/hex_seg_OBUF[6]_inst_i_2_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I4_O)        0.124     6.450 r  slc/memory_subsystem/hex_seg_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.795     7.245    slc/memory_subsystem/hex_seg_OBUF[1]_inst_i_5_n_0
    SLICE_X64Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.369 r  slc/memory_subsystem/hex_seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           1.132     8.501    slc/memory_subsystem/hex_seg_OBUF[1]_inst_i_2_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.625 r  slc/memory_subsystem/hex_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.813    10.438    hex_seg_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.527    13.965 r  hex_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.965    hex_seg[1]
    B4                                                                r  hex_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.496ns  (logic 5.464ns (40.484%)  route 8.032ns (59.516%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  Reset_IBUF_inst/O
                         net (fo=110, routed)         3.759     5.216    slc/HexA/Reset_IBUF
    SLICE_X64Y88         LUT2 (Prop_lut2_I0_O)        0.124     5.340 r  slc/HexA/hex_seg_OBUF[6]_inst_i_6/O
                         net (fo=5, routed)           0.945     6.284    slc/IRreg/hex_segB_OBUF[5]_inst_i_2_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I0_O)        0.124     6.408 f  slc/IRreg/hex_segB_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.399     6.808    slc/IRreg/hex_segB_OBUF[5]_inst_i_5_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I5_O)        0.124     6.932 r  slc/IRreg/hex_segB_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.433     7.364    slc/IRreg/hex_segB_OBUF[5]_inst_i_2_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I0_O)        0.124     7.488 r  slc/IRreg/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.496     9.985    hex_segB_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         3.511    13.496 r  hex_segB_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.496    hex_segB[5]
    H3                                                                r  hex_segB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.808ns  (logic 5.477ns (42.762%)  route 7.331ns (57.238%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  Reset_IBUF_inst/O
                         net (fo=110, routed)         3.759     5.216    slc/HexA/Reset_IBUF
    SLICE_X64Y88         LUT2 (Prop_lut2_I0_O)        0.124     5.340 r  slc/HexA/hex_seg_OBUF[6]_inst_i_6/O
                         net (fo=5, routed)           0.635     5.974    slc/memory_subsystem/hex_seg_OBUF[6]_inst_i_2_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I0_O)        0.124     6.098 f  slc/memory_subsystem/hex_seg_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.423     6.522    slc/memory_subsystem/hex_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y90         LUT6 (Prop_lut6_I5_O)        0.124     6.646 r  slc/memory_subsystem/hex_seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.658     7.303    slc/memory_subsystem/hex_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.427 r  slc/memory_subsystem/hex_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.856     9.283    hex_seg_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         3.524    12.808 r  hex_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.808    hex_seg[6]
    C4                                                                r  hex_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/state_controller/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            slc/P_reg/Dout_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.745ns  (logic 2.885ns (22.637%)  route 9.860ns (77.363%))
  Logic Levels:           11  (CARRY4=1 FDRE=1 LUT3=1 LUT5=5 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDRE                         0.000     0.000 r  slc/state_controller/FSM_sequential_State_reg[1]/C
    SLICE_X60Y82         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  slc/state_controller/FSM_sequential_State_reg[1]/Q
                         net (fo=65, routed)          1.457     1.975    slc/state_controller/Q[1]
    SLICE_X59Y83         LUT5 (Prop_lut5_I3_O)        0.154     2.129 r  slc/state_controller/ADDROUT_carry_i_22/O
                         net (fo=3, routed)           0.278     2.408    slc/IRreg/ADDROUT_carry_i_4
    SLICE_X59Y83         LUT3 (Prop_lut3_I1_O)        0.321     2.729 r  slc/IRreg/ADDROUT_carry_i_21/O
                         net (fo=32, routed)          2.737     5.466    slc/regfile/R4_REG/ADDROUT_carry_i_4_2
    SLICE_X54Y88         LUT6 (Prop_lut6_I4_O)        0.326     5.792 r  slc/regfile/R4_REG/ADDROUT_carry__1_i_14/O
                         net (fo=1, routed)           0.645     6.437    slc/regfile/R0_REG/ADDROUT_carry__1_1
    SLICE_X55Y87         LUT5 (Prop_lut5_I4_O)        0.124     6.561 r  slc/regfile/R0_REG/ADDROUT_carry__1_i_3/O
                         net (fo=2, routed)           1.061     7.623    slc/IRreg/DI[0]
    SLICE_X58Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.747 r  slc/IRreg/ADDROUT_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.747    slc/IRreg_n_37
    SLICE_X58Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.387 r  slc/ADDROUT_carry__1/O[3]
                         net (fo=2, routed)           1.102     9.488    slc/state_controller/data3[11]
    SLICE_X61Y88         LUT5 (Prop_lut5_I3_O)        0.306     9.794 r  slc/state_controller/Dout[11]_i_4/O
                         net (fo=2, routed)           0.797    10.591    slc/state_controller/Dout[11]_i_4_n_0
    SLICE_X61Y89         LUT5 (Prop_lut5_I2_O)        0.124    10.715 r  slc/state_controller/Dout[0]_i_3/O
                         net (fo=1, routed)           0.659    11.374    slc/state_controller/Dout[0]_i_3_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I2_O)        0.124    11.498 r  slc/state_controller/Dout[0]_i_2/O
                         net (fo=2, routed)           1.122    12.621    slc/state_controller/Dout[0]_i_2_n_0
    SLICE_X64Y84         LUT5 (Prop_lut5_I1_O)        0.124    12.745 r  slc/state_controller/Dout[0]_i_1__2/O
                         net (fo=1, routed)           0.000    12.745    slc/P_reg/Dout_reg[0]_0
    SLICE_X64Y84         FDRE                                         r  slc/P_reg/Dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.737ns  (logic 5.472ns (42.956%)  route 7.266ns (57.044%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  Reset_IBUF_inst/O
                         net (fo=110, routed)         3.759     5.216    slc/HexA/Reset_IBUF
    SLICE_X64Y88         LUT2 (Prop_lut2_I0_O)        0.124     5.340 r  slc/HexA/hex_seg_OBUF[6]_inst_i_6/O
                         net (fo=5, routed)           0.334     5.673    slc/memory_subsystem/hex_seg_OBUF[6]_inst_i_2_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I0_O)        0.124     5.797 f  slc/memory_subsystem/hex_seg_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.804     6.601    slc/memory_subsystem/hex_seg_OBUF[2]_inst_i_5_n_0
    SLICE_X64Y90         LUT6 (Prop_lut6_I0_O)        0.124     6.725 f  slc/memory_subsystem/hex_seg_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.655     7.380    slc/memory_subsystem/hex_seg_OBUF[2]_inst_i_4_n_0
    SLICE_X65Y90         LUT6 (Prop_lut6_I5_O)        0.124     7.504 r  slc/memory_subsystem/hex_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.714     9.218    hex_seg_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         3.519    12.737 r  hex_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.737    hex_seg[2]
    D5                                                                r  hex_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/state_controller/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            slc/regfile/R2_REG/Dout_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.499ns  (logic 2.665ns (21.322%)  route 9.834ns (78.678%))
  Logic Levels:           9  (CARRY4=1 FDRE=1 LUT3=1 LUT4=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDRE                         0.000     0.000 r  slc/state_controller/FSM_sequential_State_reg[1]/C
    SLICE_X60Y82         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  slc/state_controller/FSM_sequential_State_reg[1]/Q
                         net (fo=65, routed)          1.457     1.975    slc/state_controller/Q[1]
    SLICE_X59Y83         LUT5 (Prop_lut5_I3_O)        0.154     2.129 r  slc/state_controller/ADDROUT_carry_i_22/O
                         net (fo=3, routed)           0.278     2.408    slc/IRreg/ADDROUT_carry_i_4
    SLICE_X59Y83         LUT3 (Prop_lut3_I1_O)        0.321     2.729 r  slc/IRreg/ADDROUT_carry_i_21/O
                         net (fo=32, routed)          2.737     5.466    slc/regfile/R4_REG/ADDROUT_carry_i_4_2
    SLICE_X54Y88         LUT6 (Prop_lut6_I4_O)        0.326     5.792 r  slc/regfile/R4_REG/ADDROUT_carry__1_i_14/O
                         net (fo=1, routed)           0.645     6.437    slc/regfile/R0_REG/ADDROUT_carry__1_1
    SLICE_X55Y87         LUT5 (Prop_lut5_I4_O)        0.124     6.561 r  slc/regfile/R0_REG/ADDROUT_carry__1_i_3/O
                         net (fo=2, routed)           1.061     7.623    slc/IRreg/DI[0]
    SLICE_X58Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.747 r  slc/IRreg/ADDROUT_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.747    slc/IRreg_n_37
    SLICE_X58Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.387 r  slc/ADDROUT_carry__1/O[3]
                         net (fo=2, routed)           1.102     9.488    slc/state_controller/data3[11]
    SLICE_X61Y88         LUT5 (Prop_lut5_I3_O)        0.306     9.794 r  slc/state_controller/Dout[11]_i_4/O
                         net (fo=2, routed)           0.797    10.591    slc/state_controller/Dout[11]_i_4_n_0
    SLICE_X61Y89         LUT4 (Prop_lut4_I1_O)        0.152    10.743 r  slc/state_controller/Dout[11]_i_2/O
                         net (fo=11, routed)          1.756    12.499    slc/regfile/R2_REG/Dout_reg[11]_1
    SLICE_X54Y85         FDRE                                         r  slc/regfile/R2_REG/Dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/state_controller/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            slc/Z_reg/Dout_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.421ns  (logic 2.885ns (23.227%)  route 9.536ns (76.773%))
  Logic Levels:           11  (CARRY4=1 FDRE=1 LUT3=1 LUT4=1 LUT5=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDRE                         0.000     0.000 r  slc/state_controller/FSM_sequential_State_reg[1]/C
    SLICE_X60Y82         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  slc/state_controller/FSM_sequential_State_reg[1]/Q
                         net (fo=65, routed)          1.457     1.975    slc/state_controller/Q[1]
    SLICE_X59Y83         LUT5 (Prop_lut5_I3_O)        0.154     2.129 r  slc/state_controller/ADDROUT_carry_i_22/O
                         net (fo=3, routed)           0.278     2.408    slc/IRreg/ADDROUT_carry_i_4
    SLICE_X59Y83         LUT3 (Prop_lut3_I1_O)        0.321     2.729 r  slc/IRreg/ADDROUT_carry_i_21/O
                         net (fo=32, routed)          2.737     5.466    slc/regfile/R4_REG/ADDROUT_carry_i_4_2
    SLICE_X54Y88         LUT6 (Prop_lut6_I4_O)        0.326     5.792 r  slc/regfile/R4_REG/ADDROUT_carry__1_i_14/O
                         net (fo=1, routed)           0.645     6.437    slc/regfile/R0_REG/ADDROUT_carry__1_1
    SLICE_X55Y87         LUT5 (Prop_lut5_I4_O)        0.124     6.561 r  slc/regfile/R0_REG/ADDROUT_carry__1_i_3/O
                         net (fo=2, routed)           1.061     7.623    slc/IRreg/DI[0]
    SLICE_X58Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.747 r  slc/IRreg/ADDROUT_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.747    slc/IRreg_n_37
    SLICE_X58Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.387 f  slc/ADDROUT_carry__1/O[3]
                         net (fo=2, routed)           1.102     9.488    slc/state_controller/data3[11]
    SLICE_X61Y88         LUT5 (Prop_lut5_I3_O)        0.306     9.794 f  slc/state_controller/Dout[11]_i_4/O
                         net (fo=2, routed)           0.797    10.591    slc/state_controller/Dout[11]_i_4_n_0
    SLICE_X61Y89         LUT5 (Prop_lut5_I2_O)        0.124    10.715 f  slc/state_controller/Dout[0]_i_3/O
                         net (fo=1, routed)           0.659    11.374    slc/state_controller/Dout[0]_i_3_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I2_O)        0.124    11.498 f  slc/state_controller/Dout[0]_i_2/O
                         net (fo=2, routed)           0.799    12.297    slc/state_controller/Dout[0]_i_2_n_0
    SLICE_X64Y85         LUT4 (Prop_lut4_I0_O)        0.124    12.421 r  slc/state_controller/Dout[0]_i_1__1/O
                         net (fo=1, routed)           0.000    12.421    slc/Z_reg/Dout_reg[0]_0
    SLICE_X64Y85         FDRE                                         r  slc/Z_reg/Dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.415ns  (logic 5.478ns (44.124%)  route 6.937ns (55.876%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  Reset_IBUF_inst/O
                         net (fo=110, routed)         3.759     5.216    slc/HexA/Reset_IBUF
    SLICE_X64Y88         LUT2 (Prop_lut2_I0_O)        0.124     5.340 r  slc/HexA/hex_seg_OBUF[6]_inst_i_6/O
                         net (fo=5, routed)           0.331     5.670    slc/memory_subsystem/hex_seg_OBUF[6]_inst_i_2_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I0_O)        0.124     5.794 f  slc/memory_subsystem/hex_seg_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.301     6.096    slc/memory_subsystem/hex_seg_OBUF[4]_inst_i_5_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I5_O)        0.124     6.220 r  slc/memory_subsystem/hex_seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.636     6.856    slc/memory_subsystem/hex_seg_OBUF[4]_inst_i_2_n_0
    SLICE_X62Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.980 r  slc/memory_subsystem/hex_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.910     8.890    hex_seg_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         3.526    12.415 r  hex_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.415    hex_seg[4]
    D7                                                                r  hex_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/state_controller/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            slc/regfile/R6_REG/Dout_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.218ns  (logic 2.665ns (21.812%)  route 9.553ns (78.188%))
  Logic Levels:           9  (CARRY4=1 FDRE=1 LUT3=1 LUT4=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDRE                         0.000     0.000 r  slc/state_controller/FSM_sequential_State_reg[1]/C
    SLICE_X60Y82         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  slc/state_controller/FSM_sequential_State_reg[1]/Q
                         net (fo=65, routed)          1.457     1.975    slc/state_controller/Q[1]
    SLICE_X59Y83         LUT5 (Prop_lut5_I3_O)        0.154     2.129 r  slc/state_controller/ADDROUT_carry_i_22/O
                         net (fo=3, routed)           0.278     2.408    slc/IRreg/ADDROUT_carry_i_4
    SLICE_X59Y83         LUT3 (Prop_lut3_I1_O)        0.321     2.729 r  slc/IRreg/ADDROUT_carry_i_21/O
                         net (fo=32, routed)          2.737     5.466    slc/regfile/R4_REG/ADDROUT_carry_i_4_2
    SLICE_X54Y88         LUT6 (Prop_lut6_I4_O)        0.326     5.792 r  slc/regfile/R4_REG/ADDROUT_carry__1_i_14/O
                         net (fo=1, routed)           0.645     6.437    slc/regfile/R0_REG/ADDROUT_carry__1_1
    SLICE_X55Y87         LUT5 (Prop_lut5_I4_O)        0.124     6.561 r  slc/regfile/R0_REG/ADDROUT_carry__1_i_3/O
                         net (fo=2, routed)           1.061     7.623    slc/IRreg/DI[0]
    SLICE_X58Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.747 r  slc/IRreg/ADDROUT_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.747    slc/IRreg_n_37
    SLICE_X58Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.387 r  slc/ADDROUT_carry__1/O[3]
                         net (fo=2, routed)           1.102     9.488    slc/state_controller/data3[11]
    SLICE_X61Y88         LUT5 (Prop_lut5_I3_O)        0.306     9.794 r  slc/state_controller/Dout[11]_i_4/O
                         net (fo=2, routed)           0.797    10.591    slc/state_controller/Dout[11]_i_4_n_0
    SLICE_X61Y89         LUT4 (Prop_lut4_I1_O)        0.152    10.743 r  slc/state_controller/Dout[11]_i_2/O
                         net (fo=11, routed)          1.475    12.218    slc/regfile/R6_REG/Dout_reg[11]_1
    SLICE_X54Y87         FDRE                                         r  slc/regfile/R6_REG/Dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/state_controller/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            slc/IRreg/Dout_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.019ns  (logic 2.665ns (22.173%)  route 9.354ns (77.827%))
  Logic Levels:           9  (CARRY4=1 FDRE=1 LUT3=1 LUT4=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDRE                         0.000     0.000 r  slc/state_controller/FSM_sequential_State_reg[1]/C
    SLICE_X60Y82         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  slc/state_controller/FSM_sequential_State_reg[1]/Q
                         net (fo=65, routed)          1.457     1.975    slc/state_controller/Q[1]
    SLICE_X59Y83         LUT5 (Prop_lut5_I3_O)        0.154     2.129 r  slc/state_controller/ADDROUT_carry_i_22/O
                         net (fo=3, routed)           0.278     2.408    slc/IRreg/ADDROUT_carry_i_4
    SLICE_X59Y83         LUT3 (Prop_lut3_I1_O)        0.321     2.729 r  slc/IRreg/ADDROUT_carry_i_21/O
                         net (fo=32, routed)          2.737     5.466    slc/regfile/R4_REG/ADDROUT_carry_i_4_2
    SLICE_X54Y88         LUT6 (Prop_lut6_I4_O)        0.326     5.792 r  slc/regfile/R4_REG/ADDROUT_carry__1_i_14/O
                         net (fo=1, routed)           0.645     6.437    slc/regfile/R0_REG/ADDROUT_carry__1_1
    SLICE_X55Y87         LUT5 (Prop_lut5_I4_O)        0.124     6.561 r  slc/regfile/R0_REG/ADDROUT_carry__1_i_3/O
                         net (fo=2, routed)           1.061     7.623    slc/IRreg/DI[0]
    SLICE_X58Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.747 r  slc/IRreg/ADDROUT_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.747    slc/IRreg_n_37
    SLICE_X58Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.387 r  slc/ADDROUT_carry__1/O[3]
                         net (fo=2, routed)           1.102     9.488    slc/state_controller/data3[11]
    SLICE_X61Y88         LUT5 (Prop_lut5_I3_O)        0.306     9.794 r  slc/state_controller/Dout[11]_i_4/O
                         net (fo=2, routed)           0.797    10.591    slc/state_controller/Dout[11]_i_4_n_0
    SLICE_X61Y89         LUT4 (Prop_lut4_I1_O)        0.152    10.743 r  slc/state_controller/Dout[11]_i_2/O
                         net (fo=11, routed)          1.276    12.019    slc/IRreg/Dout_reg[11]_8
    SLICE_X58Y85         FDRE                                         r  slc/IRreg/Dout_reg[11]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc/MDRreg/Dout_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            slc/memory_subsystem/hex_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.614%)  route 0.127ns (47.386%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE                         0.000     0.000 r  slc/MDRreg/Dout_reg[8]/C
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  slc/MDRreg/Dout_reg[8]/Q
                         net (fo=4, routed)           0.127     0.268    slc/memory_subsystem/D[8]
    SLICE_X62Y90         FDRE                                         r  slc/memory_subsystem/hex_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/MDRreg/Dout_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            slc/memory_subsystem/hex_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.141ns (50.118%)  route 0.140ns (49.882%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE                         0.000     0.000 r  slc/MDRreg/Dout_reg[7]/C
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  slc/MDRreg/Dout_reg[7]/Q
                         net (fo=4, routed)           0.140     0.281    slc/memory_subsystem/D[7]
    SLICE_X62Y91         FDRE                                         r  slc/memory_subsystem/hex_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/MDRreg/Dout_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            slc/memory_subsystem/hex_data_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.164ns (56.728%)  route 0.125ns (43.272%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE                         0.000     0.000 r  slc/MDRreg/Dout_reg[12]/C
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  slc/MDRreg/Dout_reg[12]/Q
                         net (fo=4, routed)           0.125     0.289    slc/memory_subsystem/D[12]
    SLICE_X63Y90         FDRE                                         r  slc/memory_subsystem/hex_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/MDRreg/Dout_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            slc/memory_subsystem/hex_data_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.148ns (49.774%)  route 0.149ns (50.226%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE                         0.000     0.000 r  slc/MDRreg/Dout_reg[14]/C
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  slc/MDRreg/Dout_reg[14]/Q
                         net (fo=3, routed)           0.149     0.297    slc/memory_subsystem/D[14]
    SLICE_X63Y90         FDRE                                         r  slc/memory_subsystem/hex_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/MDRreg/Dout_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            slc/memory_subsystem/hex_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.142%)  route 0.158ns (52.858%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE                         0.000     0.000 r  slc/MDRreg/Dout_reg[3]/C
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  slc/MDRreg/Dout_reg[3]/Q
                         net (fo=3, routed)           0.158     0.299    slc/memory_subsystem/D[3]
    SLICE_X63Y89         FDRE                                         r  slc/memory_subsystem/hex_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/MDRreg/Dout_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            slc/memory_subsystem/hex_data_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.141ns (42.374%)  route 0.192ns (57.626%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE                         0.000     0.000 r  slc/MDRreg/Dout_reg[13]/C
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  slc/MDRreg/Dout_reg[13]/Q
                         net (fo=3, routed)           0.192     0.333    slc/memory_subsystem/D[13]
    SLICE_X63Y90         FDRE                                         r  slc/memory_subsystem/hex_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/MDRreg/Dout_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            slc/memory_subsystem/hex_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.141ns (42.153%)  route 0.193ns (57.847%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE                         0.000     0.000 r  slc/MDRreg/Dout_reg[0]/C
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  slc/MDRreg/Dout_reg[0]/Q
                         net (fo=3, routed)           0.193     0.334    slc/memory_subsystem/D[0]
    SLICE_X62Y90         FDRE                                         r  slc/memory_subsystem/hex_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/state_controller/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            slc/state_controller/FSM_sequential_State_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.186ns (55.383%)  route 0.150ns (44.617%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE                         0.000     0.000 r  slc/state_controller/FSM_sequential_State_reg[2]/C
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  slc/state_controller/FSM_sequential_State_reg[2]/Q
                         net (fo=62, routed)          0.150     0.291    slc/state_controller/Q[2]
    SLICE_X60Y82         LUT6 (Prop_lut6_I2_O)        0.045     0.336 r  slc/state_controller/FSM_sequential_State[1]_i_1/O
                         net (fo=1, routed)           0.000     0.336    slc/state_controller/Next_state[1]
    SLICE_X60Y82         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/MDRreg/Dout_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            slc/memory_subsystem/hex_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.141ns (40.906%)  route 0.204ns (59.094%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE                         0.000     0.000 r  slc/MDRreg/Dout_reg[2]/C
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  slc/MDRreg/Dout_reg[2]/Q
                         net (fo=3, routed)           0.204     0.345    slc/memory_subsystem/D[2]
    SLICE_X63Y89         FDRE                                         r  slc/memory_subsystem/hex_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/MDRreg/Dout_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            slc/memory_subsystem/hex_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.148ns (41.598%)  route 0.208ns (58.402%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE                         0.000     0.000 r  slc/MDRreg/Dout_reg[5]/C
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  slc/MDRreg/Dout_reg[5]/Q
                         net (fo=4, routed)           0.208     0.356    slc/memory_subsystem/D[5]
    SLICE_X62Y91         FDRE                                         r  slc/memory_subsystem/hex_data_reg[5]/D
  -------------------------------------------------------------------    -------------------





