<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from basejump
rc: 1 (means success: 0)
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_cache
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx.v</a>
defines: 
time_elapsed: 4.700s
ram usage: 87516 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpe07d3weu/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_cache <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PP0113] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html#l-18" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v:18</a>:8: Unused macro argument &#34;val&#34;.

[WRN:PP0113] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html#l-26" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v:26</a>:8: Unused macro argument &#34;val&#34;.

[WRN:PP0113] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html#l-50" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v:50</a>:8: Unused macro argument &#34;x&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v:7</a>: No timescale set for &#34;bsg_cache_non_blocking_pkg&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v:7</a>: No timescale set for &#34;bsg_cache_pkg&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx.v:7</a>: No timescale set for &#34;bsg_cache_to_test_dram_rx&#34;.

[INF:CP0300] Compilation...

[INF:CP0301] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v:7</a>: Compile package &#34;bsg_cache_non_blocking_pkg&#34;.

[INF:CP0301] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v:7</a>: Compile package &#34;bsg_cache_pkg&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx.v:7</a>: Compile module &#34;work@bsg_cache_to_test_dram_rx&#34;.

[INF:EL0526] Design Elaboration...

[INF:CP0335] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx.v.html#l-119" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx.v:119</a>: Compile generate block &#34;work@bsg_cache_to_test_dram_rx.genblk1&#34;.

[NTE:EL0503] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx.v:7</a>: Top level module &#34;work@bsg_cache_to_test_dram_rx&#34;.

[WRN:EL0500] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx.v:45</a>: Cannot find a module definition for &#34;work@bsg_cache_to_test_dram_rx::bsg_async_fifo&#34;.

[WRN:EL0500] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx.v.html#l-71" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx.v:71</a>: Cannot find a module definition for &#34;work@bsg_cache_to_test_dram_rx::bsg_async_fifo&#34;.

[WRN:EL0500] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx.v.html#l-127" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx.v:127</a>: Cannot find a module definition for &#34;work@bsg_cache_to_test_dram_rx::bsg_decode_with_v&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 4.

[NTE:EL0511] Nb leaf instances: 3.

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 11
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpe07d3weu/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_bsg_cache_to_test_dram_rx
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpe07d3weu/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpe07d3weu/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@bsg_cache_to_test_dram_rx)
 |vpiName:work@bsg_cache_to_test_dram_rx
 |uhdmallPackages:
 \_package: bsg_cache_non_blocking_pkg, file:<a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a>, line:7, parent:work@bsg_cache_to_test_dram_rx
   |vpiDefName:bsg_cache_non_blocking_pkg
   |vpiFullName:bsg_cache_non_blocking_pkg
   |vpiTypedef:
   \_struct_typespec: (bsg_cache_non_blocking_decode_s), line:54
     |vpiPacked:1
     |vpiName:bsg_cache_non_blocking_decode_s
     |vpiTypespecMember:
     \_typespec_member: (size_op), line:59
       |vpiName:size_op
       |vpiTypespec:
       \_logic_typespec: , line:59
         |vpiRange:
         \_range: , line:59, parent:bsg_cache_non_blocking_decode_s
           |vpiLeftRange:
           \_constant: , line:59
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:59
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiTypespecMember:
     \_typespec_member: (sigext_op), line:60
       |vpiName:sigext_op
       |vpiTypespec:
       \_logic_typespec: , line:60
     |vpiTypespecMember:
     \_typespec_member: (ld_op), line:61
       |vpiName:ld_op
       |vpiTypespec:
       \_logic_typespec: , line:61
     |vpiTypespecMember:
     \_typespec_member: (st_op), line:62
       |vpiName:st_op
       |vpiTypespec:
       \_logic_typespec: , line:62
     |vpiTypespecMember:
     \_typespec_member: (block_ld_op), line:63
       |vpiName:block_ld_op
       |vpiTypespec:
       \_logic_typespec: , line:63
     |vpiTypespecMember:
     \_typespec_member: (mask_op), line:64
       |vpiName:mask_op
       |vpiTypespec:
       \_logic_typespec: , line:64
     |vpiTypespecMember:
     \_typespec_member: (tagst_op), line:66
       |vpiName:tagst_op
       |vpiTypespec:
       \_logic_typespec: , line:66
     |vpiTypespecMember:
     \_typespec_member: (taglv_op), line:67
       |vpiName:taglv_op
       |vpiTypespec:
       \_logic_typespec: , line:67
     |vpiTypespecMember:
     \_typespec_member: (tagla_op), line:68
       |vpiName:tagla_op
       |vpiTypespec:
       \_logic_typespec: , line:68
     |vpiTypespecMember:
     \_typespec_member: (tagfl_op), line:70
       |vpiName:tagfl_op
       |vpiTypespec:
       \_logic_typespec: , line:70
     |vpiTypespecMember:
     \_typespec_member: (afl_op), line:71
       |vpiName:afl_op
       |vpiTypespec:
       \_logic_typespec: , line:71
     |vpiTypespecMember:
     \_typespec_member: (aflinv_op), line:72
       |vpiName:aflinv_op
       |vpiTypespec:
       \_logic_typespec: , line:72
     |vpiTypespecMember:
     \_typespec_member: (ainv_op), line:73
       |vpiName:ainv_op
       |vpiTypespec:
       \_logic_typespec: , line:73
     |vpiTypespecMember:
     \_typespec_member: (alock_op), line:75
       |vpiName:alock_op
       |vpiTypespec:
       \_logic_typespec: , line:75
     |vpiTypespecMember:
     \_typespec_member: (aunlock_op), line:76
       |vpiName:aunlock_op
       |vpiTypespec:
       \_logic_typespec: , line:76
     |vpiTypespecMember:
     \_typespec_member: (mgmt_op), line:78
       |vpiName:mgmt_op
       |vpiTypespec:
       \_logic_typespec: , line:78
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_non_blocking_miss_fifo_op_e), line:153
     |vpiName:bsg_cache_non_blocking_miss_fifo_op_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:149
       |vpiRange:
       \_range: , line:149
         |vpiLeftRange:
         \_constant: , line:149
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:149
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (e_miss_fifo_dequeue), line:150
       |vpiName:e_miss_fifo_dequeue
       |INT:0
     |vpiEnumConst:
     \_enum_const: (e_miss_fifo_invalidate), line:152
       |vpiName:e_miss_fifo_invalidate
       |INT:2
     |vpiEnumConst:
     \_enum_const: (e_miss_fifo_skip), line:151
       |vpiName:e_miss_fifo_skip
       |INT:1
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_non_blocking_opcode_e), line:43
     |vpiName:bsg_cache_non_blocking_opcode_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:12
       |vpiRange:
       \_range: , line:12
         |vpiLeftRange:
         \_constant: , line:12
           |vpiConstType:7
           |vpiDecompile:4
           |vpiSize:32
           |INT:4
         |vpiRightRange:
         \_constant: , line:12
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (AFL), line:36
       |vpiName:AFL
       |INT:24
     |vpiEnumConst:
     \_enum_const: (AFLINV), line:37
       |vpiName:AFLINV
       |INT:25
     |vpiEnumConst:
     \_enum_const: (AINV), line:38
       |vpiName:AINV
       |INT:26
     |vpiEnumConst:
     \_enum_const: (ALOCK), line:40
       |vpiName:ALOCK
       |INT:27
     |vpiEnumConst:
     \_enum_const: (AUNLOCK), line:41
       |vpiName:AUNLOCK
       |INT:28
     |vpiEnumConst:
     \_enum_const: (BLOCK_LD), line:29
       |vpiName:BLOCK_LD
       |INT:14
     |vpiEnumConst:
     \_enum_const: (LB), line:14
       |vpiName:LB
       |INT:0
     |vpiEnumConst:
     \_enum_const: (LBU), line:19
       |vpiName:LBU
       |INT:4
     |vpiEnumConst:
     \_enum_const: (LD), line:17
       |vpiName:LD
       |INT:3
     |vpiEnumConst:
     \_enum_const: (LH), line:15
       |vpiName:LH
       |INT:1
     |vpiEnumConst:
     \_enum_const: (LHU), line:20
       |vpiName:LHU
       |INT:5
     |vpiEnumConst:
     \_enum_const: (LW), line:16
       |vpiName:LW
       |INT:2
     |vpiEnumConst:
     \_enum_const: (LWU), line:21
       |vpiName:LWU
       |INT:6
     |vpiEnumConst:
     \_enum_const: (SB), line:23
       |vpiName:SB
       |INT:8
     |vpiEnumConst:
     \_enum_const: (SD), line:26
       |vpiName:SD
       |INT:11
     |vpiEnumConst:
     \_enum_const: (SH), line:24
       |vpiName:SH
       |INT:9
     |vpiEnumConst:
     \_enum_const: (SM), line:27
       |vpiName:SM
       |INT:13
     |vpiEnumConst:
     \_enum_const: (SW), line:25
       |vpiName:SW
       |INT:10
     |vpiEnumConst:
     \_enum_const: (TAGFL), line:32
       |vpiName:TAGFL
       |INT:17
     |vpiEnumConst:
     \_enum_const: (TAGLA), line:34
       |vpiName:TAGLA
       |INT:19
     |vpiEnumConst:
     \_enum_const: (TAGLV), line:33
       |vpiName:TAGLV
       |INT:18
     |vpiEnumConst:
     \_enum_const: (TAGST), line:31
       |vpiName:TAGST
       |INT:16
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_non_blocking_stat_op_e), line:139
     |vpiName:bsg_cache_non_blocking_stat_op_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:132
       |vpiRange:
       \_range: , line:132
         |vpiLeftRange:
         \_constant: , line:132
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:132
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (e_stat_clear_dirty), line:134
       |vpiName:e_stat_clear_dirty
       |INT:1
     |vpiEnumConst:
     \_enum_const: (e_stat_read), line:133
       |vpiName:e_stat_read
       |INT:0
     |vpiEnumConst:
     \_enum_const: (e_stat_reset), line:138
       |vpiName:e_stat_reset
       |INT:5
     |vpiEnumConst:
     \_enum_const: (e_stat_set_lru), line:135
       |vpiName:e_stat_set_lru
       |INT:2
     |vpiEnumConst:
     \_enum_const: (e_stat_set_lru_and_clear_dirty), line:137
       |vpiName:e_stat_set_lru_and_clear_dirty
       |INT:4
     |vpiEnumConst:
     \_enum_const: (e_stat_set_lru_and_dirty), line:136
       |vpiName:e_stat_set_lru_and_dirty
       |INT:3
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_non_blocking_tag_op_e), line:115
     |vpiName:bsg_cache_non_blocking_tag_op_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:107
       |vpiRange:
       \_range: , line:107
         |vpiLeftRange:
         \_constant: , line:107
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:107
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (e_tag_invalidate), line:112
       |vpiName:e_tag_invalidate
       |INT:4
     |vpiEnumConst:
     \_enum_const: (e_tag_lock), line:113
       |vpiName:e_tag_lock
       |INT:5
     |vpiEnumConst:
     \_enum_const: (e_tag_read), line:108
       |vpiName:e_tag_read
       |INT:0
     |vpiEnumConst:
     \_enum_const: (e_tag_set_tag), line:110
       |vpiName:e_tag_set_tag
       |INT:2
     |vpiEnumConst:
     \_enum_const: (e_tag_set_tag_and_lock), line:111
       |vpiName:e_tag_set_tag_and_lock
       |INT:3
     |vpiEnumConst:
     \_enum_const: (e_tag_store), line:109
       |vpiName:e_tag_store
       |INT:1
     |vpiEnumConst:
     \_enum_const: (e_tag_unlock), line:114
       |vpiName:e_tag_unlock
       |INT:6
   |vpiTypedef:
   \_enum_typespec: (mhu_state_e), line:181
     |vpiName:mhu_state_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:168
       |vpiRange:
       \_range: , line:168
         |vpiLeftRange:
         \_constant: , line:168
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
         |vpiRightRange:
         \_constant: , line:168
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (DEQUEUE_MODE), line:176
       |vpiName:DEQUEUE_MODE
       |INT:7
     |vpiEnumConst:
     \_enum_const: (MGMT_OP), line:170
       |vpiName:MGMT_OP
       |INT:1
     |vpiEnumConst:
     \_enum_const: (MHU_IDLE), line:169
       |vpiName:MHU_IDLE
       |INT:0
     |vpiEnumConst:
     \_enum_const: (READ_TAG1), line:173
       |vpiName:READ_TAG1
       |INT:4
     |vpiEnumConst:
     \_enum_const: (READ_TAG2), line:177
       |vpiName:READ_TAG2
       |INT:8
     |vpiEnumConst:
     \_enum_const: (RECOVER), line:180
       |vpiName:RECOVER
       |INT:11
     |vpiEnumConst:
     \_enum_const: (SCAN_MODE), line:179
       |vpiName:SCAN_MODE
       |INT:10
     |vpiEnumConst:
     \_enum_const: (SEND_DMA_REQ1), line:174
       |vpiName:SEND_DMA_REQ1
       |INT:5
     |vpiEnumConst:
     \_enum_const: (SEND_DMA_REQ2), line:178
       |vpiName:SEND_DMA_REQ2
       |INT:9
     |vpiEnumConst:
     \_enum_const: (SEND_MGMT_DMA), line:171
       |vpiName:SEND_MGMT_DMA
       |INT:2
     |vpiEnumConst:
     \_enum_const: (WAIT_DMA_DONE), line:175
       |vpiName:WAIT_DMA_DONE
       |INT:6
     |vpiEnumConst:
     \_enum_const: (WAIT_MGMT_DMA), line:172
       |vpiName:WAIT_MGMT_DMA
       |INT:3
 |uhdmallPackages:
 \_package: bsg_cache_pkg, file:<a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a>, line:7, parent:work@bsg_cache_to_test_dram_rx
   |vpiDefName:bsg_cache_pkg
   |vpiFullName:bsg_cache_pkg
   |vpiTypedef:
   \_struct_typespec: (bsg_cache_decode_s), line:72
     |vpiPacked:1
     |vpiName:bsg_cache_decode_s
     |vpiTypespecMember:
     \_typespec_member: (data_size_op), line:77
       |vpiName:data_size_op
       |vpiTypespec:
       \_logic_typespec: , line:77
         |vpiRange:
         \_range: , line:77, parent:bsg_cache_decode_s
           |vpiLeftRange:
           \_constant: , line:77
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:77
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiTypespecMember:
     \_typespec_member: (sigext_op), line:78
       |vpiName:sigext_op
       |vpiTypespec:
       \_logic_typespec: , line:78
     |vpiTypespecMember:
     \_typespec_member: (mask_op), line:79
       |vpiName:mask_op
       |vpiTypespec:
       \_logic_typespec: , line:79
     |vpiTypespecMember:
     \_typespec_member: (ld_op), line:80
       |vpiName:ld_op
       |vpiTypespec:
       \_logic_typespec: , line:80
     |vpiTypespecMember:
     \_typespec_member: (st_op), line:81
       |vpiName:st_op
       |vpiTypespec:
       \_logic_typespec: , line:81
     |vpiTypespecMember:
     \_typespec_member: (tagst_op), line:82
       |vpiName:tagst_op
       |vpiTypespec:
       \_logic_typespec: , line:82
     |vpiTypespecMember:
     \_typespec_member: (tagfl_op), line:83
       |vpiName:tagfl_op
       |vpiTypespec:
       \_logic_typespec: , line:83
     |vpiTypespecMember:
     \_typespec_member: (taglv_op), line:84
       |vpiName:taglv_op
       |vpiTypespec:
       \_logic_typespec: , line:84
     |vpiTypespecMember:
     \_typespec_member: (tagla_op), line:85
       |vpiName:tagla_op
       |vpiTypespec:
       \_logic_typespec: , line:85
     |vpiTypespecMember:
     \_typespec_member: (afl_op), line:86
       |vpiName:afl_op
       |vpiTypespec:
       \_logic_typespec: , line:86
     |vpiTypespecMember:
     \_typespec_member: (aflinv_op), line:87
       |vpiName:aflinv_op
       |vpiTypespec:
       \_logic_typespec: , line:87
     |vpiTypespecMember:
     \_typespec_member: (ainv_op), line:88
       |vpiName:ainv_op
       |vpiTypespec:
       \_logic_typespec: , line:88
     |vpiTypespecMember:
     \_typespec_member: (alock_op), line:89
       |vpiName:alock_op
       |vpiTypespec:
       \_logic_typespec: , line:89
     |vpiTypespecMember:
     \_typespec_member: (aunlock_op), line:90
       |vpiName:aunlock_op
       |vpiTypespec:
       \_logic_typespec: , line:90
     |vpiTypespecMember:
     \_typespec_member: (tag_read_op), line:91
       |vpiName:tag_read_op
       |vpiTypespec:
       \_logic_typespec: , line:91
     |vpiTypespecMember:
     \_typespec_member: (atomic_op), line:93
       |vpiName:atomic_op
       |vpiTypespec:
       \_logic_typespec: , line:93
     |vpiTypespecMember:
     \_typespec_member: (amoswap_op), line:94
       |vpiName:amoswap_op
       |vpiTypespec:
       \_logic_typespec: , line:94
     |vpiTypespecMember:
     \_typespec_member: (amoor_op), line:95
       |vpiName:amoor_op
       |vpiTypespec:
       \_logic_typespec: , line:95
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_dma_cmd_e), line:111
     |vpiName:bsg_cache_dma_cmd_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:105
       |vpiRange:
       \_range: , line:105
         |vpiLeftRange:
         \_constant: , line:105
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
         |vpiRightRange:
         \_constant: , line:105
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (e_dma_get_fill_data), line:109
       |vpiName:e_dma_get_fill_data
       |INT:4
     |vpiEnumConst:
     \_enum_const: (e_dma_nop), line:106
       |vpiName:e_dma_nop
       |INT:0
     |vpiEnumConst:
     \_enum_const: (e_dma_send_evict_addr), line:108
       |vpiName:e_dma_send_evict_addr
       |INT:2
     |vpiEnumConst:
     \_enum_const: (e_dma_send_evict_data), line:110
       |vpiName:e_dma_send_evict_data
       |INT:8
     |vpiEnumConst:
     \_enum_const: (e_dma_send_fill_addr), line:107
       |vpiName:e_dma_send_fill_addr
       |INT:1
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_opcode_e), line:63
     |vpiName:bsg_cache_opcode_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:11
       |vpiRange:
       \_range: , line:11
         |vpiLeftRange:
         \_constant: , line:11
           |vpiConstType:7
           |vpiDecompile:5
           |vpiSize:32
           |INT:5
         |vpiRightRange:
         \_constant: , line:11
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (AFL), line:35
       |vpiName:AFL
       |INT:24
     |vpiEnumConst:
     \_enum_const: (AFLINV), line:36
       |vpiName:AFLINV
       |INT:25
     |vpiEnumConst:
     \_enum_const: (AINV), line:37
       |vpiName:AINV
       |INT:26
     |vpiEnumConst:
     \_enum_const: (ALOCK), line:39
       |vpiName:ALOCK
       |INT:27
     |vpiEnumConst:
     \_enum_const: (AMOADD_D), line:55
       |vpiName:AMOADD_D
       |INT:49
     |vpiEnumConst:
     \_enum_const: (AMOADD_W), line:44
       |vpiName:AMOADD_W
       |INT:33
     |vpiEnumConst:
     \_enum_const: (AMOAND_D), line:57
       |vpiName:AMOAND_D
       |INT:51
     |vpiEnumConst:
     \_enum_const: (AMOAND_W), line:46
       |vpiName:AMOAND_W
       |INT:35
     |vpiEnumConst:
     \_enum_const: (AMOMAXU_D), line:62
       |vpiName:AMOMAXU_D
       |INT:56
     |vpiEnumConst:
     \_enum_const: (AMOMAXU_W), line:51
       |vpiName:AMOMAXU_W
       |INT:40
     |vpiEnumConst:
     \_enum_const: (AMOMAX_D), line:60
       |vpiName:AMOMAX_D
       |INT:54
     |vpiEnumConst:
     \_enum_const: (AMOMAX_W), line:49
       |vpiName:AMOMAX_W
       |INT:38
     |vpiEnumConst:
     \_enum_const: (AMOMINU_D), line:61
       |vpiName:AMOMINU_D
       |INT:55
     |vpiEnumConst:
     \_enum_const: (AMOMINU_W), line:50
       |vpiName:AMOMINU_W
       |INT:39
     |vpiEnumConst:
     \_enum_const: (AMOMIN_D), line:59
       |vpiName:AMOMIN_D
       |INT:53
     |vpiEnumConst:
     \_enum_const: (AMOMIN_W), line:48
       |vpiName:AMOMIN_W
       |INT:37
     |vpiEnumConst:
     \_enum_const: (AMOOR_D), line:58
       |vpiName:AMOOR_D
       |INT:52
     |vpiEnumConst:
     \_enum_const: (AMOOR_W), line:47
       |vpiName:AMOOR_W
       |INT:36
     |vpiEnumConst:
     \_enum_const: (AMOSWAP_D), line:54
       |vpiName:AMOSWAP_D
       |INT:48
     |vpiEnumConst:
     \_enum_const: (AMOSWAP_W), line:43
       |vpiName:AMOSWAP_W
       |INT:32
     |vpiEnumConst:
     \_enum_const: (AMOXOR_D), line:56
       |vpiName:AMOXOR_D
       |INT:50
     |vpiEnumConst:
     \_enum_const: (AMOXOR_W), line:45
       |vpiName:AMOXOR_W
       |INT:34
     |vpiEnumConst:
     \_enum_const: (AUNLOCK), line:40
       |vpiName:AUNLOCK
       |INT:28
     |vpiEnumConst:
     \_enum_const: (LB), line:12
       |vpiName:LB
       |INT:0
     |vpiEnumConst:
     \_enum_const: (LBU), line:17
       |vpiName:LBU
       |INT:4
     |vpiEnumConst:
     \_enum_const: (LD), line:15
       |vpiName:LD
       |INT:3
     |vpiEnumConst:
     \_enum_const: (LDU), line:20
       |vpiName:LDU
       |INT:7
     |vpiEnumConst:
     \_enum_const: (LH), line:13
       |vpiName:LH
       |INT:1
     |vpiEnumConst:
     \_enum_const: (LHU), line:18
       |vpiName:LHU
       |INT:5
     |vpiEnumConst:
     \_enum_const: (LM), line:27
       |vpiName:LM
       |INT:12
     |vpiEnumConst:
     \_enum_const: (LW), line:14
       |vpiName:LW
       |INT:2
     |vpiEnumConst:
     \_enum_const: (LWU), line:19
       |vpiName:LWU
       |INT:6
     |vpiEnumConst:
     \_enum_const: (SB), line:22
       |vpiName:SB
       |INT:8
     |vpiEnumConst:
     \_enum_const: (SD), line:25
       |vpiName:SD
       |INT:11
     |vpiEnumConst:
     \_enum_const: (SH), line:23
       |vpiName:SH
       |INT:9
     |vpiEnumConst:
     \_enum_const: (SM), line:28
       |vpiName:SM
       |INT:13
     |vpiEnumConst:
     \_enum_const: (SW), line:24
       |vpiName:SW
       |INT:10
     |vpiEnumConst:
     \_enum_const: (TAGFL), line:31
       |vpiName:TAGFL
       |INT:17
     |vpiEnumConst:
     \_enum_const: (TAGLA), line:33
       |vpiName:TAGLA
       |INT:19
     |vpiEnumConst:
     \_enum_const: (TAGLV), line:32
       |vpiName:TAGLV
       |INT:18
     |vpiEnumConst:
     \_enum_const: (TAGST), line:30
       |vpiName:TAGST
       |INT:16
 |uhdmallPackages:
 \_package: builtin, parent:work@bsg_cache_to_test_dram_rx
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@bsg_cache_to_test_dram_rx, file:<a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx.v</a>, line:7, parent:work@bsg_cache_to_test_dram_rx
   |vpiDefName:work@bsg_cache_to_test_dram_rx
   |vpiFullName:work@bsg_cache_to_test_dram_rx
   |vpiProcess:
   \_always: , line:141
     |vpiAlwaysType:3
     |vpiStmt:
     \_event_control: , line:141
       |vpiCondition:
       \_operation: , line:141
         |vpiOpType:40
         |vpiOperand:
         \_ref_obj: (dram_clk_i), line:141
           |vpiName:dram_clk_i
           |vpiFullName:work@bsg_cache_to_test_dram_rx.dram_clk_i
       |vpiStmt:
       \_begin: , line:141
         |vpiFullName:work@bsg_cache_to_test_dram_rx
         |vpiStmt:
         \_if_stmt: , line:142
           |vpiCondition:
           \_operation: , line:142
             |vpiOpType:28
             |vpiOperand:
             \_operation: , line:142
               |vpiOpType:4
               |vpiOperand:
               \_ref_obj: (dram_reset_i), line:142
                 |vpiName:dram_reset_i
                 |vpiFullName:work@bsg_cache_to_test_dram_rx.dram_reset_i
             |vpiOperand:
             \_ref_obj: (dram_data_v_i), line:142
               |vpiName:dram_data_v_i
               |vpiFullName:work@bsg_cache_to_test_dram_rx.dram_data_v_i
           |vpiStmt:
           \_begin: , line:142
             |vpiFullName:work@bsg_cache_to_test_dram_rx
             |vpiStmt:
             \_immediate_assert: , line:143
               |vpiExpr:
               \_operation: , line:143
                 |vpiOpType:4
                 |vpiOperand:
                 \_ref_obj: (data_afifo_full), line:143
                   |vpiName:data_afifo_full
                   |vpiFullName:work@bsg_cache_to_test_dram_rx.data_afifo_full
               |vpiStmt:
               \_sys_func_call: ($fatal), line:143
                 |vpiName:$fatal
                 |vpiArgument:
                 \_constant: , line:143
                   |vpiConstType:6
                   |vpiDecompile:&#34;data async_fifo full!&#34;
                   |vpiSize:23
                   |STRING:&#34;data async_fifo full!&#34;
             |vpiStmt:
             \_immediate_assert: , line:144
               |vpiExpr:
               \_operation: , line:144
                 |vpiOpType:4
                 |vpiOperand:
                 \_ref_obj: (ch_addr_afifo_full), line:144
                   |vpiName:ch_addr_afifo_full
                   |vpiFullName:work@bsg_cache_to_test_dram_rx.ch_addr_afifo_full
               |vpiStmt:
               \_sys_func_call: ($fatal), line:144
                 |vpiName:$fatal
                 |vpiArgument:
                 \_constant: , line:144
                   |vpiConstType:6
                   |vpiDecompile:&#34;ch_addr async_fifo full!&#34;
                   |vpiSize:26
                   |STRING:&#34;ch_addr async_fifo full!&#34;
   |vpiPort:
   \_port: (core_clk_i), line:22
     |vpiName:core_clk_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (core_clk_i), line:22
         |vpiName:core_clk_i
         |vpiFullName:work@bsg_cache_to_test_dram_rx.core_clk_i
   |vpiPort:
   \_port: (core_reset_i), line:23
     |vpiName:core_reset_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (core_reset_i), line:23
         |vpiName:core_reset_i
         |vpiFullName:work@bsg_cache_to_test_dram_rx.core_reset_i
   |vpiPort:
   \_port: (dma_data_o), line:25
     |vpiName:dma_data_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dma_data_o), line:25
         |vpiName:dma_data_o
         |vpiFullName:work@bsg_cache_to_test_dram_rx.dma_data_o
         |vpiNetType:36
   |vpiPort:
   \_port: (dma_data_v_o), line:26
     |vpiName:dma_data_v_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dma_data_v_o), line:26
         |vpiName:dma_data_v_o
         |vpiFullName:work@bsg_cache_to_test_dram_rx.dma_data_v_o
         |vpiNetType:36
   |vpiPort:
   \_port: (dma_data_ready_i), line:27
     |vpiName:dma_data_ready_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dma_data_ready_i), line:27
         |vpiName:dma_data_ready_i
         |vpiFullName:work@bsg_cache_to_test_dram_rx.dma_data_ready_i
   |vpiPort:
   \_port: (dram_clk_i), line:29
     |vpiName:dram_clk_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_clk_i), line:29
         |vpiName:dram_clk_i
         |vpiFullName:work@bsg_cache_to_test_dram_rx.dram_clk_i
   |vpiPort:
   \_port: (dram_reset_i), line:30
     |vpiName:dram_reset_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_reset_i), line:30
         |vpiName:dram_reset_i
         |vpiFullName:work@bsg_cache_to_test_dram_rx.dram_reset_i
   |vpiPort:
   \_port: (dram_data_v_i), line:32
     |vpiName:dram_data_v_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_data_v_i), line:32
         |vpiName:dram_data_v_i
         |vpiFullName:work@bsg_cache_to_test_dram_rx.dram_data_v_i
   |vpiPort:
   \_port: (dram_data_i), line:33
     |vpiName:dram_data_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_data_i), line:33
         |vpiName:dram_data_i
         |vpiFullName:work@bsg_cache_to_test_dram_rx.dram_data_i
   |vpiPort:
   \_port: (dram_ch_addr_i), line:34
     |vpiName:dram_ch_addr_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_ch_addr_i), line:34
         |vpiName:dram_ch_addr_i
         |vpiFullName:work@bsg_cache_to_test_dram_rx.dram_ch_addr_i
   |vpiContAssign:
   \_cont_assign: , line:135
     |vpiRhs:
     \_operation: , line:135
       |vpiOpType:28
       |vpiOperand:
       \_ref_obj: (ch_addr_v_lo), line:135
         |vpiName:ch_addr_v_lo
         |vpiFullName:work@bsg_cache_to_test_dram_rx.ch_addr_v_lo
       |vpiOperand:
       \_ref_obj: (dram_data_v_lo), line:135
         |vpiName:dram_data_v_lo
         |vpiFullName:work@bsg_cache_to_test_dram_rx.dram_data_v_lo
     |vpiLhs:
     \_ref_obj: (data_afifo_deq), line:135
       |vpiName:data_afifo_deq
       |vpiFullName:work@bsg_cache_to_test_dram_rx.data_afifo_deq
       |vpiActual:
       \_logic_net: (data_afifo_deq), line:67
         |vpiName:data_afifo_deq
         |vpiFullName:work@bsg_cache_to_test_dram_rx.data_afifo_deq
         |vpiNetType:36
   |vpiContAssign:
   \_cont_assign: , line:136
     |vpiRhs:
     \_operation: , line:136
       |vpiOpType:28
       |vpiOperand:
       \_ref_obj: (ch_addr_v_lo), line:136
         |vpiName:ch_addr_v_lo
         |vpiFullName:work@bsg_cache_to_test_dram_rx.ch_addr_v_lo
       |vpiOperand:
       \_ref_obj: (dram_data_v_lo), line:136
         |vpiName:dram_data_v_lo
         |vpiFullName:work@bsg_cache_to_test_dram_rx.dram_data_v_lo
     |vpiLhs:
     \_ref_obj: (ch_addr_afifo_deq), line:136
       |vpiName:ch_addr_afifo_deq
       |vpiFullName:work@bsg_cache_to_test_dram_rx.ch_addr_afifo_deq
       |vpiActual:
       \_logic_net: (ch_addr_afifo_deq), line:41
         |vpiName:ch_addr_afifo_deq
         |vpiFullName:work@bsg_cache_to_test_dram_rx.ch_addr_afifo_deq
         |vpiNetType:36
   |vpiNet:
   \_logic_net: (core_clk_i), line:22
   |vpiNet:
   \_logic_net: (core_reset_i), line:23
   |vpiNet:
   \_logic_net: (dma_data_o), line:25
   |vpiNet:
   \_logic_net: (dma_data_v_o), line:26
   |vpiNet:
   \_logic_net: (dma_data_ready_i), line:27
   |vpiNet:
   \_logic_net: (dram_clk_i), line:29
   |vpiNet:
   \_logic_net: (dram_reset_i), line:30
   |vpiNet:
   \_logic_net: (dram_data_v_i), line:32
   |vpiNet:
   \_logic_net: (dram_data_i), line:33
   |vpiNet:
   \_logic_net: (dram_ch_addr_i), line:34
   |vpiNet:
   \_logic_net: (ch_addr_afifo_full), line:40
     |vpiName:ch_addr_afifo_full
     |vpiFullName:work@bsg_cache_to_test_dram_rx.ch_addr_afifo_full
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (ch_addr_afifo_deq), line:41
   |vpiNet:
   \_logic_net: (ch_addr_lo), line:42
     |vpiName:ch_addr_lo
     |vpiFullName:work@bsg_cache_to_test_dram_rx.ch_addr_lo
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (ch_addr_v_lo), line:43
     |vpiName:ch_addr_v_lo
     |vpiFullName:work@bsg_cache_to_test_dram_rx.ch_addr_v_lo
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (data_afifo_full), line:66
     |vpiName:data_afifo_full
     |vpiFullName:work@bsg_cache_to_test_dram_rx.data_afifo_full
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (data_afifo_deq), line:67
   |vpiNet:
   \_logic_net: (dram_data_lo), line:68
     |vpiName:dram_data_lo
     |vpiFullName:work@bsg_cache_to_test_dram_rx.dram_data_lo
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (dram_data_v_lo), line:69
     |vpiName:dram_data_v_lo
     |vpiFullName:work@bsg_cache_to_test_dram_rx.dram_data_v_lo
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (reorder_v_li), line:91
     |vpiName:reorder_v_li
     |vpiFullName:work@bsg_cache_to_test_dram_rx.reorder_v_li
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (cache_id), line:117
     |vpiName:cache_id
     |vpiFullName:work@bsg_cache_to_test_dram_rx.cache_id
     |vpiNetType:36
   |vpiParamAssign:
   \_param_assign: , line:8
     |vpiRhs:
     \_constant: , line:8
       |vpiConstType:6
       |vpiDecompile:&#34;inv&#34;
       |vpiSize:5
       |STRING:&#34;inv&#34;
     |vpiLhs:
     \_parameter: (num_cache_p), line:8
       |vpiName:num_cache_p
   |vpiParamAssign:
   \_param_assign: , line:9
     |vpiRhs:
     \_constant: , line:9
       |vpiConstType:6
       |vpiDecompile:&#34;inv&#34;
       |vpiSize:5
       |STRING:&#34;inv&#34;
     |vpiLhs:
     \_parameter: (data_width_p), line:9
       |vpiName:data_width_p
   |vpiParamAssign:
   \_param_assign: , line:10
     |vpiRhs:
     \_constant: , line:10
       |vpiConstType:6
       |vpiDecompile:&#34;inv&#34;
       |vpiSize:5
       |STRING:&#34;inv&#34;
     |vpiLhs:
     \_parameter: (dma_data_width_p), line:10
       |vpiName:dma_data_width_p
   |vpiParamAssign:
   \_param_assign: , line:11
     |vpiRhs:
     \_constant: , line:11
       |vpiConstType:6
       |vpiDecompile:&#34;inv&#34;
       |vpiSize:5
       |STRING:&#34;inv&#34;
     |vpiLhs:
     \_parameter: (block_size_in_words_p), line:11
       |vpiName:block_size_in_words_p
   |vpiParamAssign:
   \_param_assign: , line:13
     |vpiRhs:
     \_constant: , line:13
       |vpiConstType:6
       |vpiDecompile:&#34;inv&#34;
       |vpiSize:5
       |STRING:&#34;inv&#34;
     |vpiLhs:
     \_parameter: (dram_data_width_p), line:13
       |vpiName:dram_data_width_p
   |vpiParamAssign:
   \_param_assign: , line:14
     |vpiRhs:
     \_constant: , line:14
       |vpiConstType:6
       |vpiDecompile:&#34;inv&#34;
       |vpiSize:5
       |STRING:&#34;inv&#34;
     |vpiLhs:
     \_parameter: (dram_channel_addr_width_p), line:14
       |vpiName:dram_channel_addr_width_p
   |vpiParamAssign:
   \_param_assign: , line:17
     |vpiRhs:
     \_operation: , line:17
       |vpiOpType:32
       |vpiOperand:
       \_operation: , line:17
         |vpiOpType:14
         |vpiOperand:
         \_constant: , line:17
           |vpiConstType:6
           |vpiDecompile:&#34;inv&#34;
           |vpiSize:5
           |STRING:&#34;inv&#34;
         |vpiOperand:
         \_constant: , line:17
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_constant: , line:17
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
       |vpiOperand:
       \_constant: , line:17
         |vpiDecompile:30
         |INT:30
     |vpiLhs:
     \_parameter: (lg_num_cache_lp), line:17
       |vpiName:lg_num_cache_lp
   |vpiParamAssign:
   \_param_assign: , line:18
     |vpiRhs:
     \_constant: , line:18
       |vpiDecompile:4
       |INT:4
     |vpiLhs:
     \_parameter: (num_req_lp), line:18
       |vpiName:num_req_lp
   |vpiParameter:
   \_parameter: (num_cache_p), line:8
   |vpiParameter:
   \_parameter: (data_width_p), line:9
   |vpiParameter:
   \_parameter: (dma_data_width_p), line:10
   |vpiParameter:
   \_parameter: (block_size_in_words_p), line:11
   |vpiParameter:
   \_parameter: (dram_data_width_p), line:13
   |vpiParameter:
   \_parameter: (dram_channel_addr_width_p), line:14
   |vpiParameter:
   \_parameter: (lg_num_cache_lp), line:17
   |vpiParameter:
   \_parameter: (num_req_lp), line:18
 |uhdmtopModules:
 \_module: work@bsg_cache_to_test_dram_rx (work@bsg_cache_to_test_dram_rx), file:<a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx.v</a>, line:7
   |vpiDefName:work@bsg_cache_to_test_dram_rx
   |vpiName:work@bsg_cache_to_test_dram_rx
   |vpiPort:
   \_port: (core_clk_i), line:22, parent:work@bsg_cache_to_test_dram_rx
     |vpiName:core_clk_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (core_clk_i), line:22, parent:work@bsg_cache_to_test_dram_rx
         |vpiName:core_clk_i
         |vpiFullName:work@bsg_cache_to_test_dram_rx.core_clk_i
   |vpiPort:
   \_port: (core_reset_i), line:23, parent:work@bsg_cache_to_test_dram_rx
     |vpiName:core_reset_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (core_reset_i), line:23, parent:work@bsg_cache_to_test_dram_rx
         |vpiName:core_reset_i
         |vpiFullName:work@bsg_cache_to_test_dram_rx.core_reset_i
   |vpiPort:
   \_port: (dma_data_o), line:25, parent:work@bsg_cache_to_test_dram_rx
     |vpiName:dma_data_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dma_data_o), line:25, parent:work@bsg_cache_to_test_dram_rx
         |vpiName:dma_data_o
         |vpiFullName:work@bsg_cache_to_test_dram_rx.dma_data_o
         |vpiNetType:36
         |vpiRange:
         \_range: , line:25
           |vpiLeftRange:
           \_constant: , line:25
             |vpiConstType:7
             |vpiDecompile:18446744073709551615
             |vpiSize:32
             |INT:-1
           |vpiRightRange:
           \_constant: , line:25
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiRange:
         \_range: , line:25
           |vpiLeftRange:
           \_constant: , line:25
             |vpiConstType:7
             |vpiDecompile:18446744073709551615
             |vpiSize:32
             |INT:-1
           |vpiRightRange:
           \_constant: , line:25
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dma_data_v_o), line:26, parent:work@bsg_cache_to_test_dram_rx
     |vpiName:dma_data_v_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dma_data_v_o), line:26, parent:work@bsg_cache_to_test_dram_rx
         |vpiName:dma_data_v_o
         |vpiFullName:work@bsg_cache_to_test_dram_rx.dma_data_v_o
         |vpiNetType:36
         |vpiRange:
         \_range: , line:26
           |vpiLeftRange:
           \_constant: , line:26
             |vpiConstType:7
             |vpiDecompile:18446744073709551615
             |vpiSize:32
             |INT:-1
           |vpiRightRange:
           \_constant: , line:26
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dma_data_ready_i), line:27, parent:work@bsg_cache_to_test_dram_rx
     |vpiName:dma_data_ready_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dma_data_ready_i), line:27, parent:work@bsg_cache_to_test_dram_rx
         |vpiName:dma_data_ready_i
         |vpiFullName:work@bsg_cache_to_test_dram_rx.dma_data_ready_i
   |vpiPort:
   \_port: (dram_clk_i), line:29, parent:work@bsg_cache_to_test_dram_rx
     |vpiName:dram_clk_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_clk_i), line:29, parent:work@bsg_cache_to_test_dram_rx
         |vpiName:dram_clk_i
         |vpiFullName:work@bsg_cache_to_test_dram_rx.dram_clk_i
   |vpiPort:
   \_port: (dram_reset_i), line:30, parent:work@bsg_cache_to_test_dram_rx
     |vpiName:dram_reset_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_reset_i), line:30, parent:work@bsg_cache_to_test_dram_rx
         |vpiName:dram_reset_i
         |vpiFullName:work@bsg_cache_to_test_dram_rx.dram_reset_i
   |vpiPort:
   \_port: (dram_data_v_i), line:32, parent:work@bsg_cache_to_test_dram_rx
     |vpiName:dram_data_v_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_data_v_i), line:32, parent:work@bsg_cache_to_test_dram_rx
         |vpiName:dram_data_v_i
         |vpiFullName:work@bsg_cache_to_test_dram_rx.dram_data_v_i
   |vpiPort:
   \_port: (dram_data_i), line:33, parent:work@bsg_cache_to_test_dram_rx
     |vpiName:dram_data_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_data_i), line:33, parent:work@bsg_cache_to_test_dram_rx
         |vpiName:dram_data_i
         |vpiFullName:work@bsg_cache_to_test_dram_rx.dram_data_i
   |vpiPort:
   \_port: (dram_ch_addr_i), line:34, parent:work@bsg_cache_to_test_dram_rx
     |vpiName:dram_ch_addr_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_ch_addr_i), line:34, parent:work@bsg_cache_to_test_dram_rx
         |vpiName:dram_ch_addr_i
         |vpiFullName:work@bsg_cache_to_test_dram_rx.dram_ch_addr_i
   |vpiModule:
   \_module: work@bsg_cache_to_test_dram_rx::bsg_async_fifo (ch_addr_afifo), file:<a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx.v</a>, line:45, parent:work@bsg_cache_to_test_dram_rx
     |vpiDefName:work@bsg_cache_to_test_dram_rx::bsg_async_fifo
     |vpiName:ch_addr_afifo
     |vpiFullName:work@bsg_cache_to_test_dram_rx.ch_addr_afifo
     |vpiPort:
     \_port: (w_clk_i), parent:ch_addr_afifo
       |vpiName:w_clk_i
       |vpiHighConn:
       \_ref_obj: (dram_clk_i), line:49
         |vpiName:dram_clk_i
         |vpiActual:
         \_logic_net: (dram_clk_i), line:29, parent:work@bsg_cache_to_test_dram_rx
     |vpiPort:
     \_port: (w_reset_i), parent:ch_addr_afifo
       |vpiName:w_reset_i
       |vpiHighConn:
       \_ref_obj: (dram_reset_i), line:50
         |vpiName:dram_reset_i
         |vpiActual:
         \_logic_net: (dram_reset_i), line:30, parent:work@bsg_cache_to_test_dram_rx
     |vpiPort:
     \_port: (w_enq_i), parent:ch_addr_afifo
       |vpiName:w_enq_i
       |vpiHighConn:
       \_ref_obj: (dram_data_v_i), line:51
         |vpiName:dram_data_v_i
         |vpiActual:
         \_logic_net: (dram_data_v_i), line:32, parent:work@bsg_cache_to_test_dram_rx
     |vpiPort:
     \_port: (w_data_i), parent:ch_addr_afifo
       |vpiName:w_data_i
       |vpiHighConn:
       \_ref_obj: (dram_ch_addr_i), line:52
         |vpiName:dram_ch_addr_i
         |vpiActual:
         \_logic_net: (dram_ch_addr_i), line:34, parent:work@bsg_cache_to_test_dram_rx
     |vpiPort:
     \_port: (w_full_o), parent:ch_addr_afifo
       |vpiName:w_full_o
       |vpiHighConn:
       \_ref_obj: (ch_addr_afifo_full), line:53
         |vpiName:ch_addr_afifo_full
         |vpiActual:
         \_logic_net: (ch_addr_afifo_full), line:40, parent:work@bsg_cache_to_test_dram_rx
           |vpiName:ch_addr_afifo_full
           |vpiFullName:work@bsg_cache_to_test_dram_rx.ch_addr_afifo_full
           |vpiNetType:36
     |vpiPort:
     \_port: (r_clk_i), parent:ch_addr_afifo
       |vpiName:r_clk_i
       |vpiHighConn:
       \_ref_obj: (core_clk_i), line:55
         |vpiName:core_clk_i
         |vpiActual:
         \_logic_net: (core_clk_i), line:22, parent:work@bsg_cache_to_test_dram_rx
     |vpiPort:
     \_port: (r_reset_i), parent:ch_addr_afifo
       |vpiName:r_reset_i
       |vpiHighConn:
       \_ref_obj: (core_reset_i), line:56
         |vpiName:core_reset_i
         |vpiActual:
         \_logic_net: (core_reset_i), line:23, parent:work@bsg_cache_to_test_dram_rx
     |vpiPort:
     \_port: (r_deq_i), parent:ch_addr_afifo
       |vpiName:r_deq_i
       |vpiHighConn:
       \_ref_obj: (ch_addr_afifo_deq), line:57
         |vpiName:ch_addr_afifo_deq
         |vpiActual:
         \_logic_net: (ch_addr_afifo_deq), line:41, parent:work@bsg_cache_to_test_dram_rx
           |vpiName:ch_addr_afifo_deq
           |vpiFullName:work@bsg_cache_to_test_dram_rx.ch_addr_afifo_deq
           |vpiNetType:36
     |vpiPort:
     \_port: (r_data_o), parent:ch_addr_afifo
       |vpiName:r_data_o
       |vpiHighConn:
       \_ref_obj: (ch_addr_lo), line:58
         |vpiName:ch_addr_lo
         |vpiActual:
         \_logic_net: (ch_addr_lo), line:42, parent:work@bsg_cache_to_test_dram_rx
           |vpiName:ch_addr_lo
           |vpiFullName:work@bsg_cache_to_test_dram_rx.ch_addr_lo
           |vpiNetType:36
           |vpiRange:
           \_range: , line:42
             |vpiLeftRange:
             \_constant: , line:42
               |vpiConstType:7
               |vpiDecompile:18446744073709551615
               |vpiSize:32
               |INT:-1
             |vpiRightRange:
             \_constant: , line:42
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (r_valid_o), parent:ch_addr_afifo
       |vpiName:r_valid_o
       |vpiHighConn:
       \_ref_obj: (ch_addr_v_lo), line:59
         |vpiName:ch_addr_v_lo
         |vpiActual:
         \_logic_net: (ch_addr_v_lo), line:43, parent:work@bsg_cache_to_test_dram_rx
           |vpiName:ch_addr_v_lo
           |vpiFullName:work@bsg_cache_to_test_dram_rx.ch_addr_v_lo
           |vpiNetType:36
     |vpiInstance:
     \_module: work@bsg_cache_to_test_dram_rx (work@bsg_cache_to_test_dram_rx), file:<a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx.v</a>, line:7
   |vpiModule:
   \_module: work@bsg_cache_to_test_dram_rx::bsg_async_fifo (data_afifo), file:<a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx.v</a>, line:71, parent:work@bsg_cache_to_test_dram_rx
     |vpiDefName:work@bsg_cache_to_test_dram_rx::bsg_async_fifo
     |vpiName:data_afifo
     |vpiFullName:work@bsg_cache_to_test_dram_rx.data_afifo
     |vpiPort:
     \_port: (w_clk_i), parent:data_afifo
       |vpiName:w_clk_i
       |vpiHighConn:
       \_ref_obj: (dram_clk_i), line:75
         |vpiName:dram_clk_i
         |vpiActual:
         \_logic_net: (dram_clk_i), line:29, parent:work@bsg_cache_to_test_dram_rx
     |vpiPort:
     \_port: (w_reset_i), parent:data_afifo
       |vpiName:w_reset_i
       |vpiHighConn:
       \_ref_obj: (dram_reset_i), line:76
         |vpiName:dram_reset_i
         |vpiActual:
         \_logic_net: (dram_reset_i), line:30, parent:work@bsg_cache_to_test_dram_rx
     |vpiPort:
     \_port: (w_enq_i), parent:data_afifo
       |vpiName:w_enq_i
       |vpiHighConn:
       \_ref_obj: (dram_data_v_i), line:77
         |vpiName:dram_data_v_i
         |vpiActual:
         \_logic_net: (dram_data_v_i), line:32, parent:work@bsg_cache_to_test_dram_rx
     |vpiPort:
     \_port: (w_data_i), parent:data_afifo
       |vpiName:w_data_i
       |vpiHighConn:
       \_ref_obj: (dram_data_i), line:78
         |vpiName:dram_data_i
         |vpiActual:
         \_logic_net: (dram_data_i), line:33, parent:work@bsg_cache_to_test_dram_rx
     |vpiPort:
     \_port: (w_full_o), parent:data_afifo
       |vpiName:w_full_o
       |vpiHighConn:
       \_ref_obj: (data_afifo_full), line:79
         |vpiName:data_afifo_full
         |vpiActual:
         \_logic_net: (data_afifo_full), line:66, parent:work@bsg_cache_to_test_dram_rx
           |vpiName:data_afifo_full
           |vpiFullName:work@bsg_cache_to_test_dram_rx.data_afifo_full
           |vpiNetType:36
     |vpiPort:
     \_port: (r_clk_i), parent:data_afifo
       |vpiName:r_clk_i
       |vpiHighConn:
       \_ref_obj: (core_clk_i), line:81
         |vpiName:core_clk_i
         |vpiActual:
         \_logic_net: (core_clk_i), line:22, parent:work@bsg_cache_to_test_dram_rx
     |vpiPort:
     \_port: (r_reset_i), parent:data_afifo
       |vpiName:r_reset_i
       |vpiHighConn:
       \_ref_obj: (core_reset_i), line:82
         |vpiName:core_reset_i
         |vpiActual:
         \_logic_net: (core_reset_i), line:23, parent:work@bsg_cache_to_test_dram_rx
     |vpiPort:
     \_port: (r_deq_i), parent:data_afifo
       |vpiName:r_deq_i
       |vpiHighConn:
       \_ref_obj: (data_afifo_deq), line:83
         |vpiName:data_afifo_deq
         |vpiActual:
         \_logic_net: (data_afifo_deq), line:67, parent:work@bsg_cache_to_test_dram_rx
           |vpiName:data_afifo_deq
           |vpiFullName:work@bsg_cache_to_test_dram_rx.data_afifo_deq
           |vpiNetType:36
     |vpiPort:
     \_port: (r_data_o), parent:data_afifo
       |vpiName:r_data_o
       |vpiHighConn:
       \_ref_obj: (dram_data_lo), line:84
         |vpiName:dram_data_lo
         |vpiActual:
         \_logic_net: (dram_data_lo), line:68, parent:work@bsg_cache_to_test_dram_rx
           |vpiName:dram_data_lo
           |vpiFullName:work@bsg_cache_to_test_dram_rx.dram_data_lo
           |vpiNetType:36
           |vpiRange:
           \_range: , line:68
             |vpiLeftRange:
             \_constant: , line:68
               |vpiConstType:7
               |vpiDecompile:18446744073709551615
               |vpiSize:32
               |INT:-1
             |vpiRightRange:
             \_constant: , line:68
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (r_valid_o), parent:data_afifo
       |vpiName:r_valid_o
       |vpiHighConn:
       \_ref_obj: (dram_data_v_lo), line:85
         |vpiName:dram_data_v_lo
         |vpiActual:
         \_logic_net: (dram_data_v_lo), line:69, parent:work@bsg_cache_to_test_dram_rx
           |vpiName:dram_data_v_lo
           |vpiFullName:work@bsg_cache_to_test_dram_rx.dram_data_v_lo
           |vpiNetType:36
     |vpiInstance:
     \_module: work@bsg_cache_to_test_dram_rx (work@bsg_cache_to_test_dram_rx), file:<a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx.v</a>, line:7
   |vpiModule:
   \_module: work@bsg_cache_to_test_dram_rx::bsg_decode_with_v (demux0), file:<a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx.v</a>, line:127, parent:work@bsg_cache_to_test_dram_rx
     |vpiDefName:work@bsg_cache_to_test_dram_rx::bsg_decode_with_v
     |vpiName:demux0
     |vpiFullName:work@bsg_cache_to_test_dram_rx.demux0
     |vpiPort:
     \_port: (i), parent:demux0
       |vpiName:i
       |vpiHighConn:
       \_ref_obj: (cache_id), line:130
         |vpiName:cache_id
         |vpiActual:
         \_logic_net: (cache_id), line:117, parent:work@bsg_cache_to_test_dram_rx
           |vpiName:cache_id
           |vpiFullName:work@bsg_cache_to_test_dram_rx.cache_id
           |vpiNetType:36
           |vpiRange:
           \_range: , line:117
             |vpiLeftRange:
             \_constant: , line:117
               |vpiConstType:7
               |vpiDecompile:18446744073709551615
               |vpiSize:32
               |INT:-1
             |vpiRightRange:
             \_constant: , line:117
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (v_i), parent:demux0
       |vpiName:v_i
       |vpiHighConn:
       \_operation: , line:131
         |vpiOpType:28
         |vpiOperand:
         \_ref_obj: (ch_addr_v_lo), line:131
           |vpiName:ch_addr_v_lo
         |vpiOperand:
         \_ref_obj: (dram_data_v_lo), line:131
           |vpiName:dram_data_v_lo
     |vpiPort:
     \_port: (o), parent:demux0
       |vpiName:o
       |vpiHighConn:
       \_ref_obj: (reorder_v_li), line:132
         |vpiName:reorder_v_li
         |vpiActual:
         \_logic_net: (reorder_v_li), line:91, parent:work@bsg_cache_to_test_dram_rx
           |vpiName:reorder_v_li
           |vpiFullName:work@bsg_cache_to_test_dram_rx.reorder_v_li
           |vpiNetType:36
           |vpiRange:
           \_range: , line:91
             |vpiLeftRange:
             \_constant: , line:91
               |vpiConstType:7
               |vpiDecompile:18446744073709551615
               |vpiSize:32
               |INT:-1
             |vpiRightRange:
             \_constant: , line:91
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiInstance:
     \_module: work@bsg_cache_to_test_dram_rx (work@bsg_cache_to_test_dram_rx), file:<a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx.v</a>, line:7
   |vpiGenScopeArray:
   \_gen_scope_array: (genblk1), line:119, parent:work@bsg_cache_to_test_dram_rx
     |vpiName:genblk1
     |vpiFullName:work@bsg_cache_to_test_dram_rx.genblk1
     |vpiGenScope:
     \_gen_scope: , parent:genblk1
       |vpiFullName:work@bsg_cache_to_test_dram_rx.genblk1
       |vpiContAssign:
       \_cont_assign: , line:123
         |vpiRhs:
         \_indexed_part_select: , line:123, parent:ch_addr_lo
           |vpiConstantSelect:1
           |vpiIndexedPartSelectType:2
           |vpiBaseExpr:
           \_operation: , line:123
             |vpiOpType:11
             |vpiOperand:
             \_ref_obj: (dram_channel_addr_width_p), line:123
               |vpiName:dram_channel_addr_width_p
             |vpiOperand:
             \_constant: , line:123
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
           |vpiWidthExpr:
           \_ref_obj: (lg_num_cache_lp), line:123
             |vpiName:lg_num_cache_lp
         |vpiLhs:
         \_ref_obj: (cache_id), line:123
           |vpiName:cache_id
           |vpiFullName:work@bsg_cache_to_test_dram_rx.genblk1.cache_id
   |vpiNet:
   \_logic_net: (core_clk_i), line:22, parent:work@bsg_cache_to_test_dram_rx
   |vpiNet:
   \_logic_net: (core_reset_i), line:23, parent:work@bsg_cache_to_test_dram_rx
   |vpiNet:
   \_logic_net: (dma_data_o), line:25, parent:work@bsg_cache_to_test_dram_rx
   |vpiNet:
   \_logic_net: (dma_data_v_o), line:26, parent:work@bsg_cache_to_test_dram_rx
   |vpiNet:
   \_logic_net: (dma_data_ready_i), line:27, parent:work@bsg_cache_to_test_dram_rx
   |vpiNet:
   \_logic_net: (dram_clk_i), line:29, parent:work@bsg_cache_to_test_dram_rx
   |vpiNet:
   \_logic_net: (dram_reset_i), line:30, parent:work@bsg_cache_to_test_dram_rx
   |vpiNet:
   \_logic_net: (dram_data_v_i), line:32, parent:work@bsg_cache_to_test_dram_rx
   |vpiNet:
   \_logic_net: (dram_data_i), line:33, parent:work@bsg_cache_to_test_dram_rx
   |vpiNet:
   \_logic_net: (dram_ch_addr_i), line:34, parent:work@bsg_cache_to_test_dram_rx
   |vpiNet:
   \_logic_net: (ch_addr_afifo_full), line:40, parent:work@bsg_cache_to_test_dram_rx
   |vpiNet:
   \_logic_net: (ch_addr_afifo_deq), line:41, parent:work@bsg_cache_to_test_dram_rx
   |vpiNet:
   \_logic_net: (ch_addr_lo), line:42, parent:work@bsg_cache_to_test_dram_rx
   |vpiNet:
   \_logic_net: (ch_addr_v_lo), line:43, parent:work@bsg_cache_to_test_dram_rx
   |vpiNet:
   \_logic_net: (data_afifo_full), line:66, parent:work@bsg_cache_to_test_dram_rx
   |vpiNet:
   \_logic_net: (data_afifo_deq), line:67, parent:work@bsg_cache_to_test_dram_rx
   |vpiNet:
   \_logic_net: (dram_data_lo), line:68, parent:work@bsg_cache_to_test_dram_rx
   |vpiNet:
   \_logic_net: (dram_data_v_lo), line:69, parent:work@bsg_cache_to_test_dram_rx
   |vpiNet:
   \_logic_net: (reorder_v_li), line:91, parent:work@bsg_cache_to_test_dram_rx
   |vpiNet:
   \_logic_net: (cache_id), line:117, parent:work@bsg_cache_to_test_dram_rx
   |vpiParameter:
   \_parameter: (block_size_in_words_p), line:11
     |vpiName:block_size_in_words_p
     |STRING:&#34;inv&#34;
   |vpiParameter:
   \_parameter: (data_width_p), line:9
     |vpiName:data_width_p
     |STRING:&#34;inv&#34;
   |vpiParameter:
   \_parameter: (dma_data_width_p), line:10
     |vpiName:dma_data_width_p
     |STRING:&#34;inv&#34;
   |vpiParameter:
   \_parameter: (dram_channel_addr_width_p), line:14
     |vpiName:dram_channel_addr_width_p
     |STRING:&#34;inv&#34;
   |vpiParameter:
   \_parameter: (dram_data_width_p), line:13
     |vpiName:dram_data_width_p
     |STRING:&#34;inv&#34;
   |vpiParameter:
   \_parameter: (lg_num_cache_lp), line:17
     |vpiName:lg_num_cache_lp
     |INT:0
   |vpiParameter:
   \_parameter: (num_cache_p), line:8
     |vpiName:num_cache_p
     |STRING:&#34;inv&#34;
   |vpiParameter:
   \_parameter: (num_req_lp), line:18
     |vpiName:num_req_lp
     |INT:0
Object: \work_bsg_cache_to_test_dram_rx of type 3000
Object: \work_bsg_cache_to_test_dram_rx of type 32
Object: \core_clk_i of type 44
Object: \core_reset_i of type 44
Object: \dma_data_o of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dma_data_v_o of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dma_data_ready_i of type 44
Object: \dram_clk_i of type 44
Object: \dram_reset_i of type 44
Object: \dram_data_v_i of type 44
Object: \dram_data_i of type 44
Object: \dram_ch_addr_i of type 44
Object: \ch_addr_afifo of type 32
Object: \w_clk_i of type 44
Object: \w_reset_i of type 44
Object: \w_enq_i of type 44
Object: \w_data_i of type 44
Object: \w_full_o of type 44
Object: \r_clk_i of type 44
Object: \r_reset_i of type 44
Object: \r_deq_i of type 44
Object: \r_data_o of type 44
Object: \r_valid_o of type 44
Object: \data_afifo of type 32
Object: \demux0 of type 32
Object: \i of type 44
Object: \v_i of type 44
Object: \o of type 44
Object: \genblk1 of type 133
Object:  of type 134
Object:  of type 8
Object: \cache_id of type 608
Object:  of type 130
ERROR: Encountered unhandled object type: 130

</pre>
</body>