[Inputs]
clk
en
=addr[3:0]=
=in_A[31:0]=
=in_B[31:0]=
=in_C[31:0]=
=in_D[31:0]=
=in_E[31:0]=
=in_F[31:0]=
=in_G[31:0]=
=in_H[31:0]=
[Outputs]
=out_var[31:0]=
[BiDir]
[ATTRIBUTES]
VeriModel output_buffer

