<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.40.1 (20161225.0304)
 -->
<!-- Title: G Pages: 1 -->
<svg width="8290pt" height="684pt"
 viewBox="0.00 0.00 8290.00 684.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 680)">
<title>G</title>
<polygon fill="#ffffff" stroke="transparent" points="-4,4 -4,-680 8286,-680 8286,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 8262,-8 8262,-8 8268,-8 8274,-14 8274,-20 8274,-20 8274,-656 8274,-656 8274,-662 8268,-668 8262,-668 8262,-668 20,-668 20,-668 14,-668 8,-662 8,-656 8,-656 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="4141" y="-652.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="4141" y="-637.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls0.dram system.mem_ctrls1.dram system.mem_ctrls2.dram system.mem_ctrls3.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 8254,-16 8254,-16 8260,-16 8266,-22 8266,-28 8266,-28 8266,-610 8266,-610 8266,-616 8260,-622 8254,-622 8254,-622 28,-622 28,-622 22,-622 16,-616 16,-610 16,-610 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="4141" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="4141" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu0</title>
<g id="a_clust4"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu0.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu0.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu0.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu0.interrupts&#10;isa=system.cpu0.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu0.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu0.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu0.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M7336,-24C7336,-24 8246,-24 8246,-24 8252,-24 8258,-30 8258,-36 8258,-36 8258,-380 8258,-380 8258,-386 8252,-392 8246,-392 8246,-392 7336,-392 7336,-392 7330,-392 7324,-386 7324,-380 7324,-380 7324,-36 7324,-36 7324,-30 7330,-24 7336,-24"/>
<text text-anchor="middle" x="7791" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu0 </text>
<text text-anchor="middle" x="7791" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu0_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu0.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu0.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M7884,-147C7884,-147 8238,-147 8238,-147 8244,-147 8250,-153 8250,-159 8250,-159 8250,-334 8250,-334 8250,-340 8244,-346 8238,-346 8238,-346 7884,-346 7884,-346 7878,-346 7872,-340 7872,-334 7872,-334 7872,-159 7872,-159 7872,-153 7878,-147 7884,-147"/>
<text text-anchor="middle" x="8061" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="8061" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu0_mmu_itb</title>
<g id="a_clust6"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M7892,-155C7892,-155 8045,-155 8045,-155 8051,-155 8057,-161 8057,-167 8057,-167 8057,-288 8057,-288 8057,-294 8051,-300 8045,-300 8045,-300 7892,-300 7892,-300 7886,-300 7880,-294 7880,-288 7880,-288 7880,-167 7880,-167 7880,-161 7886,-155 7892,-155"/>
<text text-anchor="middle" x="7968.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="7968.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_system_cpu0_mmu_itb_walker</title>
<g id="a_clust7"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M7900,-163C7900,-163 8037,-163 8037,-163 8043,-163 8049,-169 8049,-175 8049,-175 8049,-242 8049,-242 8049,-248 8043,-254 8037,-254 8037,-254 7900,-254 7900,-254 7894,-254 7888,-248 7888,-242 7888,-242 7888,-175 7888,-175 7888,-169 7894,-163 7900,-163"/>
<text text-anchor="middle" x="7968.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="7968.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu0_mmu_dtb</title>
<g id="a_clust9"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M8077,-155C8077,-155 8230,-155 8230,-155 8236,-155 8242,-161 8242,-167 8242,-167 8242,-288 8242,-288 8242,-294 8236,-300 8230,-300 8230,-300 8077,-300 8077,-300 8071,-300 8065,-294 8065,-288 8065,-288 8065,-167 8065,-167 8065,-161 8071,-155 8077,-155"/>
<text text-anchor="middle" x="8153.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="8153.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_system_cpu0_mmu_dtb_walker</title>
<g id="a_clust10"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M8085,-163C8085,-163 8222,-163 8222,-163 8228,-163 8234,-169 8234,-175 8234,-175 8234,-242 8234,-242 8234,-248 8228,-254 8222,-254 8222,-254 8085,-254 8085,-254 8079,-254 8073,-248 8073,-242 8073,-242 8073,-175 8073,-175 8073,-169 8079,-163 8085,-163"/>
<text text-anchor="middle" x="8153.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="8153.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust77" class="cluster">
<title>cluster_system_cpu0_icache</title>
<g id="a_clust77"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M7546,-32C7546,-32 7716,-32 7716,-32 7722,-32 7728,-38 7728,-44 7728,-44 7728,-111 7728,-111 7728,-117 7722,-123 7716,-123 7716,-123 7546,-123 7546,-123 7540,-123 7534,-117 7534,-111 7534,-111 7534,-44 7534,-44 7534,-38 7540,-32 7546,-32"/>
<text text-anchor="middle" x="7631" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="7631" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust83" class="cluster">
<title>cluster_system_cpu0_dcache</title>
<g id="a_clust83"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M7344,-32C7344,-32 7514,-32 7514,-32 7520,-32 7526,-38 7526,-44 7526,-44 7526,-111 7526,-111 7526,-117 7520,-123 7514,-123 7514,-123 7344,-123 7344,-123 7338,-123 7332,-117 7332,-111 7332,-111 7332,-44 7332,-44 7332,-38 7338,-32 7344,-32"/>
<text text-anchor="middle" x="7429" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="7429" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust89" class="cluster">
<title>cluster_system_cpu0_itb_walker_cache</title>
<g id="a_clust89"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M7759,-32C7759,-32 7929,-32 7929,-32 7935,-32 7941,-38 7941,-44 7941,-44 7941,-111 7941,-111 7941,-117 7935,-123 7929,-123 7929,-123 7759,-123 7759,-123 7753,-123 7747,-117 7747,-111 7747,-111 7747,-44 7747,-44 7747,-38 7753,-32 7759,-32"/>
<text text-anchor="middle" x="7844" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="7844" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust95" class="cluster">
<title>cluster_system_cpu0_dtb_walker_cache</title>
<g id="a_clust95"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M7966,-32C7966,-32 8136,-32 8136,-32 8142,-32 8148,-38 8148,-44 8148,-44 8148,-111 8148,-111 8148,-117 8142,-123 8136,-123 8136,-123 7966,-123 7966,-123 7960,-123 7954,-117 7954,-111 7954,-111 7954,-44 7954,-44 7954,-38 7960,-32 7966,-32"/>
<text text-anchor="middle" x="8051" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="8051" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust101" class="cluster">
<title>cluster_system_cpu0_interrupts</title>
<g id="a_clust101"><a xlink:title="clk_domain=system.cpu0.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M7562,-163C7562,-163 7852,-163 7852,-163 7858,-163 7864,-169 7864,-175 7864,-175 7864,-242 7864,-242 7864,-248 7858,-254 7852,-254 7852,-254 7562,-254 7562,-254 7556,-254 7550,-248 7550,-242 7550,-242 7550,-175 7550,-175 7550,-169 7556,-163 7562,-163"/>
<text text-anchor="middle" x="7707" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="7707" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust103" class="cluster">
<title>cluster_system_cpu1</title>
<g id="a_clust103"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu1.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=1&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu1.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu1.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu1.interrupts&#10;isa=system.cpu1.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu1.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu1.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu1.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M5452,-24C5452,-24 6362,-24 6362,-24 6368,-24 6374,-30 6374,-36 6374,-36 6374,-380 6374,-380 6374,-386 6368,-392 6362,-392 6362,-392 5452,-392 5452,-392 5446,-392 5440,-386 5440,-380 5440,-380 5440,-36 5440,-36 5440,-30 5446,-24 5452,-24"/>
<text text-anchor="middle" x="5907" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu1 </text>
<text text-anchor="middle" x="5907" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust104" class="cluster">
<title>cluster_system_cpu1_mmu</title>
<g id="a_clust104"><a xlink:title="dtb=system.cpu1.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu1.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M6000,-147C6000,-147 6354,-147 6354,-147 6360,-147 6366,-153 6366,-159 6366,-159 6366,-334 6366,-334 6366,-340 6360,-346 6354,-346 6354,-346 6000,-346 6000,-346 5994,-346 5988,-340 5988,-334 5988,-334 5988,-159 5988,-159 5988,-153 5994,-147 6000,-147"/>
<text text-anchor="middle" x="6177" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="6177" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust105" class="cluster">
<title>cluster_system_cpu1_mmu_itb</title>
<g id="a_clust105"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M6008,-155C6008,-155 6161,-155 6161,-155 6167,-155 6173,-161 6173,-167 6173,-167 6173,-288 6173,-288 6173,-294 6167,-300 6161,-300 6161,-300 6008,-300 6008,-300 6002,-300 5996,-294 5996,-288 5996,-288 5996,-167 5996,-167 5996,-161 6002,-155 6008,-155"/>
<text text-anchor="middle" x="6084.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="6084.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust106" class="cluster">
<title>cluster_system_cpu1_mmu_itb_walker</title>
<g id="a_clust106"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M6016,-163C6016,-163 6153,-163 6153,-163 6159,-163 6165,-169 6165,-175 6165,-175 6165,-242 6165,-242 6165,-248 6159,-254 6153,-254 6153,-254 6016,-254 6016,-254 6010,-254 6004,-248 6004,-242 6004,-242 6004,-175 6004,-175 6004,-169 6010,-163 6016,-163"/>
<text text-anchor="middle" x="6084.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="6084.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust108" class="cluster">
<title>cluster_system_cpu1_mmu_dtb</title>
<g id="a_clust108"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M6193,-155C6193,-155 6346,-155 6346,-155 6352,-155 6358,-161 6358,-167 6358,-167 6358,-288 6358,-288 6358,-294 6352,-300 6346,-300 6346,-300 6193,-300 6193,-300 6187,-300 6181,-294 6181,-288 6181,-288 6181,-167 6181,-167 6181,-161 6187,-155 6193,-155"/>
<text text-anchor="middle" x="6269.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="6269.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust109" class="cluster">
<title>cluster_system_cpu1_mmu_dtb_walker</title>
<g id="a_clust109"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M6201,-163C6201,-163 6338,-163 6338,-163 6344,-163 6350,-169 6350,-175 6350,-175 6350,-242 6350,-242 6350,-248 6344,-254 6338,-254 6338,-254 6201,-254 6201,-254 6195,-254 6189,-248 6189,-242 6189,-242 6189,-175 6189,-175 6189,-169 6195,-163 6201,-163"/>
<text text-anchor="middle" x="6269.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="6269.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust175" class="cluster">
<title>cluster_system_cpu1_icache</title>
<g id="a_clust175"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M5662,-32C5662,-32 5832,-32 5832,-32 5838,-32 5844,-38 5844,-44 5844,-44 5844,-111 5844,-111 5844,-117 5838,-123 5832,-123 5832,-123 5662,-123 5662,-123 5656,-123 5650,-117 5650,-111 5650,-111 5650,-44 5650,-44 5650,-38 5656,-32 5662,-32"/>
<text text-anchor="middle" x="5747" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="5747" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust181" class="cluster">
<title>cluster_system_cpu1_dcache</title>
<g id="a_clust181"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5460,-32C5460,-32 5630,-32 5630,-32 5636,-32 5642,-38 5642,-44 5642,-44 5642,-111 5642,-111 5642,-117 5636,-123 5630,-123 5630,-123 5460,-123 5460,-123 5454,-123 5448,-117 5448,-111 5448,-111 5448,-44 5448,-44 5448,-38 5454,-32 5460,-32"/>
<text text-anchor="middle" x="5545" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="5545" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust187" class="cluster">
<title>cluster_system_cpu1_itb_walker_cache</title>
<g id="a_clust187"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5875,-32C5875,-32 6045,-32 6045,-32 6051,-32 6057,-38 6057,-44 6057,-44 6057,-111 6057,-111 6057,-117 6051,-123 6045,-123 6045,-123 5875,-123 5875,-123 5869,-123 5863,-117 5863,-111 5863,-111 5863,-44 5863,-44 5863,-38 5869,-32 5875,-32"/>
<text text-anchor="middle" x="5960" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="5960" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust193" class="cluster">
<title>cluster_system_cpu1_dtb_walker_cache</title>
<g id="a_clust193"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M6082,-32C6082,-32 6252,-32 6252,-32 6258,-32 6264,-38 6264,-44 6264,-44 6264,-111 6264,-111 6264,-117 6258,-123 6252,-123 6252,-123 6082,-123 6082,-123 6076,-123 6070,-117 6070,-111 6070,-111 6070,-44 6070,-44 6070,-38 6076,-32 6082,-32"/>
<text text-anchor="middle" x="6167" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="6167" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust199" class="cluster">
<title>cluster_system_cpu1_interrupts</title>
<g id="a_clust199"><a xlink:title="clk_domain=system.cpu1.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M5678,-163C5678,-163 5968,-163 5968,-163 5974,-163 5980,-169 5980,-175 5980,-175 5980,-242 5980,-242 5980,-248 5974,-254 5968,-254 5968,-254 5678,-254 5678,-254 5672,-254 5666,-248 5666,-242 5666,-242 5666,-175 5666,-175 5666,-169 5672,-163 5678,-163"/>
<text text-anchor="middle" x="5823" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="5823" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust201" class="cluster">
<title>cluster_system_cpu2</title>
<g id="a_clust201"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu2.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=2&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu2.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu2.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu2.interrupts&#10;isa=system.cpu2.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu2.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu2.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu2.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M6394,-24C6394,-24 7304,-24 7304,-24 7310,-24 7316,-30 7316,-36 7316,-36 7316,-380 7316,-380 7316,-386 7310,-392 7304,-392 7304,-392 6394,-392 6394,-392 6388,-392 6382,-386 6382,-380 6382,-380 6382,-36 6382,-36 6382,-30 6388,-24 6394,-24"/>
<text text-anchor="middle" x="6849" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu2 </text>
<text text-anchor="middle" x="6849" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust202" class="cluster">
<title>cluster_system_cpu2_mmu</title>
<g id="a_clust202"><a xlink:title="dtb=system.cpu2.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu2.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M6942,-147C6942,-147 7296,-147 7296,-147 7302,-147 7308,-153 7308,-159 7308,-159 7308,-334 7308,-334 7308,-340 7302,-346 7296,-346 7296,-346 6942,-346 6942,-346 6936,-346 6930,-340 6930,-334 6930,-334 6930,-159 6930,-159 6930,-153 6936,-147 6942,-147"/>
<text text-anchor="middle" x="7119" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="7119" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust203" class="cluster">
<title>cluster_system_cpu2_mmu_itb</title>
<g id="a_clust203"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu2.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M6950,-155C6950,-155 7103,-155 7103,-155 7109,-155 7115,-161 7115,-167 7115,-167 7115,-288 7115,-288 7115,-294 7109,-300 7103,-300 7103,-300 6950,-300 6950,-300 6944,-300 6938,-294 6938,-288 6938,-288 6938,-167 6938,-167 6938,-161 6944,-155 6950,-155"/>
<text text-anchor="middle" x="7026.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="7026.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust204" class="cluster">
<title>cluster_system_cpu2_mmu_itb_walker</title>
<g id="a_clust204"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu2.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M6958,-163C6958,-163 7095,-163 7095,-163 7101,-163 7107,-169 7107,-175 7107,-175 7107,-242 7107,-242 7107,-248 7101,-254 7095,-254 7095,-254 6958,-254 6958,-254 6952,-254 6946,-248 6946,-242 6946,-242 6946,-175 6946,-175 6946,-169 6952,-163 6958,-163"/>
<text text-anchor="middle" x="7026.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="7026.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust206" class="cluster">
<title>cluster_system_cpu2_mmu_dtb</title>
<g id="a_clust206"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu2.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M7135,-155C7135,-155 7288,-155 7288,-155 7294,-155 7300,-161 7300,-167 7300,-167 7300,-288 7300,-288 7300,-294 7294,-300 7288,-300 7288,-300 7135,-300 7135,-300 7129,-300 7123,-294 7123,-288 7123,-288 7123,-167 7123,-167 7123,-161 7129,-155 7135,-155"/>
<text text-anchor="middle" x="7211.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="7211.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust207" class="cluster">
<title>cluster_system_cpu2_mmu_dtb_walker</title>
<g id="a_clust207"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu2.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M7143,-163C7143,-163 7280,-163 7280,-163 7286,-163 7292,-169 7292,-175 7292,-175 7292,-242 7292,-242 7292,-248 7286,-254 7280,-254 7280,-254 7143,-254 7143,-254 7137,-254 7131,-248 7131,-242 7131,-242 7131,-175 7131,-175 7131,-169 7137,-163 7143,-163"/>
<text text-anchor="middle" x="7211.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="7211.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust273" class="cluster">
<title>cluster_system_cpu2_icache</title>
<g id="a_clust273"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu2.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M6604,-32C6604,-32 6774,-32 6774,-32 6780,-32 6786,-38 6786,-44 6786,-44 6786,-111 6786,-111 6786,-117 6780,-123 6774,-123 6774,-123 6604,-123 6604,-123 6598,-123 6592,-117 6592,-111 6592,-111 6592,-44 6592,-44 6592,-38 6598,-32 6604,-32"/>
<text text-anchor="middle" x="6689" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="6689" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust279" class="cluster">
<title>cluster_system_cpu2_dcache</title>
<g id="a_clust279"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu2.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M6402,-32C6402,-32 6572,-32 6572,-32 6578,-32 6584,-38 6584,-44 6584,-44 6584,-111 6584,-111 6584,-117 6578,-123 6572,-123 6572,-123 6402,-123 6402,-123 6396,-123 6390,-117 6390,-111 6390,-111 6390,-44 6390,-44 6390,-38 6396,-32 6402,-32"/>
<text text-anchor="middle" x="6487" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="6487" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust285" class="cluster">
<title>cluster_system_cpu2_itb_walker_cache</title>
<g id="a_clust285"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu2.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M6817,-32C6817,-32 6987,-32 6987,-32 6993,-32 6999,-38 6999,-44 6999,-44 6999,-111 6999,-111 6999,-117 6993,-123 6987,-123 6987,-123 6817,-123 6817,-123 6811,-123 6805,-117 6805,-111 6805,-111 6805,-44 6805,-44 6805,-38 6811,-32 6817,-32"/>
<text text-anchor="middle" x="6902" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="6902" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust291" class="cluster">
<title>cluster_system_cpu2_dtb_walker_cache</title>
<g id="a_clust291"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu2.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M7024,-32C7024,-32 7194,-32 7194,-32 7200,-32 7206,-38 7206,-44 7206,-44 7206,-111 7206,-111 7206,-117 7200,-123 7194,-123 7194,-123 7024,-123 7024,-123 7018,-123 7012,-117 7012,-111 7012,-111 7012,-44 7012,-44 7012,-38 7018,-32 7024,-32"/>
<text text-anchor="middle" x="7109" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="7109" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust297" class="cluster">
<title>cluster_system_cpu2_interrupts</title>
<g id="a_clust297"><a xlink:title="clk_domain=system.cpu2.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M6620,-163C6620,-163 6910,-163 6910,-163 6916,-163 6922,-169 6922,-175 6922,-175 6922,-242 6922,-242 6922,-248 6916,-254 6910,-254 6910,-254 6620,-254 6620,-254 6614,-254 6608,-248 6608,-242 6608,-242 6608,-175 6608,-175 6608,-169 6614,-163 6620,-163"/>
<text text-anchor="middle" x="6765" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="6765" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust299" class="cluster">
<title>cluster_system_cpu3</title>
<g id="a_clust299"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu3.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=3&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu3.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu3.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu3.interrupts&#10;isa=system.cpu3.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu3.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu3.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu3.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M36,-24C36,-24 946,-24 946,-24 952,-24 958,-30 958,-36 958,-36 958,-380 958,-380 958,-386 952,-392 946,-392 946,-392 36,-392 36,-392 30,-392 24,-386 24,-380 24,-380 24,-36 24,-36 24,-30 30,-24 36,-24"/>
<text text-anchor="middle" x="491" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu3 </text>
<text text-anchor="middle" x="491" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust300" class="cluster">
<title>cluster_system_cpu3_mmu</title>
<g id="a_clust300"><a xlink:title="dtb=system.cpu3.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu3.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M584,-147C584,-147 938,-147 938,-147 944,-147 950,-153 950,-159 950,-159 950,-334 950,-334 950,-340 944,-346 938,-346 938,-346 584,-346 584,-346 578,-346 572,-340 572,-334 572,-334 572,-159 572,-159 572,-153 578,-147 584,-147"/>
<text text-anchor="middle" x="761" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="761" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust301" class="cluster">
<title>cluster_system_cpu3_mmu_itb</title>
<g id="a_clust301"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu3.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M592,-155C592,-155 745,-155 745,-155 751,-155 757,-161 757,-167 757,-167 757,-288 757,-288 757,-294 751,-300 745,-300 745,-300 592,-300 592,-300 586,-300 580,-294 580,-288 580,-288 580,-167 580,-167 580,-161 586,-155 592,-155"/>
<text text-anchor="middle" x="668.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="668.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust302" class="cluster">
<title>cluster_system_cpu3_mmu_itb_walker</title>
<g id="a_clust302"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu3.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M600,-163C600,-163 737,-163 737,-163 743,-163 749,-169 749,-175 749,-175 749,-242 749,-242 749,-248 743,-254 737,-254 737,-254 600,-254 600,-254 594,-254 588,-248 588,-242 588,-242 588,-175 588,-175 588,-169 594,-163 600,-163"/>
<text text-anchor="middle" x="668.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="668.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust304" class="cluster">
<title>cluster_system_cpu3_mmu_dtb</title>
<g id="a_clust304"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu3.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M777,-155C777,-155 930,-155 930,-155 936,-155 942,-161 942,-167 942,-167 942,-288 942,-288 942,-294 936,-300 930,-300 930,-300 777,-300 777,-300 771,-300 765,-294 765,-288 765,-288 765,-167 765,-167 765,-161 771,-155 777,-155"/>
<text text-anchor="middle" x="853.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="853.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust305" class="cluster">
<title>cluster_system_cpu3_mmu_dtb_walker</title>
<g id="a_clust305"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu3.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M785,-163C785,-163 922,-163 922,-163 928,-163 934,-169 934,-175 934,-175 934,-242 934,-242 934,-248 928,-254 922,-254 922,-254 785,-254 785,-254 779,-254 773,-248 773,-242 773,-242 773,-175 773,-175 773,-169 779,-163 785,-163"/>
<text text-anchor="middle" x="853.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="853.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust371" class="cluster">
<title>cluster_system_cpu3_icache</title>
<g id="a_clust371"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu3.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M307,-32C307,-32 477,-32 477,-32 483,-32 489,-38 489,-44 489,-44 489,-111 489,-111 489,-117 483,-123 477,-123 477,-123 307,-123 307,-123 301,-123 295,-117 295,-111 295,-111 295,-44 295,-44 295,-38 301,-32 307,-32"/>
<text text-anchor="middle" x="392" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="392" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust377" class="cluster">
<title>cluster_system_cpu3_dcache</title>
<g id="a_clust377"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu3.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M76,-32C76,-32 246,-32 246,-32 252,-32 258,-38 258,-44 258,-44 258,-111 258,-111 258,-117 252,-123 246,-123 246,-123 76,-123 76,-123 70,-123 64,-117 64,-111 64,-111 64,-44 64,-44 64,-38 70,-32 76,-32"/>
<text text-anchor="middle" x="161" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="161" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust383" class="cluster">
<title>cluster_system_cpu3_itb_walker_cache</title>
<g id="a_clust383"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu3.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M566,-32C566,-32 736,-32 736,-32 742,-32 748,-38 748,-44 748,-44 748,-111 748,-111 748,-117 742,-123 736,-123 736,-123 566,-123 566,-123 560,-123 554,-117 554,-111 554,-111 554,-44 554,-44 554,-38 560,-32 566,-32"/>
<text text-anchor="middle" x="651" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="651" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust389" class="cluster">
<title>cluster_system_cpu3_dtb_walker_cache</title>
<g id="a_clust389"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu3.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M768,-32C768,-32 938,-32 938,-32 944,-32 950,-38 950,-44 950,-44 950,-111 950,-111 950,-117 944,-123 938,-123 938,-123 768,-123 768,-123 762,-123 756,-117 756,-111 756,-111 756,-44 756,-44 756,-38 762,-32 768,-32"/>
<text text-anchor="middle" x="853" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="853" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust395" class="cluster">
<title>cluster_system_cpu3_interrupts</title>
<g id="a_clust395"><a xlink:title="clk_domain=system.cpu3.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M262,-163C262,-163 552,-163 552,-163 558,-163 564,-169 564,-175 564,-175 564,-242 564,-242 564,-248 558,-254 552,-254 552,-254 262,-254 262,-254 256,-254 250,-248 250,-242 250,-242 250,-175 250,-175 250,-169 256,-163 262,-163"/>
<text text-anchor="middle" x="407" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="407" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust397" class="cluster">
<title>cluster_system_cpu4</title>
<g id="a_clust397"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu4.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=4&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu4.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu4.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu4.interrupts&#10;isa=system.cpu4.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu4.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu4.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu4.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M978,-24C978,-24 1888,-24 1888,-24 1894,-24 1900,-30 1900,-36 1900,-36 1900,-380 1900,-380 1900,-386 1894,-392 1888,-392 1888,-392 978,-392 978,-392 972,-392 966,-386 966,-380 966,-380 966,-36 966,-36 966,-30 972,-24 978,-24"/>
<text text-anchor="middle" x="1433" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu4 </text>
<text text-anchor="middle" x="1433" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust398" class="cluster">
<title>cluster_system_cpu4_mmu</title>
<g id="a_clust398"><a xlink:title="dtb=system.cpu4.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu4.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M1526,-147C1526,-147 1880,-147 1880,-147 1886,-147 1892,-153 1892,-159 1892,-159 1892,-334 1892,-334 1892,-340 1886,-346 1880,-346 1880,-346 1526,-346 1526,-346 1520,-346 1514,-340 1514,-334 1514,-334 1514,-159 1514,-159 1514,-153 1520,-147 1526,-147"/>
<text text-anchor="middle" x="1703" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1703" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust399" class="cluster">
<title>cluster_system_cpu4_mmu_itb</title>
<g id="a_clust399"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu4.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1534,-155C1534,-155 1687,-155 1687,-155 1693,-155 1699,-161 1699,-167 1699,-167 1699,-288 1699,-288 1699,-294 1693,-300 1687,-300 1687,-300 1534,-300 1534,-300 1528,-300 1522,-294 1522,-288 1522,-288 1522,-167 1522,-167 1522,-161 1528,-155 1534,-155"/>
<text text-anchor="middle" x="1610.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1610.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust400" class="cluster">
<title>cluster_system_cpu4_mmu_itb_walker</title>
<g id="a_clust400"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu4.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1542,-163C1542,-163 1679,-163 1679,-163 1685,-163 1691,-169 1691,-175 1691,-175 1691,-242 1691,-242 1691,-248 1685,-254 1679,-254 1679,-254 1542,-254 1542,-254 1536,-254 1530,-248 1530,-242 1530,-242 1530,-175 1530,-175 1530,-169 1536,-163 1542,-163"/>
<text text-anchor="middle" x="1610.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1610.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust402" class="cluster">
<title>cluster_system_cpu4_mmu_dtb</title>
<g id="a_clust402"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu4.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1719,-155C1719,-155 1872,-155 1872,-155 1878,-155 1884,-161 1884,-167 1884,-167 1884,-288 1884,-288 1884,-294 1878,-300 1872,-300 1872,-300 1719,-300 1719,-300 1713,-300 1707,-294 1707,-288 1707,-288 1707,-167 1707,-167 1707,-161 1713,-155 1719,-155"/>
<text text-anchor="middle" x="1795.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1795.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust403" class="cluster">
<title>cluster_system_cpu4_mmu_dtb_walker</title>
<g id="a_clust403"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu4.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1727,-163C1727,-163 1864,-163 1864,-163 1870,-163 1876,-169 1876,-175 1876,-175 1876,-242 1876,-242 1876,-248 1870,-254 1864,-254 1864,-254 1727,-254 1727,-254 1721,-254 1715,-248 1715,-242 1715,-242 1715,-175 1715,-175 1715,-169 1721,-163 1727,-163"/>
<text text-anchor="middle" x="1795.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1795.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust469" class="cluster">
<title>cluster_system_cpu4_icache</title>
<g id="a_clust469"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu4.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1249,-32C1249,-32 1419,-32 1419,-32 1425,-32 1431,-38 1431,-44 1431,-44 1431,-111 1431,-111 1431,-117 1425,-123 1419,-123 1419,-123 1249,-123 1249,-123 1243,-123 1237,-117 1237,-111 1237,-111 1237,-44 1237,-44 1237,-38 1243,-32 1249,-32"/>
<text text-anchor="middle" x="1334" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1334" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust475" class="cluster">
<title>cluster_system_cpu4_dcache</title>
<g id="a_clust475"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu4.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1018,-32C1018,-32 1188,-32 1188,-32 1194,-32 1200,-38 1200,-44 1200,-44 1200,-111 1200,-111 1200,-117 1194,-123 1188,-123 1188,-123 1018,-123 1018,-123 1012,-123 1006,-117 1006,-111 1006,-111 1006,-44 1006,-44 1006,-38 1012,-32 1018,-32"/>
<text text-anchor="middle" x="1103" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1103" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust481" class="cluster">
<title>cluster_system_cpu4_itb_walker_cache</title>
<g id="a_clust481"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu4.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1508,-32C1508,-32 1678,-32 1678,-32 1684,-32 1690,-38 1690,-44 1690,-44 1690,-111 1690,-111 1690,-117 1684,-123 1678,-123 1678,-123 1508,-123 1508,-123 1502,-123 1496,-117 1496,-111 1496,-111 1496,-44 1496,-44 1496,-38 1502,-32 1508,-32"/>
<text text-anchor="middle" x="1593" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="1593" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust487" class="cluster">
<title>cluster_system_cpu4_dtb_walker_cache</title>
<g id="a_clust487"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu4.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1710,-32C1710,-32 1880,-32 1880,-32 1886,-32 1892,-38 1892,-44 1892,-44 1892,-111 1892,-111 1892,-117 1886,-123 1880,-123 1880,-123 1710,-123 1710,-123 1704,-123 1698,-117 1698,-111 1698,-111 1698,-44 1698,-44 1698,-38 1704,-32 1710,-32"/>
<text text-anchor="middle" x="1795" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="1795" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust493" class="cluster">
<title>cluster_system_cpu4_interrupts</title>
<g id="a_clust493"><a xlink:title="clk_domain=system.cpu4.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M1204,-163C1204,-163 1494,-163 1494,-163 1500,-163 1506,-169 1506,-175 1506,-175 1506,-242 1506,-242 1506,-248 1500,-254 1494,-254 1494,-254 1204,-254 1204,-254 1198,-254 1192,-248 1192,-242 1192,-242 1192,-175 1192,-175 1192,-169 1198,-163 1204,-163"/>
<text text-anchor="middle" x="1349" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="1349" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust495" class="cluster">
<title>cluster_system_cpu5</title>
<g id="a_clust495"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu5.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=5&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu5.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu5.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu5.interrupts&#10;isa=system.cpu5.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu5.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu5.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu5.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1920,-24C1920,-24 2830,-24 2830,-24 2836,-24 2842,-30 2842,-36 2842,-36 2842,-380 2842,-380 2842,-386 2836,-392 2830,-392 2830,-392 1920,-392 1920,-392 1914,-392 1908,-386 1908,-380 1908,-380 1908,-36 1908,-36 1908,-30 1914,-24 1920,-24"/>
<text text-anchor="middle" x="2375" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu5 </text>
<text text-anchor="middle" x="2375" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust496" class="cluster">
<title>cluster_system_cpu5_mmu</title>
<g id="a_clust496"><a xlink:title="dtb=system.cpu5.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu5.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M2468,-147C2468,-147 2822,-147 2822,-147 2828,-147 2834,-153 2834,-159 2834,-159 2834,-334 2834,-334 2834,-340 2828,-346 2822,-346 2822,-346 2468,-346 2468,-346 2462,-346 2456,-340 2456,-334 2456,-334 2456,-159 2456,-159 2456,-153 2462,-147 2468,-147"/>
<text text-anchor="middle" x="2645" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="2645" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust497" class="cluster">
<title>cluster_system_cpu5_mmu_itb</title>
<g id="a_clust497"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu5.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2476,-155C2476,-155 2629,-155 2629,-155 2635,-155 2641,-161 2641,-167 2641,-167 2641,-288 2641,-288 2641,-294 2635,-300 2629,-300 2629,-300 2476,-300 2476,-300 2470,-300 2464,-294 2464,-288 2464,-288 2464,-167 2464,-167 2464,-161 2470,-155 2476,-155"/>
<text text-anchor="middle" x="2552.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="2552.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust498" class="cluster">
<title>cluster_system_cpu5_mmu_itb_walker</title>
<g id="a_clust498"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu5.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2484,-163C2484,-163 2621,-163 2621,-163 2627,-163 2633,-169 2633,-175 2633,-175 2633,-242 2633,-242 2633,-248 2627,-254 2621,-254 2621,-254 2484,-254 2484,-254 2478,-254 2472,-248 2472,-242 2472,-242 2472,-175 2472,-175 2472,-169 2478,-163 2484,-163"/>
<text text-anchor="middle" x="2552.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2552.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust500" class="cluster">
<title>cluster_system_cpu5_mmu_dtb</title>
<g id="a_clust500"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu5.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2661,-155C2661,-155 2814,-155 2814,-155 2820,-155 2826,-161 2826,-167 2826,-167 2826,-288 2826,-288 2826,-294 2820,-300 2814,-300 2814,-300 2661,-300 2661,-300 2655,-300 2649,-294 2649,-288 2649,-288 2649,-167 2649,-167 2649,-161 2655,-155 2661,-155"/>
<text text-anchor="middle" x="2737.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="2737.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust501" class="cluster">
<title>cluster_system_cpu5_mmu_dtb_walker</title>
<g id="a_clust501"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu5.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2669,-163C2669,-163 2806,-163 2806,-163 2812,-163 2818,-169 2818,-175 2818,-175 2818,-242 2818,-242 2818,-248 2812,-254 2806,-254 2806,-254 2669,-254 2669,-254 2663,-254 2657,-248 2657,-242 2657,-242 2657,-175 2657,-175 2657,-169 2663,-163 2669,-163"/>
<text text-anchor="middle" x="2737.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2737.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust567" class="cluster">
<title>cluster_system_cpu5_icache</title>
<g id="a_clust567"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu5.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M2191,-32C2191,-32 2361,-32 2361,-32 2367,-32 2373,-38 2373,-44 2373,-44 2373,-111 2373,-111 2373,-117 2367,-123 2361,-123 2361,-123 2191,-123 2191,-123 2185,-123 2179,-117 2179,-111 2179,-111 2179,-44 2179,-44 2179,-38 2185,-32 2191,-32"/>
<text text-anchor="middle" x="2276" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2276" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust573" class="cluster">
<title>cluster_system_cpu5_dcache</title>
<g id="a_clust573"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu5.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1960,-32C1960,-32 2130,-32 2130,-32 2136,-32 2142,-38 2142,-44 2142,-44 2142,-111 2142,-111 2142,-117 2136,-123 2130,-123 2130,-123 1960,-123 1960,-123 1954,-123 1948,-117 1948,-111 1948,-111 1948,-44 1948,-44 1948,-38 1954,-32 1960,-32"/>
<text text-anchor="middle" x="2045" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="2045" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust579" class="cluster">
<title>cluster_system_cpu5_itb_walker_cache</title>
<g id="a_clust579"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu5.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2450,-32C2450,-32 2620,-32 2620,-32 2626,-32 2632,-38 2632,-44 2632,-44 2632,-111 2632,-111 2632,-117 2626,-123 2620,-123 2620,-123 2450,-123 2450,-123 2444,-123 2438,-117 2438,-111 2438,-111 2438,-44 2438,-44 2438,-38 2444,-32 2450,-32"/>
<text text-anchor="middle" x="2535" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="2535" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust585" class="cluster">
<title>cluster_system_cpu5_dtb_walker_cache</title>
<g id="a_clust585"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu5.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2652,-32C2652,-32 2822,-32 2822,-32 2828,-32 2834,-38 2834,-44 2834,-44 2834,-111 2834,-111 2834,-117 2828,-123 2822,-123 2822,-123 2652,-123 2652,-123 2646,-123 2640,-117 2640,-111 2640,-111 2640,-44 2640,-44 2640,-38 2646,-32 2652,-32"/>
<text text-anchor="middle" x="2737" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="2737" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust591" class="cluster">
<title>cluster_system_cpu5_interrupts</title>
<g id="a_clust591"><a xlink:title="clk_domain=system.cpu5.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M2146,-163C2146,-163 2436,-163 2436,-163 2442,-163 2448,-169 2448,-175 2448,-175 2448,-242 2448,-242 2448,-248 2442,-254 2436,-254 2436,-254 2146,-254 2146,-254 2140,-254 2134,-248 2134,-242 2134,-242 2134,-175 2134,-175 2134,-169 2140,-163 2146,-163"/>
<text text-anchor="middle" x="2291" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="2291" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust593" class="cluster">
<title>cluster_system_cpu6</title>
<g id="a_clust593"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu6.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=6&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu6.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu6.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu6.interrupts&#10;isa=system.cpu6.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu6.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu6.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu6.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M4510,-24C4510,-24 5420,-24 5420,-24 5426,-24 5432,-30 5432,-36 5432,-36 5432,-380 5432,-380 5432,-386 5426,-392 5420,-392 5420,-392 4510,-392 4510,-392 4504,-392 4498,-386 4498,-380 4498,-380 4498,-36 4498,-36 4498,-30 4504,-24 4510,-24"/>
<text text-anchor="middle" x="4965" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu6 </text>
<text text-anchor="middle" x="4965" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust594" class="cluster">
<title>cluster_system_cpu6_mmu</title>
<g id="a_clust594"><a xlink:title="dtb=system.cpu6.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu6.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M5058,-147C5058,-147 5412,-147 5412,-147 5418,-147 5424,-153 5424,-159 5424,-159 5424,-334 5424,-334 5424,-340 5418,-346 5412,-346 5412,-346 5058,-346 5058,-346 5052,-346 5046,-340 5046,-334 5046,-334 5046,-159 5046,-159 5046,-153 5052,-147 5058,-147"/>
<text text-anchor="middle" x="5235" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="5235" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust595" class="cluster">
<title>cluster_system_cpu6_mmu_itb</title>
<g id="a_clust595"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu6.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M5066,-155C5066,-155 5219,-155 5219,-155 5225,-155 5231,-161 5231,-167 5231,-167 5231,-288 5231,-288 5231,-294 5225,-300 5219,-300 5219,-300 5066,-300 5066,-300 5060,-300 5054,-294 5054,-288 5054,-288 5054,-167 5054,-167 5054,-161 5060,-155 5066,-155"/>
<text text-anchor="middle" x="5142.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="5142.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust596" class="cluster">
<title>cluster_system_cpu6_mmu_itb_walker</title>
<g id="a_clust596"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu6.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M5074,-163C5074,-163 5211,-163 5211,-163 5217,-163 5223,-169 5223,-175 5223,-175 5223,-242 5223,-242 5223,-248 5217,-254 5211,-254 5211,-254 5074,-254 5074,-254 5068,-254 5062,-248 5062,-242 5062,-242 5062,-175 5062,-175 5062,-169 5068,-163 5074,-163"/>
<text text-anchor="middle" x="5142.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="5142.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust598" class="cluster">
<title>cluster_system_cpu6_mmu_dtb</title>
<g id="a_clust598"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu6.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M5251,-155C5251,-155 5404,-155 5404,-155 5410,-155 5416,-161 5416,-167 5416,-167 5416,-288 5416,-288 5416,-294 5410,-300 5404,-300 5404,-300 5251,-300 5251,-300 5245,-300 5239,-294 5239,-288 5239,-288 5239,-167 5239,-167 5239,-161 5245,-155 5251,-155"/>
<text text-anchor="middle" x="5327.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="5327.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust599" class="cluster">
<title>cluster_system_cpu6_mmu_dtb_walker</title>
<g id="a_clust599"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu6.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M5259,-163C5259,-163 5396,-163 5396,-163 5402,-163 5408,-169 5408,-175 5408,-175 5408,-242 5408,-242 5408,-248 5402,-254 5396,-254 5396,-254 5259,-254 5259,-254 5253,-254 5247,-248 5247,-242 5247,-242 5247,-175 5247,-175 5247,-169 5253,-163 5259,-163"/>
<text text-anchor="middle" x="5327.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="5327.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust665" class="cluster">
<title>cluster_system_cpu6_icache</title>
<g id="a_clust665"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu6.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu6.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M4720,-32C4720,-32 4890,-32 4890,-32 4896,-32 4902,-38 4902,-44 4902,-44 4902,-111 4902,-111 4902,-117 4896,-123 4890,-123 4890,-123 4720,-123 4720,-123 4714,-123 4708,-117 4708,-111 4708,-111 4708,-44 4708,-44 4708,-38 4714,-32 4720,-32"/>
<text text-anchor="middle" x="4805" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="4805" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust671" class="cluster">
<title>cluster_system_cpu6_dcache</title>
<g id="a_clust671"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu6.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu6.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4518,-32C4518,-32 4688,-32 4688,-32 4694,-32 4700,-38 4700,-44 4700,-44 4700,-111 4700,-111 4700,-117 4694,-123 4688,-123 4688,-123 4518,-123 4518,-123 4512,-123 4506,-117 4506,-111 4506,-111 4506,-44 4506,-44 4506,-38 4512,-32 4518,-32"/>
<text text-anchor="middle" x="4603" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="4603" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust677" class="cluster">
<title>cluster_system_cpu6_itb_walker_cache</title>
<g id="a_clust677"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu6.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu6.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4933,-32C4933,-32 5103,-32 5103,-32 5109,-32 5115,-38 5115,-44 5115,-44 5115,-111 5115,-111 5115,-117 5109,-123 5103,-123 5103,-123 4933,-123 4933,-123 4927,-123 4921,-117 4921,-111 4921,-111 4921,-44 4921,-44 4921,-38 4927,-32 4933,-32"/>
<text text-anchor="middle" x="5018" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="5018" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust683" class="cluster">
<title>cluster_system_cpu6_dtb_walker_cache</title>
<g id="a_clust683"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu6.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu6.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5140,-32C5140,-32 5310,-32 5310,-32 5316,-32 5322,-38 5322,-44 5322,-44 5322,-111 5322,-111 5322,-117 5316,-123 5310,-123 5310,-123 5140,-123 5140,-123 5134,-123 5128,-117 5128,-111 5128,-111 5128,-44 5128,-44 5128,-38 5134,-32 5140,-32"/>
<text text-anchor="middle" x="5225" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="5225" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust689" class="cluster">
<title>cluster_system_cpu6_interrupts</title>
<g id="a_clust689"><a xlink:title="clk_domain=system.cpu6.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M4736,-163C4736,-163 5026,-163 5026,-163 5032,-163 5038,-169 5038,-175 5038,-175 5038,-242 5038,-242 5038,-248 5032,-254 5026,-254 5026,-254 4736,-254 4736,-254 4730,-254 4724,-248 4724,-242 4724,-242 4724,-175 4724,-175 4724,-169 4730,-163 4736,-163"/>
<text text-anchor="middle" x="4881" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="4881" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust691" class="cluster">
<title>cluster_system_cpu7</title>
<g id="a_clust691"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu7.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=7&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu7.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu7.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu7.interrupts&#10;isa=system.cpu7.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu7.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu7.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu7.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M2862,-24C2862,-24 3772,-24 3772,-24 3778,-24 3784,-30 3784,-36 3784,-36 3784,-380 3784,-380 3784,-386 3778,-392 3772,-392 3772,-392 2862,-392 2862,-392 2856,-392 2850,-386 2850,-380 2850,-380 2850,-36 2850,-36 2850,-30 2856,-24 2862,-24"/>
<text text-anchor="middle" x="3317" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu7 </text>
<text text-anchor="middle" x="3317" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust692" class="cluster">
<title>cluster_system_cpu7_mmu</title>
<g id="a_clust692"><a xlink:title="dtb=system.cpu7.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu7.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M3410,-147C3410,-147 3764,-147 3764,-147 3770,-147 3776,-153 3776,-159 3776,-159 3776,-334 3776,-334 3776,-340 3770,-346 3764,-346 3764,-346 3410,-346 3410,-346 3404,-346 3398,-340 3398,-334 3398,-334 3398,-159 3398,-159 3398,-153 3404,-147 3410,-147"/>
<text text-anchor="middle" x="3587" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="3587" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust693" class="cluster">
<title>cluster_system_cpu7_mmu_itb</title>
<g id="a_clust693"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu7.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3418,-155C3418,-155 3571,-155 3571,-155 3577,-155 3583,-161 3583,-167 3583,-167 3583,-288 3583,-288 3583,-294 3577,-300 3571,-300 3571,-300 3418,-300 3418,-300 3412,-300 3406,-294 3406,-288 3406,-288 3406,-167 3406,-167 3406,-161 3412,-155 3418,-155"/>
<text text-anchor="middle" x="3494.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="3494.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust694" class="cluster">
<title>cluster_system_cpu7_mmu_itb_walker</title>
<g id="a_clust694"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu7.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3426,-163C3426,-163 3563,-163 3563,-163 3569,-163 3575,-169 3575,-175 3575,-175 3575,-242 3575,-242 3575,-248 3569,-254 3563,-254 3563,-254 3426,-254 3426,-254 3420,-254 3414,-248 3414,-242 3414,-242 3414,-175 3414,-175 3414,-169 3420,-163 3426,-163"/>
<text text-anchor="middle" x="3494.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3494.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust696" class="cluster">
<title>cluster_system_cpu7_mmu_dtb</title>
<g id="a_clust696"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu7.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3603,-155C3603,-155 3756,-155 3756,-155 3762,-155 3768,-161 3768,-167 3768,-167 3768,-288 3768,-288 3768,-294 3762,-300 3756,-300 3756,-300 3603,-300 3603,-300 3597,-300 3591,-294 3591,-288 3591,-288 3591,-167 3591,-167 3591,-161 3597,-155 3603,-155"/>
<text text-anchor="middle" x="3679.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="3679.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust697" class="cluster">
<title>cluster_system_cpu7_mmu_dtb_walker</title>
<g id="a_clust697"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu7.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3611,-163C3611,-163 3748,-163 3748,-163 3754,-163 3760,-169 3760,-175 3760,-175 3760,-242 3760,-242 3760,-248 3754,-254 3748,-254 3748,-254 3611,-254 3611,-254 3605,-254 3599,-248 3599,-242 3599,-242 3599,-175 3599,-175 3599,-169 3605,-163 3611,-163"/>
<text text-anchor="middle" x="3679.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3679.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust763" class="cluster">
<title>cluster_system_cpu7_icache</title>
<g id="a_clust763"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu7.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu7.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M3133,-32C3133,-32 3303,-32 3303,-32 3309,-32 3315,-38 3315,-44 3315,-44 3315,-111 3315,-111 3315,-117 3309,-123 3303,-123 3303,-123 3133,-123 3133,-123 3127,-123 3121,-117 3121,-111 3121,-111 3121,-44 3121,-44 3121,-38 3127,-32 3133,-32"/>
<text text-anchor="middle" x="3218" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="3218" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust769" class="cluster">
<title>cluster_system_cpu7_dcache</title>
<g id="a_clust769"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu7.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu7.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2902,-32C2902,-32 3072,-32 3072,-32 3078,-32 3084,-38 3084,-44 3084,-44 3084,-111 3084,-111 3084,-117 3078,-123 3072,-123 3072,-123 2902,-123 2902,-123 2896,-123 2890,-117 2890,-111 2890,-111 2890,-44 2890,-44 2890,-38 2896,-32 2902,-32"/>
<text text-anchor="middle" x="2987" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="2987" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust775" class="cluster">
<title>cluster_system_cpu7_itb_walker_cache</title>
<g id="a_clust775"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu7.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu7.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3392,-32C3392,-32 3562,-32 3562,-32 3568,-32 3574,-38 3574,-44 3574,-44 3574,-111 3574,-111 3574,-117 3568,-123 3562,-123 3562,-123 3392,-123 3392,-123 3386,-123 3380,-117 3380,-111 3380,-111 3380,-44 3380,-44 3380,-38 3386,-32 3392,-32"/>
<text text-anchor="middle" x="3477" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="3477" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust781" class="cluster">
<title>cluster_system_cpu7_dtb_walker_cache</title>
<g id="a_clust781"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu7.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu7.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3594,-32C3594,-32 3764,-32 3764,-32 3770,-32 3776,-38 3776,-44 3776,-44 3776,-111 3776,-111 3776,-117 3770,-123 3764,-123 3764,-123 3594,-123 3594,-123 3588,-123 3582,-117 3582,-111 3582,-111 3582,-44 3582,-44 3582,-38 3588,-32 3594,-32"/>
<text text-anchor="middle" x="3679" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="3679" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust787" class="cluster">
<title>cluster_system_cpu7_interrupts</title>
<g id="a_clust787"><a xlink:title="clk_domain=system.cpu7.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M3088,-163C3088,-163 3378,-163 3378,-163 3384,-163 3390,-169 3390,-175 3390,-175 3390,-242 3390,-242 3390,-248 3384,-254 3378,-254 3378,-254 3088,-254 3088,-254 3082,-254 3076,-248 3076,-242 3076,-242 3076,-175 3076,-175 3076,-169 3082,-163 3088,-163"/>
<text text-anchor="middle" x="3233" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="3233" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust793" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust793"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M3893,-400C3893,-400 4145,-400 4145,-400 4151,-400 4157,-406 4157,-412 4157,-412 4157,-479 4157,-479 4157,-485 4151,-491 4145,-491 4145,-491 3893,-491 3893,-491 3887,-491 3881,-485 3881,-479 3881,-479 3881,-412 3881,-412 3881,-406 3887,-400 3893,-400"/>
<text text-anchor="middle" x="4019" y="-475.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="4019" y="-460.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust796" class="cluster">
<title>cluster_system_l2</title>
<g id="a_clust796"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.l2.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l2.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=20&#10;tags=system.l2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4043,-32C4043,-32 4213,-32 4213,-32 4219,-32 4225,-38 4225,-44 4225,-44 4225,-111 4225,-111 4225,-117 4219,-123 4213,-123 4213,-123 4043,-123 4043,-123 4037,-123 4031,-117 4031,-111 4031,-111 4031,-44 4031,-44 4031,-38 4037,-32 4043,-32"/>
<text text-anchor="middle" x="4128" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="4128" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust802" class="cluster">
<title>cluster_system_tol2bus</title>
<g id="a_clust802"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M4226,-163C4226,-163 4478,-163 4478,-163 4484,-163 4490,-169 4490,-175 4490,-175 4490,-242 4490,-242 4490,-248 4484,-254 4478,-254 4478,-254 4226,-254 4226,-254 4220,-254 4214,-248 4214,-242 4214,-242 4214,-175 4214,-175 4214,-169 4220,-163 4226,-163"/>
<text text-anchor="middle" x="4352" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="4352" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust805" class="cluster">
<title>cluster_system_mem_ctrls0</title>
<g id="a_clust805"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls0.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls0.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M3814,-163C3814,-163 3885,-163 3885,-163 3891,-163 3897,-169 3897,-175 3897,-175 3897,-242 3897,-242 3897,-248 3891,-254 3885,-254 3885,-254 3814,-254 3814,-254 3808,-254 3802,-248 3802,-242 3802,-242 3802,-175 3802,-175 3802,-169 3808,-163 3814,-163"/>
<text text-anchor="middle" x="3849.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls0 </text>
<text text-anchor="middle" x="3849.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust809" class="cluster">
<title>cluster_system_mem_ctrls1</title>
<g id="a_clust809"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls1.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls1.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M3917,-163C3917,-163 3988,-163 3988,-163 3994,-163 4000,-169 4000,-175 4000,-175 4000,-242 4000,-242 4000,-248 3994,-254 3988,-254 3988,-254 3917,-254 3917,-254 3911,-254 3905,-248 3905,-242 3905,-242 3905,-175 3905,-175 3905,-169 3911,-163 3917,-163"/>
<text text-anchor="middle" x="3952.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls1 </text>
<text text-anchor="middle" x="3952.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust813" class="cluster">
<title>cluster_system_mem_ctrls2</title>
<g id="a_clust813"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls2.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls2.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M4020,-163C4020,-163 4091,-163 4091,-163 4097,-163 4103,-169 4103,-175 4103,-175 4103,-242 4103,-242 4103,-248 4097,-254 4091,-254 4091,-254 4020,-254 4020,-254 4014,-254 4008,-248 4008,-242 4008,-242 4008,-175 4008,-175 4008,-169 4014,-163 4020,-163"/>
<text text-anchor="middle" x="4055.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls2 </text>
<text text-anchor="middle" x="4055.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust817" class="cluster">
<title>cluster_system_mem_ctrls3</title>
<g id="a_clust817"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls3.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls3.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M4123,-163C4123,-163 4194,-163 4194,-163 4200,-163 4206,-169 4206,-175 4206,-175 4206,-242 4206,-242 4206,-248 4200,-254 4194,-254 4194,-254 4123,-254 4123,-254 4117,-254 4111,-248 4111,-242 4111,-242 4111,-175 4111,-175 4111,-169 4117,-163 4123,-163"/>
<text text-anchor="middle" x="4158.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls3 </text>
<text text-anchor="middle" x="4158.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M4055,-539.5C4055,-539.5 4127,-539.5 4127,-539.5 4133,-539.5 4139,-545.5 4139,-551.5 4139,-551.5 4139,-563.5 4139,-563.5 4139,-569.5 4133,-575.5 4127,-575.5 4127,-575.5 4055,-575.5 4055,-575.5 4049,-575.5 4043,-569.5 4043,-563.5 4043,-563.5 4043,-551.5 4043,-551.5 4043,-545.5 4049,-539.5 4055,-539.5"/>
<text text-anchor="middle" x="4091" y="-553.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node122" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M4045,-408.5C4045,-408.5 4137,-408.5 4137,-408.5 4143,-408.5 4149,-414.5 4149,-420.5 4149,-420.5 4149,-432.5 4149,-432.5 4149,-438.5 4143,-444.5 4137,-444.5 4137,-444.5 4045,-444.5 4045,-444.5 4039,-444.5 4033,-438.5 4033,-432.5 4033,-432.5 4033,-420.5 4033,-420.5 4033,-414.5 4039,-408.5 4045,-408.5"/>
<text text-anchor="middle" x="4091" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="#000000" d="M4091,-539.285C4091,-517.3856 4091,-480.3861 4091,-454.7663"/>
<polygon fill="#000000" stroke="#000000" points="4094.5001,-454.5603 4091,-444.5603 4087.5001,-454.5603 4094.5001,-454.5603"/>
</g>
<!-- system_cpu0_icache_port -->
<g id="node2" class="node">
<title>system_cpu0_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M7460,-171.5C7460,-171.5 7528,-171.5 7528,-171.5 7534,-171.5 7540,-177.5 7540,-183.5 7540,-183.5 7540,-195.5 7540,-195.5 7540,-201.5 7534,-207.5 7528,-207.5 7528,-207.5 7460,-207.5 7460,-207.5 7454,-207.5 7448,-201.5 7448,-195.5 7448,-195.5 7448,-183.5 7448,-183.5 7448,-177.5 7454,-171.5 7460,-171.5"/>
<text text-anchor="middle" x="7494" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu0_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu0_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7656,-40.5C7656,-40.5 7708,-40.5 7708,-40.5 7714,-40.5 7720,-46.5 7720,-52.5 7720,-52.5 7720,-64.5 7720,-64.5 7720,-70.5 7714,-76.5 7708,-76.5 7708,-76.5 7656,-76.5 7656,-76.5 7650,-76.5 7644,-70.5 7644,-64.5 7644,-64.5 7644,-52.5 7644,-52.5 7644,-46.5 7650,-40.5 7656,-40.5"/>
<text text-anchor="middle" x="7682" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M7512.3708,-171.2426C7521.7563,-162.8042 7533.7606,-153.2836 7546,-147 7582.4461,-128.289 7601.2391,-146.2082 7635,-123 7648.8228,-113.4978 7660.0828,-98.5584 7668.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="7671.1647,-87.1631 7673.1475,-76.7554 7665.1072,-83.6549 7671.1647,-87.1631"/>
</g>
<!-- system_cpu0_dcache_port -->
<g id="node3" class="node">
<title>system_cpu0_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M7344,-171.5C7344,-171.5 7418,-171.5 7418,-171.5 7424,-171.5 7430,-177.5 7430,-183.5 7430,-183.5 7430,-195.5 7430,-195.5 7430,-201.5 7424,-207.5 7418,-207.5 7418,-207.5 7344,-207.5 7344,-207.5 7338,-207.5 7332,-201.5 7332,-195.5 7332,-195.5 7332,-183.5 7332,-183.5 7332,-177.5 7338,-171.5 7344,-171.5"/>
<text text-anchor="middle" x="7381" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu0_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu0_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7454,-40.5C7454,-40.5 7506,-40.5 7506,-40.5 7512,-40.5 7518,-46.5 7518,-52.5 7518,-52.5 7518,-64.5 7518,-64.5 7518,-70.5 7512,-76.5 7506,-76.5 7506,-76.5 7454,-76.5 7454,-76.5 7448,-76.5 7442,-70.5 7442,-64.5 7442,-64.5 7442,-52.5 7442,-52.5 7442,-46.5 7448,-40.5 7454,-40.5"/>
<text text-anchor="middle" x="7480" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M7395.5148,-171.2823C7406.0386,-157.9906 7420.5488,-139.4922 7433,-123 7442.4051,-110.5426 7452.6343,-96.5585 7461.141,-84.8038"/>
<polygon fill="#000000" stroke="#000000" points="7463.9809,-86.8496 7466.9943,-76.6923 7458.3044,-82.7534 7463.9809,-86.8496"/>
</g>
<!-- system_cpu0_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu0_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M7908,-171.5C7908,-171.5 7938,-171.5 7938,-171.5 7944,-171.5 7950,-177.5 7950,-183.5 7950,-183.5 7950,-195.5 7950,-195.5 7950,-201.5 7944,-207.5 7938,-207.5 7938,-207.5 7908,-207.5 7908,-207.5 7902,-207.5 7896,-201.5 7896,-195.5 7896,-195.5 7896,-183.5 7896,-183.5 7896,-177.5 7902,-171.5 7908,-171.5"/>
<text text-anchor="middle" x="7923" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7869,-40.5C7869,-40.5 7921,-40.5 7921,-40.5 7927,-40.5 7933,-46.5 7933,-52.5 7933,-52.5 7933,-64.5 7933,-64.5 7933,-70.5 7927,-76.5 7921,-76.5 7921,-76.5 7869,-76.5 7869,-76.5 7863,-76.5 7857,-70.5 7857,-64.5 7857,-64.5 7857,-52.5 7857,-52.5 7857,-46.5 7863,-40.5 7869,-40.5"/>
<text text-anchor="middle" x="7895" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M7919.1067,-171.285C7914.405,-149.2878 7906.447,-112.0554 7900.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="7904.3732,-85.6078 7898.8602,-76.5603 7897.5278,-87.071 7904.3732,-85.6078"/>
</g>
<!-- system_cpu0_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu0_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M8093,-171.5C8093,-171.5 8123,-171.5 8123,-171.5 8129,-171.5 8135,-177.5 8135,-183.5 8135,-183.5 8135,-195.5 8135,-195.5 8135,-201.5 8129,-207.5 8123,-207.5 8123,-207.5 8093,-207.5 8093,-207.5 8087,-207.5 8081,-201.5 8081,-195.5 8081,-195.5 8081,-183.5 8081,-183.5 8081,-177.5 8087,-171.5 8093,-171.5"/>
<text text-anchor="middle" x="8108" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M8076,-40.5C8076,-40.5 8128,-40.5 8128,-40.5 8134,-40.5 8140,-46.5 8140,-52.5 8140,-52.5 8140,-64.5 8140,-64.5 8140,-70.5 8134,-76.5 8128,-76.5 8128,-76.5 8076,-76.5 8076,-76.5 8070,-76.5 8064,-70.5 8064,-64.5 8064,-64.5 8064,-52.5 8064,-52.5 8064,-46.5 8070,-40.5 8076,-40.5"/>
<text text-anchor="middle" x="8102" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M8107.1657,-171.285C8106.1627,-149.3856 8104.4681,-112.3861 8103.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="8106.7812,-86.3896 8102.8272,-76.5603 8099.7885,-86.71 8106.7812,-86.3896"/>
</g>
<!-- system_cpu0_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu0_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7554,-40.5C7554,-40.5 7614,-40.5 7614,-40.5 7620,-40.5 7626,-46.5 7626,-52.5 7626,-52.5 7626,-64.5 7626,-64.5 7626,-70.5 7620,-76.5 7614,-76.5 7614,-76.5 7554,-76.5 7554,-76.5 7548,-76.5 7542,-70.5 7542,-64.5 7542,-64.5 7542,-52.5 7542,-52.5 7542,-46.5 7548,-40.5 7554,-40.5"/>
<text text-anchor="middle" x="7584" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu0_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7352,-40.5C7352,-40.5 7412,-40.5 7412,-40.5 7418,-40.5 7424,-46.5 7424,-52.5 7424,-52.5 7424,-64.5 7424,-64.5 7424,-70.5 7418,-76.5 7412,-76.5 7412,-76.5 7352,-76.5 7352,-76.5 7346,-76.5 7340,-70.5 7340,-64.5 7340,-64.5 7340,-52.5 7340,-52.5 7340,-46.5 7346,-40.5 7352,-40.5"/>
<text text-anchor="middle" x="7382" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu0_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7767,-40.5C7767,-40.5 7827,-40.5 7827,-40.5 7833,-40.5 7839,-46.5 7839,-52.5 7839,-52.5 7839,-64.5 7839,-64.5 7839,-70.5 7833,-76.5 7827,-76.5 7827,-76.5 7767,-76.5 7767,-76.5 7761,-76.5 7755,-70.5 7755,-64.5 7755,-64.5 7755,-52.5 7755,-52.5 7755,-46.5 7761,-40.5 7767,-40.5"/>
<text text-anchor="middle" x="7797" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7974,-40.5C7974,-40.5 8034,-40.5 8034,-40.5 8040,-40.5 8046,-46.5 8046,-52.5 8046,-52.5 8046,-64.5 8046,-64.5 8046,-70.5 8040,-76.5 8034,-76.5 8034,-76.5 7974,-76.5 7974,-76.5 7968,-76.5 7962,-70.5 7962,-64.5 7962,-64.5 7962,-52.5 7962,-52.5 7962,-46.5 7968,-40.5 7974,-40.5"/>
<text text-anchor="middle" x="8004" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_interrupts_int_requestor -->
<g id="node14" class="node">
<title>system_cpu0_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M7766.5,-171.5C7766.5,-171.5 7843.5,-171.5 7843.5,-171.5 7849.5,-171.5 7855.5,-177.5 7855.5,-183.5 7855.5,-183.5 7855.5,-195.5 7855.5,-195.5 7855.5,-201.5 7849.5,-207.5 7843.5,-207.5 7843.5,-207.5 7766.5,-207.5 7766.5,-207.5 7760.5,-207.5 7754.5,-201.5 7754.5,-195.5 7754.5,-195.5 7754.5,-183.5 7754.5,-183.5 7754.5,-177.5 7760.5,-171.5 7766.5,-171.5"/>
<text text-anchor="middle" x="7805" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu0_interrupts_int_responder -->
<g id="node15" class="node">
<title>system_cpu0_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M7642,-171.5C7642,-171.5 7724,-171.5 7724,-171.5 7730,-171.5 7736,-177.5 7736,-183.5 7736,-183.5 7736,-195.5 7736,-195.5 7736,-201.5 7730,-207.5 7724,-207.5 7724,-207.5 7642,-207.5 7642,-207.5 7636,-207.5 7630,-201.5 7630,-195.5 7630,-195.5 7630,-183.5 7630,-183.5 7630,-177.5 7636,-171.5 7642,-171.5"/>
<text text-anchor="middle" x="7683" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu0_interrupts_pio -->
<g id="node16" class="node">
<title>system_cpu0_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M7570,-171.5C7570,-171.5 7600,-171.5 7600,-171.5 7606,-171.5 7612,-177.5 7612,-183.5 7612,-183.5 7612,-195.5 7612,-195.5 7612,-201.5 7606,-207.5 7600,-207.5 7600,-207.5 7570,-207.5 7570,-207.5 7564,-207.5 7558,-201.5 7558,-195.5 7558,-195.5 7558,-183.5 7558,-183.5 7558,-177.5 7564,-171.5 7570,-171.5"/>
<text text-anchor="middle" x="7585" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu1_icache_port -->
<g id="node17" class="node">
<title>system_cpu1_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M5576,-171.5C5576,-171.5 5644,-171.5 5644,-171.5 5650,-171.5 5656,-177.5 5656,-183.5 5656,-183.5 5656,-195.5 5656,-195.5 5656,-201.5 5650,-207.5 5644,-207.5 5644,-207.5 5576,-207.5 5576,-207.5 5570,-207.5 5564,-201.5 5564,-195.5 5564,-195.5 5564,-183.5 5564,-183.5 5564,-177.5 5570,-171.5 5576,-171.5"/>
<text text-anchor="middle" x="5610" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu1_icache_cpu_side -->
<g id="node21" class="node">
<title>system_cpu1_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5772,-40.5C5772,-40.5 5824,-40.5 5824,-40.5 5830,-40.5 5836,-46.5 5836,-52.5 5836,-52.5 5836,-64.5 5836,-64.5 5836,-70.5 5830,-76.5 5824,-76.5 5824,-76.5 5772,-76.5 5772,-76.5 5766,-76.5 5760,-70.5 5760,-64.5 5760,-64.5 5760,-52.5 5760,-52.5 5760,-46.5 5766,-40.5 5772,-40.5"/>
<text text-anchor="middle" x="5798" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side -->
<g id="edge6" class="edge">
<title>system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M5628.3708,-171.2426C5637.7563,-162.8042 5649.7606,-153.2836 5662,-147 5698.4461,-128.289 5717.2391,-146.2082 5751,-123 5764.8228,-113.4978 5776.0828,-98.5584 5784.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="5787.1647,-87.1631 5789.1475,-76.7554 5781.1072,-83.6549 5787.1647,-87.1631"/>
</g>
<!-- system_cpu1_dcache_port -->
<g id="node18" class="node">
<title>system_cpu1_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M5460,-171.5C5460,-171.5 5534,-171.5 5534,-171.5 5540,-171.5 5546,-177.5 5546,-183.5 5546,-183.5 5546,-195.5 5546,-195.5 5546,-201.5 5540,-207.5 5534,-207.5 5534,-207.5 5460,-207.5 5460,-207.5 5454,-207.5 5448,-201.5 5448,-195.5 5448,-195.5 5448,-183.5 5448,-183.5 5448,-177.5 5454,-171.5 5460,-171.5"/>
<text text-anchor="middle" x="5497" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu1_dcache_cpu_side -->
<g id="node23" class="node">
<title>system_cpu1_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5570,-40.5C5570,-40.5 5622,-40.5 5622,-40.5 5628,-40.5 5634,-46.5 5634,-52.5 5634,-52.5 5634,-64.5 5634,-64.5 5634,-70.5 5628,-76.5 5622,-76.5 5622,-76.5 5570,-76.5 5570,-76.5 5564,-76.5 5558,-70.5 5558,-64.5 5558,-64.5 5558,-52.5 5558,-52.5 5558,-46.5 5564,-40.5 5570,-40.5"/>
<text text-anchor="middle" x="5596" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side -->
<g id="edge7" class="edge">
<title>system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M5511.5148,-171.2823C5522.0386,-157.9906 5536.5488,-139.4922 5549,-123 5558.4051,-110.5426 5568.6343,-96.5585 5577.141,-84.8038"/>
<polygon fill="#000000" stroke="#000000" points="5579.9809,-86.8496 5582.9943,-76.6923 5574.3044,-82.7534 5579.9809,-86.8496"/>
</g>
<!-- system_cpu1_mmu_itb_walker_port -->
<g id="node19" class="node">
<title>system_cpu1_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M6024,-171.5C6024,-171.5 6054,-171.5 6054,-171.5 6060,-171.5 6066,-177.5 6066,-183.5 6066,-183.5 6066,-195.5 6066,-195.5 6066,-201.5 6060,-207.5 6054,-207.5 6054,-207.5 6024,-207.5 6024,-207.5 6018,-207.5 6012,-201.5 6012,-195.5 6012,-195.5 6012,-183.5 6012,-183.5 6012,-177.5 6018,-171.5 6024,-171.5"/>
<text text-anchor="middle" x="6039" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_itb_walker_cache_cpu_side -->
<g id="node25" class="node">
<title>system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5985,-40.5C5985,-40.5 6037,-40.5 6037,-40.5 6043,-40.5 6049,-46.5 6049,-52.5 6049,-52.5 6049,-64.5 6049,-64.5 6049,-70.5 6043,-76.5 6037,-76.5 6037,-76.5 5985,-76.5 5985,-76.5 5979,-76.5 5973,-70.5 5973,-64.5 5973,-64.5 5973,-52.5 5973,-52.5 5973,-46.5 5979,-40.5 5985,-40.5"/>
<text text-anchor="middle" x="6011" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side -->
<g id="edge8" class="edge">
<title>system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M6035.1067,-171.285C6030.405,-149.2878 6022.447,-112.0554 6016.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="6020.3732,-85.6078 6014.8602,-76.5603 6013.5278,-87.071 6020.3732,-85.6078"/>
</g>
<!-- system_cpu1_mmu_dtb_walker_port -->
<g id="node20" class="node">
<title>system_cpu1_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M6209,-171.5C6209,-171.5 6239,-171.5 6239,-171.5 6245,-171.5 6251,-177.5 6251,-183.5 6251,-183.5 6251,-195.5 6251,-195.5 6251,-201.5 6245,-207.5 6239,-207.5 6239,-207.5 6209,-207.5 6209,-207.5 6203,-207.5 6197,-201.5 6197,-195.5 6197,-195.5 6197,-183.5 6197,-183.5 6197,-177.5 6203,-171.5 6209,-171.5"/>
<text text-anchor="middle" x="6224" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_dtb_walker_cache_cpu_side -->
<g id="node27" class="node">
<title>system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6192,-40.5C6192,-40.5 6244,-40.5 6244,-40.5 6250,-40.5 6256,-46.5 6256,-52.5 6256,-52.5 6256,-64.5 6256,-64.5 6256,-70.5 6250,-76.5 6244,-76.5 6244,-76.5 6192,-76.5 6192,-76.5 6186,-76.5 6180,-70.5 6180,-64.5 6180,-64.5 6180,-52.5 6180,-52.5 6180,-46.5 6186,-40.5 6192,-40.5"/>
<text text-anchor="middle" x="6218" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side -->
<g id="edge9" class="edge">
<title>system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M6223.1657,-171.285C6222.1627,-149.3856 6220.4681,-112.3861 6219.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="6222.7812,-86.3896 6218.8272,-76.5603 6215.7885,-86.71 6222.7812,-86.3896"/>
</g>
<!-- system_cpu1_icache_mem_side -->
<g id="node22" class="node">
<title>system_cpu1_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5670,-40.5C5670,-40.5 5730,-40.5 5730,-40.5 5736,-40.5 5742,-46.5 5742,-52.5 5742,-52.5 5742,-64.5 5742,-64.5 5742,-70.5 5736,-76.5 5730,-76.5 5730,-76.5 5670,-76.5 5670,-76.5 5664,-76.5 5658,-70.5 5658,-64.5 5658,-64.5 5658,-52.5 5658,-52.5 5658,-46.5 5664,-40.5 5670,-40.5"/>
<text text-anchor="middle" x="5700" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dcache_mem_side -->
<g id="node24" class="node">
<title>system_cpu1_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5468,-40.5C5468,-40.5 5528,-40.5 5528,-40.5 5534,-40.5 5540,-46.5 5540,-52.5 5540,-52.5 5540,-64.5 5540,-64.5 5540,-70.5 5534,-76.5 5528,-76.5 5528,-76.5 5468,-76.5 5468,-76.5 5462,-76.5 5456,-70.5 5456,-64.5 5456,-64.5 5456,-52.5 5456,-52.5 5456,-46.5 5462,-40.5 5468,-40.5"/>
<text text-anchor="middle" x="5498" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_itb_walker_cache_mem_side -->
<g id="node26" class="node">
<title>system_cpu1_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5883,-40.5C5883,-40.5 5943,-40.5 5943,-40.5 5949,-40.5 5955,-46.5 5955,-52.5 5955,-52.5 5955,-64.5 5955,-64.5 5955,-70.5 5949,-76.5 5943,-76.5 5943,-76.5 5883,-76.5 5883,-76.5 5877,-76.5 5871,-70.5 5871,-64.5 5871,-64.5 5871,-52.5 5871,-52.5 5871,-46.5 5877,-40.5 5883,-40.5"/>
<text text-anchor="middle" x="5913" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dtb_walker_cache_mem_side -->
<g id="node28" class="node">
<title>system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6090,-40.5C6090,-40.5 6150,-40.5 6150,-40.5 6156,-40.5 6162,-46.5 6162,-52.5 6162,-52.5 6162,-64.5 6162,-64.5 6162,-70.5 6156,-76.5 6150,-76.5 6150,-76.5 6090,-76.5 6090,-76.5 6084,-76.5 6078,-70.5 6078,-64.5 6078,-64.5 6078,-52.5 6078,-52.5 6078,-46.5 6084,-40.5 6090,-40.5"/>
<text text-anchor="middle" x="6120" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_interrupts_int_requestor -->
<g id="node29" class="node">
<title>system_cpu1_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M5882.5,-171.5C5882.5,-171.5 5959.5,-171.5 5959.5,-171.5 5965.5,-171.5 5971.5,-177.5 5971.5,-183.5 5971.5,-183.5 5971.5,-195.5 5971.5,-195.5 5971.5,-201.5 5965.5,-207.5 5959.5,-207.5 5959.5,-207.5 5882.5,-207.5 5882.5,-207.5 5876.5,-207.5 5870.5,-201.5 5870.5,-195.5 5870.5,-195.5 5870.5,-183.5 5870.5,-183.5 5870.5,-177.5 5876.5,-171.5 5882.5,-171.5"/>
<text text-anchor="middle" x="5921" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu1_interrupts_int_responder -->
<g id="node30" class="node">
<title>system_cpu1_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M5758,-171.5C5758,-171.5 5840,-171.5 5840,-171.5 5846,-171.5 5852,-177.5 5852,-183.5 5852,-183.5 5852,-195.5 5852,-195.5 5852,-201.5 5846,-207.5 5840,-207.5 5840,-207.5 5758,-207.5 5758,-207.5 5752,-207.5 5746,-201.5 5746,-195.5 5746,-195.5 5746,-183.5 5746,-183.5 5746,-177.5 5752,-171.5 5758,-171.5"/>
<text text-anchor="middle" x="5799" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu1_interrupts_pio -->
<g id="node31" class="node">
<title>system_cpu1_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M5686,-171.5C5686,-171.5 5716,-171.5 5716,-171.5 5722,-171.5 5728,-177.5 5728,-183.5 5728,-183.5 5728,-195.5 5728,-195.5 5728,-201.5 5722,-207.5 5716,-207.5 5716,-207.5 5686,-207.5 5686,-207.5 5680,-207.5 5674,-201.5 5674,-195.5 5674,-195.5 5674,-183.5 5674,-183.5 5674,-177.5 5680,-171.5 5686,-171.5"/>
<text text-anchor="middle" x="5701" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu2_icache_port -->
<g id="node32" class="node">
<title>system_cpu2_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M6518,-171.5C6518,-171.5 6586,-171.5 6586,-171.5 6592,-171.5 6598,-177.5 6598,-183.5 6598,-183.5 6598,-195.5 6598,-195.5 6598,-201.5 6592,-207.5 6586,-207.5 6586,-207.5 6518,-207.5 6518,-207.5 6512,-207.5 6506,-201.5 6506,-195.5 6506,-195.5 6506,-183.5 6506,-183.5 6506,-177.5 6512,-171.5 6518,-171.5"/>
<text text-anchor="middle" x="6552" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu2_icache_cpu_side -->
<g id="node36" class="node">
<title>system_cpu2_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6714,-40.5C6714,-40.5 6766,-40.5 6766,-40.5 6772,-40.5 6778,-46.5 6778,-52.5 6778,-52.5 6778,-64.5 6778,-64.5 6778,-70.5 6772,-76.5 6766,-76.5 6766,-76.5 6714,-76.5 6714,-76.5 6708,-76.5 6702,-70.5 6702,-64.5 6702,-64.5 6702,-52.5 6702,-52.5 6702,-46.5 6708,-40.5 6714,-40.5"/>
<text text-anchor="middle" x="6740" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side -->
<g id="edge10" class="edge">
<title>system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M6570.3708,-171.2426C6579.7563,-162.8042 6591.7606,-153.2836 6604,-147 6640.4461,-128.289 6659.2391,-146.2082 6693,-123 6706.8228,-113.4978 6718.0828,-98.5584 6726.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="6729.1647,-87.1631 6731.1475,-76.7554 6723.1072,-83.6549 6729.1647,-87.1631"/>
</g>
<!-- system_cpu2_dcache_port -->
<g id="node33" class="node">
<title>system_cpu2_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M6402,-171.5C6402,-171.5 6476,-171.5 6476,-171.5 6482,-171.5 6488,-177.5 6488,-183.5 6488,-183.5 6488,-195.5 6488,-195.5 6488,-201.5 6482,-207.5 6476,-207.5 6476,-207.5 6402,-207.5 6402,-207.5 6396,-207.5 6390,-201.5 6390,-195.5 6390,-195.5 6390,-183.5 6390,-183.5 6390,-177.5 6396,-171.5 6402,-171.5"/>
<text text-anchor="middle" x="6439" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu2_dcache_cpu_side -->
<g id="node38" class="node">
<title>system_cpu2_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6512,-40.5C6512,-40.5 6564,-40.5 6564,-40.5 6570,-40.5 6576,-46.5 6576,-52.5 6576,-52.5 6576,-64.5 6576,-64.5 6576,-70.5 6570,-76.5 6564,-76.5 6564,-76.5 6512,-76.5 6512,-76.5 6506,-76.5 6500,-70.5 6500,-64.5 6500,-64.5 6500,-52.5 6500,-52.5 6500,-46.5 6506,-40.5 6512,-40.5"/>
<text text-anchor="middle" x="6538" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side -->
<g id="edge11" class="edge">
<title>system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M6453.5148,-171.2823C6464.0386,-157.9906 6478.5488,-139.4922 6491,-123 6500.4051,-110.5426 6510.6343,-96.5585 6519.141,-84.8038"/>
<polygon fill="#000000" stroke="#000000" points="6521.9809,-86.8496 6524.9943,-76.6923 6516.3044,-82.7534 6521.9809,-86.8496"/>
</g>
<!-- system_cpu2_mmu_itb_walker_port -->
<g id="node34" class="node">
<title>system_cpu2_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M6966,-171.5C6966,-171.5 6996,-171.5 6996,-171.5 7002,-171.5 7008,-177.5 7008,-183.5 7008,-183.5 7008,-195.5 7008,-195.5 7008,-201.5 7002,-207.5 6996,-207.5 6996,-207.5 6966,-207.5 6966,-207.5 6960,-207.5 6954,-201.5 6954,-195.5 6954,-195.5 6954,-183.5 6954,-183.5 6954,-177.5 6960,-171.5 6966,-171.5"/>
<text text-anchor="middle" x="6981" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_itb_walker_cache_cpu_side -->
<g id="node40" class="node">
<title>system_cpu2_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6927,-40.5C6927,-40.5 6979,-40.5 6979,-40.5 6985,-40.5 6991,-46.5 6991,-52.5 6991,-52.5 6991,-64.5 6991,-64.5 6991,-70.5 6985,-76.5 6979,-76.5 6979,-76.5 6927,-76.5 6927,-76.5 6921,-76.5 6915,-70.5 6915,-64.5 6915,-64.5 6915,-52.5 6915,-52.5 6915,-46.5 6921,-40.5 6927,-40.5"/>
<text text-anchor="middle" x="6953" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_mmu_itb_walker_port&#45;&gt;system_cpu2_itb_walker_cache_cpu_side -->
<g id="edge12" class="edge">
<title>system_cpu2_mmu_itb_walker_port&#45;&gt;system_cpu2_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M6977.1067,-171.285C6972.405,-149.2878 6964.447,-112.0554 6958.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="6962.3732,-85.6078 6956.8602,-76.5603 6955.5278,-87.071 6962.3732,-85.6078"/>
</g>
<!-- system_cpu2_mmu_dtb_walker_port -->
<g id="node35" class="node">
<title>system_cpu2_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M7151,-171.5C7151,-171.5 7181,-171.5 7181,-171.5 7187,-171.5 7193,-177.5 7193,-183.5 7193,-183.5 7193,-195.5 7193,-195.5 7193,-201.5 7187,-207.5 7181,-207.5 7181,-207.5 7151,-207.5 7151,-207.5 7145,-207.5 7139,-201.5 7139,-195.5 7139,-195.5 7139,-183.5 7139,-183.5 7139,-177.5 7145,-171.5 7151,-171.5"/>
<text text-anchor="middle" x="7166" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_dtb_walker_cache_cpu_side -->
<g id="node42" class="node">
<title>system_cpu2_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7134,-40.5C7134,-40.5 7186,-40.5 7186,-40.5 7192,-40.5 7198,-46.5 7198,-52.5 7198,-52.5 7198,-64.5 7198,-64.5 7198,-70.5 7192,-76.5 7186,-76.5 7186,-76.5 7134,-76.5 7134,-76.5 7128,-76.5 7122,-70.5 7122,-64.5 7122,-64.5 7122,-52.5 7122,-52.5 7122,-46.5 7128,-40.5 7134,-40.5"/>
<text text-anchor="middle" x="7160" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_mmu_dtb_walker_port&#45;&gt;system_cpu2_dtb_walker_cache_cpu_side -->
<g id="edge13" class="edge">
<title>system_cpu2_mmu_dtb_walker_port&#45;&gt;system_cpu2_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M7165.1657,-171.285C7164.1627,-149.3856 7162.4681,-112.3861 7161.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="7164.7812,-86.3896 7160.8272,-76.5603 7157.7885,-86.71 7164.7812,-86.3896"/>
</g>
<!-- system_cpu2_icache_mem_side -->
<g id="node37" class="node">
<title>system_cpu2_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6612,-40.5C6612,-40.5 6672,-40.5 6672,-40.5 6678,-40.5 6684,-46.5 6684,-52.5 6684,-52.5 6684,-64.5 6684,-64.5 6684,-70.5 6678,-76.5 6672,-76.5 6672,-76.5 6612,-76.5 6612,-76.5 6606,-76.5 6600,-70.5 6600,-64.5 6600,-64.5 6600,-52.5 6600,-52.5 6600,-46.5 6606,-40.5 6612,-40.5"/>
<text text-anchor="middle" x="6642" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dcache_mem_side -->
<g id="node39" class="node">
<title>system_cpu2_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6410,-40.5C6410,-40.5 6470,-40.5 6470,-40.5 6476,-40.5 6482,-46.5 6482,-52.5 6482,-52.5 6482,-64.5 6482,-64.5 6482,-70.5 6476,-76.5 6470,-76.5 6470,-76.5 6410,-76.5 6410,-76.5 6404,-76.5 6398,-70.5 6398,-64.5 6398,-64.5 6398,-52.5 6398,-52.5 6398,-46.5 6404,-40.5 6410,-40.5"/>
<text text-anchor="middle" x="6440" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_itb_walker_cache_mem_side -->
<g id="node41" class="node">
<title>system_cpu2_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6825,-40.5C6825,-40.5 6885,-40.5 6885,-40.5 6891,-40.5 6897,-46.5 6897,-52.5 6897,-52.5 6897,-64.5 6897,-64.5 6897,-70.5 6891,-76.5 6885,-76.5 6885,-76.5 6825,-76.5 6825,-76.5 6819,-76.5 6813,-70.5 6813,-64.5 6813,-64.5 6813,-52.5 6813,-52.5 6813,-46.5 6819,-40.5 6825,-40.5"/>
<text text-anchor="middle" x="6855" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dtb_walker_cache_mem_side -->
<g id="node43" class="node">
<title>system_cpu2_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7032,-40.5C7032,-40.5 7092,-40.5 7092,-40.5 7098,-40.5 7104,-46.5 7104,-52.5 7104,-52.5 7104,-64.5 7104,-64.5 7104,-70.5 7098,-76.5 7092,-76.5 7092,-76.5 7032,-76.5 7032,-76.5 7026,-76.5 7020,-70.5 7020,-64.5 7020,-64.5 7020,-52.5 7020,-52.5 7020,-46.5 7026,-40.5 7032,-40.5"/>
<text text-anchor="middle" x="7062" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_interrupts_int_requestor -->
<g id="node44" class="node">
<title>system_cpu2_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M6824.5,-171.5C6824.5,-171.5 6901.5,-171.5 6901.5,-171.5 6907.5,-171.5 6913.5,-177.5 6913.5,-183.5 6913.5,-183.5 6913.5,-195.5 6913.5,-195.5 6913.5,-201.5 6907.5,-207.5 6901.5,-207.5 6901.5,-207.5 6824.5,-207.5 6824.5,-207.5 6818.5,-207.5 6812.5,-201.5 6812.5,-195.5 6812.5,-195.5 6812.5,-183.5 6812.5,-183.5 6812.5,-177.5 6818.5,-171.5 6824.5,-171.5"/>
<text text-anchor="middle" x="6863" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu2_interrupts_int_responder -->
<g id="node45" class="node">
<title>system_cpu2_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M6700,-171.5C6700,-171.5 6782,-171.5 6782,-171.5 6788,-171.5 6794,-177.5 6794,-183.5 6794,-183.5 6794,-195.5 6794,-195.5 6794,-201.5 6788,-207.5 6782,-207.5 6782,-207.5 6700,-207.5 6700,-207.5 6694,-207.5 6688,-201.5 6688,-195.5 6688,-195.5 6688,-183.5 6688,-183.5 6688,-177.5 6694,-171.5 6700,-171.5"/>
<text text-anchor="middle" x="6741" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu2_interrupts_pio -->
<g id="node46" class="node">
<title>system_cpu2_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M6628,-171.5C6628,-171.5 6658,-171.5 6658,-171.5 6664,-171.5 6670,-177.5 6670,-183.5 6670,-183.5 6670,-195.5 6670,-195.5 6670,-201.5 6664,-207.5 6658,-207.5 6658,-207.5 6628,-207.5 6628,-207.5 6622,-207.5 6616,-201.5 6616,-195.5 6616,-195.5 6616,-183.5 6616,-183.5 6616,-177.5 6622,-171.5 6628,-171.5"/>
<text text-anchor="middle" x="6643" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu3_icache_port -->
<g id="node47" class="node">
<title>system_cpu3_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M160,-171.5C160,-171.5 228,-171.5 228,-171.5 234,-171.5 240,-177.5 240,-183.5 240,-183.5 240,-195.5 240,-195.5 240,-201.5 234,-207.5 228,-207.5 228,-207.5 160,-207.5 160,-207.5 154,-207.5 148,-201.5 148,-195.5 148,-195.5 148,-183.5 148,-183.5 148,-177.5 154,-171.5 160,-171.5"/>
<text text-anchor="middle" x="194" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu3_icache_cpu_side -->
<g id="node51" class="node">
<title>system_cpu3_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M315,-40.5C315,-40.5 367,-40.5 367,-40.5 373,-40.5 379,-46.5 379,-52.5 379,-52.5 379,-64.5 379,-64.5 379,-70.5 373,-76.5 367,-76.5 367,-76.5 315,-76.5 315,-76.5 309,-76.5 303,-70.5 303,-64.5 303,-64.5 303,-52.5 303,-52.5 303,-46.5 309,-40.5 315,-40.5"/>
<text text-anchor="middle" x="341" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side -->
<g id="edge14" class="edge">
<title>system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M214.4397,-171.285C240.111,-148.4079 284.2732,-109.0525 313.0527,-83.4055"/>
<polygon fill="#000000" stroke="#000000" points="315.5968,-85.8264 320.7339,-76.5603 310.9396,-80.6004 315.5968,-85.8264"/>
</g>
<!-- system_cpu3_dcache_port -->
<g id="node48" class="node">
<title>system_cpu3_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M44,-171.5C44,-171.5 118,-171.5 118,-171.5 124,-171.5 130,-177.5 130,-183.5 130,-183.5 130,-195.5 130,-195.5 130,-201.5 124,-207.5 118,-207.5 118,-207.5 44,-207.5 44,-207.5 38,-207.5 32,-201.5 32,-195.5 32,-195.5 32,-183.5 32,-183.5 32,-177.5 38,-171.5 44,-171.5"/>
<text text-anchor="middle" x="81" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu3_dcache_cpu_side -->
<g id="node53" class="node">
<title>system_cpu3_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M84,-40.5C84,-40.5 136,-40.5 136,-40.5 142,-40.5 148,-46.5 148,-52.5 148,-52.5 148,-64.5 148,-64.5 148,-70.5 142,-76.5 136,-76.5 136,-76.5 84,-76.5 84,-76.5 78,-76.5 72,-70.5 72,-64.5 72,-64.5 72,-52.5 72,-52.5 72,-46.5 78,-40.5 84,-40.5"/>
<text text-anchor="middle" x="110" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side -->
<g id="edge15" class="edge">
<title>system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M85.0323,-171.285C89.9019,-149.2878 98.1442,-112.0554 103.8184,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="107.2577,-87.0804 106.0019,-76.5603 100.4232,-85.5674 107.2577,-87.0804"/>
</g>
<!-- system_cpu3_mmu_itb_walker_port -->
<g id="node49" class="node">
<title>system_cpu3_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M608,-171.5C608,-171.5 638,-171.5 638,-171.5 644,-171.5 650,-177.5 650,-183.5 650,-183.5 650,-195.5 650,-195.5 650,-201.5 644,-207.5 638,-207.5 638,-207.5 608,-207.5 608,-207.5 602,-207.5 596,-201.5 596,-195.5 596,-195.5 596,-183.5 596,-183.5 596,-177.5 602,-171.5 608,-171.5"/>
<text text-anchor="middle" x="623" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_itb_walker_cache_cpu_side -->
<g id="node55" class="node">
<title>system_cpu3_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M574,-40.5C574,-40.5 626,-40.5 626,-40.5 632,-40.5 638,-46.5 638,-52.5 638,-52.5 638,-64.5 638,-64.5 638,-70.5 632,-76.5 626,-76.5 626,-76.5 574,-76.5 574,-76.5 568,-76.5 562,-70.5 562,-64.5 562,-64.5 562,-52.5 562,-52.5 562,-46.5 568,-40.5 574,-40.5"/>
<text text-anchor="middle" x="600" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_mmu_itb_walker_port&#45;&gt;system_cpu3_itb_walker_cache_cpu_side -->
<g id="edge16" class="edge">
<title>system_cpu3_mmu_itb_walker_port&#45;&gt;system_cpu3_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M619.8019,-171.285C615.9398,-149.2878 609.4029,-112.0554 604.9027,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="608.3475,-85.8044 603.1709,-76.5603 601.453,-87.0149 608.3475,-85.8044"/>
</g>
<!-- system_cpu3_mmu_dtb_walker_port -->
<g id="node50" class="node">
<title>system_cpu3_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M793,-171.5C793,-171.5 823,-171.5 823,-171.5 829,-171.5 835,-177.5 835,-183.5 835,-183.5 835,-195.5 835,-195.5 835,-201.5 829,-207.5 823,-207.5 823,-207.5 793,-207.5 793,-207.5 787,-207.5 781,-201.5 781,-195.5 781,-195.5 781,-183.5 781,-183.5 781,-177.5 787,-171.5 793,-171.5"/>
<text text-anchor="middle" x="808" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_dtb_walker_cache_cpu_side -->
<g id="node57" class="node">
<title>system_cpu3_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M776,-40.5C776,-40.5 828,-40.5 828,-40.5 834,-40.5 840,-46.5 840,-52.5 840,-52.5 840,-64.5 840,-64.5 840,-70.5 834,-76.5 828,-76.5 828,-76.5 776,-76.5 776,-76.5 770,-76.5 764,-70.5 764,-64.5 764,-64.5 764,-52.5 764,-52.5 764,-46.5 770,-40.5 776,-40.5"/>
<text text-anchor="middle" x="802" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_mmu_dtb_walker_port&#45;&gt;system_cpu3_dtb_walker_cache_cpu_side -->
<g id="edge17" class="edge">
<title>system_cpu3_mmu_dtb_walker_port&#45;&gt;system_cpu3_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M807.1657,-171.285C806.1627,-149.3856 804.4681,-112.3861 803.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="806.7812,-86.3896 802.8272,-76.5603 799.7885,-86.71 806.7812,-86.3896"/>
</g>
<!-- system_cpu3_icache_mem_side -->
<g id="node52" class="node">
<title>system_cpu3_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M409,-40.5C409,-40.5 469,-40.5 469,-40.5 475,-40.5 481,-46.5 481,-52.5 481,-52.5 481,-64.5 481,-64.5 481,-70.5 475,-76.5 469,-76.5 469,-76.5 409,-76.5 409,-76.5 403,-76.5 397,-70.5 397,-64.5 397,-64.5 397,-52.5 397,-52.5 397,-46.5 403,-40.5 409,-40.5"/>
<text text-anchor="middle" x="439" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dcache_mem_side -->
<g id="node54" class="node">
<title>system_cpu3_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M178,-40.5C178,-40.5 238,-40.5 238,-40.5 244,-40.5 250,-46.5 250,-52.5 250,-52.5 250,-64.5 250,-64.5 250,-70.5 244,-76.5 238,-76.5 238,-76.5 178,-76.5 178,-76.5 172,-76.5 166,-70.5 166,-64.5 166,-64.5 166,-52.5 166,-52.5 166,-46.5 172,-40.5 178,-40.5"/>
<text text-anchor="middle" x="208" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_itb_walker_cache_mem_side -->
<g id="node56" class="node">
<title>system_cpu3_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M668,-40.5C668,-40.5 728,-40.5 728,-40.5 734,-40.5 740,-46.5 740,-52.5 740,-52.5 740,-64.5 740,-64.5 740,-70.5 734,-76.5 728,-76.5 728,-76.5 668,-76.5 668,-76.5 662,-76.5 656,-70.5 656,-64.5 656,-64.5 656,-52.5 656,-52.5 656,-46.5 662,-40.5 668,-40.5"/>
<text text-anchor="middle" x="698" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dtb_walker_cache_mem_side -->
<g id="node58" class="node">
<title>system_cpu3_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M870,-40.5C870,-40.5 930,-40.5 930,-40.5 936,-40.5 942,-46.5 942,-52.5 942,-52.5 942,-64.5 942,-64.5 942,-70.5 936,-76.5 930,-76.5 930,-76.5 870,-76.5 870,-76.5 864,-76.5 858,-70.5 858,-64.5 858,-64.5 858,-52.5 858,-52.5 858,-46.5 864,-40.5 870,-40.5"/>
<text text-anchor="middle" x="900" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_interrupts_int_requestor -->
<g id="node59" class="node">
<title>system_cpu3_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M466.5,-171.5C466.5,-171.5 543.5,-171.5 543.5,-171.5 549.5,-171.5 555.5,-177.5 555.5,-183.5 555.5,-183.5 555.5,-195.5 555.5,-195.5 555.5,-201.5 549.5,-207.5 543.5,-207.5 543.5,-207.5 466.5,-207.5 466.5,-207.5 460.5,-207.5 454.5,-201.5 454.5,-195.5 454.5,-195.5 454.5,-183.5 454.5,-183.5 454.5,-177.5 460.5,-171.5 466.5,-171.5"/>
<text text-anchor="middle" x="505" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu3_interrupts_int_responder -->
<g id="node60" class="node">
<title>system_cpu3_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M342,-171.5C342,-171.5 424,-171.5 424,-171.5 430,-171.5 436,-177.5 436,-183.5 436,-183.5 436,-195.5 436,-195.5 436,-201.5 430,-207.5 424,-207.5 424,-207.5 342,-207.5 342,-207.5 336,-207.5 330,-201.5 330,-195.5 330,-195.5 330,-183.5 330,-183.5 330,-177.5 336,-171.5 342,-171.5"/>
<text text-anchor="middle" x="383" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu3_interrupts_pio -->
<g id="node61" class="node">
<title>system_cpu3_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M270,-171.5C270,-171.5 300,-171.5 300,-171.5 306,-171.5 312,-177.5 312,-183.5 312,-183.5 312,-195.5 312,-195.5 312,-201.5 306,-207.5 300,-207.5 300,-207.5 270,-207.5 270,-207.5 264,-207.5 258,-201.5 258,-195.5 258,-195.5 258,-183.5 258,-183.5 258,-177.5 264,-171.5 270,-171.5"/>
<text text-anchor="middle" x="285" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu4_icache_port -->
<g id="node62" class="node">
<title>system_cpu4_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1102,-171.5C1102,-171.5 1170,-171.5 1170,-171.5 1176,-171.5 1182,-177.5 1182,-183.5 1182,-183.5 1182,-195.5 1182,-195.5 1182,-201.5 1176,-207.5 1170,-207.5 1170,-207.5 1102,-207.5 1102,-207.5 1096,-207.5 1090,-201.5 1090,-195.5 1090,-195.5 1090,-183.5 1090,-183.5 1090,-177.5 1096,-171.5 1102,-171.5"/>
<text text-anchor="middle" x="1136" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu4_icache_cpu_side -->
<g id="node66" class="node">
<title>system_cpu4_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1257,-40.5C1257,-40.5 1309,-40.5 1309,-40.5 1315,-40.5 1321,-46.5 1321,-52.5 1321,-52.5 1321,-64.5 1321,-64.5 1321,-70.5 1315,-76.5 1309,-76.5 1309,-76.5 1257,-76.5 1257,-76.5 1251,-76.5 1245,-70.5 1245,-64.5 1245,-64.5 1245,-52.5 1245,-52.5 1245,-46.5 1251,-40.5 1257,-40.5"/>
<text text-anchor="middle" x="1283" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_icache_port&#45;&gt;system_cpu4_icache_cpu_side -->
<g id="edge18" class="edge">
<title>system_cpu4_icache_port&#45;&gt;system_cpu4_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1156.4397,-171.285C1182.111,-148.4079 1226.2732,-109.0525 1255.0527,-83.4055"/>
<polygon fill="#000000" stroke="#000000" points="1257.5968,-85.8264 1262.7339,-76.5603 1252.9396,-80.6004 1257.5968,-85.8264"/>
</g>
<!-- system_cpu4_dcache_port -->
<g id="node63" class="node">
<title>system_cpu4_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M986,-171.5C986,-171.5 1060,-171.5 1060,-171.5 1066,-171.5 1072,-177.5 1072,-183.5 1072,-183.5 1072,-195.5 1072,-195.5 1072,-201.5 1066,-207.5 1060,-207.5 1060,-207.5 986,-207.5 986,-207.5 980,-207.5 974,-201.5 974,-195.5 974,-195.5 974,-183.5 974,-183.5 974,-177.5 980,-171.5 986,-171.5"/>
<text text-anchor="middle" x="1023" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu4_dcache_cpu_side -->
<g id="node68" class="node">
<title>system_cpu4_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1026,-40.5C1026,-40.5 1078,-40.5 1078,-40.5 1084,-40.5 1090,-46.5 1090,-52.5 1090,-52.5 1090,-64.5 1090,-64.5 1090,-70.5 1084,-76.5 1078,-76.5 1078,-76.5 1026,-76.5 1026,-76.5 1020,-76.5 1014,-70.5 1014,-64.5 1014,-64.5 1014,-52.5 1014,-52.5 1014,-46.5 1020,-40.5 1026,-40.5"/>
<text text-anchor="middle" x="1052" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_dcache_port&#45;&gt;system_cpu4_dcache_cpu_side -->
<g id="edge19" class="edge">
<title>system_cpu4_dcache_port&#45;&gt;system_cpu4_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1027.0323,-171.285C1031.9019,-149.2878 1040.1442,-112.0554 1045.8184,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="1049.2577,-87.0804 1048.0019,-76.5603 1042.4232,-85.5674 1049.2577,-87.0804"/>
</g>
<!-- system_cpu4_mmu_itb_walker_port -->
<g id="node64" class="node">
<title>system_cpu4_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1550,-171.5C1550,-171.5 1580,-171.5 1580,-171.5 1586,-171.5 1592,-177.5 1592,-183.5 1592,-183.5 1592,-195.5 1592,-195.5 1592,-201.5 1586,-207.5 1580,-207.5 1580,-207.5 1550,-207.5 1550,-207.5 1544,-207.5 1538,-201.5 1538,-195.5 1538,-195.5 1538,-183.5 1538,-183.5 1538,-177.5 1544,-171.5 1550,-171.5"/>
<text text-anchor="middle" x="1565" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu4_itb_walker_cache_cpu_side -->
<g id="node70" class="node">
<title>system_cpu4_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1516,-40.5C1516,-40.5 1568,-40.5 1568,-40.5 1574,-40.5 1580,-46.5 1580,-52.5 1580,-52.5 1580,-64.5 1580,-64.5 1580,-70.5 1574,-76.5 1568,-76.5 1568,-76.5 1516,-76.5 1516,-76.5 1510,-76.5 1504,-70.5 1504,-64.5 1504,-64.5 1504,-52.5 1504,-52.5 1504,-46.5 1510,-40.5 1516,-40.5"/>
<text text-anchor="middle" x="1542" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_mmu_itb_walker_port&#45;&gt;system_cpu4_itb_walker_cache_cpu_side -->
<g id="edge20" class="edge">
<title>system_cpu4_mmu_itb_walker_port&#45;&gt;system_cpu4_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1561.8019,-171.285C1557.9398,-149.2878 1551.4029,-112.0554 1546.9027,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="1550.3475,-85.8044 1545.1709,-76.5603 1543.453,-87.0149 1550.3475,-85.8044"/>
</g>
<!-- system_cpu4_mmu_dtb_walker_port -->
<g id="node65" class="node">
<title>system_cpu4_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1735,-171.5C1735,-171.5 1765,-171.5 1765,-171.5 1771,-171.5 1777,-177.5 1777,-183.5 1777,-183.5 1777,-195.5 1777,-195.5 1777,-201.5 1771,-207.5 1765,-207.5 1765,-207.5 1735,-207.5 1735,-207.5 1729,-207.5 1723,-201.5 1723,-195.5 1723,-195.5 1723,-183.5 1723,-183.5 1723,-177.5 1729,-171.5 1735,-171.5"/>
<text text-anchor="middle" x="1750" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu4_dtb_walker_cache_cpu_side -->
<g id="node72" class="node">
<title>system_cpu4_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1718,-40.5C1718,-40.5 1770,-40.5 1770,-40.5 1776,-40.5 1782,-46.5 1782,-52.5 1782,-52.5 1782,-64.5 1782,-64.5 1782,-70.5 1776,-76.5 1770,-76.5 1770,-76.5 1718,-76.5 1718,-76.5 1712,-76.5 1706,-70.5 1706,-64.5 1706,-64.5 1706,-52.5 1706,-52.5 1706,-46.5 1712,-40.5 1718,-40.5"/>
<text text-anchor="middle" x="1744" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_mmu_dtb_walker_port&#45;&gt;system_cpu4_dtb_walker_cache_cpu_side -->
<g id="edge21" class="edge">
<title>system_cpu4_mmu_dtb_walker_port&#45;&gt;system_cpu4_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1749.1657,-171.285C1748.1627,-149.3856 1746.4681,-112.3861 1745.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="1748.7812,-86.3896 1744.8272,-76.5603 1741.7885,-86.71 1748.7812,-86.3896"/>
</g>
<!-- system_cpu4_icache_mem_side -->
<g id="node67" class="node">
<title>system_cpu4_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1351,-40.5C1351,-40.5 1411,-40.5 1411,-40.5 1417,-40.5 1423,-46.5 1423,-52.5 1423,-52.5 1423,-64.5 1423,-64.5 1423,-70.5 1417,-76.5 1411,-76.5 1411,-76.5 1351,-76.5 1351,-76.5 1345,-76.5 1339,-70.5 1339,-64.5 1339,-64.5 1339,-52.5 1339,-52.5 1339,-46.5 1345,-40.5 1351,-40.5"/>
<text text-anchor="middle" x="1381" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_dcache_mem_side -->
<g id="node69" class="node">
<title>system_cpu4_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1120,-40.5C1120,-40.5 1180,-40.5 1180,-40.5 1186,-40.5 1192,-46.5 1192,-52.5 1192,-52.5 1192,-64.5 1192,-64.5 1192,-70.5 1186,-76.5 1180,-76.5 1180,-76.5 1120,-76.5 1120,-76.5 1114,-76.5 1108,-70.5 1108,-64.5 1108,-64.5 1108,-52.5 1108,-52.5 1108,-46.5 1114,-40.5 1120,-40.5"/>
<text text-anchor="middle" x="1150" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_itb_walker_cache_mem_side -->
<g id="node71" class="node">
<title>system_cpu4_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1610,-40.5C1610,-40.5 1670,-40.5 1670,-40.5 1676,-40.5 1682,-46.5 1682,-52.5 1682,-52.5 1682,-64.5 1682,-64.5 1682,-70.5 1676,-76.5 1670,-76.5 1670,-76.5 1610,-76.5 1610,-76.5 1604,-76.5 1598,-70.5 1598,-64.5 1598,-64.5 1598,-52.5 1598,-52.5 1598,-46.5 1604,-40.5 1610,-40.5"/>
<text text-anchor="middle" x="1640" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_dtb_walker_cache_mem_side -->
<g id="node73" class="node">
<title>system_cpu4_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1812,-40.5C1812,-40.5 1872,-40.5 1872,-40.5 1878,-40.5 1884,-46.5 1884,-52.5 1884,-52.5 1884,-64.5 1884,-64.5 1884,-70.5 1878,-76.5 1872,-76.5 1872,-76.5 1812,-76.5 1812,-76.5 1806,-76.5 1800,-70.5 1800,-64.5 1800,-64.5 1800,-52.5 1800,-52.5 1800,-46.5 1806,-40.5 1812,-40.5"/>
<text text-anchor="middle" x="1842" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_interrupts_int_requestor -->
<g id="node74" class="node">
<title>system_cpu4_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M1408.5,-171.5C1408.5,-171.5 1485.5,-171.5 1485.5,-171.5 1491.5,-171.5 1497.5,-177.5 1497.5,-183.5 1497.5,-183.5 1497.5,-195.5 1497.5,-195.5 1497.5,-201.5 1491.5,-207.5 1485.5,-207.5 1485.5,-207.5 1408.5,-207.5 1408.5,-207.5 1402.5,-207.5 1396.5,-201.5 1396.5,-195.5 1396.5,-195.5 1396.5,-183.5 1396.5,-183.5 1396.5,-177.5 1402.5,-171.5 1408.5,-171.5"/>
<text text-anchor="middle" x="1447" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu4_interrupts_int_responder -->
<g id="node75" class="node">
<title>system_cpu4_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M1284,-171.5C1284,-171.5 1366,-171.5 1366,-171.5 1372,-171.5 1378,-177.5 1378,-183.5 1378,-183.5 1378,-195.5 1378,-195.5 1378,-201.5 1372,-207.5 1366,-207.5 1366,-207.5 1284,-207.5 1284,-207.5 1278,-207.5 1272,-201.5 1272,-195.5 1272,-195.5 1272,-183.5 1272,-183.5 1272,-177.5 1278,-171.5 1284,-171.5"/>
<text text-anchor="middle" x="1325" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu4_interrupts_pio -->
<g id="node76" class="node">
<title>system_cpu4_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M1212,-171.5C1212,-171.5 1242,-171.5 1242,-171.5 1248,-171.5 1254,-177.5 1254,-183.5 1254,-183.5 1254,-195.5 1254,-195.5 1254,-201.5 1248,-207.5 1242,-207.5 1242,-207.5 1212,-207.5 1212,-207.5 1206,-207.5 1200,-201.5 1200,-195.5 1200,-195.5 1200,-183.5 1200,-183.5 1200,-177.5 1206,-171.5 1212,-171.5"/>
<text text-anchor="middle" x="1227" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu5_icache_port -->
<g id="node77" class="node">
<title>system_cpu5_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2044,-171.5C2044,-171.5 2112,-171.5 2112,-171.5 2118,-171.5 2124,-177.5 2124,-183.5 2124,-183.5 2124,-195.5 2124,-195.5 2124,-201.5 2118,-207.5 2112,-207.5 2112,-207.5 2044,-207.5 2044,-207.5 2038,-207.5 2032,-201.5 2032,-195.5 2032,-195.5 2032,-183.5 2032,-183.5 2032,-177.5 2038,-171.5 2044,-171.5"/>
<text text-anchor="middle" x="2078" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu5_icache_cpu_side -->
<g id="node81" class="node">
<title>system_cpu5_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2199,-40.5C2199,-40.5 2251,-40.5 2251,-40.5 2257,-40.5 2263,-46.5 2263,-52.5 2263,-52.5 2263,-64.5 2263,-64.5 2263,-70.5 2257,-76.5 2251,-76.5 2251,-76.5 2199,-76.5 2199,-76.5 2193,-76.5 2187,-70.5 2187,-64.5 2187,-64.5 2187,-52.5 2187,-52.5 2187,-46.5 2193,-40.5 2199,-40.5"/>
<text text-anchor="middle" x="2225" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_icache_port&#45;&gt;system_cpu5_icache_cpu_side -->
<g id="edge22" class="edge">
<title>system_cpu5_icache_port&#45;&gt;system_cpu5_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M2098.4397,-171.285C2124.111,-148.4079 2168.2732,-109.0525 2197.0527,-83.4055"/>
<polygon fill="#000000" stroke="#000000" points="2199.5968,-85.8264 2204.7339,-76.5603 2194.9396,-80.6004 2199.5968,-85.8264"/>
</g>
<!-- system_cpu5_dcache_port -->
<g id="node78" class="node">
<title>system_cpu5_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1928,-171.5C1928,-171.5 2002,-171.5 2002,-171.5 2008,-171.5 2014,-177.5 2014,-183.5 2014,-183.5 2014,-195.5 2014,-195.5 2014,-201.5 2008,-207.5 2002,-207.5 2002,-207.5 1928,-207.5 1928,-207.5 1922,-207.5 1916,-201.5 1916,-195.5 1916,-195.5 1916,-183.5 1916,-183.5 1916,-177.5 1922,-171.5 1928,-171.5"/>
<text text-anchor="middle" x="1965" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu5_dcache_cpu_side -->
<g id="node83" class="node">
<title>system_cpu5_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1968,-40.5C1968,-40.5 2020,-40.5 2020,-40.5 2026,-40.5 2032,-46.5 2032,-52.5 2032,-52.5 2032,-64.5 2032,-64.5 2032,-70.5 2026,-76.5 2020,-76.5 2020,-76.5 1968,-76.5 1968,-76.5 1962,-76.5 1956,-70.5 1956,-64.5 1956,-64.5 1956,-52.5 1956,-52.5 1956,-46.5 1962,-40.5 1968,-40.5"/>
<text text-anchor="middle" x="1994" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_dcache_port&#45;&gt;system_cpu5_dcache_cpu_side -->
<g id="edge23" class="edge">
<title>system_cpu5_dcache_port&#45;&gt;system_cpu5_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1969.0323,-171.285C1973.9019,-149.2878 1982.1442,-112.0554 1987.8184,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="1991.2577,-87.0804 1990.0019,-76.5603 1984.4232,-85.5674 1991.2577,-87.0804"/>
</g>
<!-- system_cpu5_mmu_itb_walker_port -->
<g id="node79" class="node">
<title>system_cpu5_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2492,-171.5C2492,-171.5 2522,-171.5 2522,-171.5 2528,-171.5 2534,-177.5 2534,-183.5 2534,-183.5 2534,-195.5 2534,-195.5 2534,-201.5 2528,-207.5 2522,-207.5 2522,-207.5 2492,-207.5 2492,-207.5 2486,-207.5 2480,-201.5 2480,-195.5 2480,-195.5 2480,-183.5 2480,-183.5 2480,-177.5 2486,-171.5 2492,-171.5"/>
<text text-anchor="middle" x="2507" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu5_itb_walker_cache_cpu_side -->
<g id="node85" class="node">
<title>system_cpu5_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2458,-40.5C2458,-40.5 2510,-40.5 2510,-40.5 2516,-40.5 2522,-46.5 2522,-52.5 2522,-52.5 2522,-64.5 2522,-64.5 2522,-70.5 2516,-76.5 2510,-76.5 2510,-76.5 2458,-76.5 2458,-76.5 2452,-76.5 2446,-70.5 2446,-64.5 2446,-64.5 2446,-52.5 2446,-52.5 2446,-46.5 2452,-40.5 2458,-40.5"/>
<text text-anchor="middle" x="2484" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_mmu_itb_walker_port&#45;&gt;system_cpu5_itb_walker_cache_cpu_side -->
<g id="edge24" class="edge">
<title>system_cpu5_mmu_itb_walker_port&#45;&gt;system_cpu5_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M2503.8019,-171.285C2499.9398,-149.2878 2493.4029,-112.0554 2488.9027,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="2492.3475,-85.8044 2487.1709,-76.5603 2485.453,-87.0149 2492.3475,-85.8044"/>
</g>
<!-- system_cpu5_mmu_dtb_walker_port -->
<g id="node80" class="node">
<title>system_cpu5_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2677,-171.5C2677,-171.5 2707,-171.5 2707,-171.5 2713,-171.5 2719,-177.5 2719,-183.5 2719,-183.5 2719,-195.5 2719,-195.5 2719,-201.5 2713,-207.5 2707,-207.5 2707,-207.5 2677,-207.5 2677,-207.5 2671,-207.5 2665,-201.5 2665,-195.5 2665,-195.5 2665,-183.5 2665,-183.5 2665,-177.5 2671,-171.5 2677,-171.5"/>
<text text-anchor="middle" x="2692" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu5_dtb_walker_cache_cpu_side -->
<g id="node87" class="node">
<title>system_cpu5_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2660,-40.5C2660,-40.5 2712,-40.5 2712,-40.5 2718,-40.5 2724,-46.5 2724,-52.5 2724,-52.5 2724,-64.5 2724,-64.5 2724,-70.5 2718,-76.5 2712,-76.5 2712,-76.5 2660,-76.5 2660,-76.5 2654,-76.5 2648,-70.5 2648,-64.5 2648,-64.5 2648,-52.5 2648,-52.5 2648,-46.5 2654,-40.5 2660,-40.5"/>
<text text-anchor="middle" x="2686" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_mmu_dtb_walker_port&#45;&gt;system_cpu5_dtb_walker_cache_cpu_side -->
<g id="edge25" class="edge">
<title>system_cpu5_mmu_dtb_walker_port&#45;&gt;system_cpu5_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M2691.1657,-171.285C2690.1627,-149.3856 2688.4681,-112.3861 2687.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="2690.7812,-86.3896 2686.8272,-76.5603 2683.7885,-86.71 2690.7812,-86.3896"/>
</g>
<!-- system_cpu5_icache_mem_side -->
<g id="node82" class="node">
<title>system_cpu5_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2293,-40.5C2293,-40.5 2353,-40.5 2353,-40.5 2359,-40.5 2365,-46.5 2365,-52.5 2365,-52.5 2365,-64.5 2365,-64.5 2365,-70.5 2359,-76.5 2353,-76.5 2353,-76.5 2293,-76.5 2293,-76.5 2287,-76.5 2281,-70.5 2281,-64.5 2281,-64.5 2281,-52.5 2281,-52.5 2281,-46.5 2287,-40.5 2293,-40.5"/>
<text text-anchor="middle" x="2323" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_dcache_mem_side -->
<g id="node84" class="node">
<title>system_cpu5_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2062,-40.5C2062,-40.5 2122,-40.5 2122,-40.5 2128,-40.5 2134,-46.5 2134,-52.5 2134,-52.5 2134,-64.5 2134,-64.5 2134,-70.5 2128,-76.5 2122,-76.5 2122,-76.5 2062,-76.5 2062,-76.5 2056,-76.5 2050,-70.5 2050,-64.5 2050,-64.5 2050,-52.5 2050,-52.5 2050,-46.5 2056,-40.5 2062,-40.5"/>
<text text-anchor="middle" x="2092" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_itb_walker_cache_mem_side -->
<g id="node86" class="node">
<title>system_cpu5_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2552,-40.5C2552,-40.5 2612,-40.5 2612,-40.5 2618,-40.5 2624,-46.5 2624,-52.5 2624,-52.5 2624,-64.5 2624,-64.5 2624,-70.5 2618,-76.5 2612,-76.5 2612,-76.5 2552,-76.5 2552,-76.5 2546,-76.5 2540,-70.5 2540,-64.5 2540,-64.5 2540,-52.5 2540,-52.5 2540,-46.5 2546,-40.5 2552,-40.5"/>
<text text-anchor="middle" x="2582" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_dtb_walker_cache_mem_side -->
<g id="node88" class="node">
<title>system_cpu5_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2754,-40.5C2754,-40.5 2814,-40.5 2814,-40.5 2820,-40.5 2826,-46.5 2826,-52.5 2826,-52.5 2826,-64.5 2826,-64.5 2826,-70.5 2820,-76.5 2814,-76.5 2814,-76.5 2754,-76.5 2754,-76.5 2748,-76.5 2742,-70.5 2742,-64.5 2742,-64.5 2742,-52.5 2742,-52.5 2742,-46.5 2748,-40.5 2754,-40.5"/>
<text text-anchor="middle" x="2784" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_interrupts_int_requestor -->
<g id="node89" class="node">
<title>system_cpu5_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M2350.5,-171.5C2350.5,-171.5 2427.5,-171.5 2427.5,-171.5 2433.5,-171.5 2439.5,-177.5 2439.5,-183.5 2439.5,-183.5 2439.5,-195.5 2439.5,-195.5 2439.5,-201.5 2433.5,-207.5 2427.5,-207.5 2427.5,-207.5 2350.5,-207.5 2350.5,-207.5 2344.5,-207.5 2338.5,-201.5 2338.5,-195.5 2338.5,-195.5 2338.5,-183.5 2338.5,-183.5 2338.5,-177.5 2344.5,-171.5 2350.5,-171.5"/>
<text text-anchor="middle" x="2389" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu5_interrupts_int_responder -->
<g id="node90" class="node">
<title>system_cpu5_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M2226,-171.5C2226,-171.5 2308,-171.5 2308,-171.5 2314,-171.5 2320,-177.5 2320,-183.5 2320,-183.5 2320,-195.5 2320,-195.5 2320,-201.5 2314,-207.5 2308,-207.5 2308,-207.5 2226,-207.5 2226,-207.5 2220,-207.5 2214,-201.5 2214,-195.5 2214,-195.5 2214,-183.5 2214,-183.5 2214,-177.5 2220,-171.5 2226,-171.5"/>
<text text-anchor="middle" x="2267" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu5_interrupts_pio -->
<g id="node91" class="node">
<title>system_cpu5_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M2154,-171.5C2154,-171.5 2184,-171.5 2184,-171.5 2190,-171.5 2196,-177.5 2196,-183.5 2196,-183.5 2196,-195.5 2196,-195.5 2196,-201.5 2190,-207.5 2184,-207.5 2184,-207.5 2154,-207.5 2154,-207.5 2148,-207.5 2142,-201.5 2142,-195.5 2142,-195.5 2142,-183.5 2142,-183.5 2142,-177.5 2148,-171.5 2154,-171.5"/>
<text text-anchor="middle" x="2169" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu6_icache_port -->
<g id="node92" class="node">
<title>system_cpu6_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M4634,-171.5C4634,-171.5 4702,-171.5 4702,-171.5 4708,-171.5 4714,-177.5 4714,-183.5 4714,-183.5 4714,-195.5 4714,-195.5 4714,-201.5 4708,-207.5 4702,-207.5 4702,-207.5 4634,-207.5 4634,-207.5 4628,-207.5 4622,-201.5 4622,-195.5 4622,-195.5 4622,-183.5 4622,-183.5 4622,-177.5 4628,-171.5 4634,-171.5"/>
<text text-anchor="middle" x="4668" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu6_icache_cpu_side -->
<g id="node96" class="node">
<title>system_cpu6_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4830,-40.5C4830,-40.5 4882,-40.5 4882,-40.5 4888,-40.5 4894,-46.5 4894,-52.5 4894,-52.5 4894,-64.5 4894,-64.5 4894,-70.5 4888,-76.5 4882,-76.5 4882,-76.5 4830,-76.5 4830,-76.5 4824,-76.5 4818,-70.5 4818,-64.5 4818,-64.5 4818,-52.5 4818,-52.5 4818,-46.5 4824,-40.5 4830,-40.5"/>
<text text-anchor="middle" x="4856" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_icache_port&#45;&gt;system_cpu6_icache_cpu_side -->
<g id="edge26" class="edge">
<title>system_cpu6_icache_port&#45;&gt;system_cpu6_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M4686.3708,-171.2426C4695.7563,-162.8042 4707.7606,-153.2836 4720,-147 4756.4461,-128.289 4775.2391,-146.2082 4809,-123 4822.8228,-113.4978 4834.0828,-98.5584 4842.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="4845.1647,-87.1631 4847.1475,-76.7554 4839.1072,-83.6549 4845.1647,-87.1631"/>
</g>
<!-- system_cpu6_dcache_port -->
<g id="node93" class="node">
<title>system_cpu6_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M4518,-171.5C4518,-171.5 4592,-171.5 4592,-171.5 4598,-171.5 4604,-177.5 4604,-183.5 4604,-183.5 4604,-195.5 4604,-195.5 4604,-201.5 4598,-207.5 4592,-207.5 4592,-207.5 4518,-207.5 4518,-207.5 4512,-207.5 4506,-201.5 4506,-195.5 4506,-195.5 4506,-183.5 4506,-183.5 4506,-177.5 4512,-171.5 4518,-171.5"/>
<text text-anchor="middle" x="4555" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu6_dcache_cpu_side -->
<g id="node98" class="node">
<title>system_cpu6_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4628,-40.5C4628,-40.5 4680,-40.5 4680,-40.5 4686,-40.5 4692,-46.5 4692,-52.5 4692,-52.5 4692,-64.5 4692,-64.5 4692,-70.5 4686,-76.5 4680,-76.5 4680,-76.5 4628,-76.5 4628,-76.5 4622,-76.5 4616,-70.5 4616,-64.5 4616,-64.5 4616,-52.5 4616,-52.5 4616,-46.5 4622,-40.5 4628,-40.5"/>
<text text-anchor="middle" x="4654" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_dcache_port&#45;&gt;system_cpu6_dcache_cpu_side -->
<g id="edge27" class="edge">
<title>system_cpu6_dcache_port&#45;&gt;system_cpu6_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M4569.5148,-171.2823C4580.0386,-157.9906 4594.5488,-139.4922 4607,-123 4616.4051,-110.5426 4626.6343,-96.5585 4635.141,-84.8038"/>
<polygon fill="#000000" stroke="#000000" points="4637.9809,-86.8496 4640.9943,-76.6923 4632.3044,-82.7534 4637.9809,-86.8496"/>
</g>
<!-- system_cpu6_mmu_itb_walker_port -->
<g id="node94" class="node">
<title>system_cpu6_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M5082,-171.5C5082,-171.5 5112,-171.5 5112,-171.5 5118,-171.5 5124,-177.5 5124,-183.5 5124,-183.5 5124,-195.5 5124,-195.5 5124,-201.5 5118,-207.5 5112,-207.5 5112,-207.5 5082,-207.5 5082,-207.5 5076,-207.5 5070,-201.5 5070,-195.5 5070,-195.5 5070,-183.5 5070,-183.5 5070,-177.5 5076,-171.5 5082,-171.5"/>
<text text-anchor="middle" x="5097" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu6_itb_walker_cache_cpu_side -->
<g id="node100" class="node">
<title>system_cpu6_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5043,-40.5C5043,-40.5 5095,-40.5 5095,-40.5 5101,-40.5 5107,-46.5 5107,-52.5 5107,-52.5 5107,-64.5 5107,-64.5 5107,-70.5 5101,-76.5 5095,-76.5 5095,-76.5 5043,-76.5 5043,-76.5 5037,-76.5 5031,-70.5 5031,-64.5 5031,-64.5 5031,-52.5 5031,-52.5 5031,-46.5 5037,-40.5 5043,-40.5"/>
<text text-anchor="middle" x="5069" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_mmu_itb_walker_port&#45;&gt;system_cpu6_itb_walker_cache_cpu_side -->
<g id="edge28" class="edge">
<title>system_cpu6_mmu_itb_walker_port&#45;&gt;system_cpu6_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M5093.1067,-171.285C5088.405,-149.2878 5080.447,-112.0554 5074.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="5078.3732,-85.6078 5072.8602,-76.5603 5071.5278,-87.071 5078.3732,-85.6078"/>
</g>
<!-- system_cpu6_mmu_dtb_walker_port -->
<g id="node95" class="node">
<title>system_cpu6_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M5267,-171.5C5267,-171.5 5297,-171.5 5297,-171.5 5303,-171.5 5309,-177.5 5309,-183.5 5309,-183.5 5309,-195.5 5309,-195.5 5309,-201.5 5303,-207.5 5297,-207.5 5297,-207.5 5267,-207.5 5267,-207.5 5261,-207.5 5255,-201.5 5255,-195.5 5255,-195.5 5255,-183.5 5255,-183.5 5255,-177.5 5261,-171.5 5267,-171.5"/>
<text text-anchor="middle" x="5282" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu6_dtb_walker_cache_cpu_side -->
<g id="node102" class="node">
<title>system_cpu6_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5250,-40.5C5250,-40.5 5302,-40.5 5302,-40.5 5308,-40.5 5314,-46.5 5314,-52.5 5314,-52.5 5314,-64.5 5314,-64.5 5314,-70.5 5308,-76.5 5302,-76.5 5302,-76.5 5250,-76.5 5250,-76.5 5244,-76.5 5238,-70.5 5238,-64.5 5238,-64.5 5238,-52.5 5238,-52.5 5238,-46.5 5244,-40.5 5250,-40.5"/>
<text text-anchor="middle" x="5276" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_mmu_dtb_walker_port&#45;&gt;system_cpu6_dtb_walker_cache_cpu_side -->
<g id="edge29" class="edge">
<title>system_cpu6_mmu_dtb_walker_port&#45;&gt;system_cpu6_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M5281.1657,-171.285C5280.1627,-149.3856 5278.4681,-112.3861 5277.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="5280.7812,-86.3896 5276.8272,-76.5603 5273.7885,-86.71 5280.7812,-86.3896"/>
</g>
<!-- system_cpu6_icache_mem_side -->
<g id="node97" class="node">
<title>system_cpu6_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4728,-40.5C4728,-40.5 4788,-40.5 4788,-40.5 4794,-40.5 4800,-46.5 4800,-52.5 4800,-52.5 4800,-64.5 4800,-64.5 4800,-70.5 4794,-76.5 4788,-76.5 4788,-76.5 4728,-76.5 4728,-76.5 4722,-76.5 4716,-70.5 4716,-64.5 4716,-64.5 4716,-52.5 4716,-52.5 4716,-46.5 4722,-40.5 4728,-40.5"/>
<text text-anchor="middle" x="4758" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_dcache_mem_side -->
<g id="node99" class="node">
<title>system_cpu6_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4526,-40.5C4526,-40.5 4586,-40.5 4586,-40.5 4592,-40.5 4598,-46.5 4598,-52.5 4598,-52.5 4598,-64.5 4598,-64.5 4598,-70.5 4592,-76.5 4586,-76.5 4586,-76.5 4526,-76.5 4526,-76.5 4520,-76.5 4514,-70.5 4514,-64.5 4514,-64.5 4514,-52.5 4514,-52.5 4514,-46.5 4520,-40.5 4526,-40.5"/>
<text text-anchor="middle" x="4556" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_itb_walker_cache_mem_side -->
<g id="node101" class="node">
<title>system_cpu6_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4941,-40.5C4941,-40.5 5001,-40.5 5001,-40.5 5007,-40.5 5013,-46.5 5013,-52.5 5013,-52.5 5013,-64.5 5013,-64.5 5013,-70.5 5007,-76.5 5001,-76.5 5001,-76.5 4941,-76.5 4941,-76.5 4935,-76.5 4929,-70.5 4929,-64.5 4929,-64.5 4929,-52.5 4929,-52.5 4929,-46.5 4935,-40.5 4941,-40.5"/>
<text text-anchor="middle" x="4971" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_dtb_walker_cache_mem_side -->
<g id="node103" class="node">
<title>system_cpu6_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5148,-40.5C5148,-40.5 5208,-40.5 5208,-40.5 5214,-40.5 5220,-46.5 5220,-52.5 5220,-52.5 5220,-64.5 5220,-64.5 5220,-70.5 5214,-76.5 5208,-76.5 5208,-76.5 5148,-76.5 5148,-76.5 5142,-76.5 5136,-70.5 5136,-64.5 5136,-64.5 5136,-52.5 5136,-52.5 5136,-46.5 5142,-40.5 5148,-40.5"/>
<text text-anchor="middle" x="5178" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_interrupts_int_requestor -->
<g id="node104" class="node">
<title>system_cpu6_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M4940.5,-171.5C4940.5,-171.5 5017.5,-171.5 5017.5,-171.5 5023.5,-171.5 5029.5,-177.5 5029.5,-183.5 5029.5,-183.5 5029.5,-195.5 5029.5,-195.5 5029.5,-201.5 5023.5,-207.5 5017.5,-207.5 5017.5,-207.5 4940.5,-207.5 4940.5,-207.5 4934.5,-207.5 4928.5,-201.5 4928.5,-195.5 4928.5,-195.5 4928.5,-183.5 4928.5,-183.5 4928.5,-177.5 4934.5,-171.5 4940.5,-171.5"/>
<text text-anchor="middle" x="4979" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu6_interrupts_int_responder -->
<g id="node105" class="node">
<title>system_cpu6_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M4816,-171.5C4816,-171.5 4898,-171.5 4898,-171.5 4904,-171.5 4910,-177.5 4910,-183.5 4910,-183.5 4910,-195.5 4910,-195.5 4910,-201.5 4904,-207.5 4898,-207.5 4898,-207.5 4816,-207.5 4816,-207.5 4810,-207.5 4804,-201.5 4804,-195.5 4804,-195.5 4804,-183.5 4804,-183.5 4804,-177.5 4810,-171.5 4816,-171.5"/>
<text text-anchor="middle" x="4857" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu6_interrupts_pio -->
<g id="node106" class="node">
<title>system_cpu6_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M4744,-171.5C4744,-171.5 4774,-171.5 4774,-171.5 4780,-171.5 4786,-177.5 4786,-183.5 4786,-183.5 4786,-195.5 4786,-195.5 4786,-201.5 4780,-207.5 4774,-207.5 4774,-207.5 4744,-207.5 4744,-207.5 4738,-207.5 4732,-201.5 4732,-195.5 4732,-195.5 4732,-183.5 4732,-183.5 4732,-177.5 4738,-171.5 4744,-171.5"/>
<text text-anchor="middle" x="4759" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu7_icache_port -->
<g id="node107" class="node">
<title>system_cpu7_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2986,-171.5C2986,-171.5 3054,-171.5 3054,-171.5 3060,-171.5 3066,-177.5 3066,-183.5 3066,-183.5 3066,-195.5 3066,-195.5 3066,-201.5 3060,-207.5 3054,-207.5 3054,-207.5 2986,-207.5 2986,-207.5 2980,-207.5 2974,-201.5 2974,-195.5 2974,-195.5 2974,-183.5 2974,-183.5 2974,-177.5 2980,-171.5 2986,-171.5"/>
<text text-anchor="middle" x="3020" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu7_icache_cpu_side -->
<g id="node111" class="node">
<title>system_cpu7_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3141,-40.5C3141,-40.5 3193,-40.5 3193,-40.5 3199,-40.5 3205,-46.5 3205,-52.5 3205,-52.5 3205,-64.5 3205,-64.5 3205,-70.5 3199,-76.5 3193,-76.5 3193,-76.5 3141,-76.5 3141,-76.5 3135,-76.5 3129,-70.5 3129,-64.5 3129,-64.5 3129,-52.5 3129,-52.5 3129,-46.5 3135,-40.5 3141,-40.5"/>
<text text-anchor="middle" x="3167" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_icache_port&#45;&gt;system_cpu7_icache_cpu_side -->
<g id="edge30" class="edge">
<title>system_cpu7_icache_port&#45;&gt;system_cpu7_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M3040.4397,-171.285C3066.111,-148.4079 3110.2732,-109.0525 3139.0527,-83.4055"/>
<polygon fill="#000000" stroke="#000000" points="3141.5968,-85.8264 3146.7339,-76.5603 3136.9396,-80.6004 3141.5968,-85.8264"/>
</g>
<!-- system_cpu7_dcache_port -->
<g id="node108" class="node">
<title>system_cpu7_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M2870,-171.5C2870,-171.5 2944,-171.5 2944,-171.5 2950,-171.5 2956,-177.5 2956,-183.5 2956,-183.5 2956,-195.5 2956,-195.5 2956,-201.5 2950,-207.5 2944,-207.5 2944,-207.5 2870,-207.5 2870,-207.5 2864,-207.5 2858,-201.5 2858,-195.5 2858,-195.5 2858,-183.5 2858,-183.5 2858,-177.5 2864,-171.5 2870,-171.5"/>
<text text-anchor="middle" x="2907" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu7_dcache_cpu_side -->
<g id="node113" class="node">
<title>system_cpu7_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2910,-40.5C2910,-40.5 2962,-40.5 2962,-40.5 2968,-40.5 2974,-46.5 2974,-52.5 2974,-52.5 2974,-64.5 2974,-64.5 2974,-70.5 2968,-76.5 2962,-76.5 2962,-76.5 2910,-76.5 2910,-76.5 2904,-76.5 2898,-70.5 2898,-64.5 2898,-64.5 2898,-52.5 2898,-52.5 2898,-46.5 2904,-40.5 2910,-40.5"/>
<text text-anchor="middle" x="2936" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_dcache_port&#45;&gt;system_cpu7_dcache_cpu_side -->
<g id="edge31" class="edge">
<title>system_cpu7_dcache_port&#45;&gt;system_cpu7_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M2911.0323,-171.285C2915.9019,-149.2878 2924.1442,-112.0554 2929.8184,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="2933.2577,-87.0804 2932.0019,-76.5603 2926.4232,-85.5674 2933.2577,-87.0804"/>
</g>
<!-- system_cpu7_mmu_itb_walker_port -->
<g id="node109" class="node">
<title>system_cpu7_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3434,-171.5C3434,-171.5 3464,-171.5 3464,-171.5 3470,-171.5 3476,-177.5 3476,-183.5 3476,-183.5 3476,-195.5 3476,-195.5 3476,-201.5 3470,-207.5 3464,-207.5 3464,-207.5 3434,-207.5 3434,-207.5 3428,-207.5 3422,-201.5 3422,-195.5 3422,-195.5 3422,-183.5 3422,-183.5 3422,-177.5 3428,-171.5 3434,-171.5"/>
<text text-anchor="middle" x="3449" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu7_itb_walker_cache_cpu_side -->
<g id="node115" class="node">
<title>system_cpu7_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3400,-40.5C3400,-40.5 3452,-40.5 3452,-40.5 3458,-40.5 3464,-46.5 3464,-52.5 3464,-52.5 3464,-64.5 3464,-64.5 3464,-70.5 3458,-76.5 3452,-76.5 3452,-76.5 3400,-76.5 3400,-76.5 3394,-76.5 3388,-70.5 3388,-64.5 3388,-64.5 3388,-52.5 3388,-52.5 3388,-46.5 3394,-40.5 3400,-40.5"/>
<text text-anchor="middle" x="3426" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_mmu_itb_walker_port&#45;&gt;system_cpu7_itb_walker_cache_cpu_side -->
<g id="edge32" class="edge">
<title>system_cpu7_mmu_itb_walker_port&#45;&gt;system_cpu7_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M3445.8019,-171.285C3441.9398,-149.2878 3435.4029,-112.0554 3430.9027,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="3434.3475,-85.8044 3429.1709,-76.5603 3427.453,-87.0149 3434.3475,-85.8044"/>
</g>
<!-- system_cpu7_mmu_dtb_walker_port -->
<g id="node110" class="node">
<title>system_cpu7_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3619,-171.5C3619,-171.5 3649,-171.5 3649,-171.5 3655,-171.5 3661,-177.5 3661,-183.5 3661,-183.5 3661,-195.5 3661,-195.5 3661,-201.5 3655,-207.5 3649,-207.5 3649,-207.5 3619,-207.5 3619,-207.5 3613,-207.5 3607,-201.5 3607,-195.5 3607,-195.5 3607,-183.5 3607,-183.5 3607,-177.5 3613,-171.5 3619,-171.5"/>
<text text-anchor="middle" x="3634" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu7_dtb_walker_cache_cpu_side -->
<g id="node117" class="node">
<title>system_cpu7_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3602,-40.5C3602,-40.5 3654,-40.5 3654,-40.5 3660,-40.5 3666,-46.5 3666,-52.5 3666,-52.5 3666,-64.5 3666,-64.5 3666,-70.5 3660,-76.5 3654,-76.5 3654,-76.5 3602,-76.5 3602,-76.5 3596,-76.5 3590,-70.5 3590,-64.5 3590,-64.5 3590,-52.5 3590,-52.5 3590,-46.5 3596,-40.5 3602,-40.5"/>
<text text-anchor="middle" x="3628" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_mmu_dtb_walker_port&#45;&gt;system_cpu7_dtb_walker_cache_cpu_side -->
<g id="edge33" class="edge">
<title>system_cpu7_mmu_dtb_walker_port&#45;&gt;system_cpu7_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M3633.1657,-171.285C3632.1627,-149.3856 3630.4681,-112.3861 3629.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="3632.7812,-86.3896 3628.8272,-76.5603 3625.7885,-86.71 3632.7812,-86.3896"/>
</g>
<!-- system_cpu7_icache_mem_side -->
<g id="node112" class="node">
<title>system_cpu7_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3235,-40.5C3235,-40.5 3295,-40.5 3295,-40.5 3301,-40.5 3307,-46.5 3307,-52.5 3307,-52.5 3307,-64.5 3307,-64.5 3307,-70.5 3301,-76.5 3295,-76.5 3295,-76.5 3235,-76.5 3235,-76.5 3229,-76.5 3223,-70.5 3223,-64.5 3223,-64.5 3223,-52.5 3223,-52.5 3223,-46.5 3229,-40.5 3235,-40.5"/>
<text text-anchor="middle" x="3265" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_dcache_mem_side -->
<g id="node114" class="node">
<title>system_cpu7_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3004,-40.5C3004,-40.5 3064,-40.5 3064,-40.5 3070,-40.5 3076,-46.5 3076,-52.5 3076,-52.5 3076,-64.5 3076,-64.5 3076,-70.5 3070,-76.5 3064,-76.5 3064,-76.5 3004,-76.5 3004,-76.5 2998,-76.5 2992,-70.5 2992,-64.5 2992,-64.5 2992,-52.5 2992,-52.5 2992,-46.5 2998,-40.5 3004,-40.5"/>
<text text-anchor="middle" x="3034" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_itb_walker_cache_mem_side -->
<g id="node116" class="node">
<title>system_cpu7_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3494,-40.5C3494,-40.5 3554,-40.5 3554,-40.5 3560,-40.5 3566,-46.5 3566,-52.5 3566,-52.5 3566,-64.5 3566,-64.5 3566,-70.5 3560,-76.5 3554,-76.5 3554,-76.5 3494,-76.5 3494,-76.5 3488,-76.5 3482,-70.5 3482,-64.5 3482,-64.5 3482,-52.5 3482,-52.5 3482,-46.5 3488,-40.5 3494,-40.5"/>
<text text-anchor="middle" x="3524" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_dtb_walker_cache_mem_side -->
<g id="node118" class="node">
<title>system_cpu7_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3696,-40.5C3696,-40.5 3756,-40.5 3756,-40.5 3762,-40.5 3768,-46.5 3768,-52.5 3768,-52.5 3768,-64.5 3768,-64.5 3768,-70.5 3762,-76.5 3756,-76.5 3756,-76.5 3696,-76.5 3696,-76.5 3690,-76.5 3684,-70.5 3684,-64.5 3684,-64.5 3684,-52.5 3684,-52.5 3684,-46.5 3690,-40.5 3696,-40.5"/>
<text text-anchor="middle" x="3726" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_interrupts_int_requestor -->
<g id="node119" class="node">
<title>system_cpu7_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M3292.5,-171.5C3292.5,-171.5 3369.5,-171.5 3369.5,-171.5 3375.5,-171.5 3381.5,-177.5 3381.5,-183.5 3381.5,-183.5 3381.5,-195.5 3381.5,-195.5 3381.5,-201.5 3375.5,-207.5 3369.5,-207.5 3369.5,-207.5 3292.5,-207.5 3292.5,-207.5 3286.5,-207.5 3280.5,-201.5 3280.5,-195.5 3280.5,-195.5 3280.5,-183.5 3280.5,-183.5 3280.5,-177.5 3286.5,-171.5 3292.5,-171.5"/>
<text text-anchor="middle" x="3331" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu7_interrupts_int_responder -->
<g id="node120" class="node">
<title>system_cpu7_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M3168,-171.5C3168,-171.5 3250,-171.5 3250,-171.5 3256,-171.5 3262,-177.5 3262,-183.5 3262,-183.5 3262,-195.5 3262,-195.5 3262,-201.5 3256,-207.5 3250,-207.5 3250,-207.5 3168,-207.5 3168,-207.5 3162,-207.5 3156,-201.5 3156,-195.5 3156,-195.5 3156,-183.5 3156,-183.5 3156,-177.5 3162,-171.5 3168,-171.5"/>
<text text-anchor="middle" x="3209" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu7_interrupts_pio -->
<g id="node121" class="node">
<title>system_cpu7_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M3096,-171.5C3096,-171.5 3126,-171.5 3126,-171.5 3132,-171.5 3138,-177.5 3138,-183.5 3138,-183.5 3138,-195.5 3138,-195.5 3138,-201.5 3132,-207.5 3126,-207.5 3126,-207.5 3096,-207.5 3096,-207.5 3090,-207.5 3084,-201.5 3084,-195.5 3084,-195.5 3084,-183.5 3084,-183.5 3084,-177.5 3090,-171.5 3096,-171.5"/>
<text text-anchor="middle" x="3111" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor -->
<g id="edge35" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M4159.5096,-426.4086C4657.8788,-425.6775 7707.7897,-420.0586 7745,-392 7803.6994,-347.7374 7807.2561,-248.5931 7806.0394,-207.6851"/>
<polygon fill="#000000" stroke="#000000" points="4159.2348,-422.9089 4149.2399,-426.4235 4159.245,-429.9089 4159.2348,-422.9089"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor -->
<g id="edge36" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M4159.23,-426.2643C4480.2942,-425.0203 5826.5563,-418.2449 5861,-392 5919.4763,-347.4431 5923.1594,-248.4655 5922.0079,-207.6436"/>
<polygon fill="#000000" stroke="#000000" points="4159.123,-422.7646 4149.1364,-426.3029 4159.1498,-429.7645 4159.123,-422.7646"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu2_interrupts_int_requestor -->
<g id="edge37" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu2_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M4159.3454,-426.1805C4577.7066,-424.159 6775.8205,-412.5648 6803,-392 6861.6268,-347.6412 6865.2246,-248.5514 6864.0291,-207.6715"/>
<polygon fill="#000000" stroke="#000000" points="4159.1994,-422.6811 4149.2164,-426.2293 4159.2332,-429.681 4159.1994,-422.6811"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu3_interrupts_int_requestor -->
<g id="edge38" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu3_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M4042.7975,-404.9906C4036.5752,-402.9436 4030.2077,-401.1905 4024,-400 4000.5386,-395.5005 603.7086,-405.5001 584,-392 521.4222,-349.135 508.41,-248.7462 505.7072,-207.5889"/>
<polygon fill="#000000" stroke="#000000" points="4041.8175,-408.3568 4052.4122,-408.411 4044.1637,-401.7617 4041.8175,-408.3568"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu4_interrupts_int_requestor -->
<g id="edge39" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu4_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M4042.7965,-404.9959C4036.5743,-402.9479 4030.2072,-401.1933 4024,-400 4006.9646,-396.7251 1540.3074,-401.8096 1526,-392 1463.441,-349.1076 1450.418,-248.7344 1447.7098,-207.5851"/>
<polygon fill="#000000" stroke="#000000" points="4041.8163,-408.3621 4052.411,-408.417 4044.1631,-401.7671 4041.8163,-408.3621"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu5_interrupts_int_requestor -->
<g id="edge40" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu5_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M4042.7943,-405.0075C4036.5725,-402.9576 4030.206,-401.1993 4024,-400 4002.7812,-395.8996 2485.8124,-404.2381 2468,-392 2405.4826,-349.0469 2392.4359,-248.7084 2389.7156,-207.5768"/>
<polygon fill="#000000" stroke="#000000" points="4041.8138,-408.3736 4052.4084,-408.4305 4044.1617,-401.7791 4041.8138,-408.3736"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu6_interrupts_int_requestor -->
<g id="edge41" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu6_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M4159.0679,-425.8036C4351.7911,-423.5502 4889.2336,-415.2066 4919,-392 4976.9792,-346.7981 4980.9438,-248.1858 4979.9378,-207.5526"/>
<polygon fill="#000000" stroke="#000000" points="4159.0179,-422.3039 4149.0588,-425.9188 4159.0985,-429.3034 4159.0179,-422.3039"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu7_interrupts_int_requestor -->
<g id="edge42" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu7_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M4042.785,-405.0548C4036.5648,-402.9969 4030.2012,-401.2237 4024,-400 4007.2657,-396.6977 3424.0204,-401.7144 3410,-392 3347.6525,-348.8007 3334.5089,-248.6026 3331.7391,-207.5427"/>
<polygon fill="#000000" stroke="#000000" points="4041.8031,-408.4205 4052.3978,-408.4852 4044.1558,-401.8277 4041.8031,-408.4205"/>
</g>
<!-- system_l2_mem_side -->
<g id="node125" class="node">
<title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4051,-40.5C4051,-40.5 4111,-40.5 4111,-40.5 4117,-40.5 4123,-46.5 4123,-52.5 4123,-52.5 4123,-64.5 4123,-64.5 4123,-70.5 4117,-76.5 4111,-76.5 4111,-76.5 4051,-76.5 4051,-76.5 4045,-76.5 4039,-70.5 4039,-64.5 4039,-64.5 4039,-52.5 4039,-52.5 4039,-46.5 4045,-40.5 4051,-40.5"/>
<text text-anchor="middle" x="4081" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side -->
<g id="edge34" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="#000000" d="M4041.8401,-404.8837C4035.9177,-402.9308 4029.883,-401.2294 4024,-400 4011.7022,-397.4301 3806.7251,-401.0394 3798,-392 3760.1891,-352.8269 3765.755,-190.8686 3798,-147 3826.8115,-107.8026 3967.3328,-78.2449 4038.9134,-65.4582"/>
<polygon fill="#000000" stroke="#000000" points="4041.0595,-408.3206 4051.6543,-408.3688 4043.402,-401.7241 4041.0595,-408.3206"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node123" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M3901.5,-408.5C3901.5,-408.5 4002.5,-408.5 4002.5,-408.5 4008.5,-408.5 4014.5,-414.5 4014.5,-420.5 4014.5,-420.5 4014.5,-432.5 4014.5,-432.5 4014.5,-438.5 4008.5,-444.5 4002.5,-444.5 4002.5,-444.5 3901.5,-444.5 3901.5,-444.5 3895.5,-444.5 3889.5,-438.5 3889.5,-432.5 3889.5,-432.5 3889.5,-420.5 3889.5,-420.5 3889.5,-414.5 3895.5,-408.5 3901.5,-408.5"/>
<text text-anchor="middle" x="3952" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder -->
<g id="edge44" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M3993.5703,-408.4054C4003.3687,-404.9292 4013.9048,-401.8104 4024,-400 4036.2935,-397.7954 7610.9669,-399.4382 7621,-392 7675.8238,-351.3553 7683.7403,-263.1905 7683.9495,-217.7851"/>
<polygon fill="#000000" stroke="#000000" points="7687.4491,-217.7082 7683.8714,-207.7358 7680.4493,-217.7627 7687.4491,-217.7082"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio -->
<g id="edge43" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M3993.5703,-408.4058C4003.3688,-404.9295 4013.9049,-401.8106 4024,-400 4036.0645,-397.8362 7544.7094,-399.9949 7554,-392 7603.9151,-349.0464 7597.8429,-262.2959 7590.6596,-217.5718"/>
<polygon fill="#000000" stroke="#000000" points="7594.0994,-216.923 7588.9388,-207.6699 7587.2027,-218.1216 7594.0994,-216.923"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder -->
<g id="edge46" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M3993.5735,-408.4236C4003.3718,-404.9464 4013.907,-401.8227 4024,-400 4047.4132,-395.7717 5717.9049,-406.1927 5737,-392 5791.774,-351.2883 5799.713,-263.1536 5799.9382,-217.7699"/>
<polygon fill="#000000" stroke="#000000" points="5803.4379,-217.6993 5799.8638,-207.7256 5796.4381,-217.7513 5803.4379,-217.6993"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio -->
<g id="edge45" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M3993.5738,-408.425C4003.3721,-404.9478 4013.9072,-401.8237 4024,-400 4035.2485,-397.9675 5661.3454,-399.4671 5670,-392 5719.8593,-348.9817 5713.812,-262.2601 5706.6468,-217.557"/>
<polygon fill="#000000" stroke="#000000" points="5710.0877,-216.9146 5704.9301,-207.6599 5703.1907,-218.111 5710.0877,-216.9146"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_int_responder -->
<g id="edge48" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M3993.5713,-408.4113C4003.3697,-404.9347 4013.9055,-401.8144 4024,-400 4042.1468,-396.7383 6664.1931,-402.9864 6679,-392 6733.8077,-351.3337 6741.7315,-263.1786 6741.9458,-217.7802"/>
<polygon fill="#000000" stroke="#000000" points="6745.4455,-217.7054 6741.8689,-207.7325 6738.4457,-217.759 6745.4455,-217.7054"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_pio -->
<g id="edge47" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M3993.5714,-408.4119C4003.3698,-404.9353 4013.9056,-401.8148 4024,-400 4041.6887,-396.8199 6598.3821,-403.7284 6612,-392 6661.8974,-349.0258 6655.8331,-262.2845 6648.6555,-217.5671"/>
<polygon fill="#000000" stroke="#000000" points="6652.0957,-216.9203 6646.936,-207.6668 6645.1989,-218.1182 6652.0957,-216.9203"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_int_responder -->
<g id="edge50" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M3889.2192,-426.3868C3420.2902,-425.4812 481.9544,-418.7422 446,-392 391.1632,-351.2135 382.7268,-263.1125 382.2327,-217.7529"/>
<polygon fill="#000000" stroke="#000000" points="385.7327,-217.7193 382.2473,-207.7142 378.7327,-217.7091 385.7327,-217.7193"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_pio -->
<g id="edge49" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M3889.2474,-426.4507C3410.7457,-426.0098 356.4849,-422.0209 321,-392 270.5257,-349.2977 274.232,-262.435 280.1487,-217.6296"/>
<polygon fill="#000000" stroke="#000000" points="283.6159,-218.1078 281.5876,-207.7089 276.6884,-217.103 283.6159,-218.1078"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_int_responder -->
<g id="edge52" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M3889.3018,-426.1563C3498.6344,-423.9549 1413.8626,-411.3088 1388,-392 1333.237,-351.1144 1324.7673,-263.058 1324.2495,-217.7305"/>
<polygon fill="#000000" stroke="#000000" points="1327.7494,-217.7023 1324.2585,-207.6991 1320.7494,-217.6959 1327.7494,-217.7023"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_pio -->
<g id="edge51" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M3889.4846,-426.239C3488.0864,-424.4984 1288.8744,-413.9643 1263,-392 1212.5968,-349.2138 1216.2714,-262.3885 1222.1651,-217.6103"/>
<polygon fill="#000000" stroke="#000000" points="1225.6315,-218.0939 1223.5986,-207.6959 1218.7035,-217.0921 1225.6315,-218.0939"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_int_responder -->
<g id="edge54" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M3889.277,-426.1613C3594.7205,-424.4479 2361.6987,-415.8593 2330,-392 2275.3971,-350.9008 2266.8554,-262.9406 2266.2858,-217.682"/>
<polygon fill="#000000" stroke="#000000" points="2269.7859,-217.6655 2266.2829,-207.6666 2262.7859,-217.6676 2269.7859,-217.6655"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_pio -->
<g id="edge53" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M3889.3074,-426.3436C3580.8335,-425.4411 2237.6516,-419.9121 2205,-392 2154.7451,-349.0397 2158.3534,-262.2922 2164.1991,-217.5703"/>
<polygon fill="#000000" stroke="#000000" points="2167.6639,-218.065 2165.6216,-207.6689 2160.7351,-217.0695 2167.6639,-218.065"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_int_responder -->
<g id="edge56" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M3993.5812,-408.4658C4003.3792,-404.9867 4013.9123,-401.8515 4024,-400 4045.0659,-396.1335 4777.8469,-404.8255 4795,-392 4849.6576,-351.1322 4857.649,-263.0678 4857.9118,-217.7345"/>
<polygon fill="#000000" stroke="#000000" points="4861.4116,-217.6786 4857.8461,-207.7018 4854.4118,-217.7245 4861.4116,-217.6786"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_pio -->
<g id="edge55" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M3993.5826,-408.4731C4003.3804,-404.9936 4013.9132,-401.8565 4024,-400 4043.2338,-396.46 4713.2344,-404.8237 4728,-392 4777.7192,-348.8198 4771.7345,-262.1705 4764.6146,-217.5198"/>
<polygon fill="#000000" stroke="#000000" points="4768.0584,-216.8938 4762.9084,-207.6348 4761.1604,-218.0844 4768.0584,-216.8938"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_int_responder -->
<g id="edge58" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M3889.4546,-425.2529C3725.8505,-421.7352 3296.1641,-410.7513 3272,-392 3218.1216,-350.1904 3209.2285,-262.8707 3208.4292,-217.7863"/>
<polygon fill="#000000" stroke="#000000" points="3211.928,-217.5265 3208.3759,-207.5449 3204.9281,-217.563 3211.928,-217.5265"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_pio -->
<g id="edge57" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M3889.3537,-425.9358C3704.8813,-423.9968 3174.7987,-416.3245 3147,-392 3097.3492,-348.5544 3100.6157,-262.3375 3106.2779,-217.7201"/>
<polygon fill="#000000" stroke="#000000" points="3109.7772,-217.9684 3107.699,-207.5794 3102.845,-216.9969 3109.7772,-217.9684"/>
</g>
<!-- system_mem_ctrls0_port -->
<g id="node128" class="node">
<title>system_mem_ctrls0_port</title>
<path fill="#94918b" stroke="#000000" d="M3847,-171.5C3847,-171.5 3877,-171.5 3877,-171.5 3883,-171.5 3889,-177.5 3889,-183.5 3889,-183.5 3889,-195.5 3889,-195.5 3889,-201.5 3883,-207.5 3877,-207.5 3877,-207.5 3847,-207.5 3847,-207.5 3841,-207.5 3835,-201.5 3835,-195.5 3835,-195.5 3835,-183.5 3835,-183.5 3835,-177.5 3841,-171.5 3847,-171.5"/>
<text text-anchor="middle" x="3862" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls0_port -->
<g id="edge59" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls0_port</title>
<path fill="none" stroke="#000000" d="M3917.1405,-408.4148C3910.9633,-403.8104 3905.1793,-398.3354 3901,-392 3865.4383,-338.0926 3860.6284,-259.6158 3860.8897,-217.9574"/>
<polygon fill="#000000" stroke="#000000" points="3864.3932,-217.773 3861.0629,-207.7152 3857.3942,-217.6546 3864.3932,-217.773"/>
</g>
<!-- system_mem_ctrls1_port -->
<g id="node129" class="node">
<title>system_mem_ctrls1_port</title>
<path fill="#94918b" stroke="#000000" d="M3937,-171.5C3937,-171.5 3967,-171.5 3967,-171.5 3973,-171.5 3979,-177.5 3979,-183.5 3979,-183.5 3979,-195.5 3979,-195.5 3979,-201.5 3973,-207.5 3967,-207.5 3967,-207.5 3937,-207.5 3937,-207.5 3931,-207.5 3925,-201.5 3925,-195.5 3925,-195.5 3925,-183.5 3925,-183.5 3925,-177.5 3931,-171.5 3937,-171.5"/>
<text text-anchor="middle" x="3952" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls1_port -->
<g id="edge60" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls1_port</title>
<path fill="none" stroke="#000000" d="M3952,-408.2965C3952,-367.283 3952,-267.3911 3952,-218.0466"/>
<polygon fill="#000000" stroke="#000000" points="3955.5001,-217.7655 3952,-207.7655 3948.5001,-217.7655 3955.5001,-217.7655"/>
</g>
<!-- system_mem_ctrls2_port -->
<g id="node130" class="node">
<title>system_mem_ctrls2_port</title>
<path fill="#94918b" stroke="#000000" d="M4028,-171.5C4028,-171.5 4058,-171.5 4058,-171.5 4064,-171.5 4070,-177.5 4070,-183.5 4070,-183.5 4070,-195.5 4070,-195.5 4070,-201.5 4064,-207.5 4058,-207.5 4058,-207.5 4028,-207.5 4028,-207.5 4022,-207.5 4016,-201.5 4016,-195.5 4016,-195.5 4016,-183.5 4016,-183.5 4016,-177.5 4022,-171.5 4028,-171.5"/>
<text text-anchor="middle" x="4043" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls2_port -->
<g id="edge61" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls2_port</title>
<path fill="none" stroke="#000000" d="M3987.8039,-408.3234C3994.0025,-403.7511 3999.7956,-398.3116 4004,-392 4039.8033,-338.2527 4044.5144,-259.7105 4044.1736,-217.9993"/>
<polygon fill="#000000" stroke="#000000" points="4047.6682,-217.6756 4043.9798,-207.7435 4040.6694,-217.8079 4047.6682,-217.6756"/>
</g>
<!-- system_mem_ctrls3_port -->
<g id="node131" class="node">
<title>system_mem_ctrls3_port</title>
<path fill="#94918b" stroke="#000000" d="M4131,-171.5C4131,-171.5 4161,-171.5 4161,-171.5 4167,-171.5 4173,-177.5 4173,-183.5 4173,-183.5 4173,-195.5 4173,-195.5 4173,-201.5 4167,-207.5 4161,-207.5 4161,-207.5 4131,-207.5 4131,-207.5 4125,-207.5 4119,-201.5 4119,-195.5 4119,-195.5 4119,-183.5 4119,-183.5 4119,-177.5 4125,-171.5 4131,-171.5"/>
<text text-anchor="middle" x="4146" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls3_port -->
<g id="edge62" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls3_port</title>
<path fill="none" stroke="#000000" d="M3995.6273,-408.4165C4004.8643,-405.1636 4014.6502,-402.1338 4024,-400 4042.0654,-395.8771 4093.2952,-404.4714 4107,-392 4155.8029,-347.5895 4154.5499,-262.167 4150.0201,-217.8029"/>
<polygon fill="#000000" stroke="#000000" points="4153.4793,-217.2469 4148.859,-207.7125 4146.5252,-218.0471 4153.4793,-217.2469"/>
</g>
<!-- system_l2_cpu_side -->
<g id="node124" class="node">
<title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4153,-40.5C4153,-40.5 4205,-40.5 4205,-40.5 4211,-40.5 4217,-46.5 4217,-52.5 4217,-52.5 4217,-64.5 4217,-64.5 4217,-70.5 4211,-76.5 4205,-76.5 4205,-76.5 4153,-76.5 4153,-76.5 4147,-76.5 4141,-70.5 4141,-64.5 4141,-64.5 4141,-52.5 4141,-52.5 4141,-46.5 4147,-40.5 4153,-40.5"/>
<text text-anchor="middle" x="4179" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_cpu_side_ports -->
<g id="node126" class="node">
<title>system_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M4234,-171.5C4234,-171.5 4326,-171.5 4326,-171.5 4332,-171.5 4338,-177.5 4338,-183.5 4338,-183.5 4338,-195.5 4338,-195.5 4338,-201.5 4332,-207.5 4326,-207.5 4326,-207.5 4234,-207.5 4234,-207.5 4228,-207.5 4222,-201.5 4222,-195.5 4222,-195.5 4222,-183.5 4222,-183.5 4222,-177.5 4228,-171.5 4234,-171.5"/>
<text text-anchor="middle" x="4280" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side -->
<g id="edge63" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M4310.549,-165.4129C4321.6959,-158.024 4334.8151,-150.8352 4348,-147 4432.8736,-122.3118 7450.0525,-160.702 7530,-123 7550.2099,-113.4693 7565.5511,-92.2918 7574.6244,-76.7934"/>
<polygon fill="#000000" stroke="#000000" points="4308.2728,-162.733 4302.0686,-171.3213 4312.2744,-168.4765 4308.2728,-162.733"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side -->
<g id="edge64" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M4310.5508,-165.4192C4321.6979,-158.0309 4334.8168,-150.8408 4348,-147 4500.6588,-102.5245 7053.6662,-152.0263 7210,-123 7258.4447,-114.0053 7311.0629,-92.3746 7345.172,-76.6361"/>
<polygon fill="#000000" stroke="#000000" points="4308.275,-162.739 4302.0702,-171.3269 4312.2762,-168.4828 4308.275,-162.739"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side -->
<g id="edge65" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M4310.548,-165.4096C4321.6949,-158.0204 4334.8143,-150.8323 4348,-147 4438.2672,-120.7649 7645.2114,-159.1134 7732,-123 7754.6037,-113.5944 7773.5344,-92.1638 7785.0314,-76.5795"/>
<polygon fill="#000000" stroke="#000000" points="4308.2716,-162.7298 4302.0678,-171.3184 4312.2734,-168.4731 4308.2716,-162.7298"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side -->
<g id="edge66" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M4310.5471,-165.4064C4321.6939,-158.017 4334.8135,-150.8295 4348,-147 4443.9545,-119.1338 7853.6955,-163.5867 7945,-123 7966.3562,-113.5067 7983.369,-92.0939 7993.5357,-76.5377"/>
<polygon fill="#000000" stroke="#000000" points="4308.2705,-162.7268 4302.067,-171.3156 4312.2725,-168.47 4308.2705,-162.7268"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side -->
<g id="edge67" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M4310.573,-165.4947C4321.722,-158.1127 4334.8363,-150.9073 4348,-147 4417.1418,-126.4768 5580.9358,-154.1197 5646,-123 5666.1575,-113.3588 5681.5089,-92.2029 5690.5989,-76.7397"/>
<polygon fill="#000000" stroke="#000000" points="4308.3021,-162.8107 4302.0897,-171.3931 4312.2982,-168.558 4308.3021,-162.8107"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side -->
<g id="edge68" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M4310.5865,-165.5398C4321.7366,-158.1616 4334.8482,-150.9471 4348,-147 4452.1117,-115.754 5219.2908,-143.7052 5326,-123 5374.214,-113.6448 5426.6634,-92.204 5460.805,-76.6035"/>
<polygon fill="#000000" stroke="#000000" points="4308.3184,-162.8536 4302.1015,-171.4327 4312.3115,-168.603 4308.3184,-162.8536"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side -->
<g id="edge69" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M4310.5675,-165.4761C4321.716,-158.0925 4334.8315,-150.891 4348,-147 4427.928,-123.3834 5771.1952,-155.3611 5848,-123 5870.5616,-113.4938 5889.5008,-92.0837 5901.0113,-76.5316"/>
<polygon fill="#000000" stroke="#000000" points="4308.2954,-162.793 4302.0849,-171.3768 4312.2927,-168.5395 4308.2954,-162.793"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side -->
<g id="edge70" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M4310.5631,-165.4612C4321.7113,-158.0764 4334.8276,-150.8779 4348,-147 4439.3018,-120.1214 5974.1719,-161.979 6061,-123 6082.3213,-113.4284 6099.3412,-92.0316 6109.5191,-76.5004"/>
<polygon fill="#000000" stroke="#000000" points="4308.29,-162.7789 4302.081,-171.3637 4312.2884,-168.5247 4308.29,-162.7789"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side -->
<g id="edge71" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M4310.5559,-165.4366C4321.7034,-158.0497 4334.8212,-150.8561 4348,-147 4467.4434,-112.0505 6475.5215,-176.2614 6588,-123 6608.1948,-113.4372 6623.5389,-92.266 6632.617,-76.7778"/>
<polygon fill="#000000" stroke="#000000" points="4308.2812,-162.7555 4302.0747,-171.3421 4312.2812,-168.5001 4308.2812,-162.7555"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side -->
<g id="edge72" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M4310.5598,-165.45C4321.7077,-158.0642 4334.8247,-150.8679 4348,-147 4450.3554,-116.9513 6163.1578,-142.6891 6268,-123 6316.4261,-113.9057 6369.0481,-92.2956 6403.1632,-76.5891"/>
<polygon fill="#000000" stroke="#000000" points="4308.286,-162.7682 4302.0781,-171.3538 4312.2851,-168.5134 4308.286,-162.7682"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_itb_walker_cache_mem_side -->
<g id="edge73" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M4310.554,-165.43C4321.7013,-158.0426 4334.8195,-150.8503 4348,-147 4478.2303,-108.9569 6664.8097,-175.2936 6790,-123 6812.5909,-113.5635 6831.5241,-92.1392 6843.0252,-76.5648"/>
<polygon fill="#000000" stroke="#000000" points="4308.2789,-162.7492 4302.073,-171.3363 4312.2793,-168.4935 4308.2789,-162.7492"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dtb_walker_cache_mem_side -->
<g id="edge74" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M4310.5522,-165.4241C4321.6995,-158.0362 4334.818,-150.8451 4348,-147 4489.6047,-105.6947 6868.2821,-183.0759 7003,-123 7024.345,-113.4814 7041.3601,-92.0738 7051.5304,-76.5257"/>
<polygon fill="#000000" stroke="#000000" points="4308.2768,-162.7436 4302.0715,-171.3311 4312.2776,-168.4877 4308.2768,-162.7436"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side -->
<g id="edge75" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M4248.8013,-165.6184C4237.2454,-158.1514 4223.6254,-150.8607 4210,-147 4014.3639,-91.5678 746.1609,-176.5454 550,-123 516.8878,-113.9615 483.4453,-92.4563 462.0525,-76.7543"/>
<polygon fill="#000000" stroke="#000000" points="4246.9596,-168.5982 4257.2018,-171.3089 4250.8855,-162.8028 4246.9596,-168.5982"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side -->
<g id="edge76" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M4248.8023,-165.6151C4237.2464,-158.1478 4223.6262,-150.8577 4210,-147 4105.2537,-117.3454 393.8695,-158.6237 291,-123 264.4435,-113.8035 239.802,-92.3304 224.3817,-76.6791"/>
<polygon fill="#000000" stroke="#000000" points="4246.9605,-168.5949 4257.2026,-171.306 4250.8867,-162.7996 4246.9605,-168.5949"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_itb_walker_cache_mem_side -->
<g id="edge77" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M4248.8005,-165.6213C4237.2445,-158.1546 4223.6246,-150.8633 4210,-147 4117.5854,-120.7958 838.8939,-163.9459 752,-123 731.7872,-113.4754 716.4466,-92.2967 707.3742,-76.7963"/>
<polygon fill="#000000" stroke="#000000" points="4246.9588,-168.6011 4257.2011,-171.3115 4250.8845,-162.8055 4246.9588,-168.6011"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dtb_walker_cache_mem_side -->
<g id="edge78" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M4248.7993,-165.6254C4237.2432,-158.1591 4223.6236,-150.867 4210,-147 4038.5457,-98.334 1173.0039,-173.2254 1002,-123 971.0419,-113.9073 940.4188,-92.4132 920.9306,-76.7285"/>
<polygon fill="#000000" stroke="#000000" points="4246.9576,-168.6053 4257.2001,-171.3152 4250.8831,-162.8095 4246.9576,-168.6053"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_icache_mem_side -->
<g id="edge79" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M4248.7964,-165.6357C4237.24,-158.1703 4223.621,-150.8761 4210,-147 4064.7604,-105.669 1637.6309,-162.9302 1492,-123 1458.8981,-113.9239 1425.4535,-92.4264 1404.0574,-76.7364"/>
<polygon fill="#000000" stroke="#000000" points="4246.9547,-168.6155 4257.1975,-171.3242 4250.8795,-162.8193 4246.9547,-168.6155"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_dcache_mem_side -->
<g id="edge80" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M4248.7981,-165.6299C4237.2418,-158.1639 4223.6225,-150.8709 4210,-147 4050.9041,-101.792 1389.2357,-177.274 1233,-123 1206.4524,-113.7778 1181.8091,-92.3099 1166.3859,-76.6668"/>
<polygon fill="#000000" stroke="#000000" points="4246.9564,-168.6097 4257.1989,-171.3191 4250.8815,-162.8137 4246.9564,-168.6097"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_itb_walker_cache_mem_side -->
<g id="edge81" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M4248.7949,-165.6411C4237.2383,-158.1762 4223.6196,-150.881 4210,-147 4142.7836,-127.8464 1757.1856,-152.8745 1694,-123 1673.7996,-113.4491 1658.4566,-92.2756 1649.3803,-76.7836"/>
<polygon fill="#000000" stroke="#000000" points="4246.9532,-168.621 4257.1961,-171.329 4250.8776,-162.8244 4246.9532,-168.621"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_dtb_walker_cache_mem_side -->
<g id="edge82" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M4248.7926,-165.6492C4237.2358,-158.1849 4223.6176,-150.8881 4210,-147 4088.9419,-112.4351 2064.7383,-158.6659 1944,-123 1913.0561,-113.8592 1882.4301,-92.3748 1862.9374,-76.7056"/>
<polygon fill="#000000" stroke="#000000" points="4246.9509,-168.629 4257.1941,-171.336 4250.8748,-162.8321 4246.9509,-168.629"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_icache_mem_side -->
<g id="edge83" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M4248.7862,-165.6714C4237.2289,-158.2092 4223.6119,-150.908 4210,-147 4020.3117,-92.5398 2624.204,-175.6308 2434,-123 2400.9194,-113.8464 2367.4705,-92.3646 2346.0676,-76.6995"/>
<polygon fill="#000000" stroke="#000000" points="4246.9446,-168.6512 4257.1885,-171.3556 4250.867,-162.8533 4246.9446,-168.6512"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_dcache_mem_side -->
<g id="edge84" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M4248.79,-165.6583C4237.233,-158.1949 4223.6152,-150.8963 4210,-147 4101.3,-115.893 2281.7332,-160.3009 2175,-123 2148.4697,-113.7282 2123.8228,-92.2705 2108.3941,-76.6432"/>
<polygon fill="#000000" stroke="#000000" points="4246.9483,-168.6381 4257.1918,-171.3441 4250.8716,-162.8408 4246.9483,-168.6381"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_itb_walker_cache_mem_side -->
<g id="edge85" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M4248.7824,-165.6846C4237.2247,-158.2237 4223.6085,-150.9198 4210,-147 4125.9622,-122.7935 2714.9559,-160.6069 2636,-123 2615.8269,-113.3915 2600.4786,-92.2292 2591.3935,-76.7556"/>
<polygon fill="#000000" stroke="#000000" points="4246.9409,-168.6644 4257.1851,-171.3673 4250.8623,-162.8659 4246.9409,-168.6644"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_dtb_walker_cache_mem_side -->
<g id="edge86" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M4248.7761,-165.7066C4237.2178,-158.2476 4223.6028,-150.9394 4210,-147 4068.6719,-106.0712 3026.9495,-165.2142 2886,-123 2855.0907,-113.7427 2824.4577,-92.282 2804.9539,-76.6501"/>
<polygon fill="#000000" stroke="#000000" points="4246.9346,-168.6864 4257.1796,-171.3866 4250.8546,-162.8869 4246.9346,-168.6864"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_icache_mem_side -->
<g id="edge87" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M4310.9537,-165.6812C4322.0535,-158.39 4335.0401,-151.1937 4348,-147 4423.4393,-122.5885 4633.3265,-158.9481 4704,-123 4723.9161,-112.8696 4739.3147,-91.8093 4748.4817,-76.5022"/>
<polygon fill="#000000" stroke="#000000" points="4308.7538,-162.9462 4302.493,-171.4933 4312.7174,-168.7159 4308.7538,-162.9462"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_dcache_mem_side -->
<g id="edge88" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M4315.5942,-165.7958C4325.8619,-159.3606 4337.2101,-152.6233 4348,-147 4403.6819,-117.9804 4471.0114,-90.665 4513.6783,-74.2593"/>
<polygon fill="#000000" stroke="#000000" points="4313.4458,-163.0144 4306.8903,-171.3376 4317.2055,-168.9191 4313.4458,-163.0144"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_itb_walker_cache_mem_side -->
<g id="edge89" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M4310.8964,-165.5003C4321.9917,-158.1949 4334.9901,-151.0357 4348,-147 4466.5422,-110.2277 4792.284,-172.7305 4906,-123 4928.2857,-113.254 4947.1505,-92.1186 4958.7233,-76.6888"/>
<polygon fill="#000000" stroke="#000000" points="4308.6854,-162.7735 4302.4424,-171.3337 4312.661,-168.5351 4308.6854,-162.7735"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_dtb_walker_cache_mem_side -->
<g id="edge90" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M4310.6013,-165.5888C4321.7526,-158.2148 4334.8613,-150.9904 4348,-147 4430.0093,-122.0928 5041.1125,-158.769 5119,-123 5140.1007,-113.3097 5157.0539,-92.1634 5167.2801,-76.7159"/>
<polygon fill="#000000" stroke="#000000" points="4308.3363,-162.9002 4302.1145,-171.4758 4312.3261,-168.6519 4308.3363,-162.9002"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_icache_mem_side -->
<g id="edge91" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M4248.7524,-165.7876C4237.192,-158.336 4223.5817,-151.0117 4210,-147 4032.1848,-94.4771 3554.3128,-173.8079 3376,-123 3342.9902,-113.5943 3309.5269,-92.1637 3288.1013,-76.5794"/>
<polygon fill="#000000" stroke="#000000" points="4246.9112,-168.7674 4257.1587,-171.4579 4250.8257,-162.9642 4246.9112,-168.7674"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_dcache_mem_side -->
<g id="edge92" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M4248.7676,-165.7357C4237.2086,-158.2794 4223.5953,-150.9654 4210,-147 4093.3856,-112.9861 3231.4676,-163.6576 3117,-123 3090.5172,-113.5936 3065.8607,-92.1632 3050.4167,-76.5791"/>
<polygon fill="#000000" stroke="#000000" points="4246.9262,-168.7155 4257.1721,-171.4122 4250.8442,-162.9147 4246.9262,-168.7155"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_itb_walker_cache_mem_side -->
<g id="edge93" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M4248.4537,-165.6787C4236.9516,-158.2949 4223.4546,-151.0415 4210,-147 4142.6979,-126.7838 3641.0966,-153.9369 3578,-123 3557.9373,-113.1631 3542.5674,-92.0454 3533.4472,-76.6447"/>
<polygon fill="#000000" stroke="#000000" points="4246.5733,-168.6319 4256.8269,-171.2994 4250.4748,-162.8199 4246.5733,-168.6319"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_dtb_walker_cache_mem_side -->
<g id="edge94" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M4247.3315,-165.8106C4236.0113,-158.6738 4222.9119,-151.5388 4210,-147 4132.6123,-119.7966 4107.8369,-136.9385 4027,-123 3934.0444,-106.9719 3826.1868,-82.3853 3768.1617,-68.6604"/>
<polygon fill="#000000" stroke="#000000" points="4245.7085,-168.9315 4255.9911,-171.485 4249.5452,-163.0766 4245.7085,-168.9315"/>
</g>
<!-- system_tol2bus_mem_side_ports -->
<g id="node127" class="node">
<title>system_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M4368.5,-171.5C4368.5,-171.5 4469.5,-171.5 4469.5,-171.5 4475.5,-171.5 4481.5,-177.5 4481.5,-183.5 4481.5,-183.5 4481.5,-195.5 4481.5,-195.5 4481.5,-201.5 4475.5,-207.5 4469.5,-207.5 4469.5,-207.5 4368.5,-207.5 4368.5,-207.5 4362.5,-207.5 4356.5,-201.5 4356.5,-195.5 4356.5,-195.5 4356.5,-183.5 4356.5,-183.5 4356.5,-177.5 4362.5,-171.5 4368.5,-171.5"/>
<text text-anchor="middle" x="4419" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side -->
<g id="edge95" class="edge">
<title>system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="#000000" d="M4389.0608,-171.3898C4376.1964,-163.7223 4360.9423,-154.7813 4347,-147 4305.6893,-123.9444 4257.9008,-98.9268 4223.8789,-81.3921"/>
<polygon fill="#000000" stroke="#000000" points="4225.1583,-78.1144 4214.6648,-76.6527 4221.9565,-84.3392 4225.1583,-78.1144"/>
</g>
</g>
</svg>
