-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Mon Aug 02 17:17:40 EDT 2021                        

Solution Settings: inPlaceNTT_DIF.v6
  Current state: schedule
  Project: Catapult_1
  
  Design Input Files Specified
    $PROJECT_HOME/src/ntt_tb.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/math/mgc_ac_math.h
          $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_float.h
          $MGC_HOME/shared/include/ac_complex.h
          $MGC_HOME/shared/include/math/mgc_ac_trig.h
            $MGC_HOME/shared/include/math/mgc_sc_atan_pow2.tab
            $MGC_HOME/shared/include/math/mgc_sc_atan2_pow2.tab
            $MGC_HOME/shared/include/math/mgc_sc_K_cordic.tab
            $MGC_HOME/shared/include/math/mgc_sc_x2_atan2_pow2.tab
          $MGC_HOME/shared/include/math/mgc_ac_hcordic.h
            $MGC_HOME/shared/include/math/mgc_ac_hcordic.tab
            $MGC_HOME/shared/include/math/mgc_ac_hcordic_inv_ln2.tab
  
  Processes/Blocks in Design
    Process              Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIF/core                     751  321237     321242            0  0        ? 
    Design Total:                            751  321237     321242            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 20.000             20.00    0.000000 /inPlaceNTT_DIF/core     
    
  I/O Data Ranges
    Port                        Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    --------------------------- ---- -------- --------- --------- ------- -------- --------
    clk                         IN   Unsigned         1                                     
    rst                         IN   Unsigned         1                                     
    vec:rsc(0)(0).q             IN   Unsigned        64                                     
    vec:rsc(0)(1).q             IN   Unsigned        64                                     
    vec:rsc(0)(2).q             IN   Unsigned        64                                     
    vec:rsc(0)(3).q             IN   Unsigned        64                                     
    vec:rsc(0)(4).q             IN   Unsigned        64                                     
    vec:rsc(0)(5).q             IN   Unsigned        64                                     
    vec:rsc(0)(6).q             IN   Unsigned        64                                     
    vec:rsc(0)(7).q             IN   Unsigned        64                                     
    p:rsc.dat                   IN   Unsigned        64                                     
    r:rsc.dat                   IN   Unsigned        64                                     
    twiddle:rsc(0)(0).q         IN   Unsigned        64                                     
    twiddle:rsc(0)(1).q         IN   Unsigned        64                                     
    twiddle:rsc(0)(2).q         IN   Unsigned        64                                     
    twiddle:rsc(0)(3).q         IN   Unsigned        64                                     
    twiddle:rsc(0)(4).q         IN   Unsigned        64                                     
    twiddle:rsc(0)(5).q         IN   Unsigned        64                                     
    twiddle:rsc(0)(6).q         IN   Unsigned        64                                     
    twiddle:rsc(0)(7).q         IN   Unsigned        64                                     
    vec:rsc(0)(0).wadr          OUT  Unsigned         7                                     
    vec:rsc(0)(0).d             OUT  Unsigned        64                                     
    vec:rsc(0)(0).we            OUT  Unsigned         1                                     
    vec:rsc(0)(0).radr          OUT  Unsigned         7                                     
    vec:rsc.triosy(0)(0).lz     OUT  Unsigned         1                                     
    vec:rsc(0)(1).wadr          OUT  Unsigned         7                                     
    vec:rsc(0)(1).d             OUT  Unsigned        64                                     
    vec:rsc(0)(1).we            OUT  Unsigned         1                                     
    vec:rsc(0)(1).radr          OUT  Unsigned         7                                     
    vec:rsc.triosy(0)(1).lz     OUT  Unsigned         1                                     
    vec:rsc(0)(2).wadr          OUT  Unsigned         7                                     
    vec:rsc(0)(2).d             OUT  Unsigned        64                                     
    vec:rsc(0)(2).we            OUT  Unsigned         1                                     
    vec:rsc(0)(2).radr          OUT  Unsigned         7                                     
    vec:rsc.triosy(0)(2).lz     OUT  Unsigned         1                                     
    vec:rsc(0)(3).wadr          OUT  Unsigned         7                                     
    vec:rsc(0)(3).d             OUT  Unsigned        64                                     
    vec:rsc(0)(3).we            OUT  Unsigned         1                                     
    vec:rsc(0)(3).radr          OUT  Unsigned         7                                     
    vec:rsc.triosy(0)(3).lz     OUT  Unsigned         1                                     
    vec:rsc(0)(4).wadr          OUT  Unsigned         7                                     
    vec:rsc(0)(4).d             OUT  Unsigned        64                                     
    vec:rsc(0)(4).we            OUT  Unsigned         1                                     
    vec:rsc(0)(4).radr          OUT  Unsigned         7                                     
    vec:rsc.triosy(0)(4).lz     OUT  Unsigned         1                                     
    vec:rsc(0)(5).wadr          OUT  Unsigned         7                                     
    vec:rsc(0)(5).d             OUT  Unsigned        64                                     
    vec:rsc(0)(5).we            OUT  Unsigned         1                                     
    vec:rsc(0)(5).radr          OUT  Unsigned         7                                     
    vec:rsc.triosy(0)(5).lz     OUT  Unsigned         1                                     
    vec:rsc(0)(6).wadr          OUT  Unsigned         7                                     
    vec:rsc(0)(6).d             OUT  Unsigned        64                                     
    vec:rsc(0)(6).we            OUT  Unsigned         1                                     
    vec:rsc(0)(6).radr          OUT  Unsigned         7                                     
    vec:rsc.triosy(0)(6).lz     OUT  Unsigned         1                                     
    vec:rsc(0)(7).wadr          OUT  Unsigned         7                                     
    vec:rsc(0)(7).d             OUT  Unsigned        64                                     
    vec:rsc(0)(7).we            OUT  Unsigned         1                                     
    vec:rsc(0)(7).radr          OUT  Unsigned         7                                     
    vec:rsc.triosy(0)(7).lz     OUT  Unsigned         1                                     
    p:rsc.triosy.lz             OUT  Unsigned         1                                     
    r:rsc.triosy.lz             OUT  Unsigned         1                                     
    twiddle:rsc(0)(0).radr      OUT  Unsigned         7                                     
    twiddle:rsc.triosy(0)(0).lz OUT  Unsigned         1                                     
    twiddle:rsc(0)(1).radr      OUT  Unsigned         7                                     
    twiddle:rsc.triosy(0)(1).lz OUT  Unsigned         1                                     
    twiddle:rsc(0)(2).radr      OUT  Unsigned         7                                     
    twiddle:rsc.triosy(0)(2).lz OUT  Unsigned         1                                     
    twiddle:rsc(0)(3).radr      OUT  Unsigned         7                                     
    twiddle:rsc.triosy(0)(3).lz OUT  Unsigned         1                                     
    twiddle:rsc(0)(4).radr      OUT  Unsigned         7                                     
    twiddle:rsc.triosy(0)(4).lz OUT  Unsigned         1                                     
    twiddle:rsc(0)(5).radr      OUT  Unsigned         7                                     
    twiddle:rsc.triosy(0)(5).lz OUT  Unsigned         1                                     
    twiddle:rsc(0)(6).radr      OUT  Unsigned         7                                     
    twiddle:rsc.triosy(0)(6).lz OUT  Unsigned         1                                     
    twiddle:rsc(0)(7).radr      OUT  Unsigned         7                                     
    twiddle:rsc.triosy(0)(7).lz OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /inPlaceNTT_DIF/modulo/base:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                    Indices Phys Memory Address     
      --------------------------- ------- -----------------------
      /inPlaceNTT_DIF/modulo/base    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF/modulo/m:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                 Indices Phys Memory Address     
      ------------------------ ------- -----------------------
      /inPlaceNTT_DIF/modulo/m    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF/modulo/return:rsc
      Memory Component: mgc_out_dreg                 Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                      Indices Phys Memory Address     
      ----------------------------- ------- -----------------------
      /inPlaceNTT_DIF/modulo/return    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF/modulo/ccs_ccore_start:rsc
      Memory Component: ccs_in                       Size:         1 x 1
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                               Indices Phys Memory Address     
      -------------------------------------- ------- -----------------------
      /inPlaceNTT_DIF/modulo/ccs_ccore_start     0:0 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF/vec:rsc
      Memory Component: BLOCK_1R1W_RBW               Size:         1024 x 64
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable            Indices Phys Memory Address        
      ------------------- ------- --------------------------
      /inPlaceNTT_DIF/vec    0:63 000003ff-00000000 (1023-0) 
      
      Splitting: 
      Block         Original Addresses 
      ------------- ------------------
      vec:rsc(0)(0)   0, 8, ..., 1016  
      vec:rsc(0)(1)   1, 9, ..., 1017  
      vec:rsc(0)(2)   2, 10, ..., 1018 
      vec:rsc(0)(3)   3, 11, ..., 1019 
      vec:rsc(0)(4)   4, 12, ..., 1020 
      vec:rsc(0)(5)   5, 13, ..., 1021 
      vec:rsc(0)(6)   6, 14, ..., 1022 
      vec:rsc(0)(7)   7, 15, ..., 1023 
      
    Resource Name: /inPlaceNTT_DIF/p:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable          Indices Phys Memory Address     
      ----------------- ------- -----------------------
      /inPlaceNTT_DIF/p    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF/r:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable          Indices Phys Memory Address     
      ----------------- ------- -----------------------
      /inPlaceNTT_DIF/r    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF/twiddle:rsc
      Memory Component: BLOCK_1R1W_RBW               Size:         1024 x 64
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable                Indices Phys Memory Address        
      ----------------------- ------- --------------------------
      /inPlaceNTT_DIF/twiddle    0:63 000003ff-00000000 (1023-0) 
      
      Splitting: 
      Block             Original Addresses 
      ----------------- ------------------
      twiddle:rsc(0)(0)   0, 8, ..., 1016  
      twiddle:rsc(0)(1)   1, 9, ..., 1017  
      twiddle:rsc(0)(2)   2, 10, ..., 1018 
      twiddle:rsc(0)(3)   3, 11, ..., 1019 
      twiddle:rsc(0)(4)   4, 12, ..., 1020 
      twiddle:rsc(0)(5)   5, 13, ..., 1021 
      twiddle:rsc(0)(6)   6, 14, ..., 1022 
      twiddle:rsc(0)(7)   7, 15, ..., 1023 
      
  C++ to Interface Mappings
    C++ Field Interface Range Range Expression Expression Limits 
    --------- --------------- ---------------- -----------------
    
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process              Loop             Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
    -------------------- ---------------- ---------- ------- ------------- ---------- ------ ---- --------
    /inPlaceNTT_DIF/core core:rlp           Infinite       0     321242 ?    6.42 ms                       
    /inPlaceNTT_DIF/core  main              Infinite       2     321242 ?    6.42 ms                       
    /inPlaceNTT_DIF/core   STAGE_LOOP             10       2     321240 ?    6.42 ms                       
    /inPlaceNTT_DIF/core    VEC_LOOP               ?       1      32122 ?  642.44 us                       
    /inPlaceNTT_DIF/core     COMP_LOOP           129     249      32121 ?  642.42 us       8               
    
  Loop Execution Profile
    Process              Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    -------------------- ---------------- ------------ -------------------------- ----------------- --------
    /inPlaceNTT_DIF/core core:rlp                 0 ?                        0.00         321242 ?           
    /inPlaceNTT_DIF/core  main                    2 ?                        0.00         321242 ?           
    /inPlaceNTT_DIF/core   STAGE_LOOP            20 ?                        0.01         321240 ?           
    /inPlaceNTT_DIF/core    VEC_LOOP             10 ?                        0.00         321220 ?           
    /inPlaceNTT_DIF/core     COMP_LOOP       321210 ?                       99.99         321210 ?           
    
  End of Report
