Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Sep  7 19:29:54 2020
| Host              : Shears running 64-bit Ubuntu 16.04.6 LTS
| Command           : report_timing_summary -file ./rundir/post_route_timing_summary.rpt
| Design            : top
| Device            : xczu9eg-ffvb1156
| Speed File        : -3  ADVANCE 1.09 03-31-2017
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 565 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 1795 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.345        0.000                      0               107557        0.010        0.000                      0               107557        0.558        0.000                       0                 61081  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.666}        3.333           300.030         
clk2x  {0.000 0.833}        1.666           600.240         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.591        0.000                      0                33273        0.010        0.000                      0                33273        1.171        0.000                       0                 41677  
clk2x               0.607        0.000                      0                60172        0.010        0.000                      0                60172        0.558        0.000                       0                 19404  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk2x         clk                 0.345        0.000                      0                12544        0.010        0.000                      0                12544  
clk           clk2x               0.393        0.000                      0                 4704        0.010        0.000                      0                 4704  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.591ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.591ns  (required time - arrival time)
  Source:                 fsm/state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            mem_e_13/memory_reg_bram_0/WEA[0]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk rise@3.333ns - clk rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.179ns (7.903%)  route 2.086ns (92.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 4.841 - 3.333 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.676ns (routing 0.737ns, distribution 0.939ns)
  Clock Net Delay (Destination): 1.508ns (routing 0.679ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X2Y1 (CLOCK_ROOT)    net (fo=41676, unset)        1.676     1.676    fsm/state/clk
    SLICE_X54Y13         FDRE                                         r  fsm/state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.072     1.748 r  fsm/state/q_reg[0]/Q
                         net (fo=15, routed)          0.253     2.001    fsm/state/Q[0]
    SLICE_X50Y16         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.107     2.108 r  fsm/state/S_AXIS_TREADY_INST_0/O
                         net (fo=102, routed)         1.833     3.941    mem_e_13/S_AXIS_TREADY
    RAMB18_X8Y69         RAMB18E2                                     r  mem_e_13/memory_reg_bram_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
    X2Y1 (CLOCK_ROOT)    net (fo=41676, unset)        1.508     4.841    mem_e_13/clk
    RAMB18_X8Y69         RAMB18E2                                     r  mem_e_13/memory_reg_bram_0/CLKARDCLK
                         clock pessimism              0.058     4.899    
                         clock uncertainty           -0.035     4.864    
    RAMB18_X8Y69         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKARDCLK_WEA[0])
                                                     -0.331     4.533    mem_e_13/memory_reg_bram_0
  -------------------------------------------------------------------
                         required time                          4.533    
                         arrival time                          -3.941    
  -------------------------------------------------------------------
                         slack                                  0.591    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 array/pe_0_8/dff_d/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            array/pe_0_9/dff_d/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.055ns (21.318%)  route 0.203ns (78.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Net Delay (Source):      1.444ns (routing 0.679ns, distribution 0.765ns)
  Clock Net Delay (Destination): 1.703ns (routing 0.737ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X2Y1 (CLOCK_ROOT)    net (fo=41676, unset)        1.444     1.444    array/pe_0_8/dff_d/clk
    SLICE_X68Y109        FDRE                                         r  array/pe_0_8/dff_d/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y109        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.055     1.499 r  array/pe_0_8/dff_d/q_reg[5]/Q
                         net (fo=2, routed)           0.203     1.702    array/pe_0_9/dff_d/q_reg[7]_1[5]
    SLICE_X68Y127        FDRE                                         r  array/pe_0_9/dff_d/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X2Y1 (CLOCK_ROOT)    net (fo=41676, unset)        1.703     1.703    array/pe_0_9/dff_d/clk
    SLICE_X68Y127        FDRE                                         r  array/pe_0_9/dff_d/q_reg[5]/C
                         clock pessimism             -0.058     1.645    
    SLICE_X68Y127        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.692    array/pe_0_9/dff_d/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.392         3.333       1.941      RAMB18_X7Y10  mem_abcd_0/memory_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.495         1.666       1.171      RAMB18_X5Y3   mem_abcd_13/memory_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.495         1.666       1.171      RAMB18_X7Y10  mem_abcd_0/memory_reg/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk2x
  To Clock:  clk2x

Setup :            0  Failing Endpoints,  Worst Slack        0.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.558ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 array/pe_9_7/int8_quad_mac/mul/dff_dsp_in1/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_9_7/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/DIN[26]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.666ns  (clk2x rise@1.666ns - clk2x rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.070ns (9.498%)  route 0.667ns (90.502%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 3.239 - 1.666 ) 
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.785ns (routing 0.881ns, distribution 0.904ns)
  Clock Net Delay (Destination): 1.573ns (routing 0.810ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X1Y1 (CLOCK_ROOT)    net (fo=20187, unset)        1.785     1.785    array/pe_9_7/int8_quad_mac/mul/dff_dsp_in1/clk2x
    SLICE_X46Y96         FDRE                                         r  array/pe_9_7/int8_quad_mac/mul/dff_dsp_in1/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.070     1.855 r  array/pe_9_7/int8_quad_mac/mul/dff_dsp_in1/q_reg[7]/Q
                         net (fo=20, routed)          0.667     2.522    array/pe_9_7/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/D[26]
    DSP48E2_X8Y40        DSP_PREADD_DATA                              r  array/pe_9_7/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/DIN[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      1.666     1.666 r  
                                                      0.000     1.666 r  clk2x (IN)
    X1Y1 (CLOCK_ROOT)    net (fo=20187, unset)        1.573     3.239    array/pe_9_7/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X8Y40        DSP_PREADD_DATA                              r  array/pe_9_7/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.114     3.353    
                         clock uncertainty           -0.035     3.318    
    DSP48E2_X8Y40        DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_DIN[26])
                                                     -0.189     3.129    array/pe_9_7/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          3.129    
                         arrival time                          -2.522    
  -------------------------------------------------------------------
                         slack                                  0.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 array/pe_4_4/int8_quad_mac/mul/dff_be0/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_4_4/int8_quad_mac/mul/dff_be1/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk2x rise@0.000ns - clk2x rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.056ns (32.370%)  route 0.117ns (67.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.856ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Net Delay (Source):      1.620ns (routing 0.810ns, distribution 0.810ns)
  Clock Net Delay (Destination): 1.856ns (routing 0.881ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X1Y1 (CLOCK_ROOT)    net (fo=20187, unset)        1.620     1.620    array/pe_4_4/int8_quad_mac/mul/dff_be0/clk2x
    SLICE_X57Y63         FDRE                                         r  array/pe_4_4/int8_quad_mac/mul/dff_be0/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.056     1.676 r  array/pe_4_4/int8_quad_mac/mul/dff_be0/q_reg[2]/Q
                         net (fo=2, routed)           0.117     1.793    array/pe_4_4/int8_quad_mac/mul/dff_be1/D[2]
    SLICE_X58Y63         FDRE                                         r  array/pe_4_4/int8_quad_mac/mul/dff_be1/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X1Y1 (CLOCK_ROOT)    net (fo=20187, unset)        1.856     1.856    array/pe_4_4/int8_quad_mac/mul/dff_be1/clk2x
    SLICE_X58Y63         FDRE                                         r  array/pe_4_4/int8_quad_mac/mul/dff_be1/q_reg[2]/C
                         clock pessimism             -0.120     1.736    
    SLICE_X58Y63         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.783    array/pe_4_4/int8_quad_mac/mul/dff_be1/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk2x
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.666
Sources:            { clk2x }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            0.550         1.666       1.116      SLICE_X55Y135  array/pe_5_9/int8_quad_mac/mul/dff_dsp_in0/q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.833       0.558      SLICE_X42Y70   array/pe_12_4/int8_quad_mac/mul/dff_ae0/q_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.833       0.558      SLICE_X55Y135  array/pe_5_9/int8_quad_mac/mul/dff_dsp_in0/q_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk2x
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.345ns  (required time - arrival time)
  Source:                 array/pe_5_1/int8_quad_mac/mul/dff_be1/q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_5_1/int8_quad_mac/mul/dff_mul_be/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk rise@3.333ns - clk2x rise@1.666ns)
  Data Path Delay:        1.011ns  (logic 0.072ns (7.122%)  route 0.939ns (92.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 4.810 - 3.333 ) 
    Source Clock Delay      (SCD):    1.784ns = ( 3.450 - 1.666 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.784ns (routing 0.881ns, distribution 0.903ns)
  Clock Net Delay (Destination): 1.477ns (routing 0.679ns, distribution 0.798ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      1.666     1.666 r  
                                                      0.000     1.666 r  clk2x (IN)
    X1Y1 (CLOCK_ROOT)    net (fo=20187, unset)        1.784     3.450    array/pe_5_1/int8_quad_mac/mul/dff_be1/clk2x
    SLICE_X47Y23         FDRE                                         r  array/pe_5_1/int8_quad_mac/mul/dff_be1/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.072     3.522 r  array/pe_5_1/int8_quad_mac/mul/dff_be1/q_reg[13]/Q
                         net (fo=1, routed)           0.939     4.461    array/pe_5_1/int8_quad_mac/mul/dff_mul_be/D[13]
    SLICE_X47Y22         FDRE                                         r  array/pe_5_1/int8_quad_mac/mul/dff_mul_be/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
    X2Y1 (CLOCK_ROOT)    net (fo=41676, unset)        1.477     4.810    array/pe_5_1/int8_quad_mac/mul/dff_mul_be/clk
    SLICE_X47Y22         FDRE                                         r  array/pe_5_1/int8_quad_mac/mul/dff_mul_be/q_reg[13]/C
                         clock pessimism              0.000     4.810    
                         clock uncertainty           -0.035     4.775    
    SLICE_X47Y22         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.032     4.807    array/pe_5_1/int8_quad_mac/mul/dff_mul_be/q_reg[13]
  -------------------------------------------------------------------
                         required time                          4.807    
                         arrival time                          -4.461    
  -------------------------------------------------------------------
                         slack                                  0.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 array/pe_4_2/int8_quad_mac/mul/dff_ae0/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_4_2/int8_quad_mac/mul/dff_mul_ce/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk2x rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.056ns (28.141%)  route 0.143ns (71.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.571ns (routing 0.810ns, distribution 0.761ns)
  Clock Net Delay (Destination): 1.677ns (routing 0.737ns, distribution 0.940ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X1Y1 (CLOCK_ROOT)    net (fo=20187, unset)        1.571     1.571    array/pe_4_2/int8_quad_mac/mul/dff_ae0/clk2x
    SLICE_X51Y43         FDRE                                         r  array/pe_4_2/int8_quad_mac/mul/dff_ae0/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.056     1.627 r  array/pe_4_2/int8_quad_mac/mul/dff_ae0/q_reg[11]/Q
                         net (fo=2, routed)           0.143     1.770    array/pe_4_2/int8_quad_mac/mul/dff_mul_ce/D[11]
    SLICE_X52Y42         FDRE                                         r  array/pe_4_2/int8_quad_mac/mul/dff_mul_ce/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X2Y1 (CLOCK_ROOT)    net (fo=41676, unset)        1.677     1.677    array/pe_4_2/int8_quad_mac/mul/dff_mul_ce/clk
    SLICE_X52Y42         FDRE                                         r  array/pe_4_2/int8_quad_mac/mul/dff_mul_ce/q_reg[11]/C
                         clock pessimism              0.000     1.677    
                         clock uncertainty            0.035     1.713    
    SLICE_X52Y42         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     1.760    array/pe_4_2/int8_quad_mac/mul/dff_mul_ce/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.010    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk2x

Setup :            0  Failing Endpoints,  Worst Slack        0.393ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 mem_e_2/memory_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            array/pe_0_2/int8_quad_mac/mul/dff_dsp_in2/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.666ns  (clk2x rise@1.666ns - clk rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 0.207ns (17.891%)  route 0.950ns (82.109%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.617ns = ( 3.283 - 1.666 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.729ns (routing 0.737ns, distribution 0.992ns)
  Clock Net Delay (Destination): 1.617ns (routing 0.810ns, distribution 0.807ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X2Y1 (CLOCK_ROOT)    net (fo=41676, unset)        1.729     1.729    mem_e_2/clk
    RAMB18_X7Y16         RAMB18E2                                     r  mem_e_2/memory_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y16         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[2])
                                                      0.207     1.936 r  mem_e_2/memory_reg_bram_0/DOUTBDOUT[2]
                         net (fo=2, routed)           0.950     2.886    array/pe_0_2/int8_quad_mac/mul/dff_dsp_in2/memory_reg_bram_0[2]
    SLICE_X60Y40         FDRE                                         r  array/pe_0_2/int8_quad_mac/mul/dff_dsp_in2/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      1.666     1.666 r  
                                                      0.000     1.666 r  clk2x (IN)
    X1Y1 (CLOCK_ROOT)    net (fo=20187, unset)        1.617     3.283    array/pe_0_2/int8_quad_mac/mul/dff_dsp_in2/clk2x
    SLICE_X60Y40         FDRE                                         r  array/pe_0_2/int8_quad_mac/mul/dff_dsp_in2/q_reg[2]/C
                         clock pessimism              0.000     3.283    
                         clock uncertainty           -0.035     3.248    
    SLICE_X60Y40         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.032     3.280    array/pe_0_2/int8_quad_mac/mul/dff_dsp_in2/q_reg[2]
  -------------------------------------------------------------------
                         required time                          3.280    
                         arrival time                          -2.886    
  -------------------------------------------------------------------
                         slack                                  0.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 array/pe_11_12/dff_d/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            array/pe_11_12/int8_quad_mac/mul/dff_dsp_in1/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk2x rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.089ns (22.762%)  route 0.302ns (77.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.820ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.521ns (routing 0.679ns, distribution 0.842ns)
  Clock Net Delay (Destination): 1.820ns (routing 0.881ns, distribution 0.939ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X2Y1 (CLOCK_ROOT)    net (fo=41676, unset)        1.521     1.521    array/pe_11_12/dff_d/clk
    SLICE_X42Y168        FDRE                                         r  array/pe_11_12/dff_d/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y168        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.056     1.577 r  array/pe_11_12/dff_d/q_reg[7]/Q
                         net (fo=2, routed)           0.278     1.855    array/pe_11_12/int8_quad_mac/mul/q_reg[7]_5[7]
    SLICE_X42Y171        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.033     1.888 r  array/pe_11_12/int8_quad_mac/mul/q[7]_i_1__150/O
                         net (fo=1, routed)           0.024     1.912    array/pe_11_12/int8_quad_mac/mul/dff_dsp_in1/D[7]
    SLICE_X42Y171        FDRE                                         r  array/pe_11_12/int8_quad_mac/mul/dff_dsp_in1/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X1Y1 (CLOCK_ROOT)    net (fo=20187, unset)        1.820     1.820    array/pe_11_12/int8_quad_mac/mul/dff_dsp_in1/clk2x
    SLICE_X42Y171        FDRE                                         r  array/pe_11_12/int8_quad_mac/mul/dff_dsp_in1/q_reg[7]/C
                         clock pessimism              0.000     1.820    
                         clock uncertainty            0.035     1.856    
    SLICE_X42Y171        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.902    array/pe_11_12/int8_quad_mac/mul/dff_dsp_in1/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.010    





