<!-- Profile README for @abdullahsahruri -->
<!-- Tip: press "." on GitHub to open this in the web editor with Copilot enabled -->

<h1 align="center">Hi, I'm Abdullah 👋</h1>
<p align="center">
  VLSI Engineer · PhD Student @ UL Lafayette · Hardware Security & In-Memory Computing
</p>

<p align="center">
  <a href="https://scholar.google.com/citations?user=vYw5gWcAAAAJ&hl=en"><img alt="Google Scholar" src="https://img.shields.io/badge/Scholar-4285F4?logo=googlescholar&logoColor=white"></a>
  <a href="https://www.linkedin.com/in/abdullahsahruri/"><img alt="LinkedIn" src="https://img.shields.io/badge/LinkedIn-0A66C2?logo=linkedin&logoColor=white"></a>
  <a href="mailto:abdullah.sahruri@gmail.com"><img alt="Email" src="https://img.shields.io/badge/Email-abdullah.sahruri%40gmail.com-DA3B01"></a>
</p>

---

### About me
I design and evaluate secure hardware. My current research blends **Threshold Logic Gates (TLGs)**, **logic locking**, and **compute-in-memory** with **hyperdimensional computing (HDC)**. On the practical side, I build flows that span **Cadence**, **Yosys/ABC**, **OpenROAD/OpenLane**, and FPGA acceleration (Xilinx **Alveo U200**, Vitis-AI).

- 🔬 Research threads: TLG-based locking, HDC-CAM for associative search, secure CiM
- 🧪 Toolchains: Cadence Virtuoso / Liberate, ngspice/Spectre, Yosys + ABC, OpenROAD/OpenLane
- ⚙️ Languages: Python, Verilog/SystemVerilog, TCL, Bash
- ☕ Personality: precise by default, playful on Fridays

---

### What I’m working on
- **Secure CMOS-based CAM for HDC** — analog-aware match sensing, logic locking, side-channel countermeasures  
- **TLG-Lock** — automated locking + SAT evaluation (MiniSAT), CSV dashboards, reproducible makefiles  
- **Approximate in-memory MACs** — RRAM/CiM exploration with tunable precision

> _If you’re tackling PUFs, logic locking, or HDC hardware—let’s chat._

---

### Selected publications & preprints
- **TLG-based Logic Locking:** methods, SAT resistance, and evaluation flow (under review / submitted)  
- **Secure HDC-CAM:** associative search with locking & side-channel mitigations (in preparation)  
- _More on_ **Google Scholar** → *(link above)*

<details>
<summary>Expand for abstracts</summary>

- **TLG-Lock** — We introduce a threshold-logic-centric locking primitive with calibrated FRR/MI trade-offs, plus a reproducible SAT evaluation harness (runtime, clauses, conflicts).
- **HDC-CAM** — A CMOS CAM tailored for hypervectors with analog-aware sensing, dummy rows, and logic-locking hooks for secure similarity search.
</details>

---

### Tech I use (and enjoy)
`Cadence` · `Spectre/ngspice` · `Yosys/ABC` · `OpenROAD/OpenLane` · `Vitis-AI` · `Python` · `Verilog` · `SystemVerilog` · `TCL` · `Git/GitHub` · `LaTeX/IEEEtran`

---

### Highlights
- 🧩 Built end-to-end **locking → SAT attack → metrics** flow with plots & CSVs  
- 🧠 Implemented **HDC pipelines** for key encoding & security evaluation  
- 🛠️ Automated **PVT characterization** (Liberate) and SPICE testbench generation  
- 📈 Reproducible research: Makefiles, scripts, and clean figure generation

---

### How to reach me
- Email: abdullah.sahruri@gmail.com  
- LinkedIn: https://www.linkedin.com/in/abdullahsahruri/
- Scholar: https://scholar.google.com/citations?user=vYw5gWcAAAAJ&hl=en

---

### Fun corner
When I’m not simulating or synthesizing, I’m usually drinking coffee, or renaming signals more times than I care to admit.

---

<!-- Optional: GitHub stats (comment out if you prefer minimal) -->
<!--
<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=abdullahsahruri&show_icons=true&hide_title=true" alt="GitHub stats">
</p>
-->

<!-- Footer note -->
<p align="center"><sub>Always open to collaborations and good benchmark suites.</sub></p>
