

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Aug 18 12:36:13 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.127 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-------+----------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min   |    max    | min |  max  |   Type   |
    +---------+---------+----------+-----------+-----+-------+----------+
    |      418|    15068| 2.090 us | 75.340 us |  402|  15052| dataflow |
    +---------+---------+----------+-----------+-----+-------+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+-----------+-----+-------+---------+
        |                                                        |                                                       |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
        |                        Instance                        |                         Module                        |   min   |   max   |    min   |    max    | min |  max  |   Type  |
        +--------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+-----------+-----+-------+---------+
        |conv_2d_cl_me_ap_fixed_ap_fixed_16_14_5_3_0_config2_U0  |conv_2d_cl_me_ap_fixed_ap_fixed_16_14_5_3_0_config2_s  |      401|    15051| 2.005 us | 75.255 us |  401|  15051|   none  |
        |zeropad2d_cl_me_ap_fixed_ap_fixed_config4_U0            |zeropad2d_cl_me_ap_fixed_ap_fixed_config4_s            |      203|      203| 1.015 us |  1.015 us |  203|    203|   none  |
        |Block_proc_U0                                           |Block_proc                                             |        0|        0|   0 ns   |    0 ns   |    0|      0|   none  |
        +--------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+-----------+-----+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      45|    -|
|FIFO             |        0|      -|     103|     103|    -|
|Instance         |        8|      1|    2981|    3434|    0|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      54|    -|
|Register         |        -|      -|       9|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        8|      1|    3093|    3636|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+-------------------------------------------------------+---------+-------+------+------+-----+
    |                        Instance                        |                         Module                        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------------------------------------+-------------------------------------------------------+---------+-------+------+------+-----+
    |Block_proc_U0                                           |Block_proc                                             |        0|      0|     2|    11|    0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_16_14_5_3_0_config2_U0  |conv_2d_cl_me_ap_fixed_ap_fixed_16_14_5_3_0_config2_s  |        8|      1|  2918|  3078|    0|
    |zeropad2d_cl_me_ap_fixed_ap_fixed_config4_U0            |zeropad2d_cl_me_ap_fixed_ap_fixed_config4_s            |        0|      0|    61|   345|    0|
    +--------------------------------------------------------+-------------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                   |                                                       |        8|      1|  2981|  3434|    0|
    +--------------------------------------------------------+-------------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------+---------+-----+----+-----+------+-----+---------+
    |       Name       | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +------------------+---------+-----+----+-----+------+-----+---------+
    |layer4_out_V_V_U  |        0|  103|   0|    -|    25|   16|      400|
    +------------------+---------+-----+----+-----+------+-----+---------+
    |Total             |        0|  103|   0|    0|    25|   16|      400|
    +------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +-------------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |                              Variable Name                              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |Block_proc_U0_ap_ready_count                                             |     +    |      0|  0|   9|           2|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_16_14_5_3_0_config2_U0_ap_ready_count    |     +    |      0|  0|   9|           2|           1|
    |zeropad2d_cl_me_ap_fixed_ap_fixed_config4_U0_ap_ready_count              |     +    |      0|  0|   9|           2|           1|
    |Block_proc_U0_ap_start                                                   |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_sync_done                                                             |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                                                            |    and   |      0|  0|   2|           1|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_16_14_5_3_0_config2_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |zeropad2d_cl_me_ap_fixed_ap_fixed_config4_U0_ap_start                    |    and   |      0|  0|   2|           1|           1|
    |ap_sync_Block_proc_U0_ap_ready                                           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_conv_2d_cl_me_ap_fixed_ap_fixed_16_14_5_3_0_config2_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_zeropad2d_cl_me_ap_fixed_ap_fixed_config4_U0_ap_ready            |    or    |      0|  0|   2|           1|           1|
    +-------------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                                                    |          |      0|  0|  45|          15|          12|
    +-------------------------------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                     Name                                    | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Block_proc_U0_ap_ready_count                                                 |   9|          2|    2|          4|
    |ap_sync_reg_Block_proc_U0_ap_ready                                           |   9|          2|    1|          2|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_16_14_5_3_0_config2_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_zeropad2d_cl_me_ap_fixed_ap_fixed_config4_U0_ap_ready            |   9|          2|    1|          2|
    |conv_2d_cl_me_ap_fixed_ap_fixed_16_14_5_3_0_config2_U0_ap_ready_count        |   9|          2|    2|          4|
    |zeropad2d_cl_me_ap_fixed_ap_fixed_config4_U0_ap_ready_count                  |   9|          2|    2|          4|
    +-----------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                        |  54|         12|    9|         18|
    +-----------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+---+----+-----+-----------+
    |                                     Name                                    | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+---+----+-----+-----------+
    |Block_proc_U0_ap_ready_count                                                 |  2|   0|    2|          0|
    |ap_sync_reg_Block_proc_U0_ap_ready                                           |  1|   0|    1|          0|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_16_14_5_3_0_config2_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_zeropad2d_cl_me_ap_fixed_ap_fixed_config4_U0_ap_ready            |  1|   0|    1|          0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_16_14_5_3_0_config2_U0_ap_ready_count        |  2|   0|    2|          0|
    |zeropad2d_cl_me_ap_fixed_ap_fixed_config4_U0_ap_ready_count                  |  2|   0|    2|          0|
    +-----------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                        |  9|   0|    9|          0|
    +-----------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|input_1_V_V_TDATA        |  in |   16|    axis    |    input_1_V_V   |    pointer   |
|input_1_V_V_TVALID       |  in |    1|    axis    |    input_1_V_V   |    pointer   |
|input_1_V_V_TREADY       | out |    1|    axis    |    input_1_V_V   |    pointer   |
|layer2_out_V_V_TDATA     | out |   16|    axis    |  layer2_out_V_V  |    pointer   |
|layer2_out_V_V_TVALID    | out |    1|    axis    |  layer2_out_V_V  |    pointer   |
|layer2_out_V_V_TREADY    |  in |    1|    axis    |  layer2_out_V_V  |    pointer   |
|const_size_in_1          | out |   16|   ap_vld   |  const_size_in_1 |    pointer   |
|const_size_in_1_ap_vld   | out |    1|   ap_vld   |  const_size_in_1 |    pointer   |
|const_size_out_1         | out |   16|   ap_vld   | const_size_out_1 |    pointer   |
|const_size_out_1_ap_vld  | out |    1|   ap_vld   | const_size_out_1 |    pointer   |
|w2_V_address0            | out |    7|  ap_memory |       w2_V       |     array    |
|w2_V_ce0                 | out |    1|  ap_memory |       w2_V       |     array    |
|w2_V_d0                  | out |  128|  ap_memory |       w2_V       |     array    |
|w2_V_q0                  |  in |  128|  ap_memory |       w2_V       |     array    |
|w2_V_we0                 | out |    1|  ap_memory |       w2_V       |     array    |
|w2_V_address1            | out |    7|  ap_memory |       w2_V       |     array    |
|w2_V_ce1                 | out |    1|  ap_memory |       w2_V       |     array    |
|w2_V_d1                  | out |  128|  ap_memory |       w2_V       |     array    |
|w2_V_q1                  |  in |  128|  ap_memory |       w2_V       |     array    |
|w2_V_we1                 | out |    1|  ap_memory |       w2_V       |     array    |
|ap_clk                   |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_rst_n                 |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_done                  | out |    1| ap_ctrl_hs |     myproject    | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |     myproject    | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |     myproject    | return value |
+-------------------------+-----+-----+------------+------------------+--------------+

