{
  "module_name": "mmhub_1_7_offset.h",
  "hash_id": "5f705be09250ea52653be203bbc5a3d0345b2f2910eb914db3883bc5889cc80f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_offset.h",
  "human_readable_source": " \n#ifndef _mmhub_1_7_OFFSET_HEADER\n#define _mmhub_1_7_OFFSET_HEADER\n\n\n\n\n\n#define regDAGB0_RDCLI0                                                                                 0x0000\n#define regDAGB0_RDCLI0_BASE_IDX                                                                        0\n#define regDAGB0_RDCLI1                                                                                 0x0001\n#define regDAGB0_RDCLI1_BASE_IDX                                                                        0\n#define regDAGB0_RDCLI2                                                                                 0x0002\n#define regDAGB0_RDCLI2_BASE_IDX                                                                        0\n#define regDAGB0_RDCLI3                                                                                 0x0003\n#define regDAGB0_RDCLI3_BASE_IDX                                                                        0\n#define regDAGB0_RDCLI4                                                                                 0x0004\n#define regDAGB0_RDCLI4_BASE_IDX                                                                        0\n#define regDAGB0_RDCLI5                                                                                 0x0005\n#define regDAGB0_RDCLI5_BASE_IDX                                                                        0\n#define regDAGB0_RDCLI6                                                                                 0x0006\n#define regDAGB0_RDCLI6_BASE_IDX                                                                        0\n#define regDAGB0_RDCLI7                                                                                 0x0007\n#define regDAGB0_RDCLI7_BASE_IDX                                                                        0\n#define regDAGB0_RDCLI8                                                                                 0x0008\n#define regDAGB0_RDCLI8_BASE_IDX                                                                        0\n#define regDAGB0_RDCLI9                                                                                 0x0009\n#define regDAGB0_RDCLI9_BASE_IDX                                                                        0\n#define regDAGB0_RDCLI10                                                                                0x000a\n#define regDAGB0_RDCLI10_BASE_IDX                                                                       0\n#define regDAGB0_RDCLI11                                                                                0x000b\n#define regDAGB0_RDCLI11_BASE_IDX                                                                       0\n#define regDAGB0_RDCLI12                                                                                0x000c\n#define regDAGB0_RDCLI12_BASE_IDX                                                                       0\n#define regDAGB0_RDCLI13                                                                                0x000d\n#define regDAGB0_RDCLI13_BASE_IDX                                                                       0\n#define regDAGB0_RDCLI14                                                                                0x000e\n#define regDAGB0_RDCLI14_BASE_IDX                                                                       0\n#define regDAGB0_RDCLI15                                                                                0x000f\n#define regDAGB0_RDCLI15_BASE_IDX                                                                       0\n#define regDAGB0_RD_CNTL                                                                                0x0010\n#define regDAGB0_RD_CNTL_BASE_IDX                                                                       0\n#define regDAGB0_RD_GMI_CNTL                                                                            0x0011\n#define regDAGB0_RD_GMI_CNTL_BASE_IDX                                                                   0\n#define regDAGB0_RD_ADDR_DAGB                                                                           0x0012\n#define regDAGB0_RD_ADDR_DAGB_BASE_IDX                                                                  0\n#define regDAGB0_RD_OUTPUT_DAGB_MAX_BURST                                                               0x0013\n#define regDAGB0_RD_OUTPUT_DAGB_MAX_BURST_BASE_IDX                                                      0\n#define regDAGB0_RD_OUTPUT_DAGB_LAZY_TIMER                                                              0x0014\n#define regDAGB0_RD_OUTPUT_DAGB_LAZY_TIMER_BASE_IDX                                                     0\n#define regDAGB0_RD_CGTT_CLK_CTRL                                                                       0x0015\n#define regDAGB0_RD_CGTT_CLK_CTRL_BASE_IDX                                                              0\n#define regDAGB0_L1TLB_RD_CGTT_CLK_CTRL                                                                 0x0016\n#define regDAGB0_L1TLB_RD_CGTT_CLK_CTRL_BASE_IDX                                                        0\n#define regDAGB0_ATCVM_RD_CGTT_CLK_CTRL                                                                 0x0017\n#define regDAGB0_ATCVM_RD_CGTT_CLK_CTRL_BASE_IDX                                                        0\n#define regDAGB0_RD_ADDR_DAGB_MAX_BURST0                                                                0x0018\n#define regDAGB0_RD_ADDR_DAGB_MAX_BURST0_BASE_IDX                                                       0\n#define regDAGB0_RD_ADDR_DAGB_LAZY_TIMER0                                                               0x0019\n#define regDAGB0_RD_ADDR_DAGB_LAZY_TIMER0_BASE_IDX                                                      0\n#define regDAGB0_RD_ADDR_DAGB_MAX_BURST1                                                                0x001a\n#define regDAGB0_RD_ADDR_DAGB_MAX_BURST1_BASE_IDX                                                       0\n#define regDAGB0_RD_ADDR_DAGB_LAZY_TIMER1                                                               0x001b\n#define regDAGB0_RD_ADDR_DAGB_LAZY_TIMER1_BASE_IDX                                                      0\n#define regDAGB0_RD_VC0_CNTL                                                                            0x001c\n#define regDAGB0_RD_VC0_CNTL_BASE_IDX                                                                   0\n#define regDAGB0_RD_VC1_CNTL                                                                            0x001d\n#define regDAGB0_RD_VC1_CNTL_BASE_IDX                                                                   0\n#define regDAGB0_RD_VC2_CNTL                                                                            0x001e\n#define regDAGB0_RD_VC2_CNTL_BASE_IDX                                                                   0\n#define regDAGB0_RD_VC3_CNTL                                                                            0x001f\n#define regDAGB0_RD_VC3_CNTL_BASE_IDX                                                                   0\n#define regDAGB0_RD_VC4_CNTL                                                                            0x0020\n#define regDAGB0_RD_VC4_CNTL_BASE_IDX                                                                   0\n#define regDAGB0_RD_VC5_CNTL                                                                            0x0021\n#define regDAGB0_RD_VC5_CNTL_BASE_IDX                                                                   0\n#define regDAGB0_RD_VC6_CNTL                                                                            0x0022\n#define regDAGB0_RD_VC6_CNTL_BASE_IDX                                                                   0\n#define regDAGB0_RD_VC7_CNTL                                                                            0x0023\n#define regDAGB0_RD_VC7_CNTL_BASE_IDX                                                                   0\n#define regDAGB0_RD_CNTL_MISC                                                                           0x0024\n#define regDAGB0_RD_CNTL_MISC_BASE_IDX                                                                  0\n#define regDAGB0_RD_TLB_CREDIT                                                                          0x0025\n#define regDAGB0_RD_TLB_CREDIT_BASE_IDX                                                                 0\n#define regDAGB0_RD_RDRET_CREDIT_CNTL                                                                   0x0026\n#define regDAGB0_RD_RDRET_CREDIT_CNTL_BASE_IDX                                                          0\n#define regDAGB0_RD_RDRET_CREDIT_CNTL2                                                                  0x0027\n#define regDAGB0_RD_RDRET_CREDIT_CNTL2_BASE_IDX                                                         0\n#define regDAGB0_RDCLI_ASK_PENDING                                                                      0x0028\n#define regDAGB0_RDCLI_ASK_PENDING_BASE_IDX                                                             0\n#define regDAGB0_RDCLI_GO_PENDING                                                                       0x0029\n#define regDAGB0_RDCLI_GO_PENDING_BASE_IDX                                                              0\n#define regDAGB0_RDCLI_GBLSEND_PENDING                                                                  0x002a\n#define regDAGB0_RDCLI_GBLSEND_PENDING_BASE_IDX                                                         0\n#define regDAGB0_RDCLI_TLB_PENDING                                                                      0x002b\n#define regDAGB0_RDCLI_TLB_PENDING_BASE_IDX                                                             0\n#define regDAGB0_RDCLI_OARB_PENDING                                                                     0x002c\n#define regDAGB0_RDCLI_OARB_PENDING_BASE_IDX                                                            0\n#define regDAGB0_RDCLI_OSD_PENDING                                                                      0x002d\n#define regDAGB0_RDCLI_OSD_PENDING_BASE_IDX                                                             0\n#define regDAGB0_WRCLI0                                                                                 0x002e\n#define regDAGB0_WRCLI0_BASE_IDX                                                                        0\n#define regDAGB0_WRCLI1                                                                                 0x002f\n#define regDAGB0_WRCLI1_BASE_IDX                                                                        0\n#define regDAGB0_WRCLI2                                                                                 0x0030\n#define regDAGB0_WRCLI2_BASE_IDX                                                                        0\n#define regDAGB0_WRCLI3                                                                                 0x0031\n#define regDAGB0_WRCLI3_BASE_IDX                                                                        0\n#define regDAGB0_WRCLI4                                                                                 0x0032\n#define regDAGB0_WRCLI4_BASE_IDX                                                                        0\n#define regDAGB0_WRCLI5                                                                                 0x0033\n#define regDAGB0_WRCLI5_BASE_IDX                                                                        0\n#define regDAGB0_WRCLI6                                                                                 0x0034\n#define regDAGB0_WRCLI6_BASE_IDX                                                                        0\n#define regDAGB0_WRCLI7                                                                                 0x0035\n#define regDAGB0_WRCLI7_BASE_IDX                                                                        0\n#define regDAGB0_WRCLI8                                                                                 0x0036\n#define regDAGB0_WRCLI8_BASE_IDX                                                                        0\n#define regDAGB0_WRCLI9                                                                                 0x0037\n#define regDAGB0_WRCLI9_BASE_IDX                                                                        0\n#define regDAGB0_WRCLI10                                                                                0x0038\n#define regDAGB0_WRCLI10_BASE_IDX                                                                       0\n#define regDAGB0_WRCLI11                                                                                0x0039\n#define regDAGB0_WRCLI11_BASE_IDX                                                                       0\n#define regDAGB0_WRCLI12                                                                                0x003a\n#define regDAGB0_WRCLI12_BASE_IDX                                                                       0\n#define regDAGB0_WRCLI13                                                                                0x003b\n#define regDAGB0_WRCLI13_BASE_IDX                                                                       0\n#define regDAGB0_WRCLI14                                                                                0x003c\n#define regDAGB0_WRCLI14_BASE_IDX                                                                       0\n#define regDAGB0_WRCLI15                                                                                0x003d\n#define regDAGB0_WRCLI15_BASE_IDX                                                                       0\n#define regDAGB0_WR_CNTL                                                                                0x003e\n#define regDAGB0_WR_CNTL_BASE_IDX                                                                       0\n#define regDAGB0_WR_GMI_CNTL                                                                            0x003f\n#define regDAGB0_WR_GMI_CNTL_BASE_IDX                                                                   0\n#define regDAGB0_WR_ADDR_DAGB                                                                           0x0040\n#define regDAGB0_WR_ADDR_DAGB_BASE_IDX                                                                  0\n#define regDAGB0_WR_OUTPUT_DAGB_MAX_BURST                                                               0x0041\n#define regDAGB0_WR_OUTPUT_DAGB_MAX_BURST_BASE_IDX                                                      0\n#define regDAGB0_WR_OUTPUT_DAGB_LAZY_TIMER                                                              0x0042\n#define regDAGB0_WR_OUTPUT_DAGB_LAZY_TIMER_BASE_IDX                                                     0\n#define regDAGB0_WR_CGTT_CLK_CTRL                                                                       0x0043\n#define regDAGB0_WR_CGTT_CLK_CTRL_BASE_IDX                                                              0\n#define regDAGB0_L1TLB_WR_CGTT_CLK_CTRL                                                                 0x0044\n#define regDAGB0_L1TLB_WR_CGTT_CLK_CTRL_BASE_IDX                                                        0\n#define regDAGB0_ATCVM_WR_CGTT_CLK_CTRL                                                                 0x0045\n#define regDAGB0_ATCVM_WR_CGTT_CLK_CTRL_BASE_IDX                                                        0\n#define regDAGB0_WR_ADDR_DAGB_MAX_BURST0                                                                0x0046\n#define regDAGB0_WR_ADDR_DAGB_MAX_BURST0_BASE_IDX                                                       0\n#define regDAGB0_WR_ADDR_DAGB_LAZY_TIMER0                                                               0x0047\n#define regDAGB0_WR_ADDR_DAGB_LAZY_TIMER0_BASE_IDX                                                      0\n#define regDAGB0_WR_ADDR_DAGB_MAX_BURST1                                                                0x0048\n#define regDAGB0_WR_ADDR_DAGB_MAX_BURST1_BASE_IDX                                                       0\n#define regDAGB0_WR_ADDR_DAGB_LAZY_TIMER1                                                               0x0049\n#define regDAGB0_WR_ADDR_DAGB_LAZY_TIMER1_BASE_IDX                                                      0\n#define regDAGB0_WR_DATA_DAGB                                                                           0x004a\n#define regDAGB0_WR_DATA_DAGB_BASE_IDX                                                                  0\n#define regDAGB0_WR_DATA_DAGB_MAX_BURST0                                                                0x004b\n#define regDAGB0_WR_DATA_DAGB_MAX_BURST0_BASE_IDX                                                       0\n#define regDAGB0_WR_DATA_DAGB_LAZY_TIMER0                                                               0x004c\n#define regDAGB0_WR_DATA_DAGB_LAZY_TIMER0_BASE_IDX                                                      0\n#define regDAGB0_WR_DATA_DAGB_MAX_BURST1                                                                0x004d\n#define regDAGB0_WR_DATA_DAGB_MAX_BURST1_BASE_IDX                                                       0\n#define regDAGB0_WR_DATA_DAGB_LAZY_TIMER1                                                               0x004e\n#define regDAGB0_WR_DATA_DAGB_LAZY_TIMER1_BASE_IDX                                                      0\n#define regDAGB0_WR_VC0_CNTL                                                                            0x004f\n#define regDAGB0_WR_VC0_CNTL_BASE_IDX                                                                   0\n#define regDAGB0_WR_VC1_CNTL                                                                            0x0050\n#define regDAGB0_WR_VC1_CNTL_BASE_IDX                                                                   0\n#define regDAGB0_WR_VC2_CNTL                                                                            0x0051\n#define regDAGB0_WR_VC2_CNTL_BASE_IDX                                                                   0\n#define regDAGB0_WR_VC3_CNTL                                                                            0x0052\n#define regDAGB0_WR_VC3_CNTL_BASE_IDX                                                                   0\n#define regDAGB0_WR_VC4_CNTL                                                                            0x0053\n#define regDAGB0_WR_VC4_CNTL_BASE_IDX                                                                   0\n#define regDAGB0_WR_VC5_CNTL                                                                            0x0054\n#define regDAGB0_WR_VC5_CNTL_BASE_IDX                                                                   0\n#define regDAGB0_WR_VC6_CNTL                                                                            0x0055\n#define regDAGB0_WR_VC6_CNTL_BASE_IDX                                                                   0\n#define regDAGB0_WR_VC7_CNTL                                                                            0x0056\n#define regDAGB0_WR_VC7_CNTL_BASE_IDX                                                                   0\n#define regDAGB0_WR_CNTL_MISC                                                                           0x0057\n#define regDAGB0_WR_CNTL_MISC_BASE_IDX                                                                  0\n#define regDAGB0_WR_TLB_CREDIT                                                                          0x0058\n#define regDAGB0_WR_TLB_CREDIT_BASE_IDX                                                                 0\n#define regDAGB0_WR_DATA_CREDIT                                                                         0x0059\n#define regDAGB0_WR_DATA_CREDIT_BASE_IDX                                                                0\n#define regDAGB0_WR_MISC_CREDIT                                                                         0x005a\n#define regDAGB0_WR_MISC_CREDIT_BASE_IDX                                                                0\n#define regDAGB0_WR_OSD_CREDIT_CNTL1                                                                    0x005b\n#define regDAGB0_WR_OSD_CREDIT_CNTL1_BASE_IDX                                                           0\n#define regDAGB0_WR_OSD_CREDIT_CNTL2                                                                    0x005c\n#define regDAGB0_WR_OSD_CREDIT_CNTL2_BASE_IDX                                                           0\n#define regDAGB0_WR_ATOMIC_FIFO_CREDIT_CNTL1                                                            0x005d\n#define regDAGB0_WR_ATOMIC_FIFO_CREDIT_CNTL1_BASE_IDX                                                   0\n#define regDAGB0_WRCLI_GPU_SNOOP_OVERRIDE                                                               0x005e\n#define regDAGB0_WRCLI_GPU_SNOOP_OVERRIDE_BASE_IDX                                                      0\n#define regDAGB0_WRCLI_GPU_SNOOP_OVERRIDE_VALUE                                                         0x005f\n#define regDAGB0_WRCLI_GPU_SNOOP_OVERRIDE_VALUE_BASE_IDX                                                0\n#define regDAGB0_WRCLI_ASK_PENDING                                                                      0x0060\n#define regDAGB0_WRCLI_ASK_PENDING_BASE_IDX                                                             0\n#define regDAGB0_WRCLI_GO_PENDING                                                                       0x0061\n#define regDAGB0_WRCLI_GO_PENDING_BASE_IDX                                                              0\n#define regDAGB0_WRCLI_GBLSEND_PENDING                                                                  0x0062\n#define regDAGB0_WRCLI_GBLSEND_PENDING_BASE_IDX                                                         0\n#define regDAGB0_WRCLI_TLB_PENDING                                                                      0x0063\n#define regDAGB0_WRCLI_TLB_PENDING_BASE_IDX                                                             0\n#define regDAGB0_WRCLI_OARB_PENDING                                                                     0x0064\n#define regDAGB0_WRCLI_OARB_PENDING_BASE_IDX                                                            0\n#define regDAGB0_WRCLI_OSD_PENDING                                                                      0x0065\n#define regDAGB0_WRCLI_OSD_PENDING_BASE_IDX                                                             0\n#define regDAGB0_WRCLI_DBUS_ASK_PENDING                                                                 0x0066\n#define regDAGB0_WRCLI_DBUS_ASK_PENDING_BASE_IDX                                                        0\n#define regDAGB0_WRCLI_DBUS_GO_PENDING                                                                  0x0067\n#define regDAGB0_WRCLI_DBUS_GO_PENDING_BASE_IDX                                                         0\n#define regDAGB0_DAGB_DLY                                                                               0x0068\n#define regDAGB0_DAGB_DLY_BASE_IDX                                                                      0\n#define regDAGB0_CNTL_MISC                                                                              0x0069\n#define regDAGB0_CNTL_MISC_BASE_IDX                                                                     0\n#define regDAGB0_CNTL_MISC2                                                                             0x006a\n#define regDAGB0_CNTL_MISC2_BASE_IDX                                                                    0\n#define regDAGB0_FATAL_ERROR_CNTL                                                                       0x006b\n#define regDAGB0_FATAL_ERROR_CNTL_BASE_IDX                                                              0\n#define regDAGB0_FATAL_ERROR_CLEAR                                                                      0x006c\n#define regDAGB0_FATAL_ERROR_CLEAR_BASE_IDX                                                             0\n#define regDAGB0_FATAL_ERROR_STATUS0                                                                    0x006d\n#define regDAGB0_FATAL_ERROR_STATUS0_BASE_IDX                                                           0\n#define regDAGB0_FATAL_ERROR_STATUS1                                                                    0x006e\n#define regDAGB0_FATAL_ERROR_STATUS1_BASE_IDX                                                           0\n#define regDAGB0_FATAL_ERROR_STATUS2                                                                    0x006f\n#define regDAGB0_FATAL_ERROR_STATUS2_BASE_IDX                                                           0\n#define regDAGB0_FATAL_ERROR_STATUS3                                                                    0x0070\n#define regDAGB0_FATAL_ERROR_STATUS3_BASE_IDX                                                           0\n#define regDAGB0_FIFO_EMPTY                                                                             0x0071\n#define regDAGB0_FIFO_EMPTY_BASE_IDX                                                                    0\n#define regDAGB0_FIFO_FULL                                                                              0x0072\n#define regDAGB0_FIFO_FULL_BASE_IDX                                                                     0\n#define regDAGB0_WR_CREDITS_FULL                                                                        0x0073\n#define regDAGB0_WR_CREDITS_FULL_BASE_IDX                                                               0\n#define regDAGB0_RD_CREDITS_FULL                                                                        0x0074\n#define regDAGB0_RD_CREDITS_FULL_BASE_IDX                                                               0\n#define regDAGB0_PERFCOUNTER_LO                                                                         0x0075\n#define regDAGB0_PERFCOUNTER_LO_BASE_IDX                                                                0\n#define regDAGB0_PERFCOUNTER_HI                                                                         0x0076\n#define regDAGB0_PERFCOUNTER_HI_BASE_IDX                                                                0\n#define regDAGB0_PERFCOUNTER0_CFG                                                                       0x0077\n#define regDAGB0_PERFCOUNTER0_CFG_BASE_IDX                                                              0\n#define regDAGB0_PERFCOUNTER1_CFG                                                                       0x0078\n#define regDAGB0_PERFCOUNTER1_CFG_BASE_IDX                                                              0\n#define regDAGB0_PERFCOUNTER2_CFG                                                                       0x0079\n#define regDAGB0_PERFCOUNTER2_CFG_BASE_IDX                                                              0\n#define regDAGB0_PERFCOUNTER_RSLT_CNTL                                                                  0x007a\n#define regDAGB0_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                         0\n#define regDAGB0_L1TLB_REG_RW                                                                           0x007b\n#define regDAGB0_L1TLB_REG_RW_BASE_IDX                                                                  0\n#define regDAGB0_RESERVE1                                                                               0x007c\n#define regDAGB0_RESERVE1_BASE_IDX                                                                      0\n#define regDAGB0_RESERVE2                                                                               0x007d\n#define regDAGB0_RESERVE2_BASE_IDX                                                                      0\n#define regDAGB0_RESERVE3                                                                               0x007e\n#define regDAGB0_RESERVE3_BASE_IDX                                                                      0\n#define regDAGB0_RESERVE4                                                                               0x007f\n#define regDAGB0_RESERVE4_BASE_IDX                                                                      0\n\n\n\n\n#define regDAGB1_RDCLI0                                                                                 0x0080\n#define regDAGB1_RDCLI0_BASE_IDX                                                                        0\n#define regDAGB1_RDCLI1                                                                                 0x0081\n#define regDAGB1_RDCLI1_BASE_IDX                                                                        0\n#define regDAGB1_RDCLI2                                                                                 0x0082\n#define regDAGB1_RDCLI2_BASE_IDX                                                                        0\n#define regDAGB1_RDCLI3                                                                                 0x0083\n#define regDAGB1_RDCLI3_BASE_IDX                                                                        0\n#define regDAGB1_RDCLI4                                                                                 0x0084\n#define regDAGB1_RDCLI4_BASE_IDX                                                                        0\n#define regDAGB1_RDCLI5                                                                                 0x0085\n#define regDAGB1_RDCLI5_BASE_IDX                                                                        0\n#define regDAGB1_RDCLI6                                                                                 0x0086\n#define regDAGB1_RDCLI6_BASE_IDX                                                                        0\n#define regDAGB1_RDCLI7                                                                                 0x0087\n#define regDAGB1_RDCLI7_BASE_IDX                                                                        0\n#define regDAGB1_RDCLI8                                                                                 0x0088\n#define regDAGB1_RDCLI8_BASE_IDX                                                                        0\n#define regDAGB1_RDCLI9                                                                                 0x0089\n#define regDAGB1_RDCLI9_BASE_IDX                                                                        0\n#define regDAGB1_RDCLI10                                                                                0x008a\n#define regDAGB1_RDCLI10_BASE_IDX                                                                       0\n#define regDAGB1_RDCLI11                                                                                0x008b\n#define regDAGB1_RDCLI11_BASE_IDX                                                                       0\n#define regDAGB1_RDCLI12                                                                                0x008c\n#define regDAGB1_RDCLI12_BASE_IDX                                                                       0\n#define regDAGB1_RDCLI13                                                                                0x008d\n#define regDAGB1_RDCLI13_BASE_IDX                                                                       0\n#define regDAGB1_RDCLI14                                                                                0x008e\n#define regDAGB1_RDCLI14_BASE_IDX                                                                       0\n#define regDAGB1_RDCLI15                                                                                0x008f\n#define regDAGB1_RDCLI15_BASE_IDX                                                                       0\n#define regDAGB1_RD_CNTL                                                                                0x0090\n#define regDAGB1_RD_CNTL_BASE_IDX                                                                       0\n#define regDAGB1_RD_GMI_CNTL                                                                            0x0091\n#define regDAGB1_RD_GMI_CNTL_BASE_IDX                                                                   0\n#define regDAGB1_RD_ADDR_DAGB                                                                           0x0092\n#define regDAGB1_RD_ADDR_DAGB_BASE_IDX                                                                  0\n#define regDAGB1_RD_OUTPUT_DAGB_MAX_BURST                                                               0x0093\n#define regDAGB1_RD_OUTPUT_DAGB_MAX_BURST_BASE_IDX                                                      0\n#define regDAGB1_RD_OUTPUT_DAGB_LAZY_TIMER                                                              0x0094\n#define regDAGB1_RD_OUTPUT_DAGB_LAZY_TIMER_BASE_IDX                                                     0\n#define regDAGB1_RD_CGTT_CLK_CTRL                                                                       0x0095\n#define regDAGB1_RD_CGTT_CLK_CTRL_BASE_IDX                                                              0\n#define regDAGB1_L1TLB_RD_CGTT_CLK_CTRL                                                                 0x0096\n#define regDAGB1_L1TLB_RD_CGTT_CLK_CTRL_BASE_IDX                                                        0\n#define regDAGB1_ATCVM_RD_CGTT_CLK_CTRL                                                                 0x0097\n#define regDAGB1_ATCVM_RD_CGTT_CLK_CTRL_BASE_IDX                                                        0\n#define regDAGB1_RD_ADDR_DAGB_MAX_BURST0                                                                0x0098\n#define regDAGB1_RD_ADDR_DAGB_MAX_BURST0_BASE_IDX                                                       0\n#define regDAGB1_RD_ADDR_DAGB_LAZY_TIMER0                                                               0x0099\n#define regDAGB1_RD_ADDR_DAGB_LAZY_TIMER0_BASE_IDX                                                      0\n#define regDAGB1_RD_ADDR_DAGB_MAX_BURST1                                                                0x009a\n#define regDAGB1_RD_ADDR_DAGB_MAX_BURST1_BASE_IDX                                                       0\n#define regDAGB1_RD_ADDR_DAGB_LAZY_TIMER1                                                               0x009b\n#define regDAGB1_RD_ADDR_DAGB_LAZY_TIMER1_BASE_IDX                                                      0\n#define regDAGB1_RD_VC0_CNTL                                                                            0x009c\n#define regDAGB1_RD_VC0_CNTL_BASE_IDX                                                                   0\n#define regDAGB1_RD_VC1_CNTL                                                                            0x009d\n#define regDAGB1_RD_VC1_CNTL_BASE_IDX                                                                   0\n#define regDAGB1_RD_VC2_CNTL                                                                            0x009e\n#define regDAGB1_RD_VC2_CNTL_BASE_IDX                                                                   0\n#define regDAGB1_RD_VC3_CNTL                                                                            0x009f\n#define regDAGB1_RD_VC3_CNTL_BASE_IDX                                                                   0\n#define regDAGB1_RD_VC4_CNTL                                                                            0x00a0\n#define regDAGB1_RD_VC4_CNTL_BASE_IDX                                                                   0\n#define regDAGB1_RD_VC5_CNTL                                                                            0x00a1\n#define regDAGB1_RD_VC5_CNTL_BASE_IDX                                                                   0\n#define regDAGB1_RD_VC6_CNTL                                                                            0x00a2\n#define regDAGB1_RD_VC6_CNTL_BASE_IDX                                                                   0\n#define regDAGB1_RD_VC7_CNTL                                                                            0x00a3\n#define regDAGB1_RD_VC7_CNTL_BASE_IDX                                                                   0\n#define regDAGB1_RD_CNTL_MISC                                                                           0x00a4\n#define regDAGB1_RD_CNTL_MISC_BASE_IDX                                                                  0\n#define regDAGB1_RD_TLB_CREDIT                                                                          0x00a5\n#define regDAGB1_RD_TLB_CREDIT_BASE_IDX                                                                 0\n#define regDAGB1_RD_RDRET_CREDIT_CNTL                                                                   0x00a6\n#define regDAGB1_RD_RDRET_CREDIT_CNTL_BASE_IDX                                                          0\n#define regDAGB1_RD_RDRET_CREDIT_CNTL2                                                                  0x00a7\n#define regDAGB1_RD_RDRET_CREDIT_CNTL2_BASE_IDX                                                         0\n#define regDAGB1_RDCLI_ASK_PENDING                                                                      0x00a8\n#define regDAGB1_RDCLI_ASK_PENDING_BASE_IDX                                                             0\n#define regDAGB1_RDCLI_GO_PENDING                                                                       0x00a9\n#define regDAGB1_RDCLI_GO_PENDING_BASE_IDX                                                              0\n#define regDAGB1_RDCLI_GBLSEND_PENDING                                                                  0x00aa\n#define regDAGB1_RDCLI_GBLSEND_PENDING_BASE_IDX                                                         0\n#define regDAGB1_RDCLI_TLB_PENDING                                                                      0x00ab\n#define regDAGB1_RDCLI_TLB_PENDING_BASE_IDX                                                             0\n#define regDAGB1_RDCLI_OARB_PENDING                                                                     0x00ac\n#define regDAGB1_RDCLI_OARB_PENDING_BASE_IDX                                                            0\n#define regDAGB1_RDCLI_OSD_PENDING                                                                      0x00ad\n#define regDAGB1_RDCLI_OSD_PENDING_BASE_IDX                                                             0\n#define regDAGB1_WRCLI0                                                                                 0x00ae\n#define regDAGB1_WRCLI0_BASE_IDX                                                                        0\n#define regDAGB1_WRCLI1                                                                                 0x00af\n#define regDAGB1_WRCLI1_BASE_IDX                                                                        0\n#define regDAGB1_WRCLI2                                                                                 0x00b0\n#define regDAGB1_WRCLI2_BASE_IDX                                                                        0\n#define regDAGB1_WRCLI3                                                                                 0x00b1\n#define regDAGB1_WRCLI3_BASE_IDX                                                                        0\n#define regDAGB1_WRCLI4                                                                                 0x00b2\n#define regDAGB1_WRCLI4_BASE_IDX                                                                        0\n#define regDAGB1_WRCLI5                                                                                 0x00b3\n#define regDAGB1_WRCLI5_BASE_IDX                                                                        0\n#define regDAGB1_WRCLI6                                                                                 0x00b4\n#define regDAGB1_WRCLI6_BASE_IDX                                                                        0\n#define regDAGB1_WRCLI7                                                                                 0x00b5\n#define regDAGB1_WRCLI7_BASE_IDX                                                                        0\n#define regDAGB1_WRCLI8                                                                                 0x00b6\n#define regDAGB1_WRCLI8_BASE_IDX                                                                        0\n#define regDAGB1_WRCLI9                                                                                 0x00b7\n#define regDAGB1_WRCLI9_BASE_IDX                                                                        0\n#define regDAGB1_WRCLI10                                                                                0x00b8\n#define regDAGB1_WRCLI10_BASE_IDX                                                                       0\n#define regDAGB1_WRCLI11                                                                                0x00b9\n#define regDAGB1_WRCLI11_BASE_IDX                                                                       0\n#define regDAGB1_WRCLI12                                                                                0x00ba\n#define regDAGB1_WRCLI12_BASE_IDX                                                                       0\n#define regDAGB1_WRCLI13                                                                                0x00bb\n#define regDAGB1_WRCLI13_BASE_IDX                                                                       0\n#define regDAGB1_WRCLI14                                                                                0x00bc\n#define regDAGB1_WRCLI14_BASE_IDX                                                                       0\n#define regDAGB1_WRCLI15                                                                                0x00bd\n#define regDAGB1_WRCLI15_BASE_IDX                                                                       0\n#define regDAGB1_WR_CNTL                                                                                0x00be\n#define regDAGB1_WR_CNTL_BASE_IDX                                                                       0\n#define regDAGB1_WR_GMI_CNTL                                                                            0x00bf\n#define regDAGB1_WR_GMI_CNTL_BASE_IDX                                                                   0\n#define regDAGB1_WR_ADDR_DAGB                                                                           0x00c0\n#define regDAGB1_WR_ADDR_DAGB_BASE_IDX                                                                  0\n#define regDAGB1_WR_OUTPUT_DAGB_MAX_BURST                                                               0x00c1\n#define regDAGB1_WR_OUTPUT_DAGB_MAX_BURST_BASE_IDX                                                      0\n#define regDAGB1_WR_OUTPUT_DAGB_LAZY_TIMER                                                              0x00c2\n#define regDAGB1_WR_OUTPUT_DAGB_LAZY_TIMER_BASE_IDX                                                     0\n#define regDAGB1_WR_CGTT_CLK_CTRL                                                                       0x00c3\n#define regDAGB1_WR_CGTT_CLK_CTRL_BASE_IDX                                                              0\n#define regDAGB1_L1TLB_WR_CGTT_CLK_CTRL                                                                 0x00c4\n#define regDAGB1_L1TLB_WR_CGTT_CLK_CTRL_BASE_IDX                                                        0\n#define regDAGB1_ATCVM_WR_CGTT_CLK_CTRL                                                                 0x00c5\n#define regDAGB1_ATCVM_WR_CGTT_CLK_CTRL_BASE_IDX                                                        0\n#define regDAGB1_WR_ADDR_DAGB_MAX_BURST0                                                                0x00c6\n#define regDAGB1_WR_ADDR_DAGB_MAX_BURST0_BASE_IDX                                                       0\n#define regDAGB1_WR_ADDR_DAGB_LAZY_TIMER0                                                               0x00c7\n#define regDAGB1_WR_ADDR_DAGB_LAZY_TIMER0_BASE_IDX                                                      0\n#define regDAGB1_WR_ADDR_DAGB_MAX_BURST1                                                                0x00c8\n#define regDAGB1_WR_ADDR_DAGB_MAX_BURST1_BASE_IDX                                                       0\n#define regDAGB1_WR_ADDR_DAGB_LAZY_TIMER1                                                               0x00c9\n#define regDAGB1_WR_ADDR_DAGB_LAZY_TIMER1_BASE_IDX                                                      0\n#define regDAGB1_WR_DATA_DAGB                                                                           0x00ca\n#define regDAGB1_WR_DATA_DAGB_BASE_IDX                                                                  0\n#define regDAGB1_WR_DATA_DAGB_MAX_BURST0                                                                0x00cb\n#define regDAGB1_WR_DATA_DAGB_MAX_BURST0_BASE_IDX                                                       0\n#define regDAGB1_WR_DATA_DAGB_LAZY_TIMER0                                                               0x00cc\n#define regDAGB1_WR_DATA_DAGB_LAZY_TIMER0_BASE_IDX                                                      0\n#define regDAGB1_WR_DATA_DAGB_MAX_BURST1                                                                0x00cd\n#define regDAGB1_WR_DATA_DAGB_MAX_BURST1_BASE_IDX                                                       0\n#define regDAGB1_WR_DATA_DAGB_LAZY_TIMER1                                                               0x00ce\n#define regDAGB1_WR_DATA_DAGB_LAZY_TIMER1_BASE_IDX                                                      0\n#define regDAGB1_WR_VC0_CNTL                                                                            0x00cf\n#define regDAGB1_WR_VC0_CNTL_BASE_IDX                                                                   0\n#define regDAGB1_WR_VC1_CNTL                                                                            0x00d0\n#define regDAGB1_WR_VC1_CNTL_BASE_IDX                                                                   0\n#define regDAGB1_WR_VC2_CNTL                                                                            0x00d1\n#define regDAGB1_WR_VC2_CNTL_BASE_IDX                                                                   0\n#define regDAGB1_WR_VC3_CNTL                                                                            0x00d2\n#define regDAGB1_WR_VC3_CNTL_BASE_IDX                                                                   0\n#define regDAGB1_WR_VC4_CNTL                                                                            0x00d3\n#define regDAGB1_WR_VC4_CNTL_BASE_IDX                                                                   0\n#define regDAGB1_WR_VC5_CNTL                                                                            0x00d4\n#define regDAGB1_WR_VC5_CNTL_BASE_IDX                                                                   0\n#define regDAGB1_WR_VC6_CNTL                                                                            0x00d5\n#define regDAGB1_WR_VC6_CNTL_BASE_IDX                                                                   0\n#define regDAGB1_WR_VC7_CNTL                                                                            0x00d6\n#define regDAGB1_WR_VC7_CNTL_BASE_IDX                                                                   0\n#define regDAGB1_WR_CNTL_MISC                                                                           0x00d7\n#define regDAGB1_WR_CNTL_MISC_BASE_IDX                                                                  0\n#define regDAGB1_WR_TLB_CREDIT                                                                          0x00d8\n#define regDAGB1_WR_TLB_CREDIT_BASE_IDX                                                                 0\n#define regDAGB1_WR_DATA_CREDIT                                                                         0x00d9\n#define regDAGB1_WR_DATA_CREDIT_BASE_IDX                                                                0\n#define regDAGB1_WR_MISC_CREDIT                                                                         0x00da\n#define regDAGB1_WR_MISC_CREDIT_BASE_IDX                                                                0\n#define regDAGB1_WR_OSD_CREDIT_CNTL1                                                                    0x00db\n#define regDAGB1_WR_OSD_CREDIT_CNTL1_BASE_IDX                                                           0\n#define regDAGB1_WR_OSD_CREDIT_CNTL2                                                                    0x00dc\n#define regDAGB1_WR_OSD_CREDIT_CNTL2_BASE_IDX                                                           0\n#define regDAGB1_WR_ATOMIC_FIFO_CREDIT_CNTL1                                                            0x00dd\n#define regDAGB1_WR_ATOMIC_FIFO_CREDIT_CNTL1_BASE_IDX                                                   0\n#define regDAGB1_WRCLI_GPU_SNOOP_OVERRIDE                                                               0x00de\n#define regDAGB1_WRCLI_GPU_SNOOP_OVERRIDE_BASE_IDX                                                      0\n#define regDAGB1_WRCLI_GPU_SNOOP_OVERRIDE_VALUE                                                         0x00df\n#define regDAGB1_WRCLI_GPU_SNOOP_OVERRIDE_VALUE_BASE_IDX                                                0\n#define regDAGB1_WRCLI_ASK_PENDING                                                                      0x00e0\n#define regDAGB1_WRCLI_ASK_PENDING_BASE_IDX                                                             0\n#define regDAGB1_WRCLI_GO_PENDING                                                                       0x00e1\n#define regDAGB1_WRCLI_GO_PENDING_BASE_IDX                                                              0\n#define regDAGB1_WRCLI_GBLSEND_PENDING                                                                  0x00e2\n#define regDAGB1_WRCLI_GBLSEND_PENDING_BASE_IDX                                                         0\n#define regDAGB1_WRCLI_TLB_PENDING                                                                      0x00e3\n#define regDAGB1_WRCLI_TLB_PENDING_BASE_IDX                                                             0\n#define regDAGB1_WRCLI_OARB_PENDING                                                                     0x00e4\n#define regDAGB1_WRCLI_OARB_PENDING_BASE_IDX                                                            0\n#define regDAGB1_WRCLI_OSD_PENDING                                                                      0x00e5\n#define regDAGB1_WRCLI_OSD_PENDING_BASE_IDX                                                             0\n#define regDAGB1_WRCLI_DBUS_ASK_PENDING                                                                 0x00e6\n#define regDAGB1_WRCLI_DBUS_ASK_PENDING_BASE_IDX                                                        0\n#define regDAGB1_WRCLI_DBUS_GO_PENDING                                                                  0x00e7\n#define regDAGB1_WRCLI_DBUS_GO_PENDING_BASE_IDX                                                         0\n#define regDAGB1_DAGB_DLY                                                                               0x00e8\n#define regDAGB1_DAGB_DLY_BASE_IDX                                                                      0\n#define regDAGB1_CNTL_MISC                                                                              0x00e9\n#define regDAGB1_CNTL_MISC_BASE_IDX                                                                     0\n#define regDAGB1_CNTL_MISC2                                                                             0x00ea\n#define regDAGB1_CNTL_MISC2_BASE_IDX                                                                    0\n#define regDAGB1_FATAL_ERROR_CNTL                                                                       0x00eb\n#define regDAGB1_FATAL_ERROR_CNTL_BASE_IDX                                                              0\n#define regDAGB1_FATAL_ERROR_CLEAR                                                                      0x00ec\n#define regDAGB1_FATAL_ERROR_CLEAR_BASE_IDX                                                             0\n#define regDAGB1_FATAL_ERROR_STATUS0                                                                    0x00ed\n#define regDAGB1_FATAL_ERROR_STATUS0_BASE_IDX                                                           0\n#define regDAGB1_FATAL_ERROR_STATUS1                                                                    0x00ee\n#define regDAGB1_FATAL_ERROR_STATUS1_BASE_IDX                                                           0\n#define regDAGB1_FATAL_ERROR_STATUS2                                                                    0x00ef\n#define regDAGB1_FATAL_ERROR_STATUS2_BASE_IDX                                                           0\n#define regDAGB1_FATAL_ERROR_STATUS3                                                                    0x00f0\n#define regDAGB1_FATAL_ERROR_STATUS3_BASE_IDX                                                           0\n#define regDAGB1_FIFO_EMPTY                                                                             0x00f1\n#define regDAGB1_FIFO_EMPTY_BASE_IDX                                                                    0\n#define regDAGB1_FIFO_FULL                                                                              0x00f2\n#define regDAGB1_FIFO_FULL_BASE_IDX                                                                     0\n#define regDAGB1_WR_CREDITS_FULL                                                                        0x00f3\n#define regDAGB1_WR_CREDITS_FULL_BASE_IDX                                                               0\n#define regDAGB1_RD_CREDITS_FULL                                                                        0x00f4\n#define regDAGB1_RD_CREDITS_FULL_BASE_IDX                                                               0\n#define regDAGB1_PERFCOUNTER_LO                                                                         0x00f5\n#define regDAGB1_PERFCOUNTER_LO_BASE_IDX                                                                0\n#define regDAGB1_PERFCOUNTER_HI                                                                         0x00f6\n#define regDAGB1_PERFCOUNTER_HI_BASE_IDX                                                                0\n#define regDAGB1_PERFCOUNTER0_CFG                                                                       0x00f7\n#define regDAGB1_PERFCOUNTER0_CFG_BASE_IDX                                                              0\n#define regDAGB1_PERFCOUNTER1_CFG                                                                       0x00f8\n#define regDAGB1_PERFCOUNTER1_CFG_BASE_IDX                                                              0\n#define regDAGB1_PERFCOUNTER2_CFG                                                                       0x00f9\n#define regDAGB1_PERFCOUNTER2_CFG_BASE_IDX                                                              0\n#define regDAGB1_PERFCOUNTER_RSLT_CNTL                                                                  0x00fa\n#define regDAGB1_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                         0\n#define regDAGB1_L1TLB_REG_RW                                                                           0x00fb\n#define regDAGB1_L1TLB_REG_RW_BASE_IDX                                                                  0\n#define regDAGB1_RESERVE1                                                                               0x00fc\n#define regDAGB1_RESERVE1_BASE_IDX                                                                      0\n#define regDAGB1_RESERVE2                                                                               0x00fd\n#define regDAGB1_RESERVE2_BASE_IDX                                                                      0\n#define regDAGB1_RESERVE3                                                                               0x00fe\n#define regDAGB1_RESERVE3_BASE_IDX                                                                      0\n#define regDAGB1_RESERVE4                                                                               0x00ff\n#define regDAGB1_RESERVE4_BASE_IDX                                                                      0\n\n\n\n\n#define regDAGB2_RDCLI0                                                                                 0x0100\n#define regDAGB2_RDCLI0_BASE_IDX                                                                        0\n#define regDAGB2_RDCLI1                                                                                 0x0101\n#define regDAGB2_RDCLI1_BASE_IDX                                                                        0\n#define regDAGB2_RDCLI2                                                                                 0x0102\n#define regDAGB2_RDCLI2_BASE_IDX                                                                        0\n#define regDAGB2_RDCLI3                                                                                 0x0103\n#define regDAGB2_RDCLI3_BASE_IDX                                                                        0\n#define regDAGB2_RDCLI4                                                                                 0x0104\n#define regDAGB2_RDCLI4_BASE_IDX                                                                        0\n#define regDAGB2_RDCLI5                                                                                 0x0105\n#define regDAGB2_RDCLI5_BASE_IDX                                                                        0\n#define regDAGB2_RDCLI6                                                                                 0x0106\n#define regDAGB2_RDCLI6_BASE_IDX                                                                        0\n#define regDAGB2_RDCLI7                                                                                 0x0107\n#define regDAGB2_RDCLI7_BASE_IDX                                                                        0\n#define regDAGB2_RDCLI8                                                                                 0x0108\n#define regDAGB2_RDCLI8_BASE_IDX                                                                        0\n#define regDAGB2_RDCLI9                                                                                 0x0109\n#define regDAGB2_RDCLI9_BASE_IDX                                                                        0\n#define regDAGB2_RDCLI10                                                                                0x010a\n#define regDAGB2_RDCLI10_BASE_IDX                                                                       0\n#define regDAGB2_RDCLI11                                                                                0x010b\n#define regDAGB2_RDCLI11_BASE_IDX                                                                       0\n#define regDAGB2_RDCLI12                                                                                0x010c\n#define regDAGB2_RDCLI12_BASE_IDX                                                                       0\n#define regDAGB2_RDCLI13                                                                                0x010d\n#define regDAGB2_RDCLI13_BASE_IDX                                                                       0\n#define regDAGB2_RDCLI14                                                                                0x010e\n#define regDAGB2_RDCLI14_BASE_IDX                                                                       0\n#define regDAGB2_RDCLI15                                                                                0x010f\n#define regDAGB2_RDCLI15_BASE_IDX                                                                       0\n#define regDAGB2_RD_CNTL                                                                                0x0110\n#define regDAGB2_RD_CNTL_BASE_IDX                                                                       0\n#define regDAGB2_RD_GMI_CNTL                                                                            0x0111\n#define regDAGB2_RD_GMI_CNTL_BASE_IDX                                                                   0\n#define regDAGB2_RD_ADDR_DAGB                                                                           0x0112\n#define regDAGB2_RD_ADDR_DAGB_BASE_IDX                                                                  0\n#define regDAGB2_RD_OUTPUT_DAGB_MAX_BURST                                                               0x0113\n#define regDAGB2_RD_OUTPUT_DAGB_MAX_BURST_BASE_IDX                                                      0\n#define regDAGB2_RD_OUTPUT_DAGB_LAZY_TIMER                                                              0x0114\n#define regDAGB2_RD_OUTPUT_DAGB_LAZY_TIMER_BASE_IDX                                                     0\n#define regDAGB2_RD_CGTT_CLK_CTRL                                                                       0x0115\n#define regDAGB2_RD_CGTT_CLK_CTRL_BASE_IDX                                                              0\n#define regDAGB2_L1TLB_RD_CGTT_CLK_CTRL                                                                 0x0116\n#define regDAGB2_L1TLB_RD_CGTT_CLK_CTRL_BASE_IDX                                                        0\n#define regDAGB2_ATCVM_RD_CGTT_CLK_CTRL                                                                 0x0117\n#define regDAGB2_ATCVM_RD_CGTT_CLK_CTRL_BASE_IDX                                                        0\n#define regDAGB2_RD_ADDR_DAGB_MAX_BURST0                                                                0x0118\n#define regDAGB2_RD_ADDR_DAGB_MAX_BURST0_BASE_IDX                                                       0\n#define regDAGB2_RD_ADDR_DAGB_LAZY_TIMER0                                                               0x0119\n#define regDAGB2_RD_ADDR_DAGB_LAZY_TIMER0_BASE_IDX                                                      0\n#define regDAGB2_RD_ADDR_DAGB_MAX_BURST1                                                                0x011a\n#define regDAGB2_RD_ADDR_DAGB_MAX_BURST1_BASE_IDX                                                       0\n#define regDAGB2_RD_ADDR_DAGB_LAZY_TIMER1                                                               0x011b\n#define regDAGB2_RD_ADDR_DAGB_LAZY_TIMER1_BASE_IDX                                                      0\n#define regDAGB2_RD_VC0_CNTL                                                                            0x011c\n#define regDAGB2_RD_VC0_CNTL_BASE_IDX                                                                   0\n#define regDAGB2_RD_VC1_CNTL                                                                            0x011d\n#define regDAGB2_RD_VC1_CNTL_BASE_IDX                                                                   0\n#define regDAGB2_RD_VC2_CNTL                                                                            0x011e\n#define regDAGB2_RD_VC2_CNTL_BASE_IDX                                                                   0\n#define regDAGB2_RD_VC3_CNTL                                                                            0x011f\n#define regDAGB2_RD_VC3_CNTL_BASE_IDX                                                                   0\n#define regDAGB2_RD_VC4_CNTL                                                                            0x0120\n#define regDAGB2_RD_VC4_CNTL_BASE_IDX                                                                   0\n#define regDAGB2_RD_VC5_CNTL                                                                            0x0121\n#define regDAGB2_RD_VC5_CNTL_BASE_IDX                                                                   0\n#define regDAGB2_RD_VC6_CNTL                                                                            0x0122\n#define regDAGB2_RD_VC6_CNTL_BASE_IDX                                                                   0\n#define regDAGB2_RD_VC7_CNTL                                                                            0x0123\n#define regDAGB2_RD_VC7_CNTL_BASE_IDX                                                                   0\n#define regDAGB2_RD_CNTL_MISC                                                                           0x0124\n#define regDAGB2_RD_CNTL_MISC_BASE_IDX                                                                  0\n#define regDAGB2_RD_TLB_CREDIT                                                                          0x0125\n#define regDAGB2_RD_TLB_CREDIT_BASE_IDX                                                                 0\n#define regDAGB2_RD_RDRET_CREDIT_CNTL                                                                   0x0126\n#define regDAGB2_RD_RDRET_CREDIT_CNTL_BASE_IDX                                                          0\n#define regDAGB2_RD_RDRET_CREDIT_CNTL2                                                                  0x0127\n#define regDAGB2_RD_RDRET_CREDIT_CNTL2_BASE_IDX                                                         0\n#define regDAGB2_RDCLI_ASK_PENDING                                                                      0x0128\n#define regDAGB2_RDCLI_ASK_PENDING_BASE_IDX                                                             0\n#define regDAGB2_RDCLI_GO_PENDING                                                                       0x0129\n#define regDAGB2_RDCLI_GO_PENDING_BASE_IDX                                                              0\n#define regDAGB2_RDCLI_GBLSEND_PENDING                                                                  0x012a\n#define regDAGB2_RDCLI_GBLSEND_PENDING_BASE_IDX                                                         0\n#define regDAGB2_RDCLI_TLB_PENDING                                                                      0x012b\n#define regDAGB2_RDCLI_TLB_PENDING_BASE_IDX                                                             0\n#define regDAGB2_RDCLI_OARB_PENDING                                                                     0x012c\n#define regDAGB2_RDCLI_OARB_PENDING_BASE_IDX                                                            0\n#define regDAGB2_RDCLI_OSD_PENDING                                                                      0x012d\n#define regDAGB2_RDCLI_OSD_PENDING_BASE_IDX                                                             0\n#define regDAGB2_WRCLI0                                                                                 0x012e\n#define regDAGB2_WRCLI0_BASE_IDX                                                                        0\n#define regDAGB2_WRCLI1                                                                                 0x012f\n#define regDAGB2_WRCLI1_BASE_IDX                                                                        0\n#define regDAGB2_WRCLI2                                                                                 0x0130\n#define regDAGB2_WRCLI2_BASE_IDX                                                                        0\n#define regDAGB2_WRCLI3                                                                                 0x0131\n#define regDAGB2_WRCLI3_BASE_IDX                                                                        0\n#define regDAGB2_WRCLI4                                                                                 0x0132\n#define regDAGB2_WRCLI4_BASE_IDX                                                                        0\n#define regDAGB2_WRCLI5                                                                                 0x0133\n#define regDAGB2_WRCLI5_BASE_IDX                                                                        0\n#define regDAGB2_WRCLI6                                                                                 0x0134\n#define regDAGB2_WRCLI6_BASE_IDX                                                                        0\n#define regDAGB2_WRCLI7                                                                                 0x0135\n#define regDAGB2_WRCLI7_BASE_IDX                                                                        0\n#define regDAGB2_WRCLI8                                                                                 0x0136\n#define regDAGB2_WRCLI8_BASE_IDX                                                                        0\n#define regDAGB2_WRCLI9                                                                                 0x0137\n#define regDAGB2_WRCLI9_BASE_IDX                                                                        0\n#define regDAGB2_WRCLI10                                                                                0x0138\n#define regDAGB2_WRCLI10_BASE_IDX                                                                       0\n#define regDAGB2_WRCLI11                                                                                0x0139\n#define regDAGB2_WRCLI11_BASE_IDX                                                                       0\n#define regDAGB2_WRCLI12                                                                                0x013a\n#define regDAGB2_WRCLI12_BASE_IDX                                                                       0\n#define regDAGB2_WRCLI13                                                                                0x013b\n#define regDAGB2_WRCLI13_BASE_IDX                                                                       0\n#define regDAGB2_WRCLI14                                                                                0x013c\n#define regDAGB2_WRCLI14_BASE_IDX                                                                       0\n#define regDAGB2_WRCLI15                                                                                0x013d\n#define regDAGB2_WRCLI15_BASE_IDX                                                                       0\n#define regDAGB2_WR_CNTL                                                                                0x013e\n#define regDAGB2_WR_CNTL_BASE_IDX                                                                       0\n#define regDAGB2_WR_GMI_CNTL                                                                            0x013f\n#define regDAGB2_WR_GMI_CNTL_BASE_IDX                                                                   0\n#define regDAGB2_WR_ADDR_DAGB                                                                           0x0140\n#define regDAGB2_WR_ADDR_DAGB_BASE_IDX                                                                  0\n#define regDAGB2_WR_OUTPUT_DAGB_MAX_BURST                                                               0x0141\n#define regDAGB2_WR_OUTPUT_DAGB_MAX_BURST_BASE_IDX                                                      0\n#define regDAGB2_WR_OUTPUT_DAGB_LAZY_TIMER                                                              0x0142\n#define regDAGB2_WR_OUTPUT_DAGB_LAZY_TIMER_BASE_IDX                                                     0\n#define regDAGB2_WR_CGTT_CLK_CTRL                                                                       0x0143\n#define regDAGB2_WR_CGTT_CLK_CTRL_BASE_IDX                                                              0\n#define regDAGB2_L1TLB_WR_CGTT_CLK_CTRL                                                                 0x0144\n#define regDAGB2_L1TLB_WR_CGTT_CLK_CTRL_BASE_IDX                                                        0\n#define regDAGB2_ATCVM_WR_CGTT_CLK_CTRL                                                                 0x0145\n#define regDAGB2_ATCVM_WR_CGTT_CLK_CTRL_BASE_IDX                                                        0\n#define regDAGB2_WR_ADDR_DAGB_MAX_BURST0                                                                0x0146\n#define regDAGB2_WR_ADDR_DAGB_MAX_BURST0_BASE_IDX                                                       0\n#define regDAGB2_WR_ADDR_DAGB_LAZY_TIMER0                                                               0x0147\n#define regDAGB2_WR_ADDR_DAGB_LAZY_TIMER0_BASE_IDX                                                      0\n#define regDAGB2_WR_ADDR_DAGB_MAX_BURST1                                                                0x0148\n#define regDAGB2_WR_ADDR_DAGB_MAX_BURST1_BASE_IDX                                                       0\n#define regDAGB2_WR_ADDR_DAGB_LAZY_TIMER1                                                               0x0149\n#define regDAGB2_WR_ADDR_DAGB_LAZY_TIMER1_BASE_IDX                                                      0\n#define regDAGB2_WR_DATA_DAGB                                                                           0x014a\n#define regDAGB2_WR_DATA_DAGB_BASE_IDX                                                                  0\n#define regDAGB2_WR_DATA_DAGB_MAX_BURST0                                                                0x014b\n#define regDAGB2_WR_DATA_DAGB_MAX_BURST0_BASE_IDX                                                       0\n#define regDAGB2_WR_DATA_DAGB_LAZY_TIMER0                                                               0x014c\n#define regDAGB2_WR_DATA_DAGB_LAZY_TIMER0_BASE_IDX                                                      0\n#define regDAGB2_WR_DATA_DAGB_MAX_BURST1                                                                0x014d\n#define regDAGB2_WR_DATA_DAGB_MAX_BURST1_BASE_IDX                                                       0\n#define regDAGB2_WR_DATA_DAGB_LAZY_TIMER1                                                               0x014e\n#define regDAGB2_WR_DATA_DAGB_LAZY_TIMER1_BASE_IDX                                                      0\n#define regDAGB2_WR_VC0_CNTL                                                                            0x014f\n#define regDAGB2_WR_VC0_CNTL_BASE_IDX                                                                   0\n#define regDAGB2_WR_VC1_CNTL                                                                            0x0150\n#define regDAGB2_WR_VC1_CNTL_BASE_IDX                                                                   0\n#define regDAGB2_WR_VC2_CNTL                                                                            0x0151\n#define regDAGB2_WR_VC2_CNTL_BASE_IDX                                                                   0\n#define regDAGB2_WR_VC3_CNTL                                                                            0x0152\n#define regDAGB2_WR_VC3_CNTL_BASE_IDX                                                                   0\n#define regDAGB2_WR_VC4_CNTL                                                                            0x0153\n#define regDAGB2_WR_VC4_CNTL_BASE_IDX                                                                   0\n#define regDAGB2_WR_VC5_CNTL                                                                            0x0154\n#define regDAGB2_WR_VC5_CNTL_BASE_IDX                                                                   0\n#define regDAGB2_WR_VC6_CNTL                                                                            0x0155\n#define regDAGB2_WR_VC6_CNTL_BASE_IDX                                                                   0\n#define regDAGB2_WR_VC7_CNTL                                                                            0x0156\n#define regDAGB2_WR_VC7_CNTL_BASE_IDX                                                                   0\n#define regDAGB2_WR_CNTL_MISC                                                                           0x0157\n#define regDAGB2_WR_CNTL_MISC_BASE_IDX                                                                  0\n#define regDAGB2_WR_TLB_CREDIT                                                                          0x0158\n#define regDAGB2_WR_TLB_CREDIT_BASE_IDX                                                                 0\n#define regDAGB2_WR_DATA_CREDIT                                                                         0x0159\n#define regDAGB2_WR_DATA_CREDIT_BASE_IDX                                                                0\n#define regDAGB2_WR_MISC_CREDIT                                                                         0x015a\n#define regDAGB2_WR_MISC_CREDIT_BASE_IDX                                                                0\n#define regDAGB2_WR_OSD_CREDIT_CNTL1                                                                    0x015b\n#define regDAGB2_WR_OSD_CREDIT_CNTL1_BASE_IDX                                                           0\n#define regDAGB2_WR_OSD_CREDIT_CNTL2                                                                    0x015c\n#define regDAGB2_WR_OSD_CREDIT_CNTL2_BASE_IDX                                                           0\n#define regDAGB2_WR_ATOMIC_FIFO_CREDIT_CNTL1                                                            0x015d\n#define regDAGB2_WR_ATOMIC_FIFO_CREDIT_CNTL1_BASE_IDX                                                   0\n#define regDAGB2_WRCLI_GPU_SNOOP_OVERRIDE                                                               0x015e\n#define regDAGB2_WRCLI_GPU_SNOOP_OVERRIDE_BASE_IDX                                                      0\n#define regDAGB2_WRCLI_GPU_SNOOP_OVERRIDE_VALUE                                                         0x015f\n#define regDAGB2_WRCLI_GPU_SNOOP_OVERRIDE_VALUE_BASE_IDX                                                0\n#define regDAGB2_WRCLI_ASK_PENDING                                                                      0x0160\n#define regDAGB2_WRCLI_ASK_PENDING_BASE_IDX                                                             0\n#define regDAGB2_WRCLI_GO_PENDING                                                                       0x0161\n#define regDAGB2_WRCLI_GO_PENDING_BASE_IDX                                                              0\n#define regDAGB2_WRCLI_GBLSEND_PENDING                                                                  0x0162\n#define regDAGB2_WRCLI_GBLSEND_PENDING_BASE_IDX                                                         0\n#define regDAGB2_WRCLI_TLB_PENDING                                                                      0x0163\n#define regDAGB2_WRCLI_TLB_PENDING_BASE_IDX                                                             0\n#define regDAGB2_WRCLI_OARB_PENDING                                                                     0x0164\n#define regDAGB2_WRCLI_OARB_PENDING_BASE_IDX                                                            0\n#define regDAGB2_WRCLI_OSD_PENDING                                                                      0x0165\n#define regDAGB2_WRCLI_OSD_PENDING_BASE_IDX                                                             0\n#define regDAGB2_WRCLI_DBUS_ASK_PENDING                                                                 0x0166\n#define regDAGB2_WRCLI_DBUS_ASK_PENDING_BASE_IDX                                                        0\n#define regDAGB2_WRCLI_DBUS_GO_PENDING                                                                  0x0167\n#define regDAGB2_WRCLI_DBUS_GO_PENDING_BASE_IDX                                                         0\n#define regDAGB2_DAGB_DLY                                                                               0x0168\n#define regDAGB2_DAGB_DLY_BASE_IDX                                                                      0\n#define regDAGB2_CNTL_MISC                                                                              0x0169\n#define regDAGB2_CNTL_MISC_BASE_IDX                                                                     0\n#define regDAGB2_CNTL_MISC2                                                                             0x016a\n#define regDAGB2_CNTL_MISC2_BASE_IDX                                                                    0\n#define regDAGB2_FATAL_ERROR_CNTL                                                                       0x016b\n#define regDAGB2_FATAL_ERROR_CNTL_BASE_IDX                                                              0\n#define regDAGB2_FATAL_ERROR_CLEAR                                                                      0x016c\n#define regDAGB2_FATAL_ERROR_CLEAR_BASE_IDX                                                             0\n#define regDAGB2_FATAL_ERROR_STATUS0                                                                    0x016d\n#define regDAGB2_FATAL_ERROR_STATUS0_BASE_IDX                                                           0\n#define regDAGB2_FATAL_ERROR_STATUS1                                                                    0x016e\n#define regDAGB2_FATAL_ERROR_STATUS1_BASE_IDX                                                           0\n#define regDAGB2_FATAL_ERROR_STATUS2                                                                    0x016f\n#define regDAGB2_FATAL_ERROR_STATUS2_BASE_IDX                                                           0\n#define regDAGB2_FATAL_ERROR_STATUS3                                                                    0x0170\n#define regDAGB2_FATAL_ERROR_STATUS3_BASE_IDX                                                           0\n#define regDAGB2_FIFO_EMPTY                                                                             0x0171\n#define regDAGB2_FIFO_EMPTY_BASE_IDX                                                                    0\n#define regDAGB2_FIFO_FULL                                                                              0x0172\n#define regDAGB2_FIFO_FULL_BASE_IDX                                                                     0\n#define regDAGB2_WR_CREDITS_FULL                                                                        0x0173\n#define regDAGB2_WR_CREDITS_FULL_BASE_IDX                                                               0\n#define regDAGB2_RD_CREDITS_FULL                                                                        0x0174\n#define regDAGB2_RD_CREDITS_FULL_BASE_IDX                                                               0\n#define regDAGB2_PERFCOUNTER_LO                                                                         0x0175\n#define regDAGB2_PERFCOUNTER_LO_BASE_IDX                                                                0\n#define regDAGB2_PERFCOUNTER_HI                                                                         0x0176\n#define regDAGB2_PERFCOUNTER_HI_BASE_IDX                                                                0\n#define regDAGB2_PERFCOUNTER0_CFG                                                                       0x0177\n#define regDAGB2_PERFCOUNTER0_CFG_BASE_IDX                                                              0\n#define regDAGB2_PERFCOUNTER1_CFG                                                                       0x0178\n#define regDAGB2_PERFCOUNTER1_CFG_BASE_IDX                                                              0\n#define regDAGB2_PERFCOUNTER2_CFG                                                                       0x0179\n#define regDAGB2_PERFCOUNTER2_CFG_BASE_IDX                                                              0\n#define regDAGB2_PERFCOUNTER_RSLT_CNTL                                                                  0x017a\n#define regDAGB2_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                         0\n#define regDAGB2_L1TLB_REG_RW                                                                           0x017b\n#define regDAGB2_L1TLB_REG_RW_BASE_IDX                                                                  0\n#define regDAGB2_RESERVE1                                                                               0x017c\n#define regDAGB2_RESERVE1_BASE_IDX                                                                      0\n#define regDAGB2_RESERVE2                                                                               0x017d\n#define regDAGB2_RESERVE2_BASE_IDX                                                                      0\n#define regDAGB2_RESERVE3                                                                               0x017e\n#define regDAGB2_RESERVE3_BASE_IDX                                                                      0\n#define regDAGB2_RESERVE4                                                                               0x017f\n#define regDAGB2_RESERVE4_BASE_IDX                                                                      0\n\n\n\n\n#define regDAGB3_RDCLI0                                                                                 0x0180\n#define regDAGB3_RDCLI0_BASE_IDX                                                                        0\n#define regDAGB3_RDCLI1                                                                                 0x0181\n#define regDAGB3_RDCLI1_BASE_IDX                                                                        0\n#define regDAGB3_RDCLI2                                                                                 0x0182\n#define regDAGB3_RDCLI2_BASE_IDX                                                                        0\n#define regDAGB3_RDCLI3                                                                                 0x0183\n#define regDAGB3_RDCLI3_BASE_IDX                                                                        0\n#define regDAGB3_RDCLI4                                                                                 0x0184\n#define regDAGB3_RDCLI4_BASE_IDX                                                                        0\n#define regDAGB3_RDCLI5                                                                                 0x0185\n#define regDAGB3_RDCLI5_BASE_IDX                                                                        0\n#define regDAGB3_RDCLI6                                                                                 0x0186\n#define regDAGB3_RDCLI6_BASE_IDX                                                                        0\n#define regDAGB3_RDCLI7                                                                                 0x0187\n#define regDAGB3_RDCLI7_BASE_IDX                                                                        0\n#define regDAGB3_RDCLI8                                                                                 0x0188\n#define regDAGB3_RDCLI8_BASE_IDX                                                                        0\n#define regDAGB3_RDCLI9                                                                                 0x0189\n#define regDAGB3_RDCLI9_BASE_IDX                                                                        0\n#define regDAGB3_RDCLI10                                                                                0x018a\n#define regDAGB3_RDCLI10_BASE_IDX                                                                       0\n#define regDAGB3_RDCLI11                                                                                0x018b\n#define regDAGB3_RDCLI11_BASE_IDX                                                                       0\n#define regDAGB3_RDCLI12                                                                                0x018c\n#define regDAGB3_RDCLI12_BASE_IDX                                                                       0\n#define regDAGB3_RDCLI13                                                                                0x018d\n#define regDAGB3_RDCLI13_BASE_IDX                                                                       0\n#define regDAGB3_RDCLI14                                                                                0x018e\n#define regDAGB3_RDCLI14_BASE_IDX                                                                       0\n#define regDAGB3_RDCLI15                                                                                0x018f\n#define regDAGB3_RDCLI15_BASE_IDX                                                                       0\n#define regDAGB3_RD_CNTL                                                                                0x0190\n#define regDAGB3_RD_CNTL_BASE_IDX                                                                       0\n#define regDAGB3_RD_GMI_CNTL                                                                            0x0191\n#define regDAGB3_RD_GMI_CNTL_BASE_IDX                                                                   0\n#define regDAGB3_RD_ADDR_DAGB                                                                           0x0192\n#define regDAGB3_RD_ADDR_DAGB_BASE_IDX                                                                  0\n#define regDAGB3_RD_OUTPUT_DAGB_MAX_BURST                                                               0x0193\n#define regDAGB3_RD_OUTPUT_DAGB_MAX_BURST_BASE_IDX                                                      0\n#define regDAGB3_RD_OUTPUT_DAGB_LAZY_TIMER                                                              0x0194\n#define regDAGB3_RD_OUTPUT_DAGB_LAZY_TIMER_BASE_IDX                                                     0\n#define regDAGB3_RD_CGTT_CLK_CTRL                                                                       0x0195\n#define regDAGB3_RD_CGTT_CLK_CTRL_BASE_IDX                                                              0\n#define regDAGB3_L1TLB_RD_CGTT_CLK_CTRL                                                                 0x0196\n#define regDAGB3_L1TLB_RD_CGTT_CLK_CTRL_BASE_IDX                                                        0\n#define regDAGB3_ATCVM_RD_CGTT_CLK_CTRL                                                                 0x0197\n#define regDAGB3_ATCVM_RD_CGTT_CLK_CTRL_BASE_IDX                                                        0\n#define regDAGB3_RD_ADDR_DAGB_MAX_BURST0                                                                0x0198\n#define regDAGB3_RD_ADDR_DAGB_MAX_BURST0_BASE_IDX                                                       0\n#define regDAGB3_RD_ADDR_DAGB_LAZY_TIMER0                                                               0x0199\n#define regDAGB3_RD_ADDR_DAGB_LAZY_TIMER0_BASE_IDX                                                      0\n#define regDAGB3_RD_ADDR_DAGB_MAX_BURST1                                                                0x019a\n#define regDAGB3_RD_ADDR_DAGB_MAX_BURST1_BASE_IDX                                                       0\n#define regDAGB3_RD_ADDR_DAGB_LAZY_TIMER1                                                               0x019b\n#define regDAGB3_RD_ADDR_DAGB_LAZY_TIMER1_BASE_IDX                                                      0\n#define regDAGB3_RD_VC0_CNTL                                                                            0x019c\n#define regDAGB3_RD_VC0_CNTL_BASE_IDX                                                                   0\n#define regDAGB3_RD_VC1_CNTL                                                                            0x019d\n#define regDAGB3_RD_VC1_CNTL_BASE_IDX                                                                   0\n#define regDAGB3_RD_VC2_CNTL                                                                            0x019e\n#define regDAGB3_RD_VC2_CNTL_BASE_IDX                                                                   0\n#define regDAGB3_RD_VC3_CNTL                                                                            0x019f\n#define regDAGB3_RD_VC3_CNTL_BASE_IDX                                                                   0\n#define regDAGB3_RD_VC4_CNTL                                                                            0x01a0\n#define regDAGB3_RD_VC4_CNTL_BASE_IDX                                                                   0\n#define regDAGB3_RD_VC5_CNTL                                                                            0x01a1\n#define regDAGB3_RD_VC5_CNTL_BASE_IDX                                                                   0\n#define regDAGB3_RD_VC6_CNTL                                                                            0x01a2\n#define regDAGB3_RD_VC6_CNTL_BASE_IDX                                                                   0\n#define regDAGB3_RD_VC7_CNTL                                                                            0x01a3\n#define regDAGB3_RD_VC7_CNTL_BASE_IDX                                                                   0\n#define regDAGB3_RD_CNTL_MISC                                                                           0x01a4\n#define regDAGB3_RD_CNTL_MISC_BASE_IDX                                                                  0\n#define regDAGB3_RD_TLB_CREDIT                                                                          0x01a5\n#define regDAGB3_RD_TLB_CREDIT_BASE_IDX                                                                 0\n#define regDAGB3_RD_RDRET_CREDIT_CNTL                                                                   0x01a6\n#define regDAGB3_RD_RDRET_CREDIT_CNTL_BASE_IDX                                                          0\n#define regDAGB3_RD_RDRET_CREDIT_CNTL2                                                                  0x01a7\n#define regDAGB3_RD_RDRET_CREDIT_CNTL2_BASE_IDX                                                         0\n#define regDAGB3_RDCLI_ASK_PENDING                                                                      0x01a8\n#define regDAGB3_RDCLI_ASK_PENDING_BASE_IDX                                                             0\n#define regDAGB3_RDCLI_GO_PENDING                                                                       0x01a9\n#define regDAGB3_RDCLI_GO_PENDING_BASE_IDX                                                              0\n#define regDAGB3_RDCLI_GBLSEND_PENDING                                                                  0x01aa\n#define regDAGB3_RDCLI_GBLSEND_PENDING_BASE_IDX                                                         0\n#define regDAGB3_RDCLI_TLB_PENDING                                                                      0x01ab\n#define regDAGB3_RDCLI_TLB_PENDING_BASE_IDX                                                             0\n#define regDAGB3_RDCLI_OARB_PENDING                                                                     0x01ac\n#define regDAGB3_RDCLI_OARB_PENDING_BASE_IDX                                                            0\n#define regDAGB3_RDCLI_OSD_PENDING                                                                      0x01ad\n#define regDAGB3_RDCLI_OSD_PENDING_BASE_IDX                                                             0\n#define regDAGB3_WRCLI0                                                                                 0x01ae\n#define regDAGB3_WRCLI0_BASE_IDX                                                                        0\n#define regDAGB3_WRCLI1                                                                                 0x01af\n#define regDAGB3_WRCLI1_BASE_IDX                                                                        0\n#define regDAGB3_WRCLI2                                                                                 0x01b0\n#define regDAGB3_WRCLI2_BASE_IDX                                                                        0\n#define regDAGB3_WRCLI3                                                                                 0x01b1\n#define regDAGB3_WRCLI3_BASE_IDX                                                                        0\n#define regDAGB3_WRCLI4                                                                                 0x01b2\n#define regDAGB3_WRCLI4_BASE_IDX                                                                        0\n#define regDAGB3_WRCLI5                                                                                 0x01b3\n#define regDAGB3_WRCLI5_BASE_IDX                                                                        0\n#define regDAGB3_WRCLI6                                                                                 0x01b4\n#define regDAGB3_WRCLI6_BASE_IDX                                                                        0\n#define regDAGB3_WRCLI7                                                                                 0x01b5\n#define regDAGB3_WRCLI7_BASE_IDX                                                                        0\n#define regDAGB3_WRCLI8                                                                                 0x01b6\n#define regDAGB3_WRCLI8_BASE_IDX                                                                        0\n#define regDAGB3_WRCLI9                                                                                 0x01b7\n#define regDAGB3_WRCLI9_BASE_IDX                                                                        0\n#define regDAGB3_WRCLI10                                                                                0x01b8\n#define regDAGB3_WRCLI10_BASE_IDX                                                                       0\n#define regDAGB3_WRCLI11                                                                                0x01b9\n#define regDAGB3_WRCLI11_BASE_IDX                                                                       0\n#define regDAGB3_WRCLI12                                                                                0x01ba\n#define regDAGB3_WRCLI12_BASE_IDX                                                                       0\n#define regDAGB3_WRCLI13                                                                                0x01bb\n#define regDAGB3_WRCLI13_BASE_IDX                                                                       0\n#define regDAGB3_WRCLI14                                                                                0x01bc\n#define regDAGB3_WRCLI14_BASE_IDX                                                                       0\n#define regDAGB3_WRCLI15                                                                                0x01bd\n#define regDAGB3_WRCLI15_BASE_IDX                                                                       0\n#define regDAGB3_WR_CNTL                                                                                0x01be\n#define regDAGB3_WR_CNTL_BASE_IDX                                                                       0\n#define regDAGB3_WR_GMI_CNTL                                                                            0x01bf\n#define regDAGB3_WR_GMI_CNTL_BASE_IDX                                                                   0\n#define regDAGB3_WR_ADDR_DAGB                                                                           0x01c0\n#define regDAGB3_WR_ADDR_DAGB_BASE_IDX                                                                  0\n#define regDAGB3_WR_OUTPUT_DAGB_MAX_BURST                                                               0x01c1\n#define regDAGB3_WR_OUTPUT_DAGB_MAX_BURST_BASE_IDX                                                      0\n#define regDAGB3_WR_OUTPUT_DAGB_LAZY_TIMER                                                              0x01c2\n#define regDAGB3_WR_OUTPUT_DAGB_LAZY_TIMER_BASE_IDX                                                     0\n#define regDAGB3_WR_CGTT_CLK_CTRL                                                                       0x01c3\n#define regDAGB3_WR_CGTT_CLK_CTRL_BASE_IDX                                                              0\n#define regDAGB3_L1TLB_WR_CGTT_CLK_CTRL                                                                 0x01c4\n#define regDAGB3_L1TLB_WR_CGTT_CLK_CTRL_BASE_IDX                                                        0\n#define regDAGB3_ATCVM_WR_CGTT_CLK_CTRL                                                                 0x01c5\n#define regDAGB3_ATCVM_WR_CGTT_CLK_CTRL_BASE_IDX                                                        0\n#define regDAGB3_WR_ADDR_DAGB_MAX_BURST0                                                                0x01c6\n#define regDAGB3_WR_ADDR_DAGB_MAX_BURST0_BASE_IDX                                                       0\n#define regDAGB3_WR_ADDR_DAGB_LAZY_TIMER0                                                               0x01c7\n#define regDAGB3_WR_ADDR_DAGB_LAZY_TIMER0_BASE_IDX                                                      0\n#define regDAGB3_WR_ADDR_DAGB_MAX_BURST1                                                                0x01c8\n#define regDAGB3_WR_ADDR_DAGB_MAX_BURST1_BASE_IDX                                                       0\n#define regDAGB3_WR_ADDR_DAGB_LAZY_TIMER1                                                               0x01c9\n#define regDAGB3_WR_ADDR_DAGB_LAZY_TIMER1_BASE_IDX                                                      0\n#define regDAGB3_WR_DATA_DAGB                                                                           0x01ca\n#define regDAGB3_WR_DATA_DAGB_BASE_IDX                                                                  0\n#define regDAGB3_WR_DATA_DAGB_MAX_BURST0                                                                0x01cb\n#define regDAGB3_WR_DATA_DAGB_MAX_BURST0_BASE_IDX                                                       0\n#define regDAGB3_WR_DATA_DAGB_LAZY_TIMER0                                                               0x01cc\n#define regDAGB3_WR_DATA_DAGB_LAZY_TIMER0_BASE_IDX                                                      0\n#define regDAGB3_WR_DATA_DAGB_MAX_BURST1                                                                0x01cd\n#define regDAGB3_WR_DATA_DAGB_MAX_BURST1_BASE_IDX                                                       0\n#define regDAGB3_WR_DATA_DAGB_LAZY_TIMER1                                                               0x01ce\n#define regDAGB3_WR_DATA_DAGB_LAZY_TIMER1_BASE_IDX                                                      0\n#define regDAGB3_WR_VC0_CNTL                                                                            0x01cf\n#define regDAGB3_WR_VC0_CNTL_BASE_IDX                                                                   0\n#define regDAGB3_WR_VC1_CNTL                                                                            0x01d0\n#define regDAGB3_WR_VC1_CNTL_BASE_IDX                                                                   0\n#define regDAGB3_WR_VC2_CNTL                                                                            0x01d1\n#define regDAGB3_WR_VC2_CNTL_BASE_IDX                                                                   0\n#define regDAGB3_WR_VC3_CNTL                                                                            0x01d2\n#define regDAGB3_WR_VC3_CNTL_BASE_IDX                                                                   0\n#define regDAGB3_WR_VC4_CNTL                                                                            0x01d3\n#define regDAGB3_WR_VC4_CNTL_BASE_IDX                                                                   0\n#define regDAGB3_WR_VC5_CNTL                                                                            0x01d4\n#define regDAGB3_WR_VC5_CNTL_BASE_IDX                                                                   0\n#define regDAGB3_WR_VC6_CNTL                                                                            0x01d5\n#define regDAGB3_WR_VC6_CNTL_BASE_IDX                                                                   0\n#define regDAGB3_WR_VC7_CNTL                                                                            0x01d6\n#define regDAGB3_WR_VC7_CNTL_BASE_IDX                                                                   0\n#define regDAGB3_WR_CNTL_MISC                                                                           0x01d7\n#define regDAGB3_WR_CNTL_MISC_BASE_IDX                                                                  0\n#define regDAGB3_WR_TLB_CREDIT                                                                          0x01d8\n#define regDAGB3_WR_TLB_CREDIT_BASE_IDX                                                                 0\n#define regDAGB3_WR_DATA_CREDIT                                                                         0x01d9\n#define regDAGB3_WR_DATA_CREDIT_BASE_IDX                                                                0\n#define regDAGB3_WR_MISC_CREDIT                                                                         0x01da\n#define regDAGB3_WR_MISC_CREDIT_BASE_IDX                                                                0\n#define regDAGB3_WR_OSD_CREDIT_CNTL1                                                                    0x01db\n#define regDAGB3_WR_OSD_CREDIT_CNTL1_BASE_IDX                                                           0\n#define regDAGB3_WR_OSD_CREDIT_CNTL2                                                                    0x01dc\n#define regDAGB3_WR_OSD_CREDIT_CNTL2_BASE_IDX                                                           0\n#define regDAGB3_WR_ATOMIC_FIFO_CREDIT_CNTL1                                                            0x01dd\n#define regDAGB3_WR_ATOMIC_FIFO_CREDIT_CNTL1_BASE_IDX                                                   0\n#define regDAGB3_WRCLI_GPU_SNOOP_OVERRIDE                                                               0x01de\n#define regDAGB3_WRCLI_GPU_SNOOP_OVERRIDE_BASE_IDX                                                      0\n#define regDAGB3_WRCLI_GPU_SNOOP_OVERRIDE_VALUE                                                         0x01df\n#define regDAGB3_WRCLI_GPU_SNOOP_OVERRIDE_VALUE_BASE_IDX                                                0\n#define regDAGB3_WRCLI_ASK_PENDING                                                                      0x01e0\n#define regDAGB3_WRCLI_ASK_PENDING_BASE_IDX                                                             0\n#define regDAGB3_WRCLI_GO_PENDING                                                                       0x01e1\n#define regDAGB3_WRCLI_GO_PENDING_BASE_IDX                                                              0\n#define regDAGB3_WRCLI_GBLSEND_PENDING                                                                  0x01e2\n#define regDAGB3_WRCLI_GBLSEND_PENDING_BASE_IDX                                                         0\n#define regDAGB3_WRCLI_TLB_PENDING                                                                      0x01e3\n#define regDAGB3_WRCLI_TLB_PENDING_BASE_IDX                                                             0\n#define regDAGB3_WRCLI_OARB_PENDING                                                                     0x01e4\n#define regDAGB3_WRCLI_OARB_PENDING_BASE_IDX                                                            0\n#define regDAGB3_WRCLI_OSD_PENDING                                                                      0x01e5\n#define regDAGB3_WRCLI_OSD_PENDING_BASE_IDX                                                             0\n#define regDAGB3_WRCLI_DBUS_ASK_PENDING                                                                 0x01e6\n#define regDAGB3_WRCLI_DBUS_ASK_PENDING_BASE_IDX                                                        0\n#define regDAGB3_WRCLI_DBUS_GO_PENDING                                                                  0x01e7\n#define regDAGB3_WRCLI_DBUS_GO_PENDING_BASE_IDX                                                         0\n#define regDAGB3_DAGB_DLY                                                                               0x01e8\n#define regDAGB3_DAGB_DLY_BASE_IDX                                                                      0\n#define regDAGB3_CNTL_MISC                                                                              0x01e9\n#define regDAGB3_CNTL_MISC_BASE_IDX                                                                     0\n#define regDAGB3_CNTL_MISC2                                                                             0x01ea\n#define regDAGB3_CNTL_MISC2_BASE_IDX                                                                    0\n#define regDAGB3_FATAL_ERROR_CNTL                                                                       0x01eb\n#define regDAGB3_FATAL_ERROR_CNTL_BASE_IDX                                                              0\n#define regDAGB3_FATAL_ERROR_CLEAR                                                                      0x01ec\n#define regDAGB3_FATAL_ERROR_CLEAR_BASE_IDX                                                             0\n#define regDAGB3_FATAL_ERROR_STATUS0                                                                    0x01ed\n#define regDAGB3_FATAL_ERROR_STATUS0_BASE_IDX                                                           0\n#define regDAGB3_FATAL_ERROR_STATUS1                                                                    0x01ee\n#define regDAGB3_FATAL_ERROR_STATUS1_BASE_IDX                                                           0\n#define regDAGB3_FATAL_ERROR_STATUS2                                                                    0x01ef\n#define regDAGB3_FATAL_ERROR_STATUS2_BASE_IDX                                                           0\n#define regDAGB3_FATAL_ERROR_STATUS3                                                                    0x01f0\n#define regDAGB3_FATAL_ERROR_STATUS3_BASE_IDX                                                           0\n#define regDAGB3_FIFO_EMPTY                                                                             0x01f1\n#define regDAGB3_FIFO_EMPTY_BASE_IDX                                                                    0\n#define regDAGB3_FIFO_FULL                                                                              0x01f2\n#define regDAGB3_FIFO_FULL_BASE_IDX                                                                     0\n#define regDAGB3_WR_CREDITS_FULL                                                                        0x01f3\n#define regDAGB3_WR_CREDITS_FULL_BASE_IDX                                                               0\n#define regDAGB3_RD_CREDITS_FULL                                                                        0x01f4\n#define regDAGB3_RD_CREDITS_FULL_BASE_IDX                                                               0\n#define regDAGB3_PERFCOUNTER_LO                                                                         0x01f5\n#define regDAGB3_PERFCOUNTER_LO_BASE_IDX                                                                0\n#define regDAGB3_PERFCOUNTER_HI                                                                         0x01f6\n#define regDAGB3_PERFCOUNTER_HI_BASE_IDX                                                                0\n#define regDAGB3_PERFCOUNTER0_CFG                                                                       0x01f7\n#define regDAGB3_PERFCOUNTER0_CFG_BASE_IDX                                                              0\n#define regDAGB3_PERFCOUNTER1_CFG                                                                       0x01f8\n#define regDAGB3_PERFCOUNTER1_CFG_BASE_IDX                                                              0\n#define regDAGB3_PERFCOUNTER2_CFG                                                                       0x01f9\n#define regDAGB3_PERFCOUNTER2_CFG_BASE_IDX                                                              0\n#define regDAGB3_PERFCOUNTER_RSLT_CNTL                                                                  0x01fa\n#define regDAGB3_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                         0\n#define regDAGB3_L1TLB_REG_RW                                                                           0x01fb\n#define regDAGB3_L1TLB_REG_RW_BASE_IDX                                                                  0\n#define regDAGB3_RESERVE1                                                                               0x01fc\n#define regDAGB3_RESERVE1_BASE_IDX                                                                      0\n#define regDAGB3_RESERVE2                                                                               0x01fd\n#define regDAGB3_RESERVE2_BASE_IDX                                                                      0\n#define regDAGB3_RESERVE3                                                                               0x01fe\n#define regDAGB3_RESERVE3_BASE_IDX                                                                      0\n#define regDAGB3_RESERVE4                                                                               0x01ff\n#define regDAGB3_RESERVE4_BASE_IDX                                                                      0\n\n\n\n\n#define regDAGB4_RDCLI0                                                                                 0x0200\n#define regDAGB4_RDCLI0_BASE_IDX                                                                        0\n#define regDAGB4_RDCLI1                                                                                 0x0201\n#define regDAGB4_RDCLI1_BASE_IDX                                                                        0\n#define regDAGB4_RDCLI2                                                                                 0x0202\n#define regDAGB4_RDCLI2_BASE_IDX                                                                        0\n#define regDAGB4_RDCLI3                                                                                 0x0203\n#define regDAGB4_RDCLI3_BASE_IDX                                                                        0\n#define regDAGB4_RDCLI4                                                                                 0x0204\n#define regDAGB4_RDCLI4_BASE_IDX                                                                        0\n#define regDAGB4_RDCLI5                                                                                 0x0205\n#define regDAGB4_RDCLI5_BASE_IDX                                                                        0\n#define regDAGB4_RDCLI6                                                                                 0x0206\n#define regDAGB4_RDCLI6_BASE_IDX                                                                        0\n#define regDAGB4_RDCLI7                                                                                 0x0207\n#define regDAGB4_RDCLI7_BASE_IDX                                                                        0\n#define regDAGB4_RDCLI8                                                                                 0x0208\n#define regDAGB4_RDCLI8_BASE_IDX                                                                        0\n#define regDAGB4_RDCLI9                                                                                 0x0209\n#define regDAGB4_RDCLI9_BASE_IDX                                                                        0\n#define regDAGB4_RDCLI10                                                                                0x020a\n#define regDAGB4_RDCLI10_BASE_IDX                                                                       0\n#define regDAGB4_RDCLI11                                                                                0x020b\n#define regDAGB4_RDCLI11_BASE_IDX                                                                       0\n#define regDAGB4_RDCLI12                                                                                0x020c\n#define regDAGB4_RDCLI12_BASE_IDX                                                                       0\n#define regDAGB4_RDCLI13                                                                                0x020d\n#define regDAGB4_RDCLI13_BASE_IDX                                                                       0\n#define regDAGB4_RDCLI14                                                                                0x020e\n#define regDAGB4_RDCLI14_BASE_IDX                                                                       0\n#define regDAGB4_RDCLI15                                                                                0x020f\n#define regDAGB4_RDCLI15_BASE_IDX                                                                       0\n#define regDAGB4_RD_CNTL                                                                                0x0210\n#define regDAGB4_RD_CNTL_BASE_IDX                                                                       0\n#define regDAGB4_RD_GMI_CNTL                                                                            0x0211\n#define regDAGB4_RD_GMI_CNTL_BASE_IDX                                                                   0\n#define regDAGB4_RD_ADDR_DAGB                                                                           0x0212\n#define regDAGB4_RD_ADDR_DAGB_BASE_IDX                                                                  0\n#define regDAGB4_RD_OUTPUT_DAGB_MAX_BURST                                                               0x0213\n#define regDAGB4_RD_OUTPUT_DAGB_MAX_BURST_BASE_IDX                                                      0\n#define regDAGB4_RD_OUTPUT_DAGB_LAZY_TIMER                                                              0x0214\n#define regDAGB4_RD_OUTPUT_DAGB_LAZY_TIMER_BASE_IDX                                                     0\n#define regDAGB4_RD_CGTT_CLK_CTRL                                                                       0x0215\n#define regDAGB4_RD_CGTT_CLK_CTRL_BASE_IDX                                                              0\n#define regDAGB4_L1TLB_RD_CGTT_CLK_CTRL                                                                 0x0216\n#define regDAGB4_L1TLB_RD_CGTT_CLK_CTRL_BASE_IDX                                                        0\n#define regDAGB4_ATCVM_RD_CGTT_CLK_CTRL                                                                 0x0217\n#define regDAGB4_ATCVM_RD_CGTT_CLK_CTRL_BASE_IDX                                                        0\n#define regDAGB4_RD_ADDR_DAGB_MAX_BURST0                                                                0x0218\n#define regDAGB4_RD_ADDR_DAGB_MAX_BURST0_BASE_IDX                                                       0\n#define regDAGB4_RD_ADDR_DAGB_LAZY_TIMER0                                                               0x0219\n#define regDAGB4_RD_ADDR_DAGB_LAZY_TIMER0_BASE_IDX                                                      0\n#define regDAGB4_RD_ADDR_DAGB_MAX_BURST1                                                                0x021a\n#define regDAGB4_RD_ADDR_DAGB_MAX_BURST1_BASE_IDX                                                       0\n#define regDAGB4_RD_ADDR_DAGB_LAZY_TIMER1                                                               0x021b\n#define regDAGB4_RD_ADDR_DAGB_LAZY_TIMER1_BASE_IDX                                                      0\n#define regDAGB4_RD_VC0_CNTL                                                                            0x021c\n#define regDAGB4_RD_VC0_CNTL_BASE_IDX                                                                   0\n#define regDAGB4_RD_VC1_CNTL                                                                            0x021d\n#define regDAGB4_RD_VC1_CNTL_BASE_IDX                                                                   0\n#define regDAGB4_RD_VC2_CNTL                                                                            0x021e\n#define regDAGB4_RD_VC2_CNTL_BASE_IDX                                                                   0\n#define regDAGB4_RD_VC3_CNTL                                                                            0x021f\n#define regDAGB4_RD_VC3_CNTL_BASE_IDX                                                                   0\n#define regDAGB4_RD_VC4_CNTL                                                                            0x0220\n#define regDAGB4_RD_VC4_CNTL_BASE_IDX                                                                   0\n#define regDAGB4_RD_VC5_CNTL                                                                            0x0221\n#define regDAGB4_RD_VC5_CNTL_BASE_IDX                                                                   0\n#define regDAGB4_RD_VC6_CNTL                                                                            0x0222\n#define regDAGB4_RD_VC6_CNTL_BASE_IDX                                                                   0\n#define regDAGB4_RD_VC7_CNTL                                                                            0x0223\n#define regDAGB4_RD_VC7_CNTL_BASE_IDX                                                                   0\n#define regDAGB4_RD_CNTL_MISC                                                                           0x0224\n#define regDAGB4_RD_CNTL_MISC_BASE_IDX                                                                  0\n#define regDAGB4_RD_TLB_CREDIT                                                                          0x0225\n#define regDAGB4_RD_TLB_CREDIT_BASE_IDX                                                                 0\n#define regDAGB4_RD_RDRET_CREDIT_CNTL                                                                   0x0226\n#define regDAGB4_RD_RDRET_CREDIT_CNTL_BASE_IDX                                                          0\n#define regDAGB4_RD_RDRET_CREDIT_CNTL2                                                                  0x0227\n#define regDAGB4_RD_RDRET_CREDIT_CNTL2_BASE_IDX                                                         0\n#define regDAGB4_RDCLI_ASK_PENDING                                                                      0x0228\n#define regDAGB4_RDCLI_ASK_PENDING_BASE_IDX                                                             0\n#define regDAGB4_RDCLI_GO_PENDING                                                                       0x0229\n#define regDAGB4_RDCLI_GO_PENDING_BASE_IDX                                                              0\n#define regDAGB4_RDCLI_GBLSEND_PENDING                                                                  0x022a\n#define regDAGB4_RDCLI_GBLSEND_PENDING_BASE_IDX                                                         0\n#define regDAGB4_RDCLI_TLB_PENDING                                                                      0x022b\n#define regDAGB4_RDCLI_TLB_PENDING_BASE_IDX                                                             0\n#define regDAGB4_RDCLI_OARB_PENDING                                                                     0x022c\n#define regDAGB4_RDCLI_OARB_PENDING_BASE_IDX                                                            0\n#define regDAGB4_RDCLI_OSD_PENDING                                                                      0x022d\n#define regDAGB4_RDCLI_OSD_PENDING_BASE_IDX                                                             0\n#define regDAGB4_WRCLI0                                                                                 0x022e\n#define regDAGB4_WRCLI0_BASE_IDX                                                                        0\n#define regDAGB4_WRCLI1                                                                                 0x022f\n#define regDAGB4_WRCLI1_BASE_IDX                                                                        0\n#define regDAGB4_WRCLI2                                                                                 0x0230\n#define regDAGB4_WRCLI2_BASE_IDX                                                                        0\n#define regDAGB4_WRCLI3                                                                                 0x0231\n#define regDAGB4_WRCLI3_BASE_IDX                                                                        0\n#define regDAGB4_WRCLI4                                                                                 0x0232\n#define regDAGB4_WRCLI4_BASE_IDX                                                                        0\n#define regDAGB4_WRCLI5                                                                                 0x0233\n#define regDAGB4_WRCLI5_BASE_IDX                                                                        0\n#define regDAGB4_WRCLI6                                                                                 0x0234\n#define regDAGB4_WRCLI6_BASE_IDX                                                                        0\n#define regDAGB4_WRCLI7                                                                                 0x0235\n#define regDAGB4_WRCLI7_BASE_IDX                                                                        0\n#define regDAGB4_WRCLI8                                                                                 0x0236\n#define regDAGB4_WRCLI8_BASE_IDX                                                                        0\n#define regDAGB4_WRCLI9                                                                                 0x0237\n#define regDAGB4_WRCLI9_BASE_IDX                                                                        0\n#define regDAGB4_WRCLI10                                                                                0x0238\n#define regDAGB4_WRCLI10_BASE_IDX                                                                       0\n#define regDAGB4_WRCLI11                                                                                0x0239\n#define regDAGB4_WRCLI11_BASE_IDX                                                                       0\n#define regDAGB4_WRCLI12                                                                                0x023a\n#define regDAGB4_WRCLI12_BASE_IDX                                                                       0\n#define regDAGB4_WRCLI13                                                                                0x023b\n#define regDAGB4_WRCLI13_BASE_IDX                                                                       0\n#define regDAGB4_WRCLI14                                                                                0x023c\n#define regDAGB4_WRCLI14_BASE_IDX                                                                       0\n#define regDAGB4_WRCLI15                                                                                0x023d\n#define regDAGB4_WRCLI15_BASE_IDX                                                                       0\n#define regDAGB4_WR_CNTL                                                                                0x023e\n#define regDAGB4_WR_CNTL_BASE_IDX                                                                       0\n#define regDAGB4_WR_GMI_CNTL                                                                            0x023f\n#define regDAGB4_WR_GMI_CNTL_BASE_IDX                                                                   0\n#define regDAGB4_WR_ADDR_DAGB                                                                           0x0240\n#define regDAGB4_WR_ADDR_DAGB_BASE_IDX                                                                  0\n#define regDAGB4_WR_OUTPUT_DAGB_MAX_BURST                                                               0x0241\n#define regDAGB4_WR_OUTPUT_DAGB_MAX_BURST_BASE_IDX                                                      0\n#define regDAGB4_WR_OUTPUT_DAGB_LAZY_TIMER                                                              0x0242\n#define regDAGB4_WR_OUTPUT_DAGB_LAZY_TIMER_BASE_IDX                                                     0\n#define regDAGB4_WR_CGTT_CLK_CTRL                                                                       0x0243\n#define regDAGB4_WR_CGTT_CLK_CTRL_BASE_IDX                                                              0\n#define regDAGB4_L1TLB_WR_CGTT_CLK_CTRL                                                                 0x0244\n#define regDAGB4_L1TLB_WR_CGTT_CLK_CTRL_BASE_IDX                                                        0\n#define regDAGB4_ATCVM_WR_CGTT_CLK_CTRL                                                                 0x0245\n#define regDAGB4_ATCVM_WR_CGTT_CLK_CTRL_BASE_IDX                                                        0\n#define regDAGB4_WR_ADDR_DAGB_MAX_BURST0                                                                0x0246\n#define regDAGB4_WR_ADDR_DAGB_MAX_BURST0_BASE_IDX                                                       0\n#define regDAGB4_WR_ADDR_DAGB_LAZY_TIMER0                                                               0x0247\n#define regDAGB4_WR_ADDR_DAGB_LAZY_TIMER0_BASE_IDX                                                      0\n#define regDAGB4_WR_ADDR_DAGB_MAX_BURST1                                                                0x0248\n#define regDAGB4_WR_ADDR_DAGB_MAX_BURST1_BASE_IDX                                                       0\n#define regDAGB4_WR_ADDR_DAGB_LAZY_TIMER1                                                               0x0249\n#define regDAGB4_WR_ADDR_DAGB_LAZY_TIMER1_BASE_IDX                                                      0\n#define regDAGB4_WR_DATA_DAGB                                                                           0x024a\n#define regDAGB4_WR_DATA_DAGB_BASE_IDX                                                                  0\n#define regDAGB4_WR_DATA_DAGB_MAX_BURST0                                                                0x024b\n#define regDAGB4_WR_DATA_DAGB_MAX_BURST0_BASE_IDX                                                       0\n#define regDAGB4_WR_DATA_DAGB_LAZY_TIMER0                                                               0x024c\n#define regDAGB4_WR_DATA_DAGB_LAZY_TIMER0_BASE_IDX                                                      0\n#define regDAGB4_WR_DATA_DAGB_MAX_BURST1                                                                0x024d\n#define regDAGB4_WR_DATA_DAGB_MAX_BURST1_BASE_IDX                                                       0\n#define regDAGB4_WR_DATA_DAGB_LAZY_TIMER1                                                               0x024e\n#define regDAGB4_WR_DATA_DAGB_LAZY_TIMER1_BASE_IDX                                                      0\n#define regDAGB4_WR_VC0_CNTL                                                                            0x024f\n#define regDAGB4_WR_VC0_CNTL_BASE_IDX                                                                   0\n#define regDAGB4_WR_VC1_CNTL                                                                            0x0250\n#define regDAGB4_WR_VC1_CNTL_BASE_IDX                                                                   0\n#define regDAGB4_WR_VC2_CNTL                                                                            0x0251\n#define regDAGB4_WR_VC2_CNTL_BASE_IDX                                                                   0\n#define regDAGB4_WR_VC3_CNTL                                                                            0x0252\n#define regDAGB4_WR_VC3_CNTL_BASE_IDX                                                                   0\n#define regDAGB4_WR_VC4_CNTL                                                                            0x0253\n#define regDAGB4_WR_VC4_CNTL_BASE_IDX                                                                   0\n#define regDAGB4_WR_VC5_CNTL                                                                            0x0254\n#define regDAGB4_WR_VC5_CNTL_BASE_IDX                                                                   0\n#define regDAGB4_WR_VC6_CNTL                                                                            0x0255\n#define regDAGB4_WR_VC6_CNTL_BASE_IDX                                                                   0\n#define regDAGB4_WR_VC7_CNTL                                                                            0x0256\n#define regDAGB4_WR_VC7_CNTL_BASE_IDX                                                                   0\n#define regDAGB4_WR_CNTL_MISC                                                                           0x0257\n#define regDAGB4_WR_CNTL_MISC_BASE_IDX                                                                  0\n#define regDAGB4_WR_TLB_CREDIT                                                                          0x0258\n#define regDAGB4_WR_TLB_CREDIT_BASE_IDX                                                                 0\n#define regDAGB4_WR_DATA_CREDIT                                                                         0x0259\n#define regDAGB4_WR_DATA_CREDIT_BASE_IDX                                                                0\n#define regDAGB4_WR_MISC_CREDIT                                                                         0x025a\n#define regDAGB4_WR_MISC_CREDIT_BASE_IDX                                                                0\n#define regDAGB4_WR_OSD_CREDIT_CNTL1                                                                    0x025b\n#define regDAGB4_WR_OSD_CREDIT_CNTL1_BASE_IDX                                                           0\n#define regDAGB4_WR_OSD_CREDIT_CNTL2                                                                    0x025c\n#define regDAGB4_WR_OSD_CREDIT_CNTL2_BASE_IDX                                                           0\n#define regDAGB4_WR_ATOMIC_FIFO_CREDIT_CNTL1                                                            0x025d\n#define regDAGB4_WR_ATOMIC_FIFO_CREDIT_CNTL1_BASE_IDX                                                   0\n#define regDAGB4_WRCLI_GPU_SNOOP_OVERRIDE                                                               0x025e\n#define regDAGB4_WRCLI_GPU_SNOOP_OVERRIDE_BASE_IDX                                                      0\n#define regDAGB4_WRCLI_GPU_SNOOP_OVERRIDE_VALUE                                                         0x025f\n#define regDAGB4_WRCLI_GPU_SNOOP_OVERRIDE_VALUE_BASE_IDX                                                0\n#define regDAGB4_WRCLI_ASK_PENDING                                                                      0x0260\n#define regDAGB4_WRCLI_ASK_PENDING_BASE_IDX                                                             0\n#define regDAGB4_WRCLI_GO_PENDING                                                                       0x0261\n#define regDAGB4_WRCLI_GO_PENDING_BASE_IDX                                                              0\n#define regDAGB4_WRCLI_GBLSEND_PENDING                                                                  0x0262\n#define regDAGB4_WRCLI_GBLSEND_PENDING_BASE_IDX                                                         0\n#define regDAGB4_WRCLI_TLB_PENDING                                                                      0x0263\n#define regDAGB4_WRCLI_TLB_PENDING_BASE_IDX                                                             0\n#define regDAGB4_WRCLI_OARB_PENDING                                                                     0x0264\n#define regDAGB4_WRCLI_OARB_PENDING_BASE_IDX                                                            0\n#define regDAGB4_WRCLI_OSD_PENDING                                                                      0x0265\n#define regDAGB4_WRCLI_OSD_PENDING_BASE_IDX                                                             0\n#define regDAGB4_WRCLI_DBUS_ASK_PENDING                                                                 0x0266\n#define regDAGB4_WRCLI_DBUS_ASK_PENDING_BASE_IDX                                                        0\n#define regDAGB4_WRCLI_DBUS_GO_PENDING                                                                  0x0267\n#define regDAGB4_WRCLI_DBUS_GO_PENDING_BASE_IDX                                                         0\n#define regDAGB4_DAGB_DLY                                                                               0x0268\n#define regDAGB4_DAGB_DLY_BASE_IDX                                                                      0\n#define regDAGB4_CNTL_MISC                                                                              0x0269\n#define regDAGB4_CNTL_MISC_BASE_IDX                                                                     0\n#define regDAGB4_CNTL_MISC2                                                                             0x026a\n#define regDAGB4_CNTL_MISC2_BASE_IDX                                                                    0\n#define regDAGB4_FATAL_ERROR_CNTL                                                                       0x026b\n#define regDAGB4_FATAL_ERROR_CNTL_BASE_IDX                                                              0\n#define regDAGB4_FATAL_ERROR_CLEAR                                                                      0x026c\n#define regDAGB4_FATAL_ERROR_CLEAR_BASE_IDX                                                             0\n#define regDAGB4_FATAL_ERROR_STATUS0                                                                    0x026d\n#define regDAGB4_FATAL_ERROR_STATUS0_BASE_IDX                                                           0\n#define regDAGB4_FATAL_ERROR_STATUS1                                                                    0x026e\n#define regDAGB4_FATAL_ERROR_STATUS1_BASE_IDX                                                           0\n#define regDAGB4_FATAL_ERROR_STATUS2                                                                    0x026f\n#define regDAGB4_FATAL_ERROR_STATUS2_BASE_IDX                                                           0\n#define regDAGB4_FATAL_ERROR_STATUS3                                                                    0x0270\n#define regDAGB4_FATAL_ERROR_STATUS3_BASE_IDX                                                           0\n#define regDAGB4_FIFO_EMPTY                                                                             0x0271\n#define regDAGB4_FIFO_EMPTY_BASE_IDX                                                                    0\n#define regDAGB4_FIFO_FULL                                                                              0x0272\n#define regDAGB4_FIFO_FULL_BASE_IDX                                                                     0\n#define regDAGB4_WR_CREDITS_FULL                                                                        0x0273\n#define regDAGB4_WR_CREDITS_FULL_BASE_IDX                                                               0\n#define regDAGB4_RD_CREDITS_FULL                                                                        0x0274\n#define regDAGB4_RD_CREDITS_FULL_BASE_IDX                                                               0\n#define regDAGB4_PERFCOUNTER_LO                                                                         0x0275\n#define regDAGB4_PERFCOUNTER_LO_BASE_IDX                                                                0\n#define regDAGB4_PERFCOUNTER_HI                                                                         0x0276\n#define regDAGB4_PERFCOUNTER_HI_BASE_IDX                                                                0\n#define regDAGB4_PERFCOUNTER0_CFG                                                                       0x0277\n#define regDAGB4_PERFCOUNTER0_CFG_BASE_IDX                                                              0\n#define regDAGB4_PERFCOUNTER1_CFG                                                                       0x0278\n#define regDAGB4_PERFCOUNTER1_CFG_BASE_IDX                                                              0\n#define regDAGB4_PERFCOUNTER2_CFG                                                                       0x0279\n#define regDAGB4_PERFCOUNTER2_CFG_BASE_IDX                                                              0\n#define regDAGB4_PERFCOUNTER_RSLT_CNTL                                                                  0x027a\n#define regDAGB4_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                         0\n#define regDAGB4_L1TLB_REG_RW                                                                           0x027b\n#define regDAGB4_L1TLB_REG_RW_BASE_IDX                                                                  0\n#define regDAGB4_RESERVE1                                                                               0x027c\n#define regDAGB4_RESERVE1_BASE_IDX                                                                      0\n#define regDAGB4_RESERVE2                                                                               0x027d\n#define regDAGB4_RESERVE2_BASE_IDX                                                                      0\n#define regDAGB4_RESERVE3                                                                               0x027e\n#define regDAGB4_RESERVE3_BASE_IDX                                                                      0\n#define regDAGB4_RESERVE4                                                                               0x027f\n#define regDAGB4_RESERVE4_BASE_IDX                                                                      0\n\n\n\n\n#define regDAGB5_RDCLI0                                                                                 0x0280\n#define regDAGB5_RDCLI0_BASE_IDX                                                                        0\n#define regDAGB5_RDCLI1                                                                                 0x0281\n#define regDAGB5_RDCLI1_BASE_IDX                                                                        0\n#define regDAGB5_RDCLI2                                                                                 0x0282\n#define regDAGB5_RDCLI2_BASE_IDX                                                                        0\n#define regDAGB5_RDCLI3                                                                                 0x0283\n#define regDAGB5_RDCLI3_BASE_IDX                                                                        0\n#define regDAGB5_RDCLI4                                                                                 0x0284\n#define regDAGB5_RDCLI4_BASE_IDX                                                                        0\n#define regDAGB5_RDCLI5                                                                                 0x0285\n#define regDAGB5_RDCLI5_BASE_IDX                                                                        0\n#define regDAGB5_RDCLI6                                                                                 0x0286\n#define regDAGB5_RDCLI6_BASE_IDX                                                                        0\n#define regDAGB5_RDCLI7                                                                                 0x0287\n#define regDAGB5_RDCLI7_BASE_IDX                                                                        0\n#define regDAGB5_RDCLI8                                                                                 0x0288\n#define regDAGB5_RDCLI8_BASE_IDX                                                                        0\n#define regDAGB5_RDCLI9                                                                                 0x0289\n#define regDAGB5_RDCLI9_BASE_IDX                                                                        0\n#define regDAGB5_RDCLI10                                                                                0x028a\n#define regDAGB5_RDCLI10_BASE_IDX                                                                       0\n#define regDAGB5_RDCLI11                                                                                0x028b\n#define regDAGB5_RDCLI11_BASE_IDX                                                                       0\n#define regDAGB5_RDCLI12                                                                                0x028c\n#define regDAGB5_RDCLI12_BASE_IDX                                                                       0\n#define regDAGB5_RDCLI13                                                                                0x028d\n#define regDAGB5_RDCLI13_BASE_IDX                                                                       0\n#define regDAGB5_RDCLI14                                                                                0x028e\n#define regDAGB5_RDCLI14_BASE_IDX                                                                       0\n#define regDAGB5_RDCLI15                                                                                0x028f\n#define regDAGB5_RDCLI15_BASE_IDX                                                                       0\n#define regDAGB5_RD_CNTL                                                                                0x0290\n#define regDAGB5_RD_CNTL_BASE_IDX                                                                       0\n#define regDAGB5_RD_GMI_CNTL                                                                            0x0291\n#define regDAGB5_RD_GMI_CNTL_BASE_IDX                                                                   0\n#define regDAGB5_RD_ADDR_DAGB                                                                           0x0292\n#define regDAGB5_RD_ADDR_DAGB_BASE_IDX                                                                  0\n#define regDAGB5_RD_OUTPUT_DAGB_MAX_BURST                                                               0x0293\n#define regDAGB5_RD_OUTPUT_DAGB_MAX_BURST_BASE_IDX                                                      0\n#define regDAGB5_RD_OUTPUT_DAGB_LAZY_TIMER                                                              0x0294\n#define regDAGB5_RD_OUTPUT_DAGB_LAZY_TIMER_BASE_IDX                                                     0\n#define regDAGB5_RD_CGTT_CLK_CTRL                                                                       0x0295\n#define regDAGB5_RD_CGTT_CLK_CTRL_BASE_IDX                                                              0\n#define regDAGB5_L1TLB_RD_CGTT_CLK_CTRL                                                                 0x0296\n#define regDAGB5_L1TLB_RD_CGTT_CLK_CTRL_BASE_IDX                                                        0\n#define regDAGB5_ATCVM_RD_CGTT_CLK_CTRL                                                                 0x0297\n#define regDAGB5_ATCVM_RD_CGTT_CLK_CTRL_BASE_IDX                                                        0\n#define regDAGB5_RD_ADDR_DAGB_MAX_BURST0                                                                0x0298\n#define regDAGB5_RD_ADDR_DAGB_MAX_BURST0_BASE_IDX                                                       0\n#define regDAGB5_RD_ADDR_DAGB_LAZY_TIMER0                                                               0x0299\n#define regDAGB5_RD_ADDR_DAGB_LAZY_TIMER0_BASE_IDX                                                      0\n#define regDAGB5_RD_ADDR_DAGB_MAX_BURST1                                                                0x029a\n#define regDAGB5_RD_ADDR_DAGB_MAX_BURST1_BASE_IDX                                                       0\n#define regDAGB5_RD_ADDR_DAGB_LAZY_TIMER1                                                               0x029b\n#define regDAGB5_RD_ADDR_DAGB_LAZY_TIMER1_BASE_IDX                                                      0\n#define regDAGB5_RD_VC0_CNTL                                                                            0x029c\n#define regDAGB5_RD_VC0_CNTL_BASE_IDX                                                                   0\n#define regDAGB5_RD_VC1_CNTL                                                                            0x029d\n#define regDAGB5_RD_VC1_CNTL_BASE_IDX                                                                   0\n#define regDAGB5_RD_VC2_CNTL                                                                            0x029e\n#define regDAGB5_RD_VC2_CNTL_BASE_IDX                                                                   0\n#define regDAGB5_RD_VC3_CNTL                                                                            0x029f\n#define regDAGB5_RD_VC3_CNTL_BASE_IDX                                                                   0\n#define regDAGB5_RD_VC4_CNTL                                                                            0x02a0\n#define regDAGB5_RD_VC4_CNTL_BASE_IDX                                                                   0\n#define regDAGB5_RD_VC5_CNTL                                                                            0x02a1\n#define regDAGB5_RD_VC5_CNTL_BASE_IDX                                                                   0\n#define regDAGB5_RD_VC6_CNTL                                                                            0x02a2\n#define regDAGB5_RD_VC6_CNTL_BASE_IDX                                                                   0\n#define regDAGB5_RD_VC7_CNTL                                                                            0x02a3\n#define regDAGB5_RD_VC7_CNTL_BASE_IDX                                                                   0\n#define regDAGB5_RD_CNTL_MISC                                                                           0x02a4\n#define regDAGB5_RD_CNTL_MISC_BASE_IDX                                                                  0\n#define regDAGB5_RD_TLB_CREDIT                                                                          0x02a5\n#define regDAGB5_RD_TLB_CREDIT_BASE_IDX                                                                 0\n#define regDAGB5_RD_RDRET_CREDIT_CNTL                                                                   0x02a6\n#define regDAGB5_RD_RDRET_CREDIT_CNTL_BASE_IDX                                                          0\n#define regDAGB5_RD_RDRET_CREDIT_CNTL2                                                                  0x02a7\n#define regDAGB5_RD_RDRET_CREDIT_CNTL2_BASE_IDX                                                         0\n#define regDAGB5_RDCLI_ASK_PENDING                                                                      0x02a8\n#define regDAGB5_RDCLI_ASK_PENDING_BASE_IDX                                                             0\n#define regDAGB5_RDCLI_GO_PENDING                                                                       0x02a9\n#define regDAGB5_RDCLI_GO_PENDING_BASE_IDX                                                              0\n#define regDAGB5_RDCLI_GBLSEND_PENDING                                                                  0x02aa\n#define regDAGB5_RDCLI_GBLSEND_PENDING_BASE_IDX                                                         0\n#define regDAGB5_RDCLI_TLB_PENDING                                                                      0x02ab\n#define regDAGB5_RDCLI_TLB_PENDING_BASE_IDX                                                             0\n#define regDAGB5_RDCLI_OARB_PENDING                                                                     0x02ac\n#define regDAGB5_RDCLI_OARB_PENDING_BASE_IDX                                                            0\n#define regDAGB5_RDCLI_OSD_PENDING                                                                      0x02ad\n#define regDAGB5_RDCLI_OSD_PENDING_BASE_IDX                                                             0\n#define regDAGB5_WRCLI0                                                                                 0x02ae\n#define regDAGB5_WRCLI0_BASE_IDX                                                                        0\n#define regDAGB5_WRCLI1                                                                                 0x02af\n#define regDAGB5_WRCLI1_BASE_IDX                                                                        0\n#define regDAGB5_WRCLI2                                                                                 0x02b0\n#define regDAGB5_WRCLI2_BASE_IDX                                                                        0\n#define regDAGB5_WRCLI3                                                                                 0x02b1\n#define regDAGB5_WRCLI3_BASE_IDX                                                                        0\n#define regDAGB5_WRCLI4                                                                                 0x02b2\n#define regDAGB5_WRCLI4_BASE_IDX                                                                        0\n#define regDAGB5_WRCLI5                                                                                 0x02b3\n#define regDAGB5_WRCLI5_BASE_IDX                                                                        0\n#define regDAGB5_WRCLI6                                                                                 0x02b4\n#define regDAGB5_WRCLI6_BASE_IDX                                                                        0\n#define regDAGB5_WRCLI7                                                                                 0x02b5\n#define regDAGB5_WRCLI7_BASE_IDX                                                                        0\n#define regDAGB5_WRCLI8                                                                                 0x02b6\n#define regDAGB5_WRCLI8_BASE_IDX                                                                        0\n#define regDAGB5_WRCLI9                                                                                 0x02b7\n#define regDAGB5_WRCLI9_BASE_IDX                                                                        0\n#define regDAGB5_WRCLI10                                                                                0x02b8\n#define regDAGB5_WRCLI10_BASE_IDX                                                                       0\n#define regDAGB5_WRCLI11                                                                                0x02b9\n#define regDAGB5_WRCLI11_BASE_IDX                                                                       0\n#define regDAGB5_WRCLI12                                                                                0x02ba\n#define regDAGB5_WRCLI12_BASE_IDX                                                                       0\n#define regDAGB5_WRCLI13                                                                                0x02bb\n#define regDAGB5_WRCLI13_BASE_IDX                                                                       0\n#define regDAGB5_WRCLI14                                                                                0x02bc\n#define regDAGB5_WRCLI14_BASE_IDX                                                                       0\n#define regDAGB5_WRCLI15                                                                                0x02bd\n#define regDAGB5_WRCLI15_BASE_IDX                                                                       0\n#define regDAGB5_WR_CNTL                                                                                0x02be\n#define regDAGB5_WR_CNTL_BASE_IDX                                                                       0\n#define regDAGB5_WR_GMI_CNTL                                                                            0x02bf\n#define regDAGB5_WR_GMI_CNTL_BASE_IDX                                                                   0\n#define regDAGB5_WR_ADDR_DAGB                                                                           0x02c0\n#define regDAGB5_WR_ADDR_DAGB_BASE_IDX                                                                  0\n#define regDAGB5_WR_OUTPUT_DAGB_MAX_BURST                                                               0x02c1\n#define regDAGB5_WR_OUTPUT_DAGB_MAX_BURST_BASE_IDX                                                      0\n#define regDAGB5_WR_OUTPUT_DAGB_LAZY_TIMER                                                              0x02c2\n#define regDAGB5_WR_OUTPUT_DAGB_LAZY_TIMER_BASE_IDX                                                     0\n#define regDAGB5_WR_CGTT_CLK_CTRL                                                                       0x02c3\n#define regDAGB5_WR_CGTT_CLK_CTRL_BASE_IDX                                                              0\n#define regDAGB5_L1TLB_WR_CGTT_CLK_CTRL                                                                 0x02c4\n#define regDAGB5_L1TLB_WR_CGTT_CLK_CTRL_BASE_IDX                                                        0\n#define regDAGB5_ATCVM_WR_CGTT_CLK_CTRL                                                                 0x02c5\n#define regDAGB5_ATCVM_WR_CGTT_CLK_CTRL_BASE_IDX                                                        0\n#define regDAGB5_WR_ADDR_DAGB_MAX_BURST0                                                                0x02c6\n#define regDAGB5_WR_ADDR_DAGB_MAX_BURST0_BASE_IDX                                                       0\n#define regDAGB5_WR_ADDR_DAGB_LAZY_TIMER0                                                               0x02c7\n#define regDAGB5_WR_ADDR_DAGB_LAZY_TIMER0_BASE_IDX                                                      0\n#define regDAGB5_WR_ADDR_DAGB_MAX_BURST1                                                                0x02c8\n#define regDAGB5_WR_ADDR_DAGB_MAX_BURST1_BASE_IDX                                                       0\n#define regDAGB5_WR_ADDR_DAGB_LAZY_TIMER1                                                               0x02c9\n#define regDAGB5_WR_ADDR_DAGB_LAZY_TIMER1_BASE_IDX                                                      0\n#define regDAGB5_WR_DATA_DAGB                                                                           0x02ca\n#define regDAGB5_WR_DATA_DAGB_BASE_IDX                                                                  0\n#define regDAGB5_WR_DATA_DAGB_MAX_BURST0                                                                0x02cb\n#define regDAGB5_WR_DATA_DAGB_MAX_BURST0_BASE_IDX                                                       0\n#define regDAGB5_WR_DATA_DAGB_LAZY_TIMER0                                                               0x02cc\n#define regDAGB5_WR_DATA_DAGB_LAZY_TIMER0_BASE_IDX                                                      0\n#define regDAGB5_WR_DATA_DAGB_MAX_BURST1                                                                0x02cd\n#define regDAGB5_WR_DATA_DAGB_MAX_BURST1_BASE_IDX                                                       0\n#define regDAGB5_WR_DATA_DAGB_LAZY_TIMER1                                                               0x02ce\n#define regDAGB5_WR_DATA_DAGB_LAZY_TIMER1_BASE_IDX                                                      0\n#define regDAGB5_WR_VC0_CNTL                                                                            0x02cf\n#define regDAGB5_WR_VC0_CNTL_BASE_IDX                                                                   0\n#define regDAGB5_WR_VC1_CNTL                                                                            0x02d0\n#define regDAGB5_WR_VC1_CNTL_BASE_IDX                                                                   0\n#define regDAGB5_WR_VC2_CNTL                                                                            0x02d1\n#define regDAGB5_WR_VC2_CNTL_BASE_IDX                                                                   0\n#define regDAGB5_WR_VC3_CNTL                                                                            0x02d2\n#define regDAGB5_WR_VC3_CNTL_BASE_IDX                                                                   0\n#define regDAGB5_WR_VC4_CNTL                                                                            0x02d3\n#define regDAGB5_WR_VC4_CNTL_BASE_IDX                                                                   0\n#define regDAGB5_WR_VC5_CNTL                                                                            0x02d4\n#define regDAGB5_WR_VC5_CNTL_BASE_IDX                                                                   0\n#define regDAGB5_WR_VC6_CNTL                                                                            0x02d5\n#define regDAGB5_WR_VC6_CNTL_BASE_IDX                                                                   0\n#define regDAGB5_WR_VC7_CNTL                                                                            0x02d6\n#define regDAGB5_WR_VC7_CNTL_BASE_IDX                                                                   0\n#define regDAGB5_WR_CNTL_MISC                                                                           0x02d7\n#define regDAGB5_WR_CNTL_MISC_BASE_IDX                                                                  0\n#define regDAGB5_WR_TLB_CREDIT                                                                          0x02d8\n#define regDAGB5_WR_TLB_CREDIT_BASE_IDX                                                                 0\n#define regDAGB5_WR_DATA_CREDIT                                                                         0x02d9\n#define regDAGB5_WR_DATA_CREDIT_BASE_IDX                                                                0\n#define regDAGB5_WR_MISC_CREDIT                                                                         0x02da\n#define regDAGB5_WR_MISC_CREDIT_BASE_IDX                                                                0\n#define regDAGB5_WR_OSD_CREDIT_CNTL1                                                                    0x02db\n#define regDAGB5_WR_OSD_CREDIT_CNTL1_BASE_IDX                                                           0\n#define regDAGB5_WR_OSD_CREDIT_CNTL2                                                                    0x02dc\n#define regDAGB5_WR_OSD_CREDIT_CNTL2_BASE_IDX                                                           0\n#define regDAGB5_WR_ATOMIC_FIFO_CREDIT_CNTL1                                                            0x02dd\n#define regDAGB5_WR_ATOMIC_FIFO_CREDIT_CNTL1_BASE_IDX                                                   0\n#define regDAGB5_WRCLI_GPU_SNOOP_OVERRIDE                                                               0x02de\n#define regDAGB5_WRCLI_GPU_SNOOP_OVERRIDE_BASE_IDX                                                      0\n#define regDAGB5_WRCLI_GPU_SNOOP_OVERRIDE_VALUE                                                         0x02df\n#define regDAGB5_WRCLI_GPU_SNOOP_OVERRIDE_VALUE_BASE_IDX                                                0\n#define regDAGB5_WRCLI_ASK_PENDING                                                                      0x02e0\n#define regDAGB5_WRCLI_ASK_PENDING_BASE_IDX                                                             0\n#define regDAGB5_WRCLI_GO_PENDING                                                                       0x02e1\n#define regDAGB5_WRCLI_GO_PENDING_BASE_IDX                                                              0\n#define regDAGB5_WRCLI_GBLSEND_PENDING                                                                  0x02e2\n#define regDAGB5_WRCLI_GBLSEND_PENDING_BASE_IDX                                                         0\n#define regDAGB5_WRCLI_TLB_PENDING                                                                      0x02e3\n#define regDAGB5_WRCLI_TLB_PENDING_BASE_IDX                                                             0\n#define regDAGB5_WRCLI_OARB_PENDING                                                                     0x02e4\n#define regDAGB5_WRCLI_OARB_PENDING_BASE_IDX                                                            0\n#define regDAGB5_WRCLI_OSD_PENDING                                                                      0x02e5\n#define regDAGB5_WRCLI_OSD_PENDING_BASE_IDX                                                             0\n#define regDAGB5_WRCLI_DBUS_ASK_PENDING                                                                 0x02e6\n#define regDAGB5_WRCLI_DBUS_ASK_PENDING_BASE_IDX                                                        0\n#define regDAGB5_WRCLI_DBUS_GO_PENDING                                                                  0x02e7\n#define regDAGB5_WRCLI_DBUS_GO_PENDING_BASE_IDX                                                         0\n#define regDAGB5_DAGB_DLY                                                                               0x02e8\n#define regDAGB5_DAGB_DLY_BASE_IDX                                                                      0\n#define regDAGB5_CNTL_MISC                                                                              0x02e9\n#define regDAGB5_CNTL_MISC_BASE_IDX                                                                     0\n#define regDAGB5_CNTL_MISC2                                                                             0x02ea\n#define regDAGB5_CNTL_MISC2_BASE_IDX                                                                    0\n#define regDAGB5_FATAL_ERROR_CNTL                                                                       0x02eb\n#define regDAGB5_FATAL_ERROR_CNTL_BASE_IDX                                                              0\n#define regDAGB5_FATAL_ERROR_CLEAR                                                                      0x02ec\n#define regDAGB5_FATAL_ERROR_CLEAR_BASE_IDX                                                             0\n#define regDAGB5_FATAL_ERROR_STATUS0                                                                    0x02ed\n#define regDAGB5_FATAL_ERROR_STATUS0_BASE_IDX                                                           0\n#define regDAGB5_FATAL_ERROR_STATUS1                                                                    0x02ee\n#define regDAGB5_FATAL_ERROR_STATUS1_BASE_IDX                                                           0\n#define regDAGB5_FATAL_ERROR_STATUS2                                                                    0x02ef\n#define regDAGB5_FATAL_ERROR_STATUS2_BASE_IDX                                                           0\n#define regDAGB5_FATAL_ERROR_STATUS3                                                                    0x02f0\n#define regDAGB5_FATAL_ERROR_STATUS3_BASE_IDX                                                           0\n#define regDAGB5_FIFO_EMPTY                                                                             0x02f1\n#define regDAGB5_FIFO_EMPTY_BASE_IDX                                                                    0\n#define regDAGB5_FIFO_FULL                                                                              0x02f2\n#define regDAGB5_FIFO_FULL_BASE_IDX                                                                     0\n#define regDAGB5_WR_CREDITS_FULL                                                                        0x02f3\n#define regDAGB5_WR_CREDITS_FULL_BASE_IDX                                                               0\n#define regDAGB5_RD_CREDITS_FULL                                                                        0x02f4\n#define regDAGB5_RD_CREDITS_FULL_BASE_IDX                                                               0\n#define regDAGB5_PERFCOUNTER_LO                                                                         0x02f5\n#define regDAGB5_PERFCOUNTER_LO_BASE_IDX                                                                0\n#define regDAGB5_PERFCOUNTER_HI                                                                         0x02f6\n#define regDAGB5_PERFCOUNTER_HI_BASE_IDX                                                                0\n#define regDAGB5_PERFCOUNTER0_CFG                                                                       0x02f7\n#define regDAGB5_PERFCOUNTER0_CFG_BASE_IDX                                                              0\n#define regDAGB5_PERFCOUNTER1_CFG                                                                       0x02f8\n#define regDAGB5_PERFCOUNTER1_CFG_BASE_IDX                                                              0\n#define regDAGB5_PERFCOUNTER2_CFG                                                                       0x02f9\n#define regDAGB5_PERFCOUNTER2_CFG_BASE_IDX                                                              0\n#define regDAGB5_PERFCOUNTER_RSLT_CNTL                                                                  0x02fa\n#define regDAGB5_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                         0\n#define regDAGB5_L1TLB_REG_RW                                                                           0x02fb\n#define regDAGB5_L1TLB_REG_RW_BASE_IDX                                                                  0\n#define regDAGB5_RESERVE1                                                                               0x02fc\n#define regDAGB5_RESERVE1_BASE_IDX                                                                      0\n#define regDAGB5_RESERVE2                                                                               0x02fd\n#define regDAGB5_RESERVE2_BASE_IDX                                                                      0\n#define regDAGB5_RESERVE3                                                                               0x02fe\n#define regDAGB5_RESERVE3_BASE_IDX                                                                      0\n#define regDAGB5_RESERVE4                                                                               0x02ff\n#define regDAGB5_RESERVE4_BASE_IDX                                                                      0\n\n\n\n\n#define regMMEA0_DRAM_RD_CLI2GRP_MAP0                                                                   0x0300\n#define regMMEA0_DRAM_RD_CLI2GRP_MAP0_BASE_IDX                                                          0\n#define regMMEA0_DRAM_RD_CLI2GRP_MAP1                                                                   0x0301\n#define regMMEA0_DRAM_RD_CLI2GRP_MAP1_BASE_IDX                                                          0\n#define regMMEA0_DRAM_WR_CLI2GRP_MAP0                                                                   0x0302\n#define regMMEA0_DRAM_WR_CLI2GRP_MAP0_BASE_IDX                                                          0\n#define regMMEA0_DRAM_WR_CLI2GRP_MAP1                                                                   0x0303\n#define regMMEA0_DRAM_WR_CLI2GRP_MAP1_BASE_IDX                                                          0\n#define regMMEA0_DRAM_RD_GRP2VC_MAP                                                                     0x0304\n#define regMMEA0_DRAM_RD_GRP2VC_MAP_BASE_IDX                                                            0\n#define regMMEA0_DRAM_WR_GRP2VC_MAP                                                                     0x0305\n#define regMMEA0_DRAM_WR_GRP2VC_MAP_BASE_IDX                                                            0\n#define regMMEA0_DRAM_RD_LAZY                                                                           0x0306\n#define regMMEA0_DRAM_RD_LAZY_BASE_IDX                                                                  0\n#define regMMEA0_DRAM_WR_LAZY                                                                           0x0307\n#define regMMEA0_DRAM_WR_LAZY_BASE_IDX                                                                  0\n#define regMMEA0_DRAM_RD_CAM_CNTL                                                                       0x0308\n#define regMMEA0_DRAM_RD_CAM_CNTL_BASE_IDX                                                              0\n#define regMMEA0_DRAM_WR_CAM_CNTL                                                                       0x0309\n#define regMMEA0_DRAM_WR_CAM_CNTL_BASE_IDX                                                              0\n#define regMMEA0_DRAM_PAGE_BURST                                                                        0x030a\n#define regMMEA0_DRAM_PAGE_BURST_BASE_IDX                                                               0\n#define regMMEA0_DRAM_RD_PRI_AGE                                                                        0x030b\n#define regMMEA0_DRAM_RD_PRI_AGE_BASE_IDX                                                               0\n#define regMMEA0_DRAM_WR_PRI_AGE                                                                        0x030c\n#define regMMEA0_DRAM_WR_PRI_AGE_BASE_IDX                                                               0\n#define regMMEA0_DRAM_RD_PRI_QUEUING                                                                    0x030d\n#define regMMEA0_DRAM_RD_PRI_QUEUING_BASE_IDX                                                           0\n#define regMMEA0_DRAM_WR_PRI_QUEUING                                                                    0x030e\n#define regMMEA0_DRAM_WR_PRI_QUEUING_BASE_IDX                                                           0\n#define regMMEA0_DRAM_RD_PRI_FIXED                                                                      0x030f\n#define regMMEA0_DRAM_RD_PRI_FIXED_BASE_IDX                                                             0\n#define regMMEA0_DRAM_WR_PRI_FIXED                                                                      0x0310\n#define regMMEA0_DRAM_WR_PRI_FIXED_BASE_IDX                                                             0\n#define regMMEA0_DRAM_RD_PRI_URGENCY                                                                    0x0311\n#define regMMEA0_DRAM_RD_PRI_URGENCY_BASE_IDX                                                           0\n#define regMMEA0_DRAM_WR_PRI_URGENCY                                                                    0x0312\n#define regMMEA0_DRAM_WR_PRI_URGENCY_BASE_IDX                                                           0\n#define regMMEA0_DRAM_RD_PRI_QUANT_PRI1                                                                 0x0313\n#define regMMEA0_DRAM_RD_PRI_QUANT_PRI1_BASE_IDX                                                        0\n#define regMMEA0_DRAM_RD_PRI_QUANT_PRI2                                                                 0x0314\n#define regMMEA0_DRAM_RD_PRI_QUANT_PRI2_BASE_IDX                                                        0\n#define regMMEA0_DRAM_RD_PRI_QUANT_PRI3                                                                 0x0315\n#define regMMEA0_DRAM_RD_PRI_QUANT_PRI3_BASE_IDX                                                        0\n#define regMMEA0_DRAM_WR_PRI_QUANT_PRI1                                                                 0x0316\n#define regMMEA0_DRAM_WR_PRI_QUANT_PRI1_BASE_IDX                                                        0\n#define regMMEA0_DRAM_WR_PRI_QUANT_PRI2                                                                 0x0317\n#define regMMEA0_DRAM_WR_PRI_QUANT_PRI2_BASE_IDX                                                        0\n#define regMMEA0_DRAM_WR_PRI_QUANT_PRI3                                                                 0x0318\n#define regMMEA0_DRAM_WR_PRI_QUANT_PRI3_BASE_IDX                                                        0\n#define regMMEA0_GMI_RD_CLI2GRP_MAP0                                                                    0x0319\n#define regMMEA0_GMI_RD_CLI2GRP_MAP0_BASE_IDX                                                           0\n#define regMMEA0_GMI_RD_CLI2GRP_MAP1                                                                    0x031a\n#define regMMEA0_GMI_RD_CLI2GRP_MAP1_BASE_IDX                                                           0\n#define regMMEA0_GMI_WR_CLI2GRP_MAP0                                                                    0x031b\n#define regMMEA0_GMI_WR_CLI2GRP_MAP0_BASE_IDX                                                           0\n#define regMMEA0_GMI_WR_CLI2GRP_MAP1                                                                    0x031c\n#define regMMEA0_GMI_WR_CLI2GRP_MAP1_BASE_IDX                                                           0\n#define regMMEA0_GMI_RD_GRP2VC_MAP                                                                      0x031d\n#define regMMEA0_GMI_RD_GRP2VC_MAP_BASE_IDX                                                             0\n#define regMMEA0_GMI_WR_GRP2VC_MAP                                                                      0x031e\n#define regMMEA0_GMI_WR_GRP2VC_MAP_BASE_IDX                                                             0\n#define regMMEA0_GMI_RD_LAZY                                                                            0x031f\n#define regMMEA0_GMI_RD_LAZY_BASE_IDX                                                                   0\n#define regMMEA0_GMI_WR_LAZY                                                                            0x0320\n#define regMMEA0_GMI_WR_LAZY_BASE_IDX                                                                   0\n#define regMMEA0_GMI_RD_CAM_CNTL                                                                        0x0321\n#define regMMEA0_GMI_RD_CAM_CNTL_BASE_IDX                                                               0\n#define regMMEA0_GMI_WR_CAM_CNTL                                                                        0x0322\n#define regMMEA0_GMI_WR_CAM_CNTL_BASE_IDX                                                               0\n#define regMMEA0_GMI_PAGE_BURST                                                                         0x0323\n#define regMMEA0_GMI_PAGE_BURST_BASE_IDX                                                                0\n#define regMMEA0_GMI_RD_PRI_AGE                                                                         0x0324\n#define regMMEA0_GMI_RD_PRI_AGE_BASE_IDX                                                                0\n#define regMMEA0_GMI_WR_PRI_AGE                                                                         0x0325\n#define regMMEA0_GMI_WR_PRI_AGE_BASE_IDX                                                                0\n#define regMMEA0_GMI_RD_PRI_QUEUING                                                                     0x0326\n#define regMMEA0_GMI_RD_PRI_QUEUING_BASE_IDX                                                            0\n#define regMMEA0_GMI_WR_PRI_QUEUING                                                                     0x0327\n#define regMMEA0_GMI_WR_PRI_QUEUING_BASE_IDX                                                            0\n#define regMMEA0_GMI_RD_PRI_FIXED                                                                       0x0328\n#define regMMEA0_GMI_RD_PRI_FIXED_BASE_IDX                                                              0\n#define regMMEA0_GMI_WR_PRI_FIXED                                                                       0x0329\n#define regMMEA0_GMI_WR_PRI_FIXED_BASE_IDX                                                              0\n#define regMMEA0_GMI_RD_PRI_URGENCY                                                                     0x032a\n#define regMMEA0_GMI_RD_PRI_URGENCY_BASE_IDX                                                            0\n#define regMMEA0_GMI_WR_PRI_URGENCY                                                                     0x032b\n#define regMMEA0_GMI_WR_PRI_URGENCY_BASE_IDX                                                            0\n#define regMMEA0_GMI_RD_PRI_URGENCY_MASKING                                                             0x032c\n#define regMMEA0_GMI_RD_PRI_URGENCY_MASKING_BASE_IDX                                                    0\n#define regMMEA0_GMI_WR_PRI_URGENCY_MASKING                                                             0x032d\n#define regMMEA0_GMI_WR_PRI_URGENCY_MASKING_BASE_IDX                                                    0\n#define regMMEA0_GMI_RD_PRI_QUANT_PRI1                                                                  0x032e\n#define regMMEA0_GMI_RD_PRI_QUANT_PRI1_BASE_IDX                                                         0\n#define regMMEA0_GMI_RD_PRI_QUANT_PRI2                                                                  0x032f\n#define regMMEA0_GMI_RD_PRI_QUANT_PRI2_BASE_IDX                                                         0\n#define regMMEA0_GMI_RD_PRI_QUANT_PRI3                                                                  0x0330\n#define regMMEA0_GMI_RD_PRI_QUANT_PRI3_BASE_IDX                                                         0\n#define regMMEA0_GMI_WR_PRI_QUANT_PRI1                                                                  0x0331\n#define regMMEA0_GMI_WR_PRI_QUANT_PRI1_BASE_IDX                                                         0\n#define regMMEA0_GMI_WR_PRI_QUANT_PRI2                                                                  0x0332\n#define regMMEA0_GMI_WR_PRI_QUANT_PRI2_BASE_IDX                                                         0\n#define regMMEA0_GMI_WR_PRI_QUANT_PRI3                                                                  0x0333\n#define regMMEA0_GMI_WR_PRI_QUANT_PRI3_BASE_IDX                                                         0\n#define regMMEA0_ADDRNORM_BASE_ADDR0                                                                    0x0334\n#define regMMEA0_ADDRNORM_BASE_ADDR0_BASE_IDX                                                           0\n#define regMMEA0_ADDRNORM_LIMIT_ADDR0                                                                   0x0335\n#define regMMEA0_ADDRNORM_LIMIT_ADDR0_BASE_IDX                                                          0\n#define regMMEA0_ADDRNORM_BASE_ADDR1                                                                    0x0336\n#define regMMEA0_ADDRNORM_BASE_ADDR1_BASE_IDX                                                           0\n#define regMMEA0_ADDRNORM_LIMIT_ADDR1                                                                   0x0337\n#define regMMEA0_ADDRNORM_LIMIT_ADDR1_BASE_IDX                                                          0\n#define regMMEA0_ADDRNORM_OFFSET_ADDR1                                                                  0x0338\n#define regMMEA0_ADDRNORM_OFFSET_ADDR1_BASE_IDX                                                         0\n#define regMMEA0_ADDRNORM_BASE_ADDR2                                                                    0x0339\n#define regMMEA0_ADDRNORM_BASE_ADDR2_BASE_IDX                                                           0\n#define regMMEA0_ADDRNORM_LIMIT_ADDR2                                                                   0x033a\n#define regMMEA0_ADDRNORM_LIMIT_ADDR2_BASE_IDX                                                          0\n#define regMMEA0_ADDRNORM_BASE_ADDR3                                                                    0x033b\n#define regMMEA0_ADDRNORM_BASE_ADDR3_BASE_IDX                                                           0\n#define regMMEA0_ADDRNORM_LIMIT_ADDR3                                                                   0x033c\n#define regMMEA0_ADDRNORM_LIMIT_ADDR3_BASE_IDX                                                          0\n#define regMMEA0_ADDRNORM_OFFSET_ADDR3                                                                  0x033d\n#define regMMEA0_ADDRNORM_OFFSET_ADDR3_BASE_IDX                                                         0\n#define regMMEA0_ADDRNORM_MEGABASE_ADDR0                                                                0x033e\n#define regMMEA0_ADDRNORM_MEGABASE_ADDR0_BASE_IDX                                                       0\n#define regMMEA0_ADDRNORM_MEGALIMIT_ADDR0                                                               0x033f\n#define regMMEA0_ADDRNORM_MEGALIMIT_ADDR0_BASE_IDX                                                      0\n#define regMMEA0_ADDRNORM_MEGABASE_ADDR1                                                                0x0340\n#define regMMEA0_ADDRNORM_MEGABASE_ADDR1_BASE_IDX                                                       0\n#define regMMEA0_ADDRNORM_MEGALIMIT_ADDR1                                                               0x0341\n#define regMMEA0_ADDRNORM_MEGALIMIT_ADDR1_BASE_IDX                                                      0\n#define regMMEA0_ADDRNORMDRAM_HOLE_CNTL                                                                 0x0343\n#define regMMEA0_ADDRNORMDRAM_HOLE_CNTL_BASE_IDX                                                        0\n#define regMMEA0_ADDRNORMGMI_HOLE_CNTL                                                                  0x0344\n#define regMMEA0_ADDRNORMGMI_HOLE_CNTL_BASE_IDX                                                         0\n#define regMMEA0_ADDRNORMDRAM_NP2_CHANNEL_CFG                                                           0x0345\n#define regMMEA0_ADDRNORMDRAM_NP2_CHANNEL_CFG_BASE_IDX                                                  0\n#define regMMEA0_ADDRNORMGMI_NP2_CHANNEL_CFG                                                            0x0346\n#define regMMEA0_ADDRNORMGMI_NP2_CHANNEL_CFG_BASE_IDX                                                   0\n#define regMMEA0_ADDRDEC_BANK_CFG                                                                       0x0347\n#define regMMEA0_ADDRDEC_BANK_CFG_BASE_IDX                                                              0\n#define regMMEA0_ADDRDEC_MISC_CFG                                                                       0x0348\n#define regMMEA0_ADDRDEC_MISC_CFG_BASE_IDX                                                              0\n#define regMMEA0_ADDRDECDRAM_HARVEST_ENABLE                                                             0x0353\n#define regMMEA0_ADDRDECDRAM_HARVEST_ENABLE_BASE_IDX                                                    0\n#define regMMEA0_ADDRDECGMI_HARVEST_ENABLE                                                              0x035e\n#define regMMEA0_ADDRDECGMI_HARVEST_ENABLE_BASE_IDX                                                     0\n#define regMMEA0_ADDRDEC0_BASE_ADDR_CS0                                                                 0x035f\n#define regMMEA0_ADDRDEC0_BASE_ADDR_CS0_BASE_IDX                                                        0\n#define regMMEA0_ADDRDEC0_BASE_ADDR_CS1                                                                 0x0360\n#define regMMEA0_ADDRDEC0_BASE_ADDR_CS1_BASE_IDX                                                        0\n#define regMMEA0_ADDRDEC0_BASE_ADDR_CS2                                                                 0x0361\n#define regMMEA0_ADDRDEC0_BASE_ADDR_CS2_BASE_IDX                                                        0\n#define regMMEA0_ADDRDEC0_BASE_ADDR_CS3                                                                 0x0362\n#define regMMEA0_ADDRDEC0_BASE_ADDR_CS3_BASE_IDX                                                        0\n#define regMMEA0_ADDRDEC0_BASE_ADDR_SECCS0                                                              0x0363\n#define regMMEA0_ADDRDEC0_BASE_ADDR_SECCS0_BASE_IDX                                                     0\n#define regMMEA0_ADDRDEC0_BASE_ADDR_SECCS1                                                              0x0364\n#define regMMEA0_ADDRDEC0_BASE_ADDR_SECCS1_BASE_IDX                                                     0\n#define regMMEA0_ADDRDEC0_BASE_ADDR_SECCS2                                                              0x0365\n#define regMMEA0_ADDRDEC0_BASE_ADDR_SECCS2_BASE_IDX                                                     0\n#define regMMEA0_ADDRDEC0_BASE_ADDR_SECCS3                                                              0x0366\n#define regMMEA0_ADDRDEC0_BASE_ADDR_SECCS3_BASE_IDX                                                     0\n#define regMMEA0_ADDRDEC0_ADDR_MASK_CS01                                                                0x0367\n#define regMMEA0_ADDRDEC0_ADDR_MASK_CS01_BASE_IDX                                                       0\n#define regMMEA0_ADDRDEC0_ADDR_MASK_CS23                                                                0x0368\n#define regMMEA0_ADDRDEC0_ADDR_MASK_CS23_BASE_IDX                                                       0\n#define regMMEA0_ADDRDEC0_ADDR_MASK_SECCS01                                                             0x0369\n#define regMMEA0_ADDRDEC0_ADDR_MASK_SECCS01_BASE_IDX                                                    0\n#define regMMEA0_ADDRDEC0_ADDR_MASK_SECCS23                                                             0x036a\n#define regMMEA0_ADDRDEC0_ADDR_MASK_SECCS23_BASE_IDX                                                    0\n#define regMMEA0_ADDRDEC0_ADDR_CFG_CS01                                                                 0x036b\n#define regMMEA0_ADDRDEC0_ADDR_CFG_CS01_BASE_IDX                                                        0\n#define regMMEA0_ADDRDEC0_ADDR_CFG_CS23                                                                 0x036c\n#define regMMEA0_ADDRDEC0_ADDR_CFG_CS23_BASE_IDX                                                        0\n#define regMMEA0_ADDRDEC0_ADDR_SEL_CS01                                                                 0x036d\n#define regMMEA0_ADDRDEC0_ADDR_SEL_CS01_BASE_IDX                                                        0\n#define regMMEA0_ADDRDEC0_ADDR_SEL_CS23                                                                 0x036e\n#define regMMEA0_ADDRDEC0_ADDR_SEL_CS23_BASE_IDX                                                        0\n#define regMMEA0_ADDRDEC0_ADDR_SEL2_CS01                                                                0x036f\n#define regMMEA0_ADDRDEC0_ADDR_SEL2_CS01_BASE_IDX                                                       0\n#define regMMEA0_ADDRDEC0_ADDR_SEL2_CS23                                                                0x0370\n#define regMMEA0_ADDRDEC0_ADDR_SEL2_CS23_BASE_IDX                                                       0\n#define regMMEA0_ADDRDEC0_COL_SEL_LO_CS01                                                               0x0371\n#define regMMEA0_ADDRDEC0_COL_SEL_LO_CS01_BASE_IDX                                                      0\n#define regMMEA0_ADDRDEC0_COL_SEL_LO_CS23                                                               0x0372\n#define regMMEA0_ADDRDEC0_COL_SEL_LO_CS23_BASE_IDX                                                      0\n#define regMMEA0_ADDRDEC0_COL_SEL_HI_CS01                                                               0x0373\n#define regMMEA0_ADDRDEC0_COL_SEL_HI_CS01_BASE_IDX                                                      0\n#define regMMEA0_ADDRDEC0_COL_SEL_HI_CS23                                                               0x0374\n#define regMMEA0_ADDRDEC0_COL_SEL_HI_CS23_BASE_IDX                                                      0\n#define regMMEA0_ADDRDEC0_RM_SEL_CS01                                                                   0x0375\n#define regMMEA0_ADDRDEC0_RM_SEL_CS01_BASE_IDX                                                          0\n#define regMMEA0_ADDRDEC0_RM_SEL_CS23                                                                   0x0376\n#define regMMEA0_ADDRDEC0_RM_SEL_CS23_BASE_IDX                                                          0\n#define regMMEA0_ADDRDEC0_RM_SEL_SECCS01                                                                0x0377\n#define regMMEA0_ADDRDEC0_RM_SEL_SECCS01_BASE_IDX                                                       0\n#define regMMEA0_ADDRDEC0_RM_SEL_SECCS23                                                                0x0378\n#define regMMEA0_ADDRDEC0_RM_SEL_SECCS23_BASE_IDX                                                       0\n#define regMMEA0_ADDRDEC1_BASE_ADDR_CS0                                                                 0x0379\n#define regMMEA0_ADDRDEC1_BASE_ADDR_CS0_BASE_IDX                                                        0\n#define regMMEA0_ADDRDEC1_BASE_ADDR_CS1                                                                 0x037a\n#define regMMEA0_ADDRDEC1_BASE_ADDR_CS1_BASE_IDX                                                        0\n#define regMMEA0_ADDRDEC1_BASE_ADDR_CS2                                                                 0x037b\n#define regMMEA0_ADDRDEC1_BASE_ADDR_CS2_BASE_IDX                                                        0\n#define regMMEA0_ADDRDEC1_BASE_ADDR_CS3                                                                 0x037c\n#define regMMEA0_ADDRDEC1_BASE_ADDR_CS3_BASE_IDX                                                        0\n#define regMMEA0_ADDRDEC1_BASE_ADDR_SECCS0                                                              0x037d\n#define regMMEA0_ADDRDEC1_BASE_ADDR_SECCS0_BASE_IDX                                                     0\n#define regMMEA0_ADDRDEC1_BASE_ADDR_SECCS1                                                              0x037e\n#define regMMEA0_ADDRDEC1_BASE_ADDR_SECCS1_BASE_IDX                                                     0\n#define regMMEA0_ADDRDEC1_BASE_ADDR_SECCS2                                                              0x037f\n#define regMMEA0_ADDRDEC1_BASE_ADDR_SECCS2_BASE_IDX                                                     0\n#define regMMEA0_ADDRDEC1_BASE_ADDR_SECCS3                                                              0x0380\n#define regMMEA0_ADDRDEC1_BASE_ADDR_SECCS3_BASE_IDX                                                     0\n#define regMMEA0_ADDRDEC1_ADDR_MASK_CS01                                                                0x0381\n#define regMMEA0_ADDRDEC1_ADDR_MASK_CS01_BASE_IDX                                                       0\n#define regMMEA0_ADDRDEC1_ADDR_MASK_CS23                                                                0x0382\n#define regMMEA0_ADDRDEC1_ADDR_MASK_CS23_BASE_IDX                                                       0\n#define regMMEA0_ADDRDEC1_ADDR_MASK_SECCS01                                                             0x0383\n#define regMMEA0_ADDRDEC1_ADDR_MASK_SECCS01_BASE_IDX                                                    0\n#define regMMEA0_ADDRDEC1_ADDR_MASK_SECCS23                                                             0x0384\n#define regMMEA0_ADDRDEC1_ADDR_MASK_SECCS23_BASE_IDX                                                    0\n#define regMMEA0_ADDRDEC1_ADDR_CFG_CS01                                                                 0x0385\n#define regMMEA0_ADDRDEC1_ADDR_CFG_CS01_BASE_IDX                                                        0\n#define regMMEA0_ADDRDEC1_ADDR_CFG_CS23                                                                 0x0386\n#define regMMEA0_ADDRDEC1_ADDR_CFG_CS23_BASE_IDX                                                        0\n#define regMMEA0_ADDRDEC1_ADDR_SEL_CS01                                                                 0x0387\n#define regMMEA0_ADDRDEC1_ADDR_SEL_CS01_BASE_IDX                                                        0\n#define regMMEA0_ADDRDEC1_ADDR_SEL_CS23                                                                 0x0388\n#define regMMEA0_ADDRDEC1_ADDR_SEL_CS23_BASE_IDX                                                        0\n#define regMMEA0_ADDRDEC1_ADDR_SEL2_CS01                                                                0x0389\n#define regMMEA0_ADDRDEC1_ADDR_SEL2_CS01_BASE_IDX                                                       0\n#define regMMEA0_ADDRDEC1_ADDR_SEL2_CS23                                                                0x038a\n#define regMMEA0_ADDRDEC1_ADDR_SEL2_CS23_BASE_IDX                                                       0\n#define regMMEA0_ADDRDEC1_COL_SEL_LO_CS01                                                               0x038b\n#define regMMEA0_ADDRDEC1_COL_SEL_LO_CS01_BASE_IDX                                                      0\n#define regMMEA0_ADDRDEC1_COL_SEL_LO_CS23                                                               0x038c\n#define regMMEA0_ADDRDEC1_COL_SEL_LO_CS23_BASE_IDX                                                      0\n#define regMMEA0_ADDRDEC1_COL_SEL_HI_CS01                                                               0x038d\n#define regMMEA0_ADDRDEC1_COL_SEL_HI_CS01_BASE_IDX                                                      0\n#define regMMEA0_ADDRDEC1_COL_SEL_HI_CS23                                                               0x038e\n#define regMMEA0_ADDRDEC1_COL_SEL_HI_CS23_BASE_IDX                                                      0\n#define regMMEA0_ADDRDEC1_RM_SEL_CS01                                                                   0x038f\n#define regMMEA0_ADDRDEC1_RM_SEL_CS01_BASE_IDX                                                          0\n#define regMMEA0_ADDRDEC1_RM_SEL_CS23                                                                   0x0390\n#define regMMEA0_ADDRDEC1_RM_SEL_CS23_BASE_IDX                                                          0\n#define regMMEA0_ADDRDEC1_RM_SEL_SECCS01                                                                0x0391\n#define regMMEA0_ADDRDEC1_RM_SEL_SECCS01_BASE_IDX                                                       0\n#define regMMEA0_ADDRDEC1_RM_SEL_SECCS23                                                                0x0392\n#define regMMEA0_ADDRDEC1_RM_SEL_SECCS23_BASE_IDX                                                       0\n#define regMMEA0_ADDRDEC2_BASE_ADDR_CS0                                                                 0x0393\n#define regMMEA0_ADDRDEC2_BASE_ADDR_CS0_BASE_IDX                                                        0\n#define regMMEA0_ADDRDEC2_BASE_ADDR_CS1                                                                 0x0394\n#define regMMEA0_ADDRDEC2_BASE_ADDR_CS1_BASE_IDX                                                        0\n#define regMMEA0_ADDRDEC2_BASE_ADDR_CS2                                                                 0x0395\n#define regMMEA0_ADDRDEC2_BASE_ADDR_CS2_BASE_IDX                                                        0\n#define regMMEA0_ADDRDEC2_BASE_ADDR_CS3                                                                 0x0396\n#define regMMEA0_ADDRDEC2_BASE_ADDR_CS3_BASE_IDX                                                        0\n#define regMMEA0_ADDRDEC2_BASE_ADDR_SECCS0                                                              0x0397\n#define regMMEA0_ADDRDEC2_BASE_ADDR_SECCS0_BASE_IDX                                                     0\n#define regMMEA0_ADDRDEC2_BASE_ADDR_SECCS1                                                              0x0398\n#define regMMEA0_ADDRDEC2_BASE_ADDR_SECCS1_BASE_IDX                                                     0\n#define regMMEA0_ADDRDEC2_BASE_ADDR_SECCS2                                                              0x0399\n#define regMMEA0_ADDRDEC2_BASE_ADDR_SECCS2_BASE_IDX                                                     0\n#define regMMEA0_ADDRDEC2_BASE_ADDR_SECCS3                                                              0x039a\n#define regMMEA0_ADDRDEC2_BASE_ADDR_SECCS3_BASE_IDX                                                     0\n#define regMMEA0_ADDRDEC2_ADDR_MASK_CS01                                                                0x039b\n#define regMMEA0_ADDRDEC2_ADDR_MASK_CS01_BASE_IDX                                                       0\n#define regMMEA0_ADDRDEC2_ADDR_MASK_CS23                                                                0x039c\n#define regMMEA0_ADDRDEC2_ADDR_MASK_CS23_BASE_IDX                                                       0\n#define regMMEA0_ADDRDEC2_ADDR_MASK_SECCS01                                                             0x039d\n#define regMMEA0_ADDRDEC2_ADDR_MASK_SECCS01_BASE_IDX                                                    0\n#define regMMEA0_ADDRDEC2_ADDR_MASK_SECCS23                                                             0x039e\n#define regMMEA0_ADDRDEC2_ADDR_MASK_SECCS23_BASE_IDX                                                    0\n#define regMMEA0_ADDRDEC2_ADDR_CFG_CS01                                                                 0x039f\n#define regMMEA0_ADDRDEC2_ADDR_CFG_CS01_BASE_IDX                                                        0\n#define regMMEA0_ADDRDEC2_ADDR_CFG_CS23                                                                 0x03a0\n#define regMMEA0_ADDRDEC2_ADDR_CFG_CS23_BASE_IDX                                                        0\n#define regMMEA0_ADDRDEC2_ADDR_SEL_CS01                                                                 0x03a1\n#define regMMEA0_ADDRDEC2_ADDR_SEL_CS01_BASE_IDX                                                        0\n#define regMMEA0_ADDRDEC2_ADDR_SEL_CS23                                                                 0x03a2\n#define regMMEA0_ADDRDEC2_ADDR_SEL_CS23_BASE_IDX                                                        0\n#define regMMEA0_ADDRDEC2_ADDR_SEL2_CS01                                                                0x03a3\n#define regMMEA0_ADDRDEC2_ADDR_SEL2_CS01_BASE_IDX                                                       0\n#define regMMEA0_ADDRDEC2_ADDR_SEL2_CS23                                                                0x03a4\n#define regMMEA0_ADDRDEC2_ADDR_SEL2_CS23_BASE_IDX                                                       0\n#define regMMEA0_ADDRDEC2_COL_SEL_LO_CS01                                                               0x03a5\n#define regMMEA0_ADDRDEC2_COL_SEL_LO_CS01_BASE_IDX                                                      0\n#define regMMEA0_ADDRDEC2_COL_SEL_LO_CS23                                                               0x03a6\n#define regMMEA0_ADDRDEC2_COL_SEL_LO_CS23_BASE_IDX                                                      0\n#define regMMEA0_ADDRDEC2_COL_SEL_HI_CS01                                                               0x03a7\n#define regMMEA0_ADDRDEC2_COL_SEL_HI_CS01_BASE_IDX                                                      0\n#define regMMEA0_ADDRDEC2_COL_SEL_HI_CS23                                                               0x03a8\n#define regMMEA0_ADDRDEC2_COL_SEL_HI_CS23_BASE_IDX                                                      0\n#define regMMEA0_ADDRDEC2_RM_SEL_CS01                                                                   0x03a9\n#define regMMEA0_ADDRDEC2_RM_SEL_CS01_BASE_IDX                                                          0\n#define regMMEA0_ADDRDEC2_RM_SEL_CS23                                                                   0x03aa\n#define regMMEA0_ADDRDEC2_RM_SEL_CS23_BASE_IDX                                                          0\n#define regMMEA0_ADDRDEC2_RM_SEL_SECCS01                                                                0x03ab\n#define regMMEA0_ADDRDEC2_RM_SEL_SECCS01_BASE_IDX                                                       0\n#define regMMEA0_ADDRDEC2_RM_SEL_SECCS23                                                                0x03ac\n#define regMMEA0_ADDRDEC2_RM_SEL_SECCS23_BASE_IDX                                                       0\n#define regMMEA0_ADDRNORMDRAM_GLOBAL_CNTL                                                               0x03ad\n#define regMMEA0_ADDRNORMDRAM_GLOBAL_CNTL_BASE_IDX                                                      0\n#define regMMEA0_ADDRNORMGMI_GLOBAL_CNTL                                                                0x03ae\n#define regMMEA0_ADDRNORMGMI_GLOBAL_CNTL_BASE_IDX                                                       0\n#define regMMEA0_ADDRNORM_MEGACONTROL_ADDR0                                                             0x03d1\n#define regMMEA0_ADDRNORM_MEGACONTROL_ADDR0_BASE_IDX                                                    0\n#define regMMEA0_ADDRNORM_MEGACONTROL_ADDR1                                                             0x03d2\n#define regMMEA0_ADDRNORM_MEGACONTROL_ADDR1_BASE_IDX                                                    0\n#define regMMEA0_ADDRNORMDRAM_MASKING                                                                   0x03d3\n#define regMMEA0_ADDRNORMDRAM_MASKING_BASE_IDX                                                          0\n#define regMMEA0_ADDRNORMGMI_MASKING                                                                    0x03d4\n#define regMMEA0_ADDRNORMGMI_MASKING_BASE_IDX                                                           0\n#define regMMEA0_IO_RD_CLI2GRP_MAP0                                                                     0x03d5\n#define regMMEA0_IO_RD_CLI2GRP_MAP0_BASE_IDX                                                            0\n#define regMMEA0_IO_RD_CLI2GRP_MAP1                                                                     0x03d6\n#define regMMEA0_IO_RD_CLI2GRP_MAP1_BASE_IDX                                                            0\n#define regMMEA0_IO_WR_CLI2GRP_MAP0                                                                     0x03d7\n#define regMMEA0_IO_WR_CLI2GRP_MAP0_BASE_IDX                                                            0\n#define regMMEA0_IO_WR_CLI2GRP_MAP1                                                                     0x03d8\n#define regMMEA0_IO_WR_CLI2GRP_MAP1_BASE_IDX                                                            0\n#define regMMEA0_IO_RD_COMBINE_FLUSH                                                                    0x03d9\n#define regMMEA0_IO_RD_COMBINE_FLUSH_BASE_IDX                                                           0\n#define regMMEA0_IO_WR_COMBINE_FLUSH                                                                    0x03da\n#define regMMEA0_IO_WR_COMBINE_FLUSH_BASE_IDX                                                           0\n#define regMMEA0_IO_GROUP_BURST                                                                         0x03db\n#define regMMEA0_IO_GROUP_BURST_BASE_IDX                                                                0\n#define regMMEA0_IO_RD_PRI_AGE                                                                          0x03dc\n#define regMMEA0_IO_RD_PRI_AGE_BASE_IDX                                                                 0\n#define regMMEA0_IO_WR_PRI_AGE                                                                          0x03dd\n#define regMMEA0_IO_WR_PRI_AGE_BASE_IDX                                                                 0\n#define regMMEA0_IO_RD_PRI_QUEUING                                                                      0x03de\n#define regMMEA0_IO_RD_PRI_QUEUING_BASE_IDX                                                             0\n#define regMMEA0_IO_WR_PRI_QUEUING                                                                      0x03df\n#define regMMEA0_IO_WR_PRI_QUEUING_BASE_IDX                                                             0\n#define regMMEA0_IO_RD_PRI_FIXED                                                                        0x03e0\n#define regMMEA0_IO_RD_PRI_FIXED_BASE_IDX                                                               0\n#define regMMEA0_IO_WR_PRI_FIXED                                                                        0x03e1\n#define regMMEA0_IO_WR_PRI_FIXED_BASE_IDX                                                               0\n#define regMMEA0_IO_RD_PRI_URGENCY                                                                      0x03e2\n#define regMMEA0_IO_RD_PRI_URGENCY_BASE_IDX                                                             0\n#define regMMEA0_IO_WR_PRI_URGENCY                                                                      0x03e3\n#define regMMEA0_IO_WR_PRI_URGENCY_BASE_IDX                                                             0\n#define regMMEA0_IO_RD_PRI_URGENCY_MASKING                                                              0x03e4\n#define regMMEA0_IO_RD_PRI_URGENCY_MASKING_BASE_IDX                                                     0\n#define regMMEA0_IO_WR_PRI_URGENCY_MASKING                                                              0x03e5\n#define regMMEA0_IO_WR_PRI_URGENCY_MASKING_BASE_IDX                                                     0\n#define regMMEA0_IO_RD_PRI_QUANT_PRI1                                                                   0x03e6\n#define regMMEA0_IO_RD_PRI_QUANT_PRI1_BASE_IDX                                                          0\n#define regMMEA0_IO_RD_PRI_QUANT_PRI2                                                                   0x03e7\n#define regMMEA0_IO_RD_PRI_QUANT_PRI2_BASE_IDX                                                          0\n#define regMMEA0_IO_RD_PRI_QUANT_PRI3                                                                   0x03e8\n#define regMMEA0_IO_RD_PRI_QUANT_PRI3_BASE_IDX                                                          0\n#define regMMEA0_IO_WR_PRI_QUANT_PRI1                                                                   0x03e9\n#define regMMEA0_IO_WR_PRI_QUANT_PRI1_BASE_IDX                                                          0\n#define regMMEA0_IO_WR_PRI_QUANT_PRI2                                                                   0x03ea\n#define regMMEA0_IO_WR_PRI_QUANT_PRI2_BASE_IDX                                                          0\n#define regMMEA0_IO_WR_PRI_QUANT_PRI3                                                                   0x03eb\n#define regMMEA0_IO_WR_PRI_QUANT_PRI3_BASE_IDX                                                          0\n#define regMMEA0_SDP_ARB_DRAM                                                                           0x03ec\n#define regMMEA0_SDP_ARB_DRAM_BASE_IDX                                                                  0\n#define regMMEA0_SDP_ARB_GMI                                                                            0x03ed\n#define regMMEA0_SDP_ARB_GMI_BASE_IDX                                                                   0\n#define regMMEA0_SDP_ARB_FINAL                                                                          0x03ee\n#define regMMEA0_SDP_ARB_FINAL_BASE_IDX                                                                 0\n#define regMMEA0_SDP_DRAM_PRIORITY                                                                      0x03ef\n#define regMMEA0_SDP_DRAM_PRIORITY_BASE_IDX                                                             0\n#define regMMEA0_SDP_GMI_PRIORITY                                                                       0x03f0\n#define regMMEA0_SDP_GMI_PRIORITY_BASE_IDX                                                              0\n#define regMMEA0_SDP_IO_PRIORITY                                                                        0x03f1\n#define regMMEA0_SDP_IO_PRIORITY_BASE_IDX                                                               0\n#define regMMEA0_SDP_CREDITS                                                                            0x03f2\n#define regMMEA0_SDP_CREDITS_BASE_IDX                                                                   0\n#define regMMEA0_SDP_TAG_RESERVE0                                                                       0x03f3\n#define regMMEA0_SDP_TAG_RESERVE0_BASE_IDX                                                              0\n#define regMMEA0_SDP_TAG_RESERVE1                                                                       0x03f4\n#define regMMEA0_SDP_TAG_RESERVE1_BASE_IDX                                                              0\n#define regMMEA0_SDP_VCC_RESERVE0                                                                       0x03f5\n#define regMMEA0_SDP_VCC_RESERVE0_BASE_IDX                                                              0\n#define regMMEA0_SDP_VCC_RESERVE1                                                                       0x03f6\n#define regMMEA0_SDP_VCC_RESERVE1_BASE_IDX                                                              0\n#define regMMEA0_SDP_VCD_RESERVE0                                                                       0x03f7\n#define regMMEA0_SDP_VCD_RESERVE0_BASE_IDX                                                              0\n#define regMMEA0_SDP_VCD_RESERVE1                                                                       0x03f8\n#define regMMEA0_SDP_VCD_RESERVE1_BASE_IDX                                                              0\n#define regMMEA0_SDP_REQ_CNTL                                                                           0x03f9\n#define regMMEA0_SDP_REQ_CNTL_BASE_IDX                                                                  0\n#define regMMEA0_MISC                                                                                   0x03fa\n#define regMMEA0_MISC_BASE_IDX                                                                          0\n#define regMMEA0_LATENCY_SAMPLING                                                                       0x03fb\n#define regMMEA0_LATENCY_SAMPLING_BASE_IDX                                                              0\n#define regMMEA0_PERFCOUNTER_LO                                                                         0x03fc\n#define regMMEA0_PERFCOUNTER_LO_BASE_IDX                                                                0\n#define regMMEA0_PERFCOUNTER_HI                                                                         0x03fd\n#define regMMEA0_PERFCOUNTER_HI_BASE_IDX                                                                0\n#define regMMEA0_PERFCOUNTER0_CFG                                                                       0x03fe\n#define regMMEA0_PERFCOUNTER0_CFG_BASE_IDX                                                              0\n#define regMMEA0_PERFCOUNTER1_CFG                                                                       0x03ff\n#define regMMEA0_PERFCOUNTER1_CFG_BASE_IDX                                                              0\n#define regMMEA0_PERFCOUNTER_RSLT_CNTL                                                                  0x0400\n#define regMMEA0_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                         0\n#define regMMEA0_EDC_CNT                                                                                0x0406\n#define regMMEA0_EDC_CNT_BASE_IDX                                                                       0\n#define regMMEA0_EDC_CNT2                                                                               0x0407\n#define regMMEA0_EDC_CNT2_BASE_IDX                                                                      0\n#define regMMEA0_DSM_CNTL                                                                               0x0408\n#define regMMEA0_DSM_CNTL_BASE_IDX                                                                      0\n#define regMMEA0_DSM_CNTLA                                                                              0x0409\n#define regMMEA0_DSM_CNTLA_BASE_IDX                                                                     0\n#define regMMEA0_DSM_CNTLB                                                                              0x040a\n#define regMMEA0_DSM_CNTLB_BASE_IDX                                                                     0\n#define regMMEA0_DSM_CNTL2                                                                              0x040b\n#define regMMEA0_DSM_CNTL2_BASE_IDX                                                                     0\n#define regMMEA0_DSM_CNTL2A                                                                             0x040c\n#define regMMEA0_DSM_CNTL2A_BASE_IDX                                                                    0\n#define regMMEA0_DSM_CNTL2B                                                                             0x040d\n#define regMMEA0_DSM_CNTL2B_BASE_IDX                                                                    0\n#define regMMEA0_CGTT_CLK_CTRL                                                                          0x040f\n#define regMMEA0_CGTT_CLK_CTRL_BASE_IDX                                                                 0\n#define regMMEA0_EDC_MODE                                                                               0x0410\n#define regMMEA0_EDC_MODE_BASE_IDX                                                                      0\n#define regMMEA0_ERR_STATUS                                                                             0x0411\n#define regMMEA0_ERR_STATUS_BASE_IDX                                                                    0\n#define regMMEA0_MISC2                                                                                  0x0412\n#define regMMEA0_MISC2_BASE_IDX                                                                         0\n#define regMMEA0_ADDRDEC_SELECT                                                                         0x0413\n#define regMMEA0_ADDRDEC_SELECT_BASE_IDX                                                                0\n#define regMMEA0_EDC_CNT3                                                                               0x0414\n#define regMMEA0_EDC_CNT3_BASE_IDX                                                                      0\n#define regMMEA0_MISC_AON                                                                               0x0415\n#define regMMEA0_MISC_AON_BASE_IDX                                                                      0\n\n\n\n\n#define regMMEA1_DRAM_RD_CLI2GRP_MAP0                                                                   0x0440\n#define regMMEA1_DRAM_RD_CLI2GRP_MAP0_BASE_IDX                                                          0\n#define regMMEA1_DRAM_RD_CLI2GRP_MAP1                                                                   0x0441\n#define regMMEA1_DRAM_RD_CLI2GRP_MAP1_BASE_IDX                                                          0\n#define regMMEA1_DRAM_WR_CLI2GRP_MAP0                                                                   0x0442\n#define regMMEA1_DRAM_WR_CLI2GRP_MAP0_BASE_IDX                                                          0\n#define regMMEA1_DRAM_WR_CLI2GRP_MAP1                                                                   0x0443\n#define regMMEA1_DRAM_WR_CLI2GRP_MAP1_BASE_IDX                                                          0\n#define regMMEA1_DRAM_RD_GRP2VC_MAP                                                                     0x0444\n#define regMMEA1_DRAM_RD_GRP2VC_MAP_BASE_IDX                                                            0\n#define regMMEA1_DRAM_WR_GRP2VC_MAP                                                                     0x0445\n#define regMMEA1_DRAM_WR_GRP2VC_MAP_BASE_IDX                                                            0\n#define regMMEA1_DRAM_RD_LAZY                                                                           0x0446\n#define regMMEA1_DRAM_RD_LAZY_BASE_IDX                                                                  0\n#define regMMEA1_DRAM_WR_LAZY                                                                           0x0447\n#define regMMEA1_DRAM_WR_LAZY_BASE_IDX                                                                  0\n#define regMMEA1_DRAM_RD_CAM_CNTL                                                                       0x0448\n#define regMMEA1_DRAM_RD_CAM_CNTL_BASE_IDX                                                              0\n#define regMMEA1_DRAM_WR_CAM_CNTL                                                                       0x0449\n#define regMMEA1_DRAM_WR_CAM_CNTL_BASE_IDX                                                              0\n#define regMMEA1_DRAM_PAGE_BURST                                                                        0x044a\n#define regMMEA1_DRAM_PAGE_BURST_BASE_IDX                                                               0\n#define regMMEA1_DRAM_RD_PRI_AGE                                                                        0x044b\n#define regMMEA1_DRAM_RD_PRI_AGE_BASE_IDX                                                               0\n#define regMMEA1_DRAM_WR_PRI_AGE                                                                        0x044c\n#define regMMEA1_DRAM_WR_PRI_AGE_BASE_IDX                                                               0\n#define regMMEA1_DRAM_RD_PRI_QUEUING                                                                    0x044d\n#define regMMEA1_DRAM_RD_PRI_QUEUING_BASE_IDX                                                           0\n#define regMMEA1_DRAM_WR_PRI_QUEUING                                                                    0x044e\n#define regMMEA1_DRAM_WR_PRI_QUEUING_BASE_IDX                                                           0\n#define regMMEA1_DRAM_RD_PRI_FIXED                                                                      0x044f\n#define regMMEA1_DRAM_RD_PRI_FIXED_BASE_IDX                                                             0\n#define regMMEA1_DRAM_WR_PRI_FIXED                                                                      0x0450\n#define regMMEA1_DRAM_WR_PRI_FIXED_BASE_IDX                                                             0\n#define regMMEA1_DRAM_RD_PRI_URGENCY                                                                    0x0451\n#define regMMEA1_DRAM_RD_PRI_URGENCY_BASE_IDX                                                           0\n#define regMMEA1_DRAM_WR_PRI_URGENCY                                                                    0x0452\n#define regMMEA1_DRAM_WR_PRI_URGENCY_BASE_IDX                                                           0\n#define regMMEA1_DRAM_RD_PRI_QUANT_PRI1                                                                 0x0453\n#define regMMEA1_DRAM_RD_PRI_QUANT_PRI1_BASE_IDX                                                        0\n#define regMMEA1_DRAM_RD_PRI_QUANT_PRI2                                                                 0x0454\n#define regMMEA1_DRAM_RD_PRI_QUANT_PRI2_BASE_IDX                                                        0\n#define regMMEA1_DRAM_RD_PRI_QUANT_PRI3                                                                 0x0455\n#define regMMEA1_DRAM_RD_PRI_QUANT_PRI3_BASE_IDX                                                        0\n#define regMMEA1_DRAM_WR_PRI_QUANT_PRI1                                                                 0x0456\n#define regMMEA1_DRAM_WR_PRI_QUANT_PRI1_BASE_IDX                                                        0\n#define regMMEA1_DRAM_WR_PRI_QUANT_PRI2                                                                 0x0457\n#define regMMEA1_DRAM_WR_PRI_QUANT_PRI2_BASE_IDX                                                        0\n#define regMMEA1_DRAM_WR_PRI_QUANT_PRI3                                                                 0x0458\n#define regMMEA1_DRAM_WR_PRI_QUANT_PRI3_BASE_IDX                                                        0\n#define regMMEA1_GMI_RD_CLI2GRP_MAP0                                                                    0x0459\n#define regMMEA1_GMI_RD_CLI2GRP_MAP0_BASE_IDX                                                           0\n#define regMMEA1_GMI_RD_CLI2GRP_MAP1                                                                    0x045a\n#define regMMEA1_GMI_RD_CLI2GRP_MAP1_BASE_IDX                                                           0\n#define regMMEA1_GMI_WR_CLI2GRP_MAP0                                                                    0x045b\n#define regMMEA1_GMI_WR_CLI2GRP_MAP0_BASE_IDX                                                           0\n#define regMMEA1_GMI_WR_CLI2GRP_MAP1                                                                    0x045c\n#define regMMEA1_GMI_WR_CLI2GRP_MAP1_BASE_IDX                                                           0\n#define regMMEA1_GMI_RD_GRP2VC_MAP                                                                      0x045d\n#define regMMEA1_GMI_RD_GRP2VC_MAP_BASE_IDX                                                             0\n#define regMMEA1_GMI_WR_GRP2VC_MAP                                                                      0x045e\n#define regMMEA1_GMI_WR_GRP2VC_MAP_BASE_IDX                                                             0\n#define regMMEA1_GMI_RD_LAZY                                                                            0x045f\n#define regMMEA1_GMI_RD_LAZY_BASE_IDX                                                                   0\n#define regMMEA1_GMI_WR_LAZY                                                                            0x0460\n#define regMMEA1_GMI_WR_LAZY_BASE_IDX                                                                   0\n#define regMMEA1_GMI_RD_CAM_CNTL                                                                        0x0461\n#define regMMEA1_GMI_RD_CAM_CNTL_BASE_IDX                                                               0\n#define regMMEA1_GMI_WR_CAM_CNTL                                                                        0x0462\n#define regMMEA1_GMI_WR_CAM_CNTL_BASE_IDX                                                               0\n#define regMMEA1_GMI_PAGE_BURST                                                                         0x0463\n#define regMMEA1_GMI_PAGE_BURST_BASE_IDX                                                                0\n#define regMMEA1_GMI_RD_PRI_AGE                                                                         0x0464\n#define regMMEA1_GMI_RD_PRI_AGE_BASE_IDX                                                                0\n#define regMMEA1_GMI_WR_PRI_AGE                                                                         0x0465\n#define regMMEA1_GMI_WR_PRI_AGE_BASE_IDX                                                                0\n#define regMMEA1_GMI_RD_PRI_QUEUING                                                                     0x0466\n#define regMMEA1_GMI_RD_PRI_QUEUING_BASE_IDX                                                            0\n#define regMMEA1_GMI_WR_PRI_QUEUING                                                                     0x0467\n#define regMMEA1_GMI_WR_PRI_QUEUING_BASE_IDX                                                            0\n#define regMMEA1_GMI_RD_PRI_FIXED                                                                       0x0468\n#define regMMEA1_GMI_RD_PRI_FIXED_BASE_IDX                                                              0\n#define regMMEA1_GMI_WR_PRI_FIXED                                                                       0x0469\n#define regMMEA1_GMI_WR_PRI_FIXED_BASE_IDX                                                              0\n#define regMMEA1_GMI_RD_PRI_URGENCY                                                                     0x046a\n#define regMMEA1_GMI_RD_PRI_URGENCY_BASE_IDX                                                            0\n#define regMMEA1_GMI_WR_PRI_URGENCY                                                                     0x046b\n#define regMMEA1_GMI_WR_PRI_URGENCY_BASE_IDX                                                            0\n#define regMMEA1_GMI_RD_PRI_URGENCY_MASKING                                                             0x046c\n#define regMMEA1_GMI_RD_PRI_URGENCY_MASKING_BASE_IDX                                                    0\n#define regMMEA1_GMI_WR_PRI_URGENCY_MASKING                                                             0x046d\n#define regMMEA1_GMI_WR_PRI_URGENCY_MASKING_BASE_IDX                                                    0\n#define regMMEA1_GMI_RD_PRI_QUANT_PRI1                                                                  0x046e\n#define regMMEA1_GMI_RD_PRI_QUANT_PRI1_BASE_IDX                                                         0\n#define regMMEA1_GMI_RD_PRI_QUANT_PRI2                                                                  0x046f\n#define regMMEA1_GMI_RD_PRI_QUANT_PRI2_BASE_IDX                                                         0\n#define regMMEA1_GMI_RD_PRI_QUANT_PRI3                                                                  0x0470\n#define regMMEA1_GMI_RD_PRI_QUANT_PRI3_BASE_IDX                                                         0\n#define regMMEA1_GMI_WR_PRI_QUANT_PRI1                                                                  0x0471\n#define regMMEA1_GMI_WR_PRI_QUANT_PRI1_BASE_IDX                                                         0\n#define regMMEA1_GMI_WR_PRI_QUANT_PRI2                                                                  0x0472\n#define regMMEA1_GMI_WR_PRI_QUANT_PRI2_BASE_IDX                                                         0\n#define regMMEA1_GMI_WR_PRI_QUANT_PRI3                                                                  0x0473\n#define regMMEA1_GMI_WR_PRI_QUANT_PRI3_BASE_IDX                                                         0\n#define regMMEA1_ADDRNORM_BASE_ADDR0                                                                    0x0474\n#define regMMEA1_ADDRNORM_BASE_ADDR0_BASE_IDX                                                           0\n#define regMMEA1_ADDRNORM_LIMIT_ADDR0                                                                   0x0475\n#define regMMEA1_ADDRNORM_LIMIT_ADDR0_BASE_IDX                                                          0\n#define regMMEA1_ADDRNORM_BASE_ADDR1                                                                    0x0476\n#define regMMEA1_ADDRNORM_BASE_ADDR1_BASE_IDX                                                           0\n#define regMMEA1_ADDRNORM_LIMIT_ADDR1                                                                   0x0477\n#define regMMEA1_ADDRNORM_LIMIT_ADDR1_BASE_IDX                                                          0\n#define regMMEA1_ADDRNORM_OFFSET_ADDR1                                                                  0x0478\n#define regMMEA1_ADDRNORM_OFFSET_ADDR1_BASE_IDX                                                         0\n#define regMMEA1_ADDRNORM_BASE_ADDR2                                                                    0x0479\n#define regMMEA1_ADDRNORM_BASE_ADDR2_BASE_IDX                                                           0\n#define regMMEA1_ADDRNORM_LIMIT_ADDR2                                                                   0x047a\n#define regMMEA1_ADDRNORM_LIMIT_ADDR2_BASE_IDX                                                          0\n#define regMMEA1_ADDRNORM_BASE_ADDR3                                                                    0x047b\n#define regMMEA1_ADDRNORM_BASE_ADDR3_BASE_IDX                                                           0\n#define regMMEA1_ADDRNORM_LIMIT_ADDR3                                                                   0x047c\n#define regMMEA1_ADDRNORM_LIMIT_ADDR3_BASE_IDX                                                          0\n#define regMMEA1_ADDRNORM_OFFSET_ADDR3                                                                  0x047d\n#define regMMEA1_ADDRNORM_OFFSET_ADDR3_BASE_IDX                                                         0\n#define regMMEA1_ADDRNORM_MEGABASE_ADDR0                                                                0x047e\n#define regMMEA1_ADDRNORM_MEGABASE_ADDR0_BASE_IDX                                                       0\n#define regMMEA1_ADDRNORM_MEGALIMIT_ADDR0                                                               0x047f\n#define regMMEA1_ADDRNORM_MEGALIMIT_ADDR0_BASE_IDX                                                      0\n#define regMMEA1_ADDRNORM_MEGABASE_ADDR1                                                                0x0480\n#define regMMEA1_ADDRNORM_MEGABASE_ADDR1_BASE_IDX                                                       0\n#define regMMEA1_ADDRNORM_MEGALIMIT_ADDR1                                                               0x0481\n#define regMMEA1_ADDRNORM_MEGALIMIT_ADDR1_BASE_IDX                                                      0\n#define regMMEA1_ADDRNORMDRAM_HOLE_CNTL                                                                 0x0483\n#define regMMEA1_ADDRNORMDRAM_HOLE_CNTL_BASE_IDX                                                        0\n#define regMMEA1_ADDRNORMGMI_HOLE_CNTL                                                                  0x0484\n#define regMMEA1_ADDRNORMGMI_HOLE_CNTL_BASE_IDX                                                         0\n#define regMMEA1_ADDRNORMDRAM_NP2_CHANNEL_CFG                                                           0x0485\n#define regMMEA1_ADDRNORMDRAM_NP2_CHANNEL_CFG_BASE_IDX                                                  0\n#define regMMEA1_ADDRNORMGMI_NP2_CHANNEL_CFG                                                            0x0486\n#define regMMEA1_ADDRNORMGMI_NP2_CHANNEL_CFG_BASE_IDX                                                   0\n#define regMMEA1_ADDRDEC_BANK_CFG                                                                       0x0487\n#define regMMEA1_ADDRDEC_BANK_CFG_BASE_IDX                                                              0\n#define regMMEA1_ADDRDEC_MISC_CFG                                                                       0x0488\n#define regMMEA1_ADDRDEC_MISC_CFG_BASE_IDX                                                              0\n#define regMMEA1_ADDRDECDRAM_HARVEST_ENABLE                                                             0x0493\n#define regMMEA1_ADDRDECDRAM_HARVEST_ENABLE_BASE_IDX                                                    0\n#define regMMEA1_ADDRDECGMI_HARVEST_ENABLE                                                              0x049e\n#define regMMEA1_ADDRDECGMI_HARVEST_ENABLE_BASE_IDX                                                     0\n#define regMMEA1_ADDRDEC0_BASE_ADDR_CS0                                                                 0x049f\n#define regMMEA1_ADDRDEC0_BASE_ADDR_CS0_BASE_IDX                                                        0\n#define regMMEA1_ADDRDEC0_BASE_ADDR_CS1                                                                 0x04a0\n#define regMMEA1_ADDRDEC0_BASE_ADDR_CS1_BASE_IDX                                                        0\n#define regMMEA1_ADDRDEC0_BASE_ADDR_CS2                                                                 0x04a1\n#define regMMEA1_ADDRDEC0_BASE_ADDR_CS2_BASE_IDX                                                        0\n#define regMMEA1_ADDRDEC0_BASE_ADDR_CS3                                                                 0x04a2\n#define regMMEA1_ADDRDEC0_BASE_ADDR_CS3_BASE_IDX                                                        0\n#define regMMEA1_ADDRDEC0_BASE_ADDR_SECCS0                                                              0x04a3\n#define regMMEA1_ADDRDEC0_BASE_ADDR_SECCS0_BASE_IDX                                                     0\n#define regMMEA1_ADDRDEC0_BASE_ADDR_SECCS1                                                              0x04a4\n#define regMMEA1_ADDRDEC0_BASE_ADDR_SECCS1_BASE_IDX                                                     0\n#define regMMEA1_ADDRDEC0_BASE_ADDR_SECCS2                                                              0x04a5\n#define regMMEA1_ADDRDEC0_BASE_ADDR_SECCS2_BASE_IDX                                                     0\n#define regMMEA1_ADDRDEC0_BASE_ADDR_SECCS3                                                              0x04a6\n#define regMMEA1_ADDRDEC0_BASE_ADDR_SECCS3_BASE_IDX                                                     0\n#define regMMEA1_ADDRDEC0_ADDR_MASK_CS01                                                                0x04a7\n#define regMMEA1_ADDRDEC0_ADDR_MASK_CS01_BASE_IDX                                                       0\n#define regMMEA1_ADDRDEC0_ADDR_MASK_CS23                                                                0x04a8\n#define regMMEA1_ADDRDEC0_ADDR_MASK_CS23_BASE_IDX                                                       0\n#define regMMEA1_ADDRDEC0_ADDR_MASK_SECCS01                                                             0x04a9\n#define regMMEA1_ADDRDEC0_ADDR_MASK_SECCS01_BASE_IDX                                                    0\n#define regMMEA1_ADDRDEC0_ADDR_MASK_SECCS23                                                             0x04aa\n#define regMMEA1_ADDRDEC0_ADDR_MASK_SECCS23_BASE_IDX                                                    0\n#define regMMEA1_ADDRDEC0_ADDR_CFG_CS01                                                                 0x04ab\n#define regMMEA1_ADDRDEC0_ADDR_CFG_CS01_BASE_IDX                                                        0\n#define regMMEA1_ADDRDEC0_ADDR_CFG_CS23                                                                 0x04ac\n#define regMMEA1_ADDRDEC0_ADDR_CFG_CS23_BASE_IDX                                                        0\n#define regMMEA1_ADDRDEC0_ADDR_SEL_CS01                                                                 0x04ad\n#define regMMEA1_ADDRDEC0_ADDR_SEL_CS01_BASE_IDX                                                        0\n#define regMMEA1_ADDRDEC0_ADDR_SEL_CS23                                                                 0x04ae\n#define regMMEA1_ADDRDEC0_ADDR_SEL_CS23_BASE_IDX                                                        0\n#define regMMEA1_ADDRDEC0_ADDR_SEL2_CS01                                                                0x04af\n#define regMMEA1_ADDRDEC0_ADDR_SEL2_CS01_BASE_IDX                                                       0\n#define regMMEA1_ADDRDEC0_ADDR_SEL2_CS23                                                                0x04b0\n#define regMMEA1_ADDRDEC0_ADDR_SEL2_CS23_BASE_IDX                                                       0\n#define regMMEA1_ADDRDEC0_COL_SEL_LO_CS01                                                               0x04b1\n#define regMMEA1_ADDRDEC0_COL_SEL_LO_CS01_BASE_IDX                                                      0\n#define regMMEA1_ADDRDEC0_COL_SEL_LO_CS23                                                               0x04b2\n#define regMMEA1_ADDRDEC0_COL_SEL_LO_CS23_BASE_IDX                                                      0\n#define regMMEA1_ADDRDEC0_COL_SEL_HI_CS01                                                               0x04b3\n#define regMMEA1_ADDRDEC0_COL_SEL_HI_CS01_BASE_IDX                                                      0\n#define regMMEA1_ADDRDEC0_COL_SEL_HI_CS23                                                               0x04b4\n#define regMMEA1_ADDRDEC0_COL_SEL_HI_CS23_BASE_IDX                                                      0\n#define regMMEA1_ADDRDEC0_RM_SEL_CS01                                                                   0x04b5\n#define regMMEA1_ADDRDEC0_RM_SEL_CS01_BASE_IDX                                                          0\n#define regMMEA1_ADDRDEC0_RM_SEL_CS23                                                                   0x04b6\n#define regMMEA1_ADDRDEC0_RM_SEL_CS23_BASE_IDX                                                          0\n#define regMMEA1_ADDRDEC0_RM_SEL_SECCS01                                                                0x04b7\n#define regMMEA1_ADDRDEC0_RM_SEL_SECCS01_BASE_IDX                                                       0\n#define regMMEA1_ADDRDEC0_RM_SEL_SECCS23                                                                0x04b8\n#define regMMEA1_ADDRDEC0_RM_SEL_SECCS23_BASE_IDX                                                       0\n#define regMMEA1_ADDRDEC1_BASE_ADDR_CS0                                                                 0x04b9\n#define regMMEA1_ADDRDEC1_BASE_ADDR_CS0_BASE_IDX                                                        0\n#define regMMEA1_ADDRDEC1_BASE_ADDR_CS1                                                                 0x04ba\n#define regMMEA1_ADDRDEC1_BASE_ADDR_CS1_BASE_IDX                                                        0\n#define regMMEA1_ADDRDEC1_BASE_ADDR_CS2                                                                 0x04bb\n#define regMMEA1_ADDRDEC1_BASE_ADDR_CS2_BASE_IDX                                                        0\n#define regMMEA1_ADDRDEC1_BASE_ADDR_CS3                                                                 0x04bc\n#define regMMEA1_ADDRDEC1_BASE_ADDR_CS3_BASE_IDX                                                        0\n#define regMMEA1_ADDRDEC1_BASE_ADDR_SECCS0                                                              0x04bd\n#define regMMEA1_ADDRDEC1_BASE_ADDR_SECCS0_BASE_IDX                                                     0\n#define regMMEA1_ADDRDEC1_BASE_ADDR_SECCS1                                                              0x04be\n#define regMMEA1_ADDRDEC1_BASE_ADDR_SECCS1_BASE_IDX                                                     0\n#define regMMEA1_ADDRDEC1_BASE_ADDR_SECCS2                                                              0x04bf\n#define regMMEA1_ADDRDEC1_BASE_ADDR_SECCS2_BASE_IDX                                                     0\n#define regMMEA1_ADDRDEC1_BASE_ADDR_SECCS3                                                              0x04c0\n#define regMMEA1_ADDRDEC1_BASE_ADDR_SECCS3_BASE_IDX                                                     0\n#define regMMEA1_ADDRDEC1_ADDR_MASK_CS01                                                                0x04c1\n#define regMMEA1_ADDRDEC1_ADDR_MASK_CS01_BASE_IDX                                                       0\n#define regMMEA1_ADDRDEC1_ADDR_MASK_CS23                                                                0x04c2\n#define regMMEA1_ADDRDEC1_ADDR_MASK_CS23_BASE_IDX                                                       0\n#define regMMEA1_ADDRDEC1_ADDR_MASK_SECCS01                                                             0x04c3\n#define regMMEA1_ADDRDEC1_ADDR_MASK_SECCS01_BASE_IDX                                                    0\n#define regMMEA1_ADDRDEC1_ADDR_MASK_SECCS23                                                             0x04c4\n#define regMMEA1_ADDRDEC1_ADDR_MASK_SECCS23_BASE_IDX                                                    0\n#define regMMEA1_ADDRDEC1_ADDR_CFG_CS01                                                                 0x04c5\n#define regMMEA1_ADDRDEC1_ADDR_CFG_CS01_BASE_IDX                                                        0\n#define regMMEA1_ADDRDEC1_ADDR_CFG_CS23                                                                 0x04c6\n#define regMMEA1_ADDRDEC1_ADDR_CFG_CS23_BASE_IDX                                                        0\n#define regMMEA1_ADDRDEC1_ADDR_SEL_CS01                                                                 0x04c7\n#define regMMEA1_ADDRDEC1_ADDR_SEL_CS01_BASE_IDX                                                        0\n#define regMMEA1_ADDRDEC1_ADDR_SEL_CS23                                                                 0x04c8\n#define regMMEA1_ADDRDEC1_ADDR_SEL_CS23_BASE_IDX                                                        0\n#define regMMEA1_ADDRDEC1_ADDR_SEL2_CS01                                                                0x04c9\n#define regMMEA1_ADDRDEC1_ADDR_SEL2_CS01_BASE_IDX                                                       0\n#define regMMEA1_ADDRDEC1_ADDR_SEL2_CS23                                                                0x04ca\n#define regMMEA1_ADDRDEC1_ADDR_SEL2_CS23_BASE_IDX                                                       0\n#define regMMEA1_ADDRDEC1_COL_SEL_LO_CS01                                                               0x04cb\n#define regMMEA1_ADDRDEC1_COL_SEL_LO_CS01_BASE_IDX                                                      0\n#define regMMEA1_ADDRDEC1_COL_SEL_LO_CS23                                                               0x04cc\n#define regMMEA1_ADDRDEC1_COL_SEL_LO_CS23_BASE_IDX                                                      0\n#define regMMEA1_ADDRDEC1_COL_SEL_HI_CS01                                                               0x04cd\n#define regMMEA1_ADDRDEC1_COL_SEL_HI_CS01_BASE_IDX                                                      0\n#define regMMEA1_ADDRDEC1_COL_SEL_HI_CS23                                                               0x04ce\n#define regMMEA1_ADDRDEC1_COL_SEL_HI_CS23_BASE_IDX                                                      0\n#define regMMEA1_ADDRDEC1_RM_SEL_CS01                                                                   0x04cf\n#define regMMEA1_ADDRDEC1_RM_SEL_CS01_BASE_IDX                                                          0\n#define regMMEA1_ADDRDEC1_RM_SEL_CS23                                                                   0x04d0\n#define regMMEA1_ADDRDEC1_RM_SEL_CS23_BASE_IDX                                                          0\n#define regMMEA1_ADDRDEC1_RM_SEL_SECCS01                                                                0x04d1\n#define regMMEA1_ADDRDEC1_RM_SEL_SECCS01_BASE_IDX                                                       0\n#define regMMEA1_ADDRDEC1_RM_SEL_SECCS23                                                                0x04d2\n#define regMMEA1_ADDRDEC1_RM_SEL_SECCS23_BASE_IDX                                                       0\n#define regMMEA1_ADDRDEC2_BASE_ADDR_CS0                                                                 0x04d3\n#define regMMEA1_ADDRDEC2_BASE_ADDR_CS0_BASE_IDX                                                        0\n#define regMMEA1_ADDRDEC2_BASE_ADDR_CS1                                                                 0x04d4\n#define regMMEA1_ADDRDEC2_BASE_ADDR_CS1_BASE_IDX                                                        0\n#define regMMEA1_ADDRDEC2_BASE_ADDR_CS2                                                                 0x04d5\n#define regMMEA1_ADDRDEC2_BASE_ADDR_CS2_BASE_IDX                                                        0\n#define regMMEA1_ADDRDEC2_BASE_ADDR_CS3                                                                 0x04d6\n#define regMMEA1_ADDRDEC2_BASE_ADDR_CS3_BASE_IDX                                                        0\n#define regMMEA1_ADDRDEC2_BASE_ADDR_SECCS0                                                              0x04d7\n#define regMMEA1_ADDRDEC2_BASE_ADDR_SECCS0_BASE_IDX                                                     0\n#define regMMEA1_ADDRDEC2_BASE_ADDR_SECCS1                                                              0x04d8\n#define regMMEA1_ADDRDEC2_BASE_ADDR_SECCS1_BASE_IDX                                                     0\n#define regMMEA1_ADDRDEC2_BASE_ADDR_SECCS2                                                              0x04d9\n#define regMMEA1_ADDRDEC2_BASE_ADDR_SECCS2_BASE_IDX                                                     0\n#define regMMEA1_ADDRDEC2_BASE_ADDR_SECCS3                                                              0x04da\n#define regMMEA1_ADDRDEC2_BASE_ADDR_SECCS3_BASE_IDX                                                     0\n#define regMMEA1_ADDRDEC2_ADDR_MASK_CS01                                                                0x04db\n#define regMMEA1_ADDRDEC2_ADDR_MASK_CS01_BASE_IDX                                                       0\n#define regMMEA1_ADDRDEC2_ADDR_MASK_CS23                                                                0x04dc\n#define regMMEA1_ADDRDEC2_ADDR_MASK_CS23_BASE_IDX                                                       0\n#define regMMEA1_ADDRDEC2_ADDR_MASK_SECCS01                                                             0x04dd\n#define regMMEA1_ADDRDEC2_ADDR_MASK_SECCS01_BASE_IDX                                                    0\n#define regMMEA1_ADDRDEC2_ADDR_MASK_SECCS23                                                             0x04de\n#define regMMEA1_ADDRDEC2_ADDR_MASK_SECCS23_BASE_IDX                                                    0\n#define regMMEA1_ADDRDEC2_ADDR_CFG_CS01                                                                 0x04df\n#define regMMEA1_ADDRDEC2_ADDR_CFG_CS01_BASE_IDX                                                        0\n#define regMMEA1_ADDRDEC2_ADDR_CFG_CS23                                                                 0x04e0\n#define regMMEA1_ADDRDEC2_ADDR_CFG_CS23_BASE_IDX                                                        0\n#define regMMEA1_ADDRDEC2_ADDR_SEL_CS01                                                                 0x04e1\n#define regMMEA1_ADDRDEC2_ADDR_SEL_CS01_BASE_IDX                                                        0\n#define regMMEA1_ADDRDEC2_ADDR_SEL_CS23                                                                 0x04e2\n#define regMMEA1_ADDRDEC2_ADDR_SEL_CS23_BASE_IDX                                                        0\n#define regMMEA1_ADDRDEC2_ADDR_SEL2_CS01                                                                0x04e3\n#define regMMEA1_ADDRDEC2_ADDR_SEL2_CS01_BASE_IDX                                                       0\n#define regMMEA1_ADDRDEC2_ADDR_SEL2_CS23                                                                0x04e4\n#define regMMEA1_ADDRDEC2_ADDR_SEL2_CS23_BASE_IDX                                                       0\n#define regMMEA1_ADDRDEC2_COL_SEL_LO_CS01                                                               0x04e5\n#define regMMEA1_ADDRDEC2_COL_SEL_LO_CS01_BASE_IDX                                                      0\n#define regMMEA1_ADDRDEC2_COL_SEL_LO_CS23                                                               0x04e6\n#define regMMEA1_ADDRDEC2_COL_SEL_LO_CS23_BASE_IDX                                                      0\n#define regMMEA1_ADDRDEC2_COL_SEL_HI_CS01                                                               0x04e7\n#define regMMEA1_ADDRDEC2_COL_SEL_HI_CS01_BASE_IDX                                                      0\n#define regMMEA1_ADDRDEC2_COL_SEL_HI_CS23                                                               0x04e8\n#define regMMEA1_ADDRDEC2_COL_SEL_HI_CS23_BASE_IDX                                                      0\n#define regMMEA1_ADDRDEC2_RM_SEL_CS01                                                                   0x04e9\n#define regMMEA1_ADDRDEC2_RM_SEL_CS01_BASE_IDX                                                          0\n#define regMMEA1_ADDRDEC2_RM_SEL_CS23                                                                   0x04ea\n#define regMMEA1_ADDRDEC2_RM_SEL_CS23_BASE_IDX                                                          0\n#define regMMEA1_ADDRDEC2_RM_SEL_SECCS01                                                                0x04eb\n#define regMMEA1_ADDRDEC2_RM_SEL_SECCS01_BASE_IDX                                                       0\n#define regMMEA1_ADDRDEC2_RM_SEL_SECCS23                                                                0x04ec\n#define regMMEA1_ADDRDEC2_RM_SEL_SECCS23_BASE_IDX                                                       0\n#define regMMEA1_ADDRNORMDRAM_GLOBAL_CNTL                                                               0x04ed\n#define regMMEA1_ADDRNORMDRAM_GLOBAL_CNTL_BASE_IDX                                                      0\n#define regMMEA1_ADDRNORMGMI_GLOBAL_CNTL                                                                0x04ee\n#define regMMEA1_ADDRNORMGMI_GLOBAL_CNTL_BASE_IDX                                                       0\n#define regMMEA1_ADDRNORM_MEGACONTROL_ADDR0                                                             0x0511\n#define regMMEA1_ADDRNORM_MEGACONTROL_ADDR0_BASE_IDX                                                    0\n#define regMMEA1_ADDRNORM_MEGACONTROL_ADDR1                                                             0x0512\n#define regMMEA1_ADDRNORM_MEGACONTROL_ADDR1_BASE_IDX                                                    0\n#define regMMEA1_ADDRNORMDRAM_MASKING                                                                   0x0513\n#define regMMEA1_ADDRNORMDRAM_MASKING_BASE_IDX                                                          0\n#define regMMEA1_ADDRNORMGMI_MASKING                                                                    0x0514\n#define regMMEA1_ADDRNORMGMI_MASKING_BASE_IDX                                                           0\n#define regMMEA1_IO_RD_CLI2GRP_MAP0                                                                     0x0515\n#define regMMEA1_IO_RD_CLI2GRP_MAP0_BASE_IDX                                                            0\n#define regMMEA1_IO_RD_CLI2GRP_MAP1                                                                     0x0516\n#define regMMEA1_IO_RD_CLI2GRP_MAP1_BASE_IDX                                                            0\n#define regMMEA1_IO_WR_CLI2GRP_MAP0                                                                     0x0517\n#define regMMEA1_IO_WR_CLI2GRP_MAP0_BASE_IDX                                                            0\n#define regMMEA1_IO_WR_CLI2GRP_MAP1                                                                     0x0518\n#define regMMEA1_IO_WR_CLI2GRP_MAP1_BASE_IDX                                                            0\n#define regMMEA1_IO_RD_COMBINE_FLUSH                                                                    0x0519\n#define regMMEA1_IO_RD_COMBINE_FLUSH_BASE_IDX                                                           0\n#define regMMEA1_IO_WR_COMBINE_FLUSH                                                                    0x051a\n#define regMMEA1_IO_WR_COMBINE_FLUSH_BASE_IDX                                                           0\n#define regMMEA1_IO_GROUP_BURST                                                                         0x051b\n#define regMMEA1_IO_GROUP_BURST_BASE_IDX                                                                0\n#define regMMEA1_IO_RD_PRI_AGE                                                                          0x051c\n#define regMMEA1_IO_RD_PRI_AGE_BASE_IDX                                                                 0\n#define regMMEA1_IO_WR_PRI_AGE                                                                          0x051d\n#define regMMEA1_IO_WR_PRI_AGE_BASE_IDX                                                                 0\n#define regMMEA1_IO_RD_PRI_QUEUING                                                                      0x051e\n#define regMMEA1_IO_RD_PRI_QUEUING_BASE_IDX                                                             0\n#define regMMEA1_IO_WR_PRI_QUEUING                                                                      0x051f\n#define regMMEA1_IO_WR_PRI_QUEUING_BASE_IDX                                                             0\n#define regMMEA1_IO_RD_PRI_FIXED                                                                        0x0520\n#define regMMEA1_IO_RD_PRI_FIXED_BASE_IDX                                                               0\n#define regMMEA1_IO_WR_PRI_FIXED                                                                        0x0521\n#define regMMEA1_IO_WR_PRI_FIXED_BASE_IDX                                                               0\n#define regMMEA1_IO_RD_PRI_URGENCY                                                                      0x0522\n#define regMMEA1_IO_RD_PRI_URGENCY_BASE_IDX                                                             0\n#define regMMEA1_IO_WR_PRI_URGENCY                                                                      0x0523\n#define regMMEA1_IO_WR_PRI_URGENCY_BASE_IDX                                                             0\n#define regMMEA1_IO_RD_PRI_URGENCY_MASKING                                                              0x0524\n#define regMMEA1_IO_RD_PRI_URGENCY_MASKING_BASE_IDX                                                     0\n#define regMMEA1_IO_WR_PRI_URGENCY_MASKING                                                              0x0525\n#define regMMEA1_IO_WR_PRI_URGENCY_MASKING_BASE_IDX                                                     0\n#define regMMEA1_IO_RD_PRI_QUANT_PRI1                                                                   0x0526\n#define regMMEA1_IO_RD_PRI_QUANT_PRI1_BASE_IDX                                                          0\n#define regMMEA1_IO_RD_PRI_QUANT_PRI2                                                                   0x0527\n#define regMMEA1_IO_RD_PRI_QUANT_PRI2_BASE_IDX                                                          0\n#define regMMEA1_IO_RD_PRI_QUANT_PRI3                                                                   0x0528\n#define regMMEA1_IO_RD_PRI_QUANT_PRI3_BASE_IDX                                                          0\n#define regMMEA1_IO_WR_PRI_QUANT_PRI1                                                                   0x0529\n#define regMMEA1_IO_WR_PRI_QUANT_PRI1_BASE_IDX                                                          0\n#define regMMEA1_IO_WR_PRI_QUANT_PRI2                                                                   0x052a\n#define regMMEA1_IO_WR_PRI_QUANT_PRI2_BASE_IDX                                                          0\n#define regMMEA1_IO_WR_PRI_QUANT_PRI3                                                                   0x052b\n#define regMMEA1_IO_WR_PRI_QUANT_PRI3_BASE_IDX                                                          0\n#define regMMEA1_SDP_ARB_DRAM                                                                           0x052c\n#define regMMEA1_SDP_ARB_DRAM_BASE_IDX                                                                  0\n#define regMMEA1_SDP_ARB_GMI                                                                            0x052d\n#define regMMEA1_SDP_ARB_GMI_BASE_IDX                                                                   0\n#define regMMEA1_SDP_ARB_FINAL                                                                          0x052e\n#define regMMEA1_SDP_ARB_FINAL_BASE_IDX                                                                 0\n#define regMMEA1_SDP_DRAM_PRIORITY                                                                      0x052f\n#define regMMEA1_SDP_DRAM_PRIORITY_BASE_IDX                                                             0\n#define regMMEA1_SDP_GMI_PRIORITY                                                                       0x0530\n#define regMMEA1_SDP_GMI_PRIORITY_BASE_IDX                                                              0\n#define regMMEA1_SDP_IO_PRIORITY                                                                        0x0531\n#define regMMEA1_SDP_IO_PRIORITY_BASE_IDX                                                               0\n#define regMMEA1_SDP_CREDITS                                                                            0x0532\n#define regMMEA1_SDP_CREDITS_BASE_IDX                                                                   0\n#define regMMEA1_SDP_TAG_RESERVE0                                                                       0x0533\n#define regMMEA1_SDP_TAG_RESERVE0_BASE_IDX                                                              0\n#define regMMEA1_SDP_TAG_RESERVE1                                                                       0x0534\n#define regMMEA1_SDP_TAG_RESERVE1_BASE_IDX                                                              0\n#define regMMEA1_SDP_VCC_RESERVE0                                                                       0x0535\n#define regMMEA1_SDP_VCC_RESERVE0_BASE_IDX                                                              0\n#define regMMEA1_SDP_VCC_RESERVE1                                                                       0x0536\n#define regMMEA1_SDP_VCC_RESERVE1_BASE_IDX                                                              0\n#define regMMEA1_SDP_VCD_RESERVE0                                                                       0x0537\n#define regMMEA1_SDP_VCD_RESERVE0_BASE_IDX                                                              0\n#define regMMEA1_SDP_VCD_RESERVE1                                                                       0x0538\n#define regMMEA1_SDP_VCD_RESERVE1_BASE_IDX                                                              0\n#define regMMEA1_SDP_REQ_CNTL                                                                           0x0539\n#define regMMEA1_SDP_REQ_CNTL_BASE_IDX                                                                  0\n#define regMMEA1_MISC                                                                                   0x053a\n#define regMMEA1_MISC_BASE_IDX                                                                          0\n#define regMMEA1_LATENCY_SAMPLING                                                                       0x053b\n#define regMMEA1_LATENCY_SAMPLING_BASE_IDX                                                              0\n#define regMMEA1_PERFCOUNTER_LO                                                                         0x053c\n#define regMMEA1_PERFCOUNTER_LO_BASE_IDX                                                                0\n#define regMMEA1_PERFCOUNTER_HI                                                                         0x053d\n#define regMMEA1_PERFCOUNTER_HI_BASE_IDX                                                                0\n#define regMMEA1_PERFCOUNTER0_CFG                                                                       0x053e\n#define regMMEA1_PERFCOUNTER0_CFG_BASE_IDX                                                              0\n#define regMMEA1_PERFCOUNTER1_CFG                                                                       0x053f\n#define regMMEA1_PERFCOUNTER1_CFG_BASE_IDX                                                              0\n#define regMMEA1_PERFCOUNTER_RSLT_CNTL                                                                  0x0540\n#define regMMEA1_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                         0\n#define regMMEA1_EDC_CNT                                                                                0x0546\n#define regMMEA1_EDC_CNT_BASE_IDX                                                                       0\n#define regMMEA1_EDC_CNT2                                                                               0x0547\n#define regMMEA1_EDC_CNT2_BASE_IDX                                                                      0\n#define regMMEA1_DSM_CNTL                                                                               0x0548\n#define regMMEA1_DSM_CNTL_BASE_IDX                                                                      0\n#define regMMEA1_DSM_CNTLA                                                                              0x0549\n#define regMMEA1_DSM_CNTLA_BASE_IDX                                                                     0\n#define regMMEA1_DSM_CNTLB                                                                              0x054a\n#define regMMEA1_DSM_CNTLB_BASE_IDX                                                                     0\n#define regMMEA1_DSM_CNTL2                                                                              0x054b\n#define regMMEA1_DSM_CNTL2_BASE_IDX                                                                     0\n#define regMMEA1_DSM_CNTL2A                                                                             0x054c\n#define regMMEA1_DSM_CNTL2A_BASE_IDX                                                                    0\n#define regMMEA1_DSM_CNTL2B                                                                             0x054d\n#define regMMEA1_DSM_CNTL2B_BASE_IDX                                                                    0\n#define regMMEA1_CGTT_CLK_CTRL                                                                          0x054f\n#define regMMEA1_CGTT_CLK_CTRL_BASE_IDX                                                                 0\n#define regMMEA1_EDC_MODE                                                                               0x0550\n#define regMMEA1_EDC_MODE_BASE_IDX                                                                      0\n#define regMMEA1_ERR_STATUS                                                                             0x0551\n#define regMMEA1_ERR_STATUS_BASE_IDX                                                                    0\n#define regMMEA1_MISC2                                                                                  0x0552\n#define regMMEA1_MISC2_BASE_IDX                                                                         0\n#define regMMEA1_ADDRDEC_SELECT                                                                         0x0553\n#define regMMEA1_ADDRDEC_SELECT_BASE_IDX                                                                0\n#define regMMEA1_EDC_CNT3                                                                               0x0554\n#define regMMEA1_EDC_CNT3_BASE_IDX                                                                      0\n#define regMMEA1_MISC_AON                                                                               0x0555\n#define regMMEA1_MISC_AON_BASE_IDX                                                                      0\n\n\n\n\n#define regMMEA2_DRAM_RD_CLI2GRP_MAP0                                                                   0x0580\n#define regMMEA2_DRAM_RD_CLI2GRP_MAP0_BASE_IDX                                                          0\n#define regMMEA2_DRAM_RD_CLI2GRP_MAP1                                                                   0x0581\n#define regMMEA2_DRAM_RD_CLI2GRP_MAP1_BASE_IDX                                                          0\n#define regMMEA2_DRAM_WR_CLI2GRP_MAP0                                                                   0x0582\n#define regMMEA2_DRAM_WR_CLI2GRP_MAP0_BASE_IDX                                                          0\n#define regMMEA2_DRAM_WR_CLI2GRP_MAP1                                                                   0x0583\n#define regMMEA2_DRAM_WR_CLI2GRP_MAP1_BASE_IDX                                                          0\n#define regMMEA2_DRAM_RD_GRP2VC_MAP                                                                     0x0584\n#define regMMEA2_DRAM_RD_GRP2VC_MAP_BASE_IDX                                                            0\n#define regMMEA2_DRAM_WR_GRP2VC_MAP                                                                     0x0585\n#define regMMEA2_DRAM_WR_GRP2VC_MAP_BASE_IDX                                                            0\n#define regMMEA2_DRAM_RD_LAZY                                                                           0x0586\n#define regMMEA2_DRAM_RD_LAZY_BASE_IDX                                                                  0\n#define regMMEA2_DRAM_WR_LAZY                                                                           0x0587\n#define regMMEA2_DRAM_WR_LAZY_BASE_IDX                                                                  0\n#define regMMEA2_DRAM_RD_CAM_CNTL                                                                       0x0588\n#define regMMEA2_DRAM_RD_CAM_CNTL_BASE_IDX                                                              0\n#define regMMEA2_DRAM_WR_CAM_CNTL                                                                       0x0589\n#define regMMEA2_DRAM_WR_CAM_CNTL_BASE_IDX                                                              0\n#define regMMEA2_DRAM_PAGE_BURST                                                                        0x058a\n#define regMMEA2_DRAM_PAGE_BURST_BASE_IDX                                                               0\n#define regMMEA2_DRAM_RD_PRI_AGE                                                                        0x058b\n#define regMMEA2_DRAM_RD_PRI_AGE_BASE_IDX                                                               0\n#define regMMEA2_DRAM_WR_PRI_AGE                                                                        0x058c\n#define regMMEA2_DRAM_WR_PRI_AGE_BASE_IDX                                                               0\n#define regMMEA2_DRAM_RD_PRI_QUEUING                                                                    0x058d\n#define regMMEA2_DRAM_RD_PRI_QUEUING_BASE_IDX                                                           0\n#define regMMEA2_DRAM_WR_PRI_QUEUING                                                                    0x058e\n#define regMMEA2_DRAM_WR_PRI_QUEUING_BASE_IDX                                                           0\n#define regMMEA2_DRAM_RD_PRI_FIXED                                                                      0x058f\n#define regMMEA2_DRAM_RD_PRI_FIXED_BASE_IDX                                                             0\n#define regMMEA2_DRAM_WR_PRI_FIXED                                                                      0x0590\n#define regMMEA2_DRAM_WR_PRI_FIXED_BASE_IDX                                                             0\n#define regMMEA2_DRAM_RD_PRI_URGENCY                                                                    0x0591\n#define regMMEA2_DRAM_RD_PRI_URGENCY_BASE_IDX                                                           0\n#define regMMEA2_DRAM_WR_PRI_URGENCY                                                                    0x0592\n#define regMMEA2_DRAM_WR_PRI_URGENCY_BASE_IDX                                                           0\n#define regMMEA2_DRAM_RD_PRI_QUANT_PRI1                                                                 0x0593\n#define regMMEA2_DRAM_RD_PRI_QUANT_PRI1_BASE_IDX                                                        0\n#define regMMEA2_DRAM_RD_PRI_QUANT_PRI2                                                                 0x0594\n#define regMMEA2_DRAM_RD_PRI_QUANT_PRI2_BASE_IDX                                                        0\n#define regMMEA2_DRAM_RD_PRI_QUANT_PRI3                                                                 0x0595\n#define regMMEA2_DRAM_RD_PRI_QUANT_PRI3_BASE_IDX                                                        0\n#define regMMEA2_DRAM_WR_PRI_QUANT_PRI1                                                                 0x0596\n#define regMMEA2_DRAM_WR_PRI_QUANT_PRI1_BASE_IDX                                                        0\n#define regMMEA2_DRAM_WR_PRI_QUANT_PRI2                                                                 0x0597\n#define regMMEA2_DRAM_WR_PRI_QUANT_PRI2_BASE_IDX                                                        0\n#define regMMEA2_DRAM_WR_PRI_QUANT_PRI3                                                                 0x0598\n#define regMMEA2_DRAM_WR_PRI_QUANT_PRI3_BASE_IDX                                                        0\n#define regMMEA2_GMI_RD_CLI2GRP_MAP0                                                                    0x0599\n#define regMMEA2_GMI_RD_CLI2GRP_MAP0_BASE_IDX                                                           0\n#define regMMEA2_GMI_RD_CLI2GRP_MAP1                                                                    0x059a\n#define regMMEA2_GMI_RD_CLI2GRP_MAP1_BASE_IDX                                                           0\n#define regMMEA2_GMI_WR_CLI2GRP_MAP0                                                                    0x059b\n#define regMMEA2_GMI_WR_CLI2GRP_MAP0_BASE_IDX                                                           0\n#define regMMEA2_GMI_WR_CLI2GRP_MAP1                                                                    0x059c\n#define regMMEA2_GMI_WR_CLI2GRP_MAP1_BASE_IDX                                                           0\n#define regMMEA2_GMI_RD_GRP2VC_MAP                                                                      0x059d\n#define regMMEA2_GMI_RD_GRP2VC_MAP_BASE_IDX                                                             0\n#define regMMEA2_GMI_WR_GRP2VC_MAP                                                                      0x059e\n#define regMMEA2_GMI_WR_GRP2VC_MAP_BASE_IDX                                                             0\n#define regMMEA2_GMI_RD_LAZY                                                                            0x059f\n#define regMMEA2_GMI_RD_LAZY_BASE_IDX                                                                   0\n#define regMMEA2_GMI_WR_LAZY                                                                            0x05a0\n#define regMMEA2_GMI_WR_LAZY_BASE_IDX                                                                   0\n#define regMMEA2_GMI_RD_CAM_CNTL                                                                        0x05a1\n#define regMMEA2_GMI_RD_CAM_CNTL_BASE_IDX                                                               0\n#define regMMEA2_GMI_WR_CAM_CNTL                                                                        0x05a2\n#define regMMEA2_GMI_WR_CAM_CNTL_BASE_IDX                                                               0\n#define regMMEA2_GMI_PAGE_BURST                                                                         0x05a3\n#define regMMEA2_GMI_PAGE_BURST_BASE_IDX                                                                0\n#define regMMEA2_GMI_RD_PRI_AGE                                                                         0x05a4\n#define regMMEA2_GMI_RD_PRI_AGE_BASE_IDX                                                                0\n#define regMMEA2_GMI_WR_PRI_AGE                                                                         0x05a5\n#define regMMEA2_GMI_WR_PRI_AGE_BASE_IDX                                                                0\n#define regMMEA2_GMI_RD_PRI_QUEUING                                                                     0x05a6\n#define regMMEA2_GMI_RD_PRI_QUEUING_BASE_IDX                                                            0\n#define regMMEA2_GMI_WR_PRI_QUEUING                                                                     0x05a7\n#define regMMEA2_GMI_WR_PRI_QUEUING_BASE_IDX                                                            0\n#define regMMEA2_GMI_RD_PRI_FIXED                                                                       0x05a8\n#define regMMEA2_GMI_RD_PRI_FIXED_BASE_IDX                                                              0\n#define regMMEA2_GMI_WR_PRI_FIXED                                                                       0x05a9\n#define regMMEA2_GMI_WR_PRI_FIXED_BASE_IDX                                                              0\n#define regMMEA2_GMI_RD_PRI_URGENCY                                                                     0x05aa\n#define regMMEA2_GMI_RD_PRI_URGENCY_BASE_IDX                                                            0\n#define regMMEA2_GMI_WR_PRI_URGENCY                                                                     0x05ab\n#define regMMEA2_GMI_WR_PRI_URGENCY_BASE_IDX                                                            0\n#define regMMEA2_GMI_RD_PRI_URGENCY_MASKING                                                             0x05ac\n#define regMMEA2_GMI_RD_PRI_URGENCY_MASKING_BASE_IDX                                                    0\n#define regMMEA2_GMI_WR_PRI_URGENCY_MASKING                                                             0x05ad\n#define regMMEA2_GMI_WR_PRI_URGENCY_MASKING_BASE_IDX                                                    0\n#define regMMEA2_GMI_RD_PRI_QUANT_PRI1                                                                  0x05ae\n#define regMMEA2_GMI_RD_PRI_QUANT_PRI1_BASE_IDX                                                         0\n#define regMMEA2_GMI_RD_PRI_QUANT_PRI2                                                                  0x05af\n#define regMMEA2_GMI_RD_PRI_QUANT_PRI2_BASE_IDX                                                         0\n#define regMMEA2_GMI_RD_PRI_QUANT_PRI3                                                                  0x05b0\n#define regMMEA2_GMI_RD_PRI_QUANT_PRI3_BASE_IDX                                                         0\n#define regMMEA2_GMI_WR_PRI_QUANT_PRI1                                                                  0x05b1\n#define regMMEA2_GMI_WR_PRI_QUANT_PRI1_BASE_IDX                                                         0\n#define regMMEA2_GMI_WR_PRI_QUANT_PRI2                                                                  0x05b2\n#define regMMEA2_GMI_WR_PRI_QUANT_PRI2_BASE_IDX                                                         0\n#define regMMEA2_GMI_WR_PRI_QUANT_PRI3                                                                  0x05b3\n#define regMMEA2_GMI_WR_PRI_QUANT_PRI3_BASE_IDX                                                         0\n#define regMMEA2_ADDRNORM_BASE_ADDR0                                                                    0x05b4\n#define regMMEA2_ADDRNORM_BASE_ADDR0_BASE_IDX                                                           0\n#define regMMEA2_ADDRNORM_LIMIT_ADDR0                                                                   0x05b5\n#define regMMEA2_ADDRNORM_LIMIT_ADDR0_BASE_IDX                                                          0\n#define regMMEA2_ADDRNORM_BASE_ADDR1                                                                    0x05b6\n#define regMMEA2_ADDRNORM_BASE_ADDR1_BASE_IDX                                                           0\n#define regMMEA2_ADDRNORM_LIMIT_ADDR1                                                                   0x05b7\n#define regMMEA2_ADDRNORM_LIMIT_ADDR1_BASE_IDX                                                          0\n#define regMMEA2_ADDRNORM_OFFSET_ADDR1                                                                  0x05b8\n#define regMMEA2_ADDRNORM_OFFSET_ADDR1_BASE_IDX                                                         0\n#define regMMEA2_ADDRNORM_BASE_ADDR2                                                                    0x05b9\n#define regMMEA2_ADDRNORM_BASE_ADDR2_BASE_IDX                                                           0\n#define regMMEA2_ADDRNORM_LIMIT_ADDR2                                                                   0x05ba\n#define regMMEA2_ADDRNORM_LIMIT_ADDR2_BASE_IDX                                                          0\n#define regMMEA2_ADDRNORM_BASE_ADDR3                                                                    0x05bb\n#define regMMEA2_ADDRNORM_BASE_ADDR3_BASE_IDX                                                           0\n#define regMMEA2_ADDRNORM_LIMIT_ADDR3                                                                   0x05bc\n#define regMMEA2_ADDRNORM_LIMIT_ADDR3_BASE_IDX                                                          0\n#define regMMEA2_ADDRNORM_OFFSET_ADDR3                                                                  0x05bd\n#define regMMEA2_ADDRNORM_OFFSET_ADDR3_BASE_IDX                                                         0\n#define regMMEA2_ADDRNORM_MEGABASE_ADDR0                                                                0x05be\n#define regMMEA2_ADDRNORM_MEGABASE_ADDR0_BASE_IDX                                                       0\n#define regMMEA2_ADDRNORM_MEGALIMIT_ADDR0                                                               0x05bf\n#define regMMEA2_ADDRNORM_MEGALIMIT_ADDR0_BASE_IDX                                                      0\n#define regMMEA2_ADDRNORM_MEGABASE_ADDR1                                                                0x05c0\n#define regMMEA2_ADDRNORM_MEGABASE_ADDR1_BASE_IDX                                                       0\n#define regMMEA2_ADDRNORM_MEGALIMIT_ADDR1                                                               0x05c1\n#define regMMEA2_ADDRNORM_MEGALIMIT_ADDR1_BASE_IDX                                                      0\n#define regMMEA2_ADDRNORMDRAM_HOLE_CNTL                                                                 0x05c3\n#define regMMEA2_ADDRNORMDRAM_HOLE_CNTL_BASE_IDX                                                        0\n#define regMMEA2_ADDRNORMGMI_HOLE_CNTL                                                                  0x05c4\n#define regMMEA2_ADDRNORMGMI_HOLE_CNTL_BASE_IDX                                                         0\n#define regMMEA2_ADDRNORMDRAM_NP2_CHANNEL_CFG                                                           0x05c5\n#define regMMEA2_ADDRNORMDRAM_NP2_CHANNEL_CFG_BASE_IDX                                                  0\n#define regMMEA2_ADDRNORMGMI_NP2_CHANNEL_CFG                                                            0x05c6\n#define regMMEA2_ADDRNORMGMI_NP2_CHANNEL_CFG_BASE_IDX                                                   0\n#define regMMEA2_ADDRDEC_BANK_CFG                                                                       0x05c7\n#define regMMEA2_ADDRDEC_BANK_CFG_BASE_IDX                                                              0\n#define regMMEA2_ADDRDEC_MISC_CFG                                                                       0x05c8\n#define regMMEA2_ADDRDEC_MISC_CFG_BASE_IDX                                                              0\n#define regMMEA2_ADDRDECDRAM_HARVEST_ENABLE                                                             0x05d3\n#define regMMEA2_ADDRDECDRAM_HARVEST_ENABLE_BASE_IDX                                                    0\n#define regMMEA2_ADDRDECGMI_HARVEST_ENABLE                                                              0x05de\n#define regMMEA2_ADDRDECGMI_HARVEST_ENABLE_BASE_IDX                                                     0\n#define regMMEA2_ADDRDEC0_BASE_ADDR_CS0                                                                 0x05df\n#define regMMEA2_ADDRDEC0_BASE_ADDR_CS0_BASE_IDX                                                        0\n#define regMMEA2_ADDRDEC0_BASE_ADDR_CS1                                                                 0x05e0\n#define regMMEA2_ADDRDEC0_BASE_ADDR_CS1_BASE_IDX                                                        0\n#define regMMEA2_ADDRDEC0_BASE_ADDR_CS2                                                                 0x05e1\n#define regMMEA2_ADDRDEC0_BASE_ADDR_CS2_BASE_IDX                                                        0\n#define regMMEA2_ADDRDEC0_BASE_ADDR_CS3                                                                 0x05e2\n#define regMMEA2_ADDRDEC0_BASE_ADDR_CS3_BASE_IDX                                                        0\n#define regMMEA2_ADDRDEC0_BASE_ADDR_SECCS0                                                              0x05e3\n#define regMMEA2_ADDRDEC0_BASE_ADDR_SECCS0_BASE_IDX                                                     0\n#define regMMEA2_ADDRDEC0_BASE_ADDR_SECCS1                                                              0x05e4\n#define regMMEA2_ADDRDEC0_BASE_ADDR_SECCS1_BASE_IDX                                                     0\n#define regMMEA2_ADDRDEC0_BASE_ADDR_SECCS2                                                              0x05e5\n#define regMMEA2_ADDRDEC0_BASE_ADDR_SECCS2_BASE_IDX                                                     0\n#define regMMEA2_ADDRDEC0_BASE_ADDR_SECCS3                                                              0x05e6\n#define regMMEA2_ADDRDEC0_BASE_ADDR_SECCS3_BASE_IDX                                                     0\n#define regMMEA2_ADDRDEC0_ADDR_MASK_CS01                                                                0x05e7\n#define regMMEA2_ADDRDEC0_ADDR_MASK_CS01_BASE_IDX                                                       0\n#define regMMEA2_ADDRDEC0_ADDR_MASK_CS23                                                                0x05e8\n#define regMMEA2_ADDRDEC0_ADDR_MASK_CS23_BASE_IDX                                                       0\n#define regMMEA2_ADDRDEC0_ADDR_MASK_SECCS01                                                             0x05e9\n#define regMMEA2_ADDRDEC0_ADDR_MASK_SECCS01_BASE_IDX                                                    0\n#define regMMEA2_ADDRDEC0_ADDR_MASK_SECCS23                                                             0x05ea\n#define regMMEA2_ADDRDEC0_ADDR_MASK_SECCS23_BASE_IDX                                                    0\n#define regMMEA2_ADDRDEC0_ADDR_CFG_CS01                                                                 0x05eb\n#define regMMEA2_ADDRDEC0_ADDR_CFG_CS01_BASE_IDX                                                        0\n#define regMMEA2_ADDRDEC0_ADDR_CFG_CS23                                                                 0x05ec\n#define regMMEA2_ADDRDEC0_ADDR_CFG_CS23_BASE_IDX                                                        0\n#define regMMEA2_ADDRDEC0_ADDR_SEL_CS01                                                                 0x05ed\n#define regMMEA2_ADDRDEC0_ADDR_SEL_CS01_BASE_IDX                                                        0\n#define regMMEA2_ADDRDEC0_ADDR_SEL_CS23                                                                 0x05ee\n#define regMMEA2_ADDRDEC0_ADDR_SEL_CS23_BASE_IDX                                                        0\n#define regMMEA2_ADDRDEC0_ADDR_SEL2_CS01                                                                0x05ef\n#define regMMEA2_ADDRDEC0_ADDR_SEL2_CS01_BASE_IDX                                                       0\n#define regMMEA2_ADDRDEC0_ADDR_SEL2_CS23                                                                0x05f0\n#define regMMEA2_ADDRDEC0_ADDR_SEL2_CS23_BASE_IDX                                                       0\n#define regMMEA2_ADDRDEC0_COL_SEL_LO_CS01                                                               0x05f1\n#define regMMEA2_ADDRDEC0_COL_SEL_LO_CS01_BASE_IDX                                                      0\n#define regMMEA2_ADDRDEC0_COL_SEL_LO_CS23                                                               0x05f2\n#define regMMEA2_ADDRDEC0_COL_SEL_LO_CS23_BASE_IDX                                                      0\n#define regMMEA2_ADDRDEC0_COL_SEL_HI_CS01                                                               0x05f3\n#define regMMEA2_ADDRDEC0_COL_SEL_HI_CS01_BASE_IDX                                                      0\n#define regMMEA2_ADDRDEC0_COL_SEL_HI_CS23                                                               0x05f4\n#define regMMEA2_ADDRDEC0_COL_SEL_HI_CS23_BASE_IDX                                                      0\n#define regMMEA2_ADDRDEC0_RM_SEL_CS01                                                                   0x05f5\n#define regMMEA2_ADDRDEC0_RM_SEL_CS01_BASE_IDX                                                          0\n#define regMMEA2_ADDRDEC0_RM_SEL_CS23                                                                   0x05f6\n#define regMMEA2_ADDRDEC0_RM_SEL_CS23_BASE_IDX                                                          0\n#define regMMEA2_ADDRDEC0_RM_SEL_SECCS01                                                                0x05f7\n#define regMMEA2_ADDRDEC0_RM_SEL_SECCS01_BASE_IDX                                                       0\n#define regMMEA2_ADDRDEC0_RM_SEL_SECCS23                                                                0x05f8\n#define regMMEA2_ADDRDEC0_RM_SEL_SECCS23_BASE_IDX                                                       0\n#define regMMEA2_ADDRDEC1_BASE_ADDR_CS0                                                                 0x05f9\n#define regMMEA2_ADDRDEC1_BASE_ADDR_CS0_BASE_IDX                                                        0\n#define regMMEA2_ADDRDEC1_BASE_ADDR_CS1                                                                 0x05fa\n#define regMMEA2_ADDRDEC1_BASE_ADDR_CS1_BASE_IDX                                                        0\n#define regMMEA2_ADDRDEC1_BASE_ADDR_CS2                                                                 0x05fb\n#define regMMEA2_ADDRDEC1_BASE_ADDR_CS2_BASE_IDX                                                        0\n#define regMMEA2_ADDRDEC1_BASE_ADDR_CS3                                                                 0x05fc\n#define regMMEA2_ADDRDEC1_BASE_ADDR_CS3_BASE_IDX                                                        0\n#define regMMEA2_ADDRDEC1_BASE_ADDR_SECCS0                                                              0x05fd\n#define regMMEA2_ADDRDEC1_BASE_ADDR_SECCS0_BASE_IDX                                                     0\n#define regMMEA2_ADDRDEC1_BASE_ADDR_SECCS1                                                              0x05fe\n#define regMMEA2_ADDRDEC1_BASE_ADDR_SECCS1_BASE_IDX                                                     0\n#define regMMEA2_ADDRDEC1_BASE_ADDR_SECCS2                                                              0x05ff\n#define regMMEA2_ADDRDEC1_BASE_ADDR_SECCS2_BASE_IDX                                                     0\n#define regMMEA2_ADDRDEC1_BASE_ADDR_SECCS3                                                              0x0600\n#define regMMEA2_ADDRDEC1_BASE_ADDR_SECCS3_BASE_IDX                                                     0\n#define regMMEA2_ADDRDEC1_ADDR_MASK_CS01                                                                0x0601\n#define regMMEA2_ADDRDEC1_ADDR_MASK_CS01_BASE_IDX                                                       0\n#define regMMEA2_ADDRDEC1_ADDR_MASK_CS23                                                                0x0602\n#define regMMEA2_ADDRDEC1_ADDR_MASK_CS23_BASE_IDX                                                       0\n#define regMMEA2_ADDRDEC1_ADDR_MASK_SECCS01                                                             0x0603\n#define regMMEA2_ADDRDEC1_ADDR_MASK_SECCS01_BASE_IDX                                                    0\n#define regMMEA2_ADDRDEC1_ADDR_MASK_SECCS23                                                             0x0604\n#define regMMEA2_ADDRDEC1_ADDR_MASK_SECCS23_BASE_IDX                                                    0\n#define regMMEA2_ADDRDEC1_ADDR_CFG_CS01                                                                 0x0605\n#define regMMEA2_ADDRDEC1_ADDR_CFG_CS01_BASE_IDX                                                        0\n#define regMMEA2_ADDRDEC1_ADDR_CFG_CS23                                                                 0x0606\n#define regMMEA2_ADDRDEC1_ADDR_CFG_CS23_BASE_IDX                                                        0\n#define regMMEA2_ADDRDEC1_ADDR_SEL_CS01                                                                 0x0607\n#define regMMEA2_ADDRDEC1_ADDR_SEL_CS01_BASE_IDX                                                        0\n#define regMMEA2_ADDRDEC1_ADDR_SEL_CS23                                                                 0x0608\n#define regMMEA2_ADDRDEC1_ADDR_SEL_CS23_BASE_IDX                                                        0\n#define regMMEA2_ADDRDEC1_ADDR_SEL2_CS01                                                                0x0609\n#define regMMEA2_ADDRDEC1_ADDR_SEL2_CS01_BASE_IDX                                                       0\n#define regMMEA2_ADDRDEC1_ADDR_SEL2_CS23                                                                0x060a\n#define regMMEA2_ADDRDEC1_ADDR_SEL2_CS23_BASE_IDX                                                       0\n#define regMMEA2_ADDRDEC1_COL_SEL_LO_CS01                                                               0x060b\n#define regMMEA2_ADDRDEC1_COL_SEL_LO_CS01_BASE_IDX                                                      0\n#define regMMEA2_ADDRDEC1_COL_SEL_LO_CS23                                                               0x060c\n#define regMMEA2_ADDRDEC1_COL_SEL_LO_CS23_BASE_IDX                                                      0\n#define regMMEA2_ADDRDEC1_COL_SEL_HI_CS01                                                               0x060d\n#define regMMEA2_ADDRDEC1_COL_SEL_HI_CS01_BASE_IDX                                                      0\n#define regMMEA2_ADDRDEC1_COL_SEL_HI_CS23                                                               0x060e\n#define regMMEA2_ADDRDEC1_COL_SEL_HI_CS23_BASE_IDX                                                      0\n#define regMMEA2_ADDRDEC1_RM_SEL_CS01                                                                   0x060f\n#define regMMEA2_ADDRDEC1_RM_SEL_CS01_BASE_IDX                                                          0\n#define regMMEA2_ADDRDEC1_RM_SEL_CS23                                                                   0x0610\n#define regMMEA2_ADDRDEC1_RM_SEL_CS23_BASE_IDX                                                          0\n#define regMMEA2_ADDRDEC1_RM_SEL_SECCS01                                                                0x0611\n#define regMMEA2_ADDRDEC1_RM_SEL_SECCS01_BASE_IDX                                                       0\n#define regMMEA2_ADDRDEC1_RM_SEL_SECCS23                                                                0x0612\n#define regMMEA2_ADDRDEC1_RM_SEL_SECCS23_BASE_IDX                                                       0\n#define regMMEA2_ADDRDEC2_BASE_ADDR_CS0                                                                 0x0613\n#define regMMEA2_ADDRDEC2_BASE_ADDR_CS0_BASE_IDX                                                        0\n#define regMMEA2_ADDRDEC2_BASE_ADDR_CS1                                                                 0x0614\n#define regMMEA2_ADDRDEC2_BASE_ADDR_CS1_BASE_IDX                                                        0\n#define regMMEA2_ADDRDEC2_BASE_ADDR_CS2                                                                 0x0615\n#define regMMEA2_ADDRDEC2_BASE_ADDR_CS2_BASE_IDX                                                        0\n#define regMMEA2_ADDRDEC2_BASE_ADDR_CS3                                                                 0x0616\n#define regMMEA2_ADDRDEC2_BASE_ADDR_CS3_BASE_IDX                                                        0\n#define regMMEA2_ADDRDEC2_BASE_ADDR_SECCS0                                                              0x0617\n#define regMMEA2_ADDRDEC2_BASE_ADDR_SECCS0_BASE_IDX                                                     0\n#define regMMEA2_ADDRDEC2_BASE_ADDR_SECCS1                                                              0x0618\n#define regMMEA2_ADDRDEC2_BASE_ADDR_SECCS1_BASE_IDX                                                     0\n#define regMMEA2_ADDRDEC2_BASE_ADDR_SECCS2                                                              0x0619\n#define regMMEA2_ADDRDEC2_BASE_ADDR_SECCS2_BASE_IDX                                                     0\n#define regMMEA2_ADDRDEC2_BASE_ADDR_SECCS3                                                              0x061a\n#define regMMEA2_ADDRDEC2_BASE_ADDR_SECCS3_BASE_IDX                                                     0\n#define regMMEA2_ADDRDEC2_ADDR_MASK_CS01                                                                0x061b\n#define regMMEA2_ADDRDEC2_ADDR_MASK_CS01_BASE_IDX                                                       0\n#define regMMEA2_ADDRDEC2_ADDR_MASK_CS23                                                                0x061c\n#define regMMEA2_ADDRDEC2_ADDR_MASK_CS23_BASE_IDX                                                       0\n#define regMMEA2_ADDRDEC2_ADDR_MASK_SECCS01                                                             0x061d\n#define regMMEA2_ADDRDEC2_ADDR_MASK_SECCS01_BASE_IDX                                                    0\n#define regMMEA2_ADDRDEC2_ADDR_MASK_SECCS23                                                             0x061e\n#define regMMEA2_ADDRDEC2_ADDR_MASK_SECCS23_BASE_IDX                                                    0\n#define regMMEA2_ADDRDEC2_ADDR_CFG_CS01                                                                 0x061f\n#define regMMEA2_ADDRDEC2_ADDR_CFG_CS01_BASE_IDX                                                        0\n#define regMMEA2_ADDRDEC2_ADDR_CFG_CS23                                                                 0x0620\n#define regMMEA2_ADDRDEC2_ADDR_CFG_CS23_BASE_IDX                                                        0\n#define regMMEA2_ADDRDEC2_ADDR_SEL_CS01                                                                 0x0621\n#define regMMEA2_ADDRDEC2_ADDR_SEL_CS01_BASE_IDX                                                        0\n#define regMMEA2_ADDRDEC2_ADDR_SEL_CS23                                                                 0x0622\n#define regMMEA2_ADDRDEC2_ADDR_SEL_CS23_BASE_IDX                                                        0\n#define regMMEA2_ADDRDEC2_ADDR_SEL2_CS01                                                                0x0623\n#define regMMEA2_ADDRDEC2_ADDR_SEL2_CS01_BASE_IDX                                                       0\n#define regMMEA2_ADDRDEC2_ADDR_SEL2_CS23                                                                0x0624\n#define regMMEA2_ADDRDEC2_ADDR_SEL2_CS23_BASE_IDX                                                       0\n#define regMMEA2_ADDRDEC2_COL_SEL_LO_CS01                                                               0x0625\n#define regMMEA2_ADDRDEC2_COL_SEL_LO_CS01_BASE_IDX                                                      0\n#define regMMEA2_ADDRDEC2_COL_SEL_LO_CS23                                                               0x0626\n#define regMMEA2_ADDRDEC2_COL_SEL_LO_CS23_BASE_IDX                                                      0\n#define regMMEA2_ADDRDEC2_COL_SEL_HI_CS01                                                               0x0627\n#define regMMEA2_ADDRDEC2_COL_SEL_HI_CS01_BASE_IDX                                                      0\n#define regMMEA2_ADDRDEC2_COL_SEL_HI_CS23                                                               0x0628\n#define regMMEA2_ADDRDEC2_COL_SEL_HI_CS23_BASE_IDX                                                      0\n#define regMMEA2_ADDRDEC2_RM_SEL_CS01                                                                   0x0629\n#define regMMEA2_ADDRDEC2_RM_SEL_CS01_BASE_IDX                                                          0\n#define regMMEA2_ADDRDEC2_RM_SEL_CS23                                                                   0x062a\n#define regMMEA2_ADDRDEC2_RM_SEL_CS23_BASE_IDX                                                          0\n#define regMMEA2_ADDRDEC2_RM_SEL_SECCS01                                                                0x062b\n#define regMMEA2_ADDRDEC2_RM_SEL_SECCS01_BASE_IDX                                                       0\n#define regMMEA2_ADDRDEC2_RM_SEL_SECCS23                                                                0x062c\n#define regMMEA2_ADDRDEC2_RM_SEL_SECCS23_BASE_IDX                                                       0\n#define regMMEA2_ADDRNORMDRAM_GLOBAL_CNTL                                                               0x062d\n#define regMMEA2_ADDRNORMDRAM_GLOBAL_CNTL_BASE_IDX                                                      0\n#define regMMEA2_ADDRNORMGMI_GLOBAL_CNTL                                                                0x062e\n#define regMMEA2_ADDRNORMGMI_GLOBAL_CNTL_BASE_IDX                                                       0\n#define regMMEA2_ADDRNORM_MEGACONTROL_ADDR0                                                             0x0651\n#define regMMEA2_ADDRNORM_MEGACONTROL_ADDR0_BASE_IDX                                                    0\n#define regMMEA2_ADDRNORM_MEGACONTROL_ADDR1                                                             0x0652\n#define regMMEA2_ADDRNORM_MEGACONTROL_ADDR1_BASE_IDX                                                    0\n#define regMMEA2_ADDRNORMDRAM_MASKING                                                                   0x0653\n#define regMMEA2_ADDRNORMDRAM_MASKING_BASE_IDX                                                          0\n#define regMMEA2_ADDRNORMGMI_MASKING                                                                    0x0654\n#define regMMEA2_ADDRNORMGMI_MASKING_BASE_IDX                                                           0\n#define regMMEA2_IO_RD_CLI2GRP_MAP0                                                                     0x0655\n#define regMMEA2_IO_RD_CLI2GRP_MAP0_BASE_IDX                                                            0\n#define regMMEA2_IO_RD_CLI2GRP_MAP1                                                                     0x0656\n#define regMMEA2_IO_RD_CLI2GRP_MAP1_BASE_IDX                                                            0\n#define regMMEA2_IO_WR_CLI2GRP_MAP0                                                                     0x0657\n#define regMMEA2_IO_WR_CLI2GRP_MAP0_BASE_IDX                                                            0\n#define regMMEA2_IO_WR_CLI2GRP_MAP1                                                                     0x0658\n#define regMMEA2_IO_WR_CLI2GRP_MAP1_BASE_IDX                                                            0\n#define regMMEA2_IO_RD_COMBINE_FLUSH                                                                    0x0659\n#define regMMEA2_IO_RD_COMBINE_FLUSH_BASE_IDX                                                           0\n#define regMMEA2_IO_WR_COMBINE_FLUSH                                                                    0x065a\n#define regMMEA2_IO_WR_COMBINE_FLUSH_BASE_IDX                                                           0\n#define regMMEA2_IO_GROUP_BURST                                                                         0x065b\n#define regMMEA2_IO_GROUP_BURST_BASE_IDX                                                                0\n#define regMMEA2_IO_RD_PRI_AGE                                                                          0x065c\n#define regMMEA2_IO_RD_PRI_AGE_BASE_IDX                                                                 0\n#define regMMEA2_IO_WR_PRI_AGE                                                                          0x065d\n#define regMMEA2_IO_WR_PRI_AGE_BASE_IDX                                                                 0\n#define regMMEA2_IO_RD_PRI_QUEUING                                                                      0x065e\n#define regMMEA2_IO_RD_PRI_QUEUING_BASE_IDX                                                             0\n#define regMMEA2_IO_WR_PRI_QUEUING                                                                      0x065f\n#define regMMEA2_IO_WR_PRI_QUEUING_BASE_IDX                                                             0\n#define regMMEA2_IO_RD_PRI_FIXED                                                                        0x0660\n#define regMMEA2_IO_RD_PRI_FIXED_BASE_IDX                                                               0\n#define regMMEA2_IO_WR_PRI_FIXED                                                                        0x0661\n#define regMMEA2_IO_WR_PRI_FIXED_BASE_IDX                                                               0\n#define regMMEA2_IO_RD_PRI_URGENCY                                                                      0x0662\n#define regMMEA2_IO_RD_PRI_URGENCY_BASE_IDX                                                             0\n#define regMMEA2_IO_WR_PRI_URGENCY                                                                      0x0663\n#define regMMEA2_IO_WR_PRI_URGENCY_BASE_IDX                                                             0\n#define regMMEA2_IO_RD_PRI_URGENCY_MASKING                                                              0x0664\n#define regMMEA2_IO_RD_PRI_URGENCY_MASKING_BASE_IDX                                                     0\n#define regMMEA2_IO_WR_PRI_URGENCY_MASKING                                                              0x0665\n#define regMMEA2_IO_WR_PRI_URGENCY_MASKING_BASE_IDX                                                     0\n#define regMMEA2_IO_RD_PRI_QUANT_PRI1                                                                   0x0666\n#define regMMEA2_IO_RD_PRI_QUANT_PRI1_BASE_IDX                                                          0\n#define regMMEA2_IO_RD_PRI_QUANT_PRI2                                                                   0x0667\n#define regMMEA2_IO_RD_PRI_QUANT_PRI2_BASE_IDX                                                          0\n#define regMMEA2_IO_RD_PRI_QUANT_PRI3                                                                   0x0668\n#define regMMEA2_IO_RD_PRI_QUANT_PRI3_BASE_IDX                                                          0\n#define regMMEA2_IO_WR_PRI_QUANT_PRI1                                                                   0x0669\n#define regMMEA2_IO_WR_PRI_QUANT_PRI1_BASE_IDX                                                          0\n#define regMMEA2_IO_WR_PRI_QUANT_PRI2                                                                   0x066a\n#define regMMEA2_IO_WR_PRI_QUANT_PRI2_BASE_IDX                                                          0\n#define regMMEA2_IO_WR_PRI_QUANT_PRI3                                                                   0x066b\n#define regMMEA2_IO_WR_PRI_QUANT_PRI3_BASE_IDX                                                          0\n#define regMMEA2_SDP_ARB_DRAM                                                                           0x066c\n#define regMMEA2_SDP_ARB_DRAM_BASE_IDX                                                                  0\n#define regMMEA2_SDP_ARB_GMI                                                                            0x066d\n#define regMMEA2_SDP_ARB_GMI_BASE_IDX                                                                   0\n#define regMMEA2_SDP_ARB_FINAL                                                                          0x066e\n#define regMMEA2_SDP_ARB_FINAL_BASE_IDX                                                                 0\n#define regMMEA2_SDP_DRAM_PRIORITY                                                                      0x066f\n#define regMMEA2_SDP_DRAM_PRIORITY_BASE_IDX                                                             0\n#define regMMEA2_SDP_GMI_PRIORITY                                                                       0x0670\n#define regMMEA2_SDP_GMI_PRIORITY_BASE_IDX                                                              0\n#define regMMEA2_SDP_IO_PRIORITY                                                                        0x0671\n#define regMMEA2_SDP_IO_PRIORITY_BASE_IDX                                                               0\n#define regMMEA2_SDP_CREDITS                                                                            0x0672\n#define regMMEA2_SDP_CREDITS_BASE_IDX                                                                   0\n#define regMMEA2_SDP_TAG_RESERVE0                                                                       0x0673\n#define regMMEA2_SDP_TAG_RESERVE0_BASE_IDX                                                              0\n#define regMMEA2_SDP_TAG_RESERVE1                                                                       0x0674\n#define regMMEA2_SDP_TAG_RESERVE1_BASE_IDX                                                              0\n#define regMMEA2_SDP_VCC_RESERVE0                                                                       0x0675\n#define regMMEA2_SDP_VCC_RESERVE0_BASE_IDX                                                              0\n#define regMMEA2_SDP_VCC_RESERVE1                                                                       0x0676\n#define regMMEA2_SDP_VCC_RESERVE1_BASE_IDX                                                              0\n#define regMMEA2_SDP_VCD_RESERVE0                                                                       0x0677\n#define regMMEA2_SDP_VCD_RESERVE0_BASE_IDX                                                              0\n#define regMMEA2_SDP_VCD_RESERVE1                                                                       0x0678\n#define regMMEA2_SDP_VCD_RESERVE1_BASE_IDX                                                              0\n#define regMMEA2_SDP_REQ_CNTL                                                                           0x0679\n#define regMMEA2_SDP_REQ_CNTL_BASE_IDX                                                                  0\n#define regMMEA2_MISC                                                                                   0x067a\n#define regMMEA2_MISC_BASE_IDX                                                                          0\n#define regMMEA2_LATENCY_SAMPLING                                                                       0x067b\n#define regMMEA2_LATENCY_SAMPLING_BASE_IDX                                                              0\n#define regMMEA2_PERFCOUNTER_LO                                                                         0x067c\n#define regMMEA2_PERFCOUNTER_LO_BASE_IDX                                                                0\n#define regMMEA2_PERFCOUNTER_HI                                                                         0x067d\n#define regMMEA2_PERFCOUNTER_HI_BASE_IDX                                                                0\n#define regMMEA2_PERFCOUNTER0_CFG                                                                       0x067e\n#define regMMEA2_PERFCOUNTER0_CFG_BASE_IDX                                                              0\n#define regMMEA2_PERFCOUNTER1_CFG                                                                       0x067f\n#define regMMEA2_PERFCOUNTER1_CFG_BASE_IDX                                                              0\n#define regMMEA2_PERFCOUNTER_RSLT_CNTL                                                                  0x0680\n#define regMMEA2_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                         0\n#define regMMEA2_EDC_CNT                                                                                0x0686\n#define regMMEA2_EDC_CNT_BASE_IDX                                                                       0\n#define regMMEA2_EDC_CNT2                                                                               0x0687\n#define regMMEA2_EDC_CNT2_BASE_IDX                                                                      0\n#define regMMEA2_DSM_CNTL                                                                               0x0688\n#define regMMEA2_DSM_CNTL_BASE_IDX                                                                      0\n#define regMMEA2_DSM_CNTLA                                                                              0x0689\n#define regMMEA2_DSM_CNTLA_BASE_IDX                                                                     0\n#define regMMEA2_DSM_CNTLB                                                                              0x068a\n#define regMMEA2_DSM_CNTLB_BASE_IDX                                                                     0\n#define regMMEA2_DSM_CNTL2                                                                              0x068b\n#define regMMEA2_DSM_CNTL2_BASE_IDX                                                                     0\n#define regMMEA2_DSM_CNTL2A                                                                             0x068c\n#define regMMEA2_DSM_CNTL2A_BASE_IDX                                                                    0\n#define regMMEA2_DSM_CNTL2B                                                                             0x068d\n#define regMMEA2_DSM_CNTL2B_BASE_IDX                                                                    0\n#define regMMEA2_CGTT_CLK_CTRL                                                                          0x068f\n#define regMMEA2_CGTT_CLK_CTRL_BASE_IDX                                                                 0\n#define regMMEA2_EDC_MODE                                                                               0x0690\n#define regMMEA2_EDC_MODE_BASE_IDX                                                                      0\n#define regMMEA2_ERR_STATUS                                                                             0x0691\n#define regMMEA2_ERR_STATUS_BASE_IDX                                                                    0\n#define regMMEA2_MISC2                                                                                  0x0692\n#define regMMEA2_MISC2_BASE_IDX                                                                         0\n#define regMMEA2_ADDRDEC_SELECT                                                                         0x0693\n#define regMMEA2_ADDRDEC_SELECT_BASE_IDX                                                                0\n#define regMMEA2_EDC_CNT3                                                                               0x0694\n#define regMMEA2_EDC_CNT3_BASE_IDX                                                                      0\n#define regMMEA2_MISC_AON                                                                               0x0695\n#define regMMEA2_MISC_AON_BASE_IDX                                                                      0\n\n\n\n\n#define regMMEA3_DRAM_RD_CLI2GRP_MAP0                                                                   0x06c0\n#define regMMEA3_DRAM_RD_CLI2GRP_MAP0_BASE_IDX                                                          0\n#define regMMEA3_DRAM_RD_CLI2GRP_MAP1                                                                   0x06c1\n#define regMMEA3_DRAM_RD_CLI2GRP_MAP1_BASE_IDX                                                          0\n#define regMMEA3_DRAM_WR_CLI2GRP_MAP0                                                                   0x06c2\n#define regMMEA3_DRAM_WR_CLI2GRP_MAP0_BASE_IDX                                                          0\n#define regMMEA3_DRAM_WR_CLI2GRP_MAP1                                                                   0x06c3\n#define regMMEA3_DRAM_WR_CLI2GRP_MAP1_BASE_IDX                                                          0\n#define regMMEA3_DRAM_RD_GRP2VC_MAP                                                                     0x06c4\n#define regMMEA3_DRAM_RD_GRP2VC_MAP_BASE_IDX                                                            0\n#define regMMEA3_DRAM_WR_GRP2VC_MAP                                                                     0x06c5\n#define regMMEA3_DRAM_WR_GRP2VC_MAP_BASE_IDX                                                            0\n#define regMMEA3_DRAM_RD_LAZY                                                                           0x06c6\n#define regMMEA3_DRAM_RD_LAZY_BASE_IDX                                                                  0\n#define regMMEA3_DRAM_WR_LAZY                                                                           0x06c7\n#define regMMEA3_DRAM_WR_LAZY_BASE_IDX                                                                  0\n#define regMMEA3_DRAM_RD_CAM_CNTL                                                                       0x06c8\n#define regMMEA3_DRAM_RD_CAM_CNTL_BASE_IDX                                                              0\n#define regMMEA3_DRAM_WR_CAM_CNTL                                                                       0x06c9\n#define regMMEA3_DRAM_WR_CAM_CNTL_BASE_IDX                                                              0\n#define regMMEA3_DRAM_PAGE_BURST                                                                        0x06ca\n#define regMMEA3_DRAM_PAGE_BURST_BASE_IDX                                                               0\n#define regMMEA3_DRAM_RD_PRI_AGE                                                                        0x06cb\n#define regMMEA3_DRAM_RD_PRI_AGE_BASE_IDX                                                               0\n#define regMMEA3_DRAM_WR_PRI_AGE                                                                        0x06cc\n#define regMMEA3_DRAM_WR_PRI_AGE_BASE_IDX                                                               0\n#define regMMEA3_DRAM_RD_PRI_QUEUING                                                                    0x06cd\n#define regMMEA3_DRAM_RD_PRI_QUEUING_BASE_IDX                                                           0\n#define regMMEA3_DRAM_WR_PRI_QUEUING                                                                    0x06ce\n#define regMMEA3_DRAM_WR_PRI_QUEUING_BASE_IDX                                                           0\n#define regMMEA3_DRAM_RD_PRI_FIXED                                                                      0x06cf\n#define regMMEA3_DRAM_RD_PRI_FIXED_BASE_IDX                                                             0\n#define regMMEA3_DRAM_WR_PRI_FIXED                                                                      0x06d0\n#define regMMEA3_DRAM_WR_PRI_FIXED_BASE_IDX                                                             0\n#define regMMEA3_DRAM_RD_PRI_URGENCY                                                                    0x06d1\n#define regMMEA3_DRAM_RD_PRI_URGENCY_BASE_IDX                                                           0\n#define regMMEA3_DRAM_WR_PRI_URGENCY                                                                    0x06d2\n#define regMMEA3_DRAM_WR_PRI_URGENCY_BASE_IDX                                                           0\n#define regMMEA3_DRAM_RD_PRI_QUANT_PRI1                                                                 0x06d3\n#define regMMEA3_DRAM_RD_PRI_QUANT_PRI1_BASE_IDX                                                        0\n#define regMMEA3_DRAM_RD_PRI_QUANT_PRI2                                                                 0x06d4\n#define regMMEA3_DRAM_RD_PRI_QUANT_PRI2_BASE_IDX                                                        0\n#define regMMEA3_DRAM_RD_PRI_QUANT_PRI3                                                                 0x06d5\n#define regMMEA3_DRAM_RD_PRI_QUANT_PRI3_BASE_IDX                                                        0\n#define regMMEA3_DRAM_WR_PRI_QUANT_PRI1                                                                 0x06d6\n#define regMMEA3_DRAM_WR_PRI_QUANT_PRI1_BASE_IDX                                                        0\n#define regMMEA3_DRAM_WR_PRI_QUANT_PRI2                                                                 0x06d7\n#define regMMEA3_DRAM_WR_PRI_QUANT_PRI2_BASE_IDX                                                        0\n#define regMMEA3_DRAM_WR_PRI_QUANT_PRI3                                                                 0x06d8\n#define regMMEA3_DRAM_WR_PRI_QUANT_PRI3_BASE_IDX                                                        0\n#define regMMEA3_GMI_RD_CLI2GRP_MAP0                                                                    0x06d9\n#define regMMEA3_GMI_RD_CLI2GRP_MAP0_BASE_IDX                                                           0\n#define regMMEA3_GMI_RD_CLI2GRP_MAP1                                                                    0x06da\n#define regMMEA3_GMI_RD_CLI2GRP_MAP1_BASE_IDX                                                           0\n#define regMMEA3_GMI_WR_CLI2GRP_MAP0                                                                    0x06db\n#define regMMEA3_GMI_WR_CLI2GRP_MAP0_BASE_IDX                                                           0\n#define regMMEA3_GMI_WR_CLI2GRP_MAP1                                                                    0x06dc\n#define regMMEA3_GMI_WR_CLI2GRP_MAP1_BASE_IDX                                                           0\n#define regMMEA3_GMI_RD_GRP2VC_MAP                                                                      0x06dd\n#define regMMEA3_GMI_RD_GRP2VC_MAP_BASE_IDX                                                             0\n#define regMMEA3_GMI_WR_GRP2VC_MAP                                                                      0x06de\n#define regMMEA3_GMI_WR_GRP2VC_MAP_BASE_IDX                                                             0\n#define regMMEA3_GMI_RD_LAZY                                                                            0x06df\n#define regMMEA3_GMI_RD_LAZY_BASE_IDX                                                                   0\n#define regMMEA3_GMI_WR_LAZY                                                                            0x06e0\n#define regMMEA3_GMI_WR_LAZY_BASE_IDX                                                                   0\n#define regMMEA3_GMI_RD_CAM_CNTL                                                                        0x06e1\n#define regMMEA3_GMI_RD_CAM_CNTL_BASE_IDX                                                               0\n#define regMMEA3_GMI_WR_CAM_CNTL                                                                        0x06e2\n#define regMMEA3_GMI_WR_CAM_CNTL_BASE_IDX                                                               0\n#define regMMEA3_GMI_PAGE_BURST                                                                         0x06e3\n#define regMMEA3_GMI_PAGE_BURST_BASE_IDX                                                                0\n#define regMMEA3_GMI_RD_PRI_AGE                                                                         0x06e4\n#define regMMEA3_GMI_RD_PRI_AGE_BASE_IDX                                                                0\n#define regMMEA3_GMI_WR_PRI_AGE                                                                         0x06e5\n#define regMMEA3_GMI_WR_PRI_AGE_BASE_IDX                                                                0\n#define regMMEA3_GMI_RD_PRI_QUEUING                                                                     0x06e6\n#define regMMEA3_GMI_RD_PRI_QUEUING_BASE_IDX                                                            0\n#define regMMEA3_GMI_WR_PRI_QUEUING                                                                     0x06e7\n#define regMMEA3_GMI_WR_PRI_QUEUING_BASE_IDX                                                            0\n#define regMMEA3_GMI_RD_PRI_FIXED                                                                       0x06e8\n#define regMMEA3_GMI_RD_PRI_FIXED_BASE_IDX                                                              0\n#define regMMEA3_GMI_WR_PRI_FIXED                                                                       0x06e9\n#define regMMEA3_GMI_WR_PRI_FIXED_BASE_IDX                                                              0\n#define regMMEA3_GMI_RD_PRI_URGENCY                                                                     0x06ea\n#define regMMEA3_GMI_RD_PRI_URGENCY_BASE_IDX                                                            0\n#define regMMEA3_GMI_WR_PRI_URGENCY                                                                     0x06eb\n#define regMMEA3_GMI_WR_PRI_URGENCY_BASE_IDX                                                            0\n#define regMMEA3_GMI_RD_PRI_URGENCY_MASKING                                                             0x06ec\n#define regMMEA3_GMI_RD_PRI_URGENCY_MASKING_BASE_IDX                                                    0\n#define regMMEA3_GMI_WR_PRI_URGENCY_MASKING                                                             0x06ed\n#define regMMEA3_GMI_WR_PRI_URGENCY_MASKING_BASE_IDX                                                    0\n#define regMMEA3_GMI_RD_PRI_QUANT_PRI1                                                                  0x06ee\n#define regMMEA3_GMI_RD_PRI_QUANT_PRI1_BASE_IDX                                                         0\n#define regMMEA3_GMI_RD_PRI_QUANT_PRI2                                                                  0x06ef\n#define regMMEA3_GMI_RD_PRI_QUANT_PRI2_BASE_IDX                                                         0\n#define regMMEA3_GMI_RD_PRI_QUANT_PRI3                                                                  0x06f0\n#define regMMEA3_GMI_RD_PRI_QUANT_PRI3_BASE_IDX                                                         0\n#define regMMEA3_GMI_WR_PRI_QUANT_PRI1                                                                  0x06f1\n#define regMMEA3_GMI_WR_PRI_QUANT_PRI1_BASE_IDX                                                         0\n#define regMMEA3_GMI_WR_PRI_QUANT_PRI2                                                                  0x06f2\n#define regMMEA3_GMI_WR_PRI_QUANT_PRI2_BASE_IDX                                                         0\n#define regMMEA3_GMI_WR_PRI_QUANT_PRI3                                                                  0x06f3\n#define regMMEA3_GMI_WR_PRI_QUANT_PRI3_BASE_IDX                                                         0\n#define regMMEA3_ADDRNORM_BASE_ADDR0                                                                    0x06f4\n#define regMMEA3_ADDRNORM_BASE_ADDR0_BASE_IDX                                                           0\n#define regMMEA3_ADDRNORM_LIMIT_ADDR0                                                                   0x06f5\n#define regMMEA3_ADDRNORM_LIMIT_ADDR0_BASE_IDX                                                          0\n#define regMMEA3_ADDRNORM_BASE_ADDR1                                                                    0x06f6\n#define regMMEA3_ADDRNORM_BASE_ADDR1_BASE_IDX                                                           0\n#define regMMEA3_ADDRNORM_LIMIT_ADDR1                                                                   0x06f7\n#define regMMEA3_ADDRNORM_LIMIT_ADDR1_BASE_IDX                                                          0\n#define regMMEA3_ADDRNORM_OFFSET_ADDR1                                                                  0x06f8\n#define regMMEA3_ADDRNORM_OFFSET_ADDR1_BASE_IDX                                                         0\n#define regMMEA3_ADDRNORM_BASE_ADDR2                                                                    0x06f9\n#define regMMEA3_ADDRNORM_BASE_ADDR2_BASE_IDX                                                           0\n#define regMMEA3_ADDRNORM_LIMIT_ADDR2                                                                   0x06fa\n#define regMMEA3_ADDRNORM_LIMIT_ADDR2_BASE_IDX                                                          0\n#define regMMEA3_ADDRNORM_BASE_ADDR3                                                                    0x06fb\n#define regMMEA3_ADDRNORM_BASE_ADDR3_BASE_IDX                                                           0\n#define regMMEA3_ADDRNORM_LIMIT_ADDR3                                                                   0x06fc\n#define regMMEA3_ADDRNORM_LIMIT_ADDR3_BASE_IDX                                                          0\n#define regMMEA3_ADDRNORM_OFFSET_ADDR3                                                                  0x06fd\n#define regMMEA3_ADDRNORM_OFFSET_ADDR3_BASE_IDX                                                         0\n#define regMMEA3_ADDRNORM_MEGABASE_ADDR0                                                                0x06fe\n#define regMMEA3_ADDRNORM_MEGABASE_ADDR0_BASE_IDX                                                       0\n#define regMMEA3_ADDRNORM_MEGALIMIT_ADDR0                                                               0x06ff\n#define regMMEA3_ADDRNORM_MEGALIMIT_ADDR0_BASE_IDX                                                      0\n#define regMMEA3_ADDRNORM_MEGABASE_ADDR1                                                                0x0700\n#define regMMEA3_ADDRNORM_MEGABASE_ADDR1_BASE_IDX                                                       0\n#define regMMEA3_ADDRNORM_MEGALIMIT_ADDR1                                                               0x0701\n#define regMMEA3_ADDRNORM_MEGALIMIT_ADDR1_BASE_IDX                                                      0\n#define regMMEA3_ADDRNORMDRAM_HOLE_CNTL                                                                 0x0703\n#define regMMEA3_ADDRNORMDRAM_HOLE_CNTL_BASE_IDX                                                        0\n#define regMMEA3_ADDRNORMGMI_HOLE_CNTL                                                                  0x0704\n#define regMMEA3_ADDRNORMGMI_HOLE_CNTL_BASE_IDX                                                         0\n#define regMMEA3_ADDRNORMDRAM_NP2_CHANNEL_CFG                                                           0x0705\n#define regMMEA3_ADDRNORMDRAM_NP2_CHANNEL_CFG_BASE_IDX                                                  0\n#define regMMEA3_ADDRNORMGMI_NP2_CHANNEL_CFG                                                            0x0706\n#define regMMEA3_ADDRNORMGMI_NP2_CHANNEL_CFG_BASE_IDX                                                   0\n#define regMMEA3_ADDRDEC_BANK_CFG                                                                       0x0707\n#define regMMEA3_ADDRDEC_BANK_CFG_BASE_IDX                                                              0\n#define regMMEA3_ADDRDEC_MISC_CFG                                                                       0x0708\n#define regMMEA3_ADDRDEC_MISC_CFG_BASE_IDX                                                              0\n#define regMMEA3_ADDRDECDRAM_HARVEST_ENABLE                                                             0x0713\n#define regMMEA3_ADDRDECDRAM_HARVEST_ENABLE_BASE_IDX                                                    0\n#define regMMEA3_ADDRDECGMI_HARVEST_ENABLE                                                              0x071e\n#define regMMEA3_ADDRDECGMI_HARVEST_ENABLE_BASE_IDX                                                     0\n#define regMMEA3_ADDRDEC0_BASE_ADDR_CS0                                                                 0x071f\n#define regMMEA3_ADDRDEC0_BASE_ADDR_CS0_BASE_IDX                                                        0\n#define regMMEA3_ADDRDEC0_BASE_ADDR_CS1                                                                 0x0720\n#define regMMEA3_ADDRDEC0_BASE_ADDR_CS1_BASE_IDX                                                        0\n#define regMMEA3_ADDRDEC0_BASE_ADDR_CS2                                                                 0x0721\n#define regMMEA3_ADDRDEC0_BASE_ADDR_CS2_BASE_IDX                                                        0\n#define regMMEA3_ADDRDEC0_BASE_ADDR_CS3                                                                 0x0722\n#define regMMEA3_ADDRDEC0_BASE_ADDR_CS3_BASE_IDX                                                        0\n#define regMMEA3_ADDRDEC0_BASE_ADDR_SECCS0                                                              0x0723\n#define regMMEA3_ADDRDEC0_BASE_ADDR_SECCS0_BASE_IDX                                                     0\n#define regMMEA3_ADDRDEC0_BASE_ADDR_SECCS1                                                              0x0724\n#define regMMEA3_ADDRDEC0_BASE_ADDR_SECCS1_BASE_IDX                                                     0\n#define regMMEA3_ADDRDEC0_BASE_ADDR_SECCS2                                                              0x0725\n#define regMMEA3_ADDRDEC0_BASE_ADDR_SECCS2_BASE_IDX                                                     0\n#define regMMEA3_ADDRDEC0_BASE_ADDR_SECCS3                                                              0x0726\n#define regMMEA3_ADDRDEC0_BASE_ADDR_SECCS3_BASE_IDX                                                     0\n#define regMMEA3_ADDRDEC0_ADDR_MASK_CS01                                                                0x0727\n#define regMMEA3_ADDRDEC0_ADDR_MASK_CS01_BASE_IDX                                                       0\n#define regMMEA3_ADDRDEC0_ADDR_MASK_CS23                                                                0x0728\n#define regMMEA3_ADDRDEC0_ADDR_MASK_CS23_BASE_IDX                                                       0\n#define regMMEA3_ADDRDEC0_ADDR_MASK_SECCS01                                                             0x0729\n#define regMMEA3_ADDRDEC0_ADDR_MASK_SECCS01_BASE_IDX                                                    0\n#define regMMEA3_ADDRDEC0_ADDR_MASK_SECCS23                                                             0x072a\n#define regMMEA3_ADDRDEC0_ADDR_MASK_SECCS23_BASE_IDX                                                    0\n#define regMMEA3_ADDRDEC0_ADDR_CFG_CS01                                                                 0x072b\n#define regMMEA3_ADDRDEC0_ADDR_CFG_CS01_BASE_IDX                                                        0\n#define regMMEA3_ADDRDEC0_ADDR_CFG_CS23                                                                 0x072c\n#define regMMEA3_ADDRDEC0_ADDR_CFG_CS23_BASE_IDX                                                        0\n#define regMMEA3_ADDRDEC0_ADDR_SEL_CS01                                                                 0x072d\n#define regMMEA3_ADDRDEC0_ADDR_SEL_CS01_BASE_IDX                                                        0\n#define regMMEA3_ADDRDEC0_ADDR_SEL_CS23                                                                 0x072e\n#define regMMEA3_ADDRDEC0_ADDR_SEL_CS23_BASE_IDX                                                        0\n#define regMMEA3_ADDRDEC0_ADDR_SEL2_CS01                                                                0x072f\n#define regMMEA3_ADDRDEC0_ADDR_SEL2_CS01_BASE_IDX                                                       0\n#define regMMEA3_ADDRDEC0_ADDR_SEL2_CS23                                                                0x0730\n#define regMMEA3_ADDRDEC0_ADDR_SEL2_CS23_BASE_IDX                                                       0\n#define regMMEA3_ADDRDEC0_COL_SEL_LO_CS01                                                               0x0731\n#define regMMEA3_ADDRDEC0_COL_SEL_LO_CS01_BASE_IDX                                                      0\n#define regMMEA3_ADDRDEC0_COL_SEL_LO_CS23                                                               0x0732\n#define regMMEA3_ADDRDEC0_COL_SEL_LO_CS23_BASE_IDX                                                      0\n#define regMMEA3_ADDRDEC0_COL_SEL_HI_CS01                                                               0x0733\n#define regMMEA3_ADDRDEC0_COL_SEL_HI_CS01_BASE_IDX                                                      0\n#define regMMEA3_ADDRDEC0_COL_SEL_HI_CS23                                                               0x0734\n#define regMMEA3_ADDRDEC0_COL_SEL_HI_CS23_BASE_IDX                                                      0\n#define regMMEA3_ADDRDEC0_RM_SEL_CS01                                                                   0x0735\n#define regMMEA3_ADDRDEC0_RM_SEL_CS01_BASE_IDX                                                          0\n#define regMMEA3_ADDRDEC0_RM_SEL_CS23                                                                   0x0736\n#define regMMEA3_ADDRDEC0_RM_SEL_CS23_BASE_IDX                                                          0\n#define regMMEA3_ADDRDEC0_RM_SEL_SECCS01                                                                0x0737\n#define regMMEA3_ADDRDEC0_RM_SEL_SECCS01_BASE_IDX                                                       0\n#define regMMEA3_ADDRDEC0_RM_SEL_SECCS23                                                                0x0738\n#define regMMEA3_ADDRDEC0_RM_SEL_SECCS23_BASE_IDX                                                       0\n#define regMMEA3_ADDRDEC1_BASE_ADDR_CS0                                                                 0x0739\n#define regMMEA3_ADDRDEC1_BASE_ADDR_CS0_BASE_IDX                                                        0\n#define regMMEA3_ADDRDEC1_BASE_ADDR_CS1                                                                 0x073a\n#define regMMEA3_ADDRDEC1_BASE_ADDR_CS1_BASE_IDX                                                        0\n#define regMMEA3_ADDRDEC1_BASE_ADDR_CS2                                                                 0x073b\n#define regMMEA3_ADDRDEC1_BASE_ADDR_CS2_BASE_IDX                                                        0\n#define regMMEA3_ADDRDEC1_BASE_ADDR_CS3                                                                 0x073c\n#define regMMEA3_ADDRDEC1_BASE_ADDR_CS3_BASE_IDX                                                        0\n#define regMMEA3_ADDRDEC1_BASE_ADDR_SECCS0                                                              0x073d\n#define regMMEA3_ADDRDEC1_BASE_ADDR_SECCS0_BASE_IDX                                                     0\n#define regMMEA3_ADDRDEC1_BASE_ADDR_SECCS1                                                              0x073e\n#define regMMEA3_ADDRDEC1_BASE_ADDR_SECCS1_BASE_IDX                                                     0\n#define regMMEA3_ADDRDEC1_BASE_ADDR_SECCS2                                                              0x073f\n#define regMMEA3_ADDRDEC1_BASE_ADDR_SECCS2_BASE_IDX                                                     0\n#define regMMEA3_ADDRDEC1_BASE_ADDR_SECCS3                                                              0x0740\n#define regMMEA3_ADDRDEC1_BASE_ADDR_SECCS3_BASE_IDX                                                     0\n#define regMMEA3_ADDRDEC1_ADDR_MASK_CS01                                                                0x0741\n#define regMMEA3_ADDRDEC1_ADDR_MASK_CS01_BASE_IDX                                                       0\n#define regMMEA3_ADDRDEC1_ADDR_MASK_CS23                                                                0x0742\n#define regMMEA3_ADDRDEC1_ADDR_MASK_CS23_BASE_IDX                                                       0\n#define regMMEA3_ADDRDEC1_ADDR_MASK_SECCS01                                                             0x0743\n#define regMMEA3_ADDRDEC1_ADDR_MASK_SECCS01_BASE_IDX                                                    0\n#define regMMEA3_ADDRDEC1_ADDR_MASK_SECCS23                                                             0x0744\n#define regMMEA3_ADDRDEC1_ADDR_MASK_SECCS23_BASE_IDX                                                    0\n#define regMMEA3_ADDRDEC1_ADDR_CFG_CS01                                                                 0x0745\n#define regMMEA3_ADDRDEC1_ADDR_CFG_CS01_BASE_IDX                                                        0\n#define regMMEA3_ADDRDEC1_ADDR_CFG_CS23                                                                 0x0746\n#define regMMEA3_ADDRDEC1_ADDR_CFG_CS23_BASE_IDX                                                        0\n#define regMMEA3_ADDRDEC1_ADDR_SEL_CS01                                                                 0x0747\n#define regMMEA3_ADDRDEC1_ADDR_SEL_CS01_BASE_IDX                                                        0\n#define regMMEA3_ADDRDEC1_ADDR_SEL_CS23                                                                 0x0748\n#define regMMEA3_ADDRDEC1_ADDR_SEL_CS23_BASE_IDX                                                        0\n#define regMMEA3_ADDRDEC1_ADDR_SEL2_CS01                                                                0x0749\n#define regMMEA3_ADDRDEC1_ADDR_SEL2_CS01_BASE_IDX                                                       0\n#define regMMEA3_ADDRDEC1_ADDR_SEL2_CS23                                                                0x074a\n#define regMMEA3_ADDRDEC1_ADDR_SEL2_CS23_BASE_IDX                                                       0\n#define regMMEA3_ADDRDEC1_COL_SEL_LO_CS01                                                               0x074b\n#define regMMEA3_ADDRDEC1_COL_SEL_LO_CS01_BASE_IDX                                                      0\n#define regMMEA3_ADDRDEC1_COL_SEL_LO_CS23                                                               0x074c\n#define regMMEA3_ADDRDEC1_COL_SEL_LO_CS23_BASE_IDX                                                      0\n#define regMMEA3_ADDRDEC1_COL_SEL_HI_CS01                                                               0x074d\n#define regMMEA3_ADDRDEC1_COL_SEL_HI_CS01_BASE_IDX                                                      0\n#define regMMEA3_ADDRDEC1_COL_SEL_HI_CS23                                                               0x074e\n#define regMMEA3_ADDRDEC1_COL_SEL_HI_CS23_BASE_IDX                                                      0\n#define regMMEA3_ADDRDEC1_RM_SEL_CS01                                                                   0x074f\n#define regMMEA3_ADDRDEC1_RM_SEL_CS01_BASE_IDX                                                          0\n#define regMMEA3_ADDRDEC1_RM_SEL_CS23                                                                   0x0750\n#define regMMEA3_ADDRDEC1_RM_SEL_CS23_BASE_IDX                                                          0\n#define regMMEA3_ADDRDEC1_RM_SEL_SECCS01                                                                0x0751\n#define regMMEA3_ADDRDEC1_RM_SEL_SECCS01_BASE_IDX                                                       0\n#define regMMEA3_ADDRDEC1_RM_SEL_SECCS23                                                                0x0752\n#define regMMEA3_ADDRDEC1_RM_SEL_SECCS23_BASE_IDX                                                       0\n#define regMMEA3_ADDRDEC2_BASE_ADDR_CS0                                                                 0x0753\n#define regMMEA3_ADDRDEC2_BASE_ADDR_CS0_BASE_IDX                                                        0\n#define regMMEA3_ADDRDEC2_BASE_ADDR_CS1                                                                 0x0754\n#define regMMEA3_ADDRDEC2_BASE_ADDR_CS1_BASE_IDX                                                        0\n#define regMMEA3_ADDRDEC2_BASE_ADDR_CS2                                                                 0x0755\n#define regMMEA3_ADDRDEC2_BASE_ADDR_CS2_BASE_IDX                                                        0\n#define regMMEA3_ADDRDEC2_BASE_ADDR_CS3                                                                 0x0756\n#define regMMEA3_ADDRDEC2_BASE_ADDR_CS3_BASE_IDX                                                        0\n#define regMMEA3_ADDRDEC2_BASE_ADDR_SECCS0                                                              0x0757\n#define regMMEA3_ADDRDEC2_BASE_ADDR_SECCS0_BASE_IDX                                                     0\n#define regMMEA3_ADDRDEC2_BASE_ADDR_SECCS1                                                              0x0758\n#define regMMEA3_ADDRDEC2_BASE_ADDR_SECCS1_BASE_IDX                                                     0\n#define regMMEA3_ADDRDEC2_BASE_ADDR_SECCS2                                                              0x0759\n#define regMMEA3_ADDRDEC2_BASE_ADDR_SECCS2_BASE_IDX                                                     0\n#define regMMEA3_ADDRDEC2_BASE_ADDR_SECCS3                                                              0x075a\n#define regMMEA3_ADDRDEC2_BASE_ADDR_SECCS3_BASE_IDX                                                     0\n#define regMMEA3_ADDRDEC2_ADDR_MASK_CS01                                                                0x075b\n#define regMMEA3_ADDRDEC2_ADDR_MASK_CS01_BASE_IDX                                                       0\n#define regMMEA3_ADDRDEC2_ADDR_MASK_CS23                                                                0x075c\n#define regMMEA3_ADDRDEC2_ADDR_MASK_CS23_BASE_IDX                                                       0\n#define regMMEA3_ADDRDEC2_ADDR_MASK_SECCS01                                                             0x075d\n#define regMMEA3_ADDRDEC2_ADDR_MASK_SECCS01_BASE_IDX                                                    0\n#define regMMEA3_ADDRDEC2_ADDR_MASK_SECCS23                                                             0x075e\n#define regMMEA3_ADDRDEC2_ADDR_MASK_SECCS23_BASE_IDX                                                    0\n#define regMMEA3_ADDRDEC2_ADDR_CFG_CS01                                                                 0x075f\n#define regMMEA3_ADDRDEC2_ADDR_CFG_CS01_BASE_IDX                                                        0\n#define regMMEA3_ADDRDEC2_ADDR_CFG_CS23                                                                 0x0760\n#define regMMEA3_ADDRDEC2_ADDR_CFG_CS23_BASE_IDX                                                        0\n#define regMMEA3_ADDRDEC2_ADDR_SEL_CS01                                                                 0x0761\n#define regMMEA3_ADDRDEC2_ADDR_SEL_CS01_BASE_IDX                                                        0\n#define regMMEA3_ADDRDEC2_ADDR_SEL_CS23                                                                 0x0762\n#define regMMEA3_ADDRDEC2_ADDR_SEL_CS23_BASE_IDX                                                        0\n#define regMMEA3_ADDRDEC2_ADDR_SEL2_CS01                                                                0x0763\n#define regMMEA3_ADDRDEC2_ADDR_SEL2_CS01_BASE_IDX                                                       0\n#define regMMEA3_ADDRDEC2_ADDR_SEL2_CS23                                                                0x0764\n#define regMMEA3_ADDRDEC2_ADDR_SEL2_CS23_BASE_IDX                                                       0\n#define regMMEA3_ADDRDEC2_COL_SEL_LO_CS01                                                               0x0765\n#define regMMEA3_ADDRDEC2_COL_SEL_LO_CS01_BASE_IDX                                                      0\n#define regMMEA3_ADDRDEC2_COL_SEL_LO_CS23                                                               0x0766\n#define regMMEA3_ADDRDEC2_COL_SEL_LO_CS23_BASE_IDX                                                      0\n#define regMMEA3_ADDRDEC2_COL_SEL_HI_CS01                                                               0x0767\n#define regMMEA3_ADDRDEC2_COL_SEL_HI_CS01_BASE_IDX                                                      0\n#define regMMEA3_ADDRDEC2_COL_SEL_HI_CS23                                                               0x0768\n#define regMMEA3_ADDRDEC2_COL_SEL_HI_CS23_BASE_IDX                                                      0\n#define regMMEA3_ADDRDEC2_RM_SEL_CS01                                                                   0x0769\n#define regMMEA3_ADDRDEC2_RM_SEL_CS01_BASE_IDX                                                          0\n#define regMMEA3_ADDRDEC2_RM_SEL_CS23                                                                   0x076a\n#define regMMEA3_ADDRDEC2_RM_SEL_CS23_BASE_IDX                                                          0\n#define regMMEA3_ADDRDEC2_RM_SEL_SECCS01                                                                0x076b\n#define regMMEA3_ADDRDEC2_RM_SEL_SECCS01_BASE_IDX                                                       0\n#define regMMEA3_ADDRDEC2_RM_SEL_SECCS23                                                                0x076c\n#define regMMEA3_ADDRDEC2_RM_SEL_SECCS23_BASE_IDX                                                       0\n#define regMMEA3_ADDRNORMDRAM_GLOBAL_CNTL                                                               0x076d\n#define regMMEA3_ADDRNORMDRAM_GLOBAL_CNTL_BASE_IDX                                                      0\n#define regMMEA3_ADDRNORMGMI_GLOBAL_CNTL                                                                0x076e\n#define regMMEA3_ADDRNORMGMI_GLOBAL_CNTL_BASE_IDX                                                       0\n#define regMMEA3_ADDRNORM_MEGACONTROL_ADDR0                                                             0x0791\n#define regMMEA3_ADDRNORM_MEGACONTROL_ADDR0_BASE_IDX                                                    0\n#define regMMEA3_ADDRNORM_MEGACONTROL_ADDR1                                                             0x0792\n#define regMMEA3_ADDRNORM_MEGACONTROL_ADDR1_BASE_IDX                                                    0\n#define regMMEA3_ADDRNORMDRAM_MASKING                                                                   0x0793\n#define regMMEA3_ADDRNORMDRAM_MASKING_BASE_IDX                                                          0\n#define regMMEA3_ADDRNORMGMI_MASKING                                                                    0x0794\n#define regMMEA3_ADDRNORMGMI_MASKING_BASE_IDX                                                           0\n#define regMMEA3_IO_RD_CLI2GRP_MAP0                                                                     0x0795\n#define regMMEA3_IO_RD_CLI2GRP_MAP0_BASE_IDX                                                            0\n#define regMMEA3_IO_RD_CLI2GRP_MAP1                                                                     0x0796\n#define regMMEA3_IO_RD_CLI2GRP_MAP1_BASE_IDX                                                            0\n#define regMMEA3_IO_WR_CLI2GRP_MAP0                                                                     0x0797\n#define regMMEA3_IO_WR_CLI2GRP_MAP0_BASE_IDX                                                            0\n#define regMMEA3_IO_WR_CLI2GRP_MAP1                                                                     0x0798\n#define regMMEA3_IO_WR_CLI2GRP_MAP1_BASE_IDX                                                            0\n#define regMMEA3_IO_RD_COMBINE_FLUSH                                                                    0x0799\n#define regMMEA3_IO_RD_COMBINE_FLUSH_BASE_IDX                                                           0\n#define regMMEA3_IO_WR_COMBINE_FLUSH                                                                    0x079a\n#define regMMEA3_IO_WR_COMBINE_FLUSH_BASE_IDX                                                           0\n#define regMMEA3_IO_GROUP_BURST                                                                         0x079b\n#define regMMEA3_IO_GROUP_BURST_BASE_IDX                                                                0\n#define regMMEA3_IO_RD_PRI_AGE                                                                          0x079c\n#define regMMEA3_IO_RD_PRI_AGE_BASE_IDX                                                                 0\n#define regMMEA3_IO_WR_PRI_AGE                                                                          0x079d\n#define regMMEA3_IO_WR_PRI_AGE_BASE_IDX                                                                 0\n#define regMMEA3_IO_RD_PRI_QUEUING                                                                      0x079e\n#define regMMEA3_IO_RD_PRI_QUEUING_BASE_IDX                                                             0\n#define regMMEA3_IO_WR_PRI_QUEUING                                                                      0x079f\n#define regMMEA3_IO_WR_PRI_QUEUING_BASE_IDX                                                             0\n#define regMMEA3_IO_RD_PRI_FIXED                                                                        0x07a0\n#define regMMEA3_IO_RD_PRI_FIXED_BASE_IDX                                                               0\n#define regMMEA3_IO_WR_PRI_FIXED                                                                        0x07a1\n#define regMMEA3_IO_WR_PRI_FIXED_BASE_IDX                                                               0\n#define regMMEA3_IO_RD_PRI_URGENCY                                                                      0x07a2\n#define regMMEA3_IO_RD_PRI_URGENCY_BASE_IDX                                                             0\n#define regMMEA3_IO_WR_PRI_URGENCY                                                                      0x07a3\n#define regMMEA3_IO_WR_PRI_URGENCY_BASE_IDX                                                             0\n#define regMMEA3_IO_RD_PRI_URGENCY_MASKING                                                              0x07a4\n#define regMMEA3_IO_RD_PRI_URGENCY_MASKING_BASE_IDX                                                     0\n#define regMMEA3_IO_WR_PRI_URGENCY_MASKING                                                              0x07a5\n#define regMMEA3_IO_WR_PRI_URGENCY_MASKING_BASE_IDX                                                     0\n#define regMMEA3_IO_RD_PRI_QUANT_PRI1                                                                   0x07a6\n#define regMMEA3_IO_RD_PRI_QUANT_PRI1_BASE_IDX                                                          0\n#define regMMEA3_IO_RD_PRI_QUANT_PRI2                                                                   0x07a7\n#define regMMEA3_IO_RD_PRI_QUANT_PRI2_BASE_IDX                                                          0\n#define regMMEA3_IO_RD_PRI_QUANT_PRI3                                                                   0x07a8\n#define regMMEA3_IO_RD_PRI_QUANT_PRI3_BASE_IDX                                                          0\n#define regMMEA3_IO_WR_PRI_QUANT_PRI1                                                                   0x07a9\n#define regMMEA3_IO_WR_PRI_QUANT_PRI1_BASE_IDX                                                          0\n#define regMMEA3_IO_WR_PRI_QUANT_PRI2                                                                   0x07aa\n#define regMMEA3_IO_WR_PRI_QUANT_PRI2_BASE_IDX                                                          0\n#define regMMEA3_IO_WR_PRI_QUANT_PRI3                                                                   0x07ab\n#define regMMEA3_IO_WR_PRI_QUANT_PRI3_BASE_IDX                                                          0\n#define regMMEA3_SDP_ARB_DRAM                                                                           0x07ac\n#define regMMEA3_SDP_ARB_DRAM_BASE_IDX                                                                  0\n#define regMMEA3_SDP_ARB_GMI                                                                            0x07ad\n#define regMMEA3_SDP_ARB_GMI_BASE_IDX                                                                   0\n#define regMMEA3_SDP_ARB_FINAL                                                                          0x07ae\n#define regMMEA3_SDP_ARB_FINAL_BASE_IDX                                                                 0\n#define regMMEA3_SDP_DRAM_PRIORITY                                                                      0x07af\n#define regMMEA3_SDP_DRAM_PRIORITY_BASE_IDX                                                             0\n#define regMMEA3_SDP_GMI_PRIORITY                                                                       0x07b0\n#define regMMEA3_SDP_GMI_PRIORITY_BASE_IDX                                                              0\n#define regMMEA3_SDP_IO_PRIORITY                                                                        0x07b1\n#define regMMEA3_SDP_IO_PRIORITY_BASE_IDX                                                               0\n#define regMMEA3_SDP_CREDITS                                                                            0x07b2\n#define regMMEA3_SDP_CREDITS_BASE_IDX                                                                   0\n#define regMMEA3_SDP_TAG_RESERVE0                                                                       0x07b3\n#define regMMEA3_SDP_TAG_RESERVE0_BASE_IDX                                                              0\n#define regMMEA3_SDP_TAG_RESERVE1                                                                       0x07b4\n#define regMMEA3_SDP_TAG_RESERVE1_BASE_IDX                                                              0\n#define regMMEA3_SDP_VCC_RESERVE0                                                                       0x07b5\n#define regMMEA3_SDP_VCC_RESERVE0_BASE_IDX                                                              0\n#define regMMEA3_SDP_VCC_RESERVE1                                                                       0x07b6\n#define regMMEA3_SDP_VCC_RESERVE1_BASE_IDX                                                              0\n#define regMMEA3_SDP_VCD_RESERVE0                                                                       0x07b7\n#define regMMEA3_SDP_VCD_RESERVE0_BASE_IDX                                                              0\n#define regMMEA3_SDP_VCD_RESERVE1                                                                       0x07b8\n#define regMMEA3_SDP_VCD_RESERVE1_BASE_IDX                                                              0\n#define regMMEA3_SDP_REQ_CNTL                                                                           0x07b9\n#define regMMEA3_SDP_REQ_CNTL_BASE_IDX                                                                  0\n#define regMMEA3_MISC                                                                                   0x07ba\n#define regMMEA3_MISC_BASE_IDX                                                                          0\n#define regMMEA3_LATENCY_SAMPLING                                                                       0x07bb\n#define regMMEA3_LATENCY_SAMPLING_BASE_IDX                                                              0\n#define regMMEA3_PERFCOUNTER_LO                                                                         0x07bc\n#define regMMEA3_PERFCOUNTER_LO_BASE_IDX                                                                0\n#define regMMEA3_PERFCOUNTER_HI                                                                         0x07bd\n#define regMMEA3_PERFCOUNTER_HI_BASE_IDX                                                                0\n#define regMMEA3_PERFCOUNTER0_CFG                                                                       0x07be\n#define regMMEA3_PERFCOUNTER0_CFG_BASE_IDX                                                              0\n#define regMMEA3_PERFCOUNTER1_CFG                                                                       0x07bf\n#define regMMEA3_PERFCOUNTER1_CFG_BASE_IDX                                                              0\n#define regMMEA3_PERFCOUNTER_RSLT_CNTL                                                                  0x07c0\n#define regMMEA3_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                         0\n#define regMMEA3_EDC_CNT                                                                                0x07c6\n#define regMMEA3_EDC_CNT_BASE_IDX                                                                       0\n#define regMMEA3_EDC_CNT2                                                                               0x07c7\n#define regMMEA3_EDC_CNT2_BASE_IDX                                                                      0\n#define regMMEA3_DSM_CNTL                                                                               0x07c8\n#define regMMEA3_DSM_CNTL_BASE_IDX                                                                      0\n#define regMMEA3_DSM_CNTLA                                                                              0x07c9\n#define regMMEA3_DSM_CNTLA_BASE_IDX                                                                     0\n#define regMMEA3_DSM_CNTLB                                                                              0x07ca\n#define regMMEA3_DSM_CNTLB_BASE_IDX                                                                     0\n#define regMMEA3_DSM_CNTL2                                                                              0x07cb\n#define regMMEA3_DSM_CNTL2_BASE_IDX                                                                     0\n#define regMMEA3_DSM_CNTL2A                                                                             0x07cc\n#define regMMEA3_DSM_CNTL2A_BASE_IDX                                                                    0\n#define regMMEA3_DSM_CNTL2B                                                                             0x07cd\n#define regMMEA3_DSM_CNTL2B_BASE_IDX                                                                    0\n#define regMMEA3_CGTT_CLK_CTRL                                                                          0x07cf\n#define regMMEA3_CGTT_CLK_CTRL_BASE_IDX                                                                 0\n#define regMMEA3_EDC_MODE                                                                               0x07d0\n#define regMMEA3_EDC_MODE_BASE_IDX                                                                      0\n#define regMMEA3_ERR_STATUS                                                                             0x07d1\n#define regMMEA3_ERR_STATUS_BASE_IDX                                                                    0\n#define regMMEA3_MISC2                                                                                  0x07d2\n#define regMMEA3_MISC2_BASE_IDX                                                                         0\n#define regMMEA3_ADDRDEC_SELECT                                                                         0x07d3\n#define regMMEA3_ADDRDEC_SELECT_BASE_IDX                                                                0\n#define regMMEA3_EDC_CNT3                                                                               0x07d4\n#define regMMEA3_EDC_CNT3_BASE_IDX                                                                      0\n#define regMMEA3_MISC_AON                                                                               0x07d5\n#define regMMEA3_MISC_AON_BASE_IDX                                                                      0\n\n\n\n\n#define regMMEA4_DRAM_RD_CLI2GRP_MAP0                                                                   0x0800\n#define regMMEA4_DRAM_RD_CLI2GRP_MAP0_BASE_IDX                                                          0\n#define regMMEA4_DRAM_RD_CLI2GRP_MAP1                                                                   0x0801\n#define regMMEA4_DRAM_RD_CLI2GRP_MAP1_BASE_IDX                                                          0\n#define regMMEA4_DRAM_WR_CLI2GRP_MAP0                                                                   0x0802\n#define regMMEA4_DRAM_WR_CLI2GRP_MAP0_BASE_IDX                                                          0\n#define regMMEA4_DRAM_WR_CLI2GRP_MAP1                                                                   0x0803\n#define regMMEA4_DRAM_WR_CLI2GRP_MAP1_BASE_IDX                                                          0\n#define regMMEA4_DRAM_RD_GRP2VC_MAP                                                                     0x0804\n#define regMMEA4_DRAM_RD_GRP2VC_MAP_BASE_IDX                                                            0\n#define regMMEA4_DRAM_WR_GRP2VC_MAP                                                                     0x0805\n#define regMMEA4_DRAM_WR_GRP2VC_MAP_BASE_IDX                                                            0\n#define regMMEA4_DRAM_RD_LAZY                                                                           0x0806\n#define regMMEA4_DRAM_RD_LAZY_BASE_IDX                                                                  0\n#define regMMEA4_DRAM_WR_LAZY                                                                           0x0807\n#define regMMEA4_DRAM_WR_LAZY_BASE_IDX                                                                  0\n#define regMMEA4_DRAM_RD_CAM_CNTL                                                                       0x0808\n#define regMMEA4_DRAM_RD_CAM_CNTL_BASE_IDX                                                              0\n#define regMMEA4_DRAM_WR_CAM_CNTL                                                                       0x0809\n#define regMMEA4_DRAM_WR_CAM_CNTL_BASE_IDX                                                              0\n#define regMMEA4_DRAM_PAGE_BURST                                                                        0x080a\n#define regMMEA4_DRAM_PAGE_BURST_BASE_IDX                                                               0\n#define regMMEA4_DRAM_RD_PRI_AGE                                                                        0x080b\n#define regMMEA4_DRAM_RD_PRI_AGE_BASE_IDX                                                               0\n#define regMMEA4_DRAM_WR_PRI_AGE                                                                        0x080c\n#define regMMEA4_DRAM_WR_PRI_AGE_BASE_IDX                                                               0\n#define regMMEA4_DRAM_RD_PRI_QUEUING                                                                    0x080d\n#define regMMEA4_DRAM_RD_PRI_QUEUING_BASE_IDX                                                           0\n#define regMMEA4_DRAM_WR_PRI_QUEUING                                                                    0x080e\n#define regMMEA4_DRAM_WR_PRI_QUEUING_BASE_IDX                                                           0\n#define regMMEA4_DRAM_RD_PRI_FIXED                                                                      0x080f\n#define regMMEA4_DRAM_RD_PRI_FIXED_BASE_IDX                                                             0\n#define regMMEA4_DRAM_WR_PRI_FIXED                                                                      0x0810\n#define regMMEA4_DRAM_WR_PRI_FIXED_BASE_IDX                                                             0\n#define regMMEA4_DRAM_RD_PRI_URGENCY                                                                    0x0811\n#define regMMEA4_DRAM_RD_PRI_URGENCY_BASE_IDX                                                           0\n#define regMMEA4_DRAM_WR_PRI_URGENCY                                                                    0x0812\n#define regMMEA4_DRAM_WR_PRI_URGENCY_BASE_IDX                                                           0\n#define regMMEA4_DRAM_RD_PRI_QUANT_PRI1                                                                 0x0813\n#define regMMEA4_DRAM_RD_PRI_QUANT_PRI1_BASE_IDX                                                        0\n#define regMMEA4_DRAM_RD_PRI_QUANT_PRI2                                                                 0x0814\n#define regMMEA4_DRAM_RD_PRI_QUANT_PRI2_BASE_IDX                                                        0\n#define regMMEA4_DRAM_RD_PRI_QUANT_PRI3                                                                 0x0815\n#define regMMEA4_DRAM_RD_PRI_QUANT_PRI3_BASE_IDX                                                        0\n#define regMMEA4_DRAM_WR_PRI_QUANT_PRI1                                                                 0x0816\n#define regMMEA4_DRAM_WR_PRI_QUANT_PRI1_BASE_IDX                                                        0\n#define regMMEA4_DRAM_WR_PRI_QUANT_PRI2                                                                 0x0817\n#define regMMEA4_DRAM_WR_PRI_QUANT_PRI2_BASE_IDX                                                        0\n#define regMMEA4_DRAM_WR_PRI_QUANT_PRI3                                                                 0x0818\n#define regMMEA4_DRAM_WR_PRI_QUANT_PRI3_BASE_IDX                                                        0\n#define regMMEA4_GMI_RD_CLI2GRP_MAP0                                                                    0x0819\n#define regMMEA4_GMI_RD_CLI2GRP_MAP0_BASE_IDX                                                           0\n#define regMMEA4_GMI_RD_CLI2GRP_MAP1                                                                    0x081a\n#define regMMEA4_GMI_RD_CLI2GRP_MAP1_BASE_IDX                                                           0\n#define regMMEA4_GMI_WR_CLI2GRP_MAP0                                                                    0x081b\n#define regMMEA4_GMI_WR_CLI2GRP_MAP0_BASE_IDX                                                           0\n#define regMMEA4_GMI_WR_CLI2GRP_MAP1                                                                    0x081c\n#define regMMEA4_GMI_WR_CLI2GRP_MAP1_BASE_IDX                                                           0\n#define regMMEA4_GMI_RD_GRP2VC_MAP                                                                      0x081d\n#define regMMEA4_GMI_RD_GRP2VC_MAP_BASE_IDX                                                             0\n#define regMMEA4_GMI_WR_GRP2VC_MAP                                                                      0x081e\n#define regMMEA4_GMI_WR_GRP2VC_MAP_BASE_IDX                                                             0\n#define regMMEA4_GMI_RD_LAZY                                                                            0x081f\n#define regMMEA4_GMI_RD_LAZY_BASE_IDX                                                                   0\n#define regMMEA4_GMI_WR_LAZY                                                                            0x0820\n#define regMMEA4_GMI_WR_LAZY_BASE_IDX                                                                   0\n#define regMMEA4_GMI_RD_CAM_CNTL                                                                        0x0821\n#define regMMEA4_GMI_RD_CAM_CNTL_BASE_IDX                                                               0\n#define regMMEA4_GMI_WR_CAM_CNTL                                                                        0x0822\n#define regMMEA4_GMI_WR_CAM_CNTL_BASE_IDX                                                               0\n#define regMMEA4_GMI_PAGE_BURST                                                                         0x0823\n#define regMMEA4_GMI_PAGE_BURST_BASE_IDX                                                                0\n#define regMMEA4_GMI_RD_PRI_AGE                                                                         0x0824\n#define regMMEA4_GMI_RD_PRI_AGE_BASE_IDX                                                                0\n#define regMMEA4_GMI_WR_PRI_AGE                                                                         0x0825\n#define regMMEA4_GMI_WR_PRI_AGE_BASE_IDX                                                                0\n#define regMMEA4_GMI_RD_PRI_QUEUING                                                                     0x0826\n#define regMMEA4_GMI_RD_PRI_QUEUING_BASE_IDX                                                            0\n#define regMMEA4_GMI_WR_PRI_QUEUING                                                                     0x0827\n#define regMMEA4_GMI_WR_PRI_QUEUING_BASE_IDX                                                            0\n#define regMMEA4_GMI_RD_PRI_FIXED                                                                       0x0828\n#define regMMEA4_GMI_RD_PRI_FIXED_BASE_IDX                                                              0\n#define regMMEA4_GMI_WR_PRI_FIXED                                                                       0x0829\n#define regMMEA4_GMI_WR_PRI_FIXED_BASE_IDX                                                              0\n#define regMMEA4_GMI_RD_PRI_URGENCY                                                                     0x082a\n#define regMMEA4_GMI_RD_PRI_URGENCY_BASE_IDX                                                            0\n#define regMMEA4_GMI_WR_PRI_URGENCY                                                                     0x082b\n#define regMMEA4_GMI_WR_PRI_URGENCY_BASE_IDX                                                            0\n#define regMMEA4_GMI_RD_PRI_URGENCY_MASKING                                                             0x082c\n#define regMMEA4_GMI_RD_PRI_URGENCY_MASKING_BASE_IDX                                                    0\n#define regMMEA4_GMI_WR_PRI_URGENCY_MASKING                                                             0x082d\n#define regMMEA4_GMI_WR_PRI_URGENCY_MASKING_BASE_IDX                                                    0\n#define regMMEA4_GMI_RD_PRI_QUANT_PRI1                                                                  0x082e\n#define regMMEA4_GMI_RD_PRI_QUANT_PRI1_BASE_IDX                                                         0\n#define regMMEA4_GMI_RD_PRI_QUANT_PRI2                                                                  0x082f\n#define regMMEA4_GMI_RD_PRI_QUANT_PRI2_BASE_IDX                                                         0\n#define regMMEA4_GMI_RD_PRI_QUANT_PRI3                                                                  0x0830\n#define regMMEA4_GMI_RD_PRI_QUANT_PRI3_BASE_IDX                                                         0\n#define regMMEA4_GMI_WR_PRI_QUANT_PRI1                                                                  0x0831\n#define regMMEA4_GMI_WR_PRI_QUANT_PRI1_BASE_IDX                                                         0\n#define regMMEA4_GMI_WR_PRI_QUANT_PRI2                                                                  0x0832\n#define regMMEA4_GMI_WR_PRI_QUANT_PRI2_BASE_IDX                                                         0\n#define regMMEA4_GMI_WR_PRI_QUANT_PRI3                                                                  0x0833\n#define regMMEA4_GMI_WR_PRI_QUANT_PRI3_BASE_IDX                                                         0\n#define regMMEA4_ADDRNORM_BASE_ADDR0                                                                    0x0834\n#define regMMEA4_ADDRNORM_BASE_ADDR0_BASE_IDX                                                           0\n#define regMMEA4_ADDRNORM_LIMIT_ADDR0                                                                   0x0835\n#define regMMEA4_ADDRNORM_LIMIT_ADDR0_BASE_IDX                                                          0\n#define regMMEA4_ADDRNORM_BASE_ADDR1                                                                    0x0836\n#define regMMEA4_ADDRNORM_BASE_ADDR1_BASE_IDX                                                           0\n#define regMMEA4_ADDRNORM_LIMIT_ADDR1                                                                   0x0837\n#define regMMEA4_ADDRNORM_LIMIT_ADDR1_BASE_IDX                                                          0\n#define regMMEA4_ADDRNORM_OFFSET_ADDR1                                                                  0x0838\n#define regMMEA4_ADDRNORM_OFFSET_ADDR1_BASE_IDX                                                         0\n#define regMMEA4_ADDRNORM_BASE_ADDR2                                                                    0x0839\n#define regMMEA4_ADDRNORM_BASE_ADDR2_BASE_IDX                                                           0\n#define regMMEA4_ADDRNORM_LIMIT_ADDR2                                                                   0x083a\n#define regMMEA4_ADDRNORM_LIMIT_ADDR2_BASE_IDX                                                          0\n#define regMMEA4_ADDRNORM_BASE_ADDR3                                                                    0x083b\n#define regMMEA4_ADDRNORM_BASE_ADDR3_BASE_IDX                                                           0\n#define regMMEA4_ADDRNORM_LIMIT_ADDR3                                                                   0x083c\n#define regMMEA4_ADDRNORM_LIMIT_ADDR3_BASE_IDX                                                          0\n#define regMMEA4_ADDRNORM_OFFSET_ADDR3                                                                  0x083d\n#define regMMEA4_ADDRNORM_OFFSET_ADDR3_BASE_IDX                                                         0\n#define regMMEA4_ADDRNORM_MEGABASE_ADDR0                                                                0x083e\n#define regMMEA4_ADDRNORM_MEGABASE_ADDR0_BASE_IDX                                                       0\n#define regMMEA4_ADDRNORM_MEGALIMIT_ADDR0                                                               0x083f\n#define regMMEA4_ADDRNORM_MEGALIMIT_ADDR0_BASE_IDX                                                      0\n#define regMMEA4_ADDRNORM_MEGABASE_ADDR1                                                                0x0840\n#define regMMEA4_ADDRNORM_MEGABASE_ADDR1_BASE_IDX                                                       0\n#define regMMEA4_ADDRNORM_MEGALIMIT_ADDR1                                                               0x0841\n#define regMMEA4_ADDRNORM_MEGALIMIT_ADDR1_BASE_IDX                                                      0\n#define regMMEA4_ADDRNORMDRAM_HOLE_CNTL                                                                 0x0843\n#define regMMEA4_ADDRNORMDRAM_HOLE_CNTL_BASE_IDX                                                        0\n#define regMMEA4_ADDRNORMGMI_HOLE_CNTL                                                                  0x0844\n#define regMMEA4_ADDRNORMGMI_HOLE_CNTL_BASE_IDX                                                         0\n#define regMMEA4_ADDRNORMDRAM_NP2_CHANNEL_CFG                                                           0x0845\n#define regMMEA4_ADDRNORMDRAM_NP2_CHANNEL_CFG_BASE_IDX                                                  0\n#define regMMEA4_ADDRNORMGMI_NP2_CHANNEL_CFG                                                            0x0846\n#define regMMEA4_ADDRNORMGMI_NP2_CHANNEL_CFG_BASE_IDX                                                   0\n#define regMMEA4_ADDRDEC_BANK_CFG                                                                       0x0847\n#define regMMEA4_ADDRDEC_BANK_CFG_BASE_IDX                                                              0\n#define regMMEA4_ADDRDEC_MISC_CFG                                                                       0x0848\n#define regMMEA4_ADDRDEC_MISC_CFG_BASE_IDX                                                              0\n#define regMMEA4_ADDRDECDRAM_HARVEST_ENABLE                                                             0x0853\n#define regMMEA4_ADDRDECDRAM_HARVEST_ENABLE_BASE_IDX                                                    0\n#define regMMEA4_ADDRDECGMI_HARVEST_ENABLE                                                              0x085e\n#define regMMEA4_ADDRDECGMI_HARVEST_ENABLE_BASE_IDX                                                     0\n#define regMMEA4_ADDRDEC0_BASE_ADDR_CS0                                                                 0x085f\n#define regMMEA4_ADDRDEC0_BASE_ADDR_CS0_BASE_IDX                                                        0\n#define regMMEA4_ADDRDEC0_BASE_ADDR_CS1                                                                 0x0860\n#define regMMEA4_ADDRDEC0_BASE_ADDR_CS1_BASE_IDX                                                        0\n#define regMMEA4_ADDRDEC0_BASE_ADDR_CS2                                                                 0x0861\n#define regMMEA4_ADDRDEC0_BASE_ADDR_CS2_BASE_IDX                                                        0\n#define regMMEA4_ADDRDEC0_BASE_ADDR_CS3                                                                 0x0862\n#define regMMEA4_ADDRDEC0_BASE_ADDR_CS3_BASE_IDX                                                        0\n#define regMMEA4_ADDRDEC0_BASE_ADDR_SECCS0                                                              0x0863\n#define regMMEA4_ADDRDEC0_BASE_ADDR_SECCS0_BASE_IDX                                                     0\n#define regMMEA4_ADDRDEC0_BASE_ADDR_SECCS1                                                              0x0864\n#define regMMEA4_ADDRDEC0_BASE_ADDR_SECCS1_BASE_IDX                                                     0\n#define regMMEA4_ADDRDEC0_BASE_ADDR_SECCS2                                                              0x0865\n#define regMMEA4_ADDRDEC0_BASE_ADDR_SECCS2_BASE_IDX                                                     0\n#define regMMEA4_ADDRDEC0_BASE_ADDR_SECCS3                                                              0x0866\n#define regMMEA4_ADDRDEC0_BASE_ADDR_SECCS3_BASE_IDX                                                     0\n#define regMMEA4_ADDRDEC0_ADDR_MASK_CS01                                                                0x0867\n#define regMMEA4_ADDRDEC0_ADDR_MASK_CS01_BASE_IDX                                                       0\n#define regMMEA4_ADDRDEC0_ADDR_MASK_CS23                                                                0x0868\n#define regMMEA4_ADDRDEC0_ADDR_MASK_CS23_BASE_IDX                                                       0\n#define regMMEA4_ADDRDEC0_ADDR_MASK_SECCS01                                                             0x0869\n#define regMMEA4_ADDRDEC0_ADDR_MASK_SECCS01_BASE_IDX                                                    0\n#define regMMEA4_ADDRDEC0_ADDR_MASK_SECCS23                                                             0x086a\n#define regMMEA4_ADDRDEC0_ADDR_MASK_SECCS23_BASE_IDX                                                    0\n#define regMMEA4_ADDRDEC0_ADDR_CFG_CS01                                                                 0x086b\n#define regMMEA4_ADDRDEC0_ADDR_CFG_CS01_BASE_IDX                                                        0\n#define regMMEA4_ADDRDEC0_ADDR_CFG_CS23                                                                 0x086c\n#define regMMEA4_ADDRDEC0_ADDR_CFG_CS23_BASE_IDX                                                        0\n#define regMMEA4_ADDRDEC0_ADDR_SEL_CS01                                                                 0x086d\n#define regMMEA4_ADDRDEC0_ADDR_SEL_CS01_BASE_IDX                                                        0\n#define regMMEA4_ADDRDEC0_ADDR_SEL_CS23                                                                 0x086e\n#define regMMEA4_ADDRDEC0_ADDR_SEL_CS23_BASE_IDX                                                        0\n#define regMMEA4_ADDRDEC0_ADDR_SEL2_CS01                                                                0x086f\n#define regMMEA4_ADDRDEC0_ADDR_SEL2_CS01_BASE_IDX                                                       0\n#define regMMEA4_ADDRDEC0_ADDR_SEL2_CS23                                                                0x0870\n#define regMMEA4_ADDRDEC0_ADDR_SEL2_CS23_BASE_IDX                                                       0\n#define regMMEA4_ADDRDEC0_COL_SEL_LO_CS01                                                               0x0871\n#define regMMEA4_ADDRDEC0_COL_SEL_LO_CS01_BASE_IDX                                                      0\n#define regMMEA4_ADDRDEC0_COL_SEL_LO_CS23                                                               0x0872\n#define regMMEA4_ADDRDEC0_COL_SEL_LO_CS23_BASE_IDX                                                      0\n#define regMMEA4_ADDRDEC0_COL_SEL_HI_CS01                                                               0x0873\n#define regMMEA4_ADDRDEC0_COL_SEL_HI_CS01_BASE_IDX                                                      0\n#define regMMEA4_ADDRDEC0_COL_SEL_HI_CS23                                                               0x0874\n#define regMMEA4_ADDRDEC0_COL_SEL_HI_CS23_BASE_IDX                                                      0\n#define regMMEA4_ADDRDEC0_RM_SEL_CS01                                                                   0x0875\n#define regMMEA4_ADDRDEC0_RM_SEL_CS01_BASE_IDX                                                          0\n#define regMMEA4_ADDRDEC0_RM_SEL_CS23                                                                   0x0876\n#define regMMEA4_ADDRDEC0_RM_SEL_CS23_BASE_IDX                                                          0\n#define regMMEA4_ADDRDEC0_RM_SEL_SECCS01                                                                0x0877\n#define regMMEA4_ADDRDEC0_RM_SEL_SECCS01_BASE_IDX                                                       0\n#define regMMEA4_ADDRDEC0_RM_SEL_SECCS23                                                                0x0878\n#define regMMEA4_ADDRDEC0_RM_SEL_SECCS23_BASE_IDX                                                       0\n#define regMMEA4_ADDRDEC1_BASE_ADDR_CS0                                                                 0x0879\n#define regMMEA4_ADDRDEC1_BASE_ADDR_CS0_BASE_IDX                                                        0\n#define regMMEA4_ADDRDEC1_BASE_ADDR_CS1                                                                 0x087a\n#define regMMEA4_ADDRDEC1_BASE_ADDR_CS1_BASE_IDX                                                        0\n#define regMMEA4_ADDRDEC1_BASE_ADDR_CS2                                                                 0x087b\n#define regMMEA4_ADDRDEC1_BASE_ADDR_CS2_BASE_IDX                                                        0\n#define regMMEA4_ADDRDEC1_BASE_ADDR_CS3                                                                 0x087c\n#define regMMEA4_ADDRDEC1_BASE_ADDR_CS3_BASE_IDX                                                        0\n#define regMMEA4_ADDRDEC1_BASE_ADDR_SECCS0                                                              0x087d\n#define regMMEA4_ADDRDEC1_BASE_ADDR_SECCS0_BASE_IDX                                                     0\n#define regMMEA4_ADDRDEC1_BASE_ADDR_SECCS1                                                              0x087e\n#define regMMEA4_ADDRDEC1_BASE_ADDR_SECCS1_BASE_IDX                                                     0\n#define regMMEA4_ADDRDEC1_BASE_ADDR_SECCS2                                                              0x087f\n#define regMMEA4_ADDRDEC1_BASE_ADDR_SECCS2_BASE_IDX                                                     0\n#define regMMEA4_ADDRDEC1_BASE_ADDR_SECCS3                                                              0x0880\n#define regMMEA4_ADDRDEC1_BASE_ADDR_SECCS3_BASE_IDX                                                     0\n#define regMMEA4_ADDRDEC1_ADDR_MASK_CS01                                                                0x0881\n#define regMMEA4_ADDRDEC1_ADDR_MASK_CS01_BASE_IDX                                                       0\n#define regMMEA4_ADDRDEC1_ADDR_MASK_CS23                                                                0x0882\n#define regMMEA4_ADDRDEC1_ADDR_MASK_CS23_BASE_IDX                                                       0\n#define regMMEA4_ADDRDEC1_ADDR_MASK_SECCS01                                                             0x0883\n#define regMMEA4_ADDRDEC1_ADDR_MASK_SECCS01_BASE_IDX                                                    0\n#define regMMEA4_ADDRDEC1_ADDR_MASK_SECCS23                                                             0x0884\n#define regMMEA4_ADDRDEC1_ADDR_MASK_SECCS23_BASE_IDX                                                    0\n#define regMMEA4_ADDRDEC1_ADDR_CFG_CS01                                                                 0x0885\n#define regMMEA4_ADDRDEC1_ADDR_CFG_CS01_BASE_IDX                                                        0\n#define regMMEA4_ADDRDEC1_ADDR_CFG_CS23                                                                 0x0886\n#define regMMEA4_ADDRDEC1_ADDR_CFG_CS23_BASE_IDX                                                        0\n#define regMMEA4_ADDRDEC1_ADDR_SEL_CS01                                                                 0x0887\n#define regMMEA4_ADDRDEC1_ADDR_SEL_CS01_BASE_IDX                                                        0\n#define regMMEA4_ADDRDEC1_ADDR_SEL_CS23                                                                 0x0888\n#define regMMEA4_ADDRDEC1_ADDR_SEL_CS23_BASE_IDX                                                        0\n#define regMMEA4_ADDRDEC1_ADDR_SEL2_CS01                                                                0x0889\n#define regMMEA4_ADDRDEC1_ADDR_SEL2_CS01_BASE_IDX                                                       0\n#define regMMEA4_ADDRDEC1_ADDR_SEL2_CS23                                                                0x088a\n#define regMMEA4_ADDRDEC1_ADDR_SEL2_CS23_BASE_IDX                                                       0\n#define regMMEA4_ADDRDEC1_COL_SEL_LO_CS01                                                               0x088b\n#define regMMEA4_ADDRDEC1_COL_SEL_LO_CS01_BASE_IDX                                                      0\n#define regMMEA4_ADDRDEC1_COL_SEL_LO_CS23                                                               0x088c\n#define regMMEA4_ADDRDEC1_COL_SEL_LO_CS23_BASE_IDX                                                      0\n#define regMMEA4_ADDRDEC1_COL_SEL_HI_CS01                                                               0x088d\n#define regMMEA4_ADDRDEC1_COL_SEL_HI_CS01_BASE_IDX                                                      0\n#define regMMEA4_ADDRDEC1_COL_SEL_HI_CS23                                                               0x088e\n#define regMMEA4_ADDRDEC1_COL_SEL_HI_CS23_BASE_IDX                                                      0\n#define regMMEA4_ADDRDEC1_RM_SEL_CS01                                                                   0x088f\n#define regMMEA4_ADDRDEC1_RM_SEL_CS01_BASE_IDX                                                          0\n#define regMMEA4_ADDRDEC1_RM_SEL_CS23                                                                   0x0890\n#define regMMEA4_ADDRDEC1_RM_SEL_CS23_BASE_IDX                                                          0\n#define regMMEA4_ADDRDEC1_RM_SEL_SECCS01                                                                0x0891\n#define regMMEA4_ADDRDEC1_RM_SEL_SECCS01_BASE_IDX                                                       0\n#define regMMEA4_ADDRDEC1_RM_SEL_SECCS23                                                                0x0892\n#define regMMEA4_ADDRDEC1_RM_SEL_SECCS23_BASE_IDX                                                       0\n#define regMMEA4_ADDRDEC2_BASE_ADDR_CS0                                                                 0x0893\n#define regMMEA4_ADDRDEC2_BASE_ADDR_CS0_BASE_IDX                                                        0\n#define regMMEA4_ADDRDEC2_BASE_ADDR_CS1                                                                 0x0894\n#define regMMEA4_ADDRDEC2_BASE_ADDR_CS1_BASE_IDX                                                        0\n#define regMMEA4_ADDRDEC2_BASE_ADDR_CS2                                                                 0x0895\n#define regMMEA4_ADDRDEC2_BASE_ADDR_CS2_BASE_IDX                                                        0\n#define regMMEA4_ADDRDEC2_BASE_ADDR_CS3                                                                 0x0896\n#define regMMEA4_ADDRDEC2_BASE_ADDR_CS3_BASE_IDX                                                        0\n#define regMMEA4_ADDRDEC2_BASE_ADDR_SECCS0                                                              0x0897\n#define regMMEA4_ADDRDEC2_BASE_ADDR_SECCS0_BASE_IDX                                                     0\n#define regMMEA4_ADDRDEC2_BASE_ADDR_SECCS1                                                              0x0898\n#define regMMEA4_ADDRDEC2_BASE_ADDR_SECCS1_BASE_IDX                                                     0\n#define regMMEA4_ADDRDEC2_BASE_ADDR_SECCS2                                                              0x0899\n#define regMMEA4_ADDRDEC2_BASE_ADDR_SECCS2_BASE_IDX                                                     0\n#define regMMEA4_ADDRDEC2_BASE_ADDR_SECCS3                                                              0x089a\n#define regMMEA4_ADDRDEC2_BASE_ADDR_SECCS3_BASE_IDX                                                     0\n#define regMMEA4_ADDRDEC2_ADDR_MASK_CS01                                                                0x089b\n#define regMMEA4_ADDRDEC2_ADDR_MASK_CS01_BASE_IDX                                                       0\n#define regMMEA4_ADDRDEC2_ADDR_MASK_CS23                                                                0x089c\n#define regMMEA4_ADDRDEC2_ADDR_MASK_CS23_BASE_IDX                                                       0\n#define regMMEA4_ADDRDEC2_ADDR_MASK_SECCS01                                                             0x089d\n#define regMMEA4_ADDRDEC2_ADDR_MASK_SECCS01_BASE_IDX                                                    0\n#define regMMEA4_ADDRDEC2_ADDR_MASK_SECCS23                                                             0x089e\n#define regMMEA4_ADDRDEC2_ADDR_MASK_SECCS23_BASE_IDX                                                    0\n#define regMMEA4_ADDRDEC2_ADDR_CFG_CS01                                                                 0x089f\n#define regMMEA4_ADDRDEC2_ADDR_CFG_CS01_BASE_IDX                                                        0\n#define regMMEA4_ADDRDEC2_ADDR_CFG_CS23                                                                 0x08a0\n#define regMMEA4_ADDRDEC2_ADDR_CFG_CS23_BASE_IDX                                                        0\n#define regMMEA4_ADDRDEC2_ADDR_SEL_CS01                                                                 0x08a1\n#define regMMEA4_ADDRDEC2_ADDR_SEL_CS01_BASE_IDX                                                        0\n#define regMMEA4_ADDRDEC2_ADDR_SEL_CS23                                                                 0x08a2\n#define regMMEA4_ADDRDEC2_ADDR_SEL_CS23_BASE_IDX                                                        0\n#define regMMEA4_ADDRDEC2_ADDR_SEL2_CS01                                                                0x08a3\n#define regMMEA4_ADDRDEC2_ADDR_SEL2_CS01_BASE_IDX                                                       0\n#define regMMEA4_ADDRDEC2_ADDR_SEL2_CS23                                                                0x08a4\n#define regMMEA4_ADDRDEC2_ADDR_SEL2_CS23_BASE_IDX                                                       0\n#define regMMEA4_ADDRDEC2_COL_SEL_LO_CS01                                                               0x08a5\n#define regMMEA4_ADDRDEC2_COL_SEL_LO_CS01_BASE_IDX                                                      0\n#define regMMEA4_ADDRDEC2_COL_SEL_LO_CS23                                                               0x08a6\n#define regMMEA4_ADDRDEC2_COL_SEL_LO_CS23_BASE_IDX                                                      0\n#define regMMEA4_ADDRDEC2_COL_SEL_HI_CS01                                                               0x08a7\n#define regMMEA4_ADDRDEC2_COL_SEL_HI_CS01_BASE_IDX                                                      0\n#define regMMEA4_ADDRDEC2_COL_SEL_HI_CS23                                                               0x08a8\n#define regMMEA4_ADDRDEC2_COL_SEL_HI_CS23_BASE_IDX                                                      0\n#define regMMEA4_ADDRDEC2_RM_SEL_CS01                                                                   0x08a9\n#define regMMEA4_ADDRDEC2_RM_SEL_CS01_BASE_IDX                                                          0\n#define regMMEA4_ADDRDEC2_RM_SEL_CS23                                                                   0x08aa\n#define regMMEA4_ADDRDEC2_RM_SEL_CS23_BASE_IDX                                                          0\n#define regMMEA4_ADDRDEC2_RM_SEL_SECCS01                                                                0x08ab\n#define regMMEA4_ADDRDEC2_RM_SEL_SECCS01_BASE_IDX                                                       0\n#define regMMEA4_ADDRDEC2_RM_SEL_SECCS23                                                                0x08ac\n#define regMMEA4_ADDRDEC2_RM_SEL_SECCS23_BASE_IDX                                                       0\n#define regMMEA4_ADDRNORMDRAM_GLOBAL_CNTL                                                               0x08ad\n#define regMMEA4_ADDRNORMDRAM_GLOBAL_CNTL_BASE_IDX                                                      0\n#define regMMEA4_ADDRNORMGMI_GLOBAL_CNTL                                                                0x08ae\n#define regMMEA4_ADDRNORMGMI_GLOBAL_CNTL_BASE_IDX                                                       0\n#define regMMEA4_ADDRNORM_MEGACONTROL_ADDR0                                                             0x08d1\n#define regMMEA4_ADDRNORM_MEGACONTROL_ADDR0_BASE_IDX                                                    0\n#define regMMEA4_ADDRNORM_MEGACONTROL_ADDR1                                                             0x08d2\n#define regMMEA4_ADDRNORM_MEGACONTROL_ADDR1_BASE_IDX                                                    0\n#define regMMEA4_ADDRNORMDRAM_MASKING                                                                   0x08d3\n#define regMMEA4_ADDRNORMDRAM_MASKING_BASE_IDX                                                          0\n#define regMMEA4_ADDRNORMGMI_MASKING                                                                    0x08d4\n#define regMMEA4_ADDRNORMGMI_MASKING_BASE_IDX                                                           0\n#define regMMEA4_IO_RD_CLI2GRP_MAP0                                                                     0x08d5\n#define regMMEA4_IO_RD_CLI2GRP_MAP0_BASE_IDX                                                            0\n#define regMMEA4_IO_RD_CLI2GRP_MAP1                                                                     0x08d6\n#define regMMEA4_IO_RD_CLI2GRP_MAP1_BASE_IDX                                                            0\n#define regMMEA4_IO_WR_CLI2GRP_MAP0                                                                     0x08d7\n#define regMMEA4_IO_WR_CLI2GRP_MAP0_BASE_IDX                                                            0\n#define regMMEA4_IO_WR_CLI2GRP_MAP1                                                                     0x08d8\n#define regMMEA4_IO_WR_CLI2GRP_MAP1_BASE_IDX                                                            0\n#define regMMEA4_IO_RD_COMBINE_FLUSH                                                                    0x08d9\n#define regMMEA4_IO_RD_COMBINE_FLUSH_BASE_IDX                                                           0\n#define regMMEA4_IO_WR_COMBINE_FLUSH                                                                    0x08da\n#define regMMEA4_IO_WR_COMBINE_FLUSH_BASE_IDX                                                           0\n#define regMMEA4_IO_GROUP_BURST                                                                         0x08db\n#define regMMEA4_IO_GROUP_BURST_BASE_IDX                                                                0\n#define regMMEA4_IO_RD_PRI_AGE                                                                          0x08dc\n#define regMMEA4_IO_RD_PRI_AGE_BASE_IDX                                                                 0\n#define regMMEA4_IO_WR_PRI_AGE                                                                          0x08dd\n#define regMMEA4_IO_WR_PRI_AGE_BASE_IDX                                                                 0\n#define regMMEA4_IO_RD_PRI_QUEUING                                                                      0x08de\n#define regMMEA4_IO_RD_PRI_QUEUING_BASE_IDX                                                             0\n#define regMMEA4_IO_WR_PRI_QUEUING                                                                      0x08df\n#define regMMEA4_IO_WR_PRI_QUEUING_BASE_IDX                                                             0\n#define regMMEA4_IO_RD_PRI_FIXED                                                                        0x08e0\n#define regMMEA4_IO_RD_PRI_FIXED_BASE_IDX                                                               0\n#define regMMEA4_IO_WR_PRI_FIXED                                                                        0x08e1\n#define regMMEA4_IO_WR_PRI_FIXED_BASE_IDX                                                               0\n#define regMMEA4_IO_RD_PRI_URGENCY                                                                      0x08e2\n#define regMMEA4_IO_RD_PRI_URGENCY_BASE_IDX                                                             0\n#define regMMEA4_IO_WR_PRI_URGENCY                                                                      0x08e3\n#define regMMEA4_IO_WR_PRI_URGENCY_BASE_IDX                                                             0\n#define regMMEA4_IO_RD_PRI_URGENCY_MASKING                                                              0x08e4\n#define regMMEA4_IO_RD_PRI_URGENCY_MASKING_BASE_IDX                                                     0\n#define regMMEA4_IO_WR_PRI_URGENCY_MASKING                                                              0x08e5\n#define regMMEA4_IO_WR_PRI_URGENCY_MASKING_BASE_IDX                                                     0\n#define regMMEA4_IO_RD_PRI_QUANT_PRI1                                                                   0x08e6\n#define regMMEA4_IO_RD_PRI_QUANT_PRI1_BASE_IDX                                                          0\n#define regMMEA4_IO_RD_PRI_QUANT_PRI2                                                                   0x08e7\n#define regMMEA4_IO_RD_PRI_QUANT_PRI2_BASE_IDX                                                          0\n#define regMMEA4_IO_RD_PRI_QUANT_PRI3                                                                   0x08e8\n#define regMMEA4_IO_RD_PRI_QUANT_PRI3_BASE_IDX                                                          0\n#define regMMEA4_IO_WR_PRI_QUANT_PRI1                                                                   0x08e9\n#define regMMEA4_IO_WR_PRI_QUANT_PRI1_BASE_IDX                                                          0\n#define regMMEA4_IO_WR_PRI_QUANT_PRI2                                                                   0x08ea\n#define regMMEA4_IO_WR_PRI_QUANT_PRI2_BASE_IDX                                                          0\n#define regMMEA4_IO_WR_PRI_QUANT_PRI3                                                                   0x08eb\n#define regMMEA4_IO_WR_PRI_QUANT_PRI3_BASE_IDX                                                          0\n#define regMMEA4_SDP_ARB_DRAM                                                                           0x08ec\n#define regMMEA4_SDP_ARB_DRAM_BASE_IDX                                                                  0\n#define regMMEA4_SDP_ARB_GMI                                                                            0x08ed\n#define regMMEA4_SDP_ARB_GMI_BASE_IDX                                                                   0\n#define regMMEA4_SDP_ARB_FINAL                                                                          0x08ee\n#define regMMEA4_SDP_ARB_FINAL_BASE_IDX                                                                 0\n#define regMMEA4_SDP_DRAM_PRIORITY                                                                      0x08ef\n#define regMMEA4_SDP_DRAM_PRIORITY_BASE_IDX                                                             0\n#define regMMEA4_SDP_GMI_PRIORITY                                                                       0x08f0\n#define regMMEA4_SDP_GMI_PRIORITY_BASE_IDX                                                              0\n#define regMMEA4_SDP_IO_PRIORITY                                                                        0x08f1\n#define regMMEA4_SDP_IO_PRIORITY_BASE_IDX                                                               0\n#define regMMEA4_SDP_CREDITS                                                                            0x08f2\n#define regMMEA4_SDP_CREDITS_BASE_IDX                                                                   0\n#define regMMEA4_SDP_TAG_RESERVE0                                                                       0x08f3\n#define regMMEA4_SDP_TAG_RESERVE0_BASE_IDX                                                              0\n#define regMMEA4_SDP_TAG_RESERVE1                                                                       0x08f4\n#define regMMEA4_SDP_TAG_RESERVE1_BASE_IDX                                                              0\n#define regMMEA4_SDP_VCC_RESERVE0                                                                       0x08f5\n#define regMMEA4_SDP_VCC_RESERVE0_BASE_IDX                                                              0\n#define regMMEA4_SDP_VCC_RESERVE1                                                                       0x08f6\n#define regMMEA4_SDP_VCC_RESERVE1_BASE_IDX                                                              0\n#define regMMEA4_SDP_VCD_RESERVE0                                                                       0x08f7\n#define regMMEA4_SDP_VCD_RESERVE0_BASE_IDX                                                              0\n#define regMMEA4_SDP_VCD_RESERVE1                                                                       0x08f8\n#define regMMEA4_SDP_VCD_RESERVE1_BASE_IDX                                                              0\n#define regMMEA4_SDP_REQ_CNTL                                                                           0x08f9\n#define regMMEA4_SDP_REQ_CNTL_BASE_IDX                                                                  0\n#define regMMEA4_MISC                                                                                   0x08fa\n#define regMMEA4_MISC_BASE_IDX                                                                          0\n#define regMMEA4_LATENCY_SAMPLING                                                                       0x08fb\n#define regMMEA4_LATENCY_SAMPLING_BASE_IDX                                                              0\n#define regMMEA4_PERFCOUNTER_LO                                                                         0x08fc\n#define regMMEA4_PERFCOUNTER_LO_BASE_IDX                                                                0\n#define regMMEA4_PERFCOUNTER_HI                                                                         0x08fd\n#define regMMEA4_PERFCOUNTER_HI_BASE_IDX                                                                0\n#define regMMEA4_PERFCOUNTER0_CFG                                                                       0x08fe\n#define regMMEA4_PERFCOUNTER0_CFG_BASE_IDX                                                              0\n#define regMMEA4_PERFCOUNTER1_CFG                                                                       0x08ff\n#define regMMEA4_PERFCOUNTER1_CFG_BASE_IDX                                                              0\n#define regMMEA4_PERFCOUNTER_RSLT_CNTL                                                                  0x0900\n#define regMMEA4_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                         0\n#define regMMEA4_EDC_CNT                                                                                0x0906\n#define regMMEA4_EDC_CNT_BASE_IDX                                                                       0\n#define regMMEA4_EDC_CNT2                                                                               0x0907\n#define regMMEA4_EDC_CNT2_BASE_IDX                                                                      0\n#define regMMEA4_DSM_CNTL                                                                               0x0908\n#define regMMEA4_DSM_CNTL_BASE_IDX                                                                      0\n#define regMMEA4_DSM_CNTLA                                                                              0x0909\n#define regMMEA4_DSM_CNTLA_BASE_IDX                                                                     0\n#define regMMEA4_DSM_CNTLB                                                                              0x090a\n#define regMMEA4_DSM_CNTLB_BASE_IDX                                                                     0\n#define regMMEA4_DSM_CNTL2                                                                              0x090b\n#define regMMEA4_DSM_CNTL2_BASE_IDX                                                                     0\n#define regMMEA4_DSM_CNTL2A                                                                             0x090c\n#define regMMEA4_DSM_CNTL2A_BASE_IDX                                                                    0\n#define regMMEA4_DSM_CNTL2B                                                                             0x090d\n#define regMMEA4_DSM_CNTL2B_BASE_IDX                                                                    0\n#define regMMEA4_CGTT_CLK_CTRL                                                                          0x090f\n#define regMMEA4_CGTT_CLK_CTRL_BASE_IDX                                                                 0\n#define regMMEA4_EDC_MODE                                                                               0x0910\n#define regMMEA4_EDC_MODE_BASE_IDX                                                                      0\n#define regMMEA4_ERR_STATUS                                                                             0x0911\n#define regMMEA4_ERR_STATUS_BASE_IDX                                                                    0\n#define regMMEA4_MISC2                                                                                  0x0912\n#define regMMEA4_MISC2_BASE_IDX                                                                         0\n#define regMMEA4_ADDRDEC_SELECT                                                                         0x0913\n#define regMMEA4_ADDRDEC_SELECT_BASE_IDX                                                                0\n#define regMMEA4_EDC_CNT3                                                                               0x0914\n#define regMMEA4_EDC_CNT3_BASE_IDX                                                                      0\n#define regMMEA4_MISC_AON                                                                               0x0915\n#define regMMEA4_MISC_AON_BASE_IDX                                                                      0\n\n\n\n\n#define regMMEA5_DRAM_RD_CLI2GRP_MAP0                                                                   0x0940\n#define regMMEA5_DRAM_RD_CLI2GRP_MAP0_BASE_IDX                                                          0\n#define regMMEA5_DRAM_RD_CLI2GRP_MAP1                                                                   0x0941\n#define regMMEA5_DRAM_RD_CLI2GRP_MAP1_BASE_IDX                                                          0\n#define regMMEA5_DRAM_WR_CLI2GRP_MAP0                                                                   0x0942\n#define regMMEA5_DRAM_WR_CLI2GRP_MAP0_BASE_IDX                                                          0\n#define regMMEA5_DRAM_WR_CLI2GRP_MAP1                                                                   0x0943\n#define regMMEA5_DRAM_WR_CLI2GRP_MAP1_BASE_IDX                                                          0\n#define regMMEA5_DRAM_RD_GRP2VC_MAP                                                                     0x0944\n#define regMMEA5_DRAM_RD_GRP2VC_MAP_BASE_IDX                                                            0\n#define regMMEA5_DRAM_WR_GRP2VC_MAP                                                                     0x0945\n#define regMMEA5_DRAM_WR_GRP2VC_MAP_BASE_IDX                                                            0\n#define regMMEA5_DRAM_RD_LAZY                                                                           0x0946\n#define regMMEA5_DRAM_RD_LAZY_BASE_IDX                                                                  0\n#define regMMEA5_DRAM_WR_LAZY                                                                           0x0947\n#define regMMEA5_DRAM_WR_LAZY_BASE_IDX                                                                  0\n#define regMMEA5_DRAM_RD_CAM_CNTL                                                                       0x0948\n#define regMMEA5_DRAM_RD_CAM_CNTL_BASE_IDX                                                              0\n#define regMMEA5_DRAM_WR_CAM_CNTL                                                                       0x0949\n#define regMMEA5_DRAM_WR_CAM_CNTL_BASE_IDX                                                              0\n#define regMMEA5_DRAM_PAGE_BURST                                                                        0x094a\n#define regMMEA5_DRAM_PAGE_BURST_BASE_IDX                                                               0\n#define regMMEA5_DRAM_RD_PRI_AGE                                                                        0x094b\n#define regMMEA5_DRAM_RD_PRI_AGE_BASE_IDX                                                               0\n#define regMMEA5_DRAM_WR_PRI_AGE                                                                        0x094c\n#define regMMEA5_DRAM_WR_PRI_AGE_BASE_IDX                                                               0\n#define regMMEA5_DRAM_RD_PRI_QUEUING                                                                    0x094d\n#define regMMEA5_DRAM_RD_PRI_QUEUING_BASE_IDX                                                           0\n#define regMMEA5_DRAM_WR_PRI_QUEUING                                                                    0x094e\n#define regMMEA5_DRAM_WR_PRI_QUEUING_BASE_IDX                                                           0\n#define regMMEA5_DRAM_RD_PRI_FIXED                                                                      0x094f\n#define regMMEA5_DRAM_RD_PRI_FIXED_BASE_IDX                                                             0\n#define regMMEA5_DRAM_WR_PRI_FIXED                                                                      0x0950\n#define regMMEA5_DRAM_WR_PRI_FIXED_BASE_IDX                                                             0\n#define regMMEA5_DRAM_RD_PRI_URGENCY                                                                    0x0951\n#define regMMEA5_DRAM_RD_PRI_URGENCY_BASE_IDX                                                           0\n#define regMMEA5_DRAM_WR_PRI_URGENCY                                                                    0x0952\n#define regMMEA5_DRAM_WR_PRI_URGENCY_BASE_IDX                                                           0\n#define regMMEA5_DRAM_RD_PRI_QUANT_PRI1                                                                 0x0953\n#define regMMEA5_DRAM_RD_PRI_QUANT_PRI1_BASE_IDX                                                        0\n#define regMMEA5_DRAM_RD_PRI_QUANT_PRI2                                                                 0x0954\n#define regMMEA5_DRAM_RD_PRI_QUANT_PRI2_BASE_IDX                                                        0\n#define regMMEA5_DRAM_RD_PRI_QUANT_PRI3                                                                 0x0955\n#define regMMEA5_DRAM_RD_PRI_QUANT_PRI3_BASE_IDX                                                        0\n#define regMMEA5_DRAM_WR_PRI_QUANT_PRI1                                                                 0x0956\n#define regMMEA5_DRAM_WR_PRI_QUANT_PRI1_BASE_IDX                                                        0\n#define regMMEA5_DRAM_WR_PRI_QUANT_PRI2                                                                 0x0957\n#define regMMEA5_DRAM_WR_PRI_QUANT_PRI2_BASE_IDX                                                        0\n#define regMMEA5_DRAM_WR_PRI_QUANT_PRI3                                                                 0x0958\n#define regMMEA5_DRAM_WR_PRI_QUANT_PRI3_BASE_IDX                                                        0\n#define regMMEA5_GMI_RD_CLI2GRP_MAP0                                                                    0x0959\n#define regMMEA5_GMI_RD_CLI2GRP_MAP0_BASE_IDX                                                           0\n#define regMMEA5_GMI_RD_CLI2GRP_MAP1                                                                    0x095a\n#define regMMEA5_GMI_RD_CLI2GRP_MAP1_BASE_IDX                                                           0\n#define regMMEA5_GMI_WR_CLI2GRP_MAP0                                                                    0x095b\n#define regMMEA5_GMI_WR_CLI2GRP_MAP0_BASE_IDX                                                           0\n#define regMMEA5_GMI_WR_CLI2GRP_MAP1                                                                    0x095c\n#define regMMEA5_GMI_WR_CLI2GRP_MAP1_BASE_IDX                                                           0\n#define regMMEA5_GMI_RD_GRP2VC_MAP                                                                      0x095d\n#define regMMEA5_GMI_RD_GRP2VC_MAP_BASE_IDX                                                             0\n#define regMMEA5_GMI_WR_GRP2VC_MAP                                                                      0x095e\n#define regMMEA5_GMI_WR_GRP2VC_MAP_BASE_IDX                                                             0\n#define regMMEA5_GMI_RD_LAZY                                                                            0x095f\n#define regMMEA5_GMI_RD_LAZY_BASE_IDX                                                                   0\n#define regMMEA5_GMI_WR_LAZY                                                                            0x0960\n#define regMMEA5_GMI_WR_LAZY_BASE_IDX                                                                   0\n#define regMMEA5_GMI_RD_CAM_CNTL                                                                        0x0961\n#define regMMEA5_GMI_RD_CAM_CNTL_BASE_IDX                                                               0\n#define regMMEA5_GMI_WR_CAM_CNTL                                                                        0x0962\n#define regMMEA5_GMI_WR_CAM_CNTL_BASE_IDX                                                               0\n#define regMMEA5_GMI_PAGE_BURST                                                                         0x0963\n#define regMMEA5_GMI_PAGE_BURST_BASE_IDX                                                                0\n#define regMMEA5_GMI_RD_PRI_AGE                                                                         0x0964\n#define regMMEA5_GMI_RD_PRI_AGE_BASE_IDX                                                                0\n#define regMMEA5_GMI_WR_PRI_AGE                                                                         0x0965\n#define regMMEA5_GMI_WR_PRI_AGE_BASE_IDX                                                                0\n#define regMMEA5_GMI_RD_PRI_QUEUING                                                                     0x0966\n#define regMMEA5_GMI_RD_PRI_QUEUING_BASE_IDX                                                            0\n#define regMMEA5_GMI_WR_PRI_QUEUING                                                                     0x0967\n#define regMMEA5_GMI_WR_PRI_QUEUING_BASE_IDX                                                            0\n#define regMMEA5_GMI_RD_PRI_FIXED                                                                       0x0968\n#define regMMEA5_GMI_RD_PRI_FIXED_BASE_IDX                                                              0\n#define regMMEA5_GMI_WR_PRI_FIXED                                                                       0x0969\n#define regMMEA5_GMI_WR_PRI_FIXED_BASE_IDX                                                              0\n#define regMMEA5_GMI_RD_PRI_URGENCY                                                                     0x096a\n#define regMMEA5_GMI_RD_PRI_URGENCY_BASE_IDX                                                            0\n#define regMMEA5_GMI_WR_PRI_URGENCY                                                                     0x096b\n#define regMMEA5_GMI_WR_PRI_URGENCY_BASE_IDX                                                            0\n#define regMMEA5_GMI_RD_PRI_URGENCY_MASKING                                                             0x096c\n#define regMMEA5_GMI_RD_PRI_URGENCY_MASKING_BASE_IDX                                                    0\n#define regMMEA5_GMI_WR_PRI_URGENCY_MASKING                                                             0x096d\n#define regMMEA5_GMI_WR_PRI_URGENCY_MASKING_BASE_IDX                                                    0\n#define regMMEA5_GMI_RD_PRI_QUANT_PRI1                                                                  0x096e\n#define regMMEA5_GMI_RD_PRI_QUANT_PRI1_BASE_IDX                                                         0\n#define regMMEA5_GMI_RD_PRI_QUANT_PRI2                                                                  0x096f\n#define regMMEA5_GMI_RD_PRI_QUANT_PRI2_BASE_IDX                                                         0\n#define regMMEA5_GMI_RD_PRI_QUANT_PRI3                                                                  0x0970\n#define regMMEA5_GMI_RD_PRI_QUANT_PRI3_BASE_IDX                                                         0\n#define regMMEA5_GMI_WR_PRI_QUANT_PRI1                                                                  0x0971\n#define regMMEA5_GMI_WR_PRI_QUANT_PRI1_BASE_IDX                                                         0\n#define regMMEA5_GMI_WR_PRI_QUANT_PRI2                                                                  0x0972\n#define regMMEA5_GMI_WR_PRI_QUANT_PRI2_BASE_IDX                                                         0\n#define regMMEA5_GMI_WR_PRI_QUANT_PRI3                                                                  0x0973\n#define regMMEA5_GMI_WR_PRI_QUANT_PRI3_BASE_IDX                                                         0\n#define regMMEA5_ADDRNORM_BASE_ADDR0                                                                    0x0974\n#define regMMEA5_ADDRNORM_BASE_ADDR0_BASE_IDX                                                           0\n#define regMMEA5_ADDRNORM_LIMIT_ADDR0                                                                   0x0975\n#define regMMEA5_ADDRNORM_LIMIT_ADDR0_BASE_IDX                                                          0\n#define regMMEA5_ADDRNORM_BASE_ADDR1                                                                    0x0976\n#define regMMEA5_ADDRNORM_BASE_ADDR1_BASE_IDX                                                           0\n#define regMMEA5_ADDRNORM_LIMIT_ADDR1                                                                   0x0977\n#define regMMEA5_ADDRNORM_LIMIT_ADDR1_BASE_IDX                                                          0\n#define regMMEA5_ADDRNORM_OFFSET_ADDR1                                                                  0x0978\n#define regMMEA5_ADDRNORM_OFFSET_ADDR1_BASE_IDX                                                         0\n#define regMMEA5_ADDRNORM_BASE_ADDR2                                                                    0x0979\n#define regMMEA5_ADDRNORM_BASE_ADDR2_BASE_IDX                                                           0\n#define regMMEA5_ADDRNORM_LIMIT_ADDR2                                                                   0x097a\n#define regMMEA5_ADDRNORM_LIMIT_ADDR2_BASE_IDX                                                          0\n#define regMMEA5_ADDRNORM_BASE_ADDR3                                                                    0x097b\n#define regMMEA5_ADDRNORM_BASE_ADDR3_BASE_IDX                                                           0\n#define regMMEA5_ADDRNORM_LIMIT_ADDR3                                                                   0x097c\n#define regMMEA5_ADDRNORM_LIMIT_ADDR3_BASE_IDX                                                          0\n#define regMMEA5_ADDRNORM_OFFSET_ADDR3                                                                  0x097d\n#define regMMEA5_ADDRNORM_OFFSET_ADDR3_BASE_IDX                                                         0\n#define regMMEA5_ADDRNORM_MEGABASE_ADDR0                                                                0x097e\n#define regMMEA5_ADDRNORM_MEGABASE_ADDR0_BASE_IDX                                                       0\n#define regMMEA5_ADDRNORM_MEGALIMIT_ADDR0                                                               0x097f\n#define regMMEA5_ADDRNORM_MEGALIMIT_ADDR0_BASE_IDX                                                      0\n#define regMMEA5_ADDRNORM_MEGABASE_ADDR1                                                                0x0980\n#define regMMEA5_ADDRNORM_MEGABASE_ADDR1_BASE_IDX                                                       0\n#define regMMEA5_ADDRNORM_MEGALIMIT_ADDR1                                                               0x0981\n#define regMMEA5_ADDRNORM_MEGALIMIT_ADDR1_BASE_IDX                                                      0\n#define regMMEA5_ADDRNORMDRAM_HOLE_CNTL                                                                 0x0983\n#define regMMEA5_ADDRNORMDRAM_HOLE_CNTL_BASE_IDX                                                        0\n#define regMMEA5_ADDRNORMGMI_HOLE_CNTL                                                                  0x0984\n#define regMMEA5_ADDRNORMGMI_HOLE_CNTL_BASE_IDX                                                         0\n#define regMMEA5_ADDRNORMDRAM_NP2_CHANNEL_CFG                                                           0x0985\n#define regMMEA5_ADDRNORMDRAM_NP2_CHANNEL_CFG_BASE_IDX                                                  0\n#define regMMEA5_ADDRNORMGMI_NP2_CHANNEL_CFG                                                            0x0986\n#define regMMEA5_ADDRNORMGMI_NP2_CHANNEL_CFG_BASE_IDX                                                   0\n#define regMMEA5_ADDRDEC_BANK_CFG                                                                       0x0987\n#define regMMEA5_ADDRDEC_BANK_CFG_BASE_IDX                                                              0\n#define regMMEA5_ADDRDEC_MISC_CFG                                                                       0x0988\n#define regMMEA5_ADDRDEC_MISC_CFG_BASE_IDX                                                              0\n#define regMMEA5_ADDRDECDRAM_HARVEST_ENABLE                                                             0x0993\n#define regMMEA5_ADDRDECDRAM_HARVEST_ENABLE_BASE_IDX                                                    0\n#define regMMEA5_ADDRDECGMI_HARVEST_ENABLE                                                              0x099e\n#define regMMEA5_ADDRDECGMI_HARVEST_ENABLE_BASE_IDX                                                     0\n#define regMMEA5_ADDRDEC0_BASE_ADDR_CS0                                                                 0x099f\n#define regMMEA5_ADDRDEC0_BASE_ADDR_CS0_BASE_IDX                                                        0\n#define regMMEA5_ADDRDEC0_BASE_ADDR_CS1                                                                 0x09a0\n#define regMMEA5_ADDRDEC0_BASE_ADDR_CS1_BASE_IDX                                                        0\n#define regMMEA5_ADDRDEC0_BASE_ADDR_CS2                                                                 0x09a1\n#define regMMEA5_ADDRDEC0_BASE_ADDR_CS2_BASE_IDX                                                        0\n#define regMMEA5_ADDRDEC0_BASE_ADDR_CS3                                                                 0x09a2\n#define regMMEA5_ADDRDEC0_BASE_ADDR_CS3_BASE_IDX                                                        0\n#define regMMEA5_ADDRDEC0_BASE_ADDR_SECCS0                                                              0x09a3\n#define regMMEA5_ADDRDEC0_BASE_ADDR_SECCS0_BASE_IDX                                                     0\n#define regMMEA5_ADDRDEC0_BASE_ADDR_SECCS1                                                              0x09a4\n#define regMMEA5_ADDRDEC0_BASE_ADDR_SECCS1_BASE_IDX                                                     0\n#define regMMEA5_ADDRDEC0_BASE_ADDR_SECCS2                                                              0x09a5\n#define regMMEA5_ADDRDEC0_BASE_ADDR_SECCS2_BASE_IDX                                                     0\n#define regMMEA5_ADDRDEC0_BASE_ADDR_SECCS3                                                              0x09a6\n#define regMMEA5_ADDRDEC0_BASE_ADDR_SECCS3_BASE_IDX                                                     0\n#define regMMEA5_ADDRDEC0_ADDR_MASK_CS01                                                                0x09a7\n#define regMMEA5_ADDRDEC0_ADDR_MASK_CS01_BASE_IDX                                                       0\n#define regMMEA5_ADDRDEC0_ADDR_MASK_CS23                                                                0x09a8\n#define regMMEA5_ADDRDEC0_ADDR_MASK_CS23_BASE_IDX                                                       0\n#define regMMEA5_ADDRDEC0_ADDR_MASK_SECCS01                                                             0x09a9\n#define regMMEA5_ADDRDEC0_ADDR_MASK_SECCS01_BASE_IDX                                                    0\n#define regMMEA5_ADDRDEC0_ADDR_MASK_SECCS23                                                             0x09aa\n#define regMMEA5_ADDRDEC0_ADDR_MASK_SECCS23_BASE_IDX                                                    0\n#define regMMEA5_ADDRDEC0_ADDR_CFG_CS01                                                                 0x09ab\n#define regMMEA5_ADDRDEC0_ADDR_CFG_CS01_BASE_IDX                                                        0\n#define regMMEA5_ADDRDEC0_ADDR_CFG_CS23                                                                 0x09ac\n#define regMMEA5_ADDRDEC0_ADDR_CFG_CS23_BASE_IDX                                                        0\n#define regMMEA5_ADDRDEC0_ADDR_SEL_CS01                                                                 0x09ad\n#define regMMEA5_ADDRDEC0_ADDR_SEL_CS01_BASE_IDX                                                        0\n#define regMMEA5_ADDRDEC0_ADDR_SEL_CS23                                                                 0x09ae\n#define regMMEA5_ADDRDEC0_ADDR_SEL_CS23_BASE_IDX                                                        0\n#define regMMEA5_ADDRDEC0_ADDR_SEL2_CS01                                                                0x09af\n#define regMMEA5_ADDRDEC0_ADDR_SEL2_CS01_BASE_IDX                                                       0\n#define regMMEA5_ADDRDEC0_ADDR_SEL2_CS23                                                                0x09b0\n#define regMMEA5_ADDRDEC0_ADDR_SEL2_CS23_BASE_IDX                                                       0\n#define regMMEA5_ADDRDEC0_COL_SEL_LO_CS01                                                               0x09b1\n#define regMMEA5_ADDRDEC0_COL_SEL_LO_CS01_BASE_IDX                                                      0\n#define regMMEA5_ADDRDEC0_COL_SEL_LO_CS23                                                               0x09b2\n#define regMMEA5_ADDRDEC0_COL_SEL_LO_CS23_BASE_IDX                                                      0\n#define regMMEA5_ADDRDEC0_COL_SEL_HI_CS01                                                               0x09b3\n#define regMMEA5_ADDRDEC0_COL_SEL_HI_CS01_BASE_IDX                                                      0\n#define regMMEA5_ADDRDEC0_COL_SEL_HI_CS23                                                               0x09b4\n#define regMMEA5_ADDRDEC0_COL_SEL_HI_CS23_BASE_IDX                                                      0\n#define regMMEA5_ADDRDEC0_RM_SEL_CS01                                                                   0x09b5\n#define regMMEA5_ADDRDEC0_RM_SEL_CS01_BASE_IDX                                                          0\n#define regMMEA5_ADDRDEC0_RM_SEL_CS23                                                                   0x09b6\n#define regMMEA5_ADDRDEC0_RM_SEL_CS23_BASE_IDX                                                          0\n#define regMMEA5_ADDRDEC0_RM_SEL_SECCS01                                                                0x09b7\n#define regMMEA5_ADDRDEC0_RM_SEL_SECCS01_BASE_IDX                                                       0\n#define regMMEA5_ADDRDEC0_RM_SEL_SECCS23                                                                0x09b8\n#define regMMEA5_ADDRDEC0_RM_SEL_SECCS23_BASE_IDX                                                       0\n#define regMMEA5_ADDRDEC1_BASE_ADDR_CS0                                                                 0x09b9\n#define regMMEA5_ADDRDEC1_BASE_ADDR_CS0_BASE_IDX                                                        0\n#define regMMEA5_ADDRDEC1_BASE_ADDR_CS1                                                                 0x09ba\n#define regMMEA5_ADDRDEC1_BASE_ADDR_CS1_BASE_IDX                                                        0\n#define regMMEA5_ADDRDEC1_BASE_ADDR_CS2                                                                 0x09bb\n#define regMMEA5_ADDRDEC1_BASE_ADDR_CS2_BASE_IDX                                                        0\n#define regMMEA5_ADDRDEC1_BASE_ADDR_CS3                                                                 0x09bc\n#define regMMEA5_ADDRDEC1_BASE_ADDR_CS3_BASE_IDX                                                        0\n#define regMMEA5_ADDRDEC1_BASE_ADDR_SECCS0                                                              0x09bd\n#define regMMEA5_ADDRDEC1_BASE_ADDR_SECCS0_BASE_IDX                                                     0\n#define regMMEA5_ADDRDEC1_BASE_ADDR_SECCS1                                                              0x09be\n#define regMMEA5_ADDRDEC1_BASE_ADDR_SECCS1_BASE_IDX                                                     0\n#define regMMEA5_ADDRDEC1_BASE_ADDR_SECCS2                                                              0x09bf\n#define regMMEA5_ADDRDEC1_BASE_ADDR_SECCS2_BASE_IDX                                                     0\n#define regMMEA5_ADDRDEC1_BASE_ADDR_SECCS3                                                              0x09c0\n#define regMMEA5_ADDRDEC1_BASE_ADDR_SECCS3_BASE_IDX                                                     0\n#define regMMEA5_ADDRDEC1_ADDR_MASK_CS01                                                                0x09c1\n#define regMMEA5_ADDRDEC1_ADDR_MASK_CS01_BASE_IDX                                                       0\n#define regMMEA5_ADDRDEC1_ADDR_MASK_CS23                                                                0x09c2\n#define regMMEA5_ADDRDEC1_ADDR_MASK_CS23_BASE_IDX                                                       0\n#define regMMEA5_ADDRDEC1_ADDR_MASK_SECCS01                                                             0x09c3\n#define regMMEA5_ADDRDEC1_ADDR_MASK_SECCS01_BASE_IDX                                                    0\n#define regMMEA5_ADDRDEC1_ADDR_MASK_SECCS23                                                             0x09c4\n#define regMMEA5_ADDRDEC1_ADDR_MASK_SECCS23_BASE_IDX                                                    0\n#define regMMEA5_ADDRDEC1_ADDR_CFG_CS01                                                                 0x09c5\n#define regMMEA5_ADDRDEC1_ADDR_CFG_CS01_BASE_IDX                                                        0\n#define regMMEA5_ADDRDEC1_ADDR_CFG_CS23                                                                 0x09c6\n#define regMMEA5_ADDRDEC1_ADDR_CFG_CS23_BASE_IDX                                                        0\n#define regMMEA5_ADDRDEC1_ADDR_SEL_CS01                                                                 0x09c7\n#define regMMEA5_ADDRDEC1_ADDR_SEL_CS01_BASE_IDX                                                        0\n#define regMMEA5_ADDRDEC1_ADDR_SEL_CS23                                                                 0x09c8\n#define regMMEA5_ADDRDEC1_ADDR_SEL_CS23_BASE_IDX                                                        0\n#define regMMEA5_ADDRDEC1_ADDR_SEL2_CS01                                                                0x09c9\n#define regMMEA5_ADDRDEC1_ADDR_SEL2_CS01_BASE_IDX                                                       0\n#define regMMEA5_ADDRDEC1_ADDR_SEL2_CS23                                                                0x09ca\n#define regMMEA5_ADDRDEC1_ADDR_SEL2_CS23_BASE_IDX                                                       0\n#define regMMEA5_ADDRDEC1_COL_SEL_LO_CS01                                                               0x09cb\n#define regMMEA5_ADDRDEC1_COL_SEL_LO_CS01_BASE_IDX                                                      0\n#define regMMEA5_ADDRDEC1_COL_SEL_LO_CS23                                                               0x09cc\n#define regMMEA5_ADDRDEC1_COL_SEL_LO_CS23_BASE_IDX                                                      0\n#define regMMEA5_ADDRDEC1_COL_SEL_HI_CS01                                                               0x09cd\n#define regMMEA5_ADDRDEC1_COL_SEL_HI_CS01_BASE_IDX                                                      0\n#define regMMEA5_ADDRDEC1_COL_SEL_HI_CS23                                                               0x09ce\n#define regMMEA5_ADDRDEC1_COL_SEL_HI_CS23_BASE_IDX                                                      0\n#define regMMEA5_ADDRDEC1_RM_SEL_CS01                                                                   0x09cf\n#define regMMEA5_ADDRDEC1_RM_SEL_CS01_BASE_IDX                                                          0\n#define regMMEA5_ADDRDEC1_RM_SEL_CS23                                                                   0x09d0\n#define regMMEA5_ADDRDEC1_RM_SEL_CS23_BASE_IDX                                                          0\n#define regMMEA5_ADDRDEC1_RM_SEL_SECCS01                                                                0x09d1\n#define regMMEA5_ADDRDEC1_RM_SEL_SECCS01_BASE_IDX                                                       0\n#define regMMEA5_ADDRDEC1_RM_SEL_SECCS23                                                                0x09d2\n#define regMMEA5_ADDRDEC1_RM_SEL_SECCS23_BASE_IDX                                                       0\n#define regMMEA5_ADDRDEC2_BASE_ADDR_CS0                                                                 0x09d3\n#define regMMEA5_ADDRDEC2_BASE_ADDR_CS0_BASE_IDX                                                        0\n#define regMMEA5_ADDRDEC2_BASE_ADDR_CS1                                                                 0x09d4\n#define regMMEA5_ADDRDEC2_BASE_ADDR_CS1_BASE_IDX                                                        0\n#define regMMEA5_ADDRDEC2_BASE_ADDR_CS2                                                                 0x09d5\n#define regMMEA5_ADDRDEC2_BASE_ADDR_CS2_BASE_IDX                                                        0\n#define regMMEA5_ADDRDEC2_BASE_ADDR_CS3                                                                 0x09d6\n#define regMMEA5_ADDRDEC2_BASE_ADDR_CS3_BASE_IDX                                                        0\n#define regMMEA5_ADDRDEC2_BASE_ADDR_SECCS0                                                              0x09d7\n#define regMMEA5_ADDRDEC2_BASE_ADDR_SECCS0_BASE_IDX                                                     0\n#define regMMEA5_ADDRDEC2_BASE_ADDR_SECCS1                                                              0x09d8\n#define regMMEA5_ADDRDEC2_BASE_ADDR_SECCS1_BASE_IDX                                                     0\n#define regMMEA5_ADDRDEC2_BASE_ADDR_SECCS2                                                              0x09d9\n#define regMMEA5_ADDRDEC2_BASE_ADDR_SECCS2_BASE_IDX                                                     0\n#define regMMEA5_ADDRDEC2_BASE_ADDR_SECCS3                                                              0x09da\n#define regMMEA5_ADDRDEC2_BASE_ADDR_SECCS3_BASE_IDX                                                     0\n#define regMMEA5_ADDRDEC2_ADDR_MASK_CS01                                                                0x09db\n#define regMMEA5_ADDRDEC2_ADDR_MASK_CS01_BASE_IDX                                                       0\n#define regMMEA5_ADDRDEC2_ADDR_MASK_CS23                                                                0x09dc\n#define regMMEA5_ADDRDEC2_ADDR_MASK_CS23_BASE_IDX                                                       0\n#define regMMEA5_ADDRDEC2_ADDR_MASK_SECCS01                                                             0x09dd\n#define regMMEA5_ADDRDEC2_ADDR_MASK_SECCS01_BASE_IDX                                                    0\n#define regMMEA5_ADDRDEC2_ADDR_MASK_SECCS23                                                             0x09de\n#define regMMEA5_ADDRDEC2_ADDR_MASK_SECCS23_BASE_IDX                                                    0\n#define regMMEA5_ADDRDEC2_ADDR_CFG_CS01                                                                 0x09df\n#define regMMEA5_ADDRDEC2_ADDR_CFG_CS01_BASE_IDX                                                        0\n#define regMMEA5_ADDRDEC2_ADDR_CFG_CS23                                                                 0x09e0\n#define regMMEA5_ADDRDEC2_ADDR_CFG_CS23_BASE_IDX                                                        0\n#define regMMEA5_ADDRDEC2_ADDR_SEL_CS01                                                                 0x09e1\n#define regMMEA5_ADDRDEC2_ADDR_SEL_CS01_BASE_IDX                                                        0\n#define regMMEA5_ADDRDEC2_ADDR_SEL_CS23                                                                 0x09e2\n#define regMMEA5_ADDRDEC2_ADDR_SEL_CS23_BASE_IDX                                                        0\n#define regMMEA5_ADDRDEC2_ADDR_SEL2_CS01                                                                0x09e3\n#define regMMEA5_ADDRDEC2_ADDR_SEL2_CS01_BASE_IDX                                                       0\n#define regMMEA5_ADDRDEC2_ADDR_SEL2_CS23                                                                0x09e4\n#define regMMEA5_ADDRDEC2_ADDR_SEL2_CS23_BASE_IDX                                                       0\n#define regMMEA5_ADDRDEC2_COL_SEL_LO_CS01                                                               0x09e5\n#define regMMEA5_ADDRDEC2_COL_SEL_LO_CS01_BASE_IDX                                                      0\n#define regMMEA5_ADDRDEC2_COL_SEL_LO_CS23                                                               0x09e6\n#define regMMEA5_ADDRDEC2_COL_SEL_LO_CS23_BASE_IDX                                                      0\n#define regMMEA5_ADDRDEC2_COL_SEL_HI_CS01                                                               0x09e7\n#define regMMEA5_ADDRDEC2_COL_SEL_HI_CS01_BASE_IDX                                                      0\n#define regMMEA5_ADDRDEC2_COL_SEL_HI_CS23                                                               0x09e8\n#define regMMEA5_ADDRDEC2_COL_SEL_HI_CS23_BASE_IDX                                                      0\n#define regMMEA5_ADDRDEC2_RM_SEL_CS01                                                                   0x09e9\n#define regMMEA5_ADDRDEC2_RM_SEL_CS01_BASE_IDX                                                          0\n#define regMMEA5_ADDRDEC2_RM_SEL_CS23                                                                   0x09ea\n#define regMMEA5_ADDRDEC2_RM_SEL_CS23_BASE_IDX                                                          0\n#define regMMEA5_ADDRDEC2_RM_SEL_SECCS01                                                                0x09eb\n#define regMMEA5_ADDRDEC2_RM_SEL_SECCS01_BASE_IDX                                                       0\n#define regMMEA5_ADDRDEC2_RM_SEL_SECCS23                                                                0x09ec\n#define regMMEA5_ADDRDEC2_RM_SEL_SECCS23_BASE_IDX                                                       0\n#define regMMEA5_ADDRNORMDRAM_GLOBAL_CNTL                                                               0x09ed\n#define regMMEA5_ADDRNORMDRAM_GLOBAL_CNTL_BASE_IDX                                                      0\n#define regMMEA5_ADDRNORMGMI_GLOBAL_CNTL                                                                0x09ee\n#define regMMEA5_ADDRNORMGMI_GLOBAL_CNTL_BASE_IDX                                                       0\n#define regMMEA5_ADDRNORM_MEGACONTROL_ADDR0                                                             0x0a11\n#define regMMEA5_ADDRNORM_MEGACONTROL_ADDR0_BASE_IDX                                                    0\n#define regMMEA5_ADDRNORM_MEGACONTROL_ADDR1                                                             0x0a12\n#define regMMEA5_ADDRNORM_MEGACONTROL_ADDR1_BASE_IDX                                                    0\n#define regMMEA5_ADDRNORMDRAM_MASKING                                                                   0x0a13\n#define regMMEA5_ADDRNORMDRAM_MASKING_BASE_IDX                                                          0\n#define regMMEA5_ADDRNORMGMI_MASKING                                                                    0x0a14\n#define regMMEA5_ADDRNORMGMI_MASKING_BASE_IDX                                                           0\n#define regMMEA5_IO_RD_CLI2GRP_MAP0                                                                     0x0a15\n#define regMMEA5_IO_RD_CLI2GRP_MAP0_BASE_IDX                                                            0\n#define regMMEA5_IO_RD_CLI2GRP_MAP1                                                                     0x0a16\n#define regMMEA5_IO_RD_CLI2GRP_MAP1_BASE_IDX                                                            0\n#define regMMEA5_IO_WR_CLI2GRP_MAP0                                                                     0x0a17\n#define regMMEA5_IO_WR_CLI2GRP_MAP0_BASE_IDX                                                            0\n#define regMMEA5_IO_WR_CLI2GRP_MAP1                                                                     0x0a18\n#define regMMEA5_IO_WR_CLI2GRP_MAP1_BASE_IDX                                                            0\n#define regMMEA5_IO_RD_COMBINE_FLUSH                                                                    0x0a19\n#define regMMEA5_IO_RD_COMBINE_FLUSH_BASE_IDX                                                           0\n#define regMMEA5_IO_WR_COMBINE_FLUSH                                                                    0x0a1a\n#define regMMEA5_IO_WR_COMBINE_FLUSH_BASE_IDX                                                           0\n#define regMMEA5_IO_GROUP_BURST                                                                         0x0a1b\n#define regMMEA5_IO_GROUP_BURST_BASE_IDX                                                                0\n#define regMMEA5_IO_RD_PRI_AGE                                                                          0x0a1c\n#define regMMEA5_IO_RD_PRI_AGE_BASE_IDX                                                                 0\n#define regMMEA5_IO_WR_PRI_AGE                                                                          0x0a1d\n#define regMMEA5_IO_WR_PRI_AGE_BASE_IDX                                                                 0\n#define regMMEA5_IO_RD_PRI_QUEUING                                                                      0x0a1e\n#define regMMEA5_IO_RD_PRI_QUEUING_BASE_IDX                                                             0\n#define regMMEA5_IO_WR_PRI_QUEUING                                                                      0x0a1f\n#define regMMEA5_IO_WR_PRI_QUEUING_BASE_IDX                                                             0\n#define regMMEA5_IO_RD_PRI_FIXED                                                                        0x0a20\n#define regMMEA5_IO_RD_PRI_FIXED_BASE_IDX                                                               0\n#define regMMEA5_IO_WR_PRI_FIXED                                                                        0x0a21\n#define regMMEA5_IO_WR_PRI_FIXED_BASE_IDX                                                               0\n#define regMMEA5_IO_RD_PRI_URGENCY                                                                      0x0a22\n#define regMMEA5_IO_RD_PRI_URGENCY_BASE_IDX                                                             0\n#define regMMEA5_IO_WR_PRI_URGENCY                                                                      0x0a23\n#define regMMEA5_IO_WR_PRI_URGENCY_BASE_IDX                                                             0\n#define regMMEA5_IO_RD_PRI_URGENCY_MASKING                                                              0x0a24\n#define regMMEA5_IO_RD_PRI_URGENCY_MASKING_BASE_IDX                                                     0\n#define regMMEA5_IO_WR_PRI_URGENCY_MASKING                                                              0x0a25\n#define regMMEA5_IO_WR_PRI_URGENCY_MASKING_BASE_IDX                                                     0\n#define regMMEA5_IO_RD_PRI_QUANT_PRI1                                                                   0x0a26\n#define regMMEA5_IO_RD_PRI_QUANT_PRI1_BASE_IDX                                                          0\n#define regMMEA5_IO_RD_PRI_QUANT_PRI2                                                                   0x0a27\n#define regMMEA5_IO_RD_PRI_QUANT_PRI2_BASE_IDX                                                          0\n#define regMMEA5_IO_RD_PRI_QUANT_PRI3                                                                   0x0a28\n#define regMMEA5_IO_RD_PRI_QUANT_PRI3_BASE_IDX                                                          0\n#define regMMEA5_IO_WR_PRI_QUANT_PRI1                                                                   0x0a29\n#define regMMEA5_IO_WR_PRI_QUANT_PRI1_BASE_IDX                                                          0\n#define regMMEA5_IO_WR_PRI_QUANT_PRI2                                                                   0x0a2a\n#define regMMEA5_IO_WR_PRI_QUANT_PRI2_BASE_IDX                                                          0\n#define regMMEA5_IO_WR_PRI_QUANT_PRI3                                                                   0x0a2b\n#define regMMEA5_IO_WR_PRI_QUANT_PRI3_BASE_IDX                                                          0\n#define regMMEA5_SDP_ARB_DRAM                                                                           0x0a2c\n#define regMMEA5_SDP_ARB_DRAM_BASE_IDX                                                                  0\n#define regMMEA5_SDP_ARB_GMI                                                                            0x0a2d\n#define regMMEA5_SDP_ARB_GMI_BASE_IDX                                                                   0\n#define regMMEA5_SDP_ARB_FINAL                                                                          0x0a2e\n#define regMMEA5_SDP_ARB_FINAL_BASE_IDX                                                                 0\n#define regMMEA5_SDP_DRAM_PRIORITY                                                                      0x0a2f\n#define regMMEA5_SDP_DRAM_PRIORITY_BASE_IDX                                                             0\n#define regMMEA5_SDP_GMI_PRIORITY                                                                       0x0a30\n#define regMMEA5_SDP_GMI_PRIORITY_BASE_IDX                                                              0\n#define regMMEA5_SDP_IO_PRIORITY                                                                        0x0a31\n#define regMMEA5_SDP_IO_PRIORITY_BASE_IDX                                                               0\n#define regMMEA5_SDP_CREDITS                                                                            0x0a32\n#define regMMEA5_SDP_CREDITS_BASE_IDX                                                                   0\n#define regMMEA5_SDP_TAG_RESERVE0                                                                       0x0a33\n#define regMMEA5_SDP_TAG_RESERVE0_BASE_IDX                                                              0\n#define regMMEA5_SDP_TAG_RESERVE1                                                                       0x0a34\n#define regMMEA5_SDP_TAG_RESERVE1_BASE_IDX                                                              0\n#define regMMEA5_SDP_VCC_RESERVE0                                                                       0x0a35\n#define regMMEA5_SDP_VCC_RESERVE0_BASE_IDX                                                              0\n#define regMMEA5_SDP_VCC_RESERVE1                                                                       0x0a36\n#define regMMEA5_SDP_VCC_RESERVE1_BASE_IDX                                                              0\n#define regMMEA5_SDP_VCD_RESERVE0                                                                       0x0a37\n#define regMMEA5_SDP_VCD_RESERVE0_BASE_IDX                                                              0\n#define regMMEA5_SDP_VCD_RESERVE1                                                                       0x0a38\n#define regMMEA5_SDP_VCD_RESERVE1_BASE_IDX                                                              0\n#define regMMEA5_SDP_REQ_CNTL                                                                           0x0a39\n#define regMMEA5_SDP_REQ_CNTL_BASE_IDX                                                                  0\n#define regMMEA5_MISC                                                                                   0x0a3a\n#define regMMEA5_MISC_BASE_IDX                                                                          0\n#define regMMEA5_LATENCY_SAMPLING                                                                       0x0a3b\n#define regMMEA5_LATENCY_SAMPLING_BASE_IDX                                                              0\n#define regMMEA5_PERFCOUNTER_LO                                                                         0x0a3c\n#define regMMEA5_PERFCOUNTER_LO_BASE_IDX                                                                0\n#define regMMEA5_PERFCOUNTER_HI                                                                         0x0a3d\n#define regMMEA5_PERFCOUNTER_HI_BASE_IDX                                                                0\n#define regMMEA5_PERFCOUNTER0_CFG                                                                       0x0a3e\n#define regMMEA5_PERFCOUNTER0_CFG_BASE_IDX                                                              0\n#define regMMEA5_PERFCOUNTER1_CFG                                                                       0x0a3f\n#define regMMEA5_PERFCOUNTER1_CFG_BASE_IDX                                                              0\n#define regMMEA5_PERFCOUNTER_RSLT_CNTL                                                                  0x0a40\n#define regMMEA5_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                         0\n#define regMMEA5_EDC_CNT                                                                                0x0a46\n#define regMMEA5_EDC_CNT_BASE_IDX                                                                       0\n#define regMMEA5_EDC_CNT2                                                                               0x0a47\n#define regMMEA5_EDC_CNT2_BASE_IDX                                                                      0\n#define regMMEA5_DSM_CNTL                                                                               0x0a48\n#define regMMEA5_DSM_CNTL_BASE_IDX                                                                      0\n#define regMMEA5_DSM_CNTLA                                                                              0x0a49\n#define regMMEA5_DSM_CNTLA_BASE_IDX                                                                     0\n#define regMMEA5_DSM_CNTLB                                                                              0x0a4a\n#define regMMEA5_DSM_CNTLB_BASE_IDX                                                                     0\n#define regMMEA5_DSM_CNTL2                                                                              0x0a4b\n#define regMMEA5_DSM_CNTL2_BASE_IDX                                                                     0\n#define regMMEA5_DSM_CNTL2A                                                                             0x0a4c\n#define regMMEA5_DSM_CNTL2A_BASE_IDX                                                                    0\n#define regMMEA5_DSM_CNTL2B                                                                             0x0a4d\n#define regMMEA5_DSM_CNTL2B_BASE_IDX                                                                    0\n#define regMMEA5_CGTT_CLK_CTRL                                                                          0x0a4f\n#define regMMEA5_CGTT_CLK_CTRL_BASE_IDX                                                                 0\n#define regMMEA5_EDC_MODE                                                                               0x0a50\n#define regMMEA5_EDC_MODE_BASE_IDX                                                                      0\n#define regMMEA5_ERR_STATUS                                                                             0x0a51\n#define regMMEA5_ERR_STATUS_BASE_IDX                                                                    0\n#define regMMEA5_MISC2                                                                                  0x0a52\n#define regMMEA5_MISC2_BASE_IDX                                                                         0\n#define regMMEA5_ADDRDEC_SELECT                                                                         0x0a53\n#define regMMEA5_ADDRDEC_SELECT_BASE_IDX                                                                0\n#define regMMEA5_EDC_CNT3                                                                               0x0a54\n#define regMMEA5_EDC_CNT3_BASE_IDX                                                                      0\n#define regMMEA5_MISC_AON                                                                               0x0a55\n#define regMMEA5_MISC_AON_BASE_IDX                                                                      0\n\n\n\n\n#define regMC_VM_MX_L1_TLB0_STATUS                                                                      0x0b08\n#define regMC_VM_MX_L1_TLB0_STATUS_BASE_IDX                                                             0\n#define regMC_VM_MX_L1_TLB1_STATUS                                                                      0x0b09\n#define regMC_VM_MX_L1_TLB1_STATUS_BASE_IDX                                                             0\n#define regMC_VM_MX_L1_TLB2_STATUS                                                                      0x0b0a\n#define regMC_VM_MX_L1_TLB2_STATUS_BASE_IDX                                                             0\n#define regMC_VM_MX_L1_TLB3_STATUS                                                                      0x0b0b\n#define regMC_VM_MX_L1_TLB3_STATUS_BASE_IDX                                                             0\n#define regMC_VM_MX_L1_TLB4_STATUS                                                                      0x0b0c\n#define regMC_VM_MX_L1_TLB4_STATUS_BASE_IDX                                                             0\n#define regMC_VM_MX_L1_TLB5_STATUS                                                                      0x0b0d\n#define regMC_VM_MX_L1_TLB5_STATUS_BASE_IDX                                                             0\n#define regMC_VM_MX_L1_TLB6_STATUS                                                                      0x0b0e\n#define regMC_VM_MX_L1_TLB6_STATUS_BASE_IDX                                                             0\n#define regMC_VM_MX_L1_TLB7_STATUS                                                                      0x0b0f\n#define regMC_VM_MX_L1_TLB7_STATUS_BASE_IDX                                                             0\n\n\n\n\n#define regMC_VM_MX_L1_PERFCOUNTER0_CFG                                                                 0x0b20\n#define regMC_VM_MX_L1_PERFCOUNTER0_CFG_BASE_IDX                                                        0\n#define regMC_VM_MX_L1_PERFCOUNTER1_CFG                                                                 0x0b21\n#define regMC_VM_MX_L1_PERFCOUNTER1_CFG_BASE_IDX                                                        0\n#define regMC_VM_MX_L1_PERFCOUNTER2_CFG                                                                 0x0b22\n#define regMC_VM_MX_L1_PERFCOUNTER2_CFG_BASE_IDX                                                        0\n#define regMC_VM_MX_L1_PERFCOUNTER3_CFG                                                                 0x0b23\n#define regMC_VM_MX_L1_PERFCOUNTER3_CFG_BASE_IDX                                                        0\n#define regMC_VM_MX_L1_PERFCOUNTER_RSLT_CNTL                                                            0x0b24\n#define regMC_VM_MX_L1_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                   0\n\n\n\n\n#define regMC_VM_MX_L1_PERFCOUNTER_LO                                                                   0x0b30\n#define regMC_VM_MX_L1_PERFCOUNTER_LO_BASE_IDX                                                          0\n#define regMC_VM_MX_L1_PERFCOUNTER_HI                                                                   0x0b31\n#define regMC_VM_MX_L1_PERFCOUNTER_HI_BASE_IDX                                                          0\n\n\n\n\n#define regPCTL0_CTRL                                                                                   0x0a80\n#define regPCTL0_CTRL_BASE_IDX                                                                          0\n#define regPCTL0_MMHUB_DEEPSLEEP_IB                                                                     0x0a81\n#define regPCTL0_MMHUB_DEEPSLEEP_IB_BASE_IDX                                                            0\n#define regPCTL0_MMHUB_DEEPSLEEP_OVERRIDE                                                               0x0a82\n#define regPCTL0_MMHUB_DEEPSLEEP_OVERRIDE_BASE_IDX                                                      0\n#define regPCTL0_MMHUB_DEEPSLEEP_OVERRIDE_IB                                                            0x0a83\n#define regPCTL0_MMHUB_DEEPSLEEP_OVERRIDE_IB_BASE_IDX                                                   0\n#define regPCTL0_PG_IGNORE_DEEPSLEEP                                                                    0x0a84\n#define regPCTL0_PG_IGNORE_DEEPSLEEP_BASE_IDX                                                           0\n#define regPCTL0_PG_IGNORE_DEEPSLEEP_IB                                                                 0x0a85\n#define regPCTL0_PG_IGNORE_DEEPSLEEP_IB_BASE_IDX                                                        0\n#define regPCTL0_SLICE0_CFG_DAGB_BUSY                                                                   0x0a86\n#define regPCTL0_SLICE0_CFG_DAGB_BUSY_BASE_IDX                                                          0\n#define regPCTL0_SLICE0_CFG_DS_ALLOW                                                                    0x0a87\n#define regPCTL0_SLICE0_CFG_DS_ALLOW_BASE_IDX                                                           0\n#define regPCTL0_SLICE0_CFG_DS_ALLOW_IB                                                                 0x0a88\n#define regPCTL0_SLICE0_CFG_DS_ALLOW_IB_BASE_IDX                                                        0\n#define regPCTL0_SLICE1_CFG_DAGB_BUSY                                                                   0x0a89\n#define regPCTL0_SLICE1_CFG_DAGB_BUSY_BASE_IDX                                                          0\n#define regPCTL0_SLICE1_CFG_DS_ALLOW                                                                    0x0a8a\n#define regPCTL0_SLICE1_CFG_DS_ALLOW_BASE_IDX                                                           0\n#define regPCTL0_SLICE1_CFG_DS_ALLOW_IB                                                                 0x0a8b\n#define regPCTL0_SLICE1_CFG_DS_ALLOW_IB_BASE_IDX                                                        0\n#define regPCTL0_SLICE2_CFG_DAGB_BUSY                                                                   0x0a8c\n#define regPCTL0_SLICE2_CFG_DAGB_BUSY_BASE_IDX                                                          0\n#define regPCTL0_SLICE2_CFG_DS_ALLOW                                                                    0x0a8d\n#define regPCTL0_SLICE2_CFG_DS_ALLOW_BASE_IDX                                                           0\n#define regPCTL0_SLICE2_CFG_DS_ALLOW_IB                                                                 0x0a8e\n#define regPCTL0_SLICE2_CFG_DS_ALLOW_IB_BASE_IDX                                                        0\n#define regPCTL0_SLICE3_CFG_DAGB_BUSY                                                                   0x0a8f\n#define regPCTL0_SLICE3_CFG_DAGB_BUSY_BASE_IDX                                                          0\n#define regPCTL0_SLICE3_CFG_DS_ALLOW                                                                    0x0a90\n#define regPCTL0_SLICE3_CFG_DS_ALLOW_BASE_IDX                                                           0\n#define regPCTL0_SLICE3_CFG_DS_ALLOW_IB                                                                 0x0a91\n#define regPCTL0_SLICE3_CFG_DS_ALLOW_IB_BASE_IDX                                                        0\n#define regPCTL0_SLICE4_CFG_DAGB_BUSY                                                                   0x0a92\n#define regPCTL0_SLICE4_CFG_DAGB_BUSY_BASE_IDX                                                          0\n#define regPCTL0_SLICE4_CFG_DS_ALLOW                                                                    0x0a93\n#define regPCTL0_SLICE4_CFG_DS_ALLOW_BASE_IDX                                                           0\n#define regPCTL0_SLICE4_CFG_DS_ALLOW_IB                                                                 0x0a94\n#define regPCTL0_SLICE4_CFG_DS_ALLOW_IB_BASE_IDX                                                        0\n#define regPCTL0_SLICE5_CFG_DAGB_BUSY                                                                   0x0a95\n#define regPCTL0_SLICE5_CFG_DAGB_BUSY_BASE_IDX                                                          0\n#define regPCTL0_SLICE5_CFG_DS_ALLOW                                                                    0x0a96\n#define regPCTL0_SLICE5_CFG_DS_ALLOW_BASE_IDX                                                           0\n#define regPCTL0_SLICE5_CFG_DS_ALLOW_IB                                                                 0x0a97\n#define regPCTL0_SLICE5_CFG_DS_ALLOW_IB_BASE_IDX                                                        0\n#define regPCTL0_UTCL2_MISC                                                                             0x0a98\n#define regPCTL0_UTCL2_MISC_BASE_IDX                                                                    0\n#define regPCTL0_SLICE0_MISC                                                                            0x0a99\n#define regPCTL0_SLICE0_MISC_BASE_IDX                                                                   0\n#define regPCTL0_SLICE1_MISC                                                                            0x0a9a\n#define regPCTL0_SLICE1_MISC_BASE_IDX                                                                   0\n#define regPCTL0_SLICE2_MISC                                                                            0x0a9b\n#define regPCTL0_SLICE2_MISC_BASE_IDX                                                                   0\n#define regPCTL0_SLICE3_MISC                                                                            0x0a9c\n#define regPCTL0_SLICE3_MISC_BASE_IDX                                                                   0\n#define regPCTL0_SLICE4_MISC                                                                            0x0a9d\n#define regPCTL0_SLICE4_MISC_BASE_IDX                                                                   0\n#define regPCTL0_SLICE5_MISC                                                                            0x0a9e\n#define regPCTL0_SLICE5_MISC_BASE_IDX                                                                   0\n\n\n\n\n#define regATC_L2_CNTL                                                                                  0x0b40\n#define regATC_L2_CNTL_BASE_IDX                                                                         0\n#define regATC_L2_CNTL2                                                                                 0x0b41\n#define regATC_L2_CNTL2_BASE_IDX                                                                        0\n#define regATC_L2_CACHE_DATA0                                                                           0x0b44\n#define regATC_L2_CACHE_DATA0_BASE_IDX                                                                  0\n#define regATC_L2_CACHE_DATA1                                                                           0x0b45\n#define regATC_L2_CACHE_DATA1_BASE_IDX                                                                  0\n#define regATC_L2_CACHE_DATA2                                                                           0x0b46\n#define regATC_L2_CACHE_DATA2_BASE_IDX                                                                  0\n#define regATC_L2_CACHE_DATA3                                                                           0x0b47\n#define regATC_L2_CACHE_DATA3_BASE_IDX                                                                  0\n#define regATC_L2_CNTL3                                                                                 0x0b48\n#define regATC_L2_CNTL3_BASE_IDX                                                                        0\n#define regATC_L2_STATUS                                                                                0x0b49\n#define regATC_L2_STATUS_BASE_IDX                                                                       0\n#define regATC_L2_STATUS2                                                                               0x0b4a\n#define regATC_L2_STATUS2_BASE_IDX                                                                      0\n#define regATC_L2_MISC_CG                                                                               0x0b4b\n#define regATC_L2_MISC_CG_BASE_IDX                                                                      0\n#define regATC_L2_MEM_POWER_LS                                                                          0x0b4c\n#define regATC_L2_MEM_POWER_LS_BASE_IDX                                                                 0\n#define regATC_L2_CGTT_CLK_CTRL                                                                         0x0b4d\n#define regATC_L2_CGTT_CLK_CTRL_BASE_IDX                                                                0\n#define regATC_L2_CACHE_4K_DSM_INDEX                                                                    0x0b4e\n#define regATC_L2_CACHE_4K_DSM_INDEX_BASE_IDX                                                           0\n#define regATC_L2_CACHE_32K_DSM_INDEX                                                                   0x0b4f\n#define regATC_L2_CACHE_32K_DSM_INDEX_BASE_IDX                                                          0\n#define regATC_L2_CACHE_2M_DSM_INDEX                                                                    0x0b50\n#define regATC_L2_CACHE_2M_DSM_INDEX_BASE_IDX                                                           0\n#define regATC_L2_CACHE_4K_DSM_CNTL                                                                     0x0b51\n#define regATC_L2_CACHE_4K_DSM_CNTL_BASE_IDX                                                            0\n#define regATC_L2_CACHE_32K_DSM_CNTL                                                                    0x0b52\n#define regATC_L2_CACHE_32K_DSM_CNTL_BASE_IDX                                                           0\n#define regATC_L2_CACHE_2M_DSM_CNTL                                                                     0x0b53\n#define regATC_L2_CACHE_2M_DSM_CNTL_BASE_IDX                                                            0\n#define regATC_L2_CNTL4                                                                                 0x0b54\n#define regATC_L2_CNTL4_BASE_IDX                                                                        0\n#define regATC_L2_MM_GROUP_RT_CLASSES                                                                   0x0b55\n#define regATC_L2_MM_GROUP_RT_CLASSES_BASE_IDX                                                          0\n\n\n\n\n#define regATC_L2_PERFCOUNTER0_CFG                                                                      0x0d34\n#define regATC_L2_PERFCOUNTER0_CFG_BASE_IDX                                                             0\n#define regATC_L2_PERFCOUNTER1_CFG                                                                      0x0d35\n#define regATC_L2_PERFCOUNTER1_CFG_BASE_IDX                                                             0\n#define regATC_L2_PERFCOUNTER_RSLT_CNTL                                                                 0x0d36\n#define regATC_L2_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                        0\n\n\n\n\n#define regATC_L2_PERFCOUNTER_LO                                                                        0x0d30\n#define regATC_L2_PERFCOUNTER_LO_BASE_IDX                                                               0\n#define regATC_L2_PERFCOUNTER_HI                                                                        0x0d31\n#define regATC_L2_PERFCOUNTER_HI_BASE_IDX                                                               0\n\n\n\n\n#define regL2TLB_TLB0_STATUS                                                                            0x0d61\n#define regL2TLB_TLB0_STATUS_BASE_IDX                                                                   0\n#define regUTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_LO                                                 0x0d63\n#define regUTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_LO_BASE_IDX                                        0\n#define regUTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI                                                 0x0d64\n#define regUTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI_BASE_IDX                                        0\n#define regUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_LO                                                0x0d65\n#define regUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_LO_BASE_IDX                                       0\n#define regUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI                                                0x0d66\n#define regUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI_BASE_IDX                                       0\n\n\n\n\n#define regL2TLB_PERFCOUNTER0_CFG                                                                       0x0d68\n#define regL2TLB_PERFCOUNTER0_CFG_BASE_IDX                                                              0\n#define regL2TLB_PERFCOUNTER1_CFG                                                                       0x0d69\n#define regL2TLB_PERFCOUNTER1_CFG_BASE_IDX                                                              0\n#define regL2TLB_PERFCOUNTER2_CFG                                                                       0x0d6a\n#define regL2TLB_PERFCOUNTER2_CFG_BASE_IDX                                                              0\n#define regL2TLB_PERFCOUNTER3_CFG                                                                       0x0d6b\n#define regL2TLB_PERFCOUNTER3_CFG_BASE_IDX                                                              0\n#define regL2TLB_PERFCOUNTER_RSLT_CNTL                                                                  0x0d6c\n#define regL2TLB_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                         0\n\n\n\n\n#define regL2TLB_PERFCOUNTER_LO                                                                         0x0d70\n#define regL2TLB_PERFCOUNTER_LO_BASE_IDX                                                                0\n#define regL2TLB_PERFCOUNTER_HI                                                                         0x0d71\n#define regL2TLB_PERFCOUNTER_HI_BASE_IDX                                                                0\n\n\n\n\n#define regVM_L2_CNTL                                                                                   0x0b80\n#define regVM_L2_CNTL_BASE_IDX                                                                          0\n#define regVM_L2_CNTL2                                                                                  0x0b81\n#define regVM_L2_CNTL2_BASE_IDX                                                                         0\n#define regVM_L2_CNTL3                                                                                  0x0b82\n#define regVM_L2_CNTL3_BASE_IDX                                                                         0\n#define regVM_L2_STATUS                                                                                 0x0b83\n#define regVM_L2_STATUS_BASE_IDX                                                                        0\n#define regVM_DUMMY_PAGE_FAULT_CNTL                                                                     0x0b84\n#define regVM_DUMMY_PAGE_FAULT_CNTL_BASE_IDX                                                            0\n#define regVM_DUMMY_PAGE_FAULT_ADDR_LO32                                                                0x0b85\n#define regVM_DUMMY_PAGE_FAULT_ADDR_LO32_BASE_IDX                                                       0\n#define regVM_DUMMY_PAGE_FAULT_ADDR_HI32                                                                0x0b86\n#define regVM_DUMMY_PAGE_FAULT_ADDR_HI32_BASE_IDX                                                       0\n#define regVM_L2_PROTECTION_FAULT_CNTL                                                                  0x0b87\n#define regVM_L2_PROTECTION_FAULT_CNTL_BASE_IDX                                                         0\n#define regVM_L2_PROTECTION_FAULT_CNTL2                                                                 0x0b88\n#define regVM_L2_PROTECTION_FAULT_CNTL2_BASE_IDX                                                        0\n#define regVM_L2_PROTECTION_FAULT_MM_CNTL3                                                              0x0b89\n#define regVM_L2_PROTECTION_FAULT_MM_CNTL3_BASE_IDX                                                     0\n#define regVM_L2_PROTECTION_FAULT_MM_CNTL4                                                              0x0b8a\n#define regVM_L2_PROTECTION_FAULT_MM_CNTL4_BASE_IDX                                                     0\n#define regVM_L2_PROTECTION_FAULT_STATUS                                                                0x0b8b\n#define regVM_L2_PROTECTION_FAULT_STATUS_BASE_IDX                                                       0\n#define regVM_L2_PROTECTION_FAULT_ADDR_LO32                                                             0x0b8c\n#define regVM_L2_PROTECTION_FAULT_ADDR_LO32_BASE_IDX                                                    0\n#define regVM_L2_PROTECTION_FAULT_ADDR_HI32                                                             0x0b8d\n#define regVM_L2_PROTECTION_FAULT_ADDR_HI32_BASE_IDX                                                    0\n#define regVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32                                                     0x0b8e\n#define regVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32_BASE_IDX                                            0\n#define regVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32                                                     0x0b8f\n#define regVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32_BASE_IDX                                            0\n#define regVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32                                               0x0b91\n#define regVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32_BASE_IDX                                      0\n#define regVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32                                               0x0b92\n#define regVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32_BASE_IDX                                      0\n#define regVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32                                              0x0b93\n#define regVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32_BASE_IDX                                     0\n#define regVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32                                              0x0b94\n#define regVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32_BASE_IDX                                     0\n#define regVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32                                                  0x0b95\n#define regVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32_BASE_IDX                                         0\n#define regVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32                                                  0x0b96\n#define regVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32_BASE_IDX                                         0\n#define regVM_L2_CNTL4                                                                                  0x0b97\n#define regVM_L2_CNTL4_BASE_IDX                                                                         0\n#define regVM_L2_MM_GROUP_RT_CLASSES                                                                    0x0b98\n#define regVM_L2_MM_GROUP_RT_CLASSES_BASE_IDX                                                           0\n#define regVM_L2_BANK_SELECT_RESERVED_CID                                                               0x0b99\n#define regVM_L2_BANK_SELECT_RESERVED_CID_BASE_IDX                                                      0\n#define regVM_L2_BANK_SELECT_RESERVED_CID2                                                              0x0b9a\n#define regVM_L2_BANK_SELECT_RESERVED_CID2_BASE_IDX                                                     0\n#define regVM_L2_CACHE_PARITY_CNTL                                                                      0x0b9b\n#define regVM_L2_CACHE_PARITY_CNTL_BASE_IDX                                                             0\n#define regVM_L2_CGTT_CLK_CTRL                                                                          0x0b9e\n#define regVM_L2_CGTT_CLK_CTRL_BASE_IDX                                                                 0\n#define regVM_L2_CGTT_BUSY_CTRL                                                                         0x0b9f\n#define regVM_L2_CGTT_BUSY_CTRL_BASE_IDX                                                                0\n#define regVML2_MEM_ECC_INDEX                                                                           0x0ba1\n#define regVML2_MEM_ECC_INDEX_BASE_IDX                                                                  0\n#define regVML2_WALKER_MEM_ECC_INDEX                                                                    0x0ba2\n#define regVML2_WALKER_MEM_ECC_INDEX_BASE_IDX                                                           0\n#define regUTCL2_MEM_ECC_INDEX                                                                          0x0ba3\n#define regUTCL2_MEM_ECC_INDEX_BASE_IDX                                                                 0\n#define regVML2_MEM_ECC_CNTL                                                                            0x0ba4\n#define regVML2_MEM_ECC_CNTL_BASE_IDX                                                                   0\n#define regVML2_WALKER_MEM_ECC_CNTL                                                                     0x0ba5\n#define regVML2_WALKER_MEM_ECC_CNTL_BASE_IDX                                                            0\n#define regUTCL2_MEM_ECC_CNTL                                                                           0x0ba6\n#define regUTCL2_MEM_ECC_CNTL_BASE_IDX                                                                  0\n#define regVML2_MEM_ECC_STATUS                                                                          0x0ba7\n#define regVML2_MEM_ECC_STATUS_BASE_IDX                                                                 0\n#define regVML2_WALKER_MEM_ECC_STATUS                                                                   0x0ba8\n#define regVML2_WALKER_MEM_ECC_STATUS_BASE_IDX                                                          0\n#define regUTCL2_MEM_ECC_STATUS                                                                         0x0ba9\n#define regUTCL2_MEM_ECC_STATUS_BASE_IDX                                                                0\n#define regUTCL2_EDC_MODE                                                                               0x0baa\n#define regUTCL2_EDC_MODE_BASE_IDX                                                                      0\n#define regUTCL2_EDC_CONFIG                                                                             0x0bab\n#define regUTCL2_EDC_CONFIG_BASE_IDX                                                                    0\n\n\n\n\n#define regMC_VM_L2_PERFCOUNTER0_CFG                                                                    0x0d40\n#define regMC_VM_L2_PERFCOUNTER0_CFG_BASE_IDX                                                           0\n#define regMC_VM_L2_PERFCOUNTER1_CFG                                                                    0x0d41\n#define regMC_VM_L2_PERFCOUNTER1_CFG_BASE_IDX                                                           0\n#define regMC_VM_L2_PERFCOUNTER2_CFG                                                                    0x0d42\n#define regMC_VM_L2_PERFCOUNTER2_CFG_BASE_IDX                                                           0\n#define regMC_VM_L2_PERFCOUNTER3_CFG                                                                    0x0d43\n#define regMC_VM_L2_PERFCOUNTER3_CFG_BASE_IDX                                                           0\n#define regMC_VM_L2_PERFCOUNTER4_CFG                                                                    0x0d44\n#define regMC_VM_L2_PERFCOUNTER4_CFG_BASE_IDX                                                           0\n#define regMC_VM_L2_PERFCOUNTER5_CFG                                                                    0x0d45\n#define regMC_VM_L2_PERFCOUNTER5_CFG_BASE_IDX                                                           0\n#define regMC_VM_L2_PERFCOUNTER6_CFG                                                                    0x0d46\n#define regMC_VM_L2_PERFCOUNTER6_CFG_BASE_IDX                                                           0\n#define regMC_VM_L2_PERFCOUNTER7_CFG                                                                    0x0d47\n#define regMC_VM_L2_PERFCOUNTER7_CFG_BASE_IDX                                                           0\n#define regMC_VM_L2_PERFCOUNTER_RSLT_CNTL                                                               0x0d48\n#define regMC_VM_L2_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                      0\n\n\n\n\n#define regMC_VM_L2_PERFCOUNTER_LO                                                                      0x0d50\n#define regMC_VM_L2_PERFCOUNTER_LO_BASE_IDX                                                             0\n#define regMC_VM_L2_PERFCOUNTER_HI                                                                      0x0d51\n#define regMC_VM_L2_PERFCOUNTER_HI_BASE_IDX                                                             0\n\n\n\n\n#define regVM_CONTEXT0_CNTL                                                                             0x0bc0\n#define regVM_CONTEXT0_CNTL_BASE_IDX                                                                    0\n#define regVM_CONTEXT1_CNTL                                                                             0x0bc1\n#define regVM_CONTEXT1_CNTL_BASE_IDX                                                                    0\n#define regVM_CONTEXT2_CNTL                                                                             0x0bc2\n#define regVM_CONTEXT2_CNTL_BASE_IDX                                                                    0\n#define regVM_CONTEXT3_CNTL                                                                             0x0bc3\n#define regVM_CONTEXT3_CNTL_BASE_IDX                                                                    0\n#define regVM_CONTEXT4_CNTL                                                                             0x0bc4\n#define regVM_CONTEXT4_CNTL_BASE_IDX                                                                    0\n#define regVM_CONTEXT5_CNTL                                                                             0x0bc5\n#define regVM_CONTEXT5_CNTL_BASE_IDX                                                                    0\n#define regVM_CONTEXT6_CNTL                                                                             0x0bc6\n#define regVM_CONTEXT6_CNTL_BASE_IDX                                                                    0\n#define regVM_CONTEXT7_CNTL                                                                             0x0bc7\n#define regVM_CONTEXT7_CNTL_BASE_IDX                                                                    0\n#define regVM_CONTEXT8_CNTL                                                                             0x0bc8\n#define regVM_CONTEXT8_CNTL_BASE_IDX                                                                    0\n#define regVM_CONTEXT9_CNTL                                                                             0x0bc9\n#define regVM_CONTEXT9_CNTL_BASE_IDX                                                                    0\n#define regVM_CONTEXT10_CNTL                                                                            0x0bca\n#define regVM_CONTEXT10_CNTL_BASE_IDX                                                                   0\n#define regVM_CONTEXT11_CNTL                                                                            0x0bcb\n#define regVM_CONTEXT11_CNTL_BASE_IDX                                                                   0\n#define regVM_CONTEXT12_CNTL                                                                            0x0bcc\n#define regVM_CONTEXT12_CNTL_BASE_IDX                                                                   0\n#define regVM_CONTEXT13_CNTL                                                                            0x0bcd\n#define regVM_CONTEXT13_CNTL_BASE_IDX                                                                   0\n#define regVM_CONTEXT14_CNTL                                                                            0x0bce\n#define regVM_CONTEXT14_CNTL_BASE_IDX                                                                   0\n#define regVM_CONTEXT15_CNTL                                                                            0x0bcf\n#define regVM_CONTEXT15_CNTL_BASE_IDX                                                                   0\n#define regVM_CONTEXTS_DISABLE                                                                          0x0bd0\n#define regVM_CONTEXTS_DISABLE_BASE_IDX                                                                 0\n#define regVM_INVALIDATE_ENG0_SEM                                                                       0x0bd1\n#define regVM_INVALIDATE_ENG0_SEM_BASE_IDX                                                              0\n#define regVM_INVALIDATE_ENG1_SEM                                                                       0x0bd2\n#define regVM_INVALIDATE_ENG1_SEM_BASE_IDX                                                              0\n#define regVM_INVALIDATE_ENG2_SEM                                                                       0x0bd3\n#define regVM_INVALIDATE_ENG2_SEM_BASE_IDX                                                              0\n#define regVM_INVALIDATE_ENG3_SEM                                                                       0x0bd4\n#define regVM_INVALIDATE_ENG3_SEM_BASE_IDX                                                              0\n#define regVM_INVALIDATE_ENG4_SEM                                                                       0x0bd5\n#define regVM_INVALIDATE_ENG4_SEM_BASE_IDX                                                              0\n#define regVM_INVALIDATE_ENG5_SEM                                                                       0x0bd6\n#define regVM_INVALIDATE_ENG5_SEM_BASE_IDX                                                              0\n#define regVM_INVALIDATE_ENG6_SEM                                                                       0x0bd7\n#define regVM_INVALIDATE_ENG6_SEM_BASE_IDX                                                              0\n#define regVM_INVALIDATE_ENG7_SEM                                                                       0x0bd8\n#define regVM_INVALIDATE_ENG7_SEM_BASE_IDX                                                              0\n#define regVM_INVALIDATE_ENG8_SEM                                                                       0x0bd9\n#define regVM_INVALIDATE_ENG8_SEM_BASE_IDX                                                              0\n#define regVM_INVALIDATE_ENG9_SEM                                                                       0x0bda\n#define regVM_INVALIDATE_ENG9_SEM_BASE_IDX                                                              0\n#define regVM_INVALIDATE_ENG10_SEM                                                                      0x0bdb\n#define regVM_INVALIDATE_ENG10_SEM_BASE_IDX                                                             0\n#define regVM_INVALIDATE_ENG11_SEM                                                                      0x0bdc\n#define regVM_INVALIDATE_ENG11_SEM_BASE_IDX                                                             0\n#define regVM_INVALIDATE_ENG12_SEM                                                                      0x0bdd\n#define regVM_INVALIDATE_ENG12_SEM_BASE_IDX                                                             0\n#define regVM_INVALIDATE_ENG13_SEM                                                                      0x0bde\n#define regVM_INVALIDATE_ENG13_SEM_BASE_IDX                                                             0\n#define regVM_INVALIDATE_ENG14_SEM                                                                      0x0bdf\n#define regVM_INVALIDATE_ENG14_SEM_BASE_IDX                                                             0\n#define regVM_INVALIDATE_ENG15_SEM                                                                      0x0be0\n#define regVM_INVALIDATE_ENG15_SEM_BASE_IDX                                                             0\n#define regVM_INVALIDATE_ENG16_SEM                                                                      0x0be1\n#define regVM_INVALIDATE_ENG16_SEM_BASE_IDX                                                             0\n#define regVM_INVALIDATE_ENG17_SEM                                                                      0x0be2\n#define regVM_INVALIDATE_ENG17_SEM_BASE_IDX                                                             0\n#define regVM_INVALIDATE_ENG0_REQ                                                                       0x0be3\n#define regVM_INVALIDATE_ENG0_REQ_BASE_IDX                                                              0\n#define regVM_INVALIDATE_ENG1_REQ                                                                       0x0be4\n#define regVM_INVALIDATE_ENG1_REQ_BASE_IDX                                                              0\n#define regVM_INVALIDATE_ENG2_REQ                                                                       0x0be5\n#define regVM_INVALIDATE_ENG2_REQ_BASE_IDX                                                              0\n#define regVM_INVALIDATE_ENG3_REQ                                                                       0x0be6\n#define regVM_INVALIDATE_ENG3_REQ_BASE_IDX                                                              0\n#define regVM_INVALIDATE_ENG4_REQ                                                                       0x0be7\n#define regVM_INVALIDATE_ENG4_REQ_BASE_IDX                                                              0\n#define regVM_INVALIDATE_ENG5_REQ                                                                       0x0be8\n#define regVM_INVALIDATE_ENG5_REQ_BASE_IDX                                                              0\n#define regVM_INVALIDATE_ENG6_REQ                                                                       0x0be9\n#define regVM_INVALIDATE_ENG6_REQ_BASE_IDX                                                              0\n#define regVM_INVALIDATE_ENG7_REQ                                                                       0x0bea\n#define regVM_INVALIDATE_ENG7_REQ_BASE_IDX                                                              0\n#define regVM_INVALIDATE_ENG8_REQ                                                                       0x0beb\n#define regVM_INVALIDATE_ENG8_REQ_BASE_IDX                                                              0\n#define regVM_INVALIDATE_ENG9_REQ                                                                       0x0bec\n#define regVM_INVALIDATE_ENG9_REQ_BASE_IDX                                                              0\n#define regVM_INVALIDATE_ENG10_REQ                                                                      0x0bed\n#define regVM_INVALIDATE_ENG10_REQ_BASE_IDX                                                             0\n#define regVM_INVALIDATE_ENG11_REQ                                                                      0x0bee\n#define regVM_INVALIDATE_ENG11_REQ_BASE_IDX                                                             0\n#define regVM_INVALIDATE_ENG12_REQ                                                                      0x0bef\n#define regVM_INVALIDATE_ENG12_REQ_BASE_IDX                                                             0\n#define regVM_INVALIDATE_ENG13_REQ                                                                      0x0bf0\n#define regVM_INVALIDATE_ENG13_REQ_BASE_IDX                                                             0\n#define regVM_INVALIDATE_ENG14_REQ                                                                      0x0bf1\n#define regVM_INVALIDATE_ENG14_REQ_BASE_IDX                                                             0\n#define regVM_INVALIDATE_ENG15_REQ                                                                      0x0bf2\n#define regVM_INVALIDATE_ENG15_REQ_BASE_IDX                                                             0\n#define regVM_INVALIDATE_ENG16_REQ                                                                      0x0bf3\n#define regVM_INVALIDATE_ENG16_REQ_BASE_IDX                                                             0\n#define regVM_INVALIDATE_ENG17_REQ                                                                      0x0bf4\n#define regVM_INVALIDATE_ENG17_REQ_BASE_IDX                                                             0\n#define regVM_INVALIDATE_ENG0_ACK                                                                       0x0bf5\n#define regVM_INVALIDATE_ENG0_ACK_BASE_IDX                                                              0\n#define regVM_INVALIDATE_ENG1_ACK                                                                       0x0bf6\n#define regVM_INVALIDATE_ENG1_ACK_BASE_IDX                                                              0\n#define regVM_INVALIDATE_ENG2_ACK                                                                       0x0bf7\n#define regVM_INVALIDATE_ENG2_ACK_BASE_IDX                                                              0\n#define regVM_INVALIDATE_ENG3_ACK                                                                       0x0bf8\n#define regVM_INVALIDATE_ENG3_ACK_BASE_IDX                                                              0\n#define regVM_INVALIDATE_ENG4_ACK                                                                       0x0bf9\n#define regVM_INVALIDATE_ENG4_ACK_BASE_IDX                                                              0\n#define regVM_INVALIDATE_ENG5_ACK                                                                       0x0bfa\n#define regVM_INVALIDATE_ENG5_ACK_BASE_IDX                                                              0\n#define regVM_INVALIDATE_ENG6_ACK                                                                       0x0bfb\n#define regVM_INVALIDATE_ENG6_ACK_BASE_IDX                                                              0\n#define regVM_INVALIDATE_ENG7_ACK                                                                       0x0bfc\n#define regVM_INVALIDATE_ENG7_ACK_BASE_IDX                                                              0\n#define regVM_INVALIDATE_ENG8_ACK                                                                       0x0bfd\n#define regVM_INVALIDATE_ENG8_ACK_BASE_IDX                                                              0\n#define regVM_INVALIDATE_ENG9_ACK                                                                       0x0bfe\n#define regVM_INVALIDATE_ENG9_ACK_BASE_IDX                                                              0\n#define regVM_INVALIDATE_ENG10_ACK                                                                      0x0bff\n#define regVM_INVALIDATE_ENG10_ACK_BASE_IDX                                                             0\n#define regVM_INVALIDATE_ENG11_ACK                                                                      0x0c00\n#define regVM_INVALIDATE_ENG11_ACK_BASE_IDX                                                             0\n#define regVM_INVALIDATE_ENG12_ACK                                                                      0x0c01\n#define regVM_INVALIDATE_ENG12_ACK_BASE_IDX                                                             0\n#define regVM_INVALIDATE_ENG13_ACK                                                                      0x0c02\n#define regVM_INVALIDATE_ENG13_ACK_BASE_IDX                                                             0\n#define regVM_INVALIDATE_ENG14_ACK                                                                      0x0c03\n#define regVM_INVALIDATE_ENG14_ACK_BASE_IDX                                                             0\n#define regVM_INVALIDATE_ENG15_ACK                                                                      0x0c04\n#define regVM_INVALIDATE_ENG15_ACK_BASE_IDX                                                             0\n#define regVM_INVALIDATE_ENG16_ACK                                                                      0x0c05\n#define regVM_INVALIDATE_ENG16_ACK_BASE_IDX                                                             0\n#define regVM_INVALIDATE_ENG17_ACK                                                                      0x0c06\n#define regVM_INVALIDATE_ENG17_ACK_BASE_IDX                                                             0\n#define regVM_INVALIDATE_ENG0_ADDR_RANGE_LO32                                                           0x0c07\n#define regVM_INVALIDATE_ENG0_ADDR_RANGE_LO32_BASE_IDX                                                  0\n#define regVM_INVALIDATE_ENG0_ADDR_RANGE_HI32                                                           0x0c08\n#define regVM_INVALIDATE_ENG0_ADDR_RANGE_HI32_BASE_IDX                                                  0\n#define regVM_INVALIDATE_ENG1_ADDR_RANGE_LO32                                                           0x0c09\n#define regVM_INVALIDATE_ENG1_ADDR_RANGE_LO32_BASE_IDX                                                  0\n#define regVM_INVALIDATE_ENG1_ADDR_RANGE_HI32                                                           0x0c0a\n#define regVM_INVALIDATE_ENG1_ADDR_RANGE_HI32_BASE_IDX                                                  0\n#define regVM_INVALIDATE_ENG2_ADDR_RANGE_LO32                                                           0x0c0b\n#define regVM_INVALIDATE_ENG2_ADDR_RANGE_LO32_BASE_IDX                                                  0\n#define regVM_INVALIDATE_ENG2_ADDR_RANGE_HI32                                                           0x0c0c\n#define regVM_INVALIDATE_ENG2_ADDR_RANGE_HI32_BASE_IDX                                                  0\n#define regVM_INVALIDATE_ENG3_ADDR_RANGE_LO32                                                           0x0c0d\n#define regVM_INVALIDATE_ENG3_ADDR_RANGE_LO32_BASE_IDX                                                  0\n#define regVM_INVALIDATE_ENG3_ADDR_RANGE_HI32                                                           0x0c0e\n#define regVM_INVALIDATE_ENG3_ADDR_RANGE_HI32_BASE_IDX                                                  0\n#define regVM_INVALIDATE_ENG4_ADDR_RANGE_LO32                                                           0x0c0f\n#define regVM_INVALIDATE_ENG4_ADDR_RANGE_LO32_BASE_IDX                                                  0\n#define regVM_INVALIDATE_ENG4_ADDR_RANGE_HI32                                                           0x0c10\n#define regVM_INVALIDATE_ENG4_ADDR_RANGE_HI32_BASE_IDX                                                  0\n#define regVM_INVALIDATE_ENG5_ADDR_RANGE_LO32                                                           0x0c11\n#define regVM_INVALIDATE_ENG5_ADDR_RANGE_LO32_BASE_IDX                                                  0\n#define regVM_INVALIDATE_ENG5_ADDR_RANGE_HI32                                                           0x0c12\n#define regVM_INVALIDATE_ENG5_ADDR_RANGE_HI32_BASE_IDX                                                  0\n#define regVM_INVALIDATE_ENG6_ADDR_RANGE_LO32                                                           0x0c13\n#define regVM_INVALIDATE_ENG6_ADDR_RANGE_LO32_BASE_IDX                                                  0\n#define regVM_INVALIDATE_ENG6_ADDR_RANGE_HI32                                                           0x0c14\n#define regVM_INVALIDATE_ENG6_ADDR_RANGE_HI32_BASE_IDX                                                  0\n#define regVM_INVALIDATE_ENG7_ADDR_RANGE_LO32                                                           0x0c15\n#define regVM_INVALIDATE_ENG7_ADDR_RANGE_LO32_BASE_IDX                                                  0\n#define regVM_INVALIDATE_ENG7_ADDR_RANGE_HI32                                                           0x0c16\n#define regVM_INVALIDATE_ENG7_ADDR_RANGE_HI32_BASE_IDX                                                  0\n#define regVM_INVALIDATE_ENG8_ADDR_RANGE_LO32                                                           0x0c17\n#define regVM_INVALIDATE_ENG8_ADDR_RANGE_LO32_BASE_IDX                                                  0\n#define regVM_INVALIDATE_ENG8_ADDR_RANGE_HI32                                                           0x0c18\n#define regVM_INVALIDATE_ENG8_ADDR_RANGE_HI32_BASE_IDX                                                  0\n#define regVM_INVALIDATE_ENG9_ADDR_RANGE_LO32                                                           0x0c19\n#define regVM_INVALIDATE_ENG9_ADDR_RANGE_LO32_BASE_IDX                                                  0\n#define regVM_INVALIDATE_ENG9_ADDR_RANGE_HI32                                                           0x0c1a\n#define regVM_INVALIDATE_ENG9_ADDR_RANGE_HI32_BASE_IDX                                                  0\n#define regVM_INVALIDATE_ENG10_ADDR_RANGE_LO32                                                          0x0c1b\n#define regVM_INVALIDATE_ENG10_ADDR_RANGE_LO32_BASE_IDX                                                 0\n#define regVM_INVALIDATE_ENG10_ADDR_RANGE_HI32                                                          0x0c1c\n#define regVM_INVALIDATE_ENG10_ADDR_RANGE_HI32_BASE_IDX                                                 0\n#define regVM_INVALIDATE_ENG11_ADDR_RANGE_LO32                                                          0x0c1d\n#define regVM_INVALIDATE_ENG11_ADDR_RANGE_LO32_BASE_IDX                                                 0\n#define regVM_INVALIDATE_ENG11_ADDR_RANGE_HI32                                                          0x0c1e\n#define regVM_INVALIDATE_ENG11_ADDR_RANGE_HI32_BASE_IDX                                                 0\n#define regVM_INVALIDATE_ENG12_ADDR_RANGE_LO32                                                          0x0c1f\n#define regVM_INVALIDATE_ENG12_ADDR_RANGE_LO32_BASE_IDX                                                 0\n#define regVM_INVALIDATE_ENG12_ADDR_RANGE_HI32                                                          0x0c20\n#define regVM_INVALIDATE_ENG12_ADDR_RANGE_HI32_BASE_IDX                                                 0\n#define regVM_INVALIDATE_ENG13_ADDR_RANGE_LO32                                                          0x0c21\n#define regVM_INVALIDATE_ENG13_ADDR_RANGE_LO32_BASE_IDX                                                 0\n#define regVM_INVALIDATE_ENG13_ADDR_RANGE_HI32                                                          0x0c22\n#define regVM_INVALIDATE_ENG13_ADDR_RANGE_HI32_BASE_IDX                                                 0\n#define regVM_INVALIDATE_ENG14_ADDR_RANGE_LO32                                                          0x0c23\n#define regVM_INVALIDATE_ENG14_ADDR_RANGE_LO32_BASE_IDX                                                 0\n#define regVM_INVALIDATE_ENG14_ADDR_RANGE_HI32                                                          0x0c24\n#define regVM_INVALIDATE_ENG14_ADDR_RANGE_HI32_BASE_IDX                                                 0\n#define regVM_INVALIDATE_ENG15_ADDR_RANGE_LO32                                                          0x0c25\n#define regVM_INVALIDATE_ENG15_ADDR_RANGE_LO32_BASE_IDX                                                 0\n#define regVM_INVALIDATE_ENG15_ADDR_RANGE_HI32                                                          0x0c26\n#define regVM_INVALIDATE_ENG15_ADDR_RANGE_HI32_BASE_IDX                                                 0\n#define regVM_INVALIDATE_ENG16_ADDR_RANGE_LO32                                                          0x0c27\n#define regVM_INVALIDATE_ENG16_ADDR_RANGE_LO32_BASE_IDX                                                 0\n#define regVM_INVALIDATE_ENG16_ADDR_RANGE_HI32                                                          0x0c28\n#define regVM_INVALIDATE_ENG16_ADDR_RANGE_HI32_BASE_IDX                                                 0\n#define regVM_INVALIDATE_ENG17_ADDR_RANGE_LO32                                                          0x0c29\n#define regVM_INVALIDATE_ENG17_ADDR_RANGE_LO32_BASE_IDX                                                 0\n#define regVM_INVALIDATE_ENG17_ADDR_RANGE_HI32                                                          0x0c2a\n#define regVM_INVALIDATE_ENG17_ADDR_RANGE_HI32_BASE_IDX                                                 0\n#define regVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32                                                        0x0c2b\n#define regVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                               0\n#define regVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32                                                        0x0c2c\n#define regVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                               0\n#define regVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32                                                        0x0c2d\n#define regVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                               0\n#define regVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32                                                        0x0c2e\n#define regVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                               0\n#define regVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32                                                        0x0c2f\n#define regVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                               0\n#define regVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32                                                        0x0c30\n#define regVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                               0\n#define regVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32                                                        0x0c31\n#define regVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                               0\n#define regVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32                                                        0x0c32\n#define regVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                               0\n#define regVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32                                                        0x0c33\n#define regVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                               0\n#define regVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32                                                        0x0c34\n#define regVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                               0\n#define regVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32                                                        0x0c35\n#define regVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                               0\n#define regVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32                                                        0x0c36\n#define regVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                               0\n#define regVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32                                                        0x0c37\n#define regVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                               0\n#define regVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32                                                        0x0c38\n#define regVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                               0\n#define regVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32                                                        0x0c39\n#define regVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                               0\n#define regVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32                                                        0x0c3a\n#define regVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                               0\n#define regVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32                                                        0x0c3b\n#define regVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                               0\n#define regVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32                                                        0x0c3c\n#define regVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                               0\n#define regVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32                                                        0x0c3d\n#define regVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                               0\n#define regVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32                                                        0x0c3e\n#define regVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                               0\n#define regVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32                                                       0x0c3f\n#define regVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                              0\n#define regVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32                                                       0x0c40\n#define regVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                              0\n#define regVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32                                                       0x0c41\n#define regVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                              0\n#define regVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32                                                       0x0c42\n#define regVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                              0\n#define regVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32                                                       0x0c43\n#define regVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                              0\n#define regVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32                                                       0x0c44\n#define regVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                              0\n#define regVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32                                                       0x0c45\n#define regVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                              0\n#define regVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32                                                       0x0c46\n#define regVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                              0\n#define regVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32                                                       0x0c47\n#define regVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                              0\n#define regVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32                                                       0x0c48\n#define regVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                              0\n#define regVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32                                                       0x0c49\n#define regVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                              0\n#define regVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32                                                       0x0c4a\n#define regVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                              0\n#define regVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32                                                       0x0c4b\n#define regVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                              0\n#define regVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32                                                       0x0c4c\n#define regVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                              0\n#define regVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32                                                       0x0c4d\n#define regVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                              0\n#define regVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32                                                       0x0c4e\n#define regVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                              0\n#define regVM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32                                                       0x0c4f\n#define regVM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                              0\n#define regVM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32                                                       0x0c50\n#define regVM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                              0\n#define regVM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32                                                       0x0c51\n#define regVM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                              0\n#define regVM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32                                                       0x0c52\n#define regVM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                              0\n#define regVM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32                                                       0x0c53\n#define regVM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                              0\n#define regVM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32                                                       0x0c54\n#define regVM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                              0\n#define regVM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32                                                       0x0c55\n#define regVM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                              0\n#define regVM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32                                                       0x0c56\n#define regVM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                              0\n#define regVM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32                                                       0x0c57\n#define regVM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                              0\n#define regVM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32                                                       0x0c58\n#define regVM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                              0\n#define regVM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32                                                       0x0c59\n#define regVM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                              0\n#define regVM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32                                                       0x0c5a\n#define regVM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                              0\n#define regVM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32                                                       0x0c5b\n#define regVM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                              0\n#define regVM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32                                                       0x0c5c\n#define regVM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                              0\n#define regVM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32                                                       0x0c5d\n#define regVM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                              0\n#define regVM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32                                                       0x0c5e\n#define regVM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                              0\n#define regVM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32                                                      0x0c5f\n#define regVM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                             0\n#define regVM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32                                                      0x0c60\n#define regVM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                             0\n#define regVM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32                                                      0x0c61\n#define regVM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                             0\n#define regVM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32                                                      0x0c62\n#define regVM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                             0\n#define regVM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32                                                      0x0c63\n#define regVM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                             0\n#define regVM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32                                                      0x0c64\n#define regVM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                             0\n#define regVM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32                                                      0x0c65\n#define regVM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                             0\n#define regVM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32                                                      0x0c66\n#define regVM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                             0\n#define regVM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32                                                      0x0c67\n#define regVM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                             0\n#define regVM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32                                                      0x0c68\n#define regVM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                             0\n#define regVM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32                                                      0x0c69\n#define regVM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                             0\n#define regVM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32                                                      0x0c6a\n#define regVM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                             0\n#define regVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32                                                         0x0c6b\n#define regVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                                0\n#define regVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32                                                         0x0c6c\n#define regVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                                0\n#define regVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32                                                         0x0c6d\n#define regVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                                0\n#define regVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32                                                         0x0c6e\n#define regVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                                0\n#define regVM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32                                                         0x0c6f\n#define regVM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                                0\n#define regVM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32                                                         0x0c70\n#define regVM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                                0\n#define regVM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32                                                         0x0c71\n#define regVM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                                0\n#define regVM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32                                                         0x0c72\n#define regVM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                                0\n#define regVM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32                                                         0x0c73\n#define regVM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                                0\n#define regVM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32                                                         0x0c74\n#define regVM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                                0\n#define regVM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32                                                         0x0c75\n#define regVM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                                0\n#define regVM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32                                                         0x0c76\n#define regVM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                                0\n#define regVM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32                                                         0x0c77\n#define regVM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                                0\n#define regVM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32                                                         0x0c78\n#define regVM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                                0\n#define regVM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32                                                         0x0c79\n#define regVM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                                0\n#define regVM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32                                                         0x0c7a\n#define regVM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                                0\n#define regVM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32                                                         0x0c7b\n#define regVM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                                0\n#define regVM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32                                                         0x0c7c\n#define regVM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                                0\n#define regVM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32                                                         0x0c7d\n#define regVM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                                0\n#define regVM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32                                                         0x0c7e\n#define regVM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                                0\n#define regVM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32                                                        0x0c7f\n#define regVM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                               0\n#define regVM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32                                                        0x0c80\n#define regVM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                               0\n#define regVM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32                                                        0x0c81\n#define regVM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                               0\n#define regVM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32                                                        0x0c82\n#define regVM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                               0\n#define regVM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32                                                        0x0c83\n#define regVM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                               0\n#define regVM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32                                                        0x0c84\n#define regVM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                               0\n#define regVM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32                                                        0x0c85\n#define regVM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                               0\n#define regVM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32                                                        0x0c86\n#define regVM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                               0\n#define regVM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32                                                        0x0c87\n#define regVM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                               0\n#define regVM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32                                                        0x0c88\n#define regVM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                               0\n#define regVM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32                                                        0x0c89\n#define regVM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                               0\n#define regVM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32                                                        0x0c8a\n#define regVM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                               0\n\n\n\n\n#define regMC_VM_FB_SIZE_OFFSET_VF0                                                                     0x0ce0\n#define regMC_VM_FB_SIZE_OFFSET_VF0_BASE_IDX                                                            0\n#define regMC_VM_FB_SIZE_OFFSET_VF1                                                                     0x0ce1\n#define regMC_VM_FB_SIZE_OFFSET_VF1_BASE_IDX                                                            0\n#define regMC_VM_FB_SIZE_OFFSET_VF2                                                                     0x0ce2\n#define regMC_VM_FB_SIZE_OFFSET_VF2_BASE_IDX                                                            0\n#define regMC_VM_FB_SIZE_OFFSET_VF3                                                                     0x0ce3\n#define regMC_VM_FB_SIZE_OFFSET_VF3_BASE_IDX                                                            0\n#define regMC_VM_FB_SIZE_OFFSET_VF4                                                                     0x0ce4\n#define regMC_VM_FB_SIZE_OFFSET_VF4_BASE_IDX                                                            0\n#define regMC_VM_FB_SIZE_OFFSET_VF5                                                                     0x0ce5\n#define regMC_VM_FB_SIZE_OFFSET_VF5_BASE_IDX                                                            0\n#define regMC_VM_FB_SIZE_OFFSET_VF6                                                                     0x0ce6\n#define regMC_VM_FB_SIZE_OFFSET_VF6_BASE_IDX                                                            0\n#define regMC_VM_FB_SIZE_OFFSET_VF7                                                                     0x0ce7\n#define regMC_VM_FB_SIZE_OFFSET_VF7_BASE_IDX                                                            0\n#define regMC_VM_FB_SIZE_OFFSET_VF8                                                                     0x0ce8\n#define regMC_VM_FB_SIZE_OFFSET_VF8_BASE_IDX                                                            0\n#define regMC_VM_FB_SIZE_OFFSET_VF9                                                                     0x0ce9\n#define regMC_VM_FB_SIZE_OFFSET_VF9_BASE_IDX                                                            0\n#define regMC_VM_FB_SIZE_OFFSET_VF10                                                                    0x0cea\n#define regMC_VM_FB_SIZE_OFFSET_VF10_BASE_IDX                                                           0\n#define regMC_VM_FB_SIZE_OFFSET_VF11                                                                    0x0ceb\n#define regMC_VM_FB_SIZE_OFFSET_VF11_BASE_IDX                                                           0\n#define regMC_VM_FB_SIZE_OFFSET_VF12                                                                    0x0cec\n#define regMC_VM_FB_SIZE_OFFSET_VF12_BASE_IDX                                                           0\n#define regMC_VM_FB_SIZE_OFFSET_VF13                                                                    0x0ced\n#define regMC_VM_FB_SIZE_OFFSET_VF13_BASE_IDX                                                           0\n#define regMC_VM_FB_SIZE_OFFSET_VF14                                                                    0x0cee\n#define regMC_VM_FB_SIZE_OFFSET_VF14_BASE_IDX                                                           0\n#define regMC_VM_FB_SIZE_OFFSET_VF15                                                                    0x0cef\n#define regMC_VM_FB_SIZE_OFFSET_VF15_BASE_IDX                                                           0\n#define regMC_VM_MARC_BASE_LO_0                                                                         0x0cf1\n#define regMC_VM_MARC_BASE_LO_0_BASE_IDX                                                                0\n#define regMC_VM_MARC_BASE_LO_1                                                                         0x0cf2\n#define regMC_VM_MARC_BASE_LO_1_BASE_IDX                                                                0\n#define regMC_VM_MARC_BASE_LO_2                                                                         0x0cf3\n#define regMC_VM_MARC_BASE_LO_2_BASE_IDX                                                                0\n#define regMC_VM_MARC_BASE_LO_3                                                                         0x0cf4\n#define regMC_VM_MARC_BASE_LO_3_BASE_IDX                                                                0\n#define regMC_VM_MARC_BASE_HI_0                                                                         0x0cf5\n#define regMC_VM_MARC_BASE_HI_0_BASE_IDX                                                                0\n#define regMC_VM_MARC_BASE_HI_1                                                                         0x0cf6\n#define regMC_VM_MARC_BASE_HI_1_BASE_IDX                                                                0\n#define regMC_VM_MARC_BASE_HI_2                                                                         0x0cf7\n#define regMC_VM_MARC_BASE_HI_2_BASE_IDX                                                                0\n#define regMC_VM_MARC_BASE_HI_3                                                                         0x0cf8\n#define regMC_VM_MARC_BASE_HI_3_BASE_IDX                                                                0\n#define regMC_VM_MARC_RELOC_LO_0                                                                        0x0cf9\n#define regMC_VM_MARC_RELOC_LO_0_BASE_IDX                                                               0\n#define regMC_VM_MARC_RELOC_LO_1                                                                        0x0cfa\n#define regMC_VM_MARC_RELOC_LO_1_BASE_IDX                                                               0\n#define regMC_VM_MARC_RELOC_LO_2                                                                        0x0cfb\n#define regMC_VM_MARC_RELOC_LO_2_BASE_IDX                                                               0\n#define regMC_VM_MARC_RELOC_LO_3                                                                        0x0cfc\n#define regMC_VM_MARC_RELOC_LO_3_BASE_IDX                                                               0\n#define regMC_VM_MARC_RELOC_HI_0                                                                        0x0cfd\n#define regMC_VM_MARC_RELOC_HI_0_BASE_IDX                                                               0\n#define regMC_VM_MARC_RELOC_HI_1                                                                        0x0cfe\n#define regMC_VM_MARC_RELOC_HI_1_BASE_IDX                                                               0\n#define regMC_VM_MARC_RELOC_HI_2                                                                        0x0cff\n#define regMC_VM_MARC_RELOC_HI_2_BASE_IDX                                                               0\n#define regMC_VM_MARC_RELOC_HI_3                                                                        0x0d00\n#define regMC_VM_MARC_RELOC_HI_3_BASE_IDX                                                               0\n#define regMC_VM_MARC_LEN_LO_0                                                                          0x0d01\n#define regMC_VM_MARC_LEN_LO_0_BASE_IDX                                                                 0\n#define regMC_VM_MARC_LEN_LO_1                                                                          0x0d02\n#define regMC_VM_MARC_LEN_LO_1_BASE_IDX                                                                 0\n#define regMC_VM_MARC_LEN_LO_2                                                                          0x0d03\n#define regMC_VM_MARC_LEN_LO_2_BASE_IDX                                                                 0\n#define regMC_VM_MARC_LEN_LO_3                                                                          0x0d04\n#define regMC_VM_MARC_LEN_LO_3_BASE_IDX                                                                 0\n#define regMC_VM_MARC_LEN_HI_0                                                                          0x0d05\n#define regMC_VM_MARC_LEN_HI_0_BASE_IDX                                                                 0\n#define regMC_VM_MARC_LEN_HI_1                                                                          0x0d06\n#define regMC_VM_MARC_LEN_HI_1_BASE_IDX                                                                 0\n#define regMC_VM_MARC_LEN_HI_2                                                                          0x0d07\n#define regMC_VM_MARC_LEN_HI_2_BASE_IDX                                                                 0\n#define regMC_VM_MARC_LEN_HI_3                                                                          0x0d08\n#define regMC_VM_MARC_LEN_HI_3_BASE_IDX                                                                 0\n#define regVM_PCIE_ATS_CNTL                                                                             0x0d0b\n#define regVM_PCIE_ATS_CNTL_BASE_IDX                                                                    0\n#define regVM_PCIE_ATS_CNTL_VF_0                                                                        0x0d0c\n#define regVM_PCIE_ATS_CNTL_VF_0_BASE_IDX                                                               0\n#define regVM_PCIE_ATS_CNTL_VF_1                                                                        0x0d0d\n#define regVM_PCIE_ATS_CNTL_VF_1_BASE_IDX                                                               0\n#define regVM_PCIE_ATS_CNTL_VF_2                                                                        0x0d0e\n#define regVM_PCIE_ATS_CNTL_VF_2_BASE_IDX                                                               0\n#define regVM_PCIE_ATS_CNTL_VF_3                                                                        0x0d0f\n#define regVM_PCIE_ATS_CNTL_VF_3_BASE_IDX                                                               0\n#define regVM_PCIE_ATS_CNTL_VF_4                                                                        0x0d10\n#define regVM_PCIE_ATS_CNTL_VF_4_BASE_IDX                                                               0\n#define regVM_PCIE_ATS_CNTL_VF_5                                                                        0x0d11\n#define regVM_PCIE_ATS_CNTL_VF_5_BASE_IDX                                                               0\n#define regVM_PCIE_ATS_CNTL_VF_6                                                                        0x0d12\n#define regVM_PCIE_ATS_CNTL_VF_6_BASE_IDX                                                               0\n#define regVM_PCIE_ATS_CNTL_VF_7                                                                        0x0d13\n#define regVM_PCIE_ATS_CNTL_VF_7_BASE_IDX                                                               0\n#define regVM_PCIE_ATS_CNTL_VF_8                                                                        0x0d14\n#define regVM_PCIE_ATS_CNTL_VF_8_BASE_IDX                                                               0\n#define regVM_PCIE_ATS_CNTL_VF_9                                                                        0x0d15\n#define regVM_PCIE_ATS_CNTL_VF_9_BASE_IDX                                                               0\n#define regVM_PCIE_ATS_CNTL_VF_10                                                                       0x0d16\n#define regVM_PCIE_ATS_CNTL_VF_10_BASE_IDX                                                              0\n#define regVM_PCIE_ATS_CNTL_VF_11                                                                       0x0d17\n#define regVM_PCIE_ATS_CNTL_VF_11_BASE_IDX                                                              0\n#define regVM_PCIE_ATS_CNTL_VF_12                                                                       0x0d18\n#define regVM_PCIE_ATS_CNTL_VF_12_BASE_IDX                                                              0\n#define regVM_PCIE_ATS_CNTL_VF_13                                                                       0x0d19\n#define regVM_PCIE_ATS_CNTL_VF_13_BASE_IDX                                                              0\n#define regVM_PCIE_ATS_CNTL_VF_14                                                                       0x0d1a\n#define regVM_PCIE_ATS_CNTL_VF_14_BASE_IDX                                                              0\n#define regVM_PCIE_ATS_CNTL_VF_15                                                                       0x0d1b\n#define regVM_PCIE_ATS_CNTL_VF_15_BASE_IDX                                                              0\n#define regMC_SHARED_ACTIVE_FCN_ID                                                                      0x0d1c\n#define regMC_SHARED_ACTIVE_FCN_ID_BASE_IDX                                                             0\n#define regMC_VM_XGMI_GPUIOV_ENABLE                                                                     0x0d1d\n#define regMC_VM_XGMI_GPUIOV_ENABLE_BASE_IDX                                                            0\n\n\n\n\n#define regMC_VM_FB_OFFSET                                                                              0x0cab\n#define regMC_VM_FB_OFFSET_BASE_IDX                                                                     0\n#define regMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB                                                       0x0cac\n#define regMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB_BASE_IDX                                              0\n#define regMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB                                                       0x0cad\n#define regMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB_BASE_IDX                                              0\n#define regMC_VM_STEERING                                                                               0x0cae\n#define regMC_VM_STEERING_BASE_IDX                                                                      0\n#define regMC_SHARED_VIRT_RESET_REQ                                                                     0x0caf\n#define regMC_SHARED_VIRT_RESET_REQ_BASE_IDX                                                            0\n#define regMC_MEM_POWER_LS                                                                              0x0cb0\n#define regMC_MEM_POWER_LS_BASE_IDX                                                                     0\n#define regMC_VM_CACHEABLE_DRAM_ADDRESS_START                                                           0x0cb1\n#define regMC_VM_CACHEABLE_DRAM_ADDRESS_START_BASE_IDX                                                  0\n#define regMC_VM_CACHEABLE_DRAM_ADDRESS_END                                                             0x0cb2\n#define regMC_VM_CACHEABLE_DRAM_ADDRESS_END_BASE_IDX                                                    0\n#define regMC_VM_APT_CNTL                                                                               0x0cb3\n#define regMC_VM_APT_CNTL_BASE_IDX                                                                      0\n#define regMC_VM_LOCAL_HBM_ADDRESS_START                                                                0x0cb4\n#define regMC_VM_LOCAL_HBM_ADDRESS_START_BASE_IDX                                                       0\n#define regMC_VM_LOCAL_HBM_ADDRESS_END                                                                  0x0cb5\n#define regMC_VM_LOCAL_HBM_ADDRESS_END_BASE_IDX                                                         0\n#define regMC_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL                                                            0x0cb6\n#define regMC_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL_BASE_IDX                                                   0\n#define regUTCL2_CGTT_CLK_CTRL                                                                          0x0cb7\n#define regUTCL2_CGTT_CLK_CTRL_BASE_IDX                                                                 0\n#define regMC_VM_XGMI_LFB_CNTL                                                                          0x0cb8\n#define regMC_VM_XGMI_LFB_CNTL_BASE_IDX                                                                 0\n#define regMC_VM_XGMI_LFB_SIZE                                                                          0x0cb9\n#define regMC_VM_XGMI_LFB_SIZE_BASE_IDX                                                                 0\n#define regMC_VM_CACHEABLE_DRAM_CNTL                                                                    0x0cba\n#define regMC_VM_CACHEABLE_DRAM_CNTL_BASE_IDX                                                           0\n#define regMC_VM_HOST_MAPPING                                                                           0x0cbb\n#define regMC_VM_HOST_MAPPING_BASE_IDX                                                                  0\n\n\n\n\n#define regMC_VM_FB_LOCATION_BASE                                                                       0x0cc0\n#define regMC_VM_FB_LOCATION_BASE_BASE_IDX                                                              0\n#define regMC_VM_FB_LOCATION_TOP                                                                        0x0cc1\n#define regMC_VM_FB_LOCATION_TOP_BASE_IDX                                                               0\n#define regMC_VM_AGP_TOP                                                                                0x0cc2\n#define regMC_VM_AGP_TOP_BASE_IDX                                                                       0\n#define regMC_VM_AGP_BOT                                                                                0x0cc3\n#define regMC_VM_AGP_BOT_BASE_IDX                                                                       0\n#define regMC_VM_AGP_BASE                                                                               0x0cc4\n#define regMC_VM_AGP_BASE_BASE_IDX                                                                      0\n#define regMC_VM_SYSTEM_APERTURE_LOW_ADDR                                                               0x0cc5\n#define regMC_VM_SYSTEM_APERTURE_LOW_ADDR_BASE_IDX                                                      0\n#define regMC_VM_SYSTEM_APERTURE_HIGH_ADDR                                                              0x0cc6\n#define regMC_VM_SYSTEM_APERTURE_HIGH_ADDR_BASE_IDX                                                     0\n#define regMC_VM_MX_L1_TLB_CNTL                                                                         0x0cc7\n#define regMC_VM_MX_L1_TLB_CNTL_BASE_IDX                                                                0\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}