Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Roman Gasparini/Documents/xilink/projectsVhdl/memoria_ram/sim1_isim_beh.exe -prj C:/Users/Roman Gasparini/Documents/xilink/projectsVhdl/memoria_ram/sim1_beh.prj work.sim1 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Roman Gasparini/Documents/xilink/projectsVhdl/memoria_ram/RAM1.vhd" into library work
Parsing VHDL file "C:/Users/Roman Gasparini/Documents/xilink/projectsVhdl/memoria_ram/sim1.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity RAM1 [ram1_default]
Compiling architecture behavior of entity sim1
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 VHDL Units
Built simulation executable C:/Users/Roman Gasparini/Documents/xilink/projectsVhdl/memoria_ram/sim1_isim_beh.exe
Fuse Memory Usage: 37924 KB
Fuse CPU Usage: 562 ms
