INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/impl/timing/execTB_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module glbl
