\documentclass[conference]{IEEEtran}

\usepackage{cite}
\usepackage{amsmath,amssymb,amsfonts}
\usepackage{algorithmic}
\usepackage{graphicx}
\usepackage{textcomp}
\usepackage{xcolor}
\usepackage{gensymb}
\usepackage{tikz}
\usepackage{float}
\usepackage{hyperref}
\usepackage{enumerate}
\def\BibTeX{{\rm B\kern-.05em{\sc i\kern-.025em b}\kern-.08em
    T\kern-.1667em\lower.7ex\hbox{E}\kern-.125emX}}
\begin{document}

\title{4-bit CLA Adder \\ VLSI Course Project}

\author{\IEEEauthorblockN{1\textsuperscript{st} Vignesh Vembar}
\IEEEauthorblockA{\textit{ECE, IIIT Hyderabad} \\
\textit{2023102019}\\
vigneshvembar.m@students.iiit.ac.in}
}

\maketitle

\begin{abstract}
This document is a report on the Design and Simulation of a 4-bit Carry Look Ahead Adder.
\end{abstract}


\section{Introduction}

\section{Proposed Design}

\subsection{CLA Adder}

\subsection{D Flip Flop}

\section{Verilog Simulation}

\subsection{CLA Adder}

\subsection{D Flip Flop}

\subsection{Full Circuit}

\section{NGSPICE Simulation}

\subsection{Inverter}

\subsection{NAND Gate}

\subsection{NOR Gate}

\subsection{XOR Gate}

\subsection{Propagate/Generate Generator}

\subsection{Carry Look Ahead Generator}

\subsection{Sum Generator}

\subsection{D Flop Flop}

\subsection{Full Circuit}

\section{MAGIC Layout}

\subsection{Inverter}

\subsection{NAND Gate}

\subsection{NOR Gate}

\subsection{XOR Gate}

\subsection{Propagate/Generate Generator}

\subsection{Carry Look Ahead Generator}

\subsection{Sum Generator}

\subsection{D Flop Flop}

\subsection{Full Circuit}

\section{Post Layout Simulation}

\subsection{Inverter}

\subsection{NAND Gate}

\subsection{NOR Gate}

\subsection{XOR Gate}

\subsection{Propagate/Generate Generator}

\subsection{Carry Look Ahead Generator}

\subsection{Sum Generator}

\subsection{D Flop Flop}

\subsection{Full Circuit}

\section{FPGA Simulation}

\section*{Acknowledgment}


\begin{thebibliography}{00}
\bibitem{b1} 
\end{thebibliography}

\end{document}


