module part3(SW,LEDG);
   input [9:0] SW;
	output [9:0] LEDG;
	 
	wire  M;
	
	mutex3To1 M0(SW[0],SW[1],SW[2],SW[9:8],M);
	
	assign LEDG[9:3] = SW[9:3];
	assign LEDG[1:0] = M;
	
endmodule	
	
	
module mutex3To1 (U,V,W,S,M);
	input  U, V, W;
	output  M;
	input[1:0]  S;
	
	wire m0;
	
	assign m0 = (~S[0]&U) | (S[0]&V);
	
	assign M = (~S[1]&m0) | (S[1]&W);
	
	
endmodule	