

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Sat Oct 12 10:09:09 2019

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        fir_prj
* Solution:       solution3
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.918|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   11|   11|   11|   11|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|     33|        0|      554|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      145|    -|
|Register             |        -|      -|      557|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|     33|      557|      699|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      1|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |mul_ln74_10_fu_381_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln74_1_fu_217_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln74_2_fu_239_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln74_3_fu_255_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln74_4_fu_271_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln74_5_fu_299_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln74_6_fu_315_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln74_7_fu_331_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln74_8_fu_353_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln74_9_fu_369_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln74_fu_201_p2     |     *    |      3|  0|  20|          32|          32|
    |add_ln74_1_fu_277_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln74_2_fu_283_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln74_3_fu_387_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln74_4_fu_337_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln74_5_fu_391_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln74_6_fu_395_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln74_7_fu_401_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln74_8_fu_407_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln74_fu_223_p2     |     +    |      0|  0|  39|          32|          32|
    |y                      |     +    |      0|  0|  32|          32|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |     33|  0| 554|         672|         672|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  56|         13|    1|         13|
    |c_address0       |  53|         12|    4|         48|
    |x_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_ap_vld_preg    |   9|          2|    1|          2|
    |x_blk_n          |   9|          2|    1|          2|
    |x_in_sig         |   9|          2|   32|         64|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 145|         33|   40|        131|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |add_ln74_2_reg_455  |  32|   0|   32|          0|
    |add_ln74_4_reg_480  |  32|   0|   32|          0|
    |add_ln74_reg_435    |  32|   0|   32|          0|
    |ap_CS_fsm           |  12|   0|   12|          0|
    |mul_ln74_5_reg_470  |  32|   0|   32|          0|
    |reg_189             |  32|   0|   32|          0|
    |reg_193             |  32|   0|   32|          0|
    |shift_reg_0         |  32|   0|   32|          0|
    |shift_reg_1         |  32|   0|   32|          0|
    |shift_reg_2         |  32|   0|   32|          0|
    |shift_reg_3         |  32|   0|   32|          0|
    |shift_reg_4         |  32|   0|   32|          0|
    |shift_reg_5         |  32|   0|   32|          0|
    |shift_reg_6         |  32|   0|   32|          0|
    |shift_reg_7         |  32|   0|   32|          0|
    |shift_reg_8         |  32|   0|   32|          0|
    |shift_reg_9         |  32|   0|   32|          0|
    |x_ap_vld_preg       |   1|   0|    1|          0|
    |x_preg              |  32|   0|   32|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 557|   0|  557|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done     | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle     | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready    | out |    1| ap_ctrl_hs |      fir     | return value |
|y           | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld    | out |    1|   ap_vld   |       y      |    pointer   |
|c_address0  | out |    4|  ap_memory |       c      |     array    |
|c_ce0       | out |    1|  ap_memory |       c      |     array    |
|c_q0        |  in |   32|  ap_memory |       c      |     array    |
|x           |  in |   32|   ap_vld   |       x      |    scalar    |
|x_ap_vld    |  in |    1|   ap_vld   |       x      |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

