
743-6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ffc8  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e00  08010268  08010268  00020268  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08011068  08011068  00021068  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0801106c  0801106c  0002106c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000260  24000000  08011070  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000020d0  24000260  080112d0  00030260  2**2
                  ALLOC
  7 ._user_heap_stack 00004000  24002330  080112d0  00032330  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00030260  2**0
                  CONTENTS, READONLY
  9 .debug_info   00040b99  00000000  00000000  0003028e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 0000702f  00000000  00000000  00070e27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00001c88  00000000  00000000  00077e58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 000019e8  00000000  00000000  00079ae0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0000a3e6  00000000  00000000  0007b4c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0002878e  00000000  00000000  000858ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0016db28  00000000  00000000  000ae03c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000053  00000000  00000000  0021bb64  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000079e8  00000000  00000000  0021bbb8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000260 	.word	0x24000260
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08010250 	.word	0x08010250

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000264 	.word	0x24000264
 80002dc:	08010250 	.word	0x08010250

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <MX_GPIO_Init>:
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 8000380:	b580      	push	{r7, lr}
 8000382:	b08c      	sub	sp, #48	; 0x30
 8000384:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000386:	f107 031c 	add.w	r3, r7, #28
 800038a:	2200      	movs	r2, #0
 800038c:	601a      	str	r2, [r3, #0]
 800038e:	605a      	str	r2, [r3, #4]
 8000390:	609a      	str	r2, [r3, #8]
 8000392:	60da      	str	r2, [r3, #12]
 8000394:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000396:	4b4c      	ldr	r3, [pc, #304]	; (80004c8 <MX_GPIO_Init+0x148>)
 8000398:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800039c:	4a4a      	ldr	r2, [pc, #296]	; (80004c8 <MX_GPIO_Init+0x148>)
 800039e:	f043 0310 	orr.w	r3, r3, #16
 80003a2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80003a6:	4b48      	ldr	r3, [pc, #288]	; (80004c8 <MX_GPIO_Init+0x148>)
 80003a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80003ac:	f003 0310 	and.w	r3, r3, #16
 80003b0:	61bb      	str	r3, [r7, #24]
 80003b2:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003b4:	4b44      	ldr	r3, [pc, #272]	; (80004c8 <MX_GPIO_Init+0x148>)
 80003b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80003ba:	4a43      	ldr	r2, [pc, #268]	; (80004c8 <MX_GPIO_Init+0x148>)
 80003bc:	f043 0304 	orr.w	r3, r3, #4
 80003c0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80003c4:	4b40      	ldr	r3, [pc, #256]	; (80004c8 <MX_GPIO_Init+0x148>)
 80003c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80003ca:	f003 0304 	and.w	r3, r3, #4
 80003ce:	617b      	str	r3, [r7, #20]
 80003d0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80003d2:	4b3d      	ldr	r3, [pc, #244]	; (80004c8 <MX_GPIO_Init+0x148>)
 80003d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80003d8:	4a3b      	ldr	r2, [pc, #236]	; (80004c8 <MX_GPIO_Init+0x148>)
 80003da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80003de:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80003e2:	4b39      	ldr	r3, [pc, #228]	; (80004c8 <MX_GPIO_Init+0x148>)
 80003e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80003e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80003ec:	613b      	str	r3, [r7, #16]
 80003ee:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003f0:	4b35      	ldr	r3, [pc, #212]	; (80004c8 <MX_GPIO_Init+0x148>)
 80003f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80003f6:	4a34      	ldr	r2, [pc, #208]	; (80004c8 <MX_GPIO_Init+0x148>)
 80003f8:	f043 0302 	orr.w	r3, r3, #2
 80003fc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000400:	4b31      	ldr	r3, [pc, #196]	; (80004c8 <MX_GPIO_Init+0x148>)
 8000402:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000406:	f003 0302 	and.w	r3, r3, #2
 800040a:	60fb      	str	r3, [r7, #12]
 800040c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800040e:	4b2e      	ldr	r3, [pc, #184]	; (80004c8 <MX_GPIO_Init+0x148>)
 8000410:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000414:	4a2c      	ldr	r2, [pc, #176]	; (80004c8 <MX_GPIO_Init+0x148>)
 8000416:	f043 0308 	orr.w	r3, r3, #8
 800041a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800041e:	4b2a      	ldr	r3, [pc, #168]	; (80004c8 <MX_GPIO_Init+0x148>)
 8000420:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000424:	f003 0308 	and.w	r3, r3, #8
 8000428:	60bb      	str	r3, [r7, #8]
 800042a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800042c:	4b26      	ldr	r3, [pc, #152]	; (80004c8 <MX_GPIO_Init+0x148>)
 800042e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000432:	4a25      	ldr	r2, [pc, #148]	; (80004c8 <MX_GPIO_Init+0x148>)
 8000434:	f043 0301 	orr.w	r3, r3, #1
 8000438:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800043c:	4b22      	ldr	r3, [pc, #136]	; (80004c8 <MX_GPIO_Init+0x148>)
 800043e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000442:	f003 0301 	and.w	r3, r3, #1
 8000446:	607b      	str	r3, [r7, #4]
 8000448:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PE3_GPIO_Port, PE3_Pin, GPIO_PIN_RESET);
 800044a:	2200      	movs	r2, #0
 800044c:	2108      	movs	r1, #8
 800044e:	481f      	ldr	r0, [pc, #124]	; (80004cc <MX_GPIO_Init+0x14c>)
 8000450:	f004 f814 	bl	800447c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LCD_CS_Pin|LCD_WR_RS_Pin, GPIO_PIN_SET);
 8000454:	2201      	movs	r2, #1
 8000456:	f44f 5120 	mov.w	r1, #10240	; 0x2800
 800045a:	481c      	ldr	r0, [pc, #112]	; (80004cc <MX_GPIO_Init+0x14c>)
 800045c:	f004 f80e 	bl	800447c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(F_CS_GPIO_Port, F_CS_Pin, GPIO_PIN_SET);
 8000460:	2201      	movs	r2, #1
 8000462:	2140      	movs	r1, #64	; 0x40
 8000464:	481a      	ldr	r0, [pc, #104]	; (80004d0 <MX_GPIO_Init+0x150>)
 8000466:	f004 f809 	bl	800447c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PE3_Pin;
 800046a:	2308      	movs	r3, #8
 800046c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800046e:	2301      	movs	r3, #1
 8000470:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000472:	2300      	movs	r3, #0
 8000474:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000476:	2300      	movs	r3, #0
 8000478:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(PE3_GPIO_Port, &GPIO_InitStruct);
 800047a:	f107 031c 	add.w	r3, r7, #28
 800047e:	4619      	mov	r1, r3
 8000480:	4812      	ldr	r0, [pc, #72]	; (80004cc <MX_GPIO_Init+0x14c>)
 8000482:	f003 fe4b 	bl	800411c <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = LCD_CS_Pin|LCD_WR_RS_Pin;
 8000486:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800048a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800048c:	2301      	movs	r3, #1
 800048e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000490:	2300      	movs	r3, #0
 8000492:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000494:	2303      	movs	r3, #3
 8000496:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000498:	f107 031c 	add.w	r3, r7, #28
 800049c:	4619      	mov	r1, r3
 800049e:	480b      	ldr	r0, [pc, #44]	; (80004cc <MX_GPIO_Init+0x14c>)
 80004a0:	f003 fe3c 	bl	800411c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = F_CS_Pin;
 80004a4:	2340      	movs	r3, #64	; 0x40
 80004a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004a8:	2301      	movs	r3, #1
 80004aa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004ac:	2300      	movs	r3, #0
 80004ae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80004b0:	2303      	movs	r3, #3
 80004b2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(F_CS_GPIO_Port, &GPIO_InitStruct);
 80004b4:	f107 031c 	add.w	r3, r7, #28
 80004b8:	4619      	mov	r1, r3
 80004ba:	4805      	ldr	r0, [pc, #20]	; (80004d0 <MX_GPIO_Init+0x150>)
 80004bc:	f003 fe2e 	bl	800411c <HAL_GPIO_Init>

}
 80004c0:	bf00      	nop
 80004c2:	3730      	adds	r7, #48	; 0x30
 80004c4:	46bd      	mov	sp, r7
 80004c6:	bd80      	pop	{r7, pc}
 80004c8:	58024400 	.word	0x58024400
 80004cc:	58021000 	.word	0x58021000
 80004d0:	58020c00 	.word	0x58020c00

080004d4 <MPU_Config>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static void MPU_Config(void)
{
 80004d4:	b580      	push	{r7, lr}
 80004d6:	b084      	sub	sp, #16
 80004d8:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80004da:	463b      	mov	r3, r7
 80004dc:	2200      	movs	r2, #0
 80004de:	601a      	str	r2, [r3, #0]
 80004e0:	605a      	str	r2, [r3, #4]
 80004e2:	609a      	str	r2, [r3, #8]
 80004e4:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80004e6:	f003 fd9d 	bl	8004024 <HAL_MPU_Disable>
	
	/* Configure the MPU attributes for the QSPI 256MB without instruction access */
  MPU_InitStruct.Enable           = MPU_REGION_ENABLE;
 80004ea:	2301      	movs	r3, #1
 80004ec:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number           = MPU_REGION_NUMBER0;
 80004ee:	2300      	movs	r3, #0
 80004f0:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress      = QSPI_BASE;
 80004f2:	f04f 4310 	mov.w	r3, #2415919104	; 0x90000000
 80004f6:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size             = MPU_REGION_SIZE_256MB;
 80004f8:	231b      	movs	r3, #27
 80004fa:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80004fc:	2300      	movs	r3, #0
 80004fe:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.IsBufferable     = MPU_ACCESS_NOT_BUFFERABLE;
 8000500:	2300      	movs	r3, #0
 8000502:	73fb      	strb	r3, [r7, #15]
  MPU_InitStruct.IsCacheable      = MPU_ACCESS_NOT_CACHEABLE;
 8000504:	2300      	movs	r3, #0
 8000506:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsShareable      = MPU_ACCESS_NOT_SHAREABLE;
 8000508:	2300      	movs	r3, #0
 800050a:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.DisableExec      = MPU_INSTRUCTION_ACCESS_DISABLE;
 800050c:	2301      	movs	r3, #1
 800050e:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.TypeExtField     = MPU_TEX_LEVEL1;
 8000510:	2301      	movs	r3, #1
 8000512:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.SubRegionDisable = 0x00;
 8000514:	2300      	movs	r3, #0
 8000516:	727b      	strb	r3, [r7, #9]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000518:	463b      	mov	r3, r7
 800051a:	4618      	mov	r0, r3
 800051c:	f003 fdba 	bl	8004094 <HAL_MPU_ConfigRegion>
	
  /* Configure the MPU attributes for the QSPI 8MB (QSPI Flash Size) to Cacheable WT */
  MPU_InitStruct.Enable           = MPU_REGION_ENABLE;
 8000520:	2301      	movs	r3, #1
 8000522:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number           = MPU_REGION_NUMBER1;
 8000524:	2301      	movs	r3, #1
 8000526:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress      = QSPI_BASE;
 8000528:	f04f 4310 	mov.w	r3, #2415919104	; 0x90000000
 800052c:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size             = MPU_REGION_SIZE_8MB;
 800052e:	2316      	movs	r3, #22
 8000530:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.AccessPermission = MPU_REGION_PRIV_RO;
 8000532:	2305      	movs	r3, #5
 8000534:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.IsBufferable     = MPU_ACCESS_BUFFERABLE;
 8000536:	2301      	movs	r3, #1
 8000538:	73fb      	strb	r3, [r7, #15]
  MPU_InitStruct.IsCacheable      = MPU_ACCESS_CACHEABLE;
 800053a:	2301      	movs	r3, #1
 800053c:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsShareable      = MPU_ACCESS_NOT_SHAREABLE;
 800053e:	2300      	movs	r3, #0
 8000540:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.DisableExec      = MPU_INSTRUCTION_ACCESS_ENABLE;
 8000542:	2300      	movs	r3, #0
 8000544:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.TypeExtField     = MPU_TEX_LEVEL1;
 8000546:	2301      	movs	r3, #1
 8000548:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.SubRegionDisable = 0x00;
 800054a:	2300      	movs	r3, #0
 800054c:	727b      	strb	r3, [r7, #9]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800054e:	463b      	mov	r3, r7
 8000550:	4618      	mov	r0, r3
 8000552:	f003 fd9f 	bl	8004094 <HAL_MPU_ConfigRegion>
	
	/* Setup AXI SRAM in Cacheable WB */
  MPU_InitStruct.Enable           = MPU_REGION_ENABLE;
 8000556:	2301      	movs	r3, #1
 8000558:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.BaseAddress      = D1_AXISRAM_BASE;
 800055a:	f04f 5310 	mov.w	r3, #603979776	; 0x24000000
 800055e:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size             = MPU_REGION_SIZE_512KB;
 8000560:	2312      	movs	r3, #18
 8000562:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8000564:	2303      	movs	r3, #3
 8000566:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.IsBufferable     = MPU_ACCESS_BUFFERABLE;
 8000568:	2301      	movs	r3, #1
 800056a:	73fb      	strb	r3, [r7, #15]
  MPU_InitStruct.IsCacheable      = MPU_ACCESS_CACHEABLE;
 800056c:	2301      	movs	r3, #1
 800056e:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsShareable      = MPU_ACCESS_SHAREABLE;
 8000570:	2301      	movs	r3, #1
 8000572:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.Number           = MPU_REGION_NUMBER2;
 8000574:	2302      	movs	r3, #2
 8000576:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.TypeExtField     = MPU_TEX_LEVEL1;
 8000578:	2301      	movs	r3, #1
 800057a:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.SubRegionDisable = 0x00;
 800057c:	2300      	movs	r3, #0
 800057e:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.DisableExec      = MPU_INSTRUCTION_ACCESS_ENABLE;
 8000580:	2300      	movs	r3, #0
 8000582:	733b      	strb	r3, [r7, #12]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000584:	463b      	mov	r3, r7
 8000586:	4618      	mov	r0, r3
 8000588:	f003 fd84 	bl	8004094 <HAL_MPU_ConfigRegion>
	
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800058c:	2004      	movs	r0, #4
 800058e:	f003 fd61 	bl	8004054 <HAL_MPU_Enable>
}
 8000592:	bf00      	nop
 8000594:	3710      	adds	r7, #16
 8000596:	46bd      	mov	sp, r7
 8000598:	bd80      	pop	{r7, pc}
	...

0800059c <CPU_CACHE_Enable>:

static void CPU_CACHE_Enable(void)
{
 800059c:	b480      	push	{r7}
 800059e:	b085      	sub	sp, #20
 80005a0:	af00      	add	r7, sp, #0
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80005a2:	4b34      	ldr	r3, [pc, #208]	; (8000674 <CPU_CACHE_Enable+0xd8>)
 80005a4:	695b      	ldr	r3, [r3, #20]
 80005a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	d11b      	bne.n	80005e6 <CPU_CACHE_Enable+0x4a>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80005ae:	f3bf 8f4f 	dsb	sy
}
 80005b2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80005b4:	f3bf 8f6f 	isb	sy
}
 80005b8:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80005ba:	4b2e      	ldr	r3, [pc, #184]	; (8000674 <CPU_CACHE_Enable+0xd8>)
 80005bc:	2200      	movs	r2, #0
 80005be:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80005c2:	f3bf 8f4f 	dsb	sy
}
 80005c6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80005c8:	f3bf 8f6f 	isb	sy
}
 80005cc:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80005ce:	4b29      	ldr	r3, [pc, #164]	; (8000674 <CPU_CACHE_Enable+0xd8>)
 80005d0:	695b      	ldr	r3, [r3, #20]
 80005d2:	4a28      	ldr	r2, [pc, #160]	; (8000674 <CPU_CACHE_Enable+0xd8>)
 80005d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005d8:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80005da:	f3bf 8f4f 	dsb	sy
}
 80005de:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80005e0:	f3bf 8f6f 	isb	sy
}
 80005e4:	e000      	b.n	80005e8 <CPU_CACHE_Enable+0x4c>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80005e6:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80005e8:	4b22      	ldr	r3, [pc, #136]	; (8000674 <CPU_CACHE_Enable+0xd8>)
 80005ea:	695b      	ldr	r3, [r3, #20]
 80005ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d138      	bne.n	8000666 <CPU_CACHE_Enable+0xca>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 80005f4:	4b1f      	ldr	r3, [pc, #124]	; (8000674 <CPU_CACHE_Enable+0xd8>)
 80005f6:	2200      	movs	r2, #0
 80005f8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80005fc:	f3bf 8f4f 	dsb	sy
}
 8000600:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000602:	4b1c      	ldr	r3, [pc, #112]	; (8000674 <CPU_CACHE_Enable+0xd8>)
 8000604:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000608:	60fb      	str	r3, [r7, #12]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800060a:	68fb      	ldr	r3, [r7, #12]
 800060c:	0b5b      	lsrs	r3, r3, #13
 800060e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000612:	60bb      	str	r3, [r7, #8]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000614:	68fb      	ldr	r3, [r7, #12]
 8000616:	08db      	lsrs	r3, r3, #3
 8000618:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800061c:	607b      	str	r3, [r7, #4]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800061e:	68bb      	ldr	r3, [r7, #8]
 8000620:	015a      	lsls	r2, r3, #5
 8000622:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8000626:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000628:	687a      	ldr	r2, [r7, #4]
 800062a:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800062c:	4911      	ldr	r1, [pc, #68]	; (8000674 <CPU_CACHE_Enable+0xd8>)
 800062e:	4313      	orrs	r3, r2
 8000630:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	1e5a      	subs	r2, r3, #1
 8000638:	607a      	str	r2, [r7, #4]
 800063a:	2b00      	cmp	r3, #0
 800063c:	d1ef      	bne.n	800061e <CPU_CACHE_Enable+0x82>
    } while(sets-- != 0U);
 800063e:	68bb      	ldr	r3, [r7, #8]
 8000640:	1e5a      	subs	r2, r3, #1
 8000642:	60ba      	str	r2, [r7, #8]
 8000644:	2b00      	cmp	r3, #0
 8000646:	d1e5      	bne.n	8000614 <CPU_CACHE_Enable+0x78>
  __ASM volatile ("dsb 0xF":::"memory");
 8000648:	f3bf 8f4f 	dsb	sy
}
 800064c:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 800064e:	4b09      	ldr	r3, [pc, #36]	; (8000674 <CPU_CACHE_Enable+0xd8>)
 8000650:	695b      	ldr	r3, [r3, #20]
 8000652:	4a08      	ldr	r2, [pc, #32]	; (8000674 <CPU_CACHE_Enable+0xd8>)
 8000654:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000658:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800065a:	f3bf 8f4f 	dsb	sy
}
 800065e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000660:	f3bf 8f6f 	isb	sy
}
 8000664:	e000      	b.n	8000668 <CPU_CACHE_Enable+0xcc>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000666:	bf00      	nop
  /* Enable I-Cache */
  SCB_EnableICache();

  /* Enable D-Cache */
  SCB_EnableDCache();
}
 8000668:	bf00      	nop
 800066a:	3714      	adds	r7, #20
 800066c:	46bd      	mov	sp, r7
 800066e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000672:	4770      	bx	lr
 8000674:	e000ed00 	.word	0xe000ed00

08000678 <LED_Blink>:

void LED_Blink(uint32_t delay)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b082      	sub	sp, #8
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(PE3_GPIO_Port,PE3_Pin,GPIO_PIN_SET);
 8000680:	2201      	movs	r2, #1
 8000682:	2108      	movs	r1, #8
 8000684:	480a      	ldr	r0, [pc, #40]	; (80006b0 <LED_Blink+0x38>)
 8000686:	f003 fef9 	bl	800447c <HAL_GPIO_WritePin>
	HAL_Delay(delay - 1);
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	3b01      	subs	r3, #1
 800068e:	4618      	mov	r0, r3
 8000690:	f003 fb7a 	bl	8003d88 <HAL_Delay>
	HAL_GPIO_WritePin(PE3_GPIO_Port,PE3_Pin,GPIO_PIN_RESET);
 8000694:	2200      	movs	r2, #0
 8000696:	2108      	movs	r1, #8
 8000698:	4805      	ldr	r0, [pc, #20]	; (80006b0 <LED_Blink+0x38>)
 800069a:	f003 feef 	bl	800447c <HAL_GPIO_WritePin>
	HAL_Delay(500-1);
 800069e:	f240 10f3 	movw	r0, #499	; 0x1f3
 80006a2:	f003 fb71 	bl	8003d88 <HAL_Delay>
}
 80006a6:	bf00      	nop
 80006a8:	3708      	adds	r7, #8
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bd80      	pop	{r7, pc}
 80006ae:	bf00      	nop
 80006b0:	58021000 	.word	0x58021000

080006b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b088      	sub	sp, #32
 80006b8:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */

  MPU_Config();
 80006ba:	f7ff ff0b 	bl	80004d4 <MPU_Config>
  CPU_CACHE_Enable();
 80006be:	f7ff ff6d 	bl	800059c <CPU_CACHE_Enable>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006c2:	f003 facf 	bl	8003c64 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006c6:	f000 f84f 	bl	8000768 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80006ca:	f000 f8d5 	bl	8000878 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006ce:	f7ff fe57 	bl	8000380 <MX_GPIO_Init>
  MX_RTC_Init();
 80006d2:	f000 f9ff 	bl	8000ad4 <MX_RTC_Init>
  MX_SPI1_Init();
 80006d6:	f000 fa55 	bl	8000b84 <MX_SPI1_Init>
  MX_SPI4_Init();
 80006da:	f000 faa9 	bl	8000c30 <MX_SPI4_Init>
  MX_TIM1_Init();
 80006de:	f000 fcb1 	bl	8001044 <MX_TIM1_Init>
  MX_USB_DEVICE_Init();
 80006e2:	f00e fa0d 	bl	800eb00 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
	
  LCD_Test();
 80006e6:	f000 fdc3 	bl	8001270 <LCD_Test>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		
		while(hUsbDeviceFS.dev_state != USBD_STATE_CONFIGURED)
 80006ea:	e016      	b.n	800071a <main+0x66>
		{
			sprintf((char *)&text,"USB Unconnect %d    ",HAL_GetTick());
 80006ec:	f003 fb40 	bl	8003d70 <HAL_GetTick>
 80006f0:	4602      	mov	r2, r0
 80006f2:	1d3b      	adds	r3, r7, #4
 80006f4:	4918      	ldr	r1, [pc, #96]	; (8000758 <main+0xa4>)
 80006f6:	4618      	mov	r0, r3
 80006f8:	f00e ffb6 	bl	800f668 <siprintf>
		  LCD_ShowString(0,58,ST7735Ctx.Width,16,12,text);
 80006fc:	4b17      	ldr	r3, [pc, #92]	; (800075c <main+0xa8>)
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	b29a      	uxth	r2, r3
 8000702:	1d3b      	adds	r3, r7, #4
 8000704:	9301      	str	r3, [sp, #4]
 8000706:	230c      	movs	r3, #12
 8000708:	9300      	str	r3, [sp, #0]
 800070a:	2310      	movs	r3, #16
 800070c:	213a      	movs	r1, #58	; 0x3a
 800070e:	2000      	movs	r0, #0
 8000710:	f001 f802 	bl	8001718 <LCD_ShowString>
			LED_Blink(5);
 8000714:	2005      	movs	r0, #5
 8000716:	f7ff ffaf 	bl	8000678 <LED_Blink>
		while(hUsbDeviceFS.dev_state != USBD_STATE_CONFIGURED)
 800071a:	4b11      	ldr	r3, [pc, #68]	; (8000760 <main+0xac>)
 800071c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8000720:	b2db      	uxtb	r3, r3
 8000722:	2b03      	cmp	r3, #3
 8000724:	d1e2      	bne.n	80006ec <main+0x38>
		}
		while(1)
		{ 
			sprintf((char *)&text,"USB Connect %d      ",HAL_GetTick());
 8000726:	f003 fb23 	bl	8003d70 <HAL_GetTick>
 800072a:	4602      	mov	r2, r0
 800072c:	1d3b      	adds	r3, r7, #4
 800072e:	490d      	ldr	r1, [pc, #52]	; (8000764 <main+0xb0>)
 8000730:	4618      	mov	r0, r3
 8000732:	f00e ff99 	bl	800f668 <siprintf>
		  LCD_ShowString(0,58,ST7735Ctx.Width,16,12,text);
 8000736:	4b09      	ldr	r3, [pc, #36]	; (800075c <main+0xa8>)
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	b29a      	uxth	r2, r3
 800073c:	1d3b      	adds	r3, r7, #4
 800073e:	9301      	str	r3, [sp, #4]
 8000740:	230c      	movs	r3, #12
 8000742:	9300      	str	r3, [sp, #0]
 8000744:	2310      	movs	r3, #16
 8000746:	213a      	movs	r1, #58	; 0x3a
 8000748:	2000      	movs	r0, #0
 800074a:	f000 ffe5 	bl	8001718 <LCD_ShowString>
			LED_Blink(5);
 800074e:	2005      	movs	r0, #5
 8000750:	f7ff ff92 	bl	8000678 <LED_Blink>
			sprintf((char *)&text,"USB Connect %d      ",HAL_GetTick());
 8000754:	e7e7      	b.n	8000726 <main+0x72>
 8000756:	bf00      	nop
 8000758:	08010268 	.word	0x08010268
 800075c:	24001a10 	.word	0x24001a10
 8000760:	24001a48 	.word	0x24001a48
 8000764:	08010280 	.word	0x08010280

08000768 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b09c      	sub	sp, #112	; 0x70
 800076c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800076e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000772:	224c      	movs	r2, #76	; 0x4c
 8000774:	2100      	movs	r1, #0
 8000776:	4618      	mov	r0, r3
 8000778:	f00e ff6e 	bl	800f658 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800077c:	1d3b      	adds	r3, r7, #4
 800077e:	2220      	movs	r2, #32
 8000780:	2100      	movs	r1, #0
 8000782:	4618      	mov	r0, r3
 8000784:	f00e ff68 	bl	800f658 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000788:	2002      	movs	r0, #2
 800078a:	f005 f8bd 	bl	8005908 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800078e:	2300      	movs	r3, #0
 8000790:	603b      	str	r3, [r7, #0]
 8000792:	4b36      	ldr	r3, [pc, #216]	; (800086c <SystemClock_Config+0x104>)
 8000794:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000796:	4a35      	ldr	r2, [pc, #212]	; (800086c <SystemClock_Config+0x104>)
 8000798:	f023 0301 	bic.w	r3, r3, #1
 800079c:	62d3      	str	r3, [r2, #44]	; 0x2c
 800079e:	4b33      	ldr	r3, [pc, #204]	; (800086c <SystemClock_Config+0x104>)
 80007a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80007a2:	f003 0301 	and.w	r3, r3, #1
 80007a6:	603b      	str	r3, [r7, #0]
 80007a8:	4b31      	ldr	r3, [pc, #196]	; (8000870 <SystemClock_Config+0x108>)
 80007aa:	699b      	ldr	r3, [r3, #24]
 80007ac:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80007b0:	4a2f      	ldr	r2, [pc, #188]	; (8000870 <SystemClock_Config+0x108>)
 80007b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80007b6:	6193      	str	r3, [r2, #24]
 80007b8:	4b2d      	ldr	r3, [pc, #180]	; (8000870 <SystemClock_Config+0x108>)
 80007ba:	699b      	ldr	r3, [r3, #24]
 80007bc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80007c0:	603b      	str	r3, [r7, #0]
 80007c2:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80007c4:	bf00      	nop
 80007c6:	4b2a      	ldr	r3, [pc, #168]	; (8000870 <SystemClock_Config+0x108>)
 80007c8:	699b      	ldr	r3, [r3, #24]
 80007ca:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80007ce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80007d2:	d1f8      	bne.n	80007c6 <SystemClock_Config+0x5e>
  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 80007d4:	4b27      	ldr	r3, [pc, #156]	; (8000874 <SystemClock_Config+0x10c>)
 80007d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80007d8:	f023 0303 	bic.w	r3, r3, #3
 80007dc:	4a25      	ldr	r2, [pc, #148]	; (8000874 <SystemClock_Config+0x10c>)
 80007de:	f043 0302 	orr.w	r3, r3, #2
 80007e2:	6293      	str	r3, [r2, #40]	; 0x28
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80007e4:	2309      	movs	r3, #9
 80007e6:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007e8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80007ec:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80007ee:	2301      	movs	r3, #1
 80007f0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007f2:	2302      	movs	r3, #2
 80007f4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007f6:	2302      	movs	r3, #2
 80007f8:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 80007fa:	2305      	movs	r3, #5
 80007fc:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 96;
 80007fe:	2360      	movs	r3, #96	; 0x60
 8000800:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000802:	2302      	movs	r3, #2
 8000804:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000806:	2304      	movs	r3, #4
 8000808:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800080a:	2302      	movs	r3, #2
 800080c:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 800080e:	2308      	movs	r3, #8
 8000810:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000812:	2300      	movs	r3, #0
 8000814:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000816:	2300      	movs	r3, #0
 8000818:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800081a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800081e:	4618      	mov	r0, r3
 8000820:	f005 fd00 	bl	8006224 <HAL_RCC_OscConfig>
 8000824:	4603      	mov	r3, r0
 8000826:	2b00      	cmp	r3, #0
 8000828:	d001      	beq.n	800082e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800082a:	f000 f856 	bl	80008da <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800082e:	233f      	movs	r3, #63	; 0x3f
 8000830:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000832:	2303      	movs	r3, #3
 8000834:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000836:	2300      	movs	r3, #0
 8000838:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800083a:	2308      	movs	r3, #8
 800083c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 800083e:	2300      	movs	r3, #0
 8000840:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000842:	2300      	movs	r3, #0
 8000844:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000846:	2300      	movs	r3, #0
 8000848:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 800084a:	2300      	movs	r3, #0
 800084c:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800084e:	1d3b      	adds	r3, r7, #4
 8000850:	2102      	movs	r1, #2
 8000852:	4618      	mov	r0, r3
 8000854:	f006 f8f6 	bl	8006a44 <HAL_RCC_ClockConfig>
 8000858:	4603      	mov	r3, r0
 800085a:	2b00      	cmp	r3, #0
 800085c:	d001      	beq.n	8000862 <SystemClock_Config+0xfa>
  {
    Error_Handler();
 800085e:	f000 f83c 	bl	80008da <Error_Handler>
  }
}
 8000862:	bf00      	nop
 8000864:	3770      	adds	r7, #112	; 0x70
 8000866:	46bd      	mov	sp, r7
 8000868:	bd80      	pop	{r7, pc}
 800086a:	bf00      	nop
 800086c:	58000400 	.word	0x58000400
 8000870:	58024800 	.word	0x58024800
 8000874:	58024400 	.word	0x58024400

08000878 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b0b0      	sub	sp, #192	; 0xc0
 800087c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800087e:	1d3b      	adds	r3, r7, #4
 8000880:	22bc      	movs	r2, #188	; 0xbc
 8000882:	2100      	movs	r1, #0
 8000884:	4618      	mov	r0, r3
 8000886:	f00e fee7 	bl	800f658 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_SPI4;
 800088a:	f44f 2384 	mov.w	r3, #270336	; 0x42000
 800088e:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLL3.PLL3M = 10;
 8000890:	230a      	movs	r3, #10
 8000892:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInitStruct.PLL3.PLL3N = 96;
 8000894:	2360      	movs	r3, #96	; 0x60
 8000896:	62fb      	str	r3, [r7, #44]	; 0x2c
  PeriphClkInitStruct.PLL3.PLL3P = 5;
 8000898:	2305      	movs	r3, #5
 800089a:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInitStruct.PLL3.PLL3Q = 5;
 800089c:	2305      	movs	r3, #5
 800089e:	637b      	str	r3, [r7, #52]	; 0x34
  PeriphClkInitStruct.PLL3.PLL3R = 2;
 80008a0:	2302      	movs	r3, #2
 80008a2:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_1;
 80008a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80008a8:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 80008aa:	2300      	movs	r3, #0
 80008ac:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 80008ae:	2300      	movs	r3, #0
 80008b0:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_PLL3;
 80008b2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80008b6:	667b      	str	r3, [r7, #100]	; 0x64
  PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL3;
 80008b8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80008bc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80008c0:	1d3b      	adds	r3, r7, #4
 80008c2:	4618      	mov	r0, r3
 80008c4:	f006 fc1e 	bl	8007104 <HAL_RCCEx_PeriphCLKConfig>
 80008c8:	4603      	mov	r3, r0
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d001      	beq.n	80008d2 <PeriphCommonClock_Config+0x5a>
  {
    Error_Handler();
 80008ce:	f000 f804 	bl	80008da <Error_Handler>
  }
}
 80008d2:	bf00      	nop
 80008d4:	37c0      	adds	r7, #192	; 0xc0
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}

080008da <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008da:	b480      	push	{r7}
 80008dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80008de:	bf00      	nop
 80008e0:	46bd      	mov	sp, r7
 80008e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e6:	4770      	bx	lr

080008e8 <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	af00      	add	r7, sp, #0
  /* USER CODE END QUADSPI_Init 0 */

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  hqspi.Instance = QUADSPI;
 80008ec:	4b12      	ldr	r3, [pc, #72]	; (8000938 <MX_QUADSPI_Init+0x50>)
 80008ee:	4a13      	ldr	r2, [pc, #76]	; (800093c <MX_QUADSPI_Init+0x54>)
 80008f0:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2-1;
 80008f2:	4b11      	ldr	r3, [pc, #68]	; (8000938 <MX_QUADSPI_Init+0x50>)
 80008f4:	2201      	movs	r2, #1
 80008f6:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 80008f8:	4b0f      	ldr	r3, [pc, #60]	; (8000938 <MX_QUADSPI_Init+0x50>)
 80008fa:	2201      	movs	r2, #1
 80008fc:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 80008fe:	4b0e      	ldr	r3, [pc, #56]	; (8000938 <MX_QUADSPI_Init+0x50>)
 8000900:	2210      	movs	r2, #16
 8000902:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23-1;
 8000904:	4b0c      	ldr	r3, [pc, #48]	; (8000938 <MX_QUADSPI_Init+0x50>)
 8000906:	2216      	movs	r2, #22
 8000908:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_3_CYCLE;
 800090a:	4b0b      	ldr	r3, [pc, #44]	; (8000938 <MX_QUADSPI_Init+0x50>)
 800090c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000910:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_3;
 8000912:	4b09      	ldr	r3, [pc, #36]	; (8000938 <MX_QUADSPI_Init+0x50>)
 8000914:	2201      	movs	r2, #1
 8000916:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8000918:	4b07      	ldr	r3, [pc, #28]	; (8000938 <MX_QUADSPI_Init+0x50>)
 800091a:	2200      	movs	r2, #0
 800091c:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 800091e:	4b06      	ldr	r3, [pc, #24]	; (8000938 <MX_QUADSPI_Init+0x50>)
 8000920:	2200      	movs	r2, #0
 8000922:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000924:	4804      	ldr	r0, [pc, #16]	; (8000938 <MX_QUADSPI_Init+0x50>)
 8000926:	f005 f839 	bl	800599c <HAL_QSPI_Init>
 800092a:	4603      	mov	r3, r0
 800092c:	2b00      	cmp	r3, #0
 800092e:	d001      	beq.n	8000934 <MX_QUADSPI_Init+0x4c>
  {
    Error_Handler();
 8000930:	f7ff ffd3 	bl	80008da <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000934:	bf00      	nop
 8000936:	bd80      	pop	{r7, pc}
 8000938:	24001808 	.word	0x24001808
 800093c:	52005000 	.word	0x52005000

08000940 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b0ba      	sub	sp, #232	; 0xe8
 8000944:	af00      	add	r7, sp, #0
 8000946:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000948:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800094c:	2200      	movs	r2, #0
 800094e:	601a      	str	r2, [r3, #0]
 8000950:	605a      	str	r2, [r3, #4]
 8000952:	609a      	str	r2, [r3, #8]
 8000954:	60da      	str	r2, [r3, #12]
 8000956:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000958:	f107 0318 	add.w	r3, r7, #24
 800095c:	22bc      	movs	r2, #188	; 0xbc
 800095e:	2100      	movs	r1, #0
 8000960:	4618      	mov	r0, r3
 8000962:	f00e fe79 	bl	800f658 <memset>
  if(qspiHandle->Instance==QUADSPI)
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	4a55      	ldr	r2, [pc, #340]	; (8000ac0 <HAL_QSPI_MspInit+0x180>)
 800096c:	4293      	cmp	r3, r2
 800096e:	f040 80a3 	bne.w	8000ab8 <HAL_QSPI_MspInit+0x178>
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
 8000972:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000976:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.QspiClockSelection = RCC_QSPICLKSOURCE_D1HCLK;
 8000978:	2300      	movs	r3, #0
 800097a:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800097c:	f107 0318 	add.w	r3, r7, #24
 8000980:	4618      	mov	r0, r3
 8000982:	f006 fbbf 	bl	8007104 <HAL_RCCEx_PeriphCLKConfig>
 8000986:	4603      	mov	r3, r0
 8000988:	2b00      	cmp	r3, #0
 800098a:	d001      	beq.n	8000990 <HAL_QSPI_MspInit+0x50>
    {
      Error_Handler();
 800098c:	f7ff ffa5 	bl	80008da <Error_Handler>
    }

    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8000990:	4b4c      	ldr	r3, [pc, #304]	; (8000ac4 <HAL_QSPI_MspInit+0x184>)
 8000992:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8000996:	4a4b      	ldr	r2, [pc, #300]	; (8000ac4 <HAL_QSPI_MspInit+0x184>)
 8000998:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800099c:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
 80009a0:	4b48      	ldr	r3, [pc, #288]	; (8000ac4 <HAL_QSPI_MspInit+0x184>)
 80009a2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 80009a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80009aa:	617b      	str	r3, [r7, #20]
 80009ac:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80009ae:	4b45      	ldr	r3, [pc, #276]	; (8000ac4 <HAL_QSPI_MspInit+0x184>)
 80009b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009b4:	4a43      	ldr	r2, [pc, #268]	; (8000ac4 <HAL_QSPI_MspInit+0x184>)
 80009b6:	f043 0310 	orr.w	r3, r3, #16
 80009ba:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80009be:	4b41      	ldr	r3, [pc, #260]	; (8000ac4 <HAL_QSPI_MspInit+0x184>)
 80009c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009c4:	f003 0310 	and.w	r3, r3, #16
 80009c8:	613b      	str	r3, [r7, #16]
 80009ca:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009cc:	4b3d      	ldr	r3, [pc, #244]	; (8000ac4 <HAL_QSPI_MspInit+0x184>)
 80009ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009d2:	4a3c      	ldr	r2, [pc, #240]	; (8000ac4 <HAL_QSPI_MspInit+0x184>)
 80009d4:	f043 0302 	orr.w	r3, r3, #2
 80009d8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80009dc:	4b39      	ldr	r3, [pc, #228]	; (8000ac4 <HAL_QSPI_MspInit+0x184>)
 80009de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009e2:	f003 0302 	and.w	r3, r3, #2
 80009e6:	60fb      	str	r3, [r7, #12]
 80009e8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80009ea:	4b36      	ldr	r3, [pc, #216]	; (8000ac4 <HAL_QSPI_MspInit+0x184>)
 80009ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009f0:	4a34      	ldr	r2, [pc, #208]	; (8000ac4 <HAL_QSPI_MspInit+0x184>)
 80009f2:	f043 0308 	orr.w	r3, r3, #8
 80009f6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80009fa:	4b32      	ldr	r3, [pc, #200]	; (8000ac4 <HAL_QSPI_MspInit+0x184>)
 80009fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a00:	f003 0308 	and.w	r3, r3, #8
 8000a04:	60bb      	str	r3, [r7, #8]
 8000a06:	68bb      	ldr	r3, [r7, #8]
    PD11     ------> QUADSPI_BK1_IO0
    PD12     ------> QUADSPI_BK1_IO1
    PD13     ------> QUADSPI_BK1_IO3
    PB6     ------> QUADSPI_BK1_NCS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000a08:	2304      	movs	r3, #4
 8000a0a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a0e:	2302      	movs	r3, #2
 8000a10:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a14:	2300      	movs	r3, #0
 8000a16:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a1a:	2303      	movs	r3, #3
 8000a1c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000a20:	2309      	movs	r3, #9
 8000a22:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000a26:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000a2a:	4619      	mov	r1, r3
 8000a2c:	4826      	ldr	r0, [pc, #152]	; (8000ac8 <HAL_QSPI_MspInit+0x188>)
 8000a2e:	f003 fb75 	bl	800411c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000a32:	2304      	movs	r3, #4
 8000a34:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a38:	2302      	movs	r3, #2
 8000a3a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a44:	2303      	movs	r3, #3
 8000a46:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000a4a:	2309      	movs	r3, #9
 8000a4c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a50:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000a54:	4619      	mov	r1, r3
 8000a56:	481d      	ldr	r0, [pc, #116]	; (8000acc <HAL_QSPI_MspInit+0x18c>)
 8000a58:	f003 fb60 	bl	800411c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 8000a5c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000a60:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a64:	2302      	movs	r3, #2
 8000a66:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a70:	2303      	movs	r3, #3
 8000a72:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000a76:	2309      	movs	r3, #9
 8000a78:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a7c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000a80:	4619      	mov	r1, r3
 8000a82:	4813      	ldr	r0, [pc, #76]	; (8000ad0 <HAL_QSPI_MspInit+0x190>)
 8000a84:	f003 fb4a 	bl	800411c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000a88:	2340      	movs	r3, #64	; 0x40
 8000a8a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a8e:	2302      	movs	r3, #2
 8000a90:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a94:	2300      	movs	r3, #0
 8000a96:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a9a:	2303      	movs	r3, #3
 8000a9c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8000aa0:	230a      	movs	r3, #10
 8000aa2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aa6:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000aaa:	4619      	mov	r1, r3
 8000aac:	4807      	ldr	r0, [pc, #28]	; (8000acc <HAL_QSPI_MspInit+0x18c>)
 8000aae:	f003 fb35 	bl	800411c <HAL_GPIO_Init>

    HAL_I2CEx_EnableFastModePlus(SYSCFG_PMCR_I2C_PB6_FMP);
 8000ab2:	2010      	movs	r0, #16
 8000ab4:	f003 fcfc 	bl	80044b0 <HAL_I2CEx_EnableFastModePlus>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 8000ab8:	bf00      	nop
 8000aba:	37e8      	adds	r7, #232	; 0xe8
 8000abc:	46bd      	mov	sp, r7
 8000abe:	bd80      	pop	{r7, pc}
 8000ac0:	52005000 	.word	0x52005000
 8000ac4:	58024400 	.word	0x58024400
 8000ac8:	58021000 	.word	0x58021000
 8000acc:	58020400 	.word	0x58020400
 8000ad0:	58020c00 	.word	0x58020c00

08000ad4 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000ad8:	4b10      	ldr	r3, [pc, #64]	; (8000b1c <MX_RTC_Init+0x48>)
 8000ada:	4a11      	ldr	r2, [pc, #68]	; (8000b20 <MX_RTC_Init+0x4c>)
 8000adc:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000ade:	4b0f      	ldr	r3, [pc, #60]	; (8000b1c <MX_RTC_Init+0x48>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000ae4:	4b0d      	ldr	r3, [pc, #52]	; (8000b1c <MX_RTC_Init+0x48>)
 8000ae6:	227f      	movs	r2, #127	; 0x7f
 8000ae8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000aea:	4b0c      	ldr	r3, [pc, #48]	; (8000b1c <MX_RTC_Init+0x48>)
 8000aec:	22ff      	movs	r2, #255	; 0xff
 8000aee:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000af0:	4b0a      	ldr	r3, [pc, #40]	; (8000b1c <MX_RTC_Init+0x48>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000af6:	4b09      	ldr	r3, [pc, #36]	; (8000b1c <MX_RTC_Init+0x48>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000afc:	4b07      	ldr	r3, [pc, #28]	; (8000b1c <MX_RTC_Init+0x48>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000b02:	4b06      	ldr	r3, [pc, #24]	; (8000b1c <MX_RTC_Init+0x48>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000b08:	4804      	ldr	r0, [pc, #16]	; (8000b1c <MX_RTC_Init+0x48>)
 8000b0a:	f007 fb9f 	bl	800824c <HAL_RTC_Init>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d001      	beq.n	8000b18 <MX_RTC_Init+0x44>
  {
    Error_Handler();
 8000b14:	f7ff fee1 	bl	80008da <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000b18:	bf00      	nop
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	24001854 	.word	0x24001854
 8000b20:	58004000 	.word	0x58004000

08000b24 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b0b2      	sub	sp, #200	; 0xc8
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b2c:	f107 030c 	add.w	r3, r7, #12
 8000b30:	22bc      	movs	r2, #188	; 0xbc
 8000b32:	2100      	movs	r1, #0
 8000b34:	4618      	mov	r0, r3
 8000b36:	f00e fd8f 	bl	800f658 <memset>
  if(rtcHandle->Instance==RTC)
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	4a0f      	ldr	r2, [pc, #60]	; (8000b7c <HAL_RTC_MspInit+0x58>)
 8000b40:	4293      	cmp	r3, r2
 8000b42:	d116      	bne.n	8000b72 <HAL_RTC_MspInit+0x4e>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000b44:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000b48:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000b4a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000b4e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b52:	f107 030c 	add.w	r3, r7, #12
 8000b56:	4618      	mov	r0, r3
 8000b58:	f006 fad4 	bl	8007104 <HAL_RCCEx_PeriphCLKConfig>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d001      	beq.n	8000b66 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8000b62:	f7ff feba 	bl	80008da <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000b66:	4b06      	ldr	r3, [pc, #24]	; (8000b80 <HAL_RTC_MspInit+0x5c>)
 8000b68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000b6a:	4a05      	ldr	r2, [pc, #20]	; (8000b80 <HAL_RTC_MspInit+0x5c>)
 8000b6c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000b70:	6713      	str	r3, [r2, #112]	; 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8000b72:	bf00      	nop
 8000b74:	37c8      	adds	r7, #200	; 0xc8
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	bf00      	nop
 8000b7c:	58004000 	.word	0x58004000
 8000b80:	58024400 	.word	0x58024400

08000b84 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi4;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000b88:	4b27      	ldr	r3, [pc, #156]	; (8000c28 <MX_SPI1_Init+0xa4>)
 8000b8a:	4a28      	ldr	r2, [pc, #160]	; (8000c2c <MX_SPI1_Init+0xa8>)
 8000b8c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000b8e:	4b26      	ldr	r3, [pc, #152]	; (8000c28 <MX_SPI1_Init+0xa4>)
 8000b90:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8000b94:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000b96:	4b24      	ldr	r3, [pc, #144]	; (8000c28 <MX_SPI1_Init+0xa4>)
 8000b98:	2200      	movs	r2, #0
 8000b9a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b9c:	4b22      	ldr	r3, [pc, #136]	; (8000c28 <MX_SPI1_Init+0xa4>)
 8000b9e:	2207      	movs	r2, #7
 8000ba0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ba2:	4b21      	ldr	r3, [pc, #132]	; (8000c28 <MX_SPI1_Init+0xa4>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ba8:	4b1f      	ldr	r3, [pc, #124]	; (8000c28 <MX_SPI1_Init+0xa4>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000bae:	4b1e      	ldr	r3, [pc, #120]	; (8000c28 <MX_SPI1_Init+0xa4>)
 8000bb0:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8000bb4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000bb6:	4b1c      	ldr	r3, [pc, #112]	; (8000c28 <MX_SPI1_Init+0xa4>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000bbc:	4b1a      	ldr	r3, [pc, #104]	; (8000c28 <MX_SPI1_Init+0xa4>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000bc2:	4b19      	ldr	r3, [pc, #100]	; (8000c28 <MX_SPI1_Init+0xa4>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000bc8:	4b17      	ldr	r3, [pc, #92]	; (8000c28 <MX_SPI1_Init+0xa4>)
 8000bca:	2200      	movs	r2, #0
 8000bcc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8000bce:	4b16      	ldr	r3, [pc, #88]	; (8000c28 <MX_SPI1_Init+0xa4>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000bd4:	4b14      	ldr	r3, [pc, #80]	; (8000c28 <MX_SPI1_Init+0xa4>)
 8000bd6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000bda:	635a      	str	r2, [r3, #52]	; 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000bdc:	4b12      	ldr	r3, [pc, #72]	; (8000c28 <MX_SPI1_Init+0xa4>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000be2:	4b11      	ldr	r3, [pc, #68]	; (8000c28 <MX_SPI1_Init+0xa4>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000be8:	4b0f      	ldr	r3, [pc, #60]	; (8000c28 <MX_SPI1_Init+0xa4>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	641a      	str	r2, [r3, #64]	; 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000bee:	4b0e      	ldr	r3, [pc, #56]	; (8000c28 <MX_SPI1_Init+0xa4>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	645a      	str	r2, [r3, #68]	; 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000bf4:	4b0c      	ldr	r3, [pc, #48]	; (8000c28 <MX_SPI1_Init+0xa4>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	649a      	str	r2, [r3, #72]	; 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000bfa:	4b0b      	ldr	r3, [pc, #44]	; (8000c28 <MX_SPI1_Init+0xa4>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000c00:	4b09      	ldr	r3, [pc, #36]	; (8000c28 <MX_SPI1_Init+0xa4>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	651a      	str	r2, [r3, #80]	; 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000c06:	4b08      	ldr	r3, [pc, #32]	; (8000c28 <MX_SPI1_Init+0xa4>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000c0c:	4b06      	ldr	r3, [pc, #24]	; (8000c28 <MX_SPI1_Init+0xa4>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000c12:	4805      	ldr	r0, [pc, #20]	; (8000c28 <MX_SPI1_Init+0xa4>)
 8000c14:	f007 fc26 	bl	8008464 <HAL_SPI_Init>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d001      	beq.n	8000c22 <MX_SPI1_Init+0x9e>
  {
    Error_Handler();
 8000c1e:	f7ff fe5c 	bl	80008da <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000c22:	bf00      	nop
 8000c24:	bd80      	pop	{r7, pc}
 8000c26:	bf00      	nop
 8000c28:	24001900 	.word	0x24001900
 8000c2c:	40013000 	.word	0x40013000

08000c30 <MX_SPI4_Init>:
/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 8000c34:	4b28      	ldr	r3, [pc, #160]	; (8000cd8 <MX_SPI4_Init+0xa8>)
 8000c36:	4a29      	ldr	r2, [pc, #164]	; (8000cdc <MX_SPI4_Init+0xac>)
 8000c38:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8000c3a:	4b27      	ldr	r3, [pc, #156]	; (8000cd8 <MX_SPI4_Init+0xa8>)
 8000c3c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8000c40:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_1LINE;
 8000c42:	4b25      	ldr	r3, [pc, #148]	; (8000cd8 <MX_SPI4_Init+0xa8>)
 8000c44:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 8000c48:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8000c4a:	4b23      	ldr	r3, [pc, #140]	; (8000cd8 <MX_SPI4_Init+0xa8>)
 8000c4c:	2207      	movs	r2, #7
 8000c4e:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c50:	4b21      	ldr	r3, [pc, #132]	; (8000cd8 <MX_SPI4_Init+0xa8>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c56:	4b20      	ldr	r3, [pc, #128]	; (8000cd8 <MX_SPI4_Init+0xa8>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8000c5c:	4b1e      	ldr	r3, [pc, #120]	; (8000cd8 <MX_SPI4_Init+0xa8>)
 8000c5e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8000c62:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000c64:	4b1c      	ldr	r3, [pc, #112]	; (8000cd8 <MX_SPI4_Init+0xa8>)
 8000c66:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000c6a:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c6c:	4b1a      	ldr	r3, [pc, #104]	; (8000cd8 <MX_SPI4_Init+0xa8>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c72:	4b19      	ldr	r3, [pc, #100]	; (8000cd8 <MX_SPI4_Init+0xa8>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c78:	4b17      	ldr	r3, [pc, #92]	; (8000cd8 <MX_SPI4_Init+0xa8>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 8000c7e:	4b16      	ldr	r3, [pc, #88]	; (8000cd8 <MX_SPI4_Init+0xa8>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000c84:	4b14      	ldr	r3, [pc, #80]	; (8000cd8 <MX_SPI4_Init+0xa8>)
 8000c86:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000c8a:	635a      	str	r2, [r3, #52]	; 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000c8c:	4b12      	ldr	r3, [pc, #72]	; (8000cd8 <MX_SPI4_Init+0xa8>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	639a      	str	r2, [r3, #56]	; 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000c92:	4b11      	ldr	r3, [pc, #68]	; (8000cd8 <MX_SPI4_Init+0xa8>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000c98:	4b0f      	ldr	r3, [pc, #60]	; (8000cd8 <MX_SPI4_Init+0xa8>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000c9e:	4b0e      	ldr	r3, [pc, #56]	; (8000cd8 <MX_SPI4_Init+0xa8>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	645a      	str	r2, [r3, #68]	; 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000ca4:	4b0c      	ldr	r3, [pc, #48]	; (8000cd8 <MX_SPI4_Init+0xa8>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	649a      	str	r2, [r3, #72]	; 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000caa:	4b0b      	ldr	r3, [pc, #44]	; (8000cd8 <MX_SPI4_Init+0xa8>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000cb0:	4b09      	ldr	r3, [pc, #36]	; (8000cd8 <MX_SPI4_Init+0xa8>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	651a      	str	r2, [r3, #80]	; 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000cb6:	4b08      	ldr	r3, [pc, #32]	; (8000cd8 <MX_SPI4_Init+0xa8>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	655a      	str	r2, [r3, #84]	; 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000cbc:	4b06      	ldr	r3, [pc, #24]	; (8000cd8 <MX_SPI4_Init+0xa8>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8000cc2:	4805      	ldr	r0, [pc, #20]	; (8000cd8 <MX_SPI4_Init+0xa8>)
 8000cc4:	f007 fbce 	bl	8008464 <HAL_SPI_Init>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d001      	beq.n	8000cd2 <MX_SPI4_Init+0xa2>
  {
    Error_Handler();
 8000cce:	f7ff fe04 	bl	80008da <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8000cd2:	bf00      	nop
 8000cd4:	bd80      	pop	{r7, pc}
 8000cd6:	bf00      	nop
 8000cd8:	24001878 	.word	0x24001878
 8000cdc:	40013400 	.word	0x40013400

08000ce0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b0bc      	sub	sp, #240	; 0xf0
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ce8:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8000cec:	2200      	movs	r2, #0
 8000cee:	601a      	str	r2, [r3, #0]
 8000cf0:	605a      	str	r2, [r3, #4]
 8000cf2:	609a      	str	r2, [r3, #8]
 8000cf4:	60da      	str	r2, [r3, #12]
 8000cf6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000cf8:	f107 0320 	add.w	r3, r7, #32
 8000cfc:	22bc      	movs	r2, #188	; 0xbc
 8000cfe:	2100      	movs	r1, #0
 8000d00:	4618      	mov	r0, r3
 8000d02:	f00e fca9 	bl	800f658 <memset>
  if(spiHandle->Instance==SPI1)
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	4a53      	ldr	r2, [pc, #332]	; (8000e58 <HAL_SPI_MspInit+0x178>)
 8000d0c:	4293      	cmp	r3, r2
 8000d0e:	d166      	bne.n	8000dde <HAL_SPI_MspInit+0xfe>
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8000d10:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d14:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8000d16:	2300      	movs	r3, #0
 8000d18:	67fb      	str	r3, [r7, #124]	; 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d1a:	f107 0320 	add.w	r3, r7, #32
 8000d1e:	4618      	mov	r0, r3
 8000d20:	f006 f9f0 	bl	8007104 <HAL_RCCEx_PeriphCLKConfig>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d001      	beq.n	8000d2e <HAL_SPI_MspInit+0x4e>
    {
      Error_Handler();
 8000d2a:	f7ff fdd6 	bl	80008da <Error_Handler>
    }

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000d2e:	4b4b      	ldr	r3, [pc, #300]	; (8000e5c <HAL_SPI_MspInit+0x17c>)
 8000d30:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000d34:	4a49      	ldr	r2, [pc, #292]	; (8000e5c <HAL_SPI_MspInit+0x17c>)
 8000d36:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000d3a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8000d3e:	4b47      	ldr	r3, [pc, #284]	; (8000e5c <HAL_SPI_MspInit+0x17c>)
 8000d40:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000d44:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000d48:	61fb      	str	r3, [r7, #28]
 8000d4a:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d4c:	4b43      	ldr	r3, [pc, #268]	; (8000e5c <HAL_SPI_MspInit+0x17c>)
 8000d4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d52:	4a42      	ldr	r2, [pc, #264]	; (8000e5c <HAL_SPI_MspInit+0x17c>)
 8000d54:	f043 0308 	orr.w	r3, r3, #8
 8000d58:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000d5c:	4b3f      	ldr	r3, [pc, #252]	; (8000e5c <HAL_SPI_MspInit+0x17c>)
 8000d5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d62:	f003 0308 	and.w	r3, r3, #8
 8000d66:	61bb      	str	r3, [r7, #24]
 8000d68:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d6a:	4b3c      	ldr	r3, [pc, #240]	; (8000e5c <HAL_SPI_MspInit+0x17c>)
 8000d6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d70:	4a3a      	ldr	r2, [pc, #232]	; (8000e5c <HAL_SPI_MspInit+0x17c>)
 8000d72:	f043 0302 	orr.w	r3, r3, #2
 8000d76:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000d7a:	4b38      	ldr	r3, [pc, #224]	; (8000e5c <HAL_SPI_MspInit+0x17c>)
 8000d7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d80:	f003 0302 	and.w	r3, r3, #2
 8000d84:	617b      	str	r3, [r7, #20]
 8000d86:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PD7     ------> SPI1_MOSI
    PB3 (JTDO/TRACESWO)     ------> SPI1_SCK
    PB4 (NJTRST)     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000d88:	2380      	movs	r3, #128	; 0x80
 8000d8a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d8e:	2302      	movs	r3, #2
 8000d90:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d94:	2300      	movs	r3, #0
 8000d96:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000d9a:	2301      	movs	r3, #1
 8000d9c:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000da0:	2305      	movs	r3, #5
 8000da2:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000da6:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8000daa:	4619      	mov	r1, r3
 8000dac:	482c      	ldr	r0, [pc, #176]	; (8000e60 <HAL_SPI_MspInit+0x180>)
 8000dae:	f003 f9b5 	bl	800411c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8000db2:	2318      	movs	r3, #24
 8000db4:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000db8:	2302      	movs	r3, #2
 8000dba:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000dc4:	2301      	movs	r3, #1
 8000dc6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000dca:	2305      	movs	r3, #5
 8000dcc:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dd0:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8000dd4:	4619      	mov	r1, r3
 8000dd6:	4823      	ldr	r0, [pc, #140]	; (8000e64 <HAL_SPI_MspInit+0x184>)
 8000dd8:	f003 f9a0 	bl	800411c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 8000ddc:	e038      	b.n	8000e50 <HAL_SPI_MspInit+0x170>
  else if(spiHandle->Instance==SPI4)
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	4a21      	ldr	r2, [pc, #132]	; (8000e68 <HAL_SPI_MspInit+0x188>)
 8000de4:	4293      	cmp	r3, r2
 8000de6:	d133      	bne.n	8000e50 <HAL_SPI_MspInit+0x170>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8000de8:	4b1c      	ldr	r3, [pc, #112]	; (8000e5c <HAL_SPI_MspInit+0x17c>)
 8000dea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000dee:	4a1b      	ldr	r2, [pc, #108]	; (8000e5c <HAL_SPI_MspInit+0x17c>)
 8000df0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000df4:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8000df8:	4b18      	ldr	r3, [pc, #96]	; (8000e5c <HAL_SPI_MspInit+0x17c>)
 8000dfa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000dfe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000e02:	613b      	str	r3, [r7, #16]
 8000e04:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000e06:	4b15      	ldr	r3, [pc, #84]	; (8000e5c <HAL_SPI_MspInit+0x17c>)
 8000e08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e0c:	4a13      	ldr	r2, [pc, #76]	; (8000e5c <HAL_SPI_MspInit+0x17c>)
 8000e0e:	f043 0310 	orr.w	r3, r3, #16
 8000e12:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000e16:	4b11      	ldr	r3, [pc, #68]	; (8000e5c <HAL_SPI_MspInit+0x17c>)
 8000e18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e1c:	f003 0310 	and.w	r3, r3, #16
 8000e20:	60fb      	str	r3, [r7, #12]
 8000e22:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14;
 8000e24:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 8000e28:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e2c:	2302      	movs	r3, #2
 8000e2e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e32:	2300      	movs	r3, #0
 8000e34:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000e38:	2301      	movs	r3, #1
 8000e3a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8000e3e:	2305      	movs	r3, #5
 8000e40:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e44:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8000e48:	4619      	mov	r1, r3
 8000e4a:	4808      	ldr	r0, [pc, #32]	; (8000e6c <HAL_SPI_MspInit+0x18c>)
 8000e4c:	f003 f966 	bl	800411c <HAL_GPIO_Init>
}
 8000e50:	bf00      	nop
 8000e52:	37f0      	adds	r7, #240	; 0xf0
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd80      	pop	{r7, pc}
 8000e58:	40013000 	.word	0x40013000
 8000e5c:	58024400 	.word	0x58024400
 8000e60:	58020c00 	.word	0x58020c00
 8000e64:	58020400 	.word	0x58020400
 8000e68:	40013400 	.word	0x40013400
 8000e6c:	58021000 	.word	0x58021000

08000e70 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e70:	b480      	push	{r7}
 8000e72:	b083      	sub	sp, #12
 8000e74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e76:	4b0a      	ldr	r3, [pc, #40]	; (8000ea0 <HAL_MspInit+0x30>)
 8000e78:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000e7c:	4a08      	ldr	r2, [pc, #32]	; (8000ea0 <HAL_MspInit+0x30>)
 8000e7e:	f043 0302 	orr.w	r3, r3, #2
 8000e82:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000e86:	4b06      	ldr	r3, [pc, #24]	; (8000ea0 <HAL_MspInit+0x30>)
 8000e88:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000e8c:	f003 0302 	and.w	r3, r3, #2
 8000e90:	607b      	str	r3, [r7, #4]
 8000e92:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e94:	bf00      	nop
 8000e96:	370c      	adds	r7, #12
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9e:	4770      	bx	lr
 8000ea0:	58024400 	.word	0x58024400

08000ea4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000ea8:	bf00      	nop
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb0:	4770      	bx	lr

08000eb2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000eb2:	b480      	push	{r7}
 8000eb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000eb6:	e7fe      	b.n	8000eb6 <HardFault_Handler+0x4>

08000eb8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ebc:	e7fe      	b.n	8000ebc <MemManage_Handler+0x4>

08000ebe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ebe:	b480      	push	{r7}
 8000ec0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ec2:	e7fe      	b.n	8000ec2 <BusFault_Handler+0x4>

08000ec4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ec8:	e7fe      	b.n	8000ec8 <UsageFault_Handler+0x4>

08000eca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000eca:	b480      	push	{r7}
 8000ecc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ece:	bf00      	nop
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed6:	4770      	bx	lr

08000ed8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000edc:	bf00      	nop
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee4:	4770      	bx	lr

08000ee6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ee6:	b480      	push	{r7}
 8000ee8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000eea:	bf00      	nop
 8000eec:	46bd      	mov	sp, r7
 8000eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef2:	4770      	bx	lr

08000ef4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ef8:	f002 ff26 	bl	8003d48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000efc:	bf00      	nop
 8000efe:	bd80      	pop	{r7, pc}

08000f00 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000f04:	4802      	ldr	r0, [pc, #8]	; (8000f10 <OTG_FS_IRQHandler+0x10>)
 8000f06:	f003 fc4e 	bl	80047a6 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000f0a:	bf00      	nop
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	bf00      	nop
 8000f10:	24001f18 	.word	0x24001f18

08000f14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b086      	sub	sp, #24
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f1c:	4a14      	ldr	r2, [pc, #80]	; (8000f70 <_sbrk+0x5c>)
 8000f1e:	4b15      	ldr	r3, [pc, #84]	; (8000f74 <_sbrk+0x60>)
 8000f20:	1ad3      	subs	r3, r2, r3
 8000f22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f24:	697b      	ldr	r3, [r7, #20]
 8000f26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f28:	4b13      	ldr	r3, [pc, #76]	; (8000f78 <_sbrk+0x64>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d102      	bne.n	8000f36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f30:	4b11      	ldr	r3, [pc, #68]	; (8000f78 <_sbrk+0x64>)
 8000f32:	4a12      	ldr	r2, [pc, #72]	; (8000f7c <_sbrk+0x68>)
 8000f34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f36:	4b10      	ldr	r3, [pc, #64]	; (8000f78 <_sbrk+0x64>)
 8000f38:	681a      	ldr	r2, [r3, #0]
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	4413      	add	r3, r2
 8000f3e:	693a      	ldr	r2, [r7, #16]
 8000f40:	429a      	cmp	r2, r3
 8000f42:	d207      	bcs.n	8000f54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f44:	f00e fb5e 	bl	800f604 <__errno>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	220c      	movs	r2, #12
 8000f4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f4e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f52:	e009      	b.n	8000f68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f54:	4b08      	ldr	r3, [pc, #32]	; (8000f78 <_sbrk+0x64>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f5a:	4b07      	ldr	r3, [pc, #28]	; (8000f78 <_sbrk+0x64>)
 8000f5c:	681a      	ldr	r2, [r3, #0]
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	4413      	add	r3, r2
 8000f62:	4a05      	ldr	r2, [pc, #20]	; (8000f78 <_sbrk+0x64>)
 8000f64:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f66:	68fb      	ldr	r3, [r7, #12]
}
 8000f68:	4618      	mov	r0, r3
 8000f6a:	3718      	adds	r7, #24
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	24080000 	.word	0x24080000
 8000f74:	00002000 	.word	0x00002000
 8000f78:	2400027c 	.word	0x2400027c
 8000f7c:	24002330 	.word	0x24002330

08000f80 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000f80:	b480      	push	{r7}
 8000f82:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000f84:	4b29      	ldr	r3, [pc, #164]	; (800102c <SystemInit+0xac>)
 8000f86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f8a:	4a28      	ldr	r2, [pc, #160]	; (800102c <SystemInit+0xac>)
 8000f8c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f90:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000f94:	4b26      	ldr	r3, [pc, #152]	; (8001030 <SystemInit+0xb0>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4a25      	ldr	r2, [pc, #148]	; (8001030 <SystemInit+0xb0>)
 8000f9a:	f043 0301 	orr.w	r3, r3, #1
 8000f9e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000fa0:	4b23      	ldr	r3, [pc, #140]	; (8001030 <SystemInit+0xb0>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, CSSON , CSION,RC48ON, CSIKERON PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000fa6:	4b22      	ldr	r3, [pc, #136]	; (8001030 <SystemInit+0xb0>)
 8000fa8:	681a      	ldr	r2, [r3, #0]
 8000faa:	4921      	ldr	r1, [pc, #132]	; (8001030 <SystemInit+0xb0>)
 8000fac:	4b21      	ldr	r3, [pc, #132]	; (8001034 <SystemInit+0xb4>)
 8000fae:	4013      	ands	r3, r2
 8000fb0:	600b      	str	r3, [r1, #0]

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000fb2:	4b1f      	ldr	r3, [pc, #124]	; (8001030 <SystemInit+0xb0>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000fb8:	4b1d      	ldr	r3, [pc, #116]	; (8001030 <SystemInit+0xb0>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000fbe:	4b1c      	ldr	r3, [pc, #112]	; (8001030 <SystemInit+0xb0>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x00000000;
 8000fc4:	4b1a      	ldr	r3, [pc, #104]	; (8001030 <SystemInit+0xb0>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00000000;
 8000fca:	4b19      	ldr	r3, [pc, #100]	; (8001030 <SystemInit+0xb0>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x00000000;
 8000fd0:	4b17      	ldr	r3, [pc, #92]	; (8001030 <SystemInit+0xb0>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000fd6:	4b16      	ldr	r3, [pc, #88]	; (8001030 <SystemInit+0xb0>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x00000000;
 8000fdc:	4b14      	ldr	r3, [pc, #80]	; (8001030 <SystemInit+0xb0>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000fe2:	4b13      	ldr	r3, [pc, #76]	; (8001030 <SystemInit+0xb0>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x00000000;
 8000fe8:	4b11      	ldr	r3, [pc, #68]	; (8001030 <SystemInit+0xb0>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000fee:	4b10      	ldr	r3, [pc, #64]	; (8001030 <SystemInit+0xb0>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000ff4:	4b0e      	ldr	r3, [pc, #56]	; (8001030 <SystemInit+0xb0>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	4a0d      	ldr	r2, [pc, #52]	; (8001030 <SystemInit+0xb0>)
 8000ffa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ffe:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001000:	4b0b      	ldr	r3, [pc, #44]	; (8001030 <SystemInit+0xb0>)
 8001002:	2200      	movs	r2, #0
 8001004:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001006:	4b0c      	ldr	r3, [pc, #48]	; (8001038 <SystemInit+0xb8>)
 8001008:	681a      	ldr	r2, [r3, #0]
 800100a:	4b0c      	ldr	r3, [pc, #48]	; (800103c <SystemInit+0xbc>)
 800100c:	4013      	ands	r3, r2
 800100e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001012:	d202      	bcs.n	800101a <SystemInit+0x9a>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001014:	4b0a      	ldr	r3, [pc, #40]	; (8001040 <SystemInit+0xc0>)
 8001016:	2201      	movs	r2, #1
 8001018:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800101a:	4b04      	ldr	r3, [pc, #16]	; (800102c <SystemInit+0xac>)
 800101c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001020:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 8001022:	bf00      	nop
 8001024:	46bd      	mov	sp, r7
 8001026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102a:	4770      	bx	lr
 800102c:	e000ed00 	.word	0xe000ed00
 8001030:	58024400 	.word	0x58024400
 8001034:	eaf6ed7f 	.word	0xeaf6ed7f
 8001038:	5c001000 	.word	0x5c001000
 800103c:	ffff0000 	.word	0xffff0000
 8001040:	51008108 	.word	0x51008108

08001044 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b096      	sub	sp, #88	; 0x58
 8001048:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800104a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800104e:	2200      	movs	r2, #0
 8001050:	601a      	str	r2, [r3, #0]
 8001052:	605a      	str	r2, [r3, #4]
 8001054:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001056:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800105a:	2200      	movs	r2, #0
 800105c:	601a      	str	r2, [r3, #0]
 800105e:	605a      	str	r2, [r3, #4]
 8001060:	609a      	str	r2, [r3, #8]
 8001062:	60da      	str	r2, [r3, #12]
 8001064:	611a      	str	r2, [r3, #16]
 8001066:	615a      	str	r2, [r3, #20]
 8001068:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800106a:	1d3b      	adds	r3, r7, #4
 800106c:	222c      	movs	r2, #44	; 0x2c
 800106e:	2100      	movs	r1, #0
 8001070:	4618      	mov	r0, r3
 8001072:	f00e faf1 	bl	800f658 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001076:	4b38      	ldr	r3, [pc, #224]	; (8001158 <MX_TIM1_Init+0x114>)
 8001078:	4a38      	ldr	r2, [pc, #224]	; (800115c <MX_TIM1_Init+0x118>)
 800107a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 120-1;
 800107c:	4b36      	ldr	r3, [pc, #216]	; (8001158 <MX_TIM1_Init+0x114>)
 800107e:	2277      	movs	r2, #119	; 0x77
 8001080:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001082:	4b35      	ldr	r3, [pc, #212]	; (8001158 <MX_TIM1_Init+0x114>)
 8001084:	2200      	movs	r2, #0
 8001086:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 8001088:	4b33      	ldr	r3, [pc, #204]	; (8001158 <MX_TIM1_Init+0x114>)
 800108a:	2263      	movs	r2, #99	; 0x63
 800108c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800108e:	4b32      	ldr	r3, [pc, #200]	; (8001158 <MX_TIM1_Init+0x114>)
 8001090:	2200      	movs	r2, #0
 8001092:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001094:	4b30      	ldr	r3, [pc, #192]	; (8001158 <MX_TIM1_Init+0x114>)
 8001096:	2200      	movs	r2, #0
 8001098:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800109a:	4b2f      	ldr	r3, [pc, #188]	; (8001158 <MX_TIM1_Init+0x114>)
 800109c:	2200      	movs	r2, #0
 800109e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80010a0:	482d      	ldr	r0, [pc, #180]	; (8001158 <MX_TIM1_Init+0x114>)
 80010a2:	f008 fa9a 	bl	80095da <HAL_TIM_PWM_Init>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d001      	beq.n	80010b0 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 80010ac:	f7ff fc15 	bl	80008da <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010b0:	2300      	movs	r3, #0
 80010b2:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80010b4:	2300      	movs	r3, #0
 80010b6:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010b8:	2300      	movs	r3, #0
 80010ba:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80010bc:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80010c0:	4619      	mov	r1, r3
 80010c2:	4825      	ldr	r0, [pc, #148]	; (8001158 <MX_TIM1_Init+0x114>)
 80010c4:	f009 f812 	bl	800a0ec <HAL_TIMEx_MasterConfigSynchronization>
 80010c8:	4603      	mov	r3, r0
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d001      	beq.n	80010d2 <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 80010ce:	f7ff fc04 	bl	80008da <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80010d2:	2360      	movs	r3, #96	; 0x60
 80010d4:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 80010d6:	2300      	movs	r3, #0
 80010d8:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80010da:	2300      	movs	r3, #0
 80010dc:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 80010de:	2308      	movs	r3, #8
 80010e0:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80010e2:	2300      	movs	r3, #0
 80010e4:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80010e6:	2300      	movs	r3, #0
 80010e8:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80010ea:	2300      	movs	r3, #0
 80010ec:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80010ee:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80010f2:	2204      	movs	r2, #4
 80010f4:	4619      	mov	r1, r3
 80010f6:	4818      	ldr	r0, [pc, #96]	; (8001158 <MX_TIM1_Init+0x114>)
 80010f8:	f008 fac6 	bl	8009688 <HAL_TIM_PWM_ConfigChannel>
 80010fc:	4603      	mov	r3, r0
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d001      	beq.n	8001106 <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8001102:	f7ff fbea 	bl	80008da <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001106:	2300      	movs	r3, #0
 8001108:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800110a:	2300      	movs	r3, #0
 800110c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800110e:	2300      	movs	r3, #0
 8001110:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001112:	2300      	movs	r3, #0
 8001114:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001116:	2300      	movs	r3, #0
 8001118:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800111a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800111e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001120:	2300      	movs	r3, #0
 8001122:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001124:	2300      	movs	r3, #0
 8001126:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001128:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800112c:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800112e:	2300      	movs	r3, #0
 8001130:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001132:	2300      	movs	r3, #0
 8001134:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001136:	1d3b      	adds	r3, r7, #4
 8001138:	4619      	mov	r1, r3
 800113a:	4807      	ldr	r0, [pc, #28]	; (8001158 <MX_TIM1_Init+0x114>)
 800113c:	f009 f85e 	bl	800a1fc <HAL_TIMEx_ConfigBreakDeadTime>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	d001      	beq.n	800114a <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 8001146:	f7ff fbc8 	bl	80008da <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800114a:	4803      	ldr	r0, [pc, #12]	; (8001158 <MX_TIM1_Init+0x114>)
 800114c:	f000 f82a 	bl	80011a4 <HAL_TIM_MspPostInit>

}
 8001150:	bf00      	nop
 8001152:	3758      	adds	r7, #88	; 0x58
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}
 8001158:	24001988 	.word	0x24001988
 800115c:	40010000 	.word	0x40010000

08001160 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001160:	b480      	push	{r7}
 8001162:	b085      	sub	sp, #20
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	4a0b      	ldr	r2, [pc, #44]	; (800119c <HAL_TIM_PWM_MspInit+0x3c>)
 800116e:	4293      	cmp	r3, r2
 8001170:	d10e      	bne.n	8001190 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001172:	4b0b      	ldr	r3, [pc, #44]	; (80011a0 <HAL_TIM_PWM_MspInit+0x40>)
 8001174:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001178:	4a09      	ldr	r2, [pc, #36]	; (80011a0 <HAL_TIM_PWM_MspInit+0x40>)
 800117a:	f043 0301 	orr.w	r3, r3, #1
 800117e:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8001182:	4b07      	ldr	r3, [pc, #28]	; (80011a0 <HAL_TIM_PWM_MspInit+0x40>)
 8001184:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001188:	f003 0301 	and.w	r3, r3, #1
 800118c:	60fb      	str	r3, [r7, #12]
 800118e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001190:	bf00      	nop
 8001192:	3714      	adds	r7, #20
 8001194:	46bd      	mov	sp, r7
 8001196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119a:	4770      	bx	lr
 800119c:	40010000 	.word	0x40010000
 80011a0:	58024400 	.word	0x58024400

080011a4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b088      	sub	sp, #32
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011ac:	f107 030c 	add.w	r3, r7, #12
 80011b0:	2200      	movs	r2, #0
 80011b2:	601a      	str	r2, [r3, #0]
 80011b4:	605a      	str	r2, [r3, #4]
 80011b6:	609a      	str	r2, [r3, #8]
 80011b8:	60da      	str	r2, [r3, #12]
 80011ba:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	4a13      	ldr	r2, [pc, #76]	; (8001210 <HAL_TIM_MspPostInit+0x6c>)
 80011c2:	4293      	cmp	r3, r2
 80011c4:	d11f      	bne.n	8001206 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80011c6:	4b13      	ldr	r3, [pc, #76]	; (8001214 <HAL_TIM_MspPostInit+0x70>)
 80011c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80011cc:	4a11      	ldr	r2, [pc, #68]	; (8001214 <HAL_TIM_MspPostInit+0x70>)
 80011ce:	f043 0310 	orr.w	r3, r3, #16
 80011d2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80011d6:	4b0f      	ldr	r3, [pc, #60]	; (8001214 <HAL_TIM_MspPostInit+0x70>)
 80011d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80011dc:	f003 0310 	and.w	r3, r3, #16
 80011e0:	60bb      	str	r3, [r7, #8]
 80011e2:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE10     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80011e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80011e8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011ea:	2302      	movs	r3, #2
 80011ec:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ee:	2300      	movs	r3, #0
 80011f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f2:	2300      	movs	r3, #0
 80011f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80011f6:	2301      	movs	r3, #1
 80011f8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80011fa:	f107 030c 	add.w	r3, r7, #12
 80011fe:	4619      	mov	r1, r3
 8001200:	4805      	ldr	r0, [pc, #20]	; (8001218 <HAL_TIM_MspPostInit+0x74>)
 8001202:	f002 ff8b 	bl	800411c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001206:	bf00      	nop
 8001208:	3720      	adds	r7, #32
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	40010000 	.word	0x40010000
 8001214:	58024400 	.word	0x58024400
 8001218:	58021000 	.word	0x58021000

0800121c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800121c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001254 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001220:	f7ff feae 	bl	8000f80 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001224:	480c      	ldr	r0, [pc, #48]	; (8001258 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001226:	490d      	ldr	r1, [pc, #52]	; (800125c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001228:	4a0d      	ldr	r2, [pc, #52]	; (8001260 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800122a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800122c:	e002      	b.n	8001234 <LoopCopyDataInit>

0800122e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800122e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001230:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001232:	3304      	adds	r3, #4

08001234 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001234:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001236:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001238:	d3f9      	bcc.n	800122e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800123a:	4a0a      	ldr	r2, [pc, #40]	; (8001264 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800123c:	4c0a      	ldr	r4, [pc, #40]	; (8001268 <LoopFillZerobss+0x22>)
  movs r3, #0
 800123e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001240:	e001      	b.n	8001246 <LoopFillZerobss>

08001242 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001242:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001244:	3204      	adds	r2, #4

08001246 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001246:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001248:	d3fb      	bcc.n	8001242 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800124a:	f00e f9e1 	bl	800f610 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800124e:	f7ff fa31 	bl	80006b4 <main>
  bx  lr
 8001252:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001254:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001258:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800125c:	24000260 	.word	0x24000260
  ldr r2, =_sidata
 8001260:	08011070 	.word	0x08011070
  ldr r2, =_sbss
 8001264:	24000260 	.word	0x24000260
  ldr r4, =_ebss
 8001268:	24002330 	.word	0x24002330

0800126c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800126c:	e7fe      	b.n	800126c <ADC3_IRQHandler>
	...

08001270 <LCD_Test>:

ST7735_Object_t st7735_pObj;
uint32_t st7735_id;

void LCD_Test(void)
{
 8001270:	b590      	push	{r4, r7, lr}
 8001272:	b089      	sub	sp, #36	; 0x24
 8001274:	af02      	add	r7, sp, #8
	ST7735Ctx.Type = ST7735_1_8a_inch_screen;
	#else
	
	#endif
	
	ST7735_RegisterBusIO(&st7735_pObj,&st7735_pIO);
 8001276:	4931      	ldr	r1, [pc, #196]	; (800133c <LCD_Test+0xcc>)
 8001278:	4831      	ldr	r0, [pc, #196]	; (8001340 <LCD_Test+0xd0>)
 800127a:	f000 fb83 	bl	8001984 <ST7735_RegisterBusIO>
	ST7735_LCD_Driver.Init(&st7735_pObj,ST7735_FORMAT_RBG565,&ST7735Ctx);
 800127e:	4b31      	ldr	r3, [pc, #196]	; (8001344 <LCD_Test+0xd4>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	4a31      	ldr	r2, [pc, #196]	; (8001348 <LCD_Test+0xd8>)
 8001284:	2105      	movs	r1, #5
 8001286:	482e      	ldr	r0, [pc, #184]	; (8001340 <LCD_Test+0xd0>)
 8001288:	4798      	blx	r3
	ST7735_LCD_Driver.ReadID(&st7735_pObj,&st7735_id);
 800128a:	4b2e      	ldr	r3, [pc, #184]	; (8001344 <LCD_Test+0xd4>)
 800128c:	689b      	ldr	r3, [r3, #8]
 800128e:	492f      	ldr	r1, [pc, #188]	; (800134c <LCD_Test+0xdc>)
 8001290:	482b      	ldr	r0, [pc, #172]	; (8001340 <LCD_Test+0xd0>)
 8001292:	4798      	blx	r3
	
	LCD_SetBrightness(0);
 8001294:	2000      	movs	r0, #0
 8001296:	f000 f861 	bl	800135c <LCD_SetBrightness>

	ST7735_LCD_Driver.FillRect(&st7735_pObj, 0, 0, ST7735Ctx.Width,ST7735Ctx.Height, BLACK);
 800129a:	4b2a      	ldr	r3, [pc, #168]	; (8001344 <LCD_Test+0xd4>)
 800129c:	6b9c      	ldr	r4, [r3, #56]	; 0x38
 800129e:	4b2a      	ldr	r3, [pc, #168]	; (8001348 <LCD_Test+0xd8>)
 80012a0:	681a      	ldr	r2, [r3, #0]
 80012a2:	4b29      	ldr	r3, [pc, #164]	; (8001348 <LCD_Test+0xd8>)
 80012a4:	685b      	ldr	r3, [r3, #4]
 80012a6:	2100      	movs	r1, #0
 80012a8:	9101      	str	r1, [sp, #4]
 80012aa:	9300      	str	r3, [sp, #0]
 80012ac:	4613      	mov	r3, r2
 80012ae:	2200      	movs	r2, #0
 80012b0:	2100      	movs	r1, #0
 80012b2:	4823      	ldr	r0, [pc, #140]	; (8001340 <LCD_Test+0xd0>)
 80012b4:	47a0      	blx	r4
  
  delay_ms(100);
 80012b6:	2064      	movs	r0, #100	; 0x64
 80012b8:	f002 fd66 	bl	8003d88 <HAL_Delay>
  
	sprintf((char *)&text, "WeAct Studio");
 80012bc:	1d3b      	adds	r3, r7, #4
 80012be:	4924      	ldr	r1, [pc, #144]	; (8001350 <LCD_Test+0xe0>)
 80012c0:	4618      	mov	r0, r3
 80012c2:	f00e f9d1 	bl	800f668 <siprintf>
	LCD_ShowString(4, 4, ST7735Ctx.Width, 16, 16, text);
 80012c6:	4b20      	ldr	r3, [pc, #128]	; (8001348 <LCD_Test+0xd8>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	b29a      	uxth	r2, r3
 80012cc:	1d3b      	adds	r3, r7, #4
 80012ce:	9301      	str	r3, [sp, #4]
 80012d0:	2310      	movs	r3, #16
 80012d2:	9300      	str	r3, [sp, #0]
 80012d4:	2310      	movs	r3, #16
 80012d6:	2104      	movs	r1, #4
 80012d8:	2004      	movs	r0, #4
 80012da:	f000 fa1d 	bl	8001718 <LCD_ShowString>
	sprintf((char *)&text, "STM32H7xx 0x%X", HAL_GetDEVID());
 80012de:	f002 fd83 	bl	8003de8 <HAL_GetDEVID>
 80012e2:	4602      	mov	r2, r0
 80012e4:	1d3b      	adds	r3, r7, #4
 80012e6:	491b      	ldr	r1, [pc, #108]	; (8001354 <LCD_Test+0xe4>)
 80012e8:	4618      	mov	r0, r3
 80012ea:	f00e f9bd 	bl	800f668 <siprintf>
	LCD_ShowString(4, 22, ST7735Ctx.Width, 16, 16, text);
 80012ee:	4b16      	ldr	r3, [pc, #88]	; (8001348 <LCD_Test+0xd8>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	b29a      	uxth	r2, r3
 80012f4:	1d3b      	adds	r3, r7, #4
 80012f6:	9301      	str	r3, [sp, #4]
 80012f8:	2310      	movs	r3, #16
 80012fa:	9300      	str	r3, [sp, #0]
 80012fc:	2310      	movs	r3, #16
 80012fe:	2116      	movs	r1, #22
 8001300:	2004      	movs	r0, #4
 8001302:	f000 fa09 	bl	8001718 <LCD_ShowString>
	sprintf((char *)&text, "LCD ID:0x%X", st7735_id);
 8001306:	4b11      	ldr	r3, [pc, #68]	; (800134c <LCD_Test+0xdc>)
 8001308:	681a      	ldr	r2, [r3, #0]
 800130a:	1d3b      	adds	r3, r7, #4
 800130c:	4912      	ldr	r1, [pc, #72]	; (8001358 <LCD_Test+0xe8>)
 800130e:	4618      	mov	r0, r3
 8001310:	f00e f9aa 	bl	800f668 <siprintf>
	LCD_ShowString(4, 40, ST7735Ctx.Width, 16, 16, text);
 8001314:	4b0c      	ldr	r3, [pc, #48]	; (8001348 <LCD_Test+0xd8>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	b29a      	uxth	r2, r3
 800131a:	1d3b      	adds	r3, r7, #4
 800131c:	9301      	str	r3, [sp, #4]
 800131e:	2310      	movs	r3, #16
 8001320:	9300      	str	r3, [sp, #0]
 8001322:	2310      	movs	r3, #16
 8001324:	2128      	movs	r1, #40	; 0x28
 8001326:	2004      	movs	r0, #4
 8001328:	f000 f9f6 	bl	8001718 <LCD_ShowString>
	
	LCD_SetBrightness(10);
 800132c:	200a      	movs	r0, #10
 800132e:	f000 f815 	bl	800135c <LCD_SetBrightness>
}
 8001332:	bf00      	nop
 8001334:	371c      	adds	r7, #28
 8001336:	46bd      	mov	sp, r7
 8001338:	bd90      	pop	{r4, r7, pc}
 800133a:	bf00      	nop
 800133c:	24000008 	.word	0x24000008
 8001340:	240019d8 	.word	0x240019d8
 8001344:	2400002c 	.word	0x2400002c
 8001348:	24001a10 	.word	0x24001a10
 800134c:	240019d4 	.word	0x240019d4
 8001350:	08010298 	.word	0x08010298
 8001354:	080102a8 	.word	0x080102a8
 8001358:	080102b8 	.word	0x080102b8

0800135c <LCD_SetBrightness>:

void LCD_SetBrightness(uint32_t Brightness)
{
 800135c:	b480      	push	{r7}
 800135e:	b083      	sub	sp, #12
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SetCompare(LCD_Brightness_timer, LCD_Brightness_channel, Brightness);
 8001364:	4b04      	ldr	r3, [pc, #16]	; (8001378 <LCD_SetBrightness+0x1c>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	687a      	ldr	r2, [r7, #4]
 800136a:	639a      	str	r2, [r3, #56]	; 0x38
}
 800136c:	bf00      	nop
 800136e:	370c      	adds	r7, #12
 8001370:	46bd      	mov	sp, r7
 8001372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001376:	4770      	bx	lr
 8001378:	24001988 	.word	0x24001988

0800137c <LCD_ShowChar>:
//num::" "--->"~"
//size: 12/16
//mode:(1)(0)  

void LCD_ShowChar(uint16_t x,uint16_t y,uint8_t num,uint8_t size,uint8_t mode)
{  							  
 800137c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001380:	b08c      	sub	sp, #48	; 0x30
 8001382:	af02      	add	r7, sp, #8
 8001384:	4604      	mov	r4, r0
 8001386:	4608      	mov	r0, r1
 8001388:	4611      	mov	r1, r2
 800138a:	461a      	mov	r2, r3
 800138c:	4623      	mov	r3, r4
 800138e:	80fb      	strh	r3, [r7, #6]
 8001390:	4603      	mov	r3, r0
 8001392:	80bb      	strh	r3, [r7, #4]
 8001394:	460b      	mov	r3, r1
 8001396:	70fb      	strb	r3, [r7, #3]
 8001398:	4613      	mov	r3, r2
 800139a:	70bb      	strb	r3, [r7, #2]
 800139c:	466b      	mov	r3, sp
 800139e:	4698      	mov	r8, r3
  uint8_t temp,t1,t;
	uint16_t y0=y;
 80013a0:	88bb      	ldrh	r3, [r7, #4]
 80013a2:	843b      	strh	r3, [r7, #32]
	uint16_t x0=x;
 80013a4:	88fb      	ldrh	r3, [r7, #6]
 80013a6:	83fb      	strh	r3, [r7, #30]
	uint16_t colortemp=POINT_COLOR; 
 80013a8:	4bb2      	ldr	r3, [pc, #712]	; (8001674 <LCD_ShowChar+0x2f8>)
 80013aa:	881b      	ldrh	r3, [r3, #0]
 80013ac:	83bb      	strh	r3, [r7, #28]
  uint32_t h,w;
	
	uint16_t write[size][size==12?6:8];
 80013ae:	78bb      	ldrb	r3, [r7, #2]
 80013b0:	2b0c      	cmp	r3, #12
 80013b2:	d101      	bne.n	80013b8 <LCD_ShowChar+0x3c>
 80013b4:	2406      	movs	r4, #6
 80013b6:	e000      	b.n	80013ba <LCD_ShowChar+0x3e>
 80013b8:	2408      	movs	r4, #8
 80013ba:	78bd      	ldrb	r5, [r7, #2]
 80013bc:	1e63      	subs	r3, r4, #1
 80013be:	61bb      	str	r3, [r7, #24]
 80013c0:	4623      	mov	r3, r4
 80013c2:	4618      	mov	r0, r3
 80013c4:	f04f 0100 	mov.w	r1, #0
 80013c8:	f04f 0200 	mov.w	r2, #0
 80013cc:	f04f 0300 	mov.w	r3, #0
 80013d0:	010b      	lsls	r3, r1, #4
 80013d2:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 80013d6:	0102      	lsls	r2, r0, #4
 80013d8:	4623      	mov	r3, r4
 80013da:	005e      	lsls	r6, r3, #1
 80013dc:	462b      	mov	r3, r5
 80013de:	3b01      	subs	r3, #1
 80013e0:	617b      	str	r3, [r7, #20]
 80013e2:	4623      	mov	r3, r4
 80013e4:	4618      	mov	r0, r3
 80013e6:	f04f 0100 	mov.w	r1, #0
 80013ea:	b2ea      	uxtb	r2, r5
 80013ec:	f04f 0300 	mov.w	r3, #0
 80013f0:	fb02 fe01 	mul.w	lr, r2, r1
 80013f4:	fb00 fc03 	mul.w	ip, r0, r3
 80013f8:	44f4      	add	ip, lr
 80013fa:	fba0 2302 	umull	r2, r3, r0, r2
 80013fe:	eb0c 0103 	add.w	r1, ip, r3
 8001402:	460b      	mov	r3, r1
 8001404:	f04f 0000 	mov.w	r0, #0
 8001408:	f04f 0100 	mov.w	r1, #0
 800140c:	0119      	lsls	r1, r3, #4
 800140e:	ea41 7112 	orr.w	r1, r1, r2, lsr #28
 8001412:	0110      	lsls	r0, r2, #4
 8001414:	4623      	mov	r3, r4
 8001416:	4618      	mov	r0, r3
 8001418:	f04f 0100 	mov.w	r1, #0
 800141c:	b2ea      	uxtb	r2, r5
 800141e:	f04f 0300 	mov.w	r3, #0
 8001422:	fb02 fe01 	mul.w	lr, r2, r1
 8001426:	fb00 fc03 	mul.w	ip, r0, r3
 800142a:	44f4      	add	ip, lr
 800142c:	fba0 2302 	umull	r2, r3, r0, r2
 8001430:	eb0c 0103 	add.w	r1, ip, r3
 8001434:	460b      	mov	r3, r1
 8001436:	f04f 0000 	mov.w	r0, #0
 800143a:	f04f 0100 	mov.w	r1, #0
 800143e:	0119      	lsls	r1, r3, #4
 8001440:	ea41 7112 	orr.w	r1, r1, r2, lsr #28
 8001444:	0110      	lsls	r0, r2, #4
 8001446:	4623      	mov	r3, r4
 8001448:	462a      	mov	r2, r5
 800144a:	fb02 f303 	mul.w	r3, r2, r3
 800144e:	005b      	lsls	r3, r3, #1
 8001450:	3307      	adds	r3, #7
 8001452:	08db      	lsrs	r3, r3, #3
 8001454:	00db      	lsls	r3, r3, #3
 8001456:	ebad 0d03 	sub.w	sp, sp, r3
 800145a:	ab02      	add	r3, sp, #8
 800145c:	3301      	adds	r3, #1
 800145e:	085b      	lsrs	r3, r3, #1
 8001460:	005b      	lsls	r3, r3, #1
 8001462:	613b      	str	r3, [r7, #16]
	uint16_t count;
	
  ST7735_GetXSize(&st7735_pObj,&w);
 8001464:	f107 0308 	add.w	r3, r7, #8
 8001468:	4619      	mov	r1, r3
 800146a:	4883      	ldr	r0, [pc, #524]	; (8001678 <LCD_ShowChar+0x2fc>)
 800146c:	f001 fbe6 	bl	8002c3c <ST7735_GetXSize>
	ST7735_GetYSize(&st7735_pObj,&h);
 8001470:	f107 030c 	add.w	r3, r7, #12
 8001474:	4619      	mov	r1, r3
 8001476:	4880      	ldr	r0, [pc, #512]	; (8001678 <LCD_ShowChar+0x2fc>)
 8001478:	f001 fbf2 	bl	8002c60 <ST7735_GetYSize>
	
	//		   
	num=num-' ';//
 800147c:	78fb      	ldrb	r3, [r7, #3]
 800147e:	3b20      	subs	r3, #32
 8001480:	70fb      	strb	r3, [r7, #3]
	count = 0;
 8001482:	2300      	movs	r3, #0
 8001484:	847b      	strh	r3, [r7, #34]	; 0x22
	
	if(!mode) //
 8001486:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 800148a:	2b00      	cmp	r3, #0
 800148c:	f040 8096 	bne.w	80015bc <LCD_ShowChar+0x240>
	{
		for(t=0;t<size;t++)
 8001490:	2300      	movs	r3, #0
 8001492:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8001496:	e08a      	b.n	80015ae <LCD_ShowChar+0x232>
		{   
			if(size==12)temp=asc2_1206[num][t];  //1206
 8001498:	78bb      	ldrb	r3, [r7, #2]
 800149a:	2b0c      	cmp	r3, #12
 800149c:	d10d      	bne.n	80014ba <LCD_ShowChar+0x13e>
 800149e:	78fa      	ldrb	r2, [r7, #3]
 80014a0:	f897 1025 	ldrb.w	r1, [r7, #37]	; 0x25
 80014a4:	4875      	ldr	r0, [pc, #468]	; (800167c <LCD_ShowChar+0x300>)
 80014a6:	4613      	mov	r3, r2
 80014a8:	005b      	lsls	r3, r3, #1
 80014aa:	4413      	add	r3, r2
 80014ac:	009b      	lsls	r3, r3, #2
 80014ae:	4403      	add	r3, r0
 80014b0:	440b      	add	r3, r1
 80014b2:	781b      	ldrb	r3, [r3, #0]
 80014b4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80014b8:	e009      	b.n	80014ce <LCD_ShowChar+0x152>
			else temp=asc2_1608[num][t];		 //1608
 80014ba:	78fa      	ldrb	r2, [r7, #3]
 80014bc:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80014c0:	496f      	ldr	r1, [pc, #444]	; (8001680 <LCD_ShowChar+0x304>)
 80014c2:	0112      	lsls	r2, r2, #4
 80014c4:	440a      	add	r2, r1
 80014c6:	4413      	add	r3, r2
 80014c8:	781b      	ldrb	r3, [r3, #0]
 80014ca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			
			for(t1=0;t1<8;t1++)
 80014ce:	2300      	movs	r3, #0
 80014d0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80014d4:	e060      	b.n	8001598 <LCD_ShowChar+0x21c>
			{			    
				if(temp&0x80)
 80014d6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80014da:	2b00      	cmp	r3, #0
 80014dc:	da0c      	bge.n	80014f8 <LCD_ShowChar+0x17c>
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 80014de:	8bbb      	ldrh	r3, [r7, #28]
 80014e0:	021b      	lsls	r3, r3, #8
 80014e2:	b21a      	sxth	r2, r3
 80014e4:	8bbb      	ldrh	r3, [r7, #28]
 80014e6:	0a1b      	lsrs	r3, r3, #8
 80014e8:	b29b      	uxth	r3, r3
 80014ea:	b21b      	sxth	r3, r3
 80014ec:	4313      	orrs	r3, r2
 80014ee:	b21b      	sxth	r3, r3
 80014f0:	b29a      	uxth	r2, r3
 80014f2:	4b60      	ldr	r3, [pc, #384]	; (8001674 <LCD_ShowChar+0x2f8>)
 80014f4:	801a      	strh	r2, [r3, #0]
 80014f6:	e00d      	b.n	8001514 <LCD_ShowChar+0x198>
				else 
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 80014f8:	4b62      	ldr	r3, [pc, #392]	; (8001684 <LCD_ShowChar+0x308>)
 80014fa:	881b      	ldrh	r3, [r3, #0]
 80014fc:	021b      	lsls	r3, r3, #8
 80014fe:	b21a      	sxth	r2, r3
 8001500:	4b60      	ldr	r3, [pc, #384]	; (8001684 <LCD_ShowChar+0x308>)
 8001502:	881b      	ldrh	r3, [r3, #0]
 8001504:	0a1b      	lsrs	r3, r3, #8
 8001506:	b29b      	uxth	r3, r3
 8001508:	b21b      	sxth	r3, r3
 800150a:	4313      	orrs	r3, r2
 800150c:	b21b      	sxth	r3, r3
 800150e:	b29a      	uxth	r2, r3
 8001510:	4b58      	ldr	r3, [pc, #352]	; (8001674 <LCD_ShowChar+0x2f8>)
 8001512:	801a      	strh	r2, [r3, #0]
				
				write[count][t/2]=POINT_COLOR;
 8001514:	0872      	lsrs	r2, r6, #1
 8001516:	8c79      	ldrh	r1, [r7, #34]	; 0x22
 8001518:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800151c:	085b      	lsrs	r3, r3, #1
 800151e:	b2db      	uxtb	r3, r3
 8001520:	461c      	mov	r4, r3
 8001522:	4b54      	ldr	r3, [pc, #336]	; (8001674 <LCD_ShowChar+0x2f8>)
 8001524:	8818      	ldrh	r0, [r3, #0]
 8001526:	693b      	ldr	r3, [r7, #16]
 8001528:	fb01 f202 	mul.w	r2, r1, r2
 800152c:	4422      	add	r2, r4
 800152e:	4601      	mov	r1, r0
 8001530:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				count ++;
 8001534:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001536:	3301      	adds	r3, #1
 8001538:	847b      	strh	r3, [r7, #34]	; 0x22
				if(count >= size) count =0;
 800153a:	78bb      	ldrb	r3, [r7, #2]
 800153c:	b29b      	uxth	r3, r3
 800153e:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8001540:	429a      	cmp	r2, r3
 8001542:	d301      	bcc.n	8001548 <LCD_ShowChar+0x1cc>
 8001544:	2300      	movs	r3, #0
 8001546:	847b      	strh	r3, [r7, #34]	; 0x22
				
				temp<<=1;
 8001548:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800154c:	005b      	lsls	r3, r3, #1
 800154e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				y++;
 8001552:	88bb      	ldrh	r3, [r7, #4]
 8001554:	3301      	adds	r3, #1
 8001556:	80bb      	strh	r3, [r7, #4]
				if(y>=h){POINT_COLOR=colortemp;return;}//
 8001558:	88ba      	ldrh	r2, [r7, #4]
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	429a      	cmp	r2, r3
 800155e:	d303      	bcc.n	8001568 <LCD_ShowChar+0x1ec>
 8001560:	4a44      	ldr	r2, [pc, #272]	; (8001674 <LCD_ShowChar+0x2f8>)
 8001562:	8bbb      	ldrh	r3, [r7, #28]
 8001564:	8013      	strh	r3, [r2, #0]
 8001566:	e0ce      	b.n	8001706 <LCD_ShowChar+0x38a>
				if((y-y0)==size)
 8001568:	88ba      	ldrh	r2, [r7, #4]
 800156a:	8c3b      	ldrh	r3, [r7, #32]
 800156c:	1ad2      	subs	r2, r2, r3
 800156e:	78bb      	ldrb	r3, [r7, #2]
 8001570:	429a      	cmp	r2, r3
 8001572:	d10c      	bne.n	800158e <LCD_ShowChar+0x212>
				{
					y=y0;
 8001574:	8c3b      	ldrh	r3, [r7, #32]
 8001576:	80bb      	strh	r3, [r7, #4]
					x++;
 8001578:	88fb      	ldrh	r3, [r7, #6]
 800157a:	3301      	adds	r3, #1
 800157c:	80fb      	strh	r3, [r7, #6]
					if(x>=w){POINT_COLOR=colortemp;return;}//
 800157e:	88fa      	ldrh	r2, [r7, #6]
 8001580:	68bb      	ldr	r3, [r7, #8]
 8001582:	429a      	cmp	r2, r3
 8001584:	d30d      	bcc.n	80015a2 <LCD_ShowChar+0x226>
 8001586:	4a3b      	ldr	r2, [pc, #236]	; (8001674 <LCD_ShowChar+0x2f8>)
 8001588:	8bbb      	ldrh	r3, [r7, #28]
 800158a:	8013      	strh	r3, [r2, #0]
 800158c:	e0bb      	b.n	8001706 <LCD_ShowChar+0x38a>
			for(t1=0;t1<8;t1++)
 800158e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001592:	3301      	adds	r3, #1
 8001594:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001598:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800159c:	2b07      	cmp	r3, #7
 800159e:	d99a      	bls.n	80014d6 <LCD_ShowChar+0x15a>
 80015a0:	e000      	b.n	80015a4 <LCD_ShowChar+0x228>
					break;
 80015a2:	bf00      	nop
		for(t=0;t<size;t++)
 80015a4:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80015a8:	3301      	adds	r3, #1
 80015aa:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 80015ae:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 80015b2:	78bb      	ldrb	r3, [r7, #2]
 80015b4:	429a      	cmp	r2, r3
 80015b6:	f4ff af6f 	bcc.w	8001498 <LCD_ShowChar+0x11c>
 80015ba:	e08e      	b.n	80016da <LCD_ShowChar+0x35e>
			}
		}
	}
	else//
	{
		for(t=0;t<size;t++)
 80015bc:	2300      	movs	r3, #0
 80015be:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 80015c2:	e084      	b.n	80016ce <LCD_ShowChar+0x352>
		{   
			if(size==12)temp=asc2_1206[num][t];  //1206
 80015c4:	78bb      	ldrb	r3, [r7, #2]
 80015c6:	2b0c      	cmp	r3, #12
 80015c8:	d10d      	bne.n	80015e6 <LCD_ShowChar+0x26a>
 80015ca:	78fa      	ldrb	r2, [r7, #3]
 80015cc:	f897 1025 	ldrb.w	r1, [r7, #37]	; 0x25
 80015d0:	482a      	ldr	r0, [pc, #168]	; (800167c <LCD_ShowChar+0x300>)
 80015d2:	4613      	mov	r3, r2
 80015d4:	005b      	lsls	r3, r3, #1
 80015d6:	4413      	add	r3, r2
 80015d8:	009b      	lsls	r3, r3, #2
 80015da:	4403      	add	r3, r0
 80015dc:	440b      	add	r3, r1
 80015de:	781b      	ldrb	r3, [r3, #0]
 80015e0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80015e4:	e009      	b.n	80015fa <LCD_ShowChar+0x27e>
			else temp=asc2_1608[num][t];		 //1608 	                          
 80015e6:	78fa      	ldrb	r2, [r7, #3]
 80015e8:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80015ec:	4924      	ldr	r1, [pc, #144]	; (8001680 <LCD_ShowChar+0x304>)
 80015ee:	0112      	lsls	r2, r2, #4
 80015f0:	440a      	add	r2, r1
 80015f2:	4413      	add	r3, r2
 80015f4:	781b      	ldrb	r3, [r3, #0]
 80015f6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			for(t1=0;t1<8;t1++)
 80015fa:	2300      	movs	r3, #0
 80015fc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001600:	e05a      	b.n	80016b8 <LCD_ShowChar+0x33c>
			{			    
				if(temp&0x80)
 8001602:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001606:	2b00      	cmp	r3, #0
 8001608:	da19      	bge.n	800163e <LCD_ShowChar+0x2c2>
					write[count][t/2]=(POINT_COLOR&0xFF)<<8|POINT_COLOR>>8;
 800160a:	4b1a      	ldr	r3, [pc, #104]	; (8001674 <LCD_ShowChar+0x2f8>)
 800160c:	881b      	ldrh	r3, [r3, #0]
 800160e:	021b      	lsls	r3, r3, #8
 8001610:	b21a      	sxth	r2, r3
 8001612:	4b18      	ldr	r3, [pc, #96]	; (8001674 <LCD_ShowChar+0x2f8>)
 8001614:	881b      	ldrh	r3, [r3, #0]
 8001616:	0a1b      	lsrs	r3, r3, #8
 8001618:	b29b      	uxth	r3, r3
 800161a:	b21b      	sxth	r3, r3
 800161c:	4313      	orrs	r3, r2
 800161e:	b218      	sxth	r0, r3
 8001620:	0872      	lsrs	r2, r6, #1
 8001622:	8c79      	ldrh	r1, [r7, #34]	; 0x22
 8001624:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001628:	085b      	lsrs	r3, r3, #1
 800162a:	b2db      	uxtb	r3, r3
 800162c:	461c      	mov	r4, r3
 800162e:	b280      	uxth	r0, r0
 8001630:	693b      	ldr	r3, [r7, #16]
 8001632:	fb01 f202 	mul.w	r2, r1, r2
 8001636:	4422      	add	r2, r4
 8001638:	4601      	mov	r1, r0
 800163a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				count ++;
 800163e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001640:	3301      	adds	r3, #1
 8001642:	847b      	strh	r3, [r7, #34]	; 0x22
				if(count >= size) count =0;
 8001644:	78bb      	ldrb	r3, [r7, #2]
 8001646:	b29b      	uxth	r3, r3
 8001648:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800164a:	429a      	cmp	r2, r3
 800164c:	d301      	bcc.n	8001652 <LCD_ShowChar+0x2d6>
 800164e:	2300      	movs	r3, #0
 8001650:	847b      	strh	r3, [r7, #34]	; 0x22
				
				temp<<=1;
 8001652:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001656:	005b      	lsls	r3, r3, #1
 8001658:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				y++;
 800165c:	88bb      	ldrh	r3, [r7, #4]
 800165e:	3301      	adds	r3, #1
 8001660:	80bb      	strh	r3, [r7, #4]
				if(y>=h){POINT_COLOR=colortemp;return;}//
 8001662:	88ba      	ldrh	r2, [r7, #4]
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	429a      	cmp	r2, r3
 8001668:	d30e      	bcc.n	8001688 <LCD_ShowChar+0x30c>
 800166a:	4a02      	ldr	r2, [pc, #8]	; (8001674 <LCD_ShowChar+0x2f8>)
 800166c:	8bbb      	ldrh	r3, [r7, #28]
 800166e:	8013      	strh	r3, [r2, #0]
 8001670:	e049      	b.n	8001706 <LCD_ShowChar+0x38a>
 8001672:	bf00      	nop
 8001674:	24000028 	.word	0x24000028
 8001678:	240019d8 	.word	0x240019d8
 800167c:	08010318 	.word	0x08010318
 8001680:	0801078c 	.word	0x0801078c
 8001684:	24000280 	.word	0x24000280
				if((y-y0)==size)
 8001688:	88ba      	ldrh	r2, [r7, #4]
 800168a:	8c3b      	ldrh	r3, [r7, #32]
 800168c:	1ad2      	subs	r2, r2, r3
 800168e:	78bb      	ldrb	r3, [r7, #2]
 8001690:	429a      	cmp	r2, r3
 8001692:	d10c      	bne.n	80016ae <LCD_ShowChar+0x332>
				{
					y=y0;
 8001694:	8c3b      	ldrh	r3, [r7, #32]
 8001696:	80bb      	strh	r3, [r7, #4]
					x++;
 8001698:	88fb      	ldrh	r3, [r7, #6]
 800169a:	3301      	adds	r3, #1
 800169c:	80fb      	strh	r3, [r7, #6]
					if(x>=w){POINT_COLOR=colortemp;return;}//
 800169e:	88fa      	ldrh	r2, [r7, #6]
 80016a0:	68bb      	ldr	r3, [r7, #8]
 80016a2:	429a      	cmp	r2, r3
 80016a4:	d30d      	bcc.n	80016c2 <LCD_ShowChar+0x346>
 80016a6:	4a1a      	ldr	r2, [pc, #104]	; (8001710 <LCD_ShowChar+0x394>)
 80016a8:	8bbb      	ldrh	r3, [r7, #28]
 80016aa:	8013      	strh	r3, [r2, #0]
 80016ac:	e02b      	b.n	8001706 <LCD_ShowChar+0x38a>
			for(t1=0;t1<8;t1++)
 80016ae:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80016b2:	3301      	adds	r3, #1
 80016b4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80016b8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80016bc:	2b07      	cmp	r3, #7
 80016be:	d9a0      	bls.n	8001602 <LCD_ShowChar+0x286>
 80016c0:	e000      	b.n	80016c4 <LCD_ShowChar+0x348>
					break;
 80016c2:	bf00      	nop
		for(t=0;t<size;t++)
 80016c4:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80016c8:	3301      	adds	r3, #1
 80016ca:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 80016ce:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 80016d2:	78bb      	ldrb	r3, [r7, #2]
 80016d4:	429a      	cmp	r2, r3
 80016d6:	f4ff af75 	bcc.w	80015c4 <LCD_ShowChar+0x248>
				}
			}  	 
		}     
	}
	ST7735_FillRGBRect(&st7735_pObj,x0,y0,(uint8_t *)&write,size==12?6:8,size); 
 80016da:	8bf9      	ldrh	r1, [r7, #30]
 80016dc:	8c38      	ldrh	r0, [r7, #32]
 80016de:	693c      	ldr	r4, [r7, #16]
 80016e0:	78bb      	ldrb	r3, [r7, #2]
 80016e2:	2b0c      	cmp	r3, #12
 80016e4:	d101      	bne.n	80016ea <LCD_ShowChar+0x36e>
 80016e6:	2306      	movs	r3, #6
 80016e8:	e000      	b.n	80016ec <LCD_ShowChar+0x370>
 80016ea:	2308      	movs	r3, #8
 80016ec:	78ba      	ldrb	r2, [r7, #2]
 80016ee:	9201      	str	r2, [sp, #4]
 80016f0:	9300      	str	r3, [sp, #0]
 80016f2:	4623      	mov	r3, r4
 80016f4:	4602      	mov	r2, r0
 80016f6:	4807      	ldr	r0, [pc, #28]	; (8001714 <LCD_ShowChar+0x398>)
 80016f8:	f001 f8f2 	bl	80028e0 <ST7735_FillRGBRect>
	POINT_COLOR=colortemp;	    	   	 	  
 80016fc:	4a04      	ldr	r2, [pc, #16]	; (8001710 <LCD_ShowChar+0x394>)
 80016fe:	8bbb      	ldrh	r3, [r7, #28]
 8001700:	8013      	strh	r3, [r2, #0]
 8001702:	46c5      	mov	sp, r8
 8001704:	e000      	b.n	8001708 <LCD_ShowChar+0x38c>
 8001706:	46c5      	mov	sp, r8
}   
 8001708:	3728      	adds	r7, #40	; 0x28
 800170a:	46bd      	mov	sp, r7
 800170c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001710:	24000028 	.word	0x24000028
 8001714:	240019d8 	.word	0x240019d8

08001718 <LCD_ShowString>:
//x,y:
//width,height:  
//size:
//*p:
void LCD_ShowString(uint16_t x,uint16_t y,uint16_t width,uint16_t height,uint8_t size,uint8_t *p)
{         
 8001718:	b590      	push	{r4, r7, lr}
 800171a:	b087      	sub	sp, #28
 800171c:	af02      	add	r7, sp, #8
 800171e:	4604      	mov	r4, r0
 8001720:	4608      	mov	r0, r1
 8001722:	4611      	mov	r1, r2
 8001724:	461a      	mov	r2, r3
 8001726:	4623      	mov	r3, r4
 8001728:	80fb      	strh	r3, [r7, #6]
 800172a:	4603      	mov	r3, r0
 800172c:	80bb      	strh	r3, [r7, #4]
 800172e:	460b      	mov	r3, r1
 8001730:	807b      	strh	r3, [r7, #2]
 8001732:	4613      	mov	r3, r2
 8001734:	803b      	strh	r3, [r7, #0]
	uint8_t x0=x;
 8001736:	88fb      	ldrh	r3, [r7, #6]
 8001738:	73fb      	strb	r3, [r7, #15]
	width+=x;
 800173a:	887a      	ldrh	r2, [r7, #2]
 800173c:	88fb      	ldrh	r3, [r7, #6]
 800173e:	4413      	add	r3, r2
 8001740:	807b      	strh	r3, [r7, #2]
	height+=y;
 8001742:	883a      	ldrh	r2, [r7, #0]
 8001744:	88bb      	ldrh	r3, [r7, #4]
 8001746:	4413      	add	r3, r2
 8001748:	803b      	strh	r3, [r7, #0]
    while((*p<='~')&&(*p>=' '))//!
 800174a:	e024      	b.n	8001796 <LCD_ShowString+0x7e>
    {       
        if(x>=width){x=x0;y+=size;}
 800174c:	88fa      	ldrh	r2, [r7, #6]
 800174e:	887b      	ldrh	r3, [r7, #2]
 8001750:	429a      	cmp	r2, r3
 8001752:	d307      	bcc.n	8001764 <LCD_ShowString+0x4c>
 8001754:	7bfb      	ldrb	r3, [r7, #15]
 8001756:	80fb      	strh	r3, [r7, #6]
 8001758:	f897 3020 	ldrb.w	r3, [r7, #32]
 800175c:	b29a      	uxth	r2, r3
 800175e:	88bb      	ldrh	r3, [r7, #4]
 8001760:	4413      	add	r3, r2
 8001762:	80bb      	strh	r3, [r7, #4]
        if(y>=height)break;//
 8001764:	88ba      	ldrh	r2, [r7, #4]
 8001766:	883b      	ldrh	r3, [r7, #0]
 8001768:	429a      	cmp	r2, r3
 800176a:	d21d      	bcs.n	80017a8 <LCD_ShowString+0x90>
        LCD_ShowChar(x,y,*p,size,0);
 800176c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800176e:	781a      	ldrb	r2, [r3, #0]
 8001770:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001774:	88b9      	ldrh	r1, [r7, #4]
 8001776:	88f8      	ldrh	r0, [r7, #6]
 8001778:	2400      	movs	r4, #0
 800177a:	9400      	str	r4, [sp, #0]
 800177c:	f7ff fdfe 	bl	800137c <LCD_ShowChar>
        x+=size/2;
 8001780:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001784:	085b      	lsrs	r3, r3, #1
 8001786:	b2db      	uxtb	r3, r3
 8001788:	b29a      	uxth	r2, r3
 800178a:	88fb      	ldrh	r3, [r7, #6]
 800178c:	4413      	add	r3, r2
 800178e:	80fb      	strh	r3, [r7, #6]
        p++;
 8001790:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001792:	3301      	adds	r3, #1
 8001794:	627b      	str	r3, [r7, #36]	; 0x24
    while((*p<='~')&&(*p>=' '))//!
 8001796:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001798:	781b      	ldrb	r3, [r3, #0]
 800179a:	2b7e      	cmp	r3, #126	; 0x7e
 800179c:	d805      	bhi.n	80017aa <LCD_ShowString+0x92>
 800179e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017a0:	781b      	ldrb	r3, [r3, #0]
 80017a2:	2b1f      	cmp	r3, #31
 80017a4:	d8d2      	bhi.n	800174c <LCD_ShowString+0x34>
    }  
}
 80017a6:	e000      	b.n	80017aa <LCD_ShowString+0x92>
        if(y>=height)break;//
 80017a8:	bf00      	nop
}
 80017aa:	bf00      	nop
 80017ac:	3714      	adds	r7, #20
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd90      	pop	{r4, r7, pc}
	...

080017b4 <lcd_init>:

static int32_t lcd_init(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b082      	sub	sp, #8
 80017b8:	af00      	add	r7, sp, #0
	int32_t result = ST7735_OK;
 80017ba:	2300      	movs	r3, #0
 80017bc:	607b      	str	r3, [r7, #4]
	HAL_TIMEx_PWMN_Start(LCD_Brightness_timer,LCD_Brightness_channel);
 80017be:	2104      	movs	r1, #4
 80017c0:	4803      	ldr	r0, [pc, #12]	; (80017d0 <lcd_init+0x1c>)
 80017c2:	f008 fbd9 	bl	8009f78 <HAL_TIMEx_PWMN_Start>
	return result;
 80017c6:	687b      	ldr	r3, [r7, #4]
}
 80017c8:	4618      	mov	r0, r3
 80017ca:	3708      	adds	r7, #8
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	24001988 	.word	0x24001988

080017d4 <lcd_gettick>:

static int32_t lcd_gettick(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 80017d8:	f002 faca 	bl	8003d70 <HAL_GetTick>
 80017dc:	4603      	mov	r3, r0
}
 80017de:	4618      	mov	r0, r3
 80017e0:	bd80      	pop	{r7, pc}
	...

080017e4 <lcd_writereg>:

static int32_t lcd_writereg(uint8_t reg,uint8_t* pdata,uint32_t length)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b086      	sub	sp, #24
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	4603      	mov	r3, r0
 80017ec:	60b9      	str	r1, [r7, #8]
 80017ee:	607a      	str	r2, [r7, #4]
 80017f0:	73fb      	strb	r3, [r7, #15]
	int32_t result;
	LCD_CS_RESET;
 80017f2:	2200      	movs	r2, #0
 80017f4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80017f8:	481a      	ldr	r0, [pc, #104]	; (8001864 <lcd_writereg+0x80>)
 80017fa:	f002 fe3f 	bl	800447c <HAL_GPIO_WritePin>
	LCD_RS_RESET;
 80017fe:	2200      	movs	r2, #0
 8001800:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001804:	4817      	ldr	r0, [pc, #92]	; (8001864 <lcd_writereg+0x80>)
 8001806:	f002 fe39 	bl	800447c <HAL_GPIO_WritePin>
	result = HAL_SPI_Transmit(SPI_Drv,&reg,1,100);
 800180a:	f107 010f 	add.w	r1, r7, #15
 800180e:	2364      	movs	r3, #100	; 0x64
 8001810:	2201      	movs	r2, #1
 8001812:	4815      	ldr	r0, [pc, #84]	; (8001868 <lcd_writereg+0x84>)
 8001814:	f006 ff28 	bl	8008668 <HAL_SPI_Transmit>
 8001818:	4603      	mov	r3, r0
 800181a:	617b      	str	r3, [r7, #20]
	LCD_RS_SET;
 800181c:	2201      	movs	r2, #1
 800181e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001822:	4810      	ldr	r0, [pc, #64]	; (8001864 <lcd_writereg+0x80>)
 8001824:	f002 fe2a 	bl	800447c <HAL_GPIO_WritePin>
	if(length > 0)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	2b00      	cmp	r3, #0
 800182c:	d00c      	beq.n	8001848 <lcd_writereg+0x64>
		result += HAL_SPI_Transmit(SPI_Drv,pdata,length,500);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	b29a      	uxth	r2, r3
 8001832:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001836:	68b9      	ldr	r1, [r7, #8]
 8001838:	480b      	ldr	r0, [pc, #44]	; (8001868 <lcd_writereg+0x84>)
 800183a:	f006 ff15 	bl	8008668 <HAL_SPI_Transmit>
 800183e:	4603      	mov	r3, r0
 8001840:	461a      	mov	r2, r3
 8001842:	697b      	ldr	r3, [r7, #20]
 8001844:	4413      	add	r3, r2
 8001846:	617b      	str	r3, [r7, #20]
	LCD_CS_SET;
 8001848:	2201      	movs	r2, #1
 800184a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800184e:	4805      	ldr	r0, [pc, #20]	; (8001864 <lcd_writereg+0x80>)
 8001850:	f002 fe14 	bl	800447c <HAL_GPIO_WritePin>
	result /= -result;
 8001854:	f04f 33ff 	mov.w	r3, #4294967295
 8001858:	617b      	str	r3, [r7, #20]
	return result;
 800185a:	697b      	ldr	r3, [r7, #20]
}
 800185c:	4618      	mov	r0, r3
 800185e:	3718      	adds	r7, #24
 8001860:	46bd      	mov	sp, r7
 8001862:	bd80      	pop	{r7, pc}
 8001864:	58021000 	.word	0x58021000
 8001868:	24001878 	.word	0x24001878

0800186c <lcd_readreg>:

static int32_t lcd_readreg(uint8_t reg,uint8_t* pdata)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b084      	sub	sp, #16
 8001870:	af00      	add	r7, sp, #0
 8001872:	4603      	mov	r3, r0
 8001874:	6039      	str	r1, [r7, #0]
 8001876:	71fb      	strb	r3, [r7, #7]
	int32_t result;
	LCD_CS_RESET;
 8001878:	2200      	movs	r2, #0
 800187a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800187e:	4818      	ldr	r0, [pc, #96]	; (80018e0 <lcd_readreg+0x74>)
 8001880:	f002 fdfc 	bl	800447c <HAL_GPIO_WritePin>
	LCD_RS_RESET;
 8001884:	2200      	movs	r2, #0
 8001886:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800188a:	4815      	ldr	r0, [pc, #84]	; (80018e0 <lcd_readreg+0x74>)
 800188c:	f002 fdf6 	bl	800447c <HAL_GPIO_WritePin>
	
	result = HAL_SPI_Transmit(SPI_Drv,&reg,1,100);
 8001890:	1df9      	adds	r1, r7, #7
 8001892:	2364      	movs	r3, #100	; 0x64
 8001894:	2201      	movs	r2, #1
 8001896:	4813      	ldr	r0, [pc, #76]	; (80018e4 <lcd_readreg+0x78>)
 8001898:	f006 fee6 	bl	8008668 <HAL_SPI_Transmit>
 800189c:	4603      	mov	r3, r0
 800189e:	60fb      	str	r3, [r7, #12]
	LCD_RS_SET;
 80018a0:	2201      	movs	r2, #1
 80018a2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80018a6:	480e      	ldr	r0, [pc, #56]	; (80018e0 <lcd_readreg+0x74>)
 80018a8:	f002 fde8 	bl	800447c <HAL_GPIO_WritePin>
	result += HAL_SPI_Receive(SPI_Drv,pdata,1,500);
 80018ac:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80018b0:	2201      	movs	r2, #1
 80018b2:	6839      	ldr	r1, [r7, #0]
 80018b4:	480b      	ldr	r0, [pc, #44]	; (80018e4 <lcd_readreg+0x78>)
 80018b6:	f007 f8c9 	bl	8008a4c <HAL_SPI_Receive>
 80018ba:	4603      	mov	r3, r0
 80018bc:	461a      	mov	r2, r3
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	4413      	add	r3, r2
 80018c2:	60fb      	str	r3, [r7, #12]
	LCD_CS_SET;
 80018c4:	2201      	movs	r2, #1
 80018c6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80018ca:	4805      	ldr	r0, [pc, #20]	; (80018e0 <lcd_readreg+0x74>)
 80018cc:	f002 fdd6 	bl	800447c <HAL_GPIO_WritePin>
	result /= -result;
 80018d0:	f04f 33ff 	mov.w	r3, #4294967295
 80018d4:	60fb      	str	r3, [r7, #12]
	return result;
 80018d6:	68fb      	ldr	r3, [r7, #12]
}
 80018d8:	4618      	mov	r0, r3
 80018da:	3710      	adds	r7, #16
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	58021000 	.word	0x58021000
 80018e4:	24001878 	.word	0x24001878

080018e8 <lcd_senddata>:

static int32_t lcd_senddata(uint8_t* pdata,uint32_t length)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b084      	sub	sp, #16
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
 80018f0:	6039      	str	r1, [r7, #0]
	int32_t result;
	LCD_CS_RESET;
 80018f2:	2200      	movs	r2, #0
 80018f4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80018f8:	480c      	ldr	r0, [pc, #48]	; (800192c <lcd_senddata+0x44>)
 80018fa:	f002 fdbf 	bl	800447c <HAL_GPIO_WritePin>
	//LCD_RS_SET;
	result =HAL_SPI_Transmit(SPI_Drv,pdata,length,100);
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	b29a      	uxth	r2, r3
 8001902:	2364      	movs	r3, #100	; 0x64
 8001904:	6879      	ldr	r1, [r7, #4]
 8001906:	480a      	ldr	r0, [pc, #40]	; (8001930 <lcd_senddata+0x48>)
 8001908:	f006 feae 	bl	8008668 <HAL_SPI_Transmit>
 800190c:	4603      	mov	r3, r0
 800190e:	60fb      	str	r3, [r7, #12]
	LCD_CS_SET;
 8001910:	2201      	movs	r2, #1
 8001912:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001916:	4805      	ldr	r0, [pc, #20]	; (800192c <lcd_senddata+0x44>)
 8001918:	f002 fdb0 	bl	800447c <HAL_GPIO_WritePin>
	result /= -result;
 800191c:	f04f 33ff 	mov.w	r3, #4294967295
 8001920:	60fb      	str	r3, [r7, #12]
	return result;
 8001922:	68fb      	ldr	r3, [r7, #12]
}
 8001924:	4618      	mov	r0, r3
 8001926:	3710      	adds	r7, #16
 8001928:	46bd      	mov	sp, r7
 800192a:	bd80      	pop	{r7, pc}
 800192c:	58021000 	.word	0x58021000
 8001930:	24001878 	.word	0x24001878

08001934 <lcd_recvdata>:

static int32_t lcd_recvdata(uint8_t* pdata,uint32_t length)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b084      	sub	sp, #16
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
 800193c:	6039      	str	r1, [r7, #0]
	int32_t result;
	LCD_CS_RESET;
 800193e:	2200      	movs	r2, #0
 8001940:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001944:	480d      	ldr	r0, [pc, #52]	; (800197c <lcd_recvdata+0x48>)
 8001946:	f002 fd99 	bl	800447c <HAL_GPIO_WritePin>
	//LCD_RS_SET;
	result = HAL_SPI_Receive(SPI_Drv,pdata,length,500);
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	b29a      	uxth	r2, r3
 800194e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001952:	6879      	ldr	r1, [r7, #4]
 8001954:	480a      	ldr	r0, [pc, #40]	; (8001980 <lcd_recvdata+0x4c>)
 8001956:	f007 f879 	bl	8008a4c <HAL_SPI_Receive>
 800195a:	4603      	mov	r3, r0
 800195c:	60fb      	str	r3, [r7, #12]
	LCD_CS_SET;
 800195e:	2201      	movs	r2, #1
 8001960:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001964:	4805      	ldr	r0, [pc, #20]	; (800197c <lcd_recvdata+0x48>)
 8001966:	f002 fd89 	bl	800447c <HAL_GPIO_WritePin>
	result /= -result;
 800196a:	f04f 33ff 	mov.w	r3, #4294967295
 800196e:	60fb      	str	r3, [r7, #12]
	return result;
 8001970:	68fb      	ldr	r3, [r7, #12]
}
 8001972:	4618      	mov	r0, r3
 8001974:	3710      	adds	r7, #16
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	58021000 	.word	0x58021000
 8001980:	24001878 	.word	0x24001878

08001984 <ST7735_RegisterBusIO>:
  * @param  pObj Component object pointer
  * @param  pIO  Component IO structure pointer
  * @retval Component status
  */
int32_t ST7735_RegisterBusIO (ST7735_Object_t *pObj, ST7735_IO_t *pIO)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b084      	sub	sp, #16
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
 800198c:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if(pObj == NULL)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	2b00      	cmp	r3, #0
 8001992:	d103      	bne.n	800199c <ST7735_RegisterBusIO+0x18>
  {
    ret = ST7735_ERROR;
 8001994:	f04f 33ff 	mov.w	r3, #4294967295
 8001998:	60fb      	str	r3, [r7, #12]
 800199a:	e03a      	b.n	8001a12 <ST7735_RegisterBusIO+0x8e>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	681a      	ldr	r2, [r3, #0]
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	685a      	ldr	r2, [r3, #4]
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	605a      	str	r2, [r3, #4]
    pObj->IO.Address   = pIO->Address;
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	891a      	ldrh	r2, [r3, #8]
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	811a      	strh	r2, [r3, #8]
    pObj->IO.WriteReg  = pIO->WriteReg;
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	68da      	ldr	r2, [r3, #12]
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	60da      	str	r2, [r3, #12]
    pObj->IO.ReadReg   = pIO->ReadReg;
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	691a      	ldr	r2, [r3, #16]
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	611a      	str	r2, [r3, #16]
    pObj->IO.SendData  = pIO->SendData;
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	695a      	ldr	r2, [r3, #20]
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	615a      	str	r2, [r3, #20]
    pObj->IO.RecvData  = pIO->RecvData;
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	699a      	ldr	r2, [r3, #24]
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	619a      	str	r2, [r3, #24]
    pObj->IO.GetTick   = pIO->GetTick;
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	69da      	ldr	r2, [r3, #28]
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	61da      	str	r2, [r3, #28]

    pObj->Ctx.ReadReg   = ST7735_ReadRegWrap;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	4a0f      	ldr	r2, [pc, #60]	; (8001a1c <ST7735_RegisterBusIO+0x98>)
 80019e0:	625a      	str	r2, [r3, #36]	; 0x24
    pObj->Ctx.WriteReg  = ST7735_WriteRegWrap;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	4a0e      	ldr	r2, [pc, #56]	; (8001a20 <ST7735_RegisterBusIO+0x9c>)
 80019e6:	621a      	str	r2, [r3, #32]
    pObj->Ctx.SendData  = ST7735_SendDataWrap;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	4a0e      	ldr	r2, [pc, #56]	; (8001a24 <ST7735_RegisterBusIO+0xa0>)
 80019ec:	629a      	str	r2, [r3, #40]	; 0x28
    pObj->Ctx.RecvData  = ST7735_RecvDataWrap;
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	4a0d      	ldr	r2, [pc, #52]	; (8001a28 <ST7735_RegisterBusIO+0xa4>)
 80019f2:	62da      	str	r2, [r3, #44]	; 0x2c
    pObj->Ctx.handle    = pObj;
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	687a      	ldr	r2, [r7, #4]
 80019f8:	631a      	str	r2, [r3, #48]	; 0x30

    if(pObj->IO.Init != NULL)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d004      	beq.n	8001a0c <ST7735_RegisterBusIO+0x88>
    {
      ret = pObj->IO.Init();
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	4798      	blx	r3
 8001a08:	60f8      	str	r0, [r7, #12]
 8001a0a:	e002      	b.n	8001a12 <ST7735_RegisterBusIO+0x8e>
    }
    else
    {
      ret = ST7735_ERROR;
 8001a0c:	f04f 33ff 	mov.w	r3, #4294967295
 8001a10:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8001a12:	68fb      	ldr	r3, [r7, #12]
}
 8001a14:	4618      	mov	r0, r3
 8001a16:	3710      	adds	r7, #16
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bd80      	pop	{r7, pc}
 8001a1c:	08002e8d 	.word	0x08002e8d
 8001a20:	08002eb5 	.word	0x08002eb5
 8001a24:	08002edf 	.word	0x08002edf
 8001a28:	08002f03 	.word	0x08002f03

08001a2c <ST7735_Init>:
  * @param  ColorCoding RGB mode
  * @param  Orientation Display orientation
  * @retval Component status
  */
int32_t ST7735_Init(ST7735_Object_t *pObj, uint32_t ColorCoding, ST7735_Ctx_t *pDriver)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b086      	sub	sp, #24
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	60f8      	str	r0, [r7, #12]
 8001a34:	60b9      	str	r1, [r7, #8]
 8001a36:	607a      	str	r2, [r7, #4]
  uint8_t tmp;
  int32_t ret;

  if(pObj == NULL)
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d103      	bne.n	8001a46 <ST7735_Init+0x1a>
  {
    ret = ST7735_ERROR;
 8001a3e:	f04f 33ff 	mov.w	r3, #4294967295
 8001a42:	617b      	str	r3, [r7, #20]
 8001a44:	e3a6      	b.n	8002194 <ST7735_Init+0x768>
  }
  else
  {
		/* Out of sleep mode, 0 args, delay 120ms */
    tmp = 0x00U;
 8001a46:	2300      	movs	r3, #0
 8001a48:	74fb      	strb	r3, [r7, #19]
    ret = st7735_write_reg(&pObj->Ctx, ST7735_SW_RESET, &tmp, 0);
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	f103 0020 	add.w	r0, r3, #32
 8001a50:	f107 0213 	add.w	r2, r7, #19
 8001a54:	2300      	movs	r3, #0
 8001a56:	2101      	movs	r1, #1
 8001a58:	f001 fa92 	bl	8002f80 <st7735_write_reg>
 8001a5c:	6178      	str	r0, [r7, #20]
		(void)ST7735_IO_Delay(pObj, 120);
 8001a5e:	2178      	movs	r1, #120	; 0x78
 8001a60:	68f8      	ldr	r0, [r7, #12]
 8001a62:	f001 fa60 	bl	8002f26 <ST7735_IO_Delay>
		
		tmp = 0x00U;
 8001a66:	2300      	movs	r3, #0
 8001a68:	74fb      	strb	r3, [r7, #19]
    ret = st7735_write_reg(&pObj->Ctx, ST7735_SW_RESET, &tmp, 0);
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	f103 0020 	add.w	r0, r3, #32
 8001a70:	f107 0213 	add.w	r2, r7, #19
 8001a74:	2300      	movs	r3, #0
 8001a76:	2101      	movs	r1, #1
 8001a78:	f001 fa82 	bl	8002f80 <st7735_write_reg>
 8001a7c:	6178      	str	r0, [r7, #20]
		(void)ST7735_IO_Delay(pObj, 120);
 8001a7e:	2178      	movs	r1, #120	; 0x78
 8001a80:	68f8      	ldr	r0, [r7, #12]
 8001a82:	f001 fa50 	bl	8002f26 <ST7735_IO_Delay>
		
    /* Out of sleep mode, 0 args, no delay */
    tmp = 0x00U;
 8001a86:	2300      	movs	r3, #0
 8001a88:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_SLEEP_OUT, &tmp, 1);
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	f103 0020 	add.w	r0, r3, #32
 8001a90:	f107 0213 	add.w	r2, r7, #19
 8001a94:	2301      	movs	r3, #1
 8001a96:	2111      	movs	r1, #17
 8001a98:	f001 fa72 	bl	8002f80 <st7735_write_reg>
 8001a9c:	4602      	mov	r2, r0
 8001a9e:	697b      	ldr	r3, [r7, #20]
 8001aa0:	4413      	add	r3, r2
 8001aa2:	617b      	str	r3, [r7, #20]
    
		/* Frame rate ctrl - normal mode, 3 args:Rate = fosc/(1x2+40) * (LINE+2C+2D)*/
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL1, &tmp, 0);
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	f103 0020 	add.w	r0, r3, #32
 8001aaa:	f107 0213 	add.w	r2, r7, #19
 8001aae:	2300      	movs	r3, #0
 8001ab0:	21b1      	movs	r1, #177	; 0xb1
 8001ab2:	f001 fa65 	bl	8002f80 <st7735_write_reg>
 8001ab6:	4602      	mov	r2, r0
 8001ab8:	697b      	ldr	r3, [r7, #20]
 8001aba:	4413      	add	r3, r2
 8001abc:	617b      	str	r3, [r7, #20]
    tmp = 0x01U;
 8001abe:	2301      	movs	r3, #1
 8001ac0:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	3320      	adds	r3, #32
 8001ac6:	f107 0113 	add.w	r1, r7, #19
 8001aca:	2201      	movs	r2, #1
 8001acc:	4618      	mov	r0, r3
 8001ace:	f001 fa6c 	bl	8002faa <st7735_send_data>
 8001ad2:	4602      	mov	r2, r0
 8001ad4:	697b      	ldr	r3, [r7, #20]
 8001ad6:	4413      	add	r3, r2
 8001ad8:	617b      	str	r3, [r7, #20]
    tmp = 0x2CU;
 8001ada:	232c      	movs	r3, #44	; 0x2c
 8001adc:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	3320      	adds	r3, #32
 8001ae2:	f107 0113 	add.w	r1, r7, #19
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f001 fa5e 	bl	8002faa <st7735_send_data>
 8001aee:	4602      	mov	r2, r0
 8001af0:	697b      	ldr	r3, [r7, #20]
 8001af2:	4413      	add	r3, r2
 8001af4:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 8001af6:	232d      	movs	r3, #45	; 0x2d
 8001af8:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	3320      	adds	r3, #32
 8001afe:	f107 0113 	add.w	r1, r7, #19
 8001b02:	2201      	movs	r2, #1
 8001b04:	4618      	mov	r0, r3
 8001b06:	f001 fa50 	bl	8002faa <st7735_send_data>
 8001b0a:	4602      	mov	r2, r0
 8001b0c:	697b      	ldr	r3, [r7, #20]
 8001b0e:	4413      	add	r3, r2
 8001b10:	617b      	str	r3, [r7, #20]

    /* Frame rate control - idle mode, 3 args:Rate = fosc/(1x2+40) * (LINE+2C+2D) */
    tmp = 0x01U;
 8001b12:	2301      	movs	r3, #1
 8001b14:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL2, &tmp, 1);
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	f103 0020 	add.w	r0, r3, #32
 8001b1c:	f107 0213 	add.w	r2, r7, #19
 8001b20:	2301      	movs	r3, #1
 8001b22:	21b2      	movs	r1, #178	; 0xb2
 8001b24:	f001 fa2c 	bl	8002f80 <st7735_write_reg>
 8001b28:	4602      	mov	r2, r0
 8001b2a:	697b      	ldr	r3, [r7, #20]
 8001b2c:	4413      	add	r3, r2
 8001b2e:	617b      	str	r3, [r7, #20]
    tmp = 0x2CU;
 8001b30:	232c      	movs	r3, #44	; 0x2c
 8001b32:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	3320      	adds	r3, #32
 8001b38:	f107 0113 	add.w	r1, r7, #19
 8001b3c:	2201      	movs	r2, #1
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f001 fa33 	bl	8002faa <st7735_send_data>
 8001b44:	4602      	mov	r2, r0
 8001b46:	697b      	ldr	r3, [r7, #20]
 8001b48:	4413      	add	r3, r2
 8001b4a:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 8001b4c:	232d      	movs	r3, #45	; 0x2d
 8001b4e:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	3320      	adds	r3, #32
 8001b54:	f107 0113 	add.w	r1, r7, #19
 8001b58:	2201      	movs	r2, #1
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f001 fa25 	bl	8002faa <st7735_send_data>
 8001b60:	4602      	mov	r2, r0
 8001b62:	697b      	ldr	r3, [r7, #20]
 8001b64:	4413      	add	r3, r2
 8001b66:	617b      	str	r3, [r7, #20]

    /* Frame rate ctrl - partial mode, 6 args: Dot inversion mode, Line inversion mode */
    tmp = 0x01U;
 8001b68:	2301      	movs	r3, #1
 8001b6a:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL3, &tmp, 1);
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	f103 0020 	add.w	r0, r3, #32
 8001b72:	f107 0213 	add.w	r2, r7, #19
 8001b76:	2301      	movs	r3, #1
 8001b78:	21b3      	movs	r1, #179	; 0xb3
 8001b7a:	f001 fa01 	bl	8002f80 <st7735_write_reg>
 8001b7e:	4602      	mov	r2, r0
 8001b80:	697b      	ldr	r3, [r7, #20]
 8001b82:	4413      	add	r3, r2
 8001b84:	617b      	str	r3, [r7, #20]
    tmp = 0x2CU;
 8001b86:	232c      	movs	r3, #44	; 0x2c
 8001b88:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	3320      	adds	r3, #32
 8001b8e:	f107 0113 	add.w	r1, r7, #19
 8001b92:	2201      	movs	r2, #1
 8001b94:	4618      	mov	r0, r3
 8001b96:	f001 fa08 	bl	8002faa <st7735_send_data>
 8001b9a:	4602      	mov	r2, r0
 8001b9c:	697b      	ldr	r3, [r7, #20]
 8001b9e:	4413      	add	r3, r2
 8001ba0:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 8001ba2:	232d      	movs	r3, #45	; 0x2d
 8001ba4:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	3320      	adds	r3, #32
 8001baa:	f107 0113 	add.w	r1, r7, #19
 8001bae:	2201      	movs	r2, #1
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f001 f9fa 	bl	8002faa <st7735_send_data>
 8001bb6:	4602      	mov	r2, r0
 8001bb8:	697b      	ldr	r3, [r7, #20]
 8001bba:	4413      	add	r3, r2
 8001bbc:	617b      	str	r3, [r7, #20]
    tmp = 0x01U;
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	3320      	adds	r3, #32
 8001bc6:	f107 0113 	add.w	r1, r7, #19
 8001bca:	2201      	movs	r2, #1
 8001bcc:	4618      	mov	r0, r3
 8001bce:	f001 f9ec 	bl	8002faa <st7735_send_data>
 8001bd2:	4602      	mov	r2, r0
 8001bd4:	697b      	ldr	r3, [r7, #20]
 8001bd6:	4413      	add	r3, r2
 8001bd8:	617b      	str	r3, [r7, #20]
    tmp = 0x2CU;
 8001bda:	232c      	movs	r3, #44	; 0x2c
 8001bdc:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	3320      	adds	r3, #32
 8001be2:	f107 0113 	add.w	r1, r7, #19
 8001be6:	2201      	movs	r2, #1
 8001be8:	4618      	mov	r0, r3
 8001bea:	f001 f9de 	bl	8002faa <st7735_send_data>
 8001bee:	4602      	mov	r2, r0
 8001bf0:	697b      	ldr	r3, [r7, #20]
 8001bf2:	4413      	add	r3, r2
 8001bf4:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 8001bf6:	232d      	movs	r3, #45	; 0x2d
 8001bf8:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	3320      	adds	r3, #32
 8001bfe:	f107 0113 	add.w	r1, r7, #19
 8001c02:	2201      	movs	r2, #1
 8001c04:	4618      	mov	r0, r3
 8001c06:	f001 f9d0 	bl	8002faa <st7735_send_data>
 8001c0a:	4602      	mov	r2, r0
 8001c0c:	697b      	ldr	r3, [r7, #20]
 8001c0e:	4413      	add	r3, r2
 8001c10:	617b      	str	r3, [r7, #20]

    /* Display inversion ctrl, 1 arg, no delay: No inversion */
    tmp = 0x07U;
 8001c12:	2307      	movs	r3, #7
 8001c14:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_INVERSION_CTRL, &tmp, 1);
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	f103 0020 	add.w	r0, r3, #32
 8001c1c:	f107 0213 	add.w	r2, r7, #19
 8001c20:	2301      	movs	r3, #1
 8001c22:	21b4      	movs	r1, #180	; 0xb4
 8001c24:	f001 f9ac 	bl	8002f80 <st7735_write_reg>
 8001c28:	4602      	mov	r2, r0
 8001c2a:	697b      	ldr	r3, [r7, #20]
 8001c2c:	4413      	add	r3, r2
 8001c2e:	617b      	str	r3, [r7, #20]

    /* Power control, 3 args, no delay: -4.6V , AUTO mode */
    tmp = 0xA2U;
 8001c30:	23a2      	movs	r3, #162	; 0xa2
 8001c32:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL1, &tmp, 1);
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	f103 0020 	add.w	r0, r3, #32
 8001c3a:	f107 0213 	add.w	r2, r7, #19
 8001c3e:	2301      	movs	r3, #1
 8001c40:	21c0      	movs	r1, #192	; 0xc0
 8001c42:	f001 f99d 	bl	8002f80 <st7735_write_reg>
 8001c46:	4602      	mov	r2, r0
 8001c48:	697b      	ldr	r3, [r7, #20]
 8001c4a:	4413      	add	r3, r2
 8001c4c:	617b      	str	r3, [r7, #20]
    tmp = 0x02U;
 8001c4e:	2302      	movs	r3, #2
 8001c50:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	3320      	adds	r3, #32
 8001c56:	f107 0113 	add.w	r1, r7, #19
 8001c5a:	2201      	movs	r2, #1
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f001 f9a4 	bl	8002faa <st7735_send_data>
 8001c62:	4602      	mov	r2, r0
 8001c64:	697b      	ldr	r3, [r7, #20]
 8001c66:	4413      	add	r3, r2
 8001c68:	617b      	str	r3, [r7, #20]
    tmp = 0x84U;
 8001c6a:	2384      	movs	r3, #132	; 0x84
 8001c6c:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	3320      	adds	r3, #32
 8001c72:	f107 0113 	add.w	r1, r7, #19
 8001c76:	2201      	movs	r2, #1
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f001 f996 	bl	8002faa <st7735_send_data>
 8001c7e:	4602      	mov	r2, r0
 8001c80:	697b      	ldr	r3, [r7, #20]
 8001c82:	4413      	add	r3, r2
 8001c84:	617b      	str	r3, [r7, #20]

    /* Power control, 1 arg, no delay: VGH25 = 2.4C VGSEL = -10 VGH = 3 * AVDD */
    tmp = 0xC5U;
 8001c86:	23c5      	movs	r3, #197	; 0xc5
 8001c88:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL2, &tmp, 1);
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	f103 0020 	add.w	r0, r3, #32
 8001c90:	f107 0213 	add.w	r2, r7, #19
 8001c94:	2301      	movs	r3, #1
 8001c96:	21c1      	movs	r1, #193	; 0xc1
 8001c98:	f001 f972 	bl	8002f80 <st7735_write_reg>
 8001c9c:	4602      	mov	r2, r0
 8001c9e:	697b      	ldr	r3, [r7, #20]
 8001ca0:	4413      	add	r3, r2
 8001ca2:	617b      	str	r3, [r7, #20]

    /* Power control, 2 args, no delay: Opamp current small, Boost frequency */
    tmp = 0x0AU;
 8001ca4:	230a      	movs	r3, #10
 8001ca6:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL3, &tmp, 1);
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	f103 0020 	add.w	r0, r3, #32
 8001cae:	f107 0213 	add.w	r2, r7, #19
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	21c2      	movs	r1, #194	; 0xc2
 8001cb6:	f001 f963 	bl	8002f80 <st7735_write_reg>
 8001cba:	4602      	mov	r2, r0
 8001cbc:	697b      	ldr	r3, [r7, #20]
 8001cbe:	4413      	add	r3, r2
 8001cc0:	617b      	str	r3, [r7, #20]
    tmp = 0x00U;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	3320      	adds	r3, #32
 8001cca:	f107 0113 	add.w	r1, r7, #19
 8001cce:	2201      	movs	r2, #1
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	f001 f96a 	bl	8002faa <st7735_send_data>
 8001cd6:	4602      	mov	r2, r0
 8001cd8:	697b      	ldr	r3, [r7, #20]
 8001cda:	4413      	add	r3, r2
 8001cdc:	617b      	str	r3, [r7, #20]

    /* Power control, 2 args, no delay: BCLK/2, Opamp current small & Medium low */
    tmp = 0x8AU;
 8001cde:	238a      	movs	r3, #138	; 0x8a
 8001ce0:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL4, &tmp, 1);
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	f103 0020 	add.w	r0, r3, #32
 8001ce8:	f107 0213 	add.w	r2, r7, #19
 8001cec:	2301      	movs	r3, #1
 8001cee:	21c3      	movs	r1, #195	; 0xc3
 8001cf0:	f001 f946 	bl	8002f80 <st7735_write_reg>
 8001cf4:	4602      	mov	r2, r0
 8001cf6:	697b      	ldr	r3, [r7, #20]
 8001cf8:	4413      	add	r3, r2
 8001cfa:	617b      	str	r3, [r7, #20]
    tmp = 0x2AU;
 8001cfc:	232a      	movs	r3, #42	; 0x2a
 8001cfe:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	3320      	adds	r3, #32
 8001d04:	f107 0113 	add.w	r1, r7, #19
 8001d08:	2201      	movs	r2, #1
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f001 f94d 	bl	8002faa <st7735_send_data>
 8001d10:	4602      	mov	r2, r0
 8001d12:	697b      	ldr	r3, [r7, #20]
 8001d14:	4413      	add	r3, r2
 8001d16:	617b      	str	r3, [r7, #20]

    /* Power control, 2 args, no delay */
    tmp = 0x8AU;
 8001d18:	238a      	movs	r3, #138	; 0x8a
 8001d1a:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL5, &tmp, 1);
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	f103 0020 	add.w	r0, r3, #32
 8001d22:	f107 0213 	add.w	r2, r7, #19
 8001d26:	2301      	movs	r3, #1
 8001d28:	21c4      	movs	r1, #196	; 0xc4
 8001d2a:	f001 f929 	bl	8002f80 <st7735_write_reg>
 8001d2e:	4602      	mov	r2, r0
 8001d30:	697b      	ldr	r3, [r7, #20]
 8001d32:	4413      	add	r3, r2
 8001d34:	617b      	str	r3, [r7, #20]
    tmp = 0xEEU;
 8001d36:	23ee      	movs	r3, #238	; 0xee
 8001d38:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	3320      	adds	r3, #32
 8001d3e:	f107 0113 	add.w	r1, r7, #19
 8001d42:	2201      	movs	r2, #1
 8001d44:	4618      	mov	r0, r3
 8001d46:	f001 f930 	bl	8002faa <st7735_send_data>
 8001d4a:	4602      	mov	r2, r0
 8001d4c:	697b      	ldr	r3, [r7, #20]
 8001d4e:	4413      	add	r3, r2
 8001d50:	617b      	str	r3, [r7, #20]

    /* Power control, 1 arg, no delay */
    tmp = 0x0EU;
 8001d52:	230e      	movs	r3, #14
 8001d54:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_VCOMH_VCOML_CTRL1, &tmp, 1);
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	f103 0020 	add.w	r0, r3, #32
 8001d5c:	f107 0213 	add.w	r2, r7, #19
 8001d60:	2301      	movs	r3, #1
 8001d62:	21c5      	movs	r1, #197	; 0xc5
 8001d64:	f001 f90c 	bl	8002f80 <st7735_write_reg>
 8001d68:	4602      	mov	r2, r0
 8001d6a:	697b      	ldr	r3, [r7, #20]
 8001d6c:	4413      	add	r3, r2
 8001d6e:	617b      	str	r3, [r7, #20]

		/* choose panel*/
		if (pDriver->Panel == HannStar_Panel) {
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	7b1b      	ldrb	r3, [r3, #12]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d10d      	bne.n	8001d94 <ST7735_Init+0x368>
			ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_INVERSION_ON, &tmp, 0);
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	f103 0020 	add.w	r0, r3, #32
 8001d7e:	f107 0213 	add.w	r2, r7, #19
 8001d82:	2300      	movs	r3, #0
 8001d84:	2121      	movs	r1, #33	; 0x21
 8001d86:	f001 f8fb 	bl	8002f80 <st7735_write_reg>
 8001d8a:	4602      	mov	r2, r0
 8001d8c:	697b      	ldr	r3, [r7, #20]
 8001d8e:	4413      	add	r3, r2
 8001d90:	617b      	str	r3, [r7, #20]
 8001d92:	e00c      	b.n	8001dae <ST7735_Init+0x382>
		} else {
			ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_INVERSION_OFF, &tmp, 0);
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	f103 0020 	add.w	r0, r3, #32
 8001d9a:	f107 0213 	add.w	r2, r7, #19
 8001d9e:	2300      	movs	r3, #0
 8001da0:	2120      	movs	r1, #32
 8001da2:	f001 f8ed 	bl	8002f80 <st7735_write_reg>
 8001da6:	4602      	mov	r2, r0
 8001da8:	697b      	ldr	r3, [r7, #20]
 8001daa:	4413      	add	r3, r2
 8001dac:	617b      	str	r3, [r7, #20]
		}
    /* Set color mode, 1 arg, no delay */
    ret += st7735_write_reg(&pObj->Ctx, ST7735_COLOR_MODE, (uint8_t*)&ColorCoding, 1);
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	f103 0020 	add.w	r0, r3, #32
 8001db4:	f107 0208 	add.w	r2, r7, #8
 8001db8:	2301      	movs	r3, #1
 8001dba:	213a      	movs	r1, #58	; 0x3a
 8001dbc:	f001 f8e0 	bl	8002f80 <st7735_write_reg>
 8001dc0:	4602      	mov	r2, r0
 8001dc2:	697b      	ldr	r3, [r7, #20]
 8001dc4:	4413      	add	r3, r2
 8001dc6:	617b      	str	r3, [r7, #20]

    /* Magical unicorn dust, 16 args, no delay */
    tmp = 0x02U;
 8001dc8:	2302      	movs	r3, #2
 8001dca:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PV_GAMMA_CTRL, &tmp, 1);
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	f103 0020 	add.w	r0, r3, #32
 8001dd2:	f107 0213 	add.w	r2, r7, #19
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	21e0      	movs	r1, #224	; 0xe0
 8001dda:	f001 f8d1 	bl	8002f80 <st7735_write_reg>
 8001dde:	4602      	mov	r2, r0
 8001de0:	697b      	ldr	r3, [r7, #20]
 8001de2:	4413      	add	r3, r2
 8001de4:	617b      	str	r3, [r7, #20]
    tmp = 0x1CU;
 8001de6:	231c      	movs	r3, #28
 8001de8:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	3320      	adds	r3, #32
 8001dee:	f107 0113 	add.w	r1, r7, #19
 8001df2:	2201      	movs	r2, #1
 8001df4:	4618      	mov	r0, r3
 8001df6:	f001 f8d8 	bl	8002faa <st7735_send_data>
 8001dfa:	4602      	mov	r2, r0
 8001dfc:	697b      	ldr	r3, [r7, #20]
 8001dfe:	4413      	add	r3, r2
 8001e00:	617b      	str	r3, [r7, #20]
    tmp = 0x07U;
 8001e02:	2307      	movs	r3, #7
 8001e04:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	3320      	adds	r3, #32
 8001e0a:	f107 0113 	add.w	r1, r7, #19
 8001e0e:	2201      	movs	r2, #1
 8001e10:	4618      	mov	r0, r3
 8001e12:	f001 f8ca 	bl	8002faa <st7735_send_data>
 8001e16:	4602      	mov	r2, r0
 8001e18:	697b      	ldr	r3, [r7, #20]
 8001e1a:	4413      	add	r3, r2
 8001e1c:	617b      	str	r3, [r7, #20]
    tmp = 0x12U;
 8001e1e:	2312      	movs	r3, #18
 8001e20:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	3320      	adds	r3, #32
 8001e26:	f107 0113 	add.w	r1, r7, #19
 8001e2a:	2201      	movs	r2, #1
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	f001 f8bc 	bl	8002faa <st7735_send_data>
 8001e32:	4602      	mov	r2, r0
 8001e34:	697b      	ldr	r3, [r7, #20]
 8001e36:	4413      	add	r3, r2
 8001e38:	617b      	str	r3, [r7, #20]
    tmp = 0x37U;
 8001e3a:	2337      	movs	r3, #55	; 0x37
 8001e3c:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	3320      	adds	r3, #32
 8001e42:	f107 0113 	add.w	r1, r7, #19
 8001e46:	2201      	movs	r2, #1
 8001e48:	4618      	mov	r0, r3
 8001e4a:	f001 f8ae 	bl	8002faa <st7735_send_data>
 8001e4e:	4602      	mov	r2, r0
 8001e50:	697b      	ldr	r3, [r7, #20]
 8001e52:	4413      	add	r3, r2
 8001e54:	617b      	str	r3, [r7, #20]
    tmp = 0x32U;
 8001e56:	2332      	movs	r3, #50	; 0x32
 8001e58:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	3320      	adds	r3, #32
 8001e5e:	f107 0113 	add.w	r1, r7, #19
 8001e62:	2201      	movs	r2, #1
 8001e64:	4618      	mov	r0, r3
 8001e66:	f001 f8a0 	bl	8002faa <st7735_send_data>
 8001e6a:	4602      	mov	r2, r0
 8001e6c:	697b      	ldr	r3, [r7, #20]
 8001e6e:	4413      	add	r3, r2
 8001e70:	617b      	str	r3, [r7, #20]
    tmp = 0x29U;
 8001e72:	2329      	movs	r3, #41	; 0x29
 8001e74:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	3320      	adds	r3, #32
 8001e7a:	f107 0113 	add.w	r1, r7, #19
 8001e7e:	2201      	movs	r2, #1
 8001e80:	4618      	mov	r0, r3
 8001e82:	f001 f892 	bl	8002faa <st7735_send_data>
 8001e86:	4602      	mov	r2, r0
 8001e88:	697b      	ldr	r3, [r7, #20]
 8001e8a:	4413      	add	r3, r2
 8001e8c:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 8001e8e:	232d      	movs	r3, #45	; 0x2d
 8001e90:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	3320      	adds	r3, #32
 8001e96:	f107 0113 	add.w	r1, r7, #19
 8001e9a:	2201      	movs	r2, #1
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	f001 f884 	bl	8002faa <st7735_send_data>
 8001ea2:	4602      	mov	r2, r0
 8001ea4:	697b      	ldr	r3, [r7, #20]
 8001ea6:	4413      	add	r3, r2
 8001ea8:	617b      	str	r3, [r7, #20]
    tmp = 0x29U;
 8001eaa:	2329      	movs	r3, #41	; 0x29
 8001eac:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	3320      	adds	r3, #32
 8001eb2:	f107 0113 	add.w	r1, r7, #19
 8001eb6:	2201      	movs	r2, #1
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f001 f876 	bl	8002faa <st7735_send_data>
 8001ebe:	4602      	mov	r2, r0
 8001ec0:	697b      	ldr	r3, [r7, #20]
 8001ec2:	4413      	add	r3, r2
 8001ec4:	617b      	str	r3, [r7, #20]
    tmp = 0x25U;
 8001ec6:	2325      	movs	r3, #37	; 0x25
 8001ec8:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	3320      	adds	r3, #32
 8001ece:	f107 0113 	add.w	r1, r7, #19
 8001ed2:	2201      	movs	r2, #1
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f001 f868 	bl	8002faa <st7735_send_data>
 8001eda:	4602      	mov	r2, r0
 8001edc:	697b      	ldr	r3, [r7, #20]
 8001ede:	4413      	add	r3, r2
 8001ee0:	617b      	str	r3, [r7, #20]
    tmp = 0x2BU;
 8001ee2:	232b      	movs	r3, #43	; 0x2b
 8001ee4:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	3320      	adds	r3, #32
 8001eea:	f107 0113 	add.w	r1, r7, #19
 8001eee:	2201      	movs	r2, #1
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	f001 f85a 	bl	8002faa <st7735_send_data>
 8001ef6:	4602      	mov	r2, r0
 8001ef8:	697b      	ldr	r3, [r7, #20]
 8001efa:	4413      	add	r3, r2
 8001efc:	617b      	str	r3, [r7, #20]
    tmp = 0x39U;
 8001efe:	2339      	movs	r3, #57	; 0x39
 8001f00:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	3320      	adds	r3, #32
 8001f06:	f107 0113 	add.w	r1, r7, #19
 8001f0a:	2201      	movs	r2, #1
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	f001 f84c 	bl	8002faa <st7735_send_data>
 8001f12:	4602      	mov	r2, r0
 8001f14:	697b      	ldr	r3, [r7, #20]
 8001f16:	4413      	add	r3, r2
 8001f18:	617b      	str	r3, [r7, #20]
    tmp = 0x00U;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	3320      	adds	r3, #32
 8001f22:	f107 0113 	add.w	r1, r7, #19
 8001f26:	2201      	movs	r2, #1
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f001 f83e 	bl	8002faa <st7735_send_data>
 8001f2e:	4602      	mov	r2, r0
 8001f30:	697b      	ldr	r3, [r7, #20]
 8001f32:	4413      	add	r3, r2
 8001f34:	617b      	str	r3, [r7, #20]
    tmp = 0x01U;
 8001f36:	2301      	movs	r3, #1
 8001f38:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	3320      	adds	r3, #32
 8001f3e:	f107 0113 	add.w	r1, r7, #19
 8001f42:	2201      	movs	r2, #1
 8001f44:	4618      	mov	r0, r3
 8001f46:	f001 f830 	bl	8002faa <st7735_send_data>
 8001f4a:	4602      	mov	r2, r0
 8001f4c:	697b      	ldr	r3, [r7, #20]
 8001f4e:	4413      	add	r3, r2
 8001f50:	617b      	str	r3, [r7, #20]
    tmp = 0x03U;
 8001f52:	2303      	movs	r3, #3
 8001f54:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	3320      	adds	r3, #32
 8001f5a:	f107 0113 	add.w	r1, r7, #19
 8001f5e:	2201      	movs	r2, #1
 8001f60:	4618      	mov	r0, r3
 8001f62:	f001 f822 	bl	8002faa <st7735_send_data>
 8001f66:	4602      	mov	r2, r0
 8001f68:	697b      	ldr	r3, [r7, #20]
 8001f6a:	4413      	add	r3, r2
 8001f6c:	617b      	str	r3, [r7, #20]
    tmp = 0x10U;
 8001f6e:	2310      	movs	r3, #16
 8001f70:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	3320      	adds	r3, #32
 8001f76:	f107 0113 	add.w	r1, r7, #19
 8001f7a:	2201      	movs	r2, #1
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	f001 f814 	bl	8002faa <st7735_send_data>
 8001f82:	4602      	mov	r2, r0
 8001f84:	697b      	ldr	r3, [r7, #20]
 8001f86:	4413      	add	r3, r2
 8001f88:	617b      	str	r3, [r7, #20]

    /* Sparkles and rainbows, 16 args, no delay */
    tmp = 0x03U;
 8001f8a:	2303      	movs	r3, #3
 8001f8c:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_NV_GAMMA_CTRL, &tmp, 1);
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	f103 0020 	add.w	r0, r3, #32
 8001f94:	f107 0213 	add.w	r2, r7, #19
 8001f98:	2301      	movs	r3, #1
 8001f9a:	21e1      	movs	r1, #225	; 0xe1
 8001f9c:	f000 fff0 	bl	8002f80 <st7735_write_reg>
 8001fa0:	4602      	mov	r2, r0
 8001fa2:	697b      	ldr	r3, [r7, #20]
 8001fa4:	4413      	add	r3, r2
 8001fa6:	617b      	str	r3, [r7, #20]
    tmp = 0x1DU;
 8001fa8:	231d      	movs	r3, #29
 8001faa:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	3320      	adds	r3, #32
 8001fb0:	f107 0113 	add.w	r1, r7, #19
 8001fb4:	2201      	movs	r2, #1
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	f000 fff7 	bl	8002faa <st7735_send_data>
 8001fbc:	4602      	mov	r2, r0
 8001fbe:	697b      	ldr	r3, [r7, #20]
 8001fc0:	4413      	add	r3, r2
 8001fc2:	617b      	str	r3, [r7, #20]
    tmp = 0x07U;
 8001fc4:	2307      	movs	r3, #7
 8001fc6:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	3320      	adds	r3, #32
 8001fcc:	f107 0113 	add.w	r1, r7, #19
 8001fd0:	2201      	movs	r2, #1
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	f000 ffe9 	bl	8002faa <st7735_send_data>
 8001fd8:	4602      	mov	r2, r0
 8001fda:	697b      	ldr	r3, [r7, #20]
 8001fdc:	4413      	add	r3, r2
 8001fde:	617b      	str	r3, [r7, #20]
    tmp = 0x06U;
 8001fe0:	2306      	movs	r3, #6
 8001fe2:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	3320      	adds	r3, #32
 8001fe8:	f107 0113 	add.w	r1, r7, #19
 8001fec:	2201      	movs	r2, #1
 8001fee:	4618      	mov	r0, r3
 8001ff0:	f000 ffdb 	bl	8002faa <st7735_send_data>
 8001ff4:	4602      	mov	r2, r0
 8001ff6:	697b      	ldr	r3, [r7, #20]
 8001ff8:	4413      	add	r3, r2
 8001ffa:	617b      	str	r3, [r7, #20]
    tmp = 0x2EU;
 8001ffc:	232e      	movs	r3, #46	; 0x2e
 8001ffe:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	3320      	adds	r3, #32
 8002004:	f107 0113 	add.w	r1, r7, #19
 8002008:	2201      	movs	r2, #1
 800200a:	4618      	mov	r0, r3
 800200c:	f000 ffcd 	bl	8002faa <st7735_send_data>
 8002010:	4602      	mov	r2, r0
 8002012:	697b      	ldr	r3, [r7, #20]
 8002014:	4413      	add	r3, r2
 8002016:	617b      	str	r3, [r7, #20]
    tmp = 0x2CU;
 8002018:	232c      	movs	r3, #44	; 0x2c
 800201a:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	3320      	adds	r3, #32
 8002020:	f107 0113 	add.w	r1, r7, #19
 8002024:	2201      	movs	r2, #1
 8002026:	4618      	mov	r0, r3
 8002028:	f000 ffbf 	bl	8002faa <st7735_send_data>
 800202c:	4602      	mov	r2, r0
 800202e:	697b      	ldr	r3, [r7, #20]
 8002030:	4413      	add	r3, r2
 8002032:	617b      	str	r3, [r7, #20]
    tmp = 0x29U;
 8002034:	2329      	movs	r3, #41	; 0x29
 8002036:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	3320      	adds	r3, #32
 800203c:	f107 0113 	add.w	r1, r7, #19
 8002040:	2201      	movs	r2, #1
 8002042:	4618      	mov	r0, r3
 8002044:	f000 ffb1 	bl	8002faa <st7735_send_data>
 8002048:	4602      	mov	r2, r0
 800204a:	697b      	ldr	r3, [r7, #20]
 800204c:	4413      	add	r3, r2
 800204e:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 8002050:	232d      	movs	r3, #45	; 0x2d
 8002052:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	3320      	adds	r3, #32
 8002058:	f107 0113 	add.w	r1, r7, #19
 800205c:	2201      	movs	r2, #1
 800205e:	4618      	mov	r0, r3
 8002060:	f000 ffa3 	bl	8002faa <st7735_send_data>
 8002064:	4602      	mov	r2, r0
 8002066:	697b      	ldr	r3, [r7, #20]
 8002068:	4413      	add	r3, r2
 800206a:	617b      	str	r3, [r7, #20]
    tmp = 0x2EU;
 800206c:	232e      	movs	r3, #46	; 0x2e
 800206e:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	3320      	adds	r3, #32
 8002074:	f107 0113 	add.w	r1, r7, #19
 8002078:	2201      	movs	r2, #1
 800207a:	4618      	mov	r0, r3
 800207c:	f000 ff95 	bl	8002faa <st7735_send_data>
 8002080:	4602      	mov	r2, r0
 8002082:	697b      	ldr	r3, [r7, #20]
 8002084:	4413      	add	r3, r2
 8002086:	617b      	str	r3, [r7, #20]
    tmp = 0x2EU;
 8002088:	232e      	movs	r3, #46	; 0x2e
 800208a:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	3320      	adds	r3, #32
 8002090:	f107 0113 	add.w	r1, r7, #19
 8002094:	2201      	movs	r2, #1
 8002096:	4618      	mov	r0, r3
 8002098:	f000 ff87 	bl	8002faa <st7735_send_data>
 800209c:	4602      	mov	r2, r0
 800209e:	697b      	ldr	r3, [r7, #20]
 80020a0:	4413      	add	r3, r2
 80020a2:	617b      	str	r3, [r7, #20]
    tmp = 0x37U;
 80020a4:	2337      	movs	r3, #55	; 0x37
 80020a6:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	3320      	adds	r3, #32
 80020ac:	f107 0113 	add.w	r1, r7, #19
 80020b0:	2201      	movs	r2, #1
 80020b2:	4618      	mov	r0, r3
 80020b4:	f000 ff79 	bl	8002faa <st7735_send_data>
 80020b8:	4602      	mov	r2, r0
 80020ba:	697b      	ldr	r3, [r7, #20]
 80020bc:	4413      	add	r3, r2
 80020be:	617b      	str	r3, [r7, #20]
    tmp = 0x3FU;
 80020c0:	233f      	movs	r3, #63	; 0x3f
 80020c2:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	3320      	adds	r3, #32
 80020c8:	f107 0113 	add.w	r1, r7, #19
 80020cc:	2201      	movs	r2, #1
 80020ce:	4618      	mov	r0, r3
 80020d0:	f000 ff6b 	bl	8002faa <st7735_send_data>
 80020d4:	4602      	mov	r2, r0
 80020d6:	697b      	ldr	r3, [r7, #20]
 80020d8:	4413      	add	r3, r2
 80020da:	617b      	str	r3, [r7, #20]
    tmp = 0x00U;
 80020dc:	2300      	movs	r3, #0
 80020de:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	3320      	adds	r3, #32
 80020e4:	f107 0113 	add.w	r1, r7, #19
 80020e8:	2201      	movs	r2, #1
 80020ea:	4618      	mov	r0, r3
 80020ec:	f000 ff5d 	bl	8002faa <st7735_send_data>
 80020f0:	4602      	mov	r2, r0
 80020f2:	697b      	ldr	r3, [r7, #20]
 80020f4:	4413      	add	r3, r2
 80020f6:	617b      	str	r3, [r7, #20]
    tmp = 0x00U;
 80020f8:	2300      	movs	r3, #0
 80020fa:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	3320      	adds	r3, #32
 8002100:	f107 0113 	add.w	r1, r7, #19
 8002104:	2201      	movs	r2, #1
 8002106:	4618      	mov	r0, r3
 8002108:	f000 ff4f 	bl	8002faa <st7735_send_data>
 800210c:	4602      	mov	r2, r0
 800210e:	697b      	ldr	r3, [r7, #20]
 8002110:	4413      	add	r3, r2
 8002112:	617b      	str	r3, [r7, #20]
    tmp = 0x02U;
 8002114:	2302      	movs	r3, #2
 8002116:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	3320      	adds	r3, #32
 800211c:	f107 0113 	add.w	r1, r7, #19
 8002120:	2201      	movs	r2, #1
 8002122:	4618      	mov	r0, r3
 8002124:	f000 ff41 	bl	8002faa <st7735_send_data>
 8002128:	4602      	mov	r2, r0
 800212a:	697b      	ldr	r3, [r7, #20]
 800212c:	4413      	add	r3, r2
 800212e:	617b      	str	r3, [r7, #20]
    tmp = 0x10U;
 8002130:	2310      	movs	r3, #16
 8002132:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	3320      	adds	r3, #32
 8002138:	f107 0113 	add.w	r1, r7, #19
 800213c:	2201      	movs	r2, #1
 800213e:	4618      	mov	r0, r3
 8002140:	f000 ff33 	bl	8002faa <st7735_send_data>
 8002144:	4602      	mov	r2, r0
 8002146:	697b      	ldr	r3, [r7, #20]
 8002148:	4413      	add	r3, r2
 800214a:	617b      	str	r3, [r7, #20]

    /* Normal display on, no args, no delay */
    tmp  = 0x00U;
 800214c:	2300      	movs	r3, #0
 800214e:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 1);
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	f103 0020 	add.w	r0, r3, #32
 8002156:	f107 0213 	add.w	r2, r7, #19
 800215a:	2301      	movs	r3, #1
 800215c:	2113      	movs	r1, #19
 800215e:	f000 ff0f 	bl	8002f80 <st7735_write_reg>
 8002162:	4602      	mov	r2, r0
 8002164:	697b      	ldr	r3, [r7, #20]
 8002166:	4413      	add	r3, r2
 8002168:	617b      	str	r3, [r7, #20]

    /* Main screen turn on, no delay */
    ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_ON, &tmp, 1);
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	f103 0020 	add.w	r0, r3, #32
 8002170:	f107 0213 	add.w	r2, r7, #19
 8002174:	2301      	movs	r3, #1
 8002176:	2129      	movs	r1, #41	; 0x29
 8002178:	f000 ff02 	bl	8002f80 <st7735_write_reg>
 800217c:	4602      	mov	r2, r0
 800217e:	697b      	ldr	r3, [r7, #20]
 8002180:	4413      	add	r3, r2
 8002182:	617b      	str	r3, [r7, #20]

    /* Set the display Orientation and the default display window */
    ret += ST7735_SetOrientation(pObj, pDriver);
 8002184:	6879      	ldr	r1, [r7, #4]
 8002186:	68f8      	ldr	r0, [r7, #12]
 8002188:	f000 f944 	bl	8002414 <ST7735_SetOrientation>
 800218c:	4602      	mov	r2, r0
 800218e:	697b      	ldr	r3, [r7, #20]
 8002190:	4413      	add	r3, r2
 8002192:	617b      	str	r3, [r7, #20]
  }

  if(ret != ST7735_OK)
 8002194:	697b      	ldr	r3, [r7, #20]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d002      	beq.n	80021a0 <ST7735_Init+0x774>
  {
    ret = ST7735_ERROR;
 800219a:	f04f 33ff 	mov.w	r3, #4294967295
 800219e:	617b      	str	r3, [r7, #20]
  }

  return ret;
 80021a0:	697b      	ldr	r3, [r7, #20]
}
 80021a2:	4618      	mov	r0, r3
 80021a4:	3718      	adds	r7, #24
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}

080021aa <ST7735_DeInit>:
  * @brief  De-Initialize the st7735 LCD Component.
  * @param  pObj Component object
  * @retval Component status
  */
int32_t ST7735_DeInit(ST7735_Object_t *pObj)
{
 80021aa:	b480      	push	{r7}
 80021ac:	b083      	sub	sp, #12
 80021ae:	af00      	add	r7, sp, #0
 80021b0:	6078      	str	r0, [r7, #4]
  (void)(pObj);

  return ST7735_OK;
 80021b2:	2300      	movs	r3, #0
}
 80021b4:	4618      	mov	r0, r3
 80021b6:	370c      	adds	r7, #12
 80021b8:	46bd      	mov	sp, r7
 80021ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021be:	4770      	bx	lr

080021c0 <ST7735_ReadID>:
  * @param  pObj Component object
  * @param  Id Component ID
  * @retval The component status
  */
int32_t ST7735_ReadID(ST7735_Object_t *pObj, uint32_t *Id)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b084      	sub	sp, #16
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
 80021c8:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint8_t tmp[3];

  if(st7735_read_reg(&pObj->Ctx, ST7735_READ_ID1, &tmp[0]) != ST7735_OK)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	3320      	adds	r3, #32
 80021ce:	f107 0208 	add.w	r2, r7, #8
 80021d2:	21da      	movs	r1, #218	; 0xda
 80021d4:	4618      	mov	r0, r3
 80021d6:	f000 fec0 	bl	8002f5a <st7735_read_reg>
 80021da:	4603      	mov	r3, r0
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d003      	beq.n	80021e8 <ST7735_ReadID+0x28>
  {
    ret = ST7735_ERROR;
 80021e0:	f04f 33ff 	mov.w	r3, #4294967295
 80021e4:	60fb      	str	r3, [r7, #12]
 80021e6:	e02d      	b.n	8002244 <ST7735_ReadID+0x84>
  }
  else if(st7735_read_reg(&pObj->Ctx, ST7735_READ_ID2, &tmp[1]) != ST7735_OK)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	f103 0020 	add.w	r0, r3, #32
 80021ee:	f107 0308 	add.w	r3, r7, #8
 80021f2:	3301      	adds	r3, #1
 80021f4:	461a      	mov	r2, r3
 80021f6:	21db      	movs	r1, #219	; 0xdb
 80021f8:	f000 feaf 	bl	8002f5a <st7735_read_reg>
 80021fc:	4603      	mov	r3, r0
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d003      	beq.n	800220a <ST7735_ReadID+0x4a>
  {
    ret = ST7735_ERROR;
 8002202:	f04f 33ff 	mov.w	r3, #4294967295
 8002206:	60fb      	str	r3, [r7, #12]
 8002208:	e01c      	b.n	8002244 <ST7735_ReadID+0x84>
  }	
	else if(st7735_read_reg(&pObj->Ctx, ST7735_READ_ID3, &tmp[2]) != ST7735_OK)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	f103 0020 	add.w	r0, r3, #32
 8002210:	f107 0308 	add.w	r3, r7, #8
 8002214:	3302      	adds	r3, #2
 8002216:	461a      	mov	r2, r3
 8002218:	21dc      	movs	r1, #220	; 0xdc
 800221a:	f000 fe9e 	bl	8002f5a <st7735_read_reg>
 800221e:	4603      	mov	r3, r0
 8002220:	2b00      	cmp	r3, #0
 8002222:	d003      	beq.n	800222c <ST7735_ReadID+0x6c>
  {
    ret = ST7735_ERROR;
 8002224:	f04f 33ff 	mov.w	r3, #4294967295
 8002228:	60fb      	str	r3, [r7, #12]
 800222a:	e00b      	b.n	8002244 <ST7735_ReadID+0x84>
  }	
  else
  {
		
    *Id = ((uint32_t)tmp[2])<<0| ((uint32_t)tmp[1])<<8 | ((uint32_t)tmp[0])<<16;
 800222c:	7abb      	ldrb	r3, [r7, #10]
 800222e:	461a      	mov	r2, r3
 8002230:	7a7b      	ldrb	r3, [r7, #9]
 8002232:	021b      	lsls	r3, r3, #8
 8002234:	431a      	orrs	r2, r3
 8002236:	7a3b      	ldrb	r3, [r7, #8]
 8002238:	041b      	lsls	r3, r3, #16
 800223a:	431a      	orrs	r2, r3
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	601a      	str	r2, [r3, #0]
		//*Id = __rbit(*Id);
    ret = ST7735_OK;
 8002240:	2300      	movs	r3, #0
 8002242:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8002244:	68fb      	ldr	r3, [r7, #12]
}
 8002246:	4618      	mov	r0, r3
 8002248:	3710      	adds	r7, #16
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}
	...

08002250 <ST7735_DisplayOn>:
  * @brief  Enables the Display.
  * @param  pObj Component object
  * @retval The component status
  */
int32_t ST7735_DisplayOn(ST7735_Object_t *pObj)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b084      	sub	sp, #16
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  int32_t ret;
  uint8_t tmp = 0;
 8002258:	2300      	movs	r3, #0
 800225a:	72fb      	strb	r3, [r7, #11]

  ret = st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 0);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	f103 0020 	add.w	r0, r3, #32
 8002262:	f107 020b 	add.w	r2, r7, #11
 8002266:	2300      	movs	r3, #0
 8002268:	2113      	movs	r1, #19
 800226a:	f000 fe89 	bl	8002f80 <st7735_write_reg>
 800226e:	60f8      	str	r0, [r7, #12]
  (void)ST7735_IO_Delay(pObj, 10);
 8002270:	210a      	movs	r1, #10
 8002272:	6878      	ldr	r0, [r7, #4]
 8002274:	f000 fe57 	bl	8002f26 <ST7735_IO_Delay>
  ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_ON, &tmp, 0);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	f103 0020 	add.w	r0, r3, #32
 800227e:	f107 020b 	add.w	r2, r7, #11
 8002282:	2300      	movs	r3, #0
 8002284:	2129      	movs	r1, #41	; 0x29
 8002286:	f000 fe7b 	bl	8002f80 <st7735_write_reg>
 800228a:	4602      	mov	r2, r0
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	4413      	add	r3, r2
 8002290:	60fb      	str	r3, [r7, #12]
  (void)ST7735_IO_Delay(pObj, 10);
 8002292:	210a      	movs	r1, #10
 8002294:	6878      	ldr	r0, [r7, #4]
 8002296:	f000 fe46 	bl	8002f26 <ST7735_IO_Delay>
  ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 0);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	f103 0020 	add.w	r0, r3, #32
 80022a0:	f107 020b 	add.w	r2, r7, #11
 80022a4:	2300      	movs	r3, #0
 80022a6:	2136      	movs	r1, #54	; 0x36
 80022a8:	f000 fe6a 	bl	8002f80 <st7735_write_reg>
 80022ac:	4602      	mov	r2, r0
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	4413      	add	r3, r2
 80022b2:	60fb      	str	r3, [r7, #12]
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80022b4:	4b16      	ldr	r3, [pc, #88]	; (8002310 <ST7735_DisplayOn+0xc0>)
 80022b6:	7b1b      	ldrb	r3, [r3, #12]
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d10a      	bne.n	80022d2 <ST7735_DisplayOn+0x82>
			(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 80022bc:	4b14      	ldr	r3, [pc, #80]	; (8002310 <ST7735_DisplayOn+0xc0>)
 80022be:	689b      	ldr	r3, [r3, #8]
 80022c0:	4a14      	ldr	r2, [pc, #80]	; (8002314 <ST7735_DisplayOn+0xc4>)
 80022c2:	00db      	lsls	r3, r3, #3
 80022c4:	4413      	add	r3, r2
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	b2db      	uxtb	r3, r3
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80022ca:	f043 0308 	orr.w	r3, r3, #8
 80022ce:	b2db      	uxtb	r3, r3
 80022d0:	e006      	b.n	80022e0 <ST7735_DisplayOn+0x90>
			(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 80022d2:	4b0f      	ldr	r3, [pc, #60]	; (8002310 <ST7735_DisplayOn+0xc0>)
 80022d4:	689b      	ldr	r3, [r3, #8]
 80022d6:	4a0f      	ldr	r2, [pc, #60]	; (8002314 <ST7735_DisplayOn+0xc4>)
 80022d8:	00db      	lsls	r3, r3, #3
 80022da:	4413      	add	r3, r2
 80022dc:	685b      	ldr	r3, [r3, #4]
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80022de:	b2db      	uxtb	r3, r3
 80022e0:	72fb      	strb	r3, [r7, #11]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	3320      	adds	r3, #32
 80022e6:	f107 010b 	add.w	r1, r7, #11
 80022ea:	2201      	movs	r2, #1
 80022ec:	4618      	mov	r0, r3
 80022ee:	f000 fe5c 	bl	8002faa <st7735_send_data>
 80022f2:	4602      	mov	r2, r0
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	4413      	add	r3, r2
 80022f8:	60fb      	str	r3, [r7, #12]
  if(ret != ST7735_OK)
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d002      	beq.n	8002306 <ST7735_DisplayOn+0xb6>
  {
    ret = ST7735_ERROR;
 8002300:	f04f 33ff 	mov.w	r3, #4294967295
 8002304:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8002306:	68fb      	ldr	r3, [r7, #12]
}
 8002308:	4618      	mov	r0, r3
 800230a:	3710      	adds	r7, #16
 800230c:	46bd      	mov	sp, r7
 800230e:	bd80      	pop	{r7, pc}
 8002310:	24001a10 	.word	0x24001a10
 8002314:	24000078 	.word	0x24000078

08002318 <ST7735_DisplayOff>:
  * @brief  Disables the Display.
  * @param  pObj Component object
  * @retval The component status
  */
int32_t ST7735_DisplayOff(ST7735_Object_t *pObj)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b084      	sub	sp, #16
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
  int32_t ret;
  uint8_t tmp = 0;
 8002320:	2300      	movs	r3, #0
 8002322:	72fb      	strb	r3, [r7, #11]

  ret = st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 0);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	f103 0020 	add.w	r0, r3, #32
 800232a:	f107 020b 	add.w	r2, r7, #11
 800232e:	2300      	movs	r3, #0
 8002330:	2113      	movs	r1, #19
 8002332:	f000 fe25 	bl	8002f80 <st7735_write_reg>
 8002336:	60f8      	str	r0, [r7, #12]
  (void)ST7735_IO_Delay(pObj, 10);
 8002338:	210a      	movs	r1, #10
 800233a:	6878      	ldr	r0, [r7, #4]
 800233c:	f000 fdf3 	bl	8002f26 <ST7735_IO_Delay>
  ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_OFF, &tmp, 0);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	f103 0020 	add.w	r0, r3, #32
 8002346:	f107 020b 	add.w	r2, r7, #11
 800234a:	2300      	movs	r3, #0
 800234c:	2128      	movs	r1, #40	; 0x28
 800234e:	f000 fe17 	bl	8002f80 <st7735_write_reg>
 8002352:	4602      	mov	r2, r0
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	4413      	add	r3, r2
 8002358:	60fb      	str	r3, [r7, #12]
  (void)ST7735_IO_Delay(pObj, 10);
 800235a:	210a      	movs	r1, #10
 800235c:	6878      	ldr	r0, [r7, #4]
 800235e:	f000 fde2 	bl	8002f26 <ST7735_IO_Delay>
  ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 0);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	f103 0020 	add.w	r0, r3, #32
 8002368:	f107 020b 	add.w	r2, r7, #11
 800236c:	2300      	movs	r3, #0
 800236e:	2136      	movs	r1, #54	; 0x36
 8002370:	f000 fe06 	bl	8002f80 <st7735_write_reg>
 8002374:	4602      	mov	r2, r0
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	4413      	add	r3, r2
 800237a:	60fb      	str	r3, [r7, #12]
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 800237c:	4b16      	ldr	r3, [pc, #88]	; (80023d8 <ST7735_DisplayOff+0xc0>)
 800237e:	7b1b      	ldrb	r3, [r3, #12]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d10a      	bne.n	800239a <ST7735_DisplayOff+0x82>
		(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 8002384:	4b14      	ldr	r3, [pc, #80]	; (80023d8 <ST7735_DisplayOff+0xc0>)
 8002386:	689b      	ldr	r3, [r3, #8]
 8002388:	4a14      	ldr	r2, [pc, #80]	; (80023dc <ST7735_DisplayOff+0xc4>)
 800238a:	00db      	lsls	r3, r3, #3
 800238c:	4413      	add	r3, r2
 800238e:	685b      	ldr	r3, [r3, #4]
 8002390:	b2db      	uxtb	r3, r3
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8002392:	f043 0308 	orr.w	r3, r3, #8
 8002396:	b2db      	uxtb	r3, r3
 8002398:	e006      	b.n	80023a8 <ST7735_DisplayOff+0x90>
		(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 800239a:	4b0f      	ldr	r3, [pc, #60]	; (80023d8 <ST7735_DisplayOff+0xc0>)
 800239c:	689b      	ldr	r3, [r3, #8]
 800239e:	4a0f      	ldr	r2, [pc, #60]	; (80023dc <ST7735_DisplayOff+0xc4>)
 80023a0:	00db      	lsls	r3, r3, #3
 80023a2:	4413      	add	r3, r2
 80023a4:	685b      	ldr	r3, [r3, #4]
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80023a6:	b2db      	uxtb	r3, r3
 80023a8:	72fb      	strb	r3, [r7, #11]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	3320      	adds	r3, #32
 80023ae:	f107 010b 	add.w	r1, r7, #11
 80023b2:	2201      	movs	r2, #1
 80023b4:	4618      	mov	r0, r3
 80023b6:	f000 fdf8 	bl	8002faa <st7735_send_data>
 80023ba:	4602      	mov	r2, r0
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	4413      	add	r3, r2
 80023c0:	60fb      	str	r3, [r7, #12]
  if(ret != ST7735_OK)
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d002      	beq.n	80023ce <ST7735_DisplayOff+0xb6>
  {
    ret = ST7735_ERROR;
 80023c8:	f04f 33ff 	mov.w	r3, #4294967295
 80023cc:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80023ce:	68fb      	ldr	r3, [r7, #12]
}
 80023d0:	4618      	mov	r0, r3
 80023d2:	3710      	adds	r7, #16
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}
 80023d8:	24001a10 	.word	0x24001a10
 80023dc:	24000078 	.word	0x24000078

080023e0 <ST7735_SetBrightness>:
  * @param  pObj Component object
  * @param  Brightness   display brightness to be set
  * @retval Component status
  */
int32_t ST7735_SetBrightness(ST7735_Object_t *pObj, uint32_t Brightness)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b083      	sub	sp, #12
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
 80023e8:	6039      	str	r1, [r7, #0]
  (void)(pObj);
  (void)(Brightness);
	
  /* Feature not supported */
  return ST7735_ERROR;
 80023ea:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023ee:	4618      	mov	r0, r3
 80023f0:	370c      	adds	r7, #12
 80023f2:	46bd      	mov	sp, r7
 80023f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f8:	4770      	bx	lr

080023fa <ST7735_GetBrightness>:
  * @param  pObj Component object
  * @param  Brightness   display brightness to be returned
  * @retval Component status
  */
int32_t ST7735_GetBrightness(ST7735_Object_t *pObj, uint32_t *Brightness)
{
 80023fa:	b480      	push	{r7}
 80023fc:	b083      	sub	sp, #12
 80023fe:	af00      	add	r7, sp, #0
 8002400:	6078      	str	r0, [r7, #4]
 8002402:	6039      	str	r1, [r7, #0]
  (void)(pObj);
  (void)(Brightness);

  /* Feature not supported */
  return ST7735_ERROR;
 8002404:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002408:	4618      	mov	r0, r3
 800240a:	370c      	adds	r7, #12
 800240c:	46bd      	mov	sp, r7
 800240e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002412:	4770      	bx	lr

08002414 <ST7735_SetOrientation>:
  * @param  Orientation ST7735_ORIENTATION_PORTRAIT, ST7735_ORIENTATION_PORTRAIT_ROT180
  *                     ST7735_ORIENTATION_LANDSCAPE or ST7735_ORIENTATION_LANDSCAPE_ROT180
  * @retval The component status
  */
int32_t ST7735_SetOrientation(ST7735_Object_t *pObj, ST7735_Ctx_t *pDriver)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b086      	sub	sp, #24
 8002418:	af02      	add	r7, sp, #8
 800241a:	6078      	str	r0, [r7, #4]
 800241c:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint8_t tmp;

  if((pDriver->Orientation == ST7735_ORIENTATION_PORTRAIT) || (pDriver->Orientation == ST7735_ORIENTATION_PORTRAIT_ROT180))
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	689b      	ldr	r3, [r3, #8]
 8002422:	2b00      	cmp	r3, #0
 8002424:	d003      	beq.n	800242e <ST7735_SetOrientation+0x1a>
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	689b      	ldr	r3, [r3, #8]
 800242a:	2b01      	cmp	r3, #1
 800242c:	d119      	bne.n	8002462 <ST7735_SetOrientation+0x4e>
  {
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	7b5b      	ldrb	r3, [r3, #13]
 8002432:	2b01      	cmp	r3, #1
 8002434:	d106      	bne.n	8002444 <ST7735_SetOrientation+0x30>
			ST7735Ctx.Width  = ST7735_0_9_WIDTH;
 8002436:	4b3c      	ldr	r3, [pc, #240]	; (8002528 <ST7735_SetOrientation+0x114>)
 8002438:	2250      	movs	r2, #80	; 0x50
 800243a:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_0_9_HEIGHT;
 800243c:	4b3a      	ldr	r3, [pc, #232]	; (8002528 <ST7735_SetOrientation+0x114>)
 800243e:	22a0      	movs	r2, #160	; 0xa0
 8002440:	605a      	str	r2, [r3, #4]
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 8002442:	e028      	b.n	8002496 <ST7735_SetOrientation+0x82>
		} else if (pDriver->Type == ST7735_1_8_inch_screen || pDriver->Type == ST7735_1_8a_inch_screen){
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	7b5b      	ldrb	r3, [r3, #13]
 8002448:	2b00      	cmp	r3, #0
 800244a:	d003      	beq.n	8002454 <ST7735_SetOrientation+0x40>
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	7b5b      	ldrb	r3, [r3, #13]
 8002450:	2b02      	cmp	r3, #2
 8002452:	d120      	bne.n	8002496 <ST7735_SetOrientation+0x82>
			ST7735Ctx.Width  = ST7735_1_8_WIDTH;
 8002454:	4b34      	ldr	r3, [pc, #208]	; (8002528 <ST7735_SetOrientation+0x114>)
 8002456:	2280      	movs	r2, #128	; 0x80
 8002458:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_1_8_HEIGHT;
 800245a:	4b33      	ldr	r3, [pc, #204]	; (8002528 <ST7735_SetOrientation+0x114>)
 800245c:	22a0      	movs	r2, #160	; 0xa0
 800245e:	605a      	str	r2, [r3, #4]
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 8002460:	e019      	b.n	8002496 <ST7735_SetOrientation+0x82>
		}
  }
  else
  {
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	7b5b      	ldrb	r3, [r3, #13]
 8002466:	2b01      	cmp	r3, #1
 8002468:	d106      	bne.n	8002478 <ST7735_SetOrientation+0x64>
			ST7735Ctx.Width  = ST7735_0_9_HEIGHT;
 800246a:	4b2f      	ldr	r3, [pc, #188]	; (8002528 <ST7735_SetOrientation+0x114>)
 800246c:	22a0      	movs	r2, #160	; 0xa0
 800246e:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_0_9_WIDTH;
 8002470:	4b2d      	ldr	r3, [pc, #180]	; (8002528 <ST7735_SetOrientation+0x114>)
 8002472:	2250      	movs	r2, #80	; 0x50
 8002474:	605a      	str	r2, [r3, #4]
 8002476:	e00f      	b.n	8002498 <ST7735_SetOrientation+0x84>
		} else if (pDriver->Type == ST7735_1_8_inch_screen || pDriver->Type == ST7735_1_8a_inch_screen){
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	7b5b      	ldrb	r3, [r3, #13]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d003      	beq.n	8002488 <ST7735_SetOrientation+0x74>
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	7b5b      	ldrb	r3, [r3, #13]
 8002484:	2b02      	cmp	r3, #2
 8002486:	d107      	bne.n	8002498 <ST7735_SetOrientation+0x84>
			ST7735Ctx.Width  = ST7735_1_8_HEIGHT;
 8002488:	4b27      	ldr	r3, [pc, #156]	; (8002528 <ST7735_SetOrientation+0x114>)
 800248a:	22a0      	movs	r2, #160	; 0xa0
 800248c:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_1_8_WIDTH;
 800248e:	4b26      	ldr	r3, [pc, #152]	; (8002528 <ST7735_SetOrientation+0x114>)
 8002490:	2280      	movs	r2, #128	; 0x80
 8002492:	605a      	str	r2, [r3, #4]
 8002494:	e000      	b.n	8002498 <ST7735_SetOrientation+0x84>
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 8002496:	bf00      	nop
		}
  }
	
	ST7735Ctx.Orientation = pDriver->Orientation;
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	689b      	ldr	r3, [r3, #8]
 800249c:	4a22      	ldr	r2, [pc, #136]	; (8002528 <ST7735_SetOrientation+0x114>)
 800249e:	6093      	str	r3, [r2, #8]
	ST7735Ctx.Panel = pDriver->Panel;
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	7b1a      	ldrb	r2, [r3, #12]
 80024a4:	4b20      	ldr	r3, [pc, #128]	; (8002528 <ST7735_SetOrientation+0x114>)
 80024a6:	731a      	strb	r2, [r3, #12]
	ST7735Ctx.Type = pDriver->Type;
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	7b5a      	ldrb	r2, [r3, #13]
 80024ac:	4b1e      	ldr	r3, [pc, #120]	; (8002528 <ST7735_SetOrientation+0x114>)
 80024ae:	735a      	strb	r2, [r3, #13]
	
  ret = ST7735_SetDisplayWindow(pObj, 0U, 0U, ST7735Ctx.Width, ST7735Ctx.Height);
 80024b0:	4b1d      	ldr	r3, [pc, #116]	; (8002528 <ST7735_SetOrientation+0x114>)
 80024b2:	681a      	ldr	r2, [r3, #0]
 80024b4:	4b1c      	ldr	r3, [pc, #112]	; (8002528 <ST7735_SetOrientation+0x114>)
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	9300      	str	r3, [sp, #0]
 80024ba:	4613      	mov	r3, r2
 80024bc:	2200      	movs	r2, #0
 80024be:	2100      	movs	r1, #0
 80024c0:	6878      	ldr	r0, [r7, #4]
 80024c2:	f000 fbdf 	bl	8002c84 <ST7735_SetDisplayWindow>
 80024c6:	60f8      	str	r0, [r7, #12]

	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80024c8:	4b17      	ldr	r3, [pc, #92]	; (8002528 <ST7735_SetOrientation+0x114>)
 80024ca:	7b1b      	ldrb	r3, [r3, #12]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d10a      	bne.n	80024e6 <ST7735_SetOrientation+0xd2>
			(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 80024d0:	4b15      	ldr	r3, [pc, #84]	; (8002528 <ST7735_SetOrientation+0x114>)
 80024d2:	689b      	ldr	r3, [r3, #8]
 80024d4:	4a15      	ldr	r2, [pc, #84]	; (800252c <ST7735_SetOrientation+0x118>)
 80024d6:	00db      	lsls	r3, r3, #3
 80024d8:	4413      	add	r3, r2
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	b2db      	uxtb	r3, r3
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80024de:	f043 0308 	orr.w	r3, r3, #8
 80024e2:	b2db      	uxtb	r3, r3
 80024e4:	e006      	b.n	80024f4 <ST7735_SetOrientation+0xe0>
			(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 80024e6:	4b10      	ldr	r3, [pc, #64]	; (8002528 <ST7735_SetOrientation+0x114>)
 80024e8:	689b      	ldr	r3, [r3, #8]
 80024ea:	4a10      	ldr	r2, [pc, #64]	; (800252c <ST7735_SetOrientation+0x118>)
 80024ec:	00db      	lsls	r3, r3, #3
 80024ee:	4413      	add	r3, r2
 80024f0:	685b      	ldr	r3, [r3, #4]
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80024f2:	b2db      	uxtb	r3, r3
 80024f4:	72fb      	strb	r3, [r7, #11]
  ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 1);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	f103 0020 	add.w	r0, r3, #32
 80024fc:	f107 020b 	add.w	r2, r7, #11
 8002500:	2301      	movs	r3, #1
 8002502:	2136      	movs	r1, #54	; 0x36
 8002504:	f000 fd3c 	bl	8002f80 <st7735_write_reg>
 8002508:	4602      	mov	r2, r0
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	4413      	add	r3, r2
 800250e:	60fb      	str	r3, [r7, #12]

  

  if(ret != ST7735_OK)
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d002      	beq.n	800251c <ST7735_SetOrientation+0x108>
  {
    ret = ST7735_ERROR;
 8002516:	f04f 33ff 	mov.w	r3, #4294967295
 800251a:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800251c:	68fb      	ldr	r3, [r7, #12]
}
 800251e:	4618      	mov	r0, r3
 8002520:	3710      	adds	r7, #16
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}
 8002526:	bf00      	nop
 8002528:	24001a10 	.word	0x24001a10
 800252c:	24000078 	.word	0x24000078

08002530 <ST7735_GetOrientation>:
  * @param  Orientation ST7735_ORIENTATION_PORTRAIT, ST7735_ORIENTATION_LANDSCAPE
  *                      or ST7735_ORIENTATION_LANDSCAPE_ROT180
  * @retval The component status
  */
int32_t ST7735_GetOrientation(ST7735_Object_t *pObj, uint32_t *Orientation)
{
 8002530:	b480      	push	{r7}
 8002532:	b083      	sub	sp, #12
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
 8002538:	6039      	str	r1, [r7, #0]

  *Orientation = ST7735Ctx.Orientation;
 800253a:	4b05      	ldr	r3, [pc, #20]	; (8002550 <ST7735_GetOrientation+0x20>)
 800253c:	689a      	ldr	r2, [r3, #8]
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	601a      	str	r2, [r3, #0]

  return ST7735_OK;
 8002542:	2300      	movs	r3, #0
}
 8002544:	4618      	mov	r0, r3
 8002546:	370c      	adds	r7, #12
 8002548:	46bd      	mov	sp, r7
 800254a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254e:	4770      	bx	lr
 8002550:	24001a10 	.word	0x24001a10

08002554 <ST7735_SetCursor>:
  * @param  Xpos specifies the X position.
  * @param  Ypos specifies the Y position.
  * @retval The component status
  */
int32_t ST7735_SetCursor(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b086      	sub	sp, #24
 8002558:	af00      	add	r7, sp, #0
 800255a:	60f8      	str	r0, [r7, #12]
 800255c:	60b9      	str	r1, [r7, #8]
 800255e:	607a      	str	r2, [r7, #4]
  int32_t ret;
  uint8_t tmp;
	
	/* Cursor calibration */
	if(ST7735Ctx.Orientation <= ST7735_ORIENTATION_PORTRAIT_ROT180) {
 8002560:	4b59      	ldr	r3, [pc, #356]	; (80026c8 <ST7735_SetCursor+0x174>)
 8002562:	689b      	ldr	r3, [r3, #8]
 8002564:	2b01      	cmp	r3, #1
 8002566:	d821      	bhi.n	80025ac <ST7735_SetCursor+0x58>
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {		//0.96 ST7735
 8002568:	4b57      	ldr	r3, [pc, #348]	; (80026c8 <ST7735_SetCursor+0x174>)
 800256a:	7b5b      	ldrb	r3, [r3, #13]
 800256c:	2b01      	cmp	r3, #1
 800256e:	d10e      	bne.n	800258e <ST7735_SetCursor+0x3a>
			if (ST7735Ctx.Panel == HannStar_Panel) {
 8002570:	4b55      	ldr	r3, [pc, #340]	; (80026c8 <ST7735_SetCursor+0x174>)
 8002572:	7b1b      	ldrb	r3, [r3, #12]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d106      	bne.n	8002586 <ST7735_SetCursor+0x32>
				Xpos += 26;
 8002578:	68bb      	ldr	r3, [r7, #8]
 800257a:	331a      	adds	r3, #26
 800257c:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	3301      	adds	r3, #1
 8002582:	607b      	str	r3, [r7, #4]
 8002584:	e033      	b.n	80025ee <ST7735_SetCursor+0x9a>
			} else {		//BOE Panel
				Xpos += 24;
 8002586:	68bb      	ldr	r3, [r7, #8]
 8002588:	3318      	adds	r3, #24
 800258a:	60bb      	str	r3, [r7, #8]
 800258c:	e02f      	b.n	80025ee <ST7735_SetCursor+0x9a>
				Ypos += 0;
			}
		}
    else if(ST7735Ctx.Type == ST7735_1_8a_inch_screen){
 800258e:	4b4e      	ldr	r3, [pc, #312]	; (80026c8 <ST7735_SetCursor+0x174>)
 8002590:	7b5b      	ldrb	r3, [r3, #13]
 8002592:	2b02      	cmp	r3, #2
 8002594:	d12b      	bne.n	80025ee <ST7735_SetCursor+0x9a>
      if (ST7735Ctx.Panel == BOE_Panel) {
 8002596:	4b4c      	ldr	r3, [pc, #304]	; (80026c8 <ST7735_SetCursor+0x174>)
 8002598:	7b1b      	ldrb	r3, [r3, #12]
 800259a:	2b01      	cmp	r3, #1
 800259c:	d127      	bne.n	80025ee <ST7735_SetCursor+0x9a>
				Xpos += 2;
 800259e:	68bb      	ldr	r3, [r7, #8]
 80025a0:	3302      	adds	r3, #2
 80025a2:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	3301      	adds	r3, #1
 80025a8:	607b      	str	r3, [r7, #4]
 80025aa:	e020      	b.n	80025ee <ST7735_SetCursor+0x9a>
			}
    }
	} else {
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {
 80025ac:	4b46      	ldr	r3, [pc, #280]	; (80026c8 <ST7735_SetCursor+0x174>)
 80025ae:	7b5b      	ldrb	r3, [r3, #13]
 80025b0:	2b01      	cmp	r3, #1
 80025b2:	d10e      	bne.n	80025d2 <ST7735_SetCursor+0x7e>
			if (ST7735Ctx.Panel == HannStar_Panel) {		//0.96 ST7735
 80025b4:	4b44      	ldr	r3, [pc, #272]	; (80026c8 <ST7735_SetCursor+0x174>)
 80025b6:	7b1b      	ldrb	r3, [r3, #12]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d106      	bne.n	80025ca <ST7735_SetCursor+0x76>
				Xpos += 1;
 80025bc:	68bb      	ldr	r3, [r7, #8]
 80025be:	3301      	adds	r3, #1
 80025c0:	60bb      	str	r3, [r7, #8]
				Ypos += 26;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	331a      	adds	r3, #26
 80025c6:	607b      	str	r3, [r7, #4]
 80025c8:	e011      	b.n	80025ee <ST7735_SetCursor+0x9a>
			} else {		//BOE Panel
				Xpos += 0;
				Ypos += 24;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	3318      	adds	r3, #24
 80025ce:	607b      	str	r3, [r7, #4]
 80025d0:	e00d      	b.n	80025ee <ST7735_SetCursor+0x9a>
			}
		}
    else if(ST7735Ctx.Type == ST7735_1_8a_inch_screen){
 80025d2:	4b3d      	ldr	r3, [pc, #244]	; (80026c8 <ST7735_SetCursor+0x174>)
 80025d4:	7b5b      	ldrb	r3, [r3, #13]
 80025d6:	2b02      	cmp	r3, #2
 80025d8:	d109      	bne.n	80025ee <ST7735_SetCursor+0x9a>
      if (ST7735Ctx.Panel == BOE_Panel) {
 80025da:	4b3b      	ldr	r3, [pc, #236]	; (80026c8 <ST7735_SetCursor+0x174>)
 80025dc:	7b1b      	ldrb	r3, [r3, #12]
 80025de:	2b01      	cmp	r3, #1
 80025e0:	d105      	bne.n	80025ee <ST7735_SetCursor+0x9a>
				Xpos += 1;
 80025e2:	68bb      	ldr	r3, [r7, #8]
 80025e4:	3301      	adds	r3, #1
 80025e6:	60bb      	str	r3, [r7, #8]
				Ypos += 2;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	3302      	adds	r3, #2
 80025ec:	607b      	str	r3, [r7, #4]
			}
    }
	}
	
  ret = st7735_write_reg(&pObj->Ctx, ST7735_CASET, &tmp, 0);
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	f103 0020 	add.w	r0, r3, #32
 80025f4:	f107 0213 	add.w	r2, r7, #19
 80025f8:	2300      	movs	r3, #0
 80025fa:	212a      	movs	r1, #42	; 0x2a
 80025fc:	f000 fcc0 	bl	8002f80 <st7735_write_reg>
 8002600:	6178      	str	r0, [r7, #20]
  tmp = (uint8_t)(Xpos >> 8U);
 8002602:	68bb      	ldr	r3, [r7, #8]
 8002604:	0a1b      	lsrs	r3, r3, #8
 8002606:	b2db      	uxtb	r3, r3
 8002608:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	3320      	adds	r3, #32
 800260e:	f107 0113 	add.w	r1, r7, #19
 8002612:	2201      	movs	r2, #1
 8002614:	4618      	mov	r0, r3
 8002616:	f000 fcc8 	bl	8002faa <st7735_send_data>
 800261a:	4602      	mov	r2, r0
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	4413      	add	r3, r2
 8002620:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Xpos & 0xFFU);
 8002622:	68bb      	ldr	r3, [r7, #8]
 8002624:	b2db      	uxtb	r3, r3
 8002626:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	3320      	adds	r3, #32
 800262c:	f107 0113 	add.w	r1, r7, #19
 8002630:	2201      	movs	r2, #1
 8002632:	4618      	mov	r0, r3
 8002634:	f000 fcb9 	bl	8002faa <st7735_send_data>
 8002638:	4602      	mov	r2, r0
 800263a:	697b      	ldr	r3, [r7, #20]
 800263c:	4413      	add	r3, r2
 800263e:	617b      	str	r3, [r7, #20]

  ret += st7735_write_reg(&pObj->Ctx, ST7735_RASET, &tmp, 0);
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	f103 0020 	add.w	r0, r3, #32
 8002646:	f107 0213 	add.w	r2, r7, #19
 800264a:	2300      	movs	r3, #0
 800264c:	212b      	movs	r1, #43	; 0x2b
 800264e:	f000 fc97 	bl	8002f80 <st7735_write_reg>
 8002652:	4602      	mov	r2, r0
 8002654:	697b      	ldr	r3, [r7, #20]
 8002656:	4413      	add	r3, r2
 8002658:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Ypos >> 8U);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	0a1b      	lsrs	r3, r3, #8
 800265e:	b2db      	uxtb	r3, r3
 8002660:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	3320      	adds	r3, #32
 8002666:	f107 0113 	add.w	r1, r7, #19
 800266a:	2201      	movs	r2, #1
 800266c:	4618      	mov	r0, r3
 800266e:	f000 fc9c 	bl	8002faa <st7735_send_data>
 8002672:	4602      	mov	r2, r0
 8002674:	697b      	ldr	r3, [r7, #20]
 8002676:	4413      	add	r3, r2
 8002678:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Ypos & 0xFFU);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	b2db      	uxtb	r3, r3
 800267e:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	3320      	adds	r3, #32
 8002684:	f107 0113 	add.w	r1, r7, #19
 8002688:	2201      	movs	r2, #1
 800268a:	4618      	mov	r0, r3
 800268c:	f000 fc8d 	bl	8002faa <st7735_send_data>
 8002690:	4602      	mov	r2, r0
 8002692:	697b      	ldr	r3, [r7, #20]
 8002694:	4413      	add	r3, r2
 8002696:	617b      	str	r3, [r7, #20]
  ret += st7735_write_reg(&pObj->Ctx, ST7735_WRITE_RAM, &tmp, 0);
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	f103 0020 	add.w	r0, r3, #32
 800269e:	f107 0213 	add.w	r2, r7, #19
 80026a2:	2300      	movs	r3, #0
 80026a4:	212c      	movs	r1, #44	; 0x2c
 80026a6:	f000 fc6b 	bl	8002f80 <st7735_write_reg>
 80026aa:	4602      	mov	r2, r0
 80026ac:	697b      	ldr	r3, [r7, #20]
 80026ae:	4413      	add	r3, r2
 80026b0:	617b      	str	r3, [r7, #20]

  if(ret != ST7735_OK)
 80026b2:	697b      	ldr	r3, [r7, #20]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d002      	beq.n	80026be <ST7735_SetCursor+0x16a>
  {
    ret = ST7735_ERROR;
 80026b8:	f04f 33ff 	mov.w	r3, #4294967295
 80026bc:	617b      	str	r3, [r7, #20]
  }

  return ret;
 80026be:	697b      	ldr	r3, [r7, #20]
}
 80026c0:	4618      	mov	r0, r3
 80026c2:	3718      	adds	r7, #24
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd80      	pop	{r7, pc}
 80026c8:	24001a10 	.word	0x24001a10

080026cc <ST7735_DrawBitmap>:
  * @param  Ypos Bmp Y position in the LCD
  * @param  pBmp Bmp picture address.
  * @retval The component status
  */
int32_t ST7735_DrawBitmap(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint8_t *pBmp)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b090      	sub	sp, #64	; 0x40
 80026d0:	af02      	add	r7, sp, #8
 80026d2:	60f8      	str	r0, [r7, #12]
 80026d4:	60b9      	str	r1, [r7, #8]
 80026d6:	607a      	str	r2, [r7, #4]
 80026d8:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 80026da:	2300      	movs	r3, #0
 80026dc:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t index, size, width, height, y_pos;
  uint8_t pixel_val[2], tmp;
  uint8_t *pbmp;
  uint32_t counter = 0;
 80026de:	2300      	movs	r3, #0
 80026e0:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get bitmap data address offset */
  index = (uint32_t)pBmp[10] + ((uint32_t)pBmp[11] << 8) + ((uint32_t)pBmp[12] << 16)  + ((uint32_t)pBmp[13] << 24);
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	330a      	adds	r3, #10
 80026e6:	781b      	ldrb	r3, [r3, #0]
 80026e8:	461a      	mov	r2, r3
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	330b      	adds	r3, #11
 80026ee:	781b      	ldrb	r3, [r3, #0]
 80026f0:	021b      	lsls	r3, r3, #8
 80026f2:	441a      	add	r2, r3
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	330c      	adds	r3, #12
 80026f8:	781b      	ldrb	r3, [r3, #0]
 80026fa:	041b      	lsls	r3, r3, #16
 80026fc:	441a      	add	r2, r3
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	330d      	adds	r3, #13
 8002702:	781b      	ldrb	r3, [r3, #0]
 8002704:	061b      	lsls	r3, r3, #24
 8002706:	4413      	add	r3, r2
 8002708:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Read bitmap width */
  width = (uint32_t)pBmp[18] + ((uint32_t)pBmp[19] << 8) + ((uint32_t)pBmp[20] << 16)  + ((uint32_t)pBmp[21] << 24);
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	3312      	adds	r3, #18
 800270e:	781b      	ldrb	r3, [r3, #0]
 8002710:	461a      	mov	r2, r3
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	3313      	adds	r3, #19
 8002716:	781b      	ldrb	r3, [r3, #0]
 8002718:	021b      	lsls	r3, r3, #8
 800271a:	441a      	add	r2, r3
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	3314      	adds	r3, #20
 8002720:	781b      	ldrb	r3, [r3, #0]
 8002722:	041b      	lsls	r3, r3, #16
 8002724:	441a      	add	r2, r3
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	3315      	adds	r3, #21
 800272a:	781b      	ldrb	r3, [r3, #0]
 800272c:	061b      	lsls	r3, r3, #24
 800272e:	4413      	add	r3, r2
 8002730:	627b      	str	r3, [r7, #36]	; 0x24

  /* Read bitmap height */
  height = (uint32_t)pBmp[22] + ((uint32_t)pBmp[23] << 8) + ((uint32_t)pBmp[24] << 16)  + ((uint32_t)pBmp[25] << 24);
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	3316      	adds	r3, #22
 8002736:	781b      	ldrb	r3, [r3, #0]
 8002738:	461a      	mov	r2, r3
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	3317      	adds	r3, #23
 800273e:	781b      	ldrb	r3, [r3, #0]
 8002740:	021b      	lsls	r3, r3, #8
 8002742:	441a      	add	r2, r3
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	3318      	adds	r3, #24
 8002748:	781b      	ldrb	r3, [r3, #0]
 800274a:	041b      	lsls	r3, r3, #16
 800274c:	441a      	add	r2, r3
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	3319      	adds	r3, #25
 8002752:	781b      	ldrb	r3, [r3, #0]
 8002754:	061b      	lsls	r3, r3, #24
 8002756:	4413      	add	r3, r2
 8002758:	623b      	str	r3, [r7, #32]

  /* Read bitmap size */
  size = (uint32_t)pBmp[2] + ((uint32_t)pBmp[3] << 8) + ((uint32_t)pBmp[4] << 16)  + ((uint32_t)pBmp[5] << 24);
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	3302      	adds	r3, #2
 800275e:	781b      	ldrb	r3, [r3, #0]
 8002760:	461a      	mov	r2, r3
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	3303      	adds	r3, #3
 8002766:	781b      	ldrb	r3, [r3, #0]
 8002768:	021b      	lsls	r3, r3, #8
 800276a:	441a      	add	r2, r3
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	3304      	adds	r3, #4
 8002770:	781b      	ldrb	r3, [r3, #0]
 8002772:	041b      	lsls	r3, r3, #16
 8002774:	441a      	add	r2, r3
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	3305      	adds	r3, #5
 800277a:	781b      	ldrb	r3, [r3, #0]
 800277c:	061b      	lsls	r3, r3, #24
 800277e:	4413      	add	r3, r2
 8002780:	61fb      	str	r3, [r7, #28]
  size = size - index;
 8002782:	69fa      	ldr	r2, [r7, #28]
 8002784:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002786:	1ad3      	subs	r3, r2, r3
 8002788:	61fb      	str	r3, [r7, #28]

  pbmp = pBmp + index;
 800278a:	683a      	ldr	r2, [r7, #0]
 800278c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800278e:	4413      	add	r3, r2
 8002790:	633b      	str	r3, [r7, #48]	; 0x30

  /* Remap Ypos, st7735 works with inverted X in case of bitmap */
  /* X = 0, cursor is on Top corner */
  y_pos = ST7735Ctx.Height - Ypos - height;
 8002792:	4b51      	ldr	r3, [pc, #324]	; (80028d8 <ST7735_DrawBitmap+0x20c>)
 8002794:	685a      	ldr	r2, [r3, #4]
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	1ad2      	subs	r2, r2, r3
 800279a:	6a3b      	ldr	r3, [r7, #32]
 800279c:	1ad3      	subs	r3, r2, r3
 800279e:	61bb      	str	r3, [r7, #24]

  if(ST7735_SetDisplayWindow(pObj, Xpos, y_pos, width, height) != ST7735_OK)
 80027a0:	6a3b      	ldr	r3, [r7, #32]
 80027a2:	9300      	str	r3, [sp, #0]
 80027a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027a6:	69ba      	ldr	r2, [r7, #24]
 80027a8:	68b9      	ldr	r1, [r7, #8]
 80027aa:	68f8      	ldr	r0, [r7, #12]
 80027ac:	f000 fa6a 	bl	8002c84 <ST7735_SetDisplayWindow>
 80027b0:	4603      	mov	r3, r0
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d003      	beq.n	80027be <ST7735_DrawBitmap+0xf2>
  {
    ret = ST7735_ERROR;
 80027b6:	f04f 33ff 	mov.w	r3, #4294967295
 80027ba:	637b      	str	r3, [r7, #52]	; 0x34
 80027bc:	e087      	b.n	80028ce <ST7735_DrawBitmap+0x202>
  }
  else
  {
    /* Set GRAM write direction and BGR = 0 */
    tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80027be:	4b46      	ldr	r3, [pc, #280]	; (80028d8 <ST7735_DrawBitmap+0x20c>)
 80027c0:	7b1b      	ldrb	r3, [r3, #12]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d109      	bne.n	80027da <ST7735_DrawBitmap+0x10e>
					(uint8_t)OrientationTab[ST7735Ctx.Orientation][0] | LCD_BGR :
 80027c6:	4b44      	ldr	r3, [pc, #272]	; (80028d8 <ST7735_DrawBitmap+0x20c>)
 80027c8:	689b      	ldr	r3, [r3, #8]
 80027ca:	4a44      	ldr	r2, [pc, #272]	; (80028dc <ST7735_DrawBitmap+0x210>)
 80027cc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80027d0:	b2db      	uxtb	r3, r3
    tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80027d2:	f043 0308 	orr.w	r3, r3, #8
 80027d6:	b2db      	uxtb	r3, r3
 80027d8:	e005      	b.n	80027e6 <ST7735_DrawBitmap+0x11a>
					(uint8_t)OrientationTab[ST7735Ctx.Orientation][0] | LCD_RGB;
 80027da:	4b3f      	ldr	r3, [pc, #252]	; (80028d8 <ST7735_DrawBitmap+0x20c>)
 80027dc:	689b      	ldr	r3, [r3, #8]
 80027de:	4a3f      	ldr	r2, [pc, #252]	; (80028dc <ST7735_DrawBitmap+0x210>)
 80027e0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
    tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80027e4:	b2db      	uxtb	r3, r3
 80027e6:	74fb      	strb	r3, [r7, #19]

    if(st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 1) != ST7735_OK)
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	f103 0020 	add.w	r0, r3, #32
 80027ee:	f107 0213 	add.w	r2, r7, #19
 80027f2:	2301      	movs	r3, #1
 80027f4:	2136      	movs	r1, #54	; 0x36
 80027f6:	f000 fbc3 	bl	8002f80 <st7735_write_reg>
 80027fa:	4603      	mov	r3, r0
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d003      	beq.n	8002808 <ST7735_DrawBitmap+0x13c>
    {
      ret = ST7735_ERROR;
 8002800:	f04f 33ff 	mov.w	r3, #4294967295
 8002804:	637b      	str	r3, [r7, #52]	; 0x34
 8002806:	e062      	b.n	80028ce <ST7735_DrawBitmap+0x202>
    }/* Set Cursor */
    else if(ST7735_SetCursor(pObj, Xpos, y_pos) != ST7735_OK)
 8002808:	69ba      	ldr	r2, [r7, #24]
 800280a:	68b9      	ldr	r1, [r7, #8]
 800280c:	68f8      	ldr	r0, [r7, #12]
 800280e:	f7ff fea1 	bl	8002554 <ST7735_SetCursor>
 8002812:	4603      	mov	r3, r0
 8002814:	2b00      	cmp	r3, #0
 8002816:	d003      	beq.n	8002820 <ST7735_DrawBitmap+0x154>
    {
      ret = ST7735_ERROR;
 8002818:	f04f 33ff 	mov.w	r3, #4294967295
 800281c:	637b      	str	r3, [r7, #52]	; 0x34
 800281e:	e056      	b.n	80028ce <ST7735_DrawBitmap+0x202>
    }
    else
    {
      do
      {
        pixel_val[0] = *(pbmp + 1);
 8002820:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002822:	785b      	ldrb	r3, [r3, #1]
 8002824:	753b      	strb	r3, [r7, #20]
        pixel_val[1] = *(pbmp);
 8002826:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002828:	781b      	ldrb	r3, [r3, #0]
 800282a:	757b      	strb	r3, [r7, #21]
        if(st7735_send_data(&pObj->Ctx, pixel_val, 2U) != ST7735_OK)
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	3320      	adds	r3, #32
 8002830:	f107 0114 	add.w	r1, r7, #20
 8002834:	2202      	movs	r2, #2
 8002836:	4618      	mov	r0, r3
 8002838:	f000 fbb7 	bl	8002faa <st7735_send_data>
 800283c:	4603      	mov	r3, r0
 800283e:	2b00      	cmp	r3, #0
 8002840:	d003      	beq.n	800284a <ST7735_DrawBitmap+0x17e>
        {
          ret = ST7735_ERROR;
 8002842:	f04f 33ff 	mov.w	r3, #4294967295
 8002846:	637b      	str	r3, [r7, #52]	; 0x34
          break;
 8002848:	e009      	b.n	800285e <ST7735_DrawBitmap+0x192>
        }
        counter +=2U;
 800284a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800284c:	3302      	adds	r3, #2
 800284e:	62fb      	str	r3, [r7, #44]	; 0x2c
        pbmp += 2;
 8002850:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002852:	3302      	adds	r3, #2
 8002854:	633b      	str	r3, [r7, #48]	; 0x30
      }while(counter < size);
 8002856:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002858:	69fb      	ldr	r3, [r7, #28]
 800285a:	429a      	cmp	r2, r3
 800285c:	d3e0      	bcc.n	8002820 <ST7735_DrawBitmap+0x154>

			tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 800285e:	4b1e      	ldr	r3, [pc, #120]	; (80028d8 <ST7735_DrawBitmap+0x20c>)
 8002860:	7b1b      	ldrb	r3, [r3, #12]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d10a      	bne.n	800287c <ST7735_DrawBitmap+0x1b0>
						(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 8002866:	4b1c      	ldr	r3, [pc, #112]	; (80028d8 <ST7735_DrawBitmap+0x20c>)
 8002868:	689b      	ldr	r3, [r3, #8]
 800286a:	4a1c      	ldr	r2, [pc, #112]	; (80028dc <ST7735_DrawBitmap+0x210>)
 800286c:	00db      	lsls	r3, r3, #3
 800286e:	4413      	add	r3, r2
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	b2db      	uxtb	r3, r3
			tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8002874:	f043 0308 	orr.w	r3, r3, #8
 8002878:	b2db      	uxtb	r3, r3
 800287a:	e006      	b.n	800288a <ST7735_DrawBitmap+0x1be>
						(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 800287c:	4b16      	ldr	r3, [pc, #88]	; (80028d8 <ST7735_DrawBitmap+0x20c>)
 800287e:	689b      	ldr	r3, [r3, #8]
 8002880:	4a16      	ldr	r2, [pc, #88]	; (80028dc <ST7735_DrawBitmap+0x210>)
 8002882:	00db      	lsls	r3, r3, #3
 8002884:	4413      	add	r3, r2
 8002886:	685b      	ldr	r3, [r3, #4]
			tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8002888:	b2db      	uxtb	r3, r3
 800288a:	74fb      	strb	r3, [r7, #19]
      if(st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 1) != ST7735_OK)
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	f103 0020 	add.w	r0, r3, #32
 8002892:	f107 0213 	add.w	r2, r7, #19
 8002896:	2301      	movs	r3, #1
 8002898:	2136      	movs	r1, #54	; 0x36
 800289a:	f000 fb71 	bl	8002f80 <st7735_write_reg>
 800289e:	4603      	mov	r3, r0
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d003      	beq.n	80028ac <ST7735_DrawBitmap+0x1e0>
      {
        ret = ST7735_ERROR;
 80028a4:	f04f 33ff 	mov.w	r3, #4294967295
 80028a8:	637b      	str	r3, [r7, #52]	; 0x34
 80028aa:	e010      	b.n	80028ce <ST7735_DrawBitmap+0x202>
      }
      else
      {
        if(ST7735_SetDisplayWindow(pObj, 0U, 0U, ST7735Ctx.Width, ST7735Ctx.Height) != ST7735_OK)
 80028ac:	4b0a      	ldr	r3, [pc, #40]	; (80028d8 <ST7735_DrawBitmap+0x20c>)
 80028ae:	681a      	ldr	r2, [r3, #0]
 80028b0:	4b09      	ldr	r3, [pc, #36]	; (80028d8 <ST7735_DrawBitmap+0x20c>)
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	9300      	str	r3, [sp, #0]
 80028b6:	4613      	mov	r3, r2
 80028b8:	2200      	movs	r2, #0
 80028ba:	2100      	movs	r1, #0
 80028bc:	68f8      	ldr	r0, [r7, #12]
 80028be:	f000 f9e1 	bl	8002c84 <ST7735_SetDisplayWindow>
 80028c2:	4603      	mov	r3, r0
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d002      	beq.n	80028ce <ST7735_DrawBitmap+0x202>
        {
          ret = ST7735_ERROR;
 80028c8:	f04f 33ff 	mov.w	r3, #4294967295
 80028cc:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
    }
  }

  return ret;
 80028ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80028d0:	4618      	mov	r0, r3
 80028d2:	3738      	adds	r7, #56	; 0x38
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bd80      	pop	{r7, pc}
 80028d8:	24001a10 	.word	0x24001a10
 80028dc:	24000078 	.word	0x24000078

080028e0 <ST7735_FillRGBRect>:
  * @param  Width  specifies the rectangle width.
  * @param  Height Specifies the rectangle height
  * @retval The component status
  */
int32_t ST7735_FillRGBRect(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint8_t *pData, uint32_t Width, uint32_t Height)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b088      	sub	sp, #32
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	60f8      	str	r0, [r7, #12]
 80028e8:	60b9      	str	r1, [r7, #8]
 80028ea:	607a      	str	r2, [r7, #4]
 80028ec:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 80028ee:	2300      	movs	r3, #0
 80028f0:	61fb      	str	r3, [r7, #28]
  static uint8_t pdata[640];
  uint8_t *rgb_data = pData;
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	61bb      	str	r3, [r7, #24]
  uint32_t i, j;

  if(((Xpos + Width) > ST7735Ctx.Width) || ((Ypos + Height) > ST7735Ctx.Height))
 80028f6:	68ba      	ldr	r2, [r7, #8]
 80028f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028fa:	441a      	add	r2, r3
 80028fc:	4b2b      	ldr	r3, [pc, #172]	; (80029ac <ST7735_FillRGBRect+0xcc>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	429a      	cmp	r2, r3
 8002902:	d806      	bhi.n	8002912 <ST7735_FillRGBRect+0x32>
 8002904:	687a      	ldr	r2, [r7, #4]
 8002906:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002908:	441a      	add	r2, r3
 800290a:	4b28      	ldr	r3, [pc, #160]	; (80029ac <ST7735_FillRGBRect+0xcc>)
 800290c:	685b      	ldr	r3, [r3, #4]
 800290e:	429a      	cmp	r2, r3
 8002910:	d903      	bls.n	800291a <ST7735_FillRGBRect+0x3a>
  {
    ret = ST7735_ERROR;
 8002912:	f04f 33ff 	mov.w	r3, #4294967295
 8002916:	61fb      	str	r3, [r7, #28]
 8002918:	e042      	b.n	80029a0 <ST7735_FillRGBRect+0xc0>
  }/* Set Cursor */
  else
  {
    for(j = 0; j < Height; j++)
 800291a:	2300      	movs	r3, #0
 800291c:	613b      	str	r3, [r7, #16]
 800291e:	e03b      	b.n	8002998 <ST7735_FillRGBRect+0xb8>
    {
      if(ST7735_SetCursor(pObj, Xpos, Ypos+j) != ST7735_OK)
 8002920:	687a      	ldr	r2, [r7, #4]
 8002922:	693b      	ldr	r3, [r7, #16]
 8002924:	4413      	add	r3, r2
 8002926:	461a      	mov	r2, r3
 8002928:	68b9      	ldr	r1, [r7, #8]
 800292a:	68f8      	ldr	r0, [r7, #12]
 800292c:	f7ff fe12 	bl	8002554 <ST7735_SetCursor>
 8002930:	4603      	mov	r3, r0
 8002932:	2b00      	cmp	r3, #0
 8002934:	d003      	beq.n	800293e <ST7735_FillRGBRect+0x5e>
      {
        ret = ST7735_ERROR;
 8002936:	f04f 33ff 	mov.w	r3, #4294967295
 800293a:	61fb      	str	r3, [r7, #28]
 800293c:	e029      	b.n	8002992 <ST7735_FillRGBRect+0xb2>
      }
      else
      {
        for(i = 0; i < Width; i++)
 800293e:	2300      	movs	r3, #0
 8002940:	617b      	str	r3, [r7, #20]
 8002942:	e013      	b.n	800296c <ST7735_FillRGBRect+0x8c>
        {
          pdata[2U*i] = (uint8_t)(*(rgb_data));
 8002944:	697b      	ldr	r3, [r7, #20]
 8002946:	005b      	lsls	r3, r3, #1
 8002948:	69ba      	ldr	r2, [r7, #24]
 800294a:	7811      	ldrb	r1, [r2, #0]
 800294c:	4a18      	ldr	r2, [pc, #96]	; (80029b0 <ST7735_FillRGBRect+0xd0>)
 800294e:	54d1      	strb	r1, [r2, r3]
          pdata[(2U*i) + 1U] = (uint8_t)(*(rgb_data + 1));
 8002950:	69bb      	ldr	r3, [r7, #24]
 8002952:	1c5a      	adds	r2, r3, #1
 8002954:	697b      	ldr	r3, [r7, #20]
 8002956:	005b      	lsls	r3, r3, #1
 8002958:	3301      	adds	r3, #1
 800295a:	7811      	ldrb	r1, [r2, #0]
 800295c:	4a14      	ldr	r2, [pc, #80]	; (80029b0 <ST7735_FillRGBRect+0xd0>)
 800295e:	54d1      	strb	r1, [r2, r3]
          rgb_data +=2;
 8002960:	69bb      	ldr	r3, [r7, #24]
 8002962:	3302      	adds	r3, #2
 8002964:	61bb      	str	r3, [r7, #24]
        for(i = 0; i < Width; i++)
 8002966:	697b      	ldr	r3, [r7, #20]
 8002968:	3301      	adds	r3, #1
 800296a:	617b      	str	r3, [r7, #20]
 800296c:	697a      	ldr	r2, [r7, #20]
 800296e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002970:	429a      	cmp	r2, r3
 8002972:	d3e7      	bcc.n	8002944 <ST7735_FillRGBRect+0x64>
        }
        if(st7735_send_data(&pObj->Ctx, (uint8_t*)&pdata[0], 2U*Width) != ST7735_OK)
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	f103 0020 	add.w	r0, r3, #32
 800297a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800297c:	005b      	lsls	r3, r3, #1
 800297e:	461a      	mov	r2, r3
 8002980:	490b      	ldr	r1, [pc, #44]	; (80029b0 <ST7735_FillRGBRect+0xd0>)
 8002982:	f000 fb12 	bl	8002faa <st7735_send_data>
 8002986:	4603      	mov	r3, r0
 8002988:	2b00      	cmp	r3, #0
 800298a:	d002      	beq.n	8002992 <ST7735_FillRGBRect+0xb2>
        {
          ret = ST7735_ERROR;
 800298c:	f04f 33ff 	mov.w	r3, #4294967295
 8002990:	61fb      	str	r3, [r7, #28]
    for(j = 0; j < Height; j++)
 8002992:	693b      	ldr	r3, [r7, #16]
 8002994:	3301      	adds	r3, #1
 8002996:	613b      	str	r3, [r7, #16]
 8002998:	693a      	ldr	r2, [r7, #16]
 800299a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800299c:	429a      	cmp	r2, r3
 800299e:	d3bf      	bcc.n	8002920 <ST7735_FillRGBRect+0x40>
        }
      }
    }
  }

  return ret;
 80029a0:	69fb      	ldr	r3, [r7, #28]
}
 80029a2:	4618      	mov	r0, r3
 80029a4:	3720      	adds	r7, #32
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bd80      	pop	{r7, pc}
 80029aa:	bf00      	nop
 80029ac:	24001a10 	.word	0x24001a10
 80029b0:	24000284 	.word	0x24000284

080029b4 <ST7735_DrawHLine>:
  * @param  Length specifies the Line length.
  * @param  Color  Specifies the RGB color in RGB565 format
  * @retval The component status
  */
int32_t ST7735_DrawHLine(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b086      	sub	sp, #24
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	60f8      	str	r0, [r7, #12]
 80029bc:	60b9      	str	r1, [r7, #8]
 80029be:	607a      	str	r2, [r7, #4]
 80029c0:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 80029c2:	2300      	movs	r3, #0
 80029c4:	617b      	str	r3, [r7, #20]
  uint32_t i;
  static uint8_t pdata[640];
	
  if((Xpos + Length) > ST7735Ctx.Width)
 80029c6:	68ba      	ldr	r2, [r7, #8]
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	441a      	add	r2, r3
 80029cc:	4b1f      	ldr	r3, [pc, #124]	; (8002a4c <ST7735_DrawHLine+0x98>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	429a      	cmp	r2, r3
 80029d2:	d903      	bls.n	80029dc <ST7735_DrawHLine+0x28>
  {
    ret = ST7735_ERROR;
 80029d4:	f04f 33ff 	mov.w	r3, #4294967295
 80029d8:	617b      	str	r3, [r7, #20]
 80029da:	e032      	b.n	8002a42 <ST7735_DrawHLine+0x8e>
  }/* Set Cursor */
  else if(ST7735_SetCursor(pObj, Xpos, Ypos) != ST7735_OK)
 80029dc:	687a      	ldr	r2, [r7, #4]
 80029de:	68b9      	ldr	r1, [r7, #8]
 80029e0:	68f8      	ldr	r0, [r7, #12]
 80029e2:	f7ff fdb7 	bl	8002554 <ST7735_SetCursor>
 80029e6:	4603      	mov	r3, r0
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d003      	beq.n	80029f4 <ST7735_DrawHLine+0x40>
  {
    ret = ST7735_ERROR;
 80029ec:	f04f 33ff 	mov.w	r3, #4294967295
 80029f0:	617b      	str	r3, [r7, #20]
 80029f2:	e026      	b.n	8002a42 <ST7735_DrawHLine+0x8e>
  }
  else
  {
    for(i = 0; i < Length; i++)
 80029f4:	2300      	movs	r3, #0
 80029f6:	613b      	str	r3, [r7, #16]
 80029f8:	e010      	b.n	8002a1c <ST7735_DrawHLine+0x68>
    {
      /* Exchange LSB and MSB to fit LCD specification */
      pdata[2U*i] = (uint8_t)(Color >> 8);
 80029fa:	6a3b      	ldr	r3, [r7, #32]
 80029fc:	0a1a      	lsrs	r2, r3, #8
 80029fe:	693b      	ldr	r3, [r7, #16]
 8002a00:	005b      	lsls	r3, r3, #1
 8002a02:	b2d1      	uxtb	r1, r2
 8002a04:	4a12      	ldr	r2, [pc, #72]	; (8002a50 <ST7735_DrawHLine+0x9c>)
 8002a06:	54d1      	strb	r1, [r2, r3]
      pdata[(2U*i) + 1U] = (uint8_t)(Color);
 8002a08:	693b      	ldr	r3, [r7, #16]
 8002a0a:	005b      	lsls	r3, r3, #1
 8002a0c:	3301      	adds	r3, #1
 8002a0e:	6a3a      	ldr	r2, [r7, #32]
 8002a10:	b2d1      	uxtb	r1, r2
 8002a12:	4a0f      	ldr	r2, [pc, #60]	; (8002a50 <ST7735_DrawHLine+0x9c>)
 8002a14:	54d1      	strb	r1, [r2, r3]
    for(i = 0; i < Length; i++)
 8002a16:	693b      	ldr	r3, [r7, #16]
 8002a18:	3301      	adds	r3, #1
 8002a1a:	613b      	str	r3, [r7, #16]
 8002a1c:	693a      	ldr	r2, [r7, #16]
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	429a      	cmp	r2, r3
 8002a22:	d3ea      	bcc.n	80029fa <ST7735_DrawHLine+0x46>
			
//      pdata[(2U*i) + 1U] = (uint8_t)(Color >> 8);
//      pdata[2U*i] = (uint8_t)(Color);			
    }
    if(st7735_send_data(&pObj->Ctx, (uint8_t*)&pdata[0], 2U*Length) != ST7735_OK)
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	f103 0020 	add.w	r0, r3, #32
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	005b      	lsls	r3, r3, #1
 8002a2e:	461a      	mov	r2, r3
 8002a30:	4907      	ldr	r1, [pc, #28]	; (8002a50 <ST7735_DrawHLine+0x9c>)
 8002a32:	f000 faba 	bl	8002faa <st7735_send_data>
 8002a36:	4603      	mov	r3, r0
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d002      	beq.n	8002a42 <ST7735_DrawHLine+0x8e>
    {
      ret = ST7735_ERROR;
 8002a3c:	f04f 33ff 	mov.w	r3, #4294967295
 8002a40:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 8002a42:	697b      	ldr	r3, [r7, #20]
}
 8002a44:	4618      	mov	r0, r3
 8002a46:	3718      	adds	r7, #24
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	bd80      	pop	{r7, pc}
 8002a4c:	24001a10 	.word	0x24001a10
 8002a50:	24000504 	.word	0x24000504

08002a54 <ST7735_DrawVLine>:
  * @param  Ypos     specifies the Y position.
  * @param  Length   specifies the Line length.
  * @retval The component status
  */
int32_t ST7735_DrawVLine(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b086      	sub	sp, #24
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	60f8      	str	r0, [r7, #12]
 8002a5c:	60b9      	str	r1, [r7, #8]
 8002a5e:	607a      	str	r2, [r7, #4]
 8002a60:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 8002a62:	2300      	movs	r3, #0
 8002a64:	617b      	str	r3, [r7, #20]
  uint32_t counter;

  if((Ypos + Length) > ST7735Ctx.Height)
 8002a66:	687a      	ldr	r2, [r7, #4]
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	441a      	add	r2, r3
 8002a6c:	4b12      	ldr	r3, [pc, #72]	; (8002ab8 <ST7735_DrawVLine+0x64>)
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	429a      	cmp	r2, r3
 8002a72:	d903      	bls.n	8002a7c <ST7735_DrawVLine+0x28>
  {
    ret = ST7735_ERROR;
 8002a74:	f04f 33ff 	mov.w	r3, #4294967295
 8002a78:	617b      	str	r3, [r7, #20]
 8002a7a:	e018      	b.n	8002aae <ST7735_DrawVLine+0x5a>
  }
  else
  {
    for(counter = 0; counter < Length; counter++)
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	613b      	str	r3, [r7, #16]
 8002a80:	e011      	b.n	8002aa6 <ST7735_DrawVLine+0x52>
    {
      if(ST7735_SetPixel(pObj, Xpos, Ypos + counter, Color) != ST7735_OK)
 8002a82:	687a      	ldr	r2, [r7, #4]
 8002a84:	693b      	ldr	r3, [r7, #16]
 8002a86:	441a      	add	r2, r3
 8002a88:	6a3b      	ldr	r3, [r7, #32]
 8002a8a:	68b9      	ldr	r1, [r7, #8]
 8002a8c:	68f8      	ldr	r0, [r7, #12]
 8002a8e:	f000 f841 	bl	8002b14 <ST7735_SetPixel>
 8002a92:	4603      	mov	r3, r0
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d003      	beq.n	8002aa0 <ST7735_DrawVLine+0x4c>
      {
        ret = ST7735_ERROR;
 8002a98:	f04f 33ff 	mov.w	r3, #4294967295
 8002a9c:	617b      	str	r3, [r7, #20]
        break;
 8002a9e:	e006      	b.n	8002aae <ST7735_DrawVLine+0x5a>
    for(counter = 0; counter < Length; counter++)
 8002aa0:	693b      	ldr	r3, [r7, #16]
 8002aa2:	3301      	adds	r3, #1
 8002aa4:	613b      	str	r3, [r7, #16]
 8002aa6:	693a      	ldr	r2, [r7, #16]
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	429a      	cmp	r2, r3
 8002aac:	d3e9      	bcc.n	8002a82 <ST7735_DrawVLine+0x2e>
      }
    }
  }

  return ret;
 8002aae:	697b      	ldr	r3, [r7, #20]
}
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	3718      	adds	r7, #24
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bd80      	pop	{r7, pc}
 8002ab8:	24001a10 	.word	0x24001a10

08002abc <ST7735_FillRect>:
  * @param  Height Rectangle height
  * @param  Color Draw color
  * @retval Component status
  */
int32_t ST7735_FillRect(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height, uint32_t Color)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b08a      	sub	sp, #40	; 0x28
 8002ac0:	af02      	add	r7, sp, #8
 8002ac2:	60f8      	str	r0, [r7, #12]
 8002ac4:	60b9      	str	r1, [r7, #8]
 8002ac6:	607a      	str	r2, [r7, #4]
 8002ac8:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 8002aca:	2300      	movs	r3, #0
 8002acc:	61fb      	str	r3, [r7, #28]
  uint32_t i, y_pos = Ypos;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	617b      	str	r3, [r7, #20]

  for(i = 0; i < Height; i++)
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	61bb      	str	r3, [r7, #24]
 8002ad6:	e014      	b.n	8002b02 <ST7735_FillRect+0x46>
  {
    if(ST7735_DrawHLine(pObj, Xpos, y_pos, Width, Color) != ST7735_OK)
 8002ad8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ada:	9300      	str	r3, [sp, #0]
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	697a      	ldr	r2, [r7, #20]
 8002ae0:	68b9      	ldr	r1, [r7, #8]
 8002ae2:	68f8      	ldr	r0, [r7, #12]
 8002ae4:	f7ff ff66 	bl	80029b4 <ST7735_DrawHLine>
 8002ae8:	4603      	mov	r3, r0
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d003      	beq.n	8002af6 <ST7735_FillRect+0x3a>
    {
      ret = ST7735_ERROR;
 8002aee:	f04f 33ff 	mov.w	r3, #4294967295
 8002af2:	61fb      	str	r3, [r7, #28]
      break;
 8002af4:	e009      	b.n	8002b0a <ST7735_FillRect+0x4e>
    }
    y_pos++;
 8002af6:	697b      	ldr	r3, [r7, #20]
 8002af8:	3301      	adds	r3, #1
 8002afa:	617b      	str	r3, [r7, #20]
  for(i = 0; i < Height; i++)
 8002afc:	69bb      	ldr	r3, [r7, #24]
 8002afe:	3301      	adds	r3, #1
 8002b00:	61bb      	str	r3, [r7, #24]
 8002b02:	69ba      	ldr	r2, [r7, #24]
 8002b04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b06:	429a      	cmp	r2, r3
 8002b08:	d3e6      	bcc.n	8002ad8 <ST7735_FillRect+0x1c>
  }

  return ret;
 8002b0a:	69fb      	ldr	r3, [r7, #28]
}
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	3720      	adds	r7, #32
 8002b10:	46bd      	mov	sp, r7
 8002b12:	bd80      	pop	{r7, pc}

08002b14 <ST7735_SetPixel>:
  * @param  Ypos specifies the Y position.
  * @param  Color the RGB pixel color in RGB565 format
  * @retval The component status
  */
int32_t ST7735_SetPixel(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Color)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b086      	sub	sp, #24
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	60f8      	str	r0, [r7, #12]
 8002b1c:	60b9      	str	r1, [r7, #8]
 8002b1e:	607a      	str	r2, [r7, #4]
 8002b20:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 8002b22:	2300      	movs	r3, #0
 8002b24:	617b      	str	r3, [r7, #20]
  uint16_t color;

  /* Exchange LSB and MSB to fit LCD specification */
  color = (uint16_t)((uint16_t)Color << 8);
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	b29b      	uxth	r3, r3
 8002b2a:	021b      	lsls	r3, r3, #8
 8002b2c:	b29b      	uxth	r3, r3
 8002b2e:	827b      	strh	r3, [r7, #18]
  color |= (uint16_t)((uint16_t)(Color >> 8));
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	0a1b      	lsrs	r3, r3, #8
 8002b34:	b29a      	uxth	r2, r3
 8002b36:	8a7b      	ldrh	r3, [r7, #18]
 8002b38:	4313      	orrs	r3, r2
 8002b3a:	b29b      	uxth	r3, r3
 8002b3c:	827b      	strh	r3, [r7, #18]

  if((Xpos >= ST7735Ctx.Width) || (Ypos >= ST7735Ctx.Height))
 8002b3e:	4b16      	ldr	r3, [pc, #88]	; (8002b98 <ST7735_SetPixel+0x84>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	68ba      	ldr	r2, [r7, #8]
 8002b44:	429a      	cmp	r2, r3
 8002b46:	d204      	bcs.n	8002b52 <ST7735_SetPixel+0x3e>
 8002b48:	4b13      	ldr	r3, [pc, #76]	; (8002b98 <ST7735_SetPixel+0x84>)
 8002b4a:	685b      	ldr	r3, [r3, #4]
 8002b4c:	687a      	ldr	r2, [r7, #4]
 8002b4e:	429a      	cmp	r2, r3
 8002b50:	d303      	bcc.n	8002b5a <ST7735_SetPixel+0x46>
  {
    ret = ST7735_ERROR;
 8002b52:	f04f 33ff 	mov.w	r3, #4294967295
 8002b56:	617b      	str	r3, [r7, #20]
 8002b58:	e019      	b.n	8002b8e <ST7735_SetPixel+0x7a>
  }/* Set Cursor */
  else if(ST7735_SetCursor(pObj, Xpos, Ypos) != ST7735_OK)
 8002b5a:	687a      	ldr	r2, [r7, #4]
 8002b5c:	68b9      	ldr	r1, [r7, #8]
 8002b5e:	68f8      	ldr	r0, [r7, #12]
 8002b60:	f7ff fcf8 	bl	8002554 <ST7735_SetCursor>
 8002b64:	4603      	mov	r3, r0
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d003      	beq.n	8002b72 <ST7735_SetPixel+0x5e>
  {
    ret = ST7735_ERROR;
 8002b6a:	f04f 33ff 	mov.w	r3, #4294967295
 8002b6e:	617b      	str	r3, [r7, #20]
 8002b70:	e00d      	b.n	8002b8e <ST7735_SetPixel+0x7a>
  }
  else
  {
    /* Write RAM data */
    if(st7735_send_data(&pObj->Ctx, (uint8_t*)&color, 2) != ST7735_OK)
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	3320      	adds	r3, #32
 8002b76:	f107 0112 	add.w	r1, r7, #18
 8002b7a:	2202      	movs	r2, #2
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	f000 fa14 	bl	8002faa <st7735_send_data>
 8002b82:	4603      	mov	r3, r0
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d002      	beq.n	8002b8e <ST7735_SetPixel+0x7a>
    {
      ret = ST7735_ERROR;
 8002b88:	f04f 33ff 	mov.w	r3, #4294967295
 8002b8c:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 8002b8e:	697b      	ldr	r3, [r7, #20]
}
 8002b90:	4618      	mov	r0, r3
 8002b92:	3718      	adds	r7, #24
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bd80      	pop	{r7, pc}
 8002b98:	24001a10 	.word	0x24001a10

08002b9c <ST7735_GetPixel>:
  * @param  Ypos specifies the Y position.
  * @param  Color the RGB pixel color in RGB565 format
  * @retval The component status
  */
int32_t ST7735_GetPixel(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t *Color)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b086      	sub	sp, #24
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	60f8      	str	r0, [r7, #12]
 8002ba4:	60b9      	str	r1, [r7, #8]
 8002ba6:	607a      	str	r2, [r7, #4]
 8002ba8:	603b      	str	r3, [r7, #0]
  uint8_t pixel_lsb, pixel_msb;
  uint8_t tmp;


  /* Set Cursor */
  ret = ST7735_SetCursor(pObj, Xpos, Ypos);
 8002baa:	687a      	ldr	r2, [r7, #4]
 8002bac:	68b9      	ldr	r1, [r7, #8]
 8002bae:	68f8      	ldr	r0, [r7, #12]
 8002bb0:	f7ff fcd0 	bl	8002554 <ST7735_SetCursor>
 8002bb4:	6178      	str	r0, [r7, #20]

  /* Prepare to read LCD RAM */
  ret += st7735_read_reg(&pObj->Ctx, ST7735_READ_RAM, &tmp);   /* RAM read data command */
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	3320      	adds	r3, #32
 8002bba:	f107 0211 	add.w	r2, r7, #17
 8002bbe:	212e      	movs	r1, #46	; 0x2e
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	f000 f9ca 	bl	8002f5a <st7735_read_reg>
 8002bc6:	4602      	mov	r2, r0
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	4413      	add	r3, r2
 8002bcc:	617b      	str	r3, [r7, #20]

  /* Dummy read */
  ret += st7735_recv_data(&pObj->Ctx, &tmp, 1);
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	3320      	adds	r3, #32
 8002bd2:	f107 0111 	add.w	r1, r7, #17
 8002bd6:	2201      	movs	r2, #1
 8002bd8:	4618      	mov	r0, r3
 8002bda:	f000 f9f8 	bl	8002fce <st7735_recv_data>
 8002bde:	4602      	mov	r2, r0
 8002be0:	697b      	ldr	r3, [r7, #20]
 8002be2:	4413      	add	r3, r2
 8002be4:	617b      	str	r3, [r7, #20]

  /* Read first part of the RGB888 data */
  ret += st7735_recv_data(&pObj->Ctx, &pixel_lsb, 1);
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	3320      	adds	r3, #32
 8002bea:	f107 0113 	add.w	r1, r7, #19
 8002bee:	2201      	movs	r2, #1
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	f000 f9ec 	bl	8002fce <st7735_recv_data>
 8002bf6:	4602      	mov	r2, r0
 8002bf8:	697b      	ldr	r3, [r7, #20]
 8002bfa:	4413      	add	r3, r2
 8002bfc:	617b      	str	r3, [r7, #20]
  /* Read first part of the RGB888 data */
  ret += st7735_recv_data(&pObj->Ctx, &pixel_msb, 1);
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	3320      	adds	r3, #32
 8002c02:	f107 0112 	add.w	r1, r7, #18
 8002c06:	2201      	movs	r2, #1
 8002c08:	4618      	mov	r0, r3
 8002c0a:	f000 f9e0 	bl	8002fce <st7735_recv_data>
 8002c0e:	4602      	mov	r2, r0
 8002c10:	697b      	ldr	r3, [r7, #20]
 8002c12:	4413      	add	r3, r2
 8002c14:	617b      	str	r3, [r7, #20]

  *Color = ((uint32_t)(pixel_lsb)) + ((uint32_t)(pixel_msb) << 8);
 8002c16:	7cfb      	ldrb	r3, [r7, #19]
 8002c18:	461a      	mov	r2, r3
 8002c1a:	7cbb      	ldrb	r3, [r7, #18]
 8002c1c:	021b      	lsls	r3, r3, #8
 8002c1e:	441a      	add	r2, r3
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	601a      	str	r2, [r3, #0]

  if(ret != ST7735_OK)
 8002c24:	697b      	ldr	r3, [r7, #20]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d002      	beq.n	8002c30 <ST7735_GetPixel+0x94>
  {
    ret = ST7735_ERROR;
 8002c2a:	f04f 33ff 	mov.w	r3, #4294967295
 8002c2e:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8002c30:	697b      	ldr	r3, [r7, #20]
}
 8002c32:	4618      	mov	r0, r3
 8002c34:	3718      	adds	r7, #24
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bd80      	pop	{r7, pc}
	...

08002c3c <ST7735_GetXSize>:
  * @brief  Get the LCD pixel Width.
  * @param  pObj Component object
  * @retval The Lcd Pixel Width
  */
int32_t ST7735_GetXSize(ST7735_Object_t *pObj, uint32_t *XSize)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	b083      	sub	sp, #12
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
 8002c44:	6039      	str	r1, [r7, #0]
  (void)pObj;

  *XSize = ST7735Ctx.Width;
 8002c46:	4b05      	ldr	r3, [pc, #20]	; (8002c5c <ST7735_GetXSize+0x20>)
 8002c48:	681a      	ldr	r2, [r3, #0]
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	601a      	str	r2, [r3, #0]

  return ST7735_OK;
 8002c4e:	2300      	movs	r3, #0
}
 8002c50:	4618      	mov	r0, r3
 8002c52:	370c      	adds	r7, #12
 8002c54:	46bd      	mov	sp, r7
 8002c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5a:	4770      	bx	lr
 8002c5c:	24001a10 	.word	0x24001a10

08002c60 <ST7735_GetYSize>:
  * @brief  Get the LCD pixel Height.
  * @param  pObj Component object
  * @retval The Lcd Pixel Height
  */
int32_t ST7735_GetYSize(ST7735_Object_t *pObj, uint32_t *YSize)
{
 8002c60:	b480      	push	{r7}
 8002c62:	b083      	sub	sp, #12
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
 8002c68:	6039      	str	r1, [r7, #0]
  (void)pObj;

  *YSize = ST7735Ctx.Height;
 8002c6a:	4b05      	ldr	r3, [pc, #20]	; (8002c80 <ST7735_GetYSize+0x20>)
 8002c6c:	685a      	ldr	r2, [r3, #4]
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	601a      	str	r2, [r3, #0]

  return ST7735_OK;
 8002c72:	2300      	movs	r3, #0
}
 8002c74:	4618      	mov	r0, r3
 8002c76:	370c      	adds	r7, #12
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7e:	4770      	bx	lr
 8002c80:	24001a10 	.word	0x24001a10

08002c84 <ST7735_SetDisplayWindow>:
  * @param  Height display window height.
  * @param  Width  display window width.
  * @retval Component status
  */
static int32_t ST7735_SetDisplayWindow(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b086      	sub	sp, #24
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	60f8      	str	r0, [r7, #12]
 8002c8c:	60b9      	str	r1, [r7, #8]
 8002c8e:	607a      	str	r2, [r7, #4]
 8002c90:	603b      	str	r3, [r7, #0]
  int32_t ret;
  uint8_t tmp;

	/* Cursor calibration */
	if(ST7735Ctx.Orientation <= ST7735_ORIENTATION_PORTRAIT_ROT180) {
 8002c92:	4b7d      	ldr	r3, [pc, #500]	; (8002e88 <ST7735_SetDisplayWindow+0x204>)
 8002c94:	689b      	ldr	r3, [r3, #8]
 8002c96:	2b01      	cmp	r3, #1
 8002c98:	d821      	bhi.n	8002cde <ST7735_SetDisplayWindow+0x5a>
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {		//0.96 ST7735
 8002c9a:	4b7b      	ldr	r3, [pc, #492]	; (8002e88 <ST7735_SetDisplayWindow+0x204>)
 8002c9c:	7b5b      	ldrb	r3, [r3, #13]
 8002c9e:	2b01      	cmp	r3, #1
 8002ca0:	d10e      	bne.n	8002cc0 <ST7735_SetDisplayWindow+0x3c>
			if (ST7735Ctx.Panel == HannStar_Panel) {
 8002ca2:	4b79      	ldr	r3, [pc, #484]	; (8002e88 <ST7735_SetDisplayWindow+0x204>)
 8002ca4:	7b1b      	ldrb	r3, [r3, #12]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d106      	bne.n	8002cb8 <ST7735_SetDisplayWindow+0x34>
				Xpos += 26;
 8002caa:	68bb      	ldr	r3, [r7, #8]
 8002cac:	331a      	adds	r3, #26
 8002cae:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	3301      	adds	r3, #1
 8002cb4:	607b      	str	r3, [r7, #4]
 8002cb6:	e036      	b.n	8002d26 <ST7735_SetDisplayWindow+0xa2>
			} else {		//BOE Panel
				Xpos += 24;
 8002cb8:	68bb      	ldr	r3, [r7, #8]
 8002cba:	3318      	adds	r3, #24
 8002cbc:	60bb      	str	r3, [r7, #8]
 8002cbe:	e032      	b.n	8002d26 <ST7735_SetDisplayWindow+0xa2>
				Ypos += 0;
			}
		}
    else if(ST7735Ctx.Type == ST7735_1_8a_inch_screen){
 8002cc0:	4b71      	ldr	r3, [pc, #452]	; (8002e88 <ST7735_SetDisplayWindow+0x204>)
 8002cc2:	7b5b      	ldrb	r3, [r3, #13]
 8002cc4:	2b02      	cmp	r3, #2
 8002cc6:	d12e      	bne.n	8002d26 <ST7735_SetDisplayWindow+0xa2>
      if (ST7735Ctx.Panel == BOE_Panel) {
 8002cc8:	4b6f      	ldr	r3, [pc, #444]	; (8002e88 <ST7735_SetDisplayWindow+0x204>)
 8002cca:	7b1b      	ldrb	r3, [r3, #12]
 8002ccc:	2b01      	cmp	r3, #1
 8002cce:	d12a      	bne.n	8002d26 <ST7735_SetDisplayWindow+0xa2>
				Xpos += 2;
 8002cd0:	68bb      	ldr	r3, [r7, #8]
 8002cd2:	3302      	adds	r3, #2
 8002cd4:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	3301      	adds	r3, #1
 8002cda:	607b      	str	r3, [r7, #4]
 8002cdc:	e023      	b.n	8002d26 <ST7735_SetDisplayWindow+0xa2>
			}
    }
	} else {
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {
 8002cde:	4b6a      	ldr	r3, [pc, #424]	; (8002e88 <ST7735_SetDisplayWindow+0x204>)
 8002ce0:	7b5b      	ldrb	r3, [r3, #13]
 8002ce2:	2b01      	cmp	r3, #1
 8002ce4:	d111      	bne.n	8002d0a <ST7735_SetDisplayWindow+0x86>
			if (ST7735Ctx.Panel == HannStar_Panel) {		//0.96 ST7735
 8002ce6:	4b68      	ldr	r3, [pc, #416]	; (8002e88 <ST7735_SetDisplayWindow+0x204>)
 8002ce8:	7b1b      	ldrb	r3, [r3, #12]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d106      	bne.n	8002cfc <ST7735_SetDisplayWindow+0x78>
				Xpos += 1;
 8002cee:	68bb      	ldr	r3, [r7, #8]
 8002cf0:	3301      	adds	r3, #1
 8002cf2:	60bb      	str	r3, [r7, #8]
				Ypos += 26;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	331a      	adds	r3, #26
 8002cf8:	607b      	str	r3, [r7, #4]
 8002cfa:	e014      	b.n	8002d26 <ST7735_SetDisplayWindow+0xa2>
			} else {		//BOE Panel
				Xpos += 1;
 8002cfc:	68bb      	ldr	r3, [r7, #8]
 8002cfe:	3301      	adds	r3, #1
 8002d00:	60bb      	str	r3, [r7, #8]
				Ypos += 24;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	3318      	adds	r3, #24
 8002d06:	607b      	str	r3, [r7, #4]
 8002d08:	e00d      	b.n	8002d26 <ST7735_SetDisplayWindow+0xa2>
			}
		}
    else if(ST7735Ctx.Type == ST7735_1_8a_inch_screen){
 8002d0a:	4b5f      	ldr	r3, [pc, #380]	; (8002e88 <ST7735_SetDisplayWindow+0x204>)
 8002d0c:	7b5b      	ldrb	r3, [r3, #13]
 8002d0e:	2b02      	cmp	r3, #2
 8002d10:	d109      	bne.n	8002d26 <ST7735_SetDisplayWindow+0xa2>
      if (ST7735Ctx.Panel == BOE_Panel) {
 8002d12:	4b5d      	ldr	r3, [pc, #372]	; (8002e88 <ST7735_SetDisplayWindow+0x204>)
 8002d14:	7b1b      	ldrb	r3, [r3, #12]
 8002d16:	2b01      	cmp	r3, #1
 8002d18:	d105      	bne.n	8002d26 <ST7735_SetDisplayWindow+0xa2>
				Xpos += 1;
 8002d1a:	68bb      	ldr	r3, [r7, #8]
 8002d1c:	3301      	adds	r3, #1
 8002d1e:	60bb      	str	r3, [r7, #8]
				Ypos += 2;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	3302      	adds	r3, #2
 8002d24:	607b      	str	r3, [r7, #4]
			}
    }
	}
	
  /* Column addr set, 4 args, no delay: XSTART = Xpos, XEND = (Xpos + Width - 1) */
  ret = st7735_write_reg(&pObj->Ctx, ST7735_CASET, &tmp, 0);
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	f103 0020 	add.w	r0, r3, #32
 8002d2c:	f107 0213 	add.w	r2, r7, #19
 8002d30:	2300      	movs	r3, #0
 8002d32:	212a      	movs	r1, #42	; 0x2a
 8002d34:	f000 f924 	bl	8002f80 <st7735_write_reg>
 8002d38:	6178      	str	r0, [r7, #20]
  tmp = (uint8_t)(Xpos >> 8U);
 8002d3a:	68bb      	ldr	r3, [r7, #8]
 8002d3c:	0a1b      	lsrs	r3, r3, #8
 8002d3e:	b2db      	uxtb	r3, r3
 8002d40:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	3320      	adds	r3, #32
 8002d46:	f107 0113 	add.w	r1, r7, #19
 8002d4a:	2201      	movs	r2, #1
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	f000 f92c 	bl	8002faa <st7735_send_data>
 8002d52:	4602      	mov	r2, r0
 8002d54:	697b      	ldr	r3, [r7, #20]
 8002d56:	4413      	add	r3, r2
 8002d58:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Xpos & 0xFFU);
 8002d5a:	68bb      	ldr	r3, [r7, #8]
 8002d5c:	b2db      	uxtb	r3, r3
 8002d5e:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	3320      	adds	r3, #32
 8002d64:	f107 0113 	add.w	r1, r7, #19
 8002d68:	2201      	movs	r2, #1
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	f000 f91d 	bl	8002faa <st7735_send_data>
 8002d70:	4602      	mov	r2, r0
 8002d72:	697b      	ldr	r3, [r7, #20]
 8002d74:	4413      	add	r3, r2
 8002d76:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)((Xpos + Width - 1U) >> 8U);
 8002d78:	68ba      	ldr	r2, [r7, #8]
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	4413      	add	r3, r2
 8002d7e:	3b01      	subs	r3, #1
 8002d80:	0a1b      	lsrs	r3, r3, #8
 8002d82:	b2db      	uxtb	r3, r3
 8002d84:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	3320      	adds	r3, #32
 8002d8a:	f107 0113 	add.w	r1, r7, #19
 8002d8e:	2201      	movs	r2, #1
 8002d90:	4618      	mov	r0, r3
 8002d92:	f000 f90a 	bl	8002faa <st7735_send_data>
 8002d96:	4602      	mov	r2, r0
 8002d98:	697b      	ldr	r3, [r7, #20]
 8002d9a:	4413      	add	r3, r2
 8002d9c:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)((Xpos + Width - 1U) & 0xFFU);
 8002d9e:	68bb      	ldr	r3, [r7, #8]
 8002da0:	b2da      	uxtb	r2, r3
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	b2db      	uxtb	r3, r3
 8002da6:	4413      	add	r3, r2
 8002da8:	b2db      	uxtb	r3, r3
 8002daa:	3b01      	subs	r3, #1
 8002dac:	b2db      	uxtb	r3, r3
 8002dae:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	3320      	adds	r3, #32
 8002db4:	f107 0113 	add.w	r1, r7, #19
 8002db8:	2201      	movs	r2, #1
 8002dba:	4618      	mov	r0, r3
 8002dbc:	f000 f8f5 	bl	8002faa <st7735_send_data>
 8002dc0:	4602      	mov	r2, r0
 8002dc2:	697b      	ldr	r3, [r7, #20]
 8002dc4:	4413      	add	r3, r2
 8002dc6:	617b      	str	r3, [r7, #20]

  /* Row addr set, 4 args, no delay: YSTART = Ypos, YEND = (Ypos + Height - 1) */
  ret += st7735_write_reg(&pObj->Ctx, ST7735_RASET, &tmp, 0);
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	f103 0020 	add.w	r0, r3, #32
 8002dce:	f107 0213 	add.w	r2, r7, #19
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	212b      	movs	r1, #43	; 0x2b
 8002dd6:	f000 f8d3 	bl	8002f80 <st7735_write_reg>
 8002dda:	4602      	mov	r2, r0
 8002ddc:	697b      	ldr	r3, [r7, #20]
 8002dde:	4413      	add	r3, r2
 8002de0:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Ypos >> 8U);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	0a1b      	lsrs	r3, r3, #8
 8002de6:	b2db      	uxtb	r3, r3
 8002de8:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	3320      	adds	r3, #32
 8002dee:	f107 0113 	add.w	r1, r7, #19
 8002df2:	2201      	movs	r2, #1
 8002df4:	4618      	mov	r0, r3
 8002df6:	f000 f8d8 	bl	8002faa <st7735_send_data>
 8002dfa:	4602      	mov	r2, r0
 8002dfc:	697b      	ldr	r3, [r7, #20]
 8002dfe:	4413      	add	r3, r2
 8002e00:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Ypos & 0xFFU);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	b2db      	uxtb	r3, r3
 8002e06:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	3320      	adds	r3, #32
 8002e0c:	f107 0113 	add.w	r1, r7, #19
 8002e10:	2201      	movs	r2, #1
 8002e12:	4618      	mov	r0, r3
 8002e14:	f000 f8c9 	bl	8002faa <st7735_send_data>
 8002e18:	4602      	mov	r2, r0
 8002e1a:	697b      	ldr	r3, [r7, #20]
 8002e1c:	4413      	add	r3, r2
 8002e1e:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)((Ypos + Height - 1U) >> 8U);
 8002e20:	687a      	ldr	r2, [r7, #4]
 8002e22:	6a3b      	ldr	r3, [r7, #32]
 8002e24:	4413      	add	r3, r2
 8002e26:	3b01      	subs	r3, #1
 8002e28:	0a1b      	lsrs	r3, r3, #8
 8002e2a:	b2db      	uxtb	r3, r3
 8002e2c:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	3320      	adds	r3, #32
 8002e32:	f107 0113 	add.w	r1, r7, #19
 8002e36:	2201      	movs	r2, #1
 8002e38:	4618      	mov	r0, r3
 8002e3a:	f000 f8b6 	bl	8002faa <st7735_send_data>
 8002e3e:	4602      	mov	r2, r0
 8002e40:	697b      	ldr	r3, [r7, #20]
 8002e42:	4413      	add	r3, r2
 8002e44:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)((Ypos + Height - 1U) & 0xFFU);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	b2da      	uxtb	r2, r3
 8002e4a:	6a3b      	ldr	r3, [r7, #32]
 8002e4c:	b2db      	uxtb	r3, r3
 8002e4e:	4413      	add	r3, r2
 8002e50:	b2db      	uxtb	r3, r3
 8002e52:	3b01      	subs	r3, #1
 8002e54:	b2db      	uxtb	r3, r3
 8002e56:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	3320      	adds	r3, #32
 8002e5c:	f107 0113 	add.w	r1, r7, #19
 8002e60:	2201      	movs	r2, #1
 8002e62:	4618      	mov	r0, r3
 8002e64:	f000 f8a1 	bl	8002faa <st7735_send_data>
 8002e68:	4602      	mov	r2, r0
 8002e6a:	697b      	ldr	r3, [r7, #20]
 8002e6c:	4413      	add	r3, r2
 8002e6e:	617b      	str	r3, [r7, #20]

  if(ret != ST7735_OK)
 8002e70:	697b      	ldr	r3, [r7, #20]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d002      	beq.n	8002e7c <ST7735_SetDisplayWindow+0x1f8>
  {
    ret = ST7735_ERROR;
 8002e76:	f04f 33ff 	mov.w	r3, #4294967295
 8002e7a:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8002e7c:	697b      	ldr	r3, [r7, #20]
}
 8002e7e:	4618      	mov	r0, r3
 8002e80:	3718      	adds	r7, #24
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bd80      	pop	{r7, pc}
 8002e86:	bf00      	nop
 8002e88:	24001a10 	.word	0x24001a10

08002e8c <ST7735_ReadRegWrap>:
  * @param  Reg  The target register address to write
  * @param  pData  The target register value to be written
  * @retval Component error status
  */
static int32_t ST7735_ReadRegWrap(void *Handle, uint8_t Reg, uint8_t* pData)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b086      	sub	sp, #24
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	60f8      	str	r0, [r7, #12]
 8002e94:	460b      	mov	r3, r1
 8002e96:	607a      	str	r2, [r7, #4]
 8002e98:	72fb      	strb	r3, [r7, #11]
  ST7735_Object_t *pObj = (ST7735_Object_t *)Handle;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(Reg, pData);
 8002e9e:	697b      	ldr	r3, [r7, #20]
 8002ea0:	691b      	ldr	r3, [r3, #16]
 8002ea2:	7afa      	ldrb	r2, [r7, #11]
 8002ea4:	6879      	ldr	r1, [r7, #4]
 8002ea6:	4610      	mov	r0, r2
 8002ea8:	4798      	blx	r3
 8002eaa:	4603      	mov	r3, r0
}
 8002eac:	4618      	mov	r0, r3
 8002eae:	3718      	adds	r7, #24
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bd80      	pop	{r7, pc}

08002eb4 <ST7735_WriteRegWrap>:
  * @param  pData  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval Component error status
  */
static int32_t ST7735_WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint32_t Length)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b086      	sub	sp, #24
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	60f8      	str	r0, [r7, #12]
 8002ebc:	607a      	str	r2, [r7, #4]
 8002ebe:	603b      	str	r3, [r7, #0]
 8002ec0:	460b      	mov	r3, r1
 8002ec2:	72fb      	strb	r3, [r7, #11]
  ST7735_Object_t *pObj = (ST7735_Object_t *)Handle;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(Reg, pData, Length);
 8002ec8:	697b      	ldr	r3, [r7, #20]
 8002eca:	68db      	ldr	r3, [r3, #12]
 8002ecc:	7af8      	ldrb	r0, [r7, #11]
 8002ece:	683a      	ldr	r2, [r7, #0]
 8002ed0:	6879      	ldr	r1, [r7, #4]
 8002ed2:	4798      	blx	r3
 8002ed4:	4603      	mov	r3, r0
}
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	3718      	adds	r7, #24
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bd80      	pop	{r7, pc}

08002ede <ST7735_SendDataWrap>:
  * @param  handle  Component object handle
  * @param  pData  The target register value to be written
  * @retval Component error status
  */
static int32_t ST7735_SendDataWrap(void *Handle, uint8_t *pData, uint32_t Length)
{
 8002ede:	b580      	push	{r7, lr}
 8002ee0:	b086      	sub	sp, #24
 8002ee2:	af00      	add	r7, sp, #0
 8002ee4:	60f8      	str	r0, [r7, #12]
 8002ee6:	60b9      	str	r1, [r7, #8]
 8002ee8:	607a      	str	r2, [r7, #4]
  ST7735_Object_t *pObj = (ST7735_Object_t *)Handle;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	617b      	str	r3, [r7, #20]

  return pObj->IO.SendData(pData, Length);
 8002eee:	697b      	ldr	r3, [r7, #20]
 8002ef0:	695b      	ldr	r3, [r3, #20]
 8002ef2:	6879      	ldr	r1, [r7, #4]
 8002ef4:	68b8      	ldr	r0, [r7, #8]
 8002ef6:	4798      	blx	r3
 8002ef8:	4603      	mov	r3, r0
}
 8002efa:	4618      	mov	r0, r3
 8002efc:	3718      	adds	r7, #24
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bd80      	pop	{r7, pc}

08002f02 <ST7735_RecvDataWrap>:
  * @param  handle  Component object handle
  * @param  pData  The target register value to be written
  * @retval Component error status
  */
static int32_t ST7735_RecvDataWrap(void *Handle, uint8_t *pData, uint32_t Length)
{
 8002f02:	b580      	push	{r7, lr}
 8002f04:	b086      	sub	sp, #24
 8002f06:	af00      	add	r7, sp, #0
 8002f08:	60f8      	str	r0, [r7, #12]
 8002f0a:	60b9      	str	r1, [r7, #8]
 8002f0c:	607a      	str	r2, [r7, #4]
  ST7735_Object_t *pObj = (ST7735_Object_t *)Handle;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	617b      	str	r3, [r7, #20]

  return pObj->IO.RecvData(pData, Length);
 8002f12:	697b      	ldr	r3, [r7, #20]
 8002f14:	699b      	ldr	r3, [r3, #24]
 8002f16:	6879      	ldr	r1, [r7, #4]
 8002f18:	68b8      	ldr	r0, [r7, #8]
 8002f1a:	4798      	blx	r3
 8002f1c:	4603      	mov	r3, r0
}
 8002f1e:	4618      	mov	r0, r3
 8002f20:	3718      	adds	r7, #24
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bd80      	pop	{r7, pc}

08002f26 <ST7735_IO_Delay>:
  * @brief  ST7735 delay
  * @param  Delay  Delay in ms
  * @retval Component error status
  */
static int32_t ST7735_IO_Delay(ST7735_Object_t *pObj, uint32_t Delay)
{
 8002f26:	b580      	push	{r7, lr}
 8002f28:	b084      	sub	sp, #16
 8002f2a:	af00      	add	r7, sp, #0
 8002f2c:	6078      	str	r0, [r7, #4]
 8002f2e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  tickstart = pObj->IO.GetTick();
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	69db      	ldr	r3, [r3, #28]
 8002f34:	4798      	blx	r3
 8002f36:	4603      	mov	r3, r0
 8002f38:	60fb      	str	r3, [r7, #12]
  while((pObj->IO.GetTick() - tickstart) < Delay)
 8002f3a:	bf00      	nop
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	69db      	ldr	r3, [r3, #28]
 8002f40:	4798      	blx	r3
 8002f42:	4603      	mov	r3, r0
 8002f44:	461a      	mov	r2, r3
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	1ad3      	subs	r3, r2, r3
 8002f4a:	683a      	ldr	r2, [r7, #0]
 8002f4c:	429a      	cmp	r2, r3
 8002f4e:	d8f5      	bhi.n	8002f3c <ST7735_IO_Delay+0x16>
  {
  }
  return ST7735_OK;
 8002f50:	2300      	movs	r3, #0
}
 8002f52:	4618      	mov	r0, r3
 8002f54:	3710      	adds	r7, #16
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}

08002f5a <st7735_read_reg>:
  * @param  reg   Register to read
  * @param  pdata data to read from the register
  * @retval Component status
  */
int32_t st7735_read_reg(st7735_ctx_t *ctx, uint8_t reg, uint8_t *pdata)
{
 8002f5a:	b580      	push	{r7, lr}
 8002f5c:	b084      	sub	sp, #16
 8002f5e:	af00      	add	r7, sp, #0
 8002f60:	60f8      	str	r0, [r7, #12]
 8002f62:	460b      	mov	r3, r1
 8002f64:	607a      	str	r2, [r7, #4]
 8002f66:	72fb      	strb	r3, [r7, #11]
  return ctx->ReadReg(ctx->handle, reg, pdata);
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	68fa      	ldr	r2, [r7, #12]
 8002f6e:	6910      	ldr	r0, [r2, #16]
 8002f70:	7af9      	ldrb	r1, [r7, #11]
 8002f72:	687a      	ldr	r2, [r7, #4]
 8002f74:	4798      	blx	r3
 8002f76:	4603      	mov	r3, r0
}
 8002f78:	4618      	mov	r0, r3
 8002f7a:	3710      	adds	r7, #16
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	bd80      	pop	{r7, pc}

08002f80 <st7735_write_reg>:
  * @param  pdata  data to write to the register
  * @param  length length of data to write to the register
  * @retval Component status
  */
int32_t st7735_write_reg(st7735_ctx_t *ctx, uint8_t reg, uint8_t *pdata, uint32_t length)
{
 8002f80:	b590      	push	{r4, r7, lr}
 8002f82:	b085      	sub	sp, #20
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	60f8      	str	r0, [r7, #12]
 8002f88:	607a      	str	r2, [r7, #4]
 8002f8a:	603b      	str	r3, [r7, #0]
 8002f8c:	460b      	mov	r3, r1
 8002f8e:	72fb      	strb	r3, [r7, #11]
  return ctx->WriteReg(ctx->handle, reg, pdata, length);
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681c      	ldr	r4, [r3, #0]
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	6918      	ldr	r0, [r3, #16]
 8002f98:	7af9      	ldrb	r1, [r7, #11]
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	687a      	ldr	r2, [r7, #4]
 8002f9e:	47a0      	blx	r4
 8002fa0:	4603      	mov	r3, r0
}
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	3714      	adds	r7, #20
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bd90      	pop	{r4, r7, pc}

08002faa <st7735_send_data>:
  * @param  pdata  data to write
  * @param  length length of data to write
  * @retval Component status
  */
int32_t st7735_send_data(st7735_ctx_t *ctx, uint8_t *pdata, uint32_t length)
{
 8002faa:	b580      	push	{r7, lr}
 8002fac:	b084      	sub	sp, #16
 8002fae:	af00      	add	r7, sp, #0
 8002fb0:	60f8      	str	r0, [r7, #12]
 8002fb2:	60b9      	str	r1, [r7, #8]
 8002fb4:	607a      	str	r2, [r7, #4]
  return ctx->SendData(ctx->handle, pdata, length);
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	689b      	ldr	r3, [r3, #8]
 8002fba:	68fa      	ldr	r2, [r7, #12]
 8002fbc:	6910      	ldr	r0, [r2, #16]
 8002fbe:	687a      	ldr	r2, [r7, #4]
 8002fc0:	68b9      	ldr	r1, [r7, #8]
 8002fc2:	4798      	blx	r3
 8002fc4:	4603      	mov	r3, r0
}
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	3710      	adds	r7, #16
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd80      	pop	{r7, pc}

08002fce <st7735_recv_data>:
  * @param  pdata  data to read
  * @param  length length of data to read
  * @retval Component status
  */
int32_t st7735_recv_data(st7735_ctx_t *ctx, uint8_t *pdata, uint32_t length)
{
 8002fce:	b580      	push	{r7, lr}
 8002fd0:	b084      	sub	sp, #16
 8002fd2:	af00      	add	r7, sp, #0
 8002fd4:	60f8      	str	r0, [r7, #12]
 8002fd6:	60b9      	str	r1, [r7, #8]
 8002fd8:	607a      	str	r2, [r7, #4]
  return ctx->RecvData(ctx->handle, pdata, length);
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	68db      	ldr	r3, [r3, #12]
 8002fde:	68fa      	ldr	r2, [r7, #12]
 8002fe0:	6910      	ldr	r0, [r2, #16]
 8002fe2:	687a      	ldr	r2, [r7, #4]
 8002fe4:	68b9      	ldr	r1, [r7, #8]
 8002fe6:	4798      	blx	r3
 8002fe8:	4603      	mov	r3, r0
}
 8002fea:	4618      	mov	r0, r3
 8002fec:	3710      	adds	r7, #16
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}
	...

08002ff4 <W25Qx_Init>:
/**
  * @brief  Initializes the W25QXXXX interface.
  * @retval None
  */
uint8_t W25Qx_Init(void)
{ 
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b082      	sub	sp, #8
 8002ff8:	af00      	add	r7, sp, #0
	uint8_t state;
	/* Reset W25Qxxx */
	W25Qx_Reset();
 8002ffa:	f000 f80f 	bl	800301c <W25Qx_Reset>
	delay(5);
 8002ffe:	2004      	movs	r0, #4
 8003000:	f000 fec2 	bl	8003d88 <HAL_Delay>
	state = W25Qx_Get_Parameter(&W25Qx_Para);
 8003004:	4804      	ldr	r0, [pc, #16]	; (8003018 <W25Qx_Init+0x24>)
 8003006:	f000 f8bf 	bl	8003188 <W25Qx_Get_Parameter>
 800300a:	4603      	mov	r3, r0
 800300c:	71fb      	strb	r3, [r7, #7]
	
	return state;
 800300e:	79fb      	ldrb	r3, [r7, #7]
}
 8003010:	4618      	mov	r0, r3
 8003012:	3708      	adds	r7, #8
 8003014:	46bd      	mov	sp, r7
 8003016:	bd80      	pop	{r7, pc}
 8003018:	24001a20 	.word	0x24001a20

0800301c <W25Qx_Reset>:
/**
  * @brief  This function reset the W25Qx.
  * @retval None
  */
static void	W25Qx_Reset(void)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b082      	sub	sp, #8
 8003020:	af00      	add	r7, sp, #0
	uint8_t cmd[2] = {RESET_ENABLE_CMD,RESET_MEMORY_CMD};
 8003022:	f649 1366 	movw	r3, #39270	; 0x9966
 8003026:	80bb      	strh	r3, [r7, #4]
	
	W25Qx_Enable();
 8003028:	2200      	movs	r2, #0
 800302a:	2140      	movs	r1, #64	; 0x40
 800302c:	4809      	ldr	r0, [pc, #36]	; (8003054 <W25Qx_Reset+0x38>)
 800302e:	f001 fa25 	bl	800447c <HAL_GPIO_WritePin>
	/* Send the reset command */
	HAL_SPI_Transmit(&hspi1, cmd, 2, W25QXXXX_TIMEOUT_VALUE);	
 8003032:	1d39      	adds	r1, r7, #4
 8003034:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003038:	2202      	movs	r2, #2
 800303a:	4807      	ldr	r0, [pc, #28]	; (8003058 <W25Qx_Reset+0x3c>)
 800303c:	f005 fb14 	bl	8008668 <HAL_SPI_Transmit>
	W25Qx_Disable();
 8003040:	2201      	movs	r2, #1
 8003042:	2140      	movs	r1, #64	; 0x40
 8003044:	4803      	ldr	r0, [pc, #12]	; (8003054 <W25Qx_Reset+0x38>)
 8003046:	f001 fa19 	bl	800447c <HAL_GPIO_WritePin>

}
 800304a:	bf00      	nop
 800304c:	3708      	adds	r7, #8
 800304e:	46bd      	mov	sp, r7
 8003050:	bd80      	pop	{r7, pc}
 8003052:	bf00      	nop
 8003054:	58020c00 	.word	0x58020c00
 8003058:	24001900 	.word	0x24001900

0800305c <W25Qx_GetStatus>:
/**
  * @brief  Reads current status of the W25QXXXX.
  * @retval W25QXXXX memory status
  */
static uint8_t W25Qx_GetStatus(void)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b082      	sub	sp, #8
 8003060:	af00      	add	r7, sp, #0
	uint8_t cmd[] = {READ_STATUS_REG1_CMD};
 8003062:	2305      	movs	r3, #5
 8003064:	713b      	strb	r3, [r7, #4]
	uint8_t status;
	
	W25Qx_Enable();
 8003066:	2200      	movs	r2, #0
 8003068:	2140      	movs	r1, #64	; 0x40
 800306a:	4811      	ldr	r0, [pc, #68]	; (80030b0 <W25Qx_GetStatus+0x54>)
 800306c:	f001 fa06 	bl	800447c <HAL_GPIO_WritePin>
	
	/* Send the read status command */
	HAL_SPI_Transmit(&hspi1, cmd, 1, W25QXXXX_TIMEOUT_VALUE);	
 8003070:	1d39      	adds	r1, r7, #4
 8003072:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003076:	2201      	movs	r2, #1
 8003078:	480e      	ldr	r0, [pc, #56]	; (80030b4 <W25Qx_GetStatus+0x58>)
 800307a:	f005 faf5 	bl	8008668 <HAL_SPI_Transmit>
	/* Reception of the data */
	HAL_SPI_Receive(&hspi1,&status, 1, W25QXXXX_TIMEOUT_VALUE);
 800307e:	1cf9      	adds	r1, r7, #3
 8003080:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003084:	2201      	movs	r2, #1
 8003086:	480b      	ldr	r0, [pc, #44]	; (80030b4 <W25Qx_GetStatus+0x58>)
 8003088:	f005 fce0 	bl	8008a4c <HAL_SPI_Receive>
	W25Qx_Disable();
 800308c:	2201      	movs	r2, #1
 800308e:	2140      	movs	r1, #64	; 0x40
 8003090:	4807      	ldr	r0, [pc, #28]	; (80030b0 <W25Qx_GetStatus+0x54>)
 8003092:	f001 f9f3 	bl	800447c <HAL_GPIO_WritePin>
	
	/* Check the value of the register */
  if((status & W25QXXXX_FSR_BUSY) != 0)
 8003096:	78fb      	ldrb	r3, [r7, #3]
 8003098:	f003 0301 	and.w	r3, r3, #1
 800309c:	2b00      	cmp	r3, #0
 800309e:	d001      	beq.n	80030a4 <W25Qx_GetStatus+0x48>
  {
    return W25Qx_BUSY;
 80030a0:	2302      	movs	r3, #2
 80030a2:	e000      	b.n	80030a6 <W25Qx_GetStatus+0x4a>
  }
	else
	{
		return W25Qx_OK;
 80030a4:	2300      	movs	r3, #0
	}		
}
 80030a6:	4618      	mov	r0, r3
 80030a8:	3708      	adds	r7, #8
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bd80      	pop	{r7, pc}
 80030ae:	bf00      	nop
 80030b0:	58020c00 	.word	0x58020c00
 80030b4:	24001900 	.word	0x24001900

080030b8 <W25Qx_WriteEnable>:
/**
  * @brief  This function send a Write Enable and wait it is effective.
  * @retval None
  */
uint8_t W25Qx_WriteEnable(void)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b082      	sub	sp, #8
 80030bc:	af00      	add	r7, sp, #0
	uint8_t cmd[] = {WRITE_ENABLE_CMD};
 80030be:	2306      	movs	r3, #6
 80030c0:	703b      	strb	r3, [r7, #0]
	uint32_t tickstart = get_tick();
 80030c2:	f000 fe55 	bl	8003d70 <HAL_GetTick>
 80030c6:	6078      	str	r0, [r7, #4]

	/*Select the FLASH: Chip Select low */
	W25Qx_Enable();
 80030c8:	2200      	movs	r2, #0
 80030ca:	2140      	movs	r1, #64	; 0x40
 80030cc:	4813      	ldr	r0, [pc, #76]	; (800311c <W25Qx_WriteEnable+0x64>)
 80030ce:	f001 f9d5 	bl	800447c <HAL_GPIO_WritePin>
	/* Send the read ID command */
	HAL_SPI_Transmit(&hspi1, cmd, 1, W25QXXXX_TIMEOUT_VALUE);	
 80030d2:	4639      	mov	r1, r7
 80030d4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80030d8:	2201      	movs	r2, #1
 80030da:	4811      	ldr	r0, [pc, #68]	; (8003120 <W25Qx_WriteEnable+0x68>)
 80030dc:	f005 fac4 	bl	8008668 <HAL_SPI_Transmit>
	/*Deselect the FLASH: Chip Select high */
	W25Qx_Disable();
 80030e0:	2201      	movs	r2, #1
 80030e2:	2140      	movs	r1, #64	; 0x40
 80030e4:	480d      	ldr	r0, [pc, #52]	; (800311c <W25Qx_WriteEnable+0x64>)
 80030e6:	f001 f9c9 	bl	800447c <HAL_GPIO_WritePin>
	
	/* Wait the end of Flash writing */
	while(W25Qx_GetStatus() == W25Qx_BUSY)
 80030ea:	e00c      	b.n	8003106 <W25Qx_WriteEnable+0x4e>
	{
		/* Check for the Timeout */
    if((get_tick() - tickstart) > W25QXXXX_TIMEOUT_VALUE)
 80030ec:	f000 fe40 	bl	8003d70 <HAL_GetTick>
 80030f0:	4602      	mov	r2, r0
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	1ad3      	subs	r3, r2, r3
 80030f6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80030fa:	d901      	bls.n	8003100 <W25Qx_WriteEnable+0x48>
    {        
			return W25Qx_TIMEOUT;
 80030fc:	2303      	movs	r3, #3
 80030fe:	e008      	b.n	8003112 <W25Qx_WriteEnable+0x5a>
    }
	  delay(1);
 8003100:	2000      	movs	r0, #0
 8003102:	f000 fe41 	bl	8003d88 <HAL_Delay>
	while(W25Qx_GetStatus() == W25Qx_BUSY)
 8003106:	f7ff ffa9 	bl	800305c <W25Qx_GetStatus>
 800310a:	4603      	mov	r3, r0
 800310c:	2b02      	cmp	r3, #2
 800310e:	d0ed      	beq.n	80030ec <W25Qx_WriteEnable+0x34>
	}
	
	return W25Qx_OK;
 8003110:	2300      	movs	r3, #0
}
 8003112:	4618      	mov	r0, r3
 8003114:	3708      	adds	r7, #8
 8003116:	46bd      	mov	sp, r7
 8003118:	bd80      	pop	{r7, pc}
 800311a:	bf00      	nop
 800311c:	58020c00 	.word	0x58020c00
 8003120:	24001900 	.word	0x24001900

08003124 <W25Qx_Read_ID>:
/   0XEF15,W25Q32   
/   0XEF16,W25Q64  
  * @retval None
  */
void W25Qx_Read_ID(uint16_t *ID)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	b084      	sub	sp, #16
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
	uint8_t idt[2];
	
	uint8_t cmd[4] = {READ_ID_CMD,0x00,0x00,0x00};
 800312c:	2390      	movs	r3, #144	; 0x90
 800312e:	60bb      	str	r3, [r7, #8]
	
	W25Qx_Enable();
 8003130:	2200      	movs	r2, #0
 8003132:	2140      	movs	r1, #64	; 0x40
 8003134:	4812      	ldr	r0, [pc, #72]	; (8003180 <W25Qx_Read_ID+0x5c>)
 8003136:	f001 f9a1 	bl	800447c <HAL_GPIO_WritePin>
	/* Send the read ID command */
	HAL_SPI_Transmit(&hspi1, cmd, 4, W25QXXXX_TIMEOUT_VALUE);	
 800313a:	f107 0108 	add.w	r1, r7, #8
 800313e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003142:	2204      	movs	r2, #4
 8003144:	480f      	ldr	r0, [pc, #60]	; (8003184 <W25Qx_Read_ID+0x60>)
 8003146:	f005 fa8f 	bl	8008668 <HAL_SPI_Transmit>
	/* Reception of the data */
	HAL_SPI_Receive(&hspi1,idt, 2, W25QXXXX_TIMEOUT_VALUE);
 800314a:	f107 010c 	add.w	r1, r7, #12
 800314e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003152:	2202      	movs	r2, #2
 8003154:	480b      	ldr	r0, [pc, #44]	; (8003184 <W25Qx_Read_ID+0x60>)
 8003156:	f005 fc79 	bl	8008a4c <HAL_SPI_Receive>
	
	*ID = (idt[0] << 8) + idt[1]; 
 800315a:	7b3b      	ldrb	r3, [r7, #12]
 800315c:	b29b      	uxth	r3, r3
 800315e:	021b      	lsls	r3, r3, #8
 8003160:	b29a      	uxth	r2, r3
 8003162:	7b7b      	ldrb	r3, [r7, #13]
 8003164:	b29b      	uxth	r3, r3
 8003166:	4413      	add	r3, r2
 8003168:	b29a      	uxth	r2, r3
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	801a      	strh	r2, [r3, #0]
	
	W25Qx_Disable();
 800316e:	2201      	movs	r2, #1
 8003170:	2140      	movs	r1, #64	; 0x40
 8003172:	4803      	ldr	r0, [pc, #12]	; (8003180 <W25Qx_Read_ID+0x5c>)
 8003174:	f001 f982 	bl	800447c <HAL_GPIO_WritePin>
		
}
 8003178:	bf00      	nop
 800317a:	3710      	adds	r7, #16
 800317c:	46bd      	mov	sp, r7
 800317e:	bd80      	pop	{r7, pc}
 8003180:	58020c00 	.word	0x58020c00
 8003184:	24001900 	.word	0x24001900

08003188 <W25Qx_Get_Parameter>:
  * @param  Para: W25Qx_Parameter
  * @retval NULL
  */

uint8_t W25Qx_Get_Parameter(W25Qx_Parameter *Para)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b084      	sub	sp, #16
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
	uint16_t id;
	uint32_t size;
	
	Para->PAGE_SIZE = 256;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003196:	619a      	str	r2, [r3, #24]
	Para->SUBSECTOR_SIZE = 4096;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800319e:	615a      	str	r2, [r3, #20]
	Para->SECTOR_SIZE = 0x10000;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80031a6:	60da      	str	r2, [r3, #12]
	
	W25Qx_Read_ID(&id);
 80031a8:	f107 030a 	add.w	r3, r7, #10
 80031ac:	4618      	mov	r0, r3
 80031ae:	f7ff ffb9 	bl	8003124 <W25Qx_Read_ID>
	if(id < W25Q80 || id > W25Q128) return W25Qx_ERROR;
 80031b2:	897b      	ldrh	r3, [r7, #10]
 80031b4:	f64e 7212 	movw	r2, #61202	; 0xef12
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d904      	bls.n	80031c6 <W25Qx_Get_Parameter+0x3e>
 80031bc:	897b      	ldrh	r3, [r7, #10]
 80031be:	f64e 7217 	movw	r2, #61207	; 0xef17
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d901      	bls.n	80031ca <W25Qx_Get_Parameter+0x42>
 80031c6:	2301      	movs	r3, #1
 80031c8:	e02d      	b.n	8003226 <W25Qx_Get_Parameter+0x9e>
	
	size = (uint32_t) powf(2,(id - 0xEF13)) * 1024 * 1024;
 80031ca:	897b      	ldrh	r3, [r7, #10]
 80031cc:	461a      	mov	r2, r3
 80031ce:	4b18      	ldr	r3, [pc, #96]	; (8003230 <W25Qx_Get_Parameter+0xa8>)
 80031d0:	4413      	add	r3, r2
 80031d2:	ee07 3a90 	vmov	s15, r3
 80031d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80031da:	eef0 0a67 	vmov.f32	s1, s15
 80031de:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 80031e2:	f00c fe89 	bl	800fef8 <powf>
 80031e6:	eef0 7a40 	vmov.f32	s15, s0
 80031ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80031ee:	ee17 3a90 	vmov	r3, s15
 80031f2:	051b      	lsls	r3, r3, #20
 80031f4:	60fb      	str	r3, [r7, #12]
	
	Para->FLASH_Id = id;
 80031f6:	897b      	ldrh	r3, [r7, #10]
 80031f8:	461a      	mov	r2, r3
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	601a      	str	r2, [r3, #0]
	Para->FLASH_Size = size;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	68fa      	ldr	r2, [r7, #12]
 8003202:	605a      	str	r2, [r3, #4]
	Para->SUBSECTOR_COUNT = Para->FLASH_Size / Para->SUBSECTOR_SIZE;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	685a      	ldr	r2, [r3, #4]
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	695b      	ldr	r3, [r3, #20]
 800320c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	611a      	str	r2, [r3, #16]
	Para->SECTOR_COUNT = Para->FLASH_Size / Para->SECTOR_SIZE;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	685a      	ldr	r2, [r3, #4]
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	68db      	ldr	r3, [r3, #12]
 800321c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	609a      	str	r2, [r3, #8]
	
	return W25Qx_OK;
 8003224:	2300      	movs	r3, #0
}
 8003226:	4618      	mov	r0, r3
 8003228:	3710      	adds	r7, #16
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}
 800322e:	bf00      	nop
 8003230:	ffff10ed 	.word	0xffff10ed

08003234 <W25Qx_Read>:
  * @param  ReadAddr: Read start address
  * @param  Size: Size of data to read    
  * @retval QSPI memory status
  */
uint8_t W25Qx_Read(uint8_t* pData, uint32_t ReadAddr, uint32_t Size)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b086      	sub	sp, #24
 8003238:	af00      	add	r7, sp, #0
 800323a:	60f8      	str	r0, [r7, #12]
 800323c:	60b9      	str	r1, [r7, #8]
 800323e:	607a      	str	r2, [r7, #4]
	uint8_t cmd[4];

	/* Configure the command */
	cmd[0] = READ_CMD;
 8003240:	2303      	movs	r3, #3
 8003242:	753b      	strb	r3, [r7, #20]
	cmd[1] = (uint8_t)(ReadAddr >> 16);
 8003244:	68bb      	ldr	r3, [r7, #8]
 8003246:	0c1b      	lsrs	r3, r3, #16
 8003248:	b2db      	uxtb	r3, r3
 800324a:	757b      	strb	r3, [r7, #21]
	cmd[2] = (uint8_t)(ReadAddr >> 8);
 800324c:	68bb      	ldr	r3, [r7, #8]
 800324e:	0a1b      	lsrs	r3, r3, #8
 8003250:	b2db      	uxtb	r3, r3
 8003252:	75bb      	strb	r3, [r7, #22]
	cmd[3] = (uint8_t)(ReadAddr);
 8003254:	68bb      	ldr	r3, [r7, #8]
 8003256:	b2db      	uxtb	r3, r3
 8003258:	75fb      	strb	r3, [r7, #23]
	
	W25Qx_Enable();
 800325a:	2200      	movs	r2, #0
 800325c:	2140      	movs	r1, #64	; 0x40
 800325e:	4811      	ldr	r0, [pc, #68]	; (80032a4 <W25Qx_Read+0x70>)
 8003260:	f001 f90c 	bl	800447c <HAL_GPIO_WritePin>
	/* Send the read ID command */
	HAL_SPI_Transmit(&hspi1, cmd, 4, W25QXXXX_TIMEOUT_VALUE);	
 8003264:	f107 0114 	add.w	r1, r7, #20
 8003268:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800326c:	2204      	movs	r2, #4
 800326e:	480e      	ldr	r0, [pc, #56]	; (80032a8 <W25Qx_Read+0x74>)
 8003270:	f005 f9fa 	bl	8008668 <HAL_SPI_Transmit>
	/* Reception of the data */
	if (HAL_SPI_Receive(&hspi1, pData,Size,W25QXXXX_TIMEOUT_VALUE) != HAL_OK)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	b29a      	uxth	r2, r3
 8003278:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800327c:	68f9      	ldr	r1, [r7, #12]
 800327e:	480a      	ldr	r0, [pc, #40]	; (80032a8 <W25Qx_Read+0x74>)
 8003280:	f005 fbe4 	bl	8008a4c <HAL_SPI_Receive>
 8003284:	4603      	mov	r3, r0
 8003286:	2b00      	cmp	r3, #0
 8003288:	d001      	beq.n	800328e <W25Qx_Read+0x5a>
  {
    return W25Qx_ERROR;
 800328a:	2301      	movs	r3, #1
 800328c:	e005      	b.n	800329a <W25Qx_Read+0x66>
  }
	W25Qx_Disable();
 800328e:	2201      	movs	r2, #1
 8003290:	2140      	movs	r1, #64	; 0x40
 8003292:	4804      	ldr	r0, [pc, #16]	; (80032a4 <W25Qx_Read+0x70>)
 8003294:	f001 f8f2 	bl	800447c <HAL_GPIO_WritePin>
	return W25Qx_OK;
 8003298:	2300      	movs	r3, #0
}
 800329a:	4618      	mov	r0, r3
 800329c:	3718      	adds	r7, #24
 800329e:	46bd      	mov	sp, r7
 80032a0:	bd80      	pop	{r7, pc}
 80032a2:	bf00      	nop
 80032a4:	58020c00 	.word	0x58020c00
 80032a8:	24001900 	.word	0x24001900

080032ac <W25Qx_Write>:
  * @param  WriteAddr: Write start address
  * @param  Size: Size of data to write,No more than 256byte.    
  * @retval QSPI memory status
  */
uint8_t W25Qx_Write(uint8_t* pData, uint32_t WriteAddr, uint32_t Size)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b08a      	sub	sp, #40	; 0x28
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	60f8      	str	r0, [r7, #12]
 80032b4:	60b9      	str	r1, [r7, #8]
 80032b6:	607a      	str	r2, [r7, #4]
	uint8_t cmd[4];
	uint32_t end_addr, current_size, current_addr;
	uint32_t tickstart = get_tick();
 80032b8:	f000 fd5a 	bl	8003d70 <HAL_GetTick>
 80032bc:	61f8      	str	r0, [r7, #28]
	
	/* Calculation of the size between the write address and the end of the page */
  current_addr = 0;
 80032be:	2300      	movs	r3, #0
 80032c0:	623b      	str	r3, [r7, #32]

  while (current_addr <= WriteAddr)
 80032c2:	e003      	b.n	80032cc <W25Qx_Write+0x20>
  {
    current_addr += W25QXXXX_PAGE_SIZE;
 80032c4:	6a3b      	ldr	r3, [r7, #32]
 80032c6:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80032ca:	623b      	str	r3, [r7, #32]
  while (current_addr <= WriteAddr)
 80032cc:	6a3a      	ldr	r2, [r7, #32]
 80032ce:	68bb      	ldr	r3, [r7, #8]
 80032d0:	429a      	cmp	r2, r3
 80032d2:	d9f7      	bls.n	80032c4 <W25Qx_Write+0x18>
  }
  current_size = current_addr - WriteAddr;
 80032d4:	6a3a      	ldr	r2, [r7, #32]
 80032d6:	68bb      	ldr	r3, [r7, #8]
 80032d8:	1ad3      	subs	r3, r2, r3
 80032da:	627b      	str	r3, [r7, #36]	; 0x24

  /* Check if the size of the data is less than the remaining place in the page */
  if (current_size > Size)
 80032dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	429a      	cmp	r2, r3
 80032e2:	d901      	bls.n	80032e8 <W25Qx_Write+0x3c>
  {
    current_size = Size;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Initialize the adress variables */
  current_addr = WriteAddr;
 80032e8:	68bb      	ldr	r3, [r7, #8]
 80032ea:	623b      	str	r3, [r7, #32]
  end_addr = WriteAddr + Size;
 80032ec:	68ba      	ldr	r2, [r7, #8]
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	4413      	add	r3, r2
 80032f2:	61bb      	str	r3, [r7, #24]
	
  /* Perform the write page by page */
  do
  {
		/* Configure the command */
		cmd[0] = PAGE_PROG_CMD;
 80032f4:	2302      	movs	r3, #2
 80032f6:	753b      	strb	r3, [r7, #20]
		cmd[1] = (uint8_t)(current_addr >> 16);
 80032f8:	6a3b      	ldr	r3, [r7, #32]
 80032fa:	0c1b      	lsrs	r3, r3, #16
 80032fc:	b2db      	uxtb	r3, r3
 80032fe:	757b      	strb	r3, [r7, #21]
		cmd[2] = (uint8_t)(current_addr >> 8);
 8003300:	6a3b      	ldr	r3, [r7, #32]
 8003302:	0a1b      	lsrs	r3, r3, #8
 8003304:	b2db      	uxtb	r3, r3
 8003306:	75bb      	strb	r3, [r7, #22]
		cmd[3] = (uint8_t)(current_addr);
 8003308:	6a3b      	ldr	r3, [r7, #32]
 800330a:	b2db      	uxtb	r3, r3
 800330c:	75fb      	strb	r3, [r7, #23]

		/* Enable write operations */
		W25Qx_WriteEnable();
 800330e:	f7ff fed3 	bl	80030b8 <W25Qx_WriteEnable>
	
		W25Qx_Enable();
 8003312:	2200      	movs	r2, #0
 8003314:	2140      	movs	r1, #64	; 0x40
 8003316:	4828      	ldr	r0, [pc, #160]	; (80033b8 <W25Qx_Write+0x10c>)
 8003318:	f001 f8b0 	bl	800447c <HAL_GPIO_WritePin>
    /* Send the command */
    if (HAL_SPI_Transmit(&hspi1,cmd, 4, W25QXXXX_TIMEOUT_VALUE) != HAL_OK)
 800331c:	f107 0114 	add.w	r1, r7, #20
 8003320:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003324:	2204      	movs	r2, #4
 8003326:	4825      	ldr	r0, [pc, #148]	; (80033bc <W25Qx_Write+0x110>)
 8003328:	f005 f99e 	bl	8008668 <HAL_SPI_Transmit>
 800332c:	4603      	mov	r3, r0
 800332e:	2b00      	cmp	r3, #0
 8003330:	d001      	beq.n	8003336 <W25Qx_Write+0x8a>
    {
      return W25Qx_ERROR;
 8003332:	2301      	movs	r3, #1
 8003334:	e03b      	b.n	80033ae <W25Qx_Write+0x102>
    }
    
    /* Transmission of the data */
    if (HAL_SPI_Transmit(&hspi1, pData,current_size, W25QXXXX_TIMEOUT_VALUE) != HAL_OK)
 8003336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003338:	b29a      	uxth	r2, r3
 800333a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800333e:	68f9      	ldr	r1, [r7, #12]
 8003340:	481e      	ldr	r0, [pc, #120]	; (80033bc <W25Qx_Write+0x110>)
 8003342:	f005 f991 	bl	8008668 <HAL_SPI_Transmit>
 8003346:	4603      	mov	r3, r0
 8003348:	2b00      	cmp	r3, #0
 800334a:	d001      	beq.n	8003350 <W25Qx_Write+0xa4>
    {
      return W25Qx_ERROR;
 800334c:	2301      	movs	r3, #1
 800334e:	e02e      	b.n	80033ae <W25Qx_Write+0x102>
    }
		W25Qx_Disable();
 8003350:	2201      	movs	r2, #1
 8003352:	2140      	movs	r1, #64	; 0x40
 8003354:	4818      	ldr	r0, [pc, #96]	; (80033b8 <W25Qx_Write+0x10c>)
 8003356:	f001 f891 	bl	800447c <HAL_GPIO_WritePin>
    	/* Wait the end of Flash writing */
		while(W25Qx_GetStatus() == W25Qx_BUSY)
 800335a:	e009      	b.n	8003370 <W25Qx_Write+0xc4>
		{
			/* Check for the Timeout */
			if((get_tick() - tickstart) > W25QXXXX_TIMEOUT_VALUE)
 800335c:	f000 fd08 	bl	8003d70 <HAL_GetTick>
 8003360:	4602      	mov	r2, r0
 8003362:	69fb      	ldr	r3, [r7, #28]
 8003364:	1ad3      	subs	r3, r2, r3
 8003366:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800336a:	d901      	bls.n	8003370 <W25Qx_Write+0xc4>
			{        
				return W25Qx_TIMEOUT;
 800336c:	2303      	movs	r3, #3
 800336e:	e01e      	b.n	80033ae <W25Qx_Write+0x102>
		while(W25Qx_GetStatus() == W25Qx_BUSY)
 8003370:	f7ff fe74 	bl	800305c <W25Qx_GetStatus>
 8003374:	4603      	mov	r3, r0
 8003376:	2b02      	cmp	r3, #2
 8003378:	d0f0      	beq.n	800335c <W25Qx_Write+0xb0>
			}
			//delay(1);
		}
    
    /* Update the address and size variables for next page programming */
    current_addr += current_size;
 800337a:	6a3a      	ldr	r2, [r7, #32]
 800337c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800337e:	4413      	add	r3, r2
 8003380:	623b      	str	r3, [r7, #32]
    pData += current_size;
 8003382:	68fa      	ldr	r2, [r7, #12]
 8003384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003386:	4413      	add	r3, r2
 8003388:	60fb      	str	r3, [r7, #12]
    current_size = ((current_addr + W25QXXXX_PAGE_SIZE) > end_addr) ? (end_addr - current_addr) : W25QXXXX_PAGE_SIZE;
 800338a:	6a3b      	ldr	r3, [r7, #32]
 800338c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8003390:	69ba      	ldr	r2, [r7, #24]
 8003392:	429a      	cmp	r2, r3
 8003394:	d203      	bcs.n	800339e <W25Qx_Write+0xf2>
 8003396:	69ba      	ldr	r2, [r7, #24]
 8003398:	6a3b      	ldr	r3, [r7, #32]
 800339a:	1ad3      	subs	r3, r2, r3
 800339c:	e001      	b.n	80033a2 <W25Qx_Write+0xf6>
 800339e:	f44f 7380 	mov.w	r3, #256	; 0x100
 80033a2:	627b      	str	r3, [r7, #36]	; 0x24
  } while (current_addr < end_addr);
 80033a4:	6a3a      	ldr	r2, [r7, #32]
 80033a6:	69bb      	ldr	r3, [r7, #24]
 80033a8:	429a      	cmp	r2, r3
 80033aa:	d3a3      	bcc.n	80032f4 <W25Qx_Write+0x48>

	
	return W25Qx_OK;
 80033ac:	2300      	movs	r3, #0
}
 80033ae:	4618      	mov	r0, r3
 80033b0:	3728      	adds	r7, #40	; 0x28
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bd80      	pop	{r7, pc}
 80033b6:	bf00      	nop
 80033b8:	58020c00 	.word	0x58020c00
 80033bc:	24001900 	.word	0x24001900

080033c0 <W25Qx_Erase_Block>:
  * @brief  Erases the specified block of the QSPI memory. 
  * @param  BlockAddress: Block address to erase  
  * @retval QSPI memory status
  */
uint8_t W25Qx_Erase_Block(uint32_t Address)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b084      	sub	sp, #16
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
	uint8_t cmd[4];
	uint32_t tickstart = get_tick();
 80033c8:	f000 fcd2 	bl	8003d70 <HAL_GetTick>
 80033cc:	60f8      	str	r0, [r7, #12]
	cmd[0] = SECTOR_ERASE_CMD;
 80033ce:	2320      	movs	r3, #32
 80033d0:	723b      	strb	r3, [r7, #8]
	cmd[1] = (uint8_t)(Address >> 16);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	0c1b      	lsrs	r3, r3, #16
 80033d6:	b2db      	uxtb	r3, r3
 80033d8:	727b      	strb	r3, [r7, #9]
	cmd[2] = (uint8_t)(Address >> 8);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	0a1b      	lsrs	r3, r3, #8
 80033de:	b2db      	uxtb	r3, r3
 80033e0:	72bb      	strb	r3, [r7, #10]
	cmd[3] = (uint8_t)(Address);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	b2db      	uxtb	r3, r3
 80033e6:	72fb      	strb	r3, [r7, #11]
	
	/* Enable write operations */
	W25Qx_WriteEnable();
 80033e8:	f7ff fe66 	bl	80030b8 <W25Qx_WriteEnable>
	
	/*Select the FLASH: Chip Select low */
	W25Qx_Enable();
 80033ec:	2200      	movs	r2, #0
 80033ee:	2140      	movs	r1, #64	; 0x40
 80033f0:	4812      	ldr	r0, [pc, #72]	; (800343c <W25Qx_Erase_Block+0x7c>)
 80033f2:	f001 f843 	bl	800447c <HAL_GPIO_WritePin>
	/* Send the read ID command */
	HAL_SPI_Transmit(&hspi1, cmd, 4, W25QXXXX_TIMEOUT_VALUE);	
 80033f6:	f107 0108 	add.w	r1, r7, #8
 80033fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80033fe:	2204      	movs	r2, #4
 8003400:	480f      	ldr	r0, [pc, #60]	; (8003440 <W25Qx_Erase_Block+0x80>)
 8003402:	f005 f931 	bl	8008668 <HAL_SPI_Transmit>
	/*Deselect the FLASH: Chip Select high */
	W25Qx_Disable();
 8003406:	2201      	movs	r2, #1
 8003408:	2140      	movs	r1, #64	; 0x40
 800340a:	480c      	ldr	r0, [pc, #48]	; (800343c <W25Qx_Erase_Block+0x7c>)
 800340c:	f001 f836 	bl	800447c <HAL_GPIO_WritePin>
	
	/* Wait the end of Flash writing */
	while(W25Qx_GetStatus() == W25Qx_BUSY)
 8003410:	e00a      	b.n	8003428 <W25Qx_Erase_Block+0x68>
	{
		/* Check for the Timeout */
    if((get_tick() - tickstart) > W25QXXXX_SECTOR_ERASE_MAX_TIME)
 8003412:	f000 fcad 	bl	8003d70 <HAL_GetTick>
 8003416:	4602      	mov	r2, r0
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	1ad3      	subs	r3, r2, r3
 800341c:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8003420:	4293      	cmp	r3, r2
 8003422:	d901      	bls.n	8003428 <W25Qx_Erase_Block+0x68>
    {        
			return W25Qx_TIMEOUT;
 8003424:	2303      	movs	r3, #3
 8003426:	e005      	b.n	8003434 <W25Qx_Erase_Block+0x74>
	while(W25Qx_GetStatus() == W25Qx_BUSY)
 8003428:	f7ff fe18 	bl	800305c <W25Qx_GetStatus>
 800342c:	4603      	mov	r3, r0
 800342e:	2b02      	cmp	r3, #2
 8003430:	d0ef      	beq.n	8003412 <W25Qx_Erase_Block+0x52>
    }
	  //delay(1);
	}
	return W25Qx_OK;
 8003432:	2300      	movs	r3, #0
}
 8003434:	4618      	mov	r0, r3
 8003436:	3710      	adds	r7, #16
 8003438:	46bd      	mov	sp, r7
 800343a:	bd80      	pop	{r7, pc}
 800343c:	58020c00 	.word	0x58020c00
 8003440:	24001900 	.word	0x24001900

08003444 <w25qxx_Init>:
w25qxx_StatusTypeDef w25qxx_Mode = w25qxx_SPIMode;
uint8_t w25qxx_StatusReg[3];
uint16_t w25qxx_ID;

void w25qxx_Init(void)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	af00      	add	r7, sp, #0
	HAL_Delay(5);
 8003448:	2005      	movs	r0, #5
 800344a:	f000 fc9d 	bl	8003d88 <HAL_Delay>
	MX_QUADSPI_Init();
 800344e:	f7fd fa4b 	bl	80008e8 <MX_QUADSPI_Init>
	QSPI_ResetDevice(&hqspi);
 8003452:	4808      	ldr	r0, [pc, #32]	; (8003474 <w25qxx_Init+0x30>)
 8003454:	f000 fa93 	bl	800397e <QSPI_ResetDevice>
	HAL_Delay(0); // 1ms wait device stable
 8003458:	2000      	movs	r0, #0
 800345a:	f000 fc95 	bl	8003d88 <HAL_Delay>
	w25qxx_ID = w25qxx_GetID();
 800345e:	f000 f80d 	bl	800347c <w25qxx_GetID>
 8003462:	4603      	mov	r3, r0
 8003464:	461a      	mov	r2, r3
 8003466:	4b04      	ldr	r3, [pc, #16]	; (8003478 <w25qxx_Init+0x34>)
 8003468:	801a      	strh	r2, [r3, #0]
	w25qxx_ReadAllStatusReg();
 800346a:	f000 f8d9 	bl	8003620 <w25qxx_ReadAllStatusReg>
}
 800346e:	bf00      	nop
 8003470:	bd80      	pop	{r7, pc}
 8003472:	bf00      	nop
 8003474:	24001808 	.word	0x24001808
 8003478:	24001a3c 	.word	0x24001a3c

0800347c <w25qxx_GetID>:

uint16_t w25qxx_GetID(void)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b088      	sub	sp, #32
 8003480:	af06      	add	r7, sp, #24
	uint8_t ID[6];
	uint16_t deviceID;
	
	if(w25qxx_Mode == w25qxx_SPIMode)
 8003482:	4b23      	ldr	r3, [pc, #140]	; (8003510 <w25qxx_GetID+0x94>)
 8003484:	781b      	ldrb	r3, [r3, #0]
 8003486:	2b05      	cmp	r3, #5
 8003488:	d114      	bne.n	80034b4 <w25qxx_GetID+0x38>
		QSPI_Send_CMD(&hqspi,W25X_QUAD_ManufactDeviceID,0x00,QSPI_ADDRESS_24_BITS,6,QSPI_INSTRUCTION_1_LINE,QSPI_ADDRESS_4_LINES, QSPI_DATA_4_LINES, sizeof(ID));
 800348a:	2306      	movs	r3, #6
 800348c:	9304      	str	r3, [sp, #16]
 800348e:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8003492:	9303      	str	r3, [sp, #12]
 8003494:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003498:	9302      	str	r3, [sp, #8]
 800349a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800349e:	9301      	str	r3, [sp, #4]
 80034a0:	2306      	movs	r3, #6
 80034a2:	9300      	str	r3, [sp, #0]
 80034a4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80034a8:	2200      	movs	r2, #0
 80034aa:	2194      	movs	r1, #148	; 0x94
 80034ac:	4819      	ldr	r0, [pc, #100]	; (8003514 <w25qxx_GetID+0x98>)
 80034ae:	f000 fabf 	bl	8003a30 <QSPI_Send_CMD>
 80034b2:	e013      	b.n	80034dc <w25qxx_GetID+0x60>
	else
		QSPI_Send_CMD(&hqspi,W25X_ManufactDeviceID,0x00,QSPI_ADDRESS_24_BITS,0,QSPI_INSTRUCTION_4_LINES,QSPI_ADDRESS_4_LINES, QSPI_DATA_4_LINES, sizeof(ID));
 80034b4:	2306      	movs	r3, #6
 80034b6:	9304      	str	r3, [sp, #16]
 80034b8:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 80034bc:	9303      	str	r3, [sp, #12]
 80034be:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80034c2:	9302      	str	r3, [sp, #8]
 80034c4:	f44f 7340 	mov.w	r3, #768	; 0x300
 80034c8:	9301      	str	r3, [sp, #4]
 80034ca:	2300      	movs	r3, #0
 80034cc:	9300      	str	r3, [sp, #0]
 80034ce:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80034d2:	2200      	movs	r2, #0
 80034d4:	2190      	movs	r1, #144	; 0x90
 80034d6:	480f      	ldr	r0, [pc, #60]	; (8003514 <w25qxx_GetID+0x98>)
 80034d8:	f000 faaa 	bl	8003a30 <QSPI_Send_CMD>

	/* Reception of the data */
  if (HAL_QSPI_Receive(&hqspi, ID, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80034dc:	463b      	mov	r3, r7
 80034de:	f241 3288 	movw	r2, #5000	; 0x1388
 80034e2:	4619      	mov	r1, r3
 80034e4:	480b      	ldr	r0, [pc, #44]	; (8003514 <w25qxx_GetID+0x98>)
 80034e6:	f002 fbbd 	bl	8005c64 <HAL_QSPI_Receive>
 80034ea:	4603      	mov	r3, r0
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d001      	beq.n	80034f4 <w25qxx_GetID+0x78>
  {
    return w25qxx_ERROR;
 80034f0:	2301      	movs	r3, #1
 80034f2:	e008      	b.n	8003506 <w25qxx_GetID+0x8a>
  }
	deviceID = (ID[0] << 8) | ID[1];
 80034f4:	783b      	ldrb	r3, [r7, #0]
 80034f6:	021b      	lsls	r3, r3, #8
 80034f8:	b21a      	sxth	r2, r3
 80034fa:	787b      	ldrb	r3, [r7, #1]
 80034fc:	b21b      	sxth	r3, r3
 80034fe:	4313      	orrs	r3, r2
 8003500:	b21b      	sxth	r3, r3
 8003502:	80fb      	strh	r3, [r7, #6]

	return deviceID;
 8003504:	88fb      	ldrh	r3, [r7, #6]
}
 8003506:	4618      	mov	r0, r3
 8003508:	3708      	adds	r7, #8
 800350a:	46bd      	mov	sp, r7
 800350c:	bd80      	pop	{r7, pc}
 800350e:	bf00      	nop
 8003510:	24000098 	.word	0x24000098
 8003514:	24001808 	.word	0x24001808

08003518 <w25qxx_ReadSR>:

uint8_t w25qxx_ReadSR(uint8_t SR)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b08a      	sub	sp, #40	; 0x28
 800351c:	af06      	add	r7, sp, #24
 800351e:	4603      	mov	r3, r0
 8003520:	71fb      	strb	r3, [r7, #7]
	uint8_t byte=0;
 8003522:	2300      	movs	r3, #0
 8003524:	73fb      	strb	r3, [r7, #15]
	if(w25qxx_Mode == w25qxx_SPIMode)
 8003526:	4b1b      	ldr	r3, [pc, #108]	; (8003594 <w25qxx_ReadSR+0x7c>)
 8003528:	781b      	ldrb	r3, [r3, #0]
 800352a:	2b05      	cmp	r3, #5
 800352c:	d112      	bne.n	8003554 <w25qxx_ReadSR+0x3c>
		QSPI_Send_CMD(&hqspi,SR,0x00,QSPI_ADDRESS_8_BITS,0,QSPI_INSTRUCTION_1_LINE,QSPI_ADDRESS_NONE, QSPI_DATA_1_LINE, 1);
 800352e:	79f9      	ldrb	r1, [r7, #7]
 8003530:	2301      	movs	r3, #1
 8003532:	9304      	str	r3, [sp, #16]
 8003534:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003538:	9303      	str	r3, [sp, #12]
 800353a:	2300      	movs	r3, #0
 800353c:	9302      	str	r3, [sp, #8]
 800353e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003542:	9301      	str	r3, [sp, #4]
 8003544:	2300      	movs	r3, #0
 8003546:	9300      	str	r3, [sp, #0]
 8003548:	2300      	movs	r3, #0
 800354a:	2200      	movs	r2, #0
 800354c:	4812      	ldr	r0, [pc, #72]	; (8003598 <w25qxx_ReadSR+0x80>)
 800354e:	f000 fa6f 	bl	8003a30 <QSPI_Send_CMD>
 8003552:	e011      	b.n	8003578 <w25qxx_ReadSR+0x60>
	else
		QSPI_Send_CMD(&hqspi,SR,0x00,QSPI_ADDRESS_8_BITS,0,QSPI_INSTRUCTION_4_LINES,QSPI_ADDRESS_NONE, QSPI_DATA_4_LINES, 1);
 8003554:	79f9      	ldrb	r1, [r7, #7]
 8003556:	2301      	movs	r3, #1
 8003558:	9304      	str	r3, [sp, #16]
 800355a:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 800355e:	9303      	str	r3, [sp, #12]
 8003560:	2300      	movs	r3, #0
 8003562:	9302      	str	r3, [sp, #8]
 8003564:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003568:	9301      	str	r3, [sp, #4]
 800356a:	2300      	movs	r3, #0
 800356c:	9300      	str	r3, [sp, #0]
 800356e:	2300      	movs	r3, #0
 8003570:	2200      	movs	r2, #0
 8003572:	4809      	ldr	r0, [pc, #36]	; (8003598 <w25qxx_ReadSR+0x80>)
 8003574:	f000 fa5c 	bl	8003a30 <QSPI_Send_CMD>
	
	if (HAL_QSPI_Receive(&hqspi,&byte,HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8003578:	f107 030f 	add.w	r3, r7, #15
 800357c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003580:	4619      	mov	r1, r3
 8003582:	4805      	ldr	r0, [pc, #20]	; (8003598 <w25qxx_ReadSR+0x80>)
 8003584:	f002 fb6e 	bl	8005c64 <HAL_QSPI_Receive>
	{
		
	}
  return byte;
 8003588:	7bfb      	ldrb	r3, [r7, #15]
}
 800358a:	4618      	mov	r0, r3
 800358c:	3710      	adds	r7, #16
 800358e:	46bd      	mov	sp, r7
 8003590:	bd80      	pop	{r7, pc}
 8003592:	bf00      	nop
 8003594:	24000098 	.word	0x24000098
 8003598:	24001808 	.word	0x24001808

0800359c <w25qxx_WriteSR>:

uint8_t w25qxx_WriteSR(uint8_t SR,uint8_t data)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b088      	sub	sp, #32
 80035a0:	af06      	add	r7, sp, #24
 80035a2:	4603      	mov	r3, r0
 80035a4:	460a      	mov	r2, r1
 80035a6:	71fb      	strb	r3, [r7, #7]
 80035a8:	4613      	mov	r3, r2
 80035aa:	71bb      	strb	r3, [r7, #6]
	if(w25qxx_Mode == w25qxx_SPIMode)
 80035ac:	4b1a      	ldr	r3, [pc, #104]	; (8003618 <w25qxx_WriteSR+0x7c>)
 80035ae:	781b      	ldrb	r3, [r3, #0]
 80035b0:	2b05      	cmp	r3, #5
 80035b2:	d112      	bne.n	80035da <w25qxx_WriteSR+0x3e>
		QSPI_Send_CMD(&hqspi,SR,0x00,QSPI_ADDRESS_8_BITS,0,QSPI_INSTRUCTION_1_LINE,QSPI_ADDRESS_NONE, QSPI_DATA_1_LINE, 1);
 80035b4:	79f9      	ldrb	r1, [r7, #7]
 80035b6:	2301      	movs	r3, #1
 80035b8:	9304      	str	r3, [sp, #16]
 80035ba:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80035be:	9303      	str	r3, [sp, #12]
 80035c0:	2300      	movs	r3, #0
 80035c2:	9302      	str	r3, [sp, #8]
 80035c4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80035c8:	9301      	str	r3, [sp, #4]
 80035ca:	2300      	movs	r3, #0
 80035cc:	9300      	str	r3, [sp, #0]
 80035ce:	2300      	movs	r3, #0
 80035d0:	2200      	movs	r2, #0
 80035d2:	4812      	ldr	r0, [pc, #72]	; (800361c <w25qxx_WriteSR+0x80>)
 80035d4:	f000 fa2c 	bl	8003a30 <QSPI_Send_CMD>
 80035d8:	e011      	b.n	80035fe <w25qxx_WriteSR+0x62>
	else
		QSPI_Send_CMD(&hqspi,SR,0x00,QSPI_ADDRESS_8_BITS,0,QSPI_INSTRUCTION_4_LINES,QSPI_ADDRESS_NONE, QSPI_DATA_4_LINES, 1);
 80035da:	79f9      	ldrb	r1, [r7, #7]
 80035dc:	2301      	movs	r3, #1
 80035de:	9304      	str	r3, [sp, #16]
 80035e0:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 80035e4:	9303      	str	r3, [sp, #12]
 80035e6:	2300      	movs	r3, #0
 80035e8:	9302      	str	r3, [sp, #8]
 80035ea:	f44f 7340 	mov.w	r3, #768	; 0x300
 80035ee:	9301      	str	r3, [sp, #4]
 80035f0:	2300      	movs	r3, #0
 80035f2:	9300      	str	r3, [sp, #0]
 80035f4:	2300      	movs	r3, #0
 80035f6:	2200      	movs	r2, #0
 80035f8:	4808      	ldr	r0, [pc, #32]	; (800361c <w25qxx_WriteSR+0x80>)
 80035fa:	f000 fa19 	bl	8003a30 <QSPI_Send_CMD>

  return HAL_QSPI_Transmit(&hqspi,&data,HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 80035fe:	1dbb      	adds	r3, r7, #6
 8003600:	f241 3288 	movw	r2, #5000	; 0x1388
 8003604:	4619      	mov	r1, r3
 8003606:	4805      	ldr	r0, [pc, #20]	; (800361c <w25qxx_WriteSR+0x80>)
 8003608:	f002 fa9a 	bl	8005b40 <HAL_QSPI_Transmit>
 800360c:	4603      	mov	r3, r0
}
 800360e:	4618      	mov	r0, r3
 8003610:	3708      	adds	r7, #8
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}
 8003616:	bf00      	nop
 8003618:	24000098 	.word	0x24000098
 800361c:	24001808 	.word	0x24001808

08003620 <w25qxx_ReadAllStatusReg>:

uint8_t w25qxx_ReadAllStatusReg(void)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	af00      	add	r7, sp, #0
	
	w25qxx_StatusReg[0] = w25qxx_ReadSR(W25X_ReadStatusReg1);
 8003624:	2005      	movs	r0, #5
 8003626:	f7ff ff77 	bl	8003518 <w25qxx_ReadSR>
 800362a:	4603      	mov	r3, r0
 800362c:	461a      	mov	r2, r3
 800362e:	4b09      	ldr	r3, [pc, #36]	; (8003654 <w25qxx_ReadAllStatusReg+0x34>)
 8003630:	701a      	strb	r2, [r3, #0]
	w25qxx_StatusReg[1] = w25qxx_ReadSR(W25X_ReadStatusReg2);
 8003632:	2035      	movs	r0, #53	; 0x35
 8003634:	f7ff ff70 	bl	8003518 <w25qxx_ReadSR>
 8003638:	4603      	mov	r3, r0
 800363a:	461a      	mov	r2, r3
 800363c:	4b05      	ldr	r3, [pc, #20]	; (8003654 <w25qxx_ReadAllStatusReg+0x34>)
 800363e:	705a      	strb	r2, [r3, #1]
	w25qxx_StatusReg[2] = w25qxx_ReadSR(W25X_ReadStatusReg3);
 8003640:	2015      	movs	r0, #21
 8003642:	f7ff ff69 	bl	8003518 <w25qxx_ReadSR>
 8003646:	4603      	mov	r3, r0
 8003648:	461a      	mov	r2, r3
 800364a:	4b02      	ldr	r3, [pc, #8]	; (8003654 <w25qxx_ReadAllStatusReg+0x34>)
 800364c:	709a      	strb	r2, [r3, #2]
	return w25qxx_OK;
 800364e:	2300      	movs	r3, #0
}
 8003650:	4618      	mov	r0, r3
 8003652:	bd80      	pop	{r7, pc}
 8003654:	24001a40 	.word	0x24001a40

08003658 <W25QXX_Wait_Busy>:

//
void W25QXX_Wait_Busy(void)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	af00      	add	r7, sp, #0
	while((w25qxx_ReadSR(W25X_ReadStatusReg1) & 0x01) == 0x01);
 800365c:	bf00      	nop
 800365e:	2005      	movs	r0, #5
 8003660:	f7ff ff5a 	bl	8003518 <w25qxx_ReadSR>
 8003664:	4603      	mov	r3, r0
 8003666:	f003 0301 	and.w	r3, r3, #1
 800366a:	2b01      	cmp	r3, #1
 800366c:	d0f7      	beq.n	800365e <W25QXX_Wait_Busy+0x6>
}
 800366e:	bf00      	nop
 8003670:	bf00      	nop
 8003672:	bd80      	pop	{r7, pc}

08003674 <w25qxx_SetReadParameters>:

// Only use in QPI mode
uint8_t w25qxx_SetReadParameters(uint8_t DummyClock,uint8_t WrapLenth)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b08a      	sub	sp, #40	; 0x28
 8003678:	af06      	add	r7, sp, #24
 800367a:	4603      	mov	r3, r0
 800367c:	460a      	mov	r2, r1
 800367e:	71fb      	strb	r3, [r7, #7]
 8003680:	4613      	mov	r3, r2
 8003682:	71bb      	strb	r3, [r7, #6]
	uint8_t send;
	send = (DummyClock/2 -1)<<4 | ((WrapLenth/8 - 1)&0x03);
 8003684:	79fb      	ldrb	r3, [r7, #7]
 8003686:	085b      	lsrs	r3, r3, #1
 8003688:	b2db      	uxtb	r3, r3
 800368a:	3b01      	subs	r3, #1
 800368c:	011b      	lsls	r3, r3, #4
 800368e:	b25a      	sxtb	r2, r3
 8003690:	79bb      	ldrb	r3, [r7, #6]
 8003692:	08db      	lsrs	r3, r3, #3
 8003694:	b2db      	uxtb	r3, r3
 8003696:	3b01      	subs	r3, #1
 8003698:	b2db      	uxtb	r3, r3
 800369a:	b25b      	sxtb	r3, r3
 800369c:	f003 0303 	and.w	r3, r3, #3
 80036a0:	b25b      	sxtb	r3, r3
 80036a2:	4313      	orrs	r3, r2
 80036a4:	b25b      	sxtb	r3, r3
 80036a6:	b2db      	uxtb	r3, r3
 80036a8:	73fb      	strb	r3, [r7, #15]
	
	W25qxx_WriteEnable();
 80036aa:	f000 f835 	bl	8003718 <W25qxx_WriteEnable>
	
	QSPI_Send_CMD(&hqspi,W25X_SetReadParam,0x00,QSPI_ADDRESS_8_BITS,0,QSPI_INSTRUCTION_4_LINES,QSPI_ADDRESS_NONE, QSPI_DATA_4_LINES, 1);
 80036ae:	2301      	movs	r3, #1
 80036b0:	9304      	str	r3, [sp, #16]
 80036b2:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 80036b6:	9303      	str	r3, [sp, #12]
 80036b8:	2300      	movs	r3, #0
 80036ba:	9302      	str	r3, [sp, #8]
 80036bc:	f44f 7340 	mov.w	r3, #768	; 0x300
 80036c0:	9301      	str	r3, [sp, #4]
 80036c2:	2300      	movs	r3, #0
 80036c4:	9300      	str	r3, [sp, #0]
 80036c6:	2300      	movs	r3, #0
 80036c8:	2200      	movs	r2, #0
 80036ca:	21c0      	movs	r1, #192	; 0xc0
 80036cc:	4807      	ldr	r0, [pc, #28]	; (80036ec <w25qxx_SetReadParameters+0x78>)
 80036ce:	f000 f9af 	bl	8003a30 <QSPI_Send_CMD>
	
	return HAL_QSPI_Transmit(&hqspi,&send,HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 80036d2:	f107 030f 	add.w	r3, r7, #15
 80036d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80036da:	4619      	mov	r1, r3
 80036dc:	4803      	ldr	r0, [pc, #12]	; (80036ec <w25qxx_SetReadParameters+0x78>)
 80036de:	f002 fa2f 	bl	8005b40 <HAL_QSPI_Transmit>
 80036e2:	4603      	mov	r3, r0
}
 80036e4:	4618      	mov	r0, r3
 80036e6:	3710      	adds	r7, #16
 80036e8:	46bd      	mov	sp, r7
 80036ea:	bd80      	pop	{r7, pc}
 80036ec:	24001808 	.word	0x24001808

080036f0 <w25qxx_EnterQPI>:

uint8_t w25qxx_EnterQPI(void)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	af00      	add	r7, sp, #0
	/* Enter QSPI memory in QSPI mode */
  if(QSPI_EnterQPI(&hqspi) != w25qxx_OK)
 80036f4:	4807      	ldr	r0, [pc, #28]	; (8003714 <w25qxx_EnterQPI+0x24>)
 80036f6:	f000 fa77 	bl	8003be8 <QSPI_EnterQPI>
 80036fa:	4603      	mov	r3, r0
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d001      	beq.n	8003704 <w25qxx_EnterQPI+0x14>
  {
    return w25qxx_ERROR;
 8003700:	2301      	movs	r3, #1
 8003702:	e004      	b.n	800370e <w25qxx_EnterQPI+0x1e>
  }
	
	return w25qxx_SetReadParameters(8,8);
 8003704:	2108      	movs	r1, #8
 8003706:	2008      	movs	r0, #8
 8003708:	f7ff ffb4 	bl	8003674 <w25qxx_SetReadParameters>
 800370c:	4603      	mov	r3, r0
}
 800370e:	4618      	mov	r0, r3
 8003710:	bd80      	pop	{r7, pc}
 8003712:	bf00      	nop
 8003714:	24001808 	.word	0x24001808

08003718 <W25qxx_WriteEnable>:
  }
  return w25qxx_OK;
}

uint8_t W25qxx_WriteEnable(void)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	af00      	add	r7, sp, #0
	return QSPI_WriteEnable(&hqspi);
 800371c:	4803      	ldr	r0, [pc, #12]	; (800372c <W25qxx_WriteEnable+0x14>)
 800371e:	f000 f9bd 	bl	8003a9c <QSPI_WriteEnable>
 8003722:	4603      	mov	r3, r0
 8003724:	b2db      	uxtb	r3, r3
}
 8003726:	4618      	mov	r0, r3
 8003728:	bd80      	pop	{r7, pc}
 800372a:	bf00      	nop
 800372c:	24001808 	.word	0x24001808

08003730 <W25qxx_EraseSector>:
  * @brief  Erase 4KB Sector of the OSPI memory.
	* @param  SectorAddress: Sector address to erase
  * @retval QSPI memory status
  */
uint8_t W25qxx_EraseSector(uint32_t SectorAddress)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b08a      	sub	sp, #40	; 0x28
 8003734:	af06      	add	r7, sp, #24
 8003736:	6078      	str	r0, [r7, #4]
	uint8_t result;
	
	W25qxx_WriteEnable();
 8003738:	f7ff ffee 	bl	8003718 <W25qxx_WriteEnable>
	W25QXX_Wait_Busy();
 800373c:	f7ff ff8c 	bl	8003658 <W25QXX_Wait_Busy>
	
	if(w25qxx_Mode == w25qxx_SPIMode)
 8003740:	4b1c      	ldr	r3, [pc, #112]	; (80037b4 <W25qxx_EraseSector+0x84>)
 8003742:	781b      	ldrb	r3, [r3, #0]
 8003744:	2b05      	cmp	r3, #5
 8003746:	d115      	bne.n	8003774 <W25qxx_EraseSector+0x44>
		result = QSPI_Send_CMD(&hqspi,W25X_SectorErase,SectorAddress,QSPI_ADDRESS_24_BITS,0,QSPI_INSTRUCTION_1_LINE,QSPI_ADDRESS_1_LINE,QSPI_DATA_NONE,0);
 8003748:	2300      	movs	r3, #0
 800374a:	9304      	str	r3, [sp, #16]
 800374c:	2300      	movs	r3, #0
 800374e:	9303      	str	r3, [sp, #12]
 8003750:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003754:	9302      	str	r3, [sp, #8]
 8003756:	f44f 7380 	mov.w	r3, #256	; 0x100
 800375a:	9301      	str	r3, [sp, #4]
 800375c:	2300      	movs	r3, #0
 800375e:	9300      	str	r3, [sp, #0]
 8003760:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003764:	687a      	ldr	r2, [r7, #4]
 8003766:	2120      	movs	r1, #32
 8003768:	4813      	ldr	r0, [pc, #76]	; (80037b8 <W25qxx_EraseSector+0x88>)
 800376a:	f000 f961 	bl	8003a30 <QSPI_Send_CMD>
 800376e:	4603      	mov	r3, r0
 8003770:	73fb      	strb	r3, [r7, #15]
 8003772:	e014      	b.n	800379e <W25qxx_EraseSector+0x6e>
  else
		result = QSPI_Send_CMD(&hqspi,W25X_SectorErase,SectorAddress,QSPI_ADDRESS_24_BITS,0,QSPI_INSTRUCTION_4_LINES,QSPI_ADDRESS_4_LINES,QSPI_DATA_NONE,0);
 8003774:	2300      	movs	r3, #0
 8003776:	9304      	str	r3, [sp, #16]
 8003778:	2300      	movs	r3, #0
 800377a:	9303      	str	r3, [sp, #12]
 800377c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003780:	9302      	str	r3, [sp, #8]
 8003782:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003786:	9301      	str	r3, [sp, #4]
 8003788:	2300      	movs	r3, #0
 800378a:	9300      	str	r3, [sp, #0]
 800378c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003790:	687a      	ldr	r2, [r7, #4]
 8003792:	2120      	movs	r1, #32
 8003794:	4808      	ldr	r0, [pc, #32]	; (80037b8 <W25qxx_EraseSector+0x88>)
 8003796:	f000 f94b 	bl	8003a30 <QSPI_Send_CMD>
 800379a:	4603      	mov	r3, r0
 800379c:	73fb      	strb	r3, [r7, #15]
	
	/*  */
	if(result == w25qxx_OK)
 800379e:	7bfb      	ldrb	r3, [r7, #15]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d101      	bne.n	80037a8 <W25qxx_EraseSector+0x78>
		W25QXX_Wait_Busy();
 80037a4:	f7ff ff58 	bl	8003658 <W25QXX_Wait_Busy>

	return result;
 80037a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80037aa:	4618      	mov	r0, r3
 80037ac:	3710      	adds	r7, #16
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bd80      	pop	{r7, pc}
 80037b2:	bf00      	nop
 80037b4:	24000098 	.word	0x24000098
 80037b8:	24001808 	.word	0x24001808

080037bc <W25qxx_PageProgram>:
  * @param  WriteAddr Write start address
  * @param  Size Size of data to write. Range 1 ~ W25qxx page size
  * @retval QSPI memory status
  */
uint8_t W25qxx_PageProgram(uint8_t *pData, uint32_t WriteAddr, uint32_t Size)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b08c      	sub	sp, #48	; 0x30
 80037c0:	af06      	add	r7, sp, #24
 80037c2:	60f8      	str	r0, [r7, #12]
 80037c4:	60b9      	str	r1, [r7, #8]
 80037c6:	607a      	str	r2, [r7, #4]
	uint8_t result;
	
	W25qxx_WriteEnable();
 80037c8:	f7ff ffa6 	bl	8003718 <W25qxx_WriteEnable>
	
	if(w25qxx_Mode == w25qxx_SPIMode)
 80037cc:	4b22      	ldr	r3, [pc, #136]	; (8003858 <W25qxx_PageProgram+0x9c>)
 80037ce:	781b      	ldrb	r3, [r3, #0]
 80037d0:	2b05      	cmp	r3, #5
 80037d2:	d116      	bne.n	8003802 <W25qxx_PageProgram+0x46>
		result = QSPI_Send_CMD(&hqspi,W25X_QUAD_INPUT_PAGE_PROG_CMD,WriteAddr,QSPI_ADDRESS_24_BITS,0,QSPI_INSTRUCTION_1_LINE,QSPI_ADDRESS_1_LINE,QSPI_DATA_4_LINES,Size);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	9304      	str	r3, [sp, #16]
 80037d8:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 80037dc:	9303      	str	r3, [sp, #12]
 80037de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80037e2:	9302      	str	r3, [sp, #8]
 80037e4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80037e8:	9301      	str	r3, [sp, #4]
 80037ea:	2300      	movs	r3, #0
 80037ec:	9300      	str	r3, [sp, #0]
 80037ee:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80037f2:	68ba      	ldr	r2, [r7, #8]
 80037f4:	2132      	movs	r1, #50	; 0x32
 80037f6:	4819      	ldr	r0, [pc, #100]	; (800385c <W25qxx_PageProgram+0xa0>)
 80037f8:	f000 f91a 	bl	8003a30 <QSPI_Send_CMD>
 80037fc:	4603      	mov	r3, r0
 80037fe:	75fb      	strb	r3, [r7, #23]
 8003800:	e015      	b.n	800382e <W25qxx_PageProgram+0x72>
  else
		result = QSPI_Send_CMD(&hqspi,W25X_PageProgram,WriteAddr,QSPI_ADDRESS_24_BITS,0,QSPI_INSTRUCTION_4_LINES,QSPI_ADDRESS_4_LINES,QSPI_DATA_4_LINES,Size);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	9304      	str	r3, [sp, #16]
 8003806:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 800380a:	9303      	str	r3, [sp, #12]
 800380c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003810:	9302      	str	r3, [sp, #8]
 8003812:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003816:	9301      	str	r3, [sp, #4]
 8003818:	2300      	movs	r3, #0
 800381a:	9300      	str	r3, [sp, #0]
 800381c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003820:	68ba      	ldr	r2, [r7, #8]
 8003822:	2102      	movs	r1, #2
 8003824:	480d      	ldr	r0, [pc, #52]	; (800385c <W25qxx_PageProgram+0xa0>)
 8003826:	f000 f903 	bl	8003a30 <QSPI_Send_CMD>
 800382a:	4603      	mov	r3, r0
 800382c:	75fb      	strb	r3, [r7, #23]
	
	if(result == w25qxx_OK)
 800382e:	7dfb      	ldrb	r3, [r7, #23]
 8003830:	2b00      	cmp	r3, #0
 8003832:	d107      	bne.n	8003844 <W25qxx_PageProgram+0x88>
		result = HAL_QSPI_Transmit(&hqspi,pData,HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8003834:	f241 3288 	movw	r2, #5000	; 0x1388
 8003838:	68f9      	ldr	r1, [r7, #12]
 800383a:	4808      	ldr	r0, [pc, #32]	; (800385c <W25qxx_PageProgram+0xa0>)
 800383c:	f002 f980 	bl	8005b40 <HAL_QSPI_Transmit>
 8003840:	4603      	mov	r3, r0
 8003842:	75fb      	strb	r3, [r7, #23]
	
	/*  */
	if(result == w25qxx_OK)
 8003844:	7dfb      	ldrb	r3, [r7, #23]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d101      	bne.n	800384e <W25qxx_PageProgram+0x92>
		W25QXX_Wait_Busy();
 800384a:	f7ff ff05 	bl	8003658 <W25QXX_Wait_Busy>
	
  return result;
 800384e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003850:	4618      	mov	r0, r3
 8003852:	3718      	adds	r7, #24
 8003854:	46bd      	mov	sp, r7
 8003856:	bd80      	pop	{r7, pc}
 8003858:	24000098 	.word	0x24000098
 800385c:	24001808 	.word	0x24001808

08003860 <W25qxx_Read>:
//
//pBuffer:
//ReadAddr:(32bit)
//NumByteToRead:(65535)
uint8_t W25qxx_Read(uint8_t *pData, uint32_t ReadAddr, uint32_t Size)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b094      	sub	sp, #80	; 0x50
 8003864:	af00      	add	r7, sp, #0
 8003866:	60f8      	str	r0, [r7, #12]
 8003868:	60b9      	str	r1, [r7, #8]
 800386a:	607a      	str	r2, [r7, #4]
	
	QSPI_CommandTypeDef      s_command;

	/* Configure the command for the read instruction */
	
	if(w25qxx_Mode == w25qxx_QPIMode)
 800386c:	4b25      	ldr	r3, [pc, #148]	; (8003904 <W25qxx_Read+0xa4>)
 800386e:	781b      	ldrb	r3, [r3, #0]
 8003870:	2b04      	cmp	r3, #4
 8003872:	d107      	bne.n	8003884 <W25qxx_Read+0x24>
	{
		s_command.Instruction     = W25X_QUAD_INOUT_FAST_READ_CMD;
 8003874:	23eb      	movs	r3, #235	; 0xeb
 8003876:	617b      	str	r3, [r7, #20]
		s_command.InstructionMode = QSPI_INSTRUCTION_4_LINES;
 8003878:	f44f 7340 	mov.w	r3, #768	; 0x300
 800387c:	62fb      	str	r3, [r7, #44]	; 0x2c
	  s_command.DummyCycles     = W25X_DUMMY_CYCLES_READ_QUAD;
 800387e:	2306      	movs	r3, #6
 8003880:	62bb      	str	r3, [r7, #40]	; 0x28
 8003882:	e006      	b.n	8003892 <W25qxx_Read+0x32>
	}
	else 
	{
		s_command.Instruction     = W25X_QUAD_INOUT_FAST_READ_CMD;
 8003884:	23eb      	movs	r3, #235	; 0xeb
 8003886:	617b      	str	r3, [r7, #20]
		s_command.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8003888:	f44f 7380 	mov.w	r3, #256	; 0x100
 800388c:	62fb      	str	r3, [r7, #44]	; 0x2c
		s_command.DummyCycles     = W25X_DUMMY_CYCLES_READ_QUAD-2;
 800388e:	2304      	movs	r3, #4
 8003890:	62bb      	str	r3, [r7, #40]	; 0x28
  }
	
	s_command.Address           = ReadAddr;
 8003892:	68bb      	ldr	r3, [r7, #8]
 8003894:	61bb      	str	r3, [r7, #24]
	s_command.AddressMode       = QSPI_ADDRESS_4_LINES;
 8003896:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800389a:	633b      	str	r3, [r7, #48]	; 0x30
	s_command.AddressSize       = QSPI_ADDRESS_24_BITS;
 800389c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80038a0:	623b      	str	r3, [r7, #32]

	s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_4_LINES;
 80038a2:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80038a6:	637b      	str	r3, [r7, #52]	; 0x34
	s_command.AlternateBytes    = 0xFF;
 80038a8:	23ff      	movs	r3, #255	; 0xff
 80038aa:	61fb      	str	r3, [r7, #28]
	s_command.AlternateBytesSize = QSPI_ALTERNATE_BYTES_8_BITS;
 80038ac:	2300      	movs	r3, #0
 80038ae:	627b      	str	r3, [r7, #36]	; 0x24

	s_command.DataMode          = QSPI_DATA_4_LINES;	
 80038b0:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 80038b4:	63bb      	str	r3, [r7, #56]	; 0x38
	s_command.NbData            = Size;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	63fb      	str	r3, [r7, #60]	; 0x3c
		
	s_command.DdrMode         = QSPI_DDR_MODE_DISABLE;
 80038ba:	2300      	movs	r3, #0
 80038bc:	643b      	str	r3, [r7, #64]	; 0x40

	s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 80038be:	2300      	movs	r3, #0
 80038c0:	647b      	str	r3, [r7, #68]	; 0x44
	s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80038c2:	2300      	movs	r3, #0
 80038c4:	64bb      	str	r3, [r7, #72]	; 0x48
	
	result = HAL_QSPI_Command(&hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 80038c6:	f107 0314 	add.w	r3, r7, #20
 80038ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80038ce:	4619      	mov	r1, r3
 80038d0:	480d      	ldr	r0, [pc, #52]	; (8003908 <W25qxx_Read+0xa8>)
 80038d2:	f002 f8d7 	bl	8005a84 <HAL_QSPI_Command>
 80038d6:	4603      	mov	r3, r0
 80038d8:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	
	if(result == w25qxx_OK)
 80038dc:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d108      	bne.n	80038f6 <W25qxx_Read+0x96>
		result = HAL_QSPI_Receive(&hqspi,pData,HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 80038e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80038e8:	68f9      	ldr	r1, [r7, #12]
 80038ea:	4807      	ldr	r0, [pc, #28]	; (8003908 <W25qxx_Read+0xa8>)
 80038ec:	f002 f9ba 	bl	8005c64 <HAL_QSPI_Receive>
 80038f0:	4603      	mov	r3, r0
 80038f2:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	
	return result;
 80038f6:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 80038fa:	4618      	mov	r0, r3
 80038fc:	3750      	adds	r7, #80	; 0x50
 80038fe:	46bd      	mov	sp, r7
 8003900:	bd80      	pop	{r7, pc}
 8003902:	bf00      	nop
 8003904:	24000098 	.word	0x24000098
 8003908:	24001808 	.word	0x24001808

0800390c <W25qxx_WriteNoCheck>:
//pBuffer:
//WriteAddr:(32bit)
//NumByteToWrite:(65535)
//CHECK OK
void W25qxx_WriteNoCheck(uint8_t *pBuffer,uint32_t WriteAddr,uint32_t NumByteToWrite)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b086      	sub	sp, #24
 8003910:	af00      	add	r7, sp, #0
 8003912:	60f8      	str	r0, [r7, #12]
 8003914:	60b9      	str	r1, [r7, #8]
 8003916:	607a      	str	r2, [r7, #4]
	uint16_t pageremain;	   
	pageremain = 256 - WriteAddr % 256; //
 8003918:	68bb      	ldr	r3, [r7, #8]
 800391a:	b29b      	uxth	r3, r3
 800391c:	b2db      	uxtb	r3, r3
 800391e:	b29b      	uxth	r3, r3
 8003920:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8003924:	82fb      	strh	r3, [r7, #22]
	if (NumByteToWrite <= pageremain)
 8003926:	8afb      	ldrh	r3, [r7, #22]
 8003928:	687a      	ldr	r2, [r7, #4]
 800392a:	429a      	cmp	r2, r3
 800392c:	d801      	bhi.n	8003932 <W25qxx_WriteNoCheck+0x26>
	{
		pageremain = NumByteToWrite; //256
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	82fb      	strh	r3, [r7, #22]
	}
	while(1)
	{
		W25qxx_PageProgram(pBuffer, WriteAddr, pageremain);
 8003932:	8afb      	ldrh	r3, [r7, #22]
 8003934:	461a      	mov	r2, r3
 8003936:	68b9      	ldr	r1, [r7, #8]
 8003938:	68f8      	ldr	r0, [r7, #12]
 800393a:	f7ff ff3f 	bl	80037bc <W25qxx_PageProgram>
		if (NumByteToWrite == pageremain)
 800393e:	8afb      	ldrh	r3, [r7, #22]
 8003940:	687a      	ldr	r2, [r7, #4]
 8003942:	429a      	cmp	r2, r3
 8003944:	d016      	beq.n	8003974 <W25qxx_WriteNoCheck+0x68>
		{
			break; //
		}
	 	else //NumByteToWrite>pageremain
		{
			pBuffer += pageremain;
 8003946:	8afb      	ldrh	r3, [r7, #22]
 8003948:	68fa      	ldr	r2, [r7, #12]
 800394a:	4413      	add	r3, r2
 800394c:	60fb      	str	r3, [r7, #12]
			WriteAddr += pageremain;
 800394e:	8afb      	ldrh	r3, [r7, #22]
 8003950:	68ba      	ldr	r2, [r7, #8]
 8003952:	4413      	add	r3, r2
 8003954:	60bb      	str	r3, [r7, #8]

			NumByteToWrite -= pageremain; //
 8003956:	8afb      	ldrh	r3, [r7, #22]
 8003958:	687a      	ldr	r2, [r7, #4]
 800395a:	1ad3      	subs	r3, r2, r3
 800395c:	607b      	str	r3, [r7, #4]
			if (NumByteToWrite > 256)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003964:	d903      	bls.n	800396e <W25qxx_WriteNoCheck+0x62>
				pageremain = 256; //256
 8003966:	f44f 7380 	mov.w	r3, #256	; 0x100
 800396a:	82fb      	strh	r3, [r7, #22]
 800396c:	e7e1      	b.n	8003932 <W25qxx_WriteNoCheck+0x26>
			else
				pageremain = NumByteToWrite; //256
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	82fb      	strh	r3, [r7, #22]
		W25qxx_PageProgram(pBuffer, WriteAddr, pageremain);
 8003972:	e7de      	b.n	8003932 <W25qxx_WriteNoCheck+0x26>
			break; //
 8003974:	bf00      	nop
		}
	}
}
 8003976:	bf00      	nop
 8003978:	3718      	adds	r7, #24
 800397a:	46bd      	mov	sp, r7
 800397c:	bd80      	pop	{r7, pc}

0800397e <QSPI_ResetDevice>:
  * @brief  This function reset the QSPI memory.
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint32_t QSPI_ResetDevice(QSPI_HandleTypeDef *hqspi)
{
 800397e:	b580      	push	{r7, lr}
 8003980:	b090      	sub	sp, #64	; 0x40
 8003982:	af00      	add	r7, sp, #0
 8003984:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef s_command;

  /* Initialize the reset enable command */
  s_command.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8003986:	f44f 7380 	mov.w	r3, #256	; 0x100
 800398a:	623b      	str	r3, [r7, #32]
  s_command.Instruction       = W25X_EnableReset;
 800398c:	2366      	movs	r3, #102	; 0x66
 800398e:	60bb      	str	r3, [r7, #8]
  s_command.AddressMode       = QSPI_ADDRESS_NONE;
 8003990:	2300      	movs	r3, #0
 8003992:	627b      	str	r3, [r7, #36]	; 0x24
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8003994:	2300      	movs	r3, #0
 8003996:	62bb      	str	r3, [r7, #40]	; 0x28
  s_command.DataMode          = QSPI_DATA_NONE;
 8003998:	2300      	movs	r3, #0
 800399a:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_command.DummyCycles       = 0;
 800399c:	2300      	movs	r3, #0
 800399e:	61fb      	str	r3, [r7, #28]
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 80039a0:	2300      	movs	r3, #0
 80039a2:	637b      	str	r3, [r7, #52]	; 0x34
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 80039a4:	2300      	movs	r3, #0
 80039a6:	63bb      	str	r3, [r7, #56]	; 0x38
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80039a8:	2300      	movs	r3, #0
 80039aa:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Send the command */
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80039ac:	f107 0308 	add.w	r3, r7, #8
 80039b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80039b4:	4619      	mov	r1, r3
 80039b6:	6878      	ldr	r0, [r7, #4]
 80039b8:	f002 f864 	bl	8005a84 <HAL_QSPI_Command>
 80039bc:	4603      	mov	r3, r0
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d001      	beq.n	80039c6 <QSPI_ResetDevice+0x48>
  {
    return w25qxx_ERROR;
 80039c2:	2301      	movs	r3, #1
 80039c4:	e030      	b.n	8003a28 <QSPI_ResetDevice+0xaa>
  }

  /* Send the reset device command */
  s_command.Instruction = W25X_ResetDevice;
 80039c6:	2399      	movs	r3, #153	; 0x99
 80039c8:	60bb      	str	r3, [r7, #8]
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80039ca:	f107 0308 	add.w	r3, r7, #8
 80039ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80039d2:	4619      	mov	r1, r3
 80039d4:	6878      	ldr	r0, [r7, #4]
 80039d6:	f002 f855 	bl	8005a84 <HAL_QSPI_Command>
 80039da:	4603      	mov	r3, r0
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d001      	beq.n	80039e4 <QSPI_ResetDevice+0x66>
  {
    return w25qxx_ERROR;
 80039e0:	2301      	movs	r3, #1
 80039e2:	e021      	b.n	8003a28 <QSPI_ResetDevice+0xaa>
  }

  s_command.InstructionMode   = QSPI_INSTRUCTION_4_LINES;
 80039e4:	f44f 7340 	mov.w	r3, #768	; 0x300
 80039e8:	623b      	str	r3, [r7, #32]
  s_command.Instruction       = W25X_EnableReset;
 80039ea:	2366      	movs	r3, #102	; 0x66
 80039ec:	60bb      	str	r3, [r7, #8]
  /* Send the command */
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80039ee:	f107 0308 	add.w	r3, r7, #8
 80039f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80039f6:	4619      	mov	r1, r3
 80039f8:	6878      	ldr	r0, [r7, #4]
 80039fa:	f002 f843 	bl	8005a84 <HAL_QSPI_Command>
 80039fe:	4603      	mov	r3, r0
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d001      	beq.n	8003a08 <QSPI_ResetDevice+0x8a>
  {
    return w25qxx_ERROR;
 8003a04:	2301      	movs	r3, #1
 8003a06:	e00f      	b.n	8003a28 <QSPI_ResetDevice+0xaa>
  }

  /* Send the reset memory command */
  s_command.Instruction = W25X_ResetDevice;
 8003a08:	2399      	movs	r3, #153	; 0x99
 8003a0a:	60bb      	str	r3, [r7, #8]
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8003a0c:	f107 0308 	add.w	r3, r7, #8
 8003a10:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a14:	4619      	mov	r1, r3
 8003a16:	6878      	ldr	r0, [r7, #4]
 8003a18:	f002 f834 	bl	8005a84 <HAL_QSPI_Command>
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d001      	beq.n	8003a26 <QSPI_ResetDevice+0xa8>
  {
    return w25qxx_ERROR;
 8003a22:	2301      	movs	r3, #1
 8003a24:	e000      	b.n	8003a28 <QSPI_ResetDevice+0xaa>
  }
	
  return w25qxx_OK;
 8003a26:	2300      	movs	r3, #0
}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	3740      	adds	r7, #64	; 0x40
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	bd80      	pop	{r7, pc}

08003a30 <QSPI_Send_CMD>:
 * @return  uint8_t			w25qxx_OK:
 *                      w25qxx_ERROR:
 */
static uint8_t QSPI_Send_CMD(QSPI_HandleTypeDef *hqspi,uint32_t instruction, uint32_t address,uint32_t addressSize,uint32_t dummyCycles, 
                    uint32_t instructionMode,uint32_t addressMode, uint32_t dataMode, uint32_t dataSize)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b092      	sub	sp, #72	; 0x48
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	60f8      	str	r0, [r7, #12]
 8003a38:	60b9      	str	r1, [r7, #8]
 8003a3a:	607a      	str	r2, [r7, #4]
 8003a3c:	603b      	str	r3, [r7, #0]
    QSPI_CommandTypeDef Cmdhandler;

    Cmdhandler.Instruction        = instruction;   
 8003a3e:	68bb      	ldr	r3, [r7, #8]
 8003a40:	613b      	str	r3, [r7, #16]
	  Cmdhandler.InstructionMode    = instructionMode;  
 8003a42:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003a44:	62bb      	str	r3, [r7, #40]	; 0x28
	
    Cmdhandler.Address            = address;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	617b      	str	r3, [r7, #20]
    Cmdhandler.AddressSize        = addressSize;
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	61fb      	str	r3, [r7, #28]
	  Cmdhandler.AddressMode        = addressMode;
 8003a4e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003a50:	62fb      	str	r3, [r7, #44]	; 0x2c
	  
	  Cmdhandler.AlternateBytes     = 0x00;
 8003a52:	2300      	movs	r3, #0
 8003a54:	61bb      	str	r3, [r7, #24]
    Cmdhandler.AlternateBytesSize = QSPI_ALTERNATE_BYTES_8_BITS;
 8003a56:	2300      	movs	r3, #0
 8003a58:	623b      	str	r3, [r7, #32]
	  Cmdhandler.AlternateByteMode  = QSPI_ALTERNATE_BYTES_NONE;                              
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	633b      	str	r3, [r7, #48]	; 0x30
    Cmdhandler.DummyCycles        = dummyCycles;                   
 8003a5e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003a60:	627b      	str	r3, [r7, #36]	; 0x24
       					      				
    Cmdhandler.DataMode           = dataMode;
 8003a62:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003a64:	637b      	str	r3, [r7, #52]	; 0x34
    Cmdhandler.NbData             = dataSize; 
 8003a66:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003a68:	63bb      	str	r3, [r7, #56]	; 0x38
	
    Cmdhandler.DdrMode            = QSPI_DDR_MODE_DISABLE;           	
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	63fb      	str	r3, [r7, #60]	; 0x3c
    Cmdhandler.DdrHoldHalfCycle   = QSPI_DDR_HHC_ANALOG_DELAY;
 8003a6e:	2300      	movs	r3, #0
 8003a70:	643b      	str	r3, [r7, #64]	; 0x40
    Cmdhandler.SIOOMode           = QSPI_SIOO_INST_EVERY_CMD;
 8003a72:	2300      	movs	r3, #0
 8003a74:	647b      	str	r3, [r7, #68]	; 0x44

    if(HAL_QSPI_Command(hqspi, &Cmdhandler, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8003a76:	f107 0310 	add.w	r3, r7, #16
 8003a7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a7e:	4619      	mov	r1, r3
 8003a80:	68f8      	ldr	r0, [r7, #12]
 8003a82:	f001 ffff 	bl	8005a84 <HAL_QSPI_Command>
 8003a86:	4603      	mov	r3, r0
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d001      	beq.n	8003a90 <QSPI_Send_CMD+0x60>
      return w25qxx_ERROR;
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	e000      	b.n	8003a92 <QSPI_Send_CMD+0x62>

    return w25qxx_OK;
 8003a90:	2300      	movs	r3, #0
}
 8003a92:	4618      	mov	r0, r3
 8003a94:	3748      	adds	r7, #72	; 0x48
 8003a96:	46bd      	mov	sp, r7
 8003a98:	bd80      	pop	{r7, pc}
	...

08003a9c <QSPI_WriteEnable>:
  * @brief  This function send a Write Enable and wait it is effective.
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint32_t QSPI_WriteEnable(QSPI_HandleTypeDef *hqspi)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b096      	sub	sp, #88	; 0x58
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef     s_command;
  QSPI_AutoPollingTypeDef s_config;

  /* Enable write operations */
	if(w25qxx_Mode == w25qxx_QPIMode)
 8003aa4:	4b2a      	ldr	r3, [pc, #168]	; (8003b50 <QSPI_WriteEnable+0xb4>)
 8003aa6:	781b      	ldrb	r3, [r3, #0]
 8003aa8:	2b04      	cmp	r3, #4
 8003aaa:	d103      	bne.n	8003ab4 <QSPI_WriteEnable+0x18>
		s_command.InstructionMode = QSPI_INSTRUCTION_4_LINES;
 8003aac:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003ab0:	63bb      	str	r3, [r7, #56]	; 0x38
 8003ab2:	e002      	b.n	8003aba <QSPI_WriteEnable+0x1e>
	else 
		s_command.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8003ab4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003ab8:	63bb      	str	r3, [r7, #56]	; 0x38

  s_command.Instruction       = W25X_WriteEnable;
 8003aba:	2306      	movs	r3, #6
 8003abc:	623b      	str	r3, [r7, #32]
  s_command.AddressMode       = QSPI_ADDRESS_NONE;
 8003abe:	2300      	movs	r3, #0
 8003ac0:	63fb      	str	r3, [r7, #60]	; 0x3c
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	643b      	str	r3, [r7, #64]	; 0x40
  s_command.DataMode          = QSPI_DATA_NONE;
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	647b      	str	r3, [r7, #68]	; 0x44
  s_command.DummyCycles       = 0;
 8003aca:	2300      	movs	r3, #0
 8003acc:	637b      	str	r3, [r7, #52]	; 0x34
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8003ace:	2300      	movs	r3, #0
 8003ad0:	64fb      	str	r3, [r7, #76]	; 0x4c
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	653b      	str	r3, [r7, #80]	; 0x50
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	657b      	str	r3, [r7, #84]	; 0x54

  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8003ada:	f107 0320 	add.w	r3, r7, #32
 8003ade:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ae2:	4619      	mov	r1, r3
 8003ae4:	6878      	ldr	r0, [r7, #4]
 8003ae6:	f001 ffcd 	bl	8005a84 <HAL_QSPI_Command>
 8003aea:	4603      	mov	r3, r0
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d001      	beq.n	8003af4 <QSPI_WriteEnable+0x58>
  {
    return w25qxx_ERROR;
 8003af0:	2301      	movs	r3, #1
 8003af2:	e028      	b.n	8003b46 <QSPI_WriteEnable+0xaa>
  }

  /* Configure automatic polling mode to wait for write enabling */
  s_config.Match           = W25X_SR_WREN;
 8003af4:	2302      	movs	r3, #2
 8003af6:	60bb      	str	r3, [r7, #8]
  s_config.Mask            = W25X_SR_WREN;
 8003af8:	2302      	movs	r3, #2
 8003afa:	60fb      	str	r3, [r7, #12]
  s_config.MatchMode       = QSPI_MATCH_MODE_AND;
 8003afc:	2300      	movs	r3, #0
 8003afe:	61bb      	str	r3, [r7, #24]
  s_config.StatusBytesSize = 1;
 8003b00:	2301      	movs	r3, #1
 8003b02:	617b      	str	r3, [r7, #20]
  s_config.Interval        = 0x10;
 8003b04:	2310      	movs	r3, #16
 8003b06:	613b      	str	r3, [r7, #16]
  s_config.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 8003b08:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003b0c:	61fb      	str	r3, [r7, #28]

  s_command.Instruction    = W25X_ReadStatusReg1;
 8003b0e:	2305      	movs	r3, #5
 8003b10:	623b      	str	r3, [r7, #32]
	
	if(w25qxx_Mode == w25qxx_QPIMode)
 8003b12:	4b0f      	ldr	r3, [pc, #60]	; (8003b50 <QSPI_WriteEnable+0xb4>)
 8003b14:	781b      	ldrb	r3, [r3, #0]
 8003b16:	2b04      	cmp	r3, #4
 8003b18:	d103      	bne.n	8003b22 <QSPI_WriteEnable+0x86>
		s_command.DataMode     = QSPI_DATA_4_LINES;
 8003b1a:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8003b1e:	647b      	str	r3, [r7, #68]	; 0x44
 8003b20:	e002      	b.n	8003b28 <QSPI_WriteEnable+0x8c>
  else 
		s_command.DataMode     = QSPI_DATA_1_LINE;
 8003b22:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003b26:	647b      	str	r3, [r7, #68]	; 0x44
	
  if (HAL_QSPI_AutoPolling(hqspi, &s_command, &s_config, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8003b28:	f107 0208 	add.w	r2, r7, #8
 8003b2c:	f107 0120 	add.w	r1, r7, #32
 8003b30:	f241 3388 	movw	r3, #5000	; 0x1388
 8003b34:	6878      	ldr	r0, [r7, #4]
 8003b36:	f002 f932 	bl	8005d9e <HAL_QSPI_AutoPolling>
 8003b3a:	4603      	mov	r3, r0
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d001      	beq.n	8003b44 <QSPI_WriteEnable+0xa8>
  {
    return w25qxx_ERROR;
 8003b40:	2301      	movs	r3, #1
 8003b42:	e000      	b.n	8003b46 <QSPI_WriteEnable+0xaa>
  }

  return w25qxx_OK;
 8003b44:	2300      	movs	r3, #0
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	3758      	adds	r7, #88	; 0x58
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}
 8003b4e:	bf00      	nop
 8003b50:	24000098 	.word	0x24000098

08003b54 <QSPI_AutoPollingMemReady>:
  * @param  hqspi: QSPI handle
  * @param  Timeout
  * @retval None
  */
static uint32_t QSPI_AutoPollingMemReady(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b096      	sub	sp, #88	; 0x58
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
 8003b5c:	6039      	str	r1, [r7, #0]
  QSPI_CommandTypeDef     s_command;
  QSPI_AutoPollingTypeDef s_config;

  /* Configure automatic polling mode to wait for memory ready */
	
	if(w25qxx_Mode == w25qxx_SPIMode)
 8003b5e:	4b21      	ldr	r3, [pc, #132]	; (8003be4 <QSPI_AutoPollingMemReady+0x90>)
 8003b60:	781b      	ldrb	r3, [r3, #0]
 8003b62:	2b05      	cmp	r3, #5
 8003b64:	d103      	bne.n	8003b6e <QSPI_AutoPollingMemReady+0x1a>
		s_command.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8003b66:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003b6a:	63bb      	str	r3, [r7, #56]	; 0x38
 8003b6c:	e002      	b.n	8003b74 <QSPI_AutoPollingMemReady+0x20>
	else
		s_command.InstructionMode   = QSPI_INSTRUCTION_4_LINES;
 8003b6e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003b72:	63bb      	str	r3, [r7, #56]	; 0x38
	
  s_command.Instruction       = W25X_ReadStatusReg1;
 8003b74:	2305      	movs	r3, #5
 8003b76:	623b      	str	r3, [r7, #32]
	
  s_command.AddressMode       = QSPI_ADDRESS_NONE;
 8003b78:	2300      	movs	r3, #0
 8003b7a:	63fb      	str	r3, [r7, #60]	; 0x3c
	s_command.Address           = 0x00;
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	627b      	str	r3, [r7, #36]	; 0x24
	s_command.AddressSize       = QSPI_ADDRESS_8_BITS;
 8003b80:	2300      	movs	r3, #0
 8003b82:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8003b84:	2300      	movs	r3, #0
 8003b86:	643b      	str	r3, [r7, #64]	; 0x40
	
	if(w25qxx_Mode == w25qxx_SPIMode)
 8003b88:	4b16      	ldr	r3, [pc, #88]	; (8003be4 <QSPI_AutoPollingMemReady+0x90>)
 8003b8a:	781b      	ldrb	r3, [r3, #0]
 8003b8c:	2b05      	cmp	r3, #5
 8003b8e:	d103      	bne.n	8003b98 <QSPI_AutoPollingMemReady+0x44>
		s_command.DataMode        = QSPI_DATA_1_LINE;
 8003b90:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003b94:	647b      	str	r3, [r7, #68]	; 0x44
 8003b96:	e002      	b.n	8003b9e <QSPI_AutoPollingMemReady+0x4a>
  else
		s_command.DataMode        = QSPI_DATA_4_LINES;
 8003b98:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8003b9c:	647b      	str	r3, [r7, #68]	; 0x44
  s_command.DummyCycles       = 0;
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	637b      	str	r3, [r7, #52]	; 0x34
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	64fb      	str	r3, [r7, #76]	; 0x4c
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	653b      	str	r3, [r7, #80]	; 0x50
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8003baa:	2300      	movs	r3, #0
 8003bac:	657b      	str	r3, [r7, #84]	; 0x54

  s_config.Match           = 0;
 8003bae:	2300      	movs	r3, #0
 8003bb0:	60bb      	str	r3, [r7, #8]
	s_config.Mask            = W25X_SR_WIP;
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	60fb      	str	r3, [r7, #12]
  s_config.MatchMode       = QSPI_MATCH_MODE_AND;
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	61bb      	str	r3, [r7, #24]
  s_config.Interval        = 0x10;
 8003bba:	2310      	movs	r3, #16
 8003bbc:	613b      	str	r3, [r7, #16]
  s_config.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 8003bbe:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003bc2:	61fb      	str	r3, [r7, #28]
  s_config.StatusBytesSize = 1;
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	617b      	str	r3, [r7, #20]
  
  return HAL_QSPI_AutoPolling(hqspi, &s_command, &s_config, Timeout);
 8003bc8:	f107 0208 	add.w	r2, r7, #8
 8003bcc:	f107 0120 	add.w	r1, r7, #32
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	6878      	ldr	r0, [r7, #4]
 8003bd4:	f002 f8e3 	bl	8005d9e <HAL_QSPI_AutoPolling>
 8003bd8:	4603      	mov	r3, r0

}
 8003bda:	4618      	mov	r0, r3
 8003bdc:	3758      	adds	r7, #88	; 0x58
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bd80      	pop	{r7, pc}
 8003be2:	bf00      	nop
 8003be4:	24000098 	.word	0x24000098

08003be8 <QSPI_EnterQPI>:
  * @brief  This function enter the QSPI memory in QPI mode
  * @param  hqspi QSPI handle 
  * @retval QSPI status
  */
static uint8_t QSPI_EnterQPI(QSPI_HandleTypeDef *hqspi)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b08a      	sub	sp, #40	; 0x28
 8003bec:	af06      	add	r7, sp, #24
 8003bee:	6078      	str	r0, [r7, #4]
	uint8_t stareg2;
	stareg2 = w25qxx_ReadSR(W25X_ReadStatusReg2);
 8003bf0:	2035      	movs	r0, #53	; 0x35
 8003bf2:	f7ff fc91 	bl	8003518 <w25qxx_ReadSR>
 8003bf6:	4603      	mov	r3, r0
 8003bf8:	73fb      	strb	r3, [r7, #15]
	if((stareg2 & 0X02) == 0) //QE
 8003bfa:	7bfb      	ldrb	r3, [r7, #15]
 8003bfc:	f003 0302 	and.w	r3, r3, #2
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d10a      	bne.n	8003c1a <QSPI_EnterQPI+0x32>
	{
		W25qxx_WriteEnable();
 8003c04:	f7ff fd88 	bl	8003718 <W25qxx_WriteEnable>
		stareg2 |= 1<<1; //QE
 8003c08:	7bfb      	ldrb	r3, [r7, #15]
 8003c0a:	f043 0302 	orr.w	r3, r3, #2
 8003c0e:	73fb      	strb	r3, [r7, #15]
		w25qxx_WriteSR(W25X_WriteStatusReg2,stareg2);
 8003c10:	7bfb      	ldrb	r3, [r7, #15]
 8003c12:	4619      	mov	r1, r3
 8003c14:	2031      	movs	r0, #49	; 0x31
 8003c16:	f7ff fcc1 	bl	800359c <w25qxx_WriteSR>
	}
	QSPI_Send_CMD(hqspi,W25X_EnterQSPIMode,0x00,QSPI_ADDRESS_8_BITS,0,QSPI_INSTRUCTION_1_LINE,QSPI_ADDRESS_NONE,QSPI_DATA_NONE,0);
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	9304      	str	r3, [sp, #16]
 8003c1e:	2300      	movs	r3, #0
 8003c20:	9303      	str	r3, [sp, #12]
 8003c22:	2300      	movs	r3, #0
 8003c24:	9302      	str	r3, [sp, #8]
 8003c26:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003c2a:	9301      	str	r3, [sp, #4]
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	9300      	str	r3, [sp, #0]
 8003c30:	2300      	movs	r3, #0
 8003c32:	2200      	movs	r2, #0
 8003c34:	2138      	movs	r1, #56	; 0x38
 8003c36:	6878      	ldr	r0, [r7, #4]
 8003c38:	f7ff fefa 	bl	8003a30 <QSPI_Send_CMD>
  
	/* Configure automatic polling mode to wait the memory is ready */
  if (QSPI_AutoPollingMemReady(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != w25qxx_OK)
 8003c3c:	f241 3188 	movw	r1, #5000	; 0x1388
 8003c40:	6878      	ldr	r0, [r7, #4]
 8003c42:	f7ff ff87 	bl	8003b54 <QSPI_AutoPollingMemReady>
 8003c46:	4603      	mov	r3, r0
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d001      	beq.n	8003c50 <QSPI_EnterQPI+0x68>
  {
    return w25qxx_ERROR;
 8003c4c:	2301      	movs	r3, #1
 8003c4e:	e003      	b.n	8003c58 <QSPI_EnterQPI+0x70>
  }
	
  w25qxx_Mode = w25qxx_QPIMode;
 8003c50:	4b03      	ldr	r3, [pc, #12]	; (8003c60 <QSPI_EnterQPI+0x78>)
 8003c52:	2204      	movs	r2, #4
 8003c54:	701a      	strb	r2, [r3, #0]
	
  return w25qxx_OK;
 8003c56:	2300      	movs	r3, #0
}
 8003c58:	4618      	mov	r0, r3
 8003c5a:	3710      	adds	r7, #16
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bd80      	pop	{r7, pc}
 8003c60:	24000098 	.word	0x24000098

08003c64 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b082      	sub	sp, #8
 8003c68:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003c6a:	2003      	movs	r0, #3
 8003c6c:	f000 f99a 	bl	8003fa4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003c70:	f003 f89e 	bl	8006db0 <HAL_RCC_GetSysClockFreq>
 8003c74:	4602      	mov	r2, r0
 8003c76:	4b15      	ldr	r3, [pc, #84]	; (8003ccc <HAL_Init+0x68>)
 8003c78:	699b      	ldr	r3, [r3, #24]
 8003c7a:	0a1b      	lsrs	r3, r3, #8
 8003c7c:	f003 030f 	and.w	r3, r3, #15
 8003c80:	4913      	ldr	r1, [pc, #76]	; (8003cd0 <HAL_Init+0x6c>)
 8003c82:	5ccb      	ldrb	r3, [r1, r3]
 8003c84:	f003 031f 	and.w	r3, r3, #31
 8003c88:	fa22 f303 	lsr.w	r3, r2, r3
 8003c8c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003c8e:	4b0f      	ldr	r3, [pc, #60]	; (8003ccc <HAL_Init+0x68>)
 8003c90:	699b      	ldr	r3, [r3, #24]
 8003c92:	f003 030f 	and.w	r3, r3, #15
 8003c96:	4a0e      	ldr	r2, [pc, #56]	; (8003cd0 <HAL_Init+0x6c>)
 8003c98:	5cd3      	ldrb	r3, [r2, r3]
 8003c9a:	f003 031f 	and.w	r3, r3, #31
 8003c9e:	687a      	ldr	r2, [r7, #4]
 8003ca0:	fa22 f303 	lsr.w	r3, r2, r3
 8003ca4:	4a0b      	ldr	r2, [pc, #44]	; (8003cd4 <HAL_Init+0x70>)
 8003ca6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003ca8:	4a0b      	ldr	r2, [pc, #44]	; (8003cd8 <HAL_Init+0x74>)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003cae:	2000      	movs	r0, #0
 8003cb0:	f000 f814 	bl	8003cdc <HAL_InitTick>
 8003cb4:	4603      	mov	r3, r0
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d001      	beq.n	8003cbe <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8003cba:	2301      	movs	r3, #1
 8003cbc:	e002      	b.n	8003cc4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8003cbe:	f7fd f8d7 	bl	8000e70 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003cc2:	2300      	movs	r3, #0
}
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	3708      	adds	r7, #8
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	bd80      	pop	{r7, pc}
 8003ccc:	58024400 	.word	0x58024400
 8003cd0:	08010308 	.word	0x08010308
 8003cd4:	24000004 	.word	0x24000004
 8003cd8:	24000000 	.word	0x24000000

08003cdc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b082      	sub	sp, #8
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8003ce4:	4b15      	ldr	r3, [pc, #84]	; (8003d3c <HAL_InitTick+0x60>)
 8003ce6:	781b      	ldrb	r3, [r3, #0]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d101      	bne.n	8003cf0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8003cec:	2301      	movs	r3, #1
 8003cee:	e021      	b.n	8003d34 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8003cf0:	4b13      	ldr	r3, [pc, #76]	; (8003d40 <HAL_InitTick+0x64>)
 8003cf2:	681a      	ldr	r2, [r3, #0]
 8003cf4:	4b11      	ldr	r3, [pc, #68]	; (8003d3c <HAL_InitTick+0x60>)
 8003cf6:	781b      	ldrb	r3, [r3, #0]
 8003cf8:	4619      	mov	r1, r3
 8003cfa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003cfe:	fbb3 f3f1 	udiv	r3, r3, r1
 8003d02:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d06:	4618      	mov	r0, r3
 8003d08:	f000 f97f 	bl	800400a <HAL_SYSTICK_Config>
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d001      	beq.n	8003d16 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8003d12:	2301      	movs	r3, #1
 8003d14:	e00e      	b.n	8003d34 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2b0f      	cmp	r3, #15
 8003d1a:	d80a      	bhi.n	8003d32 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	6879      	ldr	r1, [r7, #4]
 8003d20:	f04f 30ff 	mov.w	r0, #4294967295
 8003d24:	f000 f949 	bl	8003fba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003d28:	4a06      	ldr	r2, [pc, #24]	; (8003d44 <HAL_InitTick+0x68>)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003d2e:	2300      	movs	r3, #0
 8003d30:	e000      	b.n	8003d34 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8003d32:	2301      	movs	r3, #1
}
 8003d34:	4618      	mov	r0, r3
 8003d36:	3708      	adds	r7, #8
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	bd80      	pop	{r7, pc}
 8003d3c:	240000a0 	.word	0x240000a0
 8003d40:	24000000 	.word	0x24000000
 8003d44:	2400009c 	.word	0x2400009c

08003d48 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003d4c:	4b06      	ldr	r3, [pc, #24]	; (8003d68 <HAL_IncTick+0x20>)
 8003d4e:	781b      	ldrb	r3, [r3, #0]
 8003d50:	461a      	mov	r2, r3
 8003d52:	4b06      	ldr	r3, [pc, #24]	; (8003d6c <HAL_IncTick+0x24>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	4413      	add	r3, r2
 8003d58:	4a04      	ldr	r2, [pc, #16]	; (8003d6c <HAL_IncTick+0x24>)
 8003d5a:	6013      	str	r3, [r2, #0]
}
 8003d5c:	bf00      	nop
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d64:	4770      	bx	lr
 8003d66:	bf00      	nop
 8003d68:	240000a0 	.word	0x240000a0
 8003d6c:	24001a44 	.word	0x24001a44

08003d70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003d70:	b480      	push	{r7}
 8003d72:	af00      	add	r7, sp, #0
  return uwTick;
 8003d74:	4b03      	ldr	r3, [pc, #12]	; (8003d84 <HAL_GetTick+0x14>)
 8003d76:	681b      	ldr	r3, [r3, #0]
}
 8003d78:	4618      	mov	r0, r3
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d80:	4770      	bx	lr
 8003d82:	bf00      	nop
 8003d84:	24001a44 	.word	0x24001a44

08003d88 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b084      	sub	sp, #16
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003d90:	f7ff ffee 	bl	8003d70 <HAL_GetTick>
 8003d94:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003da0:	d005      	beq.n	8003dae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003da2:	4b0a      	ldr	r3, [pc, #40]	; (8003dcc <HAL_Delay+0x44>)
 8003da4:	781b      	ldrb	r3, [r3, #0]
 8003da6:	461a      	mov	r2, r3
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	4413      	add	r3, r2
 8003dac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003dae:	bf00      	nop
 8003db0:	f7ff ffde 	bl	8003d70 <HAL_GetTick>
 8003db4:	4602      	mov	r2, r0
 8003db6:	68bb      	ldr	r3, [r7, #8]
 8003db8:	1ad3      	subs	r3, r2, r3
 8003dba:	68fa      	ldr	r2, [r7, #12]
 8003dbc:	429a      	cmp	r2, r3
 8003dbe:	d8f7      	bhi.n	8003db0 <HAL_Delay+0x28>
  {
  }
}
 8003dc0:	bf00      	nop
 8003dc2:	bf00      	nop
 8003dc4:	3710      	adds	r7, #16
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	bd80      	pop	{r7, pc}
 8003dca:	bf00      	nop
 8003dcc:	240000a0 	.word	0x240000a0

08003dd0 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8003dd0:	b480      	push	{r7}
 8003dd2:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8003dd4:	4b03      	ldr	r3, [pc, #12]	; (8003de4 <HAL_GetREVID+0x14>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	0c1b      	lsrs	r3, r3, #16
}
 8003dda:	4618      	mov	r0, r3
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de2:	4770      	bx	lr
 8003de4:	5c001000 	.word	0x5c001000

08003de8 <HAL_GetDEVID>:
/**
  * @brief  Returns the device identifier.
  * @retval Device identifier
  */
uint32_t HAL_GetDEVID(void)
{
 8003de8:	b480      	push	{r7}
 8003dea:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) & IDCODE_DEVID_MASK);
 8003dec:	4b04      	ldr	r3, [pc, #16]	; (8003e00 <HAL_GetDEVID+0x18>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 8003df4:	4618      	mov	r0, r3
 8003df6:	46bd      	mov	sp, r7
 8003df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfc:	4770      	bx	lr
 8003dfe:	bf00      	nop
 8003e00:	5c001000 	.word	0x5c001000

08003e04 <__NVIC_SetPriorityGrouping>:
{
 8003e04:	b480      	push	{r7}
 8003e06:	b085      	sub	sp, #20
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	f003 0307 	and.w	r3, r3, #7
 8003e12:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003e14:	4b0b      	ldr	r3, [pc, #44]	; (8003e44 <__NVIC_SetPriorityGrouping+0x40>)
 8003e16:	68db      	ldr	r3, [r3, #12]
 8003e18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003e1a:	68ba      	ldr	r2, [r7, #8]
 8003e1c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003e20:	4013      	ands	r3, r2
 8003e22:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003e2c:	4b06      	ldr	r3, [pc, #24]	; (8003e48 <__NVIC_SetPriorityGrouping+0x44>)
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e32:	4a04      	ldr	r2, [pc, #16]	; (8003e44 <__NVIC_SetPriorityGrouping+0x40>)
 8003e34:	68bb      	ldr	r3, [r7, #8]
 8003e36:	60d3      	str	r3, [r2, #12]
}
 8003e38:	bf00      	nop
 8003e3a:	3714      	adds	r7, #20
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e42:	4770      	bx	lr
 8003e44:	e000ed00 	.word	0xe000ed00
 8003e48:	05fa0000 	.word	0x05fa0000

08003e4c <__NVIC_GetPriorityGrouping>:
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003e50:	4b04      	ldr	r3, [pc, #16]	; (8003e64 <__NVIC_GetPriorityGrouping+0x18>)
 8003e52:	68db      	ldr	r3, [r3, #12]
 8003e54:	0a1b      	lsrs	r3, r3, #8
 8003e56:	f003 0307 	and.w	r3, r3, #7
}
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e62:	4770      	bx	lr
 8003e64:	e000ed00 	.word	0xe000ed00

08003e68 <__NVIC_EnableIRQ>:
{
 8003e68:	b480      	push	{r7}
 8003e6a:	b083      	sub	sp, #12
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	4603      	mov	r3, r0
 8003e70:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003e72:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	db0b      	blt.n	8003e92 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e7a:	88fb      	ldrh	r3, [r7, #6]
 8003e7c:	f003 021f 	and.w	r2, r3, #31
 8003e80:	4907      	ldr	r1, [pc, #28]	; (8003ea0 <__NVIC_EnableIRQ+0x38>)
 8003e82:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003e86:	095b      	lsrs	r3, r3, #5
 8003e88:	2001      	movs	r0, #1
 8003e8a:	fa00 f202 	lsl.w	r2, r0, r2
 8003e8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003e92:	bf00      	nop
 8003e94:	370c      	adds	r7, #12
 8003e96:	46bd      	mov	sp, r7
 8003e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9c:	4770      	bx	lr
 8003e9e:	bf00      	nop
 8003ea0:	e000e100 	.word	0xe000e100

08003ea4 <__NVIC_SetPriority>:
{
 8003ea4:	b480      	push	{r7}
 8003ea6:	b083      	sub	sp, #12
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	4603      	mov	r3, r0
 8003eac:	6039      	str	r1, [r7, #0]
 8003eae:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003eb0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	db0a      	blt.n	8003ece <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	b2da      	uxtb	r2, r3
 8003ebc:	490c      	ldr	r1, [pc, #48]	; (8003ef0 <__NVIC_SetPriority+0x4c>)
 8003ebe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003ec2:	0112      	lsls	r2, r2, #4
 8003ec4:	b2d2      	uxtb	r2, r2
 8003ec6:	440b      	add	r3, r1
 8003ec8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003ecc:	e00a      	b.n	8003ee4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	b2da      	uxtb	r2, r3
 8003ed2:	4908      	ldr	r1, [pc, #32]	; (8003ef4 <__NVIC_SetPriority+0x50>)
 8003ed4:	88fb      	ldrh	r3, [r7, #6]
 8003ed6:	f003 030f 	and.w	r3, r3, #15
 8003eda:	3b04      	subs	r3, #4
 8003edc:	0112      	lsls	r2, r2, #4
 8003ede:	b2d2      	uxtb	r2, r2
 8003ee0:	440b      	add	r3, r1
 8003ee2:	761a      	strb	r2, [r3, #24]
}
 8003ee4:	bf00      	nop
 8003ee6:	370c      	adds	r7, #12
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eee:	4770      	bx	lr
 8003ef0:	e000e100 	.word	0xe000e100
 8003ef4:	e000ed00 	.word	0xe000ed00

08003ef8 <NVIC_EncodePriority>:
{
 8003ef8:	b480      	push	{r7}
 8003efa:	b089      	sub	sp, #36	; 0x24
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	60f8      	str	r0, [r7, #12]
 8003f00:	60b9      	str	r1, [r7, #8]
 8003f02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	f003 0307 	and.w	r3, r3, #7
 8003f0a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003f0c:	69fb      	ldr	r3, [r7, #28]
 8003f0e:	f1c3 0307 	rsb	r3, r3, #7
 8003f12:	2b04      	cmp	r3, #4
 8003f14:	bf28      	it	cs
 8003f16:	2304      	movcs	r3, #4
 8003f18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003f1a:	69fb      	ldr	r3, [r7, #28]
 8003f1c:	3304      	adds	r3, #4
 8003f1e:	2b06      	cmp	r3, #6
 8003f20:	d902      	bls.n	8003f28 <NVIC_EncodePriority+0x30>
 8003f22:	69fb      	ldr	r3, [r7, #28]
 8003f24:	3b03      	subs	r3, #3
 8003f26:	e000      	b.n	8003f2a <NVIC_EncodePriority+0x32>
 8003f28:	2300      	movs	r3, #0
 8003f2a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f2c:	f04f 32ff 	mov.w	r2, #4294967295
 8003f30:	69bb      	ldr	r3, [r7, #24]
 8003f32:	fa02 f303 	lsl.w	r3, r2, r3
 8003f36:	43da      	mvns	r2, r3
 8003f38:	68bb      	ldr	r3, [r7, #8]
 8003f3a:	401a      	ands	r2, r3
 8003f3c:	697b      	ldr	r3, [r7, #20]
 8003f3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f40:	f04f 31ff 	mov.w	r1, #4294967295
 8003f44:	697b      	ldr	r3, [r7, #20]
 8003f46:	fa01 f303 	lsl.w	r3, r1, r3
 8003f4a:	43d9      	mvns	r1, r3
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f50:	4313      	orrs	r3, r2
}
 8003f52:	4618      	mov	r0, r3
 8003f54:	3724      	adds	r7, #36	; 0x24
 8003f56:	46bd      	mov	sp, r7
 8003f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5c:	4770      	bx	lr
	...

08003f60 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b082      	sub	sp, #8
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	3b01      	subs	r3, #1
 8003f6c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003f70:	d301      	bcc.n	8003f76 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003f72:	2301      	movs	r3, #1
 8003f74:	e00f      	b.n	8003f96 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f76:	4a0a      	ldr	r2, [pc, #40]	; (8003fa0 <SysTick_Config+0x40>)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	3b01      	subs	r3, #1
 8003f7c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f7e:	210f      	movs	r1, #15
 8003f80:	f04f 30ff 	mov.w	r0, #4294967295
 8003f84:	f7ff ff8e 	bl	8003ea4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f88:	4b05      	ldr	r3, [pc, #20]	; (8003fa0 <SysTick_Config+0x40>)
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f8e:	4b04      	ldr	r3, [pc, #16]	; (8003fa0 <SysTick_Config+0x40>)
 8003f90:	2207      	movs	r2, #7
 8003f92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003f94:	2300      	movs	r3, #0
}
 8003f96:	4618      	mov	r0, r3
 8003f98:	3708      	adds	r7, #8
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	bd80      	pop	{r7, pc}
 8003f9e:	bf00      	nop
 8003fa0:	e000e010 	.word	0xe000e010

08003fa4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b082      	sub	sp, #8
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003fac:	6878      	ldr	r0, [r7, #4]
 8003fae:	f7ff ff29 	bl	8003e04 <__NVIC_SetPriorityGrouping>
}
 8003fb2:	bf00      	nop
 8003fb4:	3708      	adds	r7, #8
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}

08003fba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003fba:	b580      	push	{r7, lr}
 8003fbc:	b086      	sub	sp, #24
 8003fbe:	af00      	add	r7, sp, #0
 8003fc0:	4603      	mov	r3, r0
 8003fc2:	60b9      	str	r1, [r7, #8]
 8003fc4:	607a      	str	r2, [r7, #4]
 8003fc6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003fc8:	f7ff ff40 	bl	8003e4c <__NVIC_GetPriorityGrouping>
 8003fcc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003fce:	687a      	ldr	r2, [r7, #4]
 8003fd0:	68b9      	ldr	r1, [r7, #8]
 8003fd2:	6978      	ldr	r0, [r7, #20]
 8003fd4:	f7ff ff90 	bl	8003ef8 <NVIC_EncodePriority>
 8003fd8:	4602      	mov	r2, r0
 8003fda:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003fde:	4611      	mov	r1, r2
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	f7ff ff5f 	bl	8003ea4 <__NVIC_SetPriority>
}
 8003fe6:	bf00      	nop
 8003fe8:	3718      	adds	r7, #24
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd80      	pop	{r7, pc}

08003fee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003fee:	b580      	push	{r7, lr}
 8003ff0:	b082      	sub	sp, #8
 8003ff2:	af00      	add	r7, sp, #0
 8003ff4:	4603      	mov	r3, r0
 8003ff6:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ff8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	f7ff ff33 	bl	8003e68 <__NVIC_EnableIRQ>
}
 8004002:	bf00      	nop
 8004004:	3708      	adds	r7, #8
 8004006:	46bd      	mov	sp, r7
 8004008:	bd80      	pop	{r7, pc}

0800400a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800400a:	b580      	push	{r7, lr}
 800400c:	b082      	sub	sp, #8
 800400e:	af00      	add	r7, sp, #0
 8004010:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004012:	6878      	ldr	r0, [r7, #4]
 8004014:	f7ff ffa4 	bl	8003f60 <SysTick_Config>
 8004018:	4603      	mov	r3, r0
}
 800401a:	4618      	mov	r0, r3
 800401c:	3708      	adds	r7, #8
 800401e:	46bd      	mov	sp, r7
 8004020:	bd80      	pop	{r7, pc}
	...

08004024 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8004024:	b480      	push	{r7}
 8004026:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8004028:	f3bf 8f5f 	dmb	sy
}
 800402c:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800402e:	4b07      	ldr	r3, [pc, #28]	; (800404c <HAL_MPU_Disable+0x28>)
 8004030:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004032:	4a06      	ldr	r2, [pc, #24]	; (800404c <HAL_MPU_Disable+0x28>)
 8004034:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004038:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800403a:	4b05      	ldr	r3, [pc, #20]	; (8004050 <HAL_MPU_Disable+0x2c>)
 800403c:	2200      	movs	r2, #0
 800403e:	605a      	str	r2, [r3, #4]
}
 8004040:	bf00      	nop
 8004042:	46bd      	mov	sp, r7
 8004044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004048:	4770      	bx	lr
 800404a:	bf00      	nop
 800404c:	e000ed00 	.word	0xe000ed00
 8004050:	e000ed90 	.word	0xe000ed90

08004054 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8004054:	b480      	push	{r7}
 8004056:	b083      	sub	sp, #12
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 800405c:	4a0b      	ldr	r2, [pc, #44]	; (800408c <HAL_MPU_Enable+0x38>)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	f043 0301 	orr.w	r3, r3, #1
 8004064:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8004066:	4b0a      	ldr	r3, [pc, #40]	; (8004090 <HAL_MPU_Enable+0x3c>)
 8004068:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800406a:	4a09      	ldr	r2, [pc, #36]	; (8004090 <HAL_MPU_Enable+0x3c>)
 800406c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004070:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8004072:	f3bf 8f4f 	dsb	sy
}
 8004076:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004078:	f3bf 8f6f 	isb	sy
}
 800407c:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800407e:	bf00      	nop
 8004080:	370c      	adds	r7, #12
 8004082:	46bd      	mov	sp, r7
 8004084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004088:	4770      	bx	lr
 800408a:	bf00      	nop
 800408c:	e000ed90 	.word	0xe000ed90
 8004090:	e000ed00 	.word	0xe000ed00

08004094 <HAL_MPU_ConfigRegion>:
  * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                  the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8004094:	b480      	push	{r7}
 8004096:	b083      	sub	sp, #12
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	785a      	ldrb	r2, [r3, #1]
 80040a0:	4b1d      	ldr	r3, [pc, #116]	; (8004118 <HAL_MPU_ConfigRegion+0x84>)
 80040a2:	609a      	str	r2, [r3, #8]

  if ((MPU_Init->Enable) != 0UL)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	781b      	ldrb	r3, [r3, #0]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d029      	beq.n	8004100 <HAL_MPU_ConfigRegion+0x6c>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

    MPU->RBAR = MPU_Init->BaseAddress;
 80040ac:	4a1a      	ldr	r2, [pc, #104]	; (8004118 <HAL_MPU_ConfigRegion+0x84>)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	685b      	ldr	r3, [r3, #4]
 80040b2:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	7b1b      	ldrb	r3, [r3, #12]
 80040b8:	071a      	lsls	r2, r3, #28
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	7adb      	ldrb	r3, [r3, #11]
 80040be:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80040c0:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	7a9b      	ldrb	r3, [r3, #10]
 80040c6:	04db      	lsls	r3, r3, #19
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80040c8:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	7b5b      	ldrb	r3, [r3, #13]
 80040ce:	049b      	lsls	r3, r3, #18
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80040d0:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	7b9b      	ldrb	r3, [r3, #14]
 80040d6:	045b      	lsls	r3, r3, #17
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80040d8:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	7bdb      	ldrb	r3, [r3, #15]
 80040de:	041b      	lsls	r3, r3, #16
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80040e0:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	7a5b      	ldrb	r3, [r3, #9]
 80040e6:	021b      	lsls	r3, r3, #8
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80040e8:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	7a1b      	ldrb	r3, [r3, #8]
 80040ee:	005b      	lsls	r3, r3, #1
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80040f0:	4313      	orrs	r3, r2
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80040f2:	687a      	ldr	r2, [r7, #4]
 80040f4:	7812      	ldrb	r2, [r2, #0]
 80040f6:	4611      	mov	r1, r2
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80040f8:	4a07      	ldr	r2, [pc, #28]	; (8004118 <HAL_MPU_ConfigRegion+0x84>)
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80040fa:	430b      	orrs	r3, r1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80040fc:	6113      	str	r3, [r2, #16]
  else
  {
    MPU->RBAR = 0x00;
    MPU->RASR = 0x00;
  }
}
 80040fe:	e005      	b.n	800410c <HAL_MPU_ConfigRegion+0x78>
    MPU->RBAR = 0x00;
 8004100:	4b05      	ldr	r3, [pc, #20]	; (8004118 <HAL_MPU_ConfigRegion+0x84>)
 8004102:	2200      	movs	r2, #0
 8004104:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00;
 8004106:	4b04      	ldr	r3, [pc, #16]	; (8004118 <HAL_MPU_ConfigRegion+0x84>)
 8004108:	2200      	movs	r2, #0
 800410a:	611a      	str	r2, [r3, #16]
}
 800410c:	bf00      	nop
 800410e:	370c      	adds	r7, #12
 8004110:	46bd      	mov	sp, r7
 8004112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004116:	4770      	bx	lr
 8004118:	e000ed90 	.word	0xe000ed90

0800411c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800411c:	b480      	push	{r7}
 800411e:	b089      	sub	sp, #36	; 0x24
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
 8004124:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004126:	2300      	movs	r3, #0
 8004128:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800412a:	4b89      	ldr	r3, [pc, #548]	; (8004350 <HAL_GPIO_Init+0x234>)
 800412c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800412e:	e194      	b.n	800445a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004130:	683b      	ldr	r3, [r7, #0]
 8004132:	681a      	ldr	r2, [r3, #0]
 8004134:	2101      	movs	r1, #1
 8004136:	69fb      	ldr	r3, [r7, #28]
 8004138:	fa01 f303 	lsl.w	r3, r1, r3
 800413c:	4013      	ands	r3, r2
 800413e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8004140:	693b      	ldr	r3, [r7, #16]
 8004142:	2b00      	cmp	r3, #0
 8004144:	f000 8186 	beq.w	8004454 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	685b      	ldr	r3, [r3, #4]
 800414c:	2b01      	cmp	r3, #1
 800414e:	d00b      	beq.n	8004168 <HAL_GPIO_Init+0x4c>
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	685b      	ldr	r3, [r3, #4]
 8004154:	2b02      	cmp	r3, #2
 8004156:	d007      	beq.n	8004168 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800415c:	2b11      	cmp	r3, #17
 800415e:	d003      	beq.n	8004168 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	685b      	ldr	r3, [r3, #4]
 8004164:	2b12      	cmp	r3, #18
 8004166:	d130      	bne.n	80041ca <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	689b      	ldr	r3, [r3, #8]
 800416c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800416e:	69fb      	ldr	r3, [r7, #28]
 8004170:	005b      	lsls	r3, r3, #1
 8004172:	2203      	movs	r2, #3
 8004174:	fa02 f303 	lsl.w	r3, r2, r3
 8004178:	43db      	mvns	r3, r3
 800417a:	69ba      	ldr	r2, [r7, #24]
 800417c:	4013      	ands	r3, r2
 800417e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	68da      	ldr	r2, [r3, #12]
 8004184:	69fb      	ldr	r3, [r7, #28]
 8004186:	005b      	lsls	r3, r3, #1
 8004188:	fa02 f303 	lsl.w	r3, r2, r3
 800418c:	69ba      	ldr	r2, [r7, #24]
 800418e:	4313      	orrs	r3, r2
 8004190:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	69ba      	ldr	r2, [r7, #24]
 8004196:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	685b      	ldr	r3, [r3, #4]
 800419c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800419e:	2201      	movs	r2, #1
 80041a0:	69fb      	ldr	r3, [r7, #28]
 80041a2:	fa02 f303 	lsl.w	r3, r2, r3
 80041a6:	43db      	mvns	r3, r3
 80041a8:	69ba      	ldr	r2, [r7, #24]
 80041aa:	4013      	ands	r3, r2
 80041ac:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	685b      	ldr	r3, [r3, #4]
 80041b2:	091b      	lsrs	r3, r3, #4
 80041b4:	f003 0201 	and.w	r2, r3, #1
 80041b8:	69fb      	ldr	r3, [r7, #28]
 80041ba:	fa02 f303 	lsl.w	r3, r2, r3
 80041be:	69ba      	ldr	r2, [r7, #24]
 80041c0:	4313      	orrs	r3, r2
 80041c2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	69ba      	ldr	r2, [r7, #24]
 80041c8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	68db      	ldr	r3, [r3, #12]
 80041ce:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80041d0:	69fb      	ldr	r3, [r7, #28]
 80041d2:	005b      	lsls	r3, r3, #1
 80041d4:	2203      	movs	r2, #3
 80041d6:	fa02 f303 	lsl.w	r3, r2, r3
 80041da:	43db      	mvns	r3, r3
 80041dc:	69ba      	ldr	r2, [r7, #24]
 80041de:	4013      	ands	r3, r2
 80041e0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	689a      	ldr	r2, [r3, #8]
 80041e6:	69fb      	ldr	r3, [r7, #28]
 80041e8:	005b      	lsls	r3, r3, #1
 80041ea:	fa02 f303 	lsl.w	r3, r2, r3
 80041ee:	69ba      	ldr	r2, [r7, #24]
 80041f0:	4313      	orrs	r3, r2
 80041f2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	69ba      	ldr	r2, [r7, #24]
 80041f8:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	685b      	ldr	r3, [r3, #4]
 80041fe:	2b02      	cmp	r3, #2
 8004200:	d003      	beq.n	800420a <HAL_GPIO_Init+0xee>
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	2b12      	cmp	r3, #18
 8004208:	d123      	bne.n	8004252 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800420a:	69fb      	ldr	r3, [r7, #28]
 800420c:	08da      	lsrs	r2, r3, #3
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	3208      	adds	r2, #8
 8004212:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004216:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004218:	69fb      	ldr	r3, [r7, #28]
 800421a:	f003 0307 	and.w	r3, r3, #7
 800421e:	009b      	lsls	r3, r3, #2
 8004220:	220f      	movs	r2, #15
 8004222:	fa02 f303 	lsl.w	r3, r2, r3
 8004226:	43db      	mvns	r3, r3
 8004228:	69ba      	ldr	r2, [r7, #24]
 800422a:	4013      	ands	r3, r2
 800422c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	691a      	ldr	r2, [r3, #16]
 8004232:	69fb      	ldr	r3, [r7, #28]
 8004234:	f003 0307 	and.w	r3, r3, #7
 8004238:	009b      	lsls	r3, r3, #2
 800423a:	fa02 f303 	lsl.w	r3, r2, r3
 800423e:	69ba      	ldr	r2, [r7, #24]
 8004240:	4313      	orrs	r3, r2
 8004242:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004244:	69fb      	ldr	r3, [r7, #28]
 8004246:	08da      	lsrs	r2, r3, #3
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	3208      	adds	r2, #8
 800424c:	69b9      	ldr	r1, [r7, #24]
 800424e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004258:	69fb      	ldr	r3, [r7, #28]
 800425a:	005b      	lsls	r3, r3, #1
 800425c:	2203      	movs	r2, #3
 800425e:	fa02 f303 	lsl.w	r3, r2, r3
 8004262:	43db      	mvns	r3, r3
 8004264:	69ba      	ldr	r2, [r7, #24]
 8004266:	4013      	ands	r3, r2
 8004268:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	685b      	ldr	r3, [r3, #4]
 800426e:	f003 0203 	and.w	r2, r3, #3
 8004272:	69fb      	ldr	r3, [r7, #28]
 8004274:	005b      	lsls	r3, r3, #1
 8004276:	fa02 f303 	lsl.w	r3, r2, r3
 800427a:	69ba      	ldr	r2, [r7, #24]
 800427c:	4313      	orrs	r3, r2
 800427e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	69ba      	ldr	r2, [r7, #24]
 8004284:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	685b      	ldr	r3, [r3, #4]
 800428a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800428e:	2b00      	cmp	r3, #0
 8004290:	f000 80e0 	beq.w	8004454 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004294:	4b2f      	ldr	r3, [pc, #188]	; (8004354 <HAL_GPIO_Init+0x238>)
 8004296:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800429a:	4a2e      	ldr	r2, [pc, #184]	; (8004354 <HAL_GPIO_Init+0x238>)
 800429c:	f043 0302 	orr.w	r3, r3, #2
 80042a0:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80042a4:	4b2b      	ldr	r3, [pc, #172]	; (8004354 <HAL_GPIO_Init+0x238>)
 80042a6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80042aa:	f003 0302 	and.w	r3, r3, #2
 80042ae:	60fb      	str	r3, [r7, #12]
 80042b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80042b2:	4a29      	ldr	r2, [pc, #164]	; (8004358 <HAL_GPIO_Init+0x23c>)
 80042b4:	69fb      	ldr	r3, [r7, #28]
 80042b6:	089b      	lsrs	r3, r3, #2
 80042b8:	3302      	adds	r3, #2
 80042ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80042c0:	69fb      	ldr	r3, [r7, #28]
 80042c2:	f003 0303 	and.w	r3, r3, #3
 80042c6:	009b      	lsls	r3, r3, #2
 80042c8:	220f      	movs	r2, #15
 80042ca:	fa02 f303 	lsl.w	r3, r2, r3
 80042ce:	43db      	mvns	r3, r3
 80042d0:	69ba      	ldr	r2, [r7, #24]
 80042d2:	4013      	ands	r3, r2
 80042d4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	4a20      	ldr	r2, [pc, #128]	; (800435c <HAL_GPIO_Init+0x240>)
 80042da:	4293      	cmp	r3, r2
 80042dc:	d052      	beq.n	8004384 <HAL_GPIO_Init+0x268>
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	4a1f      	ldr	r2, [pc, #124]	; (8004360 <HAL_GPIO_Init+0x244>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d031      	beq.n	800434a <HAL_GPIO_Init+0x22e>
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	4a1e      	ldr	r2, [pc, #120]	; (8004364 <HAL_GPIO_Init+0x248>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d02b      	beq.n	8004346 <HAL_GPIO_Init+0x22a>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	4a1d      	ldr	r2, [pc, #116]	; (8004368 <HAL_GPIO_Init+0x24c>)
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d025      	beq.n	8004342 <HAL_GPIO_Init+0x226>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	4a1c      	ldr	r2, [pc, #112]	; (800436c <HAL_GPIO_Init+0x250>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d01f      	beq.n	800433e <HAL_GPIO_Init+0x222>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	4a1b      	ldr	r2, [pc, #108]	; (8004370 <HAL_GPIO_Init+0x254>)
 8004302:	4293      	cmp	r3, r2
 8004304:	d019      	beq.n	800433a <HAL_GPIO_Init+0x21e>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	4a1a      	ldr	r2, [pc, #104]	; (8004374 <HAL_GPIO_Init+0x258>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d013      	beq.n	8004336 <HAL_GPIO_Init+0x21a>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	4a19      	ldr	r2, [pc, #100]	; (8004378 <HAL_GPIO_Init+0x25c>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d00d      	beq.n	8004332 <HAL_GPIO_Init+0x216>
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	4a18      	ldr	r2, [pc, #96]	; (800437c <HAL_GPIO_Init+0x260>)
 800431a:	4293      	cmp	r3, r2
 800431c:	d007      	beq.n	800432e <HAL_GPIO_Init+0x212>
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	4a17      	ldr	r2, [pc, #92]	; (8004380 <HAL_GPIO_Init+0x264>)
 8004322:	4293      	cmp	r3, r2
 8004324:	d101      	bne.n	800432a <HAL_GPIO_Init+0x20e>
 8004326:	2309      	movs	r3, #9
 8004328:	e02d      	b.n	8004386 <HAL_GPIO_Init+0x26a>
 800432a:	230a      	movs	r3, #10
 800432c:	e02b      	b.n	8004386 <HAL_GPIO_Init+0x26a>
 800432e:	2308      	movs	r3, #8
 8004330:	e029      	b.n	8004386 <HAL_GPIO_Init+0x26a>
 8004332:	2307      	movs	r3, #7
 8004334:	e027      	b.n	8004386 <HAL_GPIO_Init+0x26a>
 8004336:	2306      	movs	r3, #6
 8004338:	e025      	b.n	8004386 <HAL_GPIO_Init+0x26a>
 800433a:	2305      	movs	r3, #5
 800433c:	e023      	b.n	8004386 <HAL_GPIO_Init+0x26a>
 800433e:	2304      	movs	r3, #4
 8004340:	e021      	b.n	8004386 <HAL_GPIO_Init+0x26a>
 8004342:	2303      	movs	r3, #3
 8004344:	e01f      	b.n	8004386 <HAL_GPIO_Init+0x26a>
 8004346:	2302      	movs	r3, #2
 8004348:	e01d      	b.n	8004386 <HAL_GPIO_Init+0x26a>
 800434a:	2301      	movs	r3, #1
 800434c:	e01b      	b.n	8004386 <HAL_GPIO_Init+0x26a>
 800434e:	bf00      	nop
 8004350:	58000080 	.word	0x58000080
 8004354:	58024400 	.word	0x58024400
 8004358:	58000400 	.word	0x58000400
 800435c:	58020000 	.word	0x58020000
 8004360:	58020400 	.word	0x58020400
 8004364:	58020800 	.word	0x58020800
 8004368:	58020c00 	.word	0x58020c00
 800436c:	58021000 	.word	0x58021000
 8004370:	58021400 	.word	0x58021400
 8004374:	58021800 	.word	0x58021800
 8004378:	58021c00 	.word	0x58021c00
 800437c:	58022000 	.word	0x58022000
 8004380:	58022400 	.word	0x58022400
 8004384:	2300      	movs	r3, #0
 8004386:	69fa      	ldr	r2, [r7, #28]
 8004388:	f002 0203 	and.w	r2, r2, #3
 800438c:	0092      	lsls	r2, r2, #2
 800438e:	4093      	lsls	r3, r2
 8004390:	69ba      	ldr	r2, [r7, #24]
 8004392:	4313      	orrs	r3, r2
 8004394:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004396:	4938      	ldr	r1, [pc, #224]	; (8004478 <HAL_GPIO_Init+0x35c>)
 8004398:	69fb      	ldr	r3, [r7, #28]
 800439a:	089b      	lsrs	r3, r3, #2
 800439c:	3302      	adds	r3, #2
 800439e:	69ba      	ldr	r2, [r7, #24]
 80043a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80043a4:	697b      	ldr	r3, [r7, #20]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80043aa:	693b      	ldr	r3, [r7, #16]
 80043ac:	43db      	mvns	r3, r3
 80043ae:	69ba      	ldr	r2, [r7, #24]
 80043b0:	4013      	ands	r3, r2
 80043b2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	685b      	ldr	r3, [r3, #4]
 80043b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d003      	beq.n	80043c8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80043c0:	69ba      	ldr	r2, [r7, #24]
 80043c2:	693b      	ldr	r3, [r7, #16]
 80043c4:	4313      	orrs	r3, r2
 80043c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80043c8:	697b      	ldr	r3, [r7, #20]
 80043ca:	69ba      	ldr	r2, [r7, #24]
 80043cc:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 80043ce:	697b      	ldr	r3, [r7, #20]
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80043d4:	693b      	ldr	r3, [r7, #16]
 80043d6:	43db      	mvns	r3, r3
 80043d8:	69ba      	ldr	r2, [r7, #24]
 80043da:	4013      	ands	r3, r2
 80043dc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	685b      	ldr	r3, [r3, #4]
 80043e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d003      	beq.n	80043f2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80043ea:	69ba      	ldr	r2, [r7, #24]
 80043ec:	693b      	ldr	r3, [r7, #16]
 80043ee:	4313      	orrs	r3, r2
 80043f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80043f2:	697b      	ldr	r3, [r7, #20]
 80043f4:	69ba      	ldr	r2, [r7, #24]
 80043f6:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80043f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004400:	693b      	ldr	r3, [r7, #16]
 8004402:	43db      	mvns	r3, r3
 8004404:	69ba      	ldr	r2, [r7, #24]
 8004406:	4013      	ands	r3, r2
 8004408:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	685b      	ldr	r3, [r3, #4]
 800440e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004412:	2b00      	cmp	r3, #0
 8004414:	d003      	beq.n	800441e <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 8004416:	69ba      	ldr	r2, [r7, #24]
 8004418:	693b      	ldr	r3, [r7, #16]
 800441a:	4313      	orrs	r3, r2
 800441c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800441e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004422:	69bb      	ldr	r3, [r7, #24]
 8004424:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8004426:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800442a:	685b      	ldr	r3, [r3, #4]
 800442c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800442e:	693b      	ldr	r3, [r7, #16]
 8004430:	43db      	mvns	r3, r3
 8004432:	69ba      	ldr	r2, [r7, #24]
 8004434:	4013      	ands	r3, r2
 8004436:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	685b      	ldr	r3, [r3, #4]
 800443c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004440:	2b00      	cmp	r3, #0
 8004442:	d003      	beq.n	800444c <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 8004444:	69ba      	ldr	r2, [r7, #24]
 8004446:	693b      	ldr	r3, [r7, #16]
 8004448:	4313      	orrs	r3, r2
 800444a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800444c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004450:	69bb      	ldr	r3, [r7, #24]
 8004452:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8004454:	69fb      	ldr	r3, [r7, #28]
 8004456:	3301      	adds	r3, #1
 8004458:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	681a      	ldr	r2, [r3, #0]
 800445e:	69fb      	ldr	r3, [r7, #28]
 8004460:	fa22 f303 	lsr.w	r3, r2, r3
 8004464:	2b00      	cmp	r3, #0
 8004466:	f47f ae63 	bne.w	8004130 <HAL_GPIO_Init+0x14>
  }
}
 800446a:	bf00      	nop
 800446c:	bf00      	nop
 800446e:	3724      	adds	r7, #36	; 0x24
 8004470:	46bd      	mov	sp, r7
 8004472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004476:	4770      	bx	lr
 8004478:	58000400 	.word	0x58000400

0800447c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800447c:	b480      	push	{r7}
 800447e:	b083      	sub	sp, #12
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
 8004484:	460b      	mov	r3, r1
 8004486:	807b      	strh	r3, [r7, #2]
 8004488:	4613      	mov	r3, r2
 800448a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800448c:	787b      	ldrb	r3, [r7, #1]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d003      	beq.n	800449a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004492:	887a      	ldrh	r2, [r7, #2]
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8004498:	e003      	b.n	80044a2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800449a:	887b      	ldrh	r3, [r7, #2]
 800449c:	041a      	lsls	r2, r3, #16
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	619a      	str	r2, [r3, #24]
}
 80044a2:	bf00      	nop
 80044a4:	370c      	adds	r7, #12
 80044a6:	46bd      	mov	sp, r7
 80044a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ac:	4770      	bx	lr
	...

080044b0 <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C5 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C5 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 80044b0:	b480      	push	{r7}
 80044b2:	b085      	sub	sp, #20
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80044b8:	4b0d      	ldr	r3, [pc, #52]	; (80044f0 <HAL_I2CEx_EnableFastModePlus+0x40>)
 80044ba:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80044be:	4a0c      	ldr	r2, [pc, #48]	; (80044f0 <HAL_I2CEx_EnableFastModePlus+0x40>)
 80044c0:	f043 0302 	orr.w	r3, r3, #2
 80044c4:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80044c8:	4b09      	ldr	r3, [pc, #36]	; (80044f0 <HAL_I2CEx_EnableFastModePlus+0x40>)
 80044ca:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80044ce:	f003 0302 	and.w	r3, r3, #2
 80044d2:	60fb      	str	r3, [r7, #12]
 80044d4:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->PMCR, (uint32_t)ConfigFastModePlus);
 80044d6:	4b07      	ldr	r3, [pc, #28]	; (80044f4 <HAL_I2CEx_EnableFastModePlus+0x44>)
 80044d8:	685a      	ldr	r2, [r3, #4]
 80044da:	4906      	ldr	r1, [pc, #24]	; (80044f4 <HAL_I2CEx_EnableFastModePlus+0x44>)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	4313      	orrs	r3, r2
 80044e0:	604b      	str	r3, [r1, #4]
}
 80044e2:	bf00      	nop
 80044e4:	3714      	adds	r7, #20
 80044e6:	46bd      	mov	sp, r7
 80044e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ec:	4770      	bx	lr
 80044ee:	bf00      	nop
 80044f0:	58024400 	.word	0x58024400
 80044f4:	58000400 	.word	0x58000400

080044f8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80044f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80044fa:	b08f      	sub	sp, #60	; 0x3c
 80044fc:	af0a      	add	r7, sp, #40	; 0x28
 80044fe:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d101      	bne.n	800450a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004506:	2301      	movs	r3, #1
 8004508:	e116      	b.n	8004738 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8004516:	b2db      	uxtb	r3, r3
 8004518:	2b00      	cmp	r3, #0
 800451a:	d106      	bne.n	800452a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2200      	movs	r2, #0
 8004520:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004524:	6878      	ldr	r0, [r7, #4]
 8004526:	f00a fd35 	bl	800ef94 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2203      	movs	r2, #3
 800452e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004536:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800453a:	2b00      	cmp	r3, #0
 800453c:	d102      	bne.n	8004544 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	2200      	movs	r2, #0
 8004542:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	4618      	mov	r0, r3
 800454a:	f006 f81c 	bl	800a586 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	603b      	str	r3, [r7, #0]
 8004554:	687e      	ldr	r6, [r7, #4]
 8004556:	466d      	mov	r5, sp
 8004558:	f106 0410 	add.w	r4, r6, #16
 800455c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800455e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004560:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004562:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004564:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004568:	e885 0003 	stmia.w	r5, {r0, r1}
 800456c:	1d33      	adds	r3, r6, #4
 800456e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004570:	6838      	ldr	r0, [r7, #0]
 8004572:	f005 fee7 	bl	800a344 <USB_CoreInit>
 8004576:	4603      	mov	r3, r0
 8004578:	2b00      	cmp	r3, #0
 800457a:	d005      	beq.n	8004588 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2202      	movs	r2, #2
 8004580:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8004584:	2301      	movs	r3, #1
 8004586:	e0d7      	b.n	8004738 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	2100      	movs	r1, #0
 800458e:	4618      	mov	r0, r3
 8004590:	f006 f80a 	bl	800a5a8 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004594:	2300      	movs	r3, #0
 8004596:	73fb      	strb	r3, [r7, #15]
 8004598:	e04a      	b.n	8004630 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800459a:	7bfa      	ldrb	r2, [r7, #15]
 800459c:	6879      	ldr	r1, [r7, #4]
 800459e:	4613      	mov	r3, r2
 80045a0:	00db      	lsls	r3, r3, #3
 80045a2:	1a9b      	subs	r3, r3, r2
 80045a4:	009b      	lsls	r3, r3, #2
 80045a6:	440b      	add	r3, r1
 80045a8:	333d      	adds	r3, #61	; 0x3d
 80045aa:	2201      	movs	r2, #1
 80045ac:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80045ae:	7bfa      	ldrb	r2, [r7, #15]
 80045b0:	6879      	ldr	r1, [r7, #4]
 80045b2:	4613      	mov	r3, r2
 80045b4:	00db      	lsls	r3, r3, #3
 80045b6:	1a9b      	subs	r3, r3, r2
 80045b8:	009b      	lsls	r3, r3, #2
 80045ba:	440b      	add	r3, r1
 80045bc:	333c      	adds	r3, #60	; 0x3c
 80045be:	7bfa      	ldrb	r2, [r7, #15]
 80045c0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80045c2:	7bfa      	ldrb	r2, [r7, #15]
 80045c4:	7bfb      	ldrb	r3, [r7, #15]
 80045c6:	b298      	uxth	r0, r3
 80045c8:	6879      	ldr	r1, [r7, #4]
 80045ca:	4613      	mov	r3, r2
 80045cc:	00db      	lsls	r3, r3, #3
 80045ce:	1a9b      	subs	r3, r3, r2
 80045d0:	009b      	lsls	r3, r3, #2
 80045d2:	440b      	add	r3, r1
 80045d4:	3342      	adds	r3, #66	; 0x42
 80045d6:	4602      	mov	r2, r0
 80045d8:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80045da:	7bfa      	ldrb	r2, [r7, #15]
 80045dc:	6879      	ldr	r1, [r7, #4]
 80045de:	4613      	mov	r3, r2
 80045e0:	00db      	lsls	r3, r3, #3
 80045e2:	1a9b      	subs	r3, r3, r2
 80045e4:	009b      	lsls	r3, r3, #2
 80045e6:	440b      	add	r3, r1
 80045e8:	333f      	adds	r3, #63	; 0x3f
 80045ea:	2200      	movs	r2, #0
 80045ec:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80045ee:	7bfa      	ldrb	r2, [r7, #15]
 80045f0:	6879      	ldr	r1, [r7, #4]
 80045f2:	4613      	mov	r3, r2
 80045f4:	00db      	lsls	r3, r3, #3
 80045f6:	1a9b      	subs	r3, r3, r2
 80045f8:	009b      	lsls	r3, r3, #2
 80045fa:	440b      	add	r3, r1
 80045fc:	3344      	adds	r3, #68	; 0x44
 80045fe:	2200      	movs	r2, #0
 8004600:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004602:	7bfa      	ldrb	r2, [r7, #15]
 8004604:	6879      	ldr	r1, [r7, #4]
 8004606:	4613      	mov	r3, r2
 8004608:	00db      	lsls	r3, r3, #3
 800460a:	1a9b      	subs	r3, r3, r2
 800460c:	009b      	lsls	r3, r3, #2
 800460e:	440b      	add	r3, r1
 8004610:	3348      	adds	r3, #72	; 0x48
 8004612:	2200      	movs	r2, #0
 8004614:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004616:	7bfa      	ldrb	r2, [r7, #15]
 8004618:	6879      	ldr	r1, [r7, #4]
 800461a:	4613      	mov	r3, r2
 800461c:	00db      	lsls	r3, r3, #3
 800461e:	1a9b      	subs	r3, r3, r2
 8004620:	009b      	lsls	r3, r3, #2
 8004622:	440b      	add	r3, r1
 8004624:	3350      	adds	r3, #80	; 0x50
 8004626:	2200      	movs	r2, #0
 8004628:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800462a:	7bfb      	ldrb	r3, [r7, #15]
 800462c:	3301      	adds	r3, #1
 800462e:	73fb      	strb	r3, [r7, #15]
 8004630:	7bfa      	ldrb	r2, [r7, #15]
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	685b      	ldr	r3, [r3, #4]
 8004636:	429a      	cmp	r2, r3
 8004638:	d3af      	bcc.n	800459a <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800463a:	2300      	movs	r3, #0
 800463c:	73fb      	strb	r3, [r7, #15]
 800463e:	e044      	b.n	80046ca <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004640:	7bfa      	ldrb	r2, [r7, #15]
 8004642:	6879      	ldr	r1, [r7, #4]
 8004644:	4613      	mov	r3, r2
 8004646:	00db      	lsls	r3, r3, #3
 8004648:	1a9b      	subs	r3, r3, r2
 800464a:	009b      	lsls	r3, r3, #2
 800464c:	440b      	add	r3, r1
 800464e:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8004652:	2200      	movs	r2, #0
 8004654:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004656:	7bfa      	ldrb	r2, [r7, #15]
 8004658:	6879      	ldr	r1, [r7, #4]
 800465a:	4613      	mov	r3, r2
 800465c:	00db      	lsls	r3, r3, #3
 800465e:	1a9b      	subs	r3, r3, r2
 8004660:	009b      	lsls	r3, r3, #2
 8004662:	440b      	add	r3, r1
 8004664:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8004668:	7bfa      	ldrb	r2, [r7, #15]
 800466a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800466c:	7bfa      	ldrb	r2, [r7, #15]
 800466e:	6879      	ldr	r1, [r7, #4]
 8004670:	4613      	mov	r3, r2
 8004672:	00db      	lsls	r3, r3, #3
 8004674:	1a9b      	subs	r3, r3, r2
 8004676:	009b      	lsls	r3, r3, #2
 8004678:	440b      	add	r3, r1
 800467a:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800467e:	2200      	movs	r2, #0
 8004680:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004682:	7bfa      	ldrb	r2, [r7, #15]
 8004684:	6879      	ldr	r1, [r7, #4]
 8004686:	4613      	mov	r3, r2
 8004688:	00db      	lsls	r3, r3, #3
 800468a:	1a9b      	subs	r3, r3, r2
 800468c:	009b      	lsls	r3, r3, #2
 800468e:	440b      	add	r3, r1
 8004690:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8004694:	2200      	movs	r2, #0
 8004696:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004698:	7bfa      	ldrb	r2, [r7, #15]
 800469a:	6879      	ldr	r1, [r7, #4]
 800469c:	4613      	mov	r3, r2
 800469e:	00db      	lsls	r3, r3, #3
 80046a0:	1a9b      	subs	r3, r3, r2
 80046a2:	009b      	lsls	r3, r3, #2
 80046a4:	440b      	add	r3, r1
 80046a6:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80046aa:	2200      	movs	r2, #0
 80046ac:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80046ae:	7bfa      	ldrb	r2, [r7, #15]
 80046b0:	6879      	ldr	r1, [r7, #4]
 80046b2:	4613      	mov	r3, r2
 80046b4:	00db      	lsls	r3, r3, #3
 80046b6:	1a9b      	subs	r3, r3, r2
 80046b8:	009b      	lsls	r3, r3, #2
 80046ba:	440b      	add	r3, r1
 80046bc:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80046c0:	2200      	movs	r2, #0
 80046c2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80046c4:	7bfb      	ldrb	r3, [r7, #15]
 80046c6:	3301      	adds	r3, #1
 80046c8:	73fb      	strb	r3, [r7, #15]
 80046ca:	7bfa      	ldrb	r2, [r7, #15]
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	685b      	ldr	r3, [r3, #4]
 80046d0:	429a      	cmp	r2, r3
 80046d2:	d3b5      	bcc.n	8004640 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	603b      	str	r3, [r7, #0]
 80046da:	687e      	ldr	r6, [r7, #4]
 80046dc:	466d      	mov	r5, sp
 80046de:	f106 0410 	add.w	r4, r6, #16
 80046e2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80046e4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80046e6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80046e8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80046ea:	e894 0003 	ldmia.w	r4, {r0, r1}
 80046ee:	e885 0003 	stmia.w	r5, {r0, r1}
 80046f2:	1d33      	adds	r3, r6, #4
 80046f4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80046f6:	6838      	ldr	r0, [r7, #0]
 80046f8:	f005 ff80 	bl	800a5fc <USB_DevInit>
 80046fc:	4603      	mov	r3, r0
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d005      	beq.n	800470e <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2202      	movs	r2, #2
 8004706:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800470a:	2301      	movs	r3, #1
 800470c:	e014      	b.n	8004738 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	2200      	movs	r2, #0
 8004712:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2201      	movs	r2, #1
 800471a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004722:	2b01      	cmp	r3, #1
 8004724:	d102      	bne.n	800472c <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8004726:	6878      	ldr	r0, [r7, #4]
 8004728:	f001 f8be 	bl	80058a8 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	4618      	mov	r0, r3
 8004732:	f007 f800 	bl	800b736 <USB_DevDisconnect>

  return HAL_OK;
 8004736:	2300      	movs	r3, #0
}
 8004738:	4618      	mov	r0, r3
 800473a:	3714      	adds	r7, #20
 800473c:	46bd      	mov	sp, r7
 800473e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004740 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b084      	sub	sp, #16
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004754:	2b01      	cmp	r3, #1
 8004756:	d101      	bne.n	800475c <HAL_PCD_Start+0x1c>
 8004758:	2302      	movs	r3, #2
 800475a:	e020      	b.n	800479e <HAL_PCD_Start+0x5e>
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2201      	movs	r2, #1
 8004760:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004768:	2b01      	cmp	r3, #1
 800476a:	d109      	bne.n	8004780 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8004770:	2b01      	cmp	r3, #1
 8004772:	d005      	beq.n	8004780 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004778:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4618      	mov	r0, r3
 8004786:	f005 feed 	bl	800a564 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	4618      	mov	r0, r3
 8004790:	f006 ffb0 	bl	800b6f4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2200      	movs	r2, #0
 8004798:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800479c:	2300      	movs	r3, #0
}
 800479e:	4618      	mov	r0, r3
 80047a0:	3710      	adds	r7, #16
 80047a2:	46bd      	mov	sp, r7
 80047a4:	bd80      	pop	{r7, pc}

080047a6 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80047a6:	b590      	push	{r4, r7, lr}
 80047a8:	b08d      	sub	sp, #52	; 0x34
 80047aa:	af00      	add	r7, sp, #0
 80047ac:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80047b4:	6a3b      	ldr	r3, [r7, #32]
 80047b6:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	4618      	mov	r0, r3
 80047be:	f007 f86e 	bl	800b89e <USB_GetMode>
 80047c2:	4603      	mov	r3, r0
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	f040 83ca 	bne.w	8004f5e <HAL_PCD_IRQHandler+0x7b8>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	4618      	mov	r0, r3
 80047d0:	f006 ffd2 	bl	800b778 <USB_ReadInterrupts>
 80047d4:	4603      	mov	r3, r0
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	f000 83c0 	beq.w	8004f5c <HAL_PCD_IRQHandler+0x7b6>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	4618      	mov	r0, r3
 80047e2:	f006 ffc9 	bl	800b778 <USB_ReadInterrupts>
 80047e6:	4603      	mov	r3, r0
 80047e8:	f003 0302 	and.w	r3, r3, #2
 80047ec:	2b02      	cmp	r3, #2
 80047ee:	d107      	bne.n	8004800 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	695a      	ldr	r2, [r3, #20]
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f002 0202 	and.w	r2, r2, #2
 80047fe:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	4618      	mov	r0, r3
 8004806:	f006 ffb7 	bl	800b778 <USB_ReadInterrupts>
 800480a:	4603      	mov	r3, r0
 800480c:	f003 0310 	and.w	r3, r3, #16
 8004810:	2b10      	cmp	r3, #16
 8004812:	d161      	bne.n	80048d8 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	699a      	ldr	r2, [r3, #24]
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f022 0210 	bic.w	r2, r2, #16
 8004822:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8004824:	6a3b      	ldr	r3, [r7, #32]
 8004826:	6a1b      	ldr	r3, [r3, #32]
 8004828:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 800482a:	69bb      	ldr	r3, [r7, #24]
 800482c:	f003 020f 	and.w	r2, r3, #15
 8004830:	4613      	mov	r3, r2
 8004832:	00db      	lsls	r3, r3, #3
 8004834:	1a9b      	subs	r3, r3, r2
 8004836:	009b      	lsls	r3, r3, #2
 8004838:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800483c:	687a      	ldr	r2, [r7, #4]
 800483e:	4413      	add	r3, r2
 8004840:	3304      	adds	r3, #4
 8004842:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004844:	69bb      	ldr	r3, [r7, #24]
 8004846:	0c5b      	lsrs	r3, r3, #17
 8004848:	f003 030f 	and.w	r3, r3, #15
 800484c:	2b02      	cmp	r3, #2
 800484e:	d124      	bne.n	800489a <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004850:	69ba      	ldr	r2, [r7, #24]
 8004852:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8004856:	4013      	ands	r3, r2
 8004858:	2b00      	cmp	r3, #0
 800485a:	d035      	beq.n	80048c8 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800485c:	697b      	ldr	r3, [r7, #20]
 800485e:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004860:	69bb      	ldr	r3, [r7, #24]
 8004862:	091b      	lsrs	r3, r3, #4
 8004864:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004866:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800486a:	b29b      	uxth	r3, r3
 800486c:	461a      	mov	r2, r3
 800486e:	6a38      	ldr	r0, [r7, #32]
 8004870:	f006 fdee 	bl	800b450 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004874:	697b      	ldr	r3, [r7, #20]
 8004876:	68da      	ldr	r2, [r3, #12]
 8004878:	69bb      	ldr	r3, [r7, #24]
 800487a:	091b      	lsrs	r3, r3, #4
 800487c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004880:	441a      	add	r2, r3
 8004882:	697b      	ldr	r3, [r7, #20]
 8004884:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004886:	697b      	ldr	r3, [r7, #20]
 8004888:	699a      	ldr	r2, [r3, #24]
 800488a:	69bb      	ldr	r3, [r7, #24]
 800488c:	091b      	lsrs	r3, r3, #4
 800488e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004892:	441a      	add	r2, r3
 8004894:	697b      	ldr	r3, [r7, #20]
 8004896:	619a      	str	r2, [r3, #24]
 8004898:	e016      	b.n	80048c8 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 800489a:	69bb      	ldr	r3, [r7, #24]
 800489c:	0c5b      	lsrs	r3, r3, #17
 800489e:	f003 030f 	and.w	r3, r3, #15
 80048a2:	2b06      	cmp	r3, #6
 80048a4:	d110      	bne.n	80048c8 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80048ac:	2208      	movs	r2, #8
 80048ae:	4619      	mov	r1, r3
 80048b0:	6a38      	ldr	r0, [r7, #32]
 80048b2:	f006 fdcd 	bl	800b450 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80048b6:	697b      	ldr	r3, [r7, #20]
 80048b8:	699a      	ldr	r2, [r3, #24]
 80048ba:	69bb      	ldr	r3, [r7, #24]
 80048bc:	091b      	lsrs	r3, r3, #4
 80048be:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80048c2:	441a      	add	r2, r3
 80048c4:	697b      	ldr	r3, [r7, #20]
 80048c6:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	699a      	ldr	r2, [r3, #24]
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f042 0210 	orr.w	r2, r2, #16
 80048d6:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	4618      	mov	r0, r3
 80048de:	f006 ff4b 	bl	800b778 <USB_ReadInterrupts>
 80048e2:	4603      	mov	r3, r0
 80048e4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80048e8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80048ec:	d16e      	bne.n	80049cc <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 80048ee:	2300      	movs	r3, #0
 80048f0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	4618      	mov	r0, r3
 80048f8:	f006 ff51 	bl	800b79e <USB_ReadDevAllOutEpInterrupt>
 80048fc:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80048fe:	e062      	b.n	80049c6 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004900:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004902:	f003 0301 	and.w	r3, r3, #1
 8004906:	2b00      	cmp	r3, #0
 8004908:	d057      	beq.n	80049ba <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004910:	b2d2      	uxtb	r2, r2
 8004912:	4611      	mov	r1, r2
 8004914:	4618      	mov	r0, r3
 8004916:	f006 ff76 	bl	800b806 <USB_ReadDevOutEPInterrupt>
 800491a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800491c:	693b      	ldr	r3, [r7, #16]
 800491e:	f003 0301 	and.w	r3, r3, #1
 8004922:	2b00      	cmp	r3, #0
 8004924:	d00c      	beq.n	8004940 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004928:	015a      	lsls	r2, r3, #5
 800492a:	69fb      	ldr	r3, [r7, #28]
 800492c:	4413      	add	r3, r2
 800492e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004932:	461a      	mov	r2, r3
 8004934:	2301      	movs	r3, #1
 8004936:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004938:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800493a:	6878      	ldr	r0, [r7, #4]
 800493c:	f000 fe0a 	bl	8005554 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004940:	693b      	ldr	r3, [r7, #16]
 8004942:	f003 0308 	and.w	r3, r3, #8
 8004946:	2b00      	cmp	r3, #0
 8004948:	d00c      	beq.n	8004964 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800494a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800494c:	015a      	lsls	r2, r3, #5
 800494e:	69fb      	ldr	r3, [r7, #28]
 8004950:	4413      	add	r3, r2
 8004952:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004956:	461a      	mov	r2, r3
 8004958:	2308      	movs	r3, #8
 800495a:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800495c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800495e:	6878      	ldr	r0, [r7, #4]
 8004960:	f000 ff04 	bl	800576c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004964:	693b      	ldr	r3, [r7, #16]
 8004966:	f003 0310 	and.w	r3, r3, #16
 800496a:	2b00      	cmp	r3, #0
 800496c:	d008      	beq.n	8004980 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800496e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004970:	015a      	lsls	r2, r3, #5
 8004972:	69fb      	ldr	r3, [r7, #28]
 8004974:	4413      	add	r3, r2
 8004976:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800497a:	461a      	mov	r2, r3
 800497c:	2310      	movs	r3, #16
 800497e:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004980:	693b      	ldr	r3, [r7, #16]
 8004982:	f003 0320 	and.w	r3, r3, #32
 8004986:	2b00      	cmp	r3, #0
 8004988:	d008      	beq.n	800499c <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800498a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800498c:	015a      	lsls	r2, r3, #5
 800498e:	69fb      	ldr	r3, [r7, #28]
 8004990:	4413      	add	r3, r2
 8004992:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004996:	461a      	mov	r2, r3
 8004998:	2320      	movs	r3, #32
 800499a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800499c:	693b      	ldr	r3, [r7, #16]
 800499e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d009      	beq.n	80049ba <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80049a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049a8:	015a      	lsls	r2, r3, #5
 80049aa:	69fb      	ldr	r3, [r7, #28]
 80049ac:	4413      	add	r3, r2
 80049ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049b2:	461a      	mov	r2, r3
 80049b4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80049b8:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80049ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049bc:	3301      	adds	r3, #1
 80049be:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80049c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049c2:	085b      	lsrs	r3, r3, #1
 80049c4:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80049c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d199      	bne.n	8004900 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	4618      	mov	r0, r3
 80049d2:	f006 fed1 	bl	800b778 <USB_ReadInterrupts>
 80049d6:	4603      	mov	r3, r0
 80049d8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80049dc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80049e0:	f040 80c0 	bne.w	8004b64 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	4618      	mov	r0, r3
 80049ea:	f006 fef2 	bl	800b7d2 <USB_ReadDevAllInEpInterrupt>
 80049ee:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80049f0:	2300      	movs	r3, #0
 80049f2:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80049f4:	e0b2      	b.n	8004b5c <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80049f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049f8:	f003 0301 	and.w	r3, r3, #1
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	f000 80a7 	beq.w	8004b50 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a08:	b2d2      	uxtb	r2, r2
 8004a0a:	4611      	mov	r1, r2
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	f006 ff18 	bl	800b842 <USB_ReadDevInEPInterrupt>
 8004a12:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004a14:	693b      	ldr	r3, [r7, #16]
 8004a16:	f003 0301 	and.w	r3, r3, #1
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d057      	beq.n	8004ace <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a20:	f003 030f 	and.w	r3, r3, #15
 8004a24:	2201      	movs	r2, #1
 8004a26:	fa02 f303 	lsl.w	r3, r2, r3
 8004a2a:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004a2c:	69fb      	ldr	r3, [r7, #28]
 8004a2e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a32:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	43db      	mvns	r3, r3
 8004a38:	69f9      	ldr	r1, [r7, #28]
 8004a3a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004a3e:	4013      	ands	r3, r2
 8004a40:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004a42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a44:	015a      	lsls	r2, r3, #5
 8004a46:	69fb      	ldr	r3, [r7, #28]
 8004a48:	4413      	add	r3, r2
 8004a4a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a4e:	461a      	mov	r2, r3
 8004a50:	2301      	movs	r3, #1
 8004a52:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	691b      	ldr	r3, [r3, #16]
 8004a58:	2b01      	cmp	r3, #1
 8004a5a:	d132      	bne.n	8004ac2 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004a5c:	6879      	ldr	r1, [r7, #4]
 8004a5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a60:	4613      	mov	r3, r2
 8004a62:	00db      	lsls	r3, r3, #3
 8004a64:	1a9b      	subs	r3, r3, r2
 8004a66:	009b      	lsls	r3, r3, #2
 8004a68:	440b      	add	r3, r1
 8004a6a:	3348      	adds	r3, #72	; 0x48
 8004a6c:	6819      	ldr	r1, [r3, #0]
 8004a6e:	6878      	ldr	r0, [r7, #4]
 8004a70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a72:	4613      	mov	r3, r2
 8004a74:	00db      	lsls	r3, r3, #3
 8004a76:	1a9b      	subs	r3, r3, r2
 8004a78:	009b      	lsls	r3, r3, #2
 8004a7a:	4403      	add	r3, r0
 8004a7c:	3344      	adds	r3, #68	; 0x44
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	4419      	add	r1, r3
 8004a82:	6878      	ldr	r0, [r7, #4]
 8004a84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a86:	4613      	mov	r3, r2
 8004a88:	00db      	lsls	r3, r3, #3
 8004a8a:	1a9b      	subs	r3, r3, r2
 8004a8c:	009b      	lsls	r3, r3, #2
 8004a8e:	4403      	add	r3, r0
 8004a90:	3348      	adds	r3, #72	; 0x48
 8004a92:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8004a94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d113      	bne.n	8004ac2 <HAL_PCD_IRQHandler+0x31c>
 8004a9a:	6879      	ldr	r1, [r7, #4]
 8004a9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a9e:	4613      	mov	r3, r2
 8004aa0:	00db      	lsls	r3, r3, #3
 8004aa2:	1a9b      	subs	r3, r3, r2
 8004aa4:	009b      	lsls	r3, r3, #2
 8004aa6:	440b      	add	r3, r1
 8004aa8:	3350      	adds	r3, #80	; 0x50
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d108      	bne.n	8004ac2 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6818      	ldr	r0, [r3, #0]
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004aba:	461a      	mov	r2, r3
 8004abc:	2101      	movs	r1, #1
 8004abe:	f006 ff21 	bl	800b904 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ac4:	b2db      	uxtb	r3, r3
 8004ac6:	4619      	mov	r1, r3
 8004ac8:	6878      	ldr	r0, [r7, #4]
 8004aca:	f00a fae4 	bl	800f096 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004ace:	693b      	ldr	r3, [r7, #16]
 8004ad0:	f003 0308 	and.w	r3, r3, #8
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d008      	beq.n	8004aea <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004ad8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ada:	015a      	lsls	r2, r3, #5
 8004adc:	69fb      	ldr	r3, [r7, #28]
 8004ade:	4413      	add	r3, r2
 8004ae0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ae4:	461a      	mov	r2, r3
 8004ae6:	2308      	movs	r3, #8
 8004ae8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004aea:	693b      	ldr	r3, [r7, #16]
 8004aec:	f003 0310 	and.w	r3, r3, #16
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d008      	beq.n	8004b06 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004af6:	015a      	lsls	r2, r3, #5
 8004af8:	69fb      	ldr	r3, [r7, #28]
 8004afa:	4413      	add	r3, r2
 8004afc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b00:	461a      	mov	r2, r3
 8004b02:	2310      	movs	r3, #16
 8004b04:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004b06:	693b      	ldr	r3, [r7, #16]
 8004b08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d008      	beq.n	8004b22 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b12:	015a      	lsls	r2, r3, #5
 8004b14:	69fb      	ldr	r3, [r7, #28]
 8004b16:	4413      	add	r3, r2
 8004b18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b1c:	461a      	mov	r2, r3
 8004b1e:	2340      	movs	r3, #64	; 0x40
 8004b20:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004b22:	693b      	ldr	r3, [r7, #16]
 8004b24:	f003 0302 	and.w	r3, r3, #2
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d008      	beq.n	8004b3e <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004b2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b2e:	015a      	lsls	r2, r3, #5
 8004b30:	69fb      	ldr	r3, [r7, #28]
 8004b32:	4413      	add	r3, r2
 8004b34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b38:	461a      	mov	r2, r3
 8004b3a:	2302      	movs	r3, #2
 8004b3c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004b3e:	693b      	ldr	r3, [r7, #16]
 8004b40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d003      	beq.n	8004b50 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004b48:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004b4a:	6878      	ldr	r0, [r7, #4]
 8004b4c:	f000 fc75 	bl	800543a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004b50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b52:	3301      	adds	r3, #1
 8004b54:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8004b56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b58:	085b      	lsrs	r3, r3, #1
 8004b5a:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8004b5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	f47f af49 	bne.w	80049f6 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	4618      	mov	r0, r3
 8004b6a:	f006 fe05 	bl	800b778 <USB_ReadInterrupts>
 8004b6e:	4603      	mov	r3, r0
 8004b70:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004b74:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004b78:	d122      	bne.n	8004bc0 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004b7a:	69fb      	ldr	r3, [r7, #28]
 8004b7c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004b80:	685b      	ldr	r3, [r3, #4]
 8004b82:	69fa      	ldr	r2, [r7, #28]
 8004b84:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004b88:	f023 0301 	bic.w	r3, r3, #1
 8004b8c:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8004b94:	2b01      	cmp	r3, #1
 8004b96:	d108      	bne.n	8004baa <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004ba0:	2100      	movs	r1, #0
 8004ba2:	6878      	ldr	r0, [r7, #4]
 8004ba4:	f000 fea4 	bl	80058f0 <HAL_PCDEx_LPM_Callback>
 8004ba8:	e002      	b.n	8004bb0 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004baa:	6878      	ldr	r0, [r7, #4]
 8004bac:	f00a faea 	bl	800f184 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	695a      	ldr	r2, [r3, #20]
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8004bbe:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	f006 fdd7 	bl	800b778 <USB_ReadInterrupts>
 8004bca:	4603      	mov	r3, r0
 8004bcc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004bd0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004bd4:	d112      	bne.n	8004bfc <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004bd6:	69fb      	ldr	r3, [r7, #28]
 8004bd8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004bdc:	689b      	ldr	r3, [r3, #8]
 8004bde:	f003 0301 	and.w	r3, r3, #1
 8004be2:	2b01      	cmp	r3, #1
 8004be4:	d102      	bne.n	8004bec <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004be6:	6878      	ldr	r0, [r7, #4]
 8004be8:	f00a faa6 	bl	800f138 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	695a      	ldr	r2, [r3, #20]
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8004bfa:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	4618      	mov	r0, r3
 8004c02:	f006 fdb9 	bl	800b778 <USB_ReadInterrupts>
 8004c06:	4603      	mov	r3, r0
 8004c08:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004c0c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004c10:	d121      	bne.n	8004c56 <HAL_PCD_IRQHandler+0x4b0>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	695a      	ldr	r2, [r3, #20]
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8004c20:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d111      	bne.n	8004c50 <HAL_PCD_IRQHandler+0x4aa>
      {
        hpcd->LPM_State = LPM_L1;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2201      	movs	r2, #1
 8004c30:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c3a:	089b      	lsrs	r3, r3, #2
 8004c3c:	f003 020f 	and.w	r2, r3, #15
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	f8c3 23f8 	str.w	r2, [r3, #1016]	; 0x3f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8004c46:	2101      	movs	r1, #1
 8004c48:	6878      	ldr	r0, [r7, #4]
 8004c4a:	f000 fe51 	bl	80058f0 <HAL_PCDEx_LPM_Callback>
 8004c4e:	e002      	b.n	8004c56 <HAL_PCD_IRQHandler+0x4b0>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004c50:	6878      	ldr	r0, [r7, #4]
 8004c52:	f00a fa71 	bl	800f138 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	f006 fd8c 	bl	800b778 <USB_ReadInterrupts>
 8004c60:	4603      	mov	r3, r0
 8004c62:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004c66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c6a:	f040 80c7 	bne.w	8004dfc <HAL_PCD_IRQHandler+0x656>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004c6e:	69fb      	ldr	r3, [r7, #28]
 8004c70:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c74:	685b      	ldr	r3, [r3, #4]
 8004c76:	69fa      	ldr	r2, [r7, #28]
 8004c78:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004c7c:	f023 0301 	bic.w	r3, r3, #1
 8004c80:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	2110      	movs	r1, #16
 8004c88:	4618      	mov	r0, r3
 8004c8a:	f005 fe15 	bl	800a8b8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004c8e:	2300      	movs	r3, #0
 8004c90:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004c92:	e056      	b.n	8004d42 <HAL_PCD_IRQHandler+0x59c>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004c94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c96:	015a      	lsls	r2, r3, #5
 8004c98:	69fb      	ldr	r3, [r7, #28]
 8004c9a:	4413      	add	r3, r2
 8004c9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ca0:	461a      	mov	r2, r3
 8004ca2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004ca6:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004ca8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004caa:	015a      	lsls	r2, r3, #5
 8004cac:	69fb      	ldr	r3, [r7, #28]
 8004cae:	4413      	add	r3, r2
 8004cb0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004cb8:	0151      	lsls	r1, r2, #5
 8004cba:	69fa      	ldr	r2, [r7, #28]
 8004cbc:	440a      	add	r2, r1
 8004cbe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004cc2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004cc6:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8004cc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cca:	015a      	lsls	r2, r3, #5
 8004ccc:	69fb      	ldr	r3, [r7, #28]
 8004cce:	4413      	add	r3, r2
 8004cd0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004cd8:	0151      	lsls	r1, r2, #5
 8004cda:	69fa      	ldr	r2, [r7, #28]
 8004cdc:	440a      	add	r2, r1
 8004cde:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004ce2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004ce6:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004ce8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cea:	015a      	lsls	r2, r3, #5
 8004cec:	69fb      	ldr	r3, [r7, #28]
 8004cee:	4413      	add	r3, r2
 8004cf0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004cf4:	461a      	mov	r2, r3
 8004cf6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004cfa:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004cfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cfe:	015a      	lsls	r2, r3, #5
 8004d00:	69fb      	ldr	r3, [r7, #28]
 8004d02:	4413      	add	r3, r2
 8004d04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004d0c:	0151      	lsls	r1, r2, #5
 8004d0e:	69fa      	ldr	r2, [r7, #28]
 8004d10:	440a      	add	r2, r1
 8004d12:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004d16:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004d1a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004d1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d1e:	015a      	lsls	r2, r3, #5
 8004d20:	69fb      	ldr	r3, [r7, #28]
 8004d22:	4413      	add	r3, r2
 8004d24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004d2c:	0151      	lsls	r1, r2, #5
 8004d2e:	69fa      	ldr	r2, [r7, #28]
 8004d30:	440a      	add	r2, r1
 8004d32:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004d36:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004d3a:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004d3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d3e:	3301      	adds	r3, #1
 8004d40:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	685b      	ldr	r3, [r3, #4]
 8004d46:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004d48:	429a      	cmp	r2, r3
 8004d4a:	d3a3      	bcc.n	8004c94 <HAL_PCD_IRQHandler+0x4ee>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004d4c:	69fb      	ldr	r3, [r7, #28]
 8004d4e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d52:	69db      	ldr	r3, [r3, #28]
 8004d54:	69fa      	ldr	r2, [r7, #28]
 8004d56:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004d5a:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8004d5e:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d016      	beq.n	8004d96 <HAL_PCD_IRQHandler+0x5f0>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004d68:	69fb      	ldr	r3, [r7, #28]
 8004d6a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d6e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004d72:	69fa      	ldr	r2, [r7, #28]
 8004d74:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004d78:	f043 030b 	orr.w	r3, r3, #11
 8004d7c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004d80:	69fb      	ldr	r3, [r7, #28]
 8004d82:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d88:	69fa      	ldr	r2, [r7, #28]
 8004d8a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004d8e:	f043 030b 	orr.w	r3, r3, #11
 8004d92:	6453      	str	r3, [r2, #68]	; 0x44
 8004d94:	e015      	b.n	8004dc2 <HAL_PCD_IRQHandler+0x61c>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004d96:	69fb      	ldr	r3, [r7, #28]
 8004d98:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d9c:	695a      	ldr	r2, [r3, #20]
 8004d9e:	69fb      	ldr	r3, [r7, #28]
 8004da0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004da4:	4619      	mov	r1, r3
 8004da6:	f242 032b 	movw	r3, #8235	; 0x202b
 8004daa:	4313      	orrs	r3, r2
 8004dac:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004dae:	69fb      	ldr	r3, [r7, #28]
 8004db0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004db4:	691b      	ldr	r3, [r3, #16]
 8004db6:	69fa      	ldr	r2, [r7, #28]
 8004db8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004dbc:	f043 030b 	orr.w	r3, r3, #11
 8004dc0:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004dc2:	69fb      	ldr	r3, [r7, #28]
 8004dc4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	69fa      	ldr	r2, [r7, #28]
 8004dcc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004dd0:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8004dd4:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6818      	ldr	r0, [r3, #0]
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	691b      	ldr	r3, [r3, #16]
 8004dde:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004de6:	461a      	mov	r2, r3
 8004de8:	f006 fd8c 	bl	800b904 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	695a      	ldr	r2, [r3, #20]
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8004dfa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	4618      	mov	r0, r3
 8004e02:	f006 fcb9 	bl	800b778 <USB_ReadInterrupts>
 8004e06:	4603      	mov	r3, r0
 8004e08:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004e0c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e10:	d124      	bne.n	8004e5c <HAL_PCD_IRQHandler+0x6b6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	4618      	mov	r0, r3
 8004e18:	f006 fd50 	bl	800b8bc <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	4618      	mov	r0, r3
 8004e22:	f005 fdaa 	bl	800a97a <USB_GetDevSpeed>
 8004e26:	4603      	mov	r3, r0
 8004e28:	461a      	mov	r2, r3
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681c      	ldr	r4, [r3, #0]
 8004e32:	f002 f937 	bl	80070a4 <HAL_RCC_GetHCLKFreq>
 8004e36:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004e3c:	b2db      	uxtb	r3, r3
 8004e3e:	461a      	mov	r2, r3
 8004e40:	4620      	mov	r0, r4
 8004e42:	f005 faed 	bl	800a420 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004e46:	6878      	ldr	r0, [r7, #4]
 8004e48:	f00a f94d 	bl	800f0e6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	695a      	ldr	r2, [r3, #20]
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8004e5a:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	4618      	mov	r0, r3
 8004e62:	f006 fc89 	bl	800b778 <USB_ReadInterrupts>
 8004e66:	4603      	mov	r3, r0
 8004e68:	f003 0308 	and.w	r3, r3, #8
 8004e6c:	2b08      	cmp	r3, #8
 8004e6e:	d10a      	bne.n	8004e86 <HAL_PCD_IRQHandler+0x6e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004e70:	6878      	ldr	r0, [r7, #4]
 8004e72:	f00a f92a 	bl	800f0ca <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	695a      	ldr	r2, [r3, #20]
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f002 0208 	and.w	r2, r2, #8
 8004e84:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	f006 fc74 	bl	800b778 <USB_ReadInterrupts>
 8004e90:	4603      	mov	r3, r0
 8004e92:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004e96:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004e9a:	d10f      	bne.n	8004ebc <HAL_PCD_IRQHandler+0x716>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004ea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ea2:	b2db      	uxtb	r3, r3
 8004ea4:	4619      	mov	r1, r3
 8004ea6:	6878      	ldr	r0, [r7, #4]
 8004ea8:	f00a f98c 	bl	800f1c4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	695a      	ldr	r2, [r3, #20]
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8004eba:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	f006 fc59 	bl	800b778 <USB_ReadInterrupts>
 8004ec6:	4603      	mov	r3, r0
 8004ec8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004ecc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004ed0:	d10f      	bne.n	8004ef2 <HAL_PCD_IRQHandler+0x74c>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004ed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ed8:	b2db      	uxtb	r3, r3
 8004eda:	4619      	mov	r1, r3
 8004edc:	6878      	ldr	r0, [r7, #4]
 8004ede:	f00a f95f 	bl	800f1a0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	695a      	ldr	r2, [r3, #20]
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8004ef0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	f006 fc3e 	bl	800b778 <USB_ReadInterrupts>
 8004efc:	4603      	mov	r3, r0
 8004efe:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004f02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f06:	d10a      	bne.n	8004f1e <HAL_PCD_IRQHandler+0x778>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004f08:	6878      	ldr	r0, [r7, #4]
 8004f0a:	f00a f96d 	bl	800f1e8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	695a      	ldr	r2, [r3, #20]
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004f1c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	4618      	mov	r0, r3
 8004f24:	f006 fc28 	bl	800b778 <USB_ReadInterrupts>
 8004f28:	4603      	mov	r3, r0
 8004f2a:	f003 0304 	and.w	r3, r3, #4
 8004f2e:	2b04      	cmp	r3, #4
 8004f30:	d115      	bne.n	8004f5e <HAL_PCD_IRQHandler+0x7b8>
    {
      temp = hpcd->Instance->GOTGINT;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	685b      	ldr	r3, [r3, #4]
 8004f38:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004f3a:	69bb      	ldr	r3, [r7, #24]
 8004f3c:	f003 0304 	and.w	r3, r3, #4
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d002      	beq.n	8004f4a <HAL_PCD_IRQHandler+0x7a4>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004f44:	6878      	ldr	r0, [r7, #4]
 8004f46:	f00a f95d 	bl	800f204 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	6859      	ldr	r1, [r3, #4]
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	69ba      	ldr	r2, [r7, #24]
 8004f56:	430a      	orrs	r2, r1
 8004f58:	605a      	str	r2, [r3, #4]
 8004f5a:	e000      	b.n	8004f5e <HAL_PCD_IRQHandler+0x7b8>
      return;
 8004f5c:	bf00      	nop
    }
  }
}
 8004f5e:	3734      	adds	r7, #52	; 0x34
 8004f60:	46bd      	mov	sp, r7
 8004f62:	bd90      	pop	{r4, r7, pc}

08004f64 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b082      	sub	sp, #8
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
 8004f6c:	460b      	mov	r3, r1
 8004f6e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004f76:	2b01      	cmp	r3, #1
 8004f78:	d101      	bne.n	8004f7e <HAL_PCD_SetAddress+0x1a>
 8004f7a:	2302      	movs	r3, #2
 8004f7c:	e013      	b.n	8004fa6 <HAL_PCD_SetAddress+0x42>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	2201      	movs	r2, #1
 8004f82:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	78fa      	ldrb	r2, [r7, #3]
 8004f8a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	78fa      	ldrb	r2, [r7, #3]
 8004f94:	4611      	mov	r1, r2
 8004f96:	4618      	mov	r0, r3
 8004f98:	f006 fb86 	bl	800b6a8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004fa4:	2300      	movs	r3, #0
}
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	3708      	adds	r7, #8
 8004faa:	46bd      	mov	sp, r7
 8004fac:	bd80      	pop	{r7, pc}

08004fae <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004fae:	b580      	push	{r7, lr}
 8004fb0:	b084      	sub	sp, #16
 8004fb2:	af00      	add	r7, sp, #0
 8004fb4:	6078      	str	r0, [r7, #4]
 8004fb6:	4608      	mov	r0, r1
 8004fb8:	4611      	mov	r1, r2
 8004fba:	461a      	mov	r2, r3
 8004fbc:	4603      	mov	r3, r0
 8004fbe:	70fb      	strb	r3, [r7, #3]
 8004fc0:	460b      	mov	r3, r1
 8004fc2:	803b      	strh	r3, [r7, #0]
 8004fc4:	4613      	mov	r3, r2
 8004fc6:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004fc8:	2300      	movs	r3, #0
 8004fca:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004fcc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	da0f      	bge.n	8004ff4 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004fd4:	78fb      	ldrb	r3, [r7, #3]
 8004fd6:	f003 020f 	and.w	r2, r3, #15
 8004fda:	4613      	mov	r3, r2
 8004fdc:	00db      	lsls	r3, r3, #3
 8004fde:	1a9b      	subs	r3, r3, r2
 8004fe0:	009b      	lsls	r3, r3, #2
 8004fe2:	3338      	adds	r3, #56	; 0x38
 8004fe4:	687a      	ldr	r2, [r7, #4]
 8004fe6:	4413      	add	r3, r2
 8004fe8:	3304      	adds	r3, #4
 8004fea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	2201      	movs	r2, #1
 8004ff0:	705a      	strb	r2, [r3, #1]
 8004ff2:	e00f      	b.n	8005014 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004ff4:	78fb      	ldrb	r3, [r7, #3]
 8004ff6:	f003 020f 	and.w	r2, r3, #15
 8004ffa:	4613      	mov	r3, r2
 8004ffc:	00db      	lsls	r3, r3, #3
 8004ffe:	1a9b      	subs	r3, r3, r2
 8005000:	009b      	lsls	r3, r3, #2
 8005002:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005006:	687a      	ldr	r2, [r7, #4]
 8005008:	4413      	add	r3, r2
 800500a:	3304      	adds	r3, #4
 800500c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	2200      	movs	r2, #0
 8005012:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005014:	78fb      	ldrb	r3, [r7, #3]
 8005016:	f003 030f 	and.w	r3, r3, #15
 800501a:	b2da      	uxtb	r2, r3
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8005020:	883a      	ldrh	r2, [r7, #0]
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	78ba      	ldrb	r2, [r7, #2]
 800502a:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	785b      	ldrb	r3, [r3, #1]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d004      	beq.n	800503e <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	781b      	ldrb	r3, [r3, #0]
 8005038:	b29a      	uxth	r2, r3
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800503e:	78bb      	ldrb	r3, [r7, #2]
 8005040:	2b02      	cmp	r3, #2
 8005042:	d102      	bne.n	800504a <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	2200      	movs	r2, #0
 8005048:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005050:	2b01      	cmp	r3, #1
 8005052:	d101      	bne.n	8005058 <HAL_PCD_EP_Open+0xaa>
 8005054:	2302      	movs	r3, #2
 8005056:	e00e      	b.n	8005076 <HAL_PCD_EP_Open+0xc8>
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2201      	movs	r2, #1
 800505c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	68f9      	ldr	r1, [r7, #12]
 8005066:	4618      	mov	r0, r3
 8005068:	f005 fcac 	bl	800a9c4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2200      	movs	r2, #0
 8005070:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8005074:	7afb      	ldrb	r3, [r7, #11]
}
 8005076:	4618      	mov	r0, r3
 8005078:	3710      	adds	r7, #16
 800507a:	46bd      	mov	sp, r7
 800507c:	bd80      	pop	{r7, pc}

0800507e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800507e:	b580      	push	{r7, lr}
 8005080:	b084      	sub	sp, #16
 8005082:	af00      	add	r7, sp, #0
 8005084:	6078      	str	r0, [r7, #4]
 8005086:	460b      	mov	r3, r1
 8005088:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800508a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800508e:	2b00      	cmp	r3, #0
 8005090:	da0f      	bge.n	80050b2 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005092:	78fb      	ldrb	r3, [r7, #3]
 8005094:	f003 020f 	and.w	r2, r3, #15
 8005098:	4613      	mov	r3, r2
 800509a:	00db      	lsls	r3, r3, #3
 800509c:	1a9b      	subs	r3, r3, r2
 800509e:	009b      	lsls	r3, r3, #2
 80050a0:	3338      	adds	r3, #56	; 0x38
 80050a2:	687a      	ldr	r2, [r7, #4]
 80050a4:	4413      	add	r3, r2
 80050a6:	3304      	adds	r3, #4
 80050a8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	2201      	movs	r2, #1
 80050ae:	705a      	strb	r2, [r3, #1]
 80050b0:	e00f      	b.n	80050d2 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80050b2:	78fb      	ldrb	r3, [r7, #3]
 80050b4:	f003 020f 	and.w	r2, r3, #15
 80050b8:	4613      	mov	r3, r2
 80050ba:	00db      	lsls	r3, r3, #3
 80050bc:	1a9b      	subs	r3, r3, r2
 80050be:	009b      	lsls	r3, r3, #2
 80050c0:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80050c4:	687a      	ldr	r2, [r7, #4]
 80050c6:	4413      	add	r3, r2
 80050c8:	3304      	adds	r3, #4
 80050ca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	2200      	movs	r2, #0
 80050d0:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80050d2:	78fb      	ldrb	r3, [r7, #3]
 80050d4:	f003 030f 	and.w	r3, r3, #15
 80050d8:	b2da      	uxtb	r2, r3
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80050e4:	2b01      	cmp	r3, #1
 80050e6:	d101      	bne.n	80050ec <HAL_PCD_EP_Close+0x6e>
 80050e8:	2302      	movs	r3, #2
 80050ea:	e00e      	b.n	800510a <HAL_PCD_EP_Close+0x8c>
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2201      	movs	r2, #1
 80050f0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	68f9      	ldr	r1, [r7, #12]
 80050fa:	4618      	mov	r0, r3
 80050fc:	f005 fcea 	bl	800aad4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2200      	movs	r2, #0
 8005104:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8005108:	2300      	movs	r3, #0
}
 800510a:	4618      	mov	r0, r3
 800510c:	3710      	adds	r7, #16
 800510e:	46bd      	mov	sp, r7
 8005110:	bd80      	pop	{r7, pc}

08005112 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005112:	b580      	push	{r7, lr}
 8005114:	b086      	sub	sp, #24
 8005116:	af00      	add	r7, sp, #0
 8005118:	60f8      	str	r0, [r7, #12]
 800511a:	607a      	str	r2, [r7, #4]
 800511c:	603b      	str	r3, [r7, #0]
 800511e:	460b      	mov	r3, r1
 8005120:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005122:	7afb      	ldrb	r3, [r7, #11]
 8005124:	f003 020f 	and.w	r2, r3, #15
 8005128:	4613      	mov	r3, r2
 800512a:	00db      	lsls	r3, r3, #3
 800512c:	1a9b      	subs	r3, r3, r2
 800512e:	009b      	lsls	r3, r3, #2
 8005130:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005134:	68fa      	ldr	r2, [r7, #12]
 8005136:	4413      	add	r3, r2
 8005138:	3304      	adds	r3, #4
 800513a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800513c:	697b      	ldr	r3, [r7, #20]
 800513e:	687a      	ldr	r2, [r7, #4]
 8005140:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005142:	697b      	ldr	r3, [r7, #20]
 8005144:	683a      	ldr	r2, [r7, #0]
 8005146:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8005148:	697b      	ldr	r3, [r7, #20]
 800514a:	2200      	movs	r2, #0
 800514c:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 800514e:	697b      	ldr	r3, [r7, #20]
 8005150:	2200      	movs	r2, #0
 8005152:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005154:	7afb      	ldrb	r3, [r7, #11]
 8005156:	f003 030f 	and.w	r3, r3, #15
 800515a:	b2da      	uxtb	r2, r3
 800515c:	697b      	ldr	r3, [r7, #20]
 800515e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	691b      	ldr	r3, [r3, #16]
 8005164:	2b01      	cmp	r3, #1
 8005166:	d102      	bne.n	800516e <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005168:	687a      	ldr	r2, [r7, #4]
 800516a:	697b      	ldr	r3, [r7, #20]
 800516c:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800516e:	7afb      	ldrb	r3, [r7, #11]
 8005170:	f003 030f 	and.w	r3, r3, #15
 8005174:	2b00      	cmp	r3, #0
 8005176:	d109      	bne.n	800518c <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	6818      	ldr	r0, [r3, #0]
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	691b      	ldr	r3, [r3, #16]
 8005180:	b2db      	uxtb	r3, r3
 8005182:	461a      	mov	r2, r3
 8005184:	6979      	ldr	r1, [r7, #20]
 8005186:	f005 ffcd 	bl	800b124 <USB_EP0StartXfer>
 800518a:	e008      	b.n	800519e <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	6818      	ldr	r0, [r3, #0]
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	691b      	ldr	r3, [r3, #16]
 8005194:	b2db      	uxtb	r3, r3
 8005196:	461a      	mov	r2, r3
 8005198:	6979      	ldr	r1, [r7, #20]
 800519a:	f005 fd77 	bl	800ac8c <USB_EPStartXfer>
  }

  return HAL_OK;
 800519e:	2300      	movs	r3, #0
}
 80051a0:	4618      	mov	r0, r3
 80051a2:	3718      	adds	r7, #24
 80051a4:	46bd      	mov	sp, r7
 80051a6:	bd80      	pop	{r7, pc}

080051a8 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80051a8:	b480      	push	{r7}
 80051aa:	b083      	sub	sp, #12
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
 80051b0:	460b      	mov	r3, r1
 80051b2:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80051b4:	78fb      	ldrb	r3, [r7, #3]
 80051b6:	f003 020f 	and.w	r2, r3, #15
 80051ba:	6879      	ldr	r1, [r7, #4]
 80051bc:	4613      	mov	r3, r2
 80051be:	00db      	lsls	r3, r3, #3
 80051c0:	1a9b      	subs	r3, r3, r2
 80051c2:	009b      	lsls	r3, r3, #2
 80051c4:	440b      	add	r3, r1
 80051c6:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80051ca:	681b      	ldr	r3, [r3, #0]
}
 80051cc:	4618      	mov	r0, r3
 80051ce:	370c      	adds	r7, #12
 80051d0:	46bd      	mov	sp, r7
 80051d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d6:	4770      	bx	lr

080051d8 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b086      	sub	sp, #24
 80051dc:	af00      	add	r7, sp, #0
 80051de:	60f8      	str	r0, [r7, #12]
 80051e0:	607a      	str	r2, [r7, #4]
 80051e2:	603b      	str	r3, [r7, #0]
 80051e4:	460b      	mov	r3, r1
 80051e6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80051e8:	7afb      	ldrb	r3, [r7, #11]
 80051ea:	f003 020f 	and.w	r2, r3, #15
 80051ee:	4613      	mov	r3, r2
 80051f0:	00db      	lsls	r3, r3, #3
 80051f2:	1a9b      	subs	r3, r3, r2
 80051f4:	009b      	lsls	r3, r3, #2
 80051f6:	3338      	adds	r3, #56	; 0x38
 80051f8:	68fa      	ldr	r2, [r7, #12]
 80051fa:	4413      	add	r3, r2
 80051fc:	3304      	adds	r3, #4
 80051fe:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005200:	697b      	ldr	r3, [r7, #20]
 8005202:	687a      	ldr	r2, [r7, #4]
 8005204:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005206:	697b      	ldr	r3, [r7, #20]
 8005208:	683a      	ldr	r2, [r7, #0]
 800520a:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800520c:	697b      	ldr	r3, [r7, #20]
 800520e:	2200      	movs	r2, #0
 8005210:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8005212:	697b      	ldr	r3, [r7, #20]
 8005214:	2201      	movs	r2, #1
 8005216:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005218:	7afb      	ldrb	r3, [r7, #11]
 800521a:	f003 030f 	and.w	r3, r3, #15
 800521e:	b2da      	uxtb	r2, r3
 8005220:	697b      	ldr	r3, [r7, #20]
 8005222:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	691b      	ldr	r3, [r3, #16]
 8005228:	2b01      	cmp	r3, #1
 800522a:	d102      	bne.n	8005232 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800522c:	687a      	ldr	r2, [r7, #4]
 800522e:	697b      	ldr	r3, [r7, #20]
 8005230:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005232:	7afb      	ldrb	r3, [r7, #11]
 8005234:	f003 030f 	and.w	r3, r3, #15
 8005238:	2b00      	cmp	r3, #0
 800523a:	d109      	bne.n	8005250 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	6818      	ldr	r0, [r3, #0]
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	691b      	ldr	r3, [r3, #16]
 8005244:	b2db      	uxtb	r3, r3
 8005246:	461a      	mov	r2, r3
 8005248:	6979      	ldr	r1, [r7, #20]
 800524a:	f005 ff6b 	bl	800b124 <USB_EP0StartXfer>
 800524e:	e008      	b.n	8005262 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	6818      	ldr	r0, [r3, #0]
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	691b      	ldr	r3, [r3, #16]
 8005258:	b2db      	uxtb	r3, r3
 800525a:	461a      	mov	r2, r3
 800525c:	6979      	ldr	r1, [r7, #20]
 800525e:	f005 fd15 	bl	800ac8c <USB_EPStartXfer>
  }

  return HAL_OK;
 8005262:	2300      	movs	r3, #0
}
 8005264:	4618      	mov	r0, r3
 8005266:	3718      	adds	r7, #24
 8005268:	46bd      	mov	sp, r7
 800526a:	bd80      	pop	{r7, pc}

0800526c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800526c:	b580      	push	{r7, lr}
 800526e:	b084      	sub	sp, #16
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
 8005274:	460b      	mov	r3, r1
 8005276:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005278:	78fb      	ldrb	r3, [r7, #3]
 800527a:	f003 020f 	and.w	r2, r3, #15
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	685b      	ldr	r3, [r3, #4]
 8005282:	429a      	cmp	r2, r3
 8005284:	d901      	bls.n	800528a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005286:	2301      	movs	r3, #1
 8005288:	e050      	b.n	800532c <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800528a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800528e:	2b00      	cmp	r3, #0
 8005290:	da0f      	bge.n	80052b2 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005292:	78fb      	ldrb	r3, [r7, #3]
 8005294:	f003 020f 	and.w	r2, r3, #15
 8005298:	4613      	mov	r3, r2
 800529a:	00db      	lsls	r3, r3, #3
 800529c:	1a9b      	subs	r3, r3, r2
 800529e:	009b      	lsls	r3, r3, #2
 80052a0:	3338      	adds	r3, #56	; 0x38
 80052a2:	687a      	ldr	r2, [r7, #4]
 80052a4:	4413      	add	r3, r2
 80052a6:	3304      	adds	r3, #4
 80052a8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	2201      	movs	r2, #1
 80052ae:	705a      	strb	r2, [r3, #1]
 80052b0:	e00d      	b.n	80052ce <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80052b2:	78fa      	ldrb	r2, [r7, #3]
 80052b4:	4613      	mov	r3, r2
 80052b6:	00db      	lsls	r3, r3, #3
 80052b8:	1a9b      	subs	r3, r3, r2
 80052ba:	009b      	lsls	r3, r3, #2
 80052bc:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80052c0:	687a      	ldr	r2, [r7, #4]
 80052c2:	4413      	add	r3, r2
 80052c4:	3304      	adds	r3, #4
 80052c6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	2200      	movs	r2, #0
 80052cc:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	2201      	movs	r2, #1
 80052d2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80052d4:	78fb      	ldrb	r3, [r7, #3]
 80052d6:	f003 030f 	and.w	r3, r3, #15
 80052da:	b2da      	uxtb	r2, r3
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80052e6:	2b01      	cmp	r3, #1
 80052e8:	d101      	bne.n	80052ee <HAL_PCD_EP_SetStall+0x82>
 80052ea:	2302      	movs	r3, #2
 80052ec:	e01e      	b.n	800532c <HAL_PCD_EP_SetStall+0xc0>
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	2201      	movs	r2, #1
 80052f2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	68f9      	ldr	r1, [r7, #12]
 80052fc:	4618      	mov	r0, r3
 80052fe:	f006 f8ff 	bl	800b500 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005302:	78fb      	ldrb	r3, [r7, #3]
 8005304:	f003 030f 	and.w	r3, r3, #15
 8005308:	2b00      	cmp	r3, #0
 800530a:	d10a      	bne.n	8005322 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	6818      	ldr	r0, [r3, #0]
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	691b      	ldr	r3, [r3, #16]
 8005314:	b2d9      	uxtb	r1, r3
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800531c:	461a      	mov	r2, r3
 800531e:	f006 faf1 	bl	800b904 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	2200      	movs	r2, #0
 8005326:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800532a:	2300      	movs	r3, #0
}
 800532c:	4618      	mov	r0, r3
 800532e:	3710      	adds	r7, #16
 8005330:	46bd      	mov	sp, r7
 8005332:	bd80      	pop	{r7, pc}

08005334 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b084      	sub	sp, #16
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
 800533c:	460b      	mov	r3, r1
 800533e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005340:	78fb      	ldrb	r3, [r7, #3]
 8005342:	f003 020f 	and.w	r2, r3, #15
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	685b      	ldr	r3, [r3, #4]
 800534a:	429a      	cmp	r2, r3
 800534c:	d901      	bls.n	8005352 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800534e:	2301      	movs	r3, #1
 8005350:	e042      	b.n	80053d8 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005352:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005356:	2b00      	cmp	r3, #0
 8005358:	da0f      	bge.n	800537a <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800535a:	78fb      	ldrb	r3, [r7, #3]
 800535c:	f003 020f 	and.w	r2, r3, #15
 8005360:	4613      	mov	r3, r2
 8005362:	00db      	lsls	r3, r3, #3
 8005364:	1a9b      	subs	r3, r3, r2
 8005366:	009b      	lsls	r3, r3, #2
 8005368:	3338      	adds	r3, #56	; 0x38
 800536a:	687a      	ldr	r2, [r7, #4]
 800536c:	4413      	add	r3, r2
 800536e:	3304      	adds	r3, #4
 8005370:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	2201      	movs	r2, #1
 8005376:	705a      	strb	r2, [r3, #1]
 8005378:	e00f      	b.n	800539a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800537a:	78fb      	ldrb	r3, [r7, #3]
 800537c:	f003 020f 	and.w	r2, r3, #15
 8005380:	4613      	mov	r3, r2
 8005382:	00db      	lsls	r3, r3, #3
 8005384:	1a9b      	subs	r3, r3, r2
 8005386:	009b      	lsls	r3, r3, #2
 8005388:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800538c:	687a      	ldr	r2, [r7, #4]
 800538e:	4413      	add	r3, r2
 8005390:	3304      	adds	r3, #4
 8005392:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	2200      	movs	r2, #0
 8005398:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	2200      	movs	r2, #0
 800539e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80053a0:	78fb      	ldrb	r3, [r7, #3]
 80053a2:	f003 030f 	and.w	r3, r3, #15
 80053a6:	b2da      	uxtb	r2, r3
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80053b2:	2b01      	cmp	r3, #1
 80053b4:	d101      	bne.n	80053ba <HAL_PCD_EP_ClrStall+0x86>
 80053b6:	2302      	movs	r3, #2
 80053b8:	e00e      	b.n	80053d8 <HAL_PCD_EP_ClrStall+0xa4>
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2201      	movs	r2, #1
 80053be:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	68f9      	ldr	r1, [r7, #12]
 80053c8:	4618      	mov	r0, r3
 80053ca:	f006 f907 	bl	800b5dc <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2200      	movs	r2, #0
 80053d2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80053d6:	2300      	movs	r3, #0
}
 80053d8:	4618      	mov	r0, r3
 80053da:	3710      	adds	r7, #16
 80053dc:	46bd      	mov	sp, r7
 80053de:	bd80      	pop	{r7, pc}

080053e0 <HAL_PCD_EP_Flush>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b082      	sub	sp, #8
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
 80053e8:	460b      	mov	r3, r1
 80053ea:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80053f2:	2b01      	cmp	r3, #1
 80053f4:	d101      	bne.n	80053fa <HAL_PCD_EP_Flush+0x1a>
 80053f6:	2302      	movs	r3, #2
 80053f8:	e01b      	b.n	8005432 <HAL_PCD_EP_Flush+0x52>
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	2201      	movs	r2, #1
 80053fe:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((ep_addr & 0x80U) == 0x80U)
 8005402:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005406:	2b00      	cmp	r3, #0
 8005408:	da09      	bge.n	800541e <HAL_PCD_EP_Flush+0x3e>
  {
    (void)USB_FlushTxFifo(hpcd->Instance, (uint32_t)ep_addr & EP_ADDR_MSK);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681a      	ldr	r2, [r3, #0]
 800540e:	78fb      	ldrb	r3, [r7, #3]
 8005410:	f003 030f 	and.w	r3, r3, #15
 8005414:	4619      	mov	r1, r3
 8005416:	4610      	mov	r0, r2
 8005418:	f005 fa4e 	bl	800a8b8 <USB_FlushTxFifo>
 800541c:	e004      	b.n	8005428 <HAL_PCD_EP_Flush+0x48>
  }
  else
  {
    (void)USB_FlushRxFifo(hpcd->Instance);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	4618      	mov	r0, r3
 8005424:	f005 fa6e 	bl	800a904 <USB_FlushRxFifo>
  }

  __HAL_UNLOCK(hpcd);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2200      	movs	r2, #0
 800542c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8005430:	2300      	movs	r3, #0
}
 8005432:	4618      	mov	r0, r3
 8005434:	3708      	adds	r7, #8
 8005436:	46bd      	mov	sp, r7
 8005438:	bd80      	pop	{r7, pc}

0800543a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800543a:	b580      	push	{r7, lr}
 800543c:	b08a      	sub	sp, #40	; 0x28
 800543e:	af02      	add	r7, sp, #8
 8005440:	6078      	str	r0, [r7, #4]
 8005442:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800544a:	697b      	ldr	r3, [r7, #20]
 800544c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800544e:	683a      	ldr	r2, [r7, #0]
 8005450:	4613      	mov	r3, r2
 8005452:	00db      	lsls	r3, r3, #3
 8005454:	1a9b      	subs	r3, r3, r2
 8005456:	009b      	lsls	r3, r3, #2
 8005458:	3338      	adds	r3, #56	; 0x38
 800545a:	687a      	ldr	r2, [r7, #4]
 800545c:	4413      	add	r3, r2
 800545e:	3304      	adds	r3, #4
 8005460:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	699a      	ldr	r2, [r3, #24]
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	695b      	ldr	r3, [r3, #20]
 800546a:	429a      	cmp	r2, r3
 800546c:	d901      	bls.n	8005472 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800546e:	2301      	movs	r3, #1
 8005470:	e06c      	b.n	800554c <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	695a      	ldr	r2, [r3, #20]
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	699b      	ldr	r3, [r3, #24]
 800547a:	1ad3      	subs	r3, r2, r3
 800547c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	689b      	ldr	r3, [r3, #8]
 8005482:	69fa      	ldr	r2, [r7, #28]
 8005484:	429a      	cmp	r2, r3
 8005486:	d902      	bls.n	800548e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	689b      	ldr	r3, [r3, #8]
 800548c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800548e:	69fb      	ldr	r3, [r7, #28]
 8005490:	3303      	adds	r3, #3
 8005492:	089b      	lsrs	r3, r3, #2
 8005494:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005496:	e02b      	b.n	80054f0 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	695a      	ldr	r2, [r3, #20]
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	699b      	ldr	r3, [r3, #24]
 80054a0:	1ad3      	subs	r3, r2, r3
 80054a2:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	689b      	ldr	r3, [r3, #8]
 80054a8:	69fa      	ldr	r2, [r7, #28]
 80054aa:	429a      	cmp	r2, r3
 80054ac:	d902      	bls.n	80054b4 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	689b      	ldr	r3, [r3, #8]
 80054b2:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80054b4:	69fb      	ldr	r3, [r7, #28]
 80054b6:	3303      	adds	r3, #3
 80054b8:	089b      	lsrs	r3, r3, #2
 80054ba:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	68d9      	ldr	r1, [r3, #12]
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	b2da      	uxtb	r2, r3
 80054c4:	69fb      	ldr	r3, [r7, #28]
 80054c6:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80054cc:	b2db      	uxtb	r3, r3
 80054ce:	9300      	str	r3, [sp, #0]
 80054d0:	4603      	mov	r3, r0
 80054d2:	6978      	ldr	r0, [r7, #20]
 80054d4:	f005 ff7e 	bl	800b3d4 <USB_WritePacket>

    ep->xfer_buff  += len;
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	68da      	ldr	r2, [r3, #12]
 80054dc:	69fb      	ldr	r3, [r7, #28]
 80054de:	441a      	add	r2, r3
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	699a      	ldr	r2, [r3, #24]
 80054e8:	69fb      	ldr	r3, [r7, #28]
 80054ea:	441a      	add	r2, r3
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	015a      	lsls	r2, r3, #5
 80054f4:	693b      	ldr	r3, [r7, #16]
 80054f6:	4413      	add	r3, r2
 80054f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80054fc:	699b      	ldr	r3, [r3, #24]
 80054fe:	b29b      	uxth	r3, r3
 8005500:	69ba      	ldr	r2, [r7, #24]
 8005502:	429a      	cmp	r2, r3
 8005504:	d809      	bhi.n	800551a <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	699a      	ldr	r2, [r3, #24]
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800550e:	429a      	cmp	r2, r3
 8005510:	d203      	bcs.n	800551a <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	695b      	ldr	r3, [r3, #20]
 8005516:	2b00      	cmp	r3, #0
 8005518:	d1be      	bne.n	8005498 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	695a      	ldr	r2, [r3, #20]
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	699b      	ldr	r3, [r3, #24]
 8005522:	429a      	cmp	r2, r3
 8005524:	d811      	bhi.n	800554a <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	f003 030f 	and.w	r3, r3, #15
 800552c:	2201      	movs	r2, #1
 800552e:	fa02 f303 	lsl.w	r3, r2, r3
 8005532:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005534:	693b      	ldr	r3, [r7, #16]
 8005536:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800553a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800553c:	68bb      	ldr	r3, [r7, #8]
 800553e:	43db      	mvns	r3, r3
 8005540:	6939      	ldr	r1, [r7, #16]
 8005542:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005546:	4013      	ands	r3, r2
 8005548:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 800554a:	2300      	movs	r3, #0
}
 800554c:	4618      	mov	r0, r3
 800554e:	3720      	adds	r7, #32
 8005550:	46bd      	mov	sp, r7
 8005552:	bd80      	pop	{r7, pc}

08005554 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b086      	sub	sp, #24
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
 800555c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005564:	697b      	ldr	r3, [r7, #20]
 8005566:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005568:	697b      	ldr	r3, [r7, #20]
 800556a:	333c      	adds	r3, #60	; 0x3c
 800556c:	3304      	adds	r3, #4
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	015a      	lsls	r2, r3, #5
 8005576:	693b      	ldr	r3, [r7, #16]
 8005578:	4413      	add	r3, r2
 800557a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800557e:	689b      	ldr	r3, [r3, #8]
 8005580:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	691b      	ldr	r3, [r3, #16]
 8005586:	2b01      	cmp	r3, #1
 8005588:	f040 80a0 	bne.w	80056cc <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800558c:	68bb      	ldr	r3, [r7, #8]
 800558e:	f003 0308 	and.w	r3, r3, #8
 8005592:	2b00      	cmp	r3, #0
 8005594:	d015      	beq.n	80055c2 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	4a72      	ldr	r2, [pc, #456]	; (8005764 <PCD_EP_OutXfrComplete_int+0x210>)
 800559a:	4293      	cmp	r3, r2
 800559c:	f240 80dd 	bls.w	800575a <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80055a0:	68bb      	ldr	r3, [r7, #8]
 80055a2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	f000 80d7 	beq.w	800575a <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80055ac:	683b      	ldr	r3, [r7, #0]
 80055ae:	015a      	lsls	r2, r3, #5
 80055b0:	693b      	ldr	r3, [r7, #16]
 80055b2:	4413      	add	r3, r2
 80055b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80055b8:	461a      	mov	r2, r3
 80055ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80055be:	6093      	str	r3, [r2, #8]
 80055c0:	e0cb      	b.n	800575a <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80055c2:	68bb      	ldr	r3, [r7, #8]
 80055c4:	f003 0320 	and.w	r3, r3, #32
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d009      	beq.n	80055e0 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80055cc:	683b      	ldr	r3, [r7, #0]
 80055ce:	015a      	lsls	r2, r3, #5
 80055d0:	693b      	ldr	r3, [r7, #16]
 80055d2:	4413      	add	r3, r2
 80055d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80055d8:	461a      	mov	r2, r3
 80055da:	2320      	movs	r3, #32
 80055dc:	6093      	str	r3, [r2, #8]
 80055de:	e0bc      	b.n	800575a <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80055e0:	68bb      	ldr	r3, [r7, #8]
 80055e2:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	f040 80b7 	bne.w	800575a <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	4a5d      	ldr	r2, [pc, #372]	; (8005764 <PCD_EP_OutXfrComplete_int+0x210>)
 80055f0:	4293      	cmp	r3, r2
 80055f2:	d90f      	bls.n	8005614 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80055f4:	68bb      	ldr	r3, [r7, #8]
 80055f6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d00a      	beq.n	8005614 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80055fe:	683b      	ldr	r3, [r7, #0]
 8005600:	015a      	lsls	r2, r3, #5
 8005602:	693b      	ldr	r3, [r7, #16]
 8005604:	4413      	add	r3, r2
 8005606:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800560a:	461a      	mov	r2, r3
 800560c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005610:	6093      	str	r3, [r2, #8]
 8005612:	e0a2      	b.n	800575a <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8005614:	6879      	ldr	r1, [r7, #4]
 8005616:	683a      	ldr	r2, [r7, #0]
 8005618:	4613      	mov	r3, r2
 800561a:	00db      	lsls	r3, r3, #3
 800561c:	1a9b      	subs	r3, r3, r2
 800561e:	009b      	lsls	r3, r3, #2
 8005620:	440b      	add	r3, r1
 8005622:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8005626:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005628:	683b      	ldr	r3, [r7, #0]
 800562a:	0159      	lsls	r1, r3, #5
 800562c:	693b      	ldr	r3, [r7, #16]
 800562e:	440b      	add	r3, r1
 8005630:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005634:	691b      	ldr	r3, [r3, #16]
 8005636:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 800563a:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 800563c:	6878      	ldr	r0, [r7, #4]
 800563e:	683a      	ldr	r2, [r7, #0]
 8005640:	4613      	mov	r3, r2
 8005642:	00db      	lsls	r3, r3, #3
 8005644:	1a9b      	subs	r3, r3, r2
 8005646:	009b      	lsls	r3, r3, #2
 8005648:	4403      	add	r3, r0
 800564a:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800564e:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8005650:	6879      	ldr	r1, [r7, #4]
 8005652:	683a      	ldr	r2, [r7, #0]
 8005654:	4613      	mov	r3, r2
 8005656:	00db      	lsls	r3, r3, #3
 8005658:	1a9b      	subs	r3, r3, r2
 800565a:	009b      	lsls	r3, r3, #2
 800565c:	440b      	add	r3, r1
 800565e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8005662:	6819      	ldr	r1, [r3, #0]
 8005664:	6878      	ldr	r0, [r7, #4]
 8005666:	683a      	ldr	r2, [r7, #0]
 8005668:	4613      	mov	r3, r2
 800566a:	00db      	lsls	r3, r3, #3
 800566c:	1a9b      	subs	r3, r3, r2
 800566e:	009b      	lsls	r3, r3, #2
 8005670:	4403      	add	r3, r0
 8005672:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	4419      	add	r1, r3
 800567a:	6878      	ldr	r0, [r7, #4]
 800567c:	683a      	ldr	r2, [r7, #0]
 800567e:	4613      	mov	r3, r2
 8005680:	00db      	lsls	r3, r3, #3
 8005682:	1a9b      	subs	r3, r3, r2
 8005684:	009b      	lsls	r3, r3, #2
 8005686:	4403      	add	r3, r0
 8005688:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800568c:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800568e:	683b      	ldr	r3, [r7, #0]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d114      	bne.n	80056be <PCD_EP_OutXfrComplete_int+0x16a>
 8005694:	6879      	ldr	r1, [r7, #4]
 8005696:	683a      	ldr	r2, [r7, #0]
 8005698:	4613      	mov	r3, r2
 800569a:	00db      	lsls	r3, r3, #3
 800569c:	1a9b      	subs	r3, r3, r2
 800569e:	009b      	lsls	r3, r3, #2
 80056a0:	440b      	add	r3, r1
 80056a2:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d108      	bne.n	80056be <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	6818      	ldr	r0, [r3, #0]
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80056b6:	461a      	mov	r2, r3
 80056b8:	2101      	movs	r1, #1
 80056ba:	f006 f923 	bl	800b904 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80056be:	683b      	ldr	r3, [r7, #0]
 80056c0:	b2db      	uxtb	r3, r3
 80056c2:	4619      	mov	r1, r3
 80056c4:	6878      	ldr	r0, [r7, #4]
 80056c6:	f009 fccb 	bl	800f060 <HAL_PCD_DataOutStageCallback>
 80056ca:	e046      	b.n	800575a <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	4a26      	ldr	r2, [pc, #152]	; (8005768 <PCD_EP_OutXfrComplete_int+0x214>)
 80056d0:	4293      	cmp	r3, r2
 80056d2:	d124      	bne.n	800571e <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80056d4:	68bb      	ldr	r3, [r7, #8]
 80056d6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d00a      	beq.n	80056f4 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	015a      	lsls	r2, r3, #5
 80056e2:	693b      	ldr	r3, [r7, #16]
 80056e4:	4413      	add	r3, r2
 80056e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80056ea:	461a      	mov	r2, r3
 80056ec:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80056f0:	6093      	str	r3, [r2, #8]
 80056f2:	e032      	b.n	800575a <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80056f4:	68bb      	ldr	r3, [r7, #8]
 80056f6:	f003 0320 	and.w	r3, r3, #32
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d008      	beq.n	8005710 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	015a      	lsls	r2, r3, #5
 8005702:	693b      	ldr	r3, [r7, #16]
 8005704:	4413      	add	r3, r2
 8005706:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800570a:	461a      	mov	r2, r3
 800570c:	2320      	movs	r3, #32
 800570e:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	b2db      	uxtb	r3, r3
 8005714:	4619      	mov	r1, r3
 8005716:	6878      	ldr	r0, [r7, #4]
 8005718:	f009 fca2 	bl	800f060 <HAL_PCD_DataOutStageCallback>
 800571c:	e01d      	b.n	800575a <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800571e:	683b      	ldr	r3, [r7, #0]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d114      	bne.n	800574e <PCD_EP_OutXfrComplete_int+0x1fa>
 8005724:	6879      	ldr	r1, [r7, #4]
 8005726:	683a      	ldr	r2, [r7, #0]
 8005728:	4613      	mov	r3, r2
 800572a:	00db      	lsls	r3, r3, #3
 800572c:	1a9b      	subs	r3, r3, r2
 800572e:	009b      	lsls	r3, r3, #2
 8005730:	440b      	add	r3, r1
 8005732:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	2b00      	cmp	r3, #0
 800573a:	d108      	bne.n	800574e <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6818      	ldr	r0, [r3, #0]
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005746:	461a      	mov	r2, r3
 8005748:	2100      	movs	r1, #0
 800574a:	f006 f8db 	bl	800b904 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	b2db      	uxtb	r3, r3
 8005752:	4619      	mov	r1, r3
 8005754:	6878      	ldr	r0, [r7, #4]
 8005756:	f009 fc83 	bl	800f060 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800575a:	2300      	movs	r3, #0
}
 800575c:	4618      	mov	r0, r3
 800575e:	3718      	adds	r7, #24
 8005760:	46bd      	mov	sp, r7
 8005762:	bd80      	pop	{r7, pc}
 8005764:	4f54300a 	.word	0x4f54300a
 8005768:	4f54310a 	.word	0x4f54310a

0800576c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800576c:	b580      	push	{r7, lr}
 800576e:	b086      	sub	sp, #24
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
 8005774:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800577c:	697b      	ldr	r3, [r7, #20]
 800577e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005780:	697b      	ldr	r3, [r7, #20]
 8005782:	333c      	adds	r3, #60	; 0x3c
 8005784:	3304      	adds	r3, #4
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800578a:	683b      	ldr	r3, [r7, #0]
 800578c:	015a      	lsls	r2, r3, #5
 800578e:	693b      	ldr	r3, [r7, #16]
 8005790:	4413      	add	r3, r2
 8005792:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005796:	689b      	ldr	r3, [r3, #8]
 8005798:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	4a15      	ldr	r2, [pc, #84]	; (80057f4 <PCD_EP_OutSetupPacket_int+0x88>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d90e      	bls.n	80057c0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80057a2:	68bb      	ldr	r3, [r7, #8]
 80057a4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d009      	beq.n	80057c0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	015a      	lsls	r2, r3, #5
 80057b0:	693b      	ldr	r3, [r7, #16]
 80057b2:	4413      	add	r3, r2
 80057b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80057b8:	461a      	mov	r2, r3
 80057ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80057be:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80057c0:	6878      	ldr	r0, [r7, #4]
 80057c2:	f009 fc3b 	bl	800f03c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	4a0a      	ldr	r2, [pc, #40]	; (80057f4 <PCD_EP_OutSetupPacket_int+0x88>)
 80057ca:	4293      	cmp	r3, r2
 80057cc:	d90c      	bls.n	80057e8 <PCD_EP_OutSetupPacket_int+0x7c>
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	691b      	ldr	r3, [r3, #16]
 80057d2:	2b01      	cmp	r3, #1
 80057d4:	d108      	bne.n	80057e8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	6818      	ldr	r0, [r3, #0]
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80057e0:	461a      	mov	r2, r3
 80057e2:	2101      	movs	r1, #1
 80057e4:	f006 f88e 	bl	800b904 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80057e8:	2300      	movs	r3, #0
}
 80057ea:	4618      	mov	r0, r3
 80057ec:	3718      	adds	r7, #24
 80057ee:	46bd      	mov	sp, r7
 80057f0:	bd80      	pop	{r7, pc}
 80057f2:	bf00      	nop
 80057f4:	4f54300a 	.word	0x4f54300a

080057f8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80057f8:	b480      	push	{r7}
 80057fa:	b085      	sub	sp, #20
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	6078      	str	r0, [r7, #4]
 8005800:	460b      	mov	r3, r1
 8005802:	70fb      	strb	r3, [r7, #3]
 8005804:	4613      	mov	r3, r2
 8005806:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800580e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005810:	78fb      	ldrb	r3, [r7, #3]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d107      	bne.n	8005826 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8005816:	883b      	ldrh	r3, [r7, #0]
 8005818:	0419      	lsls	r1, r3, #16
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	68ba      	ldr	r2, [r7, #8]
 8005820:	430a      	orrs	r2, r1
 8005822:	629a      	str	r2, [r3, #40]	; 0x28
 8005824:	e028      	b.n	8005878 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800582c:	0c1b      	lsrs	r3, r3, #16
 800582e:	68ba      	ldr	r2, [r7, #8]
 8005830:	4413      	add	r3, r2
 8005832:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005834:	2300      	movs	r3, #0
 8005836:	73fb      	strb	r3, [r7, #15]
 8005838:	e00d      	b.n	8005856 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681a      	ldr	r2, [r3, #0]
 800583e:	7bfb      	ldrb	r3, [r7, #15]
 8005840:	3340      	adds	r3, #64	; 0x40
 8005842:	009b      	lsls	r3, r3, #2
 8005844:	4413      	add	r3, r2
 8005846:	685b      	ldr	r3, [r3, #4]
 8005848:	0c1b      	lsrs	r3, r3, #16
 800584a:	68ba      	ldr	r2, [r7, #8]
 800584c:	4413      	add	r3, r2
 800584e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005850:	7bfb      	ldrb	r3, [r7, #15]
 8005852:	3301      	adds	r3, #1
 8005854:	73fb      	strb	r3, [r7, #15]
 8005856:	7bfa      	ldrb	r2, [r7, #15]
 8005858:	78fb      	ldrb	r3, [r7, #3]
 800585a:	3b01      	subs	r3, #1
 800585c:	429a      	cmp	r2, r3
 800585e:	d3ec      	bcc.n	800583a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005860:	883b      	ldrh	r3, [r7, #0]
 8005862:	0418      	lsls	r0, r3, #16
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	6819      	ldr	r1, [r3, #0]
 8005868:	78fb      	ldrb	r3, [r7, #3]
 800586a:	3b01      	subs	r3, #1
 800586c:	68ba      	ldr	r2, [r7, #8]
 800586e:	4302      	orrs	r2, r0
 8005870:	3340      	adds	r3, #64	; 0x40
 8005872:	009b      	lsls	r3, r3, #2
 8005874:	440b      	add	r3, r1
 8005876:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005878:	2300      	movs	r3, #0
}
 800587a:	4618      	mov	r0, r3
 800587c:	3714      	adds	r7, #20
 800587e:	46bd      	mov	sp, r7
 8005880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005884:	4770      	bx	lr

08005886 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8005886:	b480      	push	{r7}
 8005888:	b083      	sub	sp, #12
 800588a:	af00      	add	r7, sp, #0
 800588c:	6078      	str	r0, [r7, #4]
 800588e:	460b      	mov	r3, r1
 8005890:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	887a      	ldrh	r2, [r7, #2]
 8005898:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800589a:	2300      	movs	r3, #0
}
 800589c:	4618      	mov	r0, r3
 800589e:	370c      	adds	r7, #12
 80058a0:	46bd      	mov	sp, r7
 80058a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a6:	4770      	bx	lr

080058a8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80058a8:	b480      	push	{r7}
 80058aa:	b085      	sub	sp, #20
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	2201      	movs	r2, #1
 80058ba:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	2200      	movs	r2, #0
 80058c2:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	699b      	ldr	r3, [r3, #24]
 80058ca:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80058d6:	4b05      	ldr	r3, [pc, #20]	; (80058ec <HAL_PCDEx_ActivateLPM+0x44>)
 80058d8:	4313      	orrs	r3, r2
 80058da:	68fa      	ldr	r2, [r7, #12]
 80058dc:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80058de:	2300      	movs	r3, #0
}
 80058e0:	4618      	mov	r0, r3
 80058e2:	3714      	adds	r7, #20
 80058e4:	46bd      	mov	sp, r7
 80058e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ea:	4770      	bx	lr
 80058ec:	10000003 	.word	0x10000003

080058f0 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80058f0:	b480      	push	{r7}
 80058f2:	b083      	sub	sp, #12
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
 80058f8:	460b      	mov	r3, r1
 80058fa:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80058fc:	bf00      	nop
 80058fe:	370c      	adds	r7, #12
 8005900:	46bd      	mov	sp, r7
 8005902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005906:	4770      	bx	lr

08005908 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8005908:	b580      	push	{r7, lr}
 800590a:	b084      	sub	sp, #16
 800590c:	af00      	add	r7, sp, #0
 800590e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8005910:	4b19      	ldr	r3, [pc, #100]	; (8005978 <HAL_PWREx_ConfigSupply+0x70>)
 8005912:	68db      	ldr	r3, [r3, #12]
 8005914:	f003 0304 	and.w	r3, r3, #4
 8005918:	2b04      	cmp	r3, #4
 800591a:	d00a      	beq.n	8005932 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800591c:	4b16      	ldr	r3, [pc, #88]	; (8005978 <HAL_PWREx_ConfigSupply+0x70>)
 800591e:	68db      	ldr	r3, [r3, #12]
 8005920:	f003 0307 	and.w	r3, r3, #7
 8005924:	687a      	ldr	r2, [r7, #4]
 8005926:	429a      	cmp	r2, r3
 8005928:	d001      	beq.n	800592e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800592a:	2301      	movs	r3, #1
 800592c:	e01f      	b.n	800596e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800592e:	2300      	movs	r3, #0
 8005930:	e01d      	b.n	800596e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8005932:	4b11      	ldr	r3, [pc, #68]	; (8005978 <HAL_PWREx_ConfigSupply+0x70>)
 8005934:	68db      	ldr	r3, [r3, #12]
 8005936:	f023 0207 	bic.w	r2, r3, #7
 800593a:	490f      	ldr	r1, [pc, #60]	; (8005978 <HAL_PWREx_ConfigSupply+0x70>)
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	4313      	orrs	r3, r2
 8005940:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8005942:	f7fe fa15 	bl	8003d70 <HAL_GetTick>
 8005946:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005948:	e009      	b.n	800595e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800594a:	f7fe fa11 	bl	8003d70 <HAL_GetTick>
 800594e:	4602      	mov	r2, r0
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	1ad3      	subs	r3, r2, r3
 8005954:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005958:	d901      	bls.n	800595e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800595a:	2301      	movs	r3, #1
 800595c:	e007      	b.n	800596e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800595e:	4b06      	ldr	r3, [pc, #24]	; (8005978 <HAL_PWREx_ConfigSupply+0x70>)
 8005960:	685b      	ldr	r3, [r3, #4]
 8005962:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005966:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800596a:	d1ee      	bne.n	800594a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800596c:	2300      	movs	r3, #0
}
 800596e:	4618      	mov	r0, r3
 8005970:	3710      	adds	r7, #16
 8005972:	46bd      	mov	sp, r7
 8005974:	bd80      	pop	{r7, pc}
 8005976:	bf00      	nop
 8005978:	58024800 	.word	0x58024800

0800597c <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 800597c:	b480      	push	{r7}
 800597e:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8005980:	4b05      	ldr	r3, [pc, #20]	; (8005998 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8005982:	68db      	ldr	r3, [r3, #12]
 8005984:	4a04      	ldr	r2, [pc, #16]	; (8005998 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8005986:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800598a:	60d3      	str	r3, [r2, #12]
}
 800598c:	bf00      	nop
 800598e:	46bd      	mov	sp, r7
 8005990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005994:	4770      	bx	lr
 8005996:	bf00      	nop
 8005998:	58024800 	.word	0x58024800

0800599c <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 800599c:	b580      	push	{r7, lr}
 800599e:	b086      	sub	sp, #24
 80059a0:	af02      	add	r7, sp, #8
 80059a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80059a4:	f7fe f9e4 	bl	8003d70 <HAL_GetTick>
 80059a8:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d101      	bne.n	80059b4 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 80059b0:	2301      	movs	r3, #1
 80059b2:	e05f      	b.n	8005a74 <HAL_QSPI_Init+0xd8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80059ba:	b2db      	uxtb	r3, r3
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d107      	bne.n	80059d0 <HAL_QSPI_Init+0x34>

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 80059c0:	6878      	ldr	r0, [r7, #4]
 80059c2:	f7fa ffbd 	bl	8000940 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 80059c6:	f241 3188 	movw	r1, #5000	; 0x1388
 80059ca:	6878      	ldr	r0, [r7, #4]
 80059cc:	f000 fa5e 	bl	8005e8c <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	689b      	ldr	r3, [r3, #8]
 80059de:	3b01      	subs	r3, #1
 80059e0:	021a      	lsls	r2, r3, #8
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	430a      	orrs	r2, r1
 80059e8:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80059ee:	9300      	str	r3, [sp, #0]
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	2200      	movs	r2, #0
 80059f4:	2120      	movs	r1, #32
 80059f6:	6878      	ldr	r0, [r7, #4]
 80059f8:	f000 fa56 	bl	8005ea8 <QSPI_WaitFlagStateUntilTimeout>
 80059fc:	4603      	mov	r3, r0
 80059fe:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8005a00:	7afb      	ldrb	r3, [r7, #11]
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d135      	bne.n	8005a72 <HAL_QSPI_Init+0xd6>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	681a      	ldr	r2, [r3, #0]
 8005a0c:	4b1b      	ldr	r3, [pc, #108]	; (8005a7c <HAL_QSPI_Init+0xe0>)
 8005a0e:	4013      	ands	r3, r2
 8005a10:	687a      	ldr	r2, [r7, #4]
 8005a12:	6852      	ldr	r2, [r2, #4]
 8005a14:	0611      	lsls	r1, r2, #24
 8005a16:	687a      	ldr	r2, [r7, #4]
 8005a18:	68d2      	ldr	r2, [r2, #12]
 8005a1a:	4311      	orrs	r1, r2
 8005a1c:	687a      	ldr	r2, [r7, #4]
 8005a1e:	69d2      	ldr	r2, [r2, #28]
 8005a20:	4311      	orrs	r1, r2
 8005a22:	687a      	ldr	r2, [r7, #4]
 8005a24:	6a12      	ldr	r2, [r2, #32]
 8005a26:	4311      	orrs	r1, r2
 8005a28:	687a      	ldr	r2, [r7, #4]
 8005a2a:	6812      	ldr	r2, [r2, #0]
 8005a2c:	430b      	orrs	r3, r1
 8005a2e:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	685a      	ldr	r2, [r3, #4]
 8005a36:	4b12      	ldr	r3, [pc, #72]	; (8005a80 <HAL_QSPI_Init+0xe4>)
 8005a38:	4013      	ands	r3, r2
 8005a3a:	687a      	ldr	r2, [r7, #4]
 8005a3c:	6912      	ldr	r2, [r2, #16]
 8005a3e:	0411      	lsls	r1, r2, #16
 8005a40:	687a      	ldr	r2, [r7, #4]
 8005a42:	6952      	ldr	r2, [r2, #20]
 8005a44:	4311      	orrs	r1, r2
 8005a46:	687a      	ldr	r2, [r7, #4]
 8005a48:	6992      	ldr	r2, [r2, #24]
 8005a4a:	4311      	orrs	r1, r2
 8005a4c:	687a      	ldr	r2, [r7, #4]
 8005a4e:	6812      	ldr	r2, [r2, #0]
 8005a50:	430b      	orrs	r3, r1
 8005a52:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	681a      	ldr	r2, [r3, #0]
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f042 0201 	orr.w	r2, r2, #1
 8005a62:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2200      	movs	r2, #0
 8005a68:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	2201      	movs	r2, #1
 8005a6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Return function status */
  return status;
 8005a72:	7afb      	ldrb	r3, [r7, #11]
}
 8005a74:	4618      	mov	r0, r3
 8005a76:	3710      	adds	r7, #16
 8005a78:	46bd      	mov	sp, r7
 8005a7a:	bd80      	pop	{r7, pc}
 8005a7c:	00ffff2f 	.word	0x00ffff2f
 8005a80:	ffe0f8fe 	.word	0xffe0f8fe

08005a84 <HAL_QSPI_Command>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout)
{
 8005a84:	b580      	push	{r7, lr}
 8005a86:	b088      	sub	sp, #32
 8005a88:	af02      	add	r7, sp, #8
 8005a8a:	60f8      	str	r0, [r7, #12]
 8005a8c:	60b9      	str	r1, [r7, #8]
 8005a8e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8005a90:	f7fe f96e 	bl	8003d70 <HAL_GetTick>
 8005a94:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode));
  assert_param(IS_QSPI_DDR_HHC(cmd->DdrHoldHalfCycle));
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005a9c:	b2db      	uxtb	r3, r3
 8005a9e:	2b01      	cmp	r3, #1
 8005aa0:	d101      	bne.n	8005aa6 <HAL_QSPI_Command+0x22>
 8005aa2:	2302      	movs	r3, #2
 8005aa4:	e048      	b.n	8005b38 <HAL_QSPI_Command+0xb4>
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	2201      	movs	r2, #1
 8005aaa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005ab4:	b2db      	uxtb	r3, r3
 8005ab6:	2b01      	cmp	r3, #1
 8005ab8:	d137      	bne.n	8005b2a <HAL_QSPI_Command+0xa6>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	2200      	movs	r2, #0
 8005abe:	645a      	str	r2, [r3, #68]	; 0x44

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_BUSY;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	2202      	movs	r2, #2
 8005ac4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	9300      	str	r3, [sp, #0]
 8005acc:	693b      	ldr	r3, [r7, #16]
 8005ace:	2200      	movs	r2, #0
 8005ad0:	2120      	movs	r1, #32
 8005ad2:	68f8      	ldr	r0, [r7, #12]
 8005ad4:	f000 f9e8 	bl	8005ea8 <QSPI_WaitFlagStateUntilTimeout>
 8005ad8:	4603      	mov	r3, r0
 8005ada:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 8005adc:	7dfb      	ldrb	r3, [r7, #23]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d125      	bne.n	8005b2e <HAL_QSPI_Command+0xaa>
    {
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	68b9      	ldr	r1, [r7, #8]
 8005ae6:	68f8      	ldr	r0, [r7, #12]
 8005ae8:	f000 fa15 	bl	8005f16 <QSPI_Config>

      if (cmd->DataMode == QSPI_DATA_NONE)
 8005aec:	68bb      	ldr	r3, [r7, #8]
 8005aee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d115      	bne.n	8005b20 <HAL_QSPI_Command+0x9c>
      {
        /* When there is no data phase, the transfer start as soon as the configuration is done
        so wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	9300      	str	r3, [sp, #0]
 8005af8:	693b      	ldr	r3, [r7, #16]
 8005afa:	2201      	movs	r2, #1
 8005afc:	2102      	movs	r1, #2
 8005afe:	68f8      	ldr	r0, [r7, #12]
 8005b00:	f000 f9d2 	bl	8005ea8 <QSPI_WaitFlagStateUntilTimeout>
 8005b04:	4603      	mov	r3, r0
 8005b06:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 8005b08:	7dfb      	ldrb	r3, [r7, #23]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d10f      	bne.n	8005b2e <HAL_QSPI_Command+0xaa>
        {
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	2202      	movs	r2, #2
 8005b14:	60da      	str	r2, [r3, #12]

          /* Update QSPI state */
          hqspi->State = HAL_QSPI_STATE_READY;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	2201      	movs	r2, #1
 8005b1a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005b1e:	e006      	b.n	8005b2e <HAL_QSPI_Command+0xaa>
        }
      }
      else
      {
        /* Update QSPI state */
        hqspi->State = HAL_QSPI_STATE_READY;
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	2201      	movs	r2, #1
 8005b24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005b28:	e001      	b.n	8005b2e <HAL_QSPI_Command+0xaa>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 8005b2a:	2302      	movs	r3, #2
 8005b2c:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	2200      	movs	r2, #0
 8005b32:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 8005b36:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b38:	4618      	mov	r0, r3
 8005b3a:	3718      	adds	r7, #24
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	bd80      	pop	{r7, pc}

08005b40 <HAL_QSPI_Transmit>:
  * @note   This function is used only in Indirect Write Mode
  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Transmit(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b08a      	sub	sp, #40	; 0x28
 8005b44:	af02      	add	r7, sp, #8
 8005b46:	60f8      	str	r0, [r7, #12]
 8005b48:	60b9      	str	r1, [r7, #8]
 8005b4a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8005b50:	f7fe f90e 	bl	8003d70 <HAL_GetTick>
 8005b54:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	3320      	adds	r3, #32
 8005b5c:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005b64:	b2db      	uxtb	r3, r3
 8005b66:	2b01      	cmp	r3, #1
 8005b68:	d101      	bne.n	8005b6e <HAL_QSPI_Transmit+0x2e>
 8005b6a:	2302      	movs	r3, #2
 8005b6c:	e076      	b.n	8005c5c <HAL_QSPI_Transmit+0x11c>
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	2201      	movs	r2, #1
 8005b72:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005b7c:	b2db      	uxtb	r3, r3
 8005b7e:	2b01      	cmp	r3, #1
 8005b80:	d165      	bne.n	8005c4e <HAL_QSPI_Transmit+0x10e>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	2200      	movs	r2, #0
 8005b86:	645a      	str	r2, [r3, #68]	; 0x44

    if(pData != NULL )
 8005b88:	68bb      	ldr	r3, [r7, #8]
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d056      	beq.n	8005c3c <HAL_QSPI_Transmit+0xfc>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	2212      	movs	r2, #18
 8005b92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Configure counters and size of the handle */
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	691b      	ldr	r3, [r3, #16]
 8005b9c:	1c5a      	adds	r2, r3, #1
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	62da      	str	r2, [r3, #44]	; 0x2c
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	691b      	ldr	r3, [r3, #16]
 8005ba8:	1c5a      	adds	r2, r3, #1
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	629a      	str	r2, [r3, #40]	; 0x28
      hqspi->pTxBuffPtr = pData;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	68ba      	ldr	r2, [r7, #8]
 8005bb2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Configure QSPI: CCR register with functional as indirect write */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	695a      	ldr	r2, [r3, #20]
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8005bc2:	615a      	str	r2, [r3, #20]

      while(hqspi->TxXferCount > 0U)
 8005bc4:	e01b      	b.n	8005bfe <HAL_QSPI_Transmit+0xbe>
      {
        /* Wait until FT flag is set to send data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	9300      	str	r3, [sp, #0]
 8005bca:	69bb      	ldr	r3, [r7, #24]
 8005bcc:	2201      	movs	r2, #1
 8005bce:	2104      	movs	r1, #4
 8005bd0:	68f8      	ldr	r0, [r7, #12]
 8005bd2:	f000 f969 	bl	8005ea8 <QSPI_WaitFlagStateUntilTimeout>
 8005bd6:	4603      	mov	r3, r0
 8005bd8:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 8005bda:	7ffb      	ldrb	r3, [r7, #31]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d113      	bne.n	8005c08 <HAL_QSPI_Transmit+0xc8>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005be4:	781a      	ldrb	r2, [r3, #0]
 8005be6:	697b      	ldr	r3, [r7, #20]
 8005be8:	701a      	strb	r2, [r3, #0]
        hqspi->pTxBuffPtr++;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bee:	1c5a      	adds	r2, r3, #1
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	625a      	str	r2, [r3, #36]	; 0x24
        hqspi->TxXferCount--;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bf8:	1e5a      	subs	r2, r3, #1
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	62da      	str	r2, [r3, #44]	; 0x2c
      while(hqspi->TxXferCount > 0U)
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d1df      	bne.n	8005bc6 <HAL_QSPI_Transmit+0x86>
 8005c06:	e000      	b.n	8005c0a <HAL_QSPI_Transmit+0xca>
          break;
 8005c08:	bf00      	nop
      }

      if (status == HAL_OK)
 8005c0a:	7ffb      	ldrb	r3, [r7, #31]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d110      	bne.n	8005c32 <HAL_QSPI_Transmit+0xf2>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	9300      	str	r3, [sp, #0]
 8005c14:	69bb      	ldr	r3, [r7, #24]
 8005c16:	2201      	movs	r2, #1
 8005c18:	2102      	movs	r1, #2
 8005c1a:	68f8      	ldr	r0, [r7, #12]
 8005c1c:	f000 f944 	bl	8005ea8 <QSPI_WaitFlagStateUntilTimeout>
 8005c20:	4603      	mov	r3, r0
 8005c22:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8005c24:	7ffb      	ldrb	r3, [r7, #31]
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d103      	bne.n	8005c32 <HAL_QSPI_Transmit+0xf2>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	2202      	movs	r2, #2
 8005c30:	60da      	str	r2, [r3, #12]

        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	2201      	movs	r2, #1
 8005c36:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005c3a:	e00a      	b.n	8005c52 <HAL_QSPI_Transmit+0x112>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c40:	f043 0208 	orr.w	r2, r3, #8
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	645a      	str	r2, [r3, #68]	; 0x44
      status = HAL_ERROR;
 8005c48:	2301      	movs	r3, #1
 8005c4a:	77fb      	strb	r3, [r7, #31]
 8005c4c:	e001      	b.n	8005c52 <HAL_QSPI_Transmit+0x112>
    }
  }
  else
  {
    status = HAL_BUSY;
 8005c4e:	2302      	movs	r3, #2
 8005c50:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	2200      	movs	r2, #0
 8005c56:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return status;
 8005c5a:	7ffb      	ldrb	r3, [r7, #31]
}
 8005c5c:	4618      	mov	r0, r3
 8005c5e:	3720      	adds	r7, #32
 8005c60:	46bd      	mov	sp, r7
 8005c62:	bd80      	pop	{r7, pc}

08005c64 <HAL_QSPI_Receive>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Receive(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8005c64:	b580      	push	{r7, lr}
 8005c66:	b08a      	sub	sp, #40	; 0x28
 8005c68:	af02      	add	r7, sp, #8
 8005c6a:	60f8      	str	r0, [r7, #12]
 8005c6c:	60b9      	str	r1, [r7, #8]
 8005c6e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005c70:	2300      	movs	r3, #0
 8005c72:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8005c74:	f7fe f87c 	bl	8003d70 <HAL_GetTick>
 8005c78:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	699b      	ldr	r3, [r3, #24]
 8005c80:	617b      	str	r3, [r7, #20]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	3320      	adds	r3, #32
 8005c88:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005c90:	b2db      	uxtb	r3, r3
 8005c92:	2b01      	cmp	r3, #1
 8005c94:	d101      	bne.n	8005c9a <HAL_QSPI_Receive+0x36>
 8005c96:	2302      	movs	r3, #2
 8005c98:	e07d      	b.n	8005d96 <HAL_QSPI_Receive+0x132>
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	2201      	movs	r2, #1
 8005c9e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005ca8:	b2db      	uxtb	r3, r3
 8005caa:	2b01      	cmp	r3, #1
 8005cac:	d16c      	bne.n	8005d88 <HAL_QSPI_Receive+0x124>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	645a      	str	r2, [r3, #68]	; 0x44

    if(pData != NULL )
 8005cb4:	68bb      	ldr	r3, [r7, #8]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d05d      	beq.n	8005d76 <HAL_QSPI_Receive+0x112>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	2222      	movs	r2, #34	; 0x22
 8005cbe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Configure counters and size of the handle */
      hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	691b      	ldr	r3, [r3, #16]
 8005cc8:	1c5a      	adds	r2, r3, #1
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	639a      	str	r2, [r3, #56]	; 0x38
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	691b      	ldr	r3, [r3, #16]
 8005cd4:	1c5a      	adds	r2, r3, #1
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	635a      	str	r2, [r3, #52]	; 0x34
      hqspi->pRxBuffPtr = pData;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	68ba      	ldr	r2, [r7, #8]
 8005cde:	631a      	str	r2, [r3, #48]	; 0x30

      /* Configure QSPI: CCR register with functional as indirect read */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	695b      	ldr	r3, [r3, #20]
 8005ce6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8005cf2:	615a      	str	r2, [r3, #20]

      /* Start the transfer by re-writing the address in AR register */
      WRITE_REG(hqspi->Instance->AR, addr_reg);
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	697a      	ldr	r2, [r7, #20]
 8005cfa:	619a      	str	r2, [r3, #24]

      while(hqspi->RxXferCount > 0U)
 8005cfc:	e01c      	b.n	8005d38 <HAL_QSPI_Receive+0xd4>
      {
        /* Wait until FT or TC flag is set to read received data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, (QSPI_FLAG_FT | QSPI_FLAG_TC), SET, tickstart, Timeout);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	9300      	str	r3, [sp, #0]
 8005d02:	69bb      	ldr	r3, [r7, #24]
 8005d04:	2201      	movs	r2, #1
 8005d06:	2106      	movs	r1, #6
 8005d08:	68f8      	ldr	r0, [r7, #12]
 8005d0a:	f000 f8cd 	bl	8005ea8 <QSPI_WaitFlagStateUntilTimeout>
 8005d0e:	4603      	mov	r3, r0
 8005d10:	77fb      	strb	r3, [r7, #31]

        if  (status != HAL_OK)
 8005d12:	7ffb      	ldrb	r3, [r7, #31]
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d114      	bne.n	8005d42 <HAL_QSPI_Receive+0xde>
        {
          break;
        }

        *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d1c:	693a      	ldr	r2, [r7, #16]
 8005d1e:	7812      	ldrb	r2, [r2, #0]
 8005d20:	b2d2      	uxtb	r2, r2
 8005d22:	701a      	strb	r2, [r3, #0]
        hqspi->pRxBuffPtr++;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d28:	1c5a      	adds	r2, r3, #1
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	631a      	str	r2, [r3, #48]	; 0x30
        hqspi->RxXferCount--;
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d32:	1e5a      	subs	r2, r3, #1
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	639a      	str	r2, [r3, #56]	; 0x38
      while(hqspi->RxXferCount > 0U)
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d1de      	bne.n	8005cfe <HAL_QSPI_Receive+0x9a>
 8005d40:	e000      	b.n	8005d44 <HAL_QSPI_Receive+0xe0>
          break;
 8005d42:	bf00      	nop
      }

      if (status == HAL_OK)
 8005d44:	7ffb      	ldrb	r3, [r7, #31]
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d110      	bne.n	8005d6c <HAL_QSPI_Receive+0x108>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	9300      	str	r3, [sp, #0]
 8005d4e:	69bb      	ldr	r3, [r7, #24]
 8005d50:	2201      	movs	r2, #1
 8005d52:	2102      	movs	r1, #2
 8005d54:	68f8      	ldr	r0, [r7, #12]
 8005d56:	f000 f8a7 	bl	8005ea8 <QSPI_WaitFlagStateUntilTimeout>
 8005d5a:	4603      	mov	r3, r0
 8005d5c:	77fb      	strb	r3, [r7, #31]

        if  (status == HAL_OK)
 8005d5e:	7ffb      	ldrb	r3, [r7, #31]
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d103      	bne.n	8005d6c <HAL_QSPI_Receive+0x108>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	2202      	movs	r2, #2
 8005d6a:	60da      	str	r2, [r3, #12]

        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	2201      	movs	r2, #1
 8005d70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005d74:	e00a      	b.n	8005d8c <HAL_QSPI_Receive+0x128>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d7a:	f043 0208 	orr.w	r2, r3, #8
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	645a      	str	r2, [r3, #68]	; 0x44
      status = HAL_ERROR;
 8005d82:	2301      	movs	r3, #1
 8005d84:	77fb      	strb	r3, [r7, #31]
 8005d86:	e001      	b.n	8005d8c <HAL_QSPI_Receive+0x128>
    }
  }
  else
  {
    status = HAL_BUSY;
 8005d88:	2302      	movs	r3, #2
 8005d8a:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	2200      	movs	r2, #0
 8005d90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return status;
 8005d94:	7ffb      	ldrb	r3, [r7, #31]
}
 8005d96:	4618      	mov	r0, r3
 8005d98:	3720      	adds	r7, #32
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	bd80      	pop	{r7, pc}

08005d9e <HAL_QSPI_AutoPolling>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_AutoPolling(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 8005d9e:	b580      	push	{r7, lr}
 8005da0:	b088      	sub	sp, #32
 8005da2:	af02      	add	r7, sp, #8
 8005da4:	60f8      	str	r0, [r7, #12]
 8005da6:	60b9      	str	r1, [r7, #8]
 8005da8:	607a      	str	r2, [r7, #4]
 8005daa:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8005dac:	f7fd ffe0 	bl	8003d70 <HAL_GetTick>
 8005db0:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_INTERVAL(cfg->Interval));
  assert_param(IS_QSPI_STATUS_BYTES_SIZE(cfg->StatusBytesSize));
  assert_param(IS_QSPI_MATCH_MODE(cfg->MatchMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005db8:	b2db      	uxtb	r3, r3
 8005dba:	2b01      	cmp	r3, #1
 8005dbc:	d101      	bne.n	8005dc2 <HAL_QSPI_AutoPolling+0x24>
 8005dbe:	2302      	movs	r3, #2
 8005dc0:	e060      	b.n	8005e84 <HAL_QSPI_AutoPolling+0xe6>
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	2201      	movs	r2, #1
 8005dc6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005dd0:	b2db      	uxtb	r3, r3
 8005dd2:	2b01      	cmp	r3, #1
 8005dd4:	d14f      	bne.n	8005e76 <HAL_QSPI_AutoPolling+0xd8>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	2200      	movs	r2, #0
 8005dda:	645a      	str	r2, [r3, #68]	; 0x44

    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_AUTO_POLLING;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	2242      	movs	r2, #66	; 0x42
 8005de0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	9300      	str	r3, [sp, #0]
 8005de8:	693b      	ldr	r3, [r7, #16]
 8005dea:	2200      	movs	r2, #0
 8005dec:	2120      	movs	r1, #32
 8005dee:	68f8      	ldr	r0, [r7, #12]
 8005df0:	f000 f85a 	bl	8005ea8 <QSPI_WaitFlagStateUntilTimeout>
 8005df4:	4603      	mov	r3, r0
 8005df6:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 8005df8:	7dfb      	ldrb	r3, [r7, #23]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d13d      	bne.n	8005e7a <HAL_QSPI_AutoPolling+0xdc>
    {
      /* Configure QSPI: PSMAR register with the status match value */
      WRITE_REG(hqspi->Instance->PSMAR, cfg->Match);
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	687a      	ldr	r2, [r7, #4]
 8005e04:	6812      	ldr	r2, [r2, #0]
 8005e06:	629a      	str	r2, [r3, #40]	; 0x28

      /* Configure QSPI: PSMKR register with the status mask value */
      WRITE_REG(hqspi->Instance->PSMKR, cfg->Mask);
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	687a      	ldr	r2, [r7, #4]
 8005e0e:	6852      	ldr	r2, [r2, #4]
 8005e10:	625a      	str	r2, [r3, #36]	; 0x24

      /* Configure QSPI: PIR register with the interval value */
      WRITE_REG(hqspi->Instance->PIR, cfg->Interval);
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	687a      	ldr	r2, [r7, #4]
 8005e18:	6892      	ldr	r2, [r2, #8]
 8005e1a:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Configure QSPI: CR register with Match mode and Automatic stop enabled
      (otherwise there will be an infinite loop in blocking mode) */
      MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PMM | QUADSPI_CR_APMS),
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	691b      	ldr	r3, [r3, #16]
 8005e2a:	431a      	orrs	r2, r3
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8005e34:	601a      	str	r2, [r3, #0]
               (cfg->MatchMode | QSPI_AUTOMATIC_STOP_ENABLE));

      /* Call the configuration function */
      cmd->NbData = cfg->StatusBytesSize;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	68da      	ldr	r2, [r3, #12]
 8005e3a:	68bb      	ldr	r3, [r7, #8]
 8005e3c:	629a      	str	r2, [r3, #40]	; 0x28
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_AUTO_POLLING);
 8005e3e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005e42:	68b9      	ldr	r1, [r7, #8]
 8005e44:	68f8      	ldr	r0, [r7, #12]
 8005e46:	f000 f866 	bl	8005f16 <QSPI_Config>

      /* Wait until SM flag is set to go back in idle state */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_SM, SET, tickstart, Timeout);
 8005e4a:	683b      	ldr	r3, [r7, #0]
 8005e4c:	9300      	str	r3, [sp, #0]
 8005e4e:	693b      	ldr	r3, [r7, #16]
 8005e50:	2201      	movs	r2, #1
 8005e52:	2108      	movs	r1, #8
 8005e54:	68f8      	ldr	r0, [r7, #12]
 8005e56:	f000 f827 	bl	8005ea8 <QSPI_WaitFlagStateUntilTimeout>
 8005e5a:	4603      	mov	r3, r0
 8005e5c:	75fb      	strb	r3, [r7, #23]

      if (status == HAL_OK)
 8005e5e:	7dfb      	ldrb	r3, [r7, #23]
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d10a      	bne.n	8005e7a <HAL_QSPI_AutoPolling+0xdc>
      {
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_SM);
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	2208      	movs	r2, #8
 8005e6a:	60da      	str	r2, [r3, #12]

        /* Update state */
        hqspi->State = HAL_QSPI_STATE_READY;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	2201      	movs	r2, #1
 8005e70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005e74:	e001      	b.n	8005e7a <HAL_QSPI_AutoPolling+0xdc>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 8005e76:	2302      	movs	r3, #2
 8005e78:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 8005e82:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e84:	4618      	mov	r0, r3
 8005e86:	3718      	adds	r7, #24
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	bd80      	pop	{r7, pc}

08005e8c <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8005e8c:	b480      	push	{r7}
 8005e8e:	b083      	sub	sp, #12
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
 8005e94:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	683a      	ldr	r2, [r7, #0]
 8005e9a:	649a      	str	r2, [r3, #72]	; 0x48
}
 8005e9c:	bf00      	nop
 8005e9e:	370c      	adds	r7, #12
 8005ea0:	46bd      	mov	sp, r7
 8005ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea6:	4770      	bx	lr

08005ea8 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	b084      	sub	sp, #16
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	60f8      	str	r0, [r7, #12]
 8005eb0:	60b9      	str	r1, [r7, #8]
 8005eb2:	603b      	str	r3, [r7, #0]
 8005eb4:	4613      	mov	r3, r2
 8005eb6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8005eb8:	e01a      	b.n	8005ef0 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005eba:	69bb      	ldr	r3, [r7, #24]
 8005ebc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ec0:	d016      	beq.n	8005ef0 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ec2:	f7fd ff55 	bl	8003d70 <HAL_GetTick>
 8005ec6:	4602      	mov	r2, r0
 8005ec8:	683b      	ldr	r3, [r7, #0]
 8005eca:	1ad3      	subs	r3, r2, r3
 8005ecc:	69ba      	ldr	r2, [r7, #24]
 8005ece:	429a      	cmp	r2, r3
 8005ed0:	d302      	bcc.n	8005ed8 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8005ed2:	69bb      	ldr	r3, [r7, #24]
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d10b      	bne.n	8005ef0 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	2204      	movs	r2, #4
 8005edc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ee4:	f043 0201 	orr.w	r2, r3, #1
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	645a      	str	r2, [r3, #68]	; 0x44

        return HAL_ERROR;
 8005eec:	2301      	movs	r3, #1
 8005eee:	e00e      	b.n	8005f0e <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	689a      	ldr	r2, [r3, #8]
 8005ef6:	68bb      	ldr	r3, [r7, #8]
 8005ef8:	4013      	ands	r3, r2
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	bf14      	ite	ne
 8005efe:	2301      	movne	r3, #1
 8005f00:	2300      	moveq	r3, #0
 8005f02:	b2db      	uxtb	r3, r3
 8005f04:	461a      	mov	r2, r3
 8005f06:	79fb      	ldrb	r3, [r7, #7]
 8005f08:	429a      	cmp	r2, r3
 8005f0a:	d1d6      	bne.n	8005eba <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005f0c:	2300      	movs	r3, #0
}
 8005f0e:	4618      	mov	r0, r3
 8005f10:	3710      	adds	r7, #16
 8005f12:	46bd      	mov	sp, r7
 8005f14:	bd80      	pop	{r7, pc}

08005f16 <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 8005f16:	b480      	push	{r7}
 8005f18:	b085      	sub	sp, #20
 8005f1a:	af00      	add	r7, sp, #0
 8005f1c:	60f8      	str	r0, [r7, #12]
 8005f1e:	60b9      	str	r1, [r7, #8]
 8005f20:	607a      	str	r2, [r7, #4]
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 8005f22:	68bb      	ldr	r3, [r7, #8]
 8005f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d009      	beq.n	8005f3e <QSPI_Config+0x28>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8005f30:	d005      	beq.n	8005f3e <QSPI_Config+0x28>
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1U));
 8005f32:	68bb      	ldr	r3, [r7, #8]
 8005f34:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	3a01      	subs	r2, #1
 8005f3c:	611a      	str	r2, [r3, #16]
  }

  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 8005f3e:	68bb      	ldr	r3, [r7, #8]
 8005f40:	699b      	ldr	r3, [r3, #24]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	f000 80b9 	beq.w	80060ba <QSPI_Config+0x1a4>
  {
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 8005f48:	68bb      	ldr	r3, [r7, #8]
 8005f4a:	6a1b      	ldr	r3, [r3, #32]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d05f      	beq.n	8006010 <QSPI_Config+0xfa>
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	68ba      	ldr	r2, [r7, #8]
 8005f56:	6892      	ldr	r2, [r2, #8]
 8005f58:	61da      	str	r2, [r3, #28]

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8005f5a:	68bb      	ldr	r3, [r7, #8]
 8005f5c:	69db      	ldr	r3, [r3, #28]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d031      	beq.n	8005fc6 <QSPI_Config+0xb0>
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8005f62:	68bb      	ldr	r3, [r7, #8]
 8005f64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f66:	68bb      	ldr	r3, [r7, #8]
 8005f68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f6a:	431a      	orrs	r2, r3
 8005f6c:	68bb      	ldr	r3, [r7, #8]
 8005f6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f70:	431a      	orrs	r2, r3
 8005f72:	68bb      	ldr	r3, [r7, #8]
 8005f74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f76:	431a      	orrs	r2, r3
 8005f78:	68bb      	ldr	r3, [r7, #8]
 8005f7a:	695b      	ldr	r3, [r3, #20]
 8005f7c:	049b      	lsls	r3, r3, #18
 8005f7e:	431a      	orrs	r2, r3
 8005f80:	68bb      	ldr	r3, [r7, #8]
 8005f82:	691b      	ldr	r3, [r3, #16]
 8005f84:	431a      	orrs	r2, r3
 8005f86:	68bb      	ldr	r3, [r7, #8]
 8005f88:	6a1b      	ldr	r3, [r3, #32]
 8005f8a:	431a      	orrs	r2, r3
 8005f8c:	68bb      	ldr	r3, [r7, #8]
 8005f8e:	68db      	ldr	r3, [r3, #12]
 8005f90:	431a      	orrs	r2, r3
 8005f92:	68bb      	ldr	r3, [r7, #8]
 8005f94:	69db      	ldr	r3, [r3, #28]
 8005f96:	431a      	orrs	r2, r3
 8005f98:	68bb      	ldr	r3, [r7, #8]
 8005f9a:	699b      	ldr	r3, [r3, #24]
 8005f9c:	431a      	orrs	r2, r3
 8005f9e:	68bb      	ldr	r3, [r7, #8]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	ea42 0103 	orr.w	r1, r2, r3
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	687a      	ldr	r2, [r7, #4]
 8005fac:	430a      	orrs	r2, r1
 8005fae:	615a      	str	r2, [r3, #20]
                                         cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) |
                                         cmd->AlternateBytesSize | cmd->AlternateByteMode |
                                         cmd->AddressSize | cmd->AddressMode | cmd->InstructionMode |
                                         cmd->Instruction | FunctionalMode));

        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8005fb6:	f000 812e 	beq.w	8006216 <QSPI_Config+0x300>
        {
          /* Configure QSPI: AR register with address value */
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	68ba      	ldr	r2, [r7, #8]
 8005fc0:	6852      	ldr	r2, [r2, #4]
 8005fc2:	619a      	str	r2, [r3, #24]
                                           cmd->InstructionMode | FunctionalMode));
        }
      }
    }
  }
}
 8005fc4:	e127      	b.n	8006216 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8005fc6:	68bb      	ldr	r3, [r7, #8]
 8005fc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fca:	68bb      	ldr	r3, [r7, #8]
 8005fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fce:	431a      	orrs	r2, r3
 8005fd0:	68bb      	ldr	r3, [r7, #8]
 8005fd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005fd4:	431a      	orrs	r2, r3
 8005fd6:	68bb      	ldr	r3, [r7, #8]
 8005fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fda:	431a      	orrs	r2, r3
 8005fdc:	68bb      	ldr	r3, [r7, #8]
 8005fde:	695b      	ldr	r3, [r3, #20]
 8005fe0:	049b      	lsls	r3, r3, #18
 8005fe2:	431a      	orrs	r2, r3
 8005fe4:	68bb      	ldr	r3, [r7, #8]
 8005fe6:	691b      	ldr	r3, [r3, #16]
 8005fe8:	431a      	orrs	r2, r3
 8005fea:	68bb      	ldr	r3, [r7, #8]
 8005fec:	6a1b      	ldr	r3, [r3, #32]
 8005fee:	431a      	orrs	r2, r3
 8005ff0:	68bb      	ldr	r3, [r7, #8]
 8005ff2:	69db      	ldr	r3, [r3, #28]
 8005ff4:	431a      	orrs	r2, r3
 8005ff6:	68bb      	ldr	r3, [r7, #8]
 8005ff8:	699b      	ldr	r3, [r3, #24]
 8005ffa:	431a      	orrs	r2, r3
 8005ffc:	68bb      	ldr	r3, [r7, #8]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	ea42 0103 	orr.w	r1, r2, r3
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	687a      	ldr	r2, [r7, #4]
 800600a:	430a      	orrs	r2, r1
 800600c:	615a      	str	r2, [r3, #20]
}
 800600e:	e102      	b.n	8006216 <QSPI_Config+0x300>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8006010:	68bb      	ldr	r3, [r7, #8]
 8006012:	69db      	ldr	r3, [r3, #28]
 8006014:	2b00      	cmp	r3, #0
 8006016:	d02e      	beq.n	8006076 <QSPI_Config+0x160>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8006018:	68bb      	ldr	r3, [r7, #8]
 800601a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800601c:	68bb      	ldr	r3, [r7, #8]
 800601e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006020:	431a      	orrs	r2, r3
 8006022:	68bb      	ldr	r3, [r7, #8]
 8006024:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006026:	431a      	orrs	r2, r3
 8006028:	68bb      	ldr	r3, [r7, #8]
 800602a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800602c:	431a      	orrs	r2, r3
 800602e:	68bb      	ldr	r3, [r7, #8]
 8006030:	695b      	ldr	r3, [r3, #20]
 8006032:	049b      	lsls	r3, r3, #18
 8006034:	431a      	orrs	r2, r3
 8006036:	68bb      	ldr	r3, [r7, #8]
 8006038:	6a1b      	ldr	r3, [r3, #32]
 800603a:	431a      	orrs	r2, r3
 800603c:	68bb      	ldr	r3, [r7, #8]
 800603e:	68db      	ldr	r3, [r3, #12]
 8006040:	431a      	orrs	r2, r3
 8006042:	68bb      	ldr	r3, [r7, #8]
 8006044:	69db      	ldr	r3, [r3, #28]
 8006046:	431a      	orrs	r2, r3
 8006048:	68bb      	ldr	r3, [r7, #8]
 800604a:	699b      	ldr	r3, [r3, #24]
 800604c:	431a      	orrs	r2, r3
 800604e:	68bb      	ldr	r3, [r7, #8]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	ea42 0103 	orr.w	r1, r2, r3
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	687a      	ldr	r2, [r7, #4]
 800605c:	430a      	orrs	r2, r1
 800605e:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8006066:	f000 80d6 	beq.w	8006216 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	68ba      	ldr	r2, [r7, #8]
 8006070:	6852      	ldr	r2, [r2, #4]
 8006072:	619a      	str	r2, [r3, #24]
}
 8006074:	e0cf      	b.n	8006216 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8006076:	68bb      	ldr	r3, [r7, #8]
 8006078:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800607a:	68bb      	ldr	r3, [r7, #8]
 800607c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800607e:	431a      	orrs	r2, r3
 8006080:	68bb      	ldr	r3, [r7, #8]
 8006082:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006084:	431a      	orrs	r2, r3
 8006086:	68bb      	ldr	r3, [r7, #8]
 8006088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800608a:	431a      	orrs	r2, r3
 800608c:	68bb      	ldr	r3, [r7, #8]
 800608e:	695b      	ldr	r3, [r3, #20]
 8006090:	049b      	lsls	r3, r3, #18
 8006092:	431a      	orrs	r2, r3
 8006094:	68bb      	ldr	r3, [r7, #8]
 8006096:	6a1b      	ldr	r3, [r3, #32]
 8006098:	431a      	orrs	r2, r3
 800609a:	68bb      	ldr	r3, [r7, #8]
 800609c:	69db      	ldr	r3, [r3, #28]
 800609e:	431a      	orrs	r2, r3
 80060a0:	68bb      	ldr	r3, [r7, #8]
 80060a2:	699b      	ldr	r3, [r3, #24]
 80060a4:	431a      	orrs	r2, r3
 80060a6:	68bb      	ldr	r3, [r7, #8]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	ea42 0103 	orr.w	r1, r2, r3
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	687a      	ldr	r2, [r7, #4]
 80060b4:	430a      	orrs	r2, r1
 80060b6:	615a      	str	r2, [r3, #20]
}
 80060b8:	e0ad      	b.n	8006216 <QSPI_Config+0x300>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 80060ba:	68bb      	ldr	r3, [r7, #8]
 80060bc:	6a1b      	ldr	r3, [r3, #32]
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d058      	beq.n	8006174 <QSPI_Config+0x25e>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	68ba      	ldr	r2, [r7, #8]
 80060c8:	6892      	ldr	r2, [r2, #8]
 80060ca:	61da      	str	r2, [r3, #28]
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 80060cc:	68bb      	ldr	r3, [r7, #8]
 80060ce:	69db      	ldr	r3, [r3, #28]
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d02d      	beq.n	8006130 <QSPI_Config+0x21a>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80060d4:	68bb      	ldr	r3, [r7, #8]
 80060d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060d8:	68bb      	ldr	r3, [r7, #8]
 80060da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060dc:	431a      	orrs	r2, r3
 80060de:	68bb      	ldr	r3, [r7, #8]
 80060e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060e2:	431a      	orrs	r2, r3
 80060e4:	68bb      	ldr	r3, [r7, #8]
 80060e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060e8:	431a      	orrs	r2, r3
 80060ea:	68bb      	ldr	r3, [r7, #8]
 80060ec:	695b      	ldr	r3, [r3, #20]
 80060ee:	049b      	lsls	r3, r3, #18
 80060f0:	431a      	orrs	r2, r3
 80060f2:	68bb      	ldr	r3, [r7, #8]
 80060f4:	691b      	ldr	r3, [r3, #16]
 80060f6:	431a      	orrs	r2, r3
 80060f8:	68bb      	ldr	r3, [r7, #8]
 80060fa:	6a1b      	ldr	r3, [r3, #32]
 80060fc:	431a      	orrs	r2, r3
 80060fe:	68bb      	ldr	r3, [r7, #8]
 8006100:	68db      	ldr	r3, [r3, #12]
 8006102:	431a      	orrs	r2, r3
 8006104:	68bb      	ldr	r3, [r7, #8]
 8006106:	69db      	ldr	r3, [r3, #28]
 8006108:	431a      	orrs	r2, r3
 800610a:	68bb      	ldr	r3, [r7, #8]
 800610c:	699b      	ldr	r3, [r3, #24]
 800610e:	ea42 0103 	orr.w	r1, r2, r3
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	687a      	ldr	r2, [r7, #4]
 8006118:	430a      	orrs	r2, r1
 800611a:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8006122:	d078      	beq.n	8006216 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	68ba      	ldr	r2, [r7, #8]
 800612a:	6852      	ldr	r2, [r2, #4]
 800612c:	619a      	str	r2, [r3, #24]
}
 800612e:	e072      	b.n	8006216 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8006130:	68bb      	ldr	r3, [r7, #8]
 8006132:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006138:	431a      	orrs	r2, r3
 800613a:	68bb      	ldr	r3, [r7, #8]
 800613c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800613e:	431a      	orrs	r2, r3
 8006140:	68bb      	ldr	r3, [r7, #8]
 8006142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006144:	431a      	orrs	r2, r3
 8006146:	68bb      	ldr	r3, [r7, #8]
 8006148:	695b      	ldr	r3, [r3, #20]
 800614a:	049b      	lsls	r3, r3, #18
 800614c:	431a      	orrs	r2, r3
 800614e:	68bb      	ldr	r3, [r7, #8]
 8006150:	691b      	ldr	r3, [r3, #16]
 8006152:	431a      	orrs	r2, r3
 8006154:	68bb      	ldr	r3, [r7, #8]
 8006156:	6a1b      	ldr	r3, [r3, #32]
 8006158:	431a      	orrs	r2, r3
 800615a:	68bb      	ldr	r3, [r7, #8]
 800615c:	69db      	ldr	r3, [r3, #28]
 800615e:	431a      	orrs	r2, r3
 8006160:	68bb      	ldr	r3, [r7, #8]
 8006162:	699b      	ldr	r3, [r3, #24]
 8006164:	ea42 0103 	orr.w	r1, r2, r3
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	687a      	ldr	r2, [r7, #4]
 800616e:	430a      	orrs	r2, r1
 8006170:	615a      	str	r2, [r3, #20]
}
 8006172:	e050      	b.n	8006216 <QSPI_Config+0x300>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8006174:	68bb      	ldr	r3, [r7, #8]
 8006176:	69db      	ldr	r3, [r3, #28]
 8006178:	2b00      	cmp	r3, #0
 800617a:	d02a      	beq.n	80061d2 <QSPI_Config+0x2bc>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800617c:	68bb      	ldr	r3, [r7, #8]
 800617e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006180:	68bb      	ldr	r3, [r7, #8]
 8006182:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006184:	431a      	orrs	r2, r3
 8006186:	68bb      	ldr	r3, [r7, #8]
 8006188:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800618a:	431a      	orrs	r2, r3
 800618c:	68bb      	ldr	r3, [r7, #8]
 800618e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006190:	431a      	orrs	r2, r3
 8006192:	68bb      	ldr	r3, [r7, #8]
 8006194:	695b      	ldr	r3, [r3, #20]
 8006196:	049b      	lsls	r3, r3, #18
 8006198:	431a      	orrs	r2, r3
 800619a:	68bb      	ldr	r3, [r7, #8]
 800619c:	6a1b      	ldr	r3, [r3, #32]
 800619e:	431a      	orrs	r2, r3
 80061a0:	68bb      	ldr	r3, [r7, #8]
 80061a2:	68db      	ldr	r3, [r3, #12]
 80061a4:	431a      	orrs	r2, r3
 80061a6:	68bb      	ldr	r3, [r7, #8]
 80061a8:	69db      	ldr	r3, [r3, #28]
 80061aa:	431a      	orrs	r2, r3
 80061ac:	68bb      	ldr	r3, [r7, #8]
 80061ae:	699b      	ldr	r3, [r3, #24]
 80061b0:	ea42 0103 	orr.w	r1, r2, r3
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	687a      	ldr	r2, [r7, #4]
 80061ba:	430a      	orrs	r2, r1
 80061bc:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80061c4:	d027      	beq.n	8006216 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	68ba      	ldr	r2, [r7, #8]
 80061cc:	6852      	ldr	r2, [r2, #4]
 80061ce:	619a      	str	r2, [r3, #24]
}
 80061d0:	e021      	b.n	8006216 <QSPI_Config+0x300>
        if (cmd->DataMode != QSPI_DATA_NONE)
 80061d2:	68bb      	ldr	r3, [r7, #8]
 80061d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d01d      	beq.n	8006216 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80061da:	68bb      	ldr	r3, [r7, #8]
 80061dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80061de:	68bb      	ldr	r3, [r7, #8]
 80061e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061e2:	431a      	orrs	r2, r3
 80061e4:	68bb      	ldr	r3, [r7, #8]
 80061e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061e8:	431a      	orrs	r2, r3
 80061ea:	68bb      	ldr	r3, [r7, #8]
 80061ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061ee:	431a      	orrs	r2, r3
 80061f0:	68bb      	ldr	r3, [r7, #8]
 80061f2:	695b      	ldr	r3, [r3, #20]
 80061f4:	049b      	lsls	r3, r3, #18
 80061f6:	431a      	orrs	r2, r3
 80061f8:	68bb      	ldr	r3, [r7, #8]
 80061fa:	6a1b      	ldr	r3, [r3, #32]
 80061fc:	431a      	orrs	r2, r3
 80061fe:	68bb      	ldr	r3, [r7, #8]
 8006200:	69db      	ldr	r3, [r3, #28]
 8006202:	431a      	orrs	r2, r3
 8006204:	68bb      	ldr	r3, [r7, #8]
 8006206:	699b      	ldr	r3, [r3, #24]
 8006208:	ea42 0103 	orr.w	r1, r2, r3
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	687a      	ldr	r2, [r7, #4]
 8006212:	430a      	orrs	r2, r1
 8006214:	615a      	str	r2, [r3, #20]
}
 8006216:	bf00      	nop
 8006218:	3714      	adds	r7, #20
 800621a:	46bd      	mov	sp, r7
 800621c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006220:	4770      	bx	lr
	...

08006224 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006224:	b580      	push	{r7, lr}
 8006226:	b08c      	sub	sp, #48	; 0x30
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2b00      	cmp	r3, #0
 8006230:	d101      	bne.n	8006236 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006232:	2301      	movs	r3, #1
 8006234:	e3ff      	b.n	8006a36 <HAL_RCC_OscConfig+0x812>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f003 0301 	and.w	r3, r3, #1
 800623e:	2b00      	cmp	r3, #0
 8006240:	f000 8087 	beq.w	8006352 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006244:	4b99      	ldr	r3, [pc, #612]	; (80064ac <HAL_RCC_OscConfig+0x288>)
 8006246:	691b      	ldr	r3, [r3, #16]
 8006248:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800624c:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800624e:	4b97      	ldr	r3, [pc, #604]	; (80064ac <HAL_RCC_OscConfig+0x288>)
 8006250:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006252:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8006254:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006256:	2b10      	cmp	r3, #16
 8006258:	d007      	beq.n	800626a <HAL_RCC_OscConfig+0x46>
 800625a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800625c:	2b18      	cmp	r3, #24
 800625e:	d110      	bne.n	8006282 <HAL_RCC_OscConfig+0x5e>
 8006260:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006262:	f003 0303 	and.w	r3, r3, #3
 8006266:	2b02      	cmp	r3, #2
 8006268:	d10b      	bne.n	8006282 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800626a:	4b90      	ldr	r3, [pc, #576]	; (80064ac <HAL_RCC_OscConfig+0x288>)
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006272:	2b00      	cmp	r3, #0
 8006274:	d06c      	beq.n	8006350 <HAL_RCC_OscConfig+0x12c>
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	685b      	ldr	r3, [r3, #4]
 800627a:	2b00      	cmp	r3, #0
 800627c:	d168      	bne.n	8006350 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800627e:	2301      	movs	r3, #1
 8006280:	e3d9      	b.n	8006a36 <HAL_RCC_OscConfig+0x812>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	685b      	ldr	r3, [r3, #4]
 8006286:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800628a:	d106      	bne.n	800629a <HAL_RCC_OscConfig+0x76>
 800628c:	4b87      	ldr	r3, [pc, #540]	; (80064ac <HAL_RCC_OscConfig+0x288>)
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	4a86      	ldr	r2, [pc, #536]	; (80064ac <HAL_RCC_OscConfig+0x288>)
 8006292:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006296:	6013      	str	r3, [r2, #0]
 8006298:	e02e      	b.n	80062f8 <HAL_RCC_OscConfig+0xd4>
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	685b      	ldr	r3, [r3, #4]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d10c      	bne.n	80062bc <HAL_RCC_OscConfig+0x98>
 80062a2:	4b82      	ldr	r3, [pc, #520]	; (80064ac <HAL_RCC_OscConfig+0x288>)
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	4a81      	ldr	r2, [pc, #516]	; (80064ac <HAL_RCC_OscConfig+0x288>)
 80062a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80062ac:	6013      	str	r3, [r2, #0]
 80062ae:	4b7f      	ldr	r3, [pc, #508]	; (80064ac <HAL_RCC_OscConfig+0x288>)
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	4a7e      	ldr	r2, [pc, #504]	; (80064ac <HAL_RCC_OscConfig+0x288>)
 80062b4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80062b8:	6013      	str	r3, [r2, #0]
 80062ba:	e01d      	b.n	80062f8 <HAL_RCC_OscConfig+0xd4>
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	685b      	ldr	r3, [r3, #4]
 80062c0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80062c4:	d10c      	bne.n	80062e0 <HAL_RCC_OscConfig+0xbc>
 80062c6:	4b79      	ldr	r3, [pc, #484]	; (80064ac <HAL_RCC_OscConfig+0x288>)
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	4a78      	ldr	r2, [pc, #480]	; (80064ac <HAL_RCC_OscConfig+0x288>)
 80062cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80062d0:	6013      	str	r3, [r2, #0]
 80062d2:	4b76      	ldr	r3, [pc, #472]	; (80064ac <HAL_RCC_OscConfig+0x288>)
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	4a75      	ldr	r2, [pc, #468]	; (80064ac <HAL_RCC_OscConfig+0x288>)
 80062d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80062dc:	6013      	str	r3, [r2, #0]
 80062de:	e00b      	b.n	80062f8 <HAL_RCC_OscConfig+0xd4>
 80062e0:	4b72      	ldr	r3, [pc, #456]	; (80064ac <HAL_RCC_OscConfig+0x288>)
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	4a71      	ldr	r2, [pc, #452]	; (80064ac <HAL_RCC_OscConfig+0x288>)
 80062e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80062ea:	6013      	str	r3, [r2, #0]
 80062ec:	4b6f      	ldr	r3, [pc, #444]	; (80064ac <HAL_RCC_OscConfig+0x288>)
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	4a6e      	ldr	r2, [pc, #440]	; (80064ac <HAL_RCC_OscConfig+0x288>)
 80062f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80062f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	685b      	ldr	r3, [r3, #4]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d013      	beq.n	8006328 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006300:	f7fd fd36 	bl	8003d70 <HAL_GetTick>
 8006304:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006306:	e008      	b.n	800631a <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006308:	f7fd fd32 	bl	8003d70 <HAL_GetTick>
 800630c:	4602      	mov	r2, r0
 800630e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006310:	1ad3      	subs	r3, r2, r3
 8006312:	2b64      	cmp	r3, #100	; 0x64
 8006314:	d901      	bls.n	800631a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8006316:	2303      	movs	r3, #3
 8006318:	e38d      	b.n	8006a36 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800631a:	4b64      	ldr	r3, [pc, #400]	; (80064ac <HAL_RCC_OscConfig+0x288>)
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006322:	2b00      	cmp	r3, #0
 8006324:	d0f0      	beq.n	8006308 <HAL_RCC_OscConfig+0xe4>
 8006326:	e014      	b.n	8006352 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006328:	f7fd fd22 	bl	8003d70 <HAL_GetTick>
 800632c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800632e:	e008      	b.n	8006342 <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006330:	f7fd fd1e 	bl	8003d70 <HAL_GetTick>
 8006334:	4602      	mov	r2, r0
 8006336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006338:	1ad3      	subs	r3, r2, r3
 800633a:	2b64      	cmp	r3, #100	; 0x64
 800633c:	d901      	bls.n	8006342 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800633e:	2303      	movs	r3, #3
 8006340:	e379      	b.n	8006a36 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006342:	4b5a      	ldr	r3, [pc, #360]	; (80064ac <HAL_RCC_OscConfig+0x288>)
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800634a:	2b00      	cmp	r3, #0
 800634c:	d1f0      	bne.n	8006330 <HAL_RCC_OscConfig+0x10c>
 800634e:	e000      	b.n	8006352 <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006350:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f003 0302 	and.w	r3, r3, #2
 800635a:	2b00      	cmp	r3, #0
 800635c:	f000 80ae 	beq.w	80064bc <HAL_RCC_OscConfig+0x298>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006360:	4b52      	ldr	r3, [pc, #328]	; (80064ac <HAL_RCC_OscConfig+0x288>)
 8006362:	691b      	ldr	r3, [r3, #16]
 8006364:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006368:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800636a:	4b50      	ldr	r3, [pc, #320]	; (80064ac <HAL_RCC_OscConfig+0x288>)
 800636c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800636e:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8006370:	6a3b      	ldr	r3, [r7, #32]
 8006372:	2b00      	cmp	r3, #0
 8006374:	d007      	beq.n	8006386 <HAL_RCC_OscConfig+0x162>
 8006376:	6a3b      	ldr	r3, [r7, #32]
 8006378:	2b18      	cmp	r3, #24
 800637a:	d13a      	bne.n	80063f2 <HAL_RCC_OscConfig+0x1ce>
 800637c:	69fb      	ldr	r3, [r7, #28]
 800637e:	f003 0303 	and.w	r3, r3, #3
 8006382:	2b00      	cmp	r3, #0
 8006384:	d135      	bne.n	80063f2 <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006386:	4b49      	ldr	r3, [pc, #292]	; (80064ac <HAL_RCC_OscConfig+0x288>)
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	f003 0304 	and.w	r3, r3, #4
 800638e:	2b00      	cmp	r3, #0
 8006390:	d005      	beq.n	800639e <HAL_RCC_OscConfig+0x17a>
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	68db      	ldr	r3, [r3, #12]
 8006396:	2b00      	cmp	r3, #0
 8006398:	d101      	bne.n	800639e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800639a:	2301      	movs	r3, #1
 800639c:	e34b      	b.n	8006a36 <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800639e:	f7fd fd17 	bl	8003dd0 <HAL_GetREVID>
 80063a2:	4603      	mov	r3, r0
 80063a4:	f241 0203 	movw	r2, #4099	; 0x1003
 80063a8:	4293      	cmp	r3, r2
 80063aa:	d817      	bhi.n	80063dc <HAL_RCC_OscConfig+0x1b8>
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	691b      	ldr	r3, [r3, #16]
 80063b0:	2b40      	cmp	r3, #64	; 0x40
 80063b2:	d108      	bne.n	80063c6 <HAL_RCC_OscConfig+0x1a2>
 80063b4:	4b3d      	ldr	r3, [pc, #244]	; (80064ac <HAL_RCC_OscConfig+0x288>)
 80063b6:	685b      	ldr	r3, [r3, #4]
 80063b8:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80063bc:	4a3b      	ldr	r2, [pc, #236]	; (80064ac <HAL_RCC_OscConfig+0x288>)
 80063be:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80063c2:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80063c4:	e07a      	b.n	80064bc <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80063c6:	4b39      	ldr	r3, [pc, #228]	; (80064ac <HAL_RCC_OscConfig+0x288>)
 80063c8:	685b      	ldr	r3, [r3, #4]
 80063ca:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	691b      	ldr	r3, [r3, #16]
 80063d2:	031b      	lsls	r3, r3, #12
 80063d4:	4935      	ldr	r1, [pc, #212]	; (80064ac <HAL_RCC_OscConfig+0x288>)
 80063d6:	4313      	orrs	r3, r2
 80063d8:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80063da:	e06f      	b.n	80064bc <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80063dc:	4b33      	ldr	r3, [pc, #204]	; (80064ac <HAL_RCC_OscConfig+0x288>)
 80063de:	685b      	ldr	r3, [r3, #4]
 80063e0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	691b      	ldr	r3, [r3, #16]
 80063e8:	061b      	lsls	r3, r3, #24
 80063ea:	4930      	ldr	r1, [pc, #192]	; (80064ac <HAL_RCC_OscConfig+0x288>)
 80063ec:	4313      	orrs	r3, r2
 80063ee:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80063f0:	e064      	b.n	80064bc <HAL_RCC_OscConfig+0x298>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	68db      	ldr	r3, [r3, #12]
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d045      	beq.n	8006486 <HAL_RCC_OscConfig+0x262>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80063fa:	4b2c      	ldr	r3, [pc, #176]	; (80064ac <HAL_RCC_OscConfig+0x288>)
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f023 0219 	bic.w	r2, r3, #25
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	68db      	ldr	r3, [r3, #12]
 8006406:	4929      	ldr	r1, [pc, #164]	; (80064ac <HAL_RCC_OscConfig+0x288>)
 8006408:	4313      	orrs	r3, r2
 800640a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800640c:	f7fd fcb0 	bl	8003d70 <HAL_GetTick>
 8006410:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006412:	e008      	b.n	8006426 <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006414:	f7fd fcac 	bl	8003d70 <HAL_GetTick>
 8006418:	4602      	mov	r2, r0
 800641a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800641c:	1ad3      	subs	r3, r2, r3
 800641e:	2b02      	cmp	r3, #2
 8006420:	d901      	bls.n	8006426 <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 8006422:	2303      	movs	r3, #3
 8006424:	e307      	b.n	8006a36 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006426:	4b21      	ldr	r3, [pc, #132]	; (80064ac <HAL_RCC_OscConfig+0x288>)
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	f003 0304 	and.w	r3, r3, #4
 800642e:	2b00      	cmp	r3, #0
 8006430:	d0f0      	beq.n	8006414 <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006432:	f7fd fccd 	bl	8003dd0 <HAL_GetREVID>
 8006436:	4603      	mov	r3, r0
 8006438:	f241 0203 	movw	r2, #4099	; 0x1003
 800643c:	4293      	cmp	r3, r2
 800643e:	d817      	bhi.n	8006470 <HAL_RCC_OscConfig+0x24c>
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	691b      	ldr	r3, [r3, #16]
 8006444:	2b40      	cmp	r3, #64	; 0x40
 8006446:	d108      	bne.n	800645a <HAL_RCC_OscConfig+0x236>
 8006448:	4b18      	ldr	r3, [pc, #96]	; (80064ac <HAL_RCC_OscConfig+0x288>)
 800644a:	685b      	ldr	r3, [r3, #4]
 800644c:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8006450:	4a16      	ldr	r2, [pc, #88]	; (80064ac <HAL_RCC_OscConfig+0x288>)
 8006452:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006456:	6053      	str	r3, [r2, #4]
 8006458:	e030      	b.n	80064bc <HAL_RCC_OscConfig+0x298>
 800645a:	4b14      	ldr	r3, [pc, #80]	; (80064ac <HAL_RCC_OscConfig+0x288>)
 800645c:	685b      	ldr	r3, [r3, #4]
 800645e:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	691b      	ldr	r3, [r3, #16]
 8006466:	031b      	lsls	r3, r3, #12
 8006468:	4910      	ldr	r1, [pc, #64]	; (80064ac <HAL_RCC_OscConfig+0x288>)
 800646a:	4313      	orrs	r3, r2
 800646c:	604b      	str	r3, [r1, #4]
 800646e:	e025      	b.n	80064bc <HAL_RCC_OscConfig+0x298>
 8006470:	4b0e      	ldr	r3, [pc, #56]	; (80064ac <HAL_RCC_OscConfig+0x288>)
 8006472:	685b      	ldr	r3, [r3, #4]
 8006474:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	691b      	ldr	r3, [r3, #16]
 800647c:	061b      	lsls	r3, r3, #24
 800647e:	490b      	ldr	r1, [pc, #44]	; (80064ac <HAL_RCC_OscConfig+0x288>)
 8006480:	4313      	orrs	r3, r2
 8006482:	604b      	str	r3, [r1, #4]
 8006484:	e01a      	b.n	80064bc <HAL_RCC_OscConfig+0x298>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006486:	4b09      	ldr	r3, [pc, #36]	; (80064ac <HAL_RCC_OscConfig+0x288>)
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	4a08      	ldr	r2, [pc, #32]	; (80064ac <HAL_RCC_OscConfig+0x288>)
 800648c:	f023 0301 	bic.w	r3, r3, #1
 8006490:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006492:	f7fd fc6d 	bl	8003d70 <HAL_GetTick>
 8006496:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006498:	e00a      	b.n	80064b0 <HAL_RCC_OscConfig+0x28c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800649a:	f7fd fc69 	bl	8003d70 <HAL_GetTick>
 800649e:	4602      	mov	r2, r0
 80064a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064a2:	1ad3      	subs	r3, r2, r3
 80064a4:	2b02      	cmp	r3, #2
 80064a6:	d903      	bls.n	80064b0 <HAL_RCC_OscConfig+0x28c>
          {
            return HAL_TIMEOUT;
 80064a8:	2303      	movs	r3, #3
 80064aa:	e2c4      	b.n	8006a36 <HAL_RCC_OscConfig+0x812>
 80064ac:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80064b0:	4ba4      	ldr	r3, [pc, #656]	; (8006744 <HAL_RCC_OscConfig+0x520>)
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f003 0304 	and.w	r3, r3, #4
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d1ee      	bne.n	800649a <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	f003 0310 	and.w	r3, r3, #16
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	f000 80a9 	beq.w	800661c <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80064ca:	4b9e      	ldr	r3, [pc, #632]	; (8006744 <HAL_RCC_OscConfig+0x520>)
 80064cc:	691b      	ldr	r3, [r3, #16]
 80064ce:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80064d2:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80064d4:	4b9b      	ldr	r3, [pc, #620]	; (8006744 <HAL_RCC_OscConfig+0x520>)
 80064d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064d8:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80064da:	69bb      	ldr	r3, [r7, #24]
 80064dc:	2b08      	cmp	r3, #8
 80064de:	d007      	beq.n	80064f0 <HAL_RCC_OscConfig+0x2cc>
 80064e0:	69bb      	ldr	r3, [r7, #24]
 80064e2:	2b18      	cmp	r3, #24
 80064e4:	d13a      	bne.n	800655c <HAL_RCC_OscConfig+0x338>
 80064e6:	697b      	ldr	r3, [r7, #20]
 80064e8:	f003 0303 	and.w	r3, r3, #3
 80064ec:	2b01      	cmp	r3, #1
 80064ee:	d135      	bne.n	800655c <HAL_RCC_OscConfig+0x338>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80064f0:	4b94      	ldr	r3, [pc, #592]	; (8006744 <HAL_RCC_OscConfig+0x520>)
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d005      	beq.n	8006508 <HAL_RCC_OscConfig+0x2e4>
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	69db      	ldr	r3, [r3, #28]
 8006500:	2b80      	cmp	r3, #128	; 0x80
 8006502:	d001      	beq.n	8006508 <HAL_RCC_OscConfig+0x2e4>
      {
        return HAL_ERROR;
 8006504:	2301      	movs	r3, #1
 8006506:	e296      	b.n	8006a36 <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006508:	f7fd fc62 	bl	8003dd0 <HAL_GetREVID>
 800650c:	4603      	mov	r3, r0
 800650e:	f241 0203 	movw	r2, #4099	; 0x1003
 8006512:	4293      	cmp	r3, r2
 8006514:	d817      	bhi.n	8006546 <HAL_RCC_OscConfig+0x322>
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	6a1b      	ldr	r3, [r3, #32]
 800651a:	2b20      	cmp	r3, #32
 800651c:	d108      	bne.n	8006530 <HAL_RCC_OscConfig+0x30c>
 800651e:	4b89      	ldr	r3, [pc, #548]	; (8006744 <HAL_RCC_OscConfig+0x520>)
 8006520:	685b      	ldr	r3, [r3, #4]
 8006522:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8006526:	4a87      	ldr	r2, [pc, #540]	; (8006744 <HAL_RCC_OscConfig+0x520>)
 8006528:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800652c:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800652e:	e075      	b.n	800661c <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006530:	4b84      	ldr	r3, [pc, #528]	; (8006744 <HAL_RCC_OscConfig+0x520>)
 8006532:	685b      	ldr	r3, [r3, #4]
 8006534:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	6a1b      	ldr	r3, [r3, #32]
 800653c:	069b      	lsls	r3, r3, #26
 800653e:	4981      	ldr	r1, [pc, #516]	; (8006744 <HAL_RCC_OscConfig+0x520>)
 8006540:	4313      	orrs	r3, r2
 8006542:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006544:	e06a      	b.n	800661c <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006546:	4b7f      	ldr	r3, [pc, #508]	; (8006744 <HAL_RCC_OscConfig+0x520>)
 8006548:	68db      	ldr	r3, [r3, #12]
 800654a:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	6a1b      	ldr	r3, [r3, #32]
 8006552:	061b      	lsls	r3, r3, #24
 8006554:	497b      	ldr	r1, [pc, #492]	; (8006744 <HAL_RCC_OscConfig+0x520>)
 8006556:	4313      	orrs	r3, r2
 8006558:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800655a:	e05f      	b.n	800661c <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	69db      	ldr	r3, [r3, #28]
 8006560:	2b00      	cmp	r3, #0
 8006562:	d042      	beq.n	80065ea <HAL_RCC_OscConfig+0x3c6>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8006564:	4b77      	ldr	r3, [pc, #476]	; (8006744 <HAL_RCC_OscConfig+0x520>)
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	4a76      	ldr	r2, [pc, #472]	; (8006744 <HAL_RCC_OscConfig+0x520>)
 800656a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800656e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006570:	f7fd fbfe 	bl	8003d70 <HAL_GetTick>
 8006574:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006576:	e008      	b.n	800658a <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8006578:	f7fd fbfa 	bl	8003d70 <HAL_GetTick>
 800657c:	4602      	mov	r2, r0
 800657e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006580:	1ad3      	subs	r3, r2, r3
 8006582:	2b02      	cmp	r3, #2
 8006584:	d901      	bls.n	800658a <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8006586:	2303      	movs	r3, #3
 8006588:	e255      	b.n	8006a36 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800658a:	4b6e      	ldr	r3, [pc, #440]	; (8006744 <HAL_RCC_OscConfig+0x520>)
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006592:	2b00      	cmp	r3, #0
 8006594:	d0f0      	beq.n	8006578 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006596:	f7fd fc1b 	bl	8003dd0 <HAL_GetREVID>
 800659a:	4603      	mov	r3, r0
 800659c:	f241 0203 	movw	r2, #4099	; 0x1003
 80065a0:	4293      	cmp	r3, r2
 80065a2:	d817      	bhi.n	80065d4 <HAL_RCC_OscConfig+0x3b0>
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	6a1b      	ldr	r3, [r3, #32]
 80065a8:	2b20      	cmp	r3, #32
 80065aa:	d108      	bne.n	80065be <HAL_RCC_OscConfig+0x39a>
 80065ac:	4b65      	ldr	r3, [pc, #404]	; (8006744 <HAL_RCC_OscConfig+0x520>)
 80065ae:	685b      	ldr	r3, [r3, #4]
 80065b0:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80065b4:	4a63      	ldr	r2, [pc, #396]	; (8006744 <HAL_RCC_OscConfig+0x520>)
 80065b6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80065ba:	6053      	str	r3, [r2, #4]
 80065bc:	e02e      	b.n	800661c <HAL_RCC_OscConfig+0x3f8>
 80065be:	4b61      	ldr	r3, [pc, #388]	; (8006744 <HAL_RCC_OscConfig+0x520>)
 80065c0:	685b      	ldr	r3, [r3, #4]
 80065c2:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	6a1b      	ldr	r3, [r3, #32]
 80065ca:	069b      	lsls	r3, r3, #26
 80065cc:	495d      	ldr	r1, [pc, #372]	; (8006744 <HAL_RCC_OscConfig+0x520>)
 80065ce:	4313      	orrs	r3, r2
 80065d0:	604b      	str	r3, [r1, #4]
 80065d2:	e023      	b.n	800661c <HAL_RCC_OscConfig+0x3f8>
 80065d4:	4b5b      	ldr	r3, [pc, #364]	; (8006744 <HAL_RCC_OscConfig+0x520>)
 80065d6:	68db      	ldr	r3, [r3, #12]
 80065d8:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6a1b      	ldr	r3, [r3, #32]
 80065e0:	061b      	lsls	r3, r3, #24
 80065e2:	4958      	ldr	r1, [pc, #352]	; (8006744 <HAL_RCC_OscConfig+0x520>)
 80065e4:	4313      	orrs	r3, r2
 80065e6:	60cb      	str	r3, [r1, #12]
 80065e8:	e018      	b.n	800661c <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80065ea:	4b56      	ldr	r3, [pc, #344]	; (8006744 <HAL_RCC_OscConfig+0x520>)
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	4a55      	ldr	r2, [pc, #340]	; (8006744 <HAL_RCC_OscConfig+0x520>)
 80065f0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80065f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065f6:	f7fd fbbb 	bl	8003d70 <HAL_GetTick>
 80065fa:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80065fc:	e008      	b.n	8006610 <HAL_RCC_OscConfig+0x3ec>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80065fe:	f7fd fbb7 	bl	8003d70 <HAL_GetTick>
 8006602:	4602      	mov	r2, r0
 8006604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006606:	1ad3      	subs	r3, r2, r3
 8006608:	2b02      	cmp	r3, #2
 800660a:	d901      	bls.n	8006610 <HAL_RCC_OscConfig+0x3ec>
          {
            return HAL_TIMEOUT;
 800660c:	2303      	movs	r3, #3
 800660e:	e212      	b.n	8006a36 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006610:	4b4c      	ldr	r3, [pc, #304]	; (8006744 <HAL_RCC_OscConfig+0x520>)
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006618:	2b00      	cmp	r3, #0
 800661a:	d1f0      	bne.n	80065fe <HAL_RCC_OscConfig+0x3da>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f003 0308 	and.w	r3, r3, #8
 8006624:	2b00      	cmp	r3, #0
 8006626:	d036      	beq.n	8006696 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	695b      	ldr	r3, [r3, #20]
 800662c:	2b00      	cmp	r3, #0
 800662e:	d019      	beq.n	8006664 <HAL_RCC_OscConfig+0x440>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006630:	4b44      	ldr	r3, [pc, #272]	; (8006744 <HAL_RCC_OscConfig+0x520>)
 8006632:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006634:	4a43      	ldr	r2, [pc, #268]	; (8006744 <HAL_RCC_OscConfig+0x520>)
 8006636:	f043 0301 	orr.w	r3, r3, #1
 800663a:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800663c:	f7fd fb98 	bl	8003d70 <HAL_GetTick>
 8006640:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006642:	e008      	b.n	8006656 <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006644:	f7fd fb94 	bl	8003d70 <HAL_GetTick>
 8006648:	4602      	mov	r2, r0
 800664a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800664c:	1ad3      	subs	r3, r2, r3
 800664e:	2b02      	cmp	r3, #2
 8006650:	d901      	bls.n	8006656 <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 8006652:	2303      	movs	r3, #3
 8006654:	e1ef      	b.n	8006a36 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006656:	4b3b      	ldr	r3, [pc, #236]	; (8006744 <HAL_RCC_OscConfig+0x520>)
 8006658:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800665a:	f003 0302 	and.w	r3, r3, #2
 800665e:	2b00      	cmp	r3, #0
 8006660:	d0f0      	beq.n	8006644 <HAL_RCC_OscConfig+0x420>
 8006662:	e018      	b.n	8006696 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006664:	4b37      	ldr	r3, [pc, #220]	; (8006744 <HAL_RCC_OscConfig+0x520>)
 8006666:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006668:	4a36      	ldr	r2, [pc, #216]	; (8006744 <HAL_RCC_OscConfig+0x520>)
 800666a:	f023 0301 	bic.w	r3, r3, #1
 800666e:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006670:	f7fd fb7e 	bl	8003d70 <HAL_GetTick>
 8006674:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006676:	e008      	b.n	800668a <HAL_RCC_OscConfig+0x466>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006678:	f7fd fb7a 	bl	8003d70 <HAL_GetTick>
 800667c:	4602      	mov	r2, r0
 800667e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006680:	1ad3      	subs	r3, r2, r3
 8006682:	2b02      	cmp	r3, #2
 8006684:	d901      	bls.n	800668a <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 8006686:	2303      	movs	r3, #3
 8006688:	e1d5      	b.n	8006a36 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800668a:	4b2e      	ldr	r3, [pc, #184]	; (8006744 <HAL_RCC_OscConfig+0x520>)
 800668c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800668e:	f003 0302 	and.w	r3, r3, #2
 8006692:	2b00      	cmp	r3, #0
 8006694:	d1f0      	bne.n	8006678 <HAL_RCC_OscConfig+0x454>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f003 0320 	and.w	r3, r3, #32
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d036      	beq.n	8006710 <HAL_RCC_OscConfig+0x4ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	699b      	ldr	r3, [r3, #24]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d019      	beq.n	80066de <HAL_RCC_OscConfig+0x4ba>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80066aa:	4b26      	ldr	r3, [pc, #152]	; (8006744 <HAL_RCC_OscConfig+0x520>)
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	4a25      	ldr	r2, [pc, #148]	; (8006744 <HAL_RCC_OscConfig+0x520>)
 80066b0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80066b4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80066b6:	f7fd fb5b 	bl	8003d70 <HAL_GetTick>
 80066ba:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80066bc:	e008      	b.n	80066d0 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80066be:	f7fd fb57 	bl	8003d70 <HAL_GetTick>
 80066c2:	4602      	mov	r2, r0
 80066c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066c6:	1ad3      	subs	r3, r2, r3
 80066c8:	2b02      	cmp	r3, #2
 80066ca:	d901      	bls.n	80066d0 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 80066cc:	2303      	movs	r3, #3
 80066ce:	e1b2      	b.n	8006a36 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80066d0:	4b1c      	ldr	r3, [pc, #112]	; (8006744 <HAL_RCC_OscConfig+0x520>)
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d0f0      	beq.n	80066be <HAL_RCC_OscConfig+0x49a>
 80066dc:	e018      	b.n	8006710 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80066de:	4b19      	ldr	r3, [pc, #100]	; (8006744 <HAL_RCC_OscConfig+0x520>)
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	4a18      	ldr	r2, [pc, #96]	; (8006744 <HAL_RCC_OscConfig+0x520>)
 80066e4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80066e8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80066ea:	f7fd fb41 	bl	8003d70 <HAL_GetTick>
 80066ee:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80066f0:	e008      	b.n	8006704 <HAL_RCC_OscConfig+0x4e0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80066f2:	f7fd fb3d 	bl	8003d70 <HAL_GetTick>
 80066f6:	4602      	mov	r2, r0
 80066f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066fa:	1ad3      	subs	r3, r2, r3
 80066fc:	2b02      	cmp	r3, #2
 80066fe:	d901      	bls.n	8006704 <HAL_RCC_OscConfig+0x4e0>
        {
          return HAL_TIMEOUT;
 8006700:	2303      	movs	r3, #3
 8006702:	e198      	b.n	8006a36 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006704:	4b0f      	ldr	r3, [pc, #60]	; (8006744 <HAL_RCC_OscConfig+0x520>)
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800670c:	2b00      	cmp	r3, #0
 800670e:	d1f0      	bne.n	80066f2 <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f003 0304 	and.w	r3, r3, #4
 8006718:	2b00      	cmp	r3, #0
 800671a:	f000 8085 	beq.w	8006828 <HAL_RCC_OscConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800671e:	4b0a      	ldr	r3, [pc, #40]	; (8006748 <HAL_RCC_OscConfig+0x524>)
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	4a09      	ldr	r2, [pc, #36]	; (8006748 <HAL_RCC_OscConfig+0x524>)
 8006724:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006728:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800672a:	f7fd fb21 	bl	8003d70 <HAL_GetTick>
 800672e:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006730:	e00c      	b.n	800674c <HAL_RCC_OscConfig+0x528>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006732:	f7fd fb1d 	bl	8003d70 <HAL_GetTick>
 8006736:	4602      	mov	r2, r0
 8006738:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800673a:	1ad3      	subs	r3, r2, r3
 800673c:	2b64      	cmp	r3, #100	; 0x64
 800673e:	d905      	bls.n	800674c <HAL_RCC_OscConfig+0x528>
      {
        return HAL_TIMEOUT;
 8006740:	2303      	movs	r3, #3
 8006742:	e178      	b.n	8006a36 <HAL_RCC_OscConfig+0x812>
 8006744:	58024400 	.word	0x58024400
 8006748:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800674c:	4b96      	ldr	r3, [pc, #600]	; (80069a8 <HAL_RCC_OscConfig+0x784>)
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006754:	2b00      	cmp	r3, #0
 8006756:	d0ec      	beq.n	8006732 <HAL_RCC_OscConfig+0x50e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	689b      	ldr	r3, [r3, #8]
 800675c:	2b01      	cmp	r3, #1
 800675e:	d106      	bne.n	800676e <HAL_RCC_OscConfig+0x54a>
 8006760:	4b92      	ldr	r3, [pc, #584]	; (80069ac <HAL_RCC_OscConfig+0x788>)
 8006762:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006764:	4a91      	ldr	r2, [pc, #580]	; (80069ac <HAL_RCC_OscConfig+0x788>)
 8006766:	f043 0301 	orr.w	r3, r3, #1
 800676a:	6713      	str	r3, [r2, #112]	; 0x70
 800676c:	e02d      	b.n	80067ca <HAL_RCC_OscConfig+0x5a6>
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	689b      	ldr	r3, [r3, #8]
 8006772:	2b00      	cmp	r3, #0
 8006774:	d10c      	bne.n	8006790 <HAL_RCC_OscConfig+0x56c>
 8006776:	4b8d      	ldr	r3, [pc, #564]	; (80069ac <HAL_RCC_OscConfig+0x788>)
 8006778:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800677a:	4a8c      	ldr	r2, [pc, #560]	; (80069ac <HAL_RCC_OscConfig+0x788>)
 800677c:	f023 0301 	bic.w	r3, r3, #1
 8006780:	6713      	str	r3, [r2, #112]	; 0x70
 8006782:	4b8a      	ldr	r3, [pc, #552]	; (80069ac <HAL_RCC_OscConfig+0x788>)
 8006784:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006786:	4a89      	ldr	r2, [pc, #548]	; (80069ac <HAL_RCC_OscConfig+0x788>)
 8006788:	f023 0304 	bic.w	r3, r3, #4
 800678c:	6713      	str	r3, [r2, #112]	; 0x70
 800678e:	e01c      	b.n	80067ca <HAL_RCC_OscConfig+0x5a6>
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	689b      	ldr	r3, [r3, #8]
 8006794:	2b05      	cmp	r3, #5
 8006796:	d10c      	bne.n	80067b2 <HAL_RCC_OscConfig+0x58e>
 8006798:	4b84      	ldr	r3, [pc, #528]	; (80069ac <HAL_RCC_OscConfig+0x788>)
 800679a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800679c:	4a83      	ldr	r2, [pc, #524]	; (80069ac <HAL_RCC_OscConfig+0x788>)
 800679e:	f043 0304 	orr.w	r3, r3, #4
 80067a2:	6713      	str	r3, [r2, #112]	; 0x70
 80067a4:	4b81      	ldr	r3, [pc, #516]	; (80069ac <HAL_RCC_OscConfig+0x788>)
 80067a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067a8:	4a80      	ldr	r2, [pc, #512]	; (80069ac <HAL_RCC_OscConfig+0x788>)
 80067aa:	f043 0301 	orr.w	r3, r3, #1
 80067ae:	6713      	str	r3, [r2, #112]	; 0x70
 80067b0:	e00b      	b.n	80067ca <HAL_RCC_OscConfig+0x5a6>
 80067b2:	4b7e      	ldr	r3, [pc, #504]	; (80069ac <HAL_RCC_OscConfig+0x788>)
 80067b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067b6:	4a7d      	ldr	r2, [pc, #500]	; (80069ac <HAL_RCC_OscConfig+0x788>)
 80067b8:	f023 0301 	bic.w	r3, r3, #1
 80067bc:	6713      	str	r3, [r2, #112]	; 0x70
 80067be:	4b7b      	ldr	r3, [pc, #492]	; (80069ac <HAL_RCC_OscConfig+0x788>)
 80067c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067c2:	4a7a      	ldr	r2, [pc, #488]	; (80069ac <HAL_RCC_OscConfig+0x788>)
 80067c4:	f023 0304 	bic.w	r3, r3, #4
 80067c8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	689b      	ldr	r3, [r3, #8]
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d015      	beq.n	80067fe <HAL_RCC_OscConfig+0x5da>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067d2:	f7fd facd 	bl	8003d70 <HAL_GetTick>
 80067d6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80067d8:	e00a      	b.n	80067f0 <HAL_RCC_OscConfig+0x5cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80067da:	f7fd fac9 	bl	8003d70 <HAL_GetTick>
 80067de:	4602      	mov	r2, r0
 80067e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067e2:	1ad3      	subs	r3, r2, r3
 80067e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80067e8:	4293      	cmp	r3, r2
 80067ea:	d901      	bls.n	80067f0 <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 80067ec:	2303      	movs	r3, #3
 80067ee:	e122      	b.n	8006a36 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80067f0:	4b6e      	ldr	r3, [pc, #440]	; (80069ac <HAL_RCC_OscConfig+0x788>)
 80067f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067f4:	f003 0302 	and.w	r3, r3, #2
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d0ee      	beq.n	80067da <HAL_RCC_OscConfig+0x5b6>
 80067fc:	e014      	b.n	8006828 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067fe:	f7fd fab7 	bl	8003d70 <HAL_GetTick>
 8006802:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006804:	e00a      	b.n	800681c <HAL_RCC_OscConfig+0x5f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006806:	f7fd fab3 	bl	8003d70 <HAL_GetTick>
 800680a:	4602      	mov	r2, r0
 800680c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800680e:	1ad3      	subs	r3, r2, r3
 8006810:	f241 3288 	movw	r2, #5000	; 0x1388
 8006814:	4293      	cmp	r3, r2
 8006816:	d901      	bls.n	800681c <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_TIMEOUT;
 8006818:	2303      	movs	r3, #3
 800681a:	e10c      	b.n	8006a36 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800681c:	4b63      	ldr	r3, [pc, #396]	; (80069ac <HAL_RCC_OscConfig+0x788>)
 800681e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006820:	f003 0302 	and.w	r3, r3, #2
 8006824:	2b00      	cmp	r3, #0
 8006826:	d1ee      	bne.n	8006806 <HAL_RCC_OscConfig+0x5e2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800682c:	2b00      	cmp	r3, #0
 800682e:	f000 8101 	beq.w	8006a34 <HAL_RCC_OscConfig+0x810>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8006832:	4b5e      	ldr	r3, [pc, #376]	; (80069ac <HAL_RCC_OscConfig+0x788>)
 8006834:	691b      	ldr	r3, [r3, #16]
 8006836:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800683a:	2b18      	cmp	r3, #24
 800683c:	f000 80bc 	beq.w	80069b8 <HAL_RCC_OscConfig+0x794>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006844:	2b02      	cmp	r3, #2
 8006846:	f040 8095 	bne.w	8006974 <HAL_RCC_OscConfig+0x750>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800684a:	4b58      	ldr	r3, [pc, #352]	; (80069ac <HAL_RCC_OscConfig+0x788>)
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	4a57      	ldr	r2, [pc, #348]	; (80069ac <HAL_RCC_OscConfig+0x788>)
 8006850:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006854:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006856:	f7fd fa8b 	bl	8003d70 <HAL_GetTick>
 800685a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800685c:	e008      	b.n	8006870 <HAL_RCC_OscConfig+0x64c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800685e:	f7fd fa87 	bl	8003d70 <HAL_GetTick>
 8006862:	4602      	mov	r2, r0
 8006864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006866:	1ad3      	subs	r3, r2, r3
 8006868:	2b02      	cmp	r3, #2
 800686a:	d901      	bls.n	8006870 <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 800686c:	2303      	movs	r3, #3
 800686e:	e0e2      	b.n	8006a36 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006870:	4b4e      	ldr	r3, [pc, #312]	; (80069ac <HAL_RCC_OscConfig+0x788>)
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006878:	2b00      	cmp	r3, #0
 800687a:	d1f0      	bne.n	800685e <HAL_RCC_OscConfig+0x63a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800687c:	4b4b      	ldr	r3, [pc, #300]	; (80069ac <HAL_RCC_OscConfig+0x788>)
 800687e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006880:	4b4b      	ldr	r3, [pc, #300]	; (80069b0 <HAL_RCC_OscConfig+0x78c>)
 8006882:	4013      	ands	r3, r2
 8006884:	687a      	ldr	r2, [r7, #4]
 8006886:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8006888:	687a      	ldr	r2, [r7, #4]
 800688a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800688c:	0112      	lsls	r2, r2, #4
 800688e:	430a      	orrs	r2, r1
 8006890:	4946      	ldr	r1, [pc, #280]	; (80069ac <HAL_RCC_OscConfig+0x788>)
 8006892:	4313      	orrs	r3, r2
 8006894:	628b      	str	r3, [r1, #40]	; 0x28
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800689a:	3b01      	subs	r3, #1
 800689c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068a4:	3b01      	subs	r3, #1
 80068a6:	025b      	lsls	r3, r3, #9
 80068a8:	b29b      	uxth	r3, r3
 80068aa:	431a      	orrs	r2, r3
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068b0:	3b01      	subs	r3, #1
 80068b2:	041b      	lsls	r3, r3, #16
 80068b4:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80068b8:	431a      	orrs	r2, r3
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068be:	3b01      	subs	r3, #1
 80068c0:	061b      	lsls	r3, r3, #24
 80068c2:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80068c6:	4939      	ldr	r1, [pc, #228]	; (80069ac <HAL_RCC_OscConfig+0x788>)
 80068c8:	4313      	orrs	r3, r2
 80068ca:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 80068cc:	4b37      	ldr	r3, [pc, #220]	; (80069ac <HAL_RCC_OscConfig+0x788>)
 80068ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068d0:	4a36      	ldr	r2, [pc, #216]	; (80069ac <HAL_RCC_OscConfig+0x788>)
 80068d2:	f023 0301 	bic.w	r3, r3, #1
 80068d6:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80068d8:	4b34      	ldr	r3, [pc, #208]	; (80069ac <HAL_RCC_OscConfig+0x788>)
 80068da:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80068dc:	4b35      	ldr	r3, [pc, #212]	; (80069b4 <HAL_RCC_OscConfig+0x790>)
 80068de:	4013      	ands	r3, r2
 80068e0:	687a      	ldr	r2, [r7, #4]
 80068e2:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80068e4:	00d2      	lsls	r2, r2, #3
 80068e6:	4931      	ldr	r1, [pc, #196]	; (80069ac <HAL_RCC_OscConfig+0x788>)
 80068e8:	4313      	orrs	r3, r2
 80068ea:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80068ec:	4b2f      	ldr	r3, [pc, #188]	; (80069ac <HAL_RCC_OscConfig+0x788>)
 80068ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068f0:	f023 020c 	bic.w	r2, r3, #12
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068f8:	492c      	ldr	r1, [pc, #176]	; (80069ac <HAL_RCC_OscConfig+0x788>)
 80068fa:	4313      	orrs	r3, r2
 80068fc:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80068fe:	4b2b      	ldr	r3, [pc, #172]	; (80069ac <HAL_RCC_OscConfig+0x788>)
 8006900:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006902:	f023 0202 	bic.w	r2, r3, #2
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800690a:	4928      	ldr	r1, [pc, #160]	; (80069ac <HAL_RCC_OscConfig+0x788>)
 800690c:	4313      	orrs	r3, r2
 800690e:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006910:	4b26      	ldr	r3, [pc, #152]	; (80069ac <HAL_RCC_OscConfig+0x788>)
 8006912:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006914:	4a25      	ldr	r2, [pc, #148]	; (80069ac <HAL_RCC_OscConfig+0x788>)
 8006916:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800691a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800691c:	4b23      	ldr	r3, [pc, #140]	; (80069ac <HAL_RCC_OscConfig+0x788>)
 800691e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006920:	4a22      	ldr	r2, [pc, #136]	; (80069ac <HAL_RCC_OscConfig+0x788>)
 8006922:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006926:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8006928:	4b20      	ldr	r3, [pc, #128]	; (80069ac <HAL_RCC_OscConfig+0x788>)
 800692a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800692c:	4a1f      	ldr	r2, [pc, #124]	; (80069ac <HAL_RCC_OscConfig+0x788>)
 800692e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006932:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8006934:	4b1d      	ldr	r3, [pc, #116]	; (80069ac <HAL_RCC_OscConfig+0x788>)
 8006936:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006938:	4a1c      	ldr	r2, [pc, #112]	; (80069ac <HAL_RCC_OscConfig+0x788>)
 800693a:	f043 0301 	orr.w	r3, r3, #1
 800693e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006940:	4b1a      	ldr	r3, [pc, #104]	; (80069ac <HAL_RCC_OscConfig+0x788>)
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	4a19      	ldr	r2, [pc, #100]	; (80069ac <HAL_RCC_OscConfig+0x788>)
 8006946:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800694a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800694c:	f7fd fa10 	bl	8003d70 <HAL_GetTick>
 8006950:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006952:	e008      	b.n	8006966 <HAL_RCC_OscConfig+0x742>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006954:	f7fd fa0c 	bl	8003d70 <HAL_GetTick>
 8006958:	4602      	mov	r2, r0
 800695a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800695c:	1ad3      	subs	r3, r2, r3
 800695e:	2b02      	cmp	r3, #2
 8006960:	d901      	bls.n	8006966 <HAL_RCC_OscConfig+0x742>
          {
            return HAL_TIMEOUT;
 8006962:	2303      	movs	r3, #3
 8006964:	e067      	b.n	8006a36 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006966:	4b11      	ldr	r3, [pc, #68]	; (80069ac <HAL_RCC_OscConfig+0x788>)
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800696e:	2b00      	cmp	r3, #0
 8006970:	d0f0      	beq.n	8006954 <HAL_RCC_OscConfig+0x730>
 8006972:	e05f      	b.n	8006a34 <HAL_RCC_OscConfig+0x810>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006974:	4b0d      	ldr	r3, [pc, #52]	; (80069ac <HAL_RCC_OscConfig+0x788>)
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	4a0c      	ldr	r2, [pc, #48]	; (80069ac <HAL_RCC_OscConfig+0x788>)
 800697a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800697e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006980:	f7fd f9f6 	bl	8003d70 <HAL_GetTick>
 8006984:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006986:	e008      	b.n	800699a <HAL_RCC_OscConfig+0x776>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006988:	f7fd f9f2 	bl	8003d70 <HAL_GetTick>
 800698c:	4602      	mov	r2, r0
 800698e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006990:	1ad3      	subs	r3, r2, r3
 8006992:	2b02      	cmp	r3, #2
 8006994:	d901      	bls.n	800699a <HAL_RCC_OscConfig+0x776>
          {
            return HAL_TIMEOUT;
 8006996:	2303      	movs	r3, #3
 8006998:	e04d      	b.n	8006a36 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800699a:	4b04      	ldr	r3, [pc, #16]	; (80069ac <HAL_RCC_OscConfig+0x788>)
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d1f0      	bne.n	8006988 <HAL_RCC_OscConfig+0x764>
 80069a6:	e045      	b.n	8006a34 <HAL_RCC_OscConfig+0x810>
 80069a8:	58024800 	.word	0x58024800
 80069ac:	58024400 	.word	0x58024400
 80069b0:	fffffc0c 	.word	0xfffffc0c
 80069b4:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80069b8:	4b21      	ldr	r3, [pc, #132]	; (8006a40 <HAL_RCC_OscConfig+0x81c>)
 80069ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069bc:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80069be:	4b20      	ldr	r3, [pc, #128]	; (8006a40 <HAL_RCC_OscConfig+0x81c>)
 80069c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069c2:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069c8:	2b01      	cmp	r3, #1
 80069ca:	d031      	beq.n	8006a30 <HAL_RCC_OscConfig+0x80c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80069cc:	693b      	ldr	r3, [r7, #16]
 80069ce:	f003 0203 	and.w	r2, r3, #3
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80069d6:	429a      	cmp	r2, r3
 80069d8:	d12a      	bne.n	8006a30 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80069da:	693b      	ldr	r3, [r7, #16]
 80069dc:	091b      	lsrs	r3, r3, #4
 80069de:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80069e6:	429a      	cmp	r2, r3
 80069e8:	d122      	bne.n	8006a30 <HAL_RCC_OscConfig+0x80c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069f4:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80069f6:	429a      	cmp	r2, r3
 80069f8:	d11a      	bne.n	8006a30 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	0a5b      	lsrs	r3, r3, #9
 80069fe:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a06:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006a08:	429a      	cmp	r2, r3
 8006a0a:	d111      	bne.n	8006a30 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	0c1b      	lsrs	r3, r3, #16
 8006a10:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a18:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006a1a:	429a      	cmp	r2, r3
 8006a1c:	d108      	bne.n	8006a30 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	0e1b      	lsrs	r3, r3, #24
 8006a22:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a2a:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006a2c:	429a      	cmp	r2, r3
 8006a2e:	d001      	beq.n	8006a34 <HAL_RCC_OscConfig+0x810>
      {
        return HAL_ERROR;
 8006a30:	2301      	movs	r3, #1
 8006a32:	e000      	b.n	8006a36 <HAL_RCC_OscConfig+0x812>
      }
    }
  }
  return HAL_OK;
 8006a34:	2300      	movs	r3, #0
}
 8006a36:	4618      	mov	r0, r3
 8006a38:	3730      	adds	r7, #48	; 0x30
 8006a3a:	46bd      	mov	sp, r7
 8006a3c:	bd80      	pop	{r7, pc}
 8006a3e:	bf00      	nop
 8006a40:	58024400 	.word	0x58024400

08006a44 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006a44:	b580      	push	{r7, lr}
 8006a46:	b086      	sub	sp, #24
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
 8006a4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d101      	bne.n	8006a58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006a54:	2301      	movs	r3, #1
 8006a56:	e19c      	b.n	8006d92 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006a58:	4b8a      	ldr	r3, [pc, #552]	; (8006c84 <HAL_RCC_ClockConfig+0x240>)
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	f003 030f 	and.w	r3, r3, #15
 8006a60:	683a      	ldr	r2, [r7, #0]
 8006a62:	429a      	cmp	r2, r3
 8006a64:	d910      	bls.n	8006a88 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a66:	4b87      	ldr	r3, [pc, #540]	; (8006c84 <HAL_RCC_ClockConfig+0x240>)
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	f023 020f 	bic.w	r2, r3, #15
 8006a6e:	4985      	ldr	r1, [pc, #532]	; (8006c84 <HAL_RCC_ClockConfig+0x240>)
 8006a70:	683b      	ldr	r3, [r7, #0]
 8006a72:	4313      	orrs	r3, r2
 8006a74:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a76:	4b83      	ldr	r3, [pc, #524]	; (8006c84 <HAL_RCC_ClockConfig+0x240>)
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f003 030f 	and.w	r3, r3, #15
 8006a7e:	683a      	ldr	r2, [r7, #0]
 8006a80:	429a      	cmp	r2, r3
 8006a82:	d001      	beq.n	8006a88 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006a84:	2301      	movs	r3, #1
 8006a86:	e184      	b.n	8006d92 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	f003 0304 	and.w	r3, r3, #4
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d010      	beq.n	8006ab6 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	691a      	ldr	r2, [r3, #16]
 8006a98:	4b7b      	ldr	r3, [pc, #492]	; (8006c88 <HAL_RCC_ClockConfig+0x244>)
 8006a9a:	699b      	ldr	r3, [r3, #24]
 8006a9c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006aa0:	429a      	cmp	r2, r3
 8006aa2:	d908      	bls.n	8006ab6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006aa4:	4b78      	ldr	r3, [pc, #480]	; (8006c88 <HAL_RCC_ClockConfig+0x244>)
 8006aa6:	699b      	ldr	r3, [r3, #24]
 8006aa8:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	691b      	ldr	r3, [r3, #16]
 8006ab0:	4975      	ldr	r1, [pc, #468]	; (8006c88 <HAL_RCC_ClockConfig+0x244>)
 8006ab2:	4313      	orrs	r3, r2
 8006ab4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	f003 0308 	and.w	r3, r3, #8
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d010      	beq.n	8006ae4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	695a      	ldr	r2, [r3, #20]
 8006ac6:	4b70      	ldr	r3, [pc, #448]	; (8006c88 <HAL_RCC_ClockConfig+0x244>)
 8006ac8:	69db      	ldr	r3, [r3, #28]
 8006aca:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006ace:	429a      	cmp	r2, r3
 8006ad0:	d908      	bls.n	8006ae4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006ad2:	4b6d      	ldr	r3, [pc, #436]	; (8006c88 <HAL_RCC_ClockConfig+0x244>)
 8006ad4:	69db      	ldr	r3, [r3, #28]
 8006ad6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	695b      	ldr	r3, [r3, #20]
 8006ade:	496a      	ldr	r1, [pc, #424]	; (8006c88 <HAL_RCC_ClockConfig+0x244>)
 8006ae0:	4313      	orrs	r3, r2
 8006ae2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	f003 0310 	and.w	r3, r3, #16
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d010      	beq.n	8006b12 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	699a      	ldr	r2, [r3, #24]
 8006af4:	4b64      	ldr	r3, [pc, #400]	; (8006c88 <HAL_RCC_ClockConfig+0x244>)
 8006af6:	69db      	ldr	r3, [r3, #28]
 8006af8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006afc:	429a      	cmp	r2, r3
 8006afe:	d908      	bls.n	8006b12 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006b00:	4b61      	ldr	r3, [pc, #388]	; (8006c88 <HAL_RCC_ClockConfig+0x244>)
 8006b02:	69db      	ldr	r3, [r3, #28]
 8006b04:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	699b      	ldr	r3, [r3, #24]
 8006b0c:	495e      	ldr	r1, [pc, #376]	; (8006c88 <HAL_RCC_ClockConfig+0x244>)
 8006b0e:	4313      	orrs	r3, r2
 8006b10:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f003 0320 	and.w	r3, r3, #32
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d010      	beq.n	8006b40 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	69da      	ldr	r2, [r3, #28]
 8006b22:	4b59      	ldr	r3, [pc, #356]	; (8006c88 <HAL_RCC_ClockConfig+0x244>)
 8006b24:	6a1b      	ldr	r3, [r3, #32]
 8006b26:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006b2a:	429a      	cmp	r2, r3
 8006b2c:	d908      	bls.n	8006b40 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8006b2e:	4b56      	ldr	r3, [pc, #344]	; (8006c88 <HAL_RCC_ClockConfig+0x244>)
 8006b30:	6a1b      	ldr	r3, [r3, #32]
 8006b32:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	69db      	ldr	r3, [r3, #28]
 8006b3a:	4953      	ldr	r1, [pc, #332]	; (8006c88 <HAL_RCC_ClockConfig+0x244>)
 8006b3c:	4313      	orrs	r3, r2
 8006b3e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	f003 0302 	and.w	r3, r3, #2
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d010      	beq.n	8006b6e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	68da      	ldr	r2, [r3, #12]
 8006b50:	4b4d      	ldr	r3, [pc, #308]	; (8006c88 <HAL_RCC_ClockConfig+0x244>)
 8006b52:	699b      	ldr	r3, [r3, #24]
 8006b54:	f003 030f 	and.w	r3, r3, #15
 8006b58:	429a      	cmp	r2, r3
 8006b5a:	d908      	bls.n	8006b6e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006b5c:	4b4a      	ldr	r3, [pc, #296]	; (8006c88 <HAL_RCC_ClockConfig+0x244>)
 8006b5e:	699b      	ldr	r3, [r3, #24]
 8006b60:	f023 020f 	bic.w	r2, r3, #15
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	68db      	ldr	r3, [r3, #12]
 8006b68:	4947      	ldr	r1, [pc, #284]	; (8006c88 <HAL_RCC_ClockConfig+0x244>)
 8006b6a:	4313      	orrs	r3, r2
 8006b6c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	f003 0301 	and.w	r3, r3, #1
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d055      	beq.n	8006c26 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8006b7a:	4b43      	ldr	r3, [pc, #268]	; (8006c88 <HAL_RCC_ClockConfig+0x244>)
 8006b7c:	699b      	ldr	r3, [r3, #24]
 8006b7e:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	689b      	ldr	r3, [r3, #8]
 8006b86:	4940      	ldr	r1, [pc, #256]	; (8006c88 <HAL_RCC_ClockConfig+0x244>)
 8006b88:	4313      	orrs	r3, r2
 8006b8a:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	685b      	ldr	r3, [r3, #4]
 8006b90:	2b02      	cmp	r3, #2
 8006b92:	d107      	bne.n	8006ba4 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006b94:	4b3c      	ldr	r3, [pc, #240]	; (8006c88 <HAL_RCC_ClockConfig+0x244>)
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d121      	bne.n	8006be4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8006ba0:	2301      	movs	r3, #1
 8006ba2:	e0f6      	b.n	8006d92 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	685b      	ldr	r3, [r3, #4]
 8006ba8:	2b03      	cmp	r3, #3
 8006baa:	d107      	bne.n	8006bbc <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006bac:	4b36      	ldr	r3, [pc, #216]	; (8006c88 <HAL_RCC_ClockConfig+0x244>)
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d115      	bne.n	8006be4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8006bb8:	2301      	movs	r3, #1
 8006bba:	e0ea      	b.n	8006d92 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	685b      	ldr	r3, [r3, #4]
 8006bc0:	2b01      	cmp	r3, #1
 8006bc2:	d107      	bne.n	8006bd4 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006bc4:	4b30      	ldr	r3, [pc, #192]	; (8006c88 <HAL_RCC_ClockConfig+0x244>)
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d109      	bne.n	8006be4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8006bd0:	2301      	movs	r3, #1
 8006bd2:	e0de      	b.n	8006d92 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006bd4:	4b2c      	ldr	r3, [pc, #176]	; (8006c88 <HAL_RCC_ClockConfig+0x244>)
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	f003 0304 	and.w	r3, r3, #4
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d101      	bne.n	8006be4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8006be0:	2301      	movs	r3, #1
 8006be2:	e0d6      	b.n	8006d92 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006be4:	4b28      	ldr	r3, [pc, #160]	; (8006c88 <HAL_RCC_ClockConfig+0x244>)
 8006be6:	691b      	ldr	r3, [r3, #16]
 8006be8:	f023 0207 	bic.w	r2, r3, #7
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	685b      	ldr	r3, [r3, #4]
 8006bf0:	4925      	ldr	r1, [pc, #148]	; (8006c88 <HAL_RCC_ClockConfig+0x244>)
 8006bf2:	4313      	orrs	r3, r2
 8006bf4:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006bf6:	f7fd f8bb 	bl	8003d70 <HAL_GetTick>
 8006bfa:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006bfc:	e00a      	b.n	8006c14 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006bfe:	f7fd f8b7 	bl	8003d70 <HAL_GetTick>
 8006c02:	4602      	mov	r2, r0
 8006c04:	697b      	ldr	r3, [r7, #20]
 8006c06:	1ad3      	subs	r3, r2, r3
 8006c08:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c0c:	4293      	cmp	r3, r2
 8006c0e:	d901      	bls.n	8006c14 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8006c10:	2303      	movs	r3, #3
 8006c12:	e0be      	b.n	8006d92 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c14:	4b1c      	ldr	r3, [pc, #112]	; (8006c88 <HAL_RCC_ClockConfig+0x244>)
 8006c16:	691b      	ldr	r3, [r3, #16]
 8006c18:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	685b      	ldr	r3, [r3, #4]
 8006c20:	00db      	lsls	r3, r3, #3
 8006c22:	429a      	cmp	r2, r3
 8006c24:	d1eb      	bne.n	8006bfe <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	f003 0302 	and.w	r3, r3, #2
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d010      	beq.n	8006c54 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	68da      	ldr	r2, [r3, #12]
 8006c36:	4b14      	ldr	r3, [pc, #80]	; (8006c88 <HAL_RCC_ClockConfig+0x244>)
 8006c38:	699b      	ldr	r3, [r3, #24]
 8006c3a:	f003 030f 	and.w	r3, r3, #15
 8006c3e:	429a      	cmp	r2, r3
 8006c40:	d208      	bcs.n	8006c54 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006c42:	4b11      	ldr	r3, [pc, #68]	; (8006c88 <HAL_RCC_ClockConfig+0x244>)
 8006c44:	699b      	ldr	r3, [r3, #24]
 8006c46:	f023 020f 	bic.w	r2, r3, #15
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	68db      	ldr	r3, [r3, #12]
 8006c4e:	490e      	ldr	r1, [pc, #56]	; (8006c88 <HAL_RCC_ClockConfig+0x244>)
 8006c50:	4313      	orrs	r3, r2
 8006c52:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006c54:	4b0b      	ldr	r3, [pc, #44]	; (8006c84 <HAL_RCC_ClockConfig+0x240>)
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	f003 030f 	and.w	r3, r3, #15
 8006c5c:	683a      	ldr	r2, [r7, #0]
 8006c5e:	429a      	cmp	r2, r3
 8006c60:	d214      	bcs.n	8006c8c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c62:	4b08      	ldr	r3, [pc, #32]	; (8006c84 <HAL_RCC_ClockConfig+0x240>)
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	f023 020f 	bic.w	r2, r3, #15
 8006c6a:	4906      	ldr	r1, [pc, #24]	; (8006c84 <HAL_RCC_ClockConfig+0x240>)
 8006c6c:	683b      	ldr	r3, [r7, #0]
 8006c6e:	4313      	orrs	r3, r2
 8006c70:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c72:	4b04      	ldr	r3, [pc, #16]	; (8006c84 <HAL_RCC_ClockConfig+0x240>)
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	f003 030f 	and.w	r3, r3, #15
 8006c7a:	683a      	ldr	r2, [r7, #0]
 8006c7c:	429a      	cmp	r2, r3
 8006c7e:	d005      	beq.n	8006c8c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8006c80:	2301      	movs	r3, #1
 8006c82:	e086      	b.n	8006d92 <HAL_RCC_ClockConfig+0x34e>
 8006c84:	52002000 	.word	0x52002000
 8006c88:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	f003 0304 	and.w	r3, r3, #4
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d010      	beq.n	8006cba <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	691a      	ldr	r2, [r3, #16]
 8006c9c:	4b3f      	ldr	r3, [pc, #252]	; (8006d9c <HAL_RCC_ClockConfig+0x358>)
 8006c9e:	699b      	ldr	r3, [r3, #24]
 8006ca0:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006ca4:	429a      	cmp	r2, r3
 8006ca6:	d208      	bcs.n	8006cba <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006ca8:	4b3c      	ldr	r3, [pc, #240]	; (8006d9c <HAL_RCC_ClockConfig+0x358>)
 8006caa:	699b      	ldr	r3, [r3, #24]
 8006cac:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	691b      	ldr	r3, [r3, #16]
 8006cb4:	4939      	ldr	r1, [pc, #228]	; (8006d9c <HAL_RCC_ClockConfig+0x358>)
 8006cb6:	4313      	orrs	r3, r2
 8006cb8:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	f003 0308 	and.w	r3, r3, #8
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d010      	beq.n	8006ce8 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	695a      	ldr	r2, [r3, #20]
 8006cca:	4b34      	ldr	r3, [pc, #208]	; (8006d9c <HAL_RCC_ClockConfig+0x358>)
 8006ccc:	69db      	ldr	r3, [r3, #28]
 8006cce:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006cd2:	429a      	cmp	r2, r3
 8006cd4:	d208      	bcs.n	8006ce8 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006cd6:	4b31      	ldr	r3, [pc, #196]	; (8006d9c <HAL_RCC_ClockConfig+0x358>)
 8006cd8:	69db      	ldr	r3, [r3, #28]
 8006cda:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	695b      	ldr	r3, [r3, #20]
 8006ce2:	492e      	ldr	r1, [pc, #184]	; (8006d9c <HAL_RCC_ClockConfig+0x358>)
 8006ce4:	4313      	orrs	r3, r2
 8006ce6:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f003 0310 	and.w	r3, r3, #16
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d010      	beq.n	8006d16 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	699a      	ldr	r2, [r3, #24]
 8006cf8:	4b28      	ldr	r3, [pc, #160]	; (8006d9c <HAL_RCC_ClockConfig+0x358>)
 8006cfa:	69db      	ldr	r3, [r3, #28]
 8006cfc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006d00:	429a      	cmp	r2, r3
 8006d02:	d208      	bcs.n	8006d16 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006d04:	4b25      	ldr	r3, [pc, #148]	; (8006d9c <HAL_RCC_ClockConfig+0x358>)
 8006d06:	69db      	ldr	r3, [r3, #28]
 8006d08:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	699b      	ldr	r3, [r3, #24]
 8006d10:	4922      	ldr	r1, [pc, #136]	; (8006d9c <HAL_RCC_ClockConfig+0x358>)
 8006d12:	4313      	orrs	r3, r2
 8006d14:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	f003 0320 	and.w	r3, r3, #32
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d010      	beq.n	8006d44 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	69da      	ldr	r2, [r3, #28]
 8006d26:	4b1d      	ldr	r3, [pc, #116]	; (8006d9c <HAL_RCC_ClockConfig+0x358>)
 8006d28:	6a1b      	ldr	r3, [r3, #32]
 8006d2a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006d2e:	429a      	cmp	r2, r3
 8006d30:	d208      	bcs.n	8006d44 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8006d32:	4b1a      	ldr	r3, [pc, #104]	; (8006d9c <HAL_RCC_ClockConfig+0x358>)
 8006d34:	6a1b      	ldr	r3, [r3, #32]
 8006d36:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	69db      	ldr	r3, [r3, #28]
 8006d3e:	4917      	ldr	r1, [pc, #92]	; (8006d9c <HAL_RCC_ClockConfig+0x358>)
 8006d40:	4313      	orrs	r3, r2
 8006d42:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006d44:	f000 f834 	bl	8006db0 <HAL_RCC_GetSysClockFreq>
 8006d48:	4602      	mov	r2, r0
 8006d4a:	4b14      	ldr	r3, [pc, #80]	; (8006d9c <HAL_RCC_ClockConfig+0x358>)
 8006d4c:	699b      	ldr	r3, [r3, #24]
 8006d4e:	0a1b      	lsrs	r3, r3, #8
 8006d50:	f003 030f 	and.w	r3, r3, #15
 8006d54:	4912      	ldr	r1, [pc, #72]	; (8006da0 <HAL_RCC_ClockConfig+0x35c>)
 8006d56:	5ccb      	ldrb	r3, [r1, r3]
 8006d58:	f003 031f 	and.w	r3, r3, #31
 8006d5c:	fa22 f303 	lsr.w	r3, r2, r3
 8006d60:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006d62:	4b0e      	ldr	r3, [pc, #56]	; (8006d9c <HAL_RCC_ClockConfig+0x358>)
 8006d64:	699b      	ldr	r3, [r3, #24]
 8006d66:	f003 030f 	and.w	r3, r3, #15
 8006d6a:	4a0d      	ldr	r2, [pc, #52]	; (8006da0 <HAL_RCC_ClockConfig+0x35c>)
 8006d6c:	5cd3      	ldrb	r3, [r2, r3]
 8006d6e:	f003 031f 	and.w	r3, r3, #31
 8006d72:	693a      	ldr	r2, [r7, #16]
 8006d74:	fa22 f303 	lsr.w	r3, r2, r3
 8006d78:	4a0a      	ldr	r2, [pc, #40]	; (8006da4 <HAL_RCC_ClockConfig+0x360>)
 8006d7a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006d7c:	4a0a      	ldr	r2, [pc, #40]	; (8006da8 <HAL_RCC_ClockConfig+0x364>)
 8006d7e:	693b      	ldr	r3, [r7, #16]
 8006d80:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8006d82:	4b0a      	ldr	r3, [pc, #40]	; (8006dac <HAL_RCC_ClockConfig+0x368>)
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	4618      	mov	r0, r3
 8006d88:	f7fc ffa8 	bl	8003cdc <HAL_InitTick>
 8006d8c:	4603      	mov	r3, r0
 8006d8e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8006d90:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d92:	4618      	mov	r0, r3
 8006d94:	3718      	adds	r7, #24
 8006d96:	46bd      	mov	sp, r7
 8006d98:	bd80      	pop	{r7, pc}
 8006d9a:	bf00      	nop
 8006d9c:	58024400 	.word	0x58024400
 8006da0:	08010308 	.word	0x08010308
 8006da4:	24000004 	.word	0x24000004
 8006da8:	24000000 	.word	0x24000000
 8006dac:	2400009c 	.word	0x2400009c

08006db0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006db0:	b480      	push	{r7}
 8006db2:	b089      	sub	sp, #36	; 0x24
 8006db4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006db6:	4bb3      	ldr	r3, [pc, #716]	; (8007084 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006db8:	691b      	ldr	r3, [r3, #16]
 8006dba:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006dbe:	2b18      	cmp	r3, #24
 8006dc0:	f200 8155 	bhi.w	800706e <HAL_RCC_GetSysClockFreq+0x2be>
 8006dc4:	a201      	add	r2, pc, #4	; (adr r2, 8006dcc <HAL_RCC_GetSysClockFreq+0x1c>)
 8006dc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dca:	bf00      	nop
 8006dcc:	08006e31 	.word	0x08006e31
 8006dd0:	0800706f 	.word	0x0800706f
 8006dd4:	0800706f 	.word	0x0800706f
 8006dd8:	0800706f 	.word	0x0800706f
 8006ddc:	0800706f 	.word	0x0800706f
 8006de0:	0800706f 	.word	0x0800706f
 8006de4:	0800706f 	.word	0x0800706f
 8006de8:	0800706f 	.word	0x0800706f
 8006dec:	08006e57 	.word	0x08006e57
 8006df0:	0800706f 	.word	0x0800706f
 8006df4:	0800706f 	.word	0x0800706f
 8006df8:	0800706f 	.word	0x0800706f
 8006dfc:	0800706f 	.word	0x0800706f
 8006e00:	0800706f 	.word	0x0800706f
 8006e04:	0800706f 	.word	0x0800706f
 8006e08:	0800706f 	.word	0x0800706f
 8006e0c:	08006e5d 	.word	0x08006e5d
 8006e10:	0800706f 	.word	0x0800706f
 8006e14:	0800706f 	.word	0x0800706f
 8006e18:	0800706f 	.word	0x0800706f
 8006e1c:	0800706f 	.word	0x0800706f
 8006e20:	0800706f 	.word	0x0800706f
 8006e24:	0800706f 	.word	0x0800706f
 8006e28:	0800706f 	.word	0x0800706f
 8006e2c:	08006e63 	.word	0x08006e63
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006e30:	4b94      	ldr	r3, [pc, #592]	; (8007084 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	f003 0320 	and.w	r3, r3, #32
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d009      	beq.n	8006e50 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006e3c:	4b91      	ldr	r3, [pc, #580]	; (8007084 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	08db      	lsrs	r3, r3, #3
 8006e42:	f003 0303 	and.w	r3, r3, #3
 8006e46:	4a90      	ldr	r2, [pc, #576]	; (8007088 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006e48:	fa22 f303 	lsr.w	r3, r2, r3
 8006e4c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8006e4e:	e111      	b.n	8007074 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006e50:	4b8d      	ldr	r3, [pc, #564]	; (8007088 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006e52:	61bb      	str	r3, [r7, #24]
    break;
 8006e54:	e10e      	b.n	8007074 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8006e56:	4b8d      	ldr	r3, [pc, #564]	; (800708c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006e58:	61bb      	str	r3, [r7, #24]
    break;
 8006e5a:	e10b      	b.n	8007074 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8006e5c:	4b8c      	ldr	r3, [pc, #560]	; (8007090 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8006e5e:	61bb      	str	r3, [r7, #24]
    break;
 8006e60:	e108      	b.n	8007074 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006e62:	4b88      	ldr	r3, [pc, #544]	; (8007084 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e66:	f003 0303 	and.w	r3, r3, #3
 8006e6a:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8006e6c:	4b85      	ldr	r3, [pc, #532]	; (8007084 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e70:	091b      	lsrs	r3, r3, #4
 8006e72:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006e76:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006e78:	4b82      	ldr	r3, [pc, #520]	; (8007084 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e7c:	f003 0301 	and.w	r3, r3, #1
 8006e80:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8006e82:	4b80      	ldr	r3, [pc, #512]	; (8007084 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e86:	08db      	lsrs	r3, r3, #3
 8006e88:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006e8c:	68fa      	ldr	r2, [r7, #12]
 8006e8e:	fb02 f303 	mul.w	r3, r2, r3
 8006e92:	ee07 3a90 	vmov	s15, r3
 8006e96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e9a:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8006e9e:	693b      	ldr	r3, [r7, #16]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	f000 80e1 	beq.w	8007068 <HAL_RCC_GetSysClockFreq+0x2b8>
 8006ea6:	697b      	ldr	r3, [r7, #20]
 8006ea8:	2b02      	cmp	r3, #2
 8006eaa:	f000 8083 	beq.w	8006fb4 <HAL_RCC_GetSysClockFreq+0x204>
 8006eae:	697b      	ldr	r3, [r7, #20]
 8006eb0:	2b02      	cmp	r3, #2
 8006eb2:	f200 80a1 	bhi.w	8006ff8 <HAL_RCC_GetSysClockFreq+0x248>
 8006eb6:	697b      	ldr	r3, [r7, #20]
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d003      	beq.n	8006ec4 <HAL_RCC_GetSysClockFreq+0x114>
 8006ebc:	697b      	ldr	r3, [r7, #20]
 8006ebe:	2b01      	cmp	r3, #1
 8006ec0:	d056      	beq.n	8006f70 <HAL_RCC_GetSysClockFreq+0x1c0>
 8006ec2:	e099      	b.n	8006ff8 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006ec4:	4b6f      	ldr	r3, [pc, #444]	; (8007084 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	f003 0320 	and.w	r3, r3, #32
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d02d      	beq.n	8006f2c <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006ed0:	4b6c      	ldr	r3, [pc, #432]	; (8007084 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	08db      	lsrs	r3, r3, #3
 8006ed6:	f003 0303 	and.w	r3, r3, #3
 8006eda:	4a6b      	ldr	r2, [pc, #428]	; (8007088 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006edc:	fa22 f303 	lsr.w	r3, r2, r3
 8006ee0:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	ee07 3a90 	vmov	s15, r3
 8006ee8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006eec:	693b      	ldr	r3, [r7, #16]
 8006eee:	ee07 3a90 	vmov	s15, r3
 8006ef2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ef6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006efa:	4b62      	ldr	r3, [pc, #392]	; (8007084 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006efc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006efe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f02:	ee07 3a90 	vmov	s15, r3
 8006f06:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f0a:	ed97 6a02 	vldr	s12, [r7, #8]
 8006f0e:	eddf 5a61 	vldr	s11, [pc, #388]	; 8007094 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006f12:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f16:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f1a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006f1e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f26:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8006f2a:	e087      	b.n	800703c <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006f2c:	693b      	ldr	r3, [r7, #16]
 8006f2e:	ee07 3a90 	vmov	s15, r3
 8006f32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f36:	eddf 6a58 	vldr	s13, [pc, #352]	; 8007098 <HAL_RCC_GetSysClockFreq+0x2e8>
 8006f3a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f3e:	4b51      	ldr	r3, [pc, #324]	; (8007084 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f46:	ee07 3a90 	vmov	s15, r3
 8006f4a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f4e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006f52:	eddf 5a50 	vldr	s11, [pc, #320]	; 8007094 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006f56:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f5a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f5e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006f62:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f6a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006f6e:	e065      	b.n	800703c <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006f70:	693b      	ldr	r3, [r7, #16]
 8006f72:	ee07 3a90 	vmov	s15, r3
 8006f76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f7a:	eddf 6a48 	vldr	s13, [pc, #288]	; 800709c <HAL_RCC_GetSysClockFreq+0x2ec>
 8006f7e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f82:	4b40      	ldr	r3, [pc, #256]	; (8007084 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f8a:	ee07 3a90 	vmov	s15, r3
 8006f8e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f92:	ed97 6a02 	vldr	s12, [r7, #8]
 8006f96:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8007094 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006f9a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f9e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006fa2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006fa6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006faa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006fae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006fb2:	e043      	b.n	800703c <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006fb4:	693b      	ldr	r3, [r7, #16]
 8006fb6:	ee07 3a90 	vmov	s15, r3
 8006fba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fbe:	eddf 6a38 	vldr	s13, [pc, #224]	; 80070a0 <HAL_RCC_GetSysClockFreq+0x2f0>
 8006fc2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006fc6:	4b2f      	ldr	r3, [pc, #188]	; (8007084 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006fce:	ee07 3a90 	vmov	s15, r3
 8006fd2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006fd6:	ed97 6a02 	vldr	s12, [r7, #8]
 8006fda:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8007094 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006fde:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006fe2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006fe6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006fea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006fee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ff2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006ff6:	e021      	b.n	800703c <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006ff8:	693b      	ldr	r3, [r7, #16]
 8006ffa:	ee07 3a90 	vmov	s15, r3
 8006ffe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007002:	eddf 6a26 	vldr	s13, [pc, #152]	; 800709c <HAL_RCC_GetSysClockFreq+0x2ec>
 8007006:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800700a:	4b1e      	ldr	r3, [pc, #120]	; (8007084 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800700c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800700e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007012:	ee07 3a90 	vmov	s15, r3
 8007016:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800701a:	ed97 6a02 	vldr	s12, [r7, #8]
 800701e:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8007094 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007022:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007026:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800702a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800702e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007032:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007036:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800703a:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 800703c:	4b11      	ldr	r3, [pc, #68]	; (8007084 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800703e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007040:	0a5b      	lsrs	r3, r3, #9
 8007042:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007046:	3301      	adds	r3, #1
 8007048:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 800704a:	683b      	ldr	r3, [r7, #0]
 800704c:	ee07 3a90 	vmov	s15, r3
 8007050:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007054:	edd7 6a07 	vldr	s13, [r7, #28]
 8007058:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800705c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007060:	ee17 3a90 	vmov	r3, s15
 8007064:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8007066:	e005      	b.n	8007074 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8007068:	2300      	movs	r3, #0
 800706a:	61bb      	str	r3, [r7, #24]
    break;
 800706c:	e002      	b.n	8007074 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 800706e:	4b07      	ldr	r3, [pc, #28]	; (800708c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007070:	61bb      	str	r3, [r7, #24]
    break;
 8007072:	bf00      	nop
  }

  return sysclockfreq;
 8007074:	69bb      	ldr	r3, [r7, #24]
}
 8007076:	4618      	mov	r0, r3
 8007078:	3724      	adds	r7, #36	; 0x24
 800707a:	46bd      	mov	sp, r7
 800707c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007080:	4770      	bx	lr
 8007082:	bf00      	nop
 8007084:	58024400 	.word	0x58024400
 8007088:	03d09000 	.word	0x03d09000
 800708c:	003d0900 	.word	0x003d0900
 8007090:	017d7840 	.word	0x017d7840
 8007094:	46000000 	.word	0x46000000
 8007098:	4c742400 	.word	0x4c742400
 800709c:	4a742400 	.word	0x4a742400
 80070a0:	4bbebc20 	.word	0x4bbebc20

080070a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80070a4:	b580      	push	{r7, lr}
 80070a6:	b082      	sub	sp, #8
 80070a8:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80070aa:	f7ff fe81 	bl	8006db0 <HAL_RCC_GetSysClockFreq>
 80070ae:	4602      	mov	r2, r0
 80070b0:	4b10      	ldr	r3, [pc, #64]	; (80070f4 <HAL_RCC_GetHCLKFreq+0x50>)
 80070b2:	699b      	ldr	r3, [r3, #24]
 80070b4:	0a1b      	lsrs	r3, r3, #8
 80070b6:	f003 030f 	and.w	r3, r3, #15
 80070ba:	490f      	ldr	r1, [pc, #60]	; (80070f8 <HAL_RCC_GetHCLKFreq+0x54>)
 80070bc:	5ccb      	ldrb	r3, [r1, r3]
 80070be:	f003 031f 	and.w	r3, r3, #31
 80070c2:	fa22 f303 	lsr.w	r3, r2, r3
 80070c6:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80070c8:	4b0a      	ldr	r3, [pc, #40]	; (80070f4 <HAL_RCC_GetHCLKFreq+0x50>)
 80070ca:	699b      	ldr	r3, [r3, #24]
 80070cc:	f003 030f 	and.w	r3, r3, #15
 80070d0:	4a09      	ldr	r2, [pc, #36]	; (80070f8 <HAL_RCC_GetHCLKFreq+0x54>)
 80070d2:	5cd3      	ldrb	r3, [r2, r3]
 80070d4:	f003 031f 	and.w	r3, r3, #31
 80070d8:	687a      	ldr	r2, [r7, #4]
 80070da:	fa22 f303 	lsr.w	r3, r2, r3
 80070de:	4a07      	ldr	r2, [pc, #28]	; (80070fc <HAL_RCC_GetHCLKFreq+0x58>)
 80070e0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80070e2:	4a07      	ldr	r2, [pc, #28]	; (8007100 <HAL_RCC_GetHCLKFreq+0x5c>)
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80070e8:	4b04      	ldr	r3, [pc, #16]	; (80070fc <HAL_RCC_GetHCLKFreq+0x58>)
 80070ea:	681b      	ldr	r3, [r3, #0]
}
 80070ec:	4618      	mov	r0, r3
 80070ee:	3708      	adds	r7, #8
 80070f0:	46bd      	mov	sp, r7
 80070f2:	bd80      	pop	{r7, pc}
 80070f4:	58024400 	.word	0x58024400
 80070f8:	08010308 	.word	0x08010308
 80070fc:	24000004 	.word	0x24000004
 8007100:	24000000 	.word	0x24000000

08007104 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007104:	b580      	push	{r7, lr}
 8007106:	b086      	sub	sp, #24
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800710c:	2300      	movs	r3, #0
 800710e:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007110:	2300      	movs	r3, #0
 8007112:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800711c:	2b00      	cmp	r3, #0
 800711e:	d03f      	beq.n	80071a0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007124:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007128:	d02a      	beq.n	8007180 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800712a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800712e:	d824      	bhi.n	800717a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8007130:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007134:	d018      	beq.n	8007168 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8007136:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800713a:	d81e      	bhi.n	800717a <HAL_RCCEx_PeriphCLKConfig+0x76>
 800713c:	2b00      	cmp	r3, #0
 800713e:	d003      	beq.n	8007148 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8007140:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007144:	d007      	beq.n	8007156 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8007146:	e018      	b.n	800717a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007148:	4bab      	ldr	r3, [pc, #684]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800714a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800714c:	4aaa      	ldr	r2, [pc, #680]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800714e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007152:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8007154:	e015      	b.n	8007182 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	3304      	adds	r3, #4
 800715a:	2102      	movs	r1, #2
 800715c:	4618      	mov	r0, r3
 800715e:	f000 ff11 	bl	8007f84 <RCCEx_PLL2_Config>
 8007162:	4603      	mov	r3, r0
 8007164:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8007166:	e00c      	b.n	8007182 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	3324      	adds	r3, #36	; 0x24
 800716c:	2102      	movs	r1, #2
 800716e:	4618      	mov	r0, r3
 8007170:	f000 ffba 	bl	80080e8 <RCCEx_PLL3_Config>
 8007174:	4603      	mov	r3, r0
 8007176:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8007178:	e003      	b.n	8007182 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800717a:	2301      	movs	r3, #1
 800717c:	75fb      	strb	r3, [r7, #23]
      break;
 800717e:	e000      	b.n	8007182 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8007180:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007182:	7dfb      	ldrb	r3, [r7, #23]
 8007184:	2b00      	cmp	r3, #0
 8007186:	d109      	bne.n	800719c <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8007188:	4b9b      	ldr	r3, [pc, #620]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800718a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800718c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007194:	4998      	ldr	r1, [pc, #608]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007196:	4313      	orrs	r3, r2
 8007198:	650b      	str	r3, [r1, #80]	; 0x50
 800719a:	e001      	b.n	80071a0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800719c:	7dfb      	ldrb	r3, [r7, #23]
 800719e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d03d      	beq.n	8007228 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80071b0:	2b04      	cmp	r3, #4
 80071b2:	d826      	bhi.n	8007202 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80071b4:	a201      	add	r2, pc, #4	; (adr r2, 80071bc <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 80071b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071ba:	bf00      	nop
 80071bc:	080071d1 	.word	0x080071d1
 80071c0:	080071df 	.word	0x080071df
 80071c4:	080071f1 	.word	0x080071f1
 80071c8:	08007209 	.word	0x08007209
 80071cc:	08007209 	.word	0x08007209
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80071d0:	4b89      	ldr	r3, [pc, #548]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80071d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071d4:	4a88      	ldr	r2, [pc, #544]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80071d6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80071da:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80071dc:	e015      	b.n	800720a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	3304      	adds	r3, #4
 80071e2:	2100      	movs	r1, #0
 80071e4:	4618      	mov	r0, r3
 80071e6:	f000 fecd 	bl	8007f84 <RCCEx_PLL2_Config>
 80071ea:	4603      	mov	r3, r0
 80071ec:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80071ee:	e00c      	b.n	800720a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	3324      	adds	r3, #36	; 0x24
 80071f4:	2100      	movs	r1, #0
 80071f6:	4618      	mov	r0, r3
 80071f8:	f000 ff76 	bl	80080e8 <RCCEx_PLL3_Config>
 80071fc:	4603      	mov	r3, r0
 80071fe:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007200:	e003      	b.n	800720a <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007202:	2301      	movs	r3, #1
 8007204:	75fb      	strb	r3, [r7, #23]
      break;
 8007206:	e000      	b.n	800720a <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8007208:	bf00      	nop
    }

    if(ret == HAL_OK)
 800720a:	7dfb      	ldrb	r3, [r7, #23]
 800720c:	2b00      	cmp	r3, #0
 800720e:	d109      	bne.n	8007224 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007210:	4b79      	ldr	r3, [pc, #484]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007212:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007214:	f023 0207 	bic.w	r2, r3, #7
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800721c:	4976      	ldr	r1, [pc, #472]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800721e:	4313      	orrs	r3, r2
 8007220:	650b      	str	r3, [r1, #80]	; 0x50
 8007222:	e001      	b.n	8007228 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007224:	7dfb      	ldrb	r3, [r7, #23]
 8007226:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007230:	2b00      	cmp	r3, #0
 8007232:	d042      	beq.n	80072ba <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007238:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800723c:	d02b      	beq.n	8007296 <HAL_RCCEx_PeriphCLKConfig+0x192>
 800723e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007242:	d825      	bhi.n	8007290 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8007244:	2bc0      	cmp	r3, #192	; 0xc0
 8007246:	d028      	beq.n	800729a <HAL_RCCEx_PeriphCLKConfig+0x196>
 8007248:	2bc0      	cmp	r3, #192	; 0xc0
 800724a:	d821      	bhi.n	8007290 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 800724c:	2b80      	cmp	r3, #128	; 0x80
 800724e:	d016      	beq.n	800727e <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8007250:	2b80      	cmp	r3, #128	; 0x80
 8007252:	d81d      	bhi.n	8007290 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8007254:	2b00      	cmp	r3, #0
 8007256:	d002      	beq.n	800725e <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8007258:	2b40      	cmp	r3, #64	; 0x40
 800725a:	d007      	beq.n	800726c <HAL_RCCEx_PeriphCLKConfig+0x168>
 800725c:	e018      	b.n	8007290 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800725e:	4b66      	ldr	r3, [pc, #408]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007260:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007262:	4a65      	ldr	r2, [pc, #404]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007264:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007268:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800726a:	e017      	b.n	800729c <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	3304      	adds	r3, #4
 8007270:	2100      	movs	r1, #0
 8007272:	4618      	mov	r0, r3
 8007274:	f000 fe86 	bl	8007f84 <RCCEx_PLL2_Config>
 8007278:	4603      	mov	r3, r0
 800727a:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800727c:	e00e      	b.n	800729c <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	3324      	adds	r3, #36	; 0x24
 8007282:	2100      	movs	r1, #0
 8007284:	4618      	mov	r0, r3
 8007286:	f000 ff2f 	bl	80080e8 <RCCEx_PLL3_Config>
 800728a:	4603      	mov	r3, r0
 800728c:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800728e:	e005      	b.n	800729c <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007290:	2301      	movs	r3, #1
 8007292:	75fb      	strb	r3, [r7, #23]
      break;
 8007294:	e002      	b.n	800729c <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8007296:	bf00      	nop
 8007298:	e000      	b.n	800729c <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 800729a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800729c:	7dfb      	ldrb	r3, [r7, #23]
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d109      	bne.n	80072b6 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80072a2:	4b55      	ldr	r3, [pc, #340]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80072a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80072a6:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80072ae:	4952      	ldr	r1, [pc, #328]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80072b0:	4313      	orrs	r3, r2
 80072b2:	650b      	str	r3, [r1, #80]	; 0x50
 80072b4:	e001      	b.n	80072ba <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80072b6:	7dfb      	ldrb	r3, [r7, #23]
 80072b8:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d049      	beq.n	800735a <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80072cc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80072d0:	d030      	beq.n	8007334 <HAL_RCCEx_PeriphCLKConfig+0x230>
 80072d2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80072d6:	d82a      	bhi.n	800732e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80072d8:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80072dc:	d02c      	beq.n	8007338 <HAL_RCCEx_PeriphCLKConfig+0x234>
 80072de:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80072e2:	d824      	bhi.n	800732e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80072e4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80072e8:	d018      	beq.n	800731c <HAL_RCCEx_PeriphCLKConfig+0x218>
 80072ea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80072ee:	d81e      	bhi.n	800732e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d003      	beq.n	80072fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 80072f4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80072f8:	d007      	beq.n	800730a <HAL_RCCEx_PeriphCLKConfig+0x206>
 80072fa:	e018      	b.n	800732e <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80072fc:	4b3e      	ldr	r3, [pc, #248]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80072fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007300:	4a3d      	ldr	r2, [pc, #244]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007302:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007306:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007308:	e017      	b.n	800733a <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	3304      	adds	r3, #4
 800730e:	2100      	movs	r1, #0
 8007310:	4618      	mov	r0, r3
 8007312:	f000 fe37 	bl	8007f84 <RCCEx_PLL2_Config>
 8007316:	4603      	mov	r3, r0
 8007318:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800731a:	e00e      	b.n	800733a <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	3324      	adds	r3, #36	; 0x24
 8007320:	2100      	movs	r1, #0
 8007322:	4618      	mov	r0, r3
 8007324:	f000 fee0 	bl	80080e8 <RCCEx_PLL3_Config>
 8007328:	4603      	mov	r3, r0
 800732a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800732c:	e005      	b.n	800733a <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800732e:	2301      	movs	r3, #1
 8007330:	75fb      	strb	r3, [r7, #23]
      break;
 8007332:	e002      	b.n	800733a <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8007334:	bf00      	nop
 8007336:	e000      	b.n	800733a <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8007338:	bf00      	nop
    }

    if(ret == HAL_OK)
 800733a:	7dfb      	ldrb	r3, [r7, #23]
 800733c:	2b00      	cmp	r3, #0
 800733e:	d10a      	bne.n	8007356 <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8007340:	4b2d      	ldr	r3, [pc, #180]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007342:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007344:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800734e:	492a      	ldr	r1, [pc, #168]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007350:	4313      	orrs	r3, r2
 8007352:	658b      	str	r3, [r1, #88]	; 0x58
 8007354:	e001      	b.n	800735a <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007356:	7dfb      	ldrb	r3, [r7, #23]
 8007358:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007362:	2b00      	cmp	r3, #0
 8007364:	d04c      	beq.n	8007400 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800736c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007370:	d030      	beq.n	80073d4 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8007372:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007376:	d82a      	bhi.n	80073ce <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8007378:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800737c:	d02c      	beq.n	80073d8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 800737e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8007382:	d824      	bhi.n	80073ce <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8007384:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007388:	d018      	beq.n	80073bc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 800738a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800738e:	d81e      	bhi.n	80073ce <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8007390:	2b00      	cmp	r3, #0
 8007392:	d003      	beq.n	800739c <HAL_RCCEx_PeriphCLKConfig+0x298>
 8007394:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007398:	d007      	beq.n	80073aa <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800739a:	e018      	b.n	80073ce <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800739c:	4b16      	ldr	r3, [pc, #88]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800739e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073a0:	4a15      	ldr	r2, [pc, #84]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80073a2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80073a6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80073a8:	e017      	b.n	80073da <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	3304      	adds	r3, #4
 80073ae:	2100      	movs	r1, #0
 80073b0:	4618      	mov	r0, r3
 80073b2:	f000 fde7 	bl	8007f84 <RCCEx_PLL2_Config>
 80073b6:	4603      	mov	r3, r0
 80073b8:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80073ba:	e00e      	b.n	80073da <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	3324      	adds	r3, #36	; 0x24
 80073c0:	2100      	movs	r1, #0
 80073c2:	4618      	mov	r0, r3
 80073c4:	f000 fe90 	bl	80080e8 <RCCEx_PLL3_Config>
 80073c8:	4603      	mov	r3, r0
 80073ca:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80073cc:	e005      	b.n	80073da <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80073ce:	2301      	movs	r3, #1
 80073d0:	75fb      	strb	r3, [r7, #23]
      break;
 80073d2:	e002      	b.n	80073da <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 80073d4:	bf00      	nop
 80073d6:	e000      	b.n	80073da <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 80073d8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80073da:	7dfb      	ldrb	r3, [r7, #23]
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d10d      	bne.n	80073fc <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80073e0:	4b05      	ldr	r3, [pc, #20]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80073e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073e4:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80073ee:	4902      	ldr	r1, [pc, #8]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80073f0:	4313      	orrs	r3, r2
 80073f2:	658b      	str	r3, [r1, #88]	; 0x58
 80073f4:	e004      	b.n	8007400 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 80073f6:	bf00      	nop
 80073f8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073fc:	7dfb      	ldrb	r3, [r7, #23]
 80073fe:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007408:	2b00      	cmp	r3, #0
 800740a:	d032      	beq.n	8007472 <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007410:	2b30      	cmp	r3, #48	; 0x30
 8007412:	d01c      	beq.n	800744e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8007414:	2b30      	cmp	r3, #48	; 0x30
 8007416:	d817      	bhi.n	8007448 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8007418:	2b20      	cmp	r3, #32
 800741a:	d00c      	beq.n	8007436 <HAL_RCCEx_PeriphCLKConfig+0x332>
 800741c:	2b20      	cmp	r3, #32
 800741e:	d813      	bhi.n	8007448 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8007420:	2b00      	cmp	r3, #0
 8007422:	d016      	beq.n	8007452 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8007424:	2b10      	cmp	r3, #16
 8007426:	d10f      	bne.n	8007448 <HAL_RCCEx_PeriphCLKConfig+0x344>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007428:	4baf      	ldr	r3, [pc, #700]	; (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800742a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800742c:	4aae      	ldr	r2, [pc, #696]	; (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800742e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007432:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8007434:	e00e      	b.n	8007454 <HAL_RCCEx_PeriphCLKConfig+0x350>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	3304      	adds	r3, #4
 800743a:	2102      	movs	r1, #2
 800743c:	4618      	mov	r0, r3
 800743e:	f000 fda1 	bl	8007f84 <RCCEx_PLL2_Config>
 8007442:	4603      	mov	r3, r0
 8007444:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8007446:	e005      	b.n	8007454 <HAL_RCCEx_PeriphCLKConfig+0x350>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8007448:	2301      	movs	r3, #1
 800744a:	75fb      	strb	r3, [r7, #23]
      break;
 800744c:	e002      	b.n	8007454 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 800744e:	bf00      	nop
 8007450:	e000      	b.n	8007454 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 8007452:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007454:	7dfb      	ldrb	r3, [r7, #23]
 8007456:	2b00      	cmp	r3, #0
 8007458:	d109      	bne.n	800746e <HAL_RCCEx_PeriphCLKConfig+0x36a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800745a:	4ba3      	ldr	r3, [pc, #652]	; (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800745c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800745e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007466:	49a0      	ldr	r1, [pc, #640]	; (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007468:	4313      	orrs	r3, r2
 800746a:	64cb      	str	r3, [r1, #76]	; 0x4c
 800746c:	e001      	b.n	8007472 <HAL_RCCEx_PeriphCLKConfig+0x36e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800746e:	7dfb      	ldrb	r3, [r7, #23]
 8007470:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800747a:	2b00      	cmp	r3, #0
 800747c:	d047      	beq.n	800750e <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007482:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007486:	d030      	beq.n	80074ea <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 8007488:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800748c:	d82a      	bhi.n	80074e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 800748e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007492:	d02c      	beq.n	80074ee <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 8007494:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007498:	d824      	bhi.n	80074e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 800749a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800749e:	d018      	beq.n	80074d2 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 80074a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80074a4:	d81e      	bhi.n	80074e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d003      	beq.n	80074b2 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 80074aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80074ae:	d007      	beq.n	80074c0 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 80074b0:	e018      	b.n	80074e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80074b2:	4b8d      	ldr	r3, [pc, #564]	; (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80074b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074b6:	4a8c      	ldr	r2, [pc, #560]	; (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80074b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80074bc:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80074be:	e017      	b.n	80074f0 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	3304      	adds	r3, #4
 80074c4:	2100      	movs	r1, #0
 80074c6:	4618      	mov	r0, r3
 80074c8:	f000 fd5c 	bl	8007f84 <RCCEx_PLL2_Config>
 80074cc:	4603      	mov	r3, r0
 80074ce:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80074d0:	e00e      	b.n	80074f0 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	3324      	adds	r3, #36	; 0x24
 80074d6:	2100      	movs	r1, #0
 80074d8:	4618      	mov	r0, r3
 80074da:	f000 fe05 	bl	80080e8 <RCCEx_PLL3_Config>
 80074de:	4603      	mov	r3, r0
 80074e0:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80074e2:	e005      	b.n	80074f0 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80074e4:	2301      	movs	r3, #1
 80074e6:	75fb      	strb	r3, [r7, #23]
      break;
 80074e8:	e002      	b.n	80074f0 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 80074ea:	bf00      	nop
 80074ec:	e000      	b.n	80074f0 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 80074ee:	bf00      	nop
    }

    if(ret == HAL_OK)
 80074f0:	7dfb      	ldrb	r3, [r7, #23]
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d109      	bne.n	800750a <HAL_RCCEx_PeriphCLKConfig+0x406>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80074f6:	4b7c      	ldr	r3, [pc, #496]	; (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80074f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80074fa:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007502:	4979      	ldr	r1, [pc, #484]	; (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007504:	4313      	orrs	r3, r2
 8007506:	650b      	str	r3, [r1, #80]	; 0x50
 8007508:	e001      	b.n	800750e <HAL_RCCEx_PeriphCLKConfig+0x40a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800750a:	7dfb      	ldrb	r3, [r7, #23]
 800750c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007516:	2b00      	cmp	r3, #0
 8007518:	d049      	beq.n	80075ae <HAL_RCCEx_PeriphCLKConfig+0x4aa>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800751e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007522:	d02e      	beq.n	8007582 <HAL_RCCEx_PeriphCLKConfig+0x47e>
 8007524:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007528:	d828      	bhi.n	800757c <HAL_RCCEx_PeriphCLKConfig+0x478>
 800752a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800752e:	d02a      	beq.n	8007586 <HAL_RCCEx_PeriphCLKConfig+0x482>
 8007530:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007534:	d822      	bhi.n	800757c <HAL_RCCEx_PeriphCLKConfig+0x478>
 8007536:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800753a:	d026      	beq.n	800758a <HAL_RCCEx_PeriphCLKConfig+0x486>
 800753c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007540:	d81c      	bhi.n	800757c <HAL_RCCEx_PeriphCLKConfig+0x478>
 8007542:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007546:	d010      	beq.n	800756a <HAL_RCCEx_PeriphCLKConfig+0x466>
 8007548:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800754c:	d816      	bhi.n	800757c <HAL_RCCEx_PeriphCLKConfig+0x478>
 800754e:	2b00      	cmp	r3, #0
 8007550:	d01d      	beq.n	800758e <HAL_RCCEx_PeriphCLKConfig+0x48a>
 8007552:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007556:	d111      	bne.n	800757c <HAL_RCCEx_PeriphCLKConfig+0x478>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	3304      	adds	r3, #4
 800755c:	2101      	movs	r1, #1
 800755e:	4618      	mov	r0, r3
 8007560:	f000 fd10 	bl	8007f84 <RCCEx_PLL2_Config>
 8007564:	4603      	mov	r3, r0
 8007566:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8007568:	e012      	b.n	8007590 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	3324      	adds	r3, #36	; 0x24
 800756e:	2101      	movs	r1, #1
 8007570:	4618      	mov	r0, r3
 8007572:	f000 fdb9 	bl	80080e8 <RCCEx_PLL3_Config>
 8007576:	4603      	mov	r3, r0
 8007578:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800757a:	e009      	b.n	8007590 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800757c:	2301      	movs	r3, #1
 800757e:	75fb      	strb	r3, [r7, #23]
      break;
 8007580:	e006      	b.n	8007590 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8007582:	bf00      	nop
 8007584:	e004      	b.n	8007590 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8007586:	bf00      	nop
 8007588:	e002      	b.n	8007590 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 800758a:	bf00      	nop
 800758c:	e000      	b.n	8007590 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 800758e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007590:	7dfb      	ldrb	r3, [r7, #23]
 8007592:	2b00      	cmp	r3, #0
 8007594:	d109      	bne.n	80075aa <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8007596:	4b54      	ldr	r3, [pc, #336]	; (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007598:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800759a:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80075a2:	4951      	ldr	r1, [pc, #324]	; (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80075a4:	4313      	orrs	r3, r2
 80075a6:	650b      	str	r3, [r1, #80]	; 0x50
 80075a8:	e001      	b.n	80075ae <HAL_RCCEx_PeriphCLKConfig+0x4aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80075aa:	7dfb      	ldrb	r3, [r7, #23]
 80075ac:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d04b      	beq.n	8007652 <HAL_RCCEx_PeriphCLKConfig+0x54e>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80075c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80075c4:	d02e      	beq.n	8007624 <HAL_RCCEx_PeriphCLKConfig+0x520>
 80075c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80075ca:	d828      	bhi.n	800761e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80075cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80075d0:	d02a      	beq.n	8007628 <HAL_RCCEx_PeriphCLKConfig+0x524>
 80075d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80075d6:	d822      	bhi.n	800761e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80075d8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80075dc:	d026      	beq.n	800762c <HAL_RCCEx_PeriphCLKConfig+0x528>
 80075de:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80075e2:	d81c      	bhi.n	800761e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80075e4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80075e8:	d010      	beq.n	800760c <HAL_RCCEx_PeriphCLKConfig+0x508>
 80075ea:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80075ee:	d816      	bhi.n	800761e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d01d      	beq.n	8007630 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 80075f4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80075f8:	d111      	bne.n	800761e <HAL_RCCEx_PeriphCLKConfig+0x51a>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	3304      	adds	r3, #4
 80075fe:	2101      	movs	r1, #1
 8007600:	4618      	mov	r0, r3
 8007602:	f000 fcbf 	bl	8007f84 <RCCEx_PLL2_Config>
 8007606:	4603      	mov	r3, r0
 8007608:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800760a:	e012      	b.n	8007632 <HAL_RCCEx_PeriphCLKConfig+0x52e>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	3324      	adds	r3, #36	; 0x24
 8007610:	2101      	movs	r1, #1
 8007612:	4618      	mov	r0, r3
 8007614:	f000 fd68 	bl	80080e8 <RCCEx_PLL3_Config>
 8007618:	4603      	mov	r3, r0
 800761a:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800761c:	e009      	b.n	8007632 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 800761e:	2301      	movs	r3, #1
 8007620:	75fb      	strb	r3, [r7, #23]
      break;
 8007622:	e006      	b.n	8007632 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8007624:	bf00      	nop
 8007626:	e004      	b.n	8007632 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8007628:	bf00      	nop
 800762a:	e002      	b.n	8007632 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 800762c:	bf00      	nop
 800762e:	e000      	b.n	8007632 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8007630:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007632:	7dfb      	ldrb	r3, [r7, #23]
 8007634:	2b00      	cmp	r3, #0
 8007636:	d10a      	bne.n	800764e <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8007638:	4b2b      	ldr	r3, [pc, #172]	; (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800763a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800763c:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8007646:	4928      	ldr	r1, [pc, #160]	; (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007648:	4313      	orrs	r3, r2
 800764a:	658b      	str	r3, [r1, #88]	; 0x58
 800764c:	e001      	b.n	8007652 <HAL_RCCEx_PeriphCLKConfig+0x54e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800764e:	7dfb      	ldrb	r3, [r7, #23]
 8007650:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800765a:	2b00      	cmp	r3, #0
 800765c:	d02f      	beq.n	80076be <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007662:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007666:	d00e      	beq.n	8007686 <HAL_RCCEx_PeriphCLKConfig+0x582>
 8007668:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800766c:	d814      	bhi.n	8007698 <HAL_RCCEx_PeriphCLKConfig+0x594>
 800766e:	2b00      	cmp	r3, #0
 8007670:	d015      	beq.n	800769e <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8007672:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007676:	d10f      	bne.n	8007698 <HAL_RCCEx_PeriphCLKConfig+0x594>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007678:	4b1b      	ldr	r3, [pc, #108]	; (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800767a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800767c:	4a1a      	ldr	r2, [pc, #104]	; (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800767e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007682:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8007684:	e00c      	b.n	80076a0 <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	3304      	adds	r3, #4
 800768a:	2101      	movs	r1, #1
 800768c:	4618      	mov	r0, r3
 800768e:	f000 fc79 	bl	8007f84 <RCCEx_PLL2_Config>
 8007692:	4603      	mov	r3, r0
 8007694:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8007696:	e003      	b.n	80076a0 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007698:	2301      	movs	r3, #1
 800769a:	75fb      	strb	r3, [r7, #23]
      break;
 800769c:	e000      	b.n	80076a0 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 800769e:	bf00      	nop
    }

    if(ret == HAL_OK)
 80076a0:	7dfb      	ldrb	r3, [r7, #23]
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d109      	bne.n	80076ba <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80076a6:	4b10      	ldr	r3, [pc, #64]	; (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80076a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80076aa:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80076b2:	490d      	ldr	r1, [pc, #52]	; (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80076b4:	4313      	orrs	r3, r2
 80076b6:	650b      	str	r3, [r1, #80]	; 0x50
 80076b8:	e001      	b.n	80076be <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076ba:	7dfb      	ldrb	r3, [r7, #23]
 80076bc:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d033      	beq.n	8007732 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80076ce:	2b03      	cmp	r3, #3
 80076d0:	d81c      	bhi.n	800770c <HAL_RCCEx_PeriphCLKConfig+0x608>
 80076d2:	a201      	add	r2, pc, #4	; (adr r2, 80076d8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>)
 80076d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076d8:	08007713 	.word	0x08007713
 80076dc:	080076ed 	.word	0x080076ed
 80076e0:	080076fb 	.word	0x080076fb
 80076e4:	08007713 	.word	0x08007713
 80076e8:	58024400 	.word	0x58024400
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80076ec:	4bb8      	ldr	r3, [pc, #736]	; (80079d0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80076ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076f0:	4ab7      	ldr	r2, [pc, #732]	; (80079d0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80076f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80076f6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 80076f8:	e00c      	b.n	8007714 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	3304      	adds	r3, #4
 80076fe:	2102      	movs	r1, #2
 8007700:	4618      	mov	r0, r3
 8007702:	f000 fc3f 	bl	8007f84 <RCCEx_PLL2_Config>
 8007706:	4603      	mov	r3, r0
 8007708:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 800770a:	e003      	b.n	8007714 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800770c:	2301      	movs	r3, #1
 800770e:	75fb      	strb	r3, [r7, #23]
      break;
 8007710:	e000      	b.n	8007714 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 8007712:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007714:	7dfb      	ldrb	r3, [r7, #23]
 8007716:	2b00      	cmp	r3, #0
 8007718:	d109      	bne.n	800772e <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800771a:	4bad      	ldr	r3, [pc, #692]	; (80079d0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800771c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800771e:	f023 0203 	bic.w	r2, r3, #3
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007726:	49aa      	ldr	r1, [pc, #680]	; (80079d0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007728:	4313      	orrs	r3, r2
 800772a:	64cb      	str	r3, [r1, #76]	; 0x4c
 800772c:	e001      	b.n	8007732 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800772e:	7dfb      	ldrb	r3, [r7, #23]
 8007730:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800773a:	2b00      	cmp	r3, #0
 800773c:	f000 8086 	beq.w	800784c <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007740:	4ba4      	ldr	r3, [pc, #656]	; (80079d4 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	4aa3      	ldr	r2, [pc, #652]	; (80079d4 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8007746:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800774a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800774c:	f7fc fb10 	bl	8003d70 <HAL_GetTick>
 8007750:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007752:	e009      	b.n	8007768 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007754:	f7fc fb0c 	bl	8003d70 <HAL_GetTick>
 8007758:	4602      	mov	r2, r0
 800775a:	693b      	ldr	r3, [r7, #16]
 800775c:	1ad3      	subs	r3, r2, r3
 800775e:	2b64      	cmp	r3, #100	; 0x64
 8007760:	d902      	bls.n	8007768 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 8007762:	2303      	movs	r3, #3
 8007764:	75fb      	strb	r3, [r7, #23]
        break;
 8007766:	e005      	b.n	8007774 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007768:	4b9a      	ldr	r3, [pc, #616]	; (80079d4 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007770:	2b00      	cmp	r3, #0
 8007772:	d0ef      	beq.n	8007754 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8007774:	7dfb      	ldrb	r3, [r7, #23]
 8007776:	2b00      	cmp	r3, #0
 8007778:	d166      	bne.n	8007848 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800777a:	4b95      	ldr	r3, [pc, #596]	; (80079d0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800777c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007784:	4053      	eors	r3, r2
 8007786:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800778a:	2b00      	cmp	r3, #0
 800778c:	d013      	beq.n	80077b6 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800778e:	4b90      	ldr	r3, [pc, #576]	; (80079d0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007790:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007792:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007796:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007798:	4b8d      	ldr	r3, [pc, #564]	; (80079d0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800779a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800779c:	4a8c      	ldr	r2, [pc, #560]	; (80079d0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800779e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80077a2:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80077a4:	4b8a      	ldr	r3, [pc, #552]	; (80079d0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80077a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077a8:	4a89      	ldr	r2, [pc, #548]	; (80079d0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80077aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80077ae:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80077b0:	4a87      	ldr	r2, [pc, #540]	; (80079d0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80077bc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80077c0:	d115      	bne.n	80077ee <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077c2:	f7fc fad5 	bl	8003d70 <HAL_GetTick>
 80077c6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80077c8:	e00b      	b.n	80077e2 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80077ca:	f7fc fad1 	bl	8003d70 <HAL_GetTick>
 80077ce:	4602      	mov	r2, r0
 80077d0:	693b      	ldr	r3, [r7, #16]
 80077d2:	1ad3      	subs	r3, r2, r3
 80077d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80077d8:	4293      	cmp	r3, r2
 80077da:	d902      	bls.n	80077e2 <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 80077dc:	2303      	movs	r3, #3
 80077de:	75fb      	strb	r3, [r7, #23]
            break;
 80077e0:	e005      	b.n	80077ee <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80077e2:	4b7b      	ldr	r3, [pc, #492]	; (80079d0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80077e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077e6:	f003 0302 	and.w	r3, r3, #2
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d0ed      	beq.n	80077ca <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 80077ee:	7dfb      	ldrb	r3, [r7, #23]
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d126      	bne.n	8007842 <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80077fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80077fe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007802:	d10d      	bne.n	8007820 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8007804:	4b72      	ldr	r3, [pc, #456]	; (80079d0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007806:	691b      	ldr	r3, [r3, #16]
 8007808:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007812:	0919      	lsrs	r1, r3, #4
 8007814:	4b70      	ldr	r3, [pc, #448]	; (80079d8 <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 8007816:	400b      	ands	r3, r1
 8007818:	496d      	ldr	r1, [pc, #436]	; (80079d0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800781a:	4313      	orrs	r3, r2
 800781c:	610b      	str	r3, [r1, #16]
 800781e:	e005      	b.n	800782c <HAL_RCCEx_PeriphCLKConfig+0x728>
 8007820:	4b6b      	ldr	r3, [pc, #428]	; (80079d0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007822:	691b      	ldr	r3, [r3, #16]
 8007824:	4a6a      	ldr	r2, [pc, #424]	; (80079d0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007826:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800782a:	6113      	str	r3, [r2, #16]
 800782c:	4b68      	ldr	r3, [pc, #416]	; (80079d0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800782e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007836:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800783a:	4965      	ldr	r1, [pc, #404]	; (80079d0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800783c:	4313      	orrs	r3, r2
 800783e:	670b      	str	r3, [r1, #112]	; 0x70
 8007840:	e004      	b.n	800784c <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007842:	7dfb      	ldrb	r3, [r7, #23]
 8007844:	75bb      	strb	r3, [r7, #22]
 8007846:	e001      	b.n	800784c <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007848:	7dfb      	ldrb	r3, [r7, #23]
 800784a:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	f003 0301 	and.w	r3, r3, #1
 8007854:	2b00      	cmp	r3, #0
 8007856:	d07e      	beq.n	8007956 <HAL_RCCEx_PeriphCLKConfig+0x852>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800785c:	2b28      	cmp	r3, #40	; 0x28
 800785e:	d867      	bhi.n	8007930 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 8007860:	a201      	add	r2, pc, #4	; (adr r2, 8007868 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 8007862:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007866:	bf00      	nop
 8007868:	08007937 	.word	0x08007937
 800786c:	08007931 	.word	0x08007931
 8007870:	08007931 	.word	0x08007931
 8007874:	08007931 	.word	0x08007931
 8007878:	08007931 	.word	0x08007931
 800787c:	08007931 	.word	0x08007931
 8007880:	08007931 	.word	0x08007931
 8007884:	08007931 	.word	0x08007931
 8007888:	0800790d 	.word	0x0800790d
 800788c:	08007931 	.word	0x08007931
 8007890:	08007931 	.word	0x08007931
 8007894:	08007931 	.word	0x08007931
 8007898:	08007931 	.word	0x08007931
 800789c:	08007931 	.word	0x08007931
 80078a0:	08007931 	.word	0x08007931
 80078a4:	08007931 	.word	0x08007931
 80078a8:	0800791f 	.word	0x0800791f
 80078ac:	08007931 	.word	0x08007931
 80078b0:	08007931 	.word	0x08007931
 80078b4:	08007931 	.word	0x08007931
 80078b8:	08007931 	.word	0x08007931
 80078bc:	08007931 	.word	0x08007931
 80078c0:	08007931 	.word	0x08007931
 80078c4:	08007931 	.word	0x08007931
 80078c8:	08007937 	.word	0x08007937
 80078cc:	08007931 	.word	0x08007931
 80078d0:	08007931 	.word	0x08007931
 80078d4:	08007931 	.word	0x08007931
 80078d8:	08007931 	.word	0x08007931
 80078dc:	08007931 	.word	0x08007931
 80078e0:	08007931 	.word	0x08007931
 80078e4:	08007931 	.word	0x08007931
 80078e8:	08007937 	.word	0x08007937
 80078ec:	08007931 	.word	0x08007931
 80078f0:	08007931 	.word	0x08007931
 80078f4:	08007931 	.word	0x08007931
 80078f8:	08007931 	.word	0x08007931
 80078fc:	08007931 	.word	0x08007931
 8007900:	08007931 	.word	0x08007931
 8007904:	08007931 	.word	0x08007931
 8007908:	08007937 	.word	0x08007937
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	3304      	adds	r3, #4
 8007910:	2101      	movs	r1, #1
 8007912:	4618      	mov	r0, r3
 8007914:	f000 fb36 	bl	8007f84 <RCCEx_PLL2_Config>
 8007918:	4603      	mov	r3, r0
 800791a:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800791c:	e00c      	b.n	8007938 <HAL_RCCEx_PeriphCLKConfig+0x834>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	3324      	adds	r3, #36	; 0x24
 8007922:	2101      	movs	r1, #1
 8007924:	4618      	mov	r0, r3
 8007926:	f000 fbdf 	bl	80080e8 <RCCEx_PLL3_Config>
 800792a:	4603      	mov	r3, r0
 800792c:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800792e:	e003      	b.n	8007938 <HAL_RCCEx_PeriphCLKConfig+0x834>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007930:	2301      	movs	r3, #1
 8007932:	75fb      	strb	r3, [r7, #23]
      break;
 8007934:	e000      	b.n	8007938 <HAL_RCCEx_PeriphCLKConfig+0x834>
      break;
 8007936:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007938:	7dfb      	ldrb	r3, [r7, #23]
 800793a:	2b00      	cmp	r3, #0
 800793c:	d109      	bne.n	8007952 <HAL_RCCEx_PeriphCLKConfig+0x84e>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800793e:	4b24      	ldr	r3, [pc, #144]	; (80079d0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007940:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007942:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800794a:	4921      	ldr	r1, [pc, #132]	; (80079d0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800794c:	4313      	orrs	r3, r2
 800794e:	654b      	str	r3, [r1, #84]	; 0x54
 8007950:	e001      	b.n	8007956 <HAL_RCCEx_PeriphCLKConfig+0x852>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007952:	7dfb      	ldrb	r3, [r7, #23]
 8007954:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	f003 0302 	and.w	r3, r3, #2
 800795e:	2b00      	cmp	r3, #0
 8007960:	d03e      	beq.n	80079e0 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007966:	2b05      	cmp	r3, #5
 8007968:	d820      	bhi.n	80079ac <HAL_RCCEx_PeriphCLKConfig+0x8a8>
 800796a:	a201      	add	r2, pc, #4	; (adr r2, 8007970 <HAL_RCCEx_PeriphCLKConfig+0x86c>)
 800796c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007970:	080079b3 	.word	0x080079b3
 8007974:	08007989 	.word	0x08007989
 8007978:	0800799b 	.word	0x0800799b
 800797c:	080079b3 	.word	0x080079b3
 8007980:	080079b3 	.word	0x080079b3
 8007984:	080079b3 	.word	0x080079b3
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	3304      	adds	r3, #4
 800798c:	2101      	movs	r1, #1
 800798e:	4618      	mov	r0, r3
 8007990:	f000 faf8 	bl	8007f84 <RCCEx_PLL2_Config>
 8007994:	4603      	mov	r3, r0
 8007996:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8007998:	e00c      	b.n	80079b4 <HAL_RCCEx_PeriphCLKConfig+0x8b0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	3324      	adds	r3, #36	; 0x24
 800799e:	2101      	movs	r1, #1
 80079a0:	4618      	mov	r0, r3
 80079a2:	f000 fba1 	bl	80080e8 <RCCEx_PLL3_Config>
 80079a6:	4603      	mov	r3, r0
 80079a8:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80079aa:	e003      	b.n	80079b4 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80079ac:	2301      	movs	r3, #1
 80079ae:	75fb      	strb	r3, [r7, #23]
      break;
 80079b0:	e000      	b.n	80079b4 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      break;
 80079b2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80079b4:	7dfb      	ldrb	r3, [r7, #23]
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d110      	bne.n	80079dc <HAL_RCCEx_PeriphCLKConfig+0x8d8>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80079ba:	4b05      	ldr	r3, [pc, #20]	; (80079d0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80079bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80079be:	f023 0207 	bic.w	r2, r3, #7
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80079c6:	4902      	ldr	r1, [pc, #8]	; (80079d0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80079c8:	4313      	orrs	r3, r2
 80079ca:	654b      	str	r3, [r1, #84]	; 0x54
 80079cc:	e008      	b.n	80079e0 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
 80079ce:	bf00      	nop
 80079d0:	58024400 	.word	0x58024400
 80079d4:	58024800 	.word	0x58024800
 80079d8:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 80079dc:	7dfb      	ldrb	r3, [r7, #23]
 80079de:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	f003 0304 	and.w	r3, r3, #4
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d039      	beq.n	8007a60 <HAL_RCCEx_PeriphCLKConfig+0x95c>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80079f2:	2b05      	cmp	r3, #5
 80079f4:	d820      	bhi.n	8007a38 <HAL_RCCEx_PeriphCLKConfig+0x934>
 80079f6:	a201      	add	r2, pc, #4	; (adr r2, 80079fc <HAL_RCCEx_PeriphCLKConfig+0x8f8>)
 80079f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079fc:	08007a3f 	.word	0x08007a3f
 8007a00:	08007a15 	.word	0x08007a15
 8007a04:	08007a27 	.word	0x08007a27
 8007a08:	08007a3f 	.word	0x08007a3f
 8007a0c:	08007a3f 	.word	0x08007a3f
 8007a10:	08007a3f 	.word	0x08007a3f
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	3304      	adds	r3, #4
 8007a18:	2101      	movs	r1, #1
 8007a1a:	4618      	mov	r0, r3
 8007a1c:	f000 fab2 	bl	8007f84 <RCCEx_PLL2_Config>
 8007a20:	4603      	mov	r3, r0
 8007a22:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8007a24:	e00c      	b.n	8007a40 <HAL_RCCEx_PeriphCLKConfig+0x93c>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	3324      	adds	r3, #36	; 0x24
 8007a2a:	2101      	movs	r1, #1
 8007a2c:	4618      	mov	r0, r3
 8007a2e:	f000 fb5b 	bl	80080e8 <RCCEx_PLL3_Config>
 8007a32:	4603      	mov	r3, r0
 8007a34:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8007a36:	e003      	b.n	8007a40 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007a38:	2301      	movs	r3, #1
 8007a3a:	75fb      	strb	r3, [r7, #23]
      break;
 8007a3c:	e000      	b.n	8007a40 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      break;
 8007a3e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007a40:	7dfb      	ldrb	r3, [r7, #23]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d10a      	bne.n	8007a5c <HAL_RCCEx_PeriphCLKConfig+0x958>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007a46:	4bb7      	ldr	r3, [pc, #732]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007a48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a4a:	f023 0207 	bic.w	r2, r3, #7
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a54:	49b3      	ldr	r1, [pc, #716]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007a56:	4313      	orrs	r3, r2
 8007a58:	658b      	str	r3, [r1, #88]	; 0x58
 8007a5a:	e001      	b.n	8007a60 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a5c:	7dfb      	ldrb	r3, [r7, #23]
 8007a5e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	f003 0320 	and.w	r3, r3, #32
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d04b      	beq.n	8007b04 <HAL_RCCEx_PeriphCLKConfig+0xa00>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007a72:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007a76:	d02e      	beq.n	8007ad6 <HAL_RCCEx_PeriphCLKConfig+0x9d2>
 8007a78:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007a7c:	d828      	bhi.n	8007ad0 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8007a7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a82:	d02a      	beq.n	8007ada <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8007a84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a88:	d822      	bhi.n	8007ad0 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8007a8a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007a8e:	d026      	beq.n	8007ade <HAL_RCCEx_PeriphCLKConfig+0x9da>
 8007a90:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007a94:	d81c      	bhi.n	8007ad0 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8007a96:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007a9a:	d010      	beq.n	8007abe <HAL_RCCEx_PeriphCLKConfig+0x9ba>
 8007a9c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007aa0:	d816      	bhi.n	8007ad0 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d01d      	beq.n	8007ae2 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8007aa6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007aaa:	d111      	bne.n	8007ad0 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	3304      	adds	r3, #4
 8007ab0:	2100      	movs	r1, #0
 8007ab2:	4618      	mov	r0, r3
 8007ab4:	f000 fa66 	bl	8007f84 <RCCEx_PLL2_Config>
 8007ab8:	4603      	mov	r3, r0
 8007aba:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8007abc:	e012      	b.n	8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x9e0>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	3324      	adds	r3, #36	; 0x24
 8007ac2:	2102      	movs	r1, #2
 8007ac4:	4618      	mov	r0, r3
 8007ac6:	f000 fb0f 	bl	80080e8 <RCCEx_PLL3_Config>
 8007aca:	4603      	mov	r3, r0
 8007acc:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8007ace:	e009      	b.n	8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007ad0:	2301      	movs	r3, #1
 8007ad2:	75fb      	strb	r3, [r7, #23]
      break;
 8007ad4:	e006      	b.n	8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8007ad6:	bf00      	nop
 8007ad8:	e004      	b.n	8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8007ada:	bf00      	nop
 8007adc:	e002      	b.n	8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8007ade:	bf00      	nop
 8007ae0:	e000      	b.n	8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8007ae2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007ae4:	7dfb      	ldrb	r3, [r7, #23]
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d10a      	bne.n	8007b00 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007aea:	4b8e      	ldr	r3, [pc, #568]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007aec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007aee:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007af8:	498a      	ldr	r1, [pc, #552]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007afa:	4313      	orrs	r3, r2
 8007afc:	654b      	str	r3, [r1, #84]	; 0x54
 8007afe:	e001      	b.n	8007b04 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b00:	7dfb      	ldrb	r3, [r7, #23]
 8007b02:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d04b      	beq.n	8007ba8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007b16:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8007b1a:	d02e      	beq.n	8007b7a <HAL_RCCEx_PeriphCLKConfig+0xa76>
 8007b1c:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8007b20:	d828      	bhi.n	8007b74 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8007b22:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007b26:	d02a      	beq.n	8007b7e <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8007b28:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007b2c:	d822      	bhi.n	8007b74 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8007b2e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007b32:	d026      	beq.n	8007b82 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8007b34:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007b38:	d81c      	bhi.n	8007b74 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8007b3a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007b3e:	d010      	beq.n	8007b62 <HAL_RCCEx_PeriphCLKConfig+0xa5e>
 8007b40:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007b44:	d816      	bhi.n	8007b74 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d01d      	beq.n	8007b86 <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8007b4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007b4e:	d111      	bne.n	8007b74 <HAL_RCCEx_PeriphCLKConfig+0xa70>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	3304      	adds	r3, #4
 8007b54:	2100      	movs	r1, #0
 8007b56:	4618      	mov	r0, r3
 8007b58:	f000 fa14 	bl	8007f84 <RCCEx_PLL2_Config>
 8007b5c:	4603      	mov	r3, r0
 8007b5e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8007b60:	e012      	b.n	8007b88 <HAL_RCCEx_PeriphCLKConfig+0xa84>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	3324      	adds	r3, #36	; 0x24
 8007b66:	2102      	movs	r1, #2
 8007b68:	4618      	mov	r0, r3
 8007b6a:	f000 fabd 	bl	80080e8 <RCCEx_PLL3_Config>
 8007b6e:	4603      	mov	r3, r0
 8007b70:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8007b72:	e009      	b.n	8007b88 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007b74:	2301      	movs	r3, #1
 8007b76:	75fb      	strb	r3, [r7, #23]
      break;
 8007b78:	e006      	b.n	8007b88 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8007b7a:	bf00      	nop
 8007b7c:	e004      	b.n	8007b88 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8007b7e:	bf00      	nop
 8007b80:	e002      	b.n	8007b88 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8007b82:	bf00      	nop
 8007b84:	e000      	b.n	8007b88 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8007b86:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007b88:	7dfb      	ldrb	r3, [r7, #23]
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d10a      	bne.n	8007ba4 <HAL_RCCEx_PeriphCLKConfig+0xaa0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007b8e:	4b65      	ldr	r3, [pc, #404]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007b90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b92:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007b9c:	4961      	ldr	r1, [pc, #388]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007b9e:	4313      	orrs	r3, r2
 8007ba0:	658b      	str	r3, [r1, #88]	; 0x58
 8007ba2:	e001      	b.n	8007ba8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ba4:	7dfb      	ldrb	r3, [r7, #23]
 8007ba6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d04b      	beq.n	8007c4c <HAL_RCCEx_PeriphCLKConfig+0xb48>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007bba:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8007bbe:	d02e      	beq.n	8007c1e <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 8007bc0:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8007bc4:	d828      	bhi.n	8007c18 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8007bc6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007bca:	d02a      	beq.n	8007c22 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
 8007bcc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007bd0:	d822      	bhi.n	8007c18 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8007bd2:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8007bd6:	d026      	beq.n	8007c26 <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8007bd8:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8007bdc:	d81c      	bhi.n	8007c18 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8007bde:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007be2:	d010      	beq.n	8007c06 <HAL_RCCEx_PeriphCLKConfig+0xb02>
 8007be4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007be8:	d816      	bhi.n	8007c18 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d01d      	beq.n	8007c2a <HAL_RCCEx_PeriphCLKConfig+0xb26>
 8007bee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007bf2:	d111      	bne.n	8007c18 <HAL_RCCEx_PeriphCLKConfig+0xb14>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	3304      	adds	r3, #4
 8007bf8:	2100      	movs	r1, #0
 8007bfa:	4618      	mov	r0, r3
 8007bfc:	f000 f9c2 	bl	8007f84 <RCCEx_PLL2_Config>
 8007c00:	4603      	mov	r3, r0
 8007c02:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8007c04:	e012      	b.n	8007c2c <HAL_RCCEx_PeriphCLKConfig+0xb28>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	3324      	adds	r3, #36	; 0x24
 8007c0a:	2102      	movs	r1, #2
 8007c0c:	4618      	mov	r0, r3
 8007c0e:	f000 fa6b 	bl	80080e8 <RCCEx_PLL3_Config>
 8007c12:	4603      	mov	r3, r0
 8007c14:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8007c16:	e009      	b.n	8007c2c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007c18:	2301      	movs	r3, #1
 8007c1a:	75fb      	strb	r3, [r7, #23]
      break;
 8007c1c:	e006      	b.n	8007c2c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8007c1e:	bf00      	nop
 8007c20:	e004      	b.n	8007c2c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8007c22:	bf00      	nop
 8007c24:	e002      	b.n	8007c2c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8007c26:	bf00      	nop
 8007c28:	e000      	b.n	8007c2c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8007c2a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007c2c:	7dfb      	ldrb	r3, [r7, #23]
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d10a      	bne.n	8007c48 <HAL_RCCEx_PeriphCLKConfig+0xb44>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007c32:	4b3c      	ldr	r3, [pc, #240]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007c34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c36:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007c40:	4938      	ldr	r1, [pc, #224]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007c42:	4313      	orrs	r3, r2
 8007c44:	658b      	str	r3, [r1, #88]	; 0x58
 8007c46:	e001      	b.n	8007c4c <HAL_RCCEx_PeriphCLKConfig+0xb48>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c48:	7dfb      	ldrb	r3, [r7, #23]
 8007c4a:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	f003 0308 	and.w	r3, r3, #8
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d01a      	beq.n	8007c8e <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007c5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c62:	d10a      	bne.n	8007c7a <HAL_RCCEx_PeriphCLKConfig+0xb76>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	3324      	adds	r3, #36	; 0x24
 8007c68:	2102      	movs	r1, #2
 8007c6a:	4618      	mov	r0, r3
 8007c6c:	f000 fa3c 	bl	80080e8 <RCCEx_PLL3_Config>
 8007c70:	4603      	mov	r3, r0
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d001      	beq.n	8007c7a <HAL_RCCEx_PeriphCLKConfig+0xb76>
        {
          status = HAL_ERROR;
 8007c76:	2301      	movs	r3, #1
 8007c78:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8007c7a:	4b2a      	ldr	r3, [pc, #168]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007c7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c7e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007c88:	4926      	ldr	r1, [pc, #152]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007c8a:	4313      	orrs	r3, r2
 8007c8c:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	f003 0310 	and.w	r3, r3, #16
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d01a      	beq.n	8007cd0 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007ca0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007ca4:	d10a      	bne.n	8007cbc <HAL_RCCEx_PeriphCLKConfig+0xbb8>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	3324      	adds	r3, #36	; 0x24
 8007caa:	2102      	movs	r1, #2
 8007cac:	4618      	mov	r0, r3
 8007cae:	f000 fa1b 	bl	80080e8 <RCCEx_PLL3_Config>
 8007cb2:	4603      	mov	r3, r0
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d001      	beq.n	8007cbc <HAL_RCCEx_PeriphCLKConfig+0xbb8>
      {
        status = HAL_ERROR;
 8007cb8:	2301      	movs	r3, #1
 8007cba:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007cbc:	4b19      	ldr	r3, [pc, #100]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007cbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007cc0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007cca:	4916      	ldr	r1, [pc, #88]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007ccc:	4313      	orrs	r3, r2
 8007cce:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d036      	beq.n	8007d4a <HAL_RCCEx_PeriphCLKConfig+0xc46>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8007ce2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007ce6:	d01f      	beq.n	8007d28 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8007ce8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007cec:	d817      	bhi.n	8007d1e <HAL_RCCEx_PeriphCLKConfig+0xc1a>
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d003      	beq.n	8007cfa <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 8007cf2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007cf6:	d009      	beq.n	8007d0c <HAL_RCCEx_PeriphCLKConfig+0xc08>
 8007cf8:	e011      	b.n	8007d1e <HAL_RCCEx_PeriphCLKConfig+0xc1a>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	3304      	adds	r3, #4
 8007cfe:	2100      	movs	r1, #0
 8007d00:	4618      	mov	r0, r3
 8007d02:	f000 f93f 	bl	8007f84 <RCCEx_PLL2_Config>
 8007d06:	4603      	mov	r3, r0
 8007d08:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8007d0a:	e00e      	b.n	8007d2a <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	3324      	adds	r3, #36	; 0x24
 8007d10:	2102      	movs	r1, #2
 8007d12:	4618      	mov	r0, r3
 8007d14:	f000 f9e8 	bl	80080e8 <RCCEx_PLL3_Config>
 8007d18:	4603      	mov	r3, r0
 8007d1a:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8007d1c:	e005      	b.n	8007d2a <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007d1e:	2301      	movs	r3, #1
 8007d20:	75fb      	strb	r3, [r7, #23]
      break;
 8007d22:	e002      	b.n	8007d2a <HAL_RCCEx_PeriphCLKConfig+0xc26>
 8007d24:	58024400 	.word	0x58024400
      break;
 8007d28:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007d2a:	7dfb      	ldrb	r3, [r7, #23]
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d10a      	bne.n	8007d46 <HAL_RCCEx_PeriphCLKConfig+0xc42>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007d30:	4b93      	ldr	r3, [pc, #588]	; (8007f80 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007d32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d34:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8007d3e:	4990      	ldr	r1, [pc, #576]	; (8007f80 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007d40:	4313      	orrs	r3, r2
 8007d42:	658b      	str	r3, [r1, #88]	; 0x58
 8007d44:	e001      	b.n	8007d4a <HAL_RCCEx_PeriphCLKConfig+0xc46>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d46:	7dfb      	ldrb	r3, [r7, #23]
 8007d48:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d033      	beq.n	8007dbe <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007d5c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007d60:	d01c      	beq.n	8007d9c <HAL_RCCEx_PeriphCLKConfig+0xc98>
 8007d62:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007d66:	d816      	bhi.n	8007d96 <HAL_RCCEx_PeriphCLKConfig+0xc92>
 8007d68:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007d6c:	d003      	beq.n	8007d76 <HAL_RCCEx_PeriphCLKConfig+0xc72>
 8007d6e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007d72:	d007      	beq.n	8007d84 <HAL_RCCEx_PeriphCLKConfig+0xc80>
 8007d74:	e00f      	b.n	8007d96 <HAL_RCCEx_PeriphCLKConfig+0xc92>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007d76:	4b82      	ldr	r3, [pc, #520]	; (8007f80 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007d78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d7a:	4a81      	ldr	r2, [pc, #516]	; (8007f80 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007d7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007d80:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8007d82:	e00c      	b.n	8007d9e <HAL_RCCEx_PeriphCLKConfig+0xc9a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	3324      	adds	r3, #36	; 0x24
 8007d88:	2101      	movs	r1, #1
 8007d8a:	4618      	mov	r0, r3
 8007d8c:	f000 f9ac 	bl	80080e8 <RCCEx_PLL3_Config>
 8007d90:	4603      	mov	r3, r0
 8007d92:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8007d94:	e003      	b.n	8007d9e <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007d96:	2301      	movs	r3, #1
 8007d98:	75fb      	strb	r3, [r7, #23]
      break;
 8007d9a:	e000      	b.n	8007d9e <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      break;
 8007d9c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007d9e:	7dfb      	ldrb	r3, [r7, #23]
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d10a      	bne.n	8007dba <HAL_RCCEx_PeriphCLKConfig+0xcb6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007da4:	4b76      	ldr	r3, [pc, #472]	; (8007f80 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007da6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007da8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007db2:	4973      	ldr	r1, [pc, #460]	; (8007f80 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007db4:	4313      	orrs	r3, r2
 8007db6:	654b      	str	r3, [r1, #84]	; 0x54
 8007db8:	e001      	b.n	8007dbe <HAL_RCCEx_PeriphCLKConfig+0xcba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007dba:	7dfb      	ldrb	r3, [r7, #23]
 8007dbc:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d029      	beq.n	8007e1e <HAL_RCCEx_PeriphCLKConfig+0xd1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d003      	beq.n	8007dda <HAL_RCCEx_PeriphCLKConfig+0xcd6>
 8007dd2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007dd6:	d007      	beq.n	8007de8 <HAL_RCCEx_PeriphCLKConfig+0xce4>
 8007dd8:	e00f      	b.n	8007dfa <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007dda:	4b69      	ldr	r3, [pc, #420]	; (8007f80 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007ddc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dde:	4a68      	ldr	r2, [pc, #416]	; (8007f80 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007de0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007de4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8007de6:	e00b      	b.n	8007e00 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	3304      	adds	r3, #4
 8007dec:	2102      	movs	r1, #2
 8007dee:	4618      	mov	r0, r3
 8007df0:	f000 f8c8 	bl	8007f84 <RCCEx_PLL2_Config>
 8007df4:	4603      	mov	r3, r0
 8007df6:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8007df8:	e002      	b.n	8007e00 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    default:
      ret = HAL_ERROR;
 8007dfa:	2301      	movs	r3, #1
 8007dfc:	75fb      	strb	r3, [r7, #23]
      break;
 8007dfe:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007e00:	7dfb      	ldrb	r3, [r7, #23]
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d109      	bne.n	8007e1a <HAL_RCCEx_PeriphCLKConfig+0xd16>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8007e06:	4b5e      	ldr	r3, [pc, #376]	; (8007f80 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007e08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007e0a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007e12:	495b      	ldr	r1, [pc, #364]	; (8007f80 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007e14:	4313      	orrs	r3, r2
 8007e16:	64cb      	str	r3, [r1, #76]	; 0x4c
 8007e18:	e001      	b.n	8007e1e <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e1a:	7dfb      	ldrb	r3, [r7, #23]
 8007e1c:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d00a      	beq.n	8007e40 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	3324      	adds	r3, #36	; 0x24
 8007e2e:	2102      	movs	r1, #2
 8007e30:	4618      	mov	r0, r3
 8007e32:	f000 f959 	bl	80080e8 <RCCEx_PLL3_Config>
 8007e36:	4603      	mov	r3, r0
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d001      	beq.n	8007e40 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      status=HAL_ERROR;
 8007e3c:	2301      	movs	r3, #1
 8007e3e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d030      	beq.n	8007eae <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {

    switch(PeriphClkInit->RngClockSelection)
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007e50:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007e54:	d017      	beq.n	8007e86 <HAL_RCCEx_PeriphCLKConfig+0xd82>
 8007e56:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007e5a:	d811      	bhi.n	8007e80 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 8007e5c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007e60:	d013      	beq.n	8007e8a <HAL_RCCEx_PeriphCLKConfig+0xd86>
 8007e62:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007e66:	d80b      	bhi.n	8007e80 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d010      	beq.n	8007e8e <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 8007e6c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007e70:	d106      	bne.n	8007e80 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007e72:	4b43      	ldr	r3, [pc, #268]	; (8007f80 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007e74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e76:	4a42      	ldr	r2, [pc, #264]	; (8007f80 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007e78:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007e7c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8007e7e:	e007      	b.n	8007e90 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007e80:	2301      	movs	r3, #1
 8007e82:	75fb      	strb	r3, [r7, #23]
      break;
 8007e84:	e004      	b.n	8007e90 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8007e86:	bf00      	nop
 8007e88:	e002      	b.n	8007e90 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8007e8a:	bf00      	nop
 8007e8c:	e000      	b.n	8007e90 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8007e8e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007e90:	7dfb      	ldrb	r3, [r7, #23]
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d109      	bne.n	8007eaa <HAL_RCCEx_PeriphCLKConfig+0xda6>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007e96:	4b3a      	ldr	r3, [pc, #232]	; (8007f80 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007e98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e9a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007ea2:	4937      	ldr	r1, [pc, #220]	; (8007f80 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007ea4:	4313      	orrs	r3, r2
 8007ea6:	654b      	str	r3, [r1, #84]	; 0x54
 8007ea8:	e001      	b.n	8007eae <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007eaa:	7dfb      	ldrb	r3, [r7, #23]
 8007eac:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d008      	beq.n	8007ecc <HAL_RCCEx_PeriphCLKConfig+0xdc8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007eba:	4b31      	ldr	r3, [pc, #196]	; (8007f80 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007ebc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007ebe:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ec6:	492e      	ldr	r1, [pc, #184]	; (8007f80 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007ec8:	4313      	orrs	r3, r2
 8007eca:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d009      	beq.n	8007eec <HAL_RCCEx_PeriphCLKConfig+0xde8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8007ed8:	4b29      	ldr	r3, [pc, #164]	; (8007f80 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007eda:	691b      	ldr	r3, [r3, #16]
 8007edc:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8007ee6:	4926      	ldr	r1, [pc, #152]	; (8007f80 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007ee8:	4313      	orrs	r3, r2
 8007eea:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d008      	beq.n	8007f0a <HAL_RCCEx_PeriphCLKConfig+0xe06>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007ef8:	4b21      	ldr	r3, [pc, #132]	; (8007f80 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007efa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007efc:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007f04:	491e      	ldr	r1, [pc, #120]	; (8007f80 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007f06:	4313      	orrs	r3, r2
 8007f08:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d00d      	beq.n	8007f32 <HAL_RCCEx_PeriphCLKConfig+0xe2e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007f16:	4b1a      	ldr	r3, [pc, #104]	; (8007f80 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007f18:	691b      	ldr	r3, [r3, #16]
 8007f1a:	4a19      	ldr	r2, [pc, #100]	; (8007f80 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007f1c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007f20:	6113      	str	r3, [r2, #16]
 8007f22:	4b17      	ldr	r3, [pc, #92]	; (8007f80 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007f24:	691a      	ldr	r2, [r3, #16]
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8007f2c:	4914      	ldr	r1, [pc, #80]	; (8007f80 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007f2e:	4313      	orrs	r3, r2
 8007f30:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	da08      	bge.n	8007f4c <HAL_RCCEx_PeriphCLKConfig+0xe48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8007f3a:	4b11      	ldr	r3, [pc, #68]	; (8007f80 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007f3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f3e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007f46:	490e      	ldr	r1, [pc, #56]	; (8007f80 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007f48:	4313      	orrs	r3, r2
 8007f4a:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d009      	beq.n	8007f6c <HAL_RCCEx_PeriphCLKConfig+0xe68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007f58:	4b09      	ldr	r3, [pc, #36]	; (8007f80 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007f5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f5c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f66:	4906      	ldr	r1, [pc, #24]	; (8007f80 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007f68:	4313      	orrs	r3, r2
 8007f6a:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8007f6c:	7dbb      	ldrb	r3, [r7, #22]
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d101      	bne.n	8007f76 <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    return HAL_OK;
 8007f72:	2300      	movs	r3, #0
 8007f74:	e000      	b.n	8007f78 <HAL_RCCEx_PeriphCLKConfig+0xe74>
  }
  return HAL_ERROR;
 8007f76:	2301      	movs	r3, #1
}
 8007f78:	4618      	mov	r0, r3
 8007f7a:	3718      	adds	r7, #24
 8007f7c:	46bd      	mov	sp, r7
 8007f7e:	bd80      	pop	{r7, pc}
 8007f80:	58024400 	.word	0x58024400

08007f84 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8007f84:	b580      	push	{r7, lr}
 8007f86:	b084      	sub	sp, #16
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	6078      	str	r0, [r7, #4]
 8007f8c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007f8e:	2300      	movs	r3, #0
 8007f90:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007f92:	4b53      	ldr	r3, [pc, #332]	; (80080e0 <RCCEx_PLL2_Config+0x15c>)
 8007f94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f96:	f003 0303 	and.w	r3, r3, #3
 8007f9a:	2b03      	cmp	r3, #3
 8007f9c:	d101      	bne.n	8007fa2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8007f9e:	2301      	movs	r3, #1
 8007fa0:	e099      	b.n	80080d6 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8007fa2:	4b4f      	ldr	r3, [pc, #316]	; (80080e0 <RCCEx_PLL2_Config+0x15c>)
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	4a4e      	ldr	r2, [pc, #312]	; (80080e0 <RCCEx_PLL2_Config+0x15c>)
 8007fa8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007fac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007fae:	f7fb fedf 	bl	8003d70 <HAL_GetTick>
 8007fb2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007fb4:	e008      	b.n	8007fc8 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8007fb6:	f7fb fedb 	bl	8003d70 <HAL_GetTick>
 8007fba:	4602      	mov	r2, r0
 8007fbc:	68bb      	ldr	r3, [r7, #8]
 8007fbe:	1ad3      	subs	r3, r2, r3
 8007fc0:	2b02      	cmp	r3, #2
 8007fc2:	d901      	bls.n	8007fc8 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007fc4:	2303      	movs	r3, #3
 8007fc6:	e086      	b.n	80080d6 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007fc8:	4b45      	ldr	r3, [pc, #276]	; (80080e0 <RCCEx_PLL2_Config+0x15c>)
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d1f0      	bne.n	8007fb6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8007fd4:	4b42      	ldr	r3, [pc, #264]	; (80080e0 <RCCEx_PLL2_Config+0x15c>)
 8007fd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fd8:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	031b      	lsls	r3, r3, #12
 8007fe2:	493f      	ldr	r1, [pc, #252]	; (80080e0 <RCCEx_PLL2_Config+0x15c>)
 8007fe4:	4313      	orrs	r3, r2
 8007fe6:	628b      	str	r3, [r1, #40]	; 0x28
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	685b      	ldr	r3, [r3, #4]
 8007fec:	3b01      	subs	r3, #1
 8007fee:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	689b      	ldr	r3, [r3, #8]
 8007ff6:	3b01      	subs	r3, #1
 8007ff8:	025b      	lsls	r3, r3, #9
 8007ffa:	b29b      	uxth	r3, r3
 8007ffc:	431a      	orrs	r2, r3
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	68db      	ldr	r3, [r3, #12]
 8008002:	3b01      	subs	r3, #1
 8008004:	041b      	lsls	r3, r3, #16
 8008006:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800800a:	431a      	orrs	r2, r3
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	691b      	ldr	r3, [r3, #16]
 8008010:	3b01      	subs	r3, #1
 8008012:	061b      	lsls	r3, r3, #24
 8008014:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8008018:	4931      	ldr	r1, [pc, #196]	; (80080e0 <RCCEx_PLL2_Config+0x15c>)
 800801a:	4313      	orrs	r3, r2
 800801c:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800801e:	4b30      	ldr	r3, [pc, #192]	; (80080e0 <RCCEx_PLL2_Config+0x15c>)
 8008020:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008022:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	695b      	ldr	r3, [r3, #20]
 800802a:	492d      	ldr	r1, [pc, #180]	; (80080e0 <RCCEx_PLL2_Config+0x15c>)
 800802c:	4313      	orrs	r3, r2
 800802e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008030:	4b2b      	ldr	r3, [pc, #172]	; (80080e0 <RCCEx_PLL2_Config+0x15c>)
 8008032:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008034:	f023 0220 	bic.w	r2, r3, #32
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	699b      	ldr	r3, [r3, #24]
 800803c:	4928      	ldr	r1, [pc, #160]	; (80080e0 <RCCEx_PLL2_Config+0x15c>)
 800803e:	4313      	orrs	r3, r2
 8008040:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8008042:	4b27      	ldr	r3, [pc, #156]	; (80080e0 <RCCEx_PLL2_Config+0x15c>)
 8008044:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008046:	4a26      	ldr	r2, [pc, #152]	; (80080e0 <RCCEx_PLL2_Config+0x15c>)
 8008048:	f023 0310 	bic.w	r3, r3, #16
 800804c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800804e:	4b24      	ldr	r3, [pc, #144]	; (80080e0 <RCCEx_PLL2_Config+0x15c>)
 8008050:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008052:	4b24      	ldr	r3, [pc, #144]	; (80080e4 <RCCEx_PLL2_Config+0x160>)
 8008054:	4013      	ands	r3, r2
 8008056:	687a      	ldr	r2, [r7, #4]
 8008058:	69d2      	ldr	r2, [r2, #28]
 800805a:	00d2      	lsls	r2, r2, #3
 800805c:	4920      	ldr	r1, [pc, #128]	; (80080e0 <RCCEx_PLL2_Config+0x15c>)
 800805e:	4313      	orrs	r3, r2
 8008060:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8008062:	4b1f      	ldr	r3, [pc, #124]	; (80080e0 <RCCEx_PLL2_Config+0x15c>)
 8008064:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008066:	4a1e      	ldr	r2, [pc, #120]	; (80080e0 <RCCEx_PLL2_Config+0x15c>)
 8008068:	f043 0310 	orr.w	r3, r3, #16
 800806c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800806e:	683b      	ldr	r3, [r7, #0]
 8008070:	2b00      	cmp	r3, #0
 8008072:	d106      	bne.n	8008082 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008074:	4b1a      	ldr	r3, [pc, #104]	; (80080e0 <RCCEx_PLL2_Config+0x15c>)
 8008076:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008078:	4a19      	ldr	r2, [pc, #100]	; (80080e0 <RCCEx_PLL2_Config+0x15c>)
 800807a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800807e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008080:	e00f      	b.n	80080a2 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8008082:	683b      	ldr	r3, [r7, #0]
 8008084:	2b01      	cmp	r3, #1
 8008086:	d106      	bne.n	8008096 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8008088:	4b15      	ldr	r3, [pc, #84]	; (80080e0 <RCCEx_PLL2_Config+0x15c>)
 800808a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800808c:	4a14      	ldr	r2, [pc, #80]	; (80080e0 <RCCEx_PLL2_Config+0x15c>)
 800808e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008092:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008094:	e005      	b.n	80080a2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8008096:	4b12      	ldr	r3, [pc, #72]	; (80080e0 <RCCEx_PLL2_Config+0x15c>)
 8008098:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800809a:	4a11      	ldr	r2, [pc, #68]	; (80080e0 <RCCEx_PLL2_Config+0x15c>)
 800809c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80080a0:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80080a2:	4b0f      	ldr	r3, [pc, #60]	; (80080e0 <RCCEx_PLL2_Config+0x15c>)
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	4a0e      	ldr	r2, [pc, #56]	; (80080e0 <RCCEx_PLL2_Config+0x15c>)
 80080a8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80080ac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80080ae:	f7fb fe5f 	bl	8003d70 <HAL_GetTick>
 80080b2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80080b4:	e008      	b.n	80080c8 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80080b6:	f7fb fe5b 	bl	8003d70 <HAL_GetTick>
 80080ba:	4602      	mov	r2, r0
 80080bc:	68bb      	ldr	r3, [r7, #8]
 80080be:	1ad3      	subs	r3, r2, r3
 80080c0:	2b02      	cmp	r3, #2
 80080c2:	d901      	bls.n	80080c8 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80080c4:	2303      	movs	r3, #3
 80080c6:	e006      	b.n	80080d6 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80080c8:	4b05      	ldr	r3, [pc, #20]	; (80080e0 <RCCEx_PLL2_Config+0x15c>)
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d0f0      	beq.n	80080b6 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80080d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80080d6:	4618      	mov	r0, r3
 80080d8:	3710      	adds	r7, #16
 80080da:	46bd      	mov	sp, r7
 80080dc:	bd80      	pop	{r7, pc}
 80080de:	bf00      	nop
 80080e0:	58024400 	.word	0x58024400
 80080e4:	ffff0007 	.word	0xffff0007

080080e8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80080e8:	b580      	push	{r7, lr}
 80080ea:	b084      	sub	sp, #16
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	6078      	str	r0, [r7, #4]
 80080f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80080f2:	2300      	movs	r3, #0
 80080f4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80080f6:	4b53      	ldr	r3, [pc, #332]	; (8008244 <RCCEx_PLL3_Config+0x15c>)
 80080f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080fa:	f003 0303 	and.w	r3, r3, #3
 80080fe:	2b03      	cmp	r3, #3
 8008100:	d101      	bne.n	8008106 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8008102:	2301      	movs	r3, #1
 8008104:	e099      	b.n	800823a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8008106:	4b4f      	ldr	r3, [pc, #316]	; (8008244 <RCCEx_PLL3_Config+0x15c>)
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	4a4e      	ldr	r2, [pc, #312]	; (8008244 <RCCEx_PLL3_Config+0x15c>)
 800810c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008110:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008112:	f7fb fe2d 	bl	8003d70 <HAL_GetTick>
 8008116:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008118:	e008      	b.n	800812c <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800811a:	f7fb fe29 	bl	8003d70 <HAL_GetTick>
 800811e:	4602      	mov	r2, r0
 8008120:	68bb      	ldr	r3, [r7, #8]
 8008122:	1ad3      	subs	r3, r2, r3
 8008124:	2b02      	cmp	r3, #2
 8008126:	d901      	bls.n	800812c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008128:	2303      	movs	r3, #3
 800812a:	e086      	b.n	800823a <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800812c:	4b45      	ldr	r3, [pc, #276]	; (8008244 <RCCEx_PLL3_Config+0x15c>)
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008134:	2b00      	cmp	r3, #0
 8008136:	d1f0      	bne.n	800811a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008138:	4b42      	ldr	r3, [pc, #264]	; (8008244 <RCCEx_PLL3_Config+0x15c>)
 800813a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800813c:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	051b      	lsls	r3, r3, #20
 8008146:	493f      	ldr	r1, [pc, #252]	; (8008244 <RCCEx_PLL3_Config+0x15c>)
 8008148:	4313      	orrs	r3, r2
 800814a:	628b      	str	r3, [r1, #40]	; 0x28
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	685b      	ldr	r3, [r3, #4]
 8008150:	3b01      	subs	r3, #1
 8008152:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	689b      	ldr	r3, [r3, #8]
 800815a:	3b01      	subs	r3, #1
 800815c:	025b      	lsls	r3, r3, #9
 800815e:	b29b      	uxth	r3, r3
 8008160:	431a      	orrs	r2, r3
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	68db      	ldr	r3, [r3, #12]
 8008166:	3b01      	subs	r3, #1
 8008168:	041b      	lsls	r3, r3, #16
 800816a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800816e:	431a      	orrs	r2, r3
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	691b      	ldr	r3, [r3, #16]
 8008174:	3b01      	subs	r3, #1
 8008176:	061b      	lsls	r3, r3, #24
 8008178:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800817c:	4931      	ldr	r1, [pc, #196]	; (8008244 <RCCEx_PLL3_Config+0x15c>)
 800817e:	4313      	orrs	r3, r2
 8008180:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8008182:	4b30      	ldr	r3, [pc, #192]	; (8008244 <RCCEx_PLL3_Config+0x15c>)
 8008184:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008186:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	695b      	ldr	r3, [r3, #20]
 800818e:	492d      	ldr	r1, [pc, #180]	; (8008244 <RCCEx_PLL3_Config+0x15c>)
 8008190:	4313      	orrs	r3, r2
 8008192:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8008194:	4b2b      	ldr	r3, [pc, #172]	; (8008244 <RCCEx_PLL3_Config+0x15c>)
 8008196:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008198:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	699b      	ldr	r3, [r3, #24]
 80081a0:	4928      	ldr	r1, [pc, #160]	; (8008244 <RCCEx_PLL3_Config+0x15c>)
 80081a2:	4313      	orrs	r3, r2
 80081a4:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80081a6:	4b27      	ldr	r3, [pc, #156]	; (8008244 <RCCEx_PLL3_Config+0x15c>)
 80081a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081aa:	4a26      	ldr	r2, [pc, #152]	; (8008244 <RCCEx_PLL3_Config+0x15c>)
 80081ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80081b0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80081b2:	4b24      	ldr	r3, [pc, #144]	; (8008244 <RCCEx_PLL3_Config+0x15c>)
 80081b4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80081b6:	4b24      	ldr	r3, [pc, #144]	; (8008248 <RCCEx_PLL3_Config+0x160>)
 80081b8:	4013      	ands	r3, r2
 80081ba:	687a      	ldr	r2, [r7, #4]
 80081bc:	69d2      	ldr	r2, [r2, #28]
 80081be:	00d2      	lsls	r2, r2, #3
 80081c0:	4920      	ldr	r1, [pc, #128]	; (8008244 <RCCEx_PLL3_Config+0x15c>)
 80081c2:	4313      	orrs	r3, r2
 80081c4:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80081c6:	4b1f      	ldr	r3, [pc, #124]	; (8008244 <RCCEx_PLL3_Config+0x15c>)
 80081c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081ca:	4a1e      	ldr	r2, [pc, #120]	; (8008244 <RCCEx_PLL3_Config+0x15c>)
 80081cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80081d0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 80081d2:	683b      	ldr	r3, [r7, #0]
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d106      	bne.n	80081e6 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80081d8:	4b1a      	ldr	r3, [pc, #104]	; (8008244 <RCCEx_PLL3_Config+0x15c>)
 80081da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081dc:	4a19      	ldr	r2, [pc, #100]	; (8008244 <RCCEx_PLL3_Config+0x15c>)
 80081de:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80081e2:	62d3      	str	r3, [r2, #44]	; 0x2c
 80081e4:	e00f      	b.n	8008206 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80081e6:	683b      	ldr	r3, [r7, #0]
 80081e8:	2b01      	cmp	r3, #1
 80081ea:	d106      	bne.n	80081fa <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80081ec:	4b15      	ldr	r3, [pc, #84]	; (8008244 <RCCEx_PLL3_Config+0x15c>)
 80081ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081f0:	4a14      	ldr	r2, [pc, #80]	; (8008244 <RCCEx_PLL3_Config+0x15c>)
 80081f2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80081f6:	62d3      	str	r3, [r2, #44]	; 0x2c
 80081f8:	e005      	b.n	8008206 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80081fa:	4b12      	ldr	r3, [pc, #72]	; (8008244 <RCCEx_PLL3_Config+0x15c>)
 80081fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081fe:	4a11      	ldr	r2, [pc, #68]	; (8008244 <RCCEx_PLL3_Config+0x15c>)
 8008200:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008204:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8008206:	4b0f      	ldr	r3, [pc, #60]	; (8008244 <RCCEx_PLL3_Config+0x15c>)
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	4a0e      	ldr	r2, [pc, #56]	; (8008244 <RCCEx_PLL3_Config+0x15c>)
 800820c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008210:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008212:	f7fb fdad 	bl	8003d70 <HAL_GetTick>
 8008216:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008218:	e008      	b.n	800822c <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800821a:	f7fb fda9 	bl	8003d70 <HAL_GetTick>
 800821e:	4602      	mov	r2, r0
 8008220:	68bb      	ldr	r3, [r7, #8]
 8008222:	1ad3      	subs	r3, r2, r3
 8008224:	2b02      	cmp	r3, #2
 8008226:	d901      	bls.n	800822c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008228:	2303      	movs	r3, #3
 800822a:	e006      	b.n	800823a <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800822c:	4b05      	ldr	r3, [pc, #20]	; (8008244 <RCCEx_PLL3_Config+0x15c>)
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008234:	2b00      	cmp	r3, #0
 8008236:	d0f0      	beq.n	800821a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8008238:	7bfb      	ldrb	r3, [r7, #15]
}
 800823a:	4618      	mov	r0, r3
 800823c:	3710      	adds	r7, #16
 800823e:	46bd      	mov	sp, r7
 8008240:	bd80      	pop	{r7, pc}
 8008242:	bf00      	nop
 8008244:	58024400 	.word	0x58024400
 8008248:	ffff0007 	.word	0xffff0007

0800824c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800824c:	b580      	push	{r7, lr}
 800824e:	b084      	sub	sp, #16
 8008250:	af00      	add	r7, sp, #0
 8008252:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8008254:	2301      	movs	r3, #1
 8008256:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler */
  if(hrtc != NULL)
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	2b00      	cmp	r3, #0
 800825c:	d067      	beq.n	800832e <HAL_RTC_Init+0xe2>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if(hrtc->State == HAL_RTC_STATE_RESET)
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8008264:	b2db      	uxtb	r3, r3
 8008266:	2b00      	cmp	r3, #0
 8008268:	d106      	bne.n	8008278 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	2200      	movs	r2, #0
 800826e:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8008272:	6878      	ldr	r0, [r7, #4]
 8008274:	f7f8 fc56 	bl	8000b24 <HAL_RTC_MspInit>
    }
#endif /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	2202      	movs	r2, #2
 800827c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	22ca      	movs	r2, #202	; 0xca
 8008286:	625a      	str	r2, [r3, #36]	; 0x24
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	2253      	movs	r2, #83	; 0x53
 800828e:	625a      	str	r2, [r3, #36]	; 0x24

   /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8008290:	6878      	ldr	r0, [r7, #4]
 8008292:	f000 f879 	bl	8008388 <RTC_EnterInitMode>
 8008296:	4603      	mov	r3, r0
 8008298:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK)
 800829a:	7bfb      	ldrb	r3, [r7, #15]
 800829c:	2b00      	cmp	r3, #0
 800829e:	d13b      	bne.n	8008318 <HAL_RTC_Init+0xcc>
#if defined(RTC_CR_TAMPOE)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else  /* RTC_CR_TAMPOE */
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	6899      	ldr	r1, [r3, #8]
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681a      	ldr	r2, [r3, #0]
 80082aa:	4b23      	ldr	r3, [pc, #140]	; (8008338 <HAL_RTC_Init+0xec>)
 80082ac:	400b      	ands	r3, r1
 80082ae:	6093      	str	r3, [r2, #8]
#endif /* RTC_CR_TAMPOE */

      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	6899      	ldr	r1, [r3, #8]
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	685a      	ldr	r2, [r3, #4]
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	691b      	ldr	r3, [r3, #16]
 80082be:	431a      	orrs	r2, r3
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	699b      	ldr	r3, [r3, #24]
 80082c4:	431a      	orrs	r2, r3
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	430a      	orrs	r2, r1
 80082cc:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos) | (hrtc->Init.SynchPrediv << RTC_PRER_PREDIV_S_Pos);
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	689b      	ldr	r3, [r3, #8]
 80082d2:	0419      	lsls	r1, r3, #16
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	68da      	ldr	r2, [r3, #12]
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	430a      	orrs	r2, r1
 80082de:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80082e0:	6878      	ldr	r0, [r7, #4]
 80082e2:	f000 f881 	bl	80083e8 <RTC_ExitInitMode>
 80082e6:	4603      	mov	r3, r0
 80082e8:	73fb      	strb	r3, [r7, #15]

      if(status == HAL_OK)
 80082ea:	7bfb      	ldrb	r3, [r7, #15]
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d113      	bne.n	8008318 <HAL_RTC_Init+0xcc>
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#endif /* RTC_CR_TAMPALRM_TYPE && RTC_CR_OUT2EN && RTC_CR_TAMPALRM_PU */

#if defined(RTC_OR_ALARMOUTTYPE) && defined(RTC_OR_OUT_RMP)
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	f022 0203 	bic.w	r2, r2, #3
 80082fe:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	69da      	ldr	r2, [r3, #28]
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	695b      	ldr	r3, [r3, #20]
 800830e:	431a      	orrs	r2, r3
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	430a      	orrs	r2, r1
 8008316:	64da      	str	r2, [r3, #76]	; 0x4c
#endif /* ALARMOUTTYPE && RTC_OR_OUT_RMP */
      }
    }
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	22ff      	movs	r2, #255	; 0xff
 800831e:	625a      	str	r2, [r3, #36]	; 0x24
    if (status == HAL_OK)
 8008320:	7bfb      	ldrb	r3, [r7, #15]
 8008322:	2b00      	cmp	r3, #0
 8008324:	d103      	bne.n	800832e <HAL_RTC_Init+0xe2>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_READY;
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	2201      	movs	r2, #1
 800832a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
  }

  /* return status */
  return status;
 800832e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008330:	4618      	mov	r0, r3
 8008332:	3710      	adds	r7, #16
 8008334:	46bd      	mov	sp, r7
 8008336:	bd80      	pop	{r7, pc}
 8008338:	ff8fffbf 	.word	0xff8fffbf

0800833c <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800833c:	b580      	push	{r7, lr}
 800833e:	b084      	sub	sp, #16
 8008340:	af00      	add	r7, sp, #0
 8008342:	6078      	str	r0, [r7, #4]
  /* Clear RSF flag */
#if defined(RTC_ICSR_RSF)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#endif /* RTC_ICSR_RSF */
#if defined(RTC_ISR_RSF)
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	68da      	ldr	r2, [r3, #12]
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008352:	60da      	str	r2, [r3, #12]
#endif /* RTC_ISR_RSF */

  tickstart = HAL_GetTick();
 8008354:	f7fb fd0c 	bl	8003d70 <HAL_GetTick>
 8008358:	60f8      	str	r0, [r7, #12]
  /* Wait the registers to be synchronised */
#if defined(RTC_ICSR_RSF)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#endif /* RTC_ICSR_RSF */
#if defined(RTC_ISR_RSF)
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800835a:	e009      	b.n	8008370 <HAL_RTC_WaitForSynchro+0x34>
#endif /* RTC_ISR_RSF */
    {
      if((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800835c:	f7fb fd08 	bl	8003d70 <HAL_GetTick>
 8008360:	4602      	mov	r2, r0
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	1ad3      	subs	r3, r2, r3
 8008366:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800836a:	d901      	bls.n	8008370 <HAL_RTC_WaitForSynchro+0x34>
      {
        return HAL_TIMEOUT;
 800836c:	2303      	movs	r3, #3
 800836e:	e007      	b.n	8008380 <HAL_RTC_WaitForSynchro+0x44>
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	68db      	ldr	r3, [r3, #12]
 8008376:	f003 0320 	and.w	r3, r3, #32
 800837a:	2b00      	cmp	r3, #0
 800837c:	d0ee      	beq.n	800835c <HAL_RTC_WaitForSynchro+0x20>
      }
    }

  return HAL_OK;
 800837e:	2300      	movs	r3, #0
}
 8008380:	4618      	mov	r0, r3
 8008382:	3710      	adds	r7, #16
 8008384:	46bd      	mov	sp, r7
 8008386:	bd80      	pop	{r7, pc}

08008388 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8008388:	b580      	push	{r7, lr}
 800838a:	b084      	sub	sp, #16
 800838c:	af00      	add	r7, sp, #0
 800838e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008390:	2300      	movs	r3, #0
 8008392:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#endif /* RTC_ICSR_INITF */
#if defined(RTC_ISR_INITF)
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	68db      	ldr	r3, [r3, #12]
 800839a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d11d      	bne.n	80083de <RTC_EnterInitMode+0x56>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	f04f 32ff 	mov.w	r2, #4294967295
 80083aa:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80083ac:	f7fb fce0 	bl	8003d70 <HAL_GetTick>
 80083b0:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80083b2:	e00d      	b.n	80083d0 <RTC_EnterInitMode+0x48>
    {
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80083b4:	f7fb fcdc 	bl	8003d70 <HAL_GetTick>
 80083b8:	4602      	mov	r2, r0
 80083ba:	68bb      	ldr	r3, [r7, #8]
 80083bc:	1ad3      	subs	r3, r2, r3
 80083be:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80083c2:	d905      	bls.n	80083d0 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 80083c4:	2303      	movs	r3, #3
 80083c6:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	2203      	movs	r2, #3
 80083cc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	68db      	ldr	r3, [r3, #12]
 80083d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d0ea      	beq.n	80083b4 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* RTC_ISR_INITF */

  return status;
 80083de:	7bfb      	ldrb	r3, [r7, #15]
}
 80083e0:	4618      	mov	r0, r3
 80083e2:	3710      	adds	r7, #16
 80083e4:	46bd      	mov	sp, r7
 80083e6:	bd80      	pop	{r7, pc}

080083e8 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80083e8:	b580      	push	{r7, lr}
 80083ea:	b084      	sub	sp, #16
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80083f0:	2300      	movs	r3, #0
 80083f2:	73fb      	strb	r3, [r7, #15]
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);

#elif defined(RTC_ISR_INITF)

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INITF);
 80083f4:	4b1a      	ldr	r3, [pc, #104]	; (8008460 <RTC_ExitInitMode+0x78>)
 80083f6:	68db      	ldr	r3, [r3, #12]
 80083f8:	4a19      	ldr	r2, [pc, #100]	; (8008460 <RTC_ExitInitMode+0x78>)
 80083fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80083fe:	60d3      	str	r3, [r2, #12]

#endif /* RTC_ISR_INITF */
  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8008400:	4b17      	ldr	r3, [pc, #92]	; (8008460 <RTC_ExitInitMode+0x78>)
 8008402:	689b      	ldr	r3, [r3, #8]
 8008404:	f003 0320 	and.w	r3, r3, #32
 8008408:	2b00      	cmp	r3, #0
 800840a:	d10c      	bne.n	8008426 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800840c:	6878      	ldr	r0, [r7, #4]
 800840e:	f7ff ff95 	bl	800833c <HAL_RTC_WaitForSynchro>
 8008412:	4603      	mov	r3, r0
 8008414:	2b00      	cmp	r3, #0
 8008416:	d01e      	beq.n	8008456 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	2203      	movs	r2, #3
 800841c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8008420:	2303      	movs	r3, #3
 8008422:	73fb      	strb	r3, [r7, #15]
 8008424:	e017      	b.n	8008456 <RTC_ExitInitMode+0x6e>
    }
  }
  else
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8008426:	4b0e      	ldr	r3, [pc, #56]	; (8008460 <RTC_ExitInitMode+0x78>)
 8008428:	689b      	ldr	r3, [r3, #8]
 800842a:	4a0d      	ldr	r2, [pc, #52]	; (8008460 <RTC_ExitInitMode+0x78>)
 800842c:	f023 0320 	bic.w	r3, r3, #32
 8008430:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008432:	6878      	ldr	r0, [r7, #4]
 8008434:	f7ff ff82 	bl	800833c <HAL_RTC_WaitForSynchro>
 8008438:	4603      	mov	r3, r0
 800843a:	2b00      	cmp	r3, #0
 800843c:	d005      	beq.n	800844a <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	2203      	movs	r2, #3
 8008442:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8008446:	2303      	movs	r3, #3
 8008448:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800844a:	4b05      	ldr	r3, [pc, #20]	; (8008460 <RTC_ExitInitMode+0x78>)
 800844c:	689b      	ldr	r3, [r3, #8]
 800844e:	4a04      	ldr	r2, [pc, #16]	; (8008460 <RTC_ExitInitMode+0x78>)
 8008450:	f043 0320 	orr.w	r3, r3, #32
 8008454:	6093      	str	r3, [r2, #8]
  }

  return status;
 8008456:	7bfb      	ldrb	r3, [r7, #15]
}
 8008458:	4618      	mov	r0, r3
 800845a:	3710      	adds	r7, #16
 800845c:	46bd      	mov	sp, r7
 800845e:	bd80      	pop	{r7, pc}
 8008460:	58004000 	.word	0x58004000

08008464 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008464:	b580      	push	{r7, lr}
 8008466:	b084      	sub	sp, #16
 8008468:	af00      	add	r7, sp, #0
 800846a:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_length;
#else
  uint32_t crc_length = 0UL;
 800846c:	2300      	movs	r3, #0
 800846e:	60fb      	str	r3, [r7, #12]
#endif
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	2b00      	cmp	r3, #0
 8008474:	d101      	bne.n	800847a <HAL_SPI_Init+0x16>
  {
    return HAL_ERROR;
 8008476:	2301      	movs	r3, #1
 8008478:	e0eb      	b.n	8008652 <HAL_SPI_Init+0x1ee>
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	2200      	movs	r2, #0
 800847e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	4a75      	ldr	r2, [pc, #468]	; (800865c <HAL_SPI_Init+0x1f8>)
 8008486:	4293      	cmp	r3, r2
 8008488:	d00f      	beq.n	80084aa <HAL_SPI_Init+0x46>
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	4a74      	ldr	r2, [pc, #464]	; (8008660 <HAL_SPI_Init+0x1fc>)
 8008490:	4293      	cmp	r3, r2
 8008492:	d00a      	beq.n	80084aa <HAL_SPI_Init+0x46>
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	4a72      	ldr	r2, [pc, #456]	; (8008664 <HAL_SPI_Init+0x200>)
 800849a:	4293      	cmp	r3, r2
 800849c:	d005      	beq.n	80084aa <HAL_SPI_Init+0x46>
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	68db      	ldr	r3, [r3, #12]
 80084a2:	2b0f      	cmp	r3, #15
 80084a4:	d901      	bls.n	80084aa <HAL_SPI_Init+0x46>
  {
    return HAL_ERROR;
 80084a6:	2301      	movs	r3, #1
 80084a8:	e0d3      	b.n	8008652 <HAL_SPI_Init+0x1ee>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 80084aa:	6878      	ldr	r0, [r7, #4]
 80084ac:	f001 f87a 	bl	80095a4 <SPI_GetPacketSize>
 80084b0:	60b8      	str	r0, [r7, #8]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	4a69      	ldr	r2, [pc, #420]	; (800865c <HAL_SPI_Init+0x1f8>)
 80084b8:	4293      	cmp	r3, r2
 80084ba:	d00c      	beq.n	80084d6 <HAL_SPI_Init+0x72>
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	4a67      	ldr	r2, [pc, #412]	; (8008660 <HAL_SPI_Init+0x1fc>)
 80084c2:	4293      	cmp	r3, r2
 80084c4:	d007      	beq.n	80084d6 <HAL_SPI_Init+0x72>
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	4a66      	ldr	r2, [pc, #408]	; (8008664 <HAL_SPI_Init+0x200>)
 80084cc:	4293      	cmp	r3, r2
 80084ce:	d002      	beq.n	80084d6 <HAL_SPI_Init+0x72>
 80084d0:	68bb      	ldr	r3, [r7, #8]
 80084d2:	2b08      	cmp	r3, #8
 80084d4:	d811      	bhi.n	80084fa <HAL_SPI_Init+0x96>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80084da:	4a60      	ldr	r2, [pc, #384]	; (800865c <HAL_SPI_Init+0x1f8>)
 80084dc:	4293      	cmp	r3, r2
 80084de:	d009      	beq.n	80084f4 <HAL_SPI_Init+0x90>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	4a5e      	ldr	r2, [pc, #376]	; (8008660 <HAL_SPI_Init+0x1fc>)
 80084e6:	4293      	cmp	r3, r2
 80084e8:	d004      	beq.n	80084f4 <HAL_SPI_Init+0x90>
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	4a5d      	ldr	r2, [pc, #372]	; (8008664 <HAL_SPI_Init+0x200>)
 80084f0:	4293      	cmp	r3, r2
 80084f2:	d104      	bne.n	80084fe <HAL_SPI_Init+0x9a>
 80084f4:	68bb      	ldr	r3, [r7, #8]
 80084f6:	2b10      	cmp	r3, #16
 80084f8:	d901      	bls.n	80084fe <HAL_SPI_Init+0x9a>
  {
    return HAL_ERROR;
 80084fa:	2301      	movs	r3, #1
 80084fc:	e0a9      	b.n	8008652 <HAL_SPI_Init+0x1ee>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8008504:	b2db      	uxtb	r3, r3
 8008506:	2b00      	cmp	r3, #0
 8008508:	d106      	bne.n	8008518 <HAL_SPI_Init+0xb4>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	2200      	movs	r2, #0
 800850e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008512:	6878      	ldr	r0, [r7, #4]
 8008514:	f7f8 fbe4 	bl	8000ce0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	2202      	movs	r2, #2
 800851c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	681a      	ldr	r2, [r3, #0]
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	f022 0201 	bic.w	r2, r2, #1
 800852e:	601a      	str	r2, [r3, #0]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	699b      	ldr	r3, [r3, #24]
 8008534:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008538:	d119      	bne.n	800856e <HAL_SPI_Init+0x10a>
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	685b      	ldr	r3, [r3, #4]
 800853e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008542:	d103      	bne.n	800854c <HAL_SPI_Init+0xe8>
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008548:	2b00      	cmp	r3, #0
 800854a:	d008      	beq.n	800855e <HAL_SPI_Init+0xfa>
     ((hspi->Init.Mode == SPI_MODE_SLAVE) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	685b      	ldr	r3, [r3, #4]
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8008550:	2b00      	cmp	r3, #0
 8008552:	d10c      	bne.n	800856e <HAL_SPI_Init+0x10a>
     ((hspi->Init.Mode == SPI_MODE_SLAVE) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008558:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800855c:	d107      	bne.n	800856e <HAL_SPI_Init+0x10a>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	681a      	ldr	r2, [r3, #0]
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800856c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	69da      	ldr	r2, [r3, #28]
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008576:	431a      	orrs	r2, r3
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	431a      	orrs	r2, r3
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008580:	ea42 0103 	orr.w	r1, r2, r3
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	68da      	ldr	r2, [r3, #12]
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	430a      	orrs	r2, r1
 800858e:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode     | hspi->Init.TIMode           | hspi->Init.NSSPolarity             |
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008598:	431a      	orrs	r2, r3
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800859e:	431a      	orrs	r2, r3
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	699b      	ldr	r3, [r3, #24]
 80085a4:	431a      	orrs	r2, r3
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	691b      	ldr	r3, [r3, #16]
 80085aa:	431a      	orrs	r2, r3
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	695b      	ldr	r3, [r3, #20]
 80085b0:	431a      	orrs	r2, r3
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	6a1b      	ldr	r3, [r3, #32]
 80085b6:	431a      	orrs	r2, r3
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	685b      	ldr	r3, [r3, #4]
 80085bc:	431a      	orrs	r2, r3
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80085c2:	431a      	orrs	r2, r3
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	689b      	ldr	r3, [r3, #8]
 80085c8:	431a      	orrs	r2, r3
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80085ce:	ea42 0103 	orr.w	r1, r2, r3
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	430a      	orrs	r2, r1
 80085dc:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	685b      	ldr	r3, [r3, #4]
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d113      	bne.n	800860e <HAL_SPI_Init+0x1aa>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	689b      	ldr	r3, [r3, #8]
 80085ec:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80085f8:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	689b      	ldr	r3, [r3, #8]
 8008600:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800860c:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	f022 0201 	bic.w	r2, r2, #1
 800861c:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	685b      	ldr	r3, [r3, #4]
 8008622:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008626:	2b00      	cmp	r3, #0
 8008628:	d00a      	beq.n	8008640 <HAL_SPI_Init+0x1dc>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	68db      	ldr	r3, [r3, #12]
 8008630:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	430a      	orrs	r2, r1
 800863e:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	2200      	movs	r2, #0
 8008644:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	2201      	movs	r2, #1
 800864c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 8008650:	2300      	movs	r3, #0
}
 8008652:	4618      	mov	r0, r3
 8008654:	3710      	adds	r7, #16
 8008656:	46bd      	mov	sp, r7
 8008658:	bd80      	pop	{r7, pc}
 800865a:	bf00      	nop
 800865c:	40013000 	.word	0x40013000
 8008660:	40003800 	.word	0x40003800
 8008664:	40003c00 	.word	0x40003c00

08008668 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008668:	b580      	push	{r7, lr}
 800866a:	b08a      	sub	sp, #40	; 0x28
 800866c:	af02      	add	r7, sp, #8
 800866e:	60f8      	str	r0, [r7, #12]
 8008670:	60b9      	str	r1, [r7, #8]
 8008672:	603b      	str	r3, [r7, #0]
 8008674:	4613      	mov	r3, r2
 8008676:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	3320      	adds	r3, #32
 800867e:	61fb      	str	r3, [r7, #28]
#endif /* __GNUC__ */

  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008680:	2300      	movs	r3, #0
 8008682:	76fb      	strb	r3, [r7, #27]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800868a:	2b01      	cmp	r3, #1
 800868c:	d101      	bne.n	8008692 <HAL_SPI_Transmit+0x2a>
 800868e:	2302      	movs	r3, #2
 8008690:	e1d7      	b.n	8008a42 <HAL_SPI_Transmit+0x3da>
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	2201      	movs	r2, #1
 8008696:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800869a:	f7fb fb69 	bl	8003d70 <HAL_GetTick>
 800869e:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 80086a6:	b2db      	uxtb	r3, r3
 80086a8:	2b01      	cmp	r3, #1
 80086aa:	d007      	beq.n	80086bc <HAL_SPI_Transmit+0x54>
  {
    errorcode = HAL_BUSY;
 80086ac:	2302      	movs	r3, #2
 80086ae:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	2200      	movs	r2, #0
 80086b4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 80086b8:	7efb      	ldrb	r3, [r7, #27]
 80086ba:	e1c2      	b.n	8008a42 <HAL_SPI_Transmit+0x3da>
  }

  if ((pData == NULL) || (Size == 0UL))
 80086bc:	68bb      	ldr	r3, [r7, #8]
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d002      	beq.n	80086c8 <HAL_SPI_Transmit+0x60>
 80086c2:	88fb      	ldrh	r3, [r7, #6]
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d107      	bne.n	80086d8 <HAL_SPI_Transmit+0x70>
  {
    errorcode = HAL_ERROR;
 80086c8:	2301      	movs	r3, #1
 80086ca:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	2200      	movs	r2, #0
 80086d0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 80086d4:	7efb      	ldrb	r3, [r7, #27]
 80086d6:	e1b4      	b.n	8008a42 <HAL_SPI_Transmit+0x3da>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	2203      	movs	r2, #3
 80086dc:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	2200      	movs	r2, #0
 80086e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	68ba      	ldr	r2, [r7, #8]
 80086ec:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	88fa      	ldrh	r2, [r7, #6]
 80086f2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	88fa      	ldrh	r2, [r7, #6]
 80086fa:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	2200      	movs	r2, #0
 8008702:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	2200      	movs	r2, #0
 8008708:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	2200      	movs	r2, #0
 8008710:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxISR       = NULL;
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	2200      	movs	r2, #0
 8008718:	675a      	str	r2, [r3, #116]	; 0x74
  hspi->RxISR       = NULL;
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	2200      	movs	r2, #0
 800871e:	671a      	str	r2, [r3, #112]	; 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	689b      	ldr	r3, [r3, #8]
 8008724:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8008728:	d107      	bne.n	800873a <HAL_SPI_Transmit+0xd2>
  {
    SPI_1LINE_TX(hspi);
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	681a      	ldr	r2, [r3, #0]
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008738:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	685a      	ldr	r2, [r3, #4]
 8008740:	4b96      	ldr	r3, [pc, #600]	; (800899c <HAL_SPI_Transmit+0x334>)
 8008742:	4013      	ands	r3, r2
 8008744:	88f9      	ldrh	r1, [r7, #6]
 8008746:	68fa      	ldr	r2, [r7, #12]
 8008748:	6812      	ldr	r2, [r2, #0]
 800874a:	430b      	orrs	r3, r1
 800874c:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	681a      	ldr	r2, [r3, #0]
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	f042 0201 	orr.w	r2, r2, #1
 800875c:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	685b      	ldr	r3, [r3, #4]
 8008762:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008766:	d107      	bne.n	8008778 <HAL_SPI_Transmit+0x110>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	681a      	ldr	r2, [r3, #0]
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008776:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	68db      	ldr	r3, [r3, #12]
 800877c:	2b0f      	cmp	r3, #15
 800877e:	d947      	bls.n	8008810 <HAL_SPI_Transmit+0x1a8>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8008780:	e03f      	b.n	8008802 <HAL_SPI_Transmit+0x19a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	695b      	ldr	r3, [r3, #20]
 8008788:	f003 0302 	and.w	r3, r3, #2
 800878c:	2b02      	cmp	r3, #2
 800878e:	d114      	bne.n	80087ba <HAL_SPI_Transmit+0x152>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	6812      	ldr	r2, [r2, #0]
 800879a:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80087a0:	1d1a      	adds	r2, r3, #4
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80087ac:	b29b      	uxth	r3, r3
 80087ae:	3b01      	subs	r3, #1
 80087b0:	b29a      	uxth	r2, r3
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 80087b8:	e023      	b.n	8008802 <HAL_SPI_Transmit+0x19a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80087ba:	f7fb fad9 	bl	8003d70 <HAL_GetTick>
 80087be:	4602      	mov	r2, r0
 80087c0:	697b      	ldr	r3, [r7, #20]
 80087c2:	1ad3      	subs	r3, r2, r3
 80087c4:	683a      	ldr	r2, [r7, #0]
 80087c6:	429a      	cmp	r2, r3
 80087c8:	d803      	bhi.n	80087d2 <HAL_SPI_Transmit+0x16a>
 80087ca:	683b      	ldr	r3, [r7, #0]
 80087cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087d0:	d102      	bne.n	80087d8 <HAL_SPI_Transmit+0x170>
 80087d2:	683b      	ldr	r3, [r7, #0]
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d114      	bne.n	8008802 <HAL_SPI_Transmit+0x19a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80087d8:	68f8      	ldr	r0, [r7, #12]
 80087da:	f000 fe15 	bl	8009408 <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	2200      	movs	r2, #0
 80087e2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80087ec:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	2201      	movs	r2, #1
 80087fa:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 80087fe:	2301      	movs	r3, #1
 8008800:	e11f      	b.n	8008a42 <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8008808:	b29b      	uxth	r3, r3
 800880a:	2b00      	cmp	r3, #0
 800880c:	d1b9      	bne.n	8008782 <HAL_SPI_Transmit+0x11a>
 800880e:	e0f2      	b.n	80089f6 <HAL_SPI_Transmit+0x38e>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	68db      	ldr	r3, [r3, #12]
 8008814:	2b07      	cmp	r3, #7
 8008816:	f240 80e7 	bls.w	80089e8 <HAL_SPI_Transmit+0x380>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800881a:	e05d      	b.n	80088d8 <HAL_SPI_Transmit+0x270>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	695b      	ldr	r3, [r3, #20]
 8008822:	f003 0302 	and.w	r3, r3, #2
 8008826:	2b02      	cmp	r3, #2
 8008828:	d132      	bne.n	8008890 <HAL_SPI_Transmit+0x228>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8008830:	b29b      	uxth	r3, r3
 8008832:	2b01      	cmp	r3, #1
 8008834:	d918      	bls.n	8008868 <HAL_SPI_Transmit+0x200>
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800883a:	2b00      	cmp	r3, #0
 800883c:	d014      	beq.n	8008868 <HAL_SPI_Transmit+0x200>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	6812      	ldr	r2, [r2, #0]
 8008848:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800884e:	1d1a      	adds	r2, r3, #4
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800885a:	b29b      	uxth	r3, r3
 800885c:	3b02      	subs	r3, #2
 800885e:	b29a      	uxth	r2, r3
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8008866:	e037      	b.n	80088d8 <HAL_SPI_Transmit+0x270>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800886c:	881a      	ldrh	r2, [r3, #0]
 800886e:	69fb      	ldr	r3, [r7, #28]
 8008870:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008876:	1c9a      	adds	r2, r3, #2
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8008882:	b29b      	uxth	r3, r3
 8008884:	3b01      	subs	r3, #1
 8008886:	b29a      	uxth	r2, r3
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800888e:	e023      	b.n	80088d8 <HAL_SPI_Transmit+0x270>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008890:	f7fb fa6e 	bl	8003d70 <HAL_GetTick>
 8008894:	4602      	mov	r2, r0
 8008896:	697b      	ldr	r3, [r7, #20]
 8008898:	1ad3      	subs	r3, r2, r3
 800889a:	683a      	ldr	r2, [r7, #0]
 800889c:	429a      	cmp	r2, r3
 800889e:	d803      	bhi.n	80088a8 <HAL_SPI_Transmit+0x240>
 80088a0:	683b      	ldr	r3, [r7, #0]
 80088a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088a6:	d102      	bne.n	80088ae <HAL_SPI_Transmit+0x246>
 80088a8:	683b      	ldr	r3, [r7, #0]
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d114      	bne.n	80088d8 <HAL_SPI_Transmit+0x270>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80088ae:	68f8      	ldr	r0, [r7, #12]
 80088b0:	f000 fdaa 	bl	8009408 <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	2200      	movs	r2, #0
 80088b8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80088c2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	2201      	movs	r2, #1
 80088d0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 80088d4:	2301      	movs	r3, #1
 80088d6:	e0b4      	b.n	8008a42 <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80088de:	b29b      	uxth	r3, r3
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d19b      	bne.n	800881c <HAL_SPI_Transmit+0x1b4>
 80088e4:	e087      	b.n	80089f6 <HAL_SPI_Transmit+0x38e>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	695b      	ldr	r3, [r3, #20]
 80088ec:	f003 0302 	and.w	r3, r3, #2
 80088f0:	2b02      	cmp	r3, #2
 80088f2:	d155      	bne.n	80089a0 <HAL_SPI_Transmit+0x338>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80088fa:	b29b      	uxth	r3, r3
 80088fc:	2b03      	cmp	r3, #3
 80088fe:	d918      	bls.n	8008932 <HAL_SPI_Transmit+0x2ca>
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008904:	2b40      	cmp	r3, #64	; 0x40
 8008906:	d914      	bls.n	8008932 <HAL_SPI_Transmit+0x2ca>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	6812      	ldr	r2, [r2, #0]
 8008912:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008918:	1d1a      	adds	r2, r3, #4
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8008924:	b29b      	uxth	r3, r3
 8008926:	3b04      	subs	r3, #4
 8008928:	b29a      	uxth	r2, r3
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8008930:	e05a      	b.n	80089e8 <HAL_SPI_Transmit+0x380>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8008938:	b29b      	uxth	r3, r3
 800893a:	2b01      	cmp	r3, #1
 800893c:	d917      	bls.n	800896e <HAL_SPI_Transmit+0x306>
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008942:	2b00      	cmp	r3, #0
 8008944:	d013      	beq.n	800896e <HAL_SPI_Transmit+0x306>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800894a:	881a      	ldrh	r2, [r3, #0]
 800894c:	69fb      	ldr	r3, [r7, #28]
 800894e:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008954:	1c9a      	adds	r2, r3, #2
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8008960:	b29b      	uxth	r3, r3
 8008962:	3b02      	subs	r3, #2
 8008964:	b29a      	uxth	r2, r3
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800896c:	e03c      	b.n	80089e8 <HAL_SPI_Transmit+0x380>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	3320      	adds	r3, #32
 8008978:	7812      	ldrb	r2, [r2, #0]
 800897a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008980:	1c5a      	adds	r2, r3, #1
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800898c:	b29b      	uxth	r3, r3
 800898e:	3b01      	subs	r3, #1
 8008990:	b29a      	uxth	r2, r3
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8008998:	e026      	b.n	80089e8 <HAL_SPI_Transmit+0x380>
 800899a:	bf00      	nop
 800899c:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80089a0:	f7fb f9e6 	bl	8003d70 <HAL_GetTick>
 80089a4:	4602      	mov	r2, r0
 80089a6:	697b      	ldr	r3, [r7, #20]
 80089a8:	1ad3      	subs	r3, r2, r3
 80089aa:	683a      	ldr	r2, [r7, #0]
 80089ac:	429a      	cmp	r2, r3
 80089ae:	d803      	bhi.n	80089b8 <HAL_SPI_Transmit+0x350>
 80089b0:	683b      	ldr	r3, [r7, #0]
 80089b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089b6:	d102      	bne.n	80089be <HAL_SPI_Transmit+0x356>
 80089b8:	683b      	ldr	r3, [r7, #0]
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d114      	bne.n	80089e8 <HAL_SPI_Transmit+0x380>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80089be:	68f8      	ldr	r0, [r7, #12]
 80089c0:	f000 fd22 	bl	8009408 <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	2200      	movs	r2, #0
 80089c8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80089d2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	2201      	movs	r2, #1
 80089e0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 80089e4:	2301      	movs	r3, #1
 80089e6:	e02c      	b.n	8008a42 <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80089ee:	b29b      	uxth	r3, r3
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	f47f af78 	bne.w	80088e6 <HAL_SPI_Transmit+0x27e>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 80089f6:	683b      	ldr	r3, [r7, #0]
 80089f8:	9300      	str	r3, [sp, #0]
 80089fa:	697b      	ldr	r3, [r7, #20]
 80089fc:	2200      	movs	r2, #0
 80089fe:	2108      	movs	r1, #8
 8008a00:	68f8      	ldr	r0, [r7, #12]
 8008a02:	f000 fda1 	bl	8009548 <SPI_WaitOnFlagUntilTimeout>
 8008a06:	4603      	mov	r3, r0
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d007      	beq.n	8008a1c <HAL_SPI_Transmit+0x3b4>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008a12:	f043 0220 	orr.w	r2, r3, #32
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8008a1c:	68f8      	ldr	r0, [r7, #12]
 8008a1e:	f000 fcf3 	bl	8009408 <SPI_CloseTransfer>

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	2200      	movs	r2, #0
 8008a26:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	2201      	movs	r2, #1
 8008a2e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d001      	beq.n	8008a40 <HAL_SPI_Transmit+0x3d8>
  {
    return HAL_ERROR;
 8008a3c:	2301      	movs	r3, #1
 8008a3e:	e000      	b.n	8008a42 <HAL_SPI_Transmit+0x3da>
  }
  return errorcode;
 8008a40:	7efb      	ldrb	r3, [r7, #27]
}
 8008a42:	4618      	mov	r0, r3
 8008a44:	3720      	adds	r7, #32
 8008a46:	46bd      	mov	sp, r7
 8008a48:	bd80      	pop	{r7, pc}
 8008a4a:	bf00      	nop

08008a4c <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008a4c:	b580      	push	{r7, lr}
 8008a4e:	b08a      	sub	sp, #40	; 0x28
 8008a50:	af02      	add	r7, sp, #8
 8008a52:	60f8      	str	r0, [r7, #12]
 8008a54:	60b9      	str	r1, [r7, #8]
 8008a56:	603b      	str	r3, [r7, #0]
 8008a58:	4613      	mov	r3, r2
 8008a5a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008a5c:	2300      	movs	r3, #0
 8008a5e:	77fb      	strb	r3, [r7, #31]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	3330      	adds	r3, #48	; 0x30
 8008a66:	61bb      	str	r3, [r7, #24]
#endif /* __GNUC__ */

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	685b      	ldr	r3, [r3, #4]
 8008a6c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008a70:	d112      	bne.n	8008a98 <HAL_SPI_Receive+0x4c>
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	689b      	ldr	r3, [r3, #8]
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d10e      	bne.n	8008a98 <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	2204      	movs	r2, #4
 8008a7e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8008a82:	88fa      	ldrh	r2, [r7, #6]
 8008a84:	683b      	ldr	r3, [r7, #0]
 8008a86:	9300      	str	r3, [sp, #0]
 8008a88:	4613      	mov	r3, r2
 8008a8a:	68ba      	ldr	r2, [r7, #8]
 8008a8c:	68b9      	ldr	r1, [r7, #8]
 8008a8e:	68f8      	ldr	r0, [r7, #12]
 8008a90:	f000 f9ce 	bl	8008e30 <HAL_SPI_TransmitReceive>
 8008a94:	4603      	mov	r3, r0
 8008a96:	e1c7      	b.n	8008e28 <HAL_SPI_Receive+0x3dc>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008a9e:	2b01      	cmp	r3, #1
 8008aa0:	d101      	bne.n	8008aa6 <HAL_SPI_Receive+0x5a>
 8008aa2:	2302      	movs	r3, #2
 8008aa4:	e1c0      	b.n	8008e28 <HAL_SPI_Receive+0x3dc>
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	2201      	movs	r2, #1
 8008aaa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008aae:	f7fb f95f 	bl	8003d70 <HAL_GetTick>
 8008ab2:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8008aba:	b2db      	uxtb	r3, r3
 8008abc:	2b01      	cmp	r3, #1
 8008abe:	d007      	beq.n	8008ad0 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_BUSY;
 8008ac0:	2302      	movs	r3, #2
 8008ac2:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	2200      	movs	r2, #0
 8008ac8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8008acc:	7ffb      	ldrb	r3, [r7, #31]
 8008ace:	e1ab      	b.n	8008e28 <HAL_SPI_Receive+0x3dc>
  }

  if ((pData == NULL) || (Size == 0UL))
 8008ad0:	68bb      	ldr	r3, [r7, #8]
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d002      	beq.n	8008adc <HAL_SPI_Receive+0x90>
 8008ad6:	88fb      	ldrh	r3, [r7, #6]
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d107      	bne.n	8008aec <HAL_SPI_Receive+0xa0>
  {
    errorcode = HAL_ERROR;
 8008adc:	2301      	movs	r3, #1
 8008ade:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	2200      	movs	r2, #0
 8008ae4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8008ae8:	7ffb      	ldrb	r3, [r7, #31]
 8008aea:	e19d      	b.n	8008e28 <HAL_SPI_Receive+0x3dc>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	2204      	movs	r2, #4
 8008af0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	2200      	movs	r2, #0
 8008af8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	68ba      	ldr	r2, [r7, #8]
 8008b00:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = Size;
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	88fa      	ldrh	r2, [r7, #6]
 8008b06:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = Size;
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	88fa      	ldrh	r2, [r7, #6]
 8008b0e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	2200      	movs	r2, #0
 8008b16:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	2200      	movs	r2, #0
 8008b1c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	2200      	movs	r2, #0
 8008b24:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxISR       = NULL;
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	2200      	movs	r2, #0
 8008b2c:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	2200      	movs	r2, #0
 8008b32:	675a      	str	r2, [r3, #116]	; 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	689b      	ldr	r3, [r3, #8]
 8008b38:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8008b3c:	d107      	bne.n	8008b4e <HAL_SPI_Receive+0x102>
  {
    SPI_1LINE_RX(hspi);
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	681a      	ldr	r2, [r3, #0]
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008b4c:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	685a      	ldr	r2, [r3, #4]
 8008b54:	4b94      	ldr	r3, [pc, #592]	; (8008da8 <HAL_SPI_Receive+0x35c>)
 8008b56:	4013      	ands	r3, r2
 8008b58:	88f9      	ldrh	r1, [r7, #6]
 8008b5a:	68fa      	ldr	r2, [r7, #12]
 8008b5c:	6812      	ldr	r2, [r2, #0]
 8008b5e:	430b      	orrs	r3, r1
 8008b60:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	681a      	ldr	r2, [r3, #0]
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	f042 0201 	orr.w	r2, r2, #1
 8008b70:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	685b      	ldr	r3, [r3, #4]
 8008b76:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008b7a:	d107      	bne.n	8008b8c <HAL_SPI_Receive+0x140>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	681a      	ldr	r2, [r3, #0]
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008b8a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	68db      	ldr	r3, [r3, #12]
 8008b90:	2b0f      	cmp	r3, #15
 8008b92:	d948      	bls.n	8008c26 <HAL_SPI_Receive+0x1da>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8008b94:	e040      	b.n	8008c18 <HAL_SPI_Receive+0x1cc>
    {
      /* Check the RXWNE/EOT flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL)
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	695a      	ldr	r2, [r3, #20]
 8008b9c:	f248 0308 	movw	r3, #32776	; 0x8008
 8008ba0:	4013      	ands	r3, r2
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d014      	beq.n	8008bd0 <HAL_SPI_Receive+0x184>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	681a      	ldr	r2, [r3, #0]
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008bae:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008bb0:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008bb6:	1d1a      	adds	r2, r3, #4
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008bc2:	b29b      	uxth	r3, r3
 8008bc4:	3b01      	subs	r3, #1
 8008bc6:	b29a      	uxth	r2, r3
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8008bce:	e023      	b.n	8008c18 <HAL_SPI_Receive+0x1cc>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008bd0:	f7fb f8ce 	bl	8003d70 <HAL_GetTick>
 8008bd4:	4602      	mov	r2, r0
 8008bd6:	697b      	ldr	r3, [r7, #20]
 8008bd8:	1ad3      	subs	r3, r2, r3
 8008bda:	683a      	ldr	r2, [r7, #0]
 8008bdc:	429a      	cmp	r2, r3
 8008bde:	d803      	bhi.n	8008be8 <HAL_SPI_Receive+0x19c>
 8008be0:	683b      	ldr	r3, [r7, #0]
 8008be2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008be6:	d102      	bne.n	8008bee <HAL_SPI_Receive+0x1a2>
 8008be8:	683b      	ldr	r3, [r7, #0]
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d114      	bne.n	8008c18 <HAL_SPI_Receive+0x1cc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008bee:	68f8      	ldr	r0, [r7, #12]
 8008bf0:	f000 fc0a 	bl	8009408 <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	2200      	movs	r2, #0
 8008bf8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008c02:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	2201      	movs	r2, #1
 8008c10:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 8008c14:	2301      	movs	r3, #1
 8008c16:	e107      	b.n	8008e28 <HAL_SPI_Receive+0x3dc>
    while (hspi->RxXferCount > 0UL)
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008c1e:	b29b      	uxth	r3, r3
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d1b8      	bne.n	8008b96 <HAL_SPI_Receive+0x14a>
 8008c24:	e0ed      	b.n	8008e02 <HAL_SPI_Receive+0x3b6>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	68db      	ldr	r3, [r3, #12]
 8008c2a:	2b07      	cmp	r3, #7
 8008c2c:	f240 80e2 	bls.w	8008df4 <HAL_SPI_Receive+0x3a8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8008c30:	e05b      	b.n	8008cea <HAL_SPI_Receive+0x29e>
    {
      /* Check the RXWNE/FRLVL flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL)
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	695b      	ldr	r3, [r3, #20]
 8008c38:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d030      	beq.n	8008ca2 <HAL_SPI_Receive+0x256>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	695b      	ldr	r3, [r3, #20]
 8008c46:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d014      	beq.n	8008c78 <HAL_SPI_Receive+0x22c>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	681a      	ldr	r2, [r3, #0]
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008c56:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008c58:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008c5e:	1d1a      	adds	r2, r3, #4
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008c6a:	b29b      	uxth	r3, r3
 8008c6c:	3b02      	subs	r3, #2
 8008c6e:	b29a      	uxth	r2, r3
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8008c76:	e038      	b.n	8008cea <HAL_SPI_Receive+0x29e>
        }
        else
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008c7c:	69ba      	ldr	r2, [r7, #24]
 8008c7e:	8812      	ldrh	r2, [r2, #0]
 8008c80:	b292      	uxth	r2, r2
 8008c82:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008c88:	1c9a      	adds	r2, r3, #2
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008c94:	b29b      	uxth	r3, r3
 8008c96:	3b01      	subs	r3, #1
 8008c98:	b29a      	uxth	r2, r3
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8008ca0:	e023      	b.n	8008cea <HAL_SPI_Receive+0x29e>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008ca2:	f7fb f865 	bl	8003d70 <HAL_GetTick>
 8008ca6:	4602      	mov	r2, r0
 8008ca8:	697b      	ldr	r3, [r7, #20]
 8008caa:	1ad3      	subs	r3, r2, r3
 8008cac:	683a      	ldr	r2, [r7, #0]
 8008cae:	429a      	cmp	r2, r3
 8008cb0:	d803      	bhi.n	8008cba <HAL_SPI_Receive+0x26e>
 8008cb2:	683b      	ldr	r3, [r7, #0]
 8008cb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cb8:	d102      	bne.n	8008cc0 <HAL_SPI_Receive+0x274>
 8008cba:	683b      	ldr	r3, [r7, #0]
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d114      	bne.n	8008cea <HAL_SPI_Receive+0x29e>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008cc0:	68f8      	ldr	r0, [r7, #12]
 8008cc2:	f000 fba1 	bl	8009408 <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	2200      	movs	r2, #0
 8008cca:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008cd4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	2201      	movs	r2, #1
 8008ce2:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 8008ce6:	2301      	movs	r3, #1
 8008ce8:	e09e      	b.n	8008e28 <HAL_SPI_Receive+0x3dc>
    while (hspi->RxXferCount > 0UL)
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008cf0:	b29b      	uxth	r3, r3
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d19d      	bne.n	8008c32 <HAL_SPI_Receive+0x1e6>
 8008cf6:	e084      	b.n	8008e02 <HAL_SPI_Receive+0x3b6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Check the RXWNE/FRLVL flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL)
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	695b      	ldr	r3, [r3, #20]
 8008cfe:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d052      	beq.n	8008dac <HAL_SPI_Receive+0x360>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	695b      	ldr	r3, [r3, #20]
 8008d0c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d014      	beq.n	8008d3e <HAL_SPI_Receive+0x2f2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	681a      	ldr	r2, [r3, #0]
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008d1c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008d1e:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008d24:	1d1a      	adds	r2, r3, #4
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008d30:	b29b      	uxth	r3, r3
 8008d32:	3b04      	subs	r3, #4
 8008d34:	b29a      	uxth	r2, r3
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8008d3c:	e05a      	b.n	8008df4 <HAL_SPI_Receive+0x3a8>
        }
        else if ((hspi->Instance->SR & SPI_FLAG_FRLVL) > SPI_RX_FIFO_1PACKET)
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	695b      	ldr	r3, [r3, #20]
 8008d44:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
 8008d48:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008d4c:	d914      	bls.n	8008d78 <HAL_SPI_Receive+0x32c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008d52:	69ba      	ldr	r2, [r7, #24]
 8008d54:	8812      	ldrh	r2, [r2, #0]
 8008d56:	b292      	uxth	r2, r2
 8008d58:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008d5e:	1c9a      	adds	r2, r3, #2
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008d6a:	b29b      	uxth	r3, r3
 8008d6c:	3b02      	subs	r3, #2
 8008d6e:	b29a      	uxth	r2, r3
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8008d76:	e03d      	b.n	8008df4 <HAL_SPI_Receive+0x3a8>
        }
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008d84:	7812      	ldrb	r2, [r2, #0]
 8008d86:	b2d2      	uxtb	r2, r2
 8008d88:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008d8e:	1c5a      	adds	r2, r3, #1
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008d9a:	b29b      	uxth	r3, r3
 8008d9c:	3b01      	subs	r3, #1
 8008d9e:	b29a      	uxth	r2, r3
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8008da6:	e025      	b.n	8008df4 <HAL_SPI_Receive+0x3a8>
 8008da8:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008dac:	f7fa ffe0 	bl	8003d70 <HAL_GetTick>
 8008db0:	4602      	mov	r2, r0
 8008db2:	697b      	ldr	r3, [r7, #20]
 8008db4:	1ad3      	subs	r3, r2, r3
 8008db6:	683a      	ldr	r2, [r7, #0]
 8008db8:	429a      	cmp	r2, r3
 8008dba:	d803      	bhi.n	8008dc4 <HAL_SPI_Receive+0x378>
 8008dbc:	683b      	ldr	r3, [r7, #0]
 8008dbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008dc2:	d102      	bne.n	8008dca <HAL_SPI_Receive+0x37e>
 8008dc4:	683b      	ldr	r3, [r7, #0]
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d114      	bne.n	8008df4 <HAL_SPI_Receive+0x3a8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008dca:	68f8      	ldr	r0, [r7, #12]
 8008dcc:	f000 fb1c 	bl	8009408 <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	2200      	movs	r2, #0
 8008dd4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008dde:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	2201      	movs	r2, #1
 8008dec:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 8008df0:	2301      	movs	r3, #1
 8008df2:	e019      	b.n	8008e28 <HAL_SPI_Receive+0x3dc>
    while (hspi->RxXferCount > 0UL)
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008dfa:	b29b      	uxth	r3, r3
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	f47f af7b 	bne.w	8008cf8 <HAL_SPI_Receive+0x2ac>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8008e02:	68f8      	ldr	r0, [r7, #12]
 8008e04:	f000 fb00 	bl	8009408 <SPI_CloseTransfer>

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	2201      	movs	r2, #1
 8008e14:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d001      	beq.n	8008e26 <HAL_SPI_Receive+0x3da>
  {
    return HAL_ERROR;
 8008e22:	2301      	movs	r3, #1
 8008e24:	e000      	b.n	8008e28 <HAL_SPI_Receive+0x3dc>
  }
  return errorcode;
 8008e26:	7ffb      	ldrb	r3, [r7, #31]
}
 8008e28:	4618      	mov	r0, r3
 8008e2a:	3720      	adds	r7, #32
 8008e2c:	46bd      	mov	sp, r7
 8008e2e:	bd80      	pop	{r7, pc}

08008e30 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008e30:	b580      	push	{r7, lr}
 8008e32:	b08e      	sub	sp, #56	; 0x38
 8008e34:	af02      	add	r7, sp, #8
 8008e36:	60f8      	str	r0, [r7, #12]
 8008e38:	60b9      	str	r1, [r7, #8]
 8008e3a:	607a      	str	r2, [r7, #4]
 8008e3c:	807b      	strh	r3, [r7, #2]
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008e3e:	2300      	movs	r3, #0
 8008e40:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	3320      	adds	r3, #32
 8008e4a:	627b      	str	r3, [r7, #36]	; 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	3330      	adds	r3, #48	; 0x30
 8008e52:	623b      	str	r3, [r7, #32]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008e5a:	2b01      	cmp	r3, #1
 8008e5c:	d101      	bne.n	8008e62 <HAL_SPI_TransmitReceive+0x32>
 8008e5e:	2302      	movs	r3, #2
 8008e60:	e2ce      	b.n	8009400 <HAL_SPI_TransmitReceive+0x5d0>
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	2201      	movs	r2, #1
 8008e66:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008e6a:	f7fa ff81 	bl	8003d70 <HAL_GetTick>
 8008e6e:	61f8      	str	r0, [r7, #28]

  initial_TxXferCount = Size;
 8008e70:	887b      	ldrh	r3, [r7, #2]
 8008e72:	85fb      	strh	r3, [r7, #46]	; 0x2e
  initial_RxXferCount = Size;
 8008e74:	887b      	ldrh	r3, [r7, #2]
 8008e76:	85bb      	strh	r3, [r7, #44]	; 0x2c
  tmp_state           = hspi->State;
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8008e7e:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	685b      	ldr	r3, [r3, #4]
 8008e84:	617b      	str	r3, [r7, #20]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008e86:	7efb      	ldrb	r3, [r7, #27]
 8008e88:	2b01      	cmp	r3, #1
 8008e8a:	d014      	beq.n	8008eb6 <HAL_SPI_TransmitReceive+0x86>
 8008e8c:	697b      	ldr	r3, [r7, #20]
 8008e8e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008e92:	d106      	bne.n	8008ea2 <HAL_SPI_TransmitReceive+0x72>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	689b      	ldr	r3, [r3, #8]
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d102      	bne.n	8008ea2 <HAL_SPI_TransmitReceive+0x72>
 8008e9c:	7efb      	ldrb	r3, [r7, #27]
 8008e9e:	2b04      	cmp	r3, #4
 8008ea0:	d009      	beq.n	8008eb6 <HAL_SPI_TransmitReceive+0x86>
  {
    errorcode = HAL_BUSY;
 8008ea2:	2302      	movs	r3, #2
 8008ea4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    __HAL_UNLOCK(hspi);
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	2200      	movs	r2, #0
 8008eac:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8008eb0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008eb4:	e2a4      	b.n	8009400 <HAL_SPI_TransmitReceive+0x5d0>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8008eb6:	68bb      	ldr	r3, [r7, #8]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d005      	beq.n	8008ec8 <HAL_SPI_TransmitReceive+0x98>
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d002      	beq.n	8008ec8 <HAL_SPI_TransmitReceive+0x98>
 8008ec2:	887b      	ldrh	r3, [r7, #2]
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d109      	bne.n	8008edc <HAL_SPI_TransmitReceive+0xac>
  {
    errorcode = HAL_ERROR;
 8008ec8:	2301      	movs	r3, #1
 8008eca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    __HAL_UNLOCK(hspi);
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	2200      	movs	r2, #0
 8008ed2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8008ed6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008eda:	e291      	b.n	8009400 <HAL_SPI_TransmitReceive+0x5d0>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8008ee2:	b2db      	uxtb	r3, r3
 8008ee4:	2b04      	cmp	r3, #4
 8008ee6:	d003      	beq.n	8008ef0 <HAL_SPI_TransmitReceive+0xc0>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	2205      	movs	r2, #5
 8008eec:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	2200      	movs	r2, #0
 8008ef4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	687a      	ldr	r2, [r7, #4]
 8008efc:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferCount = Size;
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	887a      	ldrh	r2, [r7, #2]
 8008f02:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->RxXferSize  = Size;
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	887a      	ldrh	r2, [r7, #2]
 8008f0a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	68ba      	ldr	r2, [r7, #8]
 8008f12:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferCount = Size;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	887a      	ldrh	r2, [r7, #2]
 8008f18:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->TxXferSize  = Size;
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	887a      	ldrh	r2, [r7, #2]
 8008f20:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	2200      	movs	r2, #0
 8008f28:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	2200      	movs	r2, #0
 8008f2e:	675a      	str	r2, [r3, #116]	; 0x74

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	685a      	ldr	r2, [r3, #4]
 8008f36:	4b9f      	ldr	r3, [pc, #636]	; (80091b4 <HAL_SPI_TransmitReceive+0x384>)
 8008f38:	4013      	ands	r3, r2
 8008f3a:	8879      	ldrh	r1, [r7, #2]
 8008f3c:	68fa      	ldr	r2, [r7, #12]
 8008f3e:	6812      	ldr	r2, [r2, #0]
 8008f40:	430b      	orrs	r3, r1
 8008f42:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	681a      	ldr	r2, [r3, #0]
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	f042 0201 	orr.w	r2, r2, #1
 8008f52:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	685b      	ldr	r3, [r3, #4]
 8008f58:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008f5c:	d107      	bne.n	8008f6e <HAL_SPI_TransmitReceive+0x13e>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	681a      	ldr	r2, [r3, #0]
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008f6c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	68db      	ldr	r3, [r3, #12]
 8008f72:	2b0f      	cmp	r3, #15
 8008f74:	d970      	bls.n	8009058 <HAL_SPI_TransmitReceive+0x228>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8008f76:	e068      	b.n	800904a <HAL_SPI_TransmitReceive+0x21a>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	695b      	ldr	r3, [r3, #20]
 8008f7e:	f003 0302 	and.w	r3, r3, #2
 8008f82:	2b02      	cmp	r3, #2
 8008f84:	d11a      	bne.n	8008fbc <HAL_SPI_TransmitReceive+0x18c>
 8008f86:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d017      	beq.n	8008fbc <HAL_SPI_TransmitReceive+0x18c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	6812      	ldr	r2, [r2, #0]
 8008f96:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008f9c:	1d1a      	adds	r2, r3, #4
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount --;
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8008fa8:	b29b      	uxth	r3, r3
 8008faa:	3b01      	subs	r3, #1
 8008fac:	b29a      	uxth	r2, r3
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8008fba:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }

      /* Check RXWNE/EOT flag */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL) && (initial_RxXferCount > 0UL))
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	695a      	ldr	r2, [r3, #20]
 8008fc2:	f248 0308 	movw	r3, #32776	; 0x8008
 8008fc6:	4013      	ands	r3, r2
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d01a      	beq.n	8009002 <HAL_SPI_TransmitReceive+0x1d2>
 8008fcc:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d017      	beq.n	8009002 <HAL_SPI_TransmitReceive+0x1d2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	681a      	ldr	r2, [r3, #0]
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008fda:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008fdc:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008fe2:	1d1a      	adds	r2, r3, #4
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount --;
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008fee:	b29b      	uxth	r3, r3
 8008ff0:	3b01      	subs	r3, #1
 8008ff2:	b29a      	uxth	r2, r3
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8009000:	85bb      	strh	r3, [r7, #44]	; 0x2c
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009002:	f7fa feb5 	bl	8003d70 <HAL_GetTick>
 8009006:	4602      	mov	r2, r0
 8009008:	69fb      	ldr	r3, [r7, #28]
 800900a:	1ad3      	subs	r3, r2, r3
 800900c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800900e:	429a      	cmp	r2, r3
 8009010:	d803      	bhi.n	800901a <HAL_SPI_TransmitReceive+0x1ea>
 8009012:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009014:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009018:	d102      	bne.n	8009020 <HAL_SPI_TransmitReceive+0x1f0>
 800901a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800901c:	2b00      	cmp	r3, #0
 800901e:	d114      	bne.n	800904a <HAL_SPI_TransmitReceive+0x21a>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 8009020:	68f8      	ldr	r0, [r7, #12]
 8009022:	f000 f9f1 	bl	8009408 <SPI_CloseTransfer>

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	2200      	movs	r2, #0
 800902a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009034:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	2201      	movs	r2, #1
 8009042:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_ERROR;
 8009046:	2301      	movs	r3, #1
 8009048:	e1da      	b.n	8009400 <HAL_SPI_TransmitReceive+0x5d0>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800904a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800904c:	2b00      	cmp	r3, #0
 800904e:	d193      	bne.n	8008f78 <HAL_SPI_TransmitReceive+0x148>
 8009050:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8009052:	2b00      	cmp	r3, #0
 8009054:	d190      	bne.n	8008f78 <HAL_SPI_TransmitReceive+0x148>
 8009056:	e1ac      	b.n	80093b2 <HAL_SPI_TransmitReceive+0x582>
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	68db      	ldr	r3, [r3, #12]
 800905c:	2b07      	cmp	r3, #7
 800905e:	f240 81a0 	bls.w	80093a2 <HAL_SPI_TransmitReceive+0x572>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8009062:	e0a9      	b.n	80091b8 <HAL_SPI_TransmitReceive+0x388>
    {
      /* Check TXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP) && (initial_TxXferCount > 0UL))
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	695b      	ldr	r3, [r3, #20]
 800906a:	f003 0302 	and.w	r3, r3, #2
 800906e:	2b02      	cmp	r3, #2
 8009070:	d139      	bne.n	80090e6 <HAL_SPI_TransmitReceive+0x2b6>
 8009072:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8009074:	2b00      	cmp	r3, #0
 8009076:	d036      	beq.n	80090e6 <HAL_SPI_TransmitReceive+0x2b6>
      {
        if ((initial_TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8009078:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800907a:	2b01      	cmp	r3, #1
 800907c:	d91c      	bls.n	80090b8 <HAL_SPI_TransmitReceive+0x288>
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009082:	2b00      	cmp	r3, #0
 8009084:	d018      	beq.n	80090b8 <HAL_SPI_TransmitReceive+0x288>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	6812      	ldr	r2, [r2, #0]
 8009090:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009096:	1d1a      	adds	r2, r3, #4
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80090a2:	b29b      	uxth	r3, r3
 80090a4:	3b02      	subs	r3, #2
 80090a6:	b29a      	uxth	r2, r3
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80090b4:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80090b6:	e016      	b.n	80090e6 <HAL_SPI_TransmitReceive+0x2b6>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80090bc:	881a      	ldrh	r2, [r3, #0]
 80090be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090c0:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80090c6:	1c9a      	adds	r2, r3, #2
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80090d2:	b29b      	uxth	r3, r3
 80090d4:	3b01      	subs	r3, #1
 80090d6:	b29a      	uxth	r2, r3
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80090e4:	85fb      	strh	r3, [r7, #46]	; 0x2e
        }
      }

      /* Check RXWNE/FRLVL flag */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL) && (initial_RxXferCount > 0UL))
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	695b      	ldr	r3, [r3, #20]
 80090ec:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d03a      	beq.n	800916a <HAL_SPI_TransmitReceive+0x33a>
 80090f4:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d037      	beq.n	800916a <HAL_SPI_TransmitReceive+0x33a>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	695b      	ldr	r3, [r3, #20]
 8009100:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009104:	2b00      	cmp	r3, #0
 8009106:	d018      	beq.n	800913a <HAL_SPI_TransmitReceive+0x30a>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	681a      	ldr	r2, [r3, #0]
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009110:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8009112:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009118:	1d1a      	adds	r2, r3, #4
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8009124:	b29b      	uxth	r3, r3
 8009126:	3b02      	subs	r3, #2
 8009128:	b29a      	uxth	r2, r3
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8009136:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8009138:	e017      	b.n	800916a <HAL_SPI_TransmitReceive+0x33a>
        }
        else
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800913e:	6a3a      	ldr	r2, [r7, #32]
 8009140:	8812      	ldrh	r2, [r2, #0]
 8009142:	b292      	uxth	r2, r2
 8009144:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800914a:	1c9a      	adds	r2, r3, #2
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8009156:	b29b      	uxth	r3, r3
 8009158:	3b01      	subs	r3, #1
 800915a:	b29a      	uxth	r2, r3
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8009168:	85bb      	strh	r3, [r7, #44]	; 0x2c
        }
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800916a:	f7fa fe01 	bl	8003d70 <HAL_GetTick>
 800916e:	4602      	mov	r2, r0
 8009170:	69fb      	ldr	r3, [r7, #28]
 8009172:	1ad3      	subs	r3, r2, r3
 8009174:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009176:	429a      	cmp	r2, r3
 8009178:	d803      	bhi.n	8009182 <HAL_SPI_TransmitReceive+0x352>
 800917a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800917c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009180:	d102      	bne.n	8009188 <HAL_SPI_TransmitReceive+0x358>
 8009182:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009184:	2b00      	cmp	r3, #0
 8009186:	d117      	bne.n	80091b8 <HAL_SPI_TransmitReceive+0x388>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 8009188:	68f8      	ldr	r0, [r7, #12]
 800918a:	f000 f93d 	bl	8009408 <SPI_CloseTransfer>

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	2200      	movs	r2, #0
 8009192:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800919c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	2201      	movs	r2, #1
 80091aa:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_ERROR;
 80091ae:	2301      	movs	r3, #1
 80091b0:	e126      	b.n	8009400 <HAL_SPI_TransmitReceive+0x5d0>
 80091b2:	bf00      	nop
 80091b4:	ffff0000 	.word	0xffff0000
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 80091b8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	f47f af52 	bne.w	8009064 <HAL_SPI_TransmitReceive+0x234>
 80091c0:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	f47f af4e 	bne.w	8009064 <HAL_SPI_TransmitReceive+0x234>
 80091c8:	e0f3      	b.n	80093b2 <HAL_SPI_TransmitReceive+0x582>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	695b      	ldr	r3, [r3, #20]
 80091d0:	f003 0302 	and.w	r3, r3, #2
 80091d4:	2b02      	cmp	r3, #2
 80091d6:	d15a      	bne.n	800928e <HAL_SPI_TransmitReceive+0x45e>
 80091d8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d057      	beq.n	800928e <HAL_SPI_TransmitReceive+0x45e>
      {
        if ((initial_TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 80091de:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80091e0:	2b03      	cmp	r3, #3
 80091e2:	d91c      	bls.n	800921e <HAL_SPI_TransmitReceive+0x3ee>
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80091e8:	2b40      	cmp	r3, #64	; 0x40
 80091ea:	d918      	bls.n	800921e <HAL_SPI_TransmitReceive+0x3ee>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	6812      	ldr	r2, [r2, #0]
 80091f6:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80091fc:	1d1a      	adds	r2, r3, #4
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8009208:	b29b      	uxth	r3, r3
 800920a:	3b04      	subs	r3, #4
 800920c:	b29a      	uxth	r2, r3
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800921a:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800921c:	e037      	b.n	800928e <HAL_SPI_TransmitReceive+0x45e>
        }
        else if ((initial_TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800921e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8009220:	2b01      	cmp	r3, #1
 8009222:	d91b      	bls.n	800925c <HAL_SPI_TransmitReceive+0x42c>
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009228:	2b00      	cmp	r3, #0
 800922a:	d017      	beq.n	800925c <HAL_SPI_TransmitReceive+0x42c>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009230:	881a      	ldrh	r2, [r3, #0]
 8009232:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009234:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800923a:	1c9a      	adds	r2, r3, #2
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8009246:	b29b      	uxth	r3, r3
 8009248:	3b02      	subs	r3, #2
 800924a:	b29a      	uxth	r2, r3
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8009258:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800925a:	e018      	b.n	800928e <HAL_SPI_TransmitReceive+0x45e>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	3320      	adds	r3, #32
 8009266:	7812      	ldrb	r2, [r2, #0]
 8009268:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800926e:	1c5a      	adds	r2, r3, #1
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800927a:	b29b      	uxth	r3, r3
 800927c:	3b01      	subs	r3, #1
 800927e:	b29a      	uxth	r2, r3
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800928c:	85fb      	strh	r3, [r7, #46]	; 0x2e
        }
      }

      /* Wait until RXWNE/FRLVL flag is reset */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL) && (initial_RxXferCount > 0UL))
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	695b      	ldr	r3, [r3, #20]
 8009294:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8009298:	2b00      	cmp	r3, #0
 800929a:	d05e      	beq.n	800935a <HAL_SPI_TransmitReceive+0x52a>
 800929c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d05b      	beq.n	800935a <HAL_SPI_TransmitReceive+0x52a>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	695b      	ldr	r3, [r3, #20]
 80092a8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d018      	beq.n	80092e2 <HAL_SPI_TransmitReceive+0x4b2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	681a      	ldr	r2, [r3, #0]
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80092b8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80092ba:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80092c0:	1d1a      	adds	r2, r3, #4
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80092cc:	b29b      	uxth	r3, r3
 80092ce:	3b04      	subs	r3, #4
 80092d0:	b29a      	uxth	r2, r3
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80092de:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80092e0:	e03b      	b.n	800935a <HAL_SPI_TransmitReceive+0x52a>
        }
        else if ((hspi->Instance->SR & SPI_FLAG_FRLVL) > SPI_RX_FIFO_1PACKET)
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	695b      	ldr	r3, [r3, #20]
 80092e8:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
 80092ec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80092f0:	d918      	bls.n	8009324 <HAL_SPI_TransmitReceive+0x4f4>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80092f6:	6a3a      	ldr	r2, [r7, #32]
 80092f8:	8812      	ldrh	r2, [r2, #0]
 80092fa:	b292      	uxth	r2, r2
 80092fc:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009302:	1c9a      	adds	r2, r3, #2
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800930e:	b29b      	uxth	r3, r3
 8009310:	3b02      	subs	r3, #2
 8009312:	b29a      	uxth	r2, r3
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8009320:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8009322:	e01a      	b.n	800935a <HAL_SPI_TransmitReceive+0x52a>
        }
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009330:	7812      	ldrb	r2, [r2, #0]
 8009332:	b2d2      	uxtb	r2, r2
 8009334:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800933a:	1c5a      	adds	r2, r3, #1
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8009346:	b29b      	uxth	r3, r3
 8009348:	3b01      	subs	r3, #1
 800934a:	b29a      	uxth	r2, r3
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8009358:	85bb      	strh	r3, [r7, #44]	; 0x2c
        }
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800935a:	f7fa fd09 	bl	8003d70 <HAL_GetTick>
 800935e:	4602      	mov	r2, r0
 8009360:	69fb      	ldr	r3, [r7, #28]
 8009362:	1ad3      	subs	r3, r2, r3
 8009364:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009366:	429a      	cmp	r2, r3
 8009368:	d803      	bhi.n	8009372 <HAL_SPI_TransmitReceive+0x542>
 800936a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800936c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009370:	d102      	bne.n	8009378 <HAL_SPI_TransmitReceive+0x548>
 8009372:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009374:	2b00      	cmp	r3, #0
 8009376:	d114      	bne.n	80093a2 <HAL_SPI_TransmitReceive+0x572>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 8009378:	68f8      	ldr	r0, [r7, #12]
 800937a:	f000 f845 	bl	8009408 <SPI_CloseTransfer>

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	2200      	movs	r2, #0
 8009382:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800938c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	2201      	movs	r2, #1
 800939a:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_ERROR;
 800939e:	2301      	movs	r3, #1
 80093a0:	e02e      	b.n	8009400 <HAL_SPI_TransmitReceive+0x5d0>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 80093a2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	f47f af10 	bne.w	80091ca <HAL_SPI_TransmitReceive+0x39a>
 80093aa:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	f47f af0c 	bne.w	80091ca <HAL_SPI_TransmitReceive+0x39a>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 80093b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093b4:	9300      	str	r3, [sp, #0]
 80093b6:	69fb      	ldr	r3, [r7, #28]
 80093b8:	2200      	movs	r2, #0
 80093ba:	2108      	movs	r1, #8
 80093bc:	68f8      	ldr	r0, [r7, #12]
 80093be:	f000 f8c3 	bl	8009548 <SPI_WaitOnFlagUntilTimeout>
 80093c2:	4603      	mov	r3, r0
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d007      	beq.n	80093d8 <HAL_SPI_TransmitReceive+0x5a8>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80093ce:	f043 0220 	orr.w	r2, r3, #32
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80093d8:	68f8      	ldr	r0, [r7, #12]
 80093da:	f000 f815 	bl	8009408 <SPI_CloseTransfer>

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	2200      	movs	r2, #0
 80093e2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	2201      	movs	r2, #1
 80093ea:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d001      	beq.n	80093fc <HAL_SPI_TransmitReceive+0x5cc>
  {
    return HAL_ERROR;
 80093f8:	2301      	movs	r3, #1
 80093fa:	e001      	b.n	8009400 <HAL_SPI_TransmitReceive+0x5d0>
  }
  return errorcode;
 80093fc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8009400:	4618      	mov	r0, r3
 8009402:	3730      	adds	r7, #48	; 0x30
 8009404:	46bd      	mov	sp, r7
 8009406:	bd80      	pop	{r7, pc}

08009408 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
*         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8009408:	b480      	push	{r7}
 800940a:	b085      	sub	sp, #20
 800940c:	af00      	add	r7, sp, #0
 800940e:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	695b      	ldr	r3, [r3, #20]
 8009416:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	699a      	ldr	r2, [r3, #24]
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	f042 0208 	orr.w	r2, r2, #8
 8009426:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	699a      	ldr	r2, [r3, #24]
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	f042 0210 	orr.w	r2, r2, #16
 8009436:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	681a      	ldr	r2, [r3, #0]
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	f022 0201 	bic.w	r2, r2, #1
 8009446:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF));
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	6919      	ldr	r1, [r3, #16]
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681a      	ldr	r2, [r3, #0]
 8009452:	4b3c      	ldr	r3, [pc, #240]	; (8009544 <SPI_CloseTransfer+0x13c>)
 8009454:	400b      	ands	r3, r1
 8009456:	6113      	str	r3, [r2, #16]

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	689a      	ldr	r2, [r3, #8]
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8009466:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800946e:	b2db      	uxtb	r3, r3
 8009470:	2b04      	cmp	r3, #4
 8009472:	d014      	beq.n	800949e <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	f003 0320 	and.w	r3, r3, #32
 800947a:	2b00      	cmp	r3, #0
 800947c:	d00f      	beq.n	800949e <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009484:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	699a      	ldr	r2, [r3, #24]
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	f042 0220 	orr.w	r2, r2, #32
 800949c:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 80094a4:	b2db      	uxtb	r3, r3
 80094a6:	2b03      	cmp	r3, #3
 80094a8:	d014      	beq.n	80094d4 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d00f      	beq.n	80094d4 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80094ba:	f043 0204 	orr.w	r2, r3, #4
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	699a      	ldr	r2, [r3, #24]
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80094d2:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d00f      	beq.n	80094fe <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80094e4:	f043 0201 	orr.w	r2, r3, #1
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	699a      	ldr	r2, [r3, #24]
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80094fc:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009504:	2b00      	cmp	r3, #0
 8009506:	d00f      	beq.n	8009528 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800950e:	f043 0208 	orr.w	r2, r3, #8
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	699a      	ldr	r2, [r3, #24]
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009526:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	2200      	movs	r2, #0
 800952c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	2200      	movs	r2, #0
 8009534:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 8009538:	bf00      	nop
 800953a:	3714      	adds	r7, #20
 800953c:	46bd      	mov	sp, r7
 800953e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009542:	4770      	bx	lr
 8009544:	fffffc90 	.word	0xfffffc90

08009548 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Tickstart, uint32_t Timeout)
{
 8009548:	b580      	push	{r7, lr}
 800954a:	b084      	sub	sp, #16
 800954c:	af00      	add	r7, sp, #0
 800954e:	60f8      	str	r0, [r7, #12]
 8009550:	60b9      	str	r1, [r7, #8]
 8009552:	603b      	str	r3, [r7, #0]
 8009554:	4613      	mov	r3, r2
 8009556:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8009558:	e010      	b.n	800957c <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800955a:	f7fa fc09 	bl	8003d70 <HAL_GetTick>
 800955e:	4602      	mov	r2, r0
 8009560:	683b      	ldr	r3, [r7, #0]
 8009562:	1ad3      	subs	r3, r2, r3
 8009564:	69ba      	ldr	r2, [r7, #24]
 8009566:	429a      	cmp	r2, r3
 8009568:	d803      	bhi.n	8009572 <SPI_WaitOnFlagUntilTimeout+0x2a>
 800956a:	69bb      	ldr	r3, [r7, #24]
 800956c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009570:	d102      	bne.n	8009578 <SPI_WaitOnFlagUntilTimeout+0x30>
 8009572:	69bb      	ldr	r3, [r7, #24]
 8009574:	2b00      	cmp	r3, #0
 8009576:	d101      	bne.n	800957c <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8009578:	2303      	movs	r3, #3
 800957a:	e00f      	b.n	800959c <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	695a      	ldr	r2, [r3, #20]
 8009582:	68bb      	ldr	r3, [r7, #8]
 8009584:	4013      	ands	r3, r2
 8009586:	68ba      	ldr	r2, [r7, #8]
 8009588:	429a      	cmp	r2, r3
 800958a:	bf0c      	ite	eq
 800958c:	2301      	moveq	r3, #1
 800958e:	2300      	movne	r3, #0
 8009590:	b2db      	uxtb	r3, r3
 8009592:	461a      	mov	r2, r3
 8009594:	79fb      	ldrb	r3, [r7, #7]
 8009596:	429a      	cmp	r2, r3
 8009598:	d0df      	beq.n	800955a <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800959a:	2300      	movs	r3, #0
}
 800959c:	4618      	mov	r0, r3
 800959e:	3710      	adds	r7, #16
 80095a0:	46bd      	mov	sp, r7
 80095a2:	bd80      	pop	{r7, pc}

080095a4 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 80095a4:	b480      	push	{r7}
 80095a6:	b085      	sub	sp, #20
 80095a8:	af00      	add	r7, sp, #0
 80095aa:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80095b0:	095b      	lsrs	r3, r3, #5
 80095b2:	3301      	adds	r3, #1
 80095b4:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	68db      	ldr	r3, [r3, #12]
 80095ba:	3301      	adds	r3, #1
 80095bc:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 80095be:	68bb      	ldr	r3, [r7, #8]
 80095c0:	3307      	adds	r3, #7
 80095c2:	08db      	lsrs	r3, r3, #3
 80095c4:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 80095c6:	68bb      	ldr	r3, [r7, #8]
 80095c8:	68fa      	ldr	r2, [r7, #12]
 80095ca:	fb02 f303 	mul.w	r3, r2, r3
}
 80095ce:	4618      	mov	r0, r3
 80095d0:	3714      	adds	r7, #20
 80095d2:	46bd      	mov	sp, r7
 80095d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d8:	4770      	bx	lr

080095da <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80095da:	b580      	push	{r7, lr}
 80095dc:	b082      	sub	sp, #8
 80095de:	af00      	add	r7, sp, #0
 80095e0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d101      	bne.n	80095ec <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80095e8:	2301      	movs	r3, #1
 80095ea:	e049      	b.n	8009680 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80095f2:	b2db      	uxtb	r3, r3
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d106      	bne.n	8009606 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	2200      	movs	r2, #0
 80095fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009600:	6878      	ldr	r0, [r7, #4]
 8009602:	f7f7 fdad 	bl	8001160 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	2202      	movs	r2, #2
 800960a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	681a      	ldr	r2, [r3, #0]
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	3304      	adds	r3, #4
 8009616:	4619      	mov	r1, r3
 8009618:	4610      	mov	r0, r2
 800961a:	f000 f945 	bl	80098a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	2201      	movs	r2, #1
 8009622:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	2201      	movs	r2, #1
 800962a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	2201      	movs	r2, #1
 8009632:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	2201      	movs	r2, #1
 800963a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	2201      	movs	r2, #1
 8009642:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	2201      	movs	r2, #1
 800964a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	2201      	movs	r2, #1
 8009652:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	2201      	movs	r2, #1
 800965a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	2201      	movs	r2, #1
 8009662:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	2201      	movs	r2, #1
 800966a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	2201      	movs	r2, #1
 8009672:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	2201      	movs	r2, #1
 800967a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800967e:	2300      	movs	r3, #0
}
 8009680:	4618      	mov	r0, r3
 8009682:	3708      	adds	r7, #8
 8009684:	46bd      	mov	sp, r7
 8009686:	bd80      	pop	{r7, pc}

08009688 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009688:	b580      	push	{r7, lr}
 800968a:	b084      	sub	sp, #16
 800968c:	af00      	add	r7, sp, #0
 800968e:	60f8      	str	r0, [r7, #12]
 8009690:	60b9      	str	r1, [r7, #8]
 8009692:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800969a:	2b01      	cmp	r3, #1
 800969c:	d101      	bne.n	80096a2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800969e:	2302      	movs	r3, #2
 80096a0:	e0fd      	b.n	800989e <HAL_TIM_PWM_ConfigChannel+0x216>
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	2201      	movs	r2, #1
 80096a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	2b14      	cmp	r3, #20
 80096ae:	f200 80f0 	bhi.w	8009892 <HAL_TIM_PWM_ConfigChannel+0x20a>
 80096b2:	a201      	add	r2, pc, #4	; (adr r2, 80096b8 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80096b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096b8:	0800970d 	.word	0x0800970d
 80096bc:	08009893 	.word	0x08009893
 80096c0:	08009893 	.word	0x08009893
 80096c4:	08009893 	.word	0x08009893
 80096c8:	0800974d 	.word	0x0800974d
 80096cc:	08009893 	.word	0x08009893
 80096d0:	08009893 	.word	0x08009893
 80096d4:	08009893 	.word	0x08009893
 80096d8:	0800978f 	.word	0x0800978f
 80096dc:	08009893 	.word	0x08009893
 80096e0:	08009893 	.word	0x08009893
 80096e4:	08009893 	.word	0x08009893
 80096e8:	080097cf 	.word	0x080097cf
 80096ec:	08009893 	.word	0x08009893
 80096f0:	08009893 	.word	0x08009893
 80096f4:	08009893 	.word	0x08009893
 80096f8:	08009811 	.word	0x08009811
 80096fc:	08009893 	.word	0x08009893
 8009700:	08009893 	.word	0x08009893
 8009704:	08009893 	.word	0x08009893
 8009708:	08009851 	.word	0x08009851
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	68b9      	ldr	r1, [r7, #8]
 8009712:	4618      	mov	r0, r3
 8009714:	f000 f962 	bl	80099dc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	699a      	ldr	r2, [r3, #24]
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	f042 0208 	orr.w	r2, r2, #8
 8009726:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	699a      	ldr	r2, [r3, #24]
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	f022 0204 	bic.w	r2, r2, #4
 8009736:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	6999      	ldr	r1, [r3, #24]
 800973e:	68bb      	ldr	r3, [r7, #8]
 8009740:	691a      	ldr	r2, [r3, #16]
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	430a      	orrs	r2, r1
 8009748:	619a      	str	r2, [r3, #24]
      break;
 800974a:	e0a3      	b.n	8009894 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	68b9      	ldr	r1, [r7, #8]
 8009752:	4618      	mov	r0, r3
 8009754:	f000 f9d2 	bl	8009afc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	699a      	ldr	r2, [r3, #24]
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009766:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	699a      	ldr	r2, [r3, #24]
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009776:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	6999      	ldr	r1, [r3, #24]
 800977e:	68bb      	ldr	r3, [r7, #8]
 8009780:	691b      	ldr	r3, [r3, #16]
 8009782:	021a      	lsls	r2, r3, #8
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	430a      	orrs	r2, r1
 800978a:	619a      	str	r2, [r3, #24]
      break;
 800978c:	e082      	b.n	8009894 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	68b9      	ldr	r1, [r7, #8]
 8009794:	4618      	mov	r0, r3
 8009796:	f000 fa3b 	bl	8009c10 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	69da      	ldr	r2, [r3, #28]
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	f042 0208 	orr.w	r2, r2, #8
 80097a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	69da      	ldr	r2, [r3, #28]
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	f022 0204 	bic.w	r2, r2, #4
 80097b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	69d9      	ldr	r1, [r3, #28]
 80097c0:	68bb      	ldr	r3, [r7, #8]
 80097c2:	691a      	ldr	r2, [r3, #16]
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	430a      	orrs	r2, r1
 80097ca:	61da      	str	r2, [r3, #28]
      break;
 80097cc:	e062      	b.n	8009894 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	68b9      	ldr	r1, [r7, #8]
 80097d4:	4618      	mov	r0, r3
 80097d6:	f000 faa1 	bl	8009d1c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	69da      	ldr	r2, [r3, #28]
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80097e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	69da      	ldr	r2, [r3, #28]
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80097f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	69d9      	ldr	r1, [r3, #28]
 8009800:	68bb      	ldr	r3, [r7, #8]
 8009802:	691b      	ldr	r3, [r3, #16]
 8009804:	021a      	lsls	r2, r3, #8
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	430a      	orrs	r2, r1
 800980c:	61da      	str	r2, [r3, #28]
      break;
 800980e:	e041      	b.n	8009894 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	68b9      	ldr	r1, [r7, #8]
 8009816:	4618      	mov	r0, r3
 8009818:	f000 fae8 	bl	8009dec <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	f042 0208 	orr.w	r2, r2, #8
 800982a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	f022 0204 	bic.w	r2, r2, #4
 800983a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8009842:	68bb      	ldr	r3, [r7, #8]
 8009844:	691a      	ldr	r2, [r3, #16]
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	430a      	orrs	r2, r1
 800984c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800984e:	e021      	b.n	8009894 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	68b9      	ldr	r1, [r7, #8]
 8009856:	4618      	mov	r0, r3
 8009858:	f000 fb2a 	bl	8009eb0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800986a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800987a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8009882:	68bb      	ldr	r3, [r7, #8]
 8009884:	691b      	ldr	r3, [r3, #16]
 8009886:	021a      	lsls	r2, r3, #8
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	430a      	orrs	r2, r1
 800988e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8009890:	e000      	b.n	8009894 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 8009892:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	2200      	movs	r2, #0
 8009898:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800989c:	2300      	movs	r3, #0
}
 800989e:	4618      	mov	r0, r3
 80098a0:	3710      	adds	r7, #16
 80098a2:	46bd      	mov	sp, r7
 80098a4:	bd80      	pop	{r7, pc}
 80098a6:	bf00      	nop

080098a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80098a8:	b480      	push	{r7}
 80098aa:	b085      	sub	sp, #20
 80098ac:	af00      	add	r7, sp, #0
 80098ae:	6078      	str	r0, [r7, #4]
 80098b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	4a40      	ldr	r2, [pc, #256]	; (80099bc <TIM_Base_SetConfig+0x114>)
 80098bc:	4293      	cmp	r3, r2
 80098be:	d013      	beq.n	80098e8 <TIM_Base_SetConfig+0x40>
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80098c6:	d00f      	beq.n	80098e8 <TIM_Base_SetConfig+0x40>
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	4a3d      	ldr	r2, [pc, #244]	; (80099c0 <TIM_Base_SetConfig+0x118>)
 80098cc:	4293      	cmp	r3, r2
 80098ce:	d00b      	beq.n	80098e8 <TIM_Base_SetConfig+0x40>
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	4a3c      	ldr	r2, [pc, #240]	; (80099c4 <TIM_Base_SetConfig+0x11c>)
 80098d4:	4293      	cmp	r3, r2
 80098d6:	d007      	beq.n	80098e8 <TIM_Base_SetConfig+0x40>
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	4a3b      	ldr	r2, [pc, #236]	; (80099c8 <TIM_Base_SetConfig+0x120>)
 80098dc:	4293      	cmp	r3, r2
 80098de:	d003      	beq.n	80098e8 <TIM_Base_SetConfig+0x40>
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	4a3a      	ldr	r2, [pc, #232]	; (80099cc <TIM_Base_SetConfig+0x124>)
 80098e4:	4293      	cmp	r3, r2
 80098e6:	d108      	bne.n	80098fa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80098ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80098f0:	683b      	ldr	r3, [r7, #0]
 80098f2:	685b      	ldr	r3, [r3, #4]
 80098f4:	68fa      	ldr	r2, [r7, #12]
 80098f6:	4313      	orrs	r3, r2
 80098f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	4a2f      	ldr	r2, [pc, #188]	; (80099bc <TIM_Base_SetConfig+0x114>)
 80098fe:	4293      	cmp	r3, r2
 8009900:	d01f      	beq.n	8009942 <TIM_Base_SetConfig+0x9a>
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009908:	d01b      	beq.n	8009942 <TIM_Base_SetConfig+0x9a>
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	4a2c      	ldr	r2, [pc, #176]	; (80099c0 <TIM_Base_SetConfig+0x118>)
 800990e:	4293      	cmp	r3, r2
 8009910:	d017      	beq.n	8009942 <TIM_Base_SetConfig+0x9a>
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	4a2b      	ldr	r2, [pc, #172]	; (80099c4 <TIM_Base_SetConfig+0x11c>)
 8009916:	4293      	cmp	r3, r2
 8009918:	d013      	beq.n	8009942 <TIM_Base_SetConfig+0x9a>
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	4a2a      	ldr	r2, [pc, #168]	; (80099c8 <TIM_Base_SetConfig+0x120>)
 800991e:	4293      	cmp	r3, r2
 8009920:	d00f      	beq.n	8009942 <TIM_Base_SetConfig+0x9a>
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	4a29      	ldr	r2, [pc, #164]	; (80099cc <TIM_Base_SetConfig+0x124>)
 8009926:	4293      	cmp	r3, r2
 8009928:	d00b      	beq.n	8009942 <TIM_Base_SetConfig+0x9a>
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	4a28      	ldr	r2, [pc, #160]	; (80099d0 <TIM_Base_SetConfig+0x128>)
 800992e:	4293      	cmp	r3, r2
 8009930:	d007      	beq.n	8009942 <TIM_Base_SetConfig+0x9a>
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	4a27      	ldr	r2, [pc, #156]	; (80099d4 <TIM_Base_SetConfig+0x12c>)
 8009936:	4293      	cmp	r3, r2
 8009938:	d003      	beq.n	8009942 <TIM_Base_SetConfig+0x9a>
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	4a26      	ldr	r2, [pc, #152]	; (80099d8 <TIM_Base_SetConfig+0x130>)
 800993e:	4293      	cmp	r3, r2
 8009940:	d108      	bne.n	8009954 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009948:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800994a:	683b      	ldr	r3, [r7, #0]
 800994c:	68db      	ldr	r3, [r3, #12]
 800994e:	68fa      	ldr	r2, [r7, #12]
 8009950:	4313      	orrs	r3, r2
 8009952:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800995a:	683b      	ldr	r3, [r7, #0]
 800995c:	695b      	ldr	r3, [r3, #20]
 800995e:	4313      	orrs	r3, r2
 8009960:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	68fa      	ldr	r2, [r7, #12]
 8009966:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009968:	683b      	ldr	r3, [r7, #0]
 800996a:	689a      	ldr	r2, [r3, #8]
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009970:	683b      	ldr	r3, [r7, #0]
 8009972:	681a      	ldr	r2, [r3, #0]
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	4a10      	ldr	r2, [pc, #64]	; (80099bc <TIM_Base_SetConfig+0x114>)
 800997c:	4293      	cmp	r3, r2
 800997e:	d00f      	beq.n	80099a0 <TIM_Base_SetConfig+0xf8>
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	4a12      	ldr	r2, [pc, #72]	; (80099cc <TIM_Base_SetConfig+0x124>)
 8009984:	4293      	cmp	r3, r2
 8009986:	d00b      	beq.n	80099a0 <TIM_Base_SetConfig+0xf8>
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	4a11      	ldr	r2, [pc, #68]	; (80099d0 <TIM_Base_SetConfig+0x128>)
 800998c:	4293      	cmp	r3, r2
 800998e:	d007      	beq.n	80099a0 <TIM_Base_SetConfig+0xf8>
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	4a10      	ldr	r2, [pc, #64]	; (80099d4 <TIM_Base_SetConfig+0x12c>)
 8009994:	4293      	cmp	r3, r2
 8009996:	d003      	beq.n	80099a0 <TIM_Base_SetConfig+0xf8>
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	4a0f      	ldr	r2, [pc, #60]	; (80099d8 <TIM_Base_SetConfig+0x130>)
 800999c:	4293      	cmp	r3, r2
 800999e:	d103      	bne.n	80099a8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80099a0:	683b      	ldr	r3, [r7, #0]
 80099a2:	691a      	ldr	r2, [r3, #16]
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	2201      	movs	r2, #1
 80099ac:	615a      	str	r2, [r3, #20]
}
 80099ae:	bf00      	nop
 80099b0:	3714      	adds	r7, #20
 80099b2:	46bd      	mov	sp, r7
 80099b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099b8:	4770      	bx	lr
 80099ba:	bf00      	nop
 80099bc:	40010000 	.word	0x40010000
 80099c0:	40000400 	.word	0x40000400
 80099c4:	40000800 	.word	0x40000800
 80099c8:	40000c00 	.word	0x40000c00
 80099cc:	40010400 	.word	0x40010400
 80099d0:	40014000 	.word	0x40014000
 80099d4:	40014400 	.word	0x40014400
 80099d8:	40014800 	.word	0x40014800

080099dc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80099dc:	b480      	push	{r7}
 80099de:	b087      	sub	sp, #28
 80099e0:	af00      	add	r7, sp, #0
 80099e2:	6078      	str	r0, [r7, #4]
 80099e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	6a1b      	ldr	r3, [r3, #32]
 80099ea:	f023 0201 	bic.w	r2, r3, #1
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	6a1b      	ldr	r3, [r3, #32]
 80099f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	685b      	ldr	r3, [r3, #4]
 80099fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	699b      	ldr	r3, [r3, #24]
 8009a02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009a04:	68fa      	ldr	r2, [r7, #12]
 8009a06:	4b37      	ldr	r3, [pc, #220]	; (8009ae4 <TIM_OC1_SetConfig+0x108>)
 8009a08:	4013      	ands	r3, r2
 8009a0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	f023 0303 	bic.w	r3, r3, #3
 8009a12:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009a14:	683b      	ldr	r3, [r7, #0]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	68fa      	ldr	r2, [r7, #12]
 8009a1a:	4313      	orrs	r3, r2
 8009a1c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009a1e:	697b      	ldr	r3, [r7, #20]
 8009a20:	f023 0302 	bic.w	r3, r3, #2
 8009a24:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009a26:	683b      	ldr	r3, [r7, #0]
 8009a28:	689b      	ldr	r3, [r3, #8]
 8009a2a:	697a      	ldr	r2, [r7, #20]
 8009a2c:	4313      	orrs	r3, r2
 8009a2e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	4a2d      	ldr	r2, [pc, #180]	; (8009ae8 <TIM_OC1_SetConfig+0x10c>)
 8009a34:	4293      	cmp	r3, r2
 8009a36:	d00f      	beq.n	8009a58 <TIM_OC1_SetConfig+0x7c>
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	4a2c      	ldr	r2, [pc, #176]	; (8009aec <TIM_OC1_SetConfig+0x110>)
 8009a3c:	4293      	cmp	r3, r2
 8009a3e:	d00b      	beq.n	8009a58 <TIM_OC1_SetConfig+0x7c>
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	4a2b      	ldr	r2, [pc, #172]	; (8009af0 <TIM_OC1_SetConfig+0x114>)
 8009a44:	4293      	cmp	r3, r2
 8009a46:	d007      	beq.n	8009a58 <TIM_OC1_SetConfig+0x7c>
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	4a2a      	ldr	r2, [pc, #168]	; (8009af4 <TIM_OC1_SetConfig+0x118>)
 8009a4c:	4293      	cmp	r3, r2
 8009a4e:	d003      	beq.n	8009a58 <TIM_OC1_SetConfig+0x7c>
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	4a29      	ldr	r2, [pc, #164]	; (8009af8 <TIM_OC1_SetConfig+0x11c>)
 8009a54:	4293      	cmp	r3, r2
 8009a56:	d10c      	bne.n	8009a72 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009a58:	697b      	ldr	r3, [r7, #20]
 8009a5a:	f023 0308 	bic.w	r3, r3, #8
 8009a5e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009a60:	683b      	ldr	r3, [r7, #0]
 8009a62:	68db      	ldr	r3, [r3, #12]
 8009a64:	697a      	ldr	r2, [r7, #20]
 8009a66:	4313      	orrs	r3, r2
 8009a68:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009a6a:	697b      	ldr	r3, [r7, #20]
 8009a6c:	f023 0304 	bic.w	r3, r3, #4
 8009a70:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	4a1c      	ldr	r2, [pc, #112]	; (8009ae8 <TIM_OC1_SetConfig+0x10c>)
 8009a76:	4293      	cmp	r3, r2
 8009a78:	d00f      	beq.n	8009a9a <TIM_OC1_SetConfig+0xbe>
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	4a1b      	ldr	r2, [pc, #108]	; (8009aec <TIM_OC1_SetConfig+0x110>)
 8009a7e:	4293      	cmp	r3, r2
 8009a80:	d00b      	beq.n	8009a9a <TIM_OC1_SetConfig+0xbe>
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	4a1a      	ldr	r2, [pc, #104]	; (8009af0 <TIM_OC1_SetConfig+0x114>)
 8009a86:	4293      	cmp	r3, r2
 8009a88:	d007      	beq.n	8009a9a <TIM_OC1_SetConfig+0xbe>
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	4a19      	ldr	r2, [pc, #100]	; (8009af4 <TIM_OC1_SetConfig+0x118>)
 8009a8e:	4293      	cmp	r3, r2
 8009a90:	d003      	beq.n	8009a9a <TIM_OC1_SetConfig+0xbe>
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	4a18      	ldr	r2, [pc, #96]	; (8009af8 <TIM_OC1_SetConfig+0x11c>)
 8009a96:	4293      	cmp	r3, r2
 8009a98:	d111      	bne.n	8009abe <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009a9a:	693b      	ldr	r3, [r7, #16]
 8009a9c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009aa0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009aa2:	693b      	ldr	r3, [r7, #16]
 8009aa4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009aa8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009aaa:	683b      	ldr	r3, [r7, #0]
 8009aac:	695b      	ldr	r3, [r3, #20]
 8009aae:	693a      	ldr	r2, [r7, #16]
 8009ab0:	4313      	orrs	r3, r2
 8009ab2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009ab4:	683b      	ldr	r3, [r7, #0]
 8009ab6:	699b      	ldr	r3, [r3, #24]
 8009ab8:	693a      	ldr	r2, [r7, #16]
 8009aba:	4313      	orrs	r3, r2
 8009abc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	693a      	ldr	r2, [r7, #16]
 8009ac2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	68fa      	ldr	r2, [r7, #12]
 8009ac8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009aca:	683b      	ldr	r3, [r7, #0]
 8009acc:	685a      	ldr	r2, [r3, #4]
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	697a      	ldr	r2, [r7, #20]
 8009ad6:	621a      	str	r2, [r3, #32]
}
 8009ad8:	bf00      	nop
 8009ada:	371c      	adds	r7, #28
 8009adc:	46bd      	mov	sp, r7
 8009ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ae2:	4770      	bx	lr
 8009ae4:	fffeff8f 	.word	0xfffeff8f
 8009ae8:	40010000 	.word	0x40010000
 8009aec:	40010400 	.word	0x40010400
 8009af0:	40014000 	.word	0x40014000
 8009af4:	40014400 	.word	0x40014400
 8009af8:	40014800 	.word	0x40014800

08009afc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009afc:	b480      	push	{r7}
 8009afe:	b087      	sub	sp, #28
 8009b00:	af00      	add	r7, sp, #0
 8009b02:	6078      	str	r0, [r7, #4]
 8009b04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	6a1b      	ldr	r3, [r3, #32]
 8009b0a:	f023 0210 	bic.w	r2, r3, #16
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	6a1b      	ldr	r3, [r3, #32]
 8009b16:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	685b      	ldr	r3, [r3, #4]
 8009b1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	699b      	ldr	r3, [r3, #24]
 8009b22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009b24:	68fa      	ldr	r2, [r7, #12]
 8009b26:	4b34      	ldr	r3, [pc, #208]	; (8009bf8 <TIM_OC2_SetConfig+0xfc>)
 8009b28:	4013      	ands	r3, r2
 8009b2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009b32:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009b34:	683b      	ldr	r3, [r7, #0]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	021b      	lsls	r3, r3, #8
 8009b3a:	68fa      	ldr	r2, [r7, #12]
 8009b3c:	4313      	orrs	r3, r2
 8009b3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009b40:	697b      	ldr	r3, [r7, #20]
 8009b42:	f023 0320 	bic.w	r3, r3, #32
 8009b46:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009b48:	683b      	ldr	r3, [r7, #0]
 8009b4a:	689b      	ldr	r3, [r3, #8]
 8009b4c:	011b      	lsls	r3, r3, #4
 8009b4e:	697a      	ldr	r2, [r7, #20]
 8009b50:	4313      	orrs	r3, r2
 8009b52:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	4a29      	ldr	r2, [pc, #164]	; (8009bfc <TIM_OC2_SetConfig+0x100>)
 8009b58:	4293      	cmp	r3, r2
 8009b5a:	d003      	beq.n	8009b64 <TIM_OC2_SetConfig+0x68>
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	4a28      	ldr	r2, [pc, #160]	; (8009c00 <TIM_OC2_SetConfig+0x104>)
 8009b60:	4293      	cmp	r3, r2
 8009b62:	d10d      	bne.n	8009b80 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009b64:	697b      	ldr	r3, [r7, #20]
 8009b66:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009b6a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009b6c:	683b      	ldr	r3, [r7, #0]
 8009b6e:	68db      	ldr	r3, [r3, #12]
 8009b70:	011b      	lsls	r3, r3, #4
 8009b72:	697a      	ldr	r2, [r7, #20]
 8009b74:	4313      	orrs	r3, r2
 8009b76:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009b78:	697b      	ldr	r3, [r7, #20]
 8009b7a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009b7e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	4a1e      	ldr	r2, [pc, #120]	; (8009bfc <TIM_OC2_SetConfig+0x100>)
 8009b84:	4293      	cmp	r3, r2
 8009b86:	d00f      	beq.n	8009ba8 <TIM_OC2_SetConfig+0xac>
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	4a1d      	ldr	r2, [pc, #116]	; (8009c00 <TIM_OC2_SetConfig+0x104>)
 8009b8c:	4293      	cmp	r3, r2
 8009b8e:	d00b      	beq.n	8009ba8 <TIM_OC2_SetConfig+0xac>
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	4a1c      	ldr	r2, [pc, #112]	; (8009c04 <TIM_OC2_SetConfig+0x108>)
 8009b94:	4293      	cmp	r3, r2
 8009b96:	d007      	beq.n	8009ba8 <TIM_OC2_SetConfig+0xac>
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	4a1b      	ldr	r2, [pc, #108]	; (8009c08 <TIM_OC2_SetConfig+0x10c>)
 8009b9c:	4293      	cmp	r3, r2
 8009b9e:	d003      	beq.n	8009ba8 <TIM_OC2_SetConfig+0xac>
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	4a1a      	ldr	r2, [pc, #104]	; (8009c0c <TIM_OC2_SetConfig+0x110>)
 8009ba4:	4293      	cmp	r3, r2
 8009ba6:	d113      	bne.n	8009bd0 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009ba8:	693b      	ldr	r3, [r7, #16]
 8009baa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009bae:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009bb0:	693b      	ldr	r3, [r7, #16]
 8009bb2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009bb6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009bb8:	683b      	ldr	r3, [r7, #0]
 8009bba:	695b      	ldr	r3, [r3, #20]
 8009bbc:	009b      	lsls	r3, r3, #2
 8009bbe:	693a      	ldr	r2, [r7, #16]
 8009bc0:	4313      	orrs	r3, r2
 8009bc2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009bc4:	683b      	ldr	r3, [r7, #0]
 8009bc6:	699b      	ldr	r3, [r3, #24]
 8009bc8:	009b      	lsls	r3, r3, #2
 8009bca:	693a      	ldr	r2, [r7, #16]
 8009bcc:	4313      	orrs	r3, r2
 8009bce:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	693a      	ldr	r2, [r7, #16]
 8009bd4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	68fa      	ldr	r2, [r7, #12]
 8009bda:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009bdc:	683b      	ldr	r3, [r7, #0]
 8009bde:	685a      	ldr	r2, [r3, #4]
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	697a      	ldr	r2, [r7, #20]
 8009be8:	621a      	str	r2, [r3, #32]
}
 8009bea:	bf00      	nop
 8009bec:	371c      	adds	r7, #28
 8009bee:	46bd      	mov	sp, r7
 8009bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf4:	4770      	bx	lr
 8009bf6:	bf00      	nop
 8009bf8:	feff8fff 	.word	0xfeff8fff
 8009bfc:	40010000 	.word	0x40010000
 8009c00:	40010400 	.word	0x40010400
 8009c04:	40014000 	.word	0x40014000
 8009c08:	40014400 	.word	0x40014400
 8009c0c:	40014800 	.word	0x40014800

08009c10 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009c10:	b480      	push	{r7}
 8009c12:	b087      	sub	sp, #28
 8009c14:	af00      	add	r7, sp, #0
 8009c16:	6078      	str	r0, [r7, #4]
 8009c18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	6a1b      	ldr	r3, [r3, #32]
 8009c1e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	6a1b      	ldr	r3, [r3, #32]
 8009c2a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	685b      	ldr	r3, [r3, #4]
 8009c30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	69db      	ldr	r3, [r3, #28]
 8009c36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009c3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	f023 0303 	bic.w	r3, r3, #3
 8009c46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009c48:	683b      	ldr	r3, [r7, #0]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	68fa      	ldr	r2, [r7, #12]
 8009c4e:	4313      	orrs	r3, r2
 8009c50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009c52:	697b      	ldr	r3, [r7, #20]
 8009c54:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009c58:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009c5a:	683b      	ldr	r3, [r7, #0]
 8009c5c:	689b      	ldr	r3, [r3, #8]
 8009c5e:	021b      	lsls	r3, r3, #8
 8009c60:	697a      	ldr	r2, [r7, #20]
 8009c62:	4313      	orrs	r3, r2
 8009c64:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	4a27      	ldr	r2, [pc, #156]	; (8009d08 <TIM_OC3_SetConfig+0xf8>)
 8009c6a:	4293      	cmp	r3, r2
 8009c6c:	d003      	beq.n	8009c76 <TIM_OC3_SetConfig+0x66>
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	4a26      	ldr	r2, [pc, #152]	; (8009d0c <TIM_OC3_SetConfig+0xfc>)
 8009c72:	4293      	cmp	r3, r2
 8009c74:	d10d      	bne.n	8009c92 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009c76:	697b      	ldr	r3, [r7, #20]
 8009c78:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009c7c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009c7e:	683b      	ldr	r3, [r7, #0]
 8009c80:	68db      	ldr	r3, [r3, #12]
 8009c82:	021b      	lsls	r3, r3, #8
 8009c84:	697a      	ldr	r2, [r7, #20]
 8009c86:	4313      	orrs	r3, r2
 8009c88:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009c8a:	697b      	ldr	r3, [r7, #20]
 8009c8c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009c90:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	4a1c      	ldr	r2, [pc, #112]	; (8009d08 <TIM_OC3_SetConfig+0xf8>)
 8009c96:	4293      	cmp	r3, r2
 8009c98:	d00f      	beq.n	8009cba <TIM_OC3_SetConfig+0xaa>
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	4a1b      	ldr	r2, [pc, #108]	; (8009d0c <TIM_OC3_SetConfig+0xfc>)
 8009c9e:	4293      	cmp	r3, r2
 8009ca0:	d00b      	beq.n	8009cba <TIM_OC3_SetConfig+0xaa>
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	4a1a      	ldr	r2, [pc, #104]	; (8009d10 <TIM_OC3_SetConfig+0x100>)
 8009ca6:	4293      	cmp	r3, r2
 8009ca8:	d007      	beq.n	8009cba <TIM_OC3_SetConfig+0xaa>
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	4a19      	ldr	r2, [pc, #100]	; (8009d14 <TIM_OC3_SetConfig+0x104>)
 8009cae:	4293      	cmp	r3, r2
 8009cb0:	d003      	beq.n	8009cba <TIM_OC3_SetConfig+0xaa>
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	4a18      	ldr	r2, [pc, #96]	; (8009d18 <TIM_OC3_SetConfig+0x108>)
 8009cb6:	4293      	cmp	r3, r2
 8009cb8:	d113      	bne.n	8009ce2 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009cba:	693b      	ldr	r3, [r7, #16]
 8009cbc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009cc0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009cc2:	693b      	ldr	r3, [r7, #16]
 8009cc4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009cc8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009cca:	683b      	ldr	r3, [r7, #0]
 8009ccc:	695b      	ldr	r3, [r3, #20]
 8009cce:	011b      	lsls	r3, r3, #4
 8009cd0:	693a      	ldr	r2, [r7, #16]
 8009cd2:	4313      	orrs	r3, r2
 8009cd4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009cd6:	683b      	ldr	r3, [r7, #0]
 8009cd8:	699b      	ldr	r3, [r3, #24]
 8009cda:	011b      	lsls	r3, r3, #4
 8009cdc:	693a      	ldr	r2, [r7, #16]
 8009cde:	4313      	orrs	r3, r2
 8009ce0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	693a      	ldr	r2, [r7, #16]
 8009ce6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	68fa      	ldr	r2, [r7, #12]
 8009cec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009cee:	683b      	ldr	r3, [r7, #0]
 8009cf0:	685a      	ldr	r2, [r3, #4]
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	697a      	ldr	r2, [r7, #20]
 8009cfa:	621a      	str	r2, [r3, #32]
}
 8009cfc:	bf00      	nop
 8009cfe:	371c      	adds	r7, #28
 8009d00:	46bd      	mov	sp, r7
 8009d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d06:	4770      	bx	lr
 8009d08:	40010000 	.word	0x40010000
 8009d0c:	40010400 	.word	0x40010400
 8009d10:	40014000 	.word	0x40014000
 8009d14:	40014400 	.word	0x40014400
 8009d18:	40014800 	.word	0x40014800

08009d1c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009d1c:	b480      	push	{r7}
 8009d1e:	b087      	sub	sp, #28
 8009d20:	af00      	add	r7, sp, #0
 8009d22:	6078      	str	r0, [r7, #4]
 8009d24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	6a1b      	ldr	r3, [r3, #32]
 8009d2a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	6a1b      	ldr	r3, [r3, #32]
 8009d36:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	685b      	ldr	r3, [r3, #4]
 8009d3c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	69db      	ldr	r3, [r3, #28]
 8009d42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009d4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009d52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009d54:	683b      	ldr	r3, [r7, #0]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	021b      	lsls	r3, r3, #8
 8009d5a:	68fa      	ldr	r2, [r7, #12]
 8009d5c:	4313      	orrs	r3, r2
 8009d5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009d60:	693b      	ldr	r3, [r7, #16]
 8009d62:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009d66:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009d68:	683b      	ldr	r3, [r7, #0]
 8009d6a:	689b      	ldr	r3, [r3, #8]
 8009d6c:	031b      	lsls	r3, r3, #12
 8009d6e:	693a      	ldr	r2, [r7, #16]
 8009d70:	4313      	orrs	r3, r2
 8009d72:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	4a18      	ldr	r2, [pc, #96]	; (8009dd8 <TIM_OC4_SetConfig+0xbc>)
 8009d78:	4293      	cmp	r3, r2
 8009d7a:	d00f      	beq.n	8009d9c <TIM_OC4_SetConfig+0x80>
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	4a17      	ldr	r2, [pc, #92]	; (8009ddc <TIM_OC4_SetConfig+0xc0>)
 8009d80:	4293      	cmp	r3, r2
 8009d82:	d00b      	beq.n	8009d9c <TIM_OC4_SetConfig+0x80>
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	4a16      	ldr	r2, [pc, #88]	; (8009de0 <TIM_OC4_SetConfig+0xc4>)
 8009d88:	4293      	cmp	r3, r2
 8009d8a:	d007      	beq.n	8009d9c <TIM_OC4_SetConfig+0x80>
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	4a15      	ldr	r2, [pc, #84]	; (8009de4 <TIM_OC4_SetConfig+0xc8>)
 8009d90:	4293      	cmp	r3, r2
 8009d92:	d003      	beq.n	8009d9c <TIM_OC4_SetConfig+0x80>
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	4a14      	ldr	r2, [pc, #80]	; (8009de8 <TIM_OC4_SetConfig+0xcc>)
 8009d98:	4293      	cmp	r3, r2
 8009d9a:	d109      	bne.n	8009db0 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009d9c:	697b      	ldr	r3, [r7, #20]
 8009d9e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009da2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009da4:	683b      	ldr	r3, [r7, #0]
 8009da6:	695b      	ldr	r3, [r3, #20]
 8009da8:	019b      	lsls	r3, r3, #6
 8009daa:	697a      	ldr	r2, [r7, #20]
 8009dac:	4313      	orrs	r3, r2
 8009dae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	697a      	ldr	r2, [r7, #20]
 8009db4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	68fa      	ldr	r2, [r7, #12]
 8009dba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009dbc:	683b      	ldr	r3, [r7, #0]
 8009dbe:	685a      	ldr	r2, [r3, #4]
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	693a      	ldr	r2, [r7, #16]
 8009dc8:	621a      	str	r2, [r3, #32]
}
 8009dca:	bf00      	nop
 8009dcc:	371c      	adds	r7, #28
 8009dce:	46bd      	mov	sp, r7
 8009dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd4:	4770      	bx	lr
 8009dd6:	bf00      	nop
 8009dd8:	40010000 	.word	0x40010000
 8009ddc:	40010400 	.word	0x40010400
 8009de0:	40014000 	.word	0x40014000
 8009de4:	40014400 	.word	0x40014400
 8009de8:	40014800 	.word	0x40014800

08009dec <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8009dec:	b480      	push	{r7}
 8009dee:	b087      	sub	sp, #28
 8009df0:	af00      	add	r7, sp, #0
 8009df2:	6078      	str	r0, [r7, #4]
 8009df4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	6a1b      	ldr	r3, [r3, #32]
 8009dfa:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	6a1b      	ldr	r3, [r3, #32]
 8009e06:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	685b      	ldr	r3, [r3, #4]
 8009e0c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009e12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009e1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009e1c:	683b      	ldr	r3, [r7, #0]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	68fa      	ldr	r2, [r7, #12]
 8009e22:	4313      	orrs	r3, r2
 8009e24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009e26:	693b      	ldr	r3, [r7, #16]
 8009e28:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8009e2c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009e2e:	683b      	ldr	r3, [r7, #0]
 8009e30:	689b      	ldr	r3, [r3, #8]
 8009e32:	041b      	lsls	r3, r3, #16
 8009e34:	693a      	ldr	r2, [r7, #16]
 8009e36:	4313      	orrs	r3, r2
 8009e38:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	4a17      	ldr	r2, [pc, #92]	; (8009e9c <TIM_OC5_SetConfig+0xb0>)
 8009e3e:	4293      	cmp	r3, r2
 8009e40:	d00f      	beq.n	8009e62 <TIM_OC5_SetConfig+0x76>
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	4a16      	ldr	r2, [pc, #88]	; (8009ea0 <TIM_OC5_SetConfig+0xb4>)
 8009e46:	4293      	cmp	r3, r2
 8009e48:	d00b      	beq.n	8009e62 <TIM_OC5_SetConfig+0x76>
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	4a15      	ldr	r2, [pc, #84]	; (8009ea4 <TIM_OC5_SetConfig+0xb8>)
 8009e4e:	4293      	cmp	r3, r2
 8009e50:	d007      	beq.n	8009e62 <TIM_OC5_SetConfig+0x76>
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	4a14      	ldr	r2, [pc, #80]	; (8009ea8 <TIM_OC5_SetConfig+0xbc>)
 8009e56:	4293      	cmp	r3, r2
 8009e58:	d003      	beq.n	8009e62 <TIM_OC5_SetConfig+0x76>
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	4a13      	ldr	r2, [pc, #76]	; (8009eac <TIM_OC5_SetConfig+0xc0>)
 8009e5e:	4293      	cmp	r3, r2
 8009e60:	d109      	bne.n	8009e76 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009e62:	697b      	ldr	r3, [r7, #20]
 8009e64:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009e68:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009e6a:	683b      	ldr	r3, [r7, #0]
 8009e6c:	695b      	ldr	r3, [r3, #20]
 8009e6e:	021b      	lsls	r3, r3, #8
 8009e70:	697a      	ldr	r2, [r7, #20]
 8009e72:	4313      	orrs	r3, r2
 8009e74:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	697a      	ldr	r2, [r7, #20]
 8009e7a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	68fa      	ldr	r2, [r7, #12]
 8009e80:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009e82:	683b      	ldr	r3, [r7, #0]
 8009e84:	685a      	ldr	r2, [r3, #4]
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	693a      	ldr	r2, [r7, #16]
 8009e8e:	621a      	str	r2, [r3, #32]
}
 8009e90:	bf00      	nop
 8009e92:	371c      	adds	r7, #28
 8009e94:	46bd      	mov	sp, r7
 8009e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e9a:	4770      	bx	lr
 8009e9c:	40010000 	.word	0x40010000
 8009ea0:	40010400 	.word	0x40010400
 8009ea4:	40014000 	.word	0x40014000
 8009ea8:	40014400 	.word	0x40014400
 8009eac:	40014800 	.word	0x40014800

08009eb0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8009eb0:	b480      	push	{r7}
 8009eb2:	b087      	sub	sp, #28
 8009eb4:	af00      	add	r7, sp, #0
 8009eb6:	6078      	str	r0, [r7, #4]
 8009eb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	6a1b      	ldr	r3, [r3, #32]
 8009ebe:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	6a1b      	ldr	r3, [r3, #32]
 8009eca:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	685b      	ldr	r3, [r3, #4]
 8009ed0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009ed6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009ede:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009ee0:	683b      	ldr	r3, [r7, #0]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	021b      	lsls	r3, r3, #8
 8009ee6:	68fa      	ldr	r2, [r7, #12]
 8009ee8:	4313      	orrs	r3, r2
 8009eea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009eec:	693b      	ldr	r3, [r7, #16]
 8009eee:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009ef2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009ef4:	683b      	ldr	r3, [r7, #0]
 8009ef6:	689b      	ldr	r3, [r3, #8]
 8009ef8:	051b      	lsls	r3, r3, #20
 8009efa:	693a      	ldr	r2, [r7, #16]
 8009efc:	4313      	orrs	r3, r2
 8009efe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	4a18      	ldr	r2, [pc, #96]	; (8009f64 <TIM_OC6_SetConfig+0xb4>)
 8009f04:	4293      	cmp	r3, r2
 8009f06:	d00f      	beq.n	8009f28 <TIM_OC6_SetConfig+0x78>
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	4a17      	ldr	r2, [pc, #92]	; (8009f68 <TIM_OC6_SetConfig+0xb8>)
 8009f0c:	4293      	cmp	r3, r2
 8009f0e:	d00b      	beq.n	8009f28 <TIM_OC6_SetConfig+0x78>
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	4a16      	ldr	r2, [pc, #88]	; (8009f6c <TIM_OC6_SetConfig+0xbc>)
 8009f14:	4293      	cmp	r3, r2
 8009f16:	d007      	beq.n	8009f28 <TIM_OC6_SetConfig+0x78>
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	4a15      	ldr	r2, [pc, #84]	; (8009f70 <TIM_OC6_SetConfig+0xc0>)
 8009f1c:	4293      	cmp	r3, r2
 8009f1e:	d003      	beq.n	8009f28 <TIM_OC6_SetConfig+0x78>
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	4a14      	ldr	r2, [pc, #80]	; (8009f74 <TIM_OC6_SetConfig+0xc4>)
 8009f24:	4293      	cmp	r3, r2
 8009f26:	d109      	bne.n	8009f3c <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009f28:	697b      	ldr	r3, [r7, #20]
 8009f2a:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8009f2e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009f30:	683b      	ldr	r3, [r7, #0]
 8009f32:	695b      	ldr	r3, [r3, #20]
 8009f34:	029b      	lsls	r3, r3, #10
 8009f36:	697a      	ldr	r2, [r7, #20]
 8009f38:	4313      	orrs	r3, r2
 8009f3a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	697a      	ldr	r2, [r7, #20]
 8009f40:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	68fa      	ldr	r2, [r7, #12]
 8009f46:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009f48:	683b      	ldr	r3, [r7, #0]
 8009f4a:	685a      	ldr	r2, [r3, #4]
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	693a      	ldr	r2, [r7, #16]
 8009f54:	621a      	str	r2, [r3, #32]
}
 8009f56:	bf00      	nop
 8009f58:	371c      	adds	r7, #28
 8009f5a:	46bd      	mov	sp, r7
 8009f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f60:	4770      	bx	lr
 8009f62:	bf00      	nop
 8009f64:	40010000 	.word	0x40010000
 8009f68:	40010400 	.word	0x40010400
 8009f6c:	40014000 	.word	0x40014000
 8009f70:	40014400 	.word	0x40014400
 8009f74:	40014800 	.word	0x40014800

08009f78 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009f78:	b580      	push	{r7, lr}
 8009f7a:	b084      	sub	sp, #16
 8009f7c:	af00      	add	r7, sp, #0
 8009f7e:	6078      	str	r0, [r7, #4]
 8009f80:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009f82:	683b      	ldr	r3, [r7, #0]
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d109      	bne.n	8009f9c <HAL_TIMEx_PWMN_Start+0x24>
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009f8e:	b2db      	uxtb	r3, r3
 8009f90:	2b01      	cmp	r3, #1
 8009f92:	bf14      	ite	ne
 8009f94:	2301      	movne	r3, #1
 8009f96:	2300      	moveq	r3, #0
 8009f98:	b2db      	uxtb	r3, r3
 8009f9a:	e022      	b.n	8009fe2 <HAL_TIMEx_PWMN_Start+0x6a>
 8009f9c:	683b      	ldr	r3, [r7, #0]
 8009f9e:	2b04      	cmp	r3, #4
 8009fa0:	d109      	bne.n	8009fb6 <HAL_TIMEx_PWMN_Start+0x3e>
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009fa8:	b2db      	uxtb	r3, r3
 8009faa:	2b01      	cmp	r3, #1
 8009fac:	bf14      	ite	ne
 8009fae:	2301      	movne	r3, #1
 8009fb0:	2300      	moveq	r3, #0
 8009fb2:	b2db      	uxtb	r3, r3
 8009fb4:	e015      	b.n	8009fe2 <HAL_TIMEx_PWMN_Start+0x6a>
 8009fb6:	683b      	ldr	r3, [r7, #0]
 8009fb8:	2b08      	cmp	r3, #8
 8009fba:	d109      	bne.n	8009fd0 <HAL_TIMEx_PWMN_Start+0x58>
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8009fc2:	b2db      	uxtb	r3, r3
 8009fc4:	2b01      	cmp	r3, #1
 8009fc6:	bf14      	ite	ne
 8009fc8:	2301      	movne	r3, #1
 8009fca:	2300      	moveq	r3, #0
 8009fcc:	b2db      	uxtb	r3, r3
 8009fce:	e008      	b.n	8009fe2 <HAL_TIMEx_PWMN_Start+0x6a>
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8009fd6:	b2db      	uxtb	r3, r3
 8009fd8:	2b01      	cmp	r3, #1
 8009fda:	bf14      	ite	ne
 8009fdc:	2301      	movne	r3, #1
 8009fde:	2300      	moveq	r3, #0
 8009fe0:	b2db      	uxtb	r3, r3
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	d001      	beq.n	8009fea <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8009fe6:	2301      	movs	r3, #1
 8009fe8:	e06e      	b.n	800a0c8 <HAL_TIMEx_PWMN_Start+0x150>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009fea:	683b      	ldr	r3, [r7, #0]
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d104      	bne.n	8009ffa <HAL_TIMEx_PWMN_Start+0x82>
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	2202      	movs	r2, #2
 8009ff4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009ff8:	e013      	b.n	800a022 <HAL_TIMEx_PWMN_Start+0xaa>
 8009ffa:	683b      	ldr	r3, [r7, #0]
 8009ffc:	2b04      	cmp	r3, #4
 8009ffe:	d104      	bne.n	800a00a <HAL_TIMEx_PWMN_Start+0x92>
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	2202      	movs	r2, #2
 800a004:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a008:	e00b      	b.n	800a022 <HAL_TIMEx_PWMN_Start+0xaa>
 800a00a:	683b      	ldr	r3, [r7, #0]
 800a00c:	2b08      	cmp	r3, #8
 800a00e:	d104      	bne.n	800a01a <HAL_TIMEx_PWMN_Start+0xa2>
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	2202      	movs	r2, #2
 800a014:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800a018:	e003      	b.n	800a022 <HAL_TIMEx_PWMN_Start+0xaa>
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	2202      	movs	r2, #2
 800a01e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	2204      	movs	r2, #4
 800a028:	6839      	ldr	r1, [r7, #0]
 800a02a:	4618      	mov	r0, r3
 800a02c:	f000 f964 	bl	800a2f8 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a03e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	4a22      	ldr	r2, [pc, #136]	; (800a0d0 <HAL_TIMEx_PWMN_Start+0x158>)
 800a046:	4293      	cmp	r3, r2
 800a048:	d01d      	beq.n	800a086 <HAL_TIMEx_PWMN_Start+0x10e>
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a052:	d018      	beq.n	800a086 <HAL_TIMEx_PWMN_Start+0x10e>
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	4a1e      	ldr	r2, [pc, #120]	; (800a0d4 <HAL_TIMEx_PWMN_Start+0x15c>)
 800a05a:	4293      	cmp	r3, r2
 800a05c:	d013      	beq.n	800a086 <HAL_TIMEx_PWMN_Start+0x10e>
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	4a1d      	ldr	r2, [pc, #116]	; (800a0d8 <HAL_TIMEx_PWMN_Start+0x160>)
 800a064:	4293      	cmp	r3, r2
 800a066:	d00e      	beq.n	800a086 <HAL_TIMEx_PWMN_Start+0x10e>
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	4a1b      	ldr	r2, [pc, #108]	; (800a0dc <HAL_TIMEx_PWMN_Start+0x164>)
 800a06e:	4293      	cmp	r3, r2
 800a070:	d009      	beq.n	800a086 <HAL_TIMEx_PWMN_Start+0x10e>
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	4a1a      	ldr	r2, [pc, #104]	; (800a0e0 <HAL_TIMEx_PWMN_Start+0x168>)
 800a078:	4293      	cmp	r3, r2
 800a07a:	d004      	beq.n	800a086 <HAL_TIMEx_PWMN_Start+0x10e>
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	4a18      	ldr	r2, [pc, #96]	; (800a0e4 <HAL_TIMEx_PWMN_Start+0x16c>)
 800a082:	4293      	cmp	r3, r2
 800a084:	d115      	bne.n	800a0b2 <HAL_TIMEx_PWMN_Start+0x13a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	689a      	ldr	r2, [r3, #8]
 800a08c:	4b16      	ldr	r3, [pc, #88]	; (800a0e8 <HAL_TIMEx_PWMN_Start+0x170>)
 800a08e:	4013      	ands	r3, r2
 800a090:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	2b06      	cmp	r3, #6
 800a096:	d015      	beq.n	800a0c4 <HAL_TIMEx_PWMN_Start+0x14c>
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a09e:	d011      	beq.n	800a0c4 <HAL_TIMEx_PWMN_Start+0x14c>
    {
      __HAL_TIM_ENABLE(htim);
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	681a      	ldr	r2, [r3, #0]
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	f042 0201 	orr.w	r2, r2, #1
 800a0ae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a0b0:	e008      	b.n	800a0c4 <HAL_TIMEx_PWMN_Start+0x14c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	681a      	ldr	r2, [r3, #0]
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	f042 0201 	orr.w	r2, r2, #1
 800a0c0:	601a      	str	r2, [r3, #0]
 800a0c2:	e000      	b.n	800a0c6 <HAL_TIMEx_PWMN_Start+0x14e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a0c4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a0c6:	2300      	movs	r3, #0
}
 800a0c8:	4618      	mov	r0, r3
 800a0ca:	3710      	adds	r7, #16
 800a0cc:	46bd      	mov	sp, r7
 800a0ce:	bd80      	pop	{r7, pc}
 800a0d0:	40010000 	.word	0x40010000
 800a0d4:	40000400 	.word	0x40000400
 800a0d8:	40000800 	.word	0x40000800
 800a0dc:	40000c00 	.word	0x40000c00
 800a0e0:	40010400 	.word	0x40010400
 800a0e4:	40001800 	.word	0x40001800
 800a0e8:	00010007 	.word	0x00010007

0800a0ec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a0ec:	b480      	push	{r7}
 800a0ee:	b085      	sub	sp, #20
 800a0f0:	af00      	add	r7, sp, #0
 800a0f2:	6078      	str	r0, [r7, #4]
 800a0f4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a0fc:	2b01      	cmp	r3, #1
 800a0fe:	d101      	bne.n	800a104 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a100:	2302      	movs	r3, #2
 800a102:	e068      	b.n	800a1d6 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	2201      	movs	r2, #1
 800a108:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	2202      	movs	r2, #2
 800a110:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	685b      	ldr	r3, [r3, #4]
 800a11a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	689b      	ldr	r3, [r3, #8]
 800a122:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	4a2e      	ldr	r2, [pc, #184]	; (800a1e4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800a12a:	4293      	cmp	r3, r2
 800a12c:	d004      	beq.n	800a138 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	4a2d      	ldr	r2, [pc, #180]	; (800a1e8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800a134:	4293      	cmp	r3, r2
 800a136:	d108      	bne.n	800a14a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800a13e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a140:	683b      	ldr	r3, [r7, #0]
 800a142:	685b      	ldr	r3, [r3, #4]
 800a144:	68fa      	ldr	r2, [r7, #12]
 800a146:	4313      	orrs	r3, r2
 800a148:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a150:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a152:	683b      	ldr	r3, [r7, #0]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	68fa      	ldr	r2, [r7, #12]
 800a158:	4313      	orrs	r3, r2
 800a15a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	68fa      	ldr	r2, [r7, #12]
 800a162:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	4a1e      	ldr	r2, [pc, #120]	; (800a1e4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800a16a:	4293      	cmp	r3, r2
 800a16c:	d01d      	beq.n	800a1aa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a176:	d018      	beq.n	800a1aa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	4a1b      	ldr	r2, [pc, #108]	; (800a1ec <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a17e:	4293      	cmp	r3, r2
 800a180:	d013      	beq.n	800a1aa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	4a1a      	ldr	r2, [pc, #104]	; (800a1f0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a188:	4293      	cmp	r3, r2
 800a18a:	d00e      	beq.n	800a1aa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	4a18      	ldr	r2, [pc, #96]	; (800a1f4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800a192:	4293      	cmp	r3, r2
 800a194:	d009      	beq.n	800a1aa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	4a13      	ldr	r2, [pc, #76]	; (800a1e8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800a19c:	4293      	cmp	r3, r2
 800a19e:	d004      	beq.n	800a1aa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	4a14      	ldr	r2, [pc, #80]	; (800a1f8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800a1a6:	4293      	cmp	r3, r2
 800a1a8:	d10c      	bne.n	800a1c4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a1aa:	68bb      	ldr	r3, [r7, #8]
 800a1ac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a1b0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a1b2:	683b      	ldr	r3, [r7, #0]
 800a1b4:	689b      	ldr	r3, [r3, #8]
 800a1b6:	68ba      	ldr	r2, [r7, #8]
 800a1b8:	4313      	orrs	r3, r2
 800a1ba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	68ba      	ldr	r2, [r7, #8]
 800a1c2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	2201      	movs	r2, #1
 800a1c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	2200      	movs	r2, #0
 800a1d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a1d4:	2300      	movs	r3, #0
}
 800a1d6:	4618      	mov	r0, r3
 800a1d8:	3714      	adds	r7, #20
 800a1da:	46bd      	mov	sp, r7
 800a1dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1e0:	4770      	bx	lr
 800a1e2:	bf00      	nop
 800a1e4:	40010000 	.word	0x40010000
 800a1e8:	40010400 	.word	0x40010400
 800a1ec:	40000400 	.word	0x40000400
 800a1f0:	40000800 	.word	0x40000800
 800a1f4:	40000c00 	.word	0x40000c00
 800a1f8:	40001800 	.word	0x40001800

0800a1fc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a1fc:	b480      	push	{r7}
 800a1fe:	b085      	sub	sp, #20
 800a200:	af00      	add	r7, sp, #0
 800a202:	6078      	str	r0, [r7, #4]
 800a204:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a206:	2300      	movs	r3, #0
 800a208:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a210:	2b01      	cmp	r3, #1
 800a212:	d101      	bne.n	800a218 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a214:	2302      	movs	r3, #2
 800a216:	e065      	b.n	800a2e4 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	2201      	movs	r2, #1
 800a21c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800a226:	683b      	ldr	r3, [r7, #0]
 800a228:	68db      	ldr	r3, [r3, #12]
 800a22a:	4313      	orrs	r3, r2
 800a22c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a234:	683b      	ldr	r3, [r7, #0]
 800a236:	689b      	ldr	r3, [r3, #8]
 800a238:	4313      	orrs	r3, r2
 800a23a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a23c:	68fb      	ldr	r3, [r7, #12]
 800a23e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800a242:	683b      	ldr	r3, [r7, #0]
 800a244:	685b      	ldr	r3, [r3, #4]
 800a246:	4313      	orrs	r3, r2
 800a248:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800a250:	683b      	ldr	r3, [r7, #0]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	4313      	orrs	r3, r2
 800a256:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a25e:	683b      	ldr	r3, [r7, #0]
 800a260:	691b      	ldr	r3, [r3, #16]
 800a262:	4313      	orrs	r3, r2
 800a264:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800a26c:	683b      	ldr	r3, [r7, #0]
 800a26e:	695b      	ldr	r3, [r3, #20]
 800a270:	4313      	orrs	r3, r2
 800a272:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800a27a:	683b      	ldr	r3, [r7, #0]
 800a27c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a27e:	4313      	orrs	r3, r2
 800a280:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800a288:	683b      	ldr	r3, [r7, #0]
 800a28a:	699b      	ldr	r3, [r3, #24]
 800a28c:	041b      	lsls	r3, r3, #16
 800a28e:	4313      	orrs	r3, r2
 800a290:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	4a16      	ldr	r2, [pc, #88]	; (800a2f0 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800a298:	4293      	cmp	r3, r2
 800a29a:	d004      	beq.n	800a2a6 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	4a14      	ldr	r2, [pc, #80]	; (800a2f4 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800a2a2:	4293      	cmp	r3, r2
 800a2a4:	d115      	bne.n	800a2d2 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800a2ac:	683b      	ldr	r3, [r7, #0]
 800a2ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a2b0:	051b      	lsls	r3, r3, #20
 800a2b2:	4313      	orrs	r3, r2
 800a2b4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800a2bc:	683b      	ldr	r3, [r7, #0]
 800a2be:	69db      	ldr	r3, [r3, #28]
 800a2c0:	4313      	orrs	r3, r2
 800a2c2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800a2ca:	683b      	ldr	r3, [r7, #0]
 800a2cc:	6a1b      	ldr	r3, [r3, #32]
 800a2ce:	4313      	orrs	r3, r2
 800a2d0:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	68fa      	ldr	r2, [r7, #12]
 800a2d8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	2200      	movs	r2, #0
 800a2de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a2e2:	2300      	movs	r3, #0
}
 800a2e4:	4618      	mov	r0, r3
 800a2e6:	3714      	adds	r7, #20
 800a2e8:	46bd      	mov	sp, r7
 800a2ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ee:	4770      	bx	lr
 800a2f0:	40010000 	.word	0x40010000
 800a2f4:	40010400 	.word	0x40010400

0800a2f8 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800a2f8:	b480      	push	{r7}
 800a2fa:	b087      	sub	sp, #28
 800a2fc:	af00      	add	r7, sp, #0
 800a2fe:	60f8      	str	r0, [r7, #12]
 800a300:	60b9      	str	r1, [r7, #8]
 800a302:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a304:	68bb      	ldr	r3, [r7, #8]
 800a306:	f003 031f 	and.w	r3, r3, #31
 800a30a:	2204      	movs	r2, #4
 800a30c:	fa02 f303 	lsl.w	r3, r2, r3
 800a310:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	6a1a      	ldr	r2, [r3, #32]
 800a316:	697b      	ldr	r3, [r7, #20]
 800a318:	43db      	mvns	r3, r3
 800a31a:	401a      	ands	r2, r3
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	6a1a      	ldr	r2, [r3, #32]
 800a324:	68bb      	ldr	r3, [r7, #8]
 800a326:	f003 031f 	and.w	r3, r3, #31
 800a32a:	6879      	ldr	r1, [r7, #4]
 800a32c:	fa01 f303 	lsl.w	r3, r1, r3
 800a330:	431a      	orrs	r2, r3
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	621a      	str	r2, [r3, #32]
}
 800a336:	bf00      	nop
 800a338:	371c      	adds	r7, #28
 800a33a:	46bd      	mov	sp, r7
 800a33c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a340:	4770      	bx	lr
	...

0800a344 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a344:	b084      	sub	sp, #16
 800a346:	b580      	push	{r7, lr}
 800a348:	b084      	sub	sp, #16
 800a34a:	af00      	add	r7, sp, #0
 800a34c:	6078      	str	r0, [r7, #4]
 800a34e:	f107 001c 	add.w	r0, r7, #28
 800a352:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a356:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a358:	2b01      	cmp	r3, #1
 800a35a:	d120      	bne.n	800a39e <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a360:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	68da      	ldr	r2, [r3, #12]
 800a36c:	4b2a      	ldr	r3, [pc, #168]	; (800a418 <USB_CoreInit+0xd4>)
 800a36e:	4013      	ands	r3, r2
 800a370:	687a      	ldr	r2, [r7, #4]
 800a372:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	68db      	ldr	r3, [r3, #12]
 800a378:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a380:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a382:	2b01      	cmp	r3, #1
 800a384:	d105      	bne.n	800a392 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	68db      	ldr	r3, [r3, #12]
 800a38a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a392:	6878      	ldr	r0, [r7, #4]
 800a394:	f001 fb14 	bl	800b9c0 <USB_CoreReset>
 800a398:	4603      	mov	r3, r0
 800a39a:	73fb      	strb	r3, [r7, #15]
 800a39c:	e01a      	b.n	800a3d4 <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	68db      	ldr	r3, [r3, #12]
 800a3a2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a3aa:	6878      	ldr	r0, [r7, #4]
 800a3ac:	f001 fb08 	bl	800b9c0 <USB_CoreReset>
 800a3b0:	4603      	mov	r3, r0
 800a3b2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800a3b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d106      	bne.n	800a3c8 <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3be:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	639a      	str	r2, [r3, #56]	; 0x38
 800a3c6:	e005      	b.n	800a3d4 <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3cc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800a3d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3d6:	2b01      	cmp	r3, #1
 800a3d8:	d116      	bne.n	800a408 <USB_CoreInit+0xc4>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a3de:	b29a      	uxth	r2, r3
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800a3e8:	4b0c      	ldr	r3, [pc, #48]	; (800a41c <USB_CoreInit+0xd8>)
 800a3ea:	4313      	orrs	r3, r2
 800a3ec:	687a      	ldr	r2, [r7, #4]
 800a3ee:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	689b      	ldr	r3, [r3, #8]
 800a3f4:	f043 0206 	orr.w	r2, r3, #6
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	689b      	ldr	r3, [r3, #8]
 800a400:	f043 0220 	orr.w	r2, r3, #32
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800a408:	7bfb      	ldrb	r3, [r7, #15]
}
 800a40a:	4618      	mov	r0, r3
 800a40c:	3710      	adds	r7, #16
 800a40e:	46bd      	mov	sp, r7
 800a410:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a414:	b004      	add	sp, #16
 800a416:	4770      	bx	lr
 800a418:	ffbdffbf 	.word	0xffbdffbf
 800a41c:	03ee0000 	.word	0x03ee0000

0800a420 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800a420:	b480      	push	{r7}
 800a422:	b087      	sub	sp, #28
 800a424:	af00      	add	r7, sp, #0
 800a426:	60f8      	str	r0, [r7, #12]
 800a428:	60b9      	str	r1, [r7, #8]
 800a42a:	4613      	mov	r3, r2
 800a42c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800a42e:	79fb      	ldrb	r3, [r7, #7]
 800a430:	2b02      	cmp	r3, #2
 800a432:	d165      	bne.n	800a500 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800a434:	68bb      	ldr	r3, [r7, #8]
 800a436:	4a41      	ldr	r2, [pc, #260]	; (800a53c <USB_SetTurnaroundTime+0x11c>)
 800a438:	4293      	cmp	r3, r2
 800a43a:	d906      	bls.n	800a44a <USB_SetTurnaroundTime+0x2a>
 800a43c:	68bb      	ldr	r3, [r7, #8]
 800a43e:	4a40      	ldr	r2, [pc, #256]	; (800a540 <USB_SetTurnaroundTime+0x120>)
 800a440:	4293      	cmp	r3, r2
 800a442:	d202      	bcs.n	800a44a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800a444:	230f      	movs	r3, #15
 800a446:	617b      	str	r3, [r7, #20]
 800a448:	e062      	b.n	800a510 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800a44a:	68bb      	ldr	r3, [r7, #8]
 800a44c:	4a3c      	ldr	r2, [pc, #240]	; (800a540 <USB_SetTurnaroundTime+0x120>)
 800a44e:	4293      	cmp	r3, r2
 800a450:	d306      	bcc.n	800a460 <USB_SetTurnaroundTime+0x40>
 800a452:	68bb      	ldr	r3, [r7, #8]
 800a454:	4a3b      	ldr	r2, [pc, #236]	; (800a544 <USB_SetTurnaroundTime+0x124>)
 800a456:	4293      	cmp	r3, r2
 800a458:	d202      	bcs.n	800a460 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800a45a:	230e      	movs	r3, #14
 800a45c:	617b      	str	r3, [r7, #20]
 800a45e:	e057      	b.n	800a510 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800a460:	68bb      	ldr	r3, [r7, #8]
 800a462:	4a38      	ldr	r2, [pc, #224]	; (800a544 <USB_SetTurnaroundTime+0x124>)
 800a464:	4293      	cmp	r3, r2
 800a466:	d306      	bcc.n	800a476 <USB_SetTurnaroundTime+0x56>
 800a468:	68bb      	ldr	r3, [r7, #8]
 800a46a:	4a37      	ldr	r2, [pc, #220]	; (800a548 <USB_SetTurnaroundTime+0x128>)
 800a46c:	4293      	cmp	r3, r2
 800a46e:	d202      	bcs.n	800a476 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800a470:	230d      	movs	r3, #13
 800a472:	617b      	str	r3, [r7, #20]
 800a474:	e04c      	b.n	800a510 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800a476:	68bb      	ldr	r3, [r7, #8]
 800a478:	4a33      	ldr	r2, [pc, #204]	; (800a548 <USB_SetTurnaroundTime+0x128>)
 800a47a:	4293      	cmp	r3, r2
 800a47c:	d306      	bcc.n	800a48c <USB_SetTurnaroundTime+0x6c>
 800a47e:	68bb      	ldr	r3, [r7, #8]
 800a480:	4a32      	ldr	r2, [pc, #200]	; (800a54c <USB_SetTurnaroundTime+0x12c>)
 800a482:	4293      	cmp	r3, r2
 800a484:	d802      	bhi.n	800a48c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800a486:	230c      	movs	r3, #12
 800a488:	617b      	str	r3, [r7, #20]
 800a48a:	e041      	b.n	800a510 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800a48c:	68bb      	ldr	r3, [r7, #8]
 800a48e:	4a2f      	ldr	r2, [pc, #188]	; (800a54c <USB_SetTurnaroundTime+0x12c>)
 800a490:	4293      	cmp	r3, r2
 800a492:	d906      	bls.n	800a4a2 <USB_SetTurnaroundTime+0x82>
 800a494:	68bb      	ldr	r3, [r7, #8]
 800a496:	4a2e      	ldr	r2, [pc, #184]	; (800a550 <USB_SetTurnaroundTime+0x130>)
 800a498:	4293      	cmp	r3, r2
 800a49a:	d802      	bhi.n	800a4a2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800a49c:	230b      	movs	r3, #11
 800a49e:	617b      	str	r3, [r7, #20]
 800a4a0:	e036      	b.n	800a510 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800a4a2:	68bb      	ldr	r3, [r7, #8]
 800a4a4:	4a2a      	ldr	r2, [pc, #168]	; (800a550 <USB_SetTurnaroundTime+0x130>)
 800a4a6:	4293      	cmp	r3, r2
 800a4a8:	d906      	bls.n	800a4b8 <USB_SetTurnaroundTime+0x98>
 800a4aa:	68bb      	ldr	r3, [r7, #8]
 800a4ac:	4a29      	ldr	r2, [pc, #164]	; (800a554 <USB_SetTurnaroundTime+0x134>)
 800a4ae:	4293      	cmp	r3, r2
 800a4b0:	d802      	bhi.n	800a4b8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800a4b2:	230a      	movs	r3, #10
 800a4b4:	617b      	str	r3, [r7, #20]
 800a4b6:	e02b      	b.n	800a510 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800a4b8:	68bb      	ldr	r3, [r7, #8]
 800a4ba:	4a26      	ldr	r2, [pc, #152]	; (800a554 <USB_SetTurnaroundTime+0x134>)
 800a4bc:	4293      	cmp	r3, r2
 800a4be:	d906      	bls.n	800a4ce <USB_SetTurnaroundTime+0xae>
 800a4c0:	68bb      	ldr	r3, [r7, #8]
 800a4c2:	4a25      	ldr	r2, [pc, #148]	; (800a558 <USB_SetTurnaroundTime+0x138>)
 800a4c4:	4293      	cmp	r3, r2
 800a4c6:	d202      	bcs.n	800a4ce <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800a4c8:	2309      	movs	r3, #9
 800a4ca:	617b      	str	r3, [r7, #20]
 800a4cc:	e020      	b.n	800a510 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800a4ce:	68bb      	ldr	r3, [r7, #8]
 800a4d0:	4a21      	ldr	r2, [pc, #132]	; (800a558 <USB_SetTurnaroundTime+0x138>)
 800a4d2:	4293      	cmp	r3, r2
 800a4d4:	d306      	bcc.n	800a4e4 <USB_SetTurnaroundTime+0xc4>
 800a4d6:	68bb      	ldr	r3, [r7, #8]
 800a4d8:	4a20      	ldr	r2, [pc, #128]	; (800a55c <USB_SetTurnaroundTime+0x13c>)
 800a4da:	4293      	cmp	r3, r2
 800a4dc:	d802      	bhi.n	800a4e4 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800a4de:	2308      	movs	r3, #8
 800a4e0:	617b      	str	r3, [r7, #20]
 800a4e2:	e015      	b.n	800a510 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800a4e4:	68bb      	ldr	r3, [r7, #8]
 800a4e6:	4a1d      	ldr	r2, [pc, #116]	; (800a55c <USB_SetTurnaroundTime+0x13c>)
 800a4e8:	4293      	cmp	r3, r2
 800a4ea:	d906      	bls.n	800a4fa <USB_SetTurnaroundTime+0xda>
 800a4ec:	68bb      	ldr	r3, [r7, #8]
 800a4ee:	4a1c      	ldr	r2, [pc, #112]	; (800a560 <USB_SetTurnaroundTime+0x140>)
 800a4f0:	4293      	cmp	r3, r2
 800a4f2:	d202      	bcs.n	800a4fa <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800a4f4:	2307      	movs	r3, #7
 800a4f6:	617b      	str	r3, [r7, #20]
 800a4f8:	e00a      	b.n	800a510 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800a4fa:	2306      	movs	r3, #6
 800a4fc:	617b      	str	r3, [r7, #20]
 800a4fe:	e007      	b.n	800a510 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800a500:	79fb      	ldrb	r3, [r7, #7]
 800a502:	2b00      	cmp	r3, #0
 800a504:	d102      	bne.n	800a50c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800a506:	2309      	movs	r3, #9
 800a508:	617b      	str	r3, [r7, #20]
 800a50a:	e001      	b.n	800a510 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800a50c:	2309      	movs	r3, #9
 800a50e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	68db      	ldr	r3, [r3, #12]
 800a514:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	68da      	ldr	r2, [r3, #12]
 800a520:	697b      	ldr	r3, [r7, #20]
 800a522:	029b      	lsls	r3, r3, #10
 800a524:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800a528:	431a      	orrs	r2, r3
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a52e:	2300      	movs	r3, #0
}
 800a530:	4618      	mov	r0, r3
 800a532:	371c      	adds	r7, #28
 800a534:	46bd      	mov	sp, r7
 800a536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a53a:	4770      	bx	lr
 800a53c:	00d8acbf 	.word	0x00d8acbf
 800a540:	00e4e1c0 	.word	0x00e4e1c0
 800a544:	00f42400 	.word	0x00f42400
 800a548:	01067380 	.word	0x01067380
 800a54c:	011a499f 	.word	0x011a499f
 800a550:	01312cff 	.word	0x01312cff
 800a554:	014ca43f 	.word	0x014ca43f
 800a558:	016e3600 	.word	0x016e3600
 800a55c:	01a6ab1f 	.word	0x01a6ab1f
 800a560:	01e84800 	.word	0x01e84800

0800a564 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a564:	b480      	push	{r7}
 800a566:	b083      	sub	sp, #12
 800a568:	af00      	add	r7, sp, #0
 800a56a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	689b      	ldr	r3, [r3, #8]
 800a570:	f043 0201 	orr.w	r2, r3, #1
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a578:	2300      	movs	r3, #0
}
 800a57a:	4618      	mov	r0, r3
 800a57c:	370c      	adds	r7, #12
 800a57e:	46bd      	mov	sp, r7
 800a580:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a584:	4770      	bx	lr

0800a586 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a586:	b480      	push	{r7}
 800a588:	b083      	sub	sp, #12
 800a58a:	af00      	add	r7, sp, #0
 800a58c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	689b      	ldr	r3, [r3, #8]
 800a592:	f023 0201 	bic.w	r2, r3, #1
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a59a:	2300      	movs	r3, #0
}
 800a59c:	4618      	mov	r0, r3
 800a59e:	370c      	adds	r7, #12
 800a5a0:	46bd      	mov	sp, r7
 800a5a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5a6:	4770      	bx	lr

0800a5a8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a5a8:	b580      	push	{r7, lr}
 800a5aa:	b082      	sub	sp, #8
 800a5ac:	af00      	add	r7, sp, #0
 800a5ae:	6078      	str	r0, [r7, #4]
 800a5b0:	460b      	mov	r3, r1
 800a5b2:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	68db      	ldr	r3, [r3, #12]
 800a5b8:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a5c0:	78fb      	ldrb	r3, [r7, #3]
 800a5c2:	2b01      	cmp	r3, #1
 800a5c4:	d106      	bne.n	800a5d4 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	68db      	ldr	r3, [r3, #12]
 800a5ca:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	60da      	str	r2, [r3, #12]
 800a5d2:	e00b      	b.n	800a5ec <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800a5d4:	78fb      	ldrb	r3, [r7, #3]
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d106      	bne.n	800a5e8 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	68db      	ldr	r3, [r3, #12]
 800a5de:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	60da      	str	r2, [r3, #12]
 800a5e6:	e001      	b.n	800a5ec <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800a5e8:	2301      	movs	r3, #1
 800a5ea:	e003      	b.n	800a5f4 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800a5ec:	2032      	movs	r0, #50	; 0x32
 800a5ee:	f7f9 fbcb 	bl	8003d88 <HAL_Delay>

  return HAL_OK;
 800a5f2:	2300      	movs	r3, #0
}
 800a5f4:	4618      	mov	r0, r3
 800a5f6:	3708      	adds	r7, #8
 800a5f8:	46bd      	mov	sp, r7
 800a5fa:	bd80      	pop	{r7, pc}

0800a5fc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a5fc:	b084      	sub	sp, #16
 800a5fe:	b580      	push	{r7, lr}
 800a600:	b086      	sub	sp, #24
 800a602:	af00      	add	r7, sp, #0
 800a604:	6078      	str	r0, [r7, #4]
 800a606:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800a60a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a60e:	2300      	movs	r3, #0
 800a610:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800a616:	2300      	movs	r3, #0
 800a618:	613b      	str	r3, [r7, #16]
 800a61a:	e009      	b.n	800a630 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800a61c:	687a      	ldr	r2, [r7, #4]
 800a61e:	693b      	ldr	r3, [r7, #16]
 800a620:	3340      	adds	r3, #64	; 0x40
 800a622:	009b      	lsls	r3, r3, #2
 800a624:	4413      	add	r3, r2
 800a626:	2200      	movs	r2, #0
 800a628:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800a62a:	693b      	ldr	r3, [r7, #16]
 800a62c:	3301      	adds	r3, #1
 800a62e:	613b      	str	r3, [r7, #16]
 800a630:	693b      	ldr	r3, [r7, #16]
 800a632:	2b0e      	cmp	r3, #14
 800a634:	d9f2      	bls.n	800a61c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800a636:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d11c      	bne.n	800a676 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a642:	685b      	ldr	r3, [r3, #4]
 800a644:	68fa      	ldr	r2, [r7, #12]
 800a646:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a64a:	f043 0302 	orr.w	r3, r3, #2
 800a64e:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a654:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	601a      	str	r2, [r3, #0]
 800a674:	e005      	b.n	800a682 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a67a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a682:	68fb      	ldr	r3, [r7, #12]
 800a684:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a688:	461a      	mov	r2, r3
 800a68a:	2300      	movs	r3, #0
 800a68c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a694:	4619      	mov	r1, r3
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a69c:	461a      	mov	r2, r3
 800a69e:	680b      	ldr	r3, [r1, #0]
 800a6a0:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a6a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6a4:	2b01      	cmp	r3, #1
 800a6a6:	d10c      	bne.n	800a6c2 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800a6a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d104      	bne.n	800a6b8 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800a6ae:	2100      	movs	r1, #0
 800a6b0:	6878      	ldr	r0, [r7, #4]
 800a6b2:	f000 f949 	bl	800a948 <USB_SetDevSpeed>
 800a6b6:	e008      	b.n	800a6ca <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800a6b8:	2101      	movs	r1, #1
 800a6ba:	6878      	ldr	r0, [r7, #4]
 800a6bc:	f000 f944 	bl	800a948 <USB_SetDevSpeed>
 800a6c0:	e003      	b.n	800a6ca <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800a6c2:	2103      	movs	r1, #3
 800a6c4:	6878      	ldr	r0, [r7, #4]
 800a6c6:	f000 f93f 	bl	800a948 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a6ca:	2110      	movs	r1, #16
 800a6cc:	6878      	ldr	r0, [r7, #4]
 800a6ce:	f000 f8f3 	bl	800a8b8 <USB_FlushTxFifo>
 800a6d2:	4603      	mov	r3, r0
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d001      	beq.n	800a6dc <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 800a6d8:	2301      	movs	r3, #1
 800a6da:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a6dc:	6878      	ldr	r0, [r7, #4]
 800a6de:	f000 f911 	bl	800a904 <USB_FlushRxFifo>
 800a6e2:	4603      	mov	r3, r0
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d001      	beq.n	800a6ec <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 800a6e8:	2301      	movs	r3, #1
 800a6ea:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a6f2:	461a      	mov	r2, r3
 800a6f4:	2300      	movs	r3, #0
 800a6f6:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a6fe:	461a      	mov	r2, r3
 800a700:	2300      	movs	r3, #0
 800a702:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a70a:	461a      	mov	r2, r3
 800a70c:	2300      	movs	r3, #0
 800a70e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a710:	2300      	movs	r3, #0
 800a712:	613b      	str	r3, [r7, #16]
 800a714:	e043      	b.n	800a79e <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a716:	693b      	ldr	r3, [r7, #16]
 800a718:	015a      	lsls	r2, r3, #5
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	4413      	add	r3, r2
 800a71e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a728:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a72c:	d118      	bne.n	800a760 <USB_DevInit+0x164>
    {
      if (i == 0U)
 800a72e:	693b      	ldr	r3, [r7, #16]
 800a730:	2b00      	cmp	r3, #0
 800a732:	d10a      	bne.n	800a74a <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a734:	693b      	ldr	r3, [r7, #16]
 800a736:	015a      	lsls	r2, r3, #5
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	4413      	add	r3, r2
 800a73c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a740:	461a      	mov	r2, r3
 800a742:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800a746:	6013      	str	r3, [r2, #0]
 800a748:	e013      	b.n	800a772 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a74a:	693b      	ldr	r3, [r7, #16]
 800a74c:	015a      	lsls	r2, r3, #5
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	4413      	add	r3, r2
 800a752:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a756:	461a      	mov	r2, r3
 800a758:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800a75c:	6013      	str	r3, [r2, #0]
 800a75e:	e008      	b.n	800a772 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800a760:	693b      	ldr	r3, [r7, #16]
 800a762:	015a      	lsls	r2, r3, #5
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	4413      	add	r3, r2
 800a768:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a76c:	461a      	mov	r2, r3
 800a76e:	2300      	movs	r3, #0
 800a770:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800a772:	693b      	ldr	r3, [r7, #16]
 800a774:	015a      	lsls	r2, r3, #5
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	4413      	add	r3, r2
 800a77a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a77e:	461a      	mov	r2, r3
 800a780:	2300      	movs	r3, #0
 800a782:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a784:	693b      	ldr	r3, [r7, #16]
 800a786:	015a      	lsls	r2, r3, #5
 800a788:	68fb      	ldr	r3, [r7, #12]
 800a78a:	4413      	add	r3, r2
 800a78c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a790:	461a      	mov	r2, r3
 800a792:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800a796:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a798:	693b      	ldr	r3, [r7, #16]
 800a79a:	3301      	adds	r3, #1
 800a79c:	613b      	str	r3, [r7, #16]
 800a79e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7a0:	693a      	ldr	r2, [r7, #16]
 800a7a2:	429a      	cmp	r2, r3
 800a7a4:	d3b7      	bcc.n	800a716 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a7a6:	2300      	movs	r3, #0
 800a7a8:	613b      	str	r3, [r7, #16]
 800a7aa:	e043      	b.n	800a834 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a7ac:	693b      	ldr	r3, [r7, #16]
 800a7ae:	015a      	lsls	r2, r3, #5
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	4413      	add	r3, r2
 800a7b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a7be:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a7c2:	d118      	bne.n	800a7f6 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 800a7c4:	693b      	ldr	r3, [r7, #16]
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	d10a      	bne.n	800a7e0 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a7ca:	693b      	ldr	r3, [r7, #16]
 800a7cc:	015a      	lsls	r2, r3, #5
 800a7ce:	68fb      	ldr	r3, [r7, #12]
 800a7d0:	4413      	add	r3, r2
 800a7d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a7d6:	461a      	mov	r2, r3
 800a7d8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800a7dc:	6013      	str	r3, [r2, #0]
 800a7de:	e013      	b.n	800a808 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a7e0:	693b      	ldr	r3, [r7, #16]
 800a7e2:	015a      	lsls	r2, r3, #5
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	4413      	add	r3, r2
 800a7e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a7ec:	461a      	mov	r2, r3
 800a7ee:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800a7f2:	6013      	str	r3, [r2, #0]
 800a7f4:	e008      	b.n	800a808 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a7f6:	693b      	ldr	r3, [r7, #16]
 800a7f8:	015a      	lsls	r2, r3, #5
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	4413      	add	r3, r2
 800a7fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a802:	461a      	mov	r2, r3
 800a804:	2300      	movs	r3, #0
 800a806:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a808:	693b      	ldr	r3, [r7, #16]
 800a80a:	015a      	lsls	r2, r3, #5
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	4413      	add	r3, r2
 800a810:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a814:	461a      	mov	r2, r3
 800a816:	2300      	movs	r3, #0
 800a818:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a81a:	693b      	ldr	r3, [r7, #16]
 800a81c:	015a      	lsls	r2, r3, #5
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	4413      	add	r3, r2
 800a822:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a826:	461a      	mov	r2, r3
 800a828:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800a82c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a82e:	693b      	ldr	r3, [r7, #16]
 800a830:	3301      	adds	r3, #1
 800a832:	613b      	str	r3, [r7, #16]
 800a834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a836:	693a      	ldr	r2, [r7, #16]
 800a838:	429a      	cmp	r2, r3
 800a83a:	d3b7      	bcc.n	800a7ac <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a842:	691b      	ldr	r3, [r3, #16]
 800a844:	68fa      	ldr	r2, [r7, #12]
 800a846:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a84a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a84e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	2200      	movs	r2, #0
 800a854:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800a85c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a85e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a860:	2b00      	cmp	r3, #0
 800a862:	d105      	bne.n	800a870 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	699b      	ldr	r3, [r3, #24]
 800a868:	f043 0210 	orr.w	r2, r3, #16
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	699a      	ldr	r2, [r3, #24]
 800a874:	4b0e      	ldr	r3, [pc, #56]	; (800a8b0 <USB_DevInit+0x2b4>)
 800a876:	4313      	orrs	r3, r2
 800a878:	687a      	ldr	r2, [r7, #4]
 800a87a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800a87c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d005      	beq.n	800a88e <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	699b      	ldr	r3, [r3, #24]
 800a886:	f043 0208 	orr.w	r2, r3, #8
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800a88e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a890:	2b01      	cmp	r3, #1
 800a892:	d105      	bne.n	800a8a0 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	699a      	ldr	r2, [r3, #24]
 800a898:	4b06      	ldr	r3, [pc, #24]	; (800a8b4 <USB_DevInit+0x2b8>)
 800a89a:	4313      	orrs	r3, r2
 800a89c:	687a      	ldr	r2, [r7, #4]
 800a89e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800a8a0:	7dfb      	ldrb	r3, [r7, #23]
}
 800a8a2:	4618      	mov	r0, r3
 800a8a4:	3718      	adds	r7, #24
 800a8a6:	46bd      	mov	sp, r7
 800a8a8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a8ac:	b004      	add	sp, #16
 800a8ae:	4770      	bx	lr
 800a8b0:	803c3800 	.word	0x803c3800
 800a8b4:	40000004 	.word	0x40000004

0800a8b8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a8b8:	b480      	push	{r7}
 800a8ba:	b085      	sub	sp, #20
 800a8bc:	af00      	add	r7, sp, #0
 800a8be:	6078      	str	r0, [r7, #4]
 800a8c0:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800a8c2:	2300      	movs	r3, #0
 800a8c4:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a8c6:	683b      	ldr	r3, [r7, #0]
 800a8c8:	019b      	lsls	r3, r3, #6
 800a8ca:	f043 0220 	orr.w	r2, r3, #32
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	3301      	adds	r3, #1
 800a8d6:	60fb      	str	r3, [r7, #12]
 800a8d8:	68fb      	ldr	r3, [r7, #12]
 800a8da:	4a09      	ldr	r2, [pc, #36]	; (800a900 <USB_FlushTxFifo+0x48>)
 800a8dc:	4293      	cmp	r3, r2
 800a8de:	d901      	bls.n	800a8e4 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800a8e0:	2303      	movs	r3, #3
 800a8e2:	e006      	b.n	800a8f2 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	691b      	ldr	r3, [r3, #16]
 800a8e8:	f003 0320 	and.w	r3, r3, #32
 800a8ec:	2b20      	cmp	r3, #32
 800a8ee:	d0f0      	beq.n	800a8d2 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800a8f0:	2300      	movs	r3, #0
}
 800a8f2:	4618      	mov	r0, r3
 800a8f4:	3714      	adds	r7, #20
 800a8f6:	46bd      	mov	sp, r7
 800a8f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8fc:	4770      	bx	lr
 800a8fe:	bf00      	nop
 800a900:	00030d40 	.word	0x00030d40

0800a904 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a904:	b480      	push	{r7}
 800a906:	b085      	sub	sp, #20
 800a908:	af00      	add	r7, sp, #0
 800a90a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800a90c:	2300      	movs	r3, #0
 800a90e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	2210      	movs	r2, #16
 800a914:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a916:	68fb      	ldr	r3, [r7, #12]
 800a918:	3301      	adds	r3, #1
 800a91a:	60fb      	str	r3, [r7, #12]
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	4a09      	ldr	r2, [pc, #36]	; (800a944 <USB_FlushRxFifo+0x40>)
 800a920:	4293      	cmp	r3, r2
 800a922:	d901      	bls.n	800a928 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800a924:	2303      	movs	r3, #3
 800a926:	e006      	b.n	800a936 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	691b      	ldr	r3, [r3, #16]
 800a92c:	f003 0310 	and.w	r3, r3, #16
 800a930:	2b10      	cmp	r3, #16
 800a932:	d0f0      	beq.n	800a916 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800a934:	2300      	movs	r3, #0
}
 800a936:	4618      	mov	r0, r3
 800a938:	3714      	adds	r7, #20
 800a93a:	46bd      	mov	sp, r7
 800a93c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a940:	4770      	bx	lr
 800a942:	bf00      	nop
 800a944:	00030d40 	.word	0x00030d40

0800a948 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800a948:	b480      	push	{r7}
 800a94a:	b085      	sub	sp, #20
 800a94c:	af00      	add	r7, sp, #0
 800a94e:	6078      	str	r0, [r7, #4]
 800a950:	460b      	mov	r3, r1
 800a952:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800a958:	68fb      	ldr	r3, [r7, #12]
 800a95a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a95e:	681a      	ldr	r2, [r3, #0]
 800a960:	78fb      	ldrb	r3, [r7, #3]
 800a962:	68f9      	ldr	r1, [r7, #12]
 800a964:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a968:	4313      	orrs	r3, r2
 800a96a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800a96c:	2300      	movs	r3, #0
}
 800a96e:	4618      	mov	r0, r3
 800a970:	3714      	adds	r7, #20
 800a972:	46bd      	mov	sp, r7
 800a974:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a978:	4770      	bx	lr

0800a97a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800a97a:	b480      	push	{r7}
 800a97c:	b087      	sub	sp, #28
 800a97e:	af00      	add	r7, sp, #0
 800a980:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800a986:	693b      	ldr	r3, [r7, #16]
 800a988:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a98c:	689b      	ldr	r3, [r3, #8]
 800a98e:	f003 0306 	and.w	r3, r3, #6
 800a992:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	2b00      	cmp	r3, #0
 800a998:	d102      	bne.n	800a9a0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800a99a:	2300      	movs	r3, #0
 800a99c:	75fb      	strb	r3, [r7, #23]
 800a99e:	e00a      	b.n	800a9b6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	2b02      	cmp	r3, #2
 800a9a4:	d002      	beq.n	800a9ac <USB_GetDevSpeed+0x32>
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	2b06      	cmp	r3, #6
 800a9aa:	d102      	bne.n	800a9b2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800a9ac:	2302      	movs	r3, #2
 800a9ae:	75fb      	strb	r3, [r7, #23]
 800a9b0:	e001      	b.n	800a9b6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800a9b2:	230f      	movs	r3, #15
 800a9b4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800a9b6:	7dfb      	ldrb	r3, [r7, #23]
}
 800a9b8:	4618      	mov	r0, r3
 800a9ba:	371c      	adds	r7, #28
 800a9bc:	46bd      	mov	sp, r7
 800a9be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9c2:	4770      	bx	lr

0800a9c4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a9c4:	b480      	push	{r7}
 800a9c6:	b085      	sub	sp, #20
 800a9c8:	af00      	add	r7, sp, #0
 800a9ca:	6078      	str	r0, [r7, #4]
 800a9cc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a9d2:	683b      	ldr	r3, [r7, #0]
 800a9d4:	781b      	ldrb	r3, [r3, #0]
 800a9d6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a9d8:	683b      	ldr	r3, [r7, #0]
 800a9da:	785b      	ldrb	r3, [r3, #1]
 800a9dc:	2b01      	cmp	r3, #1
 800a9de:	d139      	bne.n	800aa54 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a9e6:	69da      	ldr	r2, [r3, #28]
 800a9e8:	683b      	ldr	r3, [r7, #0]
 800a9ea:	781b      	ldrb	r3, [r3, #0]
 800a9ec:	f003 030f 	and.w	r3, r3, #15
 800a9f0:	2101      	movs	r1, #1
 800a9f2:	fa01 f303 	lsl.w	r3, r1, r3
 800a9f6:	b29b      	uxth	r3, r3
 800a9f8:	68f9      	ldr	r1, [r7, #12]
 800a9fa:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a9fe:	4313      	orrs	r3, r2
 800aa00:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800aa02:	68bb      	ldr	r3, [r7, #8]
 800aa04:	015a      	lsls	r2, r3, #5
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	4413      	add	r3, r2
 800aa0a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d153      	bne.n	800aac0 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800aa18:	68bb      	ldr	r3, [r7, #8]
 800aa1a:	015a      	lsls	r2, r3, #5
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	4413      	add	r3, r2
 800aa20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aa24:	681a      	ldr	r2, [r3, #0]
 800aa26:	683b      	ldr	r3, [r7, #0]
 800aa28:	689b      	ldr	r3, [r3, #8]
 800aa2a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800aa2e:	683b      	ldr	r3, [r7, #0]
 800aa30:	78db      	ldrb	r3, [r3, #3]
 800aa32:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800aa34:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800aa36:	68bb      	ldr	r3, [r7, #8]
 800aa38:	059b      	lsls	r3, r3, #22
 800aa3a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800aa3c:	431a      	orrs	r2, r3
 800aa3e:	68bb      	ldr	r3, [r7, #8]
 800aa40:	0159      	lsls	r1, r3, #5
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	440b      	add	r3, r1
 800aa46:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aa4a:	4619      	mov	r1, r3
 800aa4c:	4b20      	ldr	r3, [pc, #128]	; (800aad0 <USB_ActivateEndpoint+0x10c>)
 800aa4e:	4313      	orrs	r3, r2
 800aa50:	600b      	str	r3, [r1, #0]
 800aa52:	e035      	b.n	800aac0 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aa5a:	69da      	ldr	r2, [r3, #28]
 800aa5c:	683b      	ldr	r3, [r7, #0]
 800aa5e:	781b      	ldrb	r3, [r3, #0]
 800aa60:	f003 030f 	and.w	r3, r3, #15
 800aa64:	2101      	movs	r1, #1
 800aa66:	fa01 f303 	lsl.w	r3, r1, r3
 800aa6a:	041b      	lsls	r3, r3, #16
 800aa6c:	68f9      	ldr	r1, [r7, #12]
 800aa6e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800aa72:	4313      	orrs	r3, r2
 800aa74:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800aa76:	68bb      	ldr	r3, [r7, #8]
 800aa78:	015a      	lsls	r2, r3, #5
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	4413      	add	r3, r2
 800aa7e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d119      	bne.n	800aac0 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800aa8c:	68bb      	ldr	r3, [r7, #8]
 800aa8e:	015a      	lsls	r2, r3, #5
 800aa90:	68fb      	ldr	r3, [r7, #12]
 800aa92:	4413      	add	r3, r2
 800aa94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aa98:	681a      	ldr	r2, [r3, #0]
 800aa9a:	683b      	ldr	r3, [r7, #0]
 800aa9c:	689b      	ldr	r3, [r3, #8]
 800aa9e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800aaa2:	683b      	ldr	r3, [r7, #0]
 800aaa4:	78db      	ldrb	r3, [r3, #3]
 800aaa6:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800aaa8:	430b      	orrs	r3, r1
 800aaaa:	431a      	orrs	r2, r3
 800aaac:	68bb      	ldr	r3, [r7, #8]
 800aaae:	0159      	lsls	r1, r3, #5
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	440b      	add	r3, r1
 800aab4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aab8:	4619      	mov	r1, r3
 800aaba:	4b05      	ldr	r3, [pc, #20]	; (800aad0 <USB_ActivateEndpoint+0x10c>)
 800aabc:	4313      	orrs	r3, r2
 800aabe:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800aac0:	2300      	movs	r3, #0
}
 800aac2:	4618      	mov	r0, r3
 800aac4:	3714      	adds	r7, #20
 800aac6:	46bd      	mov	sp, r7
 800aac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aacc:	4770      	bx	lr
 800aace:	bf00      	nop
 800aad0:	10008000 	.word	0x10008000

0800aad4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800aad4:	b480      	push	{r7}
 800aad6:	b085      	sub	sp, #20
 800aad8:	af00      	add	r7, sp, #0
 800aada:	6078      	str	r0, [r7, #4]
 800aadc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800aae2:	683b      	ldr	r3, [r7, #0]
 800aae4:	781b      	ldrb	r3, [r3, #0]
 800aae6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800aae8:	683b      	ldr	r3, [r7, #0]
 800aaea:	785b      	ldrb	r3, [r3, #1]
 800aaec:	2b01      	cmp	r3, #1
 800aaee:	d161      	bne.n	800abb4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800aaf0:	68bb      	ldr	r3, [r7, #8]
 800aaf2:	015a      	lsls	r2, r3, #5
 800aaf4:	68fb      	ldr	r3, [r7, #12]
 800aaf6:	4413      	add	r3, r2
 800aaf8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ab02:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ab06:	d11f      	bne.n	800ab48 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800ab08:	68bb      	ldr	r3, [r7, #8]
 800ab0a:	015a      	lsls	r2, r3, #5
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	4413      	add	r3, r2
 800ab10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	68ba      	ldr	r2, [r7, #8]
 800ab18:	0151      	lsls	r1, r2, #5
 800ab1a:	68fa      	ldr	r2, [r7, #12]
 800ab1c:	440a      	add	r2, r1
 800ab1e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ab22:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800ab26:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800ab28:	68bb      	ldr	r3, [r7, #8]
 800ab2a:	015a      	lsls	r2, r3, #5
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	4413      	add	r3, r2
 800ab30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	68ba      	ldr	r2, [r7, #8]
 800ab38:	0151      	lsls	r1, r2, #5
 800ab3a:	68fa      	ldr	r2, [r7, #12]
 800ab3c:	440a      	add	r2, r1
 800ab3e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ab42:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ab46:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800ab48:	68fb      	ldr	r3, [r7, #12]
 800ab4a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ab4e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ab50:	683b      	ldr	r3, [r7, #0]
 800ab52:	781b      	ldrb	r3, [r3, #0]
 800ab54:	f003 030f 	and.w	r3, r3, #15
 800ab58:	2101      	movs	r1, #1
 800ab5a:	fa01 f303 	lsl.w	r3, r1, r3
 800ab5e:	b29b      	uxth	r3, r3
 800ab60:	43db      	mvns	r3, r3
 800ab62:	68f9      	ldr	r1, [r7, #12]
 800ab64:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ab68:	4013      	ands	r3, r2
 800ab6a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800ab6c:	68fb      	ldr	r3, [r7, #12]
 800ab6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ab72:	69da      	ldr	r2, [r3, #28]
 800ab74:	683b      	ldr	r3, [r7, #0]
 800ab76:	781b      	ldrb	r3, [r3, #0]
 800ab78:	f003 030f 	and.w	r3, r3, #15
 800ab7c:	2101      	movs	r1, #1
 800ab7e:	fa01 f303 	lsl.w	r3, r1, r3
 800ab82:	b29b      	uxth	r3, r3
 800ab84:	43db      	mvns	r3, r3
 800ab86:	68f9      	ldr	r1, [r7, #12]
 800ab88:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ab8c:	4013      	ands	r3, r2
 800ab8e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800ab90:	68bb      	ldr	r3, [r7, #8]
 800ab92:	015a      	lsls	r2, r3, #5
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	4413      	add	r3, r2
 800ab98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ab9c:	681a      	ldr	r2, [r3, #0]
 800ab9e:	68bb      	ldr	r3, [r7, #8]
 800aba0:	0159      	lsls	r1, r3, #5
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	440b      	add	r3, r1
 800aba6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800abaa:	4619      	mov	r1, r3
 800abac:	4b35      	ldr	r3, [pc, #212]	; (800ac84 <USB_DeactivateEndpoint+0x1b0>)
 800abae:	4013      	ands	r3, r2
 800abb0:	600b      	str	r3, [r1, #0]
 800abb2:	e060      	b.n	800ac76 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800abb4:	68bb      	ldr	r3, [r7, #8]
 800abb6:	015a      	lsls	r2, r3, #5
 800abb8:	68fb      	ldr	r3, [r7, #12]
 800abba:	4413      	add	r3, r2
 800abbc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800abc6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800abca:	d11f      	bne.n	800ac0c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800abcc:	68bb      	ldr	r3, [r7, #8]
 800abce:	015a      	lsls	r2, r3, #5
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	4413      	add	r3, r2
 800abd4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	68ba      	ldr	r2, [r7, #8]
 800abdc:	0151      	lsls	r1, r2, #5
 800abde:	68fa      	ldr	r2, [r7, #12]
 800abe0:	440a      	add	r2, r1
 800abe2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800abe6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800abea:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800abec:	68bb      	ldr	r3, [r7, #8]
 800abee:	015a      	lsls	r2, r3, #5
 800abf0:	68fb      	ldr	r3, [r7, #12]
 800abf2:	4413      	add	r3, r2
 800abf4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	68ba      	ldr	r2, [r7, #8]
 800abfc:	0151      	lsls	r1, r2, #5
 800abfe:	68fa      	ldr	r2, [r7, #12]
 800ac00:	440a      	add	r2, r1
 800ac02:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ac06:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ac0a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800ac0c:	68fb      	ldr	r3, [r7, #12]
 800ac0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ac12:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ac14:	683b      	ldr	r3, [r7, #0]
 800ac16:	781b      	ldrb	r3, [r3, #0]
 800ac18:	f003 030f 	and.w	r3, r3, #15
 800ac1c:	2101      	movs	r1, #1
 800ac1e:	fa01 f303 	lsl.w	r3, r1, r3
 800ac22:	041b      	lsls	r3, r3, #16
 800ac24:	43db      	mvns	r3, r3
 800ac26:	68f9      	ldr	r1, [r7, #12]
 800ac28:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ac2c:	4013      	ands	r3, r2
 800ac2e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800ac30:	68fb      	ldr	r3, [r7, #12]
 800ac32:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ac36:	69da      	ldr	r2, [r3, #28]
 800ac38:	683b      	ldr	r3, [r7, #0]
 800ac3a:	781b      	ldrb	r3, [r3, #0]
 800ac3c:	f003 030f 	and.w	r3, r3, #15
 800ac40:	2101      	movs	r1, #1
 800ac42:	fa01 f303 	lsl.w	r3, r1, r3
 800ac46:	041b      	lsls	r3, r3, #16
 800ac48:	43db      	mvns	r3, r3
 800ac4a:	68f9      	ldr	r1, [r7, #12]
 800ac4c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ac50:	4013      	ands	r3, r2
 800ac52:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800ac54:	68bb      	ldr	r3, [r7, #8]
 800ac56:	015a      	lsls	r2, r3, #5
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	4413      	add	r3, r2
 800ac5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ac60:	681a      	ldr	r2, [r3, #0]
 800ac62:	68bb      	ldr	r3, [r7, #8]
 800ac64:	0159      	lsls	r1, r3, #5
 800ac66:	68fb      	ldr	r3, [r7, #12]
 800ac68:	440b      	add	r3, r1
 800ac6a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ac6e:	4619      	mov	r1, r3
 800ac70:	4b05      	ldr	r3, [pc, #20]	; (800ac88 <USB_DeactivateEndpoint+0x1b4>)
 800ac72:	4013      	ands	r3, r2
 800ac74:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800ac76:	2300      	movs	r3, #0
}
 800ac78:	4618      	mov	r0, r3
 800ac7a:	3714      	adds	r7, #20
 800ac7c:	46bd      	mov	sp, r7
 800ac7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac82:	4770      	bx	lr
 800ac84:	ec337800 	.word	0xec337800
 800ac88:	eff37800 	.word	0xeff37800

0800ac8c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800ac8c:	b580      	push	{r7, lr}
 800ac8e:	b08a      	sub	sp, #40	; 0x28
 800ac90:	af02      	add	r7, sp, #8
 800ac92:	60f8      	str	r0, [r7, #12]
 800ac94:	60b9      	str	r1, [r7, #8]
 800ac96:	4613      	mov	r3, r2
 800ac98:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800ac9e:	68bb      	ldr	r3, [r7, #8]
 800aca0:	781b      	ldrb	r3, [r3, #0]
 800aca2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800aca4:	68bb      	ldr	r3, [r7, #8]
 800aca6:	785b      	ldrb	r3, [r3, #1]
 800aca8:	2b01      	cmp	r3, #1
 800acaa:	f040 8163 	bne.w	800af74 <USB_EPStartXfer+0x2e8>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800acae:	68bb      	ldr	r3, [r7, #8]
 800acb0:	695b      	ldr	r3, [r3, #20]
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	d132      	bne.n	800ad1c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800acb6:	69bb      	ldr	r3, [r7, #24]
 800acb8:	015a      	lsls	r2, r3, #5
 800acba:	69fb      	ldr	r3, [r7, #28]
 800acbc:	4413      	add	r3, r2
 800acbe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800acc2:	691a      	ldr	r2, [r3, #16]
 800acc4:	69bb      	ldr	r3, [r7, #24]
 800acc6:	0159      	lsls	r1, r3, #5
 800acc8:	69fb      	ldr	r3, [r7, #28]
 800acca:	440b      	add	r3, r1
 800accc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800acd0:	4619      	mov	r1, r3
 800acd2:	4ba5      	ldr	r3, [pc, #660]	; (800af68 <USB_EPStartXfer+0x2dc>)
 800acd4:	4013      	ands	r3, r2
 800acd6:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800acd8:	69bb      	ldr	r3, [r7, #24]
 800acda:	015a      	lsls	r2, r3, #5
 800acdc:	69fb      	ldr	r3, [r7, #28]
 800acde:	4413      	add	r3, r2
 800ace0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ace4:	691b      	ldr	r3, [r3, #16]
 800ace6:	69ba      	ldr	r2, [r7, #24]
 800ace8:	0151      	lsls	r1, r2, #5
 800acea:	69fa      	ldr	r2, [r7, #28]
 800acec:	440a      	add	r2, r1
 800acee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800acf2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800acf6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800acf8:	69bb      	ldr	r3, [r7, #24]
 800acfa:	015a      	lsls	r2, r3, #5
 800acfc:	69fb      	ldr	r3, [r7, #28]
 800acfe:	4413      	add	r3, r2
 800ad00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad04:	691a      	ldr	r2, [r3, #16]
 800ad06:	69bb      	ldr	r3, [r7, #24]
 800ad08:	0159      	lsls	r1, r3, #5
 800ad0a:	69fb      	ldr	r3, [r7, #28]
 800ad0c:	440b      	add	r3, r1
 800ad0e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad12:	4619      	mov	r1, r3
 800ad14:	4b95      	ldr	r3, [pc, #596]	; (800af6c <USB_EPStartXfer+0x2e0>)
 800ad16:	4013      	ands	r3, r2
 800ad18:	610b      	str	r3, [r1, #16]
 800ad1a:	e074      	b.n	800ae06 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ad1c:	69bb      	ldr	r3, [r7, #24]
 800ad1e:	015a      	lsls	r2, r3, #5
 800ad20:	69fb      	ldr	r3, [r7, #28]
 800ad22:	4413      	add	r3, r2
 800ad24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad28:	691a      	ldr	r2, [r3, #16]
 800ad2a:	69bb      	ldr	r3, [r7, #24]
 800ad2c:	0159      	lsls	r1, r3, #5
 800ad2e:	69fb      	ldr	r3, [r7, #28]
 800ad30:	440b      	add	r3, r1
 800ad32:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad36:	4619      	mov	r1, r3
 800ad38:	4b8c      	ldr	r3, [pc, #560]	; (800af6c <USB_EPStartXfer+0x2e0>)
 800ad3a:	4013      	ands	r3, r2
 800ad3c:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ad3e:	69bb      	ldr	r3, [r7, #24]
 800ad40:	015a      	lsls	r2, r3, #5
 800ad42:	69fb      	ldr	r3, [r7, #28]
 800ad44:	4413      	add	r3, r2
 800ad46:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad4a:	691a      	ldr	r2, [r3, #16]
 800ad4c:	69bb      	ldr	r3, [r7, #24]
 800ad4e:	0159      	lsls	r1, r3, #5
 800ad50:	69fb      	ldr	r3, [r7, #28]
 800ad52:	440b      	add	r3, r1
 800ad54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad58:	4619      	mov	r1, r3
 800ad5a:	4b83      	ldr	r3, [pc, #524]	; (800af68 <USB_EPStartXfer+0x2dc>)
 800ad5c:	4013      	ands	r3, r2
 800ad5e:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800ad60:	69bb      	ldr	r3, [r7, #24]
 800ad62:	015a      	lsls	r2, r3, #5
 800ad64:	69fb      	ldr	r3, [r7, #28]
 800ad66:	4413      	add	r3, r2
 800ad68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad6c:	691a      	ldr	r2, [r3, #16]
 800ad6e:	68bb      	ldr	r3, [r7, #8]
 800ad70:	6959      	ldr	r1, [r3, #20]
 800ad72:	68bb      	ldr	r3, [r7, #8]
 800ad74:	689b      	ldr	r3, [r3, #8]
 800ad76:	440b      	add	r3, r1
 800ad78:	1e59      	subs	r1, r3, #1
 800ad7a:	68bb      	ldr	r3, [r7, #8]
 800ad7c:	689b      	ldr	r3, [r3, #8]
 800ad7e:	fbb1 f3f3 	udiv	r3, r1, r3
 800ad82:	04d9      	lsls	r1, r3, #19
 800ad84:	4b7a      	ldr	r3, [pc, #488]	; (800af70 <USB_EPStartXfer+0x2e4>)
 800ad86:	400b      	ands	r3, r1
 800ad88:	69b9      	ldr	r1, [r7, #24]
 800ad8a:	0148      	lsls	r0, r1, #5
 800ad8c:	69f9      	ldr	r1, [r7, #28]
 800ad8e:	4401      	add	r1, r0
 800ad90:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800ad94:	4313      	orrs	r3, r2
 800ad96:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800ad98:	69bb      	ldr	r3, [r7, #24]
 800ad9a:	015a      	lsls	r2, r3, #5
 800ad9c:	69fb      	ldr	r3, [r7, #28]
 800ad9e:	4413      	add	r3, r2
 800ada0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ada4:	691a      	ldr	r2, [r3, #16]
 800ada6:	68bb      	ldr	r3, [r7, #8]
 800ada8:	695b      	ldr	r3, [r3, #20]
 800adaa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800adae:	69b9      	ldr	r1, [r7, #24]
 800adb0:	0148      	lsls	r0, r1, #5
 800adb2:	69f9      	ldr	r1, [r7, #28]
 800adb4:	4401      	add	r1, r0
 800adb6:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800adba:	4313      	orrs	r3, r2
 800adbc:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800adbe:	68bb      	ldr	r3, [r7, #8]
 800adc0:	78db      	ldrb	r3, [r3, #3]
 800adc2:	2b01      	cmp	r3, #1
 800adc4:	d11f      	bne.n	800ae06 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800adc6:	69bb      	ldr	r3, [r7, #24]
 800adc8:	015a      	lsls	r2, r3, #5
 800adca:	69fb      	ldr	r3, [r7, #28]
 800adcc:	4413      	add	r3, r2
 800adce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800add2:	691b      	ldr	r3, [r3, #16]
 800add4:	69ba      	ldr	r2, [r7, #24]
 800add6:	0151      	lsls	r1, r2, #5
 800add8:	69fa      	ldr	r2, [r7, #28]
 800adda:	440a      	add	r2, r1
 800addc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ade0:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800ade4:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800ade6:	69bb      	ldr	r3, [r7, #24]
 800ade8:	015a      	lsls	r2, r3, #5
 800adea:	69fb      	ldr	r3, [r7, #28]
 800adec:	4413      	add	r3, r2
 800adee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800adf2:	691b      	ldr	r3, [r3, #16]
 800adf4:	69ba      	ldr	r2, [r7, #24]
 800adf6:	0151      	lsls	r1, r2, #5
 800adf8:	69fa      	ldr	r2, [r7, #28]
 800adfa:	440a      	add	r2, r1
 800adfc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ae00:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800ae04:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800ae06:	79fb      	ldrb	r3, [r7, #7]
 800ae08:	2b01      	cmp	r3, #1
 800ae0a:	d14b      	bne.n	800aea4 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800ae0c:	68bb      	ldr	r3, [r7, #8]
 800ae0e:	691b      	ldr	r3, [r3, #16]
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	d009      	beq.n	800ae28 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800ae14:	69bb      	ldr	r3, [r7, #24]
 800ae16:	015a      	lsls	r2, r3, #5
 800ae18:	69fb      	ldr	r3, [r7, #28]
 800ae1a:	4413      	add	r3, r2
 800ae1c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae20:	461a      	mov	r2, r3
 800ae22:	68bb      	ldr	r3, [r7, #8]
 800ae24:	691b      	ldr	r3, [r3, #16]
 800ae26:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800ae28:	68bb      	ldr	r3, [r7, #8]
 800ae2a:	78db      	ldrb	r3, [r3, #3]
 800ae2c:	2b01      	cmp	r3, #1
 800ae2e:	d128      	bne.n	800ae82 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800ae30:	69fb      	ldr	r3, [r7, #28]
 800ae32:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ae36:	689b      	ldr	r3, [r3, #8]
 800ae38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	d110      	bne.n	800ae62 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800ae40:	69bb      	ldr	r3, [r7, #24]
 800ae42:	015a      	lsls	r2, r3, #5
 800ae44:	69fb      	ldr	r3, [r7, #28]
 800ae46:	4413      	add	r3, r2
 800ae48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae4c:	681b      	ldr	r3, [r3, #0]
 800ae4e:	69ba      	ldr	r2, [r7, #24]
 800ae50:	0151      	lsls	r1, r2, #5
 800ae52:	69fa      	ldr	r2, [r7, #28]
 800ae54:	440a      	add	r2, r1
 800ae56:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ae5a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800ae5e:	6013      	str	r3, [r2, #0]
 800ae60:	e00f      	b.n	800ae82 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800ae62:	69bb      	ldr	r3, [r7, #24]
 800ae64:	015a      	lsls	r2, r3, #5
 800ae66:	69fb      	ldr	r3, [r7, #28]
 800ae68:	4413      	add	r3, r2
 800ae6a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	69ba      	ldr	r2, [r7, #24]
 800ae72:	0151      	lsls	r1, r2, #5
 800ae74:	69fa      	ldr	r2, [r7, #28]
 800ae76:	440a      	add	r2, r1
 800ae78:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ae7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ae80:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ae82:	69bb      	ldr	r3, [r7, #24]
 800ae84:	015a      	lsls	r2, r3, #5
 800ae86:	69fb      	ldr	r3, [r7, #28]
 800ae88:	4413      	add	r3, r2
 800ae8a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	69ba      	ldr	r2, [r7, #24]
 800ae92:	0151      	lsls	r1, r2, #5
 800ae94:	69fa      	ldr	r2, [r7, #28]
 800ae96:	440a      	add	r2, r1
 800ae98:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ae9c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800aea0:	6013      	str	r3, [r2, #0]
 800aea2:	e133      	b.n	800b10c <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800aea4:	69bb      	ldr	r3, [r7, #24]
 800aea6:	015a      	lsls	r2, r3, #5
 800aea8:	69fb      	ldr	r3, [r7, #28]
 800aeaa:	4413      	add	r3, r2
 800aeac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	69ba      	ldr	r2, [r7, #24]
 800aeb4:	0151      	lsls	r1, r2, #5
 800aeb6:	69fa      	ldr	r2, [r7, #28]
 800aeb8:	440a      	add	r2, r1
 800aeba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800aebe:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800aec2:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800aec4:	68bb      	ldr	r3, [r7, #8]
 800aec6:	78db      	ldrb	r3, [r3, #3]
 800aec8:	2b01      	cmp	r3, #1
 800aeca:	d015      	beq.n	800aef8 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800aecc:	68bb      	ldr	r3, [r7, #8]
 800aece:	695b      	ldr	r3, [r3, #20]
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	f000 811b 	beq.w	800b10c <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800aed6:	69fb      	ldr	r3, [r7, #28]
 800aed8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aedc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800aede:	68bb      	ldr	r3, [r7, #8]
 800aee0:	781b      	ldrb	r3, [r3, #0]
 800aee2:	f003 030f 	and.w	r3, r3, #15
 800aee6:	2101      	movs	r1, #1
 800aee8:	fa01 f303 	lsl.w	r3, r1, r3
 800aeec:	69f9      	ldr	r1, [r7, #28]
 800aeee:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800aef2:	4313      	orrs	r3, r2
 800aef4:	634b      	str	r3, [r1, #52]	; 0x34
 800aef6:	e109      	b.n	800b10c <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800aef8:	69fb      	ldr	r3, [r7, #28]
 800aefa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aefe:	689b      	ldr	r3, [r3, #8]
 800af00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800af04:	2b00      	cmp	r3, #0
 800af06:	d110      	bne.n	800af2a <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800af08:	69bb      	ldr	r3, [r7, #24]
 800af0a:	015a      	lsls	r2, r3, #5
 800af0c:	69fb      	ldr	r3, [r7, #28]
 800af0e:	4413      	add	r3, r2
 800af10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	69ba      	ldr	r2, [r7, #24]
 800af18:	0151      	lsls	r1, r2, #5
 800af1a:	69fa      	ldr	r2, [r7, #28]
 800af1c:	440a      	add	r2, r1
 800af1e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800af22:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800af26:	6013      	str	r3, [r2, #0]
 800af28:	e00f      	b.n	800af4a <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800af2a:	69bb      	ldr	r3, [r7, #24]
 800af2c:	015a      	lsls	r2, r3, #5
 800af2e:	69fb      	ldr	r3, [r7, #28]
 800af30:	4413      	add	r3, r2
 800af32:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	69ba      	ldr	r2, [r7, #24]
 800af3a:	0151      	lsls	r1, r2, #5
 800af3c:	69fa      	ldr	r2, [r7, #28]
 800af3e:	440a      	add	r2, r1
 800af40:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800af44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800af48:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800af4a:	68bb      	ldr	r3, [r7, #8]
 800af4c:	68d9      	ldr	r1, [r3, #12]
 800af4e:	68bb      	ldr	r3, [r7, #8]
 800af50:	781a      	ldrb	r2, [r3, #0]
 800af52:	68bb      	ldr	r3, [r7, #8]
 800af54:	695b      	ldr	r3, [r3, #20]
 800af56:	b298      	uxth	r0, r3
 800af58:	79fb      	ldrb	r3, [r7, #7]
 800af5a:	9300      	str	r3, [sp, #0]
 800af5c:	4603      	mov	r3, r0
 800af5e:	68f8      	ldr	r0, [r7, #12]
 800af60:	f000 fa38 	bl	800b3d4 <USB_WritePacket>
 800af64:	e0d2      	b.n	800b10c <USB_EPStartXfer+0x480>
 800af66:	bf00      	nop
 800af68:	e007ffff 	.word	0xe007ffff
 800af6c:	fff80000 	.word	0xfff80000
 800af70:	1ff80000 	.word	0x1ff80000
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800af74:	69bb      	ldr	r3, [r7, #24]
 800af76:	015a      	lsls	r2, r3, #5
 800af78:	69fb      	ldr	r3, [r7, #28]
 800af7a:	4413      	add	r3, r2
 800af7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af80:	691a      	ldr	r2, [r3, #16]
 800af82:	69bb      	ldr	r3, [r7, #24]
 800af84:	0159      	lsls	r1, r3, #5
 800af86:	69fb      	ldr	r3, [r7, #28]
 800af88:	440b      	add	r3, r1
 800af8a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af8e:	4619      	mov	r1, r3
 800af90:	4b61      	ldr	r3, [pc, #388]	; (800b118 <USB_EPStartXfer+0x48c>)
 800af92:	4013      	ands	r3, r2
 800af94:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800af96:	69bb      	ldr	r3, [r7, #24]
 800af98:	015a      	lsls	r2, r3, #5
 800af9a:	69fb      	ldr	r3, [r7, #28]
 800af9c:	4413      	add	r3, r2
 800af9e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800afa2:	691a      	ldr	r2, [r3, #16]
 800afa4:	69bb      	ldr	r3, [r7, #24]
 800afa6:	0159      	lsls	r1, r3, #5
 800afa8:	69fb      	ldr	r3, [r7, #28]
 800afaa:	440b      	add	r3, r1
 800afac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800afb0:	4619      	mov	r1, r3
 800afb2:	4b5a      	ldr	r3, [pc, #360]	; (800b11c <USB_EPStartXfer+0x490>)
 800afb4:	4013      	ands	r3, r2
 800afb6:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len == 0U)
 800afb8:	68bb      	ldr	r3, [r7, #8]
 800afba:	695b      	ldr	r3, [r3, #20]
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d123      	bne.n	800b008 <USB_EPStartXfer+0x37c>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800afc0:	69bb      	ldr	r3, [r7, #24]
 800afc2:	015a      	lsls	r2, r3, #5
 800afc4:	69fb      	ldr	r3, [r7, #28]
 800afc6:	4413      	add	r3, r2
 800afc8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800afcc:	691a      	ldr	r2, [r3, #16]
 800afce:	68bb      	ldr	r3, [r7, #8]
 800afd0:	689b      	ldr	r3, [r3, #8]
 800afd2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800afd6:	69b9      	ldr	r1, [r7, #24]
 800afd8:	0148      	lsls	r0, r1, #5
 800afda:	69f9      	ldr	r1, [r7, #28]
 800afdc:	4401      	add	r1, r0
 800afde:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800afe2:	4313      	orrs	r3, r2
 800afe4:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800afe6:	69bb      	ldr	r3, [r7, #24]
 800afe8:	015a      	lsls	r2, r3, #5
 800afea:	69fb      	ldr	r3, [r7, #28]
 800afec:	4413      	add	r3, r2
 800afee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aff2:	691b      	ldr	r3, [r3, #16]
 800aff4:	69ba      	ldr	r2, [r7, #24]
 800aff6:	0151      	lsls	r1, r2, #5
 800aff8:	69fa      	ldr	r2, [r7, #28]
 800affa:	440a      	add	r2, r1
 800affc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b000:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b004:	6113      	str	r3, [r2, #16]
 800b006:	e033      	b.n	800b070 <USB_EPStartXfer+0x3e4>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800b008:	68bb      	ldr	r3, [r7, #8]
 800b00a:	695a      	ldr	r2, [r3, #20]
 800b00c:	68bb      	ldr	r3, [r7, #8]
 800b00e:	689b      	ldr	r3, [r3, #8]
 800b010:	4413      	add	r3, r2
 800b012:	1e5a      	subs	r2, r3, #1
 800b014:	68bb      	ldr	r3, [r7, #8]
 800b016:	689b      	ldr	r3, [r3, #8]
 800b018:	fbb2 f3f3 	udiv	r3, r2, r3
 800b01c:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800b01e:	69bb      	ldr	r3, [r7, #24]
 800b020:	015a      	lsls	r2, r3, #5
 800b022:	69fb      	ldr	r3, [r7, #28]
 800b024:	4413      	add	r3, r2
 800b026:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b02a:	691a      	ldr	r2, [r3, #16]
 800b02c:	8afb      	ldrh	r3, [r7, #22]
 800b02e:	04d9      	lsls	r1, r3, #19
 800b030:	4b3b      	ldr	r3, [pc, #236]	; (800b120 <USB_EPStartXfer+0x494>)
 800b032:	400b      	ands	r3, r1
 800b034:	69b9      	ldr	r1, [r7, #24]
 800b036:	0148      	lsls	r0, r1, #5
 800b038:	69f9      	ldr	r1, [r7, #28]
 800b03a:	4401      	add	r1, r0
 800b03c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800b040:	4313      	orrs	r3, r2
 800b042:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800b044:	69bb      	ldr	r3, [r7, #24]
 800b046:	015a      	lsls	r2, r3, #5
 800b048:	69fb      	ldr	r3, [r7, #28]
 800b04a:	4413      	add	r3, r2
 800b04c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b050:	691a      	ldr	r2, [r3, #16]
 800b052:	68bb      	ldr	r3, [r7, #8]
 800b054:	689b      	ldr	r3, [r3, #8]
 800b056:	8af9      	ldrh	r1, [r7, #22]
 800b058:	fb01 f303 	mul.w	r3, r1, r3
 800b05c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b060:	69b9      	ldr	r1, [r7, #24]
 800b062:	0148      	lsls	r0, r1, #5
 800b064:	69f9      	ldr	r1, [r7, #28]
 800b066:	4401      	add	r1, r0
 800b068:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800b06c:	4313      	orrs	r3, r2
 800b06e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800b070:	79fb      	ldrb	r3, [r7, #7]
 800b072:	2b01      	cmp	r3, #1
 800b074:	d10d      	bne.n	800b092 <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800b076:	68bb      	ldr	r3, [r7, #8]
 800b078:	68db      	ldr	r3, [r3, #12]
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d009      	beq.n	800b092 <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800b07e:	68bb      	ldr	r3, [r7, #8]
 800b080:	68d9      	ldr	r1, [r3, #12]
 800b082:	69bb      	ldr	r3, [r7, #24]
 800b084:	015a      	lsls	r2, r3, #5
 800b086:	69fb      	ldr	r3, [r7, #28]
 800b088:	4413      	add	r3, r2
 800b08a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b08e:	460a      	mov	r2, r1
 800b090:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800b092:	68bb      	ldr	r3, [r7, #8]
 800b094:	78db      	ldrb	r3, [r3, #3]
 800b096:	2b01      	cmp	r3, #1
 800b098:	d128      	bne.n	800b0ec <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b09a:	69fb      	ldr	r3, [r7, #28]
 800b09c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b0a0:	689b      	ldr	r3, [r3, #8]
 800b0a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d110      	bne.n	800b0cc <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800b0aa:	69bb      	ldr	r3, [r7, #24]
 800b0ac:	015a      	lsls	r2, r3, #5
 800b0ae:	69fb      	ldr	r3, [r7, #28]
 800b0b0:	4413      	add	r3, r2
 800b0b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b0b6:	681b      	ldr	r3, [r3, #0]
 800b0b8:	69ba      	ldr	r2, [r7, #24]
 800b0ba:	0151      	lsls	r1, r2, #5
 800b0bc:	69fa      	ldr	r2, [r7, #28]
 800b0be:	440a      	add	r2, r1
 800b0c0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b0c4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800b0c8:	6013      	str	r3, [r2, #0]
 800b0ca:	e00f      	b.n	800b0ec <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800b0cc:	69bb      	ldr	r3, [r7, #24]
 800b0ce:	015a      	lsls	r2, r3, #5
 800b0d0:	69fb      	ldr	r3, [r7, #28]
 800b0d2:	4413      	add	r3, r2
 800b0d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b0d8:	681b      	ldr	r3, [r3, #0]
 800b0da:	69ba      	ldr	r2, [r7, #24]
 800b0dc:	0151      	lsls	r1, r2, #5
 800b0de:	69fa      	ldr	r2, [r7, #28]
 800b0e0:	440a      	add	r2, r1
 800b0e2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b0e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b0ea:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800b0ec:	69bb      	ldr	r3, [r7, #24]
 800b0ee:	015a      	lsls	r2, r3, #5
 800b0f0:	69fb      	ldr	r3, [r7, #28]
 800b0f2:	4413      	add	r3, r2
 800b0f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	69ba      	ldr	r2, [r7, #24]
 800b0fc:	0151      	lsls	r1, r2, #5
 800b0fe:	69fa      	ldr	r2, [r7, #28]
 800b100:	440a      	add	r2, r1
 800b102:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b106:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b10a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b10c:	2300      	movs	r3, #0
}
 800b10e:	4618      	mov	r0, r3
 800b110:	3720      	adds	r7, #32
 800b112:	46bd      	mov	sp, r7
 800b114:	bd80      	pop	{r7, pc}
 800b116:	bf00      	nop
 800b118:	fff80000 	.word	0xfff80000
 800b11c:	e007ffff 	.word	0xe007ffff
 800b120:	1ff80000 	.word	0x1ff80000

0800b124 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800b124:	b480      	push	{r7}
 800b126:	b087      	sub	sp, #28
 800b128:	af00      	add	r7, sp, #0
 800b12a:	60f8      	str	r0, [r7, #12]
 800b12c:	60b9      	str	r1, [r7, #8]
 800b12e:	4613      	mov	r3, r2
 800b130:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b132:	68fb      	ldr	r3, [r7, #12]
 800b134:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800b136:	68bb      	ldr	r3, [r7, #8]
 800b138:	781b      	ldrb	r3, [r3, #0]
 800b13a:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b13c:	68bb      	ldr	r3, [r7, #8]
 800b13e:	785b      	ldrb	r3, [r3, #1]
 800b140:	2b01      	cmp	r3, #1
 800b142:	f040 80cd 	bne.w	800b2e0 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800b146:	68bb      	ldr	r3, [r7, #8]
 800b148:	695b      	ldr	r3, [r3, #20]
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d132      	bne.n	800b1b4 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b14e:	693b      	ldr	r3, [r7, #16]
 800b150:	015a      	lsls	r2, r3, #5
 800b152:	697b      	ldr	r3, [r7, #20]
 800b154:	4413      	add	r3, r2
 800b156:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b15a:	691a      	ldr	r2, [r3, #16]
 800b15c:	693b      	ldr	r3, [r7, #16]
 800b15e:	0159      	lsls	r1, r3, #5
 800b160:	697b      	ldr	r3, [r7, #20]
 800b162:	440b      	add	r3, r1
 800b164:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b168:	4619      	mov	r1, r3
 800b16a:	4b98      	ldr	r3, [pc, #608]	; (800b3cc <USB_EP0StartXfer+0x2a8>)
 800b16c:	4013      	ands	r3, r2
 800b16e:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b170:	693b      	ldr	r3, [r7, #16]
 800b172:	015a      	lsls	r2, r3, #5
 800b174:	697b      	ldr	r3, [r7, #20]
 800b176:	4413      	add	r3, r2
 800b178:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b17c:	691b      	ldr	r3, [r3, #16]
 800b17e:	693a      	ldr	r2, [r7, #16]
 800b180:	0151      	lsls	r1, r2, #5
 800b182:	697a      	ldr	r2, [r7, #20]
 800b184:	440a      	add	r2, r1
 800b186:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b18a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b18e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b190:	693b      	ldr	r3, [r7, #16]
 800b192:	015a      	lsls	r2, r3, #5
 800b194:	697b      	ldr	r3, [r7, #20]
 800b196:	4413      	add	r3, r2
 800b198:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b19c:	691a      	ldr	r2, [r3, #16]
 800b19e:	693b      	ldr	r3, [r7, #16]
 800b1a0:	0159      	lsls	r1, r3, #5
 800b1a2:	697b      	ldr	r3, [r7, #20]
 800b1a4:	440b      	add	r3, r1
 800b1a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b1aa:	4619      	mov	r1, r3
 800b1ac:	4b88      	ldr	r3, [pc, #544]	; (800b3d0 <USB_EP0StartXfer+0x2ac>)
 800b1ae:	4013      	ands	r3, r2
 800b1b0:	610b      	str	r3, [r1, #16]
 800b1b2:	e04e      	b.n	800b252 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b1b4:	693b      	ldr	r3, [r7, #16]
 800b1b6:	015a      	lsls	r2, r3, #5
 800b1b8:	697b      	ldr	r3, [r7, #20]
 800b1ba:	4413      	add	r3, r2
 800b1bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b1c0:	691a      	ldr	r2, [r3, #16]
 800b1c2:	693b      	ldr	r3, [r7, #16]
 800b1c4:	0159      	lsls	r1, r3, #5
 800b1c6:	697b      	ldr	r3, [r7, #20]
 800b1c8:	440b      	add	r3, r1
 800b1ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b1ce:	4619      	mov	r1, r3
 800b1d0:	4b7f      	ldr	r3, [pc, #508]	; (800b3d0 <USB_EP0StartXfer+0x2ac>)
 800b1d2:	4013      	ands	r3, r2
 800b1d4:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b1d6:	693b      	ldr	r3, [r7, #16]
 800b1d8:	015a      	lsls	r2, r3, #5
 800b1da:	697b      	ldr	r3, [r7, #20]
 800b1dc:	4413      	add	r3, r2
 800b1de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b1e2:	691a      	ldr	r2, [r3, #16]
 800b1e4:	693b      	ldr	r3, [r7, #16]
 800b1e6:	0159      	lsls	r1, r3, #5
 800b1e8:	697b      	ldr	r3, [r7, #20]
 800b1ea:	440b      	add	r3, r1
 800b1ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b1f0:	4619      	mov	r1, r3
 800b1f2:	4b76      	ldr	r3, [pc, #472]	; (800b3cc <USB_EP0StartXfer+0x2a8>)
 800b1f4:	4013      	ands	r3, r2
 800b1f6:	610b      	str	r3, [r1, #16]

      if (ep->xfer_len > ep->maxpacket)
 800b1f8:	68bb      	ldr	r3, [r7, #8]
 800b1fa:	695a      	ldr	r2, [r3, #20]
 800b1fc:	68bb      	ldr	r3, [r7, #8]
 800b1fe:	689b      	ldr	r3, [r3, #8]
 800b200:	429a      	cmp	r2, r3
 800b202:	d903      	bls.n	800b20c <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800b204:	68bb      	ldr	r3, [r7, #8]
 800b206:	689a      	ldr	r2, [r3, #8]
 800b208:	68bb      	ldr	r3, [r7, #8]
 800b20a:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b20c:	693b      	ldr	r3, [r7, #16]
 800b20e:	015a      	lsls	r2, r3, #5
 800b210:	697b      	ldr	r3, [r7, #20]
 800b212:	4413      	add	r3, r2
 800b214:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b218:	691b      	ldr	r3, [r3, #16]
 800b21a:	693a      	ldr	r2, [r7, #16]
 800b21c:	0151      	lsls	r1, r2, #5
 800b21e:	697a      	ldr	r2, [r7, #20]
 800b220:	440a      	add	r2, r1
 800b222:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b226:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b22a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800b22c:	693b      	ldr	r3, [r7, #16]
 800b22e:	015a      	lsls	r2, r3, #5
 800b230:	697b      	ldr	r3, [r7, #20]
 800b232:	4413      	add	r3, r2
 800b234:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b238:	691a      	ldr	r2, [r3, #16]
 800b23a:	68bb      	ldr	r3, [r7, #8]
 800b23c:	695b      	ldr	r3, [r3, #20]
 800b23e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b242:	6939      	ldr	r1, [r7, #16]
 800b244:	0148      	lsls	r0, r1, #5
 800b246:	6979      	ldr	r1, [r7, #20]
 800b248:	4401      	add	r1, r0
 800b24a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800b24e:	4313      	orrs	r3, r2
 800b250:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800b252:	79fb      	ldrb	r3, [r7, #7]
 800b254:	2b01      	cmp	r3, #1
 800b256:	d11e      	bne.n	800b296 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800b258:	68bb      	ldr	r3, [r7, #8]
 800b25a:	691b      	ldr	r3, [r3, #16]
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	d009      	beq.n	800b274 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800b260:	693b      	ldr	r3, [r7, #16]
 800b262:	015a      	lsls	r2, r3, #5
 800b264:	697b      	ldr	r3, [r7, #20]
 800b266:	4413      	add	r3, r2
 800b268:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b26c:	461a      	mov	r2, r3
 800b26e:	68bb      	ldr	r3, [r7, #8]
 800b270:	691b      	ldr	r3, [r3, #16]
 800b272:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b274:	693b      	ldr	r3, [r7, #16]
 800b276:	015a      	lsls	r2, r3, #5
 800b278:	697b      	ldr	r3, [r7, #20]
 800b27a:	4413      	add	r3, r2
 800b27c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b280:	681b      	ldr	r3, [r3, #0]
 800b282:	693a      	ldr	r2, [r7, #16]
 800b284:	0151      	lsls	r1, r2, #5
 800b286:	697a      	ldr	r2, [r7, #20]
 800b288:	440a      	add	r2, r1
 800b28a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b28e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b292:	6013      	str	r3, [r2, #0]
 800b294:	e092      	b.n	800b3bc <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b296:	693b      	ldr	r3, [r7, #16]
 800b298:	015a      	lsls	r2, r3, #5
 800b29a:	697b      	ldr	r3, [r7, #20]
 800b29c:	4413      	add	r3, r2
 800b29e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b2a2:	681b      	ldr	r3, [r3, #0]
 800b2a4:	693a      	ldr	r2, [r7, #16]
 800b2a6:	0151      	lsls	r1, r2, #5
 800b2a8:	697a      	ldr	r2, [r7, #20]
 800b2aa:	440a      	add	r2, r1
 800b2ac:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b2b0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b2b4:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800b2b6:	68bb      	ldr	r3, [r7, #8]
 800b2b8:	695b      	ldr	r3, [r3, #20]
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	d07e      	beq.n	800b3bc <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800b2be:	697b      	ldr	r3, [r7, #20]
 800b2c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b2c4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b2c6:	68bb      	ldr	r3, [r7, #8]
 800b2c8:	781b      	ldrb	r3, [r3, #0]
 800b2ca:	f003 030f 	and.w	r3, r3, #15
 800b2ce:	2101      	movs	r1, #1
 800b2d0:	fa01 f303 	lsl.w	r3, r1, r3
 800b2d4:	6979      	ldr	r1, [r7, #20]
 800b2d6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b2da:	4313      	orrs	r3, r2
 800b2dc:	634b      	str	r3, [r1, #52]	; 0x34
 800b2de:	e06d      	b.n	800b3bc <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800b2e0:	693b      	ldr	r3, [r7, #16]
 800b2e2:	015a      	lsls	r2, r3, #5
 800b2e4:	697b      	ldr	r3, [r7, #20]
 800b2e6:	4413      	add	r3, r2
 800b2e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b2ec:	691a      	ldr	r2, [r3, #16]
 800b2ee:	693b      	ldr	r3, [r7, #16]
 800b2f0:	0159      	lsls	r1, r3, #5
 800b2f2:	697b      	ldr	r3, [r7, #20]
 800b2f4:	440b      	add	r3, r1
 800b2f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b2fa:	4619      	mov	r1, r3
 800b2fc:	4b34      	ldr	r3, [pc, #208]	; (800b3d0 <USB_EP0StartXfer+0x2ac>)
 800b2fe:	4013      	ands	r3, r2
 800b300:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800b302:	693b      	ldr	r3, [r7, #16]
 800b304:	015a      	lsls	r2, r3, #5
 800b306:	697b      	ldr	r3, [r7, #20]
 800b308:	4413      	add	r3, r2
 800b30a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b30e:	691a      	ldr	r2, [r3, #16]
 800b310:	693b      	ldr	r3, [r7, #16]
 800b312:	0159      	lsls	r1, r3, #5
 800b314:	697b      	ldr	r3, [r7, #20]
 800b316:	440b      	add	r3, r1
 800b318:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b31c:	4619      	mov	r1, r3
 800b31e:	4b2b      	ldr	r3, [pc, #172]	; (800b3cc <USB_EP0StartXfer+0x2a8>)
 800b320:	4013      	ands	r3, r2
 800b322:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len > 0U)
 800b324:	68bb      	ldr	r3, [r7, #8]
 800b326:	695b      	ldr	r3, [r3, #20]
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d003      	beq.n	800b334 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800b32c:	68bb      	ldr	r3, [r7, #8]
 800b32e:	689a      	ldr	r2, [r3, #8]
 800b330:	68bb      	ldr	r3, [r7, #8]
 800b332:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b334:	693b      	ldr	r3, [r7, #16]
 800b336:	015a      	lsls	r2, r3, #5
 800b338:	697b      	ldr	r3, [r7, #20]
 800b33a:	4413      	add	r3, r2
 800b33c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b340:	691b      	ldr	r3, [r3, #16]
 800b342:	693a      	ldr	r2, [r7, #16]
 800b344:	0151      	lsls	r1, r2, #5
 800b346:	697a      	ldr	r2, [r7, #20]
 800b348:	440a      	add	r2, r1
 800b34a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b34e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b352:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800b354:	693b      	ldr	r3, [r7, #16]
 800b356:	015a      	lsls	r2, r3, #5
 800b358:	697b      	ldr	r3, [r7, #20]
 800b35a:	4413      	add	r3, r2
 800b35c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b360:	691a      	ldr	r2, [r3, #16]
 800b362:	68bb      	ldr	r3, [r7, #8]
 800b364:	689b      	ldr	r3, [r3, #8]
 800b366:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b36a:	6939      	ldr	r1, [r7, #16]
 800b36c:	0148      	lsls	r0, r1, #5
 800b36e:	6979      	ldr	r1, [r7, #20]
 800b370:	4401      	add	r1, r0
 800b372:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800b376:	4313      	orrs	r3, r2
 800b378:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800b37a:	79fb      	ldrb	r3, [r7, #7]
 800b37c:	2b01      	cmp	r3, #1
 800b37e:	d10d      	bne.n	800b39c <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800b380:	68bb      	ldr	r3, [r7, #8]
 800b382:	68db      	ldr	r3, [r3, #12]
 800b384:	2b00      	cmp	r3, #0
 800b386:	d009      	beq.n	800b39c <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800b388:	68bb      	ldr	r3, [r7, #8]
 800b38a:	68d9      	ldr	r1, [r3, #12]
 800b38c:	693b      	ldr	r3, [r7, #16]
 800b38e:	015a      	lsls	r2, r3, #5
 800b390:	697b      	ldr	r3, [r7, #20]
 800b392:	4413      	add	r3, r2
 800b394:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b398:	460a      	mov	r2, r1
 800b39a:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800b39c:	693b      	ldr	r3, [r7, #16]
 800b39e:	015a      	lsls	r2, r3, #5
 800b3a0:	697b      	ldr	r3, [r7, #20]
 800b3a2:	4413      	add	r3, r2
 800b3a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	693a      	ldr	r2, [r7, #16]
 800b3ac:	0151      	lsls	r1, r2, #5
 800b3ae:	697a      	ldr	r2, [r7, #20]
 800b3b0:	440a      	add	r2, r1
 800b3b2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b3b6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b3ba:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b3bc:	2300      	movs	r3, #0
}
 800b3be:	4618      	mov	r0, r3
 800b3c0:	371c      	adds	r7, #28
 800b3c2:	46bd      	mov	sp, r7
 800b3c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3c8:	4770      	bx	lr
 800b3ca:	bf00      	nop
 800b3cc:	e007ffff 	.word	0xe007ffff
 800b3d0:	fff80000 	.word	0xfff80000

0800b3d4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800b3d4:	b480      	push	{r7}
 800b3d6:	b089      	sub	sp, #36	; 0x24
 800b3d8:	af00      	add	r7, sp, #0
 800b3da:	60f8      	str	r0, [r7, #12]
 800b3dc:	60b9      	str	r1, [r7, #8]
 800b3de:	4611      	mov	r1, r2
 800b3e0:	461a      	mov	r2, r3
 800b3e2:	460b      	mov	r3, r1
 800b3e4:	71fb      	strb	r3, [r7, #7]
 800b3e6:	4613      	mov	r3, r2
 800b3e8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800b3ee:	68bb      	ldr	r3, [r7, #8]
 800b3f0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800b3f2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d123      	bne.n	800b442 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800b3fa:	88bb      	ldrh	r3, [r7, #4]
 800b3fc:	3303      	adds	r3, #3
 800b3fe:	089b      	lsrs	r3, r3, #2
 800b400:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800b402:	2300      	movs	r3, #0
 800b404:	61bb      	str	r3, [r7, #24]
 800b406:	e018      	b.n	800b43a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800b408:	79fb      	ldrb	r3, [r7, #7]
 800b40a:	031a      	lsls	r2, r3, #12
 800b40c:	697b      	ldr	r3, [r7, #20]
 800b40e:	4413      	add	r3, r2
 800b410:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b414:	461a      	mov	r2, r3
 800b416:	69fb      	ldr	r3, [r7, #28]
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800b41c:	69fb      	ldr	r3, [r7, #28]
 800b41e:	3301      	adds	r3, #1
 800b420:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800b422:	69fb      	ldr	r3, [r7, #28]
 800b424:	3301      	adds	r3, #1
 800b426:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800b428:	69fb      	ldr	r3, [r7, #28]
 800b42a:	3301      	adds	r3, #1
 800b42c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800b42e:	69fb      	ldr	r3, [r7, #28]
 800b430:	3301      	adds	r3, #1
 800b432:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800b434:	69bb      	ldr	r3, [r7, #24]
 800b436:	3301      	adds	r3, #1
 800b438:	61bb      	str	r3, [r7, #24]
 800b43a:	69ba      	ldr	r2, [r7, #24]
 800b43c:	693b      	ldr	r3, [r7, #16]
 800b43e:	429a      	cmp	r2, r3
 800b440:	d3e2      	bcc.n	800b408 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800b442:	2300      	movs	r3, #0
}
 800b444:	4618      	mov	r0, r3
 800b446:	3724      	adds	r7, #36	; 0x24
 800b448:	46bd      	mov	sp, r7
 800b44a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b44e:	4770      	bx	lr

0800b450 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800b450:	b480      	push	{r7}
 800b452:	b08b      	sub	sp, #44	; 0x2c
 800b454:	af00      	add	r7, sp, #0
 800b456:	60f8      	str	r0, [r7, #12]
 800b458:	60b9      	str	r1, [r7, #8]
 800b45a:	4613      	mov	r3, r2
 800b45c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800b462:	68bb      	ldr	r3, [r7, #8]
 800b464:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800b466:	88fb      	ldrh	r3, [r7, #6]
 800b468:	089b      	lsrs	r3, r3, #2
 800b46a:	b29b      	uxth	r3, r3
 800b46c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800b46e:	88fb      	ldrh	r3, [r7, #6]
 800b470:	f003 0303 	and.w	r3, r3, #3
 800b474:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800b476:	2300      	movs	r3, #0
 800b478:	623b      	str	r3, [r7, #32]
 800b47a:	e014      	b.n	800b4a6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800b47c:	69bb      	ldr	r3, [r7, #24]
 800b47e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b482:	681a      	ldr	r2, [r3, #0]
 800b484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b486:	601a      	str	r2, [r3, #0]
    pDest++;
 800b488:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b48a:	3301      	adds	r3, #1
 800b48c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800b48e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b490:	3301      	adds	r3, #1
 800b492:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800b494:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b496:	3301      	adds	r3, #1
 800b498:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800b49a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b49c:	3301      	adds	r3, #1
 800b49e:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800b4a0:	6a3b      	ldr	r3, [r7, #32]
 800b4a2:	3301      	adds	r3, #1
 800b4a4:	623b      	str	r3, [r7, #32]
 800b4a6:	6a3a      	ldr	r2, [r7, #32]
 800b4a8:	697b      	ldr	r3, [r7, #20]
 800b4aa:	429a      	cmp	r2, r3
 800b4ac:	d3e6      	bcc.n	800b47c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800b4ae:	8bfb      	ldrh	r3, [r7, #30]
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	d01e      	beq.n	800b4f2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800b4b4:	2300      	movs	r3, #0
 800b4b6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800b4b8:	69bb      	ldr	r3, [r7, #24]
 800b4ba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b4be:	461a      	mov	r2, r3
 800b4c0:	f107 0310 	add.w	r3, r7, #16
 800b4c4:	6812      	ldr	r2, [r2, #0]
 800b4c6:	601a      	str	r2, [r3, #0]
	
    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800b4c8:	693a      	ldr	r2, [r7, #16]
 800b4ca:	6a3b      	ldr	r3, [r7, #32]
 800b4cc:	b2db      	uxtb	r3, r3
 800b4ce:	00db      	lsls	r3, r3, #3
 800b4d0:	fa22 f303 	lsr.w	r3, r2, r3
 800b4d4:	b2da      	uxtb	r2, r3
 800b4d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4d8:	701a      	strb	r2, [r3, #0]
      i++;
 800b4da:	6a3b      	ldr	r3, [r7, #32]
 800b4dc:	3301      	adds	r3, #1
 800b4de:	623b      	str	r3, [r7, #32]
      pDest++;
 800b4e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4e2:	3301      	adds	r3, #1
 800b4e4:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800b4e6:	8bfb      	ldrh	r3, [r7, #30]
 800b4e8:	3b01      	subs	r3, #1
 800b4ea:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800b4ec:	8bfb      	ldrh	r3, [r7, #30]
 800b4ee:	2b00      	cmp	r3, #0
 800b4f0:	d1ea      	bne.n	800b4c8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800b4f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b4f4:	4618      	mov	r0, r3
 800b4f6:	372c      	adds	r7, #44	; 0x2c
 800b4f8:	46bd      	mov	sp, r7
 800b4fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4fe:	4770      	bx	lr

0800b500 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b500:	b480      	push	{r7}
 800b502:	b085      	sub	sp, #20
 800b504:	af00      	add	r7, sp, #0
 800b506:	6078      	str	r0, [r7, #4]
 800b508:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b50e:	683b      	ldr	r3, [r7, #0]
 800b510:	781b      	ldrb	r3, [r3, #0]
 800b512:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b514:	683b      	ldr	r3, [r7, #0]
 800b516:	785b      	ldrb	r3, [r3, #1]
 800b518:	2b01      	cmp	r3, #1
 800b51a:	d12c      	bne.n	800b576 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b51c:	68bb      	ldr	r3, [r7, #8]
 800b51e:	015a      	lsls	r2, r3, #5
 800b520:	68fb      	ldr	r3, [r7, #12]
 800b522:	4413      	add	r3, r2
 800b524:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	db12      	blt.n	800b554 <USB_EPSetStall+0x54>
 800b52e:	68bb      	ldr	r3, [r7, #8]
 800b530:	2b00      	cmp	r3, #0
 800b532:	d00f      	beq.n	800b554 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800b534:	68bb      	ldr	r3, [r7, #8]
 800b536:	015a      	lsls	r2, r3, #5
 800b538:	68fb      	ldr	r3, [r7, #12]
 800b53a:	4413      	add	r3, r2
 800b53c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b540:	681b      	ldr	r3, [r3, #0]
 800b542:	68ba      	ldr	r2, [r7, #8]
 800b544:	0151      	lsls	r1, r2, #5
 800b546:	68fa      	ldr	r2, [r7, #12]
 800b548:	440a      	add	r2, r1
 800b54a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b54e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800b552:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800b554:	68bb      	ldr	r3, [r7, #8]
 800b556:	015a      	lsls	r2, r3, #5
 800b558:	68fb      	ldr	r3, [r7, #12]
 800b55a:	4413      	add	r3, r2
 800b55c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	68ba      	ldr	r2, [r7, #8]
 800b564:	0151      	lsls	r1, r2, #5
 800b566:	68fa      	ldr	r2, [r7, #12]
 800b568:	440a      	add	r2, r1
 800b56a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b56e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b572:	6013      	str	r3, [r2, #0]
 800b574:	e02b      	b.n	800b5ce <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b576:	68bb      	ldr	r3, [r7, #8]
 800b578:	015a      	lsls	r2, r3, #5
 800b57a:	68fb      	ldr	r3, [r7, #12]
 800b57c:	4413      	add	r3, r2
 800b57e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b582:	681b      	ldr	r3, [r3, #0]
 800b584:	2b00      	cmp	r3, #0
 800b586:	db12      	blt.n	800b5ae <USB_EPSetStall+0xae>
 800b588:	68bb      	ldr	r3, [r7, #8]
 800b58a:	2b00      	cmp	r3, #0
 800b58c:	d00f      	beq.n	800b5ae <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800b58e:	68bb      	ldr	r3, [r7, #8]
 800b590:	015a      	lsls	r2, r3, #5
 800b592:	68fb      	ldr	r3, [r7, #12]
 800b594:	4413      	add	r3, r2
 800b596:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	68ba      	ldr	r2, [r7, #8]
 800b59e:	0151      	lsls	r1, r2, #5
 800b5a0:	68fa      	ldr	r2, [r7, #12]
 800b5a2:	440a      	add	r2, r1
 800b5a4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b5a8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800b5ac:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800b5ae:	68bb      	ldr	r3, [r7, #8]
 800b5b0:	015a      	lsls	r2, r3, #5
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	4413      	add	r3, r2
 800b5b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	68ba      	ldr	r2, [r7, #8]
 800b5be:	0151      	lsls	r1, r2, #5
 800b5c0:	68fa      	ldr	r2, [r7, #12]
 800b5c2:	440a      	add	r2, r1
 800b5c4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b5c8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b5cc:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b5ce:	2300      	movs	r3, #0
}
 800b5d0:	4618      	mov	r0, r3
 800b5d2:	3714      	adds	r7, #20
 800b5d4:	46bd      	mov	sp, r7
 800b5d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5da:	4770      	bx	lr

0800b5dc <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b5dc:	b480      	push	{r7}
 800b5de:	b085      	sub	sp, #20
 800b5e0:	af00      	add	r7, sp, #0
 800b5e2:	6078      	str	r0, [r7, #4]
 800b5e4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b5ea:	683b      	ldr	r3, [r7, #0]
 800b5ec:	781b      	ldrb	r3, [r3, #0]
 800b5ee:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b5f0:	683b      	ldr	r3, [r7, #0]
 800b5f2:	785b      	ldrb	r3, [r3, #1]
 800b5f4:	2b01      	cmp	r3, #1
 800b5f6:	d128      	bne.n	800b64a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800b5f8:	68bb      	ldr	r3, [r7, #8]
 800b5fa:	015a      	lsls	r2, r3, #5
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	4413      	add	r3, r2
 800b600:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	68ba      	ldr	r2, [r7, #8]
 800b608:	0151      	lsls	r1, r2, #5
 800b60a:	68fa      	ldr	r2, [r7, #12]
 800b60c:	440a      	add	r2, r1
 800b60e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b612:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b616:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b618:	683b      	ldr	r3, [r7, #0]
 800b61a:	78db      	ldrb	r3, [r3, #3]
 800b61c:	2b03      	cmp	r3, #3
 800b61e:	d003      	beq.n	800b628 <USB_EPClearStall+0x4c>
 800b620:	683b      	ldr	r3, [r7, #0]
 800b622:	78db      	ldrb	r3, [r3, #3]
 800b624:	2b02      	cmp	r3, #2
 800b626:	d138      	bne.n	800b69a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b628:	68bb      	ldr	r3, [r7, #8]
 800b62a:	015a      	lsls	r2, r3, #5
 800b62c:	68fb      	ldr	r3, [r7, #12]
 800b62e:	4413      	add	r3, r2
 800b630:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	68ba      	ldr	r2, [r7, #8]
 800b638:	0151      	lsls	r1, r2, #5
 800b63a:	68fa      	ldr	r2, [r7, #12]
 800b63c:	440a      	add	r2, r1
 800b63e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b642:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b646:	6013      	str	r3, [r2, #0]
 800b648:	e027      	b.n	800b69a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800b64a:	68bb      	ldr	r3, [r7, #8]
 800b64c:	015a      	lsls	r2, r3, #5
 800b64e:	68fb      	ldr	r3, [r7, #12]
 800b650:	4413      	add	r3, r2
 800b652:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b656:	681b      	ldr	r3, [r3, #0]
 800b658:	68ba      	ldr	r2, [r7, #8]
 800b65a:	0151      	lsls	r1, r2, #5
 800b65c:	68fa      	ldr	r2, [r7, #12]
 800b65e:	440a      	add	r2, r1
 800b660:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b664:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b668:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b66a:	683b      	ldr	r3, [r7, #0]
 800b66c:	78db      	ldrb	r3, [r3, #3]
 800b66e:	2b03      	cmp	r3, #3
 800b670:	d003      	beq.n	800b67a <USB_EPClearStall+0x9e>
 800b672:	683b      	ldr	r3, [r7, #0]
 800b674:	78db      	ldrb	r3, [r3, #3]
 800b676:	2b02      	cmp	r3, #2
 800b678:	d10f      	bne.n	800b69a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b67a:	68bb      	ldr	r3, [r7, #8]
 800b67c:	015a      	lsls	r2, r3, #5
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	4413      	add	r3, r2
 800b682:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b686:	681b      	ldr	r3, [r3, #0]
 800b688:	68ba      	ldr	r2, [r7, #8]
 800b68a:	0151      	lsls	r1, r2, #5
 800b68c:	68fa      	ldr	r2, [r7, #12]
 800b68e:	440a      	add	r2, r1
 800b690:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b694:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b698:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800b69a:	2300      	movs	r3, #0
}
 800b69c:	4618      	mov	r0, r3
 800b69e:	3714      	adds	r7, #20
 800b6a0:	46bd      	mov	sp, r7
 800b6a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6a6:	4770      	bx	lr

0800b6a8 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800b6a8:	b480      	push	{r7}
 800b6aa:	b085      	sub	sp, #20
 800b6ac:	af00      	add	r7, sp, #0
 800b6ae:	6078      	str	r0, [r7, #4]
 800b6b0:	460b      	mov	r3, r1
 800b6b2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800b6b8:	68fb      	ldr	r3, [r7, #12]
 800b6ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	68fa      	ldr	r2, [r7, #12]
 800b6c2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b6c6:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800b6ca:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800b6cc:	68fb      	ldr	r3, [r7, #12]
 800b6ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b6d2:	681a      	ldr	r2, [r3, #0]
 800b6d4:	78fb      	ldrb	r3, [r7, #3]
 800b6d6:	011b      	lsls	r3, r3, #4
 800b6d8:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800b6dc:	68f9      	ldr	r1, [r7, #12]
 800b6de:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b6e2:	4313      	orrs	r3, r2
 800b6e4:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800b6e6:	2300      	movs	r3, #0
}
 800b6e8:	4618      	mov	r0, r3
 800b6ea:	3714      	adds	r7, #20
 800b6ec:	46bd      	mov	sp, r7
 800b6ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6f2:	4770      	bx	lr

0800b6f4 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800b6f4:	b480      	push	{r7}
 800b6f6:	b085      	sub	sp, #20
 800b6f8:	af00      	add	r7, sp, #0
 800b6fa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b706:	681b      	ldr	r3, [r3, #0]
 800b708:	68fa      	ldr	r2, [r7, #12]
 800b70a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b70e:	f023 0303 	bic.w	r3, r3, #3
 800b712:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b71a:	685b      	ldr	r3, [r3, #4]
 800b71c:	68fa      	ldr	r2, [r7, #12]
 800b71e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b722:	f023 0302 	bic.w	r3, r3, #2
 800b726:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b728:	2300      	movs	r3, #0
}
 800b72a:	4618      	mov	r0, r3
 800b72c:	3714      	adds	r7, #20
 800b72e:	46bd      	mov	sp, r7
 800b730:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b734:	4770      	bx	lr

0800b736 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800b736:	b480      	push	{r7}
 800b738:	b085      	sub	sp, #20
 800b73a:	af00      	add	r7, sp, #0
 800b73c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b742:	68fb      	ldr	r3, [r7, #12]
 800b744:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b748:	681b      	ldr	r3, [r3, #0]
 800b74a:	68fa      	ldr	r2, [r7, #12]
 800b74c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b750:	f023 0303 	bic.w	r3, r3, #3
 800b754:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b756:	68fb      	ldr	r3, [r7, #12]
 800b758:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b75c:	685b      	ldr	r3, [r3, #4]
 800b75e:	68fa      	ldr	r2, [r7, #12]
 800b760:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b764:	f043 0302 	orr.w	r3, r3, #2
 800b768:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b76a:	2300      	movs	r3, #0
}
 800b76c:	4618      	mov	r0, r3
 800b76e:	3714      	adds	r7, #20
 800b770:	46bd      	mov	sp, r7
 800b772:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b776:	4770      	bx	lr

0800b778 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800b778:	b480      	push	{r7}
 800b77a:	b085      	sub	sp, #20
 800b77c:	af00      	add	r7, sp, #0
 800b77e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	695b      	ldr	r3, [r3, #20]
 800b784:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	699b      	ldr	r3, [r3, #24]
 800b78a:	68fa      	ldr	r2, [r7, #12]
 800b78c:	4013      	ands	r3, r2
 800b78e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800b790:	68fb      	ldr	r3, [r7, #12]
}
 800b792:	4618      	mov	r0, r3
 800b794:	3714      	adds	r7, #20
 800b796:	46bd      	mov	sp, r7
 800b798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b79c:	4770      	bx	lr

0800b79e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800b79e:	b480      	push	{r7}
 800b7a0:	b085      	sub	sp, #20
 800b7a2:	af00      	add	r7, sp, #0
 800b7a4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b7aa:	68fb      	ldr	r3, [r7, #12]
 800b7ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b7b0:	699b      	ldr	r3, [r3, #24]
 800b7b2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b7b4:	68fb      	ldr	r3, [r7, #12]
 800b7b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b7ba:	69db      	ldr	r3, [r3, #28]
 800b7bc:	68ba      	ldr	r2, [r7, #8]
 800b7be:	4013      	ands	r3, r2
 800b7c0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800b7c2:	68bb      	ldr	r3, [r7, #8]
 800b7c4:	0c1b      	lsrs	r3, r3, #16
}
 800b7c6:	4618      	mov	r0, r3
 800b7c8:	3714      	adds	r7, #20
 800b7ca:	46bd      	mov	sp, r7
 800b7cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7d0:	4770      	bx	lr

0800b7d2 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800b7d2:	b480      	push	{r7}
 800b7d4:	b085      	sub	sp, #20
 800b7d6:	af00      	add	r7, sp, #0
 800b7d8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b7de:	68fb      	ldr	r3, [r7, #12]
 800b7e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b7e4:	699b      	ldr	r3, [r3, #24]
 800b7e6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b7e8:	68fb      	ldr	r3, [r7, #12]
 800b7ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b7ee:	69db      	ldr	r3, [r3, #28]
 800b7f0:	68ba      	ldr	r2, [r7, #8]
 800b7f2:	4013      	ands	r3, r2
 800b7f4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800b7f6:	68bb      	ldr	r3, [r7, #8]
 800b7f8:	b29b      	uxth	r3, r3
}
 800b7fa:	4618      	mov	r0, r3
 800b7fc:	3714      	adds	r7, #20
 800b7fe:	46bd      	mov	sp, r7
 800b800:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b804:	4770      	bx	lr

0800b806 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b806:	b480      	push	{r7}
 800b808:	b085      	sub	sp, #20
 800b80a:	af00      	add	r7, sp, #0
 800b80c:	6078      	str	r0, [r7, #4]
 800b80e:	460b      	mov	r3, r1
 800b810:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800b816:	78fb      	ldrb	r3, [r7, #3]
 800b818:	015a      	lsls	r2, r3, #5
 800b81a:	68fb      	ldr	r3, [r7, #12]
 800b81c:	4413      	add	r3, r2
 800b81e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b822:	689b      	ldr	r3, [r3, #8]
 800b824:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800b826:	68fb      	ldr	r3, [r7, #12]
 800b828:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b82c:	695b      	ldr	r3, [r3, #20]
 800b82e:	68ba      	ldr	r2, [r7, #8]
 800b830:	4013      	ands	r3, r2
 800b832:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b834:	68bb      	ldr	r3, [r7, #8]
}
 800b836:	4618      	mov	r0, r3
 800b838:	3714      	adds	r7, #20
 800b83a:	46bd      	mov	sp, r7
 800b83c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b840:	4770      	bx	lr

0800b842 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b842:	b480      	push	{r7}
 800b844:	b087      	sub	sp, #28
 800b846:	af00      	add	r7, sp, #0
 800b848:	6078      	str	r0, [r7, #4]
 800b84a:	460b      	mov	r3, r1
 800b84c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800b852:	697b      	ldr	r3, [r7, #20]
 800b854:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b858:	691b      	ldr	r3, [r3, #16]
 800b85a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800b85c:	697b      	ldr	r3, [r7, #20]
 800b85e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b862:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b864:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800b866:	78fb      	ldrb	r3, [r7, #3]
 800b868:	f003 030f 	and.w	r3, r3, #15
 800b86c:	68fa      	ldr	r2, [r7, #12]
 800b86e:	fa22 f303 	lsr.w	r3, r2, r3
 800b872:	01db      	lsls	r3, r3, #7
 800b874:	b2db      	uxtb	r3, r3
 800b876:	693a      	ldr	r2, [r7, #16]
 800b878:	4313      	orrs	r3, r2
 800b87a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800b87c:	78fb      	ldrb	r3, [r7, #3]
 800b87e:	015a      	lsls	r2, r3, #5
 800b880:	697b      	ldr	r3, [r7, #20]
 800b882:	4413      	add	r3, r2
 800b884:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b888:	689b      	ldr	r3, [r3, #8]
 800b88a:	693a      	ldr	r2, [r7, #16]
 800b88c:	4013      	ands	r3, r2
 800b88e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b890:	68bb      	ldr	r3, [r7, #8]
}
 800b892:	4618      	mov	r0, r3
 800b894:	371c      	adds	r7, #28
 800b896:	46bd      	mov	sp, r7
 800b898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b89c:	4770      	bx	lr

0800b89e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800b89e:	b480      	push	{r7}
 800b8a0:	b083      	sub	sp, #12
 800b8a2:	af00      	add	r7, sp, #0
 800b8a4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	695b      	ldr	r3, [r3, #20]
 800b8aa:	f003 0301 	and.w	r3, r3, #1
}
 800b8ae:	4618      	mov	r0, r3
 800b8b0:	370c      	adds	r7, #12
 800b8b2:	46bd      	mov	sp, r7
 800b8b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8b8:	4770      	bx	lr
	...

0800b8bc <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800b8bc:	b480      	push	{r7}
 800b8be:	b085      	sub	sp, #20
 800b8c0:	af00      	add	r7, sp, #0
 800b8c2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800b8c8:	68fb      	ldr	r3, [r7, #12]
 800b8ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b8ce:	681a      	ldr	r2, [r3, #0]
 800b8d0:	68fb      	ldr	r3, [r7, #12]
 800b8d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b8d6:	4619      	mov	r1, r3
 800b8d8:	4b09      	ldr	r3, [pc, #36]	; (800b900 <USB_ActivateSetup+0x44>)
 800b8da:	4013      	ands	r3, r2
 800b8dc:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800b8de:	68fb      	ldr	r3, [r7, #12]
 800b8e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b8e4:	685b      	ldr	r3, [r3, #4]
 800b8e6:	68fa      	ldr	r2, [r7, #12]
 800b8e8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b8ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b8f0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b8f2:	2300      	movs	r3, #0
}
 800b8f4:	4618      	mov	r0, r3
 800b8f6:	3714      	adds	r7, #20
 800b8f8:	46bd      	mov	sp, r7
 800b8fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8fe:	4770      	bx	lr
 800b900:	fffff800 	.word	0xfffff800

0800b904 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800b904:	b480      	push	{r7}
 800b906:	b087      	sub	sp, #28
 800b908:	af00      	add	r7, sp, #0
 800b90a:	60f8      	str	r0, [r7, #12]
 800b90c:	460b      	mov	r3, r1
 800b90e:	607a      	str	r2, [r7, #4]
 800b910:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b912:	68fb      	ldr	r3, [r7, #12]
 800b914:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800b916:	68fb      	ldr	r3, [r7, #12]
 800b918:	333c      	adds	r3, #60	; 0x3c
 800b91a:	3304      	adds	r3, #4
 800b91c:	681b      	ldr	r3, [r3, #0]
 800b91e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800b920:	693b      	ldr	r3, [r7, #16]
 800b922:	4a26      	ldr	r2, [pc, #152]	; (800b9bc <USB_EP0_OutStart+0xb8>)
 800b924:	4293      	cmp	r3, r2
 800b926:	d90a      	bls.n	800b93e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b928:	697b      	ldr	r3, [r7, #20]
 800b92a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b92e:	681b      	ldr	r3, [r3, #0]
 800b930:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b934:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b938:	d101      	bne.n	800b93e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800b93a:	2300      	movs	r3, #0
 800b93c:	e037      	b.n	800b9ae <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800b93e:	697b      	ldr	r3, [r7, #20]
 800b940:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b944:	461a      	mov	r2, r3
 800b946:	2300      	movs	r3, #0
 800b948:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b94a:	697b      	ldr	r3, [r7, #20]
 800b94c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b950:	691b      	ldr	r3, [r3, #16]
 800b952:	697a      	ldr	r2, [r7, #20]
 800b954:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b958:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b95c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800b95e:	697b      	ldr	r3, [r7, #20]
 800b960:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b964:	691b      	ldr	r3, [r3, #16]
 800b966:	697a      	ldr	r2, [r7, #20]
 800b968:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b96c:	f043 0318 	orr.w	r3, r3, #24
 800b970:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800b972:	697b      	ldr	r3, [r7, #20]
 800b974:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b978:	691b      	ldr	r3, [r3, #16]
 800b97a:	697a      	ldr	r2, [r7, #20]
 800b97c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b980:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800b984:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800b986:	7afb      	ldrb	r3, [r7, #11]
 800b988:	2b01      	cmp	r3, #1
 800b98a:	d10f      	bne.n	800b9ac <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800b98c:	697b      	ldr	r3, [r7, #20]
 800b98e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b992:	461a      	mov	r2, r3
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800b998:	697b      	ldr	r3, [r7, #20]
 800b99a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	697a      	ldr	r2, [r7, #20]
 800b9a2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b9a6:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800b9aa:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b9ac:	2300      	movs	r3, #0
}
 800b9ae:	4618      	mov	r0, r3
 800b9b0:	371c      	adds	r7, #28
 800b9b2:	46bd      	mov	sp, r7
 800b9b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9b8:	4770      	bx	lr
 800b9ba:	bf00      	nop
 800b9bc:	4f54300a 	.word	0x4f54300a

0800b9c0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800b9c0:	b480      	push	{r7}
 800b9c2:	b085      	sub	sp, #20
 800b9c4:	af00      	add	r7, sp, #0
 800b9c6:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800b9c8:	2300      	movs	r3, #0
 800b9ca:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800b9cc:	68fb      	ldr	r3, [r7, #12]
 800b9ce:	3301      	adds	r3, #1
 800b9d0:	60fb      	str	r3, [r7, #12]
 800b9d2:	68fb      	ldr	r3, [r7, #12]
 800b9d4:	4a13      	ldr	r2, [pc, #76]	; (800ba24 <USB_CoreReset+0x64>)
 800b9d6:	4293      	cmp	r3, r2
 800b9d8:	d901      	bls.n	800b9de <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800b9da:	2303      	movs	r3, #3
 800b9dc:	e01b      	b.n	800ba16 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	691b      	ldr	r3, [r3, #16]
 800b9e2:	2b00      	cmp	r3, #0
 800b9e4:	daf2      	bge.n	800b9cc <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800b9e6:	2300      	movs	r3, #0
 800b9e8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	691b      	ldr	r3, [r3, #16]
 800b9ee:	f043 0201 	orr.w	r2, r3, #1
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800b9f6:	68fb      	ldr	r3, [r7, #12]
 800b9f8:	3301      	adds	r3, #1
 800b9fa:	60fb      	str	r3, [r7, #12]
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	4a09      	ldr	r2, [pc, #36]	; (800ba24 <USB_CoreReset+0x64>)
 800ba00:	4293      	cmp	r3, r2
 800ba02:	d901      	bls.n	800ba08 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800ba04:	2303      	movs	r3, #3
 800ba06:	e006      	b.n	800ba16 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	691b      	ldr	r3, [r3, #16]
 800ba0c:	f003 0301 	and.w	r3, r3, #1
 800ba10:	2b01      	cmp	r3, #1
 800ba12:	d0f0      	beq.n	800b9f6 <USB_CoreReset+0x36>

  return HAL_OK;
 800ba14:	2300      	movs	r3, #0
}
 800ba16:	4618      	mov	r0, r3
 800ba18:	3714      	adds	r7, #20
 800ba1a:	46bd      	mov	sp, r7
 800ba1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba20:	4770      	bx	lr
 800ba22:	bf00      	nop
 800ba24:	00030d40 	.word	0x00030d40

0800ba28 <USBD_MSC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ba28:	b580      	push	{r7, lr}
 800ba2a:	b084      	sub	sp, #16
 800ba2c:	af00      	add	r7, sp, #0
 800ba2e:	6078      	str	r0, [r7, #4]
 800ba30:	460b      	mov	r3, r1
 800ba32:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_MSC_BOT_HandleTypeDef *hmsc;

  hmsc = USBD_malloc(sizeof(USBD_MSC_BOT_HandleTypeDef));
 800ba34:	f241 0074 	movw	r0, #4212	; 0x1074
 800ba38:	f003 fda0 	bl	800f57c <USBD_static_malloc>
 800ba3c:	60f8      	str	r0, [r7, #12]

  if (hmsc == NULL)
 800ba3e:	68fb      	ldr	r3, [r7, #12]
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	d105      	bne.n	800ba50 <USBD_MSC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	2200      	movs	r2, #0
 800ba48:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800ba4c:	2302      	movs	r3, #2
 800ba4e:	e034      	b.n	800baba <USBD_MSC_Init+0x92>
  }

  pdev->pClassData = (void *)hmsc;
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	68fa      	ldr	r2, [r7, #12]
 800ba54:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	7c1b      	ldrb	r3, [r3, #16]
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	d115      	bne.n	800ba8c <USBD_MSC_Init+0x64>
  {
    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, MSC_EPOUT_ADDR, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 800ba60:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ba64:	2202      	movs	r2, #2
 800ba66:	2101      	movs	r1, #1
 800ba68:	6878      	ldr	r0, [r7, #4]
 800ba6a:	f003 fc44 	bl	800f2f6 <USBD_LL_OpenEP>
    pdev->ep_out[MSC_EPOUT_ADDR & 0xFU].is_used = 1U;
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	2201      	movs	r2, #1
 800ba72:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, MSC_EPIN_ADDR, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 800ba76:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ba7a:	2202      	movs	r2, #2
 800ba7c:	2181      	movs	r1, #129	; 0x81
 800ba7e:	6878      	ldr	r0, [r7, #4]
 800ba80:	f003 fc39 	bl	800f2f6 <USBD_LL_OpenEP>
    pdev->ep_in[MSC_EPIN_ADDR & 0xFU].is_used = 1U;
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	2201      	movs	r2, #1
 800ba88:	871a      	strh	r2, [r3, #56]	; 0x38
 800ba8a:	e012      	b.n	800bab2 <USBD_MSC_Init+0x8a>
  }
  else
  {
    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, MSC_EPOUT_ADDR, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 800ba8c:	2340      	movs	r3, #64	; 0x40
 800ba8e:	2202      	movs	r2, #2
 800ba90:	2101      	movs	r1, #1
 800ba92:	6878      	ldr	r0, [r7, #4]
 800ba94:	f003 fc2f 	bl	800f2f6 <USBD_LL_OpenEP>
    pdev->ep_out[MSC_EPOUT_ADDR & 0xFU].is_used = 1U;
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	2201      	movs	r2, #1
 800ba9c:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, MSC_EPIN_ADDR, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 800baa0:	2340      	movs	r3, #64	; 0x40
 800baa2:	2202      	movs	r2, #2
 800baa4:	2181      	movs	r1, #129	; 0x81
 800baa6:	6878      	ldr	r0, [r7, #4]
 800baa8:	f003 fc25 	bl	800f2f6 <USBD_LL_OpenEP>
    pdev->ep_in[MSC_EPIN_ADDR & 0xFU].is_used = 1U;
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	2201      	movs	r2, #1
 800bab0:	871a      	strh	r2, [r3, #56]	; 0x38
  }

  /* Init the BOT  layer */
  MSC_BOT_Init(pdev);
 800bab2:	6878      	ldr	r0, [r7, #4]
 800bab4:	f000 f999 	bl	800bdea <MSC_BOT_Init>

  return (uint8_t)USBD_OK;
 800bab8:	2300      	movs	r3, #0
}
 800baba:	4618      	mov	r0, r3
 800babc:	3710      	adds	r7, #16
 800babe:	46bd      	mov	sp, r7
 800bac0:	bd80      	pop	{r7, pc}

0800bac2 <USBD_MSC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bac2:	b580      	push	{r7, lr}
 800bac4:	b082      	sub	sp, #8
 800bac6:	af00      	add	r7, sp, #0
 800bac8:	6078      	str	r0, [r7, #4]
 800baca:	460b      	mov	r3, r1
 800bacc:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close MSC EPs */
  (void)USBD_LL_CloseEP(pdev, MSC_EPOUT_ADDR);
 800bace:	2101      	movs	r1, #1
 800bad0:	6878      	ldr	r0, [r7, #4]
 800bad2:	f003 fc36 	bl	800f342 <USBD_LL_CloseEP>
  pdev->ep_out[MSC_EPOUT_ADDR & 0xFU].is_used = 0U;
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	2200      	movs	r2, #0
 800bada:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, MSC_EPIN_ADDR);
 800bade:	2181      	movs	r1, #129	; 0x81
 800bae0:	6878      	ldr	r0, [r7, #4]
 800bae2:	f003 fc2e 	bl	800f342 <USBD_LL_CloseEP>
  pdev->ep_in[MSC_EPIN_ADDR & 0xFU].is_used = 0U;
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	2200      	movs	r2, #0
 800baea:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Free MSC Class Resources */
  if (pdev->pClassData != NULL)
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	d00c      	beq.n	800bb10 <USBD_MSC_DeInit+0x4e>
  {
    /* De-Init the BOT layer */
    MSC_BOT_DeInit(pdev);
 800baf6:	6878      	ldr	r0, [r7, #4]
 800baf8:	f000 f9dc 	bl	800beb4 <MSC_BOT_DeInit>

    (void)USBD_free(pdev->pClassData);
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bb02:	4618      	mov	r0, r3
 800bb04:	f003 fd48 	bl	800f598 <USBD_static_free>
    pdev->pClassData = NULL;
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	2200      	movs	r2, #0
 800bb0c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800bb10:	2300      	movs	r3, #0
}
 800bb12:	4618      	mov	r0, r3
 800bb14:	3708      	adds	r7, #8
 800bb16:	46bd      	mov	sp, r7
 800bb18:	bd80      	pop	{r7, pc}
	...

0800bb1c <USBD_MSC_Setup>:
  * @param  pdev: device instance
  * @param  req: USB request
  * @retval status
  */
uint8_t USBD_MSC_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bb1c:	b580      	push	{r7, lr}
 800bb1e:	b086      	sub	sp, #24
 800bb20:	af00      	add	r7, sp, #0
 800bb22:	6078      	str	r0, [r7, #4]
 800bb24:	6039      	str	r1, [r7, #0]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bb2c:	613b      	str	r3, [r7, #16]
  USBD_StatusTypeDef ret = USBD_OK;
 800bb2e:	2300      	movs	r3, #0
 800bb30:	75fb      	strb	r3, [r7, #23]
  uint16_t status_info = 0U;
 800bb32:	2300      	movs	r3, #0
 800bb34:	81fb      	strh	r3, [r7, #14]

  if (hmsc == NULL)
 800bb36:	693b      	ldr	r3, [r7, #16]
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	d101      	bne.n	800bb40 <USBD_MSC_Setup+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800bb3c:	2303      	movs	r3, #3
 800bb3e:	e0db      	b.n	800bcf8 <USBD_MSC_Setup+0x1dc>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bb40:	683b      	ldr	r3, [r7, #0]
 800bb42:	781b      	ldrb	r3, [r3, #0]
 800bb44:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	d04e      	beq.n	800bbea <USBD_MSC_Setup+0xce>
 800bb4c:	2b20      	cmp	r3, #32
 800bb4e:	f040 80cb 	bne.w	800bce8 <USBD_MSC_Setup+0x1cc>
  {
    /* Class request */
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
 800bb52:	683b      	ldr	r3, [r7, #0]
 800bb54:	785b      	ldrb	r3, [r3, #1]
 800bb56:	2bfe      	cmp	r3, #254	; 0xfe
 800bb58:	d002      	beq.n	800bb60 <USBD_MSC_Setup+0x44>
 800bb5a:	2bff      	cmp	r3, #255	; 0xff
 800bb5c:	d025      	beq.n	800bbaa <USBD_MSC_Setup+0x8e>
 800bb5e:	e03c      	b.n	800bbda <USBD_MSC_Setup+0xbe>
      {
        case BOT_GET_MAX_LUN:
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 800bb60:	683b      	ldr	r3, [r7, #0]
 800bb62:	885b      	ldrh	r3, [r3, #2]
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d119      	bne.n	800bb9c <USBD_MSC_Setup+0x80>
 800bb68:	683b      	ldr	r3, [r7, #0]
 800bb6a:	88db      	ldrh	r3, [r3, #6]
 800bb6c:	2b01      	cmp	r3, #1
 800bb6e:	d115      	bne.n	800bb9c <USBD_MSC_Setup+0x80>
              ((req->bmRequest & 0x80U) == 0x80U))
 800bb70:	683b      	ldr	r3, [r7, #0]
 800bb72:	781b      	ldrb	r3, [r3, #0]
 800bb74:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	da10      	bge.n	800bb9c <USBD_MSC_Setup+0x80>
          {
            hmsc->max_lun = (uint32_t)((USBD_StorageTypeDef *)pdev->pUserData)->GetMaxLun();
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bb80:	699b      	ldr	r3, [r3, #24]
 800bb82:	4798      	blx	r3
 800bb84:	4603      	mov	r3, r0
 800bb86:	461a      	mov	r2, r3
 800bb88:	693b      	ldr	r3, [r7, #16]
 800bb8a:	601a      	str	r2, [r3, #0]
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->max_lun, 1U);
 800bb8c:	693b      	ldr	r3, [r7, #16]
 800bb8e:	2201      	movs	r2, #1
 800bb90:	4619      	mov	r1, r3
 800bb92:	6878      	ldr	r0, [r7, #4]
 800bb94:	f002 ff51 	bl	800ea3a <USBD_CtlSendData>
 800bb98:	bf00      	nop
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800bb9a:	e025      	b.n	800bbe8 <USBD_MSC_Setup+0xcc>
            USBD_CtlError(pdev, req);
 800bb9c:	6839      	ldr	r1, [r7, #0]
 800bb9e:	6878      	ldr	r0, [r7, #4]
 800bba0:	f002 feda 	bl	800e958 <USBD_CtlError>
            ret = USBD_FAIL;
 800bba4:	2303      	movs	r3, #3
 800bba6:	75fb      	strb	r3, [r7, #23]
          break;
 800bba8:	e01e      	b.n	800bbe8 <USBD_MSC_Setup+0xcc>

        case BOT_RESET :
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 800bbaa:	683b      	ldr	r3, [r7, #0]
 800bbac:	885b      	ldrh	r3, [r3, #2]
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	d10c      	bne.n	800bbcc <USBD_MSC_Setup+0xb0>
 800bbb2:	683b      	ldr	r3, [r7, #0]
 800bbb4:	88db      	ldrh	r3, [r3, #6]
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	d108      	bne.n	800bbcc <USBD_MSC_Setup+0xb0>
              ((req->bmRequest & 0x80U) != 0x80U))
 800bbba:	683b      	ldr	r3, [r7, #0]
 800bbbc:	781b      	ldrb	r3, [r3, #0]
 800bbbe:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	db03      	blt.n	800bbcc <USBD_MSC_Setup+0xb0>
          {
            MSC_BOT_Reset(pdev);
 800bbc4:	6878      	ldr	r0, [r7, #4]
 800bbc6:	f000 f94e 	bl	800be66 <MSC_BOT_Reset>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800bbca:	e00d      	b.n	800bbe8 <USBD_MSC_Setup+0xcc>
            USBD_CtlError(pdev, req);
 800bbcc:	6839      	ldr	r1, [r7, #0]
 800bbce:	6878      	ldr	r0, [r7, #4]
 800bbd0:	f002 fec2 	bl	800e958 <USBD_CtlError>
            ret = USBD_FAIL;
 800bbd4:	2303      	movs	r3, #3
 800bbd6:	75fb      	strb	r3, [r7, #23]
          break;
 800bbd8:	e006      	b.n	800bbe8 <USBD_MSC_Setup+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800bbda:	6839      	ldr	r1, [r7, #0]
 800bbdc:	6878      	ldr	r0, [r7, #4]
 800bbde:	f002 febb 	bl	800e958 <USBD_CtlError>
          ret = USBD_FAIL;
 800bbe2:	2303      	movs	r3, #3
 800bbe4:	75fb      	strb	r3, [r7, #23]
          break;
 800bbe6:	bf00      	nop
      }
      break;
 800bbe8:	e085      	b.n	800bcf6 <USBD_MSC_Setup+0x1da>
    /* Interface & Endpoint request */
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800bbea:	683b      	ldr	r3, [r7, #0]
 800bbec:	785b      	ldrb	r3, [r3, #1]
 800bbee:	2b0b      	cmp	r3, #11
 800bbf0:	d871      	bhi.n	800bcd6 <USBD_MSC_Setup+0x1ba>
 800bbf2:	a201      	add	r2, pc, #4	; (adr r2, 800bbf8 <USBD_MSC_Setup+0xdc>)
 800bbf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bbf8:	0800bc29 	.word	0x0800bc29
 800bbfc:	0800bca5 	.word	0x0800bca5
 800bc00:	0800bcd7 	.word	0x0800bcd7
 800bc04:	0800bcd7 	.word	0x0800bcd7
 800bc08:	0800bcd7 	.word	0x0800bcd7
 800bc0c:	0800bcd7 	.word	0x0800bcd7
 800bc10:	0800bcd7 	.word	0x0800bcd7
 800bc14:	0800bcd7 	.word	0x0800bcd7
 800bc18:	0800bcd7 	.word	0x0800bcd7
 800bc1c:	0800bcd7 	.word	0x0800bcd7
 800bc20:	0800bc53 	.word	0x0800bc53
 800bc24:	0800bc7d 	.word	0x0800bc7d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bc2e:	b2db      	uxtb	r3, r3
 800bc30:	2b03      	cmp	r3, #3
 800bc32:	d107      	bne.n	800bc44 <USBD_MSC_Setup+0x128>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800bc34:	f107 030e 	add.w	r3, r7, #14
 800bc38:	2202      	movs	r2, #2
 800bc3a:	4619      	mov	r1, r3
 800bc3c:	6878      	ldr	r0, [r7, #4]
 800bc3e:	f002 fefc 	bl	800ea3a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800bc42:	e050      	b.n	800bce6 <USBD_MSC_Setup+0x1ca>
            USBD_CtlError(pdev, req);
 800bc44:	6839      	ldr	r1, [r7, #0]
 800bc46:	6878      	ldr	r0, [r7, #4]
 800bc48:	f002 fe86 	bl	800e958 <USBD_CtlError>
            ret = USBD_FAIL;
 800bc4c:	2303      	movs	r3, #3
 800bc4e:	75fb      	strb	r3, [r7, #23]
          break;
 800bc50:	e049      	b.n	800bce6 <USBD_MSC_Setup+0x1ca>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bc58:	b2db      	uxtb	r3, r3
 800bc5a:	2b03      	cmp	r3, #3
 800bc5c:	d107      	bne.n	800bc6e <USBD_MSC_Setup+0x152>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->interface, 1U);
 800bc5e:	693b      	ldr	r3, [r7, #16]
 800bc60:	3304      	adds	r3, #4
 800bc62:	2201      	movs	r2, #1
 800bc64:	4619      	mov	r1, r3
 800bc66:	6878      	ldr	r0, [r7, #4]
 800bc68:	f002 fee7 	bl	800ea3a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800bc6c:	e03b      	b.n	800bce6 <USBD_MSC_Setup+0x1ca>
            USBD_CtlError(pdev, req);
 800bc6e:	6839      	ldr	r1, [r7, #0]
 800bc70:	6878      	ldr	r0, [r7, #4]
 800bc72:	f002 fe71 	bl	800e958 <USBD_CtlError>
            ret = USBD_FAIL;
 800bc76:	2303      	movs	r3, #3
 800bc78:	75fb      	strb	r3, [r7, #23]
          break;
 800bc7a:	e034      	b.n	800bce6 <USBD_MSC_Setup+0x1ca>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bc82:	b2db      	uxtb	r3, r3
 800bc84:	2b03      	cmp	r3, #3
 800bc86:	d106      	bne.n	800bc96 <USBD_MSC_Setup+0x17a>
          {
            hmsc->interface = (uint8_t)(req->wValue);
 800bc88:	683b      	ldr	r3, [r7, #0]
 800bc8a:	885b      	ldrh	r3, [r3, #2]
 800bc8c:	b2db      	uxtb	r3, r3
 800bc8e:	461a      	mov	r2, r3
 800bc90:	693b      	ldr	r3, [r7, #16]
 800bc92:	605a      	str	r2, [r3, #4]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800bc94:	e027      	b.n	800bce6 <USBD_MSC_Setup+0x1ca>
            USBD_CtlError(pdev, req);
 800bc96:	6839      	ldr	r1, [r7, #0]
 800bc98:	6878      	ldr	r0, [r7, #4]
 800bc9a:	f002 fe5d 	bl	800e958 <USBD_CtlError>
            ret = USBD_FAIL;
 800bc9e:	2303      	movs	r3, #3
 800bca0:	75fb      	strb	r3, [r7, #23]
          break;
 800bca2:	e020      	b.n	800bce6 <USBD_MSC_Setup+0x1ca>

        case USB_REQ_CLEAR_FEATURE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bcaa:	b2db      	uxtb	r3, r3
 800bcac:	2b03      	cmp	r3, #3
 800bcae:	d119      	bne.n	800bce4 <USBD_MSC_Setup+0x1c8>
          {
            if (req->wValue == USB_FEATURE_EP_HALT)
 800bcb0:	683b      	ldr	r3, [r7, #0]
 800bcb2:	885b      	ldrh	r3, [r3, #2]
 800bcb4:	2b00      	cmp	r3, #0
 800bcb6:	d115      	bne.n	800bce4 <USBD_MSC_Setup+0x1c8>
            {
              /* Flush the FIFO */
              (void)USBD_LL_FlushEP(pdev, (uint8_t)req->wIndex);
 800bcb8:	683b      	ldr	r3, [r7, #0]
 800bcba:	889b      	ldrh	r3, [r3, #4]
 800bcbc:	b2db      	uxtb	r3, r3
 800bcbe:	4619      	mov	r1, r3
 800bcc0:	6878      	ldr	r0, [r7, #4]
 800bcc2:	f003 fb5d 	bl	800f380 <USBD_LL_FlushEP>

              /* Handle BOT error */
              MSC_BOT_CplClrFeature(pdev, (uint8_t)req->wIndex);
 800bcc6:	683b      	ldr	r3, [r7, #0]
 800bcc8:	889b      	ldrh	r3, [r3, #4]
 800bcca:	b2db      	uxtb	r3, r3
 800bccc:	4619      	mov	r1, r3
 800bcce:	6878      	ldr	r0, [r7, #4]
 800bcd0:	f000 fab6 	bl	800c240 <MSC_BOT_CplClrFeature>
            }
          }
          break;
 800bcd4:	e006      	b.n	800bce4 <USBD_MSC_Setup+0x1c8>

        default:
          USBD_CtlError(pdev, req);
 800bcd6:	6839      	ldr	r1, [r7, #0]
 800bcd8:	6878      	ldr	r0, [r7, #4]
 800bcda:	f002 fe3d 	bl	800e958 <USBD_CtlError>
          ret = USBD_FAIL;
 800bcde:	2303      	movs	r3, #3
 800bce0:	75fb      	strb	r3, [r7, #23]
          break;
 800bce2:	e000      	b.n	800bce6 <USBD_MSC_Setup+0x1ca>
          break;
 800bce4:	bf00      	nop
      }
      break;
 800bce6:	e006      	b.n	800bcf6 <USBD_MSC_Setup+0x1da>

    default:
      USBD_CtlError(pdev, req);
 800bce8:	6839      	ldr	r1, [r7, #0]
 800bcea:	6878      	ldr	r0, [r7, #4]
 800bcec:	f002 fe34 	bl	800e958 <USBD_CtlError>
      ret = USBD_FAIL;
 800bcf0:	2303      	movs	r3, #3
 800bcf2:	75fb      	strb	r3, [r7, #23]
      break;
 800bcf4:	bf00      	nop
  }

  return (uint8_t)ret;
 800bcf6:	7dfb      	ldrb	r3, [r7, #23]
}
 800bcf8:	4618      	mov	r0, r3
 800bcfa:	3718      	adds	r7, #24
 800bcfc:	46bd      	mov	sp, r7
 800bcfe:	bd80      	pop	{r7, pc}

0800bd00 <USBD_MSC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
uint8_t USBD_MSC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800bd00:	b580      	push	{r7, lr}
 800bd02:	b082      	sub	sp, #8
 800bd04:	af00      	add	r7, sp, #0
 800bd06:	6078      	str	r0, [r7, #4]
 800bd08:	460b      	mov	r3, r1
 800bd0a:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataIn(pdev, epnum);
 800bd0c:	78fb      	ldrb	r3, [r7, #3]
 800bd0e:	4619      	mov	r1, r3
 800bd10:	6878      	ldr	r0, [r7, #4]
 800bd12:	f000 f8e3 	bl	800bedc <MSC_BOT_DataIn>

  return (uint8_t)USBD_OK;
 800bd16:	2300      	movs	r3, #0
}
 800bd18:	4618      	mov	r0, r3
 800bd1a:	3708      	adds	r7, #8
 800bd1c:	46bd      	mov	sp, r7
 800bd1e:	bd80      	pop	{r7, pc}

0800bd20 <USBD_MSC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
uint8_t USBD_MSC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800bd20:	b580      	push	{r7, lr}
 800bd22:	b082      	sub	sp, #8
 800bd24:	af00      	add	r7, sp, #0
 800bd26:	6078      	str	r0, [r7, #4]
 800bd28:	460b      	mov	r3, r1
 800bd2a:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataOut(pdev, epnum);
 800bd2c:	78fb      	ldrb	r3, [r7, #3]
 800bd2e:	4619      	mov	r1, r3
 800bd30:	6878      	ldr	r0, [r7, #4]
 800bd32:	f000 f90c 	bl	800bf4e <MSC_BOT_DataOut>

  return (uint8_t)USBD_OK;
 800bd36:	2300      	movs	r3, #0
}
 800bd38:	4618      	mov	r0, r3
 800bd3a:	3708      	adds	r7, #8
 800bd3c:	46bd      	mov	sp, r7
 800bd3e:	bd80      	pop	{r7, pc}

0800bd40 <USBD_MSC_GetHSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetHSCfgDesc(uint16_t *length)
{
 800bd40:	b480      	push	{r7}
 800bd42:	b083      	sub	sp, #12
 800bd44:	af00      	add	r7, sp, #0
 800bd46:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_MSC_CfgHSDesc);
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	2220      	movs	r2, #32
 800bd4c:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_CfgHSDesc;
 800bd4e:	4b03      	ldr	r3, [pc, #12]	; (800bd5c <USBD_MSC_GetHSCfgDesc+0x1c>)
}
 800bd50:	4618      	mov	r0, r3
 800bd52:	370c      	adds	r7, #12
 800bd54:	46bd      	mov	sp, r7
 800bd56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd5a:	4770      	bx	lr
 800bd5c:	240000dc 	.word	0x240000dc

0800bd60 <USBD_MSC_GetFSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetFSCfgDesc(uint16_t *length)
{
 800bd60:	b480      	push	{r7}
 800bd62:	b083      	sub	sp, #12
 800bd64:	af00      	add	r7, sp, #0
 800bd66:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_MSC_CfgFSDesc);
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	2220      	movs	r2, #32
 800bd6c:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_CfgFSDesc;
 800bd6e:	4b03      	ldr	r3, [pc, #12]	; (800bd7c <USBD_MSC_GetFSCfgDesc+0x1c>)
}
 800bd70:	4618      	mov	r0, r3
 800bd72:	370c      	adds	r7, #12
 800bd74:	46bd      	mov	sp, r7
 800bd76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd7a:	4770      	bx	lr
 800bd7c:	240000fc 	.word	0x240000fc

0800bd80 <USBD_MSC_GetOtherSpeedCfgDesc>:
  *         return other speed configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800bd80:	b480      	push	{r7}
 800bd82:	b083      	sub	sp, #12
 800bd84:	af00      	add	r7, sp, #0
 800bd86:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_MSC_OtherSpeedCfgDesc);
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	2220      	movs	r2, #32
 800bd8c:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_OtherSpeedCfgDesc;
 800bd8e:	4b03      	ldr	r3, [pc, #12]	; (800bd9c <USBD_MSC_GetOtherSpeedCfgDesc+0x1c>)
}
 800bd90:	4618      	mov	r0, r3
 800bd92:	370c      	adds	r7, #12
 800bd94:	46bd      	mov	sp, r7
 800bd96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd9a:	4770      	bx	lr
 800bd9c:	2400011c 	.word	0x2400011c

0800bda0 <USBD_MSC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800bda0:	b480      	push	{r7}
 800bda2:	b083      	sub	sp, #12
 800bda4:	af00      	add	r7, sp, #0
 800bda6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_MSC_DeviceQualifierDesc);
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	220a      	movs	r2, #10
 800bdac:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_DeviceQualifierDesc;
 800bdae:	4b03      	ldr	r3, [pc, #12]	; (800bdbc <USBD_MSC_GetDeviceQualifierDescriptor+0x1c>)
}
 800bdb0:	4618      	mov	r0, r3
 800bdb2:	370c      	adds	r7, #12
 800bdb4:	46bd      	mov	sp, r7
 800bdb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdba:	4770      	bx	lr
 800bdbc:	2400013c 	.word	0x2400013c

0800bdc0 <USBD_MSC_RegisterStorage>:
  * @brief  USBD_MSC_RegisterStorage
  * @param  fops: storage callback
  * @retval status
  */
uint8_t USBD_MSC_RegisterStorage(USBD_HandleTypeDef *pdev, USBD_StorageTypeDef *fops)
{
 800bdc0:	b480      	push	{r7}
 800bdc2:	b083      	sub	sp, #12
 800bdc4:	af00      	add	r7, sp, #0
 800bdc6:	6078      	str	r0, [r7, #4]
 800bdc8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800bdca:	683b      	ldr	r3, [r7, #0]
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d101      	bne.n	800bdd4 <USBD_MSC_RegisterStorage+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800bdd0:	2303      	movs	r3, #3
 800bdd2:	e004      	b.n	800bdde <USBD_MSC_RegisterStorage+0x1e>
  }

  pdev->pUserData = fops;
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	683a      	ldr	r2, [r7, #0]
 800bdd8:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800bddc:	2300      	movs	r3, #0
}
 800bdde:	4618      	mov	r0, r3
 800bde0:	370c      	adds	r7, #12
 800bde2:	46bd      	mov	sp, r7
 800bde4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bde8:	4770      	bx	lr

0800bdea <MSC_BOT_Init>:
  *         Initialize the BOT Process
  * @param  pdev: device instance
  * @retval None
  */
void MSC_BOT_Init(USBD_HandleTypeDef *pdev)
{
 800bdea:	b580      	push	{r7, lr}
 800bdec:	b084      	sub	sp, #16
 800bdee:	af00      	add	r7, sp, #0
 800bdf0:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bdf8:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 800bdfa:	68fb      	ldr	r3, [r7, #12]
 800bdfc:	2b00      	cmp	r3, #0
 800bdfe:	d02e      	beq.n	800be5e <MSC_BOT_Init+0x74>
  {
    return;
  }

  hmsc->bot_state = USBD_BOT_IDLE;
 800be00:	68fb      	ldr	r3, [r7, #12]
 800be02:	2200      	movs	r2, #0
 800be04:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_NORMAL;
 800be06:	68fb      	ldr	r3, [r7, #12]
 800be08:	2200      	movs	r2, #0
 800be0a:	725a      	strb	r2, [r3, #9]

  hmsc->scsi_sense_tail = 0U;
 800be0c:	68fa      	ldr	r2, [r7, #12]
 800be0e:	f241 0361 	movw	r3, #4193	; 0x1061
 800be12:	4413      	add	r3, r2
 800be14:	2200      	movs	r2, #0
 800be16:	701a      	strb	r2, [r3, #0]
  hmsc->scsi_sense_head = 0U;
 800be18:	68fb      	ldr	r3, [r7, #12]
 800be1a:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 800be1e:	2200      	movs	r2, #0
 800be20:	701a      	strb	r2, [r3, #0]
  hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 800be22:	68fa      	ldr	r2, [r7, #12]
 800be24:	f241 0362 	movw	r3, #4194	; 0x1062
 800be28:	4413      	add	r3, r2
 800be2a:	2200      	movs	r2, #0
 800be2c:	701a      	strb	r2, [r3, #0]

  ((USBD_StorageTypeDef *)pdev->pUserData)->Init(0U);
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	2000      	movs	r0, #0
 800be38:	4798      	blx	r3

  (void)USBD_LL_FlushEP(pdev, MSC_EPOUT_ADDR);
 800be3a:	2101      	movs	r1, #1
 800be3c:	6878      	ldr	r0, [r7, #4]
 800be3e:	f003 fa9f 	bl	800f380 <USBD_LL_FlushEP>
  (void)USBD_LL_FlushEP(pdev, MSC_EPIN_ADDR);
 800be42:	2181      	movs	r1, #129	; 0x81
 800be44:	6878      	ldr	r0, [r7, #4]
 800be46:	f003 fa9b 	bl	800f380 <USBD_LL_FlushEP>

  /* Prepare EP to Receive First BOT Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, (uint8_t *)&hmsc->cbw,
 800be4a:	68fb      	ldr	r3, [r7, #12]
 800be4c:	f241 0210 	movw	r2, #4112	; 0x1010
 800be50:	441a      	add	r2, r3
 800be52:	231f      	movs	r3, #31
 800be54:	2101      	movs	r1, #1
 800be56:	6878      	ldr	r0, [r7, #4]
 800be58:	f003 fb5b 	bl	800f512 <USBD_LL_PrepareReceive>
 800be5c:	e000      	b.n	800be60 <MSC_BOT_Init+0x76>
    return;
 800be5e:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 800be60:	3710      	adds	r7, #16
 800be62:	46bd      	mov	sp, r7
 800be64:	bd80      	pop	{r7, pc}

0800be66 <MSC_BOT_Reset>:
  *         Reset the BOT Machine
  * @param  pdev: device instance
  * @retval  None
  */
void MSC_BOT_Reset(USBD_HandleTypeDef *pdev)
{
 800be66:	b580      	push	{r7, lr}
 800be68:	b084      	sub	sp, #16
 800be6a:	af00      	add	r7, sp, #0
 800be6c:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800be74:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 800be76:	68fb      	ldr	r3, [r7, #12]
 800be78:	2b00      	cmp	r3, #0
 800be7a:	d017      	beq.n	800beac <MSC_BOT_Reset+0x46>
  {
    return;
  }

  hmsc->bot_state  = USBD_BOT_IDLE;
 800be7c:	68fb      	ldr	r3, [r7, #12]
 800be7e:	2200      	movs	r2, #0
 800be80:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_RECOVERY;
 800be82:	68fb      	ldr	r3, [r7, #12]
 800be84:	2201      	movs	r2, #1
 800be86:	725a      	strb	r2, [r3, #9]

  (void)USBD_LL_ClearStallEP(pdev, MSC_EPIN_ADDR);
 800be88:	2181      	movs	r1, #129	; 0x81
 800be8a:	6878      	ldr	r0, [r7, #4]
 800be8c:	f003 fab6 	bl	800f3fc <USBD_LL_ClearStallEP>
  (void)USBD_LL_ClearStallEP(pdev, MSC_EPOUT_ADDR);
 800be90:	2101      	movs	r1, #1
 800be92:	6878      	ldr	r0, [r7, #4]
 800be94:	f003 fab2 	bl	800f3fc <USBD_LL_ClearStallEP>

  /* Prepare EP to Receive First BOT Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, (uint8_t *)&hmsc->cbw,
 800be98:	68fb      	ldr	r3, [r7, #12]
 800be9a:	f241 0210 	movw	r2, #4112	; 0x1010
 800be9e:	441a      	add	r2, r3
 800bea0:	231f      	movs	r3, #31
 800bea2:	2101      	movs	r1, #1
 800bea4:	6878      	ldr	r0, [r7, #4]
 800bea6:	f003 fb34 	bl	800f512 <USBD_LL_PrepareReceive>
 800beaa:	e000      	b.n	800beae <MSC_BOT_Reset+0x48>
    return;
 800beac:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 800beae:	3710      	adds	r7, #16
 800beb0:	46bd      	mov	sp, r7
 800beb2:	bd80      	pop	{r7, pc}

0800beb4 <MSC_BOT_DeInit>:
  *         DeInitialize the BOT Machine
  * @param  pdev: device instance
  * @retval None
  */
void MSC_BOT_DeInit(USBD_HandleTypeDef  *pdev)
{
 800beb4:	b480      	push	{r7}
 800beb6:	b085      	sub	sp, #20
 800beb8:	af00      	add	r7, sp, #0
 800beba:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bec2:	60fb      	str	r3, [r7, #12]

  if (hmsc != NULL)
 800bec4:	68fb      	ldr	r3, [r7, #12]
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	d002      	beq.n	800bed0 <MSC_BOT_DeInit+0x1c>
  {
    hmsc->bot_state = USBD_BOT_IDLE;
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	2200      	movs	r2, #0
 800bece:	721a      	strb	r2, [r3, #8]
  }
}
 800bed0:	bf00      	nop
 800bed2:	3714      	adds	r7, #20
 800bed4:	46bd      	mov	sp, r7
 800bed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beda:	4770      	bx	lr

0800bedc <MSC_BOT_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval None
  */
void MSC_BOT_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800bedc:	b580      	push	{r7, lr}
 800bede:	b084      	sub	sp, #16
 800bee0:	af00      	add	r7, sp, #0
 800bee2:	6078      	str	r0, [r7, #4]
 800bee4:	460b      	mov	r3, r1
 800bee6:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800beee:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 800bef0:	68fb      	ldr	r3, [r7, #12]
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	d023      	beq.n	800bf3e <MSC_BOT_DataIn+0x62>
  {
    return;
  }

  switch (hmsc->bot_state)
 800bef6:	68fb      	ldr	r3, [r7, #12]
 800bef8:	7a1b      	ldrb	r3, [r3, #8]
 800befa:	2b02      	cmp	r3, #2
 800befc:	d005      	beq.n	800bf0a <MSC_BOT_DataIn+0x2e>
 800befe:	2b02      	cmp	r3, #2
 800bf00:	db1f      	blt.n	800bf42 <MSC_BOT_DataIn+0x66>
 800bf02:	3b03      	subs	r3, #3
 800bf04:	2b01      	cmp	r3, #1
 800bf06:	d81c      	bhi.n	800bf42 <MSC_BOT_DataIn+0x66>
 800bf08:	e014      	b.n	800bf34 <MSC_BOT_DataIn+0x58>
  {
    case USBD_BOT_DATA_IN:
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 800bf0a:	68fa      	ldr	r2, [r7, #12]
 800bf0c:	f241 031d 	movw	r3, #4125	; 0x101d
 800bf10:	4413      	add	r3, r2
 800bf12:	7819      	ldrb	r1, [r3, #0]
 800bf14:	68fa      	ldr	r2, [r7, #12]
 800bf16:	f241 031f 	movw	r3, #4127	; 0x101f
 800bf1a:	4413      	add	r3, r2
 800bf1c:	461a      	mov	r2, r3
 800bf1e:	6878      	ldr	r0, [r7, #4]
 800bf20:	f000 f9bc 	bl	800c29c <SCSI_ProcessCmd>
 800bf24:	4603      	mov	r3, r0
 800bf26:	2b00      	cmp	r3, #0
 800bf28:	da0d      	bge.n	800bf46 <MSC_BOT_DataIn+0x6a>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800bf2a:	2101      	movs	r1, #1
 800bf2c:	6878      	ldr	r0, [r7, #4]
 800bf2e:	f000 f91b 	bl	800c168 <MSC_BOT_SendCSW>
      }
      break;
 800bf32:	e008      	b.n	800bf46 <MSC_BOT_DataIn+0x6a>

    case USBD_BOT_SEND_DATA:
    case USBD_BOT_LAST_DATA_IN:
      MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 800bf34:	2100      	movs	r1, #0
 800bf36:	6878      	ldr	r0, [r7, #4]
 800bf38:	f000 f916 	bl	800c168 <MSC_BOT_SendCSW>
      break;
 800bf3c:	e004      	b.n	800bf48 <MSC_BOT_DataIn+0x6c>
    return;
 800bf3e:	bf00      	nop
 800bf40:	e002      	b.n	800bf48 <MSC_BOT_DataIn+0x6c>

    default:
      break;
 800bf42:	bf00      	nop
 800bf44:	e000      	b.n	800bf48 <MSC_BOT_DataIn+0x6c>
      break;
 800bf46:	bf00      	nop
  }
}
 800bf48:	3710      	adds	r7, #16
 800bf4a:	46bd      	mov	sp, r7
 800bf4c:	bd80      	pop	{r7, pc}

0800bf4e <MSC_BOT_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval None
  */
void MSC_BOT_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800bf4e:	b580      	push	{r7, lr}
 800bf50:	b084      	sub	sp, #16
 800bf52:	af00      	add	r7, sp, #0
 800bf54:	6078      	str	r0, [r7, #4]
 800bf56:	460b      	mov	r3, r1
 800bf58:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bf60:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 800bf62:	68fb      	ldr	r3, [r7, #12]
 800bf64:	2b00      	cmp	r3, #0
 800bf66:	d01f      	beq.n	800bfa8 <MSC_BOT_DataOut+0x5a>
  {
    return;
  }

  switch (hmsc->bot_state)
 800bf68:	68fb      	ldr	r3, [r7, #12]
 800bf6a:	7a1b      	ldrb	r3, [r3, #8]
 800bf6c:	2b00      	cmp	r3, #0
 800bf6e:	d002      	beq.n	800bf76 <MSC_BOT_DataOut+0x28>
 800bf70:	2b01      	cmp	r3, #1
 800bf72:	d004      	beq.n	800bf7e <MSC_BOT_DataOut+0x30>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
      }
      break;

    default:
      break;
 800bf74:	e01b      	b.n	800bfae <MSC_BOT_DataOut+0x60>
      MSC_BOT_CBW_Decode(pdev);
 800bf76:	6878      	ldr	r0, [r7, #4]
 800bf78:	f000 f81c 	bl	800bfb4 <MSC_BOT_CBW_Decode>
      break;
 800bf7c:	e017      	b.n	800bfae <MSC_BOT_DataOut+0x60>
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 800bf7e:	68fa      	ldr	r2, [r7, #12]
 800bf80:	f241 031d 	movw	r3, #4125	; 0x101d
 800bf84:	4413      	add	r3, r2
 800bf86:	7819      	ldrb	r1, [r3, #0]
 800bf88:	68fa      	ldr	r2, [r7, #12]
 800bf8a:	f241 031f 	movw	r3, #4127	; 0x101f
 800bf8e:	4413      	add	r3, r2
 800bf90:	461a      	mov	r2, r3
 800bf92:	6878      	ldr	r0, [r7, #4]
 800bf94:	f000 f982 	bl	800c29c <SCSI_ProcessCmd>
 800bf98:	4603      	mov	r3, r0
 800bf9a:	2b00      	cmp	r3, #0
 800bf9c:	da06      	bge.n	800bfac <MSC_BOT_DataOut+0x5e>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800bf9e:	2101      	movs	r1, #1
 800bfa0:	6878      	ldr	r0, [r7, #4]
 800bfa2:	f000 f8e1 	bl	800c168 <MSC_BOT_SendCSW>
      break;
 800bfa6:	e001      	b.n	800bfac <MSC_BOT_DataOut+0x5e>
    return;
 800bfa8:	bf00      	nop
 800bfaa:	e000      	b.n	800bfae <MSC_BOT_DataOut+0x60>
      break;
 800bfac:	bf00      	nop
  }
}
 800bfae:	3710      	adds	r7, #16
 800bfb0:	46bd      	mov	sp, r7
 800bfb2:	bd80      	pop	{r7, pc}

0800bfb4 <MSC_BOT_CBW_Decode>:
  *         Decode the CBW command and set the BOT state machine accordingly
  * @param  pdev: device instance
  * @retval None
  */
static void  MSC_BOT_CBW_Decode(USBD_HandleTypeDef *pdev)
{
 800bfb4:	b580      	push	{r7, lr}
 800bfb6:	b084      	sub	sp, #16
 800bfb8:	af00      	add	r7, sp, #0
 800bfba:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bfc2:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 800bfc4:	68fb      	ldr	r3, [r7, #12]
 800bfc6:	2b00      	cmp	r3, #0
 800bfc8:	f000 808d 	beq.w	800c0e6 <MSC_BOT_CBW_Decode+0x132>
  {
    return;
  }

  hmsc->csw.dTag = hmsc->cbw.dTag;
 800bfcc:	68fa      	ldr	r2, [r7, #12]
 800bfce:	f241 0314 	movw	r3, #4116	; 0x1014
 800bfd2:	4413      	add	r3, r2
 800bfd4:	681a      	ldr	r2, [r3, #0]
 800bfd6:	68f9      	ldr	r1, [r7, #12]
 800bfd8:	f241 0334 	movw	r3, #4148	; 0x1034
 800bfdc:	440b      	add	r3, r1
 800bfde:	601a      	str	r2, [r3, #0]
  hmsc->csw.dDataResidue = hmsc->cbw.dDataLength;
 800bfe0:	68fa      	ldr	r2, [r7, #12]
 800bfe2:	f241 0318 	movw	r3, #4120	; 0x1018
 800bfe6:	4413      	add	r3, r2
 800bfe8:	681a      	ldr	r2, [r3, #0]
 800bfea:	68f9      	ldr	r1, [r7, #12]
 800bfec:	f241 0338 	movw	r3, #4152	; 0x1038
 800bff0:	440b      	add	r3, r1
 800bff2:	601a      	str	r2, [r3, #0]

  if ((USBD_LL_GetRxDataSize(pdev, MSC_EPOUT_ADDR) != USBD_BOT_CBW_LENGTH) ||
 800bff4:	2101      	movs	r1, #1
 800bff6:	6878      	ldr	r0, [r7, #4]
 800bff8:	f003 faac 	bl	800f554 <USBD_LL_GetRxDataSize>
 800bffc:	4603      	mov	r3, r0
 800bffe:	2b1f      	cmp	r3, #31
 800c000:	d11c      	bne.n	800c03c <MSC_BOT_CBW_Decode+0x88>
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 800c002:	68fa      	ldr	r2, [r7, #12]
 800c004:	f241 0310 	movw	r3, #4112	; 0x1010
 800c008:	4413      	add	r3, r2
 800c00a:	681b      	ldr	r3, [r3, #0]
  if ((USBD_LL_GetRxDataSize(pdev, MSC_EPOUT_ADDR) != USBD_BOT_CBW_LENGTH) ||
 800c00c:	4a39      	ldr	r2, [pc, #228]	; (800c0f4 <MSC_BOT_CBW_Decode+0x140>)
 800c00e:	4293      	cmp	r3, r2
 800c010:	d114      	bne.n	800c03c <MSC_BOT_CBW_Decode+0x88>
      (hmsc->cbw.bLUN > 1U) || (hmsc->cbw.bCBLength < 1U) ||
 800c012:	68fa      	ldr	r2, [r7, #12]
 800c014:	f241 031d 	movw	r3, #4125	; 0x101d
 800c018:	4413      	add	r3, r2
 800c01a:	781b      	ldrb	r3, [r3, #0]
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 800c01c:	2b01      	cmp	r3, #1
 800c01e:	d80d      	bhi.n	800c03c <MSC_BOT_CBW_Decode+0x88>
      (hmsc->cbw.bLUN > 1U) || (hmsc->cbw.bCBLength < 1U) ||
 800c020:	68fa      	ldr	r2, [r7, #12]
 800c022:	f241 031e 	movw	r3, #4126	; 0x101e
 800c026:	4413      	add	r3, r2
 800c028:	781b      	ldrb	r3, [r3, #0]
 800c02a:	2b00      	cmp	r3, #0
 800c02c:	d006      	beq.n	800c03c <MSC_BOT_CBW_Decode+0x88>
      (hmsc->cbw.bCBLength > 16U))
 800c02e:	68fa      	ldr	r2, [r7, #12]
 800c030:	f241 031e 	movw	r3, #4126	; 0x101e
 800c034:	4413      	add	r3, r2
 800c036:	781b      	ldrb	r3, [r3, #0]
      (hmsc->cbw.bLUN > 1U) || (hmsc->cbw.bCBLength < 1U) ||
 800c038:	2b10      	cmp	r3, #16
 800c03a:	d910      	bls.n	800c05e <MSC_BOT_CBW_Decode+0xaa>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800c03c:	68fa      	ldr	r2, [r7, #12]
 800c03e:	f241 031d 	movw	r3, #4125	; 0x101d
 800c042:	4413      	add	r3, r2
 800c044:	7819      	ldrb	r1, [r3, #0]
 800c046:	2320      	movs	r3, #32
 800c048:	2205      	movs	r2, #5
 800c04a:	6878      	ldr	r0, [r7, #4]
 800c04c:	f000 fe1a 	bl	800cc84 <SCSI_SenseCode>

    hmsc->bot_status = USBD_BOT_STATUS_ERROR;
 800c050:	68fb      	ldr	r3, [r7, #12]
 800c052:	2202      	movs	r2, #2
 800c054:	725a      	strb	r2, [r3, #9]
    MSC_BOT_Abort(pdev);
 800c056:	6878      	ldr	r0, [r7, #4]
 800c058:	f000 f8bc 	bl	800c1d4 <MSC_BOT_Abort>
 800c05c:	e046      	b.n	800c0ec <MSC_BOT_CBW_Decode+0x138>
  }
  else
  {
    if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 800c05e:	68fa      	ldr	r2, [r7, #12]
 800c060:	f241 031d 	movw	r3, #4125	; 0x101d
 800c064:	4413      	add	r3, r2
 800c066:	7819      	ldrb	r1, [r3, #0]
 800c068:	68fa      	ldr	r2, [r7, #12]
 800c06a:	f241 031f 	movw	r3, #4127	; 0x101f
 800c06e:	4413      	add	r3, r2
 800c070:	461a      	mov	r2, r3
 800c072:	6878      	ldr	r0, [r7, #4]
 800c074:	f000 f912 	bl	800c29c <SCSI_ProcessCmd>
 800c078:	4603      	mov	r3, r0
 800c07a:	2b00      	cmp	r3, #0
 800c07c:	da0c      	bge.n	800c098 <MSC_BOT_CBW_Decode+0xe4>
    {
      if (hmsc->bot_state == USBD_BOT_NO_DATA)
 800c07e:	68fb      	ldr	r3, [r7, #12]
 800c080:	7a1b      	ldrb	r3, [r3, #8]
 800c082:	2b05      	cmp	r3, #5
 800c084:	d104      	bne.n	800c090 <MSC_BOT_CBW_Decode+0xdc>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800c086:	2101      	movs	r1, #1
 800c088:	6878      	ldr	r0, [r7, #4]
 800c08a:	f000 f86d 	bl	800c168 <MSC_BOT_SendCSW>
 800c08e:	e02d      	b.n	800c0ec <MSC_BOT_CBW_Decode+0x138>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 800c090:	6878      	ldr	r0, [r7, #4]
 800c092:	f000 f89f 	bl	800c1d4 <MSC_BOT_Abort>
 800c096:	e029      	b.n	800c0ec <MSC_BOT_CBW_Decode+0x138>
      }
    }
    /* Burst xfer handled internally */
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 800c098:	68fb      	ldr	r3, [r7, #12]
 800c09a:	7a1b      	ldrb	r3, [r3, #8]
 800c09c:	2b02      	cmp	r3, #2
 800c09e:	d024      	beq.n	800c0ea <MSC_BOT_CBW_Decode+0x136>
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 800c0a0:	68fb      	ldr	r3, [r7, #12]
 800c0a2:	7a1b      	ldrb	r3, [r3, #8]
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 800c0a4:	2b01      	cmp	r3, #1
 800c0a6:	d020      	beq.n	800c0ea <MSC_BOT_CBW_Decode+0x136>
             (hmsc->bot_state != USBD_BOT_LAST_DATA_IN))
 800c0a8:	68fb      	ldr	r3, [r7, #12]
 800c0aa:	7a1b      	ldrb	r3, [r3, #8]
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 800c0ac:	2b03      	cmp	r3, #3
 800c0ae:	d01c      	beq.n	800c0ea <MSC_BOT_CBW_Decode+0x136>
    {
      if (hmsc->bot_data_length > 0U)
 800c0b0:	68fb      	ldr	r3, [r7, #12]
 800c0b2:	68db      	ldr	r3, [r3, #12]
 800c0b4:	2b00      	cmp	r3, #0
 800c0b6:	d009      	beq.n	800c0cc <MSC_BOT_CBW_Decode+0x118>
      {
        MSC_BOT_SendData(pdev, hmsc->bot_data, hmsc->bot_data_length);
 800c0b8:	68fb      	ldr	r3, [r7, #12]
 800c0ba:	f103 0110 	add.w	r1, r3, #16
 800c0be:	68fb      	ldr	r3, [r7, #12]
 800c0c0:	68db      	ldr	r3, [r3, #12]
 800c0c2:	461a      	mov	r2, r3
 800c0c4:	6878      	ldr	r0, [r7, #4]
 800c0c6:	f000 f817 	bl	800c0f8 <MSC_BOT_SendData>
      if (hmsc->bot_data_length > 0U)
 800c0ca:	e00f      	b.n	800c0ec <MSC_BOT_CBW_Decode+0x138>
      }
      else if (hmsc->bot_data_length == 0U)
 800c0cc:	68fb      	ldr	r3, [r7, #12]
 800c0ce:	68db      	ldr	r3, [r3, #12]
 800c0d0:	2b00      	cmp	r3, #0
 800c0d2:	d104      	bne.n	800c0de <MSC_BOT_CBW_Decode+0x12a>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 800c0d4:	2100      	movs	r1, #0
 800c0d6:	6878      	ldr	r0, [r7, #4]
 800c0d8:	f000 f846 	bl	800c168 <MSC_BOT_SendCSW>
      if (hmsc->bot_data_length > 0U)
 800c0dc:	e006      	b.n	800c0ec <MSC_BOT_CBW_Decode+0x138>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 800c0de:	6878      	ldr	r0, [r7, #4]
 800c0e0:	f000 f878 	bl	800c1d4 <MSC_BOT_Abort>
      if (hmsc->bot_data_length > 0U)
 800c0e4:	e002      	b.n	800c0ec <MSC_BOT_CBW_Decode+0x138>
    return;
 800c0e6:	bf00      	nop
 800c0e8:	e000      	b.n	800c0ec <MSC_BOT_CBW_Decode+0x138>
      }
    }
    else
    {
      return;
 800c0ea:	bf00      	nop
    }
  }
}
 800c0ec:	3710      	adds	r7, #16
 800c0ee:	46bd      	mov	sp, r7
 800c0f0:	bd80      	pop	{r7, pc}
 800c0f2:	bf00      	nop
 800c0f4:	43425355 	.word	0x43425355

0800c0f8 <MSC_BOT_SendData>:
  * @param  buf: pointer to data buffer
  * @param  len: Data Length
  * @retval None
  */
static void  MSC_BOT_SendData(USBD_HandleTypeDef *pdev, uint8_t *pbuf, uint32_t len)
{
 800c0f8:	b580      	push	{r7, lr}
 800c0fa:	b086      	sub	sp, #24
 800c0fc:	af00      	add	r7, sp, #0
 800c0fe:	60f8      	str	r0, [r7, #12]
 800c100:	60b9      	str	r1, [r7, #8]
 800c102:	607a      	str	r2, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800c104:	68fb      	ldr	r3, [r7, #12]
 800c106:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c10a:	617b      	str	r3, [r7, #20]

  uint32_t length = MIN(hmsc->cbw.dDataLength, len);
 800c10c:	697a      	ldr	r2, [r7, #20]
 800c10e:	f241 0318 	movw	r3, #4120	; 0x1018
 800c112:	4413      	add	r3, r2
 800c114:	681b      	ldr	r3, [r3, #0]
 800c116:	687a      	ldr	r2, [r7, #4]
 800c118:	4293      	cmp	r3, r2
 800c11a:	bf28      	it	cs
 800c11c:	4613      	movcs	r3, r2
 800c11e:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 800c120:	697b      	ldr	r3, [r7, #20]
 800c122:	2b00      	cmp	r3, #0
 800c124:	d01b      	beq.n	800c15e <MSC_BOT_SendData+0x66>
  {
    return;
  }

  hmsc->csw.dDataResidue -= len;
 800c126:	697a      	ldr	r2, [r7, #20]
 800c128:	f241 0338 	movw	r3, #4152	; 0x1038
 800c12c:	4413      	add	r3, r2
 800c12e:	681a      	ldr	r2, [r3, #0]
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	1ad2      	subs	r2, r2, r3
 800c134:	6979      	ldr	r1, [r7, #20]
 800c136:	f241 0338 	movw	r3, #4152	; 0x1038
 800c13a:	440b      	add	r3, r1
 800c13c:	601a      	str	r2, [r3, #0]
  hmsc->csw.bStatus = USBD_CSW_CMD_PASSED;
 800c13e:	697a      	ldr	r2, [r7, #20]
 800c140:	f241 033c 	movw	r3, #4156	; 0x103c
 800c144:	4413      	add	r3, r2
 800c146:	2200      	movs	r2, #0
 800c148:	701a      	strb	r2, [r3, #0]
  hmsc->bot_state = USBD_BOT_SEND_DATA;
 800c14a:	697b      	ldr	r3, [r7, #20]
 800c14c:	2204      	movs	r2, #4
 800c14e:	721a      	strb	r2, [r3, #8]

  (void)USBD_LL_Transmit(pdev, MSC_EPIN_ADDR, pbuf, length);
 800c150:	693b      	ldr	r3, [r7, #16]
 800c152:	68ba      	ldr	r2, [r7, #8]
 800c154:	2181      	movs	r1, #129	; 0x81
 800c156:	68f8      	ldr	r0, [r7, #12]
 800c158:	f003 f9ba 	bl	800f4d0 <USBD_LL_Transmit>
 800c15c:	e000      	b.n	800c160 <MSC_BOT_SendData+0x68>
    return;
 800c15e:	bf00      	nop
}
 800c160:	3718      	adds	r7, #24
 800c162:	46bd      	mov	sp, r7
 800c164:	bd80      	pop	{r7, pc}
	...

0800c168 <MSC_BOT_SendCSW>:
  * @param  pdev: device instance
  * @param  status : CSW status
  * @retval None
  */
void  MSC_BOT_SendCSW(USBD_HandleTypeDef *pdev, uint8_t CSW_Status)
{
 800c168:	b580      	push	{r7, lr}
 800c16a:	b084      	sub	sp, #16
 800c16c:	af00      	add	r7, sp, #0
 800c16e:	6078      	str	r0, [r7, #4]
 800c170:	460b      	mov	r3, r1
 800c172:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c17a:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 800c17c:	68fb      	ldr	r3, [r7, #12]
 800c17e:	2b00      	cmp	r3, #0
 800c180:	d021      	beq.n	800c1c6 <MSC_BOT_SendCSW+0x5e>
  {
    return;
  }

  hmsc->csw.dSignature = USBD_BOT_CSW_SIGNATURE;
 800c182:	68fa      	ldr	r2, [r7, #12]
 800c184:	f241 0330 	movw	r3, #4144	; 0x1030
 800c188:	4413      	add	r3, r2
 800c18a:	4a11      	ldr	r2, [pc, #68]	; (800c1d0 <MSC_BOT_SendCSW+0x68>)
 800c18c:	601a      	str	r2, [r3, #0]
  hmsc->csw.bStatus = CSW_Status;
 800c18e:	68fa      	ldr	r2, [r7, #12]
 800c190:	f241 033c 	movw	r3, #4156	; 0x103c
 800c194:	4413      	add	r3, r2
 800c196:	78fa      	ldrb	r2, [r7, #3]
 800c198:	701a      	strb	r2, [r3, #0]
  hmsc->bot_state = USBD_BOT_IDLE;
 800c19a:	68fb      	ldr	r3, [r7, #12]
 800c19c:	2200      	movs	r2, #0
 800c19e:	721a      	strb	r2, [r3, #8]

  (void)USBD_LL_Transmit(pdev, MSC_EPIN_ADDR, (uint8_t *)&hmsc->csw,
 800c1a0:	68fb      	ldr	r3, [r7, #12]
 800c1a2:	f241 0230 	movw	r2, #4144	; 0x1030
 800c1a6:	441a      	add	r2, r3
 800c1a8:	230d      	movs	r3, #13
 800c1aa:	2181      	movs	r1, #129	; 0x81
 800c1ac:	6878      	ldr	r0, [r7, #4]
 800c1ae:	f003 f98f 	bl	800f4d0 <USBD_LL_Transmit>
                         USBD_BOT_CSW_LENGTH);

  /* Prepare EP to Receive next Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, (uint8_t *)&hmsc->cbw,
 800c1b2:	68fb      	ldr	r3, [r7, #12]
 800c1b4:	f241 0210 	movw	r2, #4112	; 0x1010
 800c1b8:	441a      	add	r2, r3
 800c1ba:	231f      	movs	r3, #31
 800c1bc:	2101      	movs	r1, #1
 800c1be:	6878      	ldr	r0, [r7, #4]
 800c1c0:	f003 f9a7 	bl	800f512 <USBD_LL_PrepareReceive>
 800c1c4:	e000      	b.n	800c1c8 <MSC_BOT_SendCSW+0x60>
    return;
 800c1c6:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 800c1c8:	3710      	adds	r7, #16
 800c1ca:	46bd      	mov	sp, r7
 800c1cc:	bd80      	pop	{r7, pc}
 800c1ce:	bf00      	nop
 800c1d0:	53425355 	.word	0x53425355

0800c1d4 <MSC_BOT_Abort>:
  * @param  pdev: device instance
  * @retval status
  */

static void  MSC_BOT_Abort(USBD_HandleTypeDef *pdev)
{
 800c1d4:	b580      	push	{r7, lr}
 800c1d6:	b084      	sub	sp, #16
 800c1d8:	af00      	add	r7, sp, #0
 800c1da:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c1e2:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 800c1e4:	68fb      	ldr	r3, [r7, #12]
 800c1e6:	2b00      	cmp	r3, #0
 800c1e8:	d026      	beq.n	800c238 <MSC_BOT_Abort+0x64>
  {
    return;
  }

  if ((hmsc->cbw.bmFlags == 0U) &&
 800c1ea:	68fa      	ldr	r2, [r7, #12]
 800c1ec:	f241 031c 	movw	r3, #4124	; 0x101c
 800c1f0:	4413      	add	r3, r2
 800c1f2:	781b      	ldrb	r3, [r3, #0]
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	d10e      	bne.n	800c216 <MSC_BOT_Abort+0x42>
      (hmsc->cbw.dDataLength != 0U) &&
 800c1f8:	68fa      	ldr	r2, [r7, #12]
 800c1fa:	f241 0318 	movw	r3, #4120	; 0x1018
 800c1fe:	4413      	add	r3, r2
 800c200:	681b      	ldr	r3, [r3, #0]
  if ((hmsc->cbw.bmFlags == 0U) &&
 800c202:	2b00      	cmp	r3, #0
 800c204:	d007      	beq.n	800c216 <MSC_BOT_Abort+0x42>
      (hmsc->bot_status == USBD_BOT_STATUS_NORMAL))
 800c206:	68fb      	ldr	r3, [r7, #12]
 800c208:	7a5b      	ldrb	r3, [r3, #9]
      (hmsc->cbw.dDataLength != 0U) &&
 800c20a:	2b00      	cmp	r3, #0
 800c20c:	d103      	bne.n	800c216 <MSC_BOT_Abort+0x42>
  {
    (void)USBD_LL_StallEP(pdev, MSC_EPOUT_ADDR);
 800c20e:	2101      	movs	r1, #1
 800c210:	6878      	ldr	r0, [r7, #4]
 800c212:	f003 f8d4 	bl	800f3be <USBD_LL_StallEP>
  }

  (void)USBD_LL_StallEP(pdev, MSC_EPIN_ADDR);
 800c216:	2181      	movs	r1, #129	; 0x81
 800c218:	6878      	ldr	r0, [r7, #4]
 800c21a:	f003 f8d0 	bl	800f3be <USBD_LL_StallEP>

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR)
 800c21e:	68fb      	ldr	r3, [r7, #12]
 800c220:	7a5b      	ldrb	r3, [r3, #9]
 800c222:	2b02      	cmp	r3, #2
 800c224:	d109      	bne.n	800c23a <MSC_BOT_Abort+0x66>
  {
    (void)USBD_LL_StallEP(pdev, MSC_EPIN_ADDR);
 800c226:	2181      	movs	r1, #129	; 0x81
 800c228:	6878      	ldr	r0, [r7, #4]
 800c22a:	f003 f8c8 	bl	800f3be <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSC_EPOUT_ADDR);
 800c22e:	2101      	movs	r1, #1
 800c230:	6878      	ldr	r0, [r7, #4]
 800c232:	f003 f8c4 	bl	800f3be <USBD_LL_StallEP>
 800c236:	e000      	b.n	800c23a <MSC_BOT_Abort+0x66>
    return;
 800c238:	bf00      	nop
  }
}
 800c23a:	3710      	adds	r7, #16
 800c23c:	46bd      	mov	sp, r7
 800c23e:	bd80      	pop	{r7, pc}

0800c240 <MSC_BOT_CplClrFeature>:
  * @param  epnum: endpoint index
  * @retval None
  */

void  MSC_BOT_CplClrFeature(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c240:	b580      	push	{r7, lr}
 800c242:	b084      	sub	sp, #16
 800c244:	af00      	add	r7, sp, #0
 800c246:	6078      	str	r0, [r7, #4]
 800c248:	460b      	mov	r3, r1
 800c24a:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c252:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 800c254:	68fb      	ldr	r3, [r7, #12]
 800c256:	2b00      	cmp	r3, #0
 800c258:	d019      	beq.n	800c28e <MSC_BOT_CplClrFeature+0x4e>
  {
    return;
  }

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR) /* Bad CBW Signature */
 800c25a:	68fb      	ldr	r3, [r7, #12]
 800c25c:	7a5b      	ldrb	r3, [r3, #9]
 800c25e:	2b02      	cmp	r3, #2
 800c260:	d108      	bne.n	800c274 <MSC_BOT_CplClrFeature+0x34>
  {
    (void)USBD_LL_StallEP(pdev, MSC_EPIN_ADDR);
 800c262:	2181      	movs	r1, #129	; 0x81
 800c264:	6878      	ldr	r0, [r7, #4]
 800c266:	f003 f8aa 	bl	800f3be <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSC_EPOUT_ADDR);
 800c26a:	2101      	movs	r1, #1
 800c26c:	6878      	ldr	r0, [r7, #4]
 800c26e:	f003 f8a6 	bl	800f3be <USBD_LL_StallEP>
 800c272:	e00f      	b.n	800c294 <MSC_BOT_CplClrFeature+0x54>
  }
  else if (((epnum & 0x80U) == 0x80U) && (hmsc->bot_status != USBD_BOT_STATUS_RECOVERY))
 800c274:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c278:	2b00      	cmp	r3, #0
 800c27a:	da0a      	bge.n	800c292 <MSC_BOT_CplClrFeature+0x52>
 800c27c:	68fb      	ldr	r3, [r7, #12]
 800c27e:	7a5b      	ldrb	r3, [r3, #9]
 800c280:	2b01      	cmp	r3, #1
 800c282:	d006      	beq.n	800c292 <MSC_BOT_CplClrFeature+0x52>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800c284:	2101      	movs	r1, #1
 800c286:	6878      	ldr	r0, [r7, #4]
 800c288:	f7ff ff6e 	bl	800c168 <MSC_BOT_SendCSW>
 800c28c:	e002      	b.n	800c294 <MSC_BOT_CplClrFeature+0x54>
    return;
 800c28e:	bf00      	nop
 800c290:	e000      	b.n	800c294 <MSC_BOT_CplClrFeature+0x54>
  }
  else
  {
    return;
 800c292:	bf00      	nop
  }
}
 800c294:	3710      	adds	r7, #16
 800c296:	46bd      	mov	sp, r7
 800c298:	bd80      	pop	{r7, pc}
	...

0800c29c <SCSI_ProcessCmd>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
int8_t SCSI_ProcessCmd(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *cmd)
{
 800c29c:	b580      	push	{r7, lr}
 800c29e:	b086      	sub	sp, #24
 800c2a0:	af00      	add	r7, sp, #0
 800c2a2:	60f8      	str	r0, [r7, #12]
 800c2a4:	460b      	mov	r3, r1
 800c2a6:	607a      	str	r2, [r7, #4]
 800c2a8:	72fb      	strb	r3, [r7, #11]
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800c2aa:	68fb      	ldr	r3, [r7, #12]
 800c2ac:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c2b0:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 800c2b2:	693b      	ldr	r3, [r7, #16]
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	d102      	bne.n	800c2be <SCSI_ProcessCmd+0x22>
  {
    return -1;
 800c2b8:	f04f 33ff 	mov.w	r3, #4294967295
 800c2bc:	e168      	b.n	800c590 <SCSI_ProcessCmd+0x2f4>
  }

  switch (cmd[0])
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	781b      	ldrb	r3, [r3, #0]
 800c2c2:	2baa      	cmp	r3, #170	; 0xaa
 800c2c4:	f000 8144 	beq.w	800c550 <SCSI_ProcessCmd+0x2b4>
 800c2c8:	2baa      	cmp	r3, #170	; 0xaa
 800c2ca:	f300 8153 	bgt.w	800c574 <SCSI_ProcessCmd+0x2d8>
 800c2ce:	2ba8      	cmp	r3, #168	; 0xa8
 800c2d0:	f000 812c 	beq.w	800c52c <SCSI_ProcessCmd+0x290>
 800c2d4:	2ba8      	cmp	r3, #168	; 0xa8
 800c2d6:	f300 814d 	bgt.w	800c574 <SCSI_ProcessCmd+0x2d8>
 800c2da:	2b5a      	cmp	r3, #90	; 0x5a
 800c2dc:	f300 80c0 	bgt.w	800c460 <SCSI_ProcessCmd+0x1c4>
 800c2e0:	2b00      	cmp	r3, #0
 800c2e2:	f2c0 8147 	blt.w	800c574 <SCSI_ProcessCmd+0x2d8>
 800c2e6:	2b5a      	cmp	r3, #90	; 0x5a
 800c2e8:	f200 8144 	bhi.w	800c574 <SCSI_ProcessCmd+0x2d8>
 800c2ec:	a201      	add	r2, pc, #4	; (adr r2, 800c2f4 <SCSI_ProcessCmd+0x58>)
 800c2ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c2f2:	bf00      	nop
 800c2f4:	0800c467 	.word	0x0800c467
 800c2f8:	0800c575 	.word	0x0800c575
 800c2fc:	0800c575 	.word	0x0800c575
 800c300:	0800c479 	.word	0x0800c479
 800c304:	0800c575 	.word	0x0800c575
 800c308:	0800c575 	.word	0x0800c575
 800c30c:	0800c575 	.word	0x0800c575
 800c310:	0800c575 	.word	0x0800c575
 800c314:	0800c575 	.word	0x0800c575
 800c318:	0800c575 	.word	0x0800c575
 800c31c:	0800c575 	.word	0x0800c575
 800c320:	0800c575 	.word	0x0800c575
 800c324:	0800c575 	.word	0x0800c575
 800c328:	0800c575 	.word	0x0800c575
 800c32c:	0800c575 	.word	0x0800c575
 800c330:	0800c575 	.word	0x0800c575
 800c334:	0800c575 	.word	0x0800c575
 800c338:	0800c575 	.word	0x0800c575
 800c33c:	0800c48b 	.word	0x0800c48b
 800c340:	0800c575 	.word	0x0800c575
 800c344:	0800c575 	.word	0x0800c575
 800c348:	0800c575 	.word	0x0800c575
 800c34c:	0800c575 	.word	0x0800c575
 800c350:	0800c575 	.word	0x0800c575
 800c354:	0800c575 	.word	0x0800c575
 800c358:	0800c575 	.word	0x0800c575
 800c35c:	0800c4c1 	.word	0x0800c4c1
 800c360:	0800c49d 	.word	0x0800c49d
 800c364:	0800c575 	.word	0x0800c575
 800c368:	0800c575 	.word	0x0800c575
 800c36c:	0800c4af 	.word	0x0800c4af
 800c370:	0800c575 	.word	0x0800c575
 800c374:	0800c575 	.word	0x0800c575
 800c378:	0800c575 	.word	0x0800c575
 800c37c:	0800c575 	.word	0x0800c575
 800c380:	0800c4e5 	.word	0x0800c4e5
 800c384:	0800c575 	.word	0x0800c575
 800c388:	0800c4f7 	.word	0x0800c4f7
 800c38c:	0800c575 	.word	0x0800c575
 800c390:	0800c575 	.word	0x0800c575
 800c394:	0800c51b 	.word	0x0800c51b
 800c398:	0800c575 	.word	0x0800c575
 800c39c:	0800c53f 	.word	0x0800c53f
 800c3a0:	0800c575 	.word	0x0800c575
 800c3a4:	0800c575 	.word	0x0800c575
 800c3a8:	0800c575 	.word	0x0800c575
 800c3ac:	0800c575 	.word	0x0800c575
 800c3b0:	0800c563 	.word	0x0800c563
 800c3b4:	0800c575 	.word	0x0800c575
 800c3b8:	0800c575 	.word	0x0800c575
 800c3bc:	0800c575 	.word	0x0800c575
 800c3c0:	0800c575 	.word	0x0800c575
 800c3c4:	0800c575 	.word	0x0800c575
 800c3c8:	0800c575 	.word	0x0800c575
 800c3cc:	0800c575 	.word	0x0800c575
 800c3d0:	0800c575 	.word	0x0800c575
 800c3d4:	0800c575 	.word	0x0800c575
 800c3d8:	0800c575 	.word	0x0800c575
 800c3dc:	0800c575 	.word	0x0800c575
 800c3e0:	0800c575 	.word	0x0800c575
 800c3e4:	0800c575 	.word	0x0800c575
 800c3e8:	0800c575 	.word	0x0800c575
 800c3ec:	0800c575 	.word	0x0800c575
 800c3f0:	0800c575 	.word	0x0800c575
 800c3f4:	0800c575 	.word	0x0800c575
 800c3f8:	0800c575 	.word	0x0800c575
 800c3fc:	0800c575 	.word	0x0800c575
 800c400:	0800c575 	.word	0x0800c575
 800c404:	0800c575 	.word	0x0800c575
 800c408:	0800c575 	.word	0x0800c575
 800c40c:	0800c575 	.word	0x0800c575
 800c410:	0800c575 	.word	0x0800c575
 800c414:	0800c575 	.word	0x0800c575
 800c418:	0800c575 	.word	0x0800c575
 800c41c:	0800c575 	.word	0x0800c575
 800c420:	0800c575 	.word	0x0800c575
 800c424:	0800c575 	.word	0x0800c575
 800c428:	0800c575 	.word	0x0800c575
 800c42c:	0800c575 	.word	0x0800c575
 800c430:	0800c575 	.word	0x0800c575
 800c434:	0800c575 	.word	0x0800c575
 800c438:	0800c575 	.word	0x0800c575
 800c43c:	0800c575 	.word	0x0800c575
 800c440:	0800c575 	.word	0x0800c575
 800c444:	0800c575 	.word	0x0800c575
 800c448:	0800c575 	.word	0x0800c575
 800c44c:	0800c575 	.word	0x0800c575
 800c450:	0800c575 	.word	0x0800c575
 800c454:	0800c575 	.word	0x0800c575
 800c458:	0800c575 	.word	0x0800c575
 800c45c:	0800c4d3 	.word	0x0800c4d3
 800c460:	2b9e      	cmp	r3, #158	; 0x9e
 800c462:	d051      	beq.n	800c508 <SCSI_ProcessCmd+0x26c>
 800c464:	e086      	b.n	800c574 <SCSI_ProcessCmd+0x2d8>
  {
    case SCSI_TEST_UNIT_READY:
      ret = SCSI_TestUnitReady(pdev, lun, cmd);
 800c466:	7afb      	ldrb	r3, [r7, #11]
 800c468:	687a      	ldr	r2, [r7, #4]
 800c46a:	4619      	mov	r1, r3
 800c46c:	68f8      	ldr	r0, [r7, #12]
 800c46e:	f000 f893 	bl	800c598 <SCSI_TestUnitReady>
 800c472:	4603      	mov	r3, r0
 800c474:	75fb      	strb	r3, [r7, #23]
      break;
 800c476:	e089      	b.n	800c58c <SCSI_ProcessCmd+0x2f0>

    case SCSI_REQUEST_SENSE:
      ret = SCSI_RequestSense(pdev, lun, cmd);
 800c478:	7afb      	ldrb	r3, [r7, #11]
 800c47a:	687a      	ldr	r2, [r7, #4]
 800c47c:	4619      	mov	r1, r3
 800c47e:	68f8      	ldr	r0, [r7, #12]
 800c480:	f000 fb70 	bl	800cb64 <SCSI_RequestSense>
 800c484:	4603      	mov	r3, r0
 800c486:	75fb      	strb	r3, [r7, #23]
      break;
 800c488:	e080      	b.n	800c58c <SCSI_ProcessCmd+0x2f0>

    case SCSI_INQUIRY:
      ret = SCSI_Inquiry(pdev, lun, cmd);
 800c48a:	7afb      	ldrb	r3, [r7, #11]
 800c48c:	687a      	ldr	r2, [r7, #4]
 800c48e:	4619      	mov	r1, r3
 800c490:	68f8      	ldr	r0, [r7, #12]
 800c492:	f000 f8d7 	bl	800c644 <SCSI_Inquiry>
 800c496:	4603      	mov	r3, r0
 800c498:	75fb      	strb	r3, [r7, #23]
      break;
 800c49a:	e077      	b.n	800c58c <SCSI_ProcessCmd+0x2f0>

    case SCSI_START_STOP_UNIT:
      ret = SCSI_StartStopUnit(pdev, lun, cmd);
 800c49c:	7afb      	ldrb	r3, [r7, #11]
 800c49e:	687a      	ldr	r2, [r7, #4]
 800c4a0:	4619      	mov	r1, r3
 800c4a2:	68f8      	ldr	r0, [r7, #12]
 800c4a4:	f000 fc47 	bl	800cd36 <SCSI_StartStopUnit>
 800c4a8:	4603      	mov	r3, r0
 800c4aa:	75fb      	strb	r3, [r7, #23]
      break;
 800c4ac:	e06e      	b.n	800c58c <SCSI_ProcessCmd+0x2f0>

    case SCSI_ALLOW_MEDIUM_REMOVAL:
      ret = SCSI_AllowPreventRemovable(pdev, lun, cmd);
 800c4ae:	7afb      	ldrb	r3, [r7, #11]
 800c4b0:	687a      	ldr	r2, [r7, #4]
 800c4b2:	4619      	mov	r1, r3
 800c4b4:	68f8      	ldr	r0, [r7, #12]
 800c4b6:	f000 fc97 	bl	800cde8 <SCSI_AllowPreventRemovable>
 800c4ba:	4603      	mov	r3, r0
 800c4bc:	75fb      	strb	r3, [r7, #23]
      break;
 800c4be:	e065      	b.n	800c58c <SCSI_ProcessCmd+0x2f0>

    case SCSI_MODE_SENSE6:
      ret = SCSI_ModeSense6(pdev, lun, cmd);
 800c4c0:	7afb      	ldrb	r3, [r7, #11]
 800c4c2:	687a      	ldr	r2, [r7, #4]
 800c4c4:	4619      	mov	r1, r3
 800c4c6:	68f8      	ldr	r0, [r7, #12]
 800c4c8:	f000 faf4 	bl	800cab4 <SCSI_ModeSense6>
 800c4cc:	4603      	mov	r3, r0
 800c4ce:	75fb      	strb	r3, [r7, #23]
      break;
 800c4d0:	e05c      	b.n	800c58c <SCSI_ProcessCmd+0x2f0>

    case SCSI_MODE_SENSE10:
      ret = SCSI_ModeSense10(pdev, lun, cmd);
 800c4d2:	7afb      	ldrb	r3, [r7, #11]
 800c4d4:	687a      	ldr	r2, [r7, #4]
 800c4d6:	4619      	mov	r1, r3
 800c4d8:	68f8      	ldr	r0, [r7, #12]
 800c4da:	f000 fb17 	bl	800cb0c <SCSI_ModeSense10>
 800c4de:	4603      	mov	r3, r0
 800c4e0:	75fb      	strb	r3, [r7, #23]
      break;
 800c4e2:	e053      	b.n	800c58c <SCSI_ProcessCmd+0x2f0>

    case SCSI_READ_FORMAT_CAPACITIES:
      ret = SCSI_ReadFormatCapacity(pdev, lun, cmd);
 800c4e4:	7afb      	ldrb	r3, [r7, #11]
 800c4e6:	687a      	ldr	r2, [r7, #4]
 800c4e8:	4619      	mov	r1, r3
 800c4ea:	68f8      	ldr	r0, [r7, #12]
 800c4ec:	f000 fa6d 	bl	800c9ca <SCSI_ReadFormatCapacity>
 800c4f0:	4603      	mov	r3, r0
 800c4f2:	75fb      	strb	r3, [r7, #23]
      break;
 800c4f4:	e04a      	b.n	800c58c <SCSI_ProcessCmd+0x2f0>

    case SCSI_READ_CAPACITY10:
      ret = SCSI_ReadCapacity10(pdev, lun, cmd);
 800c4f6:	7afb      	ldrb	r3, [r7, #11]
 800c4f8:	687a      	ldr	r2, [r7, #4]
 800c4fa:	4619      	mov	r1, r3
 800c4fc:	68f8      	ldr	r0, [r7, #12]
 800c4fe:	f000 f91b 	bl	800c738 <SCSI_ReadCapacity10>
 800c502:	4603      	mov	r3, r0
 800c504:	75fb      	strb	r3, [r7, #23]
      break;
 800c506:	e041      	b.n	800c58c <SCSI_ProcessCmd+0x2f0>

    case SCSI_READ_CAPACITY16:
      ret = SCSI_ReadCapacity16(pdev, lun, cmd);
 800c508:	7afb      	ldrb	r3, [r7, #11]
 800c50a:	687a      	ldr	r2, [r7, #4]
 800c50c:	4619      	mov	r1, r3
 800c50e:	68f8      	ldr	r0, [r7, #12]
 800c510:	f000 f99c 	bl	800c84c <SCSI_ReadCapacity16>
 800c514:	4603      	mov	r3, r0
 800c516:	75fb      	strb	r3, [r7, #23]
      break;
 800c518:	e038      	b.n	800c58c <SCSI_ProcessCmd+0x2f0>

    case SCSI_READ10:
      ret = SCSI_Read10(pdev, lun, cmd);
 800c51a:	7afb      	ldrb	r3, [r7, #11]
 800c51c:	687a      	ldr	r2, [r7, #4]
 800c51e:	4619      	mov	r1, r3
 800c520:	68f8      	ldr	r0, [r7, #12]
 800c522:	f000 fc8e 	bl	800ce42 <SCSI_Read10>
 800c526:	4603      	mov	r3, r0
 800c528:	75fb      	strb	r3, [r7, #23]
      break;
 800c52a:	e02f      	b.n	800c58c <SCSI_ProcessCmd+0x2f0>

    case SCSI_READ12:
      ret = SCSI_Read12(pdev, lun, cmd);
 800c52c:	7afb      	ldrb	r3, [r7, #11]
 800c52e:	687a      	ldr	r2, [r7, #4]
 800c530:	4619      	mov	r1, r3
 800c532:	68f8      	ldr	r0, [r7, #12]
 800c534:	f000 fd3d 	bl	800cfb2 <SCSI_Read12>
 800c538:	4603      	mov	r3, r0
 800c53a:	75fb      	strb	r3, [r7, #23]
      break;
 800c53c:	e026      	b.n	800c58c <SCSI_ProcessCmd+0x2f0>

    case SCSI_WRITE10:
      ret = SCSI_Write10(pdev, lun, cmd);
 800c53e:	7afb      	ldrb	r3, [r7, #11]
 800c540:	687a      	ldr	r2, [r7, #4]
 800c542:	4619      	mov	r1, r3
 800c544:	68f8      	ldr	r0, [r7, #12]
 800c546:	f000 fdf6 	bl	800d136 <SCSI_Write10>
 800c54a:	4603      	mov	r3, r0
 800c54c:	75fb      	strb	r3, [r7, #23]
      break;
 800c54e:	e01d      	b.n	800c58c <SCSI_ProcessCmd+0x2f0>

    case SCSI_WRITE12:
      ret = SCSI_Write12(pdev, lun, cmd);
 800c550:	7afb      	ldrb	r3, [r7, #11]
 800c552:	687a      	ldr	r2, [r7, #4]
 800c554:	4619      	mov	r1, r3
 800c556:	68f8      	ldr	r0, [r7, #12]
 800c558:	f000 fecb 	bl	800d2f2 <SCSI_Write12>
 800c55c:	4603      	mov	r3, r0
 800c55e:	75fb      	strb	r3, [r7, #23]
      break;
 800c560:	e014      	b.n	800c58c <SCSI_ProcessCmd+0x2f0>

    case SCSI_VERIFY10:
      ret = SCSI_Verify10(pdev, lun, cmd);
 800c562:	7afb      	ldrb	r3, [r7, #11]
 800c564:	687a      	ldr	r2, [r7, #4]
 800c566:	4619      	mov	r1, r3
 800c568:	68f8      	ldr	r0, [r7, #12]
 800c56a:	f000 ffb0 	bl	800d4ce <SCSI_Verify10>
 800c56e:	4603      	mov	r3, r0
 800c570:	75fb      	strb	r3, [r7, #23]
      break;
 800c572:	e00b      	b.n	800c58c <SCSI_ProcessCmd+0x2f0>

    default:
      SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_CDB);
 800c574:	7af9      	ldrb	r1, [r7, #11]
 800c576:	2320      	movs	r3, #32
 800c578:	2205      	movs	r2, #5
 800c57a:	68f8      	ldr	r0, [r7, #12]
 800c57c:	f000 fb82 	bl	800cc84 <SCSI_SenseCode>
      hmsc->bot_status = USBD_BOT_STATUS_ERROR;
 800c580:	693b      	ldr	r3, [r7, #16]
 800c582:	2202      	movs	r2, #2
 800c584:	725a      	strb	r2, [r3, #9]
      ret = -1;
 800c586:	23ff      	movs	r3, #255	; 0xff
 800c588:	75fb      	strb	r3, [r7, #23]
      break;
 800c58a:	bf00      	nop
  }

  return ret;
 800c58c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c590:	4618      	mov	r0, r3
 800c592:	3718      	adds	r7, #24
 800c594:	46bd      	mov	sp, r7
 800c596:	bd80      	pop	{r7, pc}

0800c598 <SCSI_TestUnitReady>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_TestUnitReady(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800c598:	b580      	push	{r7, lr}
 800c59a:	b086      	sub	sp, #24
 800c59c:	af00      	add	r7, sp, #0
 800c59e:	60f8      	str	r0, [r7, #12]
 800c5a0:	460b      	mov	r3, r1
 800c5a2:	607a      	str	r2, [r7, #4]
 800c5a4:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800c5a6:	68fb      	ldr	r3, [r7, #12]
 800c5a8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c5ac:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800c5ae:	697b      	ldr	r3, [r7, #20]
 800c5b0:	2b00      	cmp	r3, #0
 800c5b2:	d102      	bne.n	800c5ba <SCSI_TestUnitReady+0x22>
  {
    return -1;
 800c5b4:	f04f 33ff 	mov.w	r3, #4294967295
 800c5b8:	e040      	b.n	800c63c <SCSI_TestUnitReady+0xa4>
  }

  /* case 9 : Hi > D0 */
  if (hmsc->cbw.dDataLength != 0U)
 800c5ba:	697a      	ldr	r2, [r7, #20]
 800c5bc:	f241 0318 	movw	r3, #4120	; 0x1018
 800c5c0:	4413      	add	r3, r2
 800c5c2:	681b      	ldr	r3, [r3, #0]
 800c5c4:	2b00      	cmp	r3, #0
 800c5c6:	d00c      	beq.n	800c5e2 <SCSI_TestUnitReady+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800c5c8:	697a      	ldr	r2, [r7, #20]
 800c5ca:	f241 031d 	movw	r3, #4125	; 0x101d
 800c5ce:	4413      	add	r3, r2
 800c5d0:	7819      	ldrb	r1, [r3, #0]
 800c5d2:	2320      	movs	r3, #32
 800c5d4:	2205      	movs	r2, #5
 800c5d6:	68f8      	ldr	r0, [r7, #12]
 800c5d8:	f000 fb54 	bl	800cc84 <SCSI_SenseCode>

    return -1;
 800c5dc:	f04f 33ff 	mov.w	r3, #4294967295
 800c5e0:	e02c      	b.n	800c63c <SCSI_TestUnitReady+0xa4>
  }

  if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 800c5e2:	697a      	ldr	r2, [r7, #20]
 800c5e4:	f241 0362 	movw	r3, #4194	; 0x1062
 800c5e8:	4413      	add	r3, r2
 800c5ea:	781b      	ldrb	r3, [r3, #0]
 800c5ec:	2b02      	cmp	r3, #2
 800c5ee:	d10b      	bne.n	800c608 <SCSI_TestUnitReady+0x70>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800c5f0:	7af9      	ldrb	r1, [r7, #11]
 800c5f2:	233a      	movs	r3, #58	; 0x3a
 800c5f4:	2202      	movs	r2, #2
 800c5f6:	68f8      	ldr	r0, [r7, #12]
 800c5f8:	f000 fb44 	bl	800cc84 <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 800c5fc:	697b      	ldr	r3, [r7, #20]
 800c5fe:	2205      	movs	r2, #5
 800c600:	721a      	strb	r2, [r3, #8]
    return -1;
 800c602:	f04f 33ff 	mov.w	r3, #4294967295
 800c606:	e019      	b.n	800c63c <SCSI_TestUnitReady+0xa4>
  }

  if (((USBD_StorageTypeDef *)pdev->pUserData)->IsReady(lun) != 0)
 800c608:	68fb      	ldr	r3, [r7, #12]
 800c60a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c60e:	689b      	ldr	r3, [r3, #8]
 800c610:	7afa      	ldrb	r2, [r7, #11]
 800c612:	4610      	mov	r0, r2
 800c614:	4798      	blx	r3
 800c616:	4603      	mov	r3, r0
 800c618:	2b00      	cmp	r3, #0
 800c61a:	d00b      	beq.n	800c634 <SCSI_TestUnitReady+0x9c>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800c61c:	7af9      	ldrb	r1, [r7, #11]
 800c61e:	233a      	movs	r3, #58	; 0x3a
 800c620:	2202      	movs	r2, #2
 800c622:	68f8      	ldr	r0, [r7, #12]
 800c624:	f000 fb2e 	bl	800cc84 <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 800c628:	697b      	ldr	r3, [r7, #20]
 800c62a:	2205      	movs	r2, #5
 800c62c:	721a      	strb	r2, [r3, #8]

    return -1;
 800c62e:	f04f 33ff 	mov.w	r3, #4294967295
 800c632:	e003      	b.n	800c63c <SCSI_TestUnitReady+0xa4>
  }
  hmsc->bot_data_length = 0U;
 800c634:	697b      	ldr	r3, [r7, #20]
 800c636:	2200      	movs	r2, #0
 800c638:	60da      	str	r2, [r3, #12]

  return 0;
 800c63a:	2300      	movs	r3, #0
}
 800c63c:	4618      	mov	r0, r3
 800c63e:	3718      	adds	r7, #24
 800c640:	46bd      	mov	sp, r7
 800c642:	bd80      	pop	{r7, pc}

0800c644 <SCSI_Inquiry>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Inquiry(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800c644:	b580      	push	{r7, lr}
 800c646:	b088      	sub	sp, #32
 800c648:	af00      	add	r7, sp, #0
 800c64a:	60f8      	str	r0, [r7, #12]
 800c64c:	460b      	mov	r3, r1
 800c64e:	607a      	str	r2, [r7, #4]
 800c650:	72fb      	strb	r3, [r7, #11]
  uint8_t *pPage;
  uint16_t len;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800c652:	68fb      	ldr	r3, [r7, #12]
 800c654:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c658:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 800c65a:	69bb      	ldr	r3, [r7, #24]
 800c65c:	2b00      	cmp	r3, #0
 800c65e:	d102      	bne.n	800c666 <SCSI_Inquiry+0x22>
  {
    return -1;
 800c660:	f04f 33ff 	mov.w	r3, #4294967295
 800c664:	e060      	b.n	800c728 <SCSI_Inquiry+0xe4>
  }

  if (hmsc->cbw.dDataLength == 0U)
 800c666:	69ba      	ldr	r2, [r7, #24]
 800c668:	f241 0318 	movw	r3, #4120	; 0x1018
 800c66c:	4413      	add	r3, r2
 800c66e:	681b      	ldr	r3, [r3, #0]
 800c670:	2b00      	cmp	r3, #0
 800c672:	d10c      	bne.n	800c68e <SCSI_Inquiry+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800c674:	69ba      	ldr	r2, [r7, #24]
 800c676:	f241 031d 	movw	r3, #4125	; 0x101d
 800c67a:	4413      	add	r3, r2
 800c67c:	7819      	ldrb	r1, [r3, #0]
 800c67e:	2320      	movs	r3, #32
 800c680:	2205      	movs	r2, #5
 800c682:	68f8      	ldr	r0, [r7, #12]
 800c684:	f000 fafe 	bl	800cc84 <SCSI_SenseCode>
    return -1;
 800c688:	f04f 33ff 	mov.w	r3, #4294967295
 800c68c:	e04c      	b.n	800c728 <SCSI_Inquiry+0xe4>
  }

  if ((params[1] & 0x01U) != 0U) /* Evpd is set */
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	3301      	adds	r3, #1
 800c692:	781b      	ldrb	r3, [r3, #0]
 800c694:	f003 0301 	and.w	r3, r3, #1
 800c698:	2b00      	cmp	r3, #0
 800c69a:	d022      	beq.n	800c6e2 <SCSI_Inquiry+0x9e>
  {
    if (params[2] == 0U) /* Request for Supported Vital Product Data Pages*/
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	3302      	adds	r3, #2
 800c6a0:	781b      	ldrb	r3, [r3, #0]
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	d105      	bne.n	800c6b2 <SCSI_Inquiry+0x6e>
    {
      (void)SCSI_UpdateBotData(hmsc, MSC_Page00_Inquiry_Data, LENGTH_INQUIRY_PAGE00);
 800c6a6:	2206      	movs	r2, #6
 800c6a8:	4921      	ldr	r1, [pc, #132]	; (800c730 <SCSI_Inquiry+0xec>)
 800c6aa:	69b8      	ldr	r0, [r7, #24]
 800c6ac:	f001 f8b3 	bl	800d816 <SCSI_UpdateBotData>
 800c6b0:	e039      	b.n	800c726 <SCSI_Inquiry+0xe2>
    }
    else if (params[2] == 0x80U) /* Request for VPD page 0x80 Unit Serial Number */
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	3302      	adds	r3, #2
 800c6b6:	781b      	ldrb	r3, [r3, #0]
 800c6b8:	2b80      	cmp	r3, #128	; 0x80
 800c6ba:	d105      	bne.n	800c6c8 <SCSI_Inquiry+0x84>
    {
      (void)SCSI_UpdateBotData(hmsc, MSC_Page80_Inquiry_Data, LENGTH_INQUIRY_PAGE80);
 800c6bc:	2208      	movs	r2, #8
 800c6be:	491d      	ldr	r1, [pc, #116]	; (800c734 <SCSI_Inquiry+0xf0>)
 800c6c0:	69b8      	ldr	r0, [r7, #24]
 800c6c2:	f001 f8a8 	bl	800d816 <SCSI_UpdateBotData>
 800c6c6:	e02e      	b.n	800c726 <SCSI_Inquiry+0xe2>
    }
    else /* Request Not supported */
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST,
 800c6c8:	69ba      	ldr	r2, [r7, #24]
 800c6ca:	f241 031d 	movw	r3, #4125	; 0x101d
 800c6ce:	4413      	add	r3, r2
 800c6d0:	7819      	ldrb	r1, [r3, #0]
 800c6d2:	2324      	movs	r3, #36	; 0x24
 800c6d4:	2205      	movs	r2, #5
 800c6d6:	68f8      	ldr	r0, [r7, #12]
 800c6d8:	f000 fad4 	bl	800cc84 <SCSI_SenseCode>
                     INVALID_FIELED_IN_COMMAND);

      return -1;
 800c6dc:	f04f 33ff 	mov.w	r3, #4294967295
 800c6e0:	e022      	b.n	800c728 <SCSI_Inquiry+0xe4>
    }
  }
  else
  {
    pPage = (uint8_t *) &((USBD_StorageTypeDef *)pdev->pUserData)->pInquiry[lun * STANDARD_INQUIRY_DATA_LEN];
 800c6e2:	68fb      	ldr	r3, [r7, #12]
 800c6e4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c6e8:	69d9      	ldr	r1, [r3, #28]
 800c6ea:	7afa      	ldrb	r2, [r7, #11]
 800c6ec:	4613      	mov	r3, r2
 800c6ee:	00db      	lsls	r3, r3, #3
 800c6f0:	4413      	add	r3, r2
 800c6f2:	009b      	lsls	r3, r3, #2
 800c6f4:	440b      	add	r3, r1
 800c6f6:	617b      	str	r3, [r7, #20]
    len = (uint16_t)pPage[4] + 5U;
 800c6f8:	697b      	ldr	r3, [r7, #20]
 800c6fa:	3304      	adds	r3, #4
 800c6fc:	781b      	ldrb	r3, [r3, #0]
 800c6fe:	b29b      	uxth	r3, r3
 800c700:	3305      	adds	r3, #5
 800c702:	83fb      	strh	r3, [r7, #30]

    if (params[4] <= len)
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	3304      	adds	r3, #4
 800c708:	781b      	ldrb	r3, [r3, #0]
 800c70a:	b29b      	uxth	r3, r3
 800c70c:	8bfa      	ldrh	r2, [r7, #30]
 800c70e:	429a      	cmp	r2, r3
 800c710:	d303      	bcc.n	800c71a <SCSI_Inquiry+0xd6>
    {
      len = params[4];
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	3304      	adds	r3, #4
 800c716:	781b      	ldrb	r3, [r3, #0]
 800c718:	83fb      	strh	r3, [r7, #30]
    }

    (void)SCSI_UpdateBotData(hmsc, pPage, len);
 800c71a:	8bfb      	ldrh	r3, [r7, #30]
 800c71c:	461a      	mov	r2, r3
 800c71e:	6979      	ldr	r1, [r7, #20]
 800c720:	69b8      	ldr	r0, [r7, #24]
 800c722:	f001 f878 	bl	800d816 <SCSI_UpdateBotData>
  }

  return 0;
 800c726:	2300      	movs	r3, #0
}
 800c728:	4618      	mov	r0, r3
 800c72a:	3720      	adds	r7, #32
 800c72c:	46bd      	mov	sp, r7
 800c72e:	bd80      	pop	{r7, pc}
 800c730:	24000148 	.word	0x24000148
 800c734:	24000150 	.word	0x24000150

0800c738 <SCSI_ReadCapacity10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadCapacity10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800c738:	b590      	push	{r4, r7, lr}
 800c73a:	b087      	sub	sp, #28
 800c73c:	af00      	add	r7, sp, #0
 800c73e:	60f8      	str	r0, [r7, #12]
 800c740:	460b      	mov	r3, r1
 800c742:	607a      	str	r2, [r7, #4]
 800c744:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800c746:	68fb      	ldr	r3, [r7, #12]
 800c748:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c74c:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800c74e:	697b      	ldr	r3, [r7, #20]
 800c750:	2b00      	cmp	r3, #0
 800c752:	d102      	bne.n	800c75a <SCSI_ReadCapacity10+0x22>
  {
    return -1;
 800c754:	f04f 33ff 	mov.w	r3, #4294967295
 800c758:	e074      	b.n	800c844 <SCSI_ReadCapacity10+0x10c>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData)->GetCapacity(lun, &hmsc->scsi_blk_nbr, &hmsc->scsi_blk_size);
 800c75a:	68fb      	ldr	r3, [r7, #12]
 800c75c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c760:	685c      	ldr	r4, [r3, #4]
 800c762:	697a      	ldr	r2, [r7, #20]
 800c764:	f241 0368 	movw	r3, #4200	; 0x1068
 800c768:	4413      	add	r3, r2
 800c76a:	6979      	ldr	r1, [r7, #20]
 800c76c:	f241 0264 	movw	r2, #4196	; 0x1064
 800c770:	440a      	add	r2, r1
 800c772:	7af8      	ldrb	r0, [r7, #11]
 800c774:	4619      	mov	r1, r3
 800c776:	47a0      	blx	r4
 800c778:	4603      	mov	r3, r0
 800c77a:	74fb      	strb	r3, [r7, #19]

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 800c77c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800c780:	2b00      	cmp	r3, #0
 800c782:	d106      	bne.n	800c792 <SCSI_ReadCapacity10+0x5a>
 800c784:	697a      	ldr	r2, [r7, #20]
 800c786:	f241 0362 	movw	r3, #4194	; 0x1062
 800c78a:	4413      	add	r3, r2
 800c78c:	781b      	ldrb	r3, [r3, #0]
 800c78e:	2b02      	cmp	r3, #2
 800c790:	d108      	bne.n	800c7a4 <SCSI_ReadCapacity10+0x6c>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800c792:	7af9      	ldrb	r1, [r7, #11]
 800c794:	233a      	movs	r3, #58	; 0x3a
 800c796:	2202      	movs	r2, #2
 800c798:	68f8      	ldr	r0, [r7, #12]
 800c79a:	f000 fa73 	bl	800cc84 <SCSI_SenseCode>
    return -1;
 800c79e:	f04f 33ff 	mov.w	r3, #4294967295
 800c7a2:	e04f      	b.n	800c844 <SCSI_ReadCapacity10+0x10c>
  }

  hmsc->bot_data[0] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 24);
 800c7a4:	697a      	ldr	r2, [r7, #20]
 800c7a6:	f241 0368 	movw	r3, #4200	; 0x1068
 800c7aa:	4413      	add	r3, r2
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	3b01      	subs	r3, #1
 800c7b0:	0e1b      	lsrs	r3, r3, #24
 800c7b2:	b2da      	uxtb	r2, r3
 800c7b4:	697b      	ldr	r3, [r7, #20]
 800c7b6:	741a      	strb	r2, [r3, #16]
  hmsc->bot_data[1] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 16);
 800c7b8:	697a      	ldr	r2, [r7, #20]
 800c7ba:	f241 0368 	movw	r3, #4200	; 0x1068
 800c7be:	4413      	add	r3, r2
 800c7c0:	681b      	ldr	r3, [r3, #0]
 800c7c2:	3b01      	subs	r3, #1
 800c7c4:	0c1b      	lsrs	r3, r3, #16
 800c7c6:	b2da      	uxtb	r2, r3
 800c7c8:	697b      	ldr	r3, [r7, #20]
 800c7ca:	745a      	strb	r2, [r3, #17]
  hmsc->bot_data[2] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >>  8);
 800c7cc:	697a      	ldr	r2, [r7, #20]
 800c7ce:	f241 0368 	movw	r3, #4200	; 0x1068
 800c7d2:	4413      	add	r3, r2
 800c7d4:	681b      	ldr	r3, [r3, #0]
 800c7d6:	3b01      	subs	r3, #1
 800c7d8:	0a1b      	lsrs	r3, r3, #8
 800c7da:	b2da      	uxtb	r2, r3
 800c7dc:	697b      	ldr	r3, [r7, #20]
 800c7de:	749a      	strb	r2, [r3, #18]
  hmsc->bot_data[3] = (uint8_t)(hmsc->scsi_blk_nbr - 1U);
 800c7e0:	697a      	ldr	r2, [r7, #20]
 800c7e2:	f241 0368 	movw	r3, #4200	; 0x1068
 800c7e6:	4413      	add	r3, r2
 800c7e8:	681b      	ldr	r3, [r3, #0]
 800c7ea:	b2db      	uxtb	r3, r3
 800c7ec:	3b01      	subs	r3, #1
 800c7ee:	b2da      	uxtb	r2, r3
 800c7f0:	697b      	ldr	r3, [r7, #20]
 800c7f2:	74da      	strb	r2, [r3, #19]

  hmsc->bot_data[4] = (uint8_t)(hmsc->scsi_blk_size >>  24);
 800c7f4:	697a      	ldr	r2, [r7, #20]
 800c7f6:	f241 0364 	movw	r3, #4196	; 0x1064
 800c7fa:	4413      	add	r3, r2
 800c7fc:	881b      	ldrh	r3, [r3, #0]
 800c7fe:	161b      	asrs	r3, r3, #24
 800c800:	b2da      	uxtb	r2, r3
 800c802:	697b      	ldr	r3, [r7, #20]
 800c804:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)(hmsc->scsi_blk_size >>  16);
 800c806:	697a      	ldr	r2, [r7, #20]
 800c808:	f241 0364 	movw	r3, #4196	; 0x1064
 800c80c:	4413      	add	r3, r2
 800c80e:	881b      	ldrh	r3, [r3, #0]
 800c810:	141b      	asrs	r3, r3, #16
 800c812:	b2da      	uxtb	r2, r3
 800c814:	697b      	ldr	r3, [r7, #20]
 800c816:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)(hmsc->scsi_blk_size >>  8);
 800c818:	697a      	ldr	r2, [r7, #20]
 800c81a:	f241 0364 	movw	r3, #4196	; 0x1064
 800c81e:	4413      	add	r3, r2
 800c820:	881b      	ldrh	r3, [r3, #0]
 800c822:	0a1b      	lsrs	r3, r3, #8
 800c824:	b29b      	uxth	r3, r3
 800c826:	b2da      	uxtb	r2, r3
 800c828:	697b      	ldr	r3, [r7, #20]
 800c82a:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(hmsc->scsi_blk_size);
 800c82c:	697a      	ldr	r2, [r7, #20]
 800c82e:	f241 0364 	movw	r3, #4196	; 0x1064
 800c832:	4413      	add	r3, r2
 800c834:	881b      	ldrh	r3, [r3, #0]
 800c836:	b2da      	uxtb	r2, r3
 800c838:	697b      	ldr	r3, [r7, #20]
 800c83a:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data_length = 8U;
 800c83c:	697b      	ldr	r3, [r7, #20]
 800c83e:	2208      	movs	r2, #8
 800c840:	60da      	str	r2, [r3, #12]

  return 0;
 800c842:	2300      	movs	r3, #0

}
 800c844:	4618      	mov	r0, r3
 800c846:	371c      	adds	r7, #28
 800c848:	46bd      	mov	sp, r7
 800c84a:	bd90      	pop	{r4, r7, pc}

0800c84c <SCSI_ReadCapacity16>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadCapacity16(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800c84c:	b590      	push	{r4, r7, lr}
 800c84e:	b089      	sub	sp, #36	; 0x24
 800c850:	af00      	add	r7, sp, #0
 800c852:	60f8      	str	r0, [r7, #12]
 800c854:	460b      	mov	r3, r1
 800c856:	607a      	str	r2, [r7, #4]
 800c858:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  uint8_t idx;
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800c85a:	68fb      	ldr	r3, [r7, #12]
 800c85c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c860:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 800c862:	69bb      	ldr	r3, [r7, #24]
 800c864:	2b00      	cmp	r3, #0
 800c866:	d102      	bne.n	800c86e <SCSI_ReadCapacity16+0x22>
  {
    return -1;
 800c868:	f04f 33ff 	mov.w	r3, #4294967295
 800c86c:	e0a9      	b.n	800c9c2 <SCSI_ReadCapacity16+0x176>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData)->GetCapacity(lun, &hmsc->scsi_blk_nbr, &hmsc->scsi_blk_size);
 800c86e:	68fb      	ldr	r3, [r7, #12]
 800c870:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c874:	685c      	ldr	r4, [r3, #4]
 800c876:	69ba      	ldr	r2, [r7, #24]
 800c878:	f241 0368 	movw	r3, #4200	; 0x1068
 800c87c:	4413      	add	r3, r2
 800c87e:	69b9      	ldr	r1, [r7, #24]
 800c880:	f241 0264 	movw	r2, #4196	; 0x1064
 800c884:	440a      	add	r2, r1
 800c886:	7af8      	ldrb	r0, [r7, #11]
 800c888:	4619      	mov	r1, r3
 800c88a:	47a0      	blx	r4
 800c88c:	4603      	mov	r3, r0
 800c88e:	75fb      	strb	r3, [r7, #23]

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 800c890:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c894:	2b00      	cmp	r3, #0
 800c896:	d106      	bne.n	800c8a6 <SCSI_ReadCapacity16+0x5a>
 800c898:	69ba      	ldr	r2, [r7, #24]
 800c89a:	f241 0362 	movw	r3, #4194	; 0x1062
 800c89e:	4413      	add	r3, r2
 800c8a0:	781b      	ldrb	r3, [r3, #0]
 800c8a2:	2b02      	cmp	r3, #2
 800c8a4:	d108      	bne.n	800c8b8 <SCSI_ReadCapacity16+0x6c>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800c8a6:	7af9      	ldrb	r1, [r7, #11]
 800c8a8:	233a      	movs	r3, #58	; 0x3a
 800c8aa:	2202      	movs	r2, #2
 800c8ac:	68f8      	ldr	r0, [r7, #12]
 800c8ae:	f000 f9e9 	bl	800cc84 <SCSI_SenseCode>
    return -1;
 800c8b2:	f04f 33ff 	mov.w	r3, #4294967295
 800c8b6:	e084      	b.n	800c9c2 <SCSI_ReadCapacity16+0x176>
  }

  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	330a      	adds	r3, #10
 800c8bc:	781b      	ldrb	r3, [r3, #0]
 800c8be:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[11] << 16) |
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	330b      	adds	r3, #11
 800c8c4:	781b      	ldrb	r3, [r3, #0]
 800c8c6:	041b      	lsls	r3, r3, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800c8c8:	431a      	orrs	r2, r3
                          ((uint32_t)params[12] <<  8) |
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	330c      	adds	r3, #12
 800c8ce:	781b      	ldrb	r3, [r3, #0]
 800c8d0:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[11] << 16) |
 800c8d2:	4313      	orrs	r3, r2
                          (uint32_t)params[13];
 800c8d4:	687a      	ldr	r2, [r7, #4]
 800c8d6:	320d      	adds	r2, #13
 800c8d8:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[12] <<  8) |
 800c8da:	431a      	orrs	r2, r3
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800c8dc:	69bb      	ldr	r3, [r7, #24]
 800c8de:	60da      	str	r2, [r3, #12]

  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 800c8e0:	2300      	movs	r3, #0
 800c8e2:	77fb      	strb	r3, [r7, #31]
 800c8e4:	e007      	b.n	800c8f6 <SCSI_ReadCapacity16+0xaa>
  {
    hmsc->bot_data[idx] = 0U;
 800c8e6:	7ffb      	ldrb	r3, [r7, #31]
 800c8e8:	69ba      	ldr	r2, [r7, #24]
 800c8ea:	4413      	add	r3, r2
 800c8ec:	2200      	movs	r2, #0
 800c8ee:	741a      	strb	r2, [r3, #16]
  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 800c8f0:	7ffb      	ldrb	r3, [r7, #31]
 800c8f2:	3301      	adds	r3, #1
 800c8f4:	77fb      	strb	r3, [r7, #31]
 800c8f6:	7ffa      	ldrb	r2, [r7, #31]
 800c8f8:	69bb      	ldr	r3, [r7, #24]
 800c8fa:	68db      	ldr	r3, [r3, #12]
 800c8fc:	429a      	cmp	r2, r3
 800c8fe:	d3f2      	bcc.n	800c8e6 <SCSI_ReadCapacity16+0x9a>
  }

  hmsc->bot_data[4] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 24);
 800c900:	69ba      	ldr	r2, [r7, #24]
 800c902:	f241 0368 	movw	r3, #4200	; 0x1068
 800c906:	4413      	add	r3, r2
 800c908:	681b      	ldr	r3, [r3, #0]
 800c90a:	3b01      	subs	r3, #1
 800c90c:	0e1b      	lsrs	r3, r3, #24
 800c90e:	b2da      	uxtb	r2, r3
 800c910:	69bb      	ldr	r3, [r7, #24]
 800c912:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 16);
 800c914:	69ba      	ldr	r2, [r7, #24]
 800c916:	f241 0368 	movw	r3, #4200	; 0x1068
 800c91a:	4413      	add	r3, r2
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	3b01      	subs	r3, #1
 800c920:	0c1b      	lsrs	r3, r3, #16
 800c922:	b2da      	uxtb	r2, r3
 800c924:	69bb      	ldr	r3, [r7, #24]
 800c926:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >>  8);
 800c928:	69ba      	ldr	r2, [r7, #24]
 800c92a:	f241 0368 	movw	r3, #4200	; 0x1068
 800c92e:	4413      	add	r3, r2
 800c930:	681b      	ldr	r3, [r3, #0]
 800c932:	3b01      	subs	r3, #1
 800c934:	0a1b      	lsrs	r3, r3, #8
 800c936:	b2da      	uxtb	r2, r3
 800c938:	69bb      	ldr	r3, [r7, #24]
 800c93a:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(hmsc->scsi_blk_nbr - 1U);
 800c93c:	69ba      	ldr	r2, [r7, #24]
 800c93e:	f241 0368 	movw	r3, #4200	; 0x1068
 800c942:	4413      	add	r3, r2
 800c944:	681b      	ldr	r3, [r3, #0]
 800c946:	b2db      	uxtb	r3, r3
 800c948:	3b01      	subs	r3, #1
 800c94a:	b2da      	uxtb	r2, r3
 800c94c:	69bb      	ldr	r3, [r7, #24]
 800c94e:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data[8] = (uint8_t)(hmsc->scsi_blk_size >>  24);
 800c950:	69ba      	ldr	r2, [r7, #24]
 800c952:	f241 0364 	movw	r3, #4196	; 0x1064
 800c956:	4413      	add	r3, r2
 800c958:	881b      	ldrh	r3, [r3, #0]
 800c95a:	161b      	asrs	r3, r3, #24
 800c95c:	b2da      	uxtb	r2, r3
 800c95e:	69bb      	ldr	r3, [r7, #24]
 800c960:	761a      	strb	r2, [r3, #24]
  hmsc->bot_data[9] = (uint8_t)(hmsc->scsi_blk_size >>  16);
 800c962:	69ba      	ldr	r2, [r7, #24]
 800c964:	f241 0364 	movw	r3, #4196	; 0x1064
 800c968:	4413      	add	r3, r2
 800c96a:	881b      	ldrh	r3, [r3, #0]
 800c96c:	141b      	asrs	r3, r3, #16
 800c96e:	b2da      	uxtb	r2, r3
 800c970:	69bb      	ldr	r3, [r7, #24]
 800c972:	765a      	strb	r2, [r3, #25]
  hmsc->bot_data[10] = (uint8_t)(hmsc->scsi_blk_size >>  8);
 800c974:	69ba      	ldr	r2, [r7, #24]
 800c976:	f241 0364 	movw	r3, #4196	; 0x1064
 800c97a:	4413      	add	r3, r2
 800c97c:	881b      	ldrh	r3, [r3, #0]
 800c97e:	0a1b      	lsrs	r3, r3, #8
 800c980:	b29b      	uxth	r3, r3
 800c982:	b2da      	uxtb	r2, r3
 800c984:	69bb      	ldr	r3, [r7, #24]
 800c986:	769a      	strb	r2, [r3, #26]
  hmsc->bot_data[11] = (uint8_t)(hmsc->scsi_blk_size);
 800c988:	69ba      	ldr	r2, [r7, #24]
 800c98a:	f241 0364 	movw	r3, #4196	; 0x1064
 800c98e:	4413      	add	r3, r2
 800c990:	881b      	ldrh	r3, [r3, #0]
 800c992:	b2da      	uxtb	r2, r3
 800c994:	69bb      	ldr	r3, [r7, #24]
 800c996:	76da      	strb	r2, [r3, #27]

  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	330a      	adds	r3, #10
 800c99c:	781b      	ldrb	r3, [r3, #0]
 800c99e:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[11] << 16) |
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	330b      	adds	r3, #11
 800c9a4:	781b      	ldrb	r3, [r3, #0]
 800c9a6:	041b      	lsls	r3, r3, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800c9a8:	431a      	orrs	r2, r3
                          ((uint32_t)params[12] <<  8) |
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	330c      	adds	r3, #12
 800c9ae:	781b      	ldrb	r3, [r3, #0]
 800c9b0:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[11] << 16) |
 800c9b2:	4313      	orrs	r3, r2
                          (uint32_t)params[13];
 800c9b4:	687a      	ldr	r2, [r7, #4]
 800c9b6:	320d      	adds	r2, #13
 800c9b8:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[12] <<  8) |
 800c9ba:	431a      	orrs	r2, r3
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800c9bc:	69bb      	ldr	r3, [r7, #24]
 800c9be:	60da      	str	r2, [r3, #12]

  return 0;
 800c9c0:	2300      	movs	r3, #0
}
 800c9c2:	4618      	mov	r0, r3
 800c9c4:	3724      	adds	r7, #36	; 0x24
 800c9c6:	46bd      	mov	sp, r7
 800c9c8:	bd90      	pop	{r4, r7, pc}

0800c9ca <SCSI_ReadFormatCapacity>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadFormatCapacity(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800c9ca:	b580      	push	{r7, lr}
 800c9cc:	b088      	sub	sp, #32
 800c9ce:	af00      	add	r7, sp, #0
 800c9d0:	60f8      	str	r0, [r7, #12]
 800c9d2:	460b      	mov	r3, r1
 800c9d4:	607a      	str	r2, [r7, #4]
 800c9d6:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  uint16_t blk_size;
  uint32_t blk_nbr;
  uint16_t i;
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800c9d8:	68fb      	ldr	r3, [r7, #12]
 800c9da:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c9de:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 800c9e0:	69bb      	ldr	r3, [r7, #24]
 800c9e2:	2b00      	cmp	r3, #0
 800c9e4:	d102      	bne.n	800c9ec <SCSI_ReadFormatCapacity+0x22>
  {
    return -1;
 800c9e6:	f04f 33ff 	mov.w	r3, #4294967295
 800c9ea:	e05e      	b.n	800caaa <SCSI_ReadFormatCapacity+0xe0>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData)->GetCapacity(lun, &blk_nbr, &blk_size);
 800c9ec:	68fb      	ldr	r3, [r7, #12]
 800c9ee:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c9f2:	685b      	ldr	r3, [r3, #4]
 800c9f4:	f107 0214 	add.w	r2, r7, #20
 800c9f8:	f107 0110 	add.w	r1, r7, #16
 800c9fc:	7af8      	ldrb	r0, [r7, #11]
 800c9fe:	4798      	blx	r3
 800ca00:	4603      	mov	r3, r0
 800ca02:	75fb      	strb	r3, [r7, #23]

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 800ca04:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ca08:	2b00      	cmp	r3, #0
 800ca0a:	d106      	bne.n	800ca1a <SCSI_ReadFormatCapacity+0x50>
 800ca0c:	69ba      	ldr	r2, [r7, #24]
 800ca0e:	f241 0362 	movw	r3, #4194	; 0x1062
 800ca12:	4413      	add	r3, r2
 800ca14:	781b      	ldrb	r3, [r3, #0]
 800ca16:	2b02      	cmp	r3, #2
 800ca18:	d108      	bne.n	800ca2c <SCSI_ReadFormatCapacity+0x62>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800ca1a:	7af9      	ldrb	r1, [r7, #11]
 800ca1c:	233a      	movs	r3, #58	; 0x3a
 800ca1e:	2202      	movs	r2, #2
 800ca20:	68f8      	ldr	r0, [r7, #12]
 800ca22:	f000 f92f 	bl	800cc84 <SCSI_SenseCode>
    return -1;
 800ca26:	f04f 33ff 	mov.w	r3, #4294967295
 800ca2a:	e03e      	b.n	800caaa <SCSI_ReadFormatCapacity+0xe0>
  }

  for (i = 0U; i < 12U ; i++)
 800ca2c:	2300      	movs	r3, #0
 800ca2e:	83fb      	strh	r3, [r7, #30]
 800ca30:	e007      	b.n	800ca42 <SCSI_ReadFormatCapacity+0x78>
  {
    hmsc->bot_data[i] = 0U;
 800ca32:	8bfb      	ldrh	r3, [r7, #30]
 800ca34:	69ba      	ldr	r2, [r7, #24]
 800ca36:	4413      	add	r3, r2
 800ca38:	2200      	movs	r2, #0
 800ca3a:	741a      	strb	r2, [r3, #16]
  for (i = 0U; i < 12U ; i++)
 800ca3c:	8bfb      	ldrh	r3, [r7, #30]
 800ca3e:	3301      	adds	r3, #1
 800ca40:	83fb      	strh	r3, [r7, #30]
 800ca42:	8bfb      	ldrh	r3, [r7, #30]
 800ca44:	2b0b      	cmp	r3, #11
 800ca46:	d9f4      	bls.n	800ca32 <SCSI_ReadFormatCapacity+0x68>
  }

  hmsc->bot_data[3] = 0x08U;
 800ca48:	69bb      	ldr	r3, [r7, #24]
 800ca4a:	2208      	movs	r2, #8
 800ca4c:	74da      	strb	r2, [r3, #19]
  hmsc->bot_data[4] = (uint8_t)((blk_nbr - 1U) >> 24);
 800ca4e:	693b      	ldr	r3, [r7, #16]
 800ca50:	3b01      	subs	r3, #1
 800ca52:	0e1b      	lsrs	r3, r3, #24
 800ca54:	b2da      	uxtb	r2, r3
 800ca56:	69bb      	ldr	r3, [r7, #24]
 800ca58:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)((blk_nbr - 1U) >> 16);
 800ca5a:	693b      	ldr	r3, [r7, #16]
 800ca5c:	3b01      	subs	r3, #1
 800ca5e:	0c1b      	lsrs	r3, r3, #16
 800ca60:	b2da      	uxtb	r2, r3
 800ca62:	69bb      	ldr	r3, [r7, #24]
 800ca64:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)((blk_nbr - 1U) >>  8);
 800ca66:	693b      	ldr	r3, [r7, #16]
 800ca68:	3b01      	subs	r3, #1
 800ca6a:	0a1b      	lsrs	r3, r3, #8
 800ca6c:	b2da      	uxtb	r2, r3
 800ca6e:	69bb      	ldr	r3, [r7, #24]
 800ca70:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(blk_nbr - 1U);
 800ca72:	693b      	ldr	r3, [r7, #16]
 800ca74:	b2db      	uxtb	r3, r3
 800ca76:	3b01      	subs	r3, #1
 800ca78:	b2da      	uxtb	r2, r3
 800ca7a:	69bb      	ldr	r3, [r7, #24]
 800ca7c:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data[8] = 0x02U;
 800ca7e:	69bb      	ldr	r3, [r7, #24]
 800ca80:	2202      	movs	r2, #2
 800ca82:	761a      	strb	r2, [r3, #24]
  hmsc->bot_data[9] = (uint8_t)(blk_size >>  16);
 800ca84:	8abb      	ldrh	r3, [r7, #20]
 800ca86:	141b      	asrs	r3, r3, #16
 800ca88:	b2da      	uxtb	r2, r3
 800ca8a:	69bb      	ldr	r3, [r7, #24]
 800ca8c:	765a      	strb	r2, [r3, #25]
  hmsc->bot_data[10] = (uint8_t)(blk_size >>  8);
 800ca8e:	8abb      	ldrh	r3, [r7, #20]
 800ca90:	0a1b      	lsrs	r3, r3, #8
 800ca92:	b29b      	uxth	r3, r3
 800ca94:	b2da      	uxtb	r2, r3
 800ca96:	69bb      	ldr	r3, [r7, #24]
 800ca98:	769a      	strb	r2, [r3, #26]
  hmsc->bot_data[11] = (uint8_t)(blk_size);
 800ca9a:	8abb      	ldrh	r3, [r7, #20]
 800ca9c:	b2da      	uxtb	r2, r3
 800ca9e:	69bb      	ldr	r3, [r7, #24]
 800caa0:	76da      	strb	r2, [r3, #27]

  hmsc->bot_data_length = 12U;
 800caa2:	69bb      	ldr	r3, [r7, #24]
 800caa4:	220c      	movs	r2, #12
 800caa6:	60da      	str	r2, [r3, #12]

  return 0;
 800caa8:	2300      	movs	r3, #0
}
 800caaa:	4618      	mov	r0, r3
 800caac:	3720      	adds	r7, #32
 800caae:	46bd      	mov	sp, r7
 800cab0:	bd80      	pop	{r7, pc}
	...

0800cab4 <SCSI_ModeSense6>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ModeSense6(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800cab4:	b580      	push	{r7, lr}
 800cab6:	b086      	sub	sp, #24
 800cab8:	af00      	add	r7, sp, #0
 800caba:	60f8      	str	r0, [r7, #12]
 800cabc:	460b      	mov	r3, r1
 800cabe:	607a      	str	r2, [r7, #4]
 800cac0:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800cac2:	68fb      	ldr	r3, [r7, #12]
 800cac4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800cac8:	613b      	str	r3, [r7, #16]
  uint16_t len = MODE_SENSE6_LEN;
 800caca:	2317      	movs	r3, #23
 800cacc:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 800cace:	693b      	ldr	r3, [r7, #16]
 800cad0:	2b00      	cmp	r3, #0
 800cad2:	d102      	bne.n	800cada <SCSI_ModeSense6+0x26>
  {
    return -1;
 800cad4:	f04f 33ff 	mov.w	r3, #4294967295
 800cad8:	e011      	b.n	800cafe <SCSI_ModeSense6+0x4a>
  }

  if (params[4] <= len)
 800cada:	687b      	ldr	r3, [r7, #4]
 800cadc:	3304      	adds	r3, #4
 800cade:	781b      	ldrb	r3, [r3, #0]
 800cae0:	b29b      	uxth	r3, r3
 800cae2:	8afa      	ldrh	r2, [r7, #22]
 800cae4:	429a      	cmp	r2, r3
 800cae6:	d303      	bcc.n	800caf0 <SCSI_ModeSense6+0x3c>
  {
    len = params[4];
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	3304      	adds	r3, #4
 800caec:	781b      	ldrb	r3, [r3, #0]
 800caee:	82fb      	strh	r3, [r7, #22]
  }

  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense6_data, len);
 800caf0:	8afb      	ldrh	r3, [r7, #22]
 800caf2:	461a      	mov	r2, r3
 800caf4:	4904      	ldr	r1, [pc, #16]	; (800cb08 <SCSI_ModeSense6+0x54>)
 800caf6:	6938      	ldr	r0, [r7, #16]
 800caf8:	f000 fe8d 	bl	800d816 <SCSI_UpdateBotData>

  return 0;
 800cafc:	2300      	movs	r3, #0
}
 800cafe:	4618      	mov	r0, r3
 800cb00:	3718      	adds	r7, #24
 800cb02:	46bd      	mov	sp, r7
 800cb04:	bd80      	pop	{r7, pc}
 800cb06:	bf00      	nop
 800cb08:	24000158 	.word	0x24000158

0800cb0c <SCSI_ModeSense10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ModeSense10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800cb0c:	b580      	push	{r7, lr}
 800cb0e:	b086      	sub	sp, #24
 800cb10:	af00      	add	r7, sp, #0
 800cb12:	60f8      	str	r0, [r7, #12]
 800cb14:	460b      	mov	r3, r1
 800cb16:	607a      	str	r2, [r7, #4]
 800cb18:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800cb1a:	68fb      	ldr	r3, [r7, #12]
 800cb1c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800cb20:	613b      	str	r3, [r7, #16]
  uint16_t len = MODE_SENSE10_LEN;
 800cb22:	231b      	movs	r3, #27
 800cb24:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 800cb26:	693b      	ldr	r3, [r7, #16]
 800cb28:	2b00      	cmp	r3, #0
 800cb2a:	d102      	bne.n	800cb32 <SCSI_ModeSense10+0x26>
  {
    return -1;
 800cb2c:	f04f 33ff 	mov.w	r3, #4294967295
 800cb30:	e011      	b.n	800cb56 <SCSI_ModeSense10+0x4a>
  }

  if (params[8] <= len)
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	3308      	adds	r3, #8
 800cb36:	781b      	ldrb	r3, [r3, #0]
 800cb38:	b29b      	uxth	r3, r3
 800cb3a:	8afa      	ldrh	r2, [r7, #22]
 800cb3c:	429a      	cmp	r2, r3
 800cb3e:	d303      	bcc.n	800cb48 <SCSI_ModeSense10+0x3c>
  {
    len = params[8];
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	3308      	adds	r3, #8
 800cb44:	781b      	ldrb	r3, [r3, #0]
 800cb46:	82fb      	strh	r3, [r7, #22]
  }

  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense10_data, len);
 800cb48:	8afb      	ldrh	r3, [r7, #22]
 800cb4a:	461a      	mov	r2, r3
 800cb4c:	4904      	ldr	r1, [pc, #16]	; (800cb60 <SCSI_ModeSense10+0x54>)
 800cb4e:	6938      	ldr	r0, [r7, #16]
 800cb50:	f000 fe61 	bl	800d816 <SCSI_UpdateBotData>

  return 0;
 800cb54:	2300      	movs	r3, #0
}
 800cb56:	4618      	mov	r0, r3
 800cb58:	3718      	adds	r7, #24
 800cb5a:	46bd      	mov	sp, r7
 800cb5c:	bd80      	pop	{r7, pc}
 800cb5e:	bf00      	nop
 800cb60:	24000170 	.word	0x24000170

0800cb64 <SCSI_RequestSense>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_RequestSense(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800cb64:	b580      	push	{r7, lr}
 800cb66:	b086      	sub	sp, #24
 800cb68:	af00      	add	r7, sp, #0
 800cb6a:	60f8      	str	r0, [r7, #12]
 800cb6c:	460b      	mov	r3, r1
 800cb6e:	607a      	str	r2, [r7, #4]
 800cb70:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  uint8_t i;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800cb72:	68fb      	ldr	r3, [r7, #12]
 800cb74:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800cb78:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 800cb7a:	693b      	ldr	r3, [r7, #16]
 800cb7c:	2b00      	cmp	r3, #0
 800cb7e:	d102      	bne.n	800cb86 <SCSI_RequestSense+0x22>
  {
    return -1;
 800cb80:	f04f 33ff 	mov.w	r3, #4294967295
 800cb84:	e07a      	b.n	800cc7c <SCSI_RequestSense+0x118>
  }

  if (hmsc->cbw.dDataLength == 0U)
 800cb86:	693a      	ldr	r2, [r7, #16]
 800cb88:	f241 0318 	movw	r3, #4120	; 0x1018
 800cb8c:	4413      	add	r3, r2
 800cb8e:	681b      	ldr	r3, [r3, #0]
 800cb90:	2b00      	cmp	r3, #0
 800cb92:	d10c      	bne.n	800cbae <SCSI_RequestSense+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800cb94:	693a      	ldr	r2, [r7, #16]
 800cb96:	f241 031d 	movw	r3, #4125	; 0x101d
 800cb9a:	4413      	add	r3, r2
 800cb9c:	7819      	ldrb	r1, [r3, #0]
 800cb9e:	2320      	movs	r3, #32
 800cba0:	2205      	movs	r2, #5
 800cba2:	68f8      	ldr	r0, [r7, #12]
 800cba4:	f000 f86e 	bl	800cc84 <SCSI_SenseCode>
    return -1;
 800cba8:	f04f 33ff 	mov.w	r3, #4294967295
 800cbac:	e066      	b.n	800cc7c <SCSI_RequestSense+0x118>
  }

  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 800cbae:	2300      	movs	r3, #0
 800cbb0:	75fb      	strb	r3, [r7, #23]
 800cbb2:	e007      	b.n	800cbc4 <SCSI_RequestSense+0x60>
  {
    hmsc->bot_data[i] = 0U;
 800cbb4:	7dfb      	ldrb	r3, [r7, #23]
 800cbb6:	693a      	ldr	r2, [r7, #16]
 800cbb8:	4413      	add	r3, r2
 800cbba:	2200      	movs	r2, #0
 800cbbc:	741a      	strb	r2, [r3, #16]
  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 800cbbe:	7dfb      	ldrb	r3, [r7, #23]
 800cbc0:	3301      	adds	r3, #1
 800cbc2:	75fb      	strb	r3, [r7, #23]
 800cbc4:	7dfb      	ldrb	r3, [r7, #23]
 800cbc6:	2b11      	cmp	r3, #17
 800cbc8:	d9f4      	bls.n	800cbb4 <SCSI_RequestSense+0x50>
  }

  hmsc->bot_data[0] = 0x70U;
 800cbca:	693b      	ldr	r3, [r7, #16]
 800cbcc:	2270      	movs	r2, #112	; 0x70
 800cbce:	741a      	strb	r2, [r3, #16]
  hmsc->bot_data[7] = REQUEST_SENSE_DATA_LEN - 6U;
 800cbd0:	693b      	ldr	r3, [r7, #16]
 800cbd2:	220c      	movs	r2, #12
 800cbd4:	75da      	strb	r2, [r3, #23]

  if ((hmsc->scsi_sense_head != hmsc->scsi_sense_tail))
 800cbd6:	693b      	ldr	r3, [r7, #16]
 800cbd8:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 800cbdc:	781a      	ldrb	r2, [r3, #0]
 800cbde:	6939      	ldr	r1, [r7, #16]
 800cbe0:	f241 0361 	movw	r3, #4193	; 0x1061
 800cbe4:	440b      	add	r3, r1
 800cbe6:	781b      	ldrb	r3, [r3, #0]
 800cbe8:	429a      	cmp	r2, r3
 800cbea:	d038      	beq.n	800cc5e <SCSI_RequestSense+0xfa>
  {
    hmsc->bot_data[2] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].Skey;
 800cbec:	693b      	ldr	r3, [r7, #16]
 800cbee:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 800cbf2:	781b      	ldrb	r3, [r3, #0]
 800cbf4:	461a      	mov	r2, r3
 800cbf6:	693b      	ldr	r3, [r7, #16]
 800cbf8:	f502 7202 	add.w	r2, r2, #520	; 0x208
 800cbfc:	f813 2032 	ldrb.w	r2, [r3, r2, lsl #3]
 800cc00:	693b      	ldr	r3, [r7, #16]
 800cc02:	749a      	strb	r2, [r3, #18]
    hmsc->bot_data[12] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASC;
 800cc04:	693b      	ldr	r3, [r7, #16]
 800cc06:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 800cc0a:	781b      	ldrb	r3, [r3, #0]
 800cc0c:	693a      	ldr	r2, [r7, #16]
 800cc0e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800cc12:	00db      	lsls	r3, r3, #3
 800cc14:	4413      	add	r3, r2
 800cc16:	791a      	ldrb	r2, [r3, #4]
 800cc18:	693b      	ldr	r3, [r7, #16]
 800cc1a:	771a      	strb	r2, [r3, #28]
    hmsc->bot_data[13] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASCQ;
 800cc1c:	693b      	ldr	r3, [r7, #16]
 800cc1e:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 800cc22:	781b      	ldrb	r3, [r3, #0]
 800cc24:	693a      	ldr	r2, [r7, #16]
 800cc26:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800cc2a:	00db      	lsls	r3, r3, #3
 800cc2c:	4413      	add	r3, r2
 800cc2e:	795a      	ldrb	r2, [r3, #5]
 800cc30:	693b      	ldr	r3, [r7, #16]
 800cc32:	775a      	strb	r2, [r3, #29]
    hmsc->scsi_sense_head++;
 800cc34:	693b      	ldr	r3, [r7, #16]
 800cc36:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 800cc3a:	781b      	ldrb	r3, [r3, #0]
 800cc3c:	3301      	adds	r3, #1
 800cc3e:	b2da      	uxtb	r2, r3
 800cc40:	693b      	ldr	r3, [r7, #16]
 800cc42:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 800cc46:	701a      	strb	r2, [r3, #0]

    if (hmsc->scsi_sense_head == SENSE_LIST_DEEPTH)
 800cc48:	693b      	ldr	r3, [r7, #16]
 800cc4a:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 800cc4e:	781b      	ldrb	r3, [r3, #0]
 800cc50:	2b04      	cmp	r3, #4
 800cc52:	d104      	bne.n	800cc5e <SCSI_RequestSense+0xfa>
    {
      hmsc->scsi_sense_head = 0U;
 800cc54:	693b      	ldr	r3, [r7, #16]
 800cc56:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 800cc5a:	2200      	movs	r2, #0
 800cc5c:	701a      	strb	r2, [r3, #0]
    }
  }

  hmsc->bot_data_length = REQUEST_SENSE_DATA_LEN;
 800cc5e:	693b      	ldr	r3, [r7, #16]
 800cc60:	2212      	movs	r2, #18
 800cc62:	60da      	str	r2, [r3, #12]

  if (params[4] <= REQUEST_SENSE_DATA_LEN)
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	3304      	adds	r3, #4
 800cc68:	781b      	ldrb	r3, [r3, #0]
 800cc6a:	2b12      	cmp	r3, #18
 800cc6c:	d805      	bhi.n	800cc7a <SCSI_RequestSense+0x116>
  {
    hmsc->bot_data_length = params[4];
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	3304      	adds	r3, #4
 800cc72:	781b      	ldrb	r3, [r3, #0]
 800cc74:	461a      	mov	r2, r3
 800cc76:	693b      	ldr	r3, [r7, #16]
 800cc78:	60da      	str	r2, [r3, #12]
  }

  return 0;
 800cc7a:	2300      	movs	r3, #0
}
 800cc7c:	4618      	mov	r0, r3
 800cc7e:	3718      	adds	r7, #24
 800cc80:	46bd      	mov	sp, r7
 800cc82:	bd80      	pop	{r7, pc}

0800cc84 <SCSI_SenseCode>:
  * @param  ASC: Additional Sense Code
  * @retval none

  */
void SCSI_SenseCode(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t sKey, uint8_t ASC)
{
 800cc84:	b480      	push	{r7}
 800cc86:	b085      	sub	sp, #20
 800cc88:	af00      	add	r7, sp, #0
 800cc8a:	6078      	str	r0, [r7, #4]
 800cc8c:	4608      	mov	r0, r1
 800cc8e:	4611      	mov	r1, r2
 800cc90:	461a      	mov	r2, r3
 800cc92:	4603      	mov	r3, r0
 800cc94:	70fb      	strb	r3, [r7, #3]
 800cc96:	460b      	mov	r3, r1
 800cc98:	70bb      	strb	r3, [r7, #2]
 800cc9a:	4613      	mov	r3, r2
 800cc9c:	707b      	strb	r3, [r7, #1]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800cc9e:	687b      	ldr	r3, [r7, #4]
 800cca0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800cca4:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 800cca6:	68fb      	ldr	r3, [r7, #12]
 800cca8:	2b00      	cmp	r3, #0
 800ccaa:	d03e      	beq.n	800cd2a <SCSI_SenseCode+0xa6>
  {
    return;
  }

  hmsc->scsi_sense[hmsc->scsi_sense_tail].Skey = sKey;
 800ccac:	68fa      	ldr	r2, [r7, #12]
 800ccae:	f241 0361 	movw	r3, #4193	; 0x1061
 800ccb2:	4413      	add	r3, r2
 800ccb4:	781b      	ldrb	r3, [r3, #0]
 800ccb6:	461a      	mov	r2, r3
 800ccb8:	68fb      	ldr	r3, [r7, #12]
 800ccba:	f502 7202 	add.w	r2, r2, #520	; 0x208
 800ccbe:	78b9      	ldrb	r1, [r7, #2]
 800ccc0:	f803 1032 	strb.w	r1, [r3, r2, lsl #3]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASC = ASC;
 800ccc4:	68fa      	ldr	r2, [r7, #12]
 800ccc6:	f241 0361 	movw	r3, #4193	; 0x1061
 800ccca:	4413      	add	r3, r2
 800cccc:	781b      	ldrb	r3, [r3, #0]
 800ccce:	68fa      	ldr	r2, [r7, #12]
 800ccd0:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800ccd4:	00db      	lsls	r3, r3, #3
 800ccd6:	4413      	add	r3, r2
 800ccd8:	787a      	ldrb	r2, [r7, #1]
 800ccda:	711a      	strb	r2, [r3, #4]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASCQ = 0U;
 800ccdc:	68fa      	ldr	r2, [r7, #12]
 800ccde:	f241 0361 	movw	r3, #4193	; 0x1061
 800cce2:	4413      	add	r3, r2
 800cce4:	781b      	ldrb	r3, [r3, #0]
 800cce6:	68fa      	ldr	r2, [r7, #12]
 800cce8:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800ccec:	00db      	lsls	r3, r3, #3
 800ccee:	4413      	add	r3, r2
 800ccf0:	2200      	movs	r2, #0
 800ccf2:	715a      	strb	r2, [r3, #5]
  hmsc->scsi_sense_tail++;
 800ccf4:	68fa      	ldr	r2, [r7, #12]
 800ccf6:	f241 0361 	movw	r3, #4193	; 0x1061
 800ccfa:	4413      	add	r3, r2
 800ccfc:	781b      	ldrb	r3, [r3, #0]
 800ccfe:	3301      	adds	r3, #1
 800cd00:	b2d9      	uxtb	r1, r3
 800cd02:	68fa      	ldr	r2, [r7, #12]
 800cd04:	f241 0361 	movw	r3, #4193	; 0x1061
 800cd08:	4413      	add	r3, r2
 800cd0a:	460a      	mov	r2, r1
 800cd0c:	701a      	strb	r2, [r3, #0]

  if (hmsc->scsi_sense_tail == SENSE_LIST_DEEPTH)
 800cd0e:	68fa      	ldr	r2, [r7, #12]
 800cd10:	f241 0361 	movw	r3, #4193	; 0x1061
 800cd14:	4413      	add	r3, r2
 800cd16:	781b      	ldrb	r3, [r3, #0]
 800cd18:	2b04      	cmp	r3, #4
 800cd1a:	d107      	bne.n	800cd2c <SCSI_SenseCode+0xa8>
  {
    hmsc->scsi_sense_tail = 0U;
 800cd1c:	68fa      	ldr	r2, [r7, #12]
 800cd1e:	f241 0361 	movw	r3, #4193	; 0x1061
 800cd22:	4413      	add	r3, r2
 800cd24:	2200      	movs	r2, #0
 800cd26:	701a      	strb	r2, [r3, #0]
 800cd28:	e000      	b.n	800cd2c <SCSI_SenseCode+0xa8>
    return;
 800cd2a:	bf00      	nop
  }
}
 800cd2c:	3714      	adds	r7, #20
 800cd2e:	46bd      	mov	sp, r7
 800cd30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd34:	4770      	bx	lr

0800cd36 <SCSI_StartStopUnit>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_StartStopUnit(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800cd36:	b580      	push	{r7, lr}
 800cd38:	b086      	sub	sp, #24
 800cd3a:	af00      	add	r7, sp, #0
 800cd3c:	60f8      	str	r0, [r7, #12]
 800cd3e:	460b      	mov	r3, r1
 800cd40:	607a      	str	r2, [r7, #4]
 800cd42:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800cd44:	68fb      	ldr	r3, [r7, #12]
 800cd46:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800cd4a:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800cd4c:	697b      	ldr	r3, [r7, #20]
 800cd4e:	2b00      	cmp	r3, #0
 800cd50:	d102      	bne.n	800cd58 <SCSI_StartStopUnit+0x22>
  {
    return -1;
 800cd52:	f04f 33ff 	mov.w	r3, #4294967295
 800cd56:	e043      	b.n	800cde0 <SCSI_StartStopUnit+0xaa>
  }

  if ((hmsc->scsi_medium_state == SCSI_MEDIUM_LOCKED) && ((params[4] & 0x3U) == 2U))
 800cd58:	697a      	ldr	r2, [r7, #20]
 800cd5a:	f241 0362 	movw	r3, #4194	; 0x1062
 800cd5e:	4413      	add	r3, r2
 800cd60:	781b      	ldrb	r3, [r3, #0]
 800cd62:	2b01      	cmp	r3, #1
 800cd64:	d10f      	bne.n	800cd86 <SCSI_StartStopUnit+0x50>
 800cd66:	687b      	ldr	r3, [r7, #4]
 800cd68:	3304      	adds	r3, #4
 800cd6a:	781b      	ldrb	r3, [r3, #0]
 800cd6c:	f003 0303 	and.w	r3, r3, #3
 800cd70:	2b02      	cmp	r3, #2
 800cd72:	d108      	bne.n	800cd86 <SCSI_StartStopUnit+0x50>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
 800cd74:	7af9      	ldrb	r1, [r7, #11]
 800cd76:	2324      	movs	r3, #36	; 0x24
 800cd78:	2205      	movs	r2, #5
 800cd7a:	68f8      	ldr	r0, [r7, #12]
 800cd7c:	f7ff ff82 	bl	800cc84 <SCSI_SenseCode>

    return -1;
 800cd80:	f04f 33ff 	mov.w	r3, #4294967295
 800cd84:	e02c      	b.n	800cde0 <SCSI_StartStopUnit+0xaa>
  }

  if ((params[4] & 0x3U) == 0x1U) /* START=1 */
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	3304      	adds	r3, #4
 800cd8a:	781b      	ldrb	r3, [r3, #0]
 800cd8c:	f003 0303 	and.w	r3, r3, #3
 800cd90:	2b01      	cmp	r3, #1
 800cd92:	d106      	bne.n	800cda2 <SCSI_StartStopUnit+0x6c>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 800cd94:	697a      	ldr	r2, [r7, #20]
 800cd96:	f241 0362 	movw	r3, #4194	; 0x1062
 800cd9a:	4413      	add	r3, r2
 800cd9c:	2200      	movs	r2, #0
 800cd9e:	701a      	strb	r2, [r3, #0]
 800cda0:	e01a      	b.n	800cdd8 <SCSI_StartStopUnit+0xa2>
  }
  else if ((params[4] & 0x3U) == 0x2U) /* START=0 and LOEJ Load Eject=1 */
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	3304      	adds	r3, #4
 800cda6:	781b      	ldrb	r3, [r3, #0]
 800cda8:	f003 0303 	and.w	r3, r3, #3
 800cdac:	2b02      	cmp	r3, #2
 800cdae:	d106      	bne.n	800cdbe <SCSI_StartStopUnit+0x88>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_EJECTED;
 800cdb0:	697a      	ldr	r2, [r7, #20]
 800cdb2:	f241 0362 	movw	r3, #4194	; 0x1062
 800cdb6:	4413      	add	r3, r2
 800cdb8:	2202      	movs	r2, #2
 800cdba:	701a      	strb	r2, [r3, #0]
 800cdbc:	e00c      	b.n	800cdd8 <SCSI_StartStopUnit+0xa2>
  }
  else if ((params[4] & 0x3U) == 0x3U) /* START=1 and LOEJ Load Eject=1 */
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	3304      	adds	r3, #4
 800cdc2:	781b      	ldrb	r3, [r3, #0]
 800cdc4:	f003 0303 	and.w	r3, r3, #3
 800cdc8:	2b03      	cmp	r3, #3
 800cdca:	d105      	bne.n	800cdd8 <SCSI_StartStopUnit+0xa2>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 800cdcc:	697a      	ldr	r2, [r7, #20]
 800cdce:	f241 0362 	movw	r3, #4194	; 0x1062
 800cdd2:	4413      	add	r3, r2
 800cdd4:	2200      	movs	r2, #0
 800cdd6:	701a      	strb	r2, [r3, #0]
  }
  else
  {
    /* .. */
  }
  hmsc->bot_data_length = 0U;
 800cdd8:	697b      	ldr	r3, [r7, #20]
 800cdda:	2200      	movs	r2, #0
 800cddc:	60da      	str	r2, [r3, #12]

  return 0;
 800cdde:	2300      	movs	r3, #0
}
 800cde0:	4618      	mov	r0, r3
 800cde2:	3718      	adds	r7, #24
 800cde4:	46bd      	mov	sp, r7
 800cde6:	bd80      	pop	{r7, pc}

0800cde8 <SCSI_AllowPreventRemovable>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_AllowPreventRemovable(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800cde8:	b480      	push	{r7}
 800cdea:	b087      	sub	sp, #28
 800cdec:	af00      	add	r7, sp, #0
 800cdee:	60f8      	str	r0, [r7, #12]
 800cdf0:	460b      	mov	r3, r1
 800cdf2:	607a      	str	r2, [r7, #4]
 800cdf4:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800cdf6:	68fb      	ldr	r3, [r7, #12]
 800cdf8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800cdfc:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800cdfe:	697b      	ldr	r3, [r7, #20]
 800ce00:	2b00      	cmp	r3, #0
 800ce02:	d102      	bne.n	800ce0a <SCSI_AllowPreventRemovable+0x22>
  {
    return -1;
 800ce04:	f04f 33ff 	mov.w	r3, #4294967295
 800ce08:	e015      	b.n	800ce36 <SCSI_AllowPreventRemovable+0x4e>
  }

  if (params[4] == 0U)
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	3304      	adds	r3, #4
 800ce0e:	781b      	ldrb	r3, [r3, #0]
 800ce10:	2b00      	cmp	r3, #0
 800ce12:	d106      	bne.n	800ce22 <SCSI_AllowPreventRemovable+0x3a>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 800ce14:	697a      	ldr	r2, [r7, #20]
 800ce16:	f241 0362 	movw	r3, #4194	; 0x1062
 800ce1a:	4413      	add	r3, r2
 800ce1c:	2200      	movs	r2, #0
 800ce1e:	701a      	strb	r2, [r3, #0]
 800ce20:	e005      	b.n	800ce2e <SCSI_AllowPreventRemovable+0x46>
  }
  else
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_LOCKED;
 800ce22:	697a      	ldr	r2, [r7, #20]
 800ce24:	f241 0362 	movw	r3, #4194	; 0x1062
 800ce28:	4413      	add	r3, r2
 800ce2a:	2201      	movs	r2, #1
 800ce2c:	701a      	strb	r2, [r3, #0]
  }

  hmsc->bot_data_length = 0U;
 800ce2e:	697b      	ldr	r3, [r7, #20]
 800ce30:	2200      	movs	r2, #0
 800ce32:	60da      	str	r2, [r3, #12]

  return 0;
 800ce34:	2300      	movs	r3, #0
}
 800ce36:	4618      	mov	r0, r3
 800ce38:	371c      	adds	r7, #28
 800ce3a:	46bd      	mov	sp, r7
 800ce3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce40:	4770      	bx	lr

0800ce42 <SCSI_Read10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Read10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800ce42:	b580      	push	{r7, lr}
 800ce44:	b086      	sub	sp, #24
 800ce46:	af00      	add	r7, sp, #0
 800ce48:	60f8      	str	r0, [r7, #12]
 800ce4a:	460b      	mov	r3, r1
 800ce4c:	607a      	str	r2, [r7, #4]
 800ce4e:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800ce50:	68fb      	ldr	r3, [r7, #12]
 800ce52:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ce56:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800ce58:	697b      	ldr	r3, [r7, #20]
 800ce5a:	2b00      	cmp	r3, #0
 800ce5c:	d102      	bne.n	800ce64 <SCSI_Read10+0x22>
  {
    return -1;
 800ce5e:	f04f 33ff 	mov.w	r3, #4294967295
 800ce62:	e0a2      	b.n	800cfaa <SCSI_Read10+0x168>
  }

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800ce64:	697b      	ldr	r3, [r7, #20]
 800ce66:	7a1b      	ldrb	r3, [r3, #8]
 800ce68:	2b00      	cmp	r3, #0
 800ce6a:	f040 8094 	bne.w	800cf96 <SCSI_Read10+0x154>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 800ce6e:	697a      	ldr	r2, [r7, #20]
 800ce70:	f241 031c 	movw	r3, #4124	; 0x101c
 800ce74:	4413      	add	r3, r2
 800ce76:	781b      	ldrb	r3, [r3, #0]
 800ce78:	b25b      	sxtb	r3, r3
 800ce7a:	2b00      	cmp	r3, #0
 800ce7c:	db0c      	blt.n	800ce98 <SCSI_Read10+0x56>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800ce7e:	697a      	ldr	r2, [r7, #20]
 800ce80:	f241 031d 	movw	r3, #4125	; 0x101d
 800ce84:	4413      	add	r3, r2
 800ce86:	7819      	ldrb	r1, [r3, #0]
 800ce88:	2320      	movs	r3, #32
 800ce8a:	2205      	movs	r2, #5
 800ce8c:	68f8      	ldr	r0, [r7, #12]
 800ce8e:	f7ff fef9 	bl	800cc84 <SCSI_SenseCode>
      return -1;
 800ce92:	f04f 33ff 	mov.w	r3, #4294967295
 800ce96:	e088      	b.n	800cfaa <SCSI_Read10+0x168>
    }

    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 800ce98:	697a      	ldr	r2, [r7, #20]
 800ce9a:	f241 0362 	movw	r3, #4194	; 0x1062
 800ce9e:	4413      	add	r3, r2
 800cea0:	781b      	ldrb	r3, [r3, #0]
 800cea2:	2b02      	cmp	r3, #2
 800cea4:	d108      	bne.n	800ceb8 <SCSI_Read10+0x76>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800cea6:	7af9      	ldrb	r1, [r7, #11]
 800cea8:	233a      	movs	r3, #58	; 0x3a
 800ceaa:	2202      	movs	r2, #2
 800ceac:	68f8      	ldr	r0, [r7, #12]
 800ceae:	f7ff fee9 	bl	800cc84 <SCSI_SenseCode>

      return -1;
 800ceb2:	f04f 33ff 	mov.w	r3, #4294967295
 800ceb6:	e078      	b.n	800cfaa <SCSI_Read10+0x168>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData)->IsReady(lun) != 0)
 800ceb8:	68fb      	ldr	r3, [r7, #12]
 800ceba:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800cebe:	689b      	ldr	r3, [r3, #8]
 800cec0:	7afa      	ldrb	r2, [r7, #11]
 800cec2:	4610      	mov	r0, r2
 800cec4:	4798      	blx	r3
 800cec6:	4603      	mov	r3, r0
 800cec8:	2b00      	cmp	r3, #0
 800ceca:	d008      	beq.n	800cede <SCSI_Read10+0x9c>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800cecc:	7af9      	ldrb	r1, [r7, #11]
 800cece:	233a      	movs	r3, #58	; 0x3a
 800ced0:	2202      	movs	r2, #2
 800ced2:	68f8      	ldr	r0, [r7, #12]
 800ced4:	f7ff fed6 	bl	800cc84 <SCSI_SenseCode>
      return -1;
 800ced8:	f04f 33ff 	mov.w	r3, #4294967295
 800cedc:	e065      	b.n	800cfaa <SCSI_Read10+0x168>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	3302      	adds	r3, #2
 800cee2:	781b      	ldrb	r3, [r3, #0]
 800cee4:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	3303      	adds	r3, #3
 800ceea:	781b      	ldrb	r3, [r3, #0]
 800ceec:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800ceee:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] <<  8) |
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	3304      	adds	r3, #4
 800cef4:	781b      	ldrb	r3, [r3, #0]
 800cef6:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 800cef8:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 800cefa:	687a      	ldr	r2, [r7, #4]
 800cefc:	3205      	adds	r2, #5
 800cefe:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] <<  8) |
 800cf00:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800cf02:	6979      	ldr	r1, [r7, #20]
 800cf04:	f241 036c 	movw	r3, #4204	; 0x106c
 800cf08:	440b      	add	r3, r1
 800cf0a:	601a      	str	r2, [r3, #0]

    hmsc->scsi_blk_len = ((uint32_t)params[7] <<  8) | (uint32_t)params[8];
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	3307      	adds	r3, #7
 800cf10:	781b      	ldrb	r3, [r3, #0]
 800cf12:	021b      	lsls	r3, r3, #8
 800cf14:	687a      	ldr	r2, [r7, #4]
 800cf16:	3208      	adds	r2, #8
 800cf18:	7812      	ldrb	r2, [r2, #0]
 800cf1a:	431a      	orrs	r2, r3
 800cf1c:	6979      	ldr	r1, [r7, #20]
 800cf1e:	f241 0370 	movw	r3, #4208	; 0x1070
 800cf22:	440b      	add	r3, r1
 800cf24:	601a      	str	r2, [r3, #0]

    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 800cf26:	697a      	ldr	r2, [r7, #20]
 800cf28:	f241 036c 	movw	r3, #4204	; 0x106c
 800cf2c:	4413      	add	r3, r2
 800cf2e:	6818      	ldr	r0, [r3, #0]
 800cf30:	697a      	ldr	r2, [r7, #20]
 800cf32:	f241 0370 	movw	r3, #4208	; 0x1070
 800cf36:	4413      	add	r3, r2
 800cf38:	681b      	ldr	r3, [r3, #0]
 800cf3a:	7af9      	ldrb	r1, [r7, #11]
 800cf3c:	4602      	mov	r2, r0
 800cf3e:	68f8      	ldr	r0, [r7, #12]
 800cf40:	f000 fb03 	bl	800d54a <SCSI_CheckAddressRange>
 800cf44:	4603      	mov	r3, r0
 800cf46:	2b00      	cmp	r3, #0
 800cf48:	da02      	bge.n	800cf50 <SCSI_Read10+0x10e>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 800cf4a:	f04f 33ff 	mov.w	r3, #4294967295
 800cf4e:	e02c      	b.n	800cfaa <SCSI_Read10+0x168>
    }

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (hmsc->scsi_blk_len * hmsc->scsi_blk_size))
 800cf50:	697a      	ldr	r2, [r7, #20]
 800cf52:	f241 0318 	movw	r3, #4120	; 0x1018
 800cf56:	4413      	add	r3, r2
 800cf58:	681a      	ldr	r2, [r3, #0]
 800cf5a:	6979      	ldr	r1, [r7, #20]
 800cf5c:	f241 0370 	movw	r3, #4208	; 0x1070
 800cf60:	440b      	add	r3, r1
 800cf62:	6819      	ldr	r1, [r3, #0]
 800cf64:	6978      	ldr	r0, [r7, #20]
 800cf66:	f241 0364 	movw	r3, #4196	; 0x1064
 800cf6a:	4403      	add	r3, r0
 800cf6c:	881b      	ldrh	r3, [r3, #0]
 800cf6e:	fb03 f301 	mul.w	r3, r3, r1
 800cf72:	429a      	cmp	r2, r3
 800cf74:	d00c      	beq.n	800cf90 <SCSI_Read10+0x14e>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800cf76:	697a      	ldr	r2, [r7, #20]
 800cf78:	f241 031d 	movw	r3, #4125	; 0x101d
 800cf7c:	4413      	add	r3, r2
 800cf7e:	7819      	ldrb	r1, [r3, #0]
 800cf80:	2320      	movs	r3, #32
 800cf82:	2205      	movs	r2, #5
 800cf84:	68f8      	ldr	r0, [r7, #12]
 800cf86:	f7ff fe7d 	bl	800cc84 <SCSI_SenseCode>
      return -1;
 800cf8a:	f04f 33ff 	mov.w	r3, #4294967295
 800cf8e:	e00c      	b.n	800cfaa <SCSI_Read10+0x168>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 800cf90:	697b      	ldr	r3, [r7, #20]
 800cf92:	2202      	movs	r2, #2
 800cf94:	721a      	strb	r2, [r3, #8]
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 800cf96:	697b      	ldr	r3, [r7, #20]
 800cf98:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800cf9c:	60da      	str	r2, [r3, #12]

  return SCSI_ProcessRead(pdev, lun);
 800cf9e:	7afb      	ldrb	r3, [r7, #11]
 800cfa0:	4619      	mov	r1, r3
 800cfa2:	68f8      	ldr	r0, [r7, #12]
 800cfa4:	f000 fafb 	bl	800d59e <SCSI_ProcessRead>
 800cfa8:	4603      	mov	r3, r0
}
 800cfaa:	4618      	mov	r0, r3
 800cfac:	3718      	adds	r7, #24
 800cfae:	46bd      	mov	sp, r7
 800cfb0:	bd80      	pop	{r7, pc}

0800cfb2 <SCSI_Read12>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Read12(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800cfb2:	b580      	push	{r7, lr}
 800cfb4:	b086      	sub	sp, #24
 800cfb6:	af00      	add	r7, sp, #0
 800cfb8:	60f8      	str	r0, [r7, #12]
 800cfba:	460b      	mov	r3, r1
 800cfbc:	607a      	str	r2, [r7, #4]
 800cfbe:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800cfc0:	68fb      	ldr	r3, [r7, #12]
 800cfc2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800cfc6:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800cfc8:	697b      	ldr	r3, [r7, #20]
 800cfca:	2b00      	cmp	r3, #0
 800cfcc:	d102      	bne.n	800cfd4 <SCSI_Read12+0x22>
  {
    return -1;
 800cfce:	f04f 33ff 	mov.w	r3, #4294967295
 800cfd2:	e0ac      	b.n	800d12e <SCSI_Read12+0x17c>
  }

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800cfd4:	697b      	ldr	r3, [r7, #20]
 800cfd6:	7a1b      	ldrb	r3, [r3, #8]
 800cfd8:	2b00      	cmp	r3, #0
 800cfda:	f040 809e 	bne.w	800d11a <SCSI_Read12+0x168>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 800cfde:	697a      	ldr	r2, [r7, #20]
 800cfe0:	f241 031c 	movw	r3, #4124	; 0x101c
 800cfe4:	4413      	add	r3, r2
 800cfe6:	781b      	ldrb	r3, [r3, #0]
 800cfe8:	b25b      	sxtb	r3, r3
 800cfea:	2b00      	cmp	r3, #0
 800cfec:	db0c      	blt.n	800d008 <SCSI_Read12+0x56>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800cfee:	697a      	ldr	r2, [r7, #20]
 800cff0:	f241 031d 	movw	r3, #4125	; 0x101d
 800cff4:	4413      	add	r3, r2
 800cff6:	7819      	ldrb	r1, [r3, #0]
 800cff8:	2320      	movs	r3, #32
 800cffa:	2205      	movs	r2, #5
 800cffc:	68f8      	ldr	r0, [r7, #12]
 800cffe:	f7ff fe41 	bl	800cc84 <SCSI_SenseCode>
      return -1;
 800d002:	f04f 33ff 	mov.w	r3, #4294967295
 800d006:	e092      	b.n	800d12e <SCSI_Read12+0x17c>
    }

    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 800d008:	697a      	ldr	r2, [r7, #20]
 800d00a:	f241 0362 	movw	r3, #4194	; 0x1062
 800d00e:	4413      	add	r3, r2
 800d010:	781b      	ldrb	r3, [r3, #0]
 800d012:	2b02      	cmp	r3, #2
 800d014:	d108      	bne.n	800d028 <SCSI_Read12+0x76>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800d016:	7af9      	ldrb	r1, [r7, #11]
 800d018:	233a      	movs	r3, #58	; 0x3a
 800d01a:	2202      	movs	r2, #2
 800d01c:	68f8      	ldr	r0, [r7, #12]
 800d01e:	f7ff fe31 	bl	800cc84 <SCSI_SenseCode>
      return -1;
 800d022:	f04f 33ff 	mov.w	r3, #4294967295
 800d026:	e082      	b.n	800d12e <SCSI_Read12+0x17c>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData)->IsReady(lun) != 0)
 800d028:	68fb      	ldr	r3, [r7, #12]
 800d02a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d02e:	689b      	ldr	r3, [r3, #8]
 800d030:	7afa      	ldrb	r2, [r7, #11]
 800d032:	4610      	mov	r0, r2
 800d034:	4798      	blx	r3
 800d036:	4603      	mov	r3, r0
 800d038:	2b00      	cmp	r3, #0
 800d03a:	d008      	beq.n	800d04e <SCSI_Read12+0x9c>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800d03c:	7af9      	ldrb	r1, [r7, #11]
 800d03e:	233a      	movs	r3, #58	; 0x3a
 800d040:	2202      	movs	r2, #2
 800d042:	68f8      	ldr	r0, [r7, #12]
 800d044:	f7ff fe1e 	bl	800cc84 <SCSI_SenseCode>
      return -1;
 800d048:	f04f 33ff 	mov.w	r3, #4294967295
 800d04c:	e06f      	b.n	800d12e <SCSI_Read12+0x17c>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	3302      	adds	r3, #2
 800d052:	781b      	ldrb	r3, [r3, #0]
 800d054:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	3303      	adds	r3, #3
 800d05a:	781b      	ldrb	r3, [r3, #0]
 800d05c:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800d05e:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] <<  8) |
 800d060:	687b      	ldr	r3, [r7, #4]
 800d062:	3304      	adds	r3, #4
 800d064:	781b      	ldrb	r3, [r3, #0]
 800d066:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 800d068:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 800d06a:	687a      	ldr	r2, [r7, #4]
 800d06c:	3205      	adds	r2, #5
 800d06e:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] <<  8) |
 800d070:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800d072:	6979      	ldr	r1, [r7, #20]
 800d074:	f241 036c 	movw	r3, #4204	; 0x106c
 800d078:	440b      	add	r3, r1
 800d07a:	601a      	str	r2, [r3, #0]

    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	3306      	adds	r3, #6
 800d080:	781b      	ldrb	r3, [r3, #0]
 800d082:	061a      	lsls	r2, r3, #24
                         ((uint32_t)params[7] << 16) |
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	3307      	adds	r3, #7
 800d088:	781b      	ldrb	r3, [r3, #0]
 800d08a:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800d08c:	431a      	orrs	r2, r3
                         ((uint32_t)params[8] << 8) |
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	3308      	adds	r3, #8
 800d092:	781b      	ldrb	r3, [r3, #0]
 800d094:	021b      	lsls	r3, r3, #8
                         ((uint32_t)params[7] << 16) |
 800d096:	4313      	orrs	r3, r2
                         (uint32_t)params[9];
 800d098:	687a      	ldr	r2, [r7, #4]
 800d09a:	3209      	adds	r2, #9
 800d09c:	7812      	ldrb	r2, [r2, #0]
                         ((uint32_t)params[8] << 8) |
 800d09e:	431a      	orrs	r2, r3
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800d0a0:	6979      	ldr	r1, [r7, #20]
 800d0a2:	f241 0370 	movw	r3, #4208	; 0x1070
 800d0a6:	440b      	add	r3, r1
 800d0a8:	601a      	str	r2, [r3, #0]

    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 800d0aa:	697a      	ldr	r2, [r7, #20]
 800d0ac:	f241 036c 	movw	r3, #4204	; 0x106c
 800d0b0:	4413      	add	r3, r2
 800d0b2:	6818      	ldr	r0, [r3, #0]
 800d0b4:	697a      	ldr	r2, [r7, #20]
 800d0b6:	f241 0370 	movw	r3, #4208	; 0x1070
 800d0ba:	4413      	add	r3, r2
 800d0bc:	681b      	ldr	r3, [r3, #0]
 800d0be:	7af9      	ldrb	r1, [r7, #11]
 800d0c0:	4602      	mov	r2, r0
 800d0c2:	68f8      	ldr	r0, [r7, #12]
 800d0c4:	f000 fa41 	bl	800d54a <SCSI_CheckAddressRange>
 800d0c8:	4603      	mov	r3, r0
 800d0ca:	2b00      	cmp	r3, #0
 800d0cc:	da02      	bge.n	800d0d4 <SCSI_Read12+0x122>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 800d0ce:	f04f 33ff 	mov.w	r3, #4294967295
 800d0d2:	e02c      	b.n	800d12e <SCSI_Read12+0x17c>
    }

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (hmsc->scsi_blk_len * hmsc->scsi_blk_size))
 800d0d4:	697a      	ldr	r2, [r7, #20]
 800d0d6:	f241 0318 	movw	r3, #4120	; 0x1018
 800d0da:	4413      	add	r3, r2
 800d0dc:	681a      	ldr	r2, [r3, #0]
 800d0de:	6979      	ldr	r1, [r7, #20]
 800d0e0:	f241 0370 	movw	r3, #4208	; 0x1070
 800d0e4:	440b      	add	r3, r1
 800d0e6:	6819      	ldr	r1, [r3, #0]
 800d0e8:	6978      	ldr	r0, [r7, #20]
 800d0ea:	f241 0364 	movw	r3, #4196	; 0x1064
 800d0ee:	4403      	add	r3, r0
 800d0f0:	881b      	ldrh	r3, [r3, #0]
 800d0f2:	fb03 f301 	mul.w	r3, r3, r1
 800d0f6:	429a      	cmp	r2, r3
 800d0f8:	d00c      	beq.n	800d114 <SCSI_Read12+0x162>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800d0fa:	697a      	ldr	r2, [r7, #20]
 800d0fc:	f241 031d 	movw	r3, #4125	; 0x101d
 800d100:	4413      	add	r3, r2
 800d102:	7819      	ldrb	r1, [r3, #0]
 800d104:	2320      	movs	r3, #32
 800d106:	2205      	movs	r2, #5
 800d108:	68f8      	ldr	r0, [r7, #12]
 800d10a:	f7ff fdbb 	bl	800cc84 <SCSI_SenseCode>
      return -1;
 800d10e:	f04f 33ff 	mov.w	r3, #4294967295
 800d112:	e00c      	b.n	800d12e <SCSI_Read12+0x17c>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 800d114:	697b      	ldr	r3, [r7, #20]
 800d116:	2202      	movs	r2, #2
 800d118:	721a      	strb	r2, [r3, #8]
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 800d11a:	697b      	ldr	r3, [r7, #20]
 800d11c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800d120:	60da      	str	r2, [r3, #12]

  return SCSI_ProcessRead(pdev, lun);
 800d122:	7afb      	ldrb	r3, [r7, #11]
 800d124:	4619      	mov	r1, r3
 800d126:	68f8      	ldr	r0, [r7, #12]
 800d128:	f000 fa39 	bl	800d59e <SCSI_ProcessRead>
 800d12c:	4603      	mov	r3, r0
}
 800d12e:	4618      	mov	r0, r3
 800d130:	3718      	adds	r7, #24
 800d132:	46bd      	mov	sp, r7
 800d134:	bd80      	pop	{r7, pc}

0800d136 <SCSI_Write10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Write10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800d136:	b580      	push	{r7, lr}
 800d138:	b086      	sub	sp, #24
 800d13a:	af00      	add	r7, sp, #0
 800d13c:	60f8      	str	r0, [r7, #12]
 800d13e:	460b      	mov	r3, r1
 800d140:	607a      	str	r2, [r7, #4]
 800d142:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800d144:	68fb      	ldr	r3, [r7, #12]
 800d146:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d14a:	617b      	str	r3, [r7, #20]
  uint32_t len;

  if (hmsc == NULL)
 800d14c:	697b      	ldr	r3, [r7, #20]
 800d14e:	2b00      	cmp	r3, #0
 800d150:	d102      	bne.n	800d158 <SCSI_Write10+0x22>
  {
    return -1;
 800d152:	f04f 33ff 	mov.w	r3, #4294967295
 800d156:	e0c8      	b.n	800d2ea <SCSI_Write10+0x1b4>
  }

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800d158:	697b      	ldr	r3, [r7, #20]
 800d15a:	7a1b      	ldrb	r3, [r3, #8]
 800d15c:	2b00      	cmp	r3, #0
 800d15e:	f040 80be 	bne.w	800d2de <SCSI_Write10+0x1a8>
  {
    if (hmsc->cbw.dDataLength == 0U)
 800d162:	697a      	ldr	r2, [r7, #20]
 800d164:	f241 0318 	movw	r3, #4120	; 0x1018
 800d168:	4413      	add	r3, r2
 800d16a:	681b      	ldr	r3, [r3, #0]
 800d16c:	2b00      	cmp	r3, #0
 800d16e:	d10c      	bne.n	800d18a <SCSI_Write10+0x54>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800d170:	697a      	ldr	r2, [r7, #20]
 800d172:	f241 031d 	movw	r3, #4125	; 0x101d
 800d176:	4413      	add	r3, r2
 800d178:	7819      	ldrb	r1, [r3, #0]
 800d17a:	2320      	movs	r3, #32
 800d17c:	2205      	movs	r2, #5
 800d17e:	68f8      	ldr	r0, [r7, #12]
 800d180:	f7ff fd80 	bl	800cc84 <SCSI_SenseCode>
      return -1;
 800d184:	f04f 33ff 	mov.w	r3, #4294967295
 800d188:	e0af      	b.n	800d2ea <SCSI_Write10+0x1b4>
    }

    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 800d18a:	697a      	ldr	r2, [r7, #20]
 800d18c:	f241 031c 	movw	r3, #4124	; 0x101c
 800d190:	4413      	add	r3, r2
 800d192:	781b      	ldrb	r3, [r3, #0]
 800d194:	b25b      	sxtb	r3, r3
 800d196:	2b00      	cmp	r3, #0
 800d198:	da0c      	bge.n	800d1b4 <SCSI_Write10+0x7e>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800d19a:	697a      	ldr	r2, [r7, #20]
 800d19c:	f241 031d 	movw	r3, #4125	; 0x101d
 800d1a0:	4413      	add	r3, r2
 800d1a2:	7819      	ldrb	r1, [r3, #0]
 800d1a4:	2320      	movs	r3, #32
 800d1a6:	2205      	movs	r2, #5
 800d1a8:	68f8      	ldr	r0, [r7, #12]
 800d1aa:	f7ff fd6b 	bl	800cc84 <SCSI_SenseCode>
      return -1;
 800d1ae:	f04f 33ff 	mov.w	r3, #4294967295
 800d1b2:	e09a      	b.n	800d2ea <SCSI_Write10+0x1b4>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData)->IsReady(lun) != 0)
 800d1b4:	68fb      	ldr	r3, [r7, #12]
 800d1b6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d1ba:	689b      	ldr	r3, [r3, #8]
 800d1bc:	7afa      	ldrb	r2, [r7, #11]
 800d1be:	4610      	mov	r0, r2
 800d1c0:	4798      	blx	r3
 800d1c2:	4603      	mov	r3, r0
 800d1c4:	2b00      	cmp	r3, #0
 800d1c6:	d008      	beq.n	800d1da <SCSI_Write10+0xa4>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800d1c8:	7af9      	ldrb	r1, [r7, #11]
 800d1ca:	233a      	movs	r3, #58	; 0x3a
 800d1cc:	2202      	movs	r2, #2
 800d1ce:	68f8      	ldr	r0, [r7, #12]
 800d1d0:	f7ff fd58 	bl	800cc84 <SCSI_SenseCode>
      return -1;
 800d1d4:	f04f 33ff 	mov.w	r3, #4294967295
 800d1d8:	e087      	b.n	800d2ea <SCSI_Write10+0x1b4>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData)->IsWriteProtected(lun) != 0)
 800d1da:	68fb      	ldr	r3, [r7, #12]
 800d1dc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d1e0:	68db      	ldr	r3, [r3, #12]
 800d1e2:	7afa      	ldrb	r2, [r7, #11]
 800d1e4:	4610      	mov	r0, r2
 800d1e6:	4798      	blx	r3
 800d1e8:	4603      	mov	r3, r0
 800d1ea:	2b00      	cmp	r3, #0
 800d1ec:	d008      	beq.n	800d200 <SCSI_Write10+0xca>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 800d1ee:	7af9      	ldrb	r1, [r7, #11]
 800d1f0:	2327      	movs	r3, #39	; 0x27
 800d1f2:	2202      	movs	r2, #2
 800d1f4:	68f8      	ldr	r0, [r7, #12]
 800d1f6:	f7ff fd45 	bl	800cc84 <SCSI_SenseCode>
      return -1;
 800d1fa:	f04f 33ff 	mov.w	r3, #4294967295
 800d1fe:	e074      	b.n	800d2ea <SCSI_Write10+0x1b4>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	3302      	adds	r3, #2
 800d204:	781b      	ldrb	r3, [r3, #0]
 800d206:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	3303      	adds	r3, #3
 800d20c:	781b      	ldrb	r3, [r3, #0]
 800d20e:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800d210:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] << 8) |
 800d212:	687b      	ldr	r3, [r7, #4]
 800d214:	3304      	adds	r3, #4
 800d216:	781b      	ldrb	r3, [r3, #0]
 800d218:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 800d21a:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 800d21c:	687a      	ldr	r2, [r7, #4]
 800d21e:	3205      	adds	r2, #5
 800d220:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] << 8) |
 800d222:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800d224:	6979      	ldr	r1, [r7, #20]
 800d226:	f241 036c 	movw	r3, #4204	; 0x106c
 800d22a:	440b      	add	r3, r1
 800d22c:	601a      	str	r2, [r3, #0]

    hmsc->scsi_blk_len = ((uint32_t)params[7] << 8) |
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	3307      	adds	r3, #7
 800d232:	781b      	ldrb	r3, [r3, #0]
 800d234:	021b      	lsls	r3, r3, #8
                         (uint32_t)params[8];
 800d236:	687a      	ldr	r2, [r7, #4]
 800d238:	3208      	adds	r2, #8
 800d23a:	7812      	ldrb	r2, [r2, #0]
    hmsc->scsi_blk_len = ((uint32_t)params[7] << 8) |
 800d23c:	431a      	orrs	r2, r3
 800d23e:	6979      	ldr	r1, [r7, #20]
 800d240:	f241 0370 	movw	r3, #4208	; 0x1070
 800d244:	440b      	add	r3, r1
 800d246:	601a      	str	r2, [r3, #0]

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 800d248:	697a      	ldr	r2, [r7, #20]
 800d24a:	f241 036c 	movw	r3, #4204	; 0x106c
 800d24e:	4413      	add	r3, r2
 800d250:	6818      	ldr	r0, [r3, #0]
 800d252:	697a      	ldr	r2, [r7, #20]
 800d254:	f241 0370 	movw	r3, #4208	; 0x1070
 800d258:	4413      	add	r3, r2
 800d25a:	681b      	ldr	r3, [r3, #0]
 800d25c:	7af9      	ldrb	r1, [r7, #11]
 800d25e:	4602      	mov	r2, r0
 800d260:	68f8      	ldr	r0, [r7, #12]
 800d262:	f000 f972 	bl	800d54a <SCSI_CheckAddressRange>
 800d266:	4603      	mov	r3, r0
 800d268:	2b00      	cmp	r3, #0
 800d26a:	da02      	bge.n	800d272 <SCSI_Write10+0x13c>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 800d26c:	f04f 33ff 	mov.w	r3, #4294967295
 800d270:	e03b      	b.n	800d2ea <SCSI_Write10+0x1b4>
    }

    len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 800d272:	697a      	ldr	r2, [r7, #20]
 800d274:	f241 0370 	movw	r3, #4208	; 0x1070
 800d278:	4413      	add	r3, r2
 800d27a:	681a      	ldr	r2, [r3, #0]
 800d27c:	6979      	ldr	r1, [r7, #20]
 800d27e:	f241 0364 	movw	r3, #4196	; 0x1064
 800d282:	440b      	add	r3, r1
 800d284:	881b      	ldrh	r3, [r3, #0]
 800d286:	fb03 f302 	mul.w	r3, r3, r2
 800d28a:	613b      	str	r3, [r7, #16]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 800d28c:	697a      	ldr	r2, [r7, #20]
 800d28e:	f241 0318 	movw	r3, #4120	; 0x1018
 800d292:	4413      	add	r3, r2
 800d294:	681b      	ldr	r3, [r3, #0]
 800d296:	693a      	ldr	r2, [r7, #16]
 800d298:	429a      	cmp	r2, r3
 800d29a:	d00c      	beq.n	800d2b6 <SCSI_Write10+0x180>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800d29c:	697a      	ldr	r2, [r7, #20]
 800d29e:	f241 031d 	movw	r3, #4125	; 0x101d
 800d2a2:	4413      	add	r3, r2
 800d2a4:	7819      	ldrb	r1, [r3, #0]
 800d2a6:	2320      	movs	r3, #32
 800d2a8:	2205      	movs	r2, #5
 800d2aa:	68f8      	ldr	r0, [r7, #12]
 800d2ac:	f7ff fcea 	bl	800cc84 <SCSI_SenseCode>
      return -1;
 800d2b0:	f04f 33ff 	mov.w	r3, #4294967295
 800d2b4:	e019      	b.n	800d2ea <SCSI_Write10+0x1b4>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 800d2b6:	693b      	ldr	r3, [r7, #16]
 800d2b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d2bc:	bf28      	it	cs
 800d2be:	f44f 5380 	movcs.w	r3, #4096	; 0x1000
 800d2c2:	613b      	str	r3, [r7, #16]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 800d2c4:	697b      	ldr	r3, [r7, #20]
 800d2c6:	2201      	movs	r2, #1
 800d2c8:	721a      	strb	r2, [r3, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, hmsc->bot_data, len);
 800d2ca:	697b      	ldr	r3, [r7, #20]
 800d2cc:	f103 0210 	add.w	r2, r3, #16
 800d2d0:	693b      	ldr	r3, [r7, #16]
 800d2d2:	2101      	movs	r1, #1
 800d2d4:	68f8      	ldr	r0, [r7, #12]
 800d2d6:	f002 f91c 	bl	800f512 <USBD_LL_PrepareReceive>
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }

  return 0;
 800d2da:	2300      	movs	r3, #0
 800d2dc:	e005      	b.n	800d2ea <SCSI_Write10+0x1b4>
    return SCSI_ProcessWrite(pdev, lun);
 800d2de:	7afb      	ldrb	r3, [r7, #11]
 800d2e0:	4619      	mov	r1, r3
 800d2e2:	68f8      	ldr	r0, [r7, #12]
 800d2e4:	f000 f9ef 	bl	800d6c6 <SCSI_ProcessWrite>
 800d2e8:	4603      	mov	r3, r0
}
 800d2ea:	4618      	mov	r0, r3
 800d2ec:	3718      	adds	r7, #24
 800d2ee:	46bd      	mov	sp, r7
 800d2f0:	bd80      	pop	{r7, pc}

0800d2f2 <SCSI_Write12>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Write12(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800d2f2:	b580      	push	{r7, lr}
 800d2f4:	b086      	sub	sp, #24
 800d2f6:	af00      	add	r7, sp, #0
 800d2f8:	60f8      	str	r0, [r7, #12]
 800d2fa:	460b      	mov	r3, r1
 800d2fc:	607a      	str	r2, [r7, #4]
 800d2fe:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800d300:	68fb      	ldr	r3, [r7, #12]
 800d302:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d306:	617b      	str	r3, [r7, #20]
  uint32_t len;

  if (hmsc == NULL)
 800d308:	697b      	ldr	r3, [r7, #20]
 800d30a:	2b00      	cmp	r3, #0
 800d30c:	d102      	bne.n	800d314 <SCSI_Write12+0x22>
  {
    return -1;
 800d30e:	f04f 33ff 	mov.w	r3, #4294967295
 800d312:	e0d8      	b.n	800d4c6 <SCSI_Write12+0x1d4>
  }

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800d314:	697b      	ldr	r3, [r7, #20]
 800d316:	7a1b      	ldrb	r3, [r3, #8]
 800d318:	2b00      	cmp	r3, #0
 800d31a:	f040 80ce 	bne.w	800d4ba <SCSI_Write12+0x1c8>
  {
    if (hmsc->cbw.dDataLength == 0U)
 800d31e:	697a      	ldr	r2, [r7, #20]
 800d320:	f241 0318 	movw	r3, #4120	; 0x1018
 800d324:	4413      	add	r3, r2
 800d326:	681b      	ldr	r3, [r3, #0]
 800d328:	2b00      	cmp	r3, #0
 800d32a:	d10c      	bne.n	800d346 <SCSI_Write12+0x54>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800d32c:	697a      	ldr	r2, [r7, #20]
 800d32e:	f241 031d 	movw	r3, #4125	; 0x101d
 800d332:	4413      	add	r3, r2
 800d334:	7819      	ldrb	r1, [r3, #0]
 800d336:	2320      	movs	r3, #32
 800d338:	2205      	movs	r2, #5
 800d33a:	68f8      	ldr	r0, [r7, #12]
 800d33c:	f7ff fca2 	bl	800cc84 <SCSI_SenseCode>
      return -1;
 800d340:	f04f 33ff 	mov.w	r3, #4294967295
 800d344:	e0bf      	b.n	800d4c6 <SCSI_Write12+0x1d4>
    }

    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 800d346:	697a      	ldr	r2, [r7, #20]
 800d348:	f241 031c 	movw	r3, #4124	; 0x101c
 800d34c:	4413      	add	r3, r2
 800d34e:	781b      	ldrb	r3, [r3, #0]
 800d350:	b25b      	sxtb	r3, r3
 800d352:	2b00      	cmp	r3, #0
 800d354:	da0c      	bge.n	800d370 <SCSI_Write12+0x7e>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800d356:	697a      	ldr	r2, [r7, #20]
 800d358:	f241 031d 	movw	r3, #4125	; 0x101d
 800d35c:	4413      	add	r3, r2
 800d35e:	7819      	ldrb	r1, [r3, #0]
 800d360:	2320      	movs	r3, #32
 800d362:	2205      	movs	r2, #5
 800d364:	68f8      	ldr	r0, [r7, #12]
 800d366:	f7ff fc8d 	bl	800cc84 <SCSI_SenseCode>
      return -1;
 800d36a:	f04f 33ff 	mov.w	r3, #4294967295
 800d36e:	e0aa      	b.n	800d4c6 <SCSI_Write12+0x1d4>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData)->IsReady(lun) != 0)
 800d370:	68fb      	ldr	r3, [r7, #12]
 800d372:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d376:	689b      	ldr	r3, [r3, #8]
 800d378:	7afa      	ldrb	r2, [r7, #11]
 800d37a:	4610      	mov	r0, r2
 800d37c:	4798      	blx	r3
 800d37e:	4603      	mov	r3, r0
 800d380:	2b00      	cmp	r3, #0
 800d382:	d00b      	beq.n	800d39c <SCSI_Write12+0xaa>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800d384:	7af9      	ldrb	r1, [r7, #11]
 800d386:	233a      	movs	r3, #58	; 0x3a
 800d388:	2202      	movs	r2, #2
 800d38a:	68f8      	ldr	r0, [r7, #12]
 800d38c:	f7ff fc7a 	bl	800cc84 <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 800d390:	697b      	ldr	r3, [r7, #20]
 800d392:	2205      	movs	r2, #5
 800d394:	721a      	strb	r2, [r3, #8]
      return -1;
 800d396:	f04f 33ff 	mov.w	r3, #4294967295
 800d39a:	e094      	b.n	800d4c6 <SCSI_Write12+0x1d4>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData)->IsWriteProtected(lun) != 0)
 800d39c:	68fb      	ldr	r3, [r7, #12]
 800d39e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d3a2:	68db      	ldr	r3, [r3, #12]
 800d3a4:	7afa      	ldrb	r2, [r7, #11]
 800d3a6:	4610      	mov	r0, r2
 800d3a8:	4798      	blx	r3
 800d3aa:	4603      	mov	r3, r0
 800d3ac:	2b00      	cmp	r3, #0
 800d3ae:	d00b      	beq.n	800d3c8 <SCSI_Write12+0xd6>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 800d3b0:	7af9      	ldrb	r1, [r7, #11]
 800d3b2:	2327      	movs	r3, #39	; 0x27
 800d3b4:	2202      	movs	r2, #2
 800d3b6:	68f8      	ldr	r0, [r7, #12]
 800d3b8:	f7ff fc64 	bl	800cc84 <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 800d3bc:	697b      	ldr	r3, [r7, #20]
 800d3be:	2205      	movs	r2, #5
 800d3c0:	721a      	strb	r2, [r3, #8]
      return -1;
 800d3c2:	f04f 33ff 	mov.w	r3, #4294967295
 800d3c6:	e07e      	b.n	800d4c6 <SCSI_Write12+0x1d4>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	3302      	adds	r3, #2
 800d3cc:	781b      	ldrb	r3, [r3, #0]
 800d3ce:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	3303      	adds	r3, #3
 800d3d4:	781b      	ldrb	r3, [r3, #0]
 800d3d6:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800d3d8:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] << 8) |
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	3304      	adds	r3, #4
 800d3de:	781b      	ldrb	r3, [r3, #0]
 800d3e0:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 800d3e2:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 800d3e4:	687a      	ldr	r2, [r7, #4]
 800d3e6:	3205      	adds	r2, #5
 800d3e8:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] << 8) |
 800d3ea:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800d3ec:	6979      	ldr	r1, [r7, #20]
 800d3ee:	f241 036c 	movw	r3, #4204	; 0x106c
 800d3f2:	440b      	add	r3, r1
 800d3f4:	601a      	str	r2, [r3, #0]

    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	3306      	adds	r3, #6
 800d3fa:	781b      	ldrb	r3, [r3, #0]
 800d3fc:	061a      	lsls	r2, r3, #24
                         ((uint32_t)params[7] << 16) |
 800d3fe:	687b      	ldr	r3, [r7, #4]
 800d400:	3307      	adds	r3, #7
 800d402:	781b      	ldrb	r3, [r3, #0]
 800d404:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800d406:	431a      	orrs	r2, r3
                         ((uint32_t)params[8] << 8) |
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	3308      	adds	r3, #8
 800d40c:	781b      	ldrb	r3, [r3, #0]
 800d40e:	021b      	lsls	r3, r3, #8
                         ((uint32_t)params[7] << 16) |
 800d410:	4313      	orrs	r3, r2
                         (uint32_t)params[9];
 800d412:	687a      	ldr	r2, [r7, #4]
 800d414:	3209      	adds	r2, #9
 800d416:	7812      	ldrb	r2, [r2, #0]
                         ((uint32_t)params[8] << 8) |
 800d418:	431a      	orrs	r2, r3
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800d41a:	6979      	ldr	r1, [r7, #20]
 800d41c:	f241 0370 	movw	r3, #4208	; 0x1070
 800d420:	440b      	add	r3, r1
 800d422:	601a      	str	r2, [r3, #0]

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 800d424:	697a      	ldr	r2, [r7, #20]
 800d426:	f241 036c 	movw	r3, #4204	; 0x106c
 800d42a:	4413      	add	r3, r2
 800d42c:	6818      	ldr	r0, [r3, #0]
 800d42e:	697a      	ldr	r2, [r7, #20]
 800d430:	f241 0370 	movw	r3, #4208	; 0x1070
 800d434:	4413      	add	r3, r2
 800d436:	681b      	ldr	r3, [r3, #0]
 800d438:	7af9      	ldrb	r1, [r7, #11]
 800d43a:	4602      	mov	r2, r0
 800d43c:	68f8      	ldr	r0, [r7, #12]
 800d43e:	f000 f884 	bl	800d54a <SCSI_CheckAddressRange>
 800d442:	4603      	mov	r3, r0
 800d444:	2b00      	cmp	r3, #0
 800d446:	da02      	bge.n	800d44e <SCSI_Write12+0x15c>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 800d448:	f04f 33ff 	mov.w	r3, #4294967295
 800d44c:	e03b      	b.n	800d4c6 <SCSI_Write12+0x1d4>
    }

    len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 800d44e:	697a      	ldr	r2, [r7, #20]
 800d450:	f241 0370 	movw	r3, #4208	; 0x1070
 800d454:	4413      	add	r3, r2
 800d456:	681a      	ldr	r2, [r3, #0]
 800d458:	6979      	ldr	r1, [r7, #20]
 800d45a:	f241 0364 	movw	r3, #4196	; 0x1064
 800d45e:	440b      	add	r3, r1
 800d460:	881b      	ldrh	r3, [r3, #0]
 800d462:	fb03 f302 	mul.w	r3, r3, r2
 800d466:	613b      	str	r3, [r7, #16]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 800d468:	697a      	ldr	r2, [r7, #20]
 800d46a:	f241 0318 	movw	r3, #4120	; 0x1018
 800d46e:	4413      	add	r3, r2
 800d470:	681b      	ldr	r3, [r3, #0]
 800d472:	693a      	ldr	r2, [r7, #16]
 800d474:	429a      	cmp	r2, r3
 800d476:	d00c      	beq.n	800d492 <SCSI_Write12+0x1a0>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800d478:	697a      	ldr	r2, [r7, #20]
 800d47a:	f241 031d 	movw	r3, #4125	; 0x101d
 800d47e:	4413      	add	r3, r2
 800d480:	7819      	ldrb	r1, [r3, #0]
 800d482:	2320      	movs	r3, #32
 800d484:	2205      	movs	r2, #5
 800d486:	68f8      	ldr	r0, [r7, #12]
 800d488:	f7ff fbfc 	bl	800cc84 <SCSI_SenseCode>
      return -1;
 800d48c:	f04f 33ff 	mov.w	r3, #4294967295
 800d490:	e019      	b.n	800d4c6 <SCSI_Write12+0x1d4>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 800d492:	693b      	ldr	r3, [r7, #16]
 800d494:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d498:	bf28      	it	cs
 800d49a:	f44f 5380 	movcs.w	r3, #4096	; 0x1000
 800d49e:	613b      	str	r3, [r7, #16]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 800d4a0:	697b      	ldr	r3, [r7, #20]
 800d4a2:	2201      	movs	r2, #1
 800d4a4:	721a      	strb	r2, [r3, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, hmsc->bot_data, len);
 800d4a6:	697b      	ldr	r3, [r7, #20]
 800d4a8:	f103 0210 	add.w	r2, r3, #16
 800d4ac:	693b      	ldr	r3, [r7, #16]
 800d4ae:	2101      	movs	r1, #1
 800d4b0:	68f8      	ldr	r0, [r7, #12]
 800d4b2:	f002 f82e 	bl	800f512 <USBD_LL_PrepareReceive>
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }

  return 0;
 800d4b6:	2300      	movs	r3, #0
 800d4b8:	e005      	b.n	800d4c6 <SCSI_Write12+0x1d4>
    return SCSI_ProcessWrite(pdev, lun);
 800d4ba:	7afb      	ldrb	r3, [r7, #11]
 800d4bc:	4619      	mov	r1, r3
 800d4be:	68f8      	ldr	r0, [r7, #12]
 800d4c0:	f000 f901 	bl	800d6c6 <SCSI_ProcessWrite>
 800d4c4:	4603      	mov	r3, r0
}
 800d4c6:	4618      	mov	r0, r3
 800d4c8:	3718      	adds	r7, #24
 800d4ca:	46bd      	mov	sp, r7
 800d4cc:	bd80      	pop	{r7, pc}

0800d4ce <SCSI_Verify10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Verify10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800d4ce:	b580      	push	{r7, lr}
 800d4d0:	b086      	sub	sp, #24
 800d4d2:	af00      	add	r7, sp, #0
 800d4d4:	60f8      	str	r0, [r7, #12]
 800d4d6:	460b      	mov	r3, r1
 800d4d8:	607a      	str	r2, [r7, #4]
 800d4da:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800d4dc:	68fb      	ldr	r3, [r7, #12]
 800d4de:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d4e2:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800d4e4:	697b      	ldr	r3, [r7, #20]
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	d102      	bne.n	800d4f0 <SCSI_Verify10+0x22>
  {
    return -1;
 800d4ea:	f04f 33ff 	mov.w	r3, #4294967295
 800d4ee:	e028      	b.n	800d542 <SCSI_Verify10+0x74>
  }

  if ((params[1] & 0x02U) == 0x02U)
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	3301      	adds	r3, #1
 800d4f4:	781b      	ldrb	r3, [r3, #0]
 800d4f6:	f003 0302 	and.w	r3, r3, #2
 800d4fa:	2b00      	cmp	r3, #0
 800d4fc:	d008      	beq.n	800d510 <SCSI_Verify10+0x42>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
 800d4fe:	7af9      	ldrb	r1, [r7, #11]
 800d500:	2324      	movs	r3, #36	; 0x24
 800d502:	2205      	movs	r2, #5
 800d504:	68f8      	ldr	r0, [r7, #12]
 800d506:	f7ff fbbd 	bl	800cc84 <SCSI_SenseCode>
    return -1; /* Error, Verify Mode Not supported*/
 800d50a:	f04f 33ff 	mov.w	r3, #4294967295
 800d50e:	e018      	b.n	800d542 <SCSI_Verify10+0x74>
  }

  if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr, hmsc->scsi_blk_len) < 0)
 800d510:	697a      	ldr	r2, [r7, #20]
 800d512:	f241 036c 	movw	r3, #4204	; 0x106c
 800d516:	4413      	add	r3, r2
 800d518:	6818      	ldr	r0, [r3, #0]
 800d51a:	697a      	ldr	r2, [r7, #20]
 800d51c:	f241 0370 	movw	r3, #4208	; 0x1070
 800d520:	4413      	add	r3, r2
 800d522:	681b      	ldr	r3, [r3, #0]
 800d524:	7af9      	ldrb	r1, [r7, #11]
 800d526:	4602      	mov	r2, r0
 800d528:	68f8      	ldr	r0, [r7, #12]
 800d52a:	f000 f80e 	bl	800d54a <SCSI_CheckAddressRange>
 800d52e:	4603      	mov	r3, r0
 800d530:	2b00      	cmp	r3, #0
 800d532:	da02      	bge.n	800d53a <SCSI_Verify10+0x6c>
  {
    return -1; /* error */
 800d534:	f04f 33ff 	mov.w	r3, #4294967295
 800d538:	e003      	b.n	800d542 <SCSI_Verify10+0x74>
  }

  hmsc->bot_data_length = 0U;
 800d53a:	697b      	ldr	r3, [r7, #20]
 800d53c:	2200      	movs	r2, #0
 800d53e:	60da      	str	r2, [r3, #12]

  return 0;
 800d540:	2300      	movs	r3, #0
}
 800d542:	4618      	mov	r0, r3
 800d544:	3718      	adds	r7, #24
 800d546:	46bd      	mov	sp, r7
 800d548:	bd80      	pop	{r7, pc}

0800d54a <SCSI_CheckAddressRange>:
  * @param  blk_nbr: number of block to be processed
  * @retval status
  */
static int8_t SCSI_CheckAddressRange(USBD_HandleTypeDef *pdev, uint8_t lun,
                                     uint32_t blk_offset, uint32_t blk_nbr)
{
 800d54a:	b580      	push	{r7, lr}
 800d54c:	b086      	sub	sp, #24
 800d54e:	af00      	add	r7, sp, #0
 800d550:	60f8      	str	r0, [r7, #12]
 800d552:	607a      	str	r2, [r7, #4]
 800d554:	603b      	str	r3, [r7, #0]
 800d556:	460b      	mov	r3, r1
 800d558:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800d55a:	68fb      	ldr	r3, [r7, #12]
 800d55c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d560:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800d562:	697b      	ldr	r3, [r7, #20]
 800d564:	2b00      	cmp	r3, #0
 800d566:	d102      	bne.n	800d56e <SCSI_CheckAddressRange+0x24>
  {
    return -1;
 800d568:	f04f 33ff 	mov.w	r3, #4294967295
 800d56c:	e013      	b.n	800d596 <SCSI_CheckAddressRange+0x4c>
  }

  if ((blk_offset + blk_nbr) > hmsc->scsi_blk_nbr)
 800d56e:	687a      	ldr	r2, [r7, #4]
 800d570:	683b      	ldr	r3, [r7, #0]
 800d572:	441a      	add	r2, r3
 800d574:	6979      	ldr	r1, [r7, #20]
 800d576:	f241 0368 	movw	r3, #4200	; 0x1068
 800d57a:	440b      	add	r3, r1
 800d57c:	681b      	ldr	r3, [r3, #0]
 800d57e:	429a      	cmp	r2, r3
 800d580:	d908      	bls.n	800d594 <SCSI_CheckAddressRange+0x4a>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, ADDRESS_OUT_OF_RANGE);
 800d582:	7af9      	ldrb	r1, [r7, #11]
 800d584:	2321      	movs	r3, #33	; 0x21
 800d586:	2205      	movs	r2, #5
 800d588:	68f8      	ldr	r0, [r7, #12]
 800d58a:	f7ff fb7b 	bl	800cc84 <SCSI_SenseCode>
    return -1;
 800d58e:	f04f 33ff 	mov.w	r3, #4294967295
 800d592:	e000      	b.n	800d596 <SCSI_CheckAddressRange+0x4c>
  }

  return 0;
 800d594:	2300      	movs	r3, #0
}
 800d596:	4618      	mov	r0, r3
 800d598:	3718      	adds	r7, #24
 800d59a:	46bd      	mov	sp, r7
 800d59c:	bd80      	pop	{r7, pc}

0800d59e <SCSI_ProcessRead>:
  *         Handle Read Process
  * @param  lun: Logical unit number
  * @retval status
  */
static int8_t SCSI_ProcessRead(USBD_HandleTypeDef *pdev, uint8_t lun)
{
 800d59e:	b5b0      	push	{r4, r5, r7, lr}
 800d5a0:	b084      	sub	sp, #16
 800d5a2:	af00      	add	r7, sp, #0
 800d5a4:	6078      	str	r0, [r7, #4]
 800d5a6:	460b      	mov	r3, r1
 800d5a8:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800d5aa:	687b      	ldr	r3, [r7, #4]
 800d5ac:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d5b0:	60fb      	str	r3, [r7, #12]
  uint32_t len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 800d5b2:	68fa      	ldr	r2, [r7, #12]
 800d5b4:	f241 0370 	movw	r3, #4208	; 0x1070
 800d5b8:	4413      	add	r3, r2
 800d5ba:	681a      	ldr	r2, [r3, #0]
 800d5bc:	68f9      	ldr	r1, [r7, #12]
 800d5be:	f241 0364 	movw	r3, #4196	; 0x1064
 800d5c2:	440b      	add	r3, r1
 800d5c4:	881b      	ldrh	r3, [r3, #0]
 800d5c6:	fb03 f302 	mul.w	r3, r3, r2
 800d5ca:	60bb      	str	r3, [r7, #8]

  if (hmsc == NULL)
 800d5cc:	68fb      	ldr	r3, [r7, #12]
 800d5ce:	2b00      	cmp	r3, #0
 800d5d0:	d102      	bne.n	800d5d8 <SCSI_ProcessRead+0x3a>
  {
    return -1;
 800d5d2:	f04f 33ff 	mov.w	r3, #4294967295
 800d5d6:	e072      	b.n	800d6be <SCSI_ProcessRead+0x120>
  }

  len = MIN(len, MSC_MEDIA_PACKET);
 800d5d8:	68bb      	ldr	r3, [r7, #8]
 800d5da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d5de:	bf28      	it	cs
 800d5e0:	f44f 5380 	movcs.w	r3, #4096	; 0x1000
 800d5e4:	60bb      	str	r3, [r7, #8]

  if (((USBD_StorageTypeDef *)pdev->pUserData)->Read(lun, hmsc->bot_data,
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d5ec:	691c      	ldr	r4, [r3, #16]
 800d5ee:	68fb      	ldr	r3, [r7, #12]
 800d5f0:	f103 0110 	add.w	r1, r3, #16
 800d5f4:	68fa      	ldr	r2, [r7, #12]
 800d5f6:	f241 036c 	movw	r3, #4204	; 0x106c
 800d5fa:	4413      	add	r3, r2
 800d5fc:	681d      	ldr	r5, [r3, #0]
                                                     hmsc->scsi_blk_addr,
                                                     (len / hmsc->scsi_blk_size)) < 0)
 800d5fe:	68fa      	ldr	r2, [r7, #12]
 800d600:	f241 0364 	movw	r3, #4196	; 0x1064
 800d604:	4413      	add	r3, r2
 800d606:	881b      	ldrh	r3, [r3, #0]
 800d608:	461a      	mov	r2, r3
 800d60a:	68bb      	ldr	r3, [r7, #8]
 800d60c:	fbb3 f3f2 	udiv	r3, r3, r2
  if (((USBD_StorageTypeDef *)pdev->pUserData)->Read(lun, hmsc->bot_data,
 800d610:	b29b      	uxth	r3, r3
 800d612:	78f8      	ldrb	r0, [r7, #3]
 800d614:	462a      	mov	r2, r5
 800d616:	47a0      	blx	r4
 800d618:	4603      	mov	r3, r0
 800d61a:	2b00      	cmp	r3, #0
 800d61c:	da08      	bge.n	800d630 <SCSI_ProcessRead+0x92>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, UNRECOVERED_READ_ERROR);
 800d61e:	78f9      	ldrb	r1, [r7, #3]
 800d620:	2311      	movs	r3, #17
 800d622:	2204      	movs	r2, #4
 800d624:	6878      	ldr	r0, [r7, #4]
 800d626:	f7ff fb2d 	bl	800cc84 <SCSI_SenseCode>
    return -1;
 800d62a:	f04f 33ff 	mov.w	r3, #4294967295
 800d62e:	e046      	b.n	800d6be <SCSI_ProcessRead+0x120>
  }

  (void)USBD_LL_Transmit(pdev, MSC_EPIN_ADDR, hmsc->bot_data, len);
 800d630:	68fb      	ldr	r3, [r7, #12]
 800d632:	f103 0210 	add.w	r2, r3, #16
 800d636:	68bb      	ldr	r3, [r7, #8]
 800d638:	2181      	movs	r1, #129	; 0x81
 800d63a:	6878      	ldr	r0, [r7, #4]
 800d63c:	f001 ff48 	bl	800f4d0 <USBD_LL_Transmit>

  hmsc->scsi_blk_addr += (len / hmsc->scsi_blk_size);
 800d640:	68fa      	ldr	r2, [r7, #12]
 800d642:	f241 036c 	movw	r3, #4204	; 0x106c
 800d646:	4413      	add	r3, r2
 800d648:	681a      	ldr	r2, [r3, #0]
 800d64a:	68f9      	ldr	r1, [r7, #12]
 800d64c:	f241 0364 	movw	r3, #4196	; 0x1064
 800d650:	440b      	add	r3, r1
 800d652:	881b      	ldrh	r3, [r3, #0]
 800d654:	4619      	mov	r1, r3
 800d656:	68bb      	ldr	r3, [r7, #8]
 800d658:	fbb3 f3f1 	udiv	r3, r3, r1
 800d65c:	441a      	add	r2, r3
 800d65e:	68f9      	ldr	r1, [r7, #12]
 800d660:	f241 036c 	movw	r3, #4204	; 0x106c
 800d664:	440b      	add	r3, r1
 800d666:	601a      	str	r2, [r3, #0]
  hmsc->scsi_blk_len -= (len / hmsc->scsi_blk_size);
 800d668:	68fa      	ldr	r2, [r7, #12]
 800d66a:	f241 0370 	movw	r3, #4208	; 0x1070
 800d66e:	4413      	add	r3, r2
 800d670:	681a      	ldr	r2, [r3, #0]
 800d672:	68f9      	ldr	r1, [r7, #12]
 800d674:	f241 0364 	movw	r3, #4196	; 0x1064
 800d678:	440b      	add	r3, r1
 800d67a:	881b      	ldrh	r3, [r3, #0]
 800d67c:	4619      	mov	r1, r3
 800d67e:	68bb      	ldr	r3, [r7, #8]
 800d680:	fbb3 f3f1 	udiv	r3, r3, r1
 800d684:	1ad2      	subs	r2, r2, r3
 800d686:	68f9      	ldr	r1, [r7, #12]
 800d688:	f241 0370 	movw	r3, #4208	; 0x1070
 800d68c:	440b      	add	r3, r1
 800d68e:	601a      	str	r2, [r3, #0]

  /* case 6 : Hi = Di */
  hmsc->csw.dDataResidue -= len;
 800d690:	68fa      	ldr	r2, [r7, #12]
 800d692:	f241 0338 	movw	r3, #4152	; 0x1038
 800d696:	4413      	add	r3, r2
 800d698:	681a      	ldr	r2, [r3, #0]
 800d69a:	68bb      	ldr	r3, [r7, #8]
 800d69c:	1ad2      	subs	r2, r2, r3
 800d69e:	68f9      	ldr	r1, [r7, #12]
 800d6a0:	f241 0338 	movw	r3, #4152	; 0x1038
 800d6a4:	440b      	add	r3, r1
 800d6a6:	601a      	str	r2, [r3, #0]

  if (hmsc->scsi_blk_len == 0U)
 800d6a8:	68fa      	ldr	r2, [r7, #12]
 800d6aa:	f241 0370 	movw	r3, #4208	; 0x1070
 800d6ae:	4413      	add	r3, r2
 800d6b0:	681b      	ldr	r3, [r3, #0]
 800d6b2:	2b00      	cmp	r3, #0
 800d6b4:	d102      	bne.n	800d6bc <SCSI_ProcessRead+0x11e>
  {
    hmsc->bot_state = USBD_BOT_LAST_DATA_IN;
 800d6b6:	68fb      	ldr	r3, [r7, #12]
 800d6b8:	2203      	movs	r2, #3
 800d6ba:	721a      	strb	r2, [r3, #8]
  }

  return 0;
 800d6bc:	2300      	movs	r3, #0
}
 800d6be:	4618      	mov	r0, r3
 800d6c0:	3710      	adds	r7, #16
 800d6c2:	46bd      	mov	sp, r7
 800d6c4:	bdb0      	pop	{r4, r5, r7, pc}

0800d6c6 <SCSI_ProcessWrite>:
  *         Handle Write Process
  * @param  lun: Logical unit number
  * @retval status
  */
static int8_t SCSI_ProcessWrite(USBD_HandleTypeDef *pdev, uint8_t lun)
{
 800d6c6:	b5b0      	push	{r4, r5, r7, lr}
 800d6c8:	b084      	sub	sp, #16
 800d6ca:	af00      	add	r7, sp, #0
 800d6cc:	6078      	str	r0, [r7, #4]
 800d6ce:	460b      	mov	r3, r1
 800d6d0:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800d6d2:	687b      	ldr	r3, [r7, #4]
 800d6d4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d6d8:	60fb      	str	r3, [r7, #12]
  uint32_t len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 800d6da:	68fa      	ldr	r2, [r7, #12]
 800d6dc:	f241 0370 	movw	r3, #4208	; 0x1070
 800d6e0:	4413      	add	r3, r2
 800d6e2:	681a      	ldr	r2, [r3, #0]
 800d6e4:	68f9      	ldr	r1, [r7, #12]
 800d6e6:	f241 0364 	movw	r3, #4196	; 0x1064
 800d6ea:	440b      	add	r3, r1
 800d6ec:	881b      	ldrh	r3, [r3, #0]
 800d6ee:	fb03 f302 	mul.w	r3, r3, r2
 800d6f2:	60bb      	str	r3, [r7, #8]

  if (hmsc == NULL)
 800d6f4:	68fb      	ldr	r3, [r7, #12]
 800d6f6:	2b00      	cmp	r3, #0
 800d6f8:	d102      	bne.n	800d700 <SCSI_ProcessWrite+0x3a>
  {
    return -1;
 800d6fa:	f04f 33ff 	mov.w	r3, #4294967295
 800d6fe:	e086      	b.n	800d80e <SCSI_ProcessWrite+0x148>
  }

  len = MIN(len, MSC_MEDIA_PACKET);
 800d700:	68bb      	ldr	r3, [r7, #8]
 800d702:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d706:	bf28      	it	cs
 800d708:	f44f 5380 	movcs.w	r3, #4096	; 0x1000
 800d70c:	60bb      	str	r3, [r7, #8]

  if (((USBD_StorageTypeDef *)pdev->pUserData)->Write(lun, hmsc->bot_data,
 800d70e:	687b      	ldr	r3, [r7, #4]
 800d710:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d714:	695c      	ldr	r4, [r3, #20]
 800d716:	68fb      	ldr	r3, [r7, #12]
 800d718:	f103 0110 	add.w	r1, r3, #16
 800d71c:	68fa      	ldr	r2, [r7, #12]
 800d71e:	f241 036c 	movw	r3, #4204	; 0x106c
 800d722:	4413      	add	r3, r2
 800d724:	681d      	ldr	r5, [r3, #0]
                                                      hmsc->scsi_blk_addr,
                                                      (len / hmsc->scsi_blk_size)) < 0)
 800d726:	68fa      	ldr	r2, [r7, #12]
 800d728:	f241 0364 	movw	r3, #4196	; 0x1064
 800d72c:	4413      	add	r3, r2
 800d72e:	881b      	ldrh	r3, [r3, #0]
 800d730:	461a      	mov	r2, r3
 800d732:	68bb      	ldr	r3, [r7, #8]
 800d734:	fbb3 f3f2 	udiv	r3, r3, r2
  if (((USBD_StorageTypeDef *)pdev->pUserData)->Write(lun, hmsc->bot_data,
 800d738:	b29b      	uxth	r3, r3
 800d73a:	78f8      	ldrb	r0, [r7, #3]
 800d73c:	462a      	mov	r2, r5
 800d73e:	47a0      	blx	r4
 800d740:	4603      	mov	r3, r0
 800d742:	2b00      	cmp	r3, #0
 800d744:	da08      	bge.n	800d758 <SCSI_ProcessWrite+0x92>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, WRITE_FAULT);
 800d746:	78f9      	ldrb	r1, [r7, #3]
 800d748:	2303      	movs	r3, #3
 800d74a:	2204      	movs	r2, #4
 800d74c:	6878      	ldr	r0, [r7, #4]
 800d74e:	f7ff fa99 	bl	800cc84 <SCSI_SenseCode>
    return -1;
 800d752:	f04f 33ff 	mov.w	r3, #4294967295
 800d756:	e05a      	b.n	800d80e <SCSI_ProcessWrite+0x148>
  }

  hmsc->scsi_blk_addr += (len / hmsc->scsi_blk_size);
 800d758:	68fa      	ldr	r2, [r7, #12]
 800d75a:	f241 036c 	movw	r3, #4204	; 0x106c
 800d75e:	4413      	add	r3, r2
 800d760:	681a      	ldr	r2, [r3, #0]
 800d762:	68f9      	ldr	r1, [r7, #12]
 800d764:	f241 0364 	movw	r3, #4196	; 0x1064
 800d768:	440b      	add	r3, r1
 800d76a:	881b      	ldrh	r3, [r3, #0]
 800d76c:	4619      	mov	r1, r3
 800d76e:	68bb      	ldr	r3, [r7, #8]
 800d770:	fbb3 f3f1 	udiv	r3, r3, r1
 800d774:	441a      	add	r2, r3
 800d776:	68f9      	ldr	r1, [r7, #12]
 800d778:	f241 036c 	movw	r3, #4204	; 0x106c
 800d77c:	440b      	add	r3, r1
 800d77e:	601a      	str	r2, [r3, #0]
  hmsc->scsi_blk_len -= (len / hmsc->scsi_blk_size);
 800d780:	68fa      	ldr	r2, [r7, #12]
 800d782:	f241 0370 	movw	r3, #4208	; 0x1070
 800d786:	4413      	add	r3, r2
 800d788:	681a      	ldr	r2, [r3, #0]
 800d78a:	68f9      	ldr	r1, [r7, #12]
 800d78c:	f241 0364 	movw	r3, #4196	; 0x1064
 800d790:	440b      	add	r3, r1
 800d792:	881b      	ldrh	r3, [r3, #0]
 800d794:	4619      	mov	r1, r3
 800d796:	68bb      	ldr	r3, [r7, #8]
 800d798:	fbb3 f3f1 	udiv	r3, r3, r1
 800d79c:	1ad2      	subs	r2, r2, r3
 800d79e:	68f9      	ldr	r1, [r7, #12]
 800d7a0:	f241 0370 	movw	r3, #4208	; 0x1070
 800d7a4:	440b      	add	r3, r1
 800d7a6:	601a      	str	r2, [r3, #0]

  /* case 12 : Ho = Do */
  hmsc->csw.dDataResidue -= len;
 800d7a8:	68fa      	ldr	r2, [r7, #12]
 800d7aa:	f241 0338 	movw	r3, #4152	; 0x1038
 800d7ae:	4413      	add	r3, r2
 800d7b0:	681a      	ldr	r2, [r3, #0]
 800d7b2:	68bb      	ldr	r3, [r7, #8]
 800d7b4:	1ad2      	subs	r2, r2, r3
 800d7b6:	68f9      	ldr	r1, [r7, #12]
 800d7b8:	f241 0338 	movw	r3, #4152	; 0x1038
 800d7bc:	440b      	add	r3, r1
 800d7be:	601a      	str	r2, [r3, #0]

  if (hmsc->scsi_blk_len == 0U)
 800d7c0:	68fa      	ldr	r2, [r7, #12]
 800d7c2:	f241 0370 	movw	r3, #4208	; 0x1070
 800d7c6:	4413      	add	r3, r2
 800d7c8:	681b      	ldr	r3, [r3, #0]
 800d7ca:	2b00      	cmp	r3, #0
 800d7cc:	d104      	bne.n	800d7d8 <SCSI_ProcessWrite+0x112>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 800d7ce:	2100      	movs	r1, #0
 800d7d0:	6878      	ldr	r0, [r7, #4]
 800d7d2:	f7fe fcc9 	bl	800c168 <MSC_BOT_SendCSW>
 800d7d6:	e019      	b.n	800d80c <SCSI_ProcessWrite+0x146>
  }
  else
  {
    len = MIN((hmsc->scsi_blk_len * hmsc->scsi_blk_size), MSC_MEDIA_PACKET);
 800d7d8:	68fa      	ldr	r2, [r7, #12]
 800d7da:	f241 0370 	movw	r3, #4208	; 0x1070
 800d7de:	4413      	add	r3, r2
 800d7e0:	681a      	ldr	r2, [r3, #0]
 800d7e2:	68f9      	ldr	r1, [r7, #12]
 800d7e4:	f241 0364 	movw	r3, #4196	; 0x1064
 800d7e8:	440b      	add	r3, r1
 800d7ea:	881b      	ldrh	r3, [r3, #0]
 800d7ec:	fb03 f302 	mul.w	r3, r3, r2
 800d7f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d7f4:	bf28      	it	cs
 800d7f6:	f44f 5380 	movcs.w	r3, #4096	; 0x1000
 800d7fa:	60bb      	str	r3, [r7, #8]

    /* Prepare EP to Receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, hmsc->bot_data, len);
 800d7fc:	68fb      	ldr	r3, [r7, #12]
 800d7fe:	f103 0210 	add.w	r2, r3, #16
 800d802:	68bb      	ldr	r3, [r7, #8]
 800d804:	2101      	movs	r1, #1
 800d806:	6878      	ldr	r0, [r7, #4]
 800d808:	f001 fe83 	bl	800f512 <USBD_LL_PrepareReceive>
  }

  return 0;
 800d80c:	2300      	movs	r3, #0
}
 800d80e:	4618      	mov	r0, r3
 800d810:	3710      	adds	r7, #16
 800d812:	46bd      	mov	sp, r7
 800d814:	bdb0      	pop	{r4, r5, r7, pc}

0800d816 <SCSI_UpdateBotData>:
  * @param  length: Data length
  * @retval status
  */
static int8_t SCSI_UpdateBotData(USBD_MSC_BOT_HandleTypeDef *hmsc,
                                 uint8_t *pBuff, uint16_t length)
{
 800d816:	b480      	push	{r7}
 800d818:	b087      	sub	sp, #28
 800d81a:	af00      	add	r7, sp, #0
 800d81c:	60f8      	str	r0, [r7, #12]
 800d81e:	60b9      	str	r1, [r7, #8]
 800d820:	4613      	mov	r3, r2
 800d822:	80fb      	strh	r3, [r7, #6]
  uint16_t len = length;
 800d824:	88fb      	ldrh	r3, [r7, #6]
 800d826:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 800d828:	68fb      	ldr	r3, [r7, #12]
 800d82a:	2b00      	cmp	r3, #0
 800d82c:	d102      	bne.n	800d834 <SCSI_UpdateBotData+0x1e>
  {
    return -1;
 800d82e:	f04f 33ff 	mov.w	r3, #4294967295
 800d832:	e013      	b.n	800d85c <SCSI_UpdateBotData+0x46>
  }

  hmsc->bot_data_length = len;
 800d834:	8afa      	ldrh	r2, [r7, #22]
 800d836:	68fb      	ldr	r3, [r7, #12]
 800d838:	60da      	str	r2, [r3, #12]

  while (len != 0U)
 800d83a:	e00b      	b.n	800d854 <SCSI_UpdateBotData+0x3e>
  {
    len--;
 800d83c:	8afb      	ldrh	r3, [r7, #22]
 800d83e:	3b01      	subs	r3, #1
 800d840:	82fb      	strh	r3, [r7, #22]
    hmsc->bot_data[len] = pBuff[len];
 800d842:	8afb      	ldrh	r3, [r7, #22]
 800d844:	68ba      	ldr	r2, [r7, #8]
 800d846:	441a      	add	r2, r3
 800d848:	8afb      	ldrh	r3, [r7, #22]
 800d84a:	7811      	ldrb	r1, [r2, #0]
 800d84c:	68fa      	ldr	r2, [r7, #12]
 800d84e:	4413      	add	r3, r2
 800d850:	460a      	mov	r2, r1
 800d852:	741a      	strb	r2, [r3, #16]
  while (len != 0U)
 800d854:	8afb      	ldrh	r3, [r7, #22]
 800d856:	2b00      	cmp	r3, #0
 800d858:	d1f0      	bne.n	800d83c <SCSI_UpdateBotData+0x26>
  }

  return 0;
 800d85a:	2300      	movs	r3, #0
}
 800d85c:	4618      	mov	r0, r3
 800d85e:	371c      	adds	r7, #28
 800d860:	46bd      	mov	sp, r7
 800d862:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d866:	4770      	bx	lr

0800d868 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800d868:	b580      	push	{r7, lr}
 800d86a:	b086      	sub	sp, #24
 800d86c:	af00      	add	r7, sp, #0
 800d86e:	60f8      	str	r0, [r7, #12]
 800d870:	60b9      	str	r1, [r7, #8]
 800d872:	4613      	mov	r3, r2
 800d874:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800d876:	68fb      	ldr	r3, [r7, #12]
 800d878:	2b00      	cmp	r3, #0
 800d87a:	d101      	bne.n	800d880 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800d87c:	2303      	movs	r3, #3
 800d87e:	e01f      	b.n	800d8c0 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800d880:	68fb      	ldr	r3, [r7, #12]
 800d882:	2200      	movs	r2, #0
 800d884:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 800d888:	68fb      	ldr	r3, [r7, #12]
 800d88a:	2200      	movs	r2, #0
 800d88c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 800d890:	68fb      	ldr	r3, [r7, #12]
 800d892:	2200      	movs	r2, #0
 800d894:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800d898:	68bb      	ldr	r3, [r7, #8]
 800d89a:	2b00      	cmp	r3, #0
 800d89c:	d003      	beq.n	800d8a6 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800d89e:	68fb      	ldr	r3, [r7, #12]
 800d8a0:	68ba      	ldr	r2, [r7, #8]
 800d8a2:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d8a6:	68fb      	ldr	r3, [r7, #12]
 800d8a8:	2201      	movs	r2, #1
 800d8aa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800d8ae:	68fb      	ldr	r3, [r7, #12]
 800d8b0:	79fa      	ldrb	r2, [r7, #7]
 800d8b2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800d8b4:	68f8      	ldr	r0, [r7, #12]
 800d8b6:	f001 fcb3 	bl	800f220 <USBD_LL_Init>
 800d8ba:	4603      	mov	r3, r0
 800d8bc:	75fb      	strb	r3, [r7, #23]

  return ret;
 800d8be:	7dfb      	ldrb	r3, [r7, #23]
}
 800d8c0:	4618      	mov	r0, r3
 800d8c2:	3718      	adds	r7, #24
 800d8c4:	46bd      	mov	sp, r7
 800d8c6:	bd80      	pop	{r7, pc}

0800d8c8 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800d8c8:	b580      	push	{r7, lr}
 800d8ca:	b084      	sub	sp, #16
 800d8cc:	af00      	add	r7, sp, #0
 800d8ce:	6078      	str	r0, [r7, #4]
 800d8d0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800d8d2:	2300      	movs	r3, #0
 800d8d4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800d8d6:	683b      	ldr	r3, [r7, #0]
 800d8d8:	2b00      	cmp	r3, #0
 800d8da:	d101      	bne.n	800d8e0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800d8dc:	2303      	movs	r3, #3
 800d8de:	e016      	b.n	800d90e <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	683a      	ldr	r2, [r7, #0]
 800d8e4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d8ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d8f0:	2b00      	cmp	r3, #0
 800d8f2:	d00b      	beq.n	800d90c <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d8fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d8fc:	f107 020e 	add.w	r2, r7, #14
 800d900:	4610      	mov	r0, r2
 800d902:	4798      	blx	r3
 800d904:	4602      	mov	r2, r0
 800d906:	687b      	ldr	r3, [r7, #4]
 800d908:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800d90c:	2300      	movs	r3, #0
}
 800d90e:	4618      	mov	r0, r3
 800d910:	3710      	adds	r7, #16
 800d912:	46bd      	mov	sp, r7
 800d914:	bd80      	pop	{r7, pc}

0800d916 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800d916:	b580      	push	{r7, lr}
 800d918:	b082      	sub	sp, #8
 800d91a:	af00      	add	r7, sp, #0
 800d91c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800d91e:	6878      	ldr	r0, [r7, #4]
 800d920:	f001 fcce 	bl	800f2c0 <USBD_LL_Start>
 800d924:	4603      	mov	r3, r0
}
 800d926:	4618      	mov	r0, r3
 800d928:	3708      	adds	r7, #8
 800d92a:	46bd      	mov	sp, r7
 800d92c:	bd80      	pop	{r7, pc}

0800d92e <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800d92e:	b480      	push	{r7}
 800d930:	b083      	sub	sp, #12
 800d932:	af00      	add	r7, sp, #0
 800d934:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800d936:	2300      	movs	r3, #0
}
 800d938:	4618      	mov	r0, r3
 800d93a:	370c      	adds	r7, #12
 800d93c:	46bd      	mov	sp, r7
 800d93e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d942:	4770      	bx	lr

0800d944 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d944:	b580      	push	{r7, lr}
 800d946:	b084      	sub	sp, #16
 800d948:	af00      	add	r7, sp, #0
 800d94a:	6078      	str	r0, [r7, #4]
 800d94c:	460b      	mov	r3, r1
 800d94e:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800d950:	2303      	movs	r3, #3
 800d952:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800d954:	687b      	ldr	r3, [r7, #4]
 800d956:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d95a:	2b00      	cmp	r3, #0
 800d95c:	d009      	beq.n	800d972 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d964:	681b      	ldr	r3, [r3, #0]
 800d966:	78fa      	ldrb	r2, [r7, #3]
 800d968:	4611      	mov	r1, r2
 800d96a:	6878      	ldr	r0, [r7, #4]
 800d96c:	4798      	blx	r3
 800d96e:	4603      	mov	r3, r0
 800d970:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800d972:	7bfb      	ldrb	r3, [r7, #15]
}
 800d974:	4618      	mov	r0, r3
 800d976:	3710      	adds	r7, #16
 800d978:	46bd      	mov	sp, r7
 800d97a:	bd80      	pop	{r7, pc}

0800d97c <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d97c:	b580      	push	{r7, lr}
 800d97e:	b082      	sub	sp, #8
 800d980:	af00      	add	r7, sp, #0
 800d982:	6078      	str	r0, [r7, #4]
 800d984:	460b      	mov	r3, r1
 800d986:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d98e:	2b00      	cmp	r3, #0
 800d990:	d007      	beq.n	800d9a2 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d998:	685b      	ldr	r3, [r3, #4]
 800d99a:	78fa      	ldrb	r2, [r7, #3]
 800d99c:	4611      	mov	r1, r2
 800d99e:	6878      	ldr	r0, [r7, #4]
 800d9a0:	4798      	blx	r3
  }

  return USBD_OK;
 800d9a2:	2300      	movs	r3, #0
}
 800d9a4:	4618      	mov	r0, r3
 800d9a6:	3708      	adds	r7, #8
 800d9a8:	46bd      	mov	sp, r7
 800d9aa:	bd80      	pop	{r7, pc}

0800d9ac <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800d9ac:	b580      	push	{r7, lr}
 800d9ae:	b084      	sub	sp, #16
 800d9b0:	af00      	add	r7, sp, #0
 800d9b2:	6078      	str	r0, [r7, #4]
 800d9b4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800d9bc:	6839      	ldr	r1, [r7, #0]
 800d9be:	4618      	mov	r0, r3
 800d9c0:	f000 ff90 	bl	800e8e4 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	2201      	movs	r2, #1
 800d9c8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800d9d2:	461a      	mov	r2, r3
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800d9da:	687b      	ldr	r3, [r7, #4]
 800d9dc:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800d9e0:	f003 031f 	and.w	r3, r3, #31
 800d9e4:	2b02      	cmp	r3, #2
 800d9e6:	d01a      	beq.n	800da1e <USBD_LL_SetupStage+0x72>
 800d9e8:	2b02      	cmp	r3, #2
 800d9ea:	d822      	bhi.n	800da32 <USBD_LL_SetupStage+0x86>
 800d9ec:	2b00      	cmp	r3, #0
 800d9ee:	d002      	beq.n	800d9f6 <USBD_LL_SetupStage+0x4a>
 800d9f0:	2b01      	cmp	r3, #1
 800d9f2:	d00a      	beq.n	800da0a <USBD_LL_SetupStage+0x5e>
 800d9f4:	e01d      	b.n	800da32 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800d9fc:	4619      	mov	r1, r3
 800d9fe:	6878      	ldr	r0, [r7, #4]
 800da00:	f000 fa62 	bl	800dec8 <USBD_StdDevReq>
 800da04:	4603      	mov	r3, r0
 800da06:	73fb      	strb	r3, [r7, #15]
      break;
 800da08:	e020      	b.n	800da4c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800da10:	4619      	mov	r1, r3
 800da12:	6878      	ldr	r0, [r7, #4]
 800da14:	f000 fac6 	bl	800dfa4 <USBD_StdItfReq>
 800da18:	4603      	mov	r3, r0
 800da1a:	73fb      	strb	r3, [r7, #15]
      break;
 800da1c:	e016      	b.n	800da4c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800da24:	4619      	mov	r1, r3
 800da26:	6878      	ldr	r0, [r7, #4]
 800da28:	f000 fb05 	bl	800e036 <USBD_StdEPReq>
 800da2c:	4603      	mov	r3, r0
 800da2e:	73fb      	strb	r3, [r7, #15]
      break;
 800da30:	e00c      	b.n	800da4c <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800da38:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800da3c:	b2db      	uxtb	r3, r3
 800da3e:	4619      	mov	r1, r3
 800da40:	6878      	ldr	r0, [r7, #4]
 800da42:	f001 fcbc 	bl	800f3be <USBD_LL_StallEP>
 800da46:	4603      	mov	r3, r0
 800da48:	73fb      	strb	r3, [r7, #15]
      break;
 800da4a:	bf00      	nop
  }

  return ret;
 800da4c:	7bfb      	ldrb	r3, [r7, #15]
}
 800da4e:	4618      	mov	r0, r3
 800da50:	3710      	adds	r7, #16
 800da52:	46bd      	mov	sp, r7
 800da54:	bd80      	pop	{r7, pc}

0800da56 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800da56:	b580      	push	{r7, lr}
 800da58:	b086      	sub	sp, #24
 800da5a:	af00      	add	r7, sp, #0
 800da5c:	60f8      	str	r0, [r7, #12]
 800da5e:	460b      	mov	r3, r1
 800da60:	607a      	str	r2, [r7, #4]
 800da62:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800da64:	7afb      	ldrb	r3, [r7, #11]
 800da66:	2b00      	cmp	r3, #0
 800da68:	d138      	bne.n	800dadc <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800da6a:	68fb      	ldr	r3, [r7, #12]
 800da6c:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800da70:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800da72:	68fb      	ldr	r3, [r7, #12]
 800da74:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800da78:	2b03      	cmp	r3, #3
 800da7a:	d14a      	bne.n	800db12 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800da7c:	693b      	ldr	r3, [r7, #16]
 800da7e:	689a      	ldr	r2, [r3, #8]
 800da80:	693b      	ldr	r3, [r7, #16]
 800da82:	68db      	ldr	r3, [r3, #12]
 800da84:	429a      	cmp	r2, r3
 800da86:	d913      	bls.n	800dab0 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800da88:	693b      	ldr	r3, [r7, #16]
 800da8a:	689a      	ldr	r2, [r3, #8]
 800da8c:	693b      	ldr	r3, [r7, #16]
 800da8e:	68db      	ldr	r3, [r3, #12]
 800da90:	1ad2      	subs	r2, r2, r3
 800da92:	693b      	ldr	r3, [r7, #16]
 800da94:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800da96:	693b      	ldr	r3, [r7, #16]
 800da98:	68da      	ldr	r2, [r3, #12]
 800da9a:	693b      	ldr	r3, [r7, #16]
 800da9c:	689b      	ldr	r3, [r3, #8]
 800da9e:	4293      	cmp	r3, r2
 800daa0:	bf28      	it	cs
 800daa2:	4613      	movcs	r3, r2
 800daa4:	461a      	mov	r2, r3
 800daa6:	6879      	ldr	r1, [r7, #4]
 800daa8:	68f8      	ldr	r0, [r7, #12]
 800daaa:	f000 fff2 	bl	800ea92 <USBD_CtlContinueRx>
 800daae:	e030      	b.n	800db12 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dab0:	68fb      	ldr	r3, [r7, #12]
 800dab2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dab6:	b2db      	uxtb	r3, r3
 800dab8:	2b03      	cmp	r3, #3
 800daba:	d10b      	bne.n	800dad4 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800dabc:	68fb      	ldr	r3, [r7, #12]
 800dabe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dac2:	691b      	ldr	r3, [r3, #16]
 800dac4:	2b00      	cmp	r3, #0
 800dac6:	d005      	beq.n	800dad4 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800dac8:	68fb      	ldr	r3, [r7, #12]
 800daca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dace:	691b      	ldr	r3, [r3, #16]
 800dad0:	68f8      	ldr	r0, [r7, #12]
 800dad2:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800dad4:	68f8      	ldr	r0, [r7, #12]
 800dad6:	f000 ffed 	bl	800eab4 <USBD_CtlSendStatus>
 800dada:	e01a      	b.n	800db12 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dadc:	68fb      	ldr	r3, [r7, #12]
 800dade:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dae2:	b2db      	uxtb	r3, r3
 800dae4:	2b03      	cmp	r3, #3
 800dae6:	d114      	bne.n	800db12 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800dae8:	68fb      	ldr	r3, [r7, #12]
 800daea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800daee:	699b      	ldr	r3, [r3, #24]
 800daf0:	2b00      	cmp	r3, #0
 800daf2:	d00e      	beq.n	800db12 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800daf4:	68fb      	ldr	r3, [r7, #12]
 800daf6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dafa:	699b      	ldr	r3, [r3, #24]
 800dafc:	7afa      	ldrb	r2, [r7, #11]
 800dafe:	4611      	mov	r1, r2
 800db00:	68f8      	ldr	r0, [r7, #12]
 800db02:	4798      	blx	r3
 800db04:	4603      	mov	r3, r0
 800db06:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800db08:	7dfb      	ldrb	r3, [r7, #23]
 800db0a:	2b00      	cmp	r3, #0
 800db0c:	d001      	beq.n	800db12 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800db0e:	7dfb      	ldrb	r3, [r7, #23]
 800db10:	e000      	b.n	800db14 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800db12:	2300      	movs	r3, #0
}
 800db14:	4618      	mov	r0, r3
 800db16:	3718      	adds	r7, #24
 800db18:	46bd      	mov	sp, r7
 800db1a:	bd80      	pop	{r7, pc}

0800db1c <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800db1c:	b580      	push	{r7, lr}
 800db1e:	b086      	sub	sp, #24
 800db20:	af00      	add	r7, sp, #0
 800db22:	60f8      	str	r0, [r7, #12]
 800db24:	460b      	mov	r3, r1
 800db26:	607a      	str	r2, [r7, #4]
 800db28:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800db2a:	7afb      	ldrb	r3, [r7, #11]
 800db2c:	2b00      	cmp	r3, #0
 800db2e:	d16b      	bne.n	800dc08 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800db30:	68fb      	ldr	r3, [r7, #12]
 800db32:	3314      	adds	r3, #20
 800db34:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800db36:	68fb      	ldr	r3, [r7, #12]
 800db38:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800db3c:	2b02      	cmp	r3, #2
 800db3e:	d156      	bne.n	800dbee <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800db40:	693b      	ldr	r3, [r7, #16]
 800db42:	689a      	ldr	r2, [r3, #8]
 800db44:	693b      	ldr	r3, [r7, #16]
 800db46:	68db      	ldr	r3, [r3, #12]
 800db48:	429a      	cmp	r2, r3
 800db4a:	d914      	bls.n	800db76 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800db4c:	693b      	ldr	r3, [r7, #16]
 800db4e:	689a      	ldr	r2, [r3, #8]
 800db50:	693b      	ldr	r3, [r7, #16]
 800db52:	68db      	ldr	r3, [r3, #12]
 800db54:	1ad2      	subs	r2, r2, r3
 800db56:	693b      	ldr	r3, [r7, #16]
 800db58:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800db5a:	693b      	ldr	r3, [r7, #16]
 800db5c:	689b      	ldr	r3, [r3, #8]
 800db5e:	461a      	mov	r2, r3
 800db60:	6879      	ldr	r1, [r7, #4]
 800db62:	68f8      	ldr	r0, [r7, #12]
 800db64:	f000 ff84 	bl	800ea70 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800db68:	2300      	movs	r3, #0
 800db6a:	2200      	movs	r2, #0
 800db6c:	2100      	movs	r1, #0
 800db6e:	68f8      	ldr	r0, [r7, #12]
 800db70:	f001 fccf 	bl	800f512 <USBD_LL_PrepareReceive>
 800db74:	e03b      	b.n	800dbee <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800db76:	693b      	ldr	r3, [r7, #16]
 800db78:	68da      	ldr	r2, [r3, #12]
 800db7a:	693b      	ldr	r3, [r7, #16]
 800db7c:	689b      	ldr	r3, [r3, #8]
 800db7e:	429a      	cmp	r2, r3
 800db80:	d11c      	bne.n	800dbbc <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800db82:	693b      	ldr	r3, [r7, #16]
 800db84:	685a      	ldr	r2, [r3, #4]
 800db86:	693b      	ldr	r3, [r7, #16]
 800db88:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800db8a:	429a      	cmp	r2, r3
 800db8c:	d316      	bcc.n	800dbbc <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800db8e:	693b      	ldr	r3, [r7, #16]
 800db90:	685a      	ldr	r2, [r3, #4]
 800db92:	68fb      	ldr	r3, [r7, #12]
 800db94:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800db98:	429a      	cmp	r2, r3
 800db9a:	d20f      	bcs.n	800dbbc <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800db9c:	2200      	movs	r2, #0
 800db9e:	2100      	movs	r1, #0
 800dba0:	68f8      	ldr	r0, [r7, #12]
 800dba2:	f000 ff65 	bl	800ea70 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800dba6:	68fb      	ldr	r3, [r7, #12]
 800dba8:	2200      	movs	r2, #0
 800dbaa:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800dbae:	2300      	movs	r3, #0
 800dbb0:	2200      	movs	r2, #0
 800dbb2:	2100      	movs	r1, #0
 800dbb4:	68f8      	ldr	r0, [r7, #12]
 800dbb6:	f001 fcac 	bl	800f512 <USBD_LL_PrepareReceive>
 800dbba:	e018      	b.n	800dbee <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dbbc:	68fb      	ldr	r3, [r7, #12]
 800dbbe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dbc2:	b2db      	uxtb	r3, r3
 800dbc4:	2b03      	cmp	r3, #3
 800dbc6:	d10b      	bne.n	800dbe0 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800dbc8:	68fb      	ldr	r3, [r7, #12]
 800dbca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dbce:	68db      	ldr	r3, [r3, #12]
 800dbd0:	2b00      	cmp	r3, #0
 800dbd2:	d005      	beq.n	800dbe0 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800dbd4:	68fb      	ldr	r3, [r7, #12]
 800dbd6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dbda:	68db      	ldr	r3, [r3, #12]
 800dbdc:	68f8      	ldr	r0, [r7, #12]
 800dbde:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800dbe0:	2180      	movs	r1, #128	; 0x80
 800dbe2:	68f8      	ldr	r0, [r7, #12]
 800dbe4:	f001 fbeb 	bl	800f3be <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800dbe8:	68f8      	ldr	r0, [r7, #12]
 800dbea:	f000 ff76 	bl	800eada <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800dbee:	68fb      	ldr	r3, [r7, #12]
 800dbf0:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800dbf4:	2b01      	cmp	r3, #1
 800dbf6:	d122      	bne.n	800dc3e <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800dbf8:	68f8      	ldr	r0, [r7, #12]
 800dbfa:	f7ff fe98 	bl	800d92e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800dbfe:	68fb      	ldr	r3, [r7, #12]
 800dc00:	2200      	movs	r2, #0
 800dc02:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800dc06:	e01a      	b.n	800dc3e <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dc08:	68fb      	ldr	r3, [r7, #12]
 800dc0a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dc0e:	b2db      	uxtb	r3, r3
 800dc10:	2b03      	cmp	r3, #3
 800dc12:	d114      	bne.n	800dc3e <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800dc14:	68fb      	ldr	r3, [r7, #12]
 800dc16:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dc1a:	695b      	ldr	r3, [r3, #20]
 800dc1c:	2b00      	cmp	r3, #0
 800dc1e:	d00e      	beq.n	800dc3e <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800dc20:	68fb      	ldr	r3, [r7, #12]
 800dc22:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dc26:	695b      	ldr	r3, [r3, #20]
 800dc28:	7afa      	ldrb	r2, [r7, #11]
 800dc2a:	4611      	mov	r1, r2
 800dc2c:	68f8      	ldr	r0, [r7, #12]
 800dc2e:	4798      	blx	r3
 800dc30:	4603      	mov	r3, r0
 800dc32:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800dc34:	7dfb      	ldrb	r3, [r7, #23]
 800dc36:	2b00      	cmp	r3, #0
 800dc38:	d001      	beq.n	800dc3e <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800dc3a:	7dfb      	ldrb	r3, [r7, #23]
 800dc3c:	e000      	b.n	800dc40 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800dc3e:	2300      	movs	r3, #0
}
 800dc40:	4618      	mov	r0, r3
 800dc42:	3718      	adds	r7, #24
 800dc44:	46bd      	mov	sp, r7
 800dc46:	bd80      	pop	{r7, pc}

0800dc48 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800dc48:	b580      	push	{r7, lr}
 800dc4a:	b082      	sub	sp, #8
 800dc4c:	af00      	add	r7, sp, #0
 800dc4e:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	2201      	movs	r2, #1
 800dc54:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800dc58:	687b      	ldr	r3, [r7, #4]
 800dc5a:	2200      	movs	r2, #0
 800dc5c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	2200      	movs	r2, #0
 800dc64:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800dc66:	687b      	ldr	r3, [r7, #4]
 800dc68:	2200      	movs	r2, #0
 800dc6a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 800dc6e:	687b      	ldr	r3, [r7, #4]
 800dc70:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dc74:	2b00      	cmp	r3, #0
 800dc76:	d101      	bne.n	800dc7c <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800dc78:	2303      	movs	r3, #3
 800dc7a:	e02f      	b.n	800dcdc <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800dc7c:	687b      	ldr	r3, [r7, #4]
 800dc7e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800dc82:	2b00      	cmp	r3, #0
 800dc84:	d00f      	beq.n	800dca6 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800dc86:	687b      	ldr	r3, [r7, #4]
 800dc88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dc8c:	685b      	ldr	r3, [r3, #4]
 800dc8e:	2b00      	cmp	r3, #0
 800dc90:	d009      	beq.n	800dca6 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800dc92:	687b      	ldr	r3, [r7, #4]
 800dc94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dc98:	685b      	ldr	r3, [r3, #4]
 800dc9a:	687a      	ldr	r2, [r7, #4]
 800dc9c:	6852      	ldr	r2, [r2, #4]
 800dc9e:	b2d2      	uxtb	r2, r2
 800dca0:	4611      	mov	r1, r2
 800dca2:	6878      	ldr	r0, [r7, #4]
 800dca4:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800dca6:	2340      	movs	r3, #64	; 0x40
 800dca8:	2200      	movs	r2, #0
 800dcaa:	2100      	movs	r1, #0
 800dcac:	6878      	ldr	r0, [r7, #4]
 800dcae:	f001 fb22 	bl	800f2f6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800dcb2:	687b      	ldr	r3, [r7, #4]
 800dcb4:	2201      	movs	r2, #1
 800dcb6:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800dcba:	687b      	ldr	r3, [r7, #4]
 800dcbc:	2240      	movs	r2, #64	; 0x40
 800dcbe:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800dcc2:	2340      	movs	r3, #64	; 0x40
 800dcc4:	2200      	movs	r2, #0
 800dcc6:	2180      	movs	r1, #128	; 0x80
 800dcc8:	6878      	ldr	r0, [r7, #4]
 800dcca:	f001 fb14 	bl	800f2f6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800dcce:	687b      	ldr	r3, [r7, #4]
 800dcd0:	2201      	movs	r2, #1
 800dcd2:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800dcd4:	687b      	ldr	r3, [r7, #4]
 800dcd6:	2240      	movs	r2, #64	; 0x40
 800dcd8:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800dcda:	2300      	movs	r3, #0
}
 800dcdc:	4618      	mov	r0, r3
 800dcde:	3708      	adds	r7, #8
 800dce0:	46bd      	mov	sp, r7
 800dce2:	bd80      	pop	{r7, pc}

0800dce4 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800dce4:	b480      	push	{r7}
 800dce6:	b083      	sub	sp, #12
 800dce8:	af00      	add	r7, sp, #0
 800dcea:	6078      	str	r0, [r7, #4]
 800dcec:	460b      	mov	r3, r1
 800dcee:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	78fa      	ldrb	r2, [r7, #3]
 800dcf4:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800dcf6:	2300      	movs	r3, #0
}
 800dcf8:	4618      	mov	r0, r3
 800dcfa:	370c      	adds	r7, #12
 800dcfc:	46bd      	mov	sp, r7
 800dcfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd02:	4770      	bx	lr

0800dd04 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800dd04:	b480      	push	{r7}
 800dd06:	b083      	sub	sp, #12
 800dd08:	af00      	add	r7, sp, #0
 800dd0a:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800dd0c:	687b      	ldr	r3, [r7, #4]
 800dd0e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dd12:	b2da      	uxtb	r2, r3
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800dd1a:	687b      	ldr	r3, [r7, #4]
 800dd1c:	2204      	movs	r2, #4
 800dd1e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800dd22:	2300      	movs	r3, #0
}
 800dd24:	4618      	mov	r0, r3
 800dd26:	370c      	adds	r7, #12
 800dd28:	46bd      	mov	sp, r7
 800dd2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd2e:	4770      	bx	lr

0800dd30 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800dd30:	b480      	push	{r7}
 800dd32:	b083      	sub	sp, #12
 800dd34:	af00      	add	r7, sp, #0
 800dd36:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dd3e:	b2db      	uxtb	r3, r3
 800dd40:	2b04      	cmp	r3, #4
 800dd42:	d106      	bne.n	800dd52 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800dd44:	687b      	ldr	r3, [r7, #4]
 800dd46:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800dd4a:	b2da      	uxtb	r2, r3
 800dd4c:	687b      	ldr	r3, [r7, #4]
 800dd4e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800dd52:	2300      	movs	r3, #0
}
 800dd54:	4618      	mov	r0, r3
 800dd56:	370c      	adds	r7, #12
 800dd58:	46bd      	mov	sp, r7
 800dd5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd5e:	4770      	bx	lr

0800dd60 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800dd60:	b580      	push	{r7, lr}
 800dd62:	b082      	sub	sp, #8
 800dd64:	af00      	add	r7, sp, #0
 800dd66:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800dd68:	687b      	ldr	r3, [r7, #4]
 800dd6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dd6e:	2b00      	cmp	r3, #0
 800dd70:	d101      	bne.n	800dd76 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800dd72:	2303      	movs	r3, #3
 800dd74:	e012      	b.n	800dd9c <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dd76:	687b      	ldr	r3, [r7, #4]
 800dd78:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dd7c:	b2db      	uxtb	r3, r3
 800dd7e:	2b03      	cmp	r3, #3
 800dd80:	d10b      	bne.n	800dd9a <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dd88:	69db      	ldr	r3, [r3, #28]
 800dd8a:	2b00      	cmp	r3, #0
 800dd8c:	d005      	beq.n	800dd9a <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800dd8e:	687b      	ldr	r3, [r7, #4]
 800dd90:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dd94:	69db      	ldr	r3, [r3, #28]
 800dd96:	6878      	ldr	r0, [r7, #4]
 800dd98:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800dd9a:	2300      	movs	r3, #0
}
 800dd9c:	4618      	mov	r0, r3
 800dd9e:	3708      	adds	r7, #8
 800dda0:	46bd      	mov	sp, r7
 800dda2:	bd80      	pop	{r7, pc}

0800dda4 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800dda4:	b580      	push	{r7, lr}
 800dda6:	b082      	sub	sp, #8
 800dda8:	af00      	add	r7, sp, #0
 800ddaa:	6078      	str	r0, [r7, #4]
 800ddac:	460b      	mov	r3, r1
 800ddae:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ddb6:	2b00      	cmp	r3, #0
 800ddb8:	d101      	bne.n	800ddbe <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 800ddba:	2303      	movs	r3, #3
 800ddbc:	e014      	b.n	800dde8 <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ddc4:	b2db      	uxtb	r3, r3
 800ddc6:	2b03      	cmp	r3, #3
 800ddc8:	d10d      	bne.n	800dde6 <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 800ddca:	687b      	ldr	r3, [r7, #4]
 800ddcc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ddd0:	6a1b      	ldr	r3, [r3, #32]
 800ddd2:	2b00      	cmp	r3, #0
 800ddd4:	d007      	beq.n	800dde6 <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 800ddd6:	687b      	ldr	r3, [r7, #4]
 800ddd8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dddc:	6a1b      	ldr	r3, [r3, #32]
 800ddde:	78fa      	ldrb	r2, [r7, #3]
 800dde0:	4611      	mov	r1, r2
 800dde2:	6878      	ldr	r0, [r7, #4]
 800dde4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800dde6:	2300      	movs	r3, #0
}
 800dde8:	4618      	mov	r0, r3
 800ddea:	3708      	adds	r7, #8
 800ddec:	46bd      	mov	sp, r7
 800ddee:	bd80      	pop	{r7, pc}

0800ddf0 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800ddf0:	b580      	push	{r7, lr}
 800ddf2:	b082      	sub	sp, #8
 800ddf4:	af00      	add	r7, sp, #0
 800ddf6:	6078      	str	r0, [r7, #4]
 800ddf8:	460b      	mov	r3, r1
 800ddfa:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800de02:	2b00      	cmp	r3, #0
 800de04:	d101      	bne.n	800de0a <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 800de06:	2303      	movs	r3, #3
 800de08:	e014      	b.n	800de34 <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800de0a:	687b      	ldr	r3, [r7, #4]
 800de0c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800de10:	b2db      	uxtb	r3, r3
 800de12:	2b03      	cmp	r3, #3
 800de14:	d10d      	bne.n	800de32 <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 800de16:	687b      	ldr	r3, [r7, #4]
 800de18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800de1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800de1e:	2b00      	cmp	r3, #0
 800de20:	d007      	beq.n	800de32 <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 800de22:	687b      	ldr	r3, [r7, #4]
 800de24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800de28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800de2a:	78fa      	ldrb	r2, [r7, #3]
 800de2c:	4611      	mov	r1, r2
 800de2e:	6878      	ldr	r0, [r7, #4]
 800de30:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800de32:	2300      	movs	r3, #0
}
 800de34:	4618      	mov	r0, r3
 800de36:	3708      	adds	r7, #8
 800de38:	46bd      	mov	sp, r7
 800de3a:	bd80      	pop	{r7, pc}

0800de3c <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800de3c:	b480      	push	{r7}
 800de3e:	b083      	sub	sp, #12
 800de40:	af00      	add	r7, sp, #0
 800de42:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800de44:	2300      	movs	r3, #0
}
 800de46:	4618      	mov	r0, r3
 800de48:	370c      	adds	r7, #12
 800de4a:	46bd      	mov	sp, r7
 800de4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de50:	4770      	bx	lr

0800de52 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800de52:	b580      	push	{r7, lr}
 800de54:	b082      	sub	sp, #8
 800de56:	af00      	add	r7, sp, #0
 800de58:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	2201      	movs	r2, #1
 800de5e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800de62:	687b      	ldr	r3, [r7, #4]
 800de64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800de68:	2b00      	cmp	r3, #0
 800de6a:	d009      	beq.n	800de80 <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800de72:	685b      	ldr	r3, [r3, #4]
 800de74:	687a      	ldr	r2, [r7, #4]
 800de76:	6852      	ldr	r2, [r2, #4]
 800de78:	b2d2      	uxtb	r2, r2
 800de7a:	4611      	mov	r1, r2
 800de7c:	6878      	ldr	r0, [r7, #4]
 800de7e:	4798      	blx	r3
  }

  return USBD_OK;
 800de80:	2300      	movs	r3, #0
}
 800de82:	4618      	mov	r0, r3
 800de84:	3708      	adds	r7, #8
 800de86:	46bd      	mov	sp, r7
 800de88:	bd80      	pop	{r7, pc}

0800de8a <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800de8a:	b480      	push	{r7}
 800de8c:	b087      	sub	sp, #28
 800de8e:	af00      	add	r7, sp, #0
 800de90:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800de92:	687b      	ldr	r3, [r7, #4]
 800de94:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800de96:	697b      	ldr	r3, [r7, #20]
 800de98:	781b      	ldrb	r3, [r3, #0]
 800de9a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800de9c:	697b      	ldr	r3, [r7, #20]
 800de9e:	3301      	adds	r3, #1
 800dea0:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800dea2:	697b      	ldr	r3, [r7, #20]
 800dea4:	781b      	ldrb	r3, [r3, #0]
 800dea6:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800dea8:	8a3b      	ldrh	r3, [r7, #16]
 800deaa:	021b      	lsls	r3, r3, #8
 800deac:	b21a      	sxth	r2, r3
 800deae:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800deb2:	4313      	orrs	r3, r2
 800deb4:	b21b      	sxth	r3, r3
 800deb6:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800deb8:	89fb      	ldrh	r3, [r7, #14]
}
 800deba:	4618      	mov	r0, r3
 800debc:	371c      	adds	r7, #28
 800debe:	46bd      	mov	sp, r7
 800dec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dec4:	4770      	bx	lr
	...

0800dec8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dec8:	b580      	push	{r7, lr}
 800deca:	b084      	sub	sp, #16
 800decc:	af00      	add	r7, sp, #0
 800dece:	6078      	str	r0, [r7, #4]
 800ded0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ded2:	2300      	movs	r3, #0
 800ded4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ded6:	683b      	ldr	r3, [r7, #0]
 800ded8:	781b      	ldrb	r3, [r3, #0]
 800deda:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800dede:	2b40      	cmp	r3, #64	; 0x40
 800dee0:	d005      	beq.n	800deee <USBD_StdDevReq+0x26>
 800dee2:	2b40      	cmp	r3, #64	; 0x40
 800dee4:	d853      	bhi.n	800df8e <USBD_StdDevReq+0xc6>
 800dee6:	2b00      	cmp	r3, #0
 800dee8:	d00b      	beq.n	800df02 <USBD_StdDevReq+0x3a>
 800deea:	2b20      	cmp	r3, #32
 800deec:	d14f      	bne.n	800df8e <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800deee:	687b      	ldr	r3, [r7, #4]
 800def0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800def4:	689b      	ldr	r3, [r3, #8]
 800def6:	6839      	ldr	r1, [r7, #0]
 800def8:	6878      	ldr	r0, [r7, #4]
 800defa:	4798      	blx	r3
 800defc:	4603      	mov	r3, r0
 800defe:	73fb      	strb	r3, [r7, #15]
      break;
 800df00:	e04a      	b.n	800df98 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800df02:	683b      	ldr	r3, [r7, #0]
 800df04:	785b      	ldrb	r3, [r3, #1]
 800df06:	2b09      	cmp	r3, #9
 800df08:	d83b      	bhi.n	800df82 <USBD_StdDevReq+0xba>
 800df0a:	a201      	add	r2, pc, #4	; (adr r2, 800df10 <USBD_StdDevReq+0x48>)
 800df0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800df10:	0800df65 	.word	0x0800df65
 800df14:	0800df79 	.word	0x0800df79
 800df18:	0800df83 	.word	0x0800df83
 800df1c:	0800df6f 	.word	0x0800df6f
 800df20:	0800df83 	.word	0x0800df83
 800df24:	0800df43 	.word	0x0800df43
 800df28:	0800df39 	.word	0x0800df39
 800df2c:	0800df83 	.word	0x0800df83
 800df30:	0800df5b 	.word	0x0800df5b
 800df34:	0800df4d 	.word	0x0800df4d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800df38:	6839      	ldr	r1, [r7, #0]
 800df3a:	6878      	ldr	r0, [r7, #4]
 800df3c:	f000 f9de 	bl	800e2fc <USBD_GetDescriptor>
          break;
 800df40:	e024      	b.n	800df8c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800df42:	6839      	ldr	r1, [r7, #0]
 800df44:	6878      	ldr	r0, [r7, #4]
 800df46:	f000 fb43 	bl	800e5d0 <USBD_SetAddress>
          break;
 800df4a:	e01f      	b.n	800df8c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800df4c:	6839      	ldr	r1, [r7, #0]
 800df4e:	6878      	ldr	r0, [r7, #4]
 800df50:	f000 fb82 	bl	800e658 <USBD_SetConfig>
 800df54:	4603      	mov	r3, r0
 800df56:	73fb      	strb	r3, [r7, #15]
          break;
 800df58:	e018      	b.n	800df8c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800df5a:	6839      	ldr	r1, [r7, #0]
 800df5c:	6878      	ldr	r0, [r7, #4]
 800df5e:	f000 fc21 	bl	800e7a4 <USBD_GetConfig>
          break;
 800df62:	e013      	b.n	800df8c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800df64:	6839      	ldr	r1, [r7, #0]
 800df66:	6878      	ldr	r0, [r7, #4]
 800df68:	f000 fc52 	bl	800e810 <USBD_GetStatus>
          break;
 800df6c:	e00e      	b.n	800df8c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800df6e:	6839      	ldr	r1, [r7, #0]
 800df70:	6878      	ldr	r0, [r7, #4]
 800df72:	f000 fc81 	bl	800e878 <USBD_SetFeature>
          break;
 800df76:	e009      	b.n	800df8c <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800df78:	6839      	ldr	r1, [r7, #0]
 800df7a:	6878      	ldr	r0, [r7, #4]
 800df7c:	f000 fc90 	bl	800e8a0 <USBD_ClrFeature>
          break;
 800df80:	e004      	b.n	800df8c <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800df82:	6839      	ldr	r1, [r7, #0]
 800df84:	6878      	ldr	r0, [r7, #4]
 800df86:	f000 fce7 	bl	800e958 <USBD_CtlError>
          break;
 800df8a:	bf00      	nop
      }
      break;
 800df8c:	e004      	b.n	800df98 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800df8e:	6839      	ldr	r1, [r7, #0]
 800df90:	6878      	ldr	r0, [r7, #4]
 800df92:	f000 fce1 	bl	800e958 <USBD_CtlError>
      break;
 800df96:	bf00      	nop
  }

  return ret;
 800df98:	7bfb      	ldrb	r3, [r7, #15]
}
 800df9a:	4618      	mov	r0, r3
 800df9c:	3710      	adds	r7, #16
 800df9e:	46bd      	mov	sp, r7
 800dfa0:	bd80      	pop	{r7, pc}
 800dfa2:	bf00      	nop

0800dfa4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dfa4:	b580      	push	{r7, lr}
 800dfa6:	b084      	sub	sp, #16
 800dfa8:	af00      	add	r7, sp, #0
 800dfaa:	6078      	str	r0, [r7, #4]
 800dfac:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800dfae:	2300      	movs	r3, #0
 800dfb0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800dfb2:	683b      	ldr	r3, [r7, #0]
 800dfb4:	781b      	ldrb	r3, [r3, #0]
 800dfb6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800dfba:	2b40      	cmp	r3, #64	; 0x40
 800dfbc:	d005      	beq.n	800dfca <USBD_StdItfReq+0x26>
 800dfbe:	2b40      	cmp	r3, #64	; 0x40
 800dfc0:	d82f      	bhi.n	800e022 <USBD_StdItfReq+0x7e>
 800dfc2:	2b00      	cmp	r3, #0
 800dfc4:	d001      	beq.n	800dfca <USBD_StdItfReq+0x26>
 800dfc6:	2b20      	cmp	r3, #32
 800dfc8:	d12b      	bne.n	800e022 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dfd0:	b2db      	uxtb	r3, r3
 800dfd2:	3b01      	subs	r3, #1
 800dfd4:	2b02      	cmp	r3, #2
 800dfd6:	d81d      	bhi.n	800e014 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800dfd8:	683b      	ldr	r3, [r7, #0]
 800dfda:	889b      	ldrh	r3, [r3, #4]
 800dfdc:	b2db      	uxtb	r3, r3
 800dfde:	2b01      	cmp	r3, #1
 800dfe0:	d813      	bhi.n	800e00a <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dfe8:	689b      	ldr	r3, [r3, #8]
 800dfea:	6839      	ldr	r1, [r7, #0]
 800dfec:	6878      	ldr	r0, [r7, #4]
 800dfee:	4798      	blx	r3
 800dff0:	4603      	mov	r3, r0
 800dff2:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800dff4:	683b      	ldr	r3, [r7, #0]
 800dff6:	88db      	ldrh	r3, [r3, #6]
 800dff8:	2b00      	cmp	r3, #0
 800dffa:	d110      	bne.n	800e01e <USBD_StdItfReq+0x7a>
 800dffc:	7bfb      	ldrb	r3, [r7, #15]
 800dffe:	2b00      	cmp	r3, #0
 800e000:	d10d      	bne.n	800e01e <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800e002:	6878      	ldr	r0, [r7, #4]
 800e004:	f000 fd56 	bl	800eab4 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800e008:	e009      	b.n	800e01e <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800e00a:	6839      	ldr	r1, [r7, #0]
 800e00c:	6878      	ldr	r0, [r7, #4]
 800e00e:	f000 fca3 	bl	800e958 <USBD_CtlError>
          break;
 800e012:	e004      	b.n	800e01e <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800e014:	6839      	ldr	r1, [r7, #0]
 800e016:	6878      	ldr	r0, [r7, #4]
 800e018:	f000 fc9e 	bl	800e958 <USBD_CtlError>
          break;
 800e01c:	e000      	b.n	800e020 <USBD_StdItfReq+0x7c>
          break;
 800e01e:	bf00      	nop
      }
      break;
 800e020:	e004      	b.n	800e02c <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800e022:	6839      	ldr	r1, [r7, #0]
 800e024:	6878      	ldr	r0, [r7, #4]
 800e026:	f000 fc97 	bl	800e958 <USBD_CtlError>
      break;
 800e02a:	bf00      	nop
  }

  return ret;
 800e02c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e02e:	4618      	mov	r0, r3
 800e030:	3710      	adds	r7, #16
 800e032:	46bd      	mov	sp, r7
 800e034:	bd80      	pop	{r7, pc}

0800e036 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e036:	b580      	push	{r7, lr}
 800e038:	b084      	sub	sp, #16
 800e03a:	af00      	add	r7, sp, #0
 800e03c:	6078      	str	r0, [r7, #4]
 800e03e:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800e040:	2300      	movs	r3, #0
 800e042:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800e044:	683b      	ldr	r3, [r7, #0]
 800e046:	889b      	ldrh	r3, [r3, #4]
 800e048:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e04a:	683b      	ldr	r3, [r7, #0]
 800e04c:	781b      	ldrb	r3, [r3, #0]
 800e04e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800e052:	2b40      	cmp	r3, #64	; 0x40
 800e054:	d007      	beq.n	800e066 <USBD_StdEPReq+0x30>
 800e056:	2b40      	cmp	r3, #64	; 0x40
 800e058:	f200 8145 	bhi.w	800e2e6 <USBD_StdEPReq+0x2b0>
 800e05c:	2b00      	cmp	r3, #0
 800e05e:	d00c      	beq.n	800e07a <USBD_StdEPReq+0x44>
 800e060:	2b20      	cmp	r3, #32
 800e062:	f040 8140 	bne.w	800e2e6 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e066:	687b      	ldr	r3, [r7, #4]
 800e068:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e06c:	689b      	ldr	r3, [r3, #8]
 800e06e:	6839      	ldr	r1, [r7, #0]
 800e070:	6878      	ldr	r0, [r7, #4]
 800e072:	4798      	blx	r3
 800e074:	4603      	mov	r3, r0
 800e076:	73fb      	strb	r3, [r7, #15]
      break;
 800e078:	e13a      	b.n	800e2f0 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e07a:	683b      	ldr	r3, [r7, #0]
 800e07c:	785b      	ldrb	r3, [r3, #1]
 800e07e:	2b03      	cmp	r3, #3
 800e080:	d007      	beq.n	800e092 <USBD_StdEPReq+0x5c>
 800e082:	2b03      	cmp	r3, #3
 800e084:	f300 8129 	bgt.w	800e2da <USBD_StdEPReq+0x2a4>
 800e088:	2b00      	cmp	r3, #0
 800e08a:	d07f      	beq.n	800e18c <USBD_StdEPReq+0x156>
 800e08c:	2b01      	cmp	r3, #1
 800e08e:	d03c      	beq.n	800e10a <USBD_StdEPReq+0xd4>
 800e090:	e123      	b.n	800e2da <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800e092:	687b      	ldr	r3, [r7, #4]
 800e094:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e098:	b2db      	uxtb	r3, r3
 800e09a:	2b02      	cmp	r3, #2
 800e09c:	d002      	beq.n	800e0a4 <USBD_StdEPReq+0x6e>
 800e09e:	2b03      	cmp	r3, #3
 800e0a0:	d016      	beq.n	800e0d0 <USBD_StdEPReq+0x9a>
 800e0a2:	e02c      	b.n	800e0fe <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e0a4:	7bbb      	ldrb	r3, [r7, #14]
 800e0a6:	2b00      	cmp	r3, #0
 800e0a8:	d00d      	beq.n	800e0c6 <USBD_StdEPReq+0x90>
 800e0aa:	7bbb      	ldrb	r3, [r7, #14]
 800e0ac:	2b80      	cmp	r3, #128	; 0x80
 800e0ae:	d00a      	beq.n	800e0c6 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800e0b0:	7bbb      	ldrb	r3, [r7, #14]
 800e0b2:	4619      	mov	r1, r3
 800e0b4:	6878      	ldr	r0, [r7, #4]
 800e0b6:	f001 f982 	bl	800f3be <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800e0ba:	2180      	movs	r1, #128	; 0x80
 800e0bc:	6878      	ldr	r0, [r7, #4]
 800e0be:	f001 f97e 	bl	800f3be <USBD_LL_StallEP>
 800e0c2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800e0c4:	e020      	b.n	800e108 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800e0c6:	6839      	ldr	r1, [r7, #0]
 800e0c8:	6878      	ldr	r0, [r7, #4]
 800e0ca:	f000 fc45 	bl	800e958 <USBD_CtlError>
              break;
 800e0ce:	e01b      	b.n	800e108 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800e0d0:	683b      	ldr	r3, [r7, #0]
 800e0d2:	885b      	ldrh	r3, [r3, #2]
 800e0d4:	2b00      	cmp	r3, #0
 800e0d6:	d10e      	bne.n	800e0f6 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800e0d8:	7bbb      	ldrb	r3, [r7, #14]
 800e0da:	2b00      	cmp	r3, #0
 800e0dc:	d00b      	beq.n	800e0f6 <USBD_StdEPReq+0xc0>
 800e0de:	7bbb      	ldrb	r3, [r7, #14]
 800e0e0:	2b80      	cmp	r3, #128	; 0x80
 800e0e2:	d008      	beq.n	800e0f6 <USBD_StdEPReq+0xc0>
 800e0e4:	683b      	ldr	r3, [r7, #0]
 800e0e6:	88db      	ldrh	r3, [r3, #6]
 800e0e8:	2b00      	cmp	r3, #0
 800e0ea:	d104      	bne.n	800e0f6 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800e0ec:	7bbb      	ldrb	r3, [r7, #14]
 800e0ee:	4619      	mov	r1, r3
 800e0f0:	6878      	ldr	r0, [r7, #4]
 800e0f2:	f001 f964 	bl	800f3be <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800e0f6:	6878      	ldr	r0, [r7, #4]
 800e0f8:	f000 fcdc 	bl	800eab4 <USBD_CtlSendStatus>

              break;
 800e0fc:	e004      	b.n	800e108 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800e0fe:	6839      	ldr	r1, [r7, #0]
 800e100:	6878      	ldr	r0, [r7, #4]
 800e102:	f000 fc29 	bl	800e958 <USBD_CtlError>
              break;
 800e106:	bf00      	nop
          }
          break;
 800e108:	e0ec      	b.n	800e2e4 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800e10a:	687b      	ldr	r3, [r7, #4]
 800e10c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e110:	b2db      	uxtb	r3, r3
 800e112:	2b02      	cmp	r3, #2
 800e114:	d002      	beq.n	800e11c <USBD_StdEPReq+0xe6>
 800e116:	2b03      	cmp	r3, #3
 800e118:	d016      	beq.n	800e148 <USBD_StdEPReq+0x112>
 800e11a:	e030      	b.n	800e17e <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e11c:	7bbb      	ldrb	r3, [r7, #14]
 800e11e:	2b00      	cmp	r3, #0
 800e120:	d00d      	beq.n	800e13e <USBD_StdEPReq+0x108>
 800e122:	7bbb      	ldrb	r3, [r7, #14]
 800e124:	2b80      	cmp	r3, #128	; 0x80
 800e126:	d00a      	beq.n	800e13e <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800e128:	7bbb      	ldrb	r3, [r7, #14]
 800e12a:	4619      	mov	r1, r3
 800e12c:	6878      	ldr	r0, [r7, #4]
 800e12e:	f001 f946 	bl	800f3be <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800e132:	2180      	movs	r1, #128	; 0x80
 800e134:	6878      	ldr	r0, [r7, #4]
 800e136:	f001 f942 	bl	800f3be <USBD_LL_StallEP>
 800e13a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800e13c:	e025      	b.n	800e18a <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800e13e:	6839      	ldr	r1, [r7, #0]
 800e140:	6878      	ldr	r0, [r7, #4]
 800e142:	f000 fc09 	bl	800e958 <USBD_CtlError>
              break;
 800e146:	e020      	b.n	800e18a <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800e148:	683b      	ldr	r3, [r7, #0]
 800e14a:	885b      	ldrh	r3, [r3, #2]
 800e14c:	2b00      	cmp	r3, #0
 800e14e:	d11b      	bne.n	800e188 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800e150:	7bbb      	ldrb	r3, [r7, #14]
 800e152:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e156:	2b00      	cmp	r3, #0
 800e158:	d004      	beq.n	800e164 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800e15a:	7bbb      	ldrb	r3, [r7, #14]
 800e15c:	4619      	mov	r1, r3
 800e15e:	6878      	ldr	r0, [r7, #4]
 800e160:	f001 f94c 	bl	800f3fc <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800e164:	6878      	ldr	r0, [r7, #4]
 800e166:	f000 fca5 	bl	800eab4 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e16a:	687b      	ldr	r3, [r7, #4]
 800e16c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e170:	689b      	ldr	r3, [r3, #8]
 800e172:	6839      	ldr	r1, [r7, #0]
 800e174:	6878      	ldr	r0, [r7, #4]
 800e176:	4798      	blx	r3
 800e178:	4603      	mov	r3, r0
 800e17a:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800e17c:	e004      	b.n	800e188 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800e17e:	6839      	ldr	r1, [r7, #0]
 800e180:	6878      	ldr	r0, [r7, #4]
 800e182:	f000 fbe9 	bl	800e958 <USBD_CtlError>
              break;
 800e186:	e000      	b.n	800e18a <USBD_StdEPReq+0x154>
              break;
 800e188:	bf00      	nop
          }
          break;
 800e18a:	e0ab      	b.n	800e2e4 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800e18c:	687b      	ldr	r3, [r7, #4]
 800e18e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e192:	b2db      	uxtb	r3, r3
 800e194:	2b02      	cmp	r3, #2
 800e196:	d002      	beq.n	800e19e <USBD_StdEPReq+0x168>
 800e198:	2b03      	cmp	r3, #3
 800e19a:	d032      	beq.n	800e202 <USBD_StdEPReq+0x1cc>
 800e19c:	e097      	b.n	800e2ce <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e19e:	7bbb      	ldrb	r3, [r7, #14]
 800e1a0:	2b00      	cmp	r3, #0
 800e1a2:	d007      	beq.n	800e1b4 <USBD_StdEPReq+0x17e>
 800e1a4:	7bbb      	ldrb	r3, [r7, #14]
 800e1a6:	2b80      	cmp	r3, #128	; 0x80
 800e1a8:	d004      	beq.n	800e1b4 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800e1aa:	6839      	ldr	r1, [r7, #0]
 800e1ac:	6878      	ldr	r0, [r7, #4]
 800e1ae:	f000 fbd3 	bl	800e958 <USBD_CtlError>
                break;
 800e1b2:	e091      	b.n	800e2d8 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e1b4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e1b8:	2b00      	cmp	r3, #0
 800e1ba:	da0b      	bge.n	800e1d4 <USBD_StdEPReq+0x19e>
 800e1bc:	7bbb      	ldrb	r3, [r7, #14]
 800e1be:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e1c2:	4613      	mov	r3, r2
 800e1c4:	009b      	lsls	r3, r3, #2
 800e1c6:	4413      	add	r3, r2
 800e1c8:	009b      	lsls	r3, r3, #2
 800e1ca:	3310      	adds	r3, #16
 800e1cc:	687a      	ldr	r2, [r7, #4]
 800e1ce:	4413      	add	r3, r2
 800e1d0:	3304      	adds	r3, #4
 800e1d2:	e00b      	b.n	800e1ec <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800e1d4:	7bbb      	ldrb	r3, [r7, #14]
 800e1d6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e1da:	4613      	mov	r3, r2
 800e1dc:	009b      	lsls	r3, r3, #2
 800e1de:	4413      	add	r3, r2
 800e1e0:	009b      	lsls	r3, r3, #2
 800e1e2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800e1e6:	687a      	ldr	r2, [r7, #4]
 800e1e8:	4413      	add	r3, r2
 800e1ea:	3304      	adds	r3, #4
 800e1ec:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800e1ee:	68bb      	ldr	r3, [r7, #8]
 800e1f0:	2200      	movs	r2, #0
 800e1f2:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800e1f4:	68bb      	ldr	r3, [r7, #8]
 800e1f6:	2202      	movs	r2, #2
 800e1f8:	4619      	mov	r1, r3
 800e1fa:	6878      	ldr	r0, [r7, #4]
 800e1fc:	f000 fc1d 	bl	800ea3a <USBD_CtlSendData>
              break;
 800e200:	e06a      	b.n	800e2d8 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800e202:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e206:	2b00      	cmp	r3, #0
 800e208:	da11      	bge.n	800e22e <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800e20a:	7bbb      	ldrb	r3, [r7, #14]
 800e20c:	f003 020f 	and.w	r2, r3, #15
 800e210:	6879      	ldr	r1, [r7, #4]
 800e212:	4613      	mov	r3, r2
 800e214:	009b      	lsls	r3, r3, #2
 800e216:	4413      	add	r3, r2
 800e218:	009b      	lsls	r3, r3, #2
 800e21a:	440b      	add	r3, r1
 800e21c:	3324      	adds	r3, #36	; 0x24
 800e21e:	881b      	ldrh	r3, [r3, #0]
 800e220:	2b00      	cmp	r3, #0
 800e222:	d117      	bne.n	800e254 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800e224:	6839      	ldr	r1, [r7, #0]
 800e226:	6878      	ldr	r0, [r7, #4]
 800e228:	f000 fb96 	bl	800e958 <USBD_CtlError>
                  break;
 800e22c:	e054      	b.n	800e2d8 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800e22e:	7bbb      	ldrb	r3, [r7, #14]
 800e230:	f003 020f 	and.w	r2, r3, #15
 800e234:	6879      	ldr	r1, [r7, #4]
 800e236:	4613      	mov	r3, r2
 800e238:	009b      	lsls	r3, r3, #2
 800e23a:	4413      	add	r3, r2
 800e23c:	009b      	lsls	r3, r3, #2
 800e23e:	440b      	add	r3, r1
 800e240:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800e244:	881b      	ldrh	r3, [r3, #0]
 800e246:	2b00      	cmp	r3, #0
 800e248:	d104      	bne.n	800e254 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800e24a:	6839      	ldr	r1, [r7, #0]
 800e24c:	6878      	ldr	r0, [r7, #4]
 800e24e:	f000 fb83 	bl	800e958 <USBD_CtlError>
                  break;
 800e252:	e041      	b.n	800e2d8 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e254:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e258:	2b00      	cmp	r3, #0
 800e25a:	da0b      	bge.n	800e274 <USBD_StdEPReq+0x23e>
 800e25c:	7bbb      	ldrb	r3, [r7, #14]
 800e25e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e262:	4613      	mov	r3, r2
 800e264:	009b      	lsls	r3, r3, #2
 800e266:	4413      	add	r3, r2
 800e268:	009b      	lsls	r3, r3, #2
 800e26a:	3310      	adds	r3, #16
 800e26c:	687a      	ldr	r2, [r7, #4]
 800e26e:	4413      	add	r3, r2
 800e270:	3304      	adds	r3, #4
 800e272:	e00b      	b.n	800e28c <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800e274:	7bbb      	ldrb	r3, [r7, #14]
 800e276:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e27a:	4613      	mov	r3, r2
 800e27c:	009b      	lsls	r3, r3, #2
 800e27e:	4413      	add	r3, r2
 800e280:	009b      	lsls	r3, r3, #2
 800e282:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800e286:	687a      	ldr	r2, [r7, #4]
 800e288:	4413      	add	r3, r2
 800e28a:	3304      	adds	r3, #4
 800e28c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800e28e:	7bbb      	ldrb	r3, [r7, #14]
 800e290:	2b00      	cmp	r3, #0
 800e292:	d002      	beq.n	800e29a <USBD_StdEPReq+0x264>
 800e294:	7bbb      	ldrb	r3, [r7, #14]
 800e296:	2b80      	cmp	r3, #128	; 0x80
 800e298:	d103      	bne.n	800e2a2 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800e29a:	68bb      	ldr	r3, [r7, #8]
 800e29c:	2200      	movs	r2, #0
 800e29e:	601a      	str	r2, [r3, #0]
 800e2a0:	e00e      	b.n	800e2c0 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800e2a2:	7bbb      	ldrb	r3, [r7, #14]
 800e2a4:	4619      	mov	r1, r3
 800e2a6:	6878      	ldr	r0, [r7, #4]
 800e2a8:	f001 f8c7 	bl	800f43a <USBD_LL_IsStallEP>
 800e2ac:	4603      	mov	r3, r0
 800e2ae:	2b00      	cmp	r3, #0
 800e2b0:	d003      	beq.n	800e2ba <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800e2b2:	68bb      	ldr	r3, [r7, #8]
 800e2b4:	2201      	movs	r2, #1
 800e2b6:	601a      	str	r2, [r3, #0]
 800e2b8:	e002      	b.n	800e2c0 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800e2ba:	68bb      	ldr	r3, [r7, #8]
 800e2bc:	2200      	movs	r2, #0
 800e2be:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800e2c0:	68bb      	ldr	r3, [r7, #8]
 800e2c2:	2202      	movs	r2, #2
 800e2c4:	4619      	mov	r1, r3
 800e2c6:	6878      	ldr	r0, [r7, #4]
 800e2c8:	f000 fbb7 	bl	800ea3a <USBD_CtlSendData>
              break;
 800e2cc:	e004      	b.n	800e2d8 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800e2ce:	6839      	ldr	r1, [r7, #0]
 800e2d0:	6878      	ldr	r0, [r7, #4]
 800e2d2:	f000 fb41 	bl	800e958 <USBD_CtlError>
              break;
 800e2d6:	bf00      	nop
          }
          break;
 800e2d8:	e004      	b.n	800e2e4 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800e2da:	6839      	ldr	r1, [r7, #0]
 800e2dc:	6878      	ldr	r0, [r7, #4]
 800e2de:	f000 fb3b 	bl	800e958 <USBD_CtlError>
          break;
 800e2e2:	bf00      	nop
      }
      break;
 800e2e4:	e004      	b.n	800e2f0 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800e2e6:	6839      	ldr	r1, [r7, #0]
 800e2e8:	6878      	ldr	r0, [r7, #4]
 800e2ea:	f000 fb35 	bl	800e958 <USBD_CtlError>
      break;
 800e2ee:	bf00      	nop
  }

  return ret;
 800e2f0:	7bfb      	ldrb	r3, [r7, #15]
}
 800e2f2:	4618      	mov	r0, r3
 800e2f4:	3710      	adds	r7, #16
 800e2f6:	46bd      	mov	sp, r7
 800e2f8:	bd80      	pop	{r7, pc}
	...

0800e2fc <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e2fc:	b580      	push	{r7, lr}
 800e2fe:	b084      	sub	sp, #16
 800e300:	af00      	add	r7, sp, #0
 800e302:	6078      	str	r0, [r7, #4]
 800e304:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800e306:	2300      	movs	r3, #0
 800e308:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800e30a:	2300      	movs	r3, #0
 800e30c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800e30e:	2300      	movs	r3, #0
 800e310:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800e312:	683b      	ldr	r3, [r7, #0]
 800e314:	885b      	ldrh	r3, [r3, #2]
 800e316:	0a1b      	lsrs	r3, r3, #8
 800e318:	b29b      	uxth	r3, r3
 800e31a:	3b01      	subs	r3, #1
 800e31c:	2b06      	cmp	r3, #6
 800e31e:	f200 8128 	bhi.w	800e572 <USBD_GetDescriptor+0x276>
 800e322:	a201      	add	r2, pc, #4	; (adr r2, 800e328 <USBD_GetDescriptor+0x2c>)
 800e324:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e328:	0800e345 	.word	0x0800e345
 800e32c:	0800e35d 	.word	0x0800e35d
 800e330:	0800e39d 	.word	0x0800e39d
 800e334:	0800e573 	.word	0x0800e573
 800e338:	0800e573 	.word	0x0800e573
 800e33c:	0800e513 	.word	0x0800e513
 800e340:	0800e53f 	.word	0x0800e53f
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800e344:	687b      	ldr	r3, [r7, #4]
 800e346:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e34a:	681b      	ldr	r3, [r3, #0]
 800e34c:	687a      	ldr	r2, [r7, #4]
 800e34e:	7c12      	ldrb	r2, [r2, #16]
 800e350:	f107 0108 	add.w	r1, r7, #8
 800e354:	4610      	mov	r0, r2
 800e356:	4798      	blx	r3
 800e358:	60f8      	str	r0, [r7, #12]
      break;
 800e35a:	e112      	b.n	800e582 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	7c1b      	ldrb	r3, [r3, #16]
 800e360:	2b00      	cmp	r3, #0
 800e362:	d10d      	bne.n	800e380 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e36a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e36c:	f107 0208 	add.w	r2, r7, #8
 800e370:	4610      	mov	r0, r2
 800e372:	4798      	blx	r3
 800e374:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e376:	68fb      	ldr	r3, [r7, #12]
 800e378:	3301      	adds	r3, #1
 800e37a:	2202      	movs	r2, #2
 800e37c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800e37e:	e100      	b.n	800e582 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800e380:	687b      	ldr	r3, [r7, #4]
 800e382:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e386:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e388:	f107 0208 	add.w	r2, r7, #8
 800e38c:	4610      	mov	r0, r2
 800e38e:	4798      	blx	r3
 800e390:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e392:	68fb      	ldr	r3, [r7, #12]
 800e394:	3301      	adds	r3, #1
 800e396:	2202      	movs	r2, #2
 800e398:	701a      	strb	r2, [r3, #0]
      break;
 800e39a:	e0f2      	b.n	800e582 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800e39c:	683b      	ldr	r3, [r7, #0]
 800e39e:	885b      	ldrh	r3, [r3, #2]
 800e3a0:	b2db      	uxtb	r3, r3
 800e3a2:	2b05      	cmp	r3, #5
 800e3a4:	f200 80ac 	bhi.w	800e500 <USBD_GetDescriptor+0x204>
 800e3a8:	a201      	add	r2, pc, #4	; (adr r2, 800e3b0 <USBD_GetDescriptor+0xb4>)
 800e3aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e3ae:	bf00      	nop
 800e3b0:	0800e3c9 	.word	0x0800e3c9
 800e3b4:	0800e3fd 	.word	0x0800e3fd
 800e3b8:	0800e431 	.word	0x0800e431
 800e3bc:	0800e465 	.word	0x0800e465
 800e3c0:	0800e499 	.word	0x0800e499
 800e3c4:	0800e4cd 	.word	0x0800e4cd
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800e3c8:	687b      	ldr	r3, [r7, #4]
 800e3ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e3ce:	685b      	ldr	r3, [r3, #4]
 800e3d0:	2b00      	cmp	r3, #0
 800e3d2:	d00b      	beq.n	800e3ec <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800e3d4:	687b      	ldr	r3, [r7, #4]
 800e3d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e3da:	685b      	ldr	r3, [r3, #4]
 800e3dc:	687a      	ldr	r2, [r7, #4]
 800e3de:	7c12      	ldrb	r2, [r2, #16]
 800e3e0:	f107 0108 	add.w	r1, r7, #8
 800e3e4:	4610      	mov	r0, r2
 800e3e6:	4798      	blx	r3
 800e3e8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e3ea:	e091      	b.n	800e510 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e3ec:	6839      	ldr	r1, [r7, #0]
 800e3ee:	6878      	ldr	r0, [r7, #4]
 800e3f0:	f000 fab2 	bl	800e958 <USBD_CtlError>
            err++;
 800e3f4:	7afb      	ldrb	r3, [r7, #11]
 800e3f6:	3301      	adds	r3, #1
 800e3f8:	72fb      	strb	r3, [r7, #11]
          break;
 800e3fa:	e089      	b.n	800e510 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e402:	689b      	ldr	r3, [r3, #8]
 800e404:	2b00      	cmp	r3, #0
 800e406:	d00b      	beq.n	800e420 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800e408:	687b      	ldr	r3, [r7, #4]
 800e40a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e40e:	689b      	ldr	r3, [r3, #8]
 800e410:	687a      	ldr	r2, [r7, #4]
 800e412:	7c12      	ldrb	r2, [r2, #16]
 800e414:	f107 0108 	add.w	r1, r7, #8
 800e418:	4610      	mov	r0, r2
 800e41a:	4798      	blx	r3
 800e41c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e41e:	e077      	b.n	800e510 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e420:	6839      	ldr	r1, [r7, #0]
 800e422:	6878      	ldr	r0, [r7, #4]
 800e424:	f000 fa98 	bl	800e958 <USBD_CtlError>
            err++;
 800e428:	7afb      	ldrb	r3, [r7, #11]
 800e42a:	3301      	adds	r3, #1
 800e42c:	72fb      	strb	r3, [r7, #11]
          break;
 800e42e:	e06f      	b.n	800e510 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800e430:	687b      	ldr	r3, [r7, #4]
 800e432:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e436:	68db      	ldr	r3, [r3, #12]
 800e438:	2b00      	cmp	r3, #0
 800e43a:	d00b      	beq.n	800e454 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800e43c:	687b      	ldr	r3, [r7, #4]
 800e43e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e442:	68db      	ldr	r3, [r3, #12]
 800e444:	687a      	ldr	r2, [r7, #4]
 800e446:	7c12      	ldrb	r2, [r2, #16]
 800e448:	f107 0108 	add.w	r1, r7, #8
 800e44c:	4610      	mov	r0, r2
 800e44e:	4798      	blx	r3
 800e450:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e452:	e05d      	b.n	800e510 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e454:	6839      	ldr	r1, [r7, #0]
 800e456:	6878      	ldr	r0, [r7, #4]
 800e458:	f000 fa7e 	bl	800e958 <USBD_CtlError>
            err++;
 800e45c:	7afb      	ldrb	r3, [r7, #11]
 800e45e:	3301      	adds	r3, #1
 800e460:	72fb      	strb	r3, [r7, #11]
          break;
 800e462:	e055      	b.n	800e510 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800e464:	687b      	ldr	r3, [r7, #4]
 800e466:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e46a:	691b      	ldr	r3, [r3, #16]
 800e46c:	2b00      	cmp	r3, #0
 800e46e:	d00b      	beq.n	800e488 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800e470:	687b      	ldr	r3, [r7, #4]
 800e472:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e476:	691b      	ldr	r3, [r3, #16]
 800e478:	687a      	ldr	r2, [r7, #4]
 800e47a:	7c12      	ldrb	r2, [r2, #16]
 800e47c:	f107 0108 	add.w	r1, r7, #8
 800e480:	4610      	mov	r0, r2
 800e482:	4798      	blx	r3
 800e484:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e486:	e043      	b.n	800e510 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e488:	6839      	ldr	r1, [r7, #0]
 800e48a:	6878      	ldr	r0, [r7, #4]
 800e48c:	f000 fa64 	bl	800e958 <USBD_CtlError>
            err++;
 800e490:	7afb      	ldrb	r3, [r7, #11]
 800e492:	3301      	adds	r3, #1
 800e494:	72fb      	strb	r3, [r7, #11]
          break;
 800e496:	e03b      	b.n	800e510 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800e498:	687b      	ldr	r3, [r7, #4]
 800e49a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e49e:	695b      	ldr	r3, [r3, #20]
 800e4a0:	2b00      	cmp	r3, #0
 800e4a2:	d00b      	beq.n	800e4bc <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800e4a4:	687b      	ldr	r3, [r7, #4]
 800e4a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e4aa:	695b      	ldr	r3, [r3, #20]
 800e4ac:	687a      	ldr	r2, [r7, #4]
 800e4ae:	7c12      	ldrb	r2, [r2, #16]
 800e4b0:	f107 0108 	add.w	r1, r7, #8
 800e4b4:	4610      	mov	r0, r2
 800e4b6:	4798      	blx	r3
 800e4b8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e4ba:	e029      	b.n	800e510 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e4bc:	6839      	ldr	r1, [r7, #0]
 800e4be:	6878      	ldr	r0, [r7, #4]
 800e4c0:	f000 fa4a 	bl	800e958 <USBD_CtlError>
            err++;
 800e4c4:	7afb      	ldrb	r3, [r7, #11]
 800e4c6:	3301      	adds	r3, #1
 800e4c8:	72fb      	strb	r3, [r7, #11]
          break;
 800e4ca:	e021      	b.n	800e510 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800e4cc:	687b      	ldr	r3, [r7, #4]
 800e4ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e4d2:	699b      	ldr	r3, [r3, #24]
 800e4d4:	2b00      	cmp	r3, #0
 800e4d6:	d00b      	beq.n	800e4f0 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800e4d8:	687b      	ldr	r3, [r7, #4]
 800e4da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e4de:	699b      	ldr	r3, [r3, #24]
 800e4e0:	687a      	ldr	r2, [r7, #4]
 800e4e2:	7c12      	ldrb	r2, [r2, #16]
 800e4e4:	f107 0108 	add.w	r1, r7, #8
 800e4e8:	4610      	mov	r0, r2
 800e4ea:	4798      	blx	r3
 800e4ec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e4ee:	e00f      	b.n	800e510 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e4f0:	6839      	ldr	r1, [r7, #0]
 800e4f2:	6878      	ldr	r0, [r7, #4]
 800e4f4:	f000 fa30 	bl	800e958 <USBD_CtlError>
            err++;
 800e4f8:	7afb      	ldrb	r3, [r7, #11]
 800e4fa:	3301      	adds	r3, #1
 800e4fc:	72fb      	strb	r3, [r7, #11]
          break;
 800e4fe:	e007      	b.n	800e510 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800e500:	6839      	ldr	r1, [r7, #0]
 800e502:	6878      	ldr	r0, [r7, #4]
 800e504:	f000 fa28 	bl	800e958 <USBD_CtlError>
          err++;
 800e508:	7afb      	ldrb	r3, [r7, #11]
 800e50a:	3301      	adds	r3, #1
 800e50c:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800e50e:	bf00      	nop
      }
      break;
 800e510:	e037      	b.n	800e582 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e512:	687b      	ldr	r3, [r7, #4]
 800e514:	7c1b      	ldrb	r3, [r3, #16]
 800e516:	2b00      	cmp	r3, #0
 800e518:	d109      	bne.n	800e52e <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800e51a:	687b      	ldr	r3, [r7, #4]
 800e51c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e520:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e522:	f107 0208 	add.w	r2, r7, #8
 800e526:	4610      	mov	r0, r2
 800e528:	4798      	blx	r3
 800e52a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e52c:	e029      	b.n	800e582 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800e52e:	6839      	ldr	r1, [r7, #0]
 800e530:	6878      	ldr	r0, [r7, #4]
 800e532:	f000 fa11 	bl	800e958 <USBD_CtlError>
        err++;
 800e536:	7afb      	ldrb	r3, [r7, #11]
 800e538:	3301      	adds	r3, #1
 800e53a:	72fb      	strb	r3, [r7, #11]
      break;
 800e53c:	e021      	b.n	800e582 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e53e:	687b      	ldr	r3, [r7, #4]
 800e540:	7c1b      	ldrb	r3, [r3, #16]
 800e542:	2b00      	cmp	r3, #0
 800e544:	d10d      	bne.n	800e562 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800e546:	687b      	ldr	r3, [r7, #4]
 800e548:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e54c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e54e:	f107 0208 	add.w	r2, r7, #8
 800e552:	4610      	mov	r0, r2
 800e554:	4798      	blx	r3
 800e556:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800e558:	68fb      	ldr	r3, [r7, #12]
 800e55a:	3301      	adds	r3, #1
 800e55c:	2207      	movs	r2, #7
 800e55e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e560:	e00f      	b.n	800e582 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800e562:	6839      	ldr	r1, [r7, #0]
 800e564:	6878      	ldr	r0, [r7, #4]
 800e566:	f000 f9f7 	bl	800e958 <USBD_CtlError>
        err++;
 800e56a:	7afb      	ldrb	r3, [r7, #11]
 800e56c:	3301      	adds	r3, #1
 800e56e:	72fb      	strb	r3, [r7, #11]
      break;
 800e570:	e007      	b.n	800e582 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800e572:	6839      	ldr	r1, [r7, #0]
 800e574:	6878      	ldr	r0, [r7, #4]
 800e576:	f000 f9ef 	bl	800e958 <USBD_CtlError>
      err++;
 800e57a:	7afb      	ldrb	r3, [r7, #11]
 800e57c:	3301      	adds	r3, #1
 800e57e:	72fb      	strb	r3, [r7, #11]
      break;
 800e580:	bf00      	nop
  }

  if (err != 0U)
 800e582:	7afb      	ldrb	r3, [r7, #11]
 800e584:	2b00      	cmp	r3, #0
 800e586:	d11e      	bne.n	800e5c6 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800e588:	683b      	ldr	r3, [r7, #0]
 800e58a:	88db      	ldrh	r3, [r3, #6]
 800e58c:	2b00      	cmp	r3, #0
 800e58e:	d016      	beq.n	800e5be <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800e590:	893b      	ldrh	r3, [r7, #8]
 800e592:	2b00      	cmp	r3, #0
 800e594:	d00e      	beq.n	800e5b4 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800e596:	683b      	ldr	r3, [r7, #0]
 800e598:	88da      	ldrh	r2, [r3, #6]
 800e59a:	893b      	ldrh	r3, [r7, #8]
 800e59c:	4293      	cmp	r3, r2
 800e59e:	bf28      	it	cs
 800e5a0:	4613      	movcs	r3, r2
 800e5a2:	b29b      	uxth	r3, r3
 800e5a4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800e5a6:	893b      	ldrh	r3, [r7, #8]
 800e5a8:	461a      	mov	r2, r3
 800e5aa:	68f9      	ldr	r1, [r7, #12]
 800e5ac:	6878      	ldr	r0, [r7, #4]
 800e5ae:	f000 fa44 	bl	800ea3a <USBD_CtlSendData>
 800e5b2:	e009      	b.n	800e5c8 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800e5b4:	6839      	ldr	r1, [r7, #0]
 800e5b6:	6878      	ldr	r0, [r7, #4]
 800e5b8:	f000 f9ce 	bl	800e958 <USBD_CtlError>
 800e5bc:	e004      	b.n	800e5c8 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800e5be:	6878      	ldr	r0, [r7, #4]
 800e5c0:	f000 fa78 	bl	800eab4 <USBD_CtlSendStatus>
 800e5c4:	e000      	b.n	800e5c8 <USBD_GetDescriptor+0x2cc>
    return;
 800e5c6:	bf00      	nop
  }
}
 800e5c8:	3710      	adds	r7, #16
 800e5ca:	46bd      	mov	sp, r7
 800e5cc:	bd80      	pop	{r7, pc}
 800e5ce:	bf00      	nop

0800e5d0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e5d0:	b580      	push	{r7, lr}
 800e5d2:	b084      	sub	sp, #16
 800e5d4:	af00      	add	r7, sp, #0
 800e5d6:	6078      	str	r0, [r7, #4]
 800e5d8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800e5da:	683b      	ldr	r3, [r7, #0]
 800e5dc:	889b      	ldrh	r3, [r3, #4]
 800e5de:	2b00      	cmp	r3, #0
 800e5e0:	d131      	bne.n	800e646 <USBD_SetAddress+0x76>
 800e5e2:	683b      	ldr	r3, [r7, #0]
 800e5e4:	88db      	ldrh	r3, [r3, #6]
 800e5e6:	2b00      	cmp	r3, #0
 800e5e8:	d12d      	bne.n	800e646 <USBD_SetAddress+0x76>
 800e5ea:	683b      	ldr	r3, [r7, #0]
 800e5ec:	885b      	ldrh	r3, [r3, #2]
 800e5ee:	2b7f      	cmp	r3, #127	; 0x7f
 800e5f0:	d829      	bhi.n	800e646 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800e5f2:	683b      	ldr	r3, [r7, #0]
 800e5f4:	885b      	ldrh	r3, [r3, #2]
 800e5f6:	b2db      	uxtb	r3, r3
 800e5f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e5fc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e5fe:	687b      	ldr	r3, [r7, #4]
 800e600:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e604:	b2db      	uxtb	r3, r3
 800e606:	2b03      	cmp	r3, #3
 800e608:	d104      	bne.n	800e614 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800e60a:	6839      	ldr	r1, [r7, #0]
 800e60c:	6878      	ldr	r0, [r7, #4]
 800e60e:	f000 f9a3 	bl	800e958 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e612:	e01d      	b.n	800e650 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800e614:	687b      	ldr	r3, [r7, #4]
 800e616:	7bfa      	ldrb	r2, [r7, #15]
 800e618:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800e61c:	7bfb      	ldrb	r3, [r7, #15]
 800e61e:	4619      	mov	r1, r3
 800e620:	6878      	ldr	r0, [r7, #4]
 800e622:	f000 ff36 	bl	800f492 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800e626:	6878      	ldr	r0, [r7, #4]
 800e628:	f000 fa44 	bl	800eab4 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800e62c:	7bfb      	ldrb	r3, [r7, #15]
 800e62e:	2b00      	cmp	r3, #0
 800e630:	d004      	beq.n	800e63c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e632:	687b      	ldr	r3, [r7, #4]
 800e634:	2202      	movs	r2, #2
 800e636:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e63a:	e009      	b.n	800e650 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	2201      	movs	r2, #1
 800e640:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e644:	e004      	b.n	800e650 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800e646:	6839      	ldr	r1, [r7, #0]
 800e648:	6878      	ldr	r0, [r7, #4]
 800e64a:	f000 f985 	bl	800e958 <USBD_CtlError>
  }
}
 800e64e:	bf00      	nop
 800e650:	bf00      	nop
 800e652:	3710      	adds	r7, #16
 800e654:	46bd      	mov	sp, r7
 800e656:	bd80      	pop	{r7, pc}

0800e658 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e658:	b580      	push	{r7, lr}
 800e65a:	b084      	sub	sp, #16
 800e65c:	af00      	add	r7, sp, #0
 800e65e:	6078      	str	r0, [r7, #4]
 800e660:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e662:	2300      	movs	r3, #0
 800e664:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800e666:	683b      	ldr	r3, [r7, #0]
 800e668:	885b      	ldrh	r3, [r3, #2]
 800e66a:	b2da      	uxtb	r2, r3
 800e66c:	4b4c      	ldr	r3, [pc, #304]	; (800e7a0 <USBD_SetConfig+0x148>)
 800e66e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800e670:	4b4b      	ldr	r3, [pc, #300]	; (800e7a0 <USBD_SetConfig+0x148>)
 800e672:	781b      	ldrb	r3, [r3, #0]
 800e674:	2b01      	cmp	r3, #1
 800e676:	d905      	bls.n	800e684 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800e678:	6839      	ldr	r1, [r7, #0]
 800e67a:	6878      	ldr	r0, [r7, #4]
 800e67c:	f000 f96c 	bl	800e958 <USBD_CtlError>
    return USBD_FAIL;
 800e680:	2303      	movs	r3, #3
 800e682:	e088      	b.n	800e796 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800e684:	687b      	ldr	r3, [r7, #4]
 800e686:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e68a:	b2db      	uxtb	r3, r3
 800e68c:	2b02      	cmp	r3, #2
 800e68e:	d002      	beq.n	800e696 <USBD_SetConfig+0x3e>
 800e690:	2b03      	cmp	r3, #3
 800e692:	d025      	beq.n	800e6e0 <USBD_SetConfig+0x88>
 800e694:	e071      	b.n	800e77a <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800e696:	4b42      	ldr	r3, [pc, #264]	; (800e7a0 <USBD_SetConfig+0x148>)
 800e698:	781b      	ldrb	r3, [r3, #0]
 800e69a:	2b00      	cmp	r3, #0
 800e69c:	d01c      	beq.n	800e6d8 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800e69e:	4b40      	ldr	r3, [pc, #256]	; (800e7a0 <USBD_SetConfig+0x148>)
 800e6a0:	781b      	ldrb	r3, [r3, #0]
 800e6a2:	461a      	mov	r2, r3
 800e6a4:	687b      	ldr	r3, [r7, #4]
 800e6a6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800e6a8:	4b3d      	ldr	r3, [pc, #244]	; (800e7a0 <USBD_SetConfig+0x148>)
 800e6aa:	781b      	ldrb	r3, [r3, #0]
 800e6ac:	4619      	mov	r1, r3
 800e6ae:	6878      	ldr	r0, [r7, #4]
 800e6b0:	f7ff f948 	bl	800d944 <USBD_SetClassConfig>
 800e6b4:	4603      	mov	r3, r0
 800e6b6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800e6b8:	7bfb      	ldrb	r3, [r7, #15]
 800e6ba:	2b00      	cmp	r3, #0
 800e6bc:	d004      	beq.n	800e6c8 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800e6be:	6839      	ldr	r1, [r7, #0]
 800e6c0:	6878      	ldr	r0, [r7, #4]
 800e6c2:	f000 f949 	bl	800e958 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800e6c6:	e065      	b.n	800e794 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800e6c8:	6878      	ldr	r0, [r7, #4]
 800e6ca:	f000 f9f3 	bl	800eab4 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800e6ce:	687b      	ldr	r3, [r7, #4]
 800e6d0:	2203      	movs	r2, #3
 800e6d2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800e6d6:	e05d      	b.n	800e794 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800e6d8:	6878      	ldr	r0, [r7, #4]
 800e6da:	f000 f9eb 	bl	800eab4 <USBD_CtlSendStatus>
      break;
 800e6de:	e059      	b.n	800e794 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800e6e0:	4b2f      	ldr	r3, [pc, #188]	; (800e7a0 <USBD_SetConfig+0x148>)
 800e6e2:	781b      	ldrb	r3, [r3, #0]
 800e6e4:	2b00      	cmp	r3, #0
 800e6e6:	d112      	bne.n	800e70e <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e6e8:	687b      	ldr	r3, [r7, #4]
 800e6ea:	2202      	movs	r2, #2
 800e6ec:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800e6f0:	4b2b      	ldr	r3, [pc, #172]	; (800e7a0 <USBD_SetConfig+0x148>)
 800e6f2:	781b      	ldrb	r3, [r3, #0]
 800e6f4:	461a      	mov	r2, r3
 800e6f6:	687b      	ldr	r3, [r7, #4]
 800e6f8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800e6fa:	4b29      	ldr	r3, [pc, #164]	; (800e7a0 <USBD_SetConfig+0x148>)
 800e6fc:	781b      	ldrb	r3, [r3, #0]
 800e6fe:	4619      	mov	r1, r3
 800e700:	6878      	ldr	r0, [r7, #4]
 800e702:	f7ff f93b 	bl	800d97c <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800e706:	6878      	ldr	r0, [r7, #4]
 800e708:	f000 f9d4 	bl	800eab4 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800e70c:	e042      	b.n	800e794 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800e70e:	4b24      	ldr	r3, [pc, #144]	; (800e7a0 <USBD_SetConfig+0x148>)
 800e710:	781b      	ldrb	r3, [r3, #0]
 800e712:	461a      	mov	r2, r3
 800e714:	687b      	ldr	r3, [r7, #4]
 800e716:	685b      	ldr	r3, [r3, #4]
 800e718:	429a      	cmp	r2, r3
 800e71a:	d02a      	beq.n	800e772 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e71c:	687b      	ldr	r3, [r7, #4]
 800e71e:	685b      	ldr	r3, [r3, #4]
 800e720:	b2db      	uxtb	r3, r3
 800e722:	4619      	mov	r1, r3
 800e724:	6878      	ldr	r0, [r7, #4]
 800e726:	f7ff f929 	bl	800d97c <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800e72a:	4b1d      	ldr	r3, [pc, #116]	; (800e7a0 <USBD_SetConfig+0x148>)
 800e72c:	781b      	ldrb	r3, [r3, #0]
 800e72e:	461a      	mov	r2, r3
 800e730:	687b      	ldr	r3, [r7, #4]
 800e732:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800e734:	4b1a      	ldr	r3, [pc, #104]	; (800e7a0 <USBD_SetConfig+0x148>)
 800e736:	781b      	ldrb	r3, [r3, #0]
 800e738:	4619      	mov	r1, r3
 800e73a:	6878      	ldr	r0, [r7, #4]
 800e73c:	f7ff f902 	bl	800d944 <USBD_SetClassConfig>
 800e740:	4603      	mov	r3, r0
 800e742:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800e744:	7bfb      	ldrb	r3, [r7, #15]
 800e746:	2b00      	cmp	r3, #0
 800e748:	d00f      	beq.n	800e76a <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800e74a:	6839      	ldr	r1, [r7, #0]
 800e74c:	6878      	ldr	r0, [r7, #4]
 800e74e:	f000 f903 	bl	800e958 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e752:	687b      	ldr	r3, [r7, #4]
 800e754:	685b      	ldr	r3, [r3, #4]
 800e756:	b2db      	uxtb	r3, r3
 800e758:	4619      	mov	r1, r3
 800e75a:	6878      	ldr	r0, [r7, #4]
 800e75c:	f7ff f90e 	bl	800d97c <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800e760:	687b      	ldr	r3, [r7, #4]
 800e762:	2202      	movs	r2, #2
 800e764:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800e768:	e014      	b.n	800e794 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800e76a:	6878      	ldr	r0, [r7, #4]
 800e76c:	f000 f9a2 	bl	800eab4 <USBD_CtlSendStatus>
      break;
 800e770:	e010      	b.n	800e794 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800e772:	6878      	ldr	r0, [r7, #4]
 800e774:	f000 f99e 	bl	800eab4 <USBD_CtlSendStatus>
      break;
 800e778:	e00c      	b.n	800e794 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800e77a:	6839      	ldr	r1, [r7, #0]
 800e77c:	6878      	ldr	r0, [r7, #4]
 800e77e:	f000 f8eb 	bl	800e958 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800e782:	4b07      	ldr	r3, [pc, #28]	; (800e7a0 <USBD_SetConfig+0x148>)
 800e784:	781b      	ldrb	r3, [r3, #0]
 800e786:	4619      	mov	r1, r3
 800e788:	6878      	ldr	r0, [r7, #4]
 800e78a:	f7ff f8f7 	bl	800d97c <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800e78e:	2303      	movs	r3, #3
 800e790:	73fb      	strb	r3, [r7, #15]
      break;
 800e792:	bf00      	nop
  }

  return ret;
 800e794:	7bfb      	ldrb	r3, [r7, #15]
}
 800e796:	4618      	mov	r0, r3
 800e798:	3710      	adds	r7, #16
 800e79a:	46bd      	mov	sp, r7
 800e79c:	bd80      	pop	{r7, pc}
 800e79e:	bf00      	nop
 800e7a0:	24000784 	.word	0x24000784

0800e7a4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e7a4:	b580      	push	{r7, lr}
 800e7a6:	b082      	sub	sp, #8
 800e7a8:	af00      	add	r7, sp, #0
 800e7aa:	6078      	str	r0, [r7, #4]
 800e7ac:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800e7ae:	683b      	ldr	r3, [r7, #0]
 800e7b0:	88db      	ldrh	r3, [r3, #6]
 800e7b2:	2b01      	cmp	r3, #1
 800e7b4:	d004      	beq.n	800e7c0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800e7b6:	6839      	ldr	r1, [r7, #0]
 800e7b8:	6878      	ldr	r0, [r7, #4]
 800e7ba:	f000 f8cd 	bl	800e958 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800e7be:	e023      	b.n	800e808 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800e7c0:	687b      	ldr	r3, [r7, #4]
 800e7c2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e7c6:	b2db      	uxtb	r3, r3
 800e7c8:	2b02      	cmp	r3, #2
 800e7ca:	dc02      	bgt.n	800e7d2 <USBD_GetConfig+0x2e>
 800e7cc:	2b00      	cmp	r3, #0
 800e7ce:	dc03      	bgt.n	800e7d8 <USBD_GetConfig+0x34>
 800e7d0:	e015      	b.n	800e7fe <USBD_GetConfig+0x5a>
 800e7d2:	2b03      	cmp	r3, #3
 800e7d4:	d00b      	beq.n	800e7ee <USBD_GetConfig+0x4a>
 800e7d6:	e012      	b.n	800e7fe <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800e7d8:	687b      	ldr	r3, [r7, #4]
 800e7da:	2200      	movs	r2, #0
 800e7dc:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800e7de:	687b      	ldr	r3, [r7, #4]
 800e7e0:	3308      	adds	r3, #8
 800e7e2:	2201      	movs	r2, #1
 800e7e4:	4619      	mov	r1, r3
 800e7e6:	6878      	ldr	r0, [r7, #4]
 800e7e8:	f000 f927 	bl	800ea3a <USBD_CtlSendData>
        break;
 800e7ec:	e00c      	b.n	800e808 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800e7ee:	687b      	ldr	r3, [r7, #4]
 800e7f0:	3304      	adds	r3, #4
 800e7f2:	2201      	movs	r2, #1
 800e7f4:	4619      	mov	r1, r3
 800e7f6:	6878      	ldr	r0, [r7, #4]
 800e7f8:	f000 f91f 	bl	800ea3a <USBD_CtlSendData>
        break;
 800e7fc:	e004      	b.n	800e808 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800e7fe:	6839      	ldr	r1, [r7, #0]
 800e800:	6878      	ldr	r0, [r7, #4]
 800e802:	f000 f8a9 	bl	800e958 <USBD_CtlError>
        break;
 800e806:	bf00      	nop
}
 800e808:	bf00      	nop
 800e80a:	3708      	adds	r7, #8
 800e80c:	46bd      	mov	sp, r7
 800e80e:	bd80      	pop	{r7, pc}

0800e810 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e810:	b580      	push	{r7, lr}
 800e812:	b082      	sub	sp, #8
 800e814:	af00      	add	r7, sp, #0
 800e816:	6078      	str	r0, [r7, #4]
 800e818:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e81a:	687b      	ldr	r3, [r7, #4]
 800e81c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e820:	b2db      	uxtb	r3, r3
 800e822:	3b01      	subs	r3, #1
 800e824:	2b02      	cmp	r3, #2
 800e826:	d81e      	bhi.n	800e866 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800e828:	683b      	ldr	r3, [r7, #0]
 800e82a:	88db      	ldrh	r3, [r3, #6]
 800e82c:	2b02      	cmp	r3, #2
 800e82e:	d004      	beq.n	800e83a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800e830:	6839      	ldr	r1, [r7, #0]
 800e832:	6878      	ldr	r0, [r7, #4]
 800e834:	f000 f890 	bl	800e958 <USBD_CtlError>
        break;
 800e838:	e01a      	b.n	800e870 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800e83a:	687b      	ldr	r3, [r7, #4]
 800e83c:	2201      	movs	r2, #1
 800e83e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800e840:	687b      	ldr	r3, [r7, #4]
 800e842:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800e846:	2b00      	cmp	r3, #0
 800e848:	d005      	beq.n	800e856 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800e84a:	687b      	ldr	r3, [r7, #4]
 800e84c:	68db      	ldr	r3, [r3, #12]
 800e84e:	f043 0202 	orr.w	r2, r3, #2
 800e852:	687b      	ldr	r3, [r7, #4]
 800e854:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800e856:	687b      	ldr	r3, [r7, #4]
 800e858:	330c      	adds	r3, #12
 800e85a:	2202      	movs	r2, #2
 800e85c:	4619      	mov	r1, r3
 800e85e:	6878      	ldr	r0, [r7, #4]
 800e860:	f000 f8eb 	bl	800ea3a <USBD_CtlSendData>
      break;
 800e864:	e004      	b.n	800e870 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800e866:	6839      	ldr	r1, [r7, #0]
 800e868:	6878      	ldr	r0, [r7, #4]
 800e86a:	f000 f875 	bl	800e958 <USBD_CtlError>
      break;
 800e86e:	bf00      	nop
  }
}
 800e870:	bf00      	nop
 800e872:	3708      	adds	r7, #8
 800e874:	46bd      	mov	sp, r7
 800e876:	bd80      	pop	{r7, pc}

0800e878 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e878:	b580      	push	{r7, lr}
 800e87a:	b082      	sub	sp, #8
 800e87c:	af00      	add	r7, sp, #0
 800e87e:	6078      	str	r0, [r7, #4]
 800e880:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e882:	683b      	ldr	r3, [r7, #0]
 800e884:	885b      	ldrh	r3, [r3, #2]
 800e886:	2b01      	cmp	r3, #1
 800e888:	d106      	bne.n	800e898 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800e88a:	687b      	ldr	r3, [r7, #4]
 800e88c:	2201      	movs	r2, #1
 800e88e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800e892:	6878      	ldr	r0, [r7, #4]
 800e894:	f000 f90e 	bl	800eab4 <USBD_CtlSendStatus>
  }
}
 800e898:	bf00      	nop
 800e89a:	3708      	adds	r7, #8
 800e89c:	46bd      	mov	sp, r7
 800e89e:	bd80      	pop	{r7, pc}

0800e8a0 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e8a0:	b580      	push	{r7, lr}
 800e8a2:	b082      	sub	sp, #8
 800e8a4:	af00      	add	r7, sp, #0
 800e8a6:	6078      	str	r0, [r7, #4]
 800e8a8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e8aa:	687b      	ldr	r3, [r7, #4]
 800e8ac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e8b0:	b2db      	uxtb	r3, r3
 800e8b2:	3b01      	subs	r3, #1
 800e8b4:	2b02      	cmp	r3, #2
 800e8b6:	d80b      	bhi.n	800e8d0 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e8b8:	683b      	ldr	r3, [r7, #0]
 800e8ba:	885b      	ldrh	r3, [r3, #2]
 800e8bc:	2b01      	cmp	r3, #1
 800e8be:	d10c      	bne.n	800e8da <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800e8c0:	687b      	ldr	r3, [r7, #4]
 800e8c2:	2200      	movs	r2, #0
 800e8c4:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800e8c8:	6878      	ldr	r0, [r7, #4]
 800e8ca:	f000 f8f3 	bl	800eab4 <USBD_CtlSendStatus>
      }
      break;
 800e8ce:	e004      	b.n	800e8da <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800e8d0:	6839      	ldr	r1, [r7, #0]
 800e8d2:	6878      	ldr	r0, [r7, #4]
 800e8d4:	f000 f840 	bl	800e958 <USBD_CtlError>
      break;
 800e8d8:	e000      	b.n	800e8dc <USBD_ClrFeature+0x3c>
      break;
 800e8da:	bf00      	nop
  }
}
 800e8dc:	bf00      	nop
 800e8de:	3708      	adds	r7, #8
 800e8e0:	46bd      	mov	sp, r7
 800e8e2:	bd80      	pop	{r7, pc}

0800e8e4 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800e8e4:	b580      	push	{r7, lr}
 800e8e6:	b084      	sub	sp, #16
 800e8e8:	af00      	add	r7, sp, #0
 800e8ea:	6078      	str	r0, [r7, #4]
 800e8ec:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800e8ee:	683b      	ldr	r3, [r7, #0]
 800e8f0:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800e8f2:	68fb      	ldr	r3, [r7, #12]
 800e8f4:	781a      	ldrb	r2, [r3, #0]
 800e8f6:	687b      	ldr	r3, [r7, #4]
 800e8f8:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800e8fa:	68fb      	ldr	r3, [r7, #12]
 800e8fc:	3301      	adds	r3, #1
 800e8fe:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800e900:	68fb      	ldr	r3, [r7, #12]
 800e902:	781a      	ldrb	r2, [r3, #0]
 800e904:	687b      	ldr	r3, [r7, #4]
 800e906:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800e908:	68fb      	ldr	r3, [r7, #12]
 800e90a:	3301      	adds	r3, #1
 800e90c:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800e90e:	68f8      	ldr	r0, [r7, #12]
 800e910:	f7ff fabb 	bl	800de8a <SWAPBYTE>
 800e914:	4603      	mov	r3, r0
 800e916:	461a      	mov	r2, r3
 800e918:	687b      	ldr	r3, [r7, #4]
 800e91a:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800e91c:	68fb      	ldr	r3, [r7, #12]
 800e91e:	3301      	adds	r3, #1
 800e920:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800e922:	68fb      	ldr	r3, [r7, #12]
 800e924:	3301      	adds	r3, #1
 800e926:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800e928:	68f8      	ldr	r0, [r7, #12]
 800e92a:	f7ff faae 	bl	800de8a <SWAPBYTE>
 800e92e:	4603      	mov	r3, r0
 800e930:	461a      	mov	r2, r3
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800e936:	68fb      	ldr	r3, [r7, #12]
 800e938:	3301      	adds	r3, #1
 800e93a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800e93c:	68fb      	ldr	r3, [r7, #12]
 800e93e:	3301      	adds	r3, #1
 800e940:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800e942:	68f8      	ldr	r0, [r7, #12]
 800e944:	f7ff faa1 	bl	800de8a <SWAPBYTE>
 800e948:	4603      	mov	r3, r0
 800e94a:	461a      	mov	r2, r3
 800e94c:	687b      	ldr	r3, [r7, #4]
 800e94e:	80da      	strh	r2, [r3, #6]
}
 800e950:	bf00      	nop
 800e952:	3710      	adds	r7, #16
 800e954:	46bd      	mov	sp, r7
 800e956:	bd80      	pop	{r7, pc}

0800e958 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e958:	b580      	push	{r7, lr}
 800e95a:	b082      	sub	sp, #8
 800e95c:	af00      	add	r7, sp, #0
 800e95e:	6078      	str	r0, [r7, #4]
 800e960:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800e962:	2180      	movs	r1, #128	; 0x80
 800e964:	6878      	ldr	r0, [r7, #4]
 800e966:	f000 fd2a 	bl	800f3be <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800e96a:	2100      	movs	r1, #0
 800e96c:	6878      	ldr	r0, [r7, #4]
 800e96e:	f000 fd26 	bl	800f3be <USBD_LL_StallEP>
}
 800e972:	bf00      	nop
 800e974:	3708      	adds	r7, #8
 800e976:	46bd      	mov	sp, r7
 800e978:	bd80      	pop	{r7, pc}

0800e97a <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800e97a:	b580      	push	{r7, lr}
 800e97c:	b086      	sub	sp, #24
 800e97e:	af00      	add	r7, sp, #0
 800e980:	60f8      	str	r0, [r7, #12]
 800e982:	60b9      	str	r1, [r7, #8]
 800e984:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800e986:	2300      	movs	r3, #0
 800e988:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800e98a:	68fb      	ldr	r3, [r7, #12]
 800e98c:	2b00      	cmp	r3, #0
 800e98e:	d036      	beq.n	800e9fe <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800e990:	68fb      	ldr	r3, [r7, #12]
 800e992:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800e994:	6938      	ldr	r0, [r7, #16]
 800e996:	f000 f836 	bl	800ea06 <USBD_GetLen>
 800e99a:	4603      	mov	r3, r0
 800e99c:	3301      	adds	r3, #1
 800e99e:	b29b      	uxth	r3, r3
 800e9a0:	005b      	lsls	r3, r3, #1
 800e9a2:	b29a      	uxth	r2, r3
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800e9a8:	7dfb      	ldrb	r3, [r7, #23]
 800e9aa:	68ba      	ldr	r2, [r7, #8]
 800e9ac:	4413      	add	r3, r2
 800e9ae:	687a      	ldr	r2, [r7, #4]
 800e9b0:	7812      	ldrb	r2, [r2, #0]
 800e9b2:	701a      	strb	r2, [r3, #0]
  idx++;
 800e9b4:	7dfb      	ldrb	r3, [r7, #23]
 800e9b6:	3301      	adds	r3, #1
 800e9b8:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800e9ba:	7dfb      	ldrb	r3, [r7, #23]
 800e9bc:	68ba      	ldr	r2, [r7, #8]
 800e9be:	4413      	add	r3, r2
 800e9c0:	2203      	movs	r2, #3
 800e9c2:	701a      	strb	r2, [r3, #0]
  idx++;
 800e9c4:	7dfb      	ldrb	r3, [r7, #23]
 800e9c6:	3301      	adds	r3, #1
 800e9c8:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800e9ca:	e013      	b.n	800e9f4 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800e9cc:	7dfb      	ldrb	r3, [r7, #23]
 800e9ce:	68ba      	ldr	r2, [r7, #8]
 800e9d0:	4413      	add	r3, r2
 800e9d2:	693a      	ldr	r2, [r7, #16]
 800e9d4:	7812      	ldrb	r2, [r2, #0]
 800e9d6:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800e9d8:	693b      	ldr	r3, [r7, #16]
 800e9da:	3301      	adds	r3, #1
 800e9dc:	613b      	str	r3, [r7, #16]
    idx++;
 800e9de:	7dfb      	ldrb	r3, [r7, #23]
 800e9e0:	3301      	adds	r3, #1
 800e9e2:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800e9e4:	7dfb      	ldrb	r3, [r7, #23]
 800e9e6:	68ba      	ldr	r2, [r7, #8]
 800e9e8:	4413      	add	r3, r2
 800e9ea:	2200      	movs	r2, #0
 800e9ec:	701a      	strb	r2, [r3, #0]
    idx++;
 800e9ee:	7dfb      	ldrb	r3, [r7, #23]
 800e9f0:	3301      	adds	r3, #1
 800e9f2:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800e9f4:	693b      	ldr	r3, [r7, #16]
 800e9f6:	781b      	ldrb	r3, [r3, #0]
 800e9f8:	2b00      	cmp	r3, #0
 800e9fa:	d1e7      	bne.n	800e9cc <USBD_GetString+0x52>
 800e9fc:	e000      	b.n	800ea00 <USBD_GetString+0x86>
    return;
 800e9fe:	bf00      	nop
  }
}
 800ea00:	3718      	adds	r7, #24
 800ea02:	46bd      	mov	sp, r7
 800ea04:	bd80      	pop	{r7, pc}

0800ea06 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800ea06:	b480      	push	{r7}
 800ea08:	b085      	sub	sp, #20
 800ea0a:	af00      	add	r7, sp, #0
 800ea0c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800ea0e:	2300      	movs	r3, #0
 800ea10:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800ea12:	687b      	ldr	r3, [r7, #4]
 800ea14:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800ea16:	e005      	b.n	800ea24 <USBD_GetLen+0x1e>
  {
    len++;
 800ea18:	7bfb      	ldrb	r3, [r7, #15]
 800ea1a:	3301      	adds	r3, #1
 800ea1c:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800ea1e:	68bb      	ldr	r3, [r7, #8]
 800ea20:	3301      	adds	r3, #1
 800ea22:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800ea24:	68bb      	ldr	r3, [r7, #8]
 800ea26:	781b      	ldrb	r3, [r3, #0]
 800ea28:	2b00      	cmp	r3, #0
 800ea2a:	d1f5      	bne.n	800ea18 <USBD_GetLen+0x12>
  }

  return len;
 800ea2c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ea2e:	4618      	mov	r0, r3
 800ea30:	3714      	adds	r7, #20
 800ea32:	46bd      	mov	sp, r7
 800ea34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea38:	4770      	bx	lr

0800ea3a <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800ea3a:	b580      	push	{r7, lr}
 800ea3c:	b084      	sub	sp, #16
 800ea3e:	af00      	add	r7, sp, #0
 800ea40:	60f8      	str	r0, [r7, #12]
 800ea42:	60b9      	str	r1, [r7, #8]
 800ea44:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800ea46:	68fb      	ldr	r3, [r7, #12]
 800ea48:	2202      	movs	r2, #2
 800ea4a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800ea4e:	68fb      	ldr	r3, [r7, #12]
 800ea50:	687a      	ldr	r2, [r7, #4]
 800ea52:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800ea54:	68fb      	ldr	r3, [r7, #12]
 800ea56:	687a      	ldr	r2, [r7, #4]
 800ea58:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	68ba      	ldr	r2, [r7, #8]
 800ea5e:	2100      	movs	r1, #0
 800ea60:	68f8      	ldr	r0, [r7, #12]
 800ea62:	f000 fd35 	bl	800f4d0 <USBD_LL_Transmit>

  return USBD_OK;
 800ea66:	2300      	movs	r3, #0
}
 800ea68:	4618      	mov	r0, r3
 800ea6a:	3710      	adds	r7, #16
 800ea6c:	46bd      	mov	sp, r7
 800ea6e:	bd80      	pop	{r7, pc}

0800ea70 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800ea70:	b580      	push	{r7, lr}
 800ea72:	b084      	sub	sp, #16
 800ea74:	af00      	add	r7, sp, #0
 800ea76:	60f8      	str	r0, [r7, #12]
 800ea78:	60b9      	str	r1, [r7, #8]
 800ea7a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ea7c:	687b      	ldr	r3, [r7, #4]
 800ea7e:	68ba      	ldr	r2, [r7, #8]
 800ea80:	2100      	movs	r1, #0
 800ea82:	68f8      	ldr	r0, [r7, #12]
 800ea84:	f000 fd24 	bl	800f4d0 <USBD_LL_Transmit>

  return USBD_OK;
 800ea88:	2300      	movs	r3, #0
}
 800ea8a:	4618      	mov	r0, r3
 800ea8c:	3710      	adds	r7, #16
 800ea8e:	46bd      	mov	sp, r7
 800ea90:	bd80      	pop	{r7, pc}

0800ea92 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800ea92:	b580      	push	{r7, lr}
 800ea94:	b084      	sub	sp, #16
 800ea96:	af00      	add	r7, sp, #0
 800ea98:	60f8      	str	r0, [r7, #12]
 800ea9a:	60b9      	str	r1, [r7, #8]
 800ea9c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ea9e:	687b      	ldr	r3, [r7, #4]
 800eaa0:	68ba      	ldr	r2, [r7, #8]
 800eaa2:	2100      	movs	r1, #0
 800eaa4:	68f8      	ldr	r0, [r7, #12]
 800eaa6:	f000 fd34 	bl	800f512 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800eaaa:	2300      	movs	r3, #0
}
 800eaac:	4618      	mov	r0, r3
 800eaae:	3710      	adds	r7, #16
 800eab0:	46bd      	mov	sp, r7
 800eab2:	bd80      	pop	{r7, pc}

0800eab4 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800eab4:	b580      	push	{r7, lr}
 800eab6:	b082      	sub	sp, #8
 800eab8:	af00      	add	r7, sp, #0
 800eaba:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800eabc:	687b      	ldr	r3, [r7, #4]
 800eabe:	2204      	movs	r2, #4
 800eac0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800eac4:	2300      	movs	r3, #0
 800eac6:	2200      	movs	r2, #0
 800eac8:	2100      	movs	r1, #0
 800eaca:	6878      	ldr	r0, [r7, #4]
 800eacc:	f000 fd00 	bl	800f4d0 <USBD_LL_Transmit>

  return USBD_OK;
 800ead0:	2300      	movs	r3, #0
}
 800ead2:	4618      	mov	r0, r3
 800ead4:	3708      	adds	r7, #8
 800ead6:	46bd      	mov	sp, r7
 800ead8:	bd80      	pop	{r7, pc}

0800eada <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800eada:	b580      	push	{r7, lr}
 800eadc:	b082      	sub	sp, #8
 800eade:	af00      	add	r7, sp, #0
 800eae0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800eae2:	687b      	ldr	r3, [r7, #4]
 800eae4:	2205      	movs	r2, #5
 800eae6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800eaea:	2300      	movs	r3, #0
 800eaec:	2200      	movs	r2, #0
 800eaee:	2100      	movs	r1, #0
 800eaf0:	6878      	ldr	r0, [r7, #4]
 800eaf2:	f000 fd0e 	bl	800f512 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800eaf6:	2300      	movs	r3, #0
}
 800eaf8:	4618      	mov	r0, r3
 800eafa:	3708      	adds	r7, #8
 800eafc:	46bd      	mov	sp, r7
 800eafe:	bd80      	pop	{r7, pc}

0800eb00 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800eb00:	b580      	push	{r7, lr}
 800eb02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
	
	W25Qx_Init();
 800eb04:	f7f4 fa76 	bl	8002ff4 <W25Qx_Init>
	
	w25qxx_Init();
 800eb08:	f7f4 fc9c 	bl	8003444 <w25qxx_Init>
	w25qxx_EnterQPI();
 800eb0c:	f7f4 fdf0 	bl	80036f0 <w25qxx_EnterQPI>
	
  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800eb10:	2200      	movs	r2, #0
 800eb12:	4913      	ldr	r1, [pc, #76]	; (800eb60 <MX_USB_DEVICE_Init+0x60>)
 800eb14:	4813      	ldr	r0, [pc, #76]	; (800eb64 <MX_USB_DEVICE_Init+0x64>)
 800eb16:	f7fe fea7 	bl	800d868 <USBD_Init>
 800eb1a:	4603      	mov	r3, r0
 800eb1c:	2b00      	cmp	r3, #0
 800eb1e:	d001      	beq.n	800eb24 <MX_USB_DEVICE_Init+0x24>
  {
    Error_Handler();
 800eb20:	f7f1 fedb 	bl	80008da <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_MSC) != USBD_OK)
 800eb24:	4910      	ldr	r1, [pc, #64]	; (800eb68 <MX_USB_DEVICE_Init+0x68>)
 800eb26:	480f      	ldr	r0, [pc, #60]	; (800eb64 <MX_USB_DEVICE_Init+0x64>)
 800eb28:	f7fe fece 	bl	800d8c8 <USBD_RegisterClass>
 800eb2c:	4603      	mov	r3, r0
 800eb2e:	2b00      	cmp	r3, #0
 800eb30:	d001      	beq.n	800eb36 <MX_USB_DEVICE_Init+0x36>
  {
    Error_Handler();
 800eb32:	f7f1 fed2 	bl	80008da <Error_Handler>
  }
  if (USBD_MSC_RegisterStorage(&hUsbDeviceFS, &USBD_Storage_Interface_fops_FS) != USBD_OK)
 800eb36:	490d      	ldr	r1, [pc, #52]	; (800eb6c <MX_USB_DEVICE_Init+0x6c>)
 800eb38:	480a      	ldr	r0, [pc, #40]	; (800eb64 <MX_USB_DEVICE_Init+0x64>)
 800eb3a:	f7fd f941 	bl	800bdc0 <USBD_MSC_RegisterStorage>
 800eb3e:	4603      	mov	r3, r0
 800eb40:	2b00      	cmp	r3, #0
 800eb42:	d001      	beq.n	800eb48 <MX_USB_DEVICE_Init+0x48>
  {
    Error_Handler();
 800eb44:	f7f1 fec9 	bl	80008da <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800eb48:	4806      	ldr	r0, [pc, #24]	; (800eb64 <MX_USB_DEVICE_Init+0x64>)
 800eb4a:	f7fe fee4 	bl	800d916 <USBD_Start>
 800eb4e:	4603      	mov	r3, r0
 800eb50:	2b00      	cmp	r3, #0
 800eb52:	d001      	beq.n	800eb58 <MX_USB_DEVICE_Init+0x58>
  {
    Error_Handler();
 800eb54:	f7f1 fec1 	bl	80008da <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 800eb58:	f7f6 ff10 	bl	800597c <HAL_PWREx_EnableUSBVoltageDetector>
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800eb5c:	bf00      	nop
 800eb5e:	bd80      	pop	{r7, pc}
 800eb60:	2400018c 	.word	0x2400018c
 800eb64:	24001a48 	.word	0x24001a48
 800eb68:	240000a4 	.word	0x240000a4
 800eb6c:	240001dc 	.word	0x240001dc

0800eb70 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800eb70:	b480      	push	{r7}
 800eb72:	b083      	sub	sp, #12
 800eb74:	af00      	add	r7, sp, #0
 800eb76:	4603      	mov	r3, r0
 800eb78:	6039      	str	r1, [r7, #0]
 800eb7a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800eb7c:	683b      	ldr	r3, [r7, #0]
 800eb7e:	2212      	movs	r2, #18
 800eb80:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800eb82:	4b03      	ldr	r3, [pc, #12]	; (800eb90 <USBD_FS_DeviceDescriptor+0x20>)
}
 800eb84:	4618      	mov	r0, r3
 800eb86:	370c      	adds	r7, #12
 800eb88:	46bd      	mov	sp, r7
 800eb8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb8e:	4770      	bx	lr
 800eb90:	240001a8 	.word	0x240001a8

0800eb94 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800eb94:	b480      	push	{r7}
 800eb96:	b083      	sub	sp, #12
 800eb98:	af00      	add	r7, sp, #0
 800eb9a:	4603      	mov	r3, r0
 800eb9c:	6039      	str	r1, [r7, #0]
 800eb9e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800eba0:	683b      	ldr	r3, [r7, #0]
 800eba2:	2204      	movs	r2, #4
 800eba4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800eba6:	4b03      	ldr	r3, [pc, #12]	; (800ebb4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800eba8:	4618      	mov	r0, r3
 800ebaa:	370c      	adds	r7, #12
 800ebac:	46bd      	mov	sp, r7
 800ebae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebb2:	4770      	bx	lr
 800ebb4:	240001bc 	.word	0x240001bc

0800ebb8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ebb8:	b580      	push	{r7, lr}
 800ebba:	b082      	sub	sp, #8
 800ebbc:	af00      	add	r7, sp, #0
 800ebbe:	4603      	mov	r3, r0
 800ebc0:	6039      	str	r1, [r7, #0]
 800ebc2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ebc4:	79fb      	ldrb	r3, [r7, #7]
 800ebc6:	2b00      	cmp	r3, #0
 800ebc8:	d105      	bne.n	800ebd6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ebca:	683a      	ldr	r2, [r7, #0]
 800ebcc:	4907      	ldr	r1, [pc, #28]	; (800ebec <USBD_FS_ProductStrDescriptor+0x34>)
 800ebce:	4808      	ldr	r0, [pc, #32]	; (800ebf0 <USBD_FS_ProductStrDescriptor+0x38>)
 800ebd0:	f7ff fed3 	bl	800e97a <USBD_GetString>
 800ebd4:	e004      	b.n	800ebe0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ebd6:	683a      	ldr	r2, [r7, #0]
 800ebd8:	4904      	ldr	r1, [pc, #16]	; (800ebec <USBD_FS_ProductStrDescriptor+0x34>)
 800ebda:	4805      	ldr	r0, [pc, #20]	; (800ebf0 <USBD_FS_ProductStrDescriptor+0x38>)
 800ebdc:	f7ff fecd 	bl	800e97a <USBD_GetString>
  }
  return USBD_StrDesc;
 800ebe0:	4b02      	ldr	r3, [pc, #8]	; (800ebec <USBD_FS_ProductStrDescriptor+0x34>)
}
 800ebe2:	4618      	mov	r0, r3
 800ebe4:	3708      	adds	r7, #8
 800ebe6:	46bd      	mov	sp, r7
 800ebe8:	bd80      	pop	{r7, pc}
 800ebea:	bf00      	nop
 800ebec:	24001d18 	.word	0x24001d18
 800ebf0:	080102c4 	.word	0x080102c4

0800ebf4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ebf4:	b580      	push	{r7, lr}
 800ebf6:	b082      	sub	sp, #8
 800ebf8:	af00      	add	r7, sp, #0
 800ebfa:	4603      	mov	r3, r0
 800ebfc:	6039      	str	r1, [r7, #0]
 800ebfe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800ec00:	683a      	ldr	r2, [r7, #0]
 800ec02:	4904      	ldr	r1, [pc, #16]	; (800ec14 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800ec04:	4804      	ldr	r0, [pc, #16]	; (800ec18 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800ec06:	f7ff feb8 	bl	800e97a <USBD_GetString>
  return USBD_StrDesc;
 800ec0a:	4b02      	ldr	r3, [pc, #8]	; (800ec14 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800ec0c:	4618      	mov	r0, r3
 800ec0e:	3708      	adds	r7, #8
 800ec10:	46bd      	mov	sp, r7
 800ec12:	bd80      	pop	{r7, pc}
 800ec14:	24001d18 	.word	0x24001d18
 800ec18:	080102d8 	.word	0x080102d8

0800ec1c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ec1c:	b580      	push	{r7, lr}
 800ec1e:	b082      	sub	sp, #8
 800ec20:	af00      	add	r7, sp, #0
 800ec22:	4603      	mov	r3, r0
 800ec24:	6039      	str	r1, [r7, #0]
 800ec26:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800ec28:	683b      	ldr	r3, [r7, #0]
 800ec2a:	221a      	movs	r2, #26
 800ec2c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800ec2e:	f000 f843 	bl	800ecb8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800ec32:	4b02      	ldr	r3, [pc, #8]	; (800ec3c <USBD_FS_SerialStrDescriptor+0x20>)
}
 800ec34:	4618      	mov	r0, r3
 800ec36:	3708      	adds	r7, #8
 800ec38:	46bd      	mov	sp, r7
 800ec3a:	bd80      	pop	{r7, pc}
 800ec3c:	240001c0 	.word	0x240001c0

0800ec40 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ec40:	b580      	push	{r7, lr}
 800ec42:	b082      	sub	sp, #8
 800ec44:	af00      	add	r7, sp, #0
 800ec46:	4603      	mov	r3, r0
 800ec48:	6039      	str	r1, [r7, #0]
 800ec4a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800ec4c:	79fb      	ldrb	r3, [r7, #7]
 800ec4e:	2b00      	cmp	r3, #0
 800ec50:	d105      	bne.n	800ec5e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ec52:	683a      	ldr	r2, [r7, #0]
 800ec54:	4907      	ldr	r1, [pc, #28]	; (800ec74 <USBD_FS_ConfigStrDescriptor+0x34>)
 800ec56:	4808      	ldr	r0, [pc, #32]	; (800ec78 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ec58:	f7ff fe8f 	bl	800e97a <USBD_GetString>
 800ec5c:	e004      	b.n	800ec68 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ec5e:	683a      	ldr	r2, [r7, #0]
 800ec60:	4904      	ldr	r1, [pc, #16]	; (800ec74 <USBD_FS_ConfigStrDescriptor+0x34>)
 800ec62:	4805      	ldr	r0, [pc, #20]	; (800ec78 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ec64:	f7ff fe89 	bl	800e97a <USBD_GetString>
  }
  return USBD_StrDesc;
 800ec68:	4b02      	ldr	r3, [pc, #8]	; (800ec74 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800ec6a:	4618      	mov	r0, r3
 800ec6c:	3708      	adds	r7, #8
 800ec6e:	46bd      	mov	sp, r7
 800ec70:	bd80      	pop	{r7, pc}
 800ec72:	bf00      	nop
 800ec74:	24001d18 	.word	0x24001d18
 800ec78:	080102ec 	.word	0x080102ec

0800ec7c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ec7c:	b580      	push	{r7, lr}
 800ec7e:	b082      	sub	sp, #8
 800ec80:	af00      	add	r7, sp, #0
 800ec82:	4603      	mov	r3, r0
 800ec84:	6039      	str	r1, [r7, #0]
 800ec86:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ec88:	79fb      	ldrb	r3, [r7, #7]
 800ec8a:	2b00      	cmp	r3, #0
 800ec8c:	d105      	bne.n	800ec9a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ec8e:	683a      	ldr	r2, [r7, #0]
 800ec90:	4907      	ldr	r1, [pc, #28]	; (800ecb0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ec92:	4808      	ldr	r0, [pc, #32]	; (800ecb4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ec94:	f7ff fe71 	bl	800e97a <USBD_GetString>
 800ec98:	e004      	b.n	800eca4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ec9a:	683a      	ldr	r2, [r7, #0]
 800ec9c:	4904      	ldr	r1, [pc, #16]	; (800ecb0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ec9e:	4805      	ldr	r0, [pc, #20]	; (800ecb4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800eca0:	f7ff fe6b 	bl	800e97a <USBD_GetString>
  }
  return USBD_StrDesc;
 800eca4:	4b02      	ldr	r3, [pc, #8]	; (800ecb0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800eca6:	4618      	mov	r0, r3
 800eca8:	3708      	adds	r7, #8
 800ecaa:	46bd      	mov	sp, r7
 800ecac:	bd80      	pop	{r7, pc}
 800ecae:	bf00      	nop
 800ecb0:	24001d18 	.word	0x24001d18
 800ecb4:	080102f8 	.word	0x080102f8

0800ecb8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800ecb8:	b580      	push	{r7, lr}
 800ecba:	b084      	sub	sp, #16
 800ecbc:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800ecbe:	4b0f      	ldr	r3, [pc, #60]	; (800ecfc <Get_SerialNum+0x44>)
 800ecc0:	681b      	ldr	r3, [r3, #0]
 800ecc2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800ecc4:	4b0e      	ldr	r3, [pc, #56]	; (800ed00 <Get_SerialNum+0x48>)
 800ecc6:	681b      	ldr	r3, [r3, #0]
 800ecc8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800ecca:	4b0e      	ldr	r3, [pc, #56]	; (800ed04 <Get_SerialNum+0x4c>)
 800eccc:	681b      	ldr	r3, [r3, #0]
 800ecce:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800ecd0:	68fa      	ldr	r2, [r7, #12]
 800ecd2:	687b      	ldr	r3, [r7, #4]
 800ecd4:	4413      	add	r3, r2
 800ecd6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800ecd8:	68fb      	ldr	r3, [r7, #12]
 800ecda:	2b00      	cmp	r3, #0
 800ecdc:	d009      	beq.n	800ecf2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800ecde:	2208      	movs	r2, #8
 800ece0:	4909      	ldr	r1, [pc, #36]	; (800ed08 <Get_SerialNum+0x50>)
 800ece2:	68f8      	ldr	r0, [r7, #12]
 800ece4:	f000 f814 	bl	800ed10 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800ece8:	2204      	movs	r2, #4
 800ecea:	4908      	ldr	r1, [pc, #32]	; (800ed0c <Get_SerialNum+0x54>)
 800ecec:	68b8      	ldr	r0, [r7, #8]
 800ecee:	f000 f80f 	bl	800ed10 <IntToUnicode>
  }
}
 800ecf2:	bf00      	nop
 800ecf4:	3710      	adds	r7, #16
 800ecf6:	46bd      	mov	sp, r7
 800ecf8:	bd80      	pop	{r7, pc}
 800ecfa:	bf00      	nop
 800ecfc:	1ff1e800 	.word	0x1ff1e800
 800ed00:	1ff1e804 	.word	0x1ff1e804
 800ed04:	1ff1e808 	.word	0x1ff1e808
 800ed08:	240001c2 	.word	0x240001c2
 800ed0c:	240001d2 	.word	0x240001d2

0800ed10 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800ed10:	b480      	push	{r7}
 800ed12:	b087      	sub	sp, #28
 800ed14:	af00      	add	r7, sp, #0
 800ed16:	60f8      	str	r0, [r7, #12]
 800ed18:	60b9      	str	r1, [r7, #8]
 800ed1a:	4613      	mov	r3, r2
 800ed1c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800ed1e:	2300      	movs	r3, #0
 800ed20:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800ed22:	2300      	movs	r3, #0
 800ed24:	75fb      	strb	r3, [r7, #23]
 800ed26:	e027      	b.n	800ed78 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800ed28:	68fb      	ldr	r3, [r7, #12]
 800ed2a:	0f1b      	lsrs	r3, r3, #28
 800ed2c:	2b09      	cmp	r3, #9
 800ed2e:	d80b      	bhi.n	800ed48 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800ed30:	68fb      	ldr	r3, [r7, #12]
 800ed32:	0f1b      	lsrs	r3, r3, #28
 800ed34:	b2da      	uxtb	r2, r3
 800ed36:	7dfb      	ldrb	r3, [r7, #23]
 800ed38:	005b      	lsls	r3, r3, #1
 800ed3a:	4619      	mov	r1, r3
 800ed3c:	68bb      	ldr	r3, [r7, #8]
 800ed3e:	440b      	add	r3, r1
 800ed40:	3230      	adds	r2, #48	; 0x30
 800ed42:	b2d2      	uxtb	r2, r2
 800ed44:	701a      	strb	r2, [r3, #0]
 800ed46:	e00a      	b.n	800ed5e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ed48:	68fb      	ldr	r3, [r7, #12]
 800ed4a:	0f1b      	lsrs	r3, r3, #28
 800ed4c:	b2da      	uxtb	r2, r3
 800ed4e:	7dfb      	ldrb	r3, [r7, #23]
 800ed50:	005b      	lsls	r3, r3, #1
 800ed52:	4619      	mov	r1, r3
 800ed54:	68bb      	ldr	r3, [r7, #8]
 800ed56:	440b      	add	r3, r1
 800ed58:	3237      	adds	r2, #55	; 0x37
 800ed5a:	b2d2      	uxtb	r2, r2
 800ed5c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800ed5e:	68fb      	ldr	r3, [r7, #12]
 800ed60:	011b      	lsls	r3, r3, #4
 800ed62:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800ed64:	7dfb      	ldrb	r3, [r7, #23]
 800ed66:	005b      	lsls	r3, r3, #1
 800ed68:	3301      	adds	r3, #1
 800ed6a:	68ba      	ldr	r2, [r7, #8]
 800ed6c:	4413      	add	r3, r2
 800ed6e:	2200      	movs	r2, #0
 800ed70:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800ed72:	7dfb      	ldrb	r3, [r7, #23]
 800ed74:	3301      	adds	r3, #1
 800ed76:	75fb      	strb	r3, [r7, #23]
 800ed78:	7dfa      	ldrb	r2, [r7, #23]
 800ed7a:	79fb      	ldrb	r3, [r7, #7]
 800ed7c:	429a      	cmp	r2, r3
 800ed7e:	d3d3      	bcc.n	800ed28 <IntToUnicode+0x18>
  }
}
 800ed80:	bf00      	nop
 800ed82:	bf00      	nop
 800ed84:	371c      	adds	r7, #28
 800ed86:	46bd      	mov	sp, r7
 800ed88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed8c:	4770      	bx	lr

0800ed8e <STORAGE_Init_FS>:
  * @brief  Initializes over USB FS IP
  * @param  lun:
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Init_FS(uint8_t lun)
{
 800ed8e:	b480      	push	{r7}
 800ed90:	b083      	sub	sp, #12
 800ed92:	af00      	add	r7, sp, #0
 800ed94:	4603      	mov	r3, r0
 800ed96:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 2 */

  return (USBD_OK);
 800ed98:	2300      	movs	r3, #0
  /* USER CODE END 2 */
}
 800ed9a:	4618      	mov	r0, r3
 800ed9c:	370c      	adds	r7, #12
 800ed9e:	46bd      	mov	sp, r7
 800eda0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eda4:	4770      	bx	lr
	...

0800eda8 <STORAGE_GetCapacity_FS>:
  * @param  block_num: .
  * @param  block_size: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_GetCapacity_FS(uint8_t lun, uint32_t *block_num, uint16_t *block_size)
{
 800eda8:	b480      	push	{r7}
 800edaa:	b085      	sub	sp, #20
 800edac:	af00      	add	r7, sp, #0
 800edae:	4603      	mov	r3, r0
 800edb0:	60b9      	str	r1, [r7, #8]
 800edb2:	607a      	str	r2, [r7, #4]
 800edb4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 3 */
  *block_num  = W25Qx_Para.SUBSECTOR_COUNT;
 800edb6:	4b08      	ldr	r3, [pc, #32]	; (800edd8 <STORAGE_GetCapacity_FS+0x30>)
 800edb8:	691a      	ldr	r2, [r3, #16]
 800edba:	68bb      	ldr	r3, [r7, #8]
 800edbc:	601a      	str	r2, [r3, #0]
  *block_size = W25Qx_Para.SUBSECTOR_SIZE;
 800edbe:	4b06      	ldr	r3, [pc, #24]	; (800edd8 <STORAGE_GetCapacity_FS+0x30>)
 800edc0:	695b      	ldr	r3, [r3, #20]
 800edc2:	b29a      	uxth	r2, r3
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	801a      	strh	r2, [r3, #0]
  return (USBD_OK);
 800edc8:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800edca:	4618      	mov	r0, r3
 800edcc:	3714      	adds	r7, #20
 800edce:	46bd      	mov	sp, r7
 800edd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edd4:	4770      	bx	lr
 800edd6:	bf00      	nop
 800edd8:	24001a20 	.word	0x24001a20

0800eddc <STORAGE_IsReady_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsReady_FS(uint8_t lun)
{
 800eddc:	b480      	push	{r7}
 800edde:	b083      	sub	sp, #12
 800ede0:	af00      	add	r7, sp, #0
 800ede2:	4603      	mov	r3, r0
 800ede4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800ede6:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800ede8:	4618      	mov	r0, r3
 800edea:	370c      	adds	r7, #12
 800edec:	46bd      	mov	sp, r7
 800edee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edf2:	4770      	bx	lr

0800edf4 <STORAGE_IsWriteProtected_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsWriteProtected_FS(uint8_t lun)
{
 800edf4:	b480      	push	{r7}
 800edf6:	b083      	sub	sp, #12
 800edf8:	af00      	add	r7, sp, #0
 800edfa:	4603      	mov	r3, r0
 800edfc:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 5 */
  return (USBD_OK);
 800edfe:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800ee00:	4618      	mov	r0, r3
 800ee02:	370c      	adds	r7, #12
 800ee04:	46bd      	mov	sp, r7
 800ee06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee0a:	4770      	bx	lr

0800ee0c <STORAGE_Read_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Read_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 800ee0c:	b580      	push	{r7, lr}
 800ee0e:	b086      	sub	sp, #24
 800ee10:	af00      	add	r7, sp, #0
 800ee12:	60b9      	str	r1, [r7, #8]
 800ee14:	607a      	str	r2, [r7, #4]
 800ee16:	461a      	mov	r2, r3
 800ee18:	4603      	mov	r3, r0
 800ee1a:	73fb      	strb	r3, [r7, #15]
 800ee1c:	4613      	mov	r3, r2
 800ee1e:	81bb      	strh	r3, [r7, #12]
  /* USER CODE BEGIN 6 */
	if(lun == 0)
 800ee20:	7bfb      	ldrb	r3, [r7, #15]
 800ee22:	2b00      	cmp	r3, #0
 800ee24:	d11f      	bne.n	800ee66 <STORAGE_Read_FS+0x5a>
	{
		uint16_t i = 0;
 800ee26:	2300      	movs	r3, #0
 800ee28:	82fb      	strh	r3, [r7, #22]
		for(i = 0; i < blk_len; i ++)
 800ee2a:	2300      	movs	r3, #0
 800ee2c:	82fb      	strh	r3, [r7, #22]
 800ee2e:	e015      	b.n	800ee5c <STORAGE_Read_FS+0x50>
		{
			W25Qx_Read(buf, blk_addr*W25Qx_Para.SUBSECTOR_SIZE, W25Qx_Para.SUBSECTOR_SIZE);
 800ee30:	4b20      	ldr	r3, [pc, #128]	; (800eeb4 <STORAGE_Read_FS+0xa8>)
 800ee32:	695b      	ldr	r3, [r3, #20]
 800ee34:	687a      	ldr	r2, [r7, #4]
 800ee36:	fb02 f303 	mul.w	r3, r2, r3
 800ee3a:	4a1e      	ldr	r2, [pc, #120]	; (800eeb4 <STORAGE_Read_FS+0xa8>)
 800ee3c:	6952      	ldr	r2, [r2, #20]
 800ee3e:	4619      	mov	r1, r3
 800ee40:	68b8      	ldr	r0, [r7, #8]
 800ee42:	f7f4 f9f7 	bl	8003234 <W25Qx_Read>
			blk_addr ++;
 800ee46:	687b      	ldr	r3, [r7, #4]
 800ee48:	3301      	adds	r3, #1
 800ee4a:	607b      	str	r3, [r7, #4]
			buf += W25Qx_Para.SUBSECTOR_SIZE;
 800ee4c:	4b19      	ldr	r3, [pc, #100]	; (800eeb4 <STORAGE_Read_FS+0xa8>)
 800ee4e:	695b      	ldr	r3, [r3, #20]
 800ee50:	68ba      	ldr	r2, [r7, #8]
 800ee52:	4413      	add	r3, r2
 800ee54:	60bb      	str	r3, [r7, #8]
		for(i = 0; i < blk_len; i ++)
 800ee56:	8afb      	ldrh	r3, [r7, #22]
 800ee58:	3301      	adds	r3, #1
 800ee5a:	82fb      	strh	r3, [r7, #22]
 800ee5c:	8afa      	ldrh	r2, [r7, #22]
 800ee5e:	89bb      	ldrh	r3, [r7, #12]
 800ee60:	429a      	cmp	r2, r3
 800ee62:	d3e5      	bcc.n	800ee30 <STORAGE_Read_FS+0x24>
 800ee64:	e021      	b.n	800eeaa <STORAGE_Read_FS+0x9e>
		}	
	}
	else if(lun ==1)
 800ee66:	7bfb      	ldrb	r3, [r7, #15]
 800ee68:	2b01      	cmp	r3, #1
 800ee6a:	d11e      	bne.n	800eeaa <STORAGE_Read_FS+0x9e>
	{
		uint16_t i = 0;
 800ee6c:	2300      	movs	r3, #0
 800ee6e:	82bb      	strh	r3, [r7, #20]
		for(i = 0; i < blk_len; i ++)
 800ee70:	2300      	movs	r3, #0
 800ee72:	82bb      	strh	r3, [r7, #20]
 800ee74:	e015      	b.n	800eea2 <STORAGE_Read_FS+0x96>
		{
			W25qxx_Read(buf, blk_addr*W25Qx_Para.SUBSECTOR_SIZE, W25Qx_Para.SUBSECTOR_SIZE);
 800ee76:	4b0f      	ldr	r3, [pc, #60]	; (800eeb4 <STORAGE_Read_FS+0xa8>)
 800ee78:	695b      	ldr	r3, [r3, #20]
 800ee7a:	687a      	ldr	r2, [r7, #4]
 800ee7c:	fb02 f303 	mul.w	r3, r2, r3
 800ee80:	4a0c      	ldr	r2, [pc, #48]	; (800eeb4 <STORAGE_Read_FS+0xa8>)
 800ee82:	6952      	ldr	r2, [r2, #20]
 800ee84:	4619      	mov	r1, r3
 800ee86:	68b8      	ldr	r0, [r7, #8]
 800ee88:	f7f4 fcea 	bl	8003860 <W25qxx_Read>
			blk_addr ++;
 800ee8c:	687b      	ldr	r3, [r7, #4]
 800ee8e:	3301      	adds	r3, #1
 800ee90:	607b      	str	r3, [r7, #4]
			buf += W25Qx_Para.SUBSECTOR_SIZE;
 800ee92:	4b08      	ldr	r3, [pc, #32]	; (800eeb4 <STORAGE_Read_FS+0xa8>)
 800ee94:	695b      	ldr	r3, [r3, #20]
 800ee96:	68ba      	ldr	r2, [r7, #8]
 800ee98:	4413      	add	r3, r2
 800ee9a:	60bb      	str	r3, [r7, #8]
		for(i = 0; i < blk_len; i ++)
 800ee9c:	8abb      	ldrh	r3, [r7, #20]
 800ee9e:	3301      	adds	r3, #1
 800eea0:	82bb      	strh	r3, [r7, #20]
 800eea2:	8aba      	ldrh	r2, [r7, #20]
 800eea4:	89bb      	ldrh	r3, [r7, #12]
 800eea6:	429a      	cmp	r2, r3
 800eea8:	d3e5      	bcc.n	800ee76 <STORAGE_Read_FS+0x6a>
		}	
	}
  return (USBD_OK);
 800eeaa:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800eeac:	4618      	mov	r0, r3
 800eeae:	3718      	adds	r7, #24
 800eeb0:	46bd      	mov	sp, r7
 800eeb2:	bd80      	pop	{r7, pc}
 800eeb4:	24001a20 	.word	0x24001a20

0800eeb8 <STORAGE_Write_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Write_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 800eeb8:	b580      	push	{r7, lr}
 800eeba:	b086      	sub	sp, #24
 800eebc:	af00      	add	r7, sp, #0
 800eebe:	60b9      	str	r1, [r7, #8]
 800eec0:	607a      	str	r2, [r7, #4]
 800eec2:	461a      	mov	r2, r3
 800eec4:	4603      	mov	r3, r0
 800eec6:	73fb      	strb	r3, [r7, #15]
 800eec8:	4613      	mov	r3, r2
 800eeca:	81bb      	strh	r3, [r7, #12]
  /* USER CODE BEGIN 7 */
	if(lun == 0)
 800eecc:	7bfb      	ldrb	r3, [r7, #15]
 800eece:	2b00      	cmp	r3, #0
 800eed0:	d127      	bne.n	800ef22 <STORAGE_Write_FS+0x6a>
	{
		uint16_t i = 0;
 800eed2:	2300      	movs	r3, #0
 800eed4:	82fb      	strh	r3, [r7, #22]
		for(i = 0; i < blk_len; i ++)
 800eed6:	2300      	movs	r3, #0
 800eed8:	82fb      	strh	r3, [r7, #22]
 800eeda:	e01d      	b.n	800ef18 <STORAGE_Write_FS+0x60>
		{
			W25Qx_Erase_Block(blk_addr * W25Qx_Para.SUBSECTOR_SIZE);
 800eedc:	4b28      	ldr	r3, [pc, #160]	; (800ef80 <STORAGE_Write_FS+0xc8>)
 800eede:	695b      	ldr	r3, [r3, #20]
 800eee0:	687a      	ldr	r2, [r7, #4]
 800eee2:	fb02 f303 	mul.w	r3, r2, r3
 800eee6:	4618      	mov	r0, r3
 800eee8:	f7f4 fa6a 	bl	80033c0 <W25Qx_Erase_Block>
			W25Qx_Write((uint8_t*)buf,blk_addr * W25Qx_Para.SUBSECTOR_SIZE,W25Qx_Para.SUBSECTOR_SIZE);
 800eeec:	4b24      	ldr	r3, [pc, #144]	; (800ef80 <STORAGE_Write_FS+0xc8>)
 800eeee:	695b      	ldr	r3, [r3, #20]
 800eef0:	687a      	ldr	r2, [r7, #4]
 800eef2:	fb02 f303 	mul.w	r3, r2, r3
 800eef6:	4a22      	ldr	r2, [pc, #136]	; (800ef80 <STORAGE_Write_FS+0xc8>)
 800eef8:	6952      	ldr	r2, [r2, #20]
 800eefa:	4619      	mov	r1, r3
 800eefc:	68b8      	ldr	r0, [r7, #8]
 800eefe:	f7f4 f9d5 	bl	80032ac <W25Qx_Write>
			blk_addr ++;
 800ef02:	687b      	ldr	r3, [r7, #4]
 800ef04:	3301      	adds	r3, #1
 800ef06:	607b      	str	r3, [r7, #4]
			buf += W25Qx_Para.SUBSECTOR_SIZE;
 800ef08:	4b1d      	ldr	r3, [pc, #116]	; (800ef80 <STORAGE_Write_FS+0xc8>)
 800ef0a:	695b      	ldr	r3, [r3, #20]
 800ef0c:	68ba      	ldr	r2, [r7, #8]
 800ef0e:	4413      	add	r3, r2
 800ef10:	60bb      	str	r3, [r7, #8]
		for(i = 0; i < blk_len; i ++)
 800ef12:	8afb      	ldrh	r3, [r7, #22]
 800ef14:	3301      	adds	r3, #1
 800ef16:	82fb      	strh	r3, [r7, #22]
 800ef18:	8afa      	ldrh	r2, [r7, #22]
 800ef1a:	89bb      	ldrh	r3, [r7, #12]
 800ef1c:	429a      	cmp	r2, r3
 800ef1e:	d3dd      	bcc.n	800eedc <STORAGE_Write_FS+0x24>
 800ef20:	e029      	b.n	800ef76 <STORAGE_Write_FS+0xbe>
		}
	}
	else if(lun ==1)
 800ef22:	7bfb      	ldrb	r3, [r7, #15]
 800ef24:	2b01      	cmp	r3, #1
 800ef26:	d126      	bne.n	800ef76 <STORAGE_Write_FS+0xbe>
	{
		uint16_t i = 0;
 800ef28:	2300      	movs	r3, #0
 800ef2a:	82bb      	strh	r3, [r7, #20]
		for(i = 0; i < blk_len; i ++)
 800ef2c:	2300      	movs	r3, #0
 800ef2e:	82bb      	strh	r3, [r7, #20]
 800ef30:	e01d      	b.n	800ef6e <STORAGE_Write_FS+0xb6>
		{
			W25qxx_EraseSector(blk_addr * W25Qx_Para.SUBSECTOR_SIZE);
 800ef32:	4b13      	ldr	r3, [pc, #76]	; (800ef80 <STORAGE_Write_FS+0xc8>)
 800ef34:	695b      	ldr	r3, [r3, #20]
 800ef36:	687a      	ldr	r2, [r7, #4]
 800ef38:	fb02 f303 	mul.w	r3, r2, r3
 800ef3c:	4618      	mov	r0, r3
 800ef3e:	f7f4 fbf7 	bl	8003730 <W25qxx_EraseSector>
			W25qxx_WriteNoCheck((uint8_t*)buf,blk_addr * W25Qx_Para.SUBSECTOR_SIZE,W25Qx_Para.SUBSECTOR_SIZE);
 800ef42:	4b0f      	ldr	r3, [pc, #60]	; (800ef80 <STORAGE_Write_FS+0xc8>)
 800ef44:	695b      	ldr	r3, [r3, #20]
 800ef46:	687a      	ldr	r2, [r7, #4]
 800ef48:	fb02 f303 	mul.w	r3, r2, r3
 800ef4c:	4a0c      	ldr	r2, [pc, #48]	; (800ef80 <STORAGE_Write_FS+0xc8>)
 800ef4e:	6952      	ldr	r2, [r2, #20]
 800ef50:	4619      	mov	r1, r3
 800ef52:	68b8      	ldr	r0, [r7, #8]
 800ef54:	f7f4 fcda 	bl	800390c <W25qxx_WriteNoCheck>
			blk_addr ++;
 800ef58:	687b      	ldr	r3, [r7, #4]
 800ef5a:	3301      	adds	r3, #1
 800ef5c:	607b      	str	r3, [r7, #4]
			buf += W25Qx_Para.SUBSECTOR_SIZE;
 800ef5e:	4b08      	ldr	r3, [pc, #32]	; (800ef80 <STORAGE_Write_FS+0xc8>)
 800ef60:	695b      	ldr	r3, [r3, #20]
 800ef62:	68ba      	ldr	r2, [r7, #8]
 800ef64:	4413      	add	r3, r2
 800ef66:	60bb      	str	r3, [r7, #8]
		for(i = 0; i < blk_len; i ++)
 800ef68:	8abb      	ldrh	r3, [r7, #20]
 800ef6a:	3301      	adds	r3, #1
 800ef6c:	82bb      	strh	r3, [r7, #20]
 800ef6e:	8aba      	ldrh	r2, [r7, #20]
 800ef70:	89bb      	ldrh	r3, [r7, #12]
 800ef72:	429a      	cmp	r2, r3
 800ef74:	d3dd      	bcc.n	800ef32 <STORAGE_Write_FS+0x7a>
		}
	}
  return (USBD_OK);
 800ef76:	2300      	movs	r3, #0
  /* USER CODE END 7 */
}
 800ef78:	4618      	mov	r0, r3
 800ef7a:	3718      	adds	r7, #24
 800ef7c:	46bd      	mov	sp, r7
 800ef7e:	bd80      	pop	{r7, pc}
 800ef80:	24001a20 	.word	0x24001a20

0800ef84 <STORAGE_GetMaxLun_FS>:
  * @brief  .
  * @param  None
  * @retval .
  */
int8_t STORAGE_GetMaxLun_FS(void)
{
 800ef84:	b480      	push	{r7}
 800ef86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  return (STORAGE_LUN_NBR_MY - 1);
 800ef88:	2301      	movs	r3, #1
  /* USER CODE END 8 */
}
 800ef8a:	4618      	mov	r0, r3
 800ef8c:	46bd      	mov	sp, r7
 800ef8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef92:	4770      	bx	lr

0800ef94 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800ef94:	b580      	push	{r7, lr}
 800ef96:	b08a      	sub	sp, #40	; 0x28
 800ef98:	af00      	add	r7, sp, #0
 800ef9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ef9c:	f107 0314 	add.w	r3, r7, #20
 800efa0:	2200      	movs	r2, #0
 800efa2:	601a      	str	r2, [r3, #0]
 800efa4:	605a      	str	r2, [r3, #4]
 800efa6:	609a      	str	r2, [r3, #8]
 800efa8:	60da      	str	r2, [r3, #12]
 800efaa:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800efac:	687b      	ldr	r3, [r7, #4]
 800efae:	681b      	ldr	r3, [r3, #0]
 800efb0:	4a1f      	ldr	r2, [pc, #124]	; (800f030 <HAL_PCD_MspInit+0x9c>)
 800efb2:	4293      	cmp	r3, r2
 800efb4:	d138      	bne.n	800f028 <HAL_PCD_MspInit+0x94>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 800efb6:	f7f6 fce1 	bl	800597c <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800efba:	4b1e      	ldr	r3, [pc, #120]	; (800f034 <HAL_PCD_MspInit+0xa0>)
 800efbc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800efc0:	4a1c      	ldr	r2, [pc, #112]	; (800f034 <HAL_PCD_MspInit+0xa0>)
 800efc2:	f043 0301 	orr.w	r3, r3, #1
 800efc6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800efca:	4b1a      	ldr	r3, [pc, #104]	; (800f034 <HAL_PCD_MspInit+0xa0>)
 800efcc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800efd0:	f003 0301 	and.w	r3, r3, #1
 800efd4:	613b      	str	r3, [r7, #16]
 800efd6:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800efd8:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800efdc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800efde:	2302      	movs	r3, #2
 800efe0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800efe2:	2300      	movs	r3, #0
 800efe4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800efe6:	2300      	movs	r3, #0
 800efe8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 800efea:	230a      	movs	r3, #10
 800efec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800efee:	f107 0314 	add.w	r3, r7, #20
 800eff2:	4619      	mov	r1, r3
 800eff4:	4810      	ldr	r0, [pc, #64]	; (800f038 <HAL_PCD_MspInit+0xa4>)
 800eff6:	f7f5 f891 	bl	800411c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800effa:	4b0e      	ldr	r3, [pc, #56]	; (800f034 <HAL_PCD_MspInit+0xa0>)
 800effc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800f000:	4a0c      	ldr	r2, [pc, #48]	; (800f034 <HAL_PCD_MspInit+0xa0>)
 800f002:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800f006:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800f00a:	4b0a      	ldr	r3, [pc, #40]	; (800f034 <HAL_PCD_MspInit+0xa0>)
 800f00c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800f010:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800f014:	60fb      	str	r3, [r7, #12]
 800f016:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 1, 0);
 800f018:	2200      	movs	r2, #0
 800f01a:	2101      	movs	r1, #1
 800f01c:	2065      	movs	r0, #101	; 0x65
 800f01e:	f7f4 ffcc 	bl	8003fba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800f022:	2065      	movs	r0, #101	; 0x65
 800f024:	f7f4 ffe3 	bl	8003fee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800f028:	bf00      	nop
 800f02a:	3728      	adds	r7, #40	; 0x28
 800f02c:	46bd      	mov	sp, r7
 800f02e:	bd80      	pop	{r7, pc}
 800f030:	40080000 	.word	0x40080000
 800f034:	58024400 	.word	0x58024400
 800f038:	58020000 	.word	0x58020000

0800f03c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f03c:	b580      	push	{r7, lr}
 800f03e:	b082      	sub	sp, #8
 800f040:	af00      	add	r7, sp, #0
 800f042:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 800f04a:	687b      	ldr	r3, [r7, #4]
 800f04c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800f050:	4619      	mov	r1, r3
 800f052:	4610      	mov	r0, r2
 800f054:	f7fe fcaa 	bl	800d9ac <USBD_LL_SetupStage>
}
 800f058:	bf00      	nop
 800f05a:	3708      	adds	r7, #8
 800f05c:	46bd      	mov	sp, r7
 800f05e:	bd80      	pop	{r7, pc}

0800f060 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f060:	b580      	push	{r7, lr}
 800f062:	b082      	sub	sp, #8
 800f064:	af00      	add	r7, sp, #0
 800f066:	6078      	str	r0, [r7, #4]
 800f068:	460b      	mov	r3, r1
 800f06a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800f06c:	687b      	ldr	r3, [r7, #4]
 800f06e:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800f072:	78fa      	ldrb	r2, [r7, #3]
 800f074:	6879      	ldr	r1, [r7, #4]
 800f076:	4613      	mov	r3, r2
 800f078:	00db      	lsls	r3, r3, #3
 800f07a:	1a9b      	subs	r3, r3, r2
 800f07c:	009b      	lsls	r3, r3, #2
 800f07e:	440b      	add	r3, r1
 800f080:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800f084:	681a      	ldr	r2, [r3, #0]
 800f086:	78fb      	ldrb	r3, [r7, #3]
 800f088:	4619      	mov	r1, r3
 800f08a:	f7fe fce4 	bl	800da56 <USBD_LL_DataOutStage>
}
 800f08e:	bf00      	nop
 800f090:	3708      	adds	r7, #8
 800f092:	46bd      	mov	sp, r7
 800f094:	bd80      	pop	{r7, pc}

0800f096 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f096:	b580      	push	{r7, lr}
 800f098:	b082      	sub	sp, #8
 800f09a:	af00      	add	r7, sp, #0
 800f09c:	6078      	str	r0, [r7, #4]
 800f09e:	460b      	mov	r3, r1
 800f0a0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800f0a2:	687b      	ldr	r3, [r7, #4]
 800f0a4:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800f0a8:	78fa      	ldrb	r2, [r7, #3]
 800f0aa:	6879      	ldr	r1, [r7, #4]
 800f0ac:	4613      	mov	r3, r2
 800f0ae:	00db      	lsls	r3, r3, #3
 800f0b0:	1a9b      	subs	r3, r3, r2
 800f0b2:	009b      	lsls	r3, r3, #2
 800f0b4:	440b      	add	r3, r1
 800f0b6:	3348      	adds	r3, #72	; 0x48
 800f0b8:	681a      	ldr	r2, [r3, #0]
 800f0ba:	78fb      	ldrb	r3, [r7, #3]
 800f0bc:	4619      	mov	r1, r3
 800f0be:	f7fe fd2d 	bl	800db1c <USBD_LL_DataInStage>
}
 800f0c2:	bf00      	nop
 800f0c4:	3708      	adds	r7, #8
 800f0c6:	46bd      	mov	sp, r7
 800f0c8:	bd80      	pop	{r7, pc}

0800f0ca <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f0ca:	b580      	push	{r7, lr}
 800f0cc:	b082      	sub	sp, #8
 800f0ce:	af00      	add	r7, sp, #0
 800f0d0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800f0d2:	687b      	ldr	r3, [r7, #4]
 800f0d4:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800f0d8:	4618      	mov	r0, r3
 800f0da:	f7fe fe41 	bl	800dd60 <USBD_LL_SOF>
}
 800f0de:	bf00      	nop
 800f0e0:	3708      	adds	r7, #8
 800f0e2:	46bd      	mov	sp, r7
 800f0e4:	bd80      	pop	{r7, pc}

0800f0e6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f0e6:	b580      	push	{r7, lr}
 800f0e8:	b084      	sub	sp, #16
 800f0ea:	af00      	add	r7, sp, #0
 800f0ec:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800f0ee:	2301      	movs	r3, #1
 800f0f0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800f0f2:	687b      	ldr	r3, [r7, #4]
 800f0f4:	68db      	ldr	r3, [r3, #12]
 800f0f6:	2b00      	cmp	r3, #0
 800f0f8:	d102      	bne.n	800f100 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800f0fa:	2300      	movs	r3, #0
 800f0fc:	73fb      	strb	r3, [r7, #15]
 800f0fe:	e008      	b.n	800f112 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800f100:	687b      	ldr	r3, [r7, #4]
 800f102:	68db      	ldr	r3, [r3, #12]
 800f104:	2b02      	cmp	r3, #2
 800f106:	d102      	bne.n	800f10e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800f108:	2301      	movs	r3, #1
 800f10a:	73fb      	strb	r3, [r7, #15]
 800f10c:	e001      	b.n	800f112 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800f10e:	f7f1 fbe4 	bl	80008da <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800f112:	687b      	ldr	r3, [r7, #4]
 800f114:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800f118:	7bfa      	ldrb	r2, [r7, #15]
 800f11a:	4611      	mov	r1, r2
 800f11c:	4618      	mov	r0, r3
 800f11e:	f7fe fde1 	bl	800dce4 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800f122:	687b      	ldr	r3, [r7, #4]
 800f124:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800f128:	4618      	mov	r0, r3
 800f12a:	f7fe fd8d 	bl	800dc48 <USBD_LL_Reset>
}
 800f12e:	bf00      	nop
 800f130:	3710      	adds	r7, #16
 800f132:	46bd      	mov	sp, r7
 800f134:	bd80      	pop	{r7, pc}
	...

0800f138 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f138:	b580      	push	{r7, lr}
 800f13a:	b082      	sub	sp, #8
 800f13c:	af00      	add	r7, sp, #0
 800f13e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800f140:	687b      	ldr	r3, [r7, #4]
 800f142:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800f146:	4618      	mov	r0, r3
 800f148:	f7fe fddc 	bl	800dd04 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800f14c:	687b      	ldr	r3, [r7, #4]
 800f14e:	681b      	ldr	r3, [r3, #0]
 800f150:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800f154:	681b      	ldr	r3, [r3, #0]
 800f156:	687a      	ldr	r2, [r7, #4]
 800f158:	6812      	ldr	r2, [r2, #0]
 800f15a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800f15e:	f043 0301 	orr.w	r3, r3, #1
 800f162:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800f164:	687b      	ldr	r3, [r7, #4]
 800f166:	6a1b      	ldr	r3, [r3, #32]
 800f168:	2b00      	cmp	r3, #0
 800f16a:	d005      	beq.n	800f178 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800f16c:	4b04      	ldr	r3, [pc, #16]	; (800f180 <HAL_PCD_SuspendCallback+0x48>)
 800f16e:	691b      	ldr	r3, [r3, #16]
 800f170:	4a03      	ldr	r2, [pc, #12]	; (800f180 <HAL_PCD_SuspendCallback+0x48>)
 800f172:	f043 0306 	orr.w	r3, r3, #6
 800f176:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800f178:	bf00      	nop
 800f17a:	3708      	adds	r7, #8
 800f17c:	46bd      	mov	sp, r7
 800f17e:	bd80      	pop	{r7, pc}
 800f180:	e000ed00 	.word	0xe000ed00

0800f184 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f184:	b580      	push	{r7, lr}
 800f186:	b082      	sub	sp, #8
 800f188:	af00      	add	r7, sp, #0
 800f18a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800f18c:	687b      	ldr	r3, [r7, #4]
 800f18e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800f192:	4618      	mov	r0, r3
 800f194:	f7fe fdcc 	bl	800dd30 <USBD_LL_Resume>
}
 800f198:	bf00      	nop
 800f19a:	3708      	adds	r7, #8
 800f19c:	46bd      	mov	sp, r7
 800f19e:	bd80      	pop	{r7, pc}

0800f1a0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f1a0:	b580      	push	{r7, lr}
 800f1a2:	b082      	sub	sp, #8
 800f1a4:	af00      	add	r7, sp, #0
 800f1a6:	6078      	str	r0, [r7, #4]
 800f1a8:	460b      	mov	r3, r1
 800f1aa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800f1ac:	687b      	ldr	r3, [r7, #4]
 800f1ae:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800f1b2:	78fa      	ldrb	r2, [r7, #3]
 800f1b4:	4611      	mov	r1, r2
 800f1b6:	4618      	mov	r0, r3
 800f1b8:	f7fe fe1a 	bl	800ddf0 <USBD_LL_IsoOUTIncomplete>
}
 800f1bc:	bf00      	nop
 800f1be:	3708      	adds	r7, #8
 800f1c0:	46bd      	mov	sp, r7
 800f1c2:	bd80      	pop	{r7, pc}

0800f1c4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f1c4:	b580      	push	{r7, lr}
 800f1c6:	b082      	sub	sp, #8
 800f1c8:	af00      	add	r7, sp, #0
 800f1ca:	6078      	str	r0, [r7, #4]
 800f1cc:	460b      	mov	r3, r1
 800f1ce:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800f1d0:	687b      	ldr	r3, [r7, #4]
 800f1d2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800f1d6:	78fa      	ldrb	r2, [r7, #3]
 800f1d8:	4611      	mov	r1, r2
 800f1da:	4618      	mov	r0, r3
 800f1dc:	f7fe fde2 	bl	800dda4 <USBD_LL_IsoINIncomplete>
}
 800f1e0:	bf00      	nop
 800f1e2:	3708      	adds	r7, #8
 800f1e4:	46bd      	mov	sp, r7
 800f1e6:	bd80      	pop	{r7, pc}

0800f1e8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f1e8:	b580      	push	{r7, lr}
 800f1ea:	b082      	sub	sp, #8
 800f1ec:	af00      	add	r7, sp, #0
 800f1ee:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800f1f0:	687b      	ldr	r3, [r7, #4]
 800f1f2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800f1f6:	4618      	mov	r0, r3
 800f1f8:	f7fe fe20 	bl	800de3c <USBD_LL_DevConnected>
}
 800f1fc:	bf00      	nop
 800f1fe:	3708      	adds	r7, #8
 800f200:	46bd      	mov	sp, r7
 800f202:	bd80      	pop	{r7, pc}

0800f204 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f204:	b580      	push	{r7, lr}
 800f206:	b082      	sub	sp, #8
 800f208:	af00      	add	r7, sp, #0
 800f20a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800f20c:	687b      	ldr	r3, [r7, #4]
 800f20e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800f212:	4618      	mov	r0, r3
 800f214:	f7fe fe1d 	bl	800de52 <USBD_LL_DevDisconnected>
}
 800f218:	bf00      	nop
 800f21a:	3708      	adds	r7, #8
 800f21c:	46bd      	mov	sp, r7
 800f21e:	bd80      	pop	{r7, pc}

0800f220 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800f220:	b580      	push	{r7, lr}
 800f222:	b082      	sub	sp, #8
 800f224:	af00      	add	r7, sp, #0
 800f226:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800f228:	687b      	ldr	r3, [r7, #4]
 800f22a:	781b      	ldrb	r3, [r3, #0]
 800f22c:	2b00      	cmp	r3, #0
 800f22e:	d13e      	bne.n	800f2ae <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800f230:	4a21      	ldr	r2, [pc, #132]	; (800f2b8 <USBD_LL_Init+0x98>)
 800f232:	687b      	ldr	r3, [r7, #4]
 800f234:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 800f238:	687b      	ldr	r3, [r7, #4]
 800f23a:	4a1f      	ldr	r2, [pc, #124]	; (800f2b8 <USBD_LL_Init+0x98>)
 800f23c:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800f240:	4b1d      	ldr	r3, [pc, #116]	; (800f2b8 <USBD_LL_Init+0x98>)
 800f242:	4a1e      	ldr	r2, [pc, #120]	; (800f2bc <USBD_LL_Init+0x9c>)
 800f244:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800f246:	4b1c      	ldr	r3, [pc, #112]	; (800f2b8 <USBD_LL_Init+0x98>)
 800f248:	2209      	movs	r2, #9
 800f24a:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800f24c:	4b1a      	ldr	r3, [pc, #104]	; (800f2b8 <USBD_LL_Init+0x98>)
 800f24e:	2202      	movs	r2, #2
 800f250:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = ENABLE;
 800f252:	4b19      	ldr	r3, [pc, #100]	; (800f2b8 <USBD_LL_Init+0x98>)
 800f254:	2201      	movs	r2, #1
 800f256:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800f258:	4b17      	ldr	r3, [pc, #92]	; (800f2b8 <USBD_LL_Init+0x98>)
 800f25a:	2202      	movs	r2, #2
 800f25c:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800f25e:	4b16      	ldr	r3, [pc, #88]	; (800f2b8 <USBD_LL_Init+0x98>)
 800f260:	2200      	movs	r2, #0
 800f262:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800f264:	4b14      	ldr	r3, [pc, #80]	; (800f2b8 <USBD_LL_Init+0x98>)
 800f266:	2200      	movs	r2, #0
 800f268:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800f26a:	4b13      	ldr	r3, [pc, #76]	; (800f2b8 <USBD_LL_Init+0x98>)
 800f26c:	2200      	movs	r2, #0
 800f26e:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800f270:	4b11      	ldr	r3, [pc, #68]	; (800f2b8 <USBD_LL_Init+0x98>)
 800f272:	2200      	movs	r2, #0
 800f274:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800f276:	4b10      	ldr	r3, [pc, #64]	; (800f2b8 <USBD_LL_Init+0x98>)
 800f278:	2200      	movs	r2, #0
 800f27a:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800f27c:	4b0e      	ldr	r3, [pc, #56]	; (800f2b8 <USBD_LL_Init+0x98>)
 800f27e:	2200      	movs	r2, #0
 800f280:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800f282:	480d      	ldr	r0, [pc, #52]	; (800f2b8 <USBD_LL_Init+0x98>)
 800f284:	f7f5 f938 	bl	80044f8 <HAL_PCD_Init>
 800f288:	4603      	mov	r3, r0
 800f28a:	2b00      	cmp	r3, #0
 800f28c:	d001      	beq.n	800f292 <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 800f28e:	f7f1 fb24 	bl	80008da <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800f292:	2180      	movs	r1, #128	; 0x80
 800f294:	4808      	ldr	r0, [pc, #32]	; (800f2b8 <USBD_LL_Init+0x98>)
 800f296:	f7f6 faf6 	bl	8005886 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800f29a:	2240      	movs	r2, #64	; 0x40
 800f29c:	2100      	movs	r1, #0
 800f29e:	4806      	ldr	r0, [pc, #24]	; (800f2b8 <USBD_LL_Init+0x98>)
 800f2a0:	f7f6 faaa 	bl	80057f8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800f2a4:	2280      	movs	r2, #128	; 0x80
 800f2a6:	2101      	movs	r1, #1
 800f2a8:	4803      	ldr	r0, [pc, #12]	; (800f2b8 <USBD_LL_Init+0x98>)
 800f2aa:	f7f6 faa5 	bl	80057f8 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 800f2ae:	2300      	movs	r3, #0
}
 800f2b0:	4618      	mov	r0, r3
 800f2b2:	3708      	adds	r7, #8
 800f2b4:	46bd      	mov	sp, r7
 800f2b6:	bd80      	pop	{r7, pc}
 800f2b8:	24001f18 	.word	0x24001f18
 800f2bc:	40080000 	.word	0x40080000

0800f2c0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800f2c0:	b580      	push	{r7, lr}
 800f2c2:	b084      	sub	sp, #16
 800f2c4:	af00      	add	r7, sp, #0
 800f2c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f2c8:	2300      	movs	r3, #0
 800f2ca:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f2cc:	2300      	movs	r3, #0
 800f2ce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800f2d0:	687b      	ldr	r3, [r7, #4]
 800f2d2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800f2d6:	4618      	mov	r0, r3
 800f2d8:	f7f5 fa32 	bl	8004740 <HAL_PCD_Start>
 800f2dc:	4603      	mov	r3, r0
 800f2de:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f2e0:	7bfb      	ldrb	r3, [r7, #15]
 800f2e2:	4618      	mov	r0, r3
 800f2e4:	f000 f962 	bl	800f5ac <USBD_Get_USB_Status>
 800f2e8:	4603      	mov	r3, r0
 800f2ea:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f2ec:	7bbb      	ldrb	r3, [r7, #14]
}
 800f2ee:	4618      	mov	r0, r3
 800f2f0:	3710      	adds	r7, #16
 800f2f2:	46bd      	mov	sp, r7
 800f2f4:	bd80      	pop	{r7, pc}

0800f2f6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800f2f6:	b580      	push	{r7, lr}
 800f2f8:	b084      	sub	sp, #16
 800f2fa:	af00      	add	r7, sp, #0
 800f2fc:	6078      	str	r0, [r7, #4]
 800f2fe:	4608      	mov	r0, r1
 800f300:	4611      	mov	r1, r2
 800f302:	461a      	mov	r2, r3
 800f304:	4603      	mov	r3, r0
 800f306:	70fb      	strb	r3, [r7, #3]
 800f308:	460b      	mov	r3, r1
 800f30a:	70bb      	strb	r3, [r7, #2]
 800f30c:	4613      	mov	r3, r2
 800f30e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f310:	2300      	movs	r3, #0
 800f312:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f314:	2300      	movs	r3, #0
 800f316:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800f318:	687b      	ldr	r3, [r7, #4]
 800f31a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800f31e:	78bb      	ldrb	r3, [r7, #2]
 800f320:	883a      	ldrh	r2, [r7, #0]
 800f322:	78f9      	ldrb	r1, [r7, #3]
 800f324:	f7f5 fe43 	bl	8004fae <HAL_PCD_EP_Open>
 800f328:	4603      	mov	r3, r0
 800f32a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f32c:	7bfb      	ldrb	r3, [r7, #15]
 800f32e:	4618      	mov	r0, r3
 800f330:	f000 f93c 	bl	800f5ac <USBD_Get_USB_Status>
 800f334:	4603      	mov	r3, r0
 800f336:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f338:	7bbb      	ldrb	r3, [r7, #14]
}
 800f33a:	4618      	mov	r0, r3
 800f33c:	3710      	adds	r7, #16
 800f33e:	46bd      	mov	sp, r7
 800f340:	bd80      	pop	{r7, pc}

0800f342 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f342:	b580      	push	{r7, lr}
 800f344:	b084      	sub	sp, #16
 800f346:	af00      	add	r7, sp, #0
 800f348:	6078      	str	r0, [r7, #4]
 800f34a:	460b      	mov	r3, r1
 800f34c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f34e:	2300      	movs	r3, #0
 800f350:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f352:	2300      	movs	r3, #0
 800f354:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800f356:	687b      	ldr	r3, [r7, #4]
 800f358:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800f35c:	78fa      	ldrb	r2, [r7, #3]
 800f35e:	4611      	mov	r1, r2
 800f360:	4618      	mov	r0, r3
 800f362:	f7f5 fe8c 	bl	800507e <HAL_PCD_EP_Close>
 800f366:	4603      	mov	r3, r0
 800f368:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f36a:	7bfb      	ldrb	r3, [r7, #15]
 800f36c:	4618      	mov	r0, r3
 800f36e:	f000 f91d 	bl	800f5ac <USBD_Get_USB_Status>
 800f372:	4603      	mov	r3, r0
 800f374:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f376:	7bbb      	ldrb	r3, [r7, #14]
}
 800f378:	4618      	mov	r0, r3
 800f37a:	3710      	adds	r7, #16
 800f37c:	46bd      	mov	sp, r7
 800f37e:	bd80      	pop	{r7, pc}

0800f380 <USBD_LL_FlushEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_FlushEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f380:	b580      	push	{r7, lr}
 800f382:	b084      	sub	sp, #16
 800f384:	af00      	add	r7, sp, #0
 800f386:	6078      	str	r0, [r7, #4]
 800f388:	460b      	mov	r3, r1
 800f38a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f38c:	2300      	movs	r3, #0
 800f38e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f390:	2300      	movs	r3, #0
 800f392:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Flush(pdev->pData, ep_addr);
 800f394:	687b      	ldr	r3, [r7, #4]
 800f396:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800f39a:	78fa      	ldrb	r2, [r7, #3]
 800f39c:	4611      	mov	r1, r2
 800f39e:	4618      	mov	r0, r3
 800f3a0:	f7f6 f81e 	bl	80053e0 <HAL_PCD_EP_Flush>
 800f3a4:	4603      	mov	r3, r0
 800f3a6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f3a8:	7bfb      	ldrb	r3, [r7, #15]
 800f3aa:	4618      	mov	r0, r3
 800f3ac:	f000 f8fe 	bl	800f5ac <USBD_Get_USB_Status>
 800f3b0:	4603      	mov	r3, r0
 800f3b2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f3b4:	7bbb      	ldrb	r3, [r7, #14]
}
 800f3b6:	4618      	mov	r0, r3
 800f3b8:	3710      	adds	r7, #16
 800f3ba:	46bd      	mov	sp, r7
 800f3bc:	bd80      	pop	{r7, pc}

0800f3be <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f3be:	b580      	push	{r7, lr}
 800f3c0:	b084      	sub	sp, #16
 800f3c2:	af00      	add	r7, sp, #0
 800f3c4:	6078      	str	r0, [r7, #4]
 800f3c6:	460b      	mov	r3, r1
 800f3c8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f3ca:	2300      	movs	r3, #0
 800f3cc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f3ce:	2300      	movs	r3, #0
 800f3d0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800f3d2:	687b      	ldr	r3, [r7, #4]
 800f3d4:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800f3d8:	78fa      	ldrb	r2, [r7, #3]
 800f3da:	4611      	mov	r1, r2
 800f3dc:	4618      	mov	r0, r3
 800f3de:	f7f5 ff45 	bl	800526c <HAL_PCD_EP_SetStall>
 800f3e2:	4603      	mov	r3, r0
 800f3e4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f3e6:	7bfb      	ldrb	r3, [r7, #15]
 800f3e8:	4618      	mov	r0, r3
 800f3ea:	f000 f8df 	bl	800f5ac <USBD_Get_USB_Status>
 800f3ee:	4603      	mov	r3, r0
 800f3f0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f3f2:	7bbb      	ldrb	r3, [r7, #14]
}
 800f3f4:	4618      	mov	r0, r3
 800f3f6:	3710      	adds	r7, #16
 800f3f8:	46bd      	mov	sp, r7
 800f3fa:	bd80      	pop	{r7, pc}

0800f3fc <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f3fc:	b580      	push	{r7, lr}
 800f3fe:	b084      	sub	sp, #16
 800f400:	af00      	add	r7, sp, #0
 800f402:	6078      	str	r0, [r7, #4]
 800f404:	460b      	mov	r3, r1
 800f406:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f408:	2300      	movs	r3, #0
 800f40a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f40c:	2300      	movs	r3, #0
 800f40e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800f410:	687b      	ldr	r3, [r7, #4]
 800f412:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800f416:	78fa      	ldrb	r2, [r7, #3]
 800f418:	4611      	mov	r1, r2
 800f41a:	4618      	mov	r0, r3
 800f41c:	f7f5 ff8a 	bl	8005334 <HAL_PCD_EP_ClrStall>
 800f420:	4603      	mov	r3, r0
 800f422:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f424:	7bfb      	ldrb	r3, [r7, #15]
 800f426:	4618      	mov	r0, r3
 800f428:	f000 f8c0 	bl	800f5ac <USBD_Get_USB_Status>
 800f42c:	4603      	mov	r3, r0
 800f42e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f430:	7bbb      	ldrb	r3, [r7, #14]
}
 800f432:	4618      	mov	r0, r3
 800f434:	3710      	adds	r7, #16
 800f436:	46bd      	mov	sp, r7
 800f438:	bd80      	pop	{r7, pc}

0800f43a <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f43a:	b480      	push	{r7}
 800f43c:	b085      	sub	sp, #20
 800f43e:	af00      	add	r7, sp, #0
 800f440:	6078      	str	r0, [r7, #4]
 800f442:	460b      	mov	r3, r1
 800f444:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800f446:	687b      	ldr	r3, [r7, #4]
 800f448:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800f44c:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800f44e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800f452:	2b00      	cmp	r3, #0
 800f454:	da0b      	bge.n	800f46e <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800f456:	78fb      	ldrb	r3, [r7, #3]
 800f458:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800f45c:	68f9      	ldr	r1, [r7, #12]
 800f45e:	4613      	mov	r3, r2
 800f460:	00db      	lsls	r3, r3, #3
 800f462:	1a9b      	subs	r3, r3, r2
 800f464:	009b      	lsls	r3, r3, #2
 800f466:	440b      	add	r3, r1
 800f468:	333e      	adds	r3, #62	; 0x3e
 800f46a:	781b      	ldrb	r3, [r3, #0]
 800f46c:	e00b      	b.n	800f486 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800f46e:	78fb      	ldrb	r3, [r7, #3]
 800f470:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800f474:	68f9      	ldr	r1, [r7, #12]
 800f476:	4613      	mov	r3, r2
 800f478:	00db      	lsls	r3, r3, #3
 800f47a:	1a9b      	subs	r3, r3, r2
 800f47c:	009b      	lsls	r3, r3, #2
 800f47e:	440b      	add	r3, r1
 800f480:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800f484:	781b      	ldrb	r3, [r3, #0]
  }
}
 800f486:	4618      	mov	r0, r3
 800f488:	3714      	adds	r7, #20
 800f48a:	46bd      	mov	sp, r7
 800f48c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f490:	4770      	bx	lr

0800f492 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800f492:	b580      	push	{r7, lr}
 800f494:	b084      	sub	sp, #16
 800f496:	af00      	add	r7, sp, #0
 800f498:	6078      	str	r0, [r7, #4]
 800f49a:	460b      	mov	r3, r1
 800f49c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f49e:	2300      	movs	r3, #0
 800f4a0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f4a2:	2300      	movs	r3, #0
 800f4a4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800f4a6:	687b      	ldr	r3, [r7, #4]
 800f4a8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800f4ac:	78fa      	ldrb	r2, [r7, #3]
 800f4ae:	4611      	mov	r1, r2
 800f4b0:	4618      	mov	r0, r3
 800f4b2:	f7f5 fd57 	bl	8004f64 <HAL_PCD_SetAddress>
 800f4b6:	4603      	mov	r3, r0
 800f4b8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f4ba:	7bfb      	ldrb	r3, [r7, #15]
 800f4bc:	4618      	mov	r0, r3
 800f4be:	f000 f875 	bl	800f5ac <USBD_Get_USB_Status>
 800f4c2:	4603      	mov	r3, r0
 800f4c4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f4c6:	7bbb      	ldrb	r3, [r7, #14]
}
 800f4c8:	4618      	mov	r0, r3
 800f4ca:	3710      	adds	r7, #16
 800f4cc:	46bd      	mov	sp, r7
 800f4ce:	bd80      	pop	{r7, pc}

0800f4d0 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800f4d0:	b580      	push	{r7, lr}
 800f4d2:	b086      	sub	sp, #24
 800f4d4:	af00      	add	r7, sp, #0
 800f4d6:	60f8      	str	r0, [r7, #12]
 800f4d8:	607a      	str	r2, [r7, #4]
 800f4da:	603b      	str	r3, [r7, #0]
 800f4dc:	460b      	mov	r3, r1
 800f4de:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f4e0:	2300      	movs	r3, #0
 800f4e2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f4e4:	2300      	movs	r3, #0
 800f4e6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800f4e8:	68fb      	ldr	r3, [r7, #12]
 800f4ea:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800f4ee:	7af9      	ldrb	r1, [r7, #11]
 800f4f0:	683b      	ldr	r3, [r7, #0]
 800f4f2:	687a      	ldr	r2, [r7, #4]
 800f4f4:	f7f5 fe70 	bl	80051d8 <HAL_PCD_EP_Transmit>
 800f4f8:	4603      	mov	r3, r0
 800f4fa:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f4fc:	7dfb      	ldrb	r3, [r7, #23]
 800f4fe:	4618      	mov	r0, r3
 800f500:	f000 f854 	bl	800f5ac <USBD_Get_USB_Status>
 800f504:	4603      	mov	r3, r0
 800f506:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800f508:	7dbb      	ldrb	r3, [r7, #22]
}
 800f50a:	4618      	mov	r0, r3
 800f50c:	3718      	adds	r7, #24
 800f50e:	46bd      	mov	sp, r7
 800f510:	bd80      	pop	{r7, pc}

0800f512 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800f512:	b580      	push	{r7, lr}
 800f514:	b086      	sub	sp, #24
 800f516:	af00      	add	r7, sp, #0
 800f518:	60f8      	str	r0, [r7, #12]
 800f51a:	607a      	str	r2, [r7, #4]
 800f51c:	603b      	str	r3, [r7, #0]
 800f51e:	460b      	mov	r3, r1
 800f520:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f522:	2300      	movs	r3, #0
 800f524:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f526:	2300      	movs	r3, #0
 800f528:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800f52a:	68fb      	ldr	r3, [r7, #12]
 800f52c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800f530:	7af9      	ldrb	r1, [r7, #11]
 800f532:	683b      	ldr	r3, [r7, #0]
 800f534:	687a      	ldr	r2, [r7, #4]
 800f536:	f7f5 fdec 	bl	8005112 <HAL_PCD_EP_Receive>
 800f53a:	4603      	mov	r3, r0
 800f53c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f53e:	7dfb      	ldrb	r3, [r7, #23]
 800f540:	4618      	mov	r0, r3
 800f542:	f000 f833 	bl	800f5ac <USBD_Get_USB_Status>
 800f546:	4603      	mov	r3, r0
 800f548:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800f54a:	7dbb      	ldrb	r3, [r7, #22]
}
 800f54c:	4618      	mov	r0, r3
 800f54e:	3718      	adds	r7, #24
 800f550:	46bd      	mov	sp, r7
 800f552:	bd80      	pop	{r7, pc}

0800f554 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f554:	b580      	push	{r7, lr}
 800f556:	b082      	sub	sp, #8
 800f558:	af00      	add	r7, sp, #0
 800f55a:	6078      	str	r0, [r7, #4]
 800f55c:	460b      	mov	r3, r1
 800f55e:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800f560:	687b      	ldr	r3, [r7, #4]
 800f562:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800f566:	78fa      	ldrb	r2, [r7, #3]
 800f568:	4611      	mov	r1, r2
 800f56a:	4618      	mov	r0, r3
 800f56c:	f7f5 fe1c 	bl	80051a8 <HAL_PCD_EP_GetRxCount>
 800f570:	4603      	mov	r3, r0
}
 800f572:	4618      	mov	r0, r3
 800f574:	3708      	adds	r7, #8
 800f576:	46bd      	mov	sp, r7
 800f578:	bd80      	pop	{r7, pc}
	...

0800f57c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800f57c:	b480      	push	{r7}
 800f57e:	b083      	sub	sp, #12
 800f580:	af00      	add	r7, sp, #0
 800f582:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_MSC_BOT_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800f584:	4b03      	ldr	r3, [pc, #12]	; (800f594 <USBD_static_malloc+0x18>)
}
 800f586:	4618      	mov	r0, r3
 800f588:	370c      	adds	r7, #12
 800f58a:	46bd      	mov	sp, r7
 800f58c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f590:	4770      	bx	lr
 800f592:	bf00      	nop
 800f594:	24000788 	.word	0x24000788

0800f598 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800f598:	b480      	push	{r7}
 800f59a:	b083      	sub	sp, #12
 800f59c:	af00      	add	r7, sp, #0
 800f59e:	6078      	str	r0, [r7, #4]

}
 800f5a0:	bf00      	nop
 800f5a2:	370c      	adds	r7, #12
 800f5a4:	46bd      	mov	sp, r7
 800f5a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5aa:	4770      	bx	lr

0800f5ac <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800f5ac:	b480      	push	{r7}
 800f5ae:	b085      	sub	sp, #20
 800f5b0:	af00      	add	r7, sp, #0
 800f5b2:	4603      	mov	r3, r0
 800f5b4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f5b6:	2300      	movs	r3, #0
 800f5b8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800f5ba:	79fb      	ldrb	r3, [r7, #7]
 800f5bc:	2b03      	cmp	r3, #3
 800f5be:	d817      	bhi.n	800f5f0 <USBD_Get_USB_Status+0x44>
 800f5c0:	a201      	add	r2, pc, #4	; (adr r2, 800f5c8 <USBD_Get_USB_Status+0x1c>)
 800f5c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f5c6:	bf00      	nop
 800f5c8:	0800f5d9 	.word	0x0800f5d9
 800f5cc:	0800f5df 	.word	0x0800f5df
 800f5d0:	0800f5e5 	.word	0x0800f5e5
 800f5d4:	0800f5eb 	.word	0x0800f5eb
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800f5d8:	2300      	movs	r3, #0
 800f5da:	73fb      	strb	r3, [r7, #15]
    break;
 800f5dc:	e00b      	b.n	800f5f6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800f5de:	2303      	movs	r3, #3
 800f5e0:	73fb      	strb	r3, [r7, #15]
    break;
 800f5e2:	e008      	b.n	800f5f6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800f5e4:	2301      	movs	r3, #1
 800f5e6:	73fb      	strb	r3, [r7, #15]
    break;
 800f5e8:	e005      	b.n	800f5f6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800f5ea:	2303      	movs	r3, #3
 800f5ec:	73fb      	strb	r3, [r7, #15]
    break;
 800f5ee:	e002      	b.n	800f5f6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800f5f0:	2303      	movs	r3, #3
 800f5f2:	73fb      	strb	r3, [r7, #15]
    break;
 800f5f4:	bf00      	nop
  }
  return usb_status;
 800f5f6:	7bfb      	ldrb	r3, [r7, #15]
}
 800f5f8:	4618      	mov	r0, r3
 800f5fa:	3714      	adds	r7, #20
 800f5fc:	46bd      	mov	sp, r7
 800f5fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f602:	4770      	bx	lr

0800f604 <__errno>:
 800f604:	4b01      	ldr	r3, [pc, #4]	; (800f60c <__errno+0x8>)
 800f606:	6818      	ldr	r0, [r3, #0]
 800f608:	4770      	bx	lr
 800f60a:	bf00      	nop
 800f60c:	240001fc 	.word	0x240001fc

0800f610 <__libc_init_array>:
 800f610:	b570      	push	{r4, r5, r6, lr}
 800f612:	4d0d      	ldr	r5, [pc, #52]	; (800f648 <__libc_init_array+0x38>)
 800f614:	4c0d      	ldr	r4, [pc, #52]	; (800f64c <__libc_init_array+0x3c>)
 800f616:	1b64      	subs	r4, r4, r5
 800f618:	10a4      	asrs	r4, r4, #2
 800f61a:	2600      	movs	r6, #0
 800f61c:	42a6      	cmp	r6, r4
 800f61e:	d109      	bne.n	800f634 <__libc_init_array+0x24>
 800f620:	4d0b      	ldr	r5, [pc, #44]	; (800f650 <__libc_init_array+0x40>)
 800f622:	4c0c      	ldr	r4, [pc, #48]	; (800f654 <__libc_init_array+0x44>)
 800f624:	f000 fe14 	bl	8010250 <_init>
 800f628:	1b64      	subs	r4, r4, r5
 800f62a:	10a4      	asrs	r4, r4, #2
 800f62c:	2600      	movs	r6, #0
 800f62e:	42a6      	cmp	r6, r4
 800f630:	d105      	bne.n	800f63e <__libc_init_array+0x2e>
 800f632:	bd70      	pop	{r4, r5, r6, pc}
 800f634:	f855 3b04 	ldr.w	r3, [r5], #4
 800f638:	4798      	blx	r3
 800f63a:	3601      	adds	r6, #1
 800f63c:	e7ee      	b.n	800f61c <__libc_init_array+0xc>
 800f63e:	f855 3b04 	ldr.w	r3, [r5], #4
 800f642:	4798      	blx	r3
 800f644:	3601      	adds	r6, #1
 800f646:	e7f2      	b.n	800f62e <__libc_init_array+0x1e>
 800f648:	08011068 	.word	0x08011068
 800f64c:	08011068 	.word	0x08011068
 800f650:	08011068 	.word	0x08011068
 800f654:	0801106c 	.word	0x0801106c

0800f658 <memset>:
 800f658:	4402      	add	r2, r0
 800f65a:	4603      	mov	r3, r0
 800f65c:	4293      	cmp	r3, r2
 800f65e:	d100      	bne.n	800f662 <memset+0xa>
 800f660:	4770      	bx	lr
 800f662:	f803 1b01 	strb.w	r1, [r3], #1
 800f666:	e7f9      	b.n	800f65c <memset+0x4>

0800f668 <siprintf>:
 800f668:	b40e      	push	{r1, r2, r3}
 800f66a:	b500      	push	{lr}
 800f66c:	b09c      	sub	sp, #112	; 0x70
 800f66e:	ab1d      	add	r3, sp, #116	; 0x74
 800f670:	9002      	str	r0, [sp, #8]
 800f672:	9006      	str	r0, [sp, #24]
 800f674:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800f678:	4809      	ldr	r0, [pc, #36]	; (800f6a0 <siprintf+0x38>)
 800f67a:	9107      	str	r1, [sp, #28]
 800f67c:	9104      	str	r1, [sp, #16]
 800f67e:	4909      	ldr	r1, [pc, #36]	; (800f6a4 <siprintf+0x3c>)
 800f680:	f853 2b04 	ldr.w	r2, [r3], #4
 800f684:	9105      	str	r1, [sp, #20]
 800f686:	6800      	ldr	r0, [r0, #0]
 800f688:	9301      	str	r3, [sp, #4]
 800f68a:	a902      	add	r1, sp, #8
 800f68c:	f000 f868 	bl	800f760 <_svfiprintf_r>
 800f690:	9b02      	ldr	r3, [sp, #8]
 800f692:	2200      	movs	r2, #0
 800f694:	701a      	strb	r2, [r3, #0]
 800f696:	b01c      	add	sp, #112	; 0x70
 800f698:	f85d eb04 	ldr.w	lr, [sp], #4
 800f69c:	b003      	add	sp, #12
 800f69e:	4770      	bx	lr
 800f6a0:	240001fc 	.word	0x240001fc
 800f6a4:	ffff0208 	.word	0xffff0208

0800f6a8 <__ssputs_r>:
 800f6a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f6ac:	688e      	ldr	r6, [r1, #8]
 800f6ae:	429e      	cmp	r6, r3
 800f6b0:	4682      	mov	sl, r0
 800f6b2:	460c      	mov	r4, r1
 800f6b4:	4690      	mov	r8, r2
 800f6b6:	461f      	mov	r7, r3
 800f6b8:	d838      	bhi.n	800f72c <__ssputs_r+0x84>
 800f6ba:	898a      	ldrh	r2, [r1, #12]
 800f6bc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800f6c0:	d032      	beq.n	800f728 <__ssputs_r+0x80>
 800f6c2:	6825      	ldr	r5, [r4, #0]
 800f6c4:	6909      	ldr	r1, [r1, #16]
 800f6c6:	eba5 0901 	sub.w	r9, r5, r1
 800f6ca:	6965      	ldr	r5, [r4, #20]
 800f6cc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f6d0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f6d4:	3301      	adds	r3, #1
 800f6d6:	444b      	add	r3, r9
 800f6d8:	106d      	asrs	r5, r5, #1
 800f6da:	429d      	cmp	r5, r3
 800f6dc:	bf38      	it	cc
 800f6de:	461d      	movcc	r5, r3
 800f6e0:	0553      	lsls	r3, r2, #21
 800f6e2:	d531      	bpl.n	800f748 <__ssputs_r+0xa0>
 800f6e4:	4629      	mov	r1, r5
 800f6e6:	f000 fb47 	bl	800fd78 <_malloc_r>
 800f6ea:	4606      	mov	r6, r0
 800f6ec:	b950      	cbnz	r0, 800f704 <__ssputs_r+0x5c>
 800f6ee:	230c      	movs	r3, #12
 800f6f0:	f8ca 3000 	str.w	r3, [sl]
 800f6f4:	89a3      	ldrh	r3, [r4, #12]
 800f6f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f6fa:	81a3      	strh	r3, [r4, #12]
 800f6fc:	f04f 30ff 	mov.w	r0, #4294967295
 800f700:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f704:	6921      	ldr	r1, [r4, #16]
 800f706:	464a      	mov	r2, r9
 800f708:	f000 fabe 	bl	800fc88 <memcpy>
 800f70c:	89a3      	ldrh	r3, [r4, #12]
 800f70e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800f712:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f716:	81a3      	strh	r3, [r4, #12]
 800f718:	6126      	str	r6, [r4, #16]
 800f71a:	6165      	str	r5, [r4, #20]
 800f71c:	444e      	add	r6, r9
 800f71e:	eba5 0509 	sub.w	r5, r5, r9
 800f722:	6026      	str	r6, [r4, #0]
 800f724:	60a5      	str	r5, [r4, #8]
 800f726:	463e      	mov	r6, r7
 800f728:	42be      	cmp	r6, r7
 800f72a:	d900      	bls.n	800f72e <__ssputs_r+0x86>
 800f72c:	463e      	mov	r6, r7
 800f72e:	4632      	mov	r2, r6
 800f730:	6820      	ldr	r0, [r4, #0]
 800f732:	4641      	mov	r1, r8
 800f734:	f000 fab6 	bl	800fca4 <memmove>
 800f738:	68a3      	ldr	r3, [r4, #8]
 800f73a:	6822      	ldr	r2, [r4, #0]
 800f73c:	1b9b      	subs	r3, r3, r6
 800f73e:	4432      	add	r2, r6
 800f740:	60a3      	str	r3, [r4, #8]
 800f742:	6022      	str	r2, [r4, #0]
 800f744:	2000      	movs	r0, #0
 800f746:	e7db      	b.n	800f700 <__ssputs_r+0x58>
 800f748:	462a      	mov	r2, r5
 800f74a:	f000 fb6f 	bl	800fe2c <_realloc_r>
 800f74e:	4606      	mov	r6, r0
 800f750:	2800      	cmp	r0, #0
 800f752:	d1e1      	bne.n	800f718 <__ssputs_r+0x70>
 800f754:	6921      	ldr	r1, [r4, #16]
 800f756:	4650      	mov	r0, sl
 800f758:	f000 fabe 	bl	800fcd8 <_free_r>
 800f75c:	e7c7      	b.n	800f6ee <__ssputs_r+0x46>
	...

0800f760 <_svfiprintf_r>:
 800f760:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f764:	4698      	mov	r8, r3
 800f766:	898b      	ldrh	r3, [r1, #12]
 800f768:	061b      	lsls	r3, r3, #24
 800f76a:	b09d      	sub	sp, #116	; 0x74
 800f76c:	4607      	mov	r7, r0
 800f76e:	460d      	mov	r5, r1
 800f770:	4614      	mov	r4, r2
 800f772:	d50e      	bpl.n	800f792 <_svfiprintf_r+0x32>
 800f774:	690b      	ldr	r3, [r1, #16]
 800f776:	b963      	cbnz	r3, 800f792 <_svfiprintf_r+0x32>
 800f778:	2140      	movs	r1, #64	; 0x40
 800f77a:	f000 fafd 	bl	800fd78 <_malloc_r>
 800f77e:	6028      	str	r0, [r5, #0]
 800f780:	6128      	str	r0, [r5, #16]
 800f782:	b920      	cbnz	r0, 800f78e <_svfiprintf_r+0x2e>
 800f784:	230c      	movs	r3, #12
 800f786:	603b      	str	r3, [r7, #0]
 800f788:	f04f 30ff 	mov.w	r0, #4294967295
 800f78c:	e0d1      	b.n	800f932 <_svfiprintf_r+0x1d2>
 800f78e:	2340      	movs	r3, #64	; 0x40
 800f790:	616b      	str	r3, [r5, #20]
 800f792:	2300      	movs	r3, #0
 800f794:	9309      	str	r3, [sp, #36]	; 0x24
 800f796:	2320      	movs	r3, #32
 800f798:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f79c:	f8cd 800c 	str.w	r8, [sp, #12]
 800f7a0:	2330      	movs	r3, #48	; 0x30
 800f7a2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800f94c <_svfiprintf_r+0x1ec>
 800f7a6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f7aa:	f04f 0901 	mov.w	r9, #1
 800f7ae:	4623      	mov	r3, r4
 800f7b0:	469a      	mov	sl, r3
 800f7b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f7b6:	b10a      	cbz	r2, 800f7bc <_svfiprintf_r+0x5c>
 800f7b8:	2a25      	cmp	r2, #37	; 0x25
 800f7ba:	d1f9      	bne.n	800f7b0 <_svfiprintf_r+0x50>
 800f7bc:	ebba 0b04 	subs.w	fp, sl, r4
 800f7c0:	d00b      	beq.n	800f7da <_svfiprintf_r+0x7a>
 800f7c2:	465b      	mov	r3, fp
 800f7c4:	4622      	mov	r2, r4
 800f7c6:	4629      	mov	r1, r5
 800f7c8:	4638      	mov	r0, r7
 800f7ca:	f7ff ff6d 	bl	800f6a8 <__ssputs_r>
 800f7ce:	3001      	adds	r0, #1
 800f7d0:	f000 80aa 	beq.w	800f928 <_svfiprintf_r+0x1c8>
 800f7d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f7d6:	445a      	add	r2, fp
 800f7d8:	9209      	str	r2, [sp, #36]	; 0x24
 800f7da:	f89a 3000 	ldrb.w	r3, [sl]
 800f7de:	2b00      	cmp	r3, #0
 800f7e0:	f000 80a2 	beq.w	800f928 <_svfiprintf_r+0x1c8>
 800f7e4:	2300      	movs	r3, #0
 800f7e6:	f04f 32ff 	mov.w	r2, #4294967295
 800f7ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f7ee:	f10a 0a01 	add.w	sl, sl, #1
 800f7f2:	9304      	str	r3, [sp, #16]
 800f7f4:	9307      	str	r3, [sp, #28]
 800f7f6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f7fa:	931a      	str	r3, [sp, #104]	; 0x68
 800f7fc:	4654      	mov	r4, sl
 800f7fe:	2205      	movs	r2, #5
 800f800:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f804:	4851      	ldr	r0, [pc, #324]	; (800f94c <_svfiprintf_r+0x1ec>)
 800f806:	f7f0 fd6b 	bl	80002e0 <memchr>
 800f80a:	9a04      	ldr	r2, [sp, #16]
 800f80c:	b9d8      	cbnz	r0, 800f846 <_svfiprintf_r+0xe6>
 800f80e:	06d0      	lsls	r0, r2, #27
 800f810:	bf44      	itt	mi
 800f812:	2320      	movmi	r3, #32
 800f814:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f818:	0711      	lsls	r1, r2, #28
 800f81a:	bf44      	itt	mi
 800f81c:	232b      	movmi	r3, #43	; 0x2b
 800f81e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f822:	f89a 3000 	ldrb.w	r3, [sl]
 800f826:	2b2a      	cmp	r3, #42	; 0x2a
 800f828:	d015      	beq.n	800f856 <_svfiprintf_r+0xf6>
 800f82a:	9a07      	ldr	r2, [sp, #28]
 800f82c:	4654      	mov	r4, sl
 800f82e:	2000      	movs	r0, #0
 800f830:	f04f 0c0a 	mov.w	ip, #10
 800f834:	4621      	mov	r1, r4
 800f836:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f83a:	3b30      	subs	r3, #48	; 0x30
 800f83c:	2b09      	cmp	r3, #9
 800f83e:	d94e      	bls.n	800f8de <_svfiprintf_r+0x17e>
 800f840:	b1b0      	cbz	r0, 800f870 <_svfiprintf_r+0x110>
 800f842:	9207      	str	r2, [sp, #28]
 800f844:	e014      	b.n	800f870 <_svfiprintf_r+0x110>
 800f846:	eba0 0308 	sub.w	r3, r0, r8
 800f84a:	fa09 f303 	lsl.w	r3, r9, r3
 800f84e:	4313      	orrs	r3, r2
 800f850:	9304      	str	r3, [sp, #16]
 800f852:	46a2      	mov	sl, r4
 800f854:	e7d2      	b.n	800f7fc <_svfiprintf_r+0x9c>
 800f856:	9b03      	ldr	r3, [sp, #12]
 800f858:	1d19      	adds	r1, r3, #4
 800f85a:	681b      	ldr	r3, [r3, #0]
 800f85c:	9103      	str	r1, [sp, #12]
 800f85e:	2b00      	cmp	r3, #0
 800f860:	bfbb      	ittet	lt
 800f862:	425b      	neglt	r3, r3
 800f864:	f042 0202 	orrlt.w	r2, r2, #2
 800f868:	9307      	strge	r3, [sp, #28]
 800f86a:	9307      	strlt	r3, [sp, #28]
 800f86c:	bfb8      	it	lt
 800f86e:	9204      	strlt	r2, [sp, #16]
 800f870:	7823      	ldrb	r3, [r4, #0]
 800f872:	2b2e      	cmp	r3, #46	; 0x2e
 800f874:	d10c      	bne.n	800f890 <_svfiprintf_r+0x130>
 800f876:	7863      	ldrb	r3, [r4, #1]
 800f878:	2b2a      	cmp	r3, #42	; 0x2a
 800f87a:	d135      	bne.n	800f8e8 <_svfiprintf_r+0x188>
 800f87c:	9b03      	ldr	r3, [sp, #12]
 800f87e:	1d1a      	adds	r2, r3, #4
 800f880:	681b      	ldr	r3, [r3, #0]
 800f882:	9203      	str	r2, [sp, #12]
 800f884:	2b00      	cmp	r3, #0
 800f886:	bfb8      	it	lt
 800f888:	f04f 33ff 	movlt.w	r3, #4294967295
 800f88c:	3402      	adds	r4, #2
 800f88e:	9305      	str	r3, [sp, #20]
 800f890:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800f95c <_svfiprintf_r+0x1fc>
 800f894:	7821      	ldrb	r1, [r4, #0]
 800f896:	2203      	movs	r2, #3
 800f898:	4650      	mov	r0, sl
 800f89a:	f7f0 fd21 	bl	80002e0 <memchr>
 800f89e:	b140      	cbz	r0, 800f8b2 <_svfiprintf_r+0x152>
 800f8a0:	2340      	movs	r3, #64	; 0x40
 800f8a2:	eba0 000a 	sub.w	r0, r0, sl
 800f8a6:	fa03 f000 	lsl.w	r0, r3, r0
 800f8aa:	9b04      	ldr	r3, [sp, #16]
 800f8ac:	4303      	orrs	r3, r0
 800f8ae:	3401      	adds	r4, #1
 800f8b0:	9304      	str	r3, [sp, #16]
 800f8b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f8b6:	4826      	ldr	r0, [pc, #152]	; (800f950 <_svfiprintf_r+0x1f0>)
 800f8b8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f8bc:	2206      	movs	r2, #6
 800f8be:	f7f0 fd0f 	bl	80002e0 <memchr>
 800f8c2:	2800      	cmp	r0, #0
 800f8c4:	d038      	beq.n	800f938 <_svfiprintf_r+0x1d8>
 800f8c6:	4b23      	ldr	r3, [pc, #140]	; (800f954 <_svfiprintf_r+0x1f4>)
 800f8c8:	bb1b      	cbnz	r3, 800f912 <_svfiprintf_r+0x1b2>
 800f8ca:	9b03      	ldr	r3, [sp, #12]
 800f8cc:	3307      	adds	r3, #7
 800f8ce:	f023 0307 	bic.w	r3, r3, #7
 800f8d2:	3308      	adds	r3, #8
 800f8d4:	9303      	str	r3, [sp, #12]
 800f8d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f8d8:	4433      	add	r3, r6
 800f8da:	9309      	str	r3, [sp, #36]	; 0x24
 800f8dc:	e767      	b.n	800f7ae <_svfiprintf_r+0x4e>
 800f8de:	fb0c 3202 	mla	r2, ip, r2, r3
 800f8e2:	460c      	mov	r4, r1
 800f8e4:	2001      	movs	r0, #1
 800f8e6:	e7a5      	b.n	800f834 <_svfiprintf_r+0xd4>
 800f8e8:	2300      	movs	r3, #0
 800f8ea:	3401      	adds	r4, #1
 800f8ec:	9305      	str	r3, [sp, #20]
 800f8ee:	4619      	mov	r1, r3
 800f8f0:	f04f 0c0a 	mov.w	ip, #10
 800f8f4:	4620      	mov	r0, r4
 800f8f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f8fa:	3a30      	subs	r2, #48	; 0x30
 800f8fc:	2a09      	cmp	r2, #9
 800f8fe:	d903      	bls.n	800f908 <_svfiprintf_r+0x1a8>
 800f900:	2b00      	cmp	r3, #0
 800f902:	d0c5      	beq.n	800f890 <_svfiprintf_r+0x130>
 800f904:	9105      	str	r1, [sp, #20]
 800f906:	e7c3      	b.n	800f890 <_svfiprintf_r+0x130>
 800f908:	fb0c 2101 	mla	r1, ip, r1, r2
 800f90c:	4604      	mov	r4, r0
 800f90e:	2301      	movs	r3, #1
 800f910:	e7f0      	b.n	800f8f4 <_svfiprintf_r+0x194>
 800f912:	ab03      	add	r3, sp, #12
 800f914:	9300      	str	r3, [sp, #0]
 800f916:	462a      	mov	r2, r5
 800f918:	4b0f      	ldr	r3, [pc, #60]	; (800f958 <_svfiprintf_r+0x1f8>)
 800f91a:	a904      	add	r1, sp, #16
 800f91c:	4638      	mov	r0, r7
 800f91e:	f3af 8000 	nop.w
 800f922:	1c42      	adds	r2, r0, #1
 800f924:	4606      	mov	r6, r0
 800f926:	d1d6      	bne.n	800f8d6 <_svfiprintf_r+0x176>
 800f928:	89ab      	ldrh	r3, [r5, #12]
 800f92a:	065b      	lsls	r3, r3, #25
 800f92c:	f53f af2c 	bmi.w	800f788 <_svfiprintf_r+0x28>
 800f930:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f932:	b01d      	add	sp, #116	; 0x74
 800f934:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f938:	ab03      	add	r3, sp, #12
 800f93a:	9300      	str	r3, [sp, #0]
 800f93c:	462a      	mov	r2, r5
 800f93e:	4b06      	ldr	r3, [pc, #24]	; (800f958 <_svfiprintf_r+0x1f8>)
 800f940:	a904      	add	r1, sp, #16
 800f942:	4638      	mov	r0, r7
 800f944:	f000 f87a 	bl	800fa3c <_printf_i>
 800f948:	e7eb      	b.n	800f922 <_svfiprintf_r+0x1c2>
 800f94a:	bf00      	nop
 800f94c:	08010dc4 	.word	0x08010dc4
 800f950:	08010dce 	.word	0x08010dce
 800f954:	00000000 	.word	0x00000000
 800f958:	0800f6a9 	.word	0x0800f6a9
 800f95c:	08010dca 	.word	0x08010dca

0800f960 <_printf_common>:
 800f960:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f964:	4616      	mov	r6, r2
 800f966:	4699      	mov	r9, r3
 800f968:	688a      	ldr	r2, [r1, #8]
 800f96a:	690b      	ldr	r3, [r1, #16]
 800f96c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f970:	4293      	cmp	r3, r2
 800f972:	bfb8      	it	lt
 800f974:	4613      	movlt	r3, r2
 800f976:	6033      	str	r3, [r6, #0]
 800f978:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800f97c:	4607      	mov	r7, r0
 800f97e:	460c      	mov	r4, r1
 800f980:	b10a      	cbz	r2, 800f986 <_printf_common+0x26>
 800f982:	3301      	adds	r3, #1
 800f984:	6033      	str	r3, [r6, #0]
 800f986:	6823      	ldr	r3, [r4, #0]
 800f988:	0699      	lsls	r1, r3, #26
 800f98a:	bf42      	ittt	mi
 800f98c:	6833      	ldrmi	r3, [r6, #0]
 800f98e:	3302      	addmi	r3, #2
 800f990:	6033      	strmi	r3, [r6, #0]
 800f992:	6825      	ldr	r5, [r4, #0]
 800f994:	f015 0506 	ands.w	r5, r5, #6
 800f998:	d106      	bne.n	800f9a8 <_printf_common+0x48>
 800f99a:	f104 0a19 	add.w	sl, r4, #25
 800f99e:	68e3      	ldr	r3, [r4, #12]
 800f9a0:	6832      	ldr	r2, [r6, #0]
 800f9a2:	1a9b      	subs	r3, r3, r2
 800f9a4:	42ab      	cmp	r3, r5
 800f9a6:	dc26      	bgt.n	800f9f6 <_printf_common+0x96>
 800f9a8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800f9ac:	1e13      	subs	r3, r2, #0
 800f9ae:	6822      	ldr	r2, [r4, #0]
 800f9b0:	bf18      	it	ne
 800f9b2:	2301      	movne	r3, #1
 800f9b4:	0692      	lsls	r2, r2, #26
 800f9b6:	d42b      	bmi.n	800fa10 <_printf_common+0xb0>
 800f9b8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f9bc:	4649      	mov	r1, r9
 800f9be:	4638      	mov	r0, r7
 800f9c0:	47c0      	blx	r8
 800f9c2:	3001      	adds	r0, #1
 800f9c4:	d01e      	beq.n	800fa04 <_printf_common+0xa4>
 800f9c6:	6823      	ldr	r3, [r4, #0]
 800f9c8:	68e5      	ldr	r5, [r4, #12]
 800f9ca:	6832      	ldr	r2, [r6, #0]
 800f9cc:	f003 0306 	and.w	r3, r3, #6
 800f9d0:	2b04      	cmp	r3, #4
 800f9d2:	bf08      	it	eq
 800f9d4:	1aad      	subeq	r5, r5, r2
 800f9d6:	68a3      	ldr	r3, [r4, #8]
 800f9d8:	6922      	ldr	r2, [r4, #16]
 800f9da:	bf0c      	ite	eq
 800f9dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f9e0:	2500      	movne	r5, #0
 800f9e2:	4293      	cmp	r3, r2
 800f9e4:	bfc4      	itt	gt
 800f9e6:	1a9b      	subgt	r3, r3, r2
 800f9e8:	18ed      	addgt	r5, r5, r3
 800f9ea:	2600      	movs	r6, #0
 800f9ec:	341a      	adds	r4, #26
 800f9ee:	42b5      	cmp	r5, r6
 800f9f0:	d11a      	bne.n	800fa28 <_printf_common+0xc8>
 800f9f2:	2000      	movs	r0, #0
 800f9f4:	e008      	b.n	800fa08 <_printf_common+0xa8>
 800f9f6:	2301      	movs	r3, #1
 800f9f8:	4652      	mov	r2, sl
 800f9fa:	4649      	mov	r1, r9
 800f9fc:	4638      	mov	r0, r7
 800f9fe:	47c0      	blx	r8
 800fa00:	3001      	adds	r0, #1
 800fa02:	d103      	bne.n	800fa0c <_printf_common+0xac>
 800fa04:	f04f 30ff 	mov.w	r0, #4294967295
 800fa08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fa0c:	3501      	adds	r5, #1
 800fa0e:	e7c6      	b.n	800f99e <_printf_common+0x3e>
 800fa10:	18e1      	adds	r1, r4, r3
 800fa12:	1c5a      	adds	r2, r3, #1
 800fa14:	2030      	movs	r0, #48	; 0x30
 800fa16:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800fa1a:	4422      	add	r2, r4
 800fa1c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800fa20:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800fa24:	3302      	adds	r3, #2
 800fa26:	e7c7      	b.n	800f9b8 <_printf_common+0x58>
 800fa28:	2301      	movs	r3, #1
 800fa2a:	4622      	mov	r2, r4
 800fa2c:	4649      	mov	r1, r9
 800fa2e:	4638      	mov	r0, r7
 800fa30:	47c0      	blx	r8
 800fa32:	3001      	adds	r0, #1
 800fa34:	d0e6      	beq.n	800fa04 <_printf_common+0xa4>
 800fa36:	3601      	adds	r6, #1
 800fa38:	e7d9      	b.n	800f9ee <_printf_common+0x8e>
	...

0800fa3c <_printf_i>:
 800fa3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800fa40:	460c      	mov	r4, r1
 800fa42:	4691      	mov	r9, r2
 800fa44:	7e27      	ldrb	r7, [r4, #24]
 800fa46:	990c      	ldr	r1, [sp, #48]	; 0x30
 800fa48:	2f78      	cmp	r7, #120	; 0x78
 800fa4a:	4680      	mov	r8, r0
 800fa4c:	469a      	mov	sl, r3
 800fa4e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800fa52:	d807      	bhi.n	800fa64 <_printf_i+0x28>
 800fa54:	2f62      	cmp	r7, #98	; 0x62
 800fa56:	d80a      	bhi.n	800fa6e <_printf_i+0x32>
 800fa58:	2f00      	cmp	r7, #0
 800fa5a:	f000 80d8 	beq.w	800fc0e <_printf_i+0x1d2>
 800fa5e:	2f58      	cmp	r7, #88	; 0x58
 800fa60:	f000 80a3 	beq.w	800fbaa <_printf_i+0x16e>
 800fa64:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800fa68:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800fa6c:	e03a      	b.n	800fae4 <_printf_i+0xa8>
 800fa6e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800fa72:	2b15      	cmp	r3, #21
 800fa74:	d8f6      	bhi.n	800fa64 <_printf_i+0x28>
 800fa76:	a001      	add	r0, pc, #4	; (adr r0, 800fa7c <_printf_i+0x40>)
 800fa78:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800fa7c:	0800fad5 	.word	0x0800fad5
 800fa80:	0800fae9 	.word	0x0800fae9
 800fa84:	0800fa65 	.word	0x0800fa65
 800fa88:	0800fa65 	.word	0x0800fa65
 800fa8c:	0800fa65 	.word	0x0800fa65
 800fa90:	0800fa65 	.word	0x0800fa65
 800fa94:	0800fae9 	.word	0x0800fae9
 800fa98:	0800fa65 	.word	0x0800fa65
 800fa9c:	0800fa65 	.word	0x0800fa65
 800faa0:	0800fa65 	.word	0x0800fa65
 800faa4:	0800fa65 	.word	0x0800fa65
 800faa8:	0800fbf5 	.word	0x0800fbf5
 800faac:	0800fb19 	.word	0x0800fb19
 800fab0:	0800fbd7 	.word	0x0800fbd7
 800fab4:	0800fa65 	.word	0x0800fa65
 800fab8:	0800fa65 	.word	0x0800fa65
 800fabc:	0800fc17 	.word	0x0800fc17
 800fac0:	0800fa65 	.word	0x0800fa65
 800fac4:	0800fb19 	.word	0x0800fb19
 800fac8:	0800fa65 	.word	0x0800fa65
 800facc:	0800fa65 	.word	0x0800fa65
 800fad0:	0800fbdf 	.word	0x0800fbdf
 800fad4:	680b      	ldr	r3, [r1, #0]
 800fad6:	1d1a      	adds	r2, r3, #4
 800fad8:	681b      	ldr	r3, [r3, #0]
 800fada:	600a      	str	r2, [r1, #0]
 800fadc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800fae0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800fae4:	2301      	movs	r3, #1
 800fae6:	e0a3      	b.n	800fc30 <_printf_i+0x1f4>
 800fae8:	6825      	ldr	r5, [r4, #0]
 800faea:	6808      	ldr	r0, [r1, #0]
 800faec:	062e      	lsls	r6, r5, #24
 800faee:	f100 0304 	add.w	r3, r0, #4
 800faf2:	d50a      	bpl.n	800fb0a <_printf_i+0xce>
 800faf4:	6805      	ldr	r5, [r0, #0]
 800faf6:	600b      	str	r3, [r1, #0]
 800faf8:	2d00      	cmp	r5, #0
 800fafa:	da03      	bge.n	800fb04 <_printf_i+0xc8>
 800fafc:	232d      	movs	r3, #45	; 0x2d
 800fafe:	426d      	negs	r5, r5
 800fb00:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800fb04:	485e      	ldr	r0, [pc, #376]	; (800fc80 <_printf_i+0x244>)
 800fb06:	230a      	movs	r3, #10
 800fb08:	e019      	b.n	800fb3e <_printf_i+0x102>
 800fb0a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800fb0e:	6805      	ldr	r5, [r0, #0]
 800fb10:	600b      	str	r3, [r1, #0]
 800fb12:	bf18      	it	ne
 800fb14:	b22d      	sxthne	r5, r5
 800fb16:	e7ef      	b.n	800faf8 <_printf_i+0xbc>
 800fb18:	680b      	ldr	r3, [r1, #0]
 800fb1a:	6825      	ldr	r5, [r4, #0]
 800fb1c:	1d18      	adds	r0, r3, #4
 800fb1e:	6008      	str	r0, [r1, #0]
 800fb20:	0628      	lsls	r0, r5, #24
 800fb22:	d501      	bpl.n	800fb28 <_printf_i+0xec>
 800fb24:	681d      	ldr	r5, [r3, #0]
 800fb26:	e002      	b.n	800fb2e <_printf_i+0xf2>
 800fb28:	0669      	lsls	r1, r5, #25
 800fb2a:	d5fb      	bpl.n	800fb24 <_printf_i+0xe8>
 800fb2c:	881d      	ldrh	r5, [r3, #0]
 800fb2e:	4854      	ldr	r0, [pc, #336]	; (800fc80 <_printf_i+0x244>)
 800fb30:	2f6f      	cmp	r7, #111	; 0x6f
 800fb32:	bf0c      	ite	eq
 800fb34:	2308      	moveq	r3, #8
 800fb36:	230a      	movne	r3, #10
 800fb38:	2100      	movs	r1, #0
 800fb3a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800fb3e:	6866      	ldr	r6, [r4, #4]
 800fb40:	60a6      	str	r6, [r4, #8]
 800fb42:	2e00      	cmp	r6, #0
 800fb44:	bfa2      	ittt	ge
 800fb46:	6821      	ldrge	r1, [r4, #0]
 800fb48:	f021 0104 	bicge.w	r1, r1, #4
 800fb4c:	6021      	strge	r1, [r4, #0]
 800fb4e:	b90d      	cbnz	r5, 800fb54 <_printf_i+0x118>
 800fb50:	2e00      	cmp	r6, #0
 800fb52:	d04d      	beq.n	800fbf0 <_printf_i+0x1b4>
 800fb54:	4616      	mov	r6, r2
 800fb56:	fbb5 f1f3 	udiv	r1, r5, r3
 800fb5a:	fb03 5711 	mls	r7, r3, r1, r5
 800fb5e:	5dc7      	ldrb	r7, [r0, r7]
 800fb60:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800fb64:	462f      	mov	r7, r5
 800fb66:	42bb      	cmp	r3, r7
 800fb68:	460d      	mov	r5, r1
 800fb6a:	d9f4      	bls.n	800fb56 <_printf_i+0x11a>
 800fb6c:	2b08      	cmp	r3, #8
 800fb6e:	d10b      	bne.n	800fb88 <_printf_i+0x14c>
 800fb70:	6823      	ldr	r3, [r4, #0]
 800fb72:	07df      	lsls	r7, r3, #31
 800fb74:	d508      	bpl.n	800fb88 <_printf_i+0x14c>
 800fb76:	6923      	ldr	r3, [r4, #16]
 800fb78:	6861      	ldr	r1, [r4, #4]
 800fb7a:	4299      	cmp	r1, r3
 800fb7c:	bfde      	ittt	le
 800fb7e:	2330      	movle	r3, #48	; 0x30
 800fb80:	f806 3c01 	strble.w	r3, [r6, #-1]
 800fb84:	f106 36ff 	addle.w	r6, r6, #4294967295
 800fb88:	1b92      	subs	r2, r2, r6
 800fb8a:	6122      	str	r2, [r4, #16]
 800fb8c:	f8cd a000 	str.w	sl, [sp]
 800fb90:	464b      	mov	r3, r9
 800fb92:	aa03      	add	r2, sp, #12
 800fb94:	4621      	mov	r1, r4
 800fb96:	4640      	mov	r0, r8
 800fb98:	f7ff fee2 	bl	800f960 <_printf_common>
 800fb9c:	3001      	adds	r0, #1
 800fb9e:	d14c      	bne.n	800fc3a <_printf_i+0x1fe>
 800fba0:	f04f 30ff 	mov.w	r0, #4294967295
 800fba4:	b004      	add	sp, #16
 800fba6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fbaa:	4835      	ldr	r0, [pc, #212]	; (800fc80 <_printf_i+0x244>)
 800fbac:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800fbb0:	6823      	ldr	r3, [r4, #0]
 800fbb2:	680e      	ldr	r6, [r1, #0]
 800fbb4:	061f      	lsls	r7, r3, #24
 800fbb6:	f856 5b04 	ldr.w	r5, [r6], #4
 800fbba:	600e      	str	r6, [r1, #0]
 800fbbc:	d514      	bpl.n	800fbe8 <_printf_i+0x1ac>
 800fbbe:	07d9      	lsls	r1, r3, #31
 800fbc0:	bf44      	itt	mi
 800fbc2:	f043 0320 	orrmi.w	r3, r3, #32
 800fbc6:	6023      	strmi	r3, [r4, #0]
 800fbc8:	b91d      	cbnz	r5, 800fbd2 <_printf_i+0x196>
 800fbca:	6823      	ldr	r3, [r4, #0]
 800fbcc:	f023 0320 	bic.w	r3, r3, #32
 800fbd0:	6023      	str	r3, [r4, #0]
 800fbd2:	2310      	movs	r3, #16
 800fbd4:	e7b0      	b.n	800fb38 <_printf_i+0xfc>
 800fbd6:	6823      	ldr	r3, [r4, #0]
 800fbd8:	f043 0320 	orr.w	r3, r3, #32
 800fbdc:	6023      	str	r3, [r4, #0]
 800fbde:	2378      	movs	r3, #120	; 0x78
 800fbe0:	4828      	ldr	r0, [pc, #160]	; (800fc84 <_printf_i+0x248>)
 800fbe2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800fbe6:	e7e3      	b.n	800fbb0 <_printf_i+0x174>
 800fbe8:	065e      	lsls	r6, r3, #25
 800fbea:	bf48      	it	mi
 800fbec:	b2ad      	uxthmi	r5, r5
 800fbee:	e7e6      	b.n	800fbbe <_printf_i+0x182>
 800fbf0:	4616      	mov	r6, r2
 800fbf2:	e7bb      	b.n	800fb6c <_printf_i+0x130>
 800fbf4:	680b      	ldr	r3, [r1, #0]
 800fbf6:	6826      	ldr	r6, [r4, #0]
 800fbf8:	6960      	ldr	r0, [r4, #20]
 800fbfa:	1d1d      	adds	r5, r3, #4
 800fbfc:	600d      	str	r5, [r1, #0]
 800fbfe:	0635      	lsls	r5, r6, #24
 800fc00:	681b      	ldr	r3, [r3, #0]
 800fc02:	d501      	bpl.n	800fc08 <_printf_i+0x1cc>
 800fc04:	6018      	str	r0, [r3, #0]
 800fc06:	e002      	b.n	800fc0e <_printf_i+0x1d2>
 800fc08:	0671      	lsls	r1, r6, #25
 800fc0a:	d5fb      	bpl.n	800fc04 <_printf_i+0x1c8>
 800fc0c:	8018      	strh	r0, [r3, #0]
 800fc0e:	2300      	movs	r3, #0
 800fc10:	6123      	str	r3, [r4, #16]
 800fc12:	4616      	mov	r6, r2
 800fc14:	e7ba      	b.n	800fb8c <_printf_i+0x150>
 800fc16:	680b      	ldr	r3, [r1, #0]
 800fc18:	1d1a      	adds	r2, r3, #4
 800fc1a:	600a      	str	r2, [r1, #0]
 800fc1c:	681e      	ldr	r6, [r3, #0]
 800fc1e:	6862      	ldr	r2, [r4, #4]
 800fc20:	2100      	movs	r1, #0
 800fc22:	4630      	mov	r0, r6
 800fc24:	f7f0 fb5c 	bl	80002e0 <memchr>
 800fc28:	b108      	cbz	r0, 800fc2e <_printf_i+0x1f2>
 800fc2a:	1b80      	subs	r0, r0, r6
 800fc2c:	6060      	str	r0, [r4, #4]
 800fc2e:	6863      	ldr	r3, [r4, #4]
 800fc30:	6123      	str	r3, [r4, #16]
 800fc32:	2300      	movs	r3, #0
 800fc34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800fc38:	e7a8      	b.n	800fb8c <_printf_i+0x150>
 800fc3a:	6923      	ldr	r3, [r4, #16]
 800fc3c:	4632      	mov	r2, r6
 800fc3e:	4649      	mov	r1, r9
 800fc40:	4640      	mov	r0, r8
 800fc42:	47d0      	blx	sl
 800fc44:	3001      	adds	r0, #1
 800fc46:	d0ab      	beq.n	800fba0 <_printf_i+0x164>
 800fc48:	6823      	ldr	r3, [r4, #0]
 800fc4a:	079b      	lsls	r3, r3, #30
 800fc4c:	d413      	bmi.n	800fc76 <_printf_i+0x23a>
 800fc4e:	68e0      	ldr	r0, [r4, #12]
 800fc50:	9b03      	ldr	r3, [sp, #12]
 800fc52:	4298      	cmp	r0, r3
 800fc54:	bfb8      	it	lt
 800fc56:	4618      	movlt	r0, r3
 800fc58:	e7a4      	b.n	800fba4 <_printf_i+0x168>
 800fc5a:	2301      	movs	r3, #1
 800fc5c:	4632      	mov	r2, r6
 800fc5e:	4649      	mov	r1, r9
 800fc60:	4640      	mov	r0, r8
 800fc62:	47d0      	blx	sl
 800fc64:	3001      	adds	r0, #1
 800fc66:	d09b      	beq.n	800fba0 <_printf_i+0x164>
 800fc68:	3501      	adds	r5, #1
 800fc6a:	68e3      	ldr	r3, [r4, #12]
 800fc6c:	9903      	ldr	r1, [sp, #12]
 800fc6e:	1a5b      	subs	r3, r3, r1
 800fc70:	42ab      	cmp	r3, r5
 800fc72:	dcf2      	bgt.n	800fc5a <_printf_i+0x21e>
 800fc74:	e7eb      	b.n	800fc4e <_printf_i+0x212>
 800fc76:	2500      	movs	r5, #0
 800fc78:	f104 0619 	add.w	r6, r4, #25
 800fc7c:	e7f5      	b.n	800fc6a <_printf_i+0x22e>
 800fc7e:	bf00      	nop
 800fc80:	08010dd5 	.word	0x08010dd5
 800fc84:	08010de6 	.word	0x08010de6

0800fc88 <memcpy>:
 800fc88:	440a      	add	r2, r1
 800fc8a:	4291      	cmp	r1, r2
 800fc8c:	f100 33ff 	add.w	r3, r0, #4294967295
 800fc90:	d100      	bne.n	800fc94 <memcpy+0xc>
 800fc92:	4770      	bx	lr
 800fc94:	b510      	push	{r4, lr}
 800fc96:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fc9a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800fc9e:	4291      	cmp	r1, r2
 800fca0:	d1f9      	bne.n	800fc96 <memcpy+0xe>
 800fca2:	bd10      	pop	{r4, pc}

0800fca4 <memmove>:
 800fca4:	4288      	cmp	r0, r1
 800fca6:	b510      	push	{r4, lr}
 800fca8:	eb01 0402 	add.w	r4, r1, r2
 800fcac:	d902      	bls.n	800fcb4 <memmove+0x10>
 800fcae:	4284      	cmp	r4, r0
 800fcb0:	4623      	mov	r3, r4
 800fcb2:	d807      	bhi.n	800fcc4 <memmove+0x20>
 800fcb4:	1e43      	subs	r3, r0, #1
 800fcb6:	42a1      	cmp	r1, r4
 800fcb8:	d008      	beq.n	800fccc <memmove+0x28>
 800fcba:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fcbe:	f803 2f01 	strb.w	r2, [r3, #1]!
 800fcc2:	e7f8      	b.n	800fcb6 <memmove+0x12>
 800fcc4:	4402      	add	r2, r0
 800fcc6:	4601      	mov	r1, r0
 800fcc8:	428a      	cmp	r2, r1
 800fcca:	d100      	bne.n	800fcce <memmove+0x2a>
 800fccc:	bd10      	pop	{r4, pc}
 800fcce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800fcd2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800fcd6:	e7f7      	b.n	800fcc8 <memmove+0x24>

0800fcd8 <_free_r>:
 800fcd8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800fcda:	2900      	cmp	r1, #0
 800fcdc:	d048      	beq.n	800fd70 <_free_r+0x98>
 800fcde:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fce2:	9001      	str	r0, [sp, #4]
 800fce4:	2b00      	cmp	r3, #0
 800fce6:	f1a1 0404 	sub.w	r4, r1, #4
 800fcea:	bfb8      	it	lt
 800fcec:	18e4      	addlt	r4, r4, r3
 800fcee:	f000 f8d3 	bl	800fe98 <__malloc_lock>
 800fcf2:	4a20      	ldr	r2, [pc, #128]	; (800fd74 <_free_r+0x9c>)
 800fcf4:	9801      	ldr	r0, [sp, #4]
 800fcf6:	6813      	ldr	r3, [r2, #0]
 800fcf8:	4615      	mov	r5, r2
 800fcfa:	b933      	cbnz	r3, 800fd0a <_free_r+0x32>
 800fcfc:	6063      	str	r3, [r4, #4]
 800fcfe:	6014      	str	r4, [r2, #0]
 800fd00:	b003      	add	sp, #12
 800fd02:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fd06:	f000 b8cd 	b.w	800fea4 <__malloc_unlock>
 800fd0a:	42a3      	cmp	r3, r4
 800fd0c:	d90b      	bls.n	800fd26 <_free_r+0x4e>
 800fd0e:	6821      	ldr	r1, [r4, #0]
 800fd10:	1862      	adds	r2, r4, r1
 800fd12:	4293      	cmp	r3, r2
 800fd14:	bf04      	itt	eq
 800fd16:	681a      	ldreq	r2, [r3, #0]
 800fd18:	685b      	ldreq	r3, [r3, #4]
 800fd1a:	6063      	str	r3, [r4, #4]
 800fd1c:	bf04      	itt	eq
 800fd1e:	1852      	addeq	r2, r2, r1
 800fd20:	6022      	streq	r2, [r4, #0]
 800fd22:	602c      	str	r4, [r5, #0]
 800fd24:	e7ec      	b.n	800fd00 <_free_r+0x28>
 800fd26:	461a      	mov	r2, r3
 800fd28:	685b      	ldr	r3, [r3, #4]
 800fd2a:	b10b      	cbz	r3, 800fd30 <_free_r+0x58>
 800fd2c:	42a3      	cmp	r3, r4
 800fd2e:	d9fa      	bls.n	800fd26 <_free_r+0x4e>
 800fd30:	6811      	ldr	r1, [r2, #0]
 800fd32:	1855      	adds	r5, r2, r1
 800fd34:	42a5      	cmp	r5, r4
 800fd36:	d10b      	bne.n	800fd50 <_free_r+0x78>
 800fd38:	6824      	ldr	r4, [r4, #0]
 800fd3a:	4421      	add	r1, r4
 800fd3c:	1854      	adds	r4, r2, r1
 800fd3e:	42a3      	cmp	r3, r4
 800fd40:	6011      	str	r1, [r2, #0]
 800fd42:	d1dd      	bne.n	800fd00 <_free_r+0x28>
 800fd44:	681c      	ldr	r4, [r3, #0]
 800fd46:	685b      	ldr	r3, [r3, #4]
 800fd48:	6053      	str	r3, [r2, #4]
 800fd4a:	4421      	add	r1, r4
 800fd4c:	6011      	str	r1, [r2, #0]
 800fd4e:	e7d7      	b.n	800fd00 <_free_r+0x28>
 800fd50:	d902      	bls.n	800fd58 <_free_r+0x80>
 800fd52:	230c      	movs	r3, #12
 800fd54:	6003      	str	r3, [r0, #0]
 800fd56:	e7d3      	b.n	800fd00 <_free_r+0x28>
 800fd58:	6825      	ldr	r5, [r4, #0]
 800fd5a:	1961      	adds	r1, r4, r5
 800fd5c:	428b      	cmp	r3, r1
 800fd5e:	bf04      	itt	eq
 800fd60:	6819      	ldreq	r1, [r3, #0]
 800fd62:	685b      	ldreq	r3, [r3, #4]
 800fd64:	6063      	str	r3, [r4, #4]
 800fd66:	bf04      	itt	eq
 800fd68:	1949      	addeq	r1, r1, r5
 800fd6a:	6021      	streq	r1, [r4, #0]
 800fd6c:	6054      	str	r4, [r2, #4]
 800fd6e:	e7c7      	b.n	800fd00 <_free_r+0x28>
 800fd70:	b003      	add	sp, #12
 800fd72:	bd30      	pop	{r4, r5, pc}
 800fd74:	24001800 	.word	0x24001800

0800fd78 <_malloc_r>:
 800fd78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fd7a:	1ccd      	adds	r5, r1, #3
 800fd7c:	f025 0503 	bic.w	r5, r5, #3
 800fd80:	3508      	adds	r5, #8
 800fd82:	2d0c      	cmp	r5, #12
 800fd84:	bf38      	it	cc
 800fd86:	250c      	movcc	r5, #12
 800fd88:	2d00      	cmp	r5, #0
 800fd8a:	4606      	mov	r6, r0
 800fd8c:	db01      	blt.n	800fd92 <_malloc_r+0x1a>
 800fd8e:	42a9      	cmp	r1, r5
 800fd90:	d903      	bls.n	800fd9a <_malloc_r+0x22>
 800fd92:	230c      	movs	r3, #12
 800fd94:	6033      	str	r3, [r6, #0]
 800fd96:	2000      	movs	r0, #0
 800fd98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fd9a:	f000 f87d 	bl	800fe98 <__malloc_lock>
 800fd9e:	4921      	ldr	r1, [pc, #132]	; (800fe24 <_malloc_r+0xac>)
 800fda0:	680a      	ldr	r2, [r1, #0]
 800fda2:	4614      	mov	r4, r2
 800fda4:	b99c      	cbnz	r4, 800fdce <_malloc_r+0x56>
 800fda6:	4f20      	ldr	r7, [pc, #128]	; (800fe28 <_malloc_r+0xb0>)
 800fda8:	683b      	ldr	r3, [r7, #0]
 800fdaa:	b923      	cbnz	r3, 800fdb6 <_malloc_r+0x3e>
 800fdac:	4621      	mov	r1, r4
 800fdae:	4630      	mov	r0, r6
 800fdb0:	f000 f862 	bl	800fe78 <_sbrk_r>
 800fdb4:	6038      	str	r0, [r7, #0]
 800fdb6:	4629      	mov	r1, r5
 800fdb8:	4630      	mov	r0, r6
 800fdba:	f000 f85d 	bl	800fe78 <_sbrk_r>
 800fdbe:	1c43      	adds	r3, r0, #1
 800fdc0:	d123      	bne.n	800fe0a <_malloc_r+0x92>
 800fdc2:	230c      	movs	r3, #12
 800fdc4:	6033      	str	r3, [r6, #0]
 800fdc6:	4630      	mov	r0, r6
 800fdc8:	f000 f86c 	bl	800fea4 <__malloc_unlock>
 800fdcc:	e7e3      	b.n	800fd96 <_malloc_r+0x1e>
 800fdce:	6823      	ldr	r3, [r4, #0]
 800fdd0:	1b5b      	subs	r3, r3, r5
 800fdd2:	d417      	bmi.n	800fe04 <_malloc_r+0x8c>
 800fdd4:	2b0b      	cmp	r3, #11
 800fdd6:	d903      	bls.n	800fde0 <_malloc_r+0x68>
 800fdd8:	6023      	str	r3, [r4, #0]
 800fdda:	441c      	add	r4, r3
 800fddc:	6025      	str	r5, [r4, #0]
 800fdde:	e004      	b.n	800fdea <_malloc_r+0x72>
 800fde0:	6863      	ldr	r3, [r4, #4]
 800fde2:	42a2      	cmp	r2, r4
 800fde4:	bf0c      	ite	eq
 800fde6:	600b      	streq	r3, [r1, #0]
 800fde8:	6053      	strne	r3, [r2, #4]
 800fdea:	4630      	mov	r0, r6
 800fdec:	f000 f85a 	bl	800fea4 <__malloc_unlock>
 800fdf0:	f104 000b 	add.w	r0, r4, #11
 800fdf4:	1d23      	adds	r3, r4, #4
 800fdf6:	f020 0007 	bic.w	r0, r0, #7
 800fdfa:	1ac2      	subs	r2, r0, r3
 800fdfc:	d0cc      	beq.n	800fd98 <_malloc_r+0x20>
 800fdfe:	1a1b      	subs	r3, r3, r0
 800fe00:	50a3      	str	r3, [r4, r2]
 800fe02:	e7c9      	b.n	800fd98 <_malloc_r+0x20>
 800fe04:	4622      	mov	r2, r4
 800fe06:	6864      	ldr	r4, [r4, #4]
 800fe08:	e7cc      	b.n	800fda4 <_malloc_r+0x2c>
 800fe0a:	1cc4      	adds	r4, r0, #3
 800fe0c:	f024 0403 	bic.w	r4, r4, #3
 800fe10:	42a0      	cmp	r0, r4
 800fe12:	d0e3      	beq.n	800fddc <_malloc_r+0x64>
 800fe14:	1a21      	subs	r1, r4, r0
 800fe16:	4630      	mov	r0, r6
 800fe18:	f000 f82e 	bl	800fe78 <_sbrk_r>
 800fe1c:	3001      	adds	r0, #1
 800fe1e:	d1dd      	bne.n	800fddc <_malloc_r+0x64>
 800fe20:	e7cf      	b.n	800fdc2 <_malloc_r+0x4a>
 800fe22:	bf00      	nop
 800fe24:	24001800 	.word	0x24001800
 800fe28:	24001804 	.word	0x24001804

0800fe2c <_realloc_r>:
 800fe2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fe2e:	4607      	mov	r7, r0
 800fe30:	4614      	mov	r4, r2
 800fe32:	460e      	mov	r6, r1
 800fe34:	b921      	cbnz	r1, 800fe40 <_realloc_r+0x14>
 800fe36:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800fe3a:	4611      	mov	r1, r2
 800fe3c:	f7ff bf9c 	b.w	800fd78 <_malloc_r>
 800fe40:	b922      	cbnz	r2, 800fe4c <_realloc_r+0x20>
 800fe42:	f7ff ff49 	bl	800fcd8 <_free_r>
 800fe46:	4625      	mov	r5, r4
 800fe48:	4628      	mov	r0, r5
 800fe4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fe4c:	f000 f830 	bl	800feb0 <_malloc_usable_size_r>
 800fe50:	42a0      	cmp	r0, r4
 800fe52:	d20f      	bcs.n	800fe74 <_realloc_r+0x48>
 800fe54:	4621      	mov	r1, r4
 800fe56:	4638      	mov	r0, r7
 800fe58:	f7ff ff8e 	bl	800fd78 <_malloc_r>
 800fe5c:	4605      	mov	r5, r0
 800fe5e:	2800      	cmp	r0, #0
 800fe60:	d0f2      	beq.n	800fe48 <_realloc_r+0x1c>
 800fe62:	4631      	mov	r1, r6
 800fe64:	4622      	mov	r2, r4
 800fe66:	f7ff ff0f 	bl	800fc88 <memcpy>
 800fe6a:	4631      	mov	r1, r6
 800fe6c:	4638      	mov	r0, r7
 800fe6e:	f7ff ff33 	bl	800fcd8 <_free_r>
 800fe72:	e7e9      	b.n	800fe48 <_realloc_r+0x1c>
 800fe74:	4635      	mov	r5, r6
 800fe76:	e7e7      	b.n	800fe48 <_realloc_r+0x1c>

0800fe78 <_sbrk_r>:
 800fe78:	b538      	push	{r3, r4, r5, lr}
 800fe7a:	4d06      	ldr	r5, [pc, #24]	; (800fe94 <_sbrk_r+0x1c>)
 800fe7c:	2300      	movs	r3, #0
 800fe7e:	4604      	mov	r4, r0
 800fe80:	4608      	mov	r0, r1
 800fe82:	602b      	str	r3, [r5, #0]
 800fe84:	f7f1 f846 	bl	8000f14 <_sbrk>
 800fe88:	1c43      	adds	r3, r0, #1
 800fe8a:	d102      	bne.n	800fe92 <_sbrk_r+0x1a>
 800fe8c:	682b      	ldr	r3, [r5, #0]
 800fe8e:	b103      	cbz	r3, 800fe92 <_sbrk_r+0x1a>
 800fe90:	6023      	str	r3, [r4, #0]
 800fe92:	bd38      	pop	{r3, r4, r5, pc}
 800fe94:	24002320 	.word	0x24002320

0800fe98 <__malloc_lock>:
 800fe98:	4801      	ldr	r0, [pc, #4]	; (800fea0 <__malloc_lock+0x8>)
 800fe9a:	f000 b811 	b.w	800fec0 <__retarget_lock_acquire_recursive>
 800fe9e:	bf00      	nop
 800fea0:	24002328 	.word	0x24002328

0800fea4 <__malloc_unlock>:
 800fea4:	4801      	ldr	r0, [pc, #4]	; (800feac <__malloc_unlock+0x8>)
 800fea6:	f000 b80c 	b.w	800fec2 <__retarget_lock_release_recursive>
 800feaa:	bf00      	nop
 800feac:	24002328 	.word	0x24002328

0800feb0 <_malloc_usable_size_r>:
 800feb0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800feb4:	1f18      	subs	r0, r3, #4
 800feb6:	2b00      	cmp	r3, #0
 800feb8:	bfbc      	itt	lt
 800feba:	580b      	ldrlt	r3, [r1, r0]
 800febc:	18c0      	addlt	r0, r0, r3
 800febe:	4770      	bx	lr

0800fec0 <__retarget_lock_acquire_recursive>:
 800fec0:	4770      	bx	lr

0800fec2 <__retarget_lock_release_recursive>:
 800fec2:	4770      	bx	lr

0800fec4 <checkint>:
 800fec4:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800fec8:	2b7e      	cmp	r3, #126	; 0x7e
 800feca:	dd10      	ble.n	800feee <checkint+0x2a>
 800fecc:	2b96      	cmp	r3, #150	; 0x96
 800fece:	dc0c      	bgt.n	800feea <checkint+0x26>
 800fed0:	2201      	movs	r2, #1
 800fed2:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 800fed6:	fa02 f303 	lsl.w	r3, r2, r3
 800feda:	1e5a      	subs	r2, r3, #1
 800fedc:	4202      	tst	r2, r0
 800fede:	d106      	bne.n	800feee <checkint+0x2a>
 800fee0:	4203      	tst	r3, r0
 800fee2:	bf0c      	ite	eq
 800fee4:	2002      	moveq	r0, #2
 800fee6:	2001      	movne	r0, #1
 800fee8:	4770      	bx	lr
 800feea:	2002      	movs	r0, #2
 800feec:	4770      	bx	lr
 800feee:	2000      	movs	r0, #0
 800fef0:	4770      	bx	lr
 800fef2:	0000      	movs	r0, r0
 800fef4:	0000      	movs	r0, r0
	...

0800fef8 <powf>:
 800fef8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fefa:	ee10 1a10 	vmov	r1, s0
 800fefe:	ee10 6a90 	vmov	r6, s1
 800ff02:	f5a1 0300 	sub.w	r3, r1, #8388608	; 0x800000
 800ff06:	0072      	lsls	r2, r6, #1
 800ff08:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 800ff0c:	b085      	sub	sp, #20
 800ff0e:	f102 30ff 	add.w	r0, r2, #4294967295
 800ff12:	f06f 7380 	mvn.w	r3, #16777216	; 0x1000000
 800ff16:	d256      	bcs.n	800ffc6 <powf+0xce>
 800ff18:	4298      	cmp	r0, r3
 800ff1a:	d256      	bcs.n	800ffca <powf+0xd2>
 800ff1c:	2000      	movs	r0, #0
 800ff1e:	f101 4240 	add.w	r2, r1, #3221225472	; 0xc0000000
 800ff22:	4ea3      	ldr	r6, [pc, #652]	; (80101b0 <powf+0x2b8>)
 800ff24:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 800ff28:	f502 024d 	add.w	r2, r2, #13434880	; 0xcd0000
 800ff2c:	f3c2 47c3 	ubfx	r7, r2, #19, #4
 800ff30:	0dd2      	lsrs	r2, r2, #23
 800ff32:	eb06 1707 	add.w	r7, r6, r7, lsl #4
 800ff36:	05d2      	lsls	r2, r2, #23
 800ff38:	1a8b      	subs	r3, r1, r2
 800ff3a:	ed97 5b00 	vldr	d5, [r7]
 800ff3e:	ee07 3a90 	vmov	s15, r3
 800ff42:	15d2      	asrs	r2, r2, #23
 800ff44:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800ff48:	eea5 6b07 	vfma.f64	d6, d5, d7
 800ff4c:	ed97 5b02 	vldr	d5, [r7, #8]
 800ff50:	ee26 2b06 	vmul.f64	d2, d6, d6
 800ff54:	ee22 1b02 	vmul.f64	d1, d2, d2
 800ff58:	ee07 2a90 	vmov	s15, r2
 800ff5c:	ed96 4b40 	vldr	d4, [r6, #256]	; 0x100
 800ff60:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800ff64:	ee37 7b05 	vadd.f64	d7, d7, d5
 800ff68:	ed96 5b42 	vldr	d5, [r6, #264]	; 0x108
 800ff6c:	ed96 3b44 	vldr	d3, [r6, #272]	; 0x110
 800ff70:	eea6 5b04 	vfma.f64	d5, d6, d4
 800ff74:	ed96 4b46 	vldr	d4, [r6, #280]	; 0x118
 800ff78:	eea6 4b03 	vfma.f64	d4, d6, d3
 800ff7c:	ed96 3b48 	vldr	d3, [r6, #288]	; 0x120
 800ff80:	eeb7 0ae0 	vcvt.f64.f32	d0, s1
 800ff84:	eea6 7b03 	vfma.f64	d7, d6, d3
 800ff88:	eea2 7b04 	vfma.f64	d7, d2, d4
 800ff8c:	eea5 7b01 	vfma.f64	d7, d5, d1
 800ff90:	ee20 0b07 	vmul.f64	d0, d0, d7
 800ff94:	ee10 1a90 	vmov	r1, s1
 800ff98:	2300      	movs	r3, #0
 800ff9a:	2700      	movs	r7, #0
 800ff9c:	f3c1 32cf 	ubfx	r2, r1, #15, #16
 800ffa0:	f248 06be 	movw	r6, #32958	; 0x80be
 800ffa4:	429f      	cmp	r7, r3
 800ffa6:	bf08      	it	eq
 800ffa8:	4296      	cmpeq	r6, r2
 800ffaa:	f080 80b1 	bcs.w	8010110 <powf+0x218>
 800ffae:	ed9f 7b78 	vldr	d7, [pc, #480]	; 8010190 <powf+0x298>
 800ffb2:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800ffb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ffba:	dd79      	ble.n	80100b0 <powf+0x1b8>
 800ffbc:	b005      	add	sp, #20
 800ffbe:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800ffc2:	f000 b91f 	b.w	8010204 <__math_oflowf>
 800ffc6:	4298      	cmp	r0, r3
 800ffc8:	d32d      	bcc.n	8010026 <powf+0x12e>
 800ffca:	b952      	cbnz	r2, 800ffe2 <powf+0xea>
 800ffcc:	f481 0380 	eor.w	r3, r1, #4194304	; 0x400000
 800ffd0:	005b      	lsls	r3, r3, #1
 800ffd2:	f513 0f00 	cmn.w	r3, #8388608	; 0x800000
 800ffd6:	f240 80cd 	bls.w	8010174 <powf+0x27c>
 800ffda:	ee30 0a20 	vadd.f32	s0, s0, s1
 800ffde:	b005      	add	sp, #20
 800ffe0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ffe2:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
 800ffe6:	d105      	bne.n	800fff4 <powf+0xfc>
 800ffe8:	f486 0680 	eor.w	r6, r6, #4194304	; 0x400000
 800ffec:	0076      	lsls	r6, r6, #1
 800ffee:	f516 0f00 	cmn.w	r6, #8388608	; 0x800000
 800fff2:	e7f0      	b.n	800ffd6 <powf+0xde>
 800fff4:	004b      	lsls	r3, r1, #1
 800fff6:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
 800fffa:	d8ee      	bhi.n	800ffda <powf+0xe2>
 800fffc:	f1b2 4f7f 	cmp.w	r2, #4278190080	; 0xff000000
 8010000:	d1eb      	bne.n	800ffda <powf+0xe2>
 8010002:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 8010006:	f000 80b5 	beq.w	8010174 <powf+0x27c>
 801000a:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 801000e:	ea6f 0606 	mvn.w	r6, r6
 8010012:	bf34      	ite	cc
 8010014:	2300      	movcc	r3, #0
 8010016:	2301      	movcs	r3, #1
 8010018:	0ff6      	lsrs	r6, r6, #31
 801001a:	42b3      	cmp	r3, r6
 801001c:	f040 80ad 	bne.w	801017a <powf+0x282>
 8010020:	ee20 0aa0 	vmul.f32	s0, s1, s1
 8010024:	e7db      	b.n	800ffde <powf+0xe6>
 8010026:	004f      	lsls	r7, r1, #1
 8010028:	1e7a      	subs	r2, r7, #1
 801002a:	429a      	cmp	r2, r3
 801002c:	d31c      	bcc.n	8010068 <powf+0x170>
 801002e:	2900      	cmp	r1, #0
 8010030:	ee20 0a00 	vmul.f32	s0, s0, s0
 8010034:	da0f      	bge.n	8010056 <powf+0x15e>
 8010036:	ee10 0a90 	vmov	r0, s1
 801003a:	f7ff ff43 	bl	800fec4 <checkint>
 801003e:	2801      	cmp	r0, #1
 8010040:	d109      	bne.n	8010056 <powf+0x15e>
 8010042:	eeb1 0a40 	vneg.f32	s0, s0
 8010046:	b947      	cbnz	r7, 801005a <powf+0x162>
 8010048:	2e00      	cmp	r6, #0
 801004a:	dac8      	bge.n	800ffde <powf+0xe6>
 801004c:	b005      	add	sp, #20
 801004e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8010052:	f000 b8dd 	b.w	8010210 <__math_divzerof>
 8010056:	2000      	movs	r0, #0
 8010058:	e7f5      	b.n	8010046 <powf+0x14e>
 801005a:	2e00      	cmp	r6, #0
 801005c:	dabf      	bge.n	800ffde <powf+0xe6>
 801005e:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8010062:	ee87 0a80 	vdiv.f32	s0, s15, s0
 8010066:	e7ba      	b.n	800ffde <powf+0xe6>
 8010068:	2900      	cmp	r1, #0
 801006a:	da1f      	bge.n	80100ac <powf+0x1b4>
 801006c:	ee10 0a90 	vmov	r0, s1
 8010070:	f7ff ff28 	bl	800fec4 <checkint>
 8010074:	b920      	cbnz	r0, 8010080 <powf+0x188>
 8010076:	b005      	add	sp, #20
 8010078:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 801007c:	f000 b8d8 	b.w	8010230 <__math_invalidf>
 8010080:	2801      	cmp	r0, #1
 8010082:	bf14      	ite	ne
 8010084:	2000      	movne	r0, #0
 8010086:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 801008a:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 801008e:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8010092:	f4bf af44 	bcs.w	800ff1e <powf+0x26>
 8010096:	eddf 7a47 	vldr	s15, [pc, #284]	; 80101b4 <powf+0x2bc>
 801009a:	ee20 0a27 	vmul.f32	s0, s0, s15
 801009e:	ee10 3a10 	vmov	r3, s0
 80100a2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80100a6:	f1a3 6138 	sub.w	r1, r3, #192937984	; 0xb800000
 80100aa:	e738      	b.n	800ff1e <powf+0x26>
 80100ac:	2000      	movs	r0, #0
 80100ae:	e7ee      	b.n	801008e <powf+0x196>
 80100b0:	ed9f 7b39 	vldr	d7, [pc, #228]	; 8010198 <powf+0x2a0>
 80100b4:	eeb4 0bc7 	vcmpe.f64	d0, d7
 80100b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80100bc:	dd10      	ble.n	80100e0 <powf+0x1e8>
 80100be:	f04f 534c 	mov.w	r3, #855638016	; 0x33000000
 80100c2:	2800      	cmp	r0, #0
 80100c4:	d15c      	bne.n	8010180 <powf+0x288>
 80100c6:	9302      	str	r3, [sp, #8]
 80100c8:	eddd 7a02 	vldr	s15, [sp, #8]
 80100cc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80100d0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80100d4:	eef4 7a47 	vcmp.f32	s15, s14
 80100d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80100dc:	f47f af6e 	bne.w	800ffbc <powf+0xc4>
 80100e0:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 80101a0 <powf+0x2a8>
 80100e4:	eeb4 0bc7 	vcmpe.f64	d0, d7
 80100e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80100ec:	d804      	bhi.n	80100f8 <powf+0x200>
 80100ee:	b005      	add	sp, #20
 80100f0:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80100f4:	f000 b87a 	b.w	80101ec <__math_uflowf>
 80100f8:	ed9f 7b2b 	vldr	d7, [pc, #172]	; 80101a8 <powf+0x2b0>
 80100fc:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8010100:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010104:	d504      	bpl.n	8010110 <powf+0x218>
 8010106:	b005      	add	sp, #20
 8010108:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 801010c:	f000 b874 	b.w	80101f8 <__math_may_uflowf>
 8010110:	4b29      	ldr	r3, [pc, #164]	; (80101b8 <powf+0x2c0>)
 8010112:	ed93 7b40 	vldr	d7, [r3, #256]	; 0x100
 8010116:	ee30 6b07 	vadd.f64	d6, d0, d7
 801011a:	ed8d 6b00 	vstr	d6, [sp]
 801011e:	ee36 7b47 	vsub.f64	d7, d6, d7
 8010122:	ee30 7b47 	vsub.f64	d7, d0, d7
 8010126:	e9dd 6700 	ldrd	r6, r7, [sp]
 801012a:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 801012e:	f006 011f 	and.w	r1, r6, #31
 8010132:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8010136:	e9d1 ce00 	ldrd	ip, lr, [r1]
 801013a:	ed93 5b42 	vldr	d5, [r3, #264]	; 0x108
 801013e:	ed93 6b44 	vldr	d6, [r3, #272]	; 0x110
 8010142:	ed93 4b46 	vldr	d4, [r3, #280]	; 0x118
 8010146:	eea7 6b05 	vfma.f64	d6, d7, d5
 801014a:	ee27 5b07 	vmul.f64	d5, d7, d7
 801014e:	1836      	adds	r6, r6, r0
 8010150:	2300      	movs	r3, #0
 8010152:	eb13 040c 	adds.w	r4, r3, ip
 8010156:	ea4f 31c6 	mov.w	r1, r6, lsl #15
 801015a:	eb41 050e 	adc.w	r5, r1, lr
 801015e:	eea7 0b04 	vfma.f64	d0, d7, d4
 8010162:	ec45 4b17 	vmov	d7, r4, r5
 8010166:	eea6 0b05 	vfma.f64	d0, d6, d5
 801016a:	ee20 0b07 	vmul.f64	d0, d0, d7
 801016e:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8010172:	e734      	b.n	800ffde <powf+0xe6>
 8010174:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8010178:	e731      	b.n	800ffde <powf+0xe6>
 801017a:	ed9f 0a10 	vldr	s0, [pc, #64]	; 80101bc <powf+0x2c4>
 801017e:	e72e      	b.n	800ffde <powf+0xe6>
 8010180:	9303      	str	r3, [sp, #12]
 8010182:	eddd 7a03 	vldr	s15, [sp, #12]
 8010186:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 801018a:	ee77 7a67 	vsub.f32	s15, s14, s15
 801018e:	e7a1      	b.n	80100d4 <powf+0x1dc>
 8010190:	ffd1d571 	.word	0xffd1d571
 8010194:	405fffff 	.word	0x405fffff
 8010198:	ffa3aae2 	.word	0xffa3aae2
 801019c:	405fffff 	.word	0x405fffff
 80101a0:	00000000 	.word	0x00000000
 80101a4:	c062c000 	.word	0xc062c000
 80101a8:	00000000 	.word	0x00000000
 80101ac:	c062a000 	.word	0xc062a000
 80101b0:	08010df8 	.word	0x08010df8
 80101b4:	4b000000 	.word	0x4b000000
 80101b8:	08010f20 	.word	0x08010f20
 80101bc:	00000000 	.word	0x00000000

080101c0 <with_errnof>:
 80101c0:	b513      	push	{r0, r1, r4, lr}
 80101c2:	4604      	mov	r4, r0
 80101c4:	ed8d 0a01 	vstr	s0, [sp, #4]
 80101c8:	f7ff fa1c 	bl	800f604 <__errno>
 80101cc:	ed9d 0a01 	vldr	s0, [sp, #4]
 80101d0:	6004      	str	r4, [r0, #0]
 80101d2:	b002      	add	sp, #8
 80101d4:	bd10      	pop	{r4, pc}

080101d6 <xflowf>:
 80101d6:	b130      	cbz	r0, 80101e6 <xflowf+0x10>
 80101d8:	eef1 7a40 	vneg.f32	s15, s0
 80101dc:	ee27 0a80 	vmul.f32	s0, s15, s0
 80101e0:	2022      	movs	r0, #34	; 0x22
 80101e2:	f7ff bfed 	b.w	80101c0 <with_errnof>
 80101e6:	eef0 7a40 	vmov.f32	s15, s0
 80101ea:	e7f7      	b.n	80101dc <xflowf+0x6>

080101ec <__math_uflowf>:
 80101ec:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80101f4 <__math_uflowf+0x8>
 80101f0:	f7ff bff1 	b.w	80101d6 <xflowf>
 80101f4:	10000000 	.word	0x10000000

080101f8 <__math_may_uflowf>:
 80101f8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8010200 <__math_may_uflowf+0x8>
 80101fc:	f7ff bfeb 	b.w	80101d6 <xflowf>
 8010200:	1a200000 	.word	0x1a200000

08010204 <__math_oflowf>:
 8010204:	ed9f 0a01 	vldr	s0, [pc, #4]	; 801020c <__math_oflowf+0x8>
 8010208:	f7ff bfe5 	b.w	80101d6 <xflowf>
 801020c:	70000000 	.word	0x70000000

08010210 <__math_divzerof>:
 8010210:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8010214:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 8010218:	2800      	cmp	r0, #0
 801021a:	fe40 7a27 	vseleq.f32	s15, s0, s15
 801021e:	ed9f 0a03 	vldr	s0, [pc, #12]	; 801022c <__math_divzerof+0x1c>
 8010222:	2022      	movs	r0, #34	; 0x22
 8010224:	ee87 0a80 	vdiv.f32	s0, s15, s0
 8010228:	f7ff bfca 	b.w	80101c0 <with_errnof>
 801022c:	00000000 	.word	0x00000000

08010230 <__math_invalidf>:
 8010230:	eef0 7a40 	vmov.f32	s15, s0
 8010234:	ee30 7a40 	vsub.f32	s14, s0, s0
 8010238:	eef4 7a67 	vcmp.f32	s15, s15
 801023c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010240:	ee87 0a07 	vdiv.f32	s0, s14, s14
 8010244:	d602      	bvs.n	801024c <__math_invalidf+0x1c>
 8010246:	2021      	movs	r0, #33	; 0x21
 8010248:	f7ff bfba 	b.w	80101c0 <with_errnof>
 801024c:	4770      	bx	lr
	...

08010250 <_init>:
 8010250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010252:	bf00      	nop
 8010254:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010256:	bc08      	pop	{r3}
 8010258:	469e      	mov	lr, r3
 801025a:	4770      	bx	lr

0801025c <_fini>:
 801025c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801025e:	bf00      	nop
 8010260:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010262:	bc08      	pop	{r3}
 8010264:	469e      	mov	lr, r3
 8010266:	4770      	bx	lr
