// Seed: 1026140809
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  input id_4;
  inout id_3;
  inout id_2;
  output id_1;
  always @(posedge 1) begin
    if (1) id_2 <= 1;
    id_2 <= id_4;
    id_1 <= 1;
  end
endmodule
