#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Tue Oct 23 02:27:21 2018
# Process ID: 21584
# Log file: C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/jr_fall/ECE433/Lab7/ECE433_Advanced_Digital_Design_Verilog/Lab7Lee/planAhead_run_1/planAhead.log
# Journal file: C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/jr_fall/ECE433/Lab7/ECE433_Advanced_Digital_Design_Verilog/Lab7Lee/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source {C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/jr_fall/ECE433/Lab7/ECE433_Advanced_Digital_Design_Verilog/Lab7Lee/pa.fromHdl.tcl}
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  clock_input]]
startgroup
set_property package_pin T10 [get_ports Go]
endgroup
set_property package_pin "" [get_ports [list  Reset]]
startgroup
set_property package_pin U16 [get_ports SDA]
endgroup
startgroup
set_property package_pin V10 [get_ports clock_input]
endgroup
startgroup
set_property package_pin C9 [get_ports Reset]
endgroup
save_constraints
