
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
    45    0.247517    7.011610    5.149012    5.149012 ^ _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      7.011610    0.000000    5.149012 ^ _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    13    0.068889    3.242209    2.420403    7.569416 v _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      3.242209    0.000000    7.569416 v _2034_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
    24    0.133931   11.119191    6.952578   14.521993 ^ _2034_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0371_ (net)
                     11.119191    0.000000   14.521993 ^ _2042_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     3    0.012425    2.442355    0.534964   15.056957 v _2042_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0378_ (net)
                      2.442355    0.000000   15.056957 v _2058_/A1 (gf180mcu_fd_sc_mcu7t5v0__or4_1)
     2    0.009708    0.637391    2.238519   17.295475 v _2058_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_1)
                                                         _0391_ (net)
                      0.637391    0.000000   17.295475 v _2076_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     3    0.012319    1.807476    1.120453   18.415930 ^ _2076_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0407_ (net)
                      1.807476    0.000000   18.415930 ^ _2106_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009809    0.674533    0.425446   18.841375 v _2106_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0433_ (net)
                      0.674533    0.000000   18.841375 v _2136_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
     2    0.009160    1.473319    1.000023   19.841398 ^ _2136_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
                                                         _0459_ (net)
                      1.473319    0.000000   19.841398 ^ _2137_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.018315    0.886917    0.659739   20.501137 v _2137_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0460_ (net)
                      0.886917    0.000000   20.501137 v _2167_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
     2    0.008717    1.594101    0.971545   21.472683 ^ _2167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
                                                         _0486_ (net)
                      1.594101    0.000000   21.472683 ^ _2168_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.012719    1.012564    0.676678   22.149361 v _2168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0487_ (net)
                      1.012564    0.000000   22.149361 v _2172_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.012563    0.987197    0.784405   22.933765 ^ _2172_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0490_ (net)
                      0.987197    0.000000   22.933765 ^ _2175_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.009110    1.564394    0.436327   23.370092 v _2175_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0493_ (net)
                      1.564394    0.000000   23.370092 v _2180_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.009099    0.965768    0.952836   24.322927 ^ _2180_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0497_ (net)
                      0.965768    0.000000   24.322927 ^ _2186_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.007639    1.191772    0.497588   24.820517 v _2186_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0502_ (net)
                      1.191772    0.000000   24.820517 v _2187_/A3 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.004825    0.498930    1.060855   25.881371 v _2187_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0503_ (net)
                      0.498930    0.000000   25.881371 v _2188_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004611    1.552146    0.574492   26.455862 ^ _2188_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0504_ (net)
                      1.552146    0.000000   26.455862 ^ _2189_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002378    0.410291    0.160696   26.616558 v _2189_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0111_ (net)
                      0.410291    0.000000   26.616558 v _2398_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             26.616558   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.537103   23.212896   library setup time
                                             23.212896   data required time
---------------------------------------------------------------------------------------------
                                             23.212896   data required time
                                            -26.616558   data arrival time
---------------------------------------------------------------------------------------------
                                             -3.403661   slack (VIOLATED)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
    45    0.247517    7.011610    5.149012    5.149012 ^ _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      7.011610    0.000000    5.149012 ^ _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    13    0.068889    3.242209    2.420403    7.569416 v _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      3.242209    0.000000    7.569416 v _2034_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
    24    0.133931   11.119191    6.952578   14.521993 ^ _2034_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0371_ (net)
                     11.119191    0.000000   14.521993 ^ _2042_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     3    0.012425    2.442355    0.534964   15.056957 v _2042_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0378_ (net)
                      2.442355    0.000000   15.056957 v _2058_/A1 (gf180mcu_fd_sc_mcu7t5v0__or4_1)
     2    0.009708    0.637391    2.238519   17.295475 v _2058_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_1)
                                                         _0391_ (net)
                      0.637391    0.000000   17.295475 v _2076_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     3    0.012319    1.807476    1.120453   18.415930 ^ _2076_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0407_ (net)
                      1.807476    0.000000   18.415930 ^ _2106_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009809    0.674533    0.425446   18.841375 v _2106_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0433_ (net)
                      0.674533    0.000000   18.841375 v _2136_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
     2    0.009160    1.473319    1.000023   19.841398 ^ _2136_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
                                                         _0459_ (net)
                      1.473319    0.000000   19.841398 ^ _2137_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.018315    0.886917    0.659739   20.501137 v _2137_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0460_ (net)
                      0.886917    0.000000   20.501137 v _2167_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
     2    0.008717    1.594101    0.971545   21.472683 ^ _2167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
                                                         _0486_ (net)
                      1.594101    0.000000   21.472683 ^ _2191_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.007000    0.874987    0.478392   21.951075 v _2191_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0506_ (net)
                      0.874987    0.000000   21.951075 v _2193_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     2    0.012751    0.407110    0.908869   22.859943 v _2193_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _0508_ (net)
                      0.407110    0.000000   22.859943 v _2223_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.009012    0.777371    0.549196   23.409140 ^ _2223_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0534_ (net)
                      0.777371    0.000000   23.409140 ^ _2227_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.014765    0.648086    0.504356   23.913496 v _2227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0538_ (net)
                      0.648086    0.000000   23.913496 v _2243_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
     2    0.012566    1.653604    1.107228   25.020723 ^ _2243_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
                                                         _0552_ (net)
                      1.653604    0.000000   25.020723 ^ _2247_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.007736    0.545762    0.286301   25.307024 v _2247_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0555_ (net)
                      0.545762    0.000000   25.307024 v _2248_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004980    0.473589    0.682000   25.989025 v _2248_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0556_ (net)
                      0.473589    0.000000   25.989025 v _2250_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    1.061377    0.420819   26.409843 ^ _2250_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0119_ (net)
                      1.061377    0.000000   26.409843 ^ _2406_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             26.409843   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.551671   23.198330   library setup time
                                             23.198330   data required time
---------------------------------------------------------------------------------------------
                                             23.198330   data required time
                                            -26.409843   data arrival time
---------------------------------------------------------------------------------------------
                                             -3.211515   slack (VIOLATED)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
    45    0.247517    7.011610    5.149012    5.149012 ^ _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      7.011610    0.000000    5.149012 ^ _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    13    0.068889    3.242209    2.420403    7.569416 v _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      3.242209    0.000000    7.569416 v _2034_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
    24    0.133931   11.119191    6.952578   14.521993 ^ _2034_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0371_ (net)
                     11.119191    0.000000   14.521993 ^ _2042_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     3    0.012425    2.442355    0.534964   15.056957 v _2042_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0378_ (net)
                      2.442355    0.000000   15.056957 v _2058_/A1 (gf180mcu_fd_sc_mcu7t5v0__or4_1)
     2    0.009708    0.637391    2.238519   17.295475 v _2058_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_1)
                                                         _0391_ (net)
                      0.637391    0.000000   17.295475 v _2076_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     3    0.012319    1.807476    1.120453   18.415930 ^ _2076_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0407_ (net)
                      1.807476    0.000000   18.415930 ^ _2106_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009809    0.674533    0.425446   18.841375 v _2106_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0433_ (net)
                      0.674533    0.000000   18.841375 v _2136_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
     2    0.009160    1.473319    1.000023   19.841398 ^ _2136_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
                                                         _0459_ (net)
                      1.473319    0.000000   19.841398 ^ _2137_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.018315    0.886917    0.659739   20.501137 v _2137_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0460_ (net)
                      0.886917    0.000000   20.501137 v _2167_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
     2    0.008717    1.594101    0.971545   21.472683 ^ _2167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
                                                         _0486_ (net)
                      1.594101    0.000000   21.472683 ^ _2191_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.007000    0.874987    0.478392   21.951075 v _2191_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0506_ (net)
                      0.874987    0.000000   21.951075 v _2193_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     2    0.012751    0.407110    0.908869   22.859943 v _2193_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _0508_ (net)
                      0.407110    0.000000   22.859943 v _2223_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.009012    0.777371    0.549196   23.409140 ^ _2223_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0534_ (net)
                      0.777371    0.000000   23.409140 ^ _2227_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.014765    0.648086    0.504356   23.913496 v _2227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0538_ (net)
                      0.648086    0.000000   23.913496 v _2243_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
     2    0.012566    1.653604    1.107228   25.020723 ^ _2243_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
                                                         _0552_ (net)
                      1.653604    0.000000   25.020723 ^ _2244_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004980    0.725542    0.702995   25.723719 ^ _2244_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0553_ (net)
                      0.725542    0.000000   25.723719 ^ _2246_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    0.957095    0.365006   26.088724 v _2246_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0118_ (net)
                      0.957095    0.000000   26.088724 v _2405_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             26.088724   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.727540   23.022459   library setup time
                                             23.022459   data required time
---------------------------------------------------------------------------------------------
                                             23.022459   data required time
                                            -26.088724   data arrival time
---------------------------------------------------------------------------------------------
                                             -3.066266   slack (VIOLATED)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
    45    0.247517    7.011610    5.149012    5.149012 ^ _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      7.011610    0.000000    5.149012 ^ _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    13    0.068889    3.242209    2.420403    7.569416 v _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      3.242209    0.000000    7.569416 v _2034_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
    24    0.133931   11.119191    6.952578   14.521993 ^ _2034_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0371_ (net)
                     11.119191    0.000000   14.521993 ^ _2042_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     3    0.012425    2.442355    0.534964   15.056957 v _2042_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0378_ (net)
                      2.442355    0.000000   15.056957 v _2058_/A1 (gf180mcu_fd_sc_mcu7t5v0__or4_1)
     2    0.009708    0.637391    2.238519   17.295475 v _2058_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_1)
                                                         _0391_ (net)
                      0.637391    0.000000   17.295475 v _2076_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     3    0.012319    1.807476    1.120453   18.415930 ^ _2076_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0407_ (net)
                      1.807476    0.000000   18.415930 ^ _2106_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009809    0.674533    0.425446   18.841375 v _2106_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0433_ (net)
                      0.674533    0.000000   18.841375 v _2136_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
     2    0.009160    1.473319    1.000023   19.841398 ^ _2136_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
                                                         _0459_ (net)
                      1.473319    0.000000   19.841398 ^ _2137_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.018315    0.886917    0.659739   20.501137 v _2137_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0460_ (net)
                      0.886917    0.000000   20.501137 v _2167_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
     2    0.008717    1.594101    0.971545   21.472683 ^ _2167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
                                                         _0486_ (net)
                      1.594101    0.000000   21.472683 ^ _2191_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.007000    0.874987    0.478392   21.951075 v _2191_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0506_ (net)
                      0.874987    0.000000   21.951075 v _2193_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     2    0.012751    0.407110    0.908869   22.859943 v _2193_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _0508_ (net)
                      0.407110    0.000000   22.859943 v _2223_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.009012    0.777371    0.549196   23.409140 ^ _2223_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0534_ (net)
                      0.777371    0.000000   23.409140 ^ _2227_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.014765    0.648086    0.504356   23.913496 v _2227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0538_ (net)
                      0.648086    0.000000   23.913496 v _2236_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.007696    0.932380    0.536769   24.450264 ^ _2236_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0546_ (net)
                      0.932380    0.000000   24.450264 ^ _2237_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004980    0.675663    0.697916   25.148182 ^ _2237_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0547_ (net)
                      0.675663    0.000000   25.148182 ^ _2239_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    0.957095    0.358867   25.507048 v _2239_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0117_ (net)
                      0.957095    0.000000   25.507048 v _2404_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             25.507048   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.727540   23.022459   library setup time
                                             23.022459   data required time
---------------------------------------------------------------------------------------------
                                             23.022459   data required time
                                            -25.507048   data arrival time
---------------------------------------------------------------------------------------------
                                             -2.484589   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _2140_/C (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.004067    3.315358    0.551673   24.767687 v _2140_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0463_ (net)
                      3.315358    0.000000   24.767687 v _2141_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    1.276624    0.864491   25.632177 ^ _2141_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0104_ (net)
                      1.276624    0.000000   25.632177 ^ _2391_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             25.632177   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.555096   23.194904   library setup time
                                             23.194904   data required time
---------------------------------------------------------------------------------------------
                                             23.194904   data required time
                                            -25.632177   data arrival time
---------------------------------------------------------------------------------------------
                                             -2.437274   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2355_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _1893_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004900    3.023816    0.406201   24.622215 v _1893_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0251_ (net)
                      3.023816    0.000000   24.622215 v _1894_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002378    0.934535    0.995032   25.617249 ^ _1894_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0069_ (net)
                      0.934535    0.000000   25.617249 ^ _2355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             25.617249   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.543330   23.206671   library setup time
                                             23.206671   data required time
---------------------------------------------------------------------------------------------
                                             23.206671   data required time
                                            -25.617249   data arrival time
---------------------------------------------------------------------------------------------
                                             -2.410577   slack (VIOLATED)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
    45    0.247517    7.011610    5.149012    5.149012 ^ _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      7.011610    0.000000    5.149012 ^ _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    13    0.068889    3.242209    2.420403    7.569416 v _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      3.242209    0.000000    7.569416 v _2034_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
    24    0.133931   11.119191    6.952578   14.521993 ^ _2034_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0371_ (net)
                     11.119191    0.000000   14.521993 ^ _2042_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     3    0.012425    2.442355    0.534964   15.056957 v _2042_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0378_ (net)
                      2.442355    0.000000   15.056957 v _2058_/A1 (gf180mcu_fd_sc_mcu7t5v0__or4_1)
     2    0.009708    0.637391    2.238519   17.295475 v _2058_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_1)
                                                         _0391_ (net)
                      0.637391    0.000000   17.295475 v _2076_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     3    0.012319    1.807476    1.120453   18.415930 ^ _2076_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0407_ (net)
                      1.807476    0.000000   18.415930 ^ _2106_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009809    0.674533    0.425446   18.841375 v _2106_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0433_ (net)
                      0.674533    0.000000   18.841375 v _2136_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
     2    0.009160    1.473319    1.000023   19.841398 ^ _2136_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
                                                         _0459_ (net)
                      1.473319    0.000000   19.841398 ^ _2137_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.018315    0.886917    0.659739   20.501137 v _2137_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0460_ (net)
                      0.886917    0.000000   20.501137 v _2167_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
     2    0.008717    1.594101    0.971545   21.472683 ^ _2167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
                                                         _0486_ (net)
                      1.594101    0.000000   21.472683 ^ _2191_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.007000    0.874987    0.478392   21.951075 v _2191_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0506_ (net)
                      0.874987    0.000000   21.951075 v _2194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.004977    0.658340    0.512387   22.463461 ^ _2194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0509_ (net)
                      0.658340    0.000000   22.463461 ^ _2200_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.012586    0.635824    0.405338   22.868799 v _2200_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0514_ (net)
                      0.635824    0.000000   22.868799 v _2209_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009229    0.608406    0.429237   23.298037 ^ _2209_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0522_ (net)
                      0.608406    0.000000   23.298037 ^ _2211_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     2    0.009222    0.679775    0.410250   23.708286 v _2211_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0524_ (net)
                      0.679775    0.000000   23.708286 v _2217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007736    0.531065    0.454135   24.162420 ^ _2217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0529_ (net)
                      0.531065    0.000000   24.162420 ^ _2218_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004980    0.768107    0.748267   24.910688 ^ _2218_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0530_ (net)
                      0.768107    0.000000   24.910688 ^ _2220_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    0.957095    0.370244   25.280931 v _2220_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0115_ (net)
                      0.957095    0.000000   25.280931 v _2402_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             25.280931   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.727540   23.022459   library setup time
                                             23.022459   data required time
---------------------------------------------------------------------------------------------
                                             23.022459   data required time
                                            -25.280931   data arrival time
---------------------------------------------------------------------------------------------
                                             -2.258473   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2348_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _1833_/C1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.004310    3.966202    0.436684   24.652699 v _1833_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                                         _0198_ (net)
                      3.966202    0.000000   24.652699 v _1834_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002378    0.695362    0.585160   25.237858 ^ _1834_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0062_ (net)
                      0.695362    0.000000   25.237858 ^ _2348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             25.237858   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.527601   23.222399   library setup time
                                             23.222399   data required time
---------------------------------------------------------------------------------------------
                                             23.222399   data required time
                                            -25.237858   data arrival time
---------------------------------------------------------------------------------------------
                                             -2.015460   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _2081_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004769    2.826213   -0.165953   24.050062 v _2081_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0412_ (net)
                      2.826213    0.000000   24.050062 v _2082_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.002378    1.209335    1.024400   25.074463 ^ _2082_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0096_ (net)
                      1.209335    0.000000   25.074463 ^ _2383_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             25.074463   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.554051   23.195950   library setup time
                                             23.195950   data required time
---------------------------------------------------------------------------------------------
                                             23.195950   data required time
                                            -25.074463   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.878513   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _2112_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004769    2.826213   -0.165953   24.050062 v _2112_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0439_ (net)
                      2.826213    0.000000   24.050062 v _2113_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.002378    1.209335    1.024400   25.074463 ^ _2113_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0100_ (net)
                      1.209335    0.000000   25.074463 ^ _2387_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             25.074463   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.554051   23.195950   library setup time
                                             23.195950   data required time
---------------------------------------------------------------------------------------------
                                             23.195950   data required time
                                            -25.074463   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.878513   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _2162_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004900    2.832152   -0.159174   24.056841 v _2162_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0482_ (net)
                      2.832152    0.000000   24.056841 v _2163_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002378    0.920472    0.958076   25.014917 ^ _2163_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0107_ (net)
                      0.920472    0.000000   25.014917 ^ _2394_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             25.014917   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.542405   23.207594   library setup time
                                             23.207594   data required time
---------------------------------------------------------------------------------------------
                                             23.207594   data required time
                                            -25.014917   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.807322   slack (VIOLATED)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
    45    0.247517    7.011610    5.149012    5.149012 ^ _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      7.011610    0.000000    5.149012 ^ _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    13    0.068889    3.242209    2.420403    7.569416 v _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      3.242209    0.000000    7.569416 v _2034_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
    24    0.133931   11.119191    6.952578   14.521993 ^ _2034_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0371_ (net)
                     11.119191    0.000000   14.521993 ^ _2042_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     3    0.012425    2.442355    0.534964   15.056957 v _2042_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0378_ (net)
                      2.442355    0.000000   15.056957 v _2058_/A1 (gf180mcu_fd_sc_mcu7t5v0__or4_1)
     2    0.009708    0.637391    2.238519   17.295475 v _2058_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_1)
                                                         _0391_ (net)
                      0.637391    0.000000   17.295475 v _2076_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     3    0.012319    1.807476    1.120453   18.415930 ^ _2076_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0407_ (net)
                      1.807476    0.000000   18.415930 ^ _2106_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009809    0.674533    0.425446   18.841375 v _2106_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0433_ (net)
                      0.674533    0.000000   18.841375 v _2136_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
     2    0.009160    1.473319    1.000023   19.841398 ^ _2136_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
                                                         _0459_ (net)
                      1.473319    0.000000   19.841398 ^ _2137_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.018315    0.886917    0.659739   20.501137 v _2137_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0460_ (net)
                      0.886917    0.000000   20.501137 v _2167_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
     2    0.008717    1.594101    0.971545   21.472683 ^ _2167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
                                                         _0486_ (net)
                      1.594101    0.000000   21.472683 ^ _2168_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.012719    1.012564    0.676678   22.149361 v _2168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0487_ (net)
                      1.012564    0.000000   22.149361 v _2172_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.012563    0.987197    0.784405   22.933765 ^ _2172_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0490_ (net)
                      0.987197    0.000000   22.933765 ^ _2175_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.009110    1.564394    0.436327   23.370092 v _2175_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0493_ (net)
                      1.564394    0.000000   23.370092 v _2181_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.004611    0.634898    0.667084   24.037176 ^ _2181_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0498_ (net)
                      0.634898    0.000000   24.037176 ^ _2182_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004980    0.817405    0.226736   24.263912 v _2182_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0499_ (net)
                      0.817405    0.000000   24.263912 v _2184_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    0.891595    0.476893   24.740807 ^ _2184_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0110_ (net)
                      0.891595    0.000000   24.740807 ^ _2397_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.740807   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.540506   23.209494   library setup time
                                             23.209494   data required time
---------------------------------------------------------------------------------------------
                                             23.209494   data required time
                                            -24.740807   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.531312   slack (VIOLATED)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
    45    0.247517    7.011610    5.149012    5.149012 ^ _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      7.011610    0.000000    5.149012 ^ _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    13    0.068889    3.242209    2.420403    7.569416 v _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      3.242209    0.000000    7.569416 v _2034_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
    24    0.133931   11.119191    6.952578   14.521993 ^ _2034_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0371_ (net)
                     11.119191    0.000000   14.521993 ^ _2042_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     3    0.012425    2.442355    0.534964   15.056957 v _2042_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0378_ (net)
                      2.442355    0.000000   15.056957 v _2058_/A1 (gf180mcu_fd_sc_mcu7t5v0__or4_1)
     2    0.009708    0.637391    2.238519   17.295475 v _2058_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_1)
                                                         _0391_ (net)
                      0.637391    0.000000   17.295475 v _2076_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     3    0.012319    1.807476    1.120453   18.415930 ^ _2076_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0407_ (net)
                      1.807476    0.000000   18.415930 ^ _2106_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009809    0.674533    0.425446   18.841375 v _2106_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0433_ (net)
                      0.674533    0.000000   18.841375 v _2136_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
     2    0.009160    1.473319    1.000023   19.841398 ^ _2136_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
                                                         _0459_ (net)
                      1.473319    0.000000   19.841398 ^ _2137_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.018315    0.886917    0.659739   20.501137 v _2137_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0460_ (net)
                      0.886917    0.000000   20.501137 v _2167_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
     2    0.008717    1.594101    0.971545   21.472683 ^ _2167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
                                                         _0486_ (net)
                      1.594101    0.000000   21.472683 ^ _2191_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.007000    0.874987    0.478392   21.951075 v _2191_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0506_ (net)
                      0.874987    0.000000   21.951075 v _2193_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     2    0.012751    0.407110    0.908869   22.859943 v _2193_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _0508_ (net)
                      0.407110    0.000000   22.859943 v _2223_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.009012    0.777371    0.549196   23.409140 ^ _2223_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0534_ (net)
                      0.777371    0.000000   23.409140 ^ _2227_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.014765    0.648086    0.504356   23.913496 v _2227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0538_ (net)
                      0.648086    0.000000   23.913496 v _2228_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004980    0.614754    0.392017   24.305513 ^ _2228_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0539_ (net)
                      0.614754    0.000000   24.305513 ^ _2230_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    0.568245    0.351370   24.656883 v _2230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0116_ (net)
                      0.568245    0.000000   24.656883 v _2403_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.656883   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.585964   23.164036   library setup time
                                             23.164036   data required time
---------------------------------------------------------------------------------------------
                                             23.164036   data required time
                                            -24.656883   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.492847   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2351_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _1857_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004826    1.932509   -0.566393   23.649622 v _1857_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0219_ (net)
                      1.932509    0.000000   23.649622 v _1858_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    1.061377    0.946274   24.595896 ^ _1858_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0065_ (net)
                      1.061377    0.000000   24.595896 ^ _2351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.595896   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.551671   23.198330   library setup time
                                             23.198330   data required time
---------------------------------------------------------------------------------------------
                                             23.198330   data required time
                                            -24.595896   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.397567   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2353_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _1879_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004826    1.932509   -0.566393   23.649622 v _1879_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0239_ (net)
                      1.932509    0.000000   23.649622 v _1880_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    1.061377    0.946274   24.595896 ^ _1880_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0067_ (net)
                      1.061377    0.000000   24.595896 ^ _2353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.595896   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.551671   23.198330   library setup time
                                             23.198330   data required time
---------------------------------------------------------------------------------------------
                                             23.198330   data required time
                                            -24.595896   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.397567   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2359_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _1930_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004826    1.932509   -0.566393   23.649622 v _1930_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0284_ (net)
                      1.932509    0.000000   23.649622 v _1931_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    1.061377    0.946274   24.595896 ^ _1931_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0073_ (net)
                      1.061377    0.000000   24.595896 ^ _2359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.595896   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.551671   23.198330   library setup time
                                             23.198330   data required time
---------------------------------------------------------------------------------------------
                                             23.198330   data required time
                                            -24.595896   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.397567   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _2000_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004826    1.932509   -0.566393   23.649622 v _2000_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0346_ (net)
                      1.932509    0.000000   23.649622 v _2001_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    1.061377    0.946274   24.595896 ^ _2001_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0081_ (net)
                      1.061377    0.000000   24.595896 ^ _2367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.595896   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.551671   23.198330   library setup time
                                             23.198330   data required time
---------------------------------------------------------------------------------------------
                                             23.198330   data required time
                                            -24.595896   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.397567   slack (VIOLATED)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
    45    0.247517    7.011610    5.149012    5.149012 ^ _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      7.011610    0.000000    5.149012 ^ _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    13    0.068889    3.242209    2.420403    7.569416 v _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      3.242209    0.000000    7.569416 v _2034_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
    24    0.133931   11.119191    6.952578   14.521993 ^ _2034_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0371_ (net)
                     11.119191    0.000000   14.521993 ^ _2042_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     3    0.012425    2.442355    0.534964   15.056957 v _2042_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0378_ (net)
                      2.442355    0.000000   15.056957 v _2058_/A1 (gf180mcu_fd_sc_mcu7t5v0__or4_1)
     2    0.009708    0.637391    2.238519   17.295475 v _2058_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_1)
                                                         _0391_ (net)
                      0.637391    0.000000   17.295475 v _2076_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     3    0.012319    1.807476    1.120453   18.415930 ^ _2076_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0407_ (net)
                      1.807476    0.000000   18.415930 ^ _2106_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009809    0.674533    0.425446   18.841375 v _2106_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0433_ (net)
                      0.674533    0.000000   18.841375 v _2136_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
     2    0.009160    1.473319    1.000023   19.841398 ^ _2136_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
                                                         _0459_ (net)
                      1.473319    0.000000   19.841398 ^ _2137_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.018315    0.886917    0.659739   20.501137 v _2137_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0460_ (net)
                      0.886917    0.000000   20.501137 v _2167_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
     2    0.008717    1.594101    0.971545   21.472683 ^ _2167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
                                                         _0486_ (net)
                      1.594101    0.000000   21.472683 ^ _2191_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.007000    0.874987    0.478392   21.951075 v _2191_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0506_ (net)
                      0.874987    0.000000   21.951075 v _2193_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     2    0.012751    0.407110    0.908869   22.859943 v _2193_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _0508_ (net)
                      0.407110    0.000000   22.859943 v _2198_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004534    0.456907    0.885471   23.745415 v _2198_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0513_ (net)
                      0.456907    0.000000   23.745415 v _2199_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.002378    1.681407    0.773772   24.519188 ^ _2199_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0112_ (net)
                      1.681407    0.000000   24.519188 ^ _2399_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.519188   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.561384   23.188616   library setup time
                                             23.188616   data required time
---------------------------------------------------------------------------------------------
                                             23.188616   data required time
                                            -24.519188   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.330571   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2364_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _1978_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004657    1.921924   -0.577208   23.638807 v _1978_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0327_ (net)
                      1.921924    0.000000   23.638807 v _1980_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    1.061377    0.877275   24.516083 ^ _1980_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0078_ (net)
                      1.061377    0.000000   24.516083 ^ _2364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.516083   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.551671   23.198330   library setup time
                                             23.198330   data required time
---------------------------------------------------------------------------------------------
                                             23.198330   data required time
                                            -24.516083   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.317753   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2365_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _1985_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004657    1.921924   -0.577208   23.638807 v _1985_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0333_ (net)
                      1.921924    0.000000   23.638807 v _1987_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    1.061377    0.877275   24.516083 ^ _1987_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0079_ (net)
                      1.061377    0.000000   24.516083 ^ _2365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.516083   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.551671   23.198330   library setup time
                                             23.198330   data required time
---------------------------------------------------------------------------------------------
                                             23.198330   data required time
                                            -24.516083   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.317753   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _2039_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004657    1.921924   -0.577208   23.638807 v _2039_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0376_ (net)
                      1.921924    0.000000   23.638807 v _2040_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    1.061377    0.877275   24.516083 ^ _2040_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0090_ (net)
                      1.061377    0.000000   24.516083 ^ _2377_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.516083   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.551671   23.198330   library setup time
                                             23.198330   data required time
---------------------------------------------------------------------------------------------
                                             23.198330   data required time
                                            -24.516083   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.317753   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _2044_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004657    1.921924   -0.577208   23.638807 v _2044_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0380_ (net)
                      1.921924    0.000000   23.638807 v _2045_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    1.061377    0.877275   24.516083 ^ _2045_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0091_ (net)
                      1.061377    0.000000   24.516083 ^ _2378_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.516083   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.551671   23.198330   library setup time
                                             23.198330   data required time
---------------------------------------------------------------------------------------------
                                             23.198330   data required time
                                            -24.516083   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.317753   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _2088_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004657    1.921924   -0.577208   23.638807 v _2088_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0418_ (net)
                      1.921924    0.000000   23.638807 v _2089_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    1.061377    0.877275   24.516083 ^ _2089_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0097_ (net)
                      1.061377    0.000000   24.516083 ^ _2384_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.516083   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.551671   23.198330   library setup time
                                             23.198330   data required time
---------------------------------------------------------------------------------------------
                                             23.198330   data required time
                                            -24.516083   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.317753   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _2119_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004657    1.921924   -0.577208   23.638807 v _2119_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0445_ (net)
                      1.921924    0.000000   23.638807 v _2120_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    1.061377    0.877275   24.516083 ^ _2120_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0101_ (net)
                      1.061377    0.000000   24.516083 ^ _2388_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.516083   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.551671   23.198330   library setup time
                                             23.198330   data required time
---------------------------------------------------------------------------------------------
                                             23.198330   data required time
                                            -24.516083   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.317753   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _2126_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004657    1.921924   -0.577208   23.638807 v _2126_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0451_ (net)
                      1.921924    0.000000   23.638807 v _2127_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    1.061377    0.877275   24.516083 ^ _2127_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0102_ (net)
                      1.061377    0.000000   24.516083 ^ _2389_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.516083   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.551671   23.198330   library setup time
                                             23.198330   data required time
---------------------------------------------------------------------------------------------
                                             23.198330   data required time
                                            -24.516083   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.317753   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _2146_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004657    1.921924   -0.577208   23.638807 v _2146_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0468_ (net)
                      1.921924    0.000000   23.638807 v _2147_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    1.061377    0.877275   24.516083 ^ _2147_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0105_ (net)
                      1.061377    0.000000   24.516083 ^ _2392_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.516083   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.551671   23.198330   library setup time
                                             23.198330   data required time
---------------------------------------------------------------------------------------------
                                             23.198330   data required time
                                            -24.516083   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.317753   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _2157_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004657    1.921924   -0.577208   23.638807 v _2157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0478_ (net)
                      1.921924    0.000000   23.638807 v _2158_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    1.061377    0.877275   24.516083 ^ _2158_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0106_ (net)
                      1.061377    0.000000   24.516083 ^ _2393_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.516083   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.551671   23.198330   library setup time
                                             23.198330   data required time
---------------------------------------------------------------------------------------------
                                             23.198330   data required time
                                            -24.516083   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.317753   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _2170_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004657    1.921924   -0.577208   23.638807 v _2170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0489_ (net)
                      1.921924    0.000000   23.638807 v _2171_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    1.061377    0.877275   24.516083 ^ _2171_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0108_ (net)
                      1.061377    0.000000   24.516083 ^ _2395_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.516083   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.551671   23.198330   library setup time
                                             23.198330   data required time
---------------------------------------------------------------------------------------------
                                             23.198330   data required time
                                            -24.516083   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.317753   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _2177_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004657    1.921924   -0.577208   23.638807 v _2177_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0495_ (net)
                      1.921924    0.000000   23.638807 v _2178_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    1.061377    0.877275   24.516083 ^ _2178_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0109_ (net)
                      1.061377    0.000000   24.516083 ^ _2396_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.516083   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.551671   23.198330   library setup time
                                             23.198330   data required time
---------------------------------------------------------------------------------------------
                                             23.198330   data required time
                                            -24.516083   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.317753   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _2205_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004657    1.921924   -0.577208   23.638807 v _2205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0519_ (net)
                      1.921924    0.000000   23.638807 v _2206_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    1.061377    0.877275   24.516083 ^ _2206_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0113_ (net)
                      1.061377    0.000000   24.516083 ^ _2400_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.516083   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.551671   23.198330   library setup time
                                             23.198330   data required time
---------------------------------------------------------------------------------------------
                                             23.198330   data required time
                                            -24.516083   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.317753   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _2067_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004657    1.921924   -0.577208   23.638807 v _2067_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0400_ (net)
                      1.921924    0.000000   23.638807 v _2068_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    0.891595    0.877275   24.516083 ^ _2068_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0094_ (net)
                      0.891595    0.000000   24.516083 ^ _2381_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.516083   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.540506   23.209494   library setup time
                                             23.209494   data required time
---------------------------------------------------------------------------------------------
                                             23.209494   data required time
                                            -24.516083   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.306589   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _2096_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004657    1.921924   -0.577208   23.638807 v _2096_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0425_ (net)
                      1.921924    0.000000   23.638807 v _2097_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    0.891595    0.877275   24.516083 ^ _2097_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0098_ (net)
                      0.891595    0.000000   24.516083 ^ _2385_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.516083   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.540506   23.209494   library setup time
                                             23.209494   data required time
---------------------------------------------------------------------------------------------
                                             23.209494   data required time
                                            -24.516083   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.306589   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _2213_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004657    1.921924   -0.577208   23.638807 v _2213_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0526_ (net)
                      1.921924    0.000000   23.638807 v _2214_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    0.891595    0.877275   24.516083 ^ _2214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0114_ (net)
                      0.891595    0.000000   24.516083 ^ _2401_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.516083   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.540506   23.209494   library setup time
                                             23.209494   data required time
---------------------------------------------------------------------------------------------
                                             23.209494   data required time
                                            -24.516083   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.306589   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _2032_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.002378    0.356672    0.207528   24.423544 v _2032_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0089_ (net)
                      0.356672    0.000000   24.423544 v _2376_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.423544   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.520675   23.229324   library setup time
                                             23.229324   data required time
---------------------------------------------------------------------------------------------
                                             23.229324   data required time
                                            -24.423544   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.194218   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _2051_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004359    1.903259   -0.596273   23.619741 v _2051_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0386_ (net)
                      1.903259    0.000000   23.619741 v _2052_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002378    0.666666    0.748207   24.367949 ^ _2052_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0092_ (net)
                      0.666666    0.000000   24.367949 ^ _2379_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.367949   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.525714   23.224285   library setup time
                                             23.224285   data required time
---------------------------------------------------------------------------------------------
                                             23.224285   data required time
                                            -24.367949   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.143663   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2345_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _1806_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004240    1.895805   -0.603889   23.612125 v _1806_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0174_ (net)
                      1.895805    0.000000   23.612125 v _1808_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002378    0.619764    0.670186   24.282312 ^ _1808_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0059_ (net)
                      0.619764    0.000000   24.282312 ^ _2345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.282312   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.522630   23.227371   library setup time
                                             23.227371   data required time
---------------------------------------------------------------------------------------------
                                             23.227371   data required time
                                            -24.282312   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.054941   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2346_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _1817_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004240    1.895805   -0.603889   23.612125 v _1817_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0184_ (net)
                      1.895805    0.000000   23.612125 v _1819_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002378    0.619764    0.670186   24.282312 ^ _1819_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0060_ (net)
                      0.619764    0.000000   24.282312 ^ _2346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.282312   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.522630   23.227371   library setup time
                                             23.227371   data required time
---------------------------------------------------------------------------------------------
                                             23.227371   data required time
                                            -24.282312   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.054941   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2350_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _1850_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004240    1.895805   -0.603889   23.612125 v _1850_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0213_ (net)
                      1.895805    0.000000   23.612125 v _1852_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002378    0.619764    0.670186   24.282312 ^ _1852_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0064_ (net)
                      0.619764    0.000000   24.282312 ^ _2350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.282312   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.522630   23.227371   library setup time
                                             23.227371   data required time
---------------------------------------------------------------------------------------------
                                             23.227371   data required time
                                            -24.282312   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.054941   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2354_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _1887_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004240    1.895805   -0.603889   23.612125 v _1887_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0246_ (net)
                      1.895805    0.000000   23.612125 v _1889_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002378    0.619764    0.670186   24.282312 ^ _1889_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0068_ (net)
                      0.619764    0.000000   24.282312 ^ _2354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.282312   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.522630   23.227371   library setup time
                                             23.227371   data required time
---------------------------------------------------------------------------------------------
                                             23.227371   data required time
                                            -24.282312   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.054941   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2357_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _1910_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004240    1.895805   -0.603889   23.612125 v _1910_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0266_ (net)
                      1.895805    0.000000   23.612125 v _1912_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002378    0.619764    0.670186   24.282312 ^ _1912_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0071_ (net)
                      0.619764    0.000000   24.282312 ^ _2357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.282312   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.522630   23.227371   library setup time
                                             23.227371   data required time
---------------------------------------------------------------------------------------------
                                             23.227371   data required time
                                            -24.282312   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.054941   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2358_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _1922_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004240    1.895805   -0.603889   23.612125 v _1922_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0277_ (net)
                      1.895805    0.000000   23.612125 v _1924_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002378    0.619764    0.670186   24.282312 ^ _1924_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0072_ (net)
                      0.619764    0.000000   24.282312 ^ _2358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.282312   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.522630   23.227371   library setup time
                                             23.227371   data required time
---------------------------------------------------------------------------------------------
                                             23.227371   data required time
                                            -24.282312   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.054941   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2361_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _1950_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004240    1.895805   -0.603889   23.612125 v _1950_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0302_ (net)
                      1.895805    0.000000   23.612125 v _1952_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002378    0.619764    0.670186   24.282312 ^ _1952_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0075_ (net)
                      0.619764    0.000000   24.282312 ^ _2361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.282312   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.522630   23.227371   library setup time
                                             23.227371   data required time
---------------------------------------------------------------------------------------------
                                             23.227371   data required time
                                            -24.282312   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.054941   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2362_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _1961_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004240    1.895805   -0.603889   23.612125 v _1961_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0312_ (net)
                      1.895805    0.000000   23.612125 v _1963_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002378    0.619764    0.670186   24.282312 ^ _1963_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0076_ (net)
                      0.619764    0.000000   24.282312 ^ _2362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.282312   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.522630   23.227371   library setup time
                                             23.227371   data required time
---------------------------------------------------------------------------------------------
                                             23.227371   data required time
                                            -24.282312   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.054941   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2366_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _1993_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004240    1.895805   -0.603889   23.612125 v _1993_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0340_ (net)
                      1.895805    0.000000   23.612125 v _1995_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002378    0.619764    0.670186   24.282312 ^ _1995_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0080_ (net)
                      0.619764    0.000000   24.282312 ^ _2366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.282312   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.522630   23.227371   library setup time
                                             23.227371   data required time
---------------------------------------------------------------------------------------------
                                             23.227371   data required time
                                            -24.282312   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.054941   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2352_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _1870_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004923    1.938585   -0.560187   23.655828 v _1870_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0231_ (net)
                      1.938585    0.000000   23.655828 v _1872_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002378    0.488771    0.515566   24.171394 ^ _1872_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0066_ (net)
                      0.488771    0.000000   24.171394 ^ _2352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.171394   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.507667   23.242332   library setup time
                                             23.242332   data required time
---------------------------------------------------------------------------------------------
                                             23.242332   data required time
                                            -24.171394   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.929061   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2347_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _1825_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004611    2.315512   -0.777426   23.438589 v _1825_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0191_ (net)
                      2.315512    0.000000   23.438589 v _1826_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002378    0.585759    0.686262   24.124851 ^ _1826_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0061_ (net)
                      0.585759    0.000000   24.124851 ^ _2347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.124851   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.520394   23.229605   library setup time
                                             23.229605   data required time
---------------------------------------------------------------------------------------------
                                             23.229605   data required time
                                            -24.124851   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.895245   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2349_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _1840_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004611    2.315512   -0.777426   23.438589 v _1840_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0204_ (net)
                      2.315512    0.000000   23.438589 v _1841_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002378    0.585759    0.686262   24.124851 ^ _1841_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0063_ (net)
                      0.585759    0.000000   24.124851 ^ _2349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.124851   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.520394   23.229605   library setup time
                                             23.229605   data required time
---------------------------------------------------------------------------------------------
                                             23.229605   data required time
                                            -24.124851   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.895245   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2356_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _1904_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004611    2.315512   -0.777426   23.438589 v _1904_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0261_ (net)
                      2.315512    0.000000   23.438589 v _1905_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002378    0.585759    0.686262   24.124851 ^ _1905_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0070_ (net)
                      0.585759    0.000000   24.124851 ^ _2356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.124851   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.520394   23.229605   library setup time
                                             23.229605   data required time
---------------------------------------------------------------------------------------------
                                             23.229605   data required time
                                            -24.124851   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.895245   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2363_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _1969_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004611    2.315512   -0.777426   23.438589 v _1969_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0319_ (net)
                      2.315512    0.000000   23.438589 v _1970_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002378    0.585759    0.686262   24.124851 ^ _1970_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0077_ (net)
                      0.585759    0.000000   24.124851 ^ _2363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.124851   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.520394   23.229605   library setup time
                                             23.229605   data required time
---------------------------------------------------------------------------------------------
                                             23.229605   data required time
                                            -24.124851   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.895245   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _2056_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004611    2.315512   -0.777426   23.438589 v _2056_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0390_ (net)
                      2.315512    0.000000   23.438589 v _2057_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002378    0.585759    0.686262   24.124851 ^ _2057_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0093_ (net)
                      0.585759    0.000000   24.124851 ^ _2380_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.124851   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.520394   23.229605   library setup time
                                             23.229605   data required time
---------------------------------------------------------------------------------------------
                                             23.229605   data required time
                                            -24.124851   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.895245   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _2073_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004611    2.315512   -0.777426   23.438589 v _2073_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0405_ (net)
                      2.315512    0.000000   23.438589 v _2074_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002378    0.585759    0.686262   24.124851 ^ _2074_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0095_ (net)
                      0.585759    0.000000   24.124851 ^ _2382_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.124851   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.520394   23.229605   library setup time
                                             23.229605   data required time
---------------------------------------------------------------------------------------------
                                             23.229605   data required time
                                            -24.124851   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.895245   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _2101_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004611    2.315512   -0.777426   23.438589 v _2101_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0429_ (net)
                      2.315512    0.000000   23.438589 v _2102_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002378    0.585759    0.686262   24.124851 ^ _2102_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0099_ (net)
                      0.585759    0.000000   24.124851 ^ _2386_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.124851   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.520394   23.229605   library setup time
                                             23.229605   data required time
---------------------------------------------------------------------------------------------
                                             23.229605   data required time
                                            -24.124851   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.895245   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _2130_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004611    2.315512   -0.777426   23.438589 v _2130_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0454_ (net)
                      2.315512    0.000000   23.438589 v _2131_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002378    0.585759    0.686262   24.124851 ^ _2131_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0103_ (net)
                      0.585759    0.000000   24.124851 ^ _2390_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.124851   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.520394   23.229605   library setup time
                                             23.229605   data required time
---------------------------------------------------------------------------------------------
                                             23.229605   data required time
                                            -24.124851   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.895245   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2360_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _1944_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.002378    1.981310   -1.241229   22.974785 v _1944_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0074_ (net)
                      1.981310    0.000000   22.974785 v _2360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             22.974785   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -1.095430   22.654570   library setup time
                                             22.654570   data required time
---------------------------------------------------------------------------------------------
                                             22.654570   data required time
                                            -22.974785   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.320215   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1757_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009726    1.519869    1.593740   15.589857 ^ _1757_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1135_ (net)
                      1.519869    0.000000   15.589857 ^ _1758_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002378    1.231855    0.308185   15.898043 v _1758_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0038_ (net)
                      1.231855    0.000000   15.898043 v _2321_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.898043   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.827204   22.922796   library setup time
                                             22.922796   data required time
---------------------------------------------------------------------------------------------
                                             22.922796   data required time
                                            -15.898043   data arrival time
---------------------------------------------------------------------------------------------
                                              7.024755   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1762_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009395    1.504800    1.579512   15.575628 ^ _1762_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1138_ (net)
                      1.504800    0.000000   15.575628 ^ _1763_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002378    1.231855    0.308264   15.883892 v _1763_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0040_ (net)
                      1.231855    0.000000   15.883892 v _2323_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.883892   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.827204   22.922796   library setup time
                                             22.922796   data required time
---------------------------------------------------------------------------------------------
                                             22.922796   data required time
                                            -15.883892   data arrival time
---------------------------------------------------------------------------------------------
                                              7.038905   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2317_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1418_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002791    1.262807    1.685212   15.681329 ^ _1418_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0800_ (net)
                      1.262807    0.000000   15.681329 ^ _1419_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002378    0.230399    0.562080   16.243408 ^ _1419_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0034_ (net)
                      0.230399    0.000000   16.243408 ^ _2317_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             16.243408   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2317_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.467323   23.282677   library setup time
                                             23.282677   data required time
---------------------------------------------------------------------------------------------
                                             23.282677   data required time
                                            -16.243408   data arrival time
---------------------------------------------------------------------------------------------
                                              7.039267   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1756_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.007240    1.639333    2.133559   16.129675 ^ _1756_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0037_ (net)
                      1.639333    0.000000   16.129675 ^ _2320_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             16.129675   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.560731   23.189270   library setup time
                                             23.189270   data required time
---------------------------------------------------------------------------------------------
                                             23.189270   data required time
                                            -16.129675   data arrival time
---------------------------------------------------------------------------------------------
                                              7.059594   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2339_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1198_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004657    1.665498    1.467596   15.463713 ^ _1198_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0614_ (net)
                      1.665498    0.000000   15.463713 ^ _1200_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    0.662926    0.492227   15.955939 v _1200_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0000_ (net)
                      0.662926    0.000000   15.955939 v _2339_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.955939   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2339_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.620436   23.129562   library setup time
                                             23.129562   data required time
---------------------------------------------------------------------------------------------
                                             23.129562   data required time
                                            -15.955939   data arrival time
---------------------------------------------------------------------------------------------
                                              7.173624   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1197_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002378    1.468889    2.015476   16.011593 ^ _1197_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0001_ (net)
                      1.468889    0.000000   16.011593 ^ _2340_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             16.011593   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.558083   23.191917   library setup time
                                             23.191917   data required time
---------------------------------------------------------------------------------------------
                                             23.191917   data required time
                                            -16.011593   data arrival time
---------------------------------------------------------------------------------------------
                                              7.180324   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2341_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1202_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002378    1.468889    2.015476   16.011593 ^ _1202_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0002_ (net)
                      1.468889    0.000000   16.011593 ^ _2341_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             16.011593   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2341_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.558083   23.191917   library setup time
                                             23.191917   data required time
---------------------------------------------------------------------------------------------
                                             23.191917   data required time
                                            -16.011593   data arrival time
---------------------------------------------------------------------------------------------
                                              7.180324   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2286_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1203_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.006688    1.785039    1.572538   15.568654 ^ _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      1.785039    0.000000   15.568654 ^ _1204_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002378    0.430373    0.255289   15.823943 v _1204_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0003_ (net)
                      0.430373    0.000000   15.823943 v _2286_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.823943   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2286_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.543256   23.206743   library setup time
                                             23.206743   data required time
---------------------------------------------------------------------------------------------
                                             23.206743   data required time
                                            -15.823943   data arrival time
---------------------------------------------------------------------------------------------
                                              7.382801   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1764_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009846    1.525332    1.598899   15.595016 ^ _1764_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1139_ (net)
                      1.525332    0.000000   15.595016 ^ _1766_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002378    0.412200    0.211489   15.806505 v _1766_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0041_ (net)
                      0.412200    0.000000   15.806505 v _2324_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.806505   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.537688   23.212313   library setup time
                                             23.212313   data required time
---------------------------------------------------------------------------------------------
                                             23.212313   data required time
                                            -15.806505   data arrival time
---------------------------------------------------------------------------------------------
                                              7.405807   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1770_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009846    1.525332    1.598899   15.595016 ^ _1770_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0153_ (net)
                      1.525332    0.000000   15.595016 ^ _1772_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002378    0.412200    0.211489   15.806505 v _1772_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0043_ (net)
                      0.412200    0.000000   15.806505 v _2326_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.806505   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.537688   23.212313   library setup time
                                             23.212313   data required time
---------------------------------------------------------------------------------------------
                                             23.212313   data required time
                                            -15.806505   data arrival time
---------------------------------------------------------------------------------------------
                                              7.405807   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1759_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009749    1.520916    1.594730   15.590846 ^ _1759_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1136_ (net)
                      1.520916    0.000000   15.590846 ^ _1761_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002378    0.411504    0.211472   15.802319 v _1761_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0039_ (net)
                      0.411504    0.000000   15.802319 v _2322_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.802319   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.537475   23.212526   library setup time
                                             23.212526   data required time
---------------------------------------------------------------------------------------------
                                             23.212526   data required time
                                            -15.802319   data arrival time
---------------------------------------------------------------------------------------------
                                              7.410208   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2325_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1767_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009749    1.520916    1.594730   15.590846 ^ _1767_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1141_ (net)
                      1.520916    0.000000   15.590846 ^ _1769_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002378    0.411504    0.211472   15.802319 v _1769_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0042_ (net)
                      0.411504    0.000000   15.802319 v _2325_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.802319   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2325_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.537475   23.212526   library setup time
                                             23.212526   data required time
---------------------------------------------------------------------------------------------
                                             23.212526   data required time
                                            -15.802319   data arrival time
---------------------------------------------------------------------------------------------
                                              7.410208   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2292_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1230_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    1.229146    1.653769   15.649885 ^ _1230_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0009_ (net)
                      1.229146    0.000000   15.649885 ^ _2292_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.649885   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2292_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.554359   23.195642   library setup time
                                             23.195642   data required time
---------------------------------------------------------------------------------------------
                                             23.195642   data required time
                                            -15.649885   data arrival time
---------------------------------------------------------------------------------------------
                                              7.545756   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2298_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1269_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    1.229146    1.653769   15.649885 ^ _1269_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0015_ (net)
                      1.229146    0.000000   15.649885 ^ _2298_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.649885   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2298_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.554359   23.195642   library setup time
                                             23.195642   data required time
---------------------------------------------------------------------------------------------
                                             23.195642   data required time
                                            -15.649885   data arrival time
---------------------------------------------------------------------------------------------
                                              7.545756   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2302_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1304_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    1.229146    1.653769   15.649885 ^ _1304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0019_ (net)
                      1.229146    0.000000   15.649885 ^ _2302_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.649885   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2302_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.554359   23.195642   library setup time
                                             23.195642   data required time
---------------------------------------------------------------------------------------------
                                             23.195642   data required time
                                            -15.649885   data arrival time
---------------------------------------------------------------------------------------------
                                              7.545756   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2304_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1319_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    1.229146    1.653769   15.649885 ^ _1319_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0021_ (net)
                      1.229146    0.000000   15.649885 ^ _2304_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.649885   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2304_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.554359   23.195642   library setup time
                                             23.195642   data required time
---------------------------------------------------------------------------------------------
                                             23.195642   data required time
                                            -15.649885   data arrival time
---------------------------------------------------------------------------------------------
                                              7.545756   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2306_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1336_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    1.229146    1.653769   15.649885 ^ _1336_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0023_ (net)
                      1.229146    0.000000   15.649885 ^ _2306_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.649885   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2306_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.554359   23.195642   library setup time
                                             23.195642   data required time
---------------------------------------------------------------------------------------------
                                             23.195642   data required time
                                            -15.649885   data arrival time
---------------------------------------------------------------------------------------------
                                              7.545756   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2312_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1383_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    1.229146    1.653769   15.649885 ^ _1383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0029_ (net)
                      1.229146    0.000000   15.649885 ^ _2312_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.649885   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2312_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.554359   23.195642   library setup time
                                             23.195642   data required time
---------------------------------------------------------------------------------------------
                                             23.195642   data required time
                                            -15.649885   data arrival time
---------------------------------------------------------------------------------------------
                                              7.545756   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2313_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1392_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    1.229146    1.653769   15.649885 ^ _1392_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0030_ (net)
                      1.229146    0.000000   15.649885 ^ _2313_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.649885   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2313_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.554359   23.195642   library setup time
                                             23.195642   data required time
---------------------------------------------------------------------------------------------
                                             23.195642   data required time
                                            -15.649885   data arrival time
---------------------------------------------------------------------------------------------
                                              7.545756   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2314_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1399_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    1.229146    1.653769   15.649885 ^ _1399_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0031_ (net)
                      1.229146    0.000000   15.649885 ^ _2314_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.649885   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2314_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.554359   23.195642   library setup time
                                             23.195642   data required time
---------------------------------------------------------------------------------------------
                                             23.195642   data required time
                                            -15.649885   data arrival time
---------------------------------------------------------------------------------------------
                                              7.545756   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2315_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1407_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    1.229146    1.653769   15.649885 ^ _1407_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0032_ (net)
                      1.229146    0.000000   15.649885 ^ _2315_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.649885   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2315_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.554359   23.195642   library setup time
                                             23.195642   data required time
---------------------------------------------------------------------------------------------
                                             23.195642   data required time
                                            -15.649885   data arrival time
---------------------------------------------------------------------------------------------
                                              7.545756   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1412_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    1.229146    1.653769   15.649885 ^ _1412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0033_ (net)
                      1.229146    0.000000   15.649885 ^ _2316_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.649885   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.554359   23.195642   library setup time
                                             23.195642   data required time
---------------------------------------------------------------------------------------------
                                             23.195642   data required time
                                            -15.649885   data arrival time
---------------------------------------------------------------------------------------------
                                              7.545756   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2330_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1776_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    1.229146    1.653769   15.649885 ^ _1776_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0047_ (net)
                      1.229146    0.000000   15.649885 ^ _2330_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.649885   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2330_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.554359   23.195642   library setup time
                                             23.195642   data required time
---------------------------------------------------------------------------------------------
                                             23.195642   data required time
                                            -15.649885   data arrival time
---------------------------------------------------------------------------------------------
                                              7.545756   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2369_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _2003_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    1.229146    1.653769   15.649885 ^ _2003_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0082_ (net)
                      1.229146    0.000000   15.649885 ^ _2369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.649885   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.554359   23.195642   library setup time
                                             23.195642   data required time
---------------------------------------------------------------------------------------------
                                             23.195642   data required time
                                            -15.649885   data arrival time
---------------------------------------------------------------------------------------------
                                              7.545756   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2373_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _2023_/C (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.002378    2.041491    1.594245   15.590362 ^ _2023_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0086_ (net)
                      2.041491    0.000000   15.590362 ^ _2373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.590362   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.554523   23.195477   library setup time
                                             23.195477   data required time
---------------------------------------------------------------------------------------------
                                             23.195477   data required time
                                            -15.590362   data arrival time
---------------------------------------------------------------------------------------------
                                              7.605115   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2332_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1203_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.006688    1.785039    1.572538   15.568654 ^ _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      1.785039    0.000000   15.568654 ^ _2332_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.568654   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2332_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.562261   23.187738   library setup time
                                             23.187738   data required time
---------------------------------------------------------------------------------------------
                                             23.187738   data required time
                                            -15.568654   data arrival time
---------------------------------------------------------------------------------------------
                                              7.619084   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090119    2.616205    2.701711    2.701711 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      2.616205    0.000000    2.701711 ^ _1209_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.014836    1.088953    0.654831    3.356542 v _1209_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0620_ (net)
                      1.088953    0.000000    3.356542 v _1214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.014723    1.101900    0.863833    4.220375 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0624_ (net)
                      1.101900    0.000000    4.220375 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014836    0.695756    0.432160    4.652534 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0628_ (net)
                      0.695756    0.000000    4.652534 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.019126    1.311467    0.919037    5.571572 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0632_ (net)
                      1.311467    0.000000    5.571572 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     2    0.008869    0.947418    0.588579    6.160151 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0640_ (net)
                      0.947418    0.000000    6.160151 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.008940    1.442658    1.086250    7.246401 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      1.442658    0.000000    7.246401 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.014092    0.649450    0.421828    7.668229 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0647_ (net)
                      0.649450    0.000000    7.668229 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014711    1.157168    0.829059    8.497288 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0673_ (net)
                      1.157168    0.000000    8.497288 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     3    0.014702    0.949919    0.650966    9.148253 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0689_ (net)
                      0.949919    0.000000    9.148253 v _1324_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     2    0.010120    1.462501    0.941196   10.089449 ^ _1324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0718_ (net)
                      1.462501    0.000000   10.089449 ^ _1371_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     2    0.007607    0.722899    0.499144   10.588593 v _1371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0759_ (net)
                      0.722899    0.000000   10.588593 v _1387_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     3    0.014187    1.791334    1.050050   11.638642 ^ _1387_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0773_ (net)
                      1.791334    0.000000   11.638642 ^ _1405_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002791    0.621010    0.364036   12.002678 v _1405_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0789_ (net)
                      0.621010    0.000000   12.002678 v _1410_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     3    0.014997    0.369650    0.739041   12.741719 v _1410_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0793_ (net)
                      0.369650    0.000000   12.741719 v _1417_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     3    0.011497    1.581837    0.904321   13.646040 ^ _1417_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0799_ (net)
                      1.581837    0.000000   13.646040 ^ _1422_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.004067    1.291129    0.366549   14.012589 v _1422_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0803_ (net)
                      1.291129    0.000000   14.012589 v _1423_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.615051    0.591178   14.603766 ^ _1423_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0035_ (net)
                      0.615051    0.000000   14.603766 ^ _2318_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             14.603766   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.522320   23.227680   library setup time
                                             23.227680   data required time
---------------------------------------------------------------------------------------------
                                             23.227680   data required time
                                            -14.603766   data arrival time
---------------------------------------------------------------------------------------------
                                              8.623914   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2310_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090119    2.616205    2.701711    2.701711 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      2.616205    0.000000    2.701711 ^ _1209_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.014836    1.088953    0.654831    3.356542 v _1209_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0620_ (net)
                      1.088953    0.000000    3.356542 v _1214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.014723    1.101900    0.863833    4.220375 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0624_ (net)
                      1.101900    0.000000    4.220375 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014836    0.695756    0.432160    4.652534 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0628_ (net)
                      0.695756    0.000000    4.652534 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.019126    1.311467    0.919037    5.571572 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0632_ (net)
                      1.311467    0.000000    5.571572 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     2    0.008869    0.947418    0.588579    6.160151 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0640_ (net)
                      0.947418    0.000000    6.160151 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.008940    1.442658    1.086250    7.246401 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      1.442658    0.000000    7.246401 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.014092    0.649450    0.421828    7.668229 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0647_ (net)
                      0.649450    0.000000    7.668229 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014711    1.157168    0.829059    8.497288 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0673_ (net)
                      1.157168    0.000000    8.497288 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     3    0.014702    0.949919    0.650966    9.148253 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0689_ (net)
                      0.949919    0.000000    9.148253 v _1324_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     2    0.010120    1.462501    0.941196   10.089449 ^ _1324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0718_ (net)
                      1.462501    0.000000   10.089449 ^ _1342_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.019924    0.869016    0.632917   10.722365 v _1342_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0734_ (net)
                      0.869016    0.000000   10.722365 v _1355_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.014464    1.066677    0.849838   11.572203 ^ _1355_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0745_ (net)
                      1.066677    0.000000   11.572203 ^ _1356_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004611    0.471519    0.225787   11.797991 v _1356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0746_ (net)
                      0.471519    0.000000   11.797991 v _1362_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007736    0.428667    0.391561   12.189551 ^ _1362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0751_ (net)
                      0.428667    0.000000   12.189551 ^ _1363_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.002791    0.511981    0.690385   12.879935 ^ _1363_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0752_ (net)
                      0.511981    0.000000   12.879935 ^ _1364_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002378    0.315872    0.513620   13.393556 ^ _1364_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0027_ (net)
                      0.315872    0.000000   13.393556 ^ _2310_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.393556   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2310_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.480928   23.269072   library setup time
                                             23.269072   data required time
---------------------------------------------------------------------------------------------
                                             23.269072   data required time
                                            -13.393556   data arrival time
---------------------------------------------------------------------------------------------
                                              9.875515   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090119    2.616205    2.701711    2.701711 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      2.616205    0.000000    2.701711 ^ _1209_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.014836    1.088953    0.654831    3.356542 v _1209_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0620_ (net)
                      1.088953    0.000000    3.356542 v _1214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.014723    1.101900    0.863833    4.220375 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0624_ (net)
                      1.101900    0.000000    4.220375 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014836    0.695756    0.432160    4.652534 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0628_ (net)
                      0.695756    0.000000    4.652534 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.019126    1.311467    0.919037    5.571572 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0632_ (net)
                      1.311467    0.000000    5.571572 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     2    0.008869    0.947418    0.588579    6.160151 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0640_ (net)
                      0.947418    0.000000    6.160151 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.008940    1.442658    1.086250    7.246401 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      1.442658    0.000000    7.246401 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.014092    0.649450    0.421828    7.668229 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0647_ (net)
                      0.649450    0.000000    7.668229 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014711    1.157168    0.829059    8.497288 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0673_ (net)
                      1.157168    0.000000    8.497288 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     3    0.014702    0.949919    0.650966    9.148253 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0689_ (net)
                      0.949919    0.000000    9.148253 v _1324_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     2    0.010120    1.462501    0.941196   10.089449 ^ _1324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0718_ (net)
                      1.462501    0.000000   10.089449 ^ _1371_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     2    0.007607    0.722899    0.499144   10.588593 v _1371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0759_ (net)
                      0.722899    0.000000   10.588593 v _1374_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     2    0.007628    0.257641    0.642764   11.231357 v _1374_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0762_ (net)
                      0.257641    0.000000   11.231357 v _1375_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.009222    0.379778    0.837509   12.068866 v _1375_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _0763_ (net)
                      0.379778    0.000000   12.068866 v _1376_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004067    0.754005    0.296471   12.365336 ^ _1376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0764_ (net)
                      0.754005    0.000000   12.365336 ^ _1377_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.446623    0.362242   12.727578 v _1377_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0028_ (net)
                      0.446623    0.000000   12.727578 v _2311_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.727578   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.548235   23.201765   library setup time
                                             23.201765   data required time
---------------------------------------------------------------------------------------------
                                             23.201765   data required time
                                            -12.727578   data arrival time
---------------------------------------------------------------------------------------------
                                             10.474186   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090119    2.616205    2.701711    2.701711 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      2.616205    0.000000    2.701711 ^ _1209_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.014836    1.088953    0.654831    3.356542 v _1209_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0620_ (net)
                      1.088953    0.000000    3.356542 v _1214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.014723    1.101900    0.863833    4.220375 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0624_ (net)
                      1.101900    0.000000    4.220375 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014836    0.695756    0.432160    4.652534 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0628_ (net)
                      0.695756    0.000000    4.652534 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.019126    1.311467    0.919037    5.571572 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0632_ (net)
                      1.311467    0.000000    5.571572 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     2    0.008869    0.947418    0.588579    6.160151 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0640_ (net)
                      0.947418    0.000000    6.160151 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.008940    1.442658    1.086250    7.246401 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      1.442658    0.000000    7.246401 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.014092    0.649450    0.421828    7.668229 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0647_ (net)
                      0.649450    0.000000    7.668229 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014711    1.157168    0.829059    8.497288 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0673_ (net)
                      1.157168    0.000000    8.497288 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     3    0.014702    0.949919    0.650966    9.148253 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0689_ (net)
                      0.949919    0.000000    9.148253 v _1324_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     2    0.010120    1.462501    0.941196   10.089449 ^ _1324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0718_ (net)
                      1.462501    0.000000   10.089449 ^ _1342_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.019924    0.869016    0.632917   10.722365 v _1342_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0734_ (net)
                      0.869016    0.000000   10.722365 v _1355_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.014464    1.066677    0.849838   11.572203 ^ _1355_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0745_ (net)
                      1.066677    0.000000   11.572203 ^ _1357_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004067    1.196108    0.331504   11.903707 v _1357_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0747_ (net)
                      1.196108    0.000000   11.903707 v _1358_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.599039    0.576985   12.480692 ^ _1358_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0026_ (net)
                      0.599039    0.000000   12.480692 ^ _2309_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.480692   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.521267   23.228733   library setup time
                                             23.228733   data required time
---------------------------------------------------------------------------------------------
                                             23.228733   data required time
                                            -12.480692   data arrival time
---------------------------------------------------------------------------------------------
                                             10.748042   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2308_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090119    2.616205    2.701711    2.701711 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      2.616205    0.000000    2.701711 ^ _1209_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.014836    1.088953    0.654831    3.356542 v _1209_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0620_ (net)
                      1.088953    0.000000    3.356542 v _1214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.014723    1.101900    0.863833    4.220375 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0624_ (net)
                      1.101900    0.000000    4.220375 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014836    0.695756    0.432160    4.652534 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0628_ (net)
                      0.695756    0.000000    4.652534 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.019126    1.311467    0.919037    5.571572 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0632_ (net)
                      1.311467    0.000000    5.571572 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     2    0.008869    0.947418    0.588579    6.160151 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0640_ (net)
                      0.947418    0.000000    6.160151 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.008940    1.442658    1.086250    7.246401 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      1.442658    0.000000    7.246401 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.014092    0.649450    0.421828    7.668229 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0647_ (net)
                      0.649450    0.000000    7.668229 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014711    1.157168    0.829059    8.497288 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0673_ (net)
                      1.157168    0.000000    8.497288 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     3    0.014702    0.949919    0.650966    9.148253 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0689_ (net)
                      0.949919    0.000000    9.148253 v _1324_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     2    0.010120    1.462501    0.941196   10.089449 ^ _1324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0718_ (net)
                      1.462501    0.000000   10.089449 ^ _1342_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.019924    0.869016    0.632917   10.722365 v _1342_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0734_ (net)
                      0.869016    0.000000   10.722365 v _1347_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.009853    0.877652    0.674701   11.397067 ^ _1347_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0738_ (net)
                      0.877652    0.000000   11.397067 ^ _1348_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004067    1.196108    0.316678   11.713745 v _1348_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0739_ (net)
                      1.196108    0.000000   11.713745 v _1349_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.599039    0.576985   12.290730 ^ _1349_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0025_ (net)
                      0.599039    0.000000   12.290730 ^ _2308_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.290730   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2308_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.521267   23.228733   library setup time
                                             23.228733   data required time
---------------------------------------------------------------------------------------------
                                             23.228733   data required time
                                            -12.290730   data arrival time
---------------------------------------------------------------------------------------------
                                             10.938004   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2307_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090119    2.616205    2.701711    2.701711 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      2.616205    0.000000    2.701711 ^ _1209_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.014836    1.306581    1.100457    3.802168 ^ _1209_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0620_ (net)
                      1.306581    0.000000    3.802168 ^ _1214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.014723    0.766866    0.570754    4.372921 v _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0624_ (net)
                      0.766866    0.000000    4.372921 v _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014836    1.168406    0.870505    5.243426 ^ _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0628_ (net)
                      1.168406    0.000000    5.243426 ^ _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.019126    0.833019    0.641688    5.885114 v _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0632_ (net)
                      0.833019    0.000000    5.885114 v _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     2    0.008869    1.524458    1.198705    7.083818 ^ _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0640_ (net)
                      1.524458    0.000000    7.083818 ^ _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.008940    0.792604    0.520932    7.604751 v _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      0.792604    0.000000    7.604751 v _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.014092    0.653162    0.598829    8.203580 ^ _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0647_ (net)
                      0.653162    0.000000    8.203580 ^ _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014711    0.649902    0.405810    8.609390 v _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0673_ (net)
                      0.649902    0.000000    8.609390 v _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     3    0.014702    1.150224    0.835804    9.445194 ^ _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0689_ (net)
                      1.150224    0.000000    9.445194 ^ _1324_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     2    0.010120    0.644881    0.482395    9.927588 v _1324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0718_ (net)
                      0.644881    0.000000    9.927588 v _1342_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.019924    1.349102    0.943166   10.870755 ^ _1342_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0734_ (net)
                      1.349102    0.000000   10.870755 ^ _1343_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004067    1.196108    0.339823   11.210579 v _1343_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0735_ (net)
                      1.196108    0.000000   11.210579 v _1344_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.599039    0.576985   11.787563 ^ _1344_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0024_ (net)
                      0.599039    0.000000   11.787563 ^ _2307_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.787563   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2307_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.521267   23.228733   library setup time
                                             23.228733   data required time
---------------------------------------------------------------------------------------------
                                             23.228733   data required time
                                            -11.787563   data arrival time
---------------------------------------------------------------------------------------------
                                             11.441170   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090119    2.616205    2.701711    2.701711 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      2.616205    0.000000    2.701711 ^ _1209_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.014836    1.088953    0.654831    3.356542 v _1209_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0620_ (net)
                      1.088953    0.000000    3.356542 v _1214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.014723    1.101900    0.863833    4.220375 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0624_ (net)
                      1.101900    0.000000    4.220375 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014836    0.695756    0.432160    4.652534 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0628_ (net)
                      0.695756    0.000000    4.652534 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.019126    1.311467    0.919037    5.571572 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0632_ (net)
                      1.311467    0.000000    5.571572 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     2    0.008869    0.947418    0.588579    6.160151 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0640_ (net)
                      0.947418    0.000000    6.160151 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.008940    1.442658    1.086250    7.246401 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      1.442658    0.000000    7.246401 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.014092    0.649450    0.421828    7.668229 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0647_ (net)
                      0.649450    0.000000    7.668229 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014711    1.157168    0.829059    8.497288 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0673_ (net)
                      1.157168    0.000000    8.497288 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     3    0.014702    0.949919    0.650966    9.148253 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0689_ (net)
                      0.949919    0.000000    9.148253 v _1311_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     4    0.018704    1.371833    0.978310   10.126563 ^ _1311_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0707_ (net)
                      1.371833    0.000000   10.126563 ^ _1325_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     2    0.009217    0.786464    0.468571   10.595134 v _1325_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0719_ (net)
                      0.786464    0.000000   10.595134 v _1328_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.004611    0.582402    0.479842   11.074976 ^ _1328_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0722_ (net)
                      0.582402    0.000000   11.074976 ^ _1330_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004329    1.043774    0.213856   11.288832 v _1330_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0724_ (net)
                      1.043774    0.000000   11.288832 v _1331_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    0.472147    0.426043   11.714874 ^ _1331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0022_ (net)
                      0.472147    0.000000   11.714874 ^ _2305_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.714874   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.505096   23.244904   library setup time
                                             23.244904   data required time
---------------------------------------------------------------------------------------------
                                             23.244904   data required time
                                            -11.714874   data arrival time
---------------------------------------------------------------------------------------------
                                             11.530028   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090119    2.616205    2.701711    2.701711 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      2.616205    0.000000    2.701711 ^ _1209_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.014836    1.088953    0.654831    3.356542 v _1209_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0620_ (net)
                      1.088953    0.000000    3.356542 v _1214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.014723    1.101900    0.863833    4.220375 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0624_ (net)
                      1.101900    0.000000    4.220375 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014836    0.695756    0.432160    4.652534 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0628_ (net)
                      0.695756    0.000000    4.652534 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.019126    1.311467    0.919037    5.571572 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0632_ (net)
                      1.311467    0.000000    5.571572 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     2    0.008869    0.947418    0.588579    6.160151 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0640_ (net)
                      0.947418    0.000000    6.160151 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.008940    1.442658    1.086250    7.246401 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      1.442658    0.000000    7.246401 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.014092    0.649450    0.421828    7.668229 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0647_ (net)
                      0.649450    0.000000    7.668229 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014711    1.157168    0.829059    8.497288 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0673_ (net)
                      1.157168    0.000000    8.497288 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     3    0.014702    0.949919    0.650966    9.148253 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0689_ (net)
                      0.949919    0.000000    9.148253 v _1311_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     4    0.018704    1.371833    0.978310   10.126563 ^ _1311_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0707_ (net)
                      1.371833    0.000000   10.126563 ^ _1313_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004067    1.196108    0.340493   10.467056 v _1313_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0709_ (net)
                      1.196108    0.000000   10.467056 v _1314_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.599039    0.576985   11.044041 ^ _1314_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0020_ (net)
                      0.599039    0.000000   11.044041 ^ _2303_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.044041   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.521267   23.228733   library setup time
                                             23.228733   data required time
---------------------------------------------------------------------------------------------
                                             23.228733   data required time
                                            -11.044041   data arrival time
---------------------------------------------------------------------------------------------
                                             12.184692   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2301_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090119    2.616205    2.701711    2.701711 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      2.616205    0.000000    2.701711 ^ _1209_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.014836    1.306581    1.100457    3.802168 ^ _1209_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0620_ (net)
                      1.306581    0.000000    3.802168 ^ _1214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.014723    0.766866    0.570754    4.372921 v _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0624_ (net)
                      0.766866    0.000000    4.372921 v _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014836    1.168406    0.870505    5.243426 ^ _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0628_ (net)
                      1.168406    0.000000    5.243426 ^ _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.019126    0.833019    0.641688    5.885114 v _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0632_ (net)
                      0.833019    0.000000    5.885114 v _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     2    0.008869    1.524458    1.198705    7.083818 ^ _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0640_ (net)
                      1.524458    0.000000    7.083818 ^ _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.008940    0.792604    0.520932    7.604751 v _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      0.792604    0.000000    7.604751 v _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.014092    0.653162    0.598829    8.203580 ^ _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0647_ (net)
                      0.653162    0.000000    8.203580 ^ _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014711    0.649902    0.405810    8.609390 v _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0673_ (net)
                      0.649902    0.000000    8.609390 v _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     3    0.014702    1.150224    0.835804    9.445194 ^ _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0689_ (net)
                      1.150224    0.000000    9.445194 ^ _1294_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.014464    0.655523    0.487479    9.932673 v _1294_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0692_ (net)
                      0.655523    0.000000    9.932673 v _1296_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004067    1.062859    0.455961   10.388635 ^ _1296_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0694_ (net)
                      1.062859    0.000000   10.388635 ^ _1297_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.530529    0.402337   10.790971 v _1297_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0018_ (net)
                      0.530529    0.000000   10.790971 v _2301_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.790971   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2301_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.573943   23.176058   library setup time
                                             23.176058   data required time
---------------------------------------------------------------------------------------------
                                             23.176058   data required time
                                            -10.790971   data arrival time
---------------------------------------------------------------------------------------------
                                             12.385086   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2300_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090119    2.616205    2.701711    2.701711 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      2.616205    0.000000    2.701711 ^ _1209_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.014836    1.306581    1.100457    3.802168 ^ _1209_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0620_ (net)
                      1.306581    0.000000    3.802168 ^ _1214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.014723    0.766866    0.570754    4.372921 v _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0624_ (net)
                      0.766866    0.000000    4.372921 v _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014836    1.168406    0.870505    5.243426 ^ _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0628_ (net)
                      1.168406    0.000000    5.243426 ^ _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.019126    0.833019    0.641688    5.885114 v _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0632_ (net)
                      0.833019    0.000000    5.885114 v _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     2    0.008869    1.524458    1.198705    7.083818 ^ _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0640_ (net)
                      1.524458    0.000000    7.083818 ^ _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.008940    0.792604    0.520932    7.604751 v _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      0.792604    0.000000    7.604751 v _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.014092    0.653162    0.598829    8.203580 ^ _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0647_ (net)
                      0.653162    0.000000    8.203580 ^ _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014711    0.649902    0.405810    8.609390 v _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0673_ (net)
                      0.649902    0.000000    8.609390 v _1280_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.009222    0.781115    0.626462    9.235851 ^ _1280_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0680_ (net)
                      0.781115    0.000000    9.235851 ^ _1285_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009853    0.449778    0.320483    9.556334 v _1285_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0684_ (net)
                      0.449778    0.000000    9.556334 v _1286_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004067    1.062859    0.419051    9.975386 ^ _1286_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0685_ (net)
                      1.062859    0.000000    9.975386 ^ _1287_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.530529    0.402337   10.377723 v _1287_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0017_ (net)
                      0.530529    0.000000   10.377723 v _2300_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.377723   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2300_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.573943   23.176058   library setup time
                                             23.176058   data required time
---------------------------------------------------------------------------------------------
                                             23.176058   data required time
                                            -10.377723   data arrival time
---------------------------------------------------------------------------------------------
                                             12.798334   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090119    2.616205    2.701711    2.701711 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      2.616205    0.000000    2.701711 ^ _1209_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.014836    1.306581    1.100457    3.802168 ^ _1209_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0620_ (net)
                      1.306581    0.000000    3.802168 ^ _1214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.014723    0.766866    0.570754    4.372921 v _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0624_ (net)
                      0.766866    0.000000    4.372921 v _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014836    1.168406    0.870505    5.243426 ^ _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0628_ (net)
                      1.168406    0.000000    5.243426 ^ _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.019126    0.833019    0.641688    5.885114 v _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0632_ (net)
                      0.833019    0.000000    5.885114 v _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     2    0.008869    1.524458    1.198705    7.083818 ^ _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0640_ (net)
                      1.524458    0.000000    7.083818 ^ _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.008940    0.792604    0.520932    7.604751 v _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      0.792604    0.000000    7.604751 v _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.014092    0.653162    0.598829    8.203580 ^ _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0647_ (net)
                      0.653162    0.000000    8.203580 ^ _1245_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.014988    0.564130    0.399891    8.603471 v _1245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0649_ (net)
                      0.564130    0.000000    8.603471 v _1248_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009588    0.579784    0.416795    9.020267 ^ _1248_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0652_ (net)
                      0.579784    0.000000    9.020267 ^ _1261_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014464    0.720347    0.426810    9.447076 v _1261_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0663_ (net)
                      0.720347    0.000000    9.447076 v _1263_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004067    1.062859    0.467728    9.914804 ^ _1263_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0665_ (net)
                      1.062859    0.000000    9.914804 ^ _1264_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.530529    0.402337   10.317142 v _1264_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0014_ (net)
                      0.530529    0.000000   10.317142 v _2297_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.317142   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.573943   23.176058   library setup time
                                             23.176058   data required time
---------------------------------------------------------------------------------------------
                                             23.176058   data required time
                                            -10.317142   data arrival time
---------------------------------------------------------------------------------------------
                                             12.858916   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2296_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090119    2.616205    2.701711    2.701711 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      2.616205    0.000000    2.701711 ^ _1209_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.014836    1.306581    1.100457    3.802168 ^ _1209_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0620_ (net)
                      1.306581    0.000000    3.802168 ^ _1214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.014723    0.766866    0.570754    4.372921 v _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0624_ (net)
                      0.766866    0.000000    4.372921 v _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014836    1.168406    0.870505    5.243426 ^ _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0628_ (net)
                      1.168406    0.000000    5.243426 ^ _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.019126    0.833019    0.641688    5.885114 v _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0632_ (net)
                      0.833019    0.000000    5.885114 v _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     2    0.008869    1.524458    1.198705    7.083818 ^ _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0640_ (net)
                      1.524458    0.000000    7.083818 ^ _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.008940    0.792604    0.520932    7.604751 v _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      0.792604    0.000000    7.604751 v _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.014092    0.653162    0.598829    8.203580 ^ _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0647_ (net)
                      0.653162    0.000000    8.203580 ^ _1245_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.014988    0.564130    0.399891    8.603471 v _1245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0649_ (net)
                      0.564130    0.000000    8.603471 v _1248_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009588    0.579784    0.416795    9.020267 ^ _1248_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0652_ (net)
                      0.579784    0.000000    9.020267 ^ _1253_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009853    0.423057    0.311188    9.331454 v _1253_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0656_ (net)
                      0.423057    0.000000    9.331454 v _1254_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004067    1.062859    0.414308    9.745762 ^ _1254_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0657_ (net)
                      1.062859    0.000000    9.745762 ^ _1255_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.530529    0.402337   10.148099 v _1255_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0013_ (net)
                      0.530529    0.000000   10.148099 v _2296_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.148099   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2296_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.573943   23.176058   library setup time
                                             23.176058   data required time
---------------------------------------------------------------------------------------------
                                             23.176058   data required time
                                            -10.148099   data arrival time
---------------------------------------------------------------------------------------------
                                             13.027959   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090119    2.616205    2.701711    2.701711 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      2.616205    0.000000    2.701711 ^ _1209_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.014836    1.306581    1.100457    3.802168 ^ _1209_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0620_ (net)
                      1.306581    0.000000    3.802168 ^ _1214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.014723    0.766866    0.570754    4.372921 v _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0624_ (net)
                      0.766866    0.000000    4.372921 v _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014836    1.168406    0.870505    5.243426 ^ _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0628_ (net)
                      1.168406    0.000000    5.243426 ^ _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.019126    0.833019    0.641688    5.885114 v _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0632_ (net)
                      0.833019    0.000000    5.885114 v _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     2    0.008869    1.524458    1.198705    7.083818 ^ _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0640_ (net)
                      1.524458    0.000000    7.083818 ^ _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.008940    0.792604    0.520932    7.604751 v _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      0.792604    0.000000    7.604751 v _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.014092    0.653162    0.598829    8.203580 ^ _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0647_ (net)
                      0.653162    0.000000    8.203580 ^ _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014711    0.649902    0.405810    8.609390 v _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0673_ (net)
                      0.649902    0.000000    8.609390 v _1280_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.009222    0.781115    0.626462    9.235851 ^ _1280_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0680_ (net)
                      0.781115    0.000000    9.235851 ^ _1281_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004067    1.029969    0.211024    9.446876 v _1281_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0681_ (net)
                      1.029969    0.000000    9.446876 v _1282_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.571884    0.551865    9.998741 ^ _1282_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0016_ (net)
                      0.571884    0.000000    9.998741 ^ _2299_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.998741   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.519481   23.230518   library setup time
                                             23.230518   data required time
---------------------------------------------------------------------------------------------
                                             23.230518   data required time
                                             -9.998741   data arrival time
---------------------------------------------------------------------------------------------
                                             13.231778   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2333_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026143    1.670406    0.669533    8.744126 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      1.670406    0.000000    8.744126 v _1781_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002378    0.731811    0.757752    9.501879 ^ _1781_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0050_ (net)
                      0.731811    0.000000    9.501879 ^ _2333_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.501879   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2333_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.529998   23.220003   library setup time
                                             23.220003   data required time
---------------------------------------------------------------------------------------------
                                             23.220003   data required time
                                             -9.501879   data arrival time
---------------------------------------------------------------------------------------------
                                             13.718124   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2334_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026143    1.670406    0.669533    8.744126 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      1.670406    0.000000    8.744126 v _1784_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002378    0.731811    0.757752    9.501879 ^ _1784_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0051_ (net)
                      0.731811    0.000000    9.501879 ^ _2334_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.501879   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2334_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.529998   23.220003   library setup time
                                             23.220003   data required time
---------------------------------------------------------------------------------------------
                                             23.220003   data required time
                                             -9.501879   data arrival time
---------------------------------------------------------------------------------------------
                                             13.718124   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026143    1.670406    0.669533    8.744126 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      1.670406    0.000000    8.744126 v _1787_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002378    0.731811    0.757752    9.501879 ^ _1787_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0052_ (net)
                      0.731811    0.000000    9.501879 ^ _2335_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.501879   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.529998   23.220003   library setup time
                                             23.220003   data required time
---------------------------------------------------------------------------------------------
                                             23.220003   data required time
                                             -9.501879   data arrival time
---------------------------------------------------------------------------------------------
                                             13.718124   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2295_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090119    2.616205    2.701711    2.701711 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      2.616205    0.000000    2.701711 ^ _1209_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.014836    1.306581    1.100457    3.802168 ^ _1209_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0620_ (net)
                      1.306581    0.000000    3.802168 ^ _1214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.014723    0.766866    0.570754    4.372921 v _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0624_ (net)
                      0.766866    0.000000    4.372921 v _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014836    1.168406    0.870505    5.243426 ^ _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0628_ (net)
                      1.168406    0.000000    5.243426 ^ _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.019126    0.833019    0.641688    5.885114 v _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0632_ (net)
                      0.833019    0.000000    5.885114 v _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     2    0.008869    1.524458    1.198705    7.083818 ^ _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0640_ (net)
                      1.524458    0.000000    7.083818 ^ _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.008940    0.792604    0.520932    7.604751 v _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      0.792604    0.000000    7.604751 v _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.014092    0.653162    0.598829    8.203580 ^ _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0647_ (net)
                      0.653162    0.000000    8.203580 ^ _1245_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.014988    0.564130    0.399891    8.603471 v _1245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0649_ (net)
                      0.564130    0.000000    8.603471 v _1249_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004067    1.062859    0.446938    9.050409 ^ _1249_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0653_ (net)
                      1.062859    0.000000    9.050409 ^ _1250_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.530529    0.402337    9.452746 v _1250_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0012_ (net)
                      0.530529    0.000000    9.452746 v _2295_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.452746   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2295_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.573943   23.176058   library setup time
                                             23.176058   data required time
---------------------------------------------------------------------------------------------
                                             23.176058   data required time
                                             -9.452746   data arrival time
---------------------------------------------------------------------------------------------
                                             13.723310   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
    45    0.247517    7.011610    5.149012    5.149012 ^ _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      7.011610    0.000000    5.149012 ^ _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    13    0.068889    3.242209    2.420403    7.569416 v _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      3.242209    0.000000    7.569416 v _2004_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004983    1.141488    1.284513    8.853929 ^ _2004_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0348_ (net)
                      1.141488    0.000000    8.853929 ^ _2005_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004310    1.202831    0.339808    9.193737 v _2005_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0349_ (net)
                      1.202831    0.000000    9.193737 v _2006_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002378    0.352493    0.319156    9.512893 ^ _2006_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0083_ (net)
                      0.352493    0.000000    9.512893 ^ _2370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.512893   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.486592   23.263409   library setup time
                                             23.263409   data required time
---------------------------------------------------------------------------------------------
                                             23.263409   data required time
                                             -9.512893   data arrival time
---------------------------------------------------------------------------------------------
                                             13.750515   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026143    1.670406    0.669533    8.744126 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      1.670406    0.000000    8.744126 v _1795_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.678963    0.647828    9.391955 ^ _1795_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0055_ (net)
                      0.678963    0.000000    9.391955 ^ _2338_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.391955   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.526523   23.223476   library setup time
                                             23.223476   data required time
---------------------------------------------------------------------------------------------
                                             23.223476   data required time
                                             -9.391955   data arrival time
---------------------------------------------------------------------------------------------
                                             13.831522   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2336_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026143    1.670406    0.669533    8.744126 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      1.670406    0.000000    8.744126 v _1790_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    0.550132    0.614352    9.358479 ^ _1790_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0053_ (net)
                      0.550132    0.000000    9.358479 ^ _2336_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.358479   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2336_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.517156   23.232843   library setup time
                                             23.232843   data required time
---------------------------------------------------------------------------------------------
                                             23.232843   data required time
                                             -9.358479   data arrival time
---------------------------------------------------------------------------------------------
                                             13.874365   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2337_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026143    1.670406    0.669533    8.744126 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      1.670406    0.000000    8.744126 v _1792_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    0.550132    0.614352    9.358479 ^ _1792_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0054_ (net)
                      0.550132    0.000000    9.358479 ^ _2337_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.358479   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2337_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.517156   23.232843   library setup time
                                             23.232843   data required time
---------------------------------------------------------------------------------------------
                                             23.232843   data required time
                                             -9.358479   data arrival time
---------------------------------------------------------------------------------------------
                                             13.874365   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2375_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _2025_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.008134    1.239285    0.355548    8.430141 v _2025_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0365_ (net)
                      1.239285    0.000000    8.430141 v _2029_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.606315    0.583435    9.013576 ^ _2029_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0088_ (net)
                      0.606315    0.000000    9.013576 ^ _2375_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.013576   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.521745   23.228254   library setup time
                                             23.228254   data required time
---------------------------------------------------------------------------------------------
                                             23.228254   data required time
                                             -9.013576   data arrival time
---------------------------------------------------------------------------------------------
                                             14.214678   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _2025_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.008134    1.239285    0.355548    8.430141 v _2025_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0365_ (net)
                      1.239285    0.000000    8.430141 v _2285_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.606315    0.583435    9.013576 ^ _2285_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0152_ (net)
                      0.606315    0.000000    9.013576 ^ _2439_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.013576   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.521745   23.228254   library setup time
                                             23.228254   data required time
---------------------------------------------------------------------------------------------
                                             23.228254   data required time
                                             -9.013576   data arrival time
---------------------------------------------------------------------------------------------
                                             14.214678   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2374_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _2027_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.004329    1.219950    0.388832    8.463426 v _2027_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0367_ (net)
                      1.219950    0.000000    8.463426 v _2028_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    0.502452    0.452703    8.916128 ^ _2028_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0087_ (net)
                      0.502452    0.000000    8.916128 ^ _2374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.916128   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.509782   23.240217   library setup time
                                             23.240217   data required time
---------------------------------------------------------------------------------------------
                                             23.240217   data required time
                                             -8.916128   data arrival time
---------------------------------------------------------------------------------------------
                                             14.324089   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2294_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090119    2.616205    2.701711    2.701711 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      2.616205    0.000000    2.701711 ^ _1209_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.014836    1.306581    1.100457    3.802168 ^ _1209_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0620_ (net)
                      1.306581    0.000000    3.802168 ^ _1214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.014723    0.766866    0.570754    4.372921 v _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0624_ (net)
                      0.766866    0.000000    4.372921 v _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014836    1.168406    0.870505    5.243426 ^ _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0628_ (net)
                      1.168406    0.000000    5.243426 ^ _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.019126    0.833019    0.641688    5.885114 v _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0632_ (net)
                      0.833019    0.000000    5.885114 v _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     2    0.008869    1.524458    1.198705    7.083818 ^ _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0640_ (net)
                      1.524458    0.000000    7.083818 ^ _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.008940    0.792604    0.520932    7.604751 v _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      0.792604    0.000000    7.604751 v _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.014092    0.653162    0.598829    8.203580 ^ _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0647_ (net)
                      0.653162    0.000000    8.203580 ^ _1243_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004329    1.043774    0.214706    8.418286 v _1243_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0648_ (net)
                      1.043774    0.000000    8.418286 v _1244_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    0.472147    0.426043    8.844330 ^ _1244_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0011_ (net)
                      0.472147    0.000000    8.844330 ^ _2294_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.844330   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2294_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.505096   23.244904   library setup time
                                             23.244904   data required time
---------------------------------------------------------------------------------------------
                                             23.244904   data required time
                                             -8.844330   data arrival time
---------------------------------------------------------------------------------------------
                                             14.400574   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1206_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004067    1.196108    0.171979    8.246572 v _1206_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0618_ (net)
                      1.196108    0.000000    8.246572 v _1207_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.599039    0.576985    8.823557 ^ _1207_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0004_ (net)
                      0.599039    0.000000    8.823557 ^ _2287_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.823557   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.521267   23.228733   library setup time
                                             23.228733   data required time
---------------------------------------------------------------------------------------------
                                             23.228733   data required time
                                             -8.823557   data arrival time
---------------------------------------------------------------------------------------------
                                             14.405176   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2288_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1210_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004067    1.196108    0.171979    8.246572 v _1210_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0621_ (net)
                      1.196108    0.000000    8.246572 v _1211_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.599039    0.576985    8.823557 ^ _1211_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0005_ (net)
                      0.599039    0.000000    8.823557 ^ _2288_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.823557   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2288_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.521267   23.228733   library setup time
                                             23.228733   data required time
---------------------------------------------------------------------------------------------
                                             23.228733   data required time
                                             -8.823557   data arrival time
---------------------------------------------------------------------------------------------
                                             14.405176   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1215_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004067    1.196108    0.171979    8.246572 v _1215_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0625_ (net)
                      1.196108    0.000000    8.246572 v _1216_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.599039    0.576985    8.823557 ^ _1216_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0006_ (net)
                      0.599039    0.000000    8.823557 ^ _2289_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.823557   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.521267   23.228733   library setup time
                                             23.228733   data required time
---------------------------------------------------------------------------------------------
                                             23.228733   data required time
                                             -8.823557   data arrival time
---------------------------------------------------------------------------------------------
                                             14.405176   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2290_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1220_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004067    1.196108    0.171979    8.246572 v _1220_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0629_ (net)
                      1.196108    0.000000    8.246572 v _1221_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.599039    0.576985    8.823557 ^ _1221_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0007_ (net)
                      0.599039    0.000000    8.823557 ^ _2290_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.823557   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2290_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.521267   23.228733   library setup time
                                             23.228733   data required time
---------------------------------------------------------------------------------------------
                                             23.228733   data required time
                                             -8.823557   data arrival time
---------------------------------------------------------------------------------------------
                                             14.405176   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2291_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1225_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004067    1.196108    0.171979    8.246572 v _1225_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0633_ (net)
                      1.196108    0.000000    8.246572 v _1226_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.599039    0.576985    8.823557 ^ _1226_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0008_ (net)
                      0.599039    0.000000    8.823557 ^ _2291_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.823557   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2291_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.521267   23.228733   library setup time
                                             23.228733   data required time
---------------------------------------------------------------------------------------------
                                             23.228733   data required time
                                             -8.823557   data arrival time
---------------------------------------------------------------------------------------------
                                             14.405176   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2293_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1236_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004067    1.196108    0.171979    8.246572 v _1236_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0642_ (net)
                      1.196108    0.000000    8.246572 v _1237_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.599039    0.576985    8.823557 ^ _1237_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0010_ (net)
                      0.599039    0.000000    8.823557 ^ _2293_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.823557   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2293_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.521267   23.228733   library setup time
                                             23.228733   data required time
---------------------------------------------------------------------------------------------
                                             23.228733   data required time
                                             -8.823557   data arrival time
---------------------------------------------------------------------------------------------
                                             14.405176   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _2014_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004067    1.196108    0.171979    8.246572 v _2014_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0357_ (net)
                      1.196108    0.000000    8.246572 v _2015_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.599039    0.576985    8.823557 ^ _2015_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0084_ (net)
                      0.599039    0.000000    8.823557 ^ _2371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.823557   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.521267   23.228733   library setup time
                                             23.228733   data required time
---------------------------------------------------------------------------------------------
                                             23.228733   data required time
                                             -8.823557   data arrival time
---------------------------------------------------------------------------------------------
                                             14.405176   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2328_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1774_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002378    0.315872    0.784931    8.859525 ^ _1774_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0045_ (net)
                      0.315872    0.000000    8.859525 ^ _2328_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.859525   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2328_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.480928   23.269072   library setup time
                                             23.269072   data required time
---------------------------------------------------------------------------------------------
                                             23.269072   data required time
                                             -8.859525   data arrival time
---------------------------------------------------------------------------------------------
                                             14.409546   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2329_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1775_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002378    0.315872    0.784931    8.859525 ^ _1775_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0046_ (net)
                      0.315872    0.000000    8.859525 ^ _2329_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.859525   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2329_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.480928   23.269072   library setup time
                                             23.269072   data required time
---------------------------------------------------------------------------------------------
                                             23.269072   data required time
                                             -8.859525   data arrival time
---------------------------------------------------------------------------------------------
                                             14.409546   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2342_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1796_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002378    0.315872    0.784931    8.859525 ^ _1796_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0056_ (net)
                      0.315872    0.000000    8.859525 ^ _2342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.859525   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.480928   23.269072   library setup time
                                             23.269072   data required time
---------------------------------------------------------------------------------------------
                                             23.269072   data required time
                                             -8.859525   data arrival time
---------------------------------------------------------------------------------------------
                                             14.409546   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1797_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002378    0.315872    0.784931    8.859525 ^ _1797_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0057_ (net)
                      0.315872    0.000000    8.859525 ^ _2343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.859525   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.480928   23.269072   library setup time
                                             23.269072   data required time
---------------------------------------------------------------------------------------------
                                             23.269072   data required time
                                             -8.859525   data arrival time
---------------------------------------------------------------------------------------------
                                             14.409546   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2344_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1798_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002378    0.315872    0.784931    8.859525 ^ _1798_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0058_ (net)
                      0.315872    0.000000    8.859525 ^ _2344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.859525   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.480928   23.269072   library setup time
                                             23.269072   data required time
---------------------------------------------------------------------------------------------
                                             23.269072   data required time
                                             -8.859525   data arrival time
---------------------------------------------------------------------------------------------
                                             14.409546   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2372_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _2018_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004329    1.203357    0.182018    8.256612 v _2018_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0360_ (net)
                      1.203357    0.000000    8.256612 v _2019_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    0.499575    0.450212    8.706824 ^ _2019_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0085_ (net)
                      0.499575    0.000000    8.706824 ^ _2372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.706824   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.509337   23.240664   library setup time
                                             23.240664   data required time
---------------------------------------------------------------------------------------------
                                             23.240664   data required time
                                             -8.706824   data arrival time
---------------------------------------------------------------------------------------------
                                             14.533839   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1773_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.002378    0.269273    0.614597    8.689191 v _1773_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0044_ (net)
                      0.269273    0.000000    8.689191 v _2327_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.689191   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.493896   23.256104   library setup time
                                             23.256104   data required time
---------------------------------------------------------------------------------------------
                                             23.256104   data required time
                                             -8.689191   data arrival time
---------------------------------------------------------------------------------------------
                                             14.566913   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1777_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.002378    0.269273    0.614597    8.689191 v _1777_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0048_ (net)
                      0.269273    0.000000    8.689191 v _2331_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.689191   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.493896   23.256104   library setup time
                                             23.256104   data required time
---------------------------------------------------------------------------------------------
                                             23.256104   data required time
                                             -8.689191   data arrival time
---------------------------------------------------------------------------------------------
                                             14.566913   slack (MET)


Startpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: pll_out (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
    35    0.188318    5.365459    4.228465    4.228465 ^ _2318_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pll_out (net)
                      5.365459    0.000000    4.228465 ^ pll_out (out)
                                              4.228465   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -4.228465   data arrival time
---------------------------------------------------------------------------------------------
                                             14.721535   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2368_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 v input external delay
    45    0.209928    3.476363    2.028876    6.828876 v rst_n (in)
                                                         rst_n (net)
                      3.476363    0.000000    6.828876 v _2368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.828876   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -1.602852   22.147148   library setup time
                                             22.147148   data required time
---------------------------------------------------------------------------------------------
                                             22.147148   data required time
                                             -6.828876   data arrival time
---------------------------------------------------------------------------------------------
                                             15.318272   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[0] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.022214    0.722389    1.648671    1.648671 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.722389    0.000000    1.648671 ^ _2440_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.072910    2.141572    1.524716    3.173387 ^ _2440_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         debug_dco_word[0] (net)
                      2.141572    0.000000    3.173387 ^ debug_dco_word[0] (out)
                                              3.173387   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.173387   data arrival time
---------------------------------------------------------------------------------------------
                                             15.776612   slack (MET)


Startpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[18] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     6    0.099379    2.875185    2.845462    2.845462 ^ _2393_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[18] (net)
                      2.875185    0.000000    2.845462 ^ debug_dco_word[18] (out)
                                              2.845462   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.845462   data arrival time
---------------------------------------------------------------------------------------------
                                             16.104538   slack (MET)


Startpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[13] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.095123    2.756630    2.779377    2.779377 ^ _2388_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[13] (net)
                      2.756630    0.000000    2.779377 ^ debug_dco_word[13] (out)
                                              2.779377   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.779377   data arrival time
---------------------------------------------------------------------------------------------
                                             16.170622   slack (MET)


Startpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[17] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.095123    2.756630    2.779377    2.779377 ^ _2392_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[17] (net)
                      2.756630    0.000000    2.779377 ^ debug_dco_word[17] (out)
                                              2.779377   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.779377   data arrival time
---------------------------------------------------------------------------------------------
                                             16.170622   slack (MET)


Startpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[21] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.095123    2.756630    2.779377    2.779377 ^ _2396_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[21] (net)
                      2.756630    0.000000    2.779377 ^ debug_dco_word[21] (out)
                                              2.779377   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.779377   data arrival time
---------------------------------------------------------------------------------------------
                                             16.170622   slack (MET)


Startpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[8] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.095053    2.754665    2.778291    2.778291 ^ _2383_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[8] (net)
                      2.754665    0.000000    2.778291 ^ debug_dco_word[8] (out)
                                              2.778291   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.778291   data arrival time
---------------------------------------------------------------------------------------------
                                             16.171707   slack (MET)


Startpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[11] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094758    2.746387    2.773712    2.773712 ^ _2386_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[11] (net)
                      2.746387    0.000000    2.773712 ^ debug_dco_word[11] (out)
                                              2.773712   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.773712   data arrival time
---------------------------------------------------------------------------------------------
                                             16.176287   slack (MET)


Startpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[9] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094552    2.740606    2.770515    2.770515 ^ _2384_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[9] (net)
                      2.740606    0.000000    2.770515 ^ debug_dco_word[9] (out)
                                              2.770515   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.770515   data arrival time
---------------------------------------------------------------------------------------------
                                             16.179485   slack (MET)


Startpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[14] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094469    2.738277    2.769227    2.769227 ^ _2389_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[14] (net)
                      2.738277    0.000000    2.769227 ^ debug_dco_word[14] (out)
                                              2.769227   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.769227   data arrival time
---------------------------------------------------------------------------------------------
                                             16.180773   slack (MET)


Startpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[26] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094469    2.738277    2.769227    2.769227 ^ _2401_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[26] (net)
                      2.738277    0.000000    2.769227 ^ debug_dco_word[26] (out)
                                              2.769227   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.769227   data arrival time
---------------------------------------------------------------------------------------------
                                             16.180773   slack (MET)


Startpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[6] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094469    2.738277    2.769227    2.769227 ^ _2381_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[6] (net)
                      2.738277    0.000000    2.769227 ^ debug_dco_word[6] (out)
                                              2.769227   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.769227   data arrival time
---------------------------------------------------------------------------------------------
                                             16.180773   slack (MET)


Startpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[22] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094380    2.735780    2.767845    2.767845 ^ _2397_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[22] (net)
                      2.735780    0.000000    2.767845 ^ debug_dco_word[22] (out)
                                              2.767845   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.767845   data arrival time
---------------------------------------------------------------------------------------------
                                             16.182156   slack (MET)


Startpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[5] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.092415    2.680637    2.737347    2.737347 ^ _2380_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[5] (net)
                      2.680637    0.000000    2.737347 ^ debug_dco_word[5] (out)
                                              2.737347   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.737347   data arrival time
---------------------------------------------------------------------------------------------
                                             16.212652   slack (MET)


Startpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[29] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.092166    2.673649    2.733482    2.733482 ^ _2404_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[29] (net)
                      2.673649    0.000000    2.733482 ^ debug_dco_word[29] (out)
                                              2.733482   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.733482   data arrival time
---------------------------------------------------------------------------------------------
                                             16.216516   slack (MET)


Startpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[19] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.092068    2.670899    2.731961    2.731961 ^ _2394_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[19] (net)
                      2.670899    0.000000    2.731961 ^ debug_dco_word[19] (out)
                                              2.731961   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.731961   data arrival time
---------------------------------------------------------------------------------------------
                                             16.218039   slack (MET)


Startpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[7] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090310    2.621565    2.704675    2.704675 ^ _2382_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[7] (net)
                      2.621565    0.000000    2.704675 ^ debug_dco_word[7] (out)
                                              2.704675   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.704675   data arrival time
---------------------------------------------------------------------------------------------
                                             16.245323   slack (MET)


Startpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[10] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090180    2.617917    2.702657    2.702657 ^ _2385_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[10] (net)
                      2.617917    0.000000    2.702657 ^ debug_dco_word[10] (out)
                                              2.702657   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.702657   data arrival time
---------------------------------------------------------------------------------------------
                                             16.247341   slack (MET)


Startpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[20] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090180    2.617917    2.702657    2.702657 ^ _2395_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[20] (net)
                      2.617917    0.000000    2.702657 ^ debug_dco_word[20] (out)
                                              2.702657   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.702657   data arrival time
---------------------------------------------------------------------------------------------
                                             16.247341   slack (MET)


Startpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[3] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090180    2.617917    2.702657    2.702657 ^ _2378_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[3] (net)
                      2.617917    0.000000    2.702657 ^ debug_dco_word[3] (out)
                                              2.702657   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.702657   data arrival time
---------------------------------------------------------------------------------------------
                                             16.247341   slack (MET)


Startpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[28] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090140    2.616795    2.702037    2.702037 ^ _2403_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[28] (net)
                      2.616795    0.000000    2.702037 ^ debug_dco_word[28] (out)
                                              2.702037   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.702037   data arrival time
---------------------------------------------------------------------------------------------
                                             16.247963   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[1] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090119    2.616205    2.701711    2.701711 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      2.616205    0.000000    2.701711 ^ debug_dco_word[1] (out)
                                              2.701711   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.701711   data arrival time
---------------------------------------------------------------------------------------------
                                             16.248289   slack (MET)


Startpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[12] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090082    2.615167    2.701136    2.701136 ^ _2387_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[12] (net)
                      2.615167    0.000000    2.701136 ^ debug_dco_word[12] (out)
                                              2.701136   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.701136   data arrival time
---------------------------------------------------------------------------------------------
                                             16.248863   slack (MET)


Startpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[15] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.089701    2.604475    2.695223    2.695223 ^ _2390_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[15] (net)
                      2.604475    0.000000    2.695223 ^ debug_dco_word[15] (out)
                                              2.695223   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.695223   data arrival time
---------------------------------------------------------------------------------------------
                                             16.254778   slack (MET)


Startpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[16] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089527    2.599593    2.692522    2.692522 ^ _2391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[16] (net)
                      2.599593    0.000000    2.692522 ^ debug_dco_word[16] (out)
                                              2.692522   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.692522   data arrival time
---------------------------------------------------------------------------------------------
                                             16.257477   slack (MET)


Startpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[24] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089527    2.599593    2.692522    2.692522 ^ _2399_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[24] (net)
                      2.599593    0.000000    2.692522 ^ debug_dco_word[24] (out)
                                              2.692522   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.692522   data arrival time
---------------------------------------------------------------------------------------------
                                             16.257477   slack (MET)


Startpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[30] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.088360    2.566844    2.674409    2.674409 ^ _2405_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[30] (net)
                      2.566844    0.000000    2.674409 ^ debug_dco_word[30] (out)
                                              2.674409   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.674409   data arrival time
---------------------------------------------------------------------------------------------
                                             16.275589   slack (MET)


Startpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[2] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.088320    2.565721    2.673789    2.673789 ^ _2377_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[2] (net)
                      2.565721    0.000000    2.673789 ^ debug_dco_word[2] (out)
                                              2.673789   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.673789   data arrival time
---------------------------------------------------------------------------------------------
                                             16.276211   slack (MET)


Startpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[4] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.088320    2.565721    2.673789    2.673789 ^ _2379_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[4] (net)
                      2.565721    0.000000    2.673789 ^ debug_dco_word[4] (out)
                                              2.673789   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.673789   data arrival time
---------------------------------------------------------------------------------------------
                                             16.276211   slack (MET)


Startpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[27] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.086773    2.522309    2.649778    2.649778 ^ _2402_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[27] (net)
                      2.522309    0.000000    2.649778 ^ debug_dco_word[27] (out)
                                              2.649778   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.649778   data arrival time
---------------------------------------------------------------------------------------------
                                             16.300222   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[31] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.085529    2.487399    2.630470    2.630470 ^ _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[31] (net)
                      2.487399    0.000000    2.630470 ^ debug_dco_word[31] (out)
                                              2.630470   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.630470   data arrival time
---------------------------------------------------------------------------------------------
                                             16.319529   slack (MET)


Startpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[23] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.085372    2.482993    2.628033    2.628033 ^ _2398_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[23] (net)
                      2.482993    0.000000    2.628033 ^ debug_dco_word[23] (out)
                                              2.628033   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.628033   data arrival time
---------------------------------------------------------------------------------------------
                                             16.321966   slack (MET)


Startpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[25] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.085202    2.478223    2.625394    2.625394 ^ _2400_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[25] (net)
                      2.478223    0.000000    2.625394 ^ debug_dco_word[25] (out)
                                              2.625394   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.625394   data arrival time
---------------------------------------------------------------------------------------------
                                             16.324604   slack (MET)


Startpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: lock_detect (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.077220    2.254228    2.501506    2.501506 ^ _2439_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lock_detect (net)
                      2.254228    0.000000    2.501506 ^ lock_detect (out)
                                              2.501506   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.501506   data arrival time
---------------------------------------------------------------------------------------------
                                             16.448492   slack (MET)



