Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Jun 13 23:29:54 2025
| Host         : rogDesktop running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/feedforward_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-------------------------------------------------------------------------+
|      Characteristics      |                                 Path #1                                 |
+---------------------------+-------------------------------------------------------------------------+
| Requirement               | 10.000                                                                  |
| Path Delay                | 5.692                                                                   |
| Logic Delay               | 1.942(35%)                                                              |
| Net Delay                 | 3.750(65%)                                                              |
| Clock Skew                | -0.049                                                                  |
| Slack                     | 4.333                                                                   |
| Clock Uncertainty         | 0.035                                                                   |
| Clock Relationship        | Timed                                                                   |
| Clock Delay Group         | Same Clock                                                              |
| Logic Levels              | 6                                                                       |
| Routes                    | NA                                                                      |
| Logical Path              | FDRE/C-(3)-LUT3-(3)-LUT6-(2)-LUT6-(3)-LUT3-(1)-CARRY4-(1)-CARRY4-FDRE/D |
| Start Point Clock         | ap_clk                                                                  |
| End Point Clock           | ap_clk                                                                  |
| DSP Block                 | None                                                                    |
| RAM Registers             | None-None                                                               |
| IO Crossings              | 0                                                                       |
| Config Crossings          | 0                                                                       |
| SLR Crossings             | 0                                                                       |
| PBlocks                   | 0                                                                       |
| High Fanout               | 3                                                                       |
| Dont Touch                | 0                                                                       |
| Mark Debug                | 0                                                                       |
| Start Point Pin Primitive | FDRE/C                                                                  |
| End Point Pin Primitive   | FDRE/D                                                                  |
| Start Point Pin           | add_ln64_29_reg_1907_reg[1]/C                                           |
| End Point Pin             | add_ln64_reg_1952_reg[5]/D                                              |
+---------------------------+-------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+---+----+-----+---+
| End Point Clock | Requirement |  4 | 5 |  6 |  7  | 8 |
+-----------------+-------------+----+---+----+-----+---+
| ap_clk          | 10.000ns    | 57 | 9 | 11 | 921 | 2 |
+-----------------+-------------+----+---+----+-----+---+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


