library verilog;
use verilog.vl_types.all;
entity tb_uart is
    generic(
        UART_PERIOD     : integer := 8680
    );
    attribute mti_svvh_generic_type : integer;
    attribute mti_svvh_generic_type of UART_PERIOD : constant is 1;
end tb_uart;
