// Seed: 2740762780
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    input tri id_2,
    output tri id_3,
    input uwire id_4,
    input tri0 id_5,
    input tri1 id_6,
    output supply1 id_7,
    output supply0 id_8,
    input supply1 id_9,
    output tri0 id_10,
    input wire id_11,
    output wire id_12,
    output wor id_13,
    output wand id_14
);
  assign id_8  = 1;
  assign id_10 = 1;
  integer id_16;
  assign #(1'b0) id_16 = id_5;
  wire id_17, id_18;
endmodule
module module_1 (
    input wor id_0,
    output tri0 id_1,
    output supply1 id_2,
    input tri id_3,
    input supply1 id_4
);
  module_0(
      id_3, id_3, id_4, id_1, id_3, id_3, id_0, id_1, id_1, id_4, id_2, id_4, id_2, id_2, id_1
  );
  assign id_1 = id_4;
endmodule
