<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="CE3001_lab3_part2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="pipelined_regfile_5stage.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="pipelined_regfile_5stage.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="pipelined_regfile_5stage.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="pipelined_regfile_5stage.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pipelined_regfile_5stage.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="pipelined_regfile_5stage.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="pipelined_regfile_5stage.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="pipelined_regfile_5stage.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="pipelined_regfile_5stage_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="pipelined_regfile_5stage_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="pipelined_regfile_5stage_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_bench_5_stage_pipeline_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_bench_5_stage_pipeline_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_bench_5_stage_pipeline_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_bench_5_stage_pipeline_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1600932906" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1600932906">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600932906" xil_pn:in_ck="-8981166784676419773" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1600932906">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../Lab3_5stage pipeline with LDUR and STUR/EXE_MEMstage.v"/>
      <outfile xil_pn:name="../Lab3_5stage pipeline with LDUR and STUR/ID_EXEstage.v"/>
      <outfile xil_pn:name="../Lab3_5stage pipeline with LDUR and STUR/MEM_WBstage.v"/>
      <outfile xil_pn:name="../Lab3_5stage pipeline with LDUR and STUR/PC.v"/>
      <outfile xil_pn:name="../Lab3_5stage pipeline with LDUR and STUR/alu.v"/>
      <outfile xil_pn:name="../Lab3_5stage pipeline with LDUR and STUR/control.v"/>
      <outfile xil_pn:name="../Lab3_5stage pipeline with LDUR and STUR/define.v"/>
      <outfile xil_pn:name="../Lab3_5stage pipeline with LDUR and STUR/dmemory.v"/>
      <outfile xil_pn:name="../Lab3_5stage pipeline with LDUR and STUR/imemory.v"/>
      <outfile xil_pn:name="../Lab3_5stage pipeline with LDUR and STUR/pipelined_regfile_5stage.v"/>
      <outfile xil_pn:name="../Lab3_5stage pipeline with LDUR and STUR/regfile.v"/>
      <outfile xil_pn:name="test_bench_5_stage_pipeline.v"/>
    </transform>
    <transform xil_pn:end_ts="1600932924" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7145930182559195026" xil_pn:start_ts="1600932924">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600932924" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7048097124024984752" xil_pn:start_ts="1600932924">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600932924" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3721762516782185904" xil_pn:start_ts="1600932924">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600932924" xil_pn:in_ck="-8981166784676419773" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1600932924">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../Lab3_5stage pipeline with LDUR and STUR/EXE_MEMstage.v"/>
      <outfile xil_pn:name="../Lab3_5stage pipeline with LDUR and STUR/ID_EXEstage.v"/>
      <outfile xil_pn:name="../Lab3_5stage pipeline with LDUR and STUR/MEM_WBstage.v"/>
      <outfile xil_pn:name="../Lab3_5stage pipeline with LDUR and STUR/PC.v"/>
      <outfile xil_pn:name="../Lab3_5stage pipeline with LDUR and STUR/alu.v"/>
      <outfile xil_pn:name="../Lab3_5stage pipeline with LDUR and STUR/control.v"/>
      <outfile xil_pn:name="../Lab3_5stage pipeline with LDUR and STUR/define.v"/>
      <outfile xil_pn:name="../Lab3_5stage pipeline with LDUR and STUR/dmemory.v"/>
      <outfile xil_pn:name="../Lab3_5stage pipeline with LDUR and STUR/imemory.v"/>
      <outfile xil_pn:name="../Lab3_5stage pipeline with LDUR and STUR/pipelined_regfile_5stage.v"/>
      <outfile xil_pn:name="../Lab3_5stage pipeline with LDUR and STUR/regfile.v"/>
      <outfile xil_pn:name="test_bench_5_stage_pipeline.v"/>
    </transform>
    <transform xil_pn:end_ts="1600932927" xil_pn:in_ck="-8981166784676419773" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-8331614345699245021" xil_pn:start_ts="1600932924">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="test_bench_5_stage_pipeline_beh.prj"/>
      <outfile xil_pn:name="test_bench_5_stage_pipeline_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1600933304" xil_pn:in_ck="5542761961431794410" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2194374517040425306" xil_pn:start_ts="1600933303">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_bench_5_stage_pipeline_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1600932686" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1600932685">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600932686" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8735206304532204500" xil_pn:start_ts="1600932686">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600932686" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3721762516782185904" xil_pn:start_ts="1600932686">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600932686" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1600932686">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600932686" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1512542210825236950" xil_pn:start_ts="1600932686">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600932686" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5609353908610680735" xil_pn:start_ts="1600932686">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600932686" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7409499833188906362" xil_pn:start_ts="1600932686">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600933354" xil_pn:in_ck="-5791779586651514716" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-8101387150190181953" xil_pn:start_ts="1600933333">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="pipelined_regfile_5stage.lso"/>
      <outfile xil_pn:name="pipelined_regfile_5stage.ngc"/>
      <outfile xil_pn:name="pipelined_regfile_5stage.ngr"/>
      <outfile xil_pn:name="pipelined_regfile_5stage.prj"/>
      <outfile xil_pn:name="pipelined_regfile_5stage.stx"/>
      <outfile xil_pn:name="pipelined_regfile_5stage.syr"/>
      <outfile xil_pn:name="pipelined_regfile_5stage.xst"/>
      <outfile xil_pn:name="pipelined_regfile_5stage_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
