@mastersthesis{charitopoulos,
	author		= "Georgios Charitopoulos",
	institution	= "School of Electronic and Computer Engineering, Technical University of Crete",
	title		= "Implementing a Run-Time System Manager on Partially Reconfigurable {FPGA} Systems",
}

@manual{xapp1231,
	author		= "Xilinx",
	title		= "Partial Reconfiguration of a Hardware Accelerator with Vivado Design Suite for Zynq-7000 AP SoC Processor",
}

@manual{xapp1159,
	author		= "Xilinx",
	title		= "Partial Reconfiguration of a Hardware Accelerator on Zynq-7000 All Programmable SoC Devices",
}

@misc{devicetree,
	author		= "Linaro",
	title		= "{Device Tree} Official Site",
	howpublished	= "\\\url{www.devicetree.org/}",
}

@manual{zedboard-oled,
	author		= "Ali Aljaani",
	institution	= "Texas {A\&M} University at Qatar",
	title		= "ZedboardOLED IP",
	howpublished 	= "\\\url{github.com/ama142/ZedboardOLED-v1.0-IP}",
}

@manual{amba,
	author		= "ARM",
	title		= "{The ``Advanced Microcontroller Bus Architecture'' Specification}",
	howpublished	= "\\\url{www.arm.com/products/system-ip/amba-specifications}",
}

@manual{ug585,
	author		= "Xilinx",
	title		= "Zynq-7000 {All Programmable SoC} -- {Technical Reference Manual}",
	howpublished	= "\\\url{www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf},"
}

@manual{ug1085,
	author		= "Xilinx",
	title		= "{Zynq UltraScale+ Device Technical Reference Manual}",
	howpublished	= "\\\url{www.xilinx.com/support/documentation/user_guides/ug1085-zynq-ultrascale-trm.pdf}",
}

@manual{pg059,
	author		= "Xilinx",
	title		= "{AXI Interconnect v2.1 -- LogiCORE IP Product Guide}",
	howpublished	= "\\\url{www.xilinx.com/support/documentation/ip_documentation/axi_interconnect/v2_1/pg059-axi-interconnect.pdf}",
}

@manual{pg021,
	author		= "Xilinx",
	title		= "{AXI DMA v7.1 -- LogiCORE IP Product Guide}",
	howpublished	= "\\\url{www.xilinx.com/support/documentation/ip_documentation/axi_dma/v7_1/pg021_axi_dma.pdf}",
}

