<stg><name>compute_Pipeline_VITIS_LOOP_292_25</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i6 0, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc281

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc281:0 %i_7 = load i6 %i

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc281:1 %icmp_ln292 = icmp_eq  i6 %i_7, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln292"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc281:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 63, i64 63, i64 63

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc281:3 %add_ln292 = add i6 %i_7, i6 1

]]></Node>
<StgValue><ssdm name="add_ln292"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc281:4 %br_ln292 = br i1 %icmp_ln292, void %fpga_resource_limit_hint.for.inc281.1_begin, void %for.end283.exitStub

]]></Node>
<StgValue><ssdm name="br_ln292"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc281.1_begin:0 %specpipeline_ln297 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_28

]]></Node>
<StgValue><ssdm name="specpipeline_ln297"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc281.1_begin:1 %specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_47

]]></Node>
<StgValue><ssdm name="specloopname_ln132"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc281.1_begin:2 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_22

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc281.1_begin:3 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_31

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc281.1_begin:4 %rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_18

]]></Node>
<StgValue><ssdm name="rbegin2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc281.1_begin:5 %lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %i_7, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
fpga_resource_limit_hint.for.inc281.1_begin:6 %add_ln7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %i_7, i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="add_ln7"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc281.1_begin:7 %zext_ln298 = zext i11 %add_ln7

]]></Node>
<StgValue><ssdm name="zext_ln298"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc281.1_begin:8 %reg_file_3_0_addr = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln298

]]></Node>
<StgValue><ssdm name="reg_file_3_0_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc281.1_begin:9 %reg_file_3_1_addr = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln298

]]></Node>
<StgValue><ssdm name="reg_file_3_1_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="6">
<![CDATA[
fpga_resource_limit_hint.for.inc281.1_begin:10 %trunc_ln298 = trunc i6 %i_7

]]></Node>
<StgValue><ssdm name="trunc_ln298"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc281.1_begin:11 %br_ln298 = br i1 %trunc_ln298, void %arrayidx280127.case.0, void %arrayidx280127.case.1

]]></Node>
<StgValue><ssdm name="br_ln298"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx280127.case.0:0 %store_ln298 = store i16 1, i11 %reg_file_3_0_addr

]]></Node>
<StgValue><ssdm name="store_ln298"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
arrayidx280127.case.0:1 %br_ln298 = br void %fpga_resource_limit_hint.for.inc281.3_end

]]></Node>
<StgValue><ssdm name="br_ln298"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln298" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx280127.case.1:0 %store_ln298 = store i16 1, i11 %reg_file_3_1_addr

]]></Node>
<StgValue><ssdm name="store_ln298"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln298" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
arrayidx280127.case.1:1 %br_ln298 = br void %fpga_resource_limit_hint.for.inc281.3_end

]]></Node>
<StgValue><ssdm name="br_ln298"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc281.3_end:0 %specresourcelimit_ln298 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_32, void @empty_28, void @empty_28, void @empty_28

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln298"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc281.3_end:1 %rend70 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_18, i32 %rbegin2

]]></Node>
<StgValue><ssdm name="rend70"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc281.3_end:2 %specresourcelimit_ln298 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_19, void @empty_28, void @empty_28, void @empty_28

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln298"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc281.3_end:3 %rend68 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_31, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend68"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc281.3_end:4 %specresourcelimit_ln298 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_20, void @empty_28, void @empty_28, void @empty_28

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln298"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc281.3_end:5 %rend66 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_22, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend66"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc281.3_end:6 %store_ln292 = store i6 %add_ln292, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln292"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc281.3_end:7 %br_ln292 = br void %for.inc281

]]></Node>
<StgValue><ssdm name="br_ln292"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0">
<![CDATA[
for.end283.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="45" name="reg_file_3_1" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_3_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="46" name="reg_file_3_0" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_3_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="48" from="StgValue_47" to="i" fromId="47" toId="4">
</dataflow>
<dataflow id="50" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="49" toId="5">
</dataflow>
<dataflow id="51" from="reg_file_3_1" to="specmemcore_ln0" fromId="45" toId="5">
</dataflow>
<dataflow id="53" from="StgValue_52" to="specmemcore_ln0" fromId="52" toId="5">
</dataflow>
<dataflow id="55" from="StgValue_54" to="specmemcore_ln0" fromId="54" toId="5">
</dataflow>
<dataflow id="57" from="StgValue_56" to="specmemcore_ln0" fromId="56" toId="5">
</dataflow>
<dataflow id="58" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="59" from="reg_file_3_0" to="specmemcore_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="60" from="StgValue_52" to="specmemcore_ln0" fromId="52" toId="6">
</dataflow>
<dataflow id="61" from="StgValue_54" to="specmemcore_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="62" from="StgValue_56" to="specmemcore_ln0" fromId="56" toId="6">
</dataflow>
<dataflow id="64" from="StgValue_63" to="store_ln0" fromId="63" toId="7">
</dataflow>
<dataflow id="65" from="i" to="store_ln0" fromId="4" toId="7">
</dataflow>
<dataflow id="66" from="i" to="i_7" fromId="4" toId="9">
</dataflow>
<dataflow id="67" from="i_7" to="icmp_ln292" fromId="9" toId="10">
</dataflow>
<dataflow id="69" from="StgValue_68" to="icmp_ln292" fromId="68" toId="10">
</dataflow>
<dataflow id="71" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="70" toId="11">
</dataflow>
<dataflow id="73" from="StgValue_72" to="empty" fromId="72" toId="11">
</dataflow>
<dataflow id="74" from="StgValue_72" to="empty" fromId="72" toId="11">
</dataflow>
<dataflow id="75" from="StgValue_72" to="empty" fromId="72" toId="11">
</dataflow>
<dataflow id="76" from="i_7" to="add_ln292" fromId="9" toId="12">
</dataflow>
<dataflow id="78" from="StgValue_77" to="add_ln292" fromId="77" toId="12">
</dataflow>
<dataflow id="79" from="icmp_ln292" to="br_ln292" fromId="10" toId="13">
</dataflow>
<dataflow id="81" from="_ssdm_op_SpecPipeline" to="specpipeline_ln297" fromId="80" toId="14">
</dataflow>
<dataflow id="82" from="StgValue_47" to="specpipeline_ln297" fromId="47" toId="14">
</dataflow>
<dataflow id="84" from="StgValue_83" to="specpipeline_ln297" fromId="83" toId="14">
</dataflow>
<dataflow id="85" from="StgValue_83" to="specpipeline_ln297" fromId="83" toId="14">
</dataflow>
<dataflow id="86" from="StgValue_83" to="specpipeline_ln297" fromId="83" toId="14">
</dataflow>
<dataflow id="88" from="empty_28" to="specpipeline_ln297" fromId="87" toId="14">
</dataflow>
<dataflow id="90" from="_ssdm_op_SpecLoopName" to="specloopname_ln132" fromId="89" toId="15">
</dataflow>
<dataflow id="92" from="empty_47" to="specloopname_ln132" fromId="91" toId="15">
</dataflow>
<dataflow id="94" from="_ssdm_op_SpecRegionBegin" to="rbegin" fromId="93" toId="16">
</dataflow>
<dataflow id="96" from="empty_22" to="rbegin" fromId="95" toId="16">
</dataflow>
<dataflow id="97" from="_ssdm_op_SpecRegionBegin" to="rbegin1" fromId="93" toId="17">
</dataflow>
<dataflow id="99" from="empty_31" to="rbegin1" fromId="98" toId="17">
</dataflow>
<dataflow id="100" from="_ssdm_op_SpecRegionBegin" to="rbegin2" fromId="93" toId="18">
</dataflow>
<dataflow id="102" from="empty_18" to="rbegin2" fromId="101" toId="18">
</dataflow>
<dataflow id="104" from="_ssdm_op_PartSelect.i5.i6.i32.i32" to="lshr_ln" fromId="103" toId="19">
</dataflow>
<dataflow id="105" from="i_7" to="lshr_ln" fromId="9" toId="19">
</dataflow>
<dataflow id="106" from="StgValue_47" to="lshr_ln" fromId="47" toId="19">
</dataflow>
<dataflow id="108" from="StgValue_107" to="lshr_ln" fromId="107" toId="19">
</dataflow>
<dataflow id="110" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="add_ln7" fromId="109" toId="20">
</dataflow>
<dataflow id="111" from="i_7" to="add_ln7" fromId="9" toId="20">
</dataflow>
<dataflow id="112" from="lshr_ln" to="add_ln7" fromId="19" toId="20">
</dataflow>
<dataflow id="113" from="add_ln7" to="zext_ln298" fromId="20" toId="21">
</dataflow>
<dataflow id="114" from="reg_file_3_0" to="reg_file_3_0_addr" fromId="46" toId="22">
</dataflow>
<dataflow id="116" from="StgValue_115" to="reg_file_3_0_addr" fromId="115" toId="22">
</dataflow>
<dataflow id="117" from="zext_ln298" to="reg_file_3_0_addr" fromId="21" toId="22">
</dataflow>
<dataflow id="118" from="reg_file_3_1" to="reg_file_3_1_addr" fromId="45" toId="23">
</dataflow>
<dataflow id="119" from="StgValue_115" to="reg_file_3_1_addr" fromId="115" toId="23">
</dataflow>
<dataflow id="120" from="zext_ln298" to="reg_file_3_1_addr" fromId="21" toId="23">
</dataflow>
<dataflow id="121" from="i_7" to="trunc_ln298" fromId="9" toId="24">
</dataflow>
<dataflow id="122" from="trunc_ln298" to="br_ln298" fromId="24" toId="25">
</dataflow>
<dataflow id="124" from="StgValue_123" to="store_ln298" fromId="123" toId="26">
</dataflow>
<dataflow id="125" from="reg_file_3_0_addr" to="store_ln298" fromId="22" toId="26">
</dataflow>
<dataflow id="126" from="StgValue_123" to="store_ln298" fromId="123" toId="28">
</dataflow>
<dataflow id="127" from="reg_file_3_1_addr" to="store_ln298" fromId="23" toId="28">
</dataflow>
<dataflow id="129" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln298" fromId="128" toId="30">
</dataflow>
<dataflow id="131" from="StgValue_130" to="specresourcelimit_ln298" fromId="130" toId="30">
</dataflow>
<dataflow id="133" from="empty_32" to="specresourcelimit_ln298" fromId="132" toId="30">
</dataflow>
<dataflow id="134" from="empty_28" to="specresourcelimit_ln298" fromId="87" toId="30">
</dataflow>
<dataflow id="135" from="empty_28" to="specresourcelimit_ln298" fromId="87" toId="30">
</dataflow>
<dataflow id="136" from="empty_28" to="specresourcelimit_ln298" fromId="87" toId="30">
</dataflow>
<dataflow id="138" from="_ssdm_op_SpecRegionEnd" to="rend70" fromId="137" toId="31">
</dataflow>
<dataflow id="139" from="empty_18" to="rend70" fromId="101" toId="31">
</dataflow>
<dataflow id="140" from="rbegin2" to="rend70" fromId="18" toId="31">
</dataflow>
<dataflow id="141" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln298" fromId="128" toId="32">
</dataflow>
<dataflow id="142" from="StgValue_130" to="specresourcelimit_ln298" fromId="130" toId="32">
</dataflow>
<dataflow id="144" from="empty_19" to="specresourcelimit_ln298" fromId="143" toId="32">
</dataflow>
<dataflow id="145" from="empty_28" to="specresourcelimit_ln298" fromId="87" toId="32">
</dataflow>
<dataflow id="146" from="empty_28" to="specresourcelimit_ln298" fromId="87" toId="32">
</dataflow>
<dataflow id="147" from="empty_28" to="specresourcelimit_ln298" fromId="87" toId="32">
</dataflow>
<dataflow id="148" from="_ssdm_op_SpecRegionEnd" to="rend68" fromId="137" toId="33">
</dataflow>
<dataflow id="149" from="empty_31" to="rend68" fromId="98" toId="33">
</dataflow>
<dataflow id="150" from="rbegin1" to="rend68" fromId="17" toId="33">
</dataflow>
<dataflow id="151" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln298" fromId="128" toId="34">
</dataflow>
<dataflow id="152" from="StgValue_130" to="specresourcelimit_ln298" fromId="130" toId="34">
</dataflow>
<dataflow id="154" from="empty_20" to="specresourcelimit_ln298" fromId="153" toId="34">
</dataflow>
<dataflow id="155" from="empty_28" to="specresourcelimit_ln298" fromId="87" toId="34">
</dataflow>
<dataflow id="156" from="empty_28" to="specresourcelimit_ln298" fromId="87" toId="34">
</dataflow>
<dataflow id="157" from="empty_28" to="specresourcelimit_ln298" fromId="87" toId="34">
</dataflow>
<dataflow id="158" from="_ssdm_op_SpecRegionEnd" to="rend66" fromId="137" toId="35">
</dataflow>
<dataflow id="159" from="empty_22" to="rend66" fromId="95" toId="35">
</dataflow>
<dataflow id="160" from="rbegin" to="rend66" fromId="16" toId="35">
</dataflow>
<dataflow id="161" from="add_ln292" to="store_ln292" fromId="12" toId="36">
</dataflow>
<dataflow id="162" from="i" to="store_ln292" fromId="4" toId="36">
</dataflow>
<dataflow id="163" from="icmp_ln292" to="StgValue_2" fromId="10" toId="2">
</dataflow>
<dataflow id="164" from="trunc_ln298" to="StgValue_2" fromId="24" toId="2">
</dataflow>
</dataflows>


</stg>
