{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544701871097 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544701871103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 13 20:51:10 2018 " "Processing started: Thu Dec 13 20:51:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544701871103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544701871103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AutomaticRestaurant -c AutomaticRestaurant " "Command: quartus_map --read_settings_files=on --write_settings_files=off AutomaticRestaurant -c AutomaticRestaurant" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544701871103 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544701871876 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544701871876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "automaticrestaurant.bdf 1 1 " "Found 1 design units, including 1 entities, in source file automaticrestaurant.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AutomaticRestaurant " "Found entity 1: AutomaticRestaurant" {  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544701882635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544701882635 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AutomaticRestaurant " "Elaborating entity \"AutomaticRestaurant\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544701882669 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst8 " "Block or symbol \"NOT\" of instance \"inst8\" overlaps another block or symbol" {  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 1208 1112 1160 1240 "inst8" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1544701882684 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst9 " "Block or symbol \"NOT\" of instance \"inst9\" overlaps another block or symbol" {  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 1272 1104 1152 1304 "inst9" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1544701882684 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst12 " "Block or symbol \"NOT\" of instance \"inst12\" overlaps another block or symbol" {  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 1304 1096 1144 1336 "inst12" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1544701882684 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pseudo_rand_num_generator.bdf 1 1 " "Using design file pseudo_rand_num_generator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Pseudo_rand_num_generator " "Found entity 1: Pseudo_rand_num_generator" {  } { { "pseudo_rand_num_generator.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/pseudo_rand_num_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544701882749 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544701882749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pseudo_rand_num_generator Pseudo_rand_num_generator:inst123 " "Elaborating entity \"Pseudo_rand_num_generator\" for hierarchy \"Pseudo_rand_num_generator:inst123\"" {  } { { "AutomaticRestaurant.bdf" "inst123" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { -24 304 512 104 "inst123" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544701882750 ""}
{ "Warning" "WSGN_SEARCH_FILE" "id7_segement_decoder.bdf 1 1 " "Using design file id7_segement_decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 id7_segement_decoder " "Found entity 1: id7_segement_decoder" {  } { { "id7_segement_decoder.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/id7_segement_decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544701882779 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544701882779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id7_segement_decoder id7_segement_decoder:id2SegDecoder " "Elaborating entity \"id7_segement_decoder\" for hierarchy \"id7_segement_decoder:id2SegDecoder\"" {  } { { "AutomaticRestaurant.bdf" "id2SegDecoder" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 320 1160 1256 608 "id2SegDecoder" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544701882781 ""}
{ "Warning" "WSGN_SEARCH_FILE" "order_register.bdf 1 1 " "Using design file order_register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 order_register " "Found entity 1: order_register" {  } { { "order_register.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/order_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544701882806 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544701882806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "order_register order_register:Order_Register " "Elaborating entity \"order_register\" for hierarchy \"order_register:Order_Register\"" {  } { { "AutomaticRestaurant.bdf" "Order_Register" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 256 688 936 512 "Order_Register" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544701882807 ""}
{ "Warning" "WSGN_SEARCH_FILE" "test.bdf 1 1 " "Using design file test.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544701882827 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544701882827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test test:OpenerRemoteCtrl " "Elaborating entity \"test\" for hierarchy \"test:OpenerRemoteCtrl\"" {  } { { "AutomaticRestaurant.bdf" "OpenerRemoteCtrl" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 272 304 616 560 "OpenerRemoteCtrl" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544701882827 ""}
{ "Warning" "WSGN_SEARCH_FILE" "table2segdecoder.bdf 1 1 " "Using design file table2segdecoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 table2segDecoder " "Found entity 1: table2segDecoder" {  } { { "table2segdecoder.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/table2segdecoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544701882831 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544701882831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "table2segDecoder table2segDecoder:table2SegDecoder " "Elaborating entity \"table2segDecoder\" for hierarchy \"table2segDecoder:table2SegDecoder\"" {  } { { "AutomaticRestaurant.bdf" "table2SegDecoder" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 624 1136 1256 912 "table2SegDecoder" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544701882846 ""}
{ "Warning" "WSGN_SEARCH_FILE" "remain_table.bdf 1 1 " "Using design file remain_table.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 remain_table " "Found entity 1: remain_table" {  } { { "remain_table.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/remain_table.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544701882860 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544701882860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "remain_table remain_table:Remain_Table " "Elaborating entity \"remain_table\" for hierarchy \"remain_table:Remain_Table\"" {  } { { "AutomaticRestaurant.bdf" "Remain_Table" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 112 304 528 240 "Remain_Table" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544701882860 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adad.bdf 1 1 " "Using design file adad.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adad " "Found entity 1: adad" {  } { { "adad.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/adad.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544701882877 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544701882877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adad adad:Adder " "Elaborating entity \"adad\" for hierarchy \"adad:Adder\"" {  } { { "AutomaticRestaurant.bdf" "Adder" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 928 1936 2032 1856 "Adder" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544701882877 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "7483 inst5 " "Block or symbol \"7483\" of instance \"inst5\" overlaps another block or symbol" {  } { { "adad.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/adad.bdf" { { 232 1048 1168 424 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1544701882885 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "7483 inst7 " "Block or symbol \"7483\" of instance \"inst7\" overlaps another block or symbol" {  } { { "adad.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/adad.bdf" { { 232 1344 1464 424 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1544701882885 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "7483 inst8 " "Block or symbol \"7483\" of instance \"inst8\" overlaps another block or symbol" {  } { { "adad.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/adad.bdf" { { 424 1488 1608 616 "inst8" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1544701882885 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "7483 inst10 " "Block or symbol \"7483\" of instance \"inst10\" overlaps another block or symbol" {  } { { "adad.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/adad.bdf" { { 424 1808 1928 616 "inst10" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1544701882885 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "D3 " "Pin \"D3\" not connected" {  } { { "adad.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/adad.bdf" { { 360 888 1056 376 "D3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1544701882885 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "E2 " "Pin \"E2\" not connected" {  } { { "adad.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/adad.bdf" { { 320 1176 1344 336 "E2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1544701882885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7483 adad:Adder\|7483:inst12 " "Elaborating entity \"7483\" for hierarchy \"adad:Adder\|7483:inst12\"" {  } { { "adad.bdf" "inst12" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/adad.bdf" { { 232 2016 2136 424 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544701882904 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adad:Adder\|7483:inst12 " "Elaborated megafunction instantiation \"adad:Adder\|7483:inst12\"" {  } { { "adad.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/adad.bdf" { { 232 2016 2136 424 "inst12" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544701882904 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dffmax.bdf 1 1 " "Using design file dffmax.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DFFMAX " "Found entity 1: DFFMAX" {  } { { "dffmax.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/dffmax.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544701882976 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544701882976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFFMAX DFFMAX:DFF_SET " "Elaborating entity \"DFFMAX\" for hierarchy \"DFFMAX:DFF_SET\"" {  } { { "AutomaticRestaurant.bdf" "DFF_SET" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 944 1688 1896 1904 "DFF_SET" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544701882978 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK DFF inst70 " "Port \"CLK\" of type DFF and instance \"inst70\" is missing source signal" {  } { { "dffmax.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/dffmax.bdf" { { 1960 3504 3568 2040 "inst70" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1544701882979 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "zz30 " "Pin \"zz30\" not connected" {  } { { "dffmax.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/dffmax.bdf" { { 2000 3336 3504 2016 "zz30" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1544701882979 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "7 " "Ignored 7 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "7 " "Ignored 7 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1544701883293 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1544701883293 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Display1g VCC " "Pin \"Display1g\" is stuck at VCC" {  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 440 1256 1432 456 "Display1g" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544701883922 "|AutomaticRestaurant|Display1g"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display2b VCC " "Pin \"Display2b\" is stuck at VCC" {  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 664 1256 1432 680 "Display2b" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544701883922 "|AutomaticRestaurant|Display2b"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display2c VCC " "Pin \"Display2c\" is stuck at VCC" {  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 680 1256 1432 696 "Display2c" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544701883922 "|AutomaticRestaurant|Display2c"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display2g GND " "Pin \"Display2g\" is stuck at GND" {  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 744 1256 1432 760 "Display2g" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544701883922 "|AutomaticRestaurant|Display2g"} { "Warning" "WMLS_MLS_STUCK_PIN" "TotalPrice9 GND " "Pin \"TotalPrice9\" is stuck at GND" {  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 1080 2032 2208 1096 "TotalPrice9" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544701883922 "|AutomaticRestaurant|TotalPrice9"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1544701883922 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1544701884027 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544701884787 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544701884787 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "307 " "Implemented 307 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544701884944 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544701884944 ""} { "Info" "ICUT_CUT_TM_LCELLS" "238 " "Implemented 238 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544701884944 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544701884944 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544701885011 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 13 20:51:25 2018 " "Processing ended: Thu Dec 13 20:51:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544701885011 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544701885011 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544701885011 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544701885011 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1544701886649 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544701886658 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 13 20:51:26 2018 " "Processing started: Thu Dec 13 20:51:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544701886658 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1544701886658 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off AutomaticRestaurant -c AutomaticRestaurant " "Command: quartus_fit --read_settings_files=off --write_settings_files=off AutomaticRestaurant -c AutomaticRestaurant" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1544701886658 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1544701886849 ""}
{ "Info" "0" "" "Project  = AutomaticRestaurant" {  } {  } 0 0 "Project  = AutomaticRestaurant" 0 0 "Fitter" 0 0 1544701886850 ""}
{ "Info" "0" "" "Revision = AutomaticRestaurant" {  } {  } 0 0 "Revision = AutomaticRestaurant" 0 0 "Fitter" 0 0 1544701886850 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1544701886944 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1544701886945 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "AutomaticRestaurant EP4CGX22CF19C6 " "Automatically selected device EP4CGX22CF19C6 for design AutomaticRestaurant" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1544701887333 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1544701887333 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1544701887377 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1544701887377 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1544701887556 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1544701887569 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30CF19C6 " "Device EP4CGX30CF19C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544701887971 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1544701887971 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ R6 " "Pin ~ALTERA_NCEO~ is reserved at location R6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544701887987 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A4 " "Pin ~ALTERA_DATA0~ is reserved at location A4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544701887987 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B4 " "Pin ~ALTERA_ASDO~ is reserved at location B4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544701887987 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544701887987 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ D5 " "Pin ~ALTERA_DCLK~ is reserved at location D5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544701887987 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1544701887987 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1544701887988 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "69 69 " "No exact pin location assignment(s) for 69 pins of 69 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1544701888232 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AutomaticRestaurant.sdc " "Synopsys Design Constraints File file not found: 'AutomaticRestaurant.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1544701888561 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1544701888570 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "order_register:Order_Register\|inst87 order_register:Order_Register\|inst87 " "Clock target order_register:Order_Register\|inst87 of clock order_register:Order_Register\|inst87 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1544701888571 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OpenerRemoteCtrl\|inst123  from: datad  to: combout " "Cell: OpenerRemoteCtrl\|inst123  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544701888573 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1544701888573 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1544701888574 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1544701888575 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1544701888575 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK1~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node CLK1~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544701888628 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "order_register:Order_Register\|inst12 " "Destination node order_register:Order_Register\|inst12" {  } { { "order_register.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/order_register.bdf" { { 1048 1240 1304 1096 "inst12" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544701888628 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "order_register:Order_Register\|inst20 " "Destination node order_register:Order_Register\|inst20" {  } { { "order_register.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/order_register.bdf" { { 464 1240 1304 512 "inst20" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544701888628 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "order_register:Order_Register\|inst5~0 " "Destination node order_register:Order_Register\|inst5~0" {  } { { "order_register.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/order_register.bdf" { { 1552 1240 1304 1600 "inst5" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544701888628 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "order_register:Order_Register\|inst14 " "Destination node order_register:Order_Register\|inst14" {  } { { "order_register.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/order_register.bdf" { { 1048 1024 1088 1096 "inst14" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544701888628 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "order_register:Order_Register\|inst21 " "Destination node order_register:Order_Register\|inst21" {  } { { "order_register.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/order_register.bdf" { { 464 1024 1088 512 "inst21" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544701888628 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "order_register:Order_Register\|inst6 " "Destination node order_register:Order_Register\|inst6" {  } { { "order_register.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/order_register.bdf" { { 1552 1024 1088 1600 "inst6" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544701888628 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "order_register:Order_Register\|inst15 " "Destination node order_register:Order_Register\|inst15" {  } { { "order_register.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/order_register.bdf" { { 1048 816 880 1096 "inst15" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544701888628 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "order_register:Order_Register\|inst22 " "Destination node order_register:Order_Register\|inst22" {  } { { "order_register.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/order_register.bdf" { { 464 816 880 512 "inst22" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544701888628 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "order_register:Order_Register\|inst8 " "Destination node order_register:Order_Register\|inst8" {  } { { "order_register.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/order_register.bdf" { { 1552 816 880 1600 "inst8" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544701888628 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "order_register:Order_Register\|inst16 " "Destination node order_register:Order_Register\|inst16" {  } { { "order_register.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/order_register.bdf" { { 1048 608 672 1096 "inst16" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544701888628 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1544701888628 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1544701888628 ""}  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 48 80 248 64 "CLK1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544701888628 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OpenerSendBTN~input (placed in PIN M9 (CLK12, DIFFCLK_7p, REFCLK0p)) " "Automatically promoted node OpenerSendBTN~input (placed in PIN M9 (CLK12, DIFFCLK_7p, REFCLK0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544701888628 ""}  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 456 72 248 472 "OpenerSendBTN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544701888628 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RandomGame_BTN~input (placed in PIN V12 (CLk15, DIFFCLK_6n)) " "Automatically promoted node RandomGame_BTN~input (placed in PIN V12 (CLk15, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544701888628 ""}  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 32 56 248 48 "RandomGame_BTN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544701888628 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "test:OpenerRemoteCtrl\|inst123  " "Automatically promoted node test:OpenerRemoteCtrl\|inst123 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544701888628 ""}  } { { "test.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/test.bdf" { { 624 440 504 672 "inst123" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544701888628 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst14  " "Automatically promoted node inst14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544701888634 ""}  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 1120 1296 1360 1168 "inst14" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544701888634 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst15  " "Automatically promoted node inst15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544701888634 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Display1d~output " "Destination node Display1d~output" {  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 392 1256 1432 408 "Display1d" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544701888634 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1544701888634 ""}  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 1192 1304 1368 1240 "inst15" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544701888634 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst18  " "Automatically promoted node inst18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544701888634 ""}  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 1424 1304 1368 1472 "inst18" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544701888634 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst19  " "Automatically promoted node inst19 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544701888634 ""}  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 1512 1304 1368 1560 "inst19" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544701888634 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "order_register:Order_Register\|inst11  " "Automatically promoted node order_register:Order_Register\|inst11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544701888634 ""}  } { { "order_register.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/order_register.bdf" { { 1552 608 672 1600 "inst11" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544701888634 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "order_register:Order_Register\|inst20  " "Automatically promoted node order_register:Order_Register\|inst20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544701888634 ""}  } { { "order_register.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/order_register.bdf" { { 464 1240 1304 512 "inst20" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544701888634 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "order_register:Order_Register\|inst21  " "Automatically promoted node order_register:Order_Register\|inst21 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544701888634 ""}  } { { "order_register.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/order_register.bdf" { { 464 1024 1088 512 "inst21" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544701888634 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "order_register:Order_Register\|inst22  " "Automatically promoted node order_register:Order_Register\|inst22 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544701888634 ""}  } { { "order_register.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/order_register.bdf" { { 464 816 880 512 "inst22" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544701888634 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "order_register:Order_Register\|inst23  " "Automatically promoted node order_register:Order_Register\|inst23 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544701888634 ""}  } { { "order_register.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/order_register.bdf" { { 464 608 672 512 "inst23" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544701888634 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "order_register:Order_Register\|inst5  " "Automatically promoted node order_register:Order_Register\|inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544701888634 ""}  } { { "order_register.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/order_register.bdf" { { 1552 1240 1304 1600 "inst5" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544701888634 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "order_register:Order_Register\|inst6  " "Automatically promoted node order_register:Order_Register\|inst6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544701888634 ""}  } { { "order_register.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/order_register.bdf" { { 1552 1024 1088 1600 "inst6" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544701888634 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "order_register:Order_Register\|inst8  " "Automatically promoted node order_register:Order_Register\|inst8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544701888634 ""}  } { { "order_register.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/order_register.bdf" { { 1552 816 880 1600 "inst8" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544701888634 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "remain_table:Remain_Table\|inst26  " "Automatically promoted node remain_table:Remain_Table\|inst26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544701888635 ""}  } { { "remain_table.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/remain_table.bdf" { { 584 -568 -504 632 "inst26" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544701888635 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "test:OpenerRemoteCtrl\|inst26  " "Automatically promoted node test:OpenerRemoteCtrl\|inst26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544701888635 ""}  } { { "test.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/test.bdf" { { 984 432 496 1032 "inst26" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544701888635 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst13  " "Automatically promoted node inst13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544701888635 ""}  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 1040 1296 1360 1088 "inst13" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544701888635 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst16  " "Automatically promoted node inst16 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544701888635 ""}  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 1264 1304 1368 1312 "inst16" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544701888635 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1544701888979 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1544701888979 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1544701888986 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544701888986 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544701888987 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1544701888988 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1544701888988 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1544701888988 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1544701889007 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1544701889008 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1544701889008 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "66 unused 2.5V 15 51 0 " "Number of I/O pins in group: 66 (unused VREF, 2.5V VCCIO, 15 input, 51 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1544701889010 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1544701889010 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1544701889010 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544701889010 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544701889010 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544701889010 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 1 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544701889010 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544701889010 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 18 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544701889010 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 28 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544701889010 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544701889010 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 23 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544701889010 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544701889010 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1544701889010 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1544701889010 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544701889060 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1544701889079 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1544701889985 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544701890085 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1544701890109 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1544701893493 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544701893493 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1544701893846 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X26_Y10 X38_Y20 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X26_Y10 to location X38_Y20" {  } { { "loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X26_Y10 to location X38_Y20"} { { 12 { 0 ""} 26 10 13 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1544701894974 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1544701894974 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1544701895863 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1544701895863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544701895869 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.44 " "Total time spent on timing analysis during the Fitter is 0.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1544701896128 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544701896134 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544701896347 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544701896348 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544701896517 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544701897351 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OpenerSendBTN 2.5 V M9 " "Pin OpenerSendBTN uses I/O standard 2.5 V at M9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OpenerSendBTN } } } { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 456 72 248 472 "OpenerSendBTN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544701897611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK1 2.5 V M10 " "Pin CLK1 uses I/O standard 2.5 V at M10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLK1 } } } { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 48 80 248 64 "CLK1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544701897611 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1544701897611 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/output_files/AutomaticRestaurant.fit.smsg " "Generated suppressed messages file C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/output_files/AutomaticRestaurant.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1544701897708 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5630 " "Peak virtual memory: 5630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544701898330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 13 20:51:38 2018 " "Processing ended: Thu Dec 13 20:51:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544701898330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544701898330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544701898330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1544701898330 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1544701899740 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544701899748 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 13 20:51:39 2018 " "Processing started: Thu Dec 13 20:51:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544701899748 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1544701899748 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off AutomaticRestaurant -c AutomaticRestaurant " "Command: quartus_asm --read_settings_files=off --write_settings_files=off AutomaticRestaurant -c AutomaticRestaurant" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1544701899749 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1544701900108 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1544701900894 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1544701900945 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544701901327 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 13 20:51:41 2018 " "Processing ended: Thu Dec 13 20:51:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544701901327 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544701901327 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544701901327 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1544701901327 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1544701902061 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1544701902813 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544701902822 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 13 20:51:42 2018 " "Processing started: Thu Dec 13 20:51:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544701902822 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1544701902822 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta AutomaticRestaurant -c AutomaticRestaurant " "Command: quartus_sta AutomaticRestaurant -c AutomaticRestaurant" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1544701902823 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1544701903021 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1544701903427 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1544701903427 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1544701903477 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1544701903477 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AutomaticRestaurant.sdc " "Synopsys Design Constraints File file not found: 'AutomaticRestaurant.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1544701903724 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1544701903726 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RandomGame_BTN RandomGame_BTN " "create_clock -period 1.000 -name RandomGame_BTN RandomGame_BTN" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544701903727 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK1 CLK1 " "create_clock -period 1.000 -name CLK1 CLK1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544701903727 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name OpenerSendBTN OpenerSendBTN " "create_clock -period 1.000 -name OpenerSendBTN OpenerSendBTN" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544701903727 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name OpenerMinusBTN OpenerMinusBTN " "create_clock -period 1.000 -name OpenerMinusBTN OpenerMinusBTN" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544701903727 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DoorMinusBTN DoorMinusBTN " "create_clock -period 1.000 -name DoorMinusBTN DoorMinusBTN" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544701903727 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name order_register:Order_Register\|inst87 order_register:Order_Register\|inst87 " "create_clock -period 1.000 -name order_register:Order_Register\|inst87 order_register:Order_Register\|inst87" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544701903727 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1544701903727 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "order_register:Order_Register\|inst87 order_register:Order_Register\|inst87 " "Clock target order_register:Order_Register\|inst87 of clock order_register:Order_Register\|inst87 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1544701903727 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OpenerRemoteCtrl\|inst123  from: datac  to: combout " "Cell: OpenerRemoteCtrl\|inst123  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544701903727 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1544701903727 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1544701903733 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1544701903734 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1544701903734 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1544701903752 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1544701903793 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1544701903793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.284 " "Worst-case setup slack is -2.284" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701903802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701903802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.284             -18.625 OpenerSendBTN  " "   -2.284             -18.625 OpenerSendBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701903802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.020             -39.892 order_register:Order_Register\|inst87  " "   -2.020             -39.892 order_register:Order_Register\|inst87 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701903802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.799              -5.370 OpenerMinusBTN  " "   -1.799              -5.370 OpenerMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701903802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.136              -3.338 DoorMinusBTN  " "   -1.136              -3.338 DoorMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701903802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.337              -4.162 CLK1  " "   -0.337              -4.162 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701903802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.094              -0.184 RandomGame_BTN  " "   -0.094              -0.184 RandomGame_BTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701903802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544701903802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.119 " "Worst-case hold slack is -0.119" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701903818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701903818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.119              -0.206 CLK1  " "   -0.119              -0.206 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701903818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.016              -0.016 OpenerMinusBTN  " "   -0.016              -0.016 OpenerMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701903818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.116               0.000 DoorMinusBTN  " "    0.116               0.000 DoorMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701903818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.458               0.000 RandomGame_BTN  " "    0.458               0.000 RandomGame_BTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701903818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.245               0.000 order_register:Order_Register\|inst87  " "    1.245               0.000 order_register:Order_Register\|inst87 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701903818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.839               0.000 OpenerSendBTN  " "    1.839               0.000 OpenerSendBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701903818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544701903818 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.601 " "Worst-case recovery slack is -6.601" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701903837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701903837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.601            -130.082 CLK1  " "   -6.601            -130.082 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701903837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.127             -12.025 OpenerSendBTN  " "   -1.127             -12.025 OpenerSendBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701903837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.937               0.000 OpenerMinusBTN  " "    1.937               0.000 OpenerMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701903837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544701903837 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.792 " "Worst-case removal slack is -1.792" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701903859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701903859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.792              -7.168 OpenerMinusBTN  " "   -1.792              -7.168 OpenerMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701903859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.529               0.000 CLK1  " "    0.529               0.000 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701903859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.196               0.000 OpenerSendBTN  " "    1.196               0.000 OpenerSendBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701903859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544701903859 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701903879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701903879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -61.000 CLK1  " "   -3.000             -61.000 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701903879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.000 OpenerMinusBTN  " "   -3.000             -14.000 OpenerMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701903879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.000 OpenerSendBTN  " "   -3.000             -14.000 OpenerSendBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701903879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.000 DoorMinusBTN  " "   -3.000              -7.000 DoorMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701903879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.000 RandomGame_BTN  " "   -3.000              -5.000 RandomGame_BTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701903879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -27.000 order_register:Order_Register\|inst87  " "   -1.000             -27.000 order_register:Order_Register\|inst87 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701903879 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544701903879 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544701904249 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544701904249 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544701904249 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544701904249 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.479 ns " "Worst Case Available Settling Time: 0.479 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544701904249 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544701904249 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1544701904249 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1544701904267 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1544701904306 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1544701904536 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "order_register:Order_Register\|inst87 order_register:Order_Register\|inst87 " "Clock target order_register:Order_Register\|inst87 of clock order_register:Order_Register\|inst87 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1544701904584 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OpenerRemoteCtrl\|inst123  from: datac  to: combout " "Cell: OpenerRemoteCtrl\|inst123  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544701904584 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1544701904584 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1544701904587 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1544701904605 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1544701904605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.003 " "Worst-case setup slack is -2.003" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701904616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701904616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.003             -15.991 OpenerSendBTN  " "   -2.003             -15.991 OpenerSendBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701904616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.681             -34.449 order_register:Order_Register\|inst87  " "   -1.681             -34.449 order_register:Order_Register\|inst87 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701904616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.533              -4.457 OpenerMinusBTN  " "   -1.533              -4.457 OpenerMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701904616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.923              -2.749 DoorMinusBTN  " "   -0.923              -2.749 DoorMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701904616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.194              -1.328 CLK1  " "   -0.194              -1.328 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701904616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.030               0.000 RandomGame_BTN  " "    0.030               0.000 RandomGame_BTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701904616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544701904616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.074 " "Worst-case hold slack is -0.074" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701904630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701904630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.074              -0.116 CLK1  " "   -0.074              -0.116 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701904630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.003              -0.003 OpenerMinusBTN  " "   -0.003              -0.003 OpenerMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701904630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.073               0.000 DoorMinusBTN  " "    0.073               0.000 DoorMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701904630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 RandomGame_BTN  " "    0.407               0.000 RandomGame_BTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701904630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.145               0.000 order_register:Order_Register\|inst87  " "    1.145               0.000 order_register:Order_Register\|inst87 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701904630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.680               0.000 OpenerSendBTN  " "    1.680               0.000 OpenerSendBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701904630 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544701904630 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.839 " "Worst-case recovery slack is -5.839" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701904641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701904641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.839            -113.813 CLK1  " "   -5.839            -113.813 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701904641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.903              -9.601 OpenerSendBTN  " "   -0.903              -9.601 OpenerSendBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701904641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.806               0.000 OpenerMinusBTN  " "    1.806               0.000 OpenerMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701904641 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544701904641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.621 " "Worst-case removal slack is -1.621" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701904654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701904654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.621              -6.484 OpenerMinusBTN  " "   -1.621              -6.484 OpenerMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701904654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.502               0.000 CLK1  " "    0.502               0.000 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701904654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.063               0.000 OpenerSendBTN  " "    1.063               0.000 OpenerSendBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701904654 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544701904654 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701904694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701904694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -61.000 CLK1  " "   -3.000             -61.000 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701904694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.000 OpenerMinusBTN  " "   -3.000             -14.000 OpenerMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701904694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.000 OpenerSendBTN  " "   -3.000             -14.000 OpenerSendBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701904694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.000 DoorMinusBTN  " "   -3.000              -7.000 DoorMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701904694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.000 RandomGame_BTN  " "   -3.000              -5.000 RandomGame_BTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701904694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -27.000 order_register:Order_Register\|inst87  " "   -1.000             -27.000 order_register:Order_Register\|inst87 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701904694 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544701904694 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544701905177 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544701905177 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544701905177 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544701905177 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.641 ns " "Worst Case Available Settling Time: 0.641 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544701905177 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544701905177 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1544701905177 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1544701905200 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "order_register:Order_Register\|inst87 order_register:Order_Register\|inst87 " "Clock target order_register:Order_Register\|inst87 of clock order_register:Order_Register\|inst87 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1544701905337 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OpenerRemoteCtrl\|inst123  from: datac  to: combout " "Cell: OpenerRemoteCtrl\|inst123  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544701905337 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1544701905337 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1544701905343 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1544701905345 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1544701905345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.365 " "Worst-case setup slack is -1.365" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701905359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701905359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.365              -7.629 OpenerSendBTN  " "   -1.365              -7.629 OpenerSendBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701905359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.847             -14.847 order_register:Order_Register\|inst87  " "   -0.847             -14.847 order_register:Order_Register\|inst87 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701905359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.575              -1.614 OpenerMinusBTN  " "   -0.575              -1.614 OpenerMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701905359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.217              -0.571 DoorMinusBTN  " "   -0.217              -0.571 DoorMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701905359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 CLK1  " "    0.186               0.000 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701905359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 RandomGame_BTN  " "    0.386               0.000 RandomGame_BTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701905359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544701905359 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.147 " "Worst-case hold slack is -0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701905378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701905378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.147              -0.573 CLK1  " "   -0.147              -0.573 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701905378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.074              -0.133 OpenerMinusBTN  " "   -0.074              -0.133 OpenerMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701905378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.014              -0.023 DoorMinusBTN  " "   -0.014              -0.023 DoorMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701905378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 RandomGame_BTN  " "    0.210               0.000 RandomGame_BTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701905378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.725               0.000 order_register:Order_Register\|inst87  " "    0.725               0.000 order_register:Order_Register\|inst87 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701905378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.970               0.000 OpenerSendBTN  " "    0.970               0.000 OpenerSendBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701905378 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544701905378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.429 " "Worst-case recovery slack is -3.429" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701905401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701905401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.429             -61.879 CLK1  " "   -3.429             -61.879 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701905401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.220              -2.176 OpenerSendBTN  " "   -0.220              -2.176 OpenerSendBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701905401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.571               0.000 OpenerMinusBTN  " "    1.571               0.000 OpenerMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701905401 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544701905401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.039 " "Worst-case removal slack is -1.039" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701905425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701905425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.039              -4.156 OpenerMinusBTN  " "   -1.039              -4.156 OpenerMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701905425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086               0.000 CLK1  " "    0.086               0.000 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701905425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.631               0.000 OpenerSendBTN  " "    0.631               0.000 OpenerSendBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701905425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544701905425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701905442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701905442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -61.838 CLK1  " "   -3.000             -61.838 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701905442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.270 OpenerMinusBTN  " "   -3.000             -15.270 OpenerMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701905442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.257 OpenerSendBTN  " "   -3.000             -14.257 OpenerSendBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701905442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.448 DoorMinusBTN  " "   -3.000              -7.448 DoorMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701905442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.050 RandomGame_BTN  " "   -3.000              -5.050 RandomGame_BTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701905442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -27.000 order_register:Order_Register\|inst87  " "   -1.000             -27.000 order_register:Order_Register\|inst87 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544701905442 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544701905442 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544701905936 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544701905936 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544701905936 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544701905936 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 1.144 ns " "Worst Case Available Settling Time: 1.144 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544701905936 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544701905936 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1544701905936 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1544701906634 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1544701906634 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544701906874 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 13 20:51:46 2018 " "Processing ended: Thu Dec 13 20:51:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544701906874 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544701906874 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544701906874 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1544701906874 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 42 s " "Quartus Prime Full Compilation was successful. 0 errors, 42 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1544701907706 ""}
