
*** Running vivado
    with args -log soc_c_shift_ram_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc_c_shift_ram_0_2.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source soc_c_shift_ram_0_2.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 404.988 ; gain = 98.348
INFO: [Synth 8-638] synthesizing module 'soc_c_shift_ram_0_2' [c:/Users/dell_/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_c_shift_ram_0_2/synth/soc_c_shift_ram_0_2.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'soc_c_shift_ram_0_2' (5#1) [c:/Users/dell_/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_c_shift_ram_0_2/synth/soc_c_shift_ram_0_2.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 454.727 ; gain = 148.086
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 454.727 ; gain = 148.086
INFO: [Device 21-403] Loading part xc7z045ffg900-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 812.145 ; gain = 0.023
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 812.145 ; gain = 505.504
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 812.145 ; gain = 505.504
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 812.145 ; gain = 505.504
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:44 . Memory (MB): peak = 812.145 ; gain = 505.504
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:45 . Memory (MB): peak = 812.145 ; gain = 505.504
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:01:01 . Memory (MB): peak = 812.145 ; gain = 505.504
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:01:01 . Memory (MB): peak = 812.145 ; gain = 505.504
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:01:01 . Memory (MB): peak = 812.145 ; gain = 505.504
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:01:03 . Memory (MB): peak = 812.145 ; gain = 505.504
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:01:03 . Memory (MB): peak = 812.145 ; gain = 505.504
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:01:03 . Memory (MB): peak = 812.145 ; gain = 505.504
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:01:03 . Memory (MB): peak = 812.145 ; gain = 505.504
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:01:03 . Memory (MB): peak = 812.145 ; gain = 505.504
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:01:03 . Memory (MB): peak = 812.145 ; gain = 505.504

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |FDRE |    32|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:01:03 . Memory (MB): peak = 812.145 ; gain = 505.504
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:01:10 . Memory (MB): peak = 812.145 ; gain = 514.023
