design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_MAX_FANOUT,SYNTH_STRATEGY
/home/hosni/mpc/openlane/user_project_1,user_project_1,23_04_23_17_59,flow completed,0h18m3s0ms,0h2m35s0ms,1776.923076923077,2.08,888.4615384615385,0.22,3.0,3115.0,461,0,0,0,0,0,0,0,5,5,0,-1,-1,239957,10499,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,0.0,0.0,225497650.0,0.0,3.23,3.97,0.16,0.22,-1,324,796,31,503,0,0,0,356,33,0,14,27,42,16,14,121,164,63,8,144873,28809,722,28971,1848,205223,2033400.192,-1,-1,-1,-1,-1,-1,-1,-1,-1,13.100000000000001,30.0,33.333333333333336,30,1,50,153.18,60,0.3,1,0.24,1,sky130_fd_sc_hd,14,AREA 0
