
*** Running vivado
    with args -log TopDesign.vds -m64 -mode batch -messageDb vivado.pb -notrace -source TopDesign.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source TopDesign.tcl -notrace
Command: synth_design -top TopDesign -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2016.12' and will expire in -1441 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
WARNING: [Synth 8-2611] redeclaration of ansi port seg is not allowed [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:53]
WARNING: [Synth 8-2611] redeclaration of ansi port dp is not allowed [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:53]
WARNING: [Synth 8-2611] redeclaration of ansi port an is not allowed [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:53]
WARNING: [Synth 8-1082] seg was previously declared with a range [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:53]
WARNING: [Synth 8-976] seg has already been declared [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:53]
WARNING: [Synth 8-2654] second declaration of seg ignored [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:53]
INFO: [Synth 8-994] seg is declared here [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:40]
INFO: [Synth 8-994] dp is declared here [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:38]
INFO: [Synth 8-994] an is declared here [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:42]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 258.117 ; gain = 79.543
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopDesign' [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:23]
INFO: [Synth 8-638] synthesizing module 'Debouncer' [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Debouncer.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Debouncer.sv:39]
INFO: [Synth 8-256] done synthesizing module 'Debouncer' (1#1) [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Debouncer.sv:23]
INFO: [Synth 8-638] synthesizing module 'SevenSegment' [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/SevenSegment.sv:23]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SevenSegment' (2#1) [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/SevenSegment.sv:23]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Memory.sv:23]
	Parameter N bound to: 4 - type: integer 
	Parameter M bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Memory' (3#1) [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Memory.sv:23]
INFO: [Synth 8-638] synthesizing module 'ReduceSum' [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/ReduceSum.sv:23]
	Parameter M bound to: 8 - type: integer 
	Parameter N bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ReduceSum' (4#1) [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/ReduceSum.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:123]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:146]
WARNING: [Synth 8-87] always_comb on 'nextState_reg' did not result in combinational logic [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:125]
WARNING: [Synth 8-87] always_comb on 'addr_reg' did not result in combinational logic [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:58]
WARNING: [Synth 8-87] always_comb on 'readAddr1_reg' did not result in combinational logic [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:63]
WARNING: [Synth 8-87] always_comb on 'value_reg' did not result in combinational logic [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:88]
WARNING: [Synth 8-87] always_comb on 'value1_reg' did not result in combinational logic [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:89]
WARNING: [Synth 8-87] always_comb on 'value2_reg' did not result in combinational logic [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:90]
WARNING: [Synth 8-87] always_comb on 'value3_reg' did not result in combinational logic [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:91]
WARNING: [Synth 8-87] always_comb on 'value4_reg' did not result in combinational logic [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:92]
WARNING: [Synth 8-87] always_comb on 'value5_reg' did not result in combinational logic [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:93]
WARNING: [Synth 8-87] always_comb on 'value6_reg' did not result in combinational logic [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:94]
WARNING: [Synth 8-87] always_comb on 'value7_reg' did not result in combinational logic [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:95]
WARNING: [Synth 8-87] always_comb on 'value8_reg' did not result in combinational logic [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:96]
WARNING: [Synth 8-87] always_comb on 'value9_reg' did not result in combinational logic [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:97]
WARNING: [Synth 8-87] always_comb on 'valueA_reg' did not result in combinational logic [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:98]
WARNING: [Synth 8-87] always_comb on 'valueB_reg' did not result in combinational logic [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:99]
WARNING: [Synth 8-87] always_comb on 'valueC_reg' did not result in combinational logic [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:100]
WARNING: [Synth 8-87] always_comb on 'valueD_reg' did not result in combinational logic [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:101]
WARNING: [Synth 8-87] always_comb on 'valueE_reg' did not result in combinational logic [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:102]
WARNING: [Synth 8-87] always_comb on 'valueF_reg' did not result in combinational logic [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:103]
WARNING: [Synth 8-87] always_comb on 'ramData_reg' did not result in combinational logic [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:58]
WARNING: [Synth 8-3848] Net data in module/entity TopDesign does not have driver. [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:56]
INFO: [Synth 8-256] done synthesizing module 'TopDesign' (5#1) [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 275.219 ; gain = 96.645
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin memory:writeData[7] to constant 0 [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:63]
WARNING: [Synth 8-3295] tying undriven pin memory:writeData[6] to constant 0 [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:63]
WARNING: [Synth 8-3295] tying undriven pin memory:writeData[5] to constant 0 [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:63]
WARNING: [Synth 8-3295] tying undriven pin memory:writeData[4] to constant 0 [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:63]
WARNING: [Synth 8-3295] tying undriven pin memory:writeData[3] to constant 0 [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:63]
WARNING: [Synth 8-3295] tying undriven pin memory:writeData[2] to constant 0 [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:63]
WARNING: [Synth 8-3295] tying undriven pin memory:writeData[1] to constant 0 [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:63]
WARNING: [Synth 8-3295] tying undriven pin memory:writeData[0] to constant 0 [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:63]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 275.219 ; gain = 96.645
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Administrator/Desktop/lab05/lab05.srcs/constrs_1/new/basis.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/lab05/lab05.srcs/constrs_1/new/basis.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 569.938 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 569.938 ; gain = 391.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 569.938 ; gain = 391.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 569.938 ; gain = 391.363
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "nextState" won't be mapped to RAM because address size (25) is larger than maximum supported(18)
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'TopDesign'
INFO: [Synth 8-5544] ROM "addr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "readAddr1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "value" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ramData" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'value_reg' [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:88]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:125]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:125]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
               waitInput |                              001 |                              001
         displayPrevious |                              010 |                              011
             displayNext |                              011 |                              100
            enteringData |                              100 |                              101
                     sum |                              101 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'sequential' in module 'TopDesign'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextState_reg' [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:125]
WARNING: [Synth 8-327] inferring latch for variable 'value1_reg' [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'addr_reg' [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:58]
WARNING: [Synth 8-327] inferring latch for variable 'ramData_reg' [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:58]
WARNING: [Synth 8-327] inferring latch for variable 'readAddr1_reg' [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:63]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 569.938 ; gain = 391.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  16 Input     12 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 4     
+---Muxes : 
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TopDesign 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Muxes : 
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module Debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SevenSegment 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module ReduceSum 
Detailed RTL Component Info : 
+---Adders : 
	  16 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 569.938 ; gain = 391.363
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-4767] Trying to implement RAM 'memory/memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Found multiple reads with same address from RAM. 
RAM "memory/memory_reg" dissolved into registers
WARNING: [Synth 8-3917] design TopDesign has port dp driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 569.938 ; gain = 391.363
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 569.938 ; gain = 391.363

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------+------------+---------------+----------------+
|Module Name  | RTL Object | Depth x Width | Implemented As | 
+-------------+------------+---------------+----------------+
|SevenSegment | rom        | 32x7          | LUT            | 
|TopDesign    | rom        | 32x7          | LUT            | 
+-------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\readAddr1_reg[3] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\readAddr1_reg[2] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer/timer_reg[0] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer/timer_reg[1] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer/timer_reg[2] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer/timer_reg[3] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer/timer_reg[4] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer/timer_reg[5] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer/timer_reg[6] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer/timer_reg[7] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer/timer_reg[8] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer/timer_reg[9] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer/timer_reg[10] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer/timer_reg[11] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer/timer_reg[12] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer/timer_reg[13] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer/timer_reg[14] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer/timer_reg[15] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer/timer_reg[16] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer/timer_reg[17] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer/timer_reg[18] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer/timer_reg[19] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer/timer_reg[20] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer/timer_reg[21] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer/timer_reg[22] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer/timer_reg[23] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer/timer_reg[24] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer/state_reg[1] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer/state_reg[0] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer1/timer_reg[0] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer1/timer_reg[1] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer1/timer_reg[2] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer1/timer_reg[3] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer1/timer_reg[4] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer1/timer_reg[5] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer1/timer_reg[6] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer1/timer_reg[7] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer1/timer_reg[8] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer1/timer_reg[9] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer1/timer_reg[10] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer1/timer_reg[11] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer1/timer_reg[12] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer1/timer_reg[13] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer1/timer_reg[14] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer1/timer_reg[15] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer1/timer_reg[16] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer1/timer_reg[17] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer1/timer_reg[18] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer1/timer_reg[19] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer1/timer_reg[20] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer1/timer_reg[21] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer1/timer_reg[22] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer1/timer_reg[23] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer1/timer_reg[24] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer1/state_reg[1] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer1/state_reg[0] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer3/timer_reg[0] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer3/timer_reg[1] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer3/timer_reg[2] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer3/timer_reg[3] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer3/timer_reg[4] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer3/timer_reg[5] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer3/timer_reg[6] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer3/timer_reg[7] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer3/timer_reg[8] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer3/timer_reg[9] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer3/timer_reg[10] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer3/timer_reg[11] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer3/timer_reg[12] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer3/timer_reg[13] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer3/timer_reg[14] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer3/timer_reg[15] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer3/timer_reg[16] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer3/timer_reg[17] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer3/timer_reg[18] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer3/timer_reg[19] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer3/timer_reg[20] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer3/timer_reg[21] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer3/timer_reg[22] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer3/timer_reg[23] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer3/timer_reg[24] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer3/state_reg[1] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\debouncer3/state_reg[0] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\value1_reg[0] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\value1_reg[1] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\value1_reg[2] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\value1_reg[3] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\value1_reg[4] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\value1_reg[5] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\value1_reg[6] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\value1_reg[7] ) is unused and will be removed from module TopDesign.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 569.938 ; gain = 391.363
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 569.938 ; gain = 391.363

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 569.938 ; gain = 391.363
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 569.938 ; gain = 391.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 569.938 ; gain = 391.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\readAddr1_reg[1] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\readAddr1_reg[0] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\memory/memory_reg[3][7] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\memory/memory_reg[3][6] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\memory/memory_reg[3][5] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\memory/memory_reg[3][4] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\memory/memory_reg[3][3] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\memory/memory_reg[3][2] ) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (\memory/memory_reg[3][1] ) is unused and will be removed from module TopDesign.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 569.938 ; gain = 391.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 569.938 ; gain = 391.363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 569.938 ; gain = 391.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 569.938 ; gain = 391.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 569.938 ; gain = 391.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 569.938 ; gain = 391.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    18|
|3     |LUT1   |    53|
|4     |LUT2   |    21|
|5     |LUT3   |     7|
|6     |LUT4   |     7|
|7     |LUT5   |     8|
|8     |LUT6   |    15|
|9     |FDRE   |    48|
|10    |FDSE   |    12|
|11    |LD     |    15|
|12    |IBUF   |    17|
|13    |OBUF   |    24|
+------+-------+------+

Report Instance Areas: 
+------+---------------+-------------+------+
|      |Instance       |Module       |Cells |
+------+---------------+-------------+------+
|1     |top            |             |   246|
|2     |  debouncer2   |Debouncer    |    68|
|3     |  reduceSum    |ReduceSum    |    37|
|4     |  sevenSegment |SevenSegment |    56|
+------+---------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 569.938 ; gain = 391.363
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 143 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 569.938 ; gain = 80.012
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 569.938 ; gain = 391.363
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  LD => LDCE: 15 instances

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 145 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 569.938 ; gain = 376.094
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 569.938 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec 11 18:03:11 2020...
