

================================================================
== Vitis HLS Report for 'mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5'
================================================================
* Date:           Sat Mar  9 23:01:05 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_mm3_no_taffo
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    16386|    16386|  0.328 ms|  0.328 ms|  16386|  16386|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_75_4_VITIS_LOOP_77_5  |    16384|    16384|        65|         64|          1|   256|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 64, depth = 65


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 65
* Pipeline : 1
  Pipeline-0 : II = 64, D = 65, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.53>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 68 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 69 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%indvar_flatten338 = alloca i32 1"   --->   Operation 70 'alloca' 'indvar_flatten338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 256, void @empty_15, void @empty_10, void @empty_5, i32 16, i32 16, i32 16, i32 16, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%D_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %D"   --->   Operation 72 'read' 'D_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%F_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %F"   --->   Operation 73 'read' 'F_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%C_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %C"   --->   Operation 74 'read' 'C_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.84ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten338"   --->   Operation 75 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 76 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %i_1"   --->   Operation 76 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 77 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 77 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_80_6"   --->   Operation 78 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%i = load i5 %i_1"   --->   Operation 79 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%indvar_flatten338_load = load i9 %indvar_flatten338" [mm3_no_taffo.c:75]   --->   Operation 80 'load' 'indvar_flatten338_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%empty = trunc i5 %i"   --->   Operation 82 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %empty, i6 0"   --->   Operation 83 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%p_cast17 = zext i10 %tmp_s"   --->   Operation 84 'zext' 'p_cast17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (1.81ns)   --->   "%empty_26 = add i64 %p_cast17, i64 %C_read"   --->   Operation 85 'add' 'empty_26' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_26, i32 2, i32 63" [mm3_no_taffo.c:80]   --->   Operation 86 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 87 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.90ns)   --->   "%icmp_ln75 = icmp_eq  i9 %indvar_flatten338_load, i9 256" [mm3_no_taffo.c:75]   --->   Operation 88 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (1.35ns)   --->   "%add_ln75 = add i9 %indvar_flatten338_load, i9 1" [mm3_no_taffo.c:75]   --->   Operation 89 'add' 'add_ln75' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void %for.inc60, void %VITIS_LOOP_93_9.preheader.exitStub" [mm3_no_taffo.c:75]   --->   Operation 90 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [mm3_no_taffo.c:77]   --->   Operation 91 'load' 'j_load' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.87ns)   --->   "%icmp_ln77 = icmp_eq  i5 %j_load, i5 16" [mm3_no_taffo.c:77]   --->   Operation 92 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln75)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.62ns)   --->   "%select_ln75 = select i1 %icmp_ln77, i5 0, i5 %j_load" [mm3_no_taffo.c:75]   --->   Operation 93 'select' 'select_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (1.09ns)   --->   "%add_ln75_16 = add i5 %i, i5 1" [mm3_no_taffo.c:75]   --->   Operation 94 'add' 'add_ln75_16' <Predicate = (!icmp_ln75)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%empty_28 = trunc i5 %add_ln75_16" [mm3_no_taffo.c:75]   --->   Operation 95 'trunc' 'empty_28' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%p_mid = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %empty_28, i6 0" [mm3_no_taffo.c:75]   --->   Operation 96 'bitconcatenate' 'p_mid' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%p_cast17_mid1 = zext i10 %p_mid" [mm3_no_taffo.c:75]   --->   Operation 97 'zext' 'p_cast17_mid1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (1.81ns)   --->   "%p_mid1336 = add i64 %p_cast17_mid1, i64 %C_read" [mm3_no_taffo.c:75]   --->   Operation 98 'add' 'p_mid1336' <Predicate = (!icmp_ln75)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.62ns)   --->   "%select_ln75_1 = select i1 %icmp_ln77, i5 %add_ln75_16, i5 %i" [mm3_no_taffo.c:75]   --->   Operation 99 'select' 'select_ln75_1' <Predicate = (!icmp_ln75)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln75 = trunc i5 %select_ln75_1" [mm3_no_taffo.c:75]   --->   Operation 100 'trunc' 'trunc_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln80_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %p_mid1336, i32 2, i32 63" [mm3_no_taffo.c:80]   --->   Operation 101 'partselect' 'trunc_ln80_mid1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.62ns)   --->   "%select_ln75_2 = select i1 %icmp_ln77, i62 %trunc_ln80_mid1, i62 %trunc_ln3" [mm3_no_taffo.c:75]   --->   Operation 102 'select' 'select_ln75_2' <Predicate = (!icmp_ln75)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i5 %select_ln75" [mm3_no_taffo.c:79]   --->   Operation 103 'trunc' 'trunc_ln79' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %trunc_ln75, i4 %trunc_ln79, i2 0" [mm3_no_taffo.c:79]   --->   Operation 104 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i10 %shl_ln2" [mm3_no_taffo.c:79]   --->   Operation 105 'zext' 'zext_ln79' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (1.81ns)   --->   "%add_ln79 = add i64 %zext_ln79, i64 %F_read" [mm3_no_taffo.c:79]   --->   Operation 106 'add' 'add_ln79' <Predicate = (!icmp_ln75)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln79_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln79, i32 2, i32 63" [mm3_no_taffo.c:79]   --->   Operation 107 'partselect' 'trunc_ln79_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln79 = sext i62 %trunc_ln79_1" [mm3_no_taffo.c:79]   --->   Operation 108 'sext' 'sext_ln79' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln79" [mm3_no_taffo.c:79]   --->   Operation 109 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (1.09ns)   --->   "%add_ln77 = add i5 %select_ln75, i5 1" [mm3_no_taffo.c:77]   --->   Operation 110 'add' 'add_ln77' <Predicate = (!icmp_ln75)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.84ns)   --->   "%store_ln77 = store i9 %add_ln75, i9 %indvar_flatten338" [mm3_no_taffo.c:77]   --->   Operation 111 'store' 'store_ln77' <Predicate = (!icmp_ln75)> <Delay = 0.84>
ST_1 : Operation 112 [1/1] (0.84ns)   --->   "%store_ln77 = store i5 %select_ln75_1, i5 %i_1" [mm3_no_taffo.c:77]   --->   Operation 112 'store' 'store_ln77' <Predicate = (!icmp_ln75)> <Delay = 0.84>
ST_1 : Operation 113 [1/1] (0.84ns)   --->   "%store_ln77 = store i5 %add_ln77, i5 %j" [mm3_no_taffo.c:77]   --->   Operation 113 'store' 'store_ln77' <Predicate = (!icmp_ln75)> <Delay = 0.84>
ST_1 : Operation 623 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 623 'ret' 'ret_ln0' <Predicate = (icmp_ln75)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 14.6>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i62 %select_ln75_2" [mm3_no_taffo.c:75]   --->   Operation 114 'sext' 'sext_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln75" [mm3_no_taffo.c:82]   --->   Operation 115 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 116 [7/7] (14.6ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [mm3_no_taffo.c:75]   --->   Operation 116 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln75_16 = sext i62 %select_ln75_2" [mm3_no_taffo.c:75]   --->   Operation 117 'sext' 'sext_ln75_16' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (1.78ns)   --->   "%add_ln75_1 = add i63 %sext_ln75_16, i63 1" [mm3_no_taffo.c:75]   --->   Operation 118 'add' 'add_ln75_1' <Predicate = (!icmp_ln75)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln75_1 = sext i63 %add_ln75_1" [mm3_no_taffo.c:75]   --->   Operation 119 'sext' 'sext_ln75_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%gmem_addr_33 = getelementptr i32 %gmem, i64 %sext_ln75_1" [mm3_no_taffo.c:82]   --->   Operation 120 'getelementptr' 'gmem_addr_33' <Predicate = (!icmp_ln75)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 14.6>
ST_3 : Operation 121 [6/7] (14.6ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [mm3_no_taffo.c:75]   --->   Operation 121 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 122 [7/7] (14.6ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1" [mm3_no_taffo.c:75]   --->   Operation 122 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 123 [1/1] (1.78ns)   --->   "%add_ln75_2 = add i63 %sext_ln75_16, i63 2" [mm3_no_taffo.c:75]   --->   Operation 123 'add' 'add_ln75_2' <Predicate = (!icmp_ln75)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln75_2 = sext i63 %add_ln75_2" [mm3_no_taffo.c:75]   --->   Operation 124 'sext' 'sext_ln75_2' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%gmem_addr_34 = getelementptr i32 %gmem, i64 %sext_ln75_2" [mm3_no_taffo.c:82]   --->   Operation 125 'getelementptr' 'gmem_addr_34' <Predicate = (!icmp_ln75)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 14.6>
ST_4 : Operation 126 [5/7] (14.6ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [mm3_no_taffo.c:75]   --->   Operation 126 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 127 [6/7] (14.6ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1" [mm3_no_taffo.c:75]   --->   Operation 127 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 128 [7/7] (14.6ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1" [mm3_no_taffo.c:75]   --->   Operation 128 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 129 [1/1] (1.78ns)   --->   "%add_ln75_3 = add i63 %sext_ln75_16, i63 3" [mm3_no_taffo.c:75]   --->   Operation 129 'add' 'add_ln75_3' <Predicate = (!icmp_ln75)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln75_3 = sext i63 %add_ln75_3" [mm3_no_taffo.c:75]   --->   Operation 130 'sext' 'sext_ln75_3' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%gmem_addr_35 = getelementptr i32 %gmem, i64 %sext_ln75_3" [mm3_no_taffo.c:82]   --->   Operation 131 'getelementptr' 'gmem_addr_35' <Predicate = (!icmp_ln75)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 14.6>
ST_5 : Operation 132 [4/7] (14.6ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [mm3_no_taffo.c:75]   --->   Operation 132 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 133 [5/7] (14.6ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1" [mm3_no_taffo.c:75]   --->   Operation 133 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 134 [6/7] (14.6ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1" [mm3_no_taffo.c:75]   --->   Operation 134 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 135 [7/7] (14.6ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1" [mm3_no_taffo.c:75]   --->   Operation 135 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 136 [1/1] (1.78ns)   --->   "%add_ln75_4 = add i63 %sext_ln75_16, i63 4" [mm3_no_taffo.c:75]   --->   Operation 136 'add' 'add_ln75_4' <Predicate = (!icmp_ln75)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln75_4 = sext i63 %add_ln75_4" [mm3_no_taffo.c:75]   --->   Operation 137 'sext' 'sext_ln75_4' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%gmem_addr_37 = getelementptr i32 %gmem, i64 %sext_ln75_4" [mm3_no_taffo.c:82]   --->   Operation 138 'getelementptr' 'gmem_addr_37' <Predicate = (!icmp_ln75)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 14.6>
ST_6 : Operation 139 [3/7] (14.6ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [mm3_no_taffo.c:75]   --->   Operation 139 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 140 [4/7] (14.6ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1" [mm3_no_taffo.c:75]   --->   Operation 140 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 141 [5/7] (14.6ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1" [mm3_no_taffo.c:75]   --->   Operation 141 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 142 [6/7] (14.6ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1" [mm3_no_taffo.c:75]   --->   Operation 142 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 143 [7/7] (14.6ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1" [mm3_no_taffo.c:75]   --->   Operation 143 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 144 [1/1] (1.78ns)   --->   "%add_ln75_5 = add i63 %sext_ln75_16, i63 5" [mm3_no_taffo.c:75]   --->   Operation 144 'add' 'add_ln75_5' <Predicate = (!icmp_ln75)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln75_5 = sext i63 %add_ln75_5" [mm3_no_taffo.c:75]   --->   Operation 145 'sext' 'sext_ln75_5' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%gmem_addr_39 = getelementptr i32 %gmem, i64 %sext_ln75_5" [mm3_no_taffo.c:82]   --->   Operation 146 'getelementptr' 'gmem_addr_39' <Predicate = (!icmp_ln75)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 14.6>
ST_7 : Operation 147 [2/7] (14.6ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [mm3_no_taffo.c:75]   --->   Operation 147 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 148 [3/7] (14.6ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1" [mm3_no_taffo.c:75]   --->   Operation 148 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 149 [4/7] (14.6ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1" [mm3_no_taffo.c:75]   --->   Operation 149 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 150 [5/7] (14.6ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1" [mm3_no_taffo.c:75]   --->   Operation 150 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 151 [6/7] (14.6ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1" [mm3_no_taffo.c:75]   --->   Operation 151 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 152 [7/7] (14.6ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1" [mm3_no_taffo.c:75]   --->   Operation 152 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 153 [1/1] (1.78ns)   --->   "%add_ln75_6 = add i63 %sext_ln75_16, i63 6" [mm3_no_taffo.c:75]   --->   Operation 153 'add' 'add_ln75_6' <Predicate = (!icmp_ln75)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln75_6 = sext i63 %add_ln75_6" [mm3_no_taffo.c:75]   --->   Operation 154 'sext' 'sext_ln75_6' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%gmem_addr_41 = getelementptr i32 %gmem, i64 %sext_ln75_6" [mm3_no_taffo.c:82]   --->   Operation 155 'getelementptr' 'gmem_addr_41' <Predicate = (!icmp_ln75)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 14.6>
ST_8 : Operation 156 [1/7] (14.6ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [mm3_no_taffo.c:75]   --->   Operation 156 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 157 [2/7] (14.6ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1" [mm3_no_taffo.c:75]   --->   Operation 157 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 158 [3/7] (14.6ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1" [mm3_no_taffo.c:75]   --->   Operation 158 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 159 [4/7] (14.6ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1" [mm3_no_taffo.c:75]   --->   Operation 159 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 160 [5/7] (14.6ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1" [mm3_no_taffo.c:75]   --->   Operation 160 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 161 [6/7] (14.6ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1" [mm3_no_taffo.c:75]   --->   Operation 161 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 162 [7/7] (14.6ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1" [mm3_no_taffo.c:75]   --->   Operation 162 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 163 [1/1] (1.78ns)   --->   "%add_ln75_7 = add i63 %sext_ln75_16, i63 7" [mm3_no_taffo.c:75]   --->   Operation 163 'add' 'add_ln75_7' <Predicate = (!icmp_ln75)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln75_7 = sext i63 %add_ln75_7" [mm3_no_taffo.c:75]   --->   Operation 164 'sext' 'sext_ln75_7' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%gmem_addr_43 = getelementptr i32 %gmem, i64 %sext_ln75_7" [mm3_no_taffo.c:82]   --->   Operation 165 'getelementptr' 'gmem_addr_43' <Predicate = (!icmp_ln75)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 14.6>
ST_9 : Operation 166 [1/1] (14.6ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [mm3_no_taffo.c:75]   --->   Operation 166 'read' 'gmem_addr_read' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 167 [1/7] (14.6ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1" [mm3_no_taffo.c:75]   --->   Operation 167 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 168 [2/7] (14.6ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1" [mm3_no_taffo.c:75]   --->   Operation 168 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 169 [3/7] (14.6ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1" [mm3_no_taffo.c:75]   --->   Operation 169 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 170 [4/7] (14.6ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1" [mm3_no_taffo.c:75]   --->   Operation 170 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 171 [5/7] (14.6ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1" [mm3_no_taffo.c:75]   --->   Operation 171 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 172 [6/7] (14.6ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1" [mm3_no_taffo.c:75]   --->   Operation 172 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 173 [7/7] (14.6ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1" [mm3_no_taffo.c:75]   --->   Operation 173 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 174 [1/1] (1.78ns)   --->   "%add_ln75_8 = add i63 %sext_ln75_16, i63 8" [mm3_no_taffo.c:75]   --->   Operation 174 'add' 'add_ln75_8' <Predicate = (!icmp_ln75)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln75_8 = sext i63 %add_ln75_8" [mm3_no_taffo.c:75]   --->   Operation 175 'sext' 'sext_ln75_8' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%gmem_addr_45 = getelementptr i32 %gmem, i64 %sext_ln75_8" [mm3_no_taffo.c:82]   --->   Operation 176 'getelementptr' 'gmem_addr_45' <Predicate = (!icmp_ln75)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 14.6>
ST_10 : Operation 177 [1/1] (14.6ns)   --->   "%gmem_addr_33_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_33" [mm3_no_taffo.c:75]   --->   Operation 177 'read' 'gmem_addr_33_read' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 178 [1/7] (14.6ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1" [mm3_no_taffo.c:75]   --->   Operation 178 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 179 [2/7] (14.6ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1" [mm3_no_taffo.c:75]   --->   Operation 179 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 180 [3/7] (14.6ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1" [mm3_no_taffo.c:75]   --->   Operation 180 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 181 [4/7] (14.6ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1" [mm3_no_taffo.c:75]   --->   Operation 181 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 182 [5/7] (14.6ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1" [mm3_no_taffo.c:75]   --->   Operation 182 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 183 [6/7] (14.6ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1" [mm3_no_taffo.c:75]   --->   Operation 183 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 184 [7/7] (14.6ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1" [mm3_no_taffo.c:75]   --->   Operation 184 'readreq' 'gmem_load_48_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 185 [1/1] (1.78ns)   --->   "%add_ln75_9 = add i63 %sext_ln75_16, i63 9" [mm3_no_taffo.c:75]   --->   Operation 185 'add' 'add_ln75_9' <Predicate = (!icmp_ln75)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln75_9 = sext i63 %add_ln75_9" [mm3_no_taffo.c:75]   --->   Operation 186 'sext' 'sext_ln75_9' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (0.00ns)   --->   "%gmem_addr_47 = getelementptr i32 %gmem, i64 %sext_ln75_9" [mm3_no_taffo.c:82]   --->   Operation 187 'getelementptr' 'gmem_addr_47' <Predicate = (!icmp_ln75)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 14.6>
ST_11 : Operation 188 [1/1] (14.6ns)   --->   "%gmem_addr_34_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_34" [mm3_no_taffo.c:75]   --->   Operation 188 'read' 'gmem_addr_34_read' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 189 [1/7] (14.6ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1" [mm3_no_taffo.c:75]   --->   Operation 189 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 190 [2/7] (14.6ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1" [mm3_no_taffo.c:75]   --->   Operation 190 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 191 [3/7] (14.6ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1" [mm3_no_taffo.c:75]   --->   Operation 191 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 192 [4/7] (14.6ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1" [mm3_no_taffo.c:75]   --->   Operation 192 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 193 [5/7] (14.6ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1" [mm3_no_taffo.c:75]   --->   Operation 193 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 194 [6/7] (14.6ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1" [mm3_no_taffo.c:75]   --->   Operation 194 'readreq' 'gmem_load_48_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 195 [7/7] (14.6ns)   --->   "%gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1" [mm3_no_taffo.c:75]   --->   Operation 195 'readreq' 'gmem_load_50_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 196 [1/1] (1.78ns)   --->   "%add_ln75_10 = add i63 %sext_ln75_16, i63 10" [mm3_no_taffo.c:75]   --->   Operation 196 'add' 'add_ln75_10' <Predicate = (!icmp_ln75)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln75_10 = sext i63 %add_ln75_10" [mm3_no_taffo.c:75]   --->   Operation 197 'sext' 'sext_ln75_10' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "%gmem_addr_49 = getelementptr i32 %gmem, i64 %sext_ln75_10" [mm3_no_taffo.c:82]   --->   Operation 198 'getelementptr' 'gmem_addr_49' <Predicate = (!icmp_ln75)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 14.6>
ST_12 : Operation 199 [1/1] (14.6ns)   --->   "%gmem_addr_35_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_35" [mm3_no_taffo.c:75]   --->   Operation 199 'read' 'gmem_addr_35_read' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 200 [1/7] (14.6ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1" [mm3_no_taffo.c:75]   --->   Operation 200 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 201 [2/7] (14.6ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1" [mm3_no_taffo.c:75]   --->   Operation 201 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 202 [3/7] (14.6ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1" [mm3_no_taffo.c:75]   --->   Operation 202 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 203 [4/7] (14.6ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1" [mm3_no_taffo.c:75]   --->   Operation 203 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 204 [5/7] (14.6ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1" [mm3_no_taffo.c:75]   --->   Operation 204 'readreq' 'gmem_load_48_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 205 [6/7] (14.6ns)   --->   "%gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1" [mm3_no_taffo.c:75]   --->   Operation 205 'readreq' 'gmem_load_50_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 206 [7/7] (14.6ns)   --->   "%gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i32 1" [mm3_no_taffo.c:75]   --->   Operation 206 'readreq' 'gmem_load_52_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 207 [1/1] (1.78ns)   --->   "%add_ln75_11 = add i63 %sext_ln75_16, i63 11" [mm3_no_taffo.c:75]   --->   Operation 207 'add' 'add_ln75_11' <Predicate = (!icmp_ln75)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln75_11 = sext i63 %add_ln75_11" [mm3_no_taffo.c:75]   --->   Operation 208 'sext' 'sext_ln75_11' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_12 : Operation 209 [1/1] (0.00ns)   --->   "%gmem_addr_51 = getelementptr i32 %gmem, i64 %sext_ln75_11" [mm3_no_taffo.c:82]   --->   Operation 209 'getelementptr' 'gmem_addr_51' <Predicate = (!icmp_ln75)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 14.6>
ST_13 : Operation 210 [1/1] (14.6ns)   --->   "%gmem_addr_37_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_37" [mm3_no_taffo.c:75]   --->   Operation 210 'read' 'gmem_addr_37_read' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 211 [1/7] (14.6ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1" [mm3_no_taffo.c:75]   --->   Operation 211 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 212 [2/7] (14.6ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1" [mm3_no_taffo.c:75]   --->   Operation 212 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 213 [3/7] (14.6ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1" [mm3_no_taffo.c:75]   --->   Operation 213 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 214 [4/7] (14.6ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1" [mm3_no_taffo.c:75]   --->   Operation 214 'readreq' 'gmem_load_48_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 215 [5/7] (14.6ns)   --->   "%gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1" [mm3_no_taffo.c:75]   --->   Operation 215 'readreq' 'gmem_load_50_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 216 [6/7] (14.6ns)   --->   "%gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i32 1" [mm3_no_taffo.c:75]   --->   Operation 216 'readreq' 'gmem_load_52_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 217 [7/7] (14.6ns)   --->   "%gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i32 1" [mm3_no_taffo.c:75]   --->   Operation 217 'readreq' 'gmem_load_54_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 218 [1/1] (1.78ns)   --->   "%add_ln75_12 = add i63 %sext_ln75_16, i63 12" [mm3_no_taffo.c:75]   --->   Operation 218 'add' 'add_ln75_12' <Predicate = (!icmp_ln75)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln75_12 = sext i63 %add_ln75_12" [mm3_no_taffo.c:75]   --->   Operation 219 'sext' 'sext_ln75_12' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_13 : Operation 220 [1/1] (0.00ns)   --->   "%gmem_addr_53 = getelementptr i32 %gmem, i64 %sext_ln75_12" [mm3_no_taffo.c:82]   --->   Operation 220 'getelementptr' 'gmem_addr_53' <Predicate = (!icmp_ln75)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 14.6>
ST_14 : Operation 221 [1/1] (14.6ns)   --->   "%gmem_addr_39_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_39" [mm3_no_taffo.c:75]   --->   Operation 221 'read' 'gmem_addr_39_read' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 222 [1/7] (14.6ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1" [mm3_no_taffo.c:75]   --->   Operation 222 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 223 [2/7] (14.6ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1" [mm3_no_taffo.c:75]   --->   Operation 223 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 224 [3/7] (14.6ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1" [mm3_no_taffo.c:75]   --->   Operation 224 'readreq' 'gmem_load_48_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 225 [4/7] (14.6ns)   --->   "%gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1" [mm3_no_taffo.c:75]   --->   Operation 225 'readreq' 'gmem_load_50_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 226 [5/7] (14.6ns)   --->   "%gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i32 1" [mm3_no_taffo.c:75]   --->   Operation 226 'readreq' 'gmem_load_52_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 227 [6/7] (14.6ns)   --->   "%gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i32 1" [mm3_no_taffo.c:75]   --->   Operation 227 'readreq' 'gmem_load_54_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 228 [7/7] (14.6ns)   --->   "%gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i32 1" [mm3_no_taffo.c:75]   --->   Operation 228 'readreq' 'gmem_load_56_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 229 [1/1] (1.78ns)   --->   "%add_ln75_13 = add i63 %sext_ln75_16, i63 13" [mm3_no_taffo.c:75]   --->   Operation 229 'add' 'add_ln75_13' <Predicate = (!icmp_ln75)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln75_13 = sext i63 %add_ln75_13" [mm3_no_taffo.c:75]   --->   Operation 230 'sext' 'sext_ln75_13' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_14 : Operation 231 [1/1] (0.00ns)   --->   "%gmem_addr_55 = getelementptr i32 %gmem, i64 %sext_ln75_13" [mm3_no_taffo.c:82]   --->   Operation 231 'getelementptr' 'gmem_addr_55' <Predicate = (!icmp_ln75)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 14.6>
ST_15 : Operation 232 [1/1] (14.6ns)   --->   "%gmem_addr_41_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_41" [mm3_no_taffo.c:75]   --->   Operation 232 'read' 'gmem_addr_41_read' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 233 [1/7] (14.6ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1" [mm3_no_taffo.c:75]   --->   Operation 233 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 234 [2/7] (14.6ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1" [mm3_no_taffo.c:75]   --->   Operation 234 'readreq' 'gmem_load_48_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 235 [3/7] (14.6ns)   --->   "%gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1" [mm3_no_taffo.c:75]   --->   Operation 235 'readreq' 'gmem_load_50_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 236 [4/7] (14.6ns)   --->   "%gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i32 1" [mm3_no_taffo.c:75]   --->   Operation 236 'readreq' 'gmem_load_52_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 237 [5/7] (14.6ns)   --->   "%gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i32 1" [mm3_no_taffo.c:75]   --->   Operation 237 'readreq' 'gmem_load_54_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 238 [6/7] (14.6ns)   --->   "%gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i32 1" [mm3_no_taffo.c:75]   --->   Operation 238 'readreq' 'gmem_load_56_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 239 [7/7] (14.6ns)   --->   "%gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i32 1" [mm3_no_taffo.c:75]   --->   Operation 239 'readreq' 'gmem_load_58_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 240 [1/1] (1.78ns)   --->   "%add_ln75_14 = add i63 %sext_ln75_16, i63 14" [mm3_no_taffo.c:75]   --->   Operation 240 'add' 'add_ln75_14' <Predicate = (!icmp_ln75)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln75_14 = sext i63 %add_ln75_14" [mm3_no_taffo.c:75]   --->   Operation 241 'sext' 'sext_ln75_14' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_15 : Operation 242 [1/1] (0.00ns)   --->   "%gmem_addr_57 = getelementptr i32 %gmem, i64 %sext_ln75_14" [mm3_no_taffo.c:82]   --->   Operation 242 'getelementptr' 'gmem_addr_57' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_15 : Operation 243 [1/1] (1.78ns)   --->   "%add_ln75_15 = add i63 %sext_ln75_16, i63 15" [mm3_no_taffo.c:75]   --->   Operation 243 'add' 'add_ln75_15' <Predicate = (!icmp_ln75)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln75_15 = sext i63 %add_ln75_15" [mm3_no_taffo.c:75]   --->   Operation 244 'sext' 'sext_ln75_15' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_15 : Operation 245 [1/1] (0.00ns)   --->   "%gmem_addr_59 = getelementptr i32 %gmem, i64 %sext_ln75_15" [mm3_no_taffo.c:82]   --->   Operation 245 'getelementptr' 'gmem_addr_59' <Predicate = (!icmp_ln75)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 14.6>
ST_16 : Operation 246 [1/1] (14.6ns)   --->   "%gmem_addr_43_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_43" [mm3_no_taffo.c:75]   --->   Operation 246 'read' 'gmem_addr_43_read' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 247 [1/7] (14.6ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1" [mm3_no_taffo.c:75]   --->   Operation 247 'readreq' 'gmem_load_48_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 248 [2/7] (14.6ns)   --->   "%gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1" [mm3_no_taffo.c:75]   --->   Operation 248 'readreq' 'gmem_load_50_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 249 [3/7] (14.6ns)   --->   "%gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i32 1" [mm3_no_taffo.c:75]   --->   Operation 249 'readreq' 'gmem_load_52_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 250 [4/7] (14.6ns)   --->   "%gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i32 1" [mm3_no_taffo.c:75]   --->   Operation 250 'readreq' 'gmem_load_54_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 251 [5/7] (14.6ns)   --->   "%gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i32 1" [mm3_no_taffo.c:75]   --->   Operation 251 'readreq' 'gmem_load_56_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 252 [6/7] (14.6ns)   --->   "%gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i32 1" [mm3_no_taffo.c:75]   --->   Operation 252 'readreq' 'gmem_load_58_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 253 [7/7] (14.6ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i32 1" [mm3_no_taffo.c:75]   --->   Operation 253 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 14.6>
ST_17 : Operation 254 [1/1] (14.6ns)   --->   "%gmem_addr_45_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_45" [mm3_no_taffo.c:75]   --->   Operation 254 'read' 'gmem_addr_45_read' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 255 [1/7] (14.6ns)   --->   "%gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1" [mm3_no_taffo.c:75]   --->   Operation 255 'readreq' 'gmem_load_50_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 256 [2/7] (14.6ns)   --->   "%gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i32 1" [mm3_no_taffo.c:75]   --->   Operation 256 'readreq' 'gmem_load_52_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 257 [3/7] (14.6ns)   --->   "%gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i32 1" [mm3_no_taffo.c:75]   --->   Operation 257 'readreq' 'gmem_load_54_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 258 [4/7] (14.6ns)   --->   "%gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i32 1" [mm3_no_taffo.c:75]   --->   Operation 258 'readreq' 'gmem_load_56_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 259 [5/7] (14.6ns)   --->   "%gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i32 1" [mm3_no_taffo.c:75]   --->   Operation 259 'readreq' 'gmem_load_58_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 260 [6/7] (14.6ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i32 1" [mm3_no_taffo.c:75]   --->   Operation 260 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 261 [7/7] (14.6ns)   --->   "%gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i32 1" [mm3_no_taffo.c:75]   --->   Operation 261 'readreq' 'gmem_load_62_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 262 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln79, i2 0" [mm3_no_taffo.c:82]   --->   Operation 262 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_17 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i6 %shl_ln3" [mm3_no_taffo.c:82]   --->   Operation 263 'zext' 'zext_ln82' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_17 : Operation 264 [1/1] (1.81ns)   --->   "%add_ln82 = add i64 %zext_ln82, i64 %D_read" [mm3_no_taffo.c:82]   --->   Operation 264 'add' 'add_ln82' <Predicate = (!icmp_ln75)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln82, i32 2, i32 63" [mm3_no_taffo.c:82]   --->   Operation 265 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_17 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln82 = sext i62 %trunc_ln5" [mm3_no_taffo.c:82]   --->   Operation 266 'sext' 'sext_ln82' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_17 : Operation 267 [1/1] (0.00ns)   --->   "%gmem_addr_36 = getelementptr i32 %gmem, i64 %sext_ln82" [mm3_no_taffo.c:82]   --->   Operation 267 'getelementptr' 'gmem_addr_36' <Predicate = (!icmp_ln75)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 14.6>
ST_18 : Operation 268 [1/1] (14.6ns)   --->   "%gmem_addr_47_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_47" [mm3_no_taffo.c:75]   --->   Operation 268 'read' 'gmem_addr_47_read' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 269 [1/7] (14.6ns)   --->   "%gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i32 1" [mm3_no_taffo.c:75]   --->   Operation 269 'readreq' 'gmem_load_52_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 270 [2/7] (14.6ns)   --->   "%gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i32 1" [mm3_no_taffo.c:75]   --->   Operation 270 'readreq' 'gmem_load_54_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 271 [3/7] (14.6ns)   --->   "%gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i32 1" [mm3_no_taffo.c:75]   --->   Operation 271 'readreq' 'gmem_load_56_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 272 [4/7] (14.6ns)   --->   "%gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i32 1" [mm3_no_taffo.c:75]   --->   Operation 272 'readreq' 'gmem_load_58_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 273 [5/7] (14.6ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i32 1" [mm3_no_taffo.c:75]   --->   Operation 273 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 274 [6/7] (14.6ns)   --->   "%gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i32 1" [mm3_no_taffo.c:75]   --->   Operation 274 'readreq' 'gmem_load_62_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 275 [7/7] (14.6ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1" [mm3_no_taffo.c:82]   --->   Operation 275 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln82_1_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i4.i2, i1 1, i4 %trunc_ln79, i2 0" [mm3_no_taffo.c:82]   --->   Operation 276 'bitconcatenate' 'zext_ln82_1_cast' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_18 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln82_1 = zext i7 %zext_ln82_1_cast" [mm3_no_taffo.c:82]   --->   Operation 277 'zext' 'zext_ln82_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_18 : Operation 278 [1/1] (1.81ns)   --->   "%add_ln82_1 = add i64 %zext_ln82_1, i64 %D_read" [mm3_no_taffo.c:82]   --->   Operation 278 'add' 'add_ln82_1' <Predicate = (!icmp_ln75)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln82_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln82_1, i32 2, i32 63" [mm3_no_taffo.c:82]   --->   Operation 279 'partselect' 'trunc_ln82_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_18 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln82_1 = sext i62 %trunc_ln82_1" [mm3_no_taffo.c:82]   --->   Operation 280 'sext' 'sext_ln82_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_18 : Operation 281 [1/1] (0.00ns)   --->   "%gmem_addr_38 = getelementptr i32 %gmem, i64 %sext_ln82_1" [mm3_no_taffo.c:82]   --->   Operation 281 'getelementptr' 'gmem_addr_38' <Predicate = (!icmp_ln75)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 14.6>
ST_19 : Operation 282 [1/1] (14.6ns)   --->   "%gmem_addr_49_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_49" [mm3_no_taffo.c:75]   --->   Operation 282 'read' 'gmem_addr_49_read' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 283 [1/7] (14.6ns)   --->   "%gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i32 1" [mm3_no_taffo.c:75]   --->   Operation 283 'readreq' 'gmem_load_54_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 284 [2/7] (14.6ns)   --->   "%gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i32 1" [mm3_no_taffo.c:75]   --->   Operation 284 'readreq' 'gmem_load_56_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 285 [3/7] (14.6ns)   --->   "%gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i32 1" [mm3_no_taffo.c:75]   --->   Operation 285 'readreq' 'gmem_load_58_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 286 [4/7] (14.6ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i32 1" [mm3_no_taffo.c:75]   --->   Operation 286 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 287 [5/7] (14.6ns)   --->   "%gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i32 1" [mm3_no_taffo.c:75]   --->   Operation 287 'readreq' 'gmem_load_62_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 288 [6/7] (14.6ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1" [mm3_no_taffo.c:82]   --->   Operation 288 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 289 [7/7] (14.6ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1" [mm3_no_taffo.c:82]   --->   Operation 289 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln82_2_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i4.i2, i2 2, i4 %trunc_ln79, i2 0" [mm3_no_taffo.c:82]   --->   Operation 290 'bitconcatenate' 'zext_ln82_2_cast' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_19 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln82_2 = zext i8 %zext_ln82_2_cast" [mm3_no_taffo.c:82]   --->   Operation 291 'zext' 'zext_ln82_2' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_19 : Operation 292 [1/1] (1.81ns)   --->   "%add_ln82_2 = add i64 %zext_ln82_2, i64 %D_read" [mm3_no_taffo.c:82]   --->   Operation 292 'add' 'add_ln82_2' <Predicate = (!icmp_ln75)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln82_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln82_2, i32 2, i32 63" [mm3_no_taffo.c:82]   --->   Operation 293 'partselect' 'trunc_ln82_2' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_19 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln82_2 = sext i62 %trunc_ln82_2" [mm3_no_taffo.c:82]   --->   Operation 294 'sext' 'sext_ln82_2' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_19 : Operation 295 [1/1] (0.00ns)   --->   "%gmem_addr_40 = getelementptr i32 %gmem, i64 %sext_ln82_2" [mm3_no_taffo.c:82]   --->   Operation 295 'getelementptr' 'gmem_addr_40' <Predicate = (!icmp_ln75)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 14.6>
ST_20 : Operation 296 [1/1] (14.6ns)   --->   "%gmem_addr_51_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_51" [mm3_no_taffo.c:75]   --->   Operation 296 'read' 'gmem_addr_51_read' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 297 [1/7] (14.6ns)   --->   "%gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i32 1" [mm3_no_taffo.c:75]   --->   Operation 297 'readreq' 'gmem_load_56_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 298 [2/7] (14.6ns)   --->   "%gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i32 1" [mm3_no_taffo.c:75]   --->   Operation 298 'readreq' 'gmem_load_58_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 299 [3/7] (14.6ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i32 1" [mm3_no_taffo.c:75]   --->   Operation 299 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 300 [4/7] (14.6ns)   --->   "%gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i32 1" [mm3_no_taffo.c:75]   --->   Operation 300 'readreq' 'gmem_load_62_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 301 [5/7] (14.6ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1" [mm3_no_taffo.c:82]   --->   Operation 301 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 302 [6/7] (14.6ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1" [mm3_no_taffo.c:82]   --->   Operation 302 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 303 [7/7] (14.6ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1" [mm3_no_taffo.c:82]   --->   Operation 303 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln82_16 = sext i7 %zext_ln82_1_cast" [mm3_no_taffo.c:82]   --->   Operation 304 'sext' 'sext_ln82_16' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_20 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln82_3 = zext i8 %sext_ln82_16" [mm3_no_taffo.c:82]   --->   Operation 305 'zext' 'zext_ln82_3' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_20 : Operation 306 [1/1] (1.81ns)   --->   "%add_ln82_3 = add i64 %zext_ln82_3, i64 %D_read" [mm3_no_taffo.c:82]   --->   Operation 306 'add' 'add_ln82_3' <Predicate = (!icmp_ln75)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 307 [1/1] (0.00ns)   --->   "%trunc_ln82_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln82_3, i32 2, i32 63" [mm3_no_taffo.c:82]   --->   Operation 307 'partselect' 'trunc_ln82_3' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_20 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln82_3 = sext i62 %trunc_ln82_3" [mm3_no_taffo.c:82]   --->   Operation 308 'sext' 'sext_ln82_3' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_20 : Operation 309 [1/1] (0.00ns)   --->   "%gmem_addr_42 = getelementptr i32 %gmem, i64 %sext_ln82_3" [mm3_no_taffo.c:82]   --->   Operation 309 'getelementptr' 'gmem_addr_42' <Predicate = (!icmp_ln75)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 14.6>
ST_21 : Operation 310 [1/1] (14.6ns)   --->   "%gmem_addr_53_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_53" [mm3_no_taffo.c:75]   --->   Operation 310 'read' 'gmem_addr_53_read' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 311 [1/7] (14.6ns)   --->   "%gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i32 1" [mm3_no_taffo.c:75]   --->   Operation 311 'readreq' 'gmem_load_58_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 312 [2/7] (14.6ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i32 1" [mm3_no_taffo.c:75]   --->   Operation 312 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 313 [3/7] (14.6ns)   --->   "%gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i32 1" [mm3_no_taffo.c:75]   --->   Operation 313 'readreq' 'gmem_load_62_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 314 [4/7] (14.6ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1" [mm3_no_taffo.c:82]   --->   Operation 314 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 315 [5/7] (14.6ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1" [mm3_no_taffo.c:82]   --->   Operation 315 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 316 [6/7] (14.6ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1" [mm3_no_taffo.c:82]   --->   Operation 316 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 317 [7/7] (14.6ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1" [mm3_no_taffo.c:82]   --->   Operation 317 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln82_4_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i4.i2, i3 4, i4 %trunc_ln79, i2 0" [mm3_no_taffo.c:82]   --->   Operation 318 'bitconcatenate' 'zext_ln82_4_cast' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_21 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln82_4 = zext i9 %zext_ln82_4_cast" [mm3_no_taffo.c:82]   --->   Operation 319 'zext' 'zext_ln82_4' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_21 : Operation 320 [1/1] (1.81ns)   --->   "%add_ln82_4 = add i64 %zext_ln82_4, i64 %D_read" [mm3_no_taffo.c:82]   --->   Operation 320 'add' 'add_ln82_4' <Predicate = (!icmp_ln75)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln82_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln82_4, i32 2, i32 63" [mm3_no_taffo.c:82]   --->   Operation 321 'partselect' 'trunc_ln82_4' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_21 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln82_4 = sext i62 %trunc_ln82_4" [mm3_no_taffo.c:82]   --->   Operation 322 'sext' 'sext_ln82_4' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_21 : Operation 323 [1/1] (0.00ns)   --->   "%gmem_addr_44 = getelementptr i32 %gmem, i64 %sext_ln82_4" [mm3_no_taffo.c:82]   --->   Operation 323 'getelementptr' 'gmem_addr_44' <Predicate = (!icmp_ln75)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 14.6>
ST_22 : Operation 324 [1/1] (14.6ns)   --->   "%gmem_addr_55_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_55" [mm3_no_taffo.c:75]   --->   Operation 324 'read' 'gmem_addr_55_read' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 325 [1/7] (14.6ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i32 1" [mm3_no_taffo.c:75]   --->   Operation 325 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 326 [2/7] (14.6ns)   --->   "%gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i32 1" [mm3_no_taffo.c:75]   --->   Operation 326 'readreq' 'gmem_load_62_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 327 [3/7] (14.6ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1" [mm3_no_taffo.c:82]   --->   Operation 327 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 328 [4/7] (14.6ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1" [mm3_no_taffo.c:82]   --->   Operation 328 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 329 [5/7] (14.6ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1" [mm3_no_taffo.c:82]   --->   Operation 329 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 330 [6/7] (14.6ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1" [mm3_no_taffo.c:82]   --->   Operation 330 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 331 [7/7] (14.6ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1" [mm3_no_taffo.c:82]   --->   Operation 331 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln82_5_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i4.i2, i3 5, i4 %trunc_ln79, i2 0" [mm3_no_taffo.c:82]   --->   Operation 332 'bitconcatenate' 'zext_ln82_5_cast' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_22 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln82_5 = zext i9 %zext_ln82_5_cast" [mm3_no_taffo.c:82]   --->   Operation 333 'zext' 'zext_ln82_5' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_22 : Operation 334 [1/1] (1.81ns)   --->   "%add_ln82_5 = add i64 %zext_ln82_5, i64 %D_read" [mm3_no_taffo.c:82]   --->   Operation 334 'add' 'add_ln82_5' <Predicate = (!icmp_ln75)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln82_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln82_5, i32 2, i32 63" [mm3_no_taffo.c:82]   --->   Operation 335 'partselect' 'trunc_ln82_5' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_22 : Operation 336 [1/1] (0.00ns)   --->   "%sext_ln82_5 = sext i62 %trunc_ln82_5" [mm3_no_taffo.c:82]   --->   Operation 336 'sext' 'sext_ln82_5' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_22 : Operation 337 [1/1] (0.00ns)   --->   "%gmem_addr_46 = getelementptr i32 %gmem, i64 %sext_ln82_5" [mm3_no_taffo.c:82]   --->   Operation 337 'getelementptr' 'gmem_addr_46' <Predicate = (!icmp_ln75)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 14.6>
ST_23 : Operation 338 [1/1] (14.6ns)   --->   "%gmem_addr_57_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_57" [mm3_no_taffo.c:75]   --->   Operation 338 'read' 'gmem_addr_57_read' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 339 [1/7] (14.6ns)   --->   "%gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i32 1" [mm3_no_taffo.c:75]   --->   Operation 339 'readreq' 'gmem_load_62_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 340 [2/7] (14.6ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1" [mm3_no_taffo.c:82]   --->   Operation 340 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 341 [3/7] (14.6ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1" [mm3_no_taffo.c:82]   --->   Operation 341 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 342 [4/7] (14.6ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1" [mm3_no_taffo.c:82]   --->   Operation 342 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 343 [5/7] (14.6ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1" [mm3_no_taffo.c:82]   --->   Operation 343 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 344 [6/7] (14.6ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1" [mm3_no_taffo.c:82]   --->   Operation 344 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 345 [7/7] (14.6ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1" [mm3_no_taffo.c:82]   --->   Operation 345 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 346 [1/1] (0.00ns)   --->   "%sext_ln82_17 = sext i8 %zext_ln82_2_cast" [mm3_no_taffo.c:82]   --->   Operation 346 'sext' 'sext_ln82_17' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_23 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln82_6 = zext i9 %sext_ln82_17" [mm3_no_taffo.c:82]   --->   Operation 347 'zext' 'zext_ln82_6' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_23 : Operation 348 [1/1] (1.81ns)   --->   "%add_ln82_6 = add i64 %zext_ln82_6, i64 %D_read" [mm3_no_taffo.c:82]   --->   Operation 348 'add' 'add_ln82_6' <Predicate = (!icmp_ln75)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 349 [1/1] (0.00ns)   --->   "%trunc_ln82_6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln82_6, i32 2, i32 63" [mm3_no_taffo.c:82]   --->   Operation 349 'partselect' 'trunc_ln82_6' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_23 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln82_6 = sext i62 %trunc_ln82_6" [mm3_no_taffo.c:82]   --->   Operation 350 'sext' 'sext_ln82_6' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_23 : Operation 351 [1/1] (0.00ns)   --->   "%gmem_addr_48 = getelementptr i32 %gmem, i64 %sext_ln82_6" [mm3_no_taffo.c:82]   --->   Operation 351 'getelementptr' 'gmem_addr_48' <Predicate = (!icmp_ln75)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 14.6>
ST_24 : Operation 352 [1/1] (14.6ns)   --->   "%gmem_addr_59_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_59" [mm3_no_taffo.c:75]   --->   Operation 352 'read' 'gmem_addr_59_read' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 353 [1/7] (14.6ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1" [mm3_no_taffo.c:82]   --->   Operation 353 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 354 [2/7] (14.6ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1" [mm3_no_taffo.c:82]   --->   Operation 354 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 355 [3/7] (14.6ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1" [mm3_no_taffo.c:82]   --->   Operation 355 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 356 [4/7] (14.6ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1" [mm3_no_taffo.c:82]   --->   Operation 356 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 357 [5/7] (14.6ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1" [mm3_no_taffo.c:82]   --->   Operation 357 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 358 [6/7] (14.6ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1" [mm3_no_taffo.c:82]   --->   Operation 358 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 359 [7/7] (14.6ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1" [mm3_no_taffo.c:82]   --->   Operation 359 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 360 [1/1] (0.00ns)   --->   "%sext_ln82_18 = sext i7 %zext_ln82_1_cast" [mm3_no_taffo.c:82]   --->   Operation 360 'sext' 'sext_ln82_18' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_24 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln82_7 = zext i9 %sext_ln82_18" [mm3_no_taffo.c:82]   --->   Operation 361 'zext' 'zext_ln82_7' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_24 : Operation 362 [1/1] (1.81ns)   --->   "%add_ln82_7 = add i64 %zext_ln82_7, i64 %D_read" [mm3_no_taffo.c:82]   --->   Operation 362 'add' 'add_ln82_7' <Predicate = (!icmp_ln75)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 363 [1/1] (0.00ns)   --->   "%trunc_ln82_7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln82_7, i32 2, i32 63" [mm3_no_taffo.c:82]   --->   Operation 363 'partselect' 'trunc_ln82_7' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_24 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln82_7 = sext i62 %trunc_ln82_7" [mm3_no_taffo.c:82]   --->   Operation 364 'sext' 'sext_ln82_7' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_24 : Operation 365 [1/1] (0.00ns)   --->   "%gmem_addr_50 = getelementptr i32 %gmem, i64 %sext_ln82_7" [mm3_no_taffo.c:82]   --->   Operation 365 'getelementptr' 'gmem_addr_50' <Predicate = (!icmp_ln75)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 14.6>
ST_25 : Operation 366 [1/1] (14.6ns)   --->   "%gmem_addr_36_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_36" [mm3_no_taffo.c:82]   --->   Operation 366 'read' 'gmem_addr_36_read' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 367 [1/7] (14.6ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1" [mm3_no_taffo.c:82]   --->   Operation 367 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 368 [2/7] (14.6ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1" [mm3_no_taffo.c:82]   --->   Operation 368 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 369 [3/7] (14.6ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1" [mm3_no_taffo.c:82]   --->   Operation 369 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 370 [4/7] (14.6ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1" [mm3_no_taffo.c:82]   --->   Operation 370 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 371 [5/7] (14.6ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1" [mm3_no_taffo.c:82]   --->   Operation 371 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 372 [6/7] (14.6ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1" [mm3_no_taffo.c:82]   --->   Operation 372 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 373 [7/7] (14.6ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i32 1" [mm3_no_taffo.c:82]   --->   Operation 373 'readreq' 'gmem_load_47_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln82_8_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 8, i4 %trunc_ln79, i2 0" [mm3_no_taffo.c:82]   --->   Operation 374 'bitconcatenate' 'zext_ln82_8_cast' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_25 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln82_8 = zext i10 %zext_ln82_8_cast" [mm3_no_taffo.c:82]   --->   Operation 375 'zext' 'zext_ln82_8' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_25 : Operation 376 [1/1] (1.81ns)   --->   "%add_ln82_8 = add i64 %zext_ln82_8, i64 %D_read" [mm3_no_taffo.c:82]   --->   Operation 376 'add' 'add_ln82_8' <Predicate = (!icmp_ln75)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 377 [1/1] (0.00ns)   --->   "%trunc_ln82_8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln82_8, i32 2, i32 63" [mm3_no_taffo.c:82]   --->   Operation 377 'partselect' 'trunc_ln82_8' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_25 : Operation 378 [1/1] (0.00ns)   --->   "%sext_ln82_8 = sext i62 %trunc_ln82_8" [mm3_no_taffo.c:82]   --->   Operation 378 'sext' 'sext_ln82_8' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_25 : Operation 379 [1/1] (0.00ns)   --->   "%gmem_addr_52 = getelementptr i32 %gmem, i64 %sext_ln82_8" [mm3_no_taffo.c:82]   --->   Operation 379 'getelementptr' 'gmem_addr_52' <Predicate = (!icmp_ln75)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 14.6>
ST_26 : Operation 380 [1/1] (0.00ns)   --->   "%bitcast_ln75 = bitcast i32 %gmem_addr_read" [mm3_no_taffo.c:75]   --->   Operation 380 'bitcast' 'bitcast_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 381 [1/1] (0.00ns)   --->   "%bitcast_ln82_1 = bitcast i32 %gmem_addr_36_read" [mm3_no_taffo.c:82]   --->   Operation 381 'bitcast' 'bitcast_ln82_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 382 [2/2] (8.46ns)   --->   "%mul1 = fmul i32 %bitcast_ln75, i32 %bitcast_ln82_1" [mm3_no_taffo.c:82]   --->   Operation 382 'fmul' 'mul1' <Predicate = (!icmp_ln75)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 383 [1/1] (14.6ns)   --->   "%gmem_addr_38_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_38" [mm3_no_taffo.c:82]   --->   Operation 383 'read' 'gmem_addr_38_read' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 384 [1/7] (14.6ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1" [mm3_no_taffo.c:82]   --->   Operation 384 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 385 [2/7] (14.6ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1" [mm3_no_taffo.c:82]   --->   Operation 385 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 386 [3/7] (14.6ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1" [mm3_no_taffo.c:82]   --->   Operation 386 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 387 [4/7] (14.6ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1" [mm3_no_taffo.c:82]   --->   Operation 387 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 388 [5/7] (14.6ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1" [mm3_no_taffo.c:82]   --->   Operation 388 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 389 [6/7] (14.6ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i32 1" [mm3_no_taffo.c:82]   --->   Operation 389 'readreq' 'gmem_load_47_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 390 [7/7] (14.6ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i32 1" [mm3_no_taffo.c:82]   --->   Operation 390 'readreq' 'gmem_load_49_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln82_9_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 9, i4 %trunc_ln79, i2 0" [mm3_no_taffo.c:82]   --->   Operation 391 'bitconcatenate' 'zext_ln82_9_cast' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln82_9 = zext i10 %zext_ln82_9_cast" [mm3_no_taffo.c:82]   --->   Operation 392 'zext' 'zext_ln82_9' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 393 [1/1] (1.81ns)   --->   "%add_ln82_9 = add i64 %zext_ln82_9, i64 %D_read" [mm3_no_taffo.c:82]   --->   Operation 393 'add' 'add_ln82_9' <Predicate = (!icmp_ln75)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 394 [1/1] (0.00ns)   --->   "%trunc_ln82_9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln82_9, i32 2, i32 63" [mm3_no_taffo.c:82]   --->   Operation 394 'partselect' 'trunc_ln82_9' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 395 [1/1] (0.00ns)   --->   "%sext_ln82_9 = sext i62 %trunc_ln82_9" [mm3_no_taffo.c:82]   --->   Operation 395 'sext' 'sext_ln82_9' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 396 [1/1] (0.00ns)   --->   "%gmem_addr_54 = getelementptr i32 %gmem, i64 %sext_ln82_9" [mm3_no_taffo.c:82]   --->   Operation 396 'getelementptr' 'gmem_addr_54' <Predicate = (!icmp_ln75)> <Delay = 0.00>

State 27 <SV = 26> <Delay = 14.6>
ST_27 : Operation 397 [1/1] (0.00ns)   --->   "%bitcast_ln75_1 = bitcast i32 %gmem_addr_33_read" [mm3_no_taffo.c:75]   --->   Operation 397 'bitcast' 'bitcast_ln75_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_27 : Operation 398 [1/2] (8.46ns)   --->   "%mul1 = fmul i32 %bitcast_ln75, i32 %bitcast_ln82_1" [mm3_no_taffo.c:82]   --->   Operation 398 'fmul' 'mul1' <Predicate = (!icmp_ln75)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 399 [1/1] (0.00ns)   --->   "%bitcast_ln82_2 = bitcast i32 %gmem_addr_38_read" [mm3_no_taffo.c:82]   --->   Operation 399 'bitcast' 'bitcast_ln82_2' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_27 : Operation 400 [2/2] (8.46ns)   --->   "%mul1_1 = fmul i32 %bitcast_ln75_1, i32 %bitcast_ln82_2" [mm3_no_taffo.c:82]   --->   Operation 400 'fmul' 'mul1_1' <Predicate = (!icmp_ln75)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 401 [1/1] (14.6ns)   --->   "%gmem_addr_40_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_40" [mm3_no_taffo.c:82]   --->   Operation 401 'read' 'gmem_addr_40_read' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 402 [1/7] (14.6ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1" [mm3_no_taffo.c:82]   --->   Operation 402 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 403 [2/7] (14.6ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1" [mm3_no_taffo.c:82]   --->   Operation 403 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 404 [3/7] (14.6ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1" [mm3_no_taffo.c:82]   --->   Operation 404 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 405 [4/7] (14.6ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1" [mm3_no_taffo.c:82]   --->   Operation 405 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 406 [5/7] (14.6ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i32 1" [mm3_no_taffo.c:82]   --->   Operation 406 'readreq' 'gmem_load_47_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 407 [6/7] (14.6ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i32 1" [mm3_no_taffo.c:82]   --->   Operation 407 'readreq' 'gmem_load_49_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 408 [7/7] (14.6ns)   --->   "%gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i32 1" [mm3_no_taffo.c:82]   --->   Operation 408 'readreq' 'gmem_load_51_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln82_10_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 10, i4 %trunc_ln79, i2 0" [mm3_no_taffo.c:82]   --->   Operation 409 'bitconcatenate' 'zext_ln82_10_cast' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_27 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln82_10 = zext i10 %zext_ln82_10_cast" [mm3_no_taffo.c:82]   --->   Operation 410 'zext' 'zext_ln82_10' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_27 : Operation 411 [1/1] (1.81ns)   --->   "%add_ln82_10 = add i64 %zext_ln82_10, i64 %D_read" [mm3_no_taffo.c:82]   --->   Operation 411 'add' 'add_ln82_10' <Predicate = (!icmp_ln75)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 412 [1/1] (0.00ns)   --->   "%trunc_ln82_s = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln82_10, i32 2, i32 63" [mm3_no_taffo.c:82]   --->   Operation 412 'partselect' 'trunc_ln82_s' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_27 : Operation 413 [1/1] (0.00ns)   --->   "%sext_ln82_10 = sext i62 %trunc_ln82_s" [mm3_no_taffo.c:82]   --->   Operation 413 'sext' 'sext_ln82_10' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_27 : Operation 414 [1/1] (0.00ns)   --->   "%gmem_addr_56 = getelementptr i32 %gmem, i64 %sext_ln82_10" [mm3_no_taffo.c:82]   --->   Operation 414 'getelementptr' 'gmem_addr_56' <Predicate = (!icmp_ln75)> <Delay = 0.00>

State 28 <SV = 27> <Delay = 14.6>
ST_28 : Operation 415 [1/1] (0.00ns)   --->   "%bitcast_ln75_2 = bitcast i32 %gmem_addr_34_read" [mm3_no_taffo.c:75]   --->   Operation 415 'bitcast' 'bitcast_ln75_2' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 416 [2/2] (13.1ns)   --->   "%add1 = fadd i32 %mul1, i32 0" [mm3_no_taffo.c:82]   --->   Operation 416 'fadd' 'add1' <Predicate = (!icmp_ln75)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 417 [1/2] (8.46ns)   --->   "%mul1_1 = fmul i32 %bitcast_ln75_1, i32 %bitcast_ln82_2" [mm3_no_taffo.c:82]   --->   Operation 417 'fmul' 'mul1_1' <Predicate = (!icmp_ln75)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 418 [1/1] (0.00ns)   --->   "%bitcast_ln82_3 = bitcast i32 %gmem_addr_40_read" [mm3_no_taffo.c:82]   --->   Operation 418 'bitcast' 'bitcast_ln82_3' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 419 [2/2] (8.46ns)   --->   "%mul1_2 = fmul i32 %bitcast_ln75_2, i32 %bitcast_ln82_3" [mm3_no_taffo.c:82]   --->   Operation 419 'fmul' 'mul1_2' <Predicate = (!icmp_ln75)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 420 [1/1] (14.6ns)   --->   "%gmem_addr_42_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_42" [mm3_no_taffo.c:82]   --->   Operation 420 'read' 'gmem_addr_42_read' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 421 [1/7] (14.6ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1" [mm3_no_taffo.c:82]   --->   Operation 421 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 422 [2/7] (14.6ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1" [mm3_no_taffo.c:82]   --->   Operation 422 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 423 [3/7] (14.6ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1" [mm3_no_taffo.c:82]   --->   Operation 423 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 424 [4/7] (14.6ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i32 1" [mm3_no_taffo.c:82]   --->   Operation 424 'readreq' 'gmem_load_47_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 425 [5/7] (14.6ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i32 1" [mm3_no_taffo.c:82]   --->   Operation 425 'readreq' 'gmem_load_49_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 426 [6/7] (14.6ns)   --->   "%gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i32 1" [mm3_no_taffo.c:82]   --->   Operation 426 'readreq' 'gmem_load_51_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 427 [7/7] (14.6ns)   --->   "%gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i32 1" [mm3_no_taffo.c:82]   --->   Operation 427 'readreq' 'gmem_load_53_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln82_11_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 11, i4 %trunc_ln79, i2 0" [mm3_no_taffo.c:82]   --->   Operation 428 'bitconcatenate' 'zext_ln82_11_cast' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln82_11 = zext i10 %zext_ln82_11_cast" [mm3_no_taffo.c:82]   --->   Operation 429 'zext' 'zext_ln82_11' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 430 [1/1] (1.81ns)   --->   "%add_ln82_11 = add i64 %zext_ln82_11, i64 %D_read" [mm3_no_taffo.c:82]   --->   Operation 430 'add' 'add_ln82_11' <Predicate = (!icmp_ln75)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 431 [1/1] (0.00ns)   --->   "%trunc_ln82_10 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln82_11, i32 2, i32 63" [mm3_no_taffo.c:82]   --->   Operation 431 'partselect' 'trunc_ln82_10' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 432 [1/1] (0.00ns)   --->   "%sext_ln82_11 = sext i62 %trunc_ln82_10" [mm3_no_taffo.c:82]   --->   Operation 432 'sext' 'sext_ln82_11' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 433 [1/1] (0.00ns)   --->   "%gmem_addr_58 = getelementptr i32 %gmem, i64 %sext_ln82_11" [mm3_no_taffo.c:82]   --->   Operation 433 'getelementptr' 'gmem_addr_58' <Predicate = (!icmp_ln75)> <Delay = 0.00>

State 29 <SV = 28> <Delay = 14.6>
ST_29 : Operation 434 [1/1] (0.00ns)   --->   "%bitcast_ln75_3 = bitcast i32 %gmem_addr_35_read" [mm3_no_taffo.c:75]   --->   Operation 434 'bitcast' 'bitcast_ln75_3' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 435 [1/2] (13.1ns)   --->   "%add1 = fadd i32 %mul1, i32 0" [mm3_no_taffo.c:82]   --->   Operation 435 'fadd' 'add1' <Predicate = (!icmp_ln75)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 436 [1/2] (8.46ns)   --->   "%mul1_2 = fmul i32 %bitcast_ln75_2, i32 %bitcast_ln82_3" [mm3_no_taffo.c:82]   --->   Operation 436 'fmul' 'mul1_2' <Predicate = (!icmp_ln75)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 437 [1/1] (0.00ns)   --->   "%bitcast_ln82_4 = bitcast i32 %gmem_addr_42_read" [mm3_no_taffo.c:82]   --->   Operation 437 'bitcast' 'bitcast_ln82_4' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 438 [2/2] (8.46ns)   --->   "%mul1_3 = fmul i32 %bitcast_ln75_3, i32 %bitcast_ln82_4" [mm3_no_taffo.c:82]   --->   Operation 438 'fmul' 'mul1_3' <Predicate = (!icmp_ln75)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 439 [1/1] (14.6ns)   --->   "%gmem_addr_44_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_44" [mm3_no_taffo.c:82]   --->   Operation 439 'read' 'gmem_addr_44_read' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 440 [1/7] (14.6ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1" [mm3_no_taffo.c:82]   --->   Operation 440 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 441 [2/7] (14.6ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1" [mm3_no_taffo.c:82]   --->   Operation 441 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 442 [3/7] (14.6ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i32 1" [mm3_no_taffo.c:82]   --->   Operation 442 'readreq' 'gmem_load_47_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 443 [4/7] (14.6ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i32 1" [mm3_no_taffo.c:82]   --->   Operation 443 'readreq' 'gmem_load_49_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 444 [5/7] (14.6ns)   --->   "%gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i32 1" [mm3_no_taffo.c:82]   --->   Operation 444 'readreq' 'gmem_load_51_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 445 [6/7] (14.6ns)   --->   "%gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i32 1" [mm3_no_taffo.c:82]   --->   Operation 445 'readreq' 'gmem_load_53_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 446 [7/7] (14.6ns)   --->   "%gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i32 1" [mm3_no_taffo.c:82]   --->   Operation 446 'readreq' 'gmem_load_55_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 447 [1/1] (0.00ns)   --->   "%sext_ln82_19 = sext i9 %zext_ln82_4_cast" [mm3_no_taffo.c:82]   --->   Operation 447 'sext' 'sext_ln82_19' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln82_12 = zext i10 %sext_ln82_19" [mm3_no_taffo.c:82]   --->   Operation 448 'zext' 'zext_ln82_12' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 449 [1/1] (1.81ns)   --->   "%add_ln82_12 = add i64 %zext_ln82_12, i64 %D_read" [mm3_no_taffo.c:82]   --->   Operation 449 'add' 'add_ln82_12' <Predicate = (!icmp_ln75)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 450 [1/1] (0.00ns)   --->   "%trunc_ln82_11 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln82_12, i32 2, i32 63" [mm3_no_taffo.c:82]   --->   Operation 450 'partselect' 'trunc_ln82_11' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 451 [1/1] (0.00ns)   --->   "%sext_ln82_12 = sext i62 %trunc_ln82_11" [mm3_no_taffo.c:82]   --->   Operation 451 'sext' 'sext_ln82_12' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 452 [1/1] (0.00ns)   --->   "%gmem_addr_60 = getelementptr i32 %gmem, i64 %sext_ln82_12" [mm3_no_taffo.c:82]   --->   Operation 452 'getelementptr' 'gmem_addr_60' <Predicate = (!icmp_ln75)> <Delay = 0.00>

State 30 <SV = 29> <Delay = 14.6>
ST_30 : Operation 453 [1/1] (0.00ns)   --->   "%bitcast_ln75_4 = bitcast i32 %gmem_addr_37_read" [mm3_no_taffo.c:75]   --->   Operation 453 'bitcast' 'bitcast_ln75_4' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 454 [2/2] (13.1ns)   --->   "%add1_1 = fadd i32 %add1, i32 %mul1_1" [mm3_no_taffo.c:82]   --->   Operation 454 'fadd' 'add1_1' <Predicate = (!icmp_ln75)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 455 [1/2] (8.46ns)   --->   "%mul1_3 = fmul i32 %bitcast_ln75_3, i32 %bitcast_ln82_4" [mm3_no_taffo.c:82]   --->   Operation 455 'fmul' 'mul1_3' <Predicate = (!icmp_ln75)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 456 [1/1] (0.00ns)   --->   "%bitcast_ln82_5 = bitcast i32 %gmem_addr_44_read" [mm3_no_taffo.c:82]   --->   Operation 456 'bitcast' 'bitcast_ln82_5' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 457 [2/2] (8.46ns)   --->   "%mul1_4 = fmul i32 %bitcast_ln75_4, i32 %bitcast_ln82_5" [mm3_no_taffo.c:82]   --->   Operation 457 'fmul' 'mul1_4' <Predicate = (!icmp_ln75)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 458 [1/1] (14.6ns)   --->   "%gmem_addr_46_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_46" [mm3_no_taffo.c:82]   --->   Operation 458 'read' 'gmem_addr_46_read' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 459 [1/7] (14.6ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1" [mm3_no_taffo.c:82]   --->   Operation 459 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 460 [2/7] (14.6ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i32 1" [mm3_no_taffo.c:82]   --->   Operation 460 'readreq' 'gmem_load_47_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 461 [3/7] (14.6ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i32 1" [mm3_no_taffo.c:82]   --->   Operation 461 'readreq' 'gmem_load_49_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 462 [4/7] (14.6ns)   --->   "%gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i32 1" [mm3_no_taffo.c:82]   --->   Operation 462 'readreq' 'gmem_load_51_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 463 [5/7] (14.6ns)   --->   "%gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i32 1" [mm3_no_taffo.c:82]   --->   Operation 463 'readreq' 'gmem_load_53_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 464 [6/7] (14.6ns)   --->   "%gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i32 1" [mm3_no_taffo.c:82]   --->   Operation 464 'readreq' 'gmem_load_55_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 465 [7/7] (14.6ns)   --->   "%gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i32 1" [mm3_no_taffo.c:82]   --->   Operation 465 'readreq' 'gmem_load_57_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 466 [1/1] (0.00ns)   --->   "%sext_ln82_20 = sext i9 %zext_ln82_5_cast" [mm3_no_taffo.c:82]   --->   Operation 466 'sext' 'sext_ln82_20' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln82_13 = zext i10 %sext_ln82_20" [mm3_no_taffo.c:82]   --->   Operation 467 'zext' 'zext_ln82_13' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 468 [1/1] (1.81ns)   --->   "%add_ln82_13 = add i64 %zext_ln82_13, i64 %D_read" [mm3_no_taffo.c:82]   --->   Operation 468 'add' 'add_ln82_13' <Predicate = (!icmp_ln75)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 469 [1/1] (0.00ns)   --->   "%trunc_ln82_12 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln82_13, i32 2, i32 63" [mm3_no_taffo.c:82]   --->   Operation 469 'partselect' 'trunc_ln82_12' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 470 [1/1] (0.00ns)   --->   "%sext_ln82_13 = sext i62 %trunc_ln82_12" [mm3_no_taffo.c:82]   --->   Operation 470 'sext' 'sext_ln82_13' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 471 [1/1] (0.00ns)   --->   "%gmem_addr_61 = getelementptr i32 %gmem, i64 %sext_ln82_13" [mm3_no_taffo.c:82]   --->   Operation 471 'getelementptr' 'gmem_addr_61' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 472 [1/1] (0.00ns)   --->   "%sext_ln82_21 = sext i8 %zext_ln82_2_cast" [mm3_no_taffo.c:82]   --->   Operation 472 'sext' 'sext_ln82_21' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln82_14 = zext i10 %sext_ln82_21" [mm3_no_taffo.c:82]   --->   Operation 473 'zext' 'zext_ln82_14' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 474 [1/1] (1.81ns)   --->   "%add_ln82_14 = add i64 %zext_ln82_14, i64 %D_read" [mm3_no_taffo.c:82]   --->   Operation 474 'add' 'add_ln82_14' <Predicate = (!icmp_ln75)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 475 [1/1] (0.00ns)   --->   "%trunc_ln82_13 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln82_14, i32 2, i32 63" [mm3_no_taffo.c:82]   --->   Operation 475 'partselect' 'trunc_ln82_13' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 476 [1/1] (0.00ns)   --->   "%sext_ln82_14 = sext i62 %trunc_ln82_13" [mm3_no_taffo.c:82]   --->   Operation 476 'sext' 'sext_ln82_14' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 477 [1/1] (0.00ns)   --->   "%gmem_addr_62 = getelementptr i32 %gmem, i64 %sext_ln82_14" [mm3_no_taffo.c:82]   --->   Operation 477 'getelementptr' 'gmem_addr_62' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 478 [1/1] (0.00ns)   --->   "%sext_ln82_22 = sext i7 %zext_ln82_1_cast" [mm3_no_taffo.c:82]   --->   Operation 478 'sext' 'sext_ln82_22' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln82_15 = zext i10 %sext_ln82_22" [mm3_no_taffo.c:82]   --->   Operation 479 'zext' 'zext_ln82_15' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 480 [1/1] (1.81ns)   --->   "%add_ln82_15 = add i64 %zext_ln82_15, i64 %D_read" [mm3_no_taffo.c:82]   --->   Operation 480 'add' 'add_ln82_15' <Predicate = (!icmp_ln75)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 481 [1/1] (0.00ns)   --->   "%trunc_ln82_14 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln82_15, i32 2, i32 63" [mm3_no_taffo.c:82]   --->   Operation 481 'partselect' 'trunc_ln82_14' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 482 [1/1] (0.00ns)   --->   "%sext_ln82_15 = sext i62 %trunc_ln82_14" [mm3_no_taffo.c:82]   --->   Operation 482 'sext' 'sext_ln82_15' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 483 [1/1] (0.00ns)   --->   "%gmem_addr_63 = getelementptr i32 %gmem, i64 %sext_ln82_15" [mm3_no_taffo.c:82]   --->   Operation 483 'getelementptr' 'gmem_addr_63' <Predicate = (!icmp_ln75)> <Delay = 0.00>

State 31 <SV = 30> <Delay = 14.6>
ST_31 : Operation 484 [1/1] (0.00ns)   --->   "%bitcast_ln75_5 = bitcast i32 %gmem_addr_39_read" [mm3_no_taffo.c:75]   --->   Operation 484 'bitcast' 'bitcast_ln75_5' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_31 : Operation 485 [1/2] (13.1ns)   --->   "%add1_1 = fadd i32 %add1, i32 %mul1_1" [mm3_no_taffo.c:82]   --->   Operation 485 'fadd' 'add1_1' <Predicate = (!icmp_ln75)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 486 [1/2] (8.46ns)   --->   "%mul1_4 = fmul i32 %bitcast_ln75_4, i32 %bitcast_ln82_5" [mm3_no_taffo.c:82]   --->   Operation 486 'fmul' 'mul1_4' <Predicate = (!icmp_ln75)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 487 [1/1] (0.00ns)   --->   "%bitcast_ln82_6 = bitcast i32 %gmem_addr_46_read" [mm3_no_taffo.c:82]   --->   Operation 487 'bitcast' 'bitcast_ln82_6' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_31 : Operation 488 [2/2] (8.46ns)   --->   "%mul1_5 = fmul i32 %bitcast_ln75_5, i32 %bitcast_ln82_6" [mm3_no_taffo.c:82]   --->   Operation 488 'fmul' 'mul1_5' <Predicate = (!icmp_ln75)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 489 [1/1] (14.6ns)   --->   "%gmem_addr_48_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_48" [mm3_no_taffo.c:82]   --->   Operation 489 'read' 'gmem_addr_48_read' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 490 [1/7] (14.6ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i32 1" [mm3_no_taffo.c:82]   --->   Operation 490 'readreq' 'gmem_load_47_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 491 [2/7] (14.6ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i32 1" [mm3_no_taffo.c:82]   --->   Operation 491 'readreq' 'gmem_load_49_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 492 [3/7] (14.6ns)   --->   "%gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i32 1" [mm3_no_taffo.c:82]   --->   Operation 492 'readreq' 'gmem_load_51_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 493 [4/7] (14.6ns)   --->   "%gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i32 1" [mm3_no_taffo.c:82]   --->   Operation 493 'readreq' 'gmem_load_53_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 494 [5/7] (14.6ns)   --->   "%gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i32 1" [mm3_no_taffo.c:82]   --->   Operation 494 'readreq' 'gmem_load_55_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 495 [6/7] (14.6ns)   --->   "%gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i32 1" [mm3_no_taffo.c:82]   --->   Operation 495 'readreq' 'gmem_load_57_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 496 [7/7] (14.6ns)   --->   "%gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i32 1" [mm3_no_taffo.c:82]   --->   Operation 496 'readreq' 'gmem_load_59_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 14.6>
ST_32 : Operation 497 [1/1] (0.00ns)   --->   "%bitcast_ln75_6 = bitcast i32 %gmem_addr_41_read" [mm3_no_taffo.c:75]   --->   Operation 497 'bitcast' 'bitcast_ln75_6' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_32 : Operation 498 [2/2] (13.1ns)   --->   "%add1_2 = fadd i32 %add1_1, i32 %mul1_2" [mm3_no_taffo.c:82]   --->   Operation 498 'fadd' 'add1_2' <Predicate = (!icmp_ln75)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 499 [1/2] (8.46ns)   --->   "%mul1_5 = fmul i32 %bitcast_ln75_5, i32 %bitcast_ln82_6" [mm3_no_taffo.c:82]   --->   Operation 499 'fmul' 'mul1_5' <Predicate = (!icmp_ln75)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 500 [1/1] (0.00ns)   --->   "%bitcast_ln82_7 = bitcast i32 %gmem_addr_48_read" [mm3_no_taffo.c:82]   --->   Operation 500 'bitcast' 'bitcast_ln82_7' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_32 : Operation 501 [2/2] (8.46ns)   --->   "%mul1_6 = fmul i32 %bitcast_ln75_6, i32 %bitcast_ln82_7" [mm3_no_taffo.c:82]   --->   Operation 501 'fmul' 'mul1_6' <Predicate = (!icmp_ln75)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 502 [1/1] (14.6ns)   --->   "%gmem_addr_50_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_50" [mm3_no_taffo.c:82]   --->   Operation 502 'read' 'gmem_addr_50_read' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 503 [1/7] (14.6ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i32 1" [mm3_no_taffo.c:82]   --->   Operation 503 'readreq' 'gmem_load_49_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 504 [2/7] (14.6ns)   --->   "%gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i32 1" [mm3_no_taffo.c:82]   --->   Operation 504 'readreq' 'gmem_load_51_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 505 [3/7] (14.6ns)   --->   "%gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i32 1" [mm3_no_taffo.c:82]   --->   Operation 505 'readreq' 'gmem_load_53_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 506 [4/7] (14.6ns)   --->   "%gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i32 1" [mm3_no_taffo.c:82]   --->   Operation 506 'readreq' 'gmem_load_55_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 507 [5/7] (14.6ns)   --->   "%gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i32 1" [mm3_no_taffo.c:82]   --->   Operation 507 'readreq' 'gmem_load_57_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 508 [6/7] (14.6ns)   --->   "%gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i32 1" [mm3_no_taffo.c:82]   --->   Operation 508 'readreq' 'gmem_load_59_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 509 [7/7] (14.6ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i32 1" [mm3_no_taffo.c:82]   --->   Operation 509 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 14.6>
ST_33 : Operation 510 [1/1] (0.00ns)   --->   "%bitcast_ln75_7 = bitcast i32 %gmem_addr_43_read" [mm3_no_taffo.c:75]   --->   Operation 510 'bitcast' 'bitcast_ln75_7' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_33 : Operation 511 [1/2] (13.1ns)   --->   "%add1_2 = fadd i32 %add1_1, i32 %mul1_2" [mm3_no_taffo.c:82]   --->   Operation 511 'fadd' 'add1_2' <Predicate = (!icmp_ln75)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 512 [1/2] (8.46ns)   --->   "%mul1_6 = fmul i32 %bitcast_ln75_6, i32 %bitcast_ln82_7" [mm3_no_taffo.c:82]   --->   Operation 512 'fmul' 'mul1_6' <Predicate = (!icmp_ln75)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 513 [1/1] (0.00ns)   --->   "%bitcast_ln82_8 = bitcast i32 %gmem_addr_50_read" [mm3_no_taffo.c:82]   --->   Operation 513 'bitcast' 'bitcast_ln82_8' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_33 : Operation 514 [2/2] (8.46ns)   --->   "%mul1_7 = fmul i32 %bitcast_ln75_7, i32 %bitcast_ln82_8" [mm3_no_taffo.c:82]   --->   Operation 514 'fmul' 'mul1_7' <Predicate = (!icmp_ln75)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 515 [1/1] (14.6ns)   --->   "%gmem_addr_52_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_52" [mm3_no_taffo.c:82]   --->   Operation 515 'read' 'gmem_addr_52_read' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 516 [1/7] (14.6ns)   --->   "%gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i32 1" [mm3_no_taffo.c:82]   --->   Operation 516 'readreq' 'gmem_load_51_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 517 [2/7] (14.6ns)   --->   "%gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i32 1" [mm3_no_taffo.c:82]   --->   Operation 517 'readreq' 'gmem_load_53_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 518 [3/7] (14.6ns)   --->   "%gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i32 1" [mm3_no_taffo.c:82]   --->   Operation 518 'readreq' 'gmem_load_55_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 519 [4/7] (14.6ns)   --->   "%gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i32 1" [mm3_no_taffo.c:82]   --->   Operation 519 'readreq' 'gmem_load_57_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 520 [5/7] (14.6ns)   --->   "%gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i32 1" [mm3_no_taffo.c:82]   --->   Operation 520 'readreq' 'gmem_load_59_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 521 [6/7] (14.6ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i32 1" [mm3_no_taffo.c:82]   --->   Operation 521 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 522 [7/7] (14.6ns)   --->   "%gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i32 1" [mm3_no_taffo.c:82]   --->   Operation 522 'readreq' 'gmem_load_63_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 14.6>
ST_34 : Operation 523 [1/1] (0.00ns)   --->   "%bitcast_ln75_8 = bitcast i32 %gmem_addr_45_read" [mm3_no_taffo.c:75]   --->   Operation 523 'bitcast' 'bitcast_ln75_8' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_34 : Operation 524 [2/2] (13.1ns)   --->   "%add1_3 = fadd i32 %add1_2, i32 %mul1_3" [mm3_no_taffo.c:82]   --->   Operation 524 'fadd' 'add1_3' <Predicate = (!icmp_ln75)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 525 [1/2] (8.46ns)   --->   "%mul1_7 = fmul i32 %bitcast_ln75_7, i32 %bitcast_ln82_8" [mm3_no_taffo.c:82]   --->   Operation 525 'fmul' 'mul1_7' <Predicate = (!icmp_ln75)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 526 [1/1] (0.00ns)   --->   "%bitcast_ln82_9 = bitcast i32 %gmem_addr_52_read" [mm3_no_taffo.c:82]   --->   Operation 526 'bitcast' 'bitcast_ln82_9' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_34 : Operation 527 [2/2] (8.46ns)   --->   "%mul1_8 = fmul i32 %bitcast_ln75_8, i32 %bitcast_ln82_9" [mm3_no_taffo.c:82]   --->   Operation 527 'fmul' 'mul1_8' <Predicate = (!icmp_ln75)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 528 [1/1] (14.6ns)   --->   "%gmem_addr_54_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_54" [mm3_no_taffo.c:82]   --->   Operation 528 'read' 'gmem_addr_54_read' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 529 [1/7] (14.6ns)   --->   "%gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i32 1" [mm3_no_taffo.c:82]   --->   Operation 529 'readreq' 'gmem_load_53_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 530 [2/7] (14.6ns)   --->   "%gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i32 1" [mm3_no_taffo.c:82]   --->   Operation 530 'readreq' 'gmem_load_55_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 531 [3/7] (14.6ns)   --->   "%gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i32 1" [mm3_no_taffo.c:82]   --->   Operation 531 'readreq' 'gmem_load_57_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 532 [4/7] (14.6ns)   --->   "%gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i32 1" [mm3_no_taffo.c:82]   --->   Operation 532 'readreq' 'gmem_load_59_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 533 [5/7] (14.6ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i32 1" [mm3_no_taffo.c:82]   --->   Operation 533 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 534 [6/7] (14.6ns)   --->   "%gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i32 1" [mm3_no_taffo.c:82]   --->   Operation 534 'readreq' 'gmem_load_63_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 14.6>
ST_35 : Operation 535 [1/1] (0.00ns)   --->   "%bitcast_ln75_9 = bitcast i32 %gmem_addr_47_read" [mm3_no_taffo.c:75]   --->   Operation 535 'bitcast' 'bitcast_ln75_9' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_35 : Operation 536 [1/2] (13.1ns)   --->   "%add1_3 = fadd i32 %add1_2, i32 %mul1_3" [mm3_no_taffo.c:82]   --->   Operation 536 'fadd' 'add1_3' <Predicate = (!icmp_ln75)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 537 [1/2] (8.46ns)   --->   "%mul1_8 = fmul i32 %bitcast_ln75_8, i32 %bitcast_ln82_9" [mm3_no_taffo.c:82]   --->   Operation 537 'fmul' 'mul1_8' <Predicate = (!icmp_ln75)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 538 [1/1] (0.00ns)   --->   "%bitcast_ln82_10 = bitcast i32 %gmem_addr_54_read" [mm3_no_taffo.c:82]   --->   Operation 538 'bitcast' 'bitcast_ln82_10' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_35 : Operation 539 [2/2] (8.46ns)   --->   "%mul1_9 = fmul i32 %bitcast_ln75_9, i32 %bitcast_ln82_10" [mm3_no_taffo.c:82]   --->   Operation 539 'fmul' 'mul1_9' <Predicate = (!icmp_ln75)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 540 [1/1] (14.6ns)   --->   "%gmem_addr_56_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_56" [mm3_no_taffo.c:82]   --->   Operation 540 'read' 'gmem_addr_56_read' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 541 [1/7] (14.6ns)   --->   "%gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i32 1" [mm3_no_taffo.c:82]   --->   Operation 541 'readreq' 'gmem_load_55_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 542 [2/7] (14.6ns)   --->   "%gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i32 1" [mm3_no_taffo.c:82]   --->   Operation 542 'readreq' 'gmem_load_57_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 543 [3/7] (14.6ns)   --->   "%gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i32 1" [mm3_no_taffo.c:82]   --->   Operation 543 'readreq' 'gmem_load_59_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 544 [4/7] (14.6ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i32 1" [mm3_no_taffo.c:82]   --->   Operation 544 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 545 [5/7] (14.6ns)   --->   "%gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i32 1" [mm3_no_taffo.c:82]   --->   Operation 545 'readreq' 'gmem_load_63_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 14.6>
ST_36 : Operation 546 [1/1] (0.00ns)   --->   "%bitcast_ln75_10 = bitcast i32 %gmem_addr_49_read" [mm3_no_taffo.c:75]   --->   Operation 546 'bitcast' 'bitcast_ln75_10' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_36 : Operation 547 [2/2] (13.1ns)   --->   "%add1_4 = fadd i32 %add1_3, i32 %mul1_4" [mm3_no_taffo.c:82]   --->   Operation 547 'fadd' 'add1_4' <Predicate = (!icmp_ln75)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 548 [1/2] (8.46ns)   --->   "%mul1_9 = fmul i32 %bitcast_ln75_9, i32 %bitcast_ln82_10" [mm3_no_taffo.c:82]   --->   Operation 548 'fmul' 'mul1_9' <Predicate = (!icmp_ln75)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 549 [1/1] (0.00ns)   --->   "%bitcast_ln82_11 = bitcast i32 %gmem_addr_56_read" [mm3_no_taffo.c:82]   --->   Operation 549 'bitcast' 'bitcast_ln82_11' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_36 : Operation 550 [2/2] (8.46ns)   --->   "%mul1_s = fmul i32 %bitcast_ln75_10, i32 %bitcast_ln82_11" [mm3_no_taffo.c:82]   --->   Operation 550 'fmul' 'mul1_s' <Predicate = (!icmp_ln75)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 551 [1/1] (14.6ns)   --->   "%gmem_addr_58_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_58" [mm3_no_taffo.c:82]   --->   Operation 551 'read' 'gmem_addr_58_read' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 552 [1/7] (14.6ns)   --->   "%gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i32 1" [mm3_no_taffo.c:82]   --->   Operation 552 'readreq' 'gmem_load_57_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 553 [2/7] (14.6ns)   --->   "%gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i32 1" [mm3_no_taffo.c:82]   --->   Operation 553 'readreq' 'gmem_load_59_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 554 [3/7] (14.6ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i32 1" [mm3_no_taffo.c:82]   --->   Operation 554 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 555 [4/7] (14.6ns)   --->   "%gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i32 1" [mm3_no_taffo.c:82]   --->   Operation 555 'readreq' 'gmem_load_63_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 14.6>
ST_37 : Operation 556 [1/1] (0.00ns)   --->   "%bitcast_ln75_11 = bitcast i32 %gmem_addr_51_read" [mm3_no_taffo.c:75]   --->   Operation 556 'bitcast' 'bitcast_ln75_11' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_37 : Operation 557 [1/2] (13.1ns)   --->   "%add1_4 = fadd i32 %add1_3, i32 %mul1_4" [mm3_no_taffo.c:82]   --->   Operation 557 'fadd' 'add1_4' <Predicate = (!icmp_ln75)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 558 [1/2] (8.46ns)   --->   "%mul1_s = fmul i32 %bitcast_ln75_10, i32 %bitcast_ln82_11" [mm3_no_taffo.c:82]   --->   Operation 558 'fmul' 'mul1_s' <Predicate = (!icmp_ln75)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 559 [1/1] (0.00ns)   --->   "%bitcast_ln82_12 = bitcast i32 %gmem_addr_58_read" [mm3_no_taffo.c:82]   --->   Operation 559 'bitcast' 'bitcast_ln82_12' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_37 : Operation 560 [2/2] (8.46ns)   --->   "%mul1_10 = fmul i32 %bitcast_ln75_11, i32 %bitcast_ln82_12" [mm3_no_taffo.c:82]   --->   Operation 560 'fmul' 'mul1_10' <Predicate = (!icmp_ln75)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 561 [1/1] (14.6ns)   --->   "%gmem_addr_60_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_60" [mm3_no_taffo.c:82]   --->   Operation 561 'read' 'gmem_addr_60_read' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 562 [1/7] (14.6ns)   --->   "%gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i32 1" [mm3_no_taffo.c:82]   --->   Operation 562 'readreq' 'gmem_load_59_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 563 [2/7] (14.6ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i32 1" [mm3_no_taffo.c:82]   --->   Operation 563 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 564 [3/7] (14.6ns)   --->   "%gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i32 1" [mm3_no_taffo.c:82]   --->   Operation 564 'readreq' 'gmem_load_63_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 14.6>
ST_38 : Operation 565 [1/1] (0.00ns)   --->   "%bitcast_ln75_12 = bitcast i32 %gmem_addr_53_read" [mm3_no_taffo.c:75]   --->   Operation 565 'bitcast' 'bitcast_ln75_12' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_38 : Operation 566 [2/2] (13.1ns)   --->   "%add1_5 = fadd i32 %add1_4, i32 %mul1_5" [mm3_no_taffo.c:82]   --->   Operation 566 'fadd' 'add1_5' <Predicate = (!icmp_ln75)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 567 [1/2] (8.46ns)   --->   "%mul1_10 = fmul i32 %bitcast_ln75_11, i32 %bitcast_ln82_12" [mm3_no_taffo.c:82]   --->   Operation 567 'fmul' 'mul1_10' <Predicate = (!icmp_ln75)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 568 [1/1] (0.00ns)   --->   "%bitcast_ln82_13 = bitcast i32 %gmem_addr_60_read" [mm3_no_taffo.c:82]   --->   Operation 568 'bitcast' 'bitcast_ln82_13' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_38 : Operation 569 [2/2] (8.46ns)   --->   "%mul1_11 = fmul i32 %bitcast_ln75_12, i32 %bitcast_ln82_13" [mm3_no_taffo.c:82]   --->   Operation 569 'fmul' 'mul1_11' <Predicate = (!icmp_ln75)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 570 [1/1] (14.6ns)   --->   "%gmem_addr_61_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_61" [mm3_no_taffo.c:82]   --->   Operation 570 'read' 'gmem_addr_61_read' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 571 [1/7] (14.6ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i32 1" [mm3_no_taffo.c:82]   --->   Operation 571 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 572 [2/7] (14.6ns)   --->   "%gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i32 1" [mm3_no_taffo.c:82]   --->   Operation 572 'readreq' 'gmem_load_63_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 14.6>
ST_39 : Operation 573 [1/1] (0.00ns)   --->   "%bitcast_ln75_13 = bitcast i32 %gmem_addr_55_read" [mm3_no_taffo.c:75]   --->   Operation 573 'bitcast' 'bitcast_ln75_13' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_39 : Operation 574 [1/2] (13.1ns)   --->   "%add1_5 = fadd i32 %add1_4, i32 %mul1_5" [mm3_no_taffo.c:82]   --->   Operation 574 'fadd' 'add1_5' <Predicate = (!icmp_ln75)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 575 [1/2] (8.46ns)   --->   "%mul1_11 = fmul i32 %bitcast_ln75_12, i32 %bitcast_ln82_13" [mm3_no_taffo.c:82]   --->   Operation 575 'fmul' 'mul1_11' <Predicate = (!icmp_ln75)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 576 [1/1] (0.00ns)   --->   "%bitcast_ln82_14 = bitcast i32 %gmem_addr_61_read" [mm3_no_taffo.c:82]   --->   Operation 576 'bitcast' 'bitcast_ln82_14' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_39 : Operation 577 [2/2] (8.46ns)   --->   "%mul1_12 = fmul i32 %bitcast_ln75_13, i32 %bitcast_ln82_14" [mm3_no_taffo.c:82]   --->   Operation 577 'fmul' 'mul1_12' <Predicate = (!icmp_ln75)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 578 [1/1] (14.6ns)   --->   "%gmem_addr_62_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_62" [mm3_no_taffo.c:82]   --->   Operation 578 'read' 'gmem_addr_62_read' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 579 [1/7] (14.6ns)   --->   "%gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i32 1" [mm3_no_taffo.c:82]   --->   Operation 579 'readreq' 'gmem_load_63_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 14.6>
ST_40 : Operation 580 [1/1] (0.00ns)   --->   "%bitcast_ln75_14 = bitcast i32 %gmem_addr_57_read" [mm3_no_taffo.c:75]   --->   Operation 580 'bitcast' 'bitcast_ln75_14' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_40 : Operation 581 [2/2] (13.1ns)   --->   "%add1_6 = fadd i32 %add1_5, i32 %mul1_6" [mm3_no_taffo.c:82]   --->   Operation 581 'fadd' 'add1_6' <Predicate = (!icmp_ln75)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 582 [1/2] (8.46ns)   --->   "%mul1_12 = fmul i32 %bitcast_ln75_13, i32 %bitcast_ln82_14" [mm3_no_taffo.c:82]   --->   Operation 582 'fmul' 'mul1_12' <Predicate = (!icmp_ln75)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 583 [1/1] (0.00ns)   --->   "%bitcast_ln82_15 = bitcast i32 %gmem_addr_62_read" [mm3_no_taffo.c:82]   --->   Operation 583 'bitcast' 'bitcast_ln82_15' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_40 : Operation 584 [2/2] (8.46ns)   --->   "%mul1_13 = fmul i32 %bitcast_ln75_14, i32 %bitcast_ln82_15" [mm3_no_taffo.c:82]   --->   Operation 584 'fmul' 'mul1_13' <Predicate = (!icmp_ln75)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 585 [1/1] (14.6ns)   --->   "%gmem_addr_63_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_63" [mm3_no_taffo.c:82]   --->   Operation 585 'read' 'gmem_addr_63_read' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 13.1>
ST_41 : Operation 586 [1/1] (0.00ns)   --->   "%bitcast_ln75_15 = bitcast i32 %gmem_addr_59_read" [mm3_no_taffo.c:75]   --->   Operation 586 'bitcast' 'bitcast_ln75_15' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_41 : Operation 587 [1/2] (13.1ns)   --->   "%add1_6 = fadd i32 %add1_5, i32 %mul1_6" [mm3_no_taffo.c:82]   --->   Operation 587 'fadd' 'add1_6' <Predicate = (!icmp_ln75)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 588 [1/2] (8.46ns)   --->   "%mul1_13 = fmul i32 %bitcast_ln75_14, i32 %bitcast_ln82_15" [mm3_no_taffo.c:82]   --->   Operation 588 'fmul' 'mul1_13' <Predicate = (!icmp_ln75)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 589 [1/1] (0.00ns)   --->   "%bitcast_ln82_16 = bitcast i32 %gmem_addr_63_read" [mm3_no_taffo.c:82]   --->   Operation 589 'bitcast' 'bitcast_ln82_16' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_41 : Operation 590 [2/2] (8.46ns)   --->   "%mul1_14 = fmul i32 %bitcast_ln75_15, i32 %bitcast_ln82_16" [mm3_no_taffo.c:82]   --->   Operation 590 'fmul' 'mul1_14' <Predicate = (!icmp_ln75)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 13.1>
ST_42 : Operation 591 [2/2] (13.1ns)   --->   "%add1_7 = fadd i32 %add1_6, i32 %mul1_7" [mm3_no_taffo.c:82]   --->   Operation 591 'fadd' 'add1_7' <Predicate = (!icmp_ln75)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 592 [1/2] (8.46ns)   --->   "%mul1_14 = fmul i32 %bitcast_ln75_15, i32 %bitcast_ln82_16" [mm3_no_taffo.c:82]   --->   Operation 592 'fmul' 'mul1_14' <Predicate = (!icmp_ln75)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 13.1>
ST_43 : Operation 593 [1/2] (13.1ns)   --->   "%add1_7 = fadd i32 %add1_6, i32 %mul1_7" [mm3_no_taffo.c:82]   --->   Operation 593 'fadd' 'add1_7' <Predicate = (!icmp_ln75)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 13.1>
ST_44 : Operation 594 [2/2] (13.1ns)   --->   "%add1_8 = fadd i32 %add1_7, i32 %mul1_8" [mm3_no_taffo.c:82]   --->   Operation 594 'fadd' 'add1_8' <Predicate = (!icmp_ln75)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 13.1>
ST_45 : Operation 595 [1/2] (13.1ns)   --->   "%add1_8 = fadd i32 %add1_7, i32 %mul1_8" [mm3_no_taffo.c:82]   --->   Operation 595 'fadd' 'add1_8' <Predicate = (!icmp_ln75)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 13.1>
ST_46 : Operation 596 [2/2] (13.1ns)   --->   "%add1_9 = fadd i32 %add1_8, i32 %mul1_9" [mm3_no_taffo.c:82]   --->   Operation 596 'fadd' 'add1_9' <Predicate = (!icmp_ln75)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 13.1>
ST_47 : Operation 597 [1/2] (13.1ns)   --->   "%add1_9 = fadd i32 %add1_8, i32 %mul1_9" [mm3_no_taffo.c:82]   --->   Operation 597 'fadd' 'add1_9' <Predicate = (!icmp_ln75)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 13.1>
ST_48 : Operation 598 [2/2] (13.1ns)   --->   "%add1_s = fadd i32 %add1_9, i32 %mul1_s" [mm3_no_taffo.c:82]   --->   Operation 598 'fadd' 'add1_s' <Predicate = (!icmp_ln75)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 13.1>
ST_49 : Operation 599 [1/2] (13.1ns)   --->   "%add1_s = fadd i32 %add1_9, i32 %mul1_s" [mm3_no_taffo.c:82]   --->   Operation 599 'fadd' 'add1_s' <Predicate = (!icmp_ln75)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 13.1>
ST_50 : Operation 600 [2/2] (13.1ns)   --->   "%add1_10 = fadd i32 %add1_s, i32 %mul1_10" [mm3_no_taffo.c:82]   --->   Operation 600 'fadd' 'add1_10' <Predicate = (!icmp_ln75)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 13.1>
ST_51 : Operation 601 [1/2] (13.1ns)   --->   "%add1_10 = fadd i32 %add1_s, i32 %mul1_10" [mm3_no_taffo.c:82]   --->   Operation 601 'fadd' 'add1_10' <Predicate = (!icmp_ln75)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 13.1>
ST_52 : Operation 602 [2/2] (13.1ns)   --->   "%add1_11 = fadd i32 %add1_10, i32 %mul1_11" [mm3_no_taffo.c:82]   --->   Operation 602 'fadd' 'add1_11' <Predicate = (!icmp_ln75)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 13.1>
ST_53 : Operation 603 [1/2] (13.1ns)   --->   "%add1_11 = fadd i32 %add1_10, i32 %mul1_11" [mm3_no_taffo.c:82]   --->   Operation 603 'fadd' 'add1_11' <Predicate = (!icmp_ln75)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 13.1>
ST_54 : Operation 604 [2/2] (13.1ns)   --->   "%add1_12 = fadd i32 %add1_11, i32 %mul1_12" [mm3_no_taffo.c:82]   --->   Operation 604 'fadd' 'add1_12' <Predicate = (!icmp_ln75)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 13.1>
ST_55 : Operation 605 [1/2] (13.1ns)   --->   "%add1_12 = fadd i32 %add1_11, i32 %mul1_12" [mm3_no_taffo.c:82]   --->   Operation 605 'fadd' 'add1_12' <Predicate = (!icmp_ln75)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 13.1>
ST_56 : Operation 606 [2/2] (13.1ns)   --->   "%add1_13 = fadd i32 %add1_12, i32 %mul1_13" [mm3_no_taffo.c:82]   --->   Operation 606 'fadd' 'add1_13' <Predicate = (!icmp_ln75)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 13.1>
ST_57 : Operation 607 [1/2] (13.1ns)   --->   "%add1_13 = fadd i32 %add1_12, i32 %mul1_13" [mm3_no_taffo.c:82]   --->   Operation 607 'fadd' 'add1_13' <Predicate = (!icmp_ln75)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 13.1>
ST_58 : Operation 608 [2/2] (13.1ns)   --->   "%add1_14 = fadd i32 %add1_13, i32 %mul1_14" [mm3_no_taffo.c:82]   --->   Operation 608 'fadd' 'add1_14' <Predicate = (!icmp_ln75)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 14.6>
ST_59 : Operation 609 [1/2] (13.1ns)   --->   "%add1_14 = fadd i32 %add1_13, i32 %mul1_14" [mm3_no_taffo.c:82]   --->   Operation 609 'fadd' 'add1_14' <Predicate = (!icmp_ln75)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 610 [1/1] (14.6ns)   --->   "%gmem_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [mm3_no_taffo.c:82]   --->   Operation 610 'writereq' 'gmem_addr_1_req' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 14.6>
ST_60 : Operation 611 [1/1] (0.00ns)   --->   "%bitcast_ln82 = bitcast i32 %add1_14" [mm3_no_taffo.c:82]   --->   Operation 611 'bitcast' 'bitcast_ln82' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_60 : Operation 612 [1/1] (14.6ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_1, i32 %bitcast_ln82, i4 15" [mm3_no_taffo.c:82]   --->   Operation 612 'write' 'write_ln82' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 14.6>
ST_61 : Operation 613 [5/5] (14.6ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1" [mm3_no_taffo.c:82]   --->   Operation 613 'writeresp' 'gmem_addr_1_resp' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 14.6>
ST_62 : Operation 614 [4/5] (14.6ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1" [mm3_no_taffo.c:82]   --->   Operation 614 'writeresp' 'gmem_addr_1_resp' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 14.6>
ST_63 : Operation 615 [3/5] (14.6ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1" [mm3_no_taffo.c:82]   --->   Operation 615 'writeresp' 'gmem_addr_1_resp' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 14.6>
ST_64 : Operation 616 [2/5] (14.6ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1" [mm3_no_taffo.c:82]   --->   Operation 616 'writeresp' 'gmem_addr_1_resp' <Predicate = (!icmp_ln75)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 14.6>
ST_65 : Operation 617 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_75_4_VITIS_LOOP_77_5_str"   --->   Operation 617 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 618 [1/1] (0.00ns)   --->   "%empty_27 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 618 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 619 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 619 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 620 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [mm3_no_taffo.c:58]   --->   Operation 620 'specloopname' 'specloopname_ln58' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 621 [1/5] (14.6ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1" [mm3_no_taffo.c:82]   --->   Operation 621 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 622 [1/1] (0.00ns)   --->   "%br_ln77 = br void %VITIS_LOOP_80_6" [mm3_no_taffo.c:77]   --->   Operation 622 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 3.54ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'load' operation ('i') on local variable 'i' [17]  (0 ns)
	'add' operation ('add_ln75_16', mm3_no_taffo.c:75) [35]  (1.1 ns)
	'select' operation ('select_ln75_1', mm3_no_taffo.c:75) [40]  (0.625 ns)
	'add' operation ('add_ln79', mm3_no_taffo.c:79) [145]  (1.81 ns)

 <State 2>: 14.6ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', mm3_no_taffo.c:82) [45]  (0 ns)
	bus request operation ('gmem_load_32_req', mm3_no_taffo.c:75) on port 'gmem' (mm3_no_taffo.c:75) [46]  (14.6 ns)

 <State 3>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_32_req', mm3_no_taffo.c:75) on port 'gmem' (mm3_no_taffo.c:75) [46]  (14.6 ns)

 <State 4>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_32_req', mm3_no_taffo.c:75) on port 'gmem' (mm3_no_taffo.c:75) [46]  (14.6 ns)

 <State 5>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_32_req', mm3_no_taffo.c:75) on port 'gmem' (mm3_no_taffo.c:75) [46]  (14.6 ns)

 <State 6>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_32_req', mm3_no_taffo.c:75) on port 'gmem' (mm3_no_taffo.c:75) [46]  (14.6 ns)

 <State 7>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_32_req', mm3_no_taffo.c:75) on port 'gmem' (mm3_no_taffo.c:75) [46]  (14.6 ns)

 <State 8>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_32_req', mm3_no_taffo.c:75) on port 'gmem' (mm3_no_taffo.c:75) [46]  (14.6 ns)

 <State 9>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', mm3_no_taffo.c:75) on port 'gmem' (mm3_no_taffo.c:75) [47]  (14.6 ns)

 <State 10>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_33_read', mm3_no_taffo.c:75) on port 'gmem' (mm3_no_taffo.c:75) [54]  (14.6 ns)

 <State 11>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_34_read', mm3_no_taffo.c:75) on port 'gmem' (mm3_no_taffo.c:75) [60]  (14.6 ns)

 <State 12>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_35_read', mm3_no_taffo.c:75) on port 'gmem' (mm3_no_taffo.c:75) [66]  (14.6 ns)

 <State 13>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_37_read', mm3_no_taffo.c:75) on port 'gmem' (mm3_no_taffo.c:75) [72]  (14.6 ns)

 <State 14>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_39_read', mm3_no_taffo.c:75) on port 'gmem' (mm3_no_taffo.c:75) [78]  (14.6 ns)

 <State 15>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_41_read', mm3_no_taffo.c:75) on port 'gmem' (mm3_no_taffo.c:75) [84]  (14.6 ns)

 <State 16>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_43_read', mm3_no_taffo.c:75) on port 'gmem' (mm3_no_taffo.c:75) [90]  (14.6 ns)

 <State 17>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_45_read', mm3_no_taffo.c:75) on port 'gmem' (mm3_no_taffo.c:75) [96]  (14.6 ns)

 <State 18>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_47_read', mm3_no_taffo.c:75) on port 'gmem' (mm3_no_taffo.c:75) [102]  (14.6 ns)

 <State 19>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_49_read', mm3_no_taffo.c:75) on port 'gmem' (mm3_no_taffo.c:75) [108]  (14.6 ns)

 <State 20>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_51_read', mm3_no_taffo.c:75) on port 'gmem' (mm3_no_taffo.c:75) [114]  (14.6 ns)

 <State 21>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_53_read', mm3_no_taffo.c:75) on port 'gmem' (mm3_no_taffo.c:75) [120]  (14.6 ns)

 <State 22>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_55_read', mm3_no_taffo.c:75) on port 'gmem' (mm3_no_taffo.c:75) [126]  (14.6 ns)

 <State 23>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_57_read', mm3_no_taffo.c:75) on port 'gmem' (mm3_no_taffo.c:75) [132]  (14.6 ns)

 <State 24>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_59_read', mm3_no_taffo.c:75) on port 'gmem' (mm3_no_taffo.c:75) [138]  (14.6 ns)

 <State 25>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_36_read', mm3_no_taffo.c:82) on port 'gmem' (mm3_no_taffo.c:82) [156]  (14.6 ns)

 <State 26>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_38_read', mm3_no_taffo.c:82) on port 'gmem' (mm3_no_taffo.c:82) [167]  (14.6 ns)

 <State 27>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_40_read', mm3_no_taffo.c:82) on port 'gmem' (mm3_no_taffo.c:82) [178]  (14.6 ns)

 <State 28>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_42_read', mm3_no_taffo.c:82) on port 'gmem' (mm3_no_taffo.c:82) [189]  (14.6 ns)

 <State 29>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_44_read', mm3_no_taffo.c:82) on port 'gmem' (mm3_no_taffo.c:82) [200]  (14.6 ns)

 <State 30>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_46_read', mm3_no_taffo.c:82) on port 'gmem' (mm3_no_taffo.c:82) [211]  (14.6 ns)

 <State 31>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_48_read', mm3_no_taffo.c:82) on port 'gmem' (mm3_no_taffo.c:82) [222]  (14.6 ns)

 <State 32>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_50_read', mm3_no_taffo.c:82) on port 'gmem' (mm3_no_taffo.c:82) [233]  (14.6 ns)

 <State 33>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_52_read', mm3_no_taffo.c:82) on port 'gmem' (mm3_no_taffo.c:82) [244]  (14.6 ns)

 <State 34>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_54_read', mm3_no_taffo.c:82) on port 'gmem' (mm3_no_taffo.c:82) [255]  (14.6 ns)

 <State 35>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_56_read', mm3_no_taffo.c:82) on port 'gmem' (mm3_no_taffo.c:82) [266]  (14.6 ns)

 <State 36>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_58_read', mm3_no_taffo.c:82) on port 'gmem' (mm3_no_taffo.c:82) [277]  (14.6 ns)

 <State 37>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_60_read', mm3_no_taffo.c:82) on port 'gmem' (mm3_no_taffo.c:82) [288]  (14.6 ns)

 <State 38>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_61_read', mm3_no_taffo.c:82) on port 'gmem' (mm3_no_taffo.c:82) [299]  (14.6 ns)

 <State 39>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_62_read', mm3_no_taffo.c:82) on port 'gmem' (mm3_no_taffo.c:82) [310]  (14.6 ns)

 <State 40>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_63_read', mm3_no_taffo.c:82) on port 'gmem' (mm3_no_taffo.c:82) [321]  (14.6 ns)

 <State 41>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add1_6', mm3_no_taffo.c:82) [225]  (13.1 ns)

 <State 42>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add1_7', mm3_no_taffo.c:82) [236]  (13.1 ns)

 <State 43>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add1_7', mm3_no_taffo.c:82) [236]  (13.1 ns)

 <State 44>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add1_8', mm3_no_taffo.c:82) [247]  (13.1 ns)

 <State 45>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add1_8', mm3_no_taffo.c:82) [247]  (13.1 ns)

 <State 46>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add1_9', mm3_no_taffo.c:82) [258]  (13.1 ns)

 <State 47>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add1_9', mm3_no_taffo.c:82) [258]  (13.1 ns)

 <State 48>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add1_s', mm3_no_taffo.c:82) [269]  (13.1 ns)

 <State 49>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add1_s', mm3_no_taffo.c:82) [269]  (13.1 ns)

 <State 50>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add1_10', mm3_no_taffo.c:82) [280]  (13.1 ns)

 <State 51>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add1_10', mm3_no_taffo.c:82) [280]  (13.1 ns)

 <State 52>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add1_11', mm3_no_taffo.c:82) [291]  (13.1 ns)

 <State 53>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add1_11', mm3_no_taffo.c:82) [291]  (13.1 ns)

 <State 54>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add1_12', mm3_no_taffo.c:82) [302]  (13.1 ns)

 <State 55>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add1_12', mm3_no_taffo.c:82) [302]  (13.1 ns)

 <State 56>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add1_13', mm3_no_taffo.c:82) [313]  (13.1 ns)

 <State 57>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add1_13', mm3_no_taffo.c:82) [313]  (13.1 ns)

 <State 58>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add1_14', mm3_no_taffo.c:82) [324]  (13.1 ns)

 <State 59>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_addr_1_req', mm3_no_taffo.c:82) on port 'gmem' (mm3_no_taffo.c:82) [326]  (14.6 ns)

 <State 60>: 14.6ns
The critical path consists of the following:
	bus write operation ('write_ln82', mm3_no_taffo.c:82) on port 'gmem' (mm3_no_taffo.c:82) [327]  (14.6 ns)

 <State 61>: 14.6ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_resp', mm3_no_taffo.c:82) on port 'gmem' (mm3_no_taffo.c:82) [328]  (14.6 ns)

 <State 62>: 14.6ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_resp', mm3_no_taffo.c:82) on port 'gmem' (mm3_no_taffo.c:82) [328]  (14.6 ns)

 <State 63>: 14.6ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_resp', mm3_no_taffo.c:82) on port 'gmem' (mm3_no_taffo.c:82) [328]  (14.6 ns)

 <State 64>: 14.6ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_resp', mm3_no_taffo.c:82) on port 'gmem' (mm3_no_taffo.c:82) [328]  (14.6 ns)

 <State 65>: 14.6ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_resp', mm3_no_taffo.c:82) on port 'gmem' (mm3_no_taffo.c:82) [328]  (14.6 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
