#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Mar 31 17:59:29 2022
# Process ID: 2340
# Current directory: C:/_SamData/Vivado2022/Codes/VGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3560 C:\_SamData\Vivado2022\Codes\VGA\VGA.xpr
# Log file: C:/_SamData/Vivado2022/Codes/VGA/vivado.log
# Journal file: C:/_SamData/Vivado2022/Codes/VGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/_SamData/Vivado2022/Codes/VGA/VGA.xpr
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk25MHz -dir c:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {clk25MHz} CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25.000} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {33} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {33} CONFIG.CLKOUT1_JITTER {352.369} CONFIG.CLKOUT1_PHASE_ERROR {261.747}] [get_ips clk25MHz]
generate_target {instantiation_template} [get_files c:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/sources_1/ip/clk25MHz/clk25MHz.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/sources_1/ip/clk25MHz/clk25MHz.xci]
catch { config_ip_cache -export [get_ips -all clk25MHz] }
export_ip_user_files -of_objects [get_files c:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/sources_1/ip/clk25MHz/clk25MHz.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/sources_1/ip/clk25MHz/clk25MHz.xci]
launch_runs -jobs 2 clk25MHz_synth_1
export_simulation -of_objects [get_files c:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/sources_1/ip/clk25MHz/clk25MHz.xci] -directory C:/_SamData/Vivado2022/Codes/VGA/VGA.ip_user_files/sim_scripts -ip_user_files_dir C:/_SamData/Vivado2022/Codes/VGA/VGA.ip_user_files -ipstatic_source_dir C:/_SamData/Vivado2022/Codes/VGA/VGA.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/_SamData/Vivado2022/Codes/VGA/VGA.cache/compile_simlib/modelsim} {questa=C:/_SamData/Vivado2022/Codes/VGA/VGA.cache/compile_simlib/questa} {riviera=C:/_SamData/Vivado2022/Codes/VGA/VGA.cache/compile_simlib/riviera} {activehdl=C:/_SamData/Vivado2022/Codes/VGA/VGA.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close [ open C:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/sources_1/new/VGA_clkIP_Top.sv w ]
add_files C:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/sources_1/new/VGA_clkIP_Top.sv
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top VGA_clkIP_Top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files c:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/sources_1/ip/clk25MHz/clk25MHz.xci] -no_script -reset -force -quiet
remove_files  -fileset clk25MHz c:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/sources_1/ip/clk25MHz/clk25MHz.xci
file delete -force c:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/sources_1/ip/clk25MHz
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name Clk25MHz -dir c:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {Clk25MHz} CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25} CONFIG.USE_LOCKED {false} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {33} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {33} CONFIG.CLKOUT1_JITTER {352.369} CONFIG.CLKOUT1_PHASE_ERROR {261.747}] [get_ips Clk25MHz]
generate_target {instantiation_template} [get_files c:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/sources_1/ip/Clk25MHz/Clk25MHz.xci]
generate_target all [get_files  c:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/sources_1/ip/Clk25MHz/Clk25MHz.xci]
catch { config_ip_cache -export [get_ips -all Clk25MHz] }
export_ip_user_files -of_objects [get_files c:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/sources_1/ip/Clk25MHz/Clk25MHz.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/sources_1/ip/Clk25MHz/Clk25MHz.xci]
launch_runs -jobs 2 Clk25MHz_synth_1
export_simulation -of_objects [get_files c:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/sources_1/ip/Clk25MHz/Clk25MHz.xci] -directory C:/_SamData/Vivado2022/Codes/VGA/VGA.ip_user_files/sim_scripts -ip_user_files_dir C:/_SamData/Vivado2022/Codes/VGA/VGA.ip_user_files -ipstatic_source_dir C:/_SamData/Vivado2022/Codes/VGA/VGA.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/_SamData/Vivado2022/Codes/VGA/VGA.cache/compile_simlib/modelsim} {questa=C:/_SamData/Vivado2022/Codes/VGA/VGA.cache/compile_simlib/questa} {riviera=C:/_SamData/Vivado2022/Codes/VGA/VGA.cache/compile_simlib/riviera} {activehdl=C:/_SamData/Vivado2022/Codes/VGA/VGA.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/_SamData/Vivado2022/Codes/VGA/VGA.runs/impl_1/VGA_clkIP_Top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/_SamData/Vivado2022/Codes/VGA/VGA.runs/impl_1/VGA_clkIP_Top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
