#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x556afdae1660 .scope module, "tb_INTG" "tb_INTG" 2 24;
 .timescale -3 -9;
v0x556afdb15590_0 .var "clear", 0 0;
v0x556afdb15630_0 .var "clock", 0 0;
v0x556afdb156f0_0 .net "wf", 0 0, L_0x556afdb19990;  1 drivers
S_0x556afdaee420 .scope module, "intg" "INTG" 2 34, 2 8 0, S_0x556afdae1660;
 .timescale -3 -9;
    .port_info 0 /INPUT 1 "clear"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 1 "wf"
L_0x556afdb15790 .functor AND 1, L_0x556afdb15890, L_0x556afdb15980, L_0x556afdb15b00, C4<1>;
L_0x7fac9adb20a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556afdb14b50_0 .net *"_s12", 1 0, L_0x7fac9adb20a8;  1 drivers
v0x556afdb14c30_0 .net *"_s2", 0 0, L_0x556afdb15890;  1 drivers
v0x556afdb14d10_0 .net *"_s4", 0 0, L_0x556afdb15980;  1 drivers
v0x556afdb14e00_0 .net *"_s6", 0 0, L_0x556afdb15b00;  1 drivers
v0x556afdb14ee0_0 .net *"_s9", 5 0, L_0x556afdb19dd0;  1 drivers
v0x556afdb15010_0 .net "clear", 0 0, v0x556afdb15590_0;  1 drivers
v0x556afdb150b0_0 .net "clk", 0 0, v0x556afdb15630_0;  1 drivers
v0x556afdb151e0_0 .net "clk_COUNTER4BIT", 0 0, L_0x556afdb15790;  1 drivers
v0x556afdb15280_0 .net "op_COUNTER3BIT", 2 0, v0x556afdb0dda0_0;  1 drivers
v0x556afdb153d0_0 .net "op_COUNTER4BIT", 3 0, v0x556afdb10080_0;  1 drivers
v0x556afdb15490_0 .net "wf", 0 0, L_0x556afdb19990;  alias, 1 drivers
L_0x556afdb15890 .part v0x556afdb0dda0_0, 0, 1;
L_0x556afdb15980 .part v0x556afdb0dda0_0, 1, 1;
L_0x556afdb15b00 .part v0x556afdb0dda0_0, 2, 1;
L_0x556afdb19d30 .array/port v0x556afdad8d70, L_0x556afdb19dd0;
L_0x556afdb19dd0 .concat [ 4 2 0 0], v0x556afdb10080_0, L_0x7fac9adb20a8;
S_0x556afdaec3a0 .scope module, "MEM" "MEMORY" 2 18, 3 1 0, S_0x556afdaee420;
 .timescale 0 0;
v0x556afdada070_0 .var/i "i", 31 0;
v0x556afdad8d70 .array "mem", 15 0, 7 0;
S_0x556afdb0c6d0 .scope module, "cnt3" "COUNTER_3BIT" 2 20, 4 2 0, S_0x556afdaee420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clear"
    .port_info 1 /INPUT 1 "clock"
    .port_info 2 /OUTPUT 3 "q"
L_0x556afdb16290 .functor AND 1, L_0x556afdb16350, L_0x556afdb16440, C4<1>, C4<1>;
v0x556afdb0d820_0 .net *"_s4", 0 0, L_0x556afdb16350;  1 drivers
v0x556afdb0d920_0 .net *"_s6", 0 0, L_0x556afdb16440;  1 drivers
v0x556afdb0da00_0 .net "clear", 0 0, v0x556afdb15590_0;  alias, 1 drivers
v0x556afdb0daa0_0 .net "clock", 0 0, v0x556afdb15630_0;  alias, 1 drivers
L_0x7fac9adb2060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x556afdb0db40_0 .net "in1", 0 0, L_0x7fac9adb2060;  1 drivers
v0x556afdb0dc30_0 .net "in3", 0 0, L_0x556afdb16290;  1 drivers
v0x556afdb0dd00_0 .net "out", 2 0, L_0x556afdb16620;  1 drivers
v0x556afdb0dda0_0 .var "q", 2 0;
E_0x556afdabfd70/0 .event edge, v0x556afdadeeb0_0;
E_0x556afdabfd70/1 .event posedge, v0x556afdad8e70_0;
E_0x556afdabfd70 .event/or E_0x556afdabfd70/0, E_0x556afdabfd70/1;
L_0x556afdb16350 .part L_0x556afdb16620, 1, 1;
L_0x556afdb16440 .part L_0x556afdb16620, 0, 1;
L_0x556afdb16580 .part L_0x556afdb16620, 0, 1;
L_0x556afdb16620 .concat8 [ 1 1 1 0], v0x556afdadee10_0, v0x556afdb0cf50_0, v0x556afdb0d550_0;
S_0x556afdb0c950 .scope module, "ff1" "TFF" 4 16, 5 3 0, S_0x556afdb0c6d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x556afdad8e70_0 .net "clk", 0 0, v0x556afdb15630_0;  alias, 1 drivers
v0x556afdadee10_0 .var "q", 0 0;
v0x556afdadeeb0_0 .net "reset", 0 0, v0x556afdb15590_0;  alias, 1 drivers
v0x556afdaddbb0_0 .net "t", 0 0, L_0x7fac9adb2060;  alias, 1 drivers
E_0x556afdabfe80/0 .event negedge, v0x556afdadeeb0_0;
E_0x556afdabfe80/1 .event posedge, v0x556afdad8e70_0;
E_0x556afdabfe80 .event/or E_0x556afdabfe80/0, E_0x556afdabfe80/1;
S_0x556afdb0ccf0 .scope module, "ff2" "TFF" 4 17, 5 3 0, S_0x556afdb0c6d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x556afdaddcb0_0 .net "clk", 0 0, v0x556afdb15630_0;  alias, 1 drivers
v0x556afdb0cf50_0 .var "q", 0 0;
v0x556afdb0cff0_0 .net "reset", 0 0, v0x556afdb15590_0;  alias, 1 drivers
v0x556afdb0d0c0_0 .net "t", 0 0, L_0x556afdb16580;  1 drivers
S_0x556afdb0d1f0 .scope module, "ff3" "TFF" 4 18, 5 3 0, S_0x556afdb0c6d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x556afdb0d460_0 .net "clk", 0 0, v0x556afdb15630_0;  alias, 1 drivers
v0x556afdb0d550_0 .var "q", 0 0;
v0x556afdb0d610_0 .net "reset", 0 0, v0x556afdb15590_0;  alias, 1 drivers
v0x556afdb0d700_0 .net "t", 0 0, L_0x556afdb16290;  alias, 1 drivers
S_0x556afdb0dee0 .scope module, "cnt4" "COUNTER_4BIT" 2 19, 6 2 0, S_0x556afdaee420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clear"
    .port_info 1 /INPUT 1 "clock"
    .port_info 2 /OUTPUT 4 "q"
L_0x556afdb15bf0 .functor AND 1, L_0x556afdb15cb0, L_0x556afdb15da0, C4<1>, C4<1>;
L_0x556afdb15ee0 .functor AND 1, L_0x556afdb15fa0, L_0x556afdb15bf0, C4<1>, C4<1>;
v0x556afdb0f970_0 .net *"_s4", 0 0, L_0x556afdb15cb0;  1 drivers
v0x556afdb0fa70_0 .net *"_s6", 0 0, L_0x556afdb15da0;  1 drivers
v0x556afdb0fb50_0 .net *"_s9", 0 0, L_0x556afdb15fa0;  1 drivers
v0x556afdb0fc10_0 .net "clear", 0 0, v0x556afdb15590_0;  alias, 1 drivers
v0x556afdb0fcb0_0 .net "clock", 0 0, L_0x556afdb15790;  alias, 1 drivers
L_0x7fac9adb2018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x556afdb0fda0_0 .net "in1", 0 0, L_0x7fac9adb2018;  1 drivers
v0x556afdb0fe40_0 .net "in3", 0 0, L_0x556afdb15bf0;  1 drivers
v0x556afdb0ff10_0 .net "in4", 0 0, L_0x556afdb15ee0;  1 drivers
v0x556afdb0ffe0_0 .net "out", 3 0, L_0x556afdb161f0;  1 drivers
v0x556afdb10080_0 .var "q", 3 0;
E_0x556afdac0160/0 .event edge, v0x556afdadeeb0_0;
E_0x556afdac0160/1 .event posedge, v0x556afdb0e420_0;
E_0x556afdac0160 .event/or E_0x556afdac0160/0, E_0x556afdac0160/1;
L_0x556afdb15cb0 .part L_0x556afdb161f0, 1, 1;
L_0x556afdb15da0 .part L_0x556afdb161f0, 0, 1;
L_0x556afdb15fa0 .part L_0x556afdb161f0, 2, 1;
L_0x556afdb16090 .part L_0x556afdb161f0, 0, 1;
L_0x556afdb161f0 .concat8 [ 1 1 1 1], v0x556afdb0e500_0, v0x556afdb0eac0_0, v0x556afdb0f0e0_0, v0x556afdb0f690_0;
S_0x556afdb0e150 .scope module, "ff1" "TFF" 6 17, 5 3 0, S_0x556afdb0dee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x556afdb0e420_0 .net "clk", 0 0, L_0x556afdb15790;  alias, 1 drivers
v0x556afdb0e500_0 .var "q", 0 0;
v0x556afdb0e5c0_0 .net "reset", 0 0, v0x556afdb15590_0;  alias, 1 drivers
v0x556afdb0e690_0 .net "t", 0 0, L_0x7fac9adb2018;  alias, 1 drivers
E_0x556afdabf880/0 .event negedge, v0x556afdadeeb0_0;
E_0x556afdabf880/1 .event posedge, v0x556afdb0e420_0;
E_0x556afdabf880 .event/or E_0x556afdabf880/0, E_0x556afdabf880/1;
S_0x556afdb0e7e0 .scope module, "ff2" "TFF" 6 18, 5 3 0, S_0x556afdb0dee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x556afdb0e9f0_0 .net "clk", 0 0, L_0x556afdb15790;  alias, 1 drivers
v0x556afdb0eac0_0 .var "q", 0 0;
v0x556afdb0eb60_0 .net "reset", 0 0, v0x556afdb15590_0;  alias, 1 drivers
v0x556afdb0ec30_0 .net "t", 0 0, L_0x556afdb16090;  1 drivers
S_0x556afdb0ed80 .scope module, "ff3" "TFF" 6 19, 5 3 0, S_0x556afdb0dee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x556afdb0eff0_0 .net "clk", 0 0, L_0x556afdb15790;  alias, 1 drivers
v0x556afdb0f0e0_0 .var "q", 0 0;
v0x556afdb0f1a0_0 .net "reset", 0 0, v0x556afdb15590_0;  alias, 1 drivers
v0x556afdb0f240_0 .net "t", 0 0, L_0x556afdb15bf0;  alias, 1 drivers
S_0x556afdb0f390 .scope module, "ff4" "TFF" 6 20, 5 3 0, S_0x556afdb0dee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x556afdb0f5d0_0 .net "clk", 0 0, L_0x556afdb15790;  alias, 1 drivers
v0x556afdb0f690_0 .var "q", 0 0;
v0x556afdb0f750_0 .net "reset", 0 0, v0x556afdb15590_0;  alias, 1 drivers
v0x556afdb0f820_0 .net "t", 0 0, L_0x556afdb15ee0;  alias, 1 drivers
S_0x556afdb101c0 .scope module, "mb" "MUX_BIG" 2 21, 7 2 0, S_0x556afdaee420;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "sel"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /OUTPUT 1 "out"
v0x556afdb147e0_0 .net "in", 7 0, L_0x556afdb19d30;  1 drivers
v0x556afdb148c0_0 .net "out", 0 0, L_0x556afdb19990;  alias, 1 drivers
v0x556afdb14980_0 .net "sel", 2 0, v0x556afdb0dda0_0;  alias, 1 drivers
v0x556afdb14a50_0 .net "w", 5 0, L_0x556afdb192f0;  1 drivers
L_0x556afdb16e10 .part v0x556afdb0dda0_0, 0, 1;
L_0x556afdb16eb0 .part L_0x556afdb19d30, 0, 2;
L_0x556afdb17510 .part v0x556afdb0dda0_0, 0, 1;
L_0x556afdb175b0 .part L_0x556afdb19d30, 2, 2;
L_0x556afdb17c30 .part v0x556afdb0dda0_0, 0, 1;
L_0x556afdb17cd0 .part L_0x556afdb19d30, 4, 2;
L_0x556afdb18310 .part v0x556afdb0dda0_0, 0, 1;
L_0x556afdb183b0 .part L_0x556afdb19d30, 6, 2;
L_0x556afdb189e0 .part v0x556afdb0dda0_0, 1, 1;
L_0x556afdb18a80 .part L_0x556afdb192f0, 0, 2;
L_0x556afdb190f0 .part v0x556afdb0dda0_0, 1, 1;
L_0x556afdb19190 .part L_0x556afdb192f0, 2, 2;
LS_0x556afdb192f0_0_0 .concat8 [ 1 1 1 1], L_0x556afdb16cd0, L_0x556afdb173d0, L_0x556afdb17af0, L_0x556afdb181d0;
LS_0x556afdb192f0_0_4 .concat8 [ 1 1 0 0], L_0x556afdb188a0, L_0x556afdb18fb0;
L_0x556afdb192f0 .concat8 [ 4 2 0 0], LS_0x556afdb192f0_0_0, LS_0x556afdb192f0_0_4;
L_0x556afdb19ae0 .part v0x556afdb0dda0_0, 2, 1;
L_0x556afdb19c00 .part L_0x556afdb192f0, 4, 2;
S_0x556afdb10340 .scope module, "m0" "MUX_SMALL" 7 9, 8 1 0, S_0x556afdb101c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 2 "in"
    .port_info 2 /OUTPUT 1 "out"
L_0x556afdb16810 .functor NOT 1, L_0x556afdb16e10, C4<0>, C4<0>, C4<0>;
L_0x556afdb169e0 .functor AND 1, L_0x556afdb16810, L_0x556afdb168e0, C4<1>, C4<1>;
L_0x556afdb16bc0 .functor AND 1, L_0x556afdb16e10, L_0x556afdb16ad0, C4<1>, C4<1>;
L_0x556afdb16cd0 .functor OR 1, L_0x556afdb169e0, L_0x556afdb16bc0, C4<0>, C4<0>;
v0x556afdb105a0_0 .net *"_s0", 0 0, L_0x556afdb16810;  1 drivers
v0x556afdb106a0_0 .net *"_s3", 0 0, L_0x556afdb168e0;  1 drivers
v0x556afdb10780_0 .net *"_s4", 0 0, L_0x556afdb169e0;  1 drivers
v0x556afdb10870_0 .net *"_s7", 0 0, L_0x556afdb16ad0;  1 drivers
v0x556afdb10950_0 .net *"_s8", 0 0, L_0x556afdb16bc0;  1 drivers
v0x556afdb10a80_0 .net "in", 1 0, L_0x556afdb16eb0;  1 drivers
v0x556afdb10b60_0 .net "out", 0 0, L_0x556afdb16cd0;  1 drivers
v0x556afdb10c20_0 .net "sel", 0 0, L_0x556afdb16e10;  1 drivers
L_0x556afdb168e0 .part L_0x556afdb16eb0, 0, 1;
L_0x556afdb16ad0 .part L_0x556afdb16eb0, 1, 1;
S_0x556afdb10d60 .scope module, "m1" "MUX_SMALL" 7 10, 8 1 0, S_0x556afdb101c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 2 "in"
    .port_info 2 /OUTPUT 1 "out"
L_0x556afdb16f50 .functor NOT 1, L_0x556afdb17510, C4<0>, C4<0>, C4<0>;
L_0x556afdb17090 .functor AND 1, L_0x556afdb16f50, L_0x556afdb16fc0, C4<1>, C4<1>;
L_0x556afdb172c0 .functor AND 1, L_0x556afdb17510, L_0x556afdb171d0, C4<1>, C4<1>;
L_0x556afdb173d0 .functor OR 1, L_0x556afdb17090, L_0x556afdb172c0, C4<0>, C4<0>;
v0x556afdb10f80_0 .net *"_s0", 0 0, L_0x556afdb16f50;  1 drivers
v0x556afdb11080_0 .net *"_s3", 0 0, L_0x556afdb16fc0;  1 drivers
v0x556afdb11160_0 .net *"_s4", 0 0, L_0x556afdb17090;  1 drivers
v0x556afdb11220_0 .net *"_s7", 0 0, L_0x556afdb171d0;  1 drivers
v0x556afdb11300_0 .net *"_s8", 0 0, L_0x556afdb172c0;  1 drivers
v0x556afdb11430_0 .net "in", 1 0, L_0x556afdb175b0;  1 drivers
v0x556afdb11510_0 .net "out", 0 0, L_0x556afdb173d0;  1 drivers
v0x556afdb115d0_0 .net "sel", 0 0, L_0x556afdb17510;  1 drivers
L_0x556afdb16fc0 .part L_0x556afdb175b0, 0, 1;
L_0x556afdb171d0 .part L_0x556afdb175b0, 1, 1;
S_0x556afdb11710 .scope module, "m2" "MUX_SMALL" 7 11, 8 1 0, S_0x556afdb101c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 2 "in"
    .port_info 2 /OUTPUT 1 "out"
L_0x556afdb176d0 .functor NOT 1, L_0x556afdb17c30, C4<0>, C4<0>, C4<0>;
L_0x556afdb177e0 .functor AND 1, L_0x556afdb176d0, L_0x556afdb17740, C4<1>, C4<1>;
L_0x556afdb179e0 .functor AND 1, L_0x556afdb17c30, L_0x556afdb178f0, C4<1>, C4<1>;
L_0x556afdb17af0 .functor OR 1, L_0x556afdb177e0, L_0x556afdb179e0, C4<0>, C4<0>;
v0x556afdb11930_0 .net *"_s0", 0 0, L_0x556afdb176d0;  1 drivers
v0x556afdb11a10_0 .net *"_s3", 0 0, L_0x556afdb17740;  1 drivers
v0x556afdb11af0_0 .net *"_s4", 0 0, L_0x556afdb177e0;  1 drivers
v0x556afdb11be0_0 .net *"_s7", 0 0, L_0x556afdb178f0;  1 drivers
v0x556afdb11cc0_0 .net *"_s8", 0 0, L_0x556afdb179e0;  1 drivers
v0x556afdb11df0_0 .net "in", 1 0, L_0x556afdb17cd0;  1 drivers
v0x556afdb11ed0_0 .net "out", 0 0, L_0x556afdb17af0;  1 drivers
v0x556afdb11f90_0 .net "sel", 0 0, L_0x556afdb17c30;  1 drivers
L_0x556afdb17740 .part L_0x556afdb17cd0, 0, 1;
L_0x556afdb178f0 .part L_0x556afdb17cd0, 1, 1;
S_0x556afdb120d0 .scope module, "m3" "MUX_SMALL" 7 12, 8 1 0, S_0x556afdb101c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 2 "in"
    .port_info 2 /OUTPUT 1 "out"
L_0x556afdb17db0 .functor NOT 1, L_0x556afdb18310, C4<0>, C4<0>, C4<0>;
L_0x556afdb17ec0 .functor AND 1, L_0x556afdb17db0, L_0x556afdb17e20, C4<1>, C4<1>;
L_0x556afdb180c0 .functor AND 1, L_0x556afdb18310, L_0x556afdb17fd0, C4<1>, C4<1>;
L_0x556afdb181d0 .functor OR 1, L_0x556afdb17ec0, L_0x556afdb180c0, C4<0>, C4<0>;
v0x556afdb122f0_0 .net *"_s0", 0 0, L_0x556afdb17db0;  1 drivers
v0x556afdb123f0_0 .net *"_s3", 0 0, L_0x556afdb17e20;  1 drivers
v0x556afdb124d0_0 .net *"_s4", 0 0, L_0x556afdb17ec0;  1 drivers
v0x556afdb12590_0 .net *"_s7", 0 0, L_0x556afdb17fd0;  1 drivers
v0x556afdb12670_0 .net *"_s8", 0 0, L_0x556afdb180c0;  1 drivers
v0x556afdb127a0_0 .net "in", 1 0, L_0x556afdb183b0;  1 drivers
v0x556afdb12880_0 .net "out", 0 0, L_0x556afdb181d0;  1 drivers
v0x556afdb12940_0 .net "sel", 0 0, L_0x556afdb18310;  1 drivers
L_0x556afdb17e20 .part L_0x556afdb183b0, 0, 1;
L_0x556afdb17fd0 .part L_0x556afdb183b0, 1, 1;
S_0x556afdb12a80 .scope module, "m4" "MUX_SMALL" 7 14, 8 1 0, S_0x556afdb101c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 2 "in"
    .port_info 2 /OUTPUT 1 "out"
L_0x556afdb184a0 .functor NOT 1, L_0x556afdb189e0, C4<0>, C4<0>, C4<0>;
L_0x556afdb185b0 .functor AND 1, L_0x556afdb184a0, L_0x556afdb18510, C4<1>, C4<1>;
L_0x556afdb18790 .functor AND 1, L_0x556afdb189e0, L_0x556afdb186a0, C4<1>, C4<1>;
L_0x556afdb188a0 .functor OR 1, L_0x556afdb185b0, L_0x556afdb18790, C4<0>, C4<0>;
v0x556afdb12cf0_0 .net *"_s0", 0 0, L_0x556afdb184a0;  1 drivers
v0x556afdb12df0_0 .net *"_s3", 0 0, L_0x556afdb18510;  1 drivers
v0x556afdb12ed0_0 .net *"_s4", 0 0, L_0x556afdb185b0;  1 drivers
v0x556afdb12f90_0 .net *"_s7", 0 0, L_0x556afdb186a0;  1 drivers
v0x556afdb13070_0 .net *"_s8", 0 0, L_0x556afdb18790;  1 drivers
v0x556afdb131a0_0 .net "in", 1 0, L_0x556afdb18a80;  1 drivers
v0x556afdb13280_0 .net "out", 0 0, L_0x556afdb188a0;  1 drivers
v0x556afdb13340_0 .net "sel", 0 0, L_0x556afdb189e0;  1 drivers
L_0x556afdb18510 .part L_0x556afdb18a80, 0, 1;
L_0x556afdb186a0 .part L_0x556afdb18a80, 1, 1;
S_0x556afdb13480 .scope module, "m5" "MUX_SMALL" 7 15, 8 1 0, S_0x556afdb101c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 2 "in"
    .port_info 2 /OUTPUT 1 "out"
L_0x556afdb18b80 .functor NOT 1, L_0x556afdb190f0, C4<0>, C4<0>, C4<0>;
L_0x556afdb18cc0 .functor AND 1, L_0x556afdb18b80, L_0x556afdb18bf0, C4<1>, C4<1>;
L_0x556afdb18ea0 .functor AND 1, L_0x556afdb190f0, L_0x556afdb18db0, C4<1>, C4<1>;
L_0x556afdb18fb0 .functor OR 1, L_0x556afdb18cc0, L_0x556afdb18ea0, C4<0>, C4<0>;
v0x556afdb136a0_0 .net *"_s0", 0 0, L_0x556afdb18b80;  1 drivers
v0x556afdb137a0_0 .net *"_s3", 0 0, L_0x556afdb18bf0;  1 drivers
v0x556afdb13880_0 .net *"_s4", 0 0, L_0x556afdb18cc0;  1 drivers
v0x556afdb13940_0 .net *"_s7", 0 0, L_0x556afdb18db0;  1 drivers
v0x556afdb13a20_0 .net *"_s8", 0 0, L_0x556afdb18ea0;  1 drivers
v0x556afdb13b50_0 .net "in", 1 0, L_0x556afdb19190;  1 drivers
v0x556afdb13c30_0 .net "out", 0 0, L_0x556afdb18fb0;  1 drivers
v0x556afdb13cf0_0 .net "sel", 0 0, L_0x556afdb190f0;  1 drivers
L_0x556afdb18bf0 .part L_0x556afdb19190, 0, 1;
L_0x556afdb18db0 .part L_0x556afdb19190, 1, 1;
S_0x556afdb13e30 .scope module, "m6" "MUX_SMALL" 7 17, 8 1 0, S_0x556afdb101c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 2 "in"
    .port_info 2 /OUTPUT 1 "out"
L_0x556afdb19570 .functor NOT 1, L_0x556afdb19ae0, C4<0>, C4<0>, C4<0>;
L_0x556afdb19680 .functor AND 1, L_0x556afdb19570, L_0x556afdb195e0, C4<1>, C4<1>;
L_0x556afdb19880 .functor AND 1, L_0x556afdb19ae0, L_0x556afdb19790, C4<1>, C4<1>;
L_0x556afdb19990 .functor OR 1, L_0x556afdb19680, L_0x556afdb19880, C4<0>, C4<0>;
v0x556afdb14050_0 .net *"_s0", 0 0, L_0x556afdb19570;  1 drivers
v0x556afdb14150_0 .net *"_s3", 0 0, L_0x556afdb195e0;  1 drivers
v0x556afdb14230_0 .net *"_s4", 0 0, L_0x556afdb19680;  1 drivers
v0x556afdb142f0_0 .net *"_s7", 0 0, L_0x556afdb19790;  1 drivers
v0x556afdb143d0_0 .net *"_s8", 0 0, L_0x556afdb19880;  1 drivers
v0x556afdb14500_0 .net "in", 1 0, L_0x556afdb19c00;  1 drivers
v0x556afdb145e0_0 .net "out", 0 0, L_0x556afdb19990;  alias, 1 drivers
v0x556afdb146a0_0 .net "sel", 0 0, L_0x556afdb19ae0;  1 drivers
L_0x556afdb195e0 .part L_0x556afdb19c00, 0, 1;
L_0x556afdb19790 .part L_0x556afdb19c00, 1, 1;
    .scope S_0x556afdaec3a0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556afdada070_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x556afdada070_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x556afdada070_0;
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 204, 0, 8;
    %ix/getv/s 4, v0x556afdada070_0;
    %store/vec4a v0x556afdad8d70, 4, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 170, 0, 8;
    %ix/getv/s 4, v0x556afdada070_0;
    %store/vec4a v0x556afdad8d70, 4, 0;
T_0.3 ;
    %load/vec4 v0x556afdada070_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556afdada070_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x556afdb0e150;
T_1 ;
    %wait E_0x556afdabf880;
    %load/vec4 v0x556afdb0e5c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556afdb0e500_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x556afdb0e690_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x556afdb0e500_0;
    %inv;
    %assign/vec4 v0x556afdb0e500_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x556afdb0e500_0;
    %assign/vec4 v0x556afdb0e500_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x556afdb0e7e0;
T_2 ;
    %wait E_0x556afdabf880;
    %load/vec4 v0x556afdb0eb60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556afdb0eac0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x556afdb0ec30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x556afdb0eac0_0;
    %inv;
    %assign/vec4 v0x556afdb0eac0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x556afdb0eac0_0;
    %assign/vec4 v0x556afdb0eac0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x556afdb0ed80;
T_3 ;
    %wait E_0x556afdabf880;
    %load/vec4 v0x556afdb0f1a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556afdb0f0e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x556afdb0f240_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x556afdb0f0e0_0;
    %inv;
    %assign/vec4 v0x556afdb0f0e0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x556afdb0f0e0_0;
    %assign/vec4 v0x556afdb0f0e0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x556afdb0f390;
T_4 ;
    %wait E_0x556afdabf880;
    %load/vec4 v0x556afdb0f750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556afdb0f690_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x556afdb0f820_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x556afdb0f690_0;
    %inv;
    %assign/vec4 v0x556afdb0f690_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x556afdb0f690_0;
    %assign/vec4 v0x556afdb0f690_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x556afdb0dee0;
T_5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x556afdb10080_0, 0, 4;
    %end;
    .thread T_5;
    .scope S_0x556afdb0dee0;
T_6 ;
    %wait E_0x556afdac0160;
    %load/vec4 v0x556afdb0fc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x556afdb10080_0, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x556afdb0ffe0_0;
    %store/vec4 v0x556afdb10080_0, 0, 4;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x556afdb0c950;
T_7 ;
    %wait E_0x556afdabfe80;
    %load/vec4 v0x556afdadeeb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556afdadee10_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x556afdaddbb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x556afdadee10_0;
    %inv;
    %assign/vec4 v0x556afdadee10_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x556afdadee10_0;
    %assign/vec4 v0x556afdadee10_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x556afdb0ccf0;
T_8 ;
    %wait E_0x556afdabfe80;
    %load/vec4 v0x556afdb0cff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556afdb0cf50_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x556afdb0d0c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x556afdb0cf50_0;
    %inv;
    %assign/vec4 v0x556afdb0cf50_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x556afdb0cf50_0;
    %assign/vec4 v0x556afdb0cf50_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x556afdb0d1f0;
T_9 ;
    %wait E_0x556afdabfe80;
    %load/vec4 v0x556afdb0d610_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556afdb0d550_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x556afdb0d700_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x556afdb0d550_0;
    %inv;
    %assign/vec4 v0x556afdb0d550_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x556afdb0d550_0;
    %assign/vec4 v0x556afdb0d550_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x556afdb0c6d0;
T_10 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556afdb0dda0_0, 0, 3;
    %end;
    .thread T_10;
    .scope S_0x556afdb0c6d0;
T_11 ;
    %wait E_0x556afdabfd70;
    %load/vec4 v0x556afdb0da00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556afdb0dda0_0, 0, 3;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x556afdb0dd00_0;
    %store/vec4 v0x556afdb0dda0_0, 0, 3;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x556afdae1660;
T_12 ;
    %vpi_call 2 27 "$dumpfile", "tb_INTG.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x556afdae1660;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556afdb15630_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x556afdae1660;
T_14 ;
    %delay 500000, 0;
    %load/vec4 v0x556afdb15630_0;
    %inv;
    %store/vec4 v0x556afdb15630_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x556afdae1660;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556afdb15590_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556afdb15590_0, 0, 1;
    %delay 1000000000, 0;
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "INTG.v";
    "./MEMORY.v";
    "./COUNTER_3BIT.v";
    "./TFF.v";
    "./COUNTER_4BIT.v";
    "./MUX_BIG.v";
    "./MUX_SMALL.v";
