{"vcs1":{"timestamp_begin":1679171270.427354462, "rt":3.15, "ut":2.08, "st":0.38}}
{"vcselab":{"timestamp_begin":1679171273.611312541, "rt":1.27, "ut":0.24, "st":0.11}}
{"link":{"timestamp_begin":1679171274.908353478, "rt":2.09, "ut":0.07, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679171270.134103659}
{"VCS_COMP_START_TIME": 1679171270.134103659}
{"VCS_COMP_END_TIME": 1679171277.805975468}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv"}
{"vcs1": {"peak_mem": 377888}}
{"stitch_vcselab": {"peak_mem": 231072}}
