
SmartFactory.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .BOOT         00000058  00020000  00020000  00006d70  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .jmp_table    00000094  00007e00  00007e00  00006cdc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .text         000069ea  00000000  00000000  000000d4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .data         0000021e  00802000  000069ea  00006abe  2**1
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          000002b9  0080221e  0080221e  00006dce  2**4
                  ALLOC
  5 .comment      00000030  00000000  00000000  00006dc8  2**0
                  CONTENTS, READONLY
  6 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00006df8  2**2
                  CONTENTS, READONLY
  7 .debug_aranges 00000a90  00000000  00000000  00006e38  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   00013e7c  00000000  00000000  000078c8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00006b8f  00000000  00000000  0001b744  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   000090d2  00000000  00000000  000222d3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00001ff0  00000000  00000000  0002b3a8  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    0003aa45  00000000  00000000  0002d398  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    000096df  00000000  00000000  00067ddd  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000009b8  00000000  00000000  000714c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  0000bb82  00000000  00000000  00071e78  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .BOOT:

00020000 <SP_CommonSPM>:
; ---

.section .BOOT, "ax"

SP_CommonSPM:
	movw	ZL, r24          ; Load R25:R24 into Z.
   20000:	fc 01       	movw	r30, r24
	sts	NVM_CMD, r20     ; Load prepared command into NVM Command register.
   20002:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	ldi	r18, CCP_SPM_gc  ; Prepare Protect SPM signature in R18
   20006:	2d e9       	ldi	r18, 0x9D	; 157
	sts	CCP, r18         ; Enable SPM operation (this disables interrupts for 4 cycles).
   20008:	20 93 34 00 	sts	0x0034, r18	; 0x800034 <__TEXT_REGION_LENGTH__+0x700034>
	spm                      ; Self-program.
   2000c:	e8 95       	spm
	clr	r1               ; Clear R1 for GCC _zero_reg_ to function properly.
   2000e:	11 24       	eor	r1, r1
	out	RAMPZ, r19       ; Restore RAMPZ register.
   20010:	3b bf       	out	0x3b, r19	; 59
	ret
   20012:	08 95       	ret

00020014 <nvm_common_spm>:
	/**
	 * For GCC:
	 * \param address uint32_t r22:r25
	 * \param nvm_cmd uint8_t  r20
	 */
	in r25, RAMPZ         ; Store RAMPZ. Highest address byte is ignored, so using that
   20014:	9b b7       	in	r25, 0x3b	; 59
	out RAMPZ, r24        ; Load R24 into RAMPZ
   20016:	8b bf       	out	0x3b, r24	; 59
	movw ZL, r22          ; Load R22:R23 into Z.
   20018:	fb 01       	movw	r30, r22
	lds r24, NVM_CMD      ; Store NVM command register (r24 is no longer needed)
   2001a:	80 91 ca 01 	lds	r24, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	sts NVM_CMD, r20      ; Load prepared command into NVM Command register.
   2001e:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	ldi r23, CCP_SPM_gc   ; Prepare Protect SPM signature (r23 is no longer needed)
   20022:	7d e9       	ldi	r23, 0x9D	; 157
	sts CCP, r23          ; Enable SPM operation (this disables interrupts for 4 cycles).
   20024:	70 93 34 00 	sts	0x0034, r23	; 0x800034 <__TEXT_REGION_LENGTH__+0x700034>
	spm                   ; Self-program.
   20028:	e8 95       	spm
	sts NVM_CMD, r24      ; Restore NVM command register
   2002a:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	out RAMPZ, r25        ; Restore RAMPZ register.
   2002e:	9b bf       	out	0x3b, r25	; 59
	spm                   ; Self-program.
	sts NVM_CMD, r18      ; Restore NVM command register
	out RAMPZ, r19        ; Restore RAMPZ register.
#endif

	ret
   20030:	08 95       	ret

00020032 <nvm_flash_load_word_to_buffer>:
	 * For GCC:
	 * \param word_addr uint32_t r22:r25
	 * \param data      uint16_t r20:r21
	 */
wait_nvm:
	lds r18, NVM_STATUS
   20032:	20 91 cf 01 	lds	r18, 0x01CF	; 0x8001cf <__TEXT_REGION_LENGTH__+0x7001cf>
	sbrc r18, NVM_NVMBUSY_bp
   20036:	27 fd       	sbrc	r18, 7
	rjmp wait_nvm
   20038:	fc cf       	rjmp	.-8      	; 0x20032 <nvm_flash_load_word_to_buffer>

	in r25, RAMPZ         ; Store RAMPZ. Highest address byte is ignored, so using that
   2003a:	9b b7       	in	r25, 0x3b	; 59
	out RAMPZ, r24        ; Load R24 into RAMPZ
   2003c:	8b bf       	out	0x3b, r24	; 59
	movw ZL, r22          ; Load R22:R23 into Z.
   2003e:	fb 01       	movw	r30, r22

	lds r24, NVM_CMD      ; Store NVM command register (r24 is no longer needed)
   20040:	80 91 ca 01 	lds	r24, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	ldi r18, NVM_CMD_LOAD_FLASH_BUFFER_gc
   20044:	23 e2       	ldi	r18, 0x23	; 35
	sts NVM_CMD, r18      ; Load prepared command into NVM Command register.
   20046:	20 93 ca 01 	sts	0x01CA, r18	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>

	movw r0, r20          ; Load R20:R21 into R0:R1
   2004a:	0a 01       	movw	r0, r20
	spm                   ; Self-program.
   2004c:	e8 95       	spm

	clr r1                ; Clear R1 for GCC _zero_reg_ to function properly.
   2004e:	11 24       	eor	r1, r1
	sts NVM_CMD, r24      ; Restore NVM command register
   20050:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	out RAMPZ, r25        ; Restore RAMPZ register.
   20054:	9b bf       	out	0x3b, r25	; 59

	sts NVM_CMD, r18      ; Restore NVM command register
	out RAMPZ, r19        ; Restore RAMPZ register.
#endif

	ret
   20056:	08 95       	ret

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 a8 02 	jmp	0x550	; 0x550 <__ctors_end>
       4:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
       8:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
       c:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      10:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      14:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      18:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      1c:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      20:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      24:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      28:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      2c:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      30:	0c 94 88 06 	jmp	0xd10	; 0xd10 <__vector_12>
      34:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      38:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      3c:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      40:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      44:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      48:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      4c:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      50:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      54:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      58:	0c 94 54 13 	jmp	0x26a8	; 0x26a8 <__vector_22>
      5c:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      60:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      64:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      68:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      6c:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      70:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      74:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      78:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      7c:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      80:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      84:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      88:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      8c:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      90:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      94:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      98:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      9c:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      a0:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      a4:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      a8:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      ac:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      b0:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      b4:	0c 94 02 07 	jmp	0xe04	; 0xe04 <__vector_45>
      b8:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      bc:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      c0:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      c4:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      c8:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      cc:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      d0:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      d4:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      d8:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      dc:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      e0:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      e4:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      e8:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      ec:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      f0:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      f4:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      f8:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
      fc:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     100:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     104:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     108:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     10c:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     110:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     114:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     118:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     11c:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     120:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     124:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     128:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     12c:	0c 94 c5 06 	jmp	0xd8a	; 0xd8a <__vector_75>
     130:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     134:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     138:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     13c:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     140:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     144:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     148:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     14c:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     150:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     154:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     158:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     15c:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     160:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     164:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     168:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     16c:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     170:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     174:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     178:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     17c:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     180:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     184:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     188:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     18c:	0c 94 d9 1a 	jmp	0x35b2	; 0x35b2 <__vector_99>
     190:	0c 94 8e 1a 	jmp	0x351c	; 0x351c <__vector_100>
     194:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     198:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     19c:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     1a0:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     1a4:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     1a8:	0c 94 3f 07 	jmp	0xe7e	; 0xe7e <__vector_106>
     1ac:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     1b0:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     1b4:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     1b8:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     1bc:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     1c0:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     1c4:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     1c8:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     1cc:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     1d0:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     1d4:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     1d8:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     1dc:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     1e0:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     1e4:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     1e8:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     1ec:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     1f0:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__bad_interrupt>
     1f4:	0c 94 af 2b 	jmp	0x575e	; 0x575e <__vector_125>
     1f8:	0c 94 7c 2c 	jmp	0x58f8	; 0x58f8 <__vector_126>
     1fc:	87 0b       	sbc	r24, r23
     1fe:	96 0b       	sbc	r25, r22
     200:	a5 0b       	sbc	r26, r21
     202:	b4 0b       	sbc	r27, r20
     204:	c2 0b       	sbc	r28, r18
     206:	d1 0b       	sbc	r29, r17
     208:	e0 0b       	sbc	r30, r16
     20a:	ee 0b       	sbc	r30, r30
     20c:	fb 0b       	sbc	r31, r27
     20e:	0a 0c       	add	r0, r10
     210:	19 0c       	add	r1, r9
     212:	28 0c       	add	r2, r8
     214:	dc 17       	cp	r29, r28
     216:	eb 17       	cp	r30, r27
     218:	fa 17       	cp	r31, r26
     21a:	09 18       	sub	r0, r9
     21c:	17 18       	sub	r1, r7
     21e:	26 18       	sub	r2, r6
     220:	35 18       	sub	r3, r5
     222:	43 18       	sub	r4, r3
     224:	50 18       	sub	r5, r0
     226:	5f 18       	sub	r5, r15
     228:	6e 18       	sub	r6, r14
     22a:	7d 18       	sub	r7, r13
     22c:	35 19       	sub	r19, r5
     22e:	35 19       	sub	r19, r5
     230:	35 19       	sub	r19, r5
     232:	35 19       	sub	r19, r5
     234:	35 19       	sub	r19, r5
     236:	35 19       	sub	r19, r5
     238:	35 19       	sub	r19, r5
     23a:	35 19       	sub	r19, r5
     23c:	35 19       	sub	r19, r5
     23e:	35 19       	sub	r19, r5
     240:	35 19       	sub	r19, r5
     242:	35 19       	sub	r19, r5
     244:	35 19       	sub	r19, r5
     246:	35 19       	sub	r19, r5
     248:	35 19       	sub	r19, r5
     24a:	35 19       	sub	r19, r5
     24c:	35 19       	sub	r19, r5
     24e:	35 19       	sub	r19, r5
     250:	35 19       	sub	r19, r5
     252:	35 19       	sub	r19, r5
     254:	33 19       	sub	r19, r3
     256:	33 19       	sub	r19, r3
     258:	33 19       	sub	r19, r3
     25a:	33 19       	sub	r19, r3
     25c:	33 19       	sub	r19, r3
     25e:	33 19       	sub	r19, r3
     260:	33 19       	sub	r19, r3
     262:	33 19       	sub	r19, r3
     264:	33 19       	sub	r19, r3
     266:	33 19       	sub	r19, r3
     268:	33 19       	sub	r19, r3
     26a:	33 19       	sub	r19, r3
     26c:	33 19       	sub	r19, r3
     26e:	33 19       	sub	r19, r3
     270:	33 19       	sub	r19, r3
     272:	33 19       	sub	r19, r3
     274:	33 19       	sub	r19, r3
     276:	33 19       	sub	r19, r3
     278:	33 19       	sub	r19, r3
     27a:	33 19       	sub	r19, r3
     27c:	37 19       	sub	r19, r7
     27e:	37 19       	sub	r19, r7
     280:	37 19       	sub	r19, r7
     282:	37 19       	sub	r19, r7
     284:	37 19       	sub	r19, r7
     286:	37 19       	sub	r19, r7
     288:	37 19       	sub	r19, r7
     28a:	37 19       	sub	r19, r7
     28c:	37 19       	sub	r19, r7
     28e:	37 19       	sub	r19, r7
     290:	31 19       	sub	r19, r1
     292:	31 19       	sub	r19, r1
     294:	31 19       	sub	r19, r1
     296:	31 19       	sub	r19, r1
     298:	31 19       	sub	r19, r1
     29a:	31 19       	sub	r19, r1
     29c:	31 19       	sub	r19, r1
     29e:	31 19       	sub	r19, r1
     2a0:	31 19       	sub	r19, r1
     2a2:	31 19       	sub	r19, r1
     2a4:	37 19       	sub	r19, r7
     2a6:	37 19       	sub	r19, r7
     2a8:	37 19       	sub	r19, r7
     2aa:	37 19       	sub	r19, r7
     2ac:	37 19       	sub	r19, r7
     2ae:	37 19       	sub	r19, r7
     2b0:	37 19       	sub	r19, r7
     2b2:	37 19       	sub	r19, r7
     2b4:	37 19       	sub	r19, r7
     2b6:	37 19       	sub	r19, r7
     2b8:	37 19       	sub	r19, r7
     2ba:	37 19       	sub	r19, r7
     2bc:	37 19       	sub	r19, r7
     2be:	37 19       	sub	r19, r7
     2c0:	37 19       	sub	r19, r7
     2c2:	37 19       	sub	r19, r7
     2c4:	37 19       	sub	r19, r7
     2c6:	37 19       	sub	r19, r7
     2c8:	37 19       	sub	r19, r7
     2ca:	37 19       	sub	r19, r7
     2cc:	2f 19       	sub	r18, r15
     2ce:	2f 19       	sub	r18, r15
     2d0:	2f 19       	sub	r18, r15
     2d2:	2f 19       	sub	r18, r15
     2d4:	2f 19       	sub	r18, r15
     2d6:	2f 19       	sub	r18, r15
     2d8:	2f 19       	sub	r18, r15
     2da:	2f 19       	sub	r18, r15
     2dc:	2f 19       	sub	r18, r15
     2de:	2f 19       	sub	r18, r15
     2e0:	2f 19       	sub	r18, r15
     2e2:	2f 19       	sub	r18, r15
     2e4:	2f 19       	sub	r18, r15
     2e6:	2f 19       	sub	r18, r15
     2e8:	2f 19       	sub	r18, r15
     2ea:	2d 19       	sub	r18, r13
     2ec:	2d 19       	sub	r18, r13
     2ee:	2d 19       	sub	r18, r13
     2f0:	2d 19       	sub	r18, r13
     2f2:	2d 19       	sub	r18, r13
     2f4:	2d 19       	sub	r18, r13
     2f6:	2d 19       	sub	r18, r13
     2f8:	2d 19       	sub	r18, r13
     2fa:	2d 19       	sub	r18, r13
     2fc:	2d 19       	sub	r18, r13
     2fe:	2d 19       	sub	r18, r13
     300:	2d 19       	sub	r18, r13
     302:	2d 19       	sub	r18, r13
     304:	2d 19       	sub	r18, r13
     306:	2d 19       	sub	r18, r13
     308:	2b 19       	sub	r18, r11
     30a:	2b 19       	sub	r18, r11
     30c:	2b 19       	sub	r18, r11
     30e:	2b 19       	sub	r18, r11
     310:	2b 19       	sub	r18, r11
     312:	2b 19       	sub	r18, r11
     314:	2b 19       	sub	r18, r11
     316:	2b 19       	sub	r18, r11
     318:	2b 19       	sub	r18, r11
     31a:	2b 19       	sub	r18, r11
     31c:	2b 19       	sub	r18, r11
     31e:	2b 19       	sub	r18, r11
     320:	2b 19       	sub	r18, r11
     322:	2b 19       	sub	r18, r11
     324:	2b 19       	sub	r18, r11
     326:	2b 19       	sub	r18, r11
     328:	2b 19       	sub	r18, r11
     32a:	2b 19       	sub	r18, r11
     32c:	2b 19       	sub	r18, r11
     32e:	2b 19       	sub	r18, r11
     330:	29 19       	sub	r18, r9
     332:	29 19       	sub	r18, r9
     334:	29 19       	sub	r18, r9
     336:	29 19       	sub	r18, r9
     338:	29 19       	sub	r18, r9
     33a:	29 19       	sub	r18, r9
     33c:	29 19       	sub	r18, r9
     33e:	29 19       	sub	r18, r9
     340:	29 19       	sub	r18, r9
     342:	29 19       	sub	r18, r9
     344:	27 19       	sub	r18, r7
     346:	27 19       	sub	r18, r7
     348:	27 19       	sub	r18, r7
     34a:	27 19       	sub	r18, r7
     34c:	27 19       	sub	r18, r7
     34e:	27 19       	sub	r18, r7
     350:	27 19       	sub	r18, r7
     352:	27 19       	sub	r18, r7
     354:	27 19       	sub	r18, r7
     356:	27 19       	sub	r18, r7
     358:	27 19       	sub	r18, r7
     35a:	27 19       	sub	r18, r7
     35c:	27 19       	sub	r18, r7
     35e:	27 19       	sub	r18, r7
     360:	27 19       	sub	r18, r7
     362:	27 19       	sub	r18, r7
     364:	27 19       	sub	r18, r7
     366:	27 19       	sub	r18, r7
     368:	27 19       	sub	r18, r7
     36a:	27 19       	sub	r18, r7
     36c:	27 19       	sub	r18, r7
     36e:	27 19       	sub	r18, r7
     370:	27 19       	sub	r18, r7
     372:	27 19       	sub	r18, r7
     374:	27 19       	sub	r18, r7
     376:	27 19       	sub	r18, r7
     378:	27 19       	sub	r18, r7
     37a:	27 19       	sub	r18, r7
     37c:	27 19       	sub	r18, r7
     37e:	27 19       	sub	r18, r7
     380:	25 19       	sub	r18, r5
     382:	25 19       	sub	r18, r5
     384:	25 19       	sub	r18, r5
     386:	25 19       	sub	r18, r5
     388:	25 19       	sub	r18, r5
     38a:	23 19       	sub	r18, r3
     38c:	23 19       	sub	r18, r3
     38e:	23 19       	sub	r18, r3
     390:	23 19       	sub	r18, r3
     392:	23 19       	sub	r18, r3
     394:	21 19       	sub	r18, r1
     396:	21 19       	sub	r18, r1
     398:	21 19       	sub	r18, r1
     39a:	21 19       	sub	r18, r1
     39c:	21 19       	sub	r18, r1
     39e:	1f 19       	sub	r17, r15
     3a0:	1f 19       	sub	r17, r15
     3a2:	1f 19       	sub	r17, r15
     3a4:	1f 19       	sub	r17, r15
     3a6:	1f 19       	sub	r17, r15
     3a8:	39 19       	sub	r19, r9
     3aa:	39 19       	sub	r19, r9
     3ac:	39 19       	sub	r19, r9
     3ae:	39 19       	sub	r19, r9
     3b0:	39 19       	sub	r19, r9
     3b2:	39 19       	sub	r19, r9
     3b4:	14 26       	eor	r1, r20
     3b6:	17 26       	eor	r1, r23
     3b8:	1a 26       	eor	r1, r26
     3ba:	1d 26       	eor	r1, r29
     3bc:	20 26       	eor	r2, r16
     3be:	23 26       	eor	r2, r19
     3c0:	26 26       	eor	r2, r22

000003c2 <__trampolines_start>:
     3c2:	0c 94 33 19 	jmp	0x3266	; 0x3266 <_Z15ReadSharpSensorh+0x4a>
     3c6:	0c 94 6e 18 	jmp	0x30dc	; 0x30dc <_Z12IO_ReadWritebh+0x142>
     3ca:	0c 94 3b 19 	jmp	0x3276	; 0x3276 <_Z10AnalogReadi>
     3ce:	0c 94 3e 1c 	jmp	0x387c	; 0x387c <udi_cdc_data_setup>
     3d2:	0c 94 cc 15 	jmp	0x2b98	; 0x2b98 <_Z8StopBeltj>
     3d6:	0c 94 17 26 	jmp	0x4c2e	; 0x4c2e <udd_ep_get_size+0x28>
     3da:	0c 94 5f 16 	jmp	0x2cbe	; 0x2cbe <_Z14requestStartedv>
     3de:	0c 94 21 19 	jmp	0x3242	; 0x3242 <_Z15ReadSharpSensorh+0x26>
     3e2:	0c 94 c2 0b 	jmp	0x1784	; 0x1784 <IO_ReadWrite+0x94>
     3e6:	0c 94 0e 04 	jmp	0x81c	; 0x81c <_Z9isSmallerii>
     3ea:	0c 94 69 10 	jmp	0x20d2	; 0x20d2 <SorterArmPosition>
     3ee:	0c 94 8c 1c 	jmp	0x3918	; 0x3918 <udi_cdc_line_coding_received>
     3f2:	0c 94 eb 17 	jmp	0x2fd6	; 0x2fd6 <_Z12IO_ReadWritebh+0x3c>
     3f6:	0c 94 a3 14 	jmp	0x2946	; 0x2946 <MoveSorterArmIndex>
     3fa:	0c 94 e0 0b 	jmp	0x17c0	; 0x17c0 <IO_ReadWrite+0xd0>
     3fe:	0c 94 1a 26 	jmp	0x4c34	; 0x4c34 <udd_ep_get_size+0x2e>
     402:	0c 94 78 14 	jmp	0x28f0	; 0x28f0 <MoveSorterArmDistance>
     406:	0c 94 55 21 	jmp	0x42aa	; 0x42aa <udc_valid_address>
     40a:	0c 94 37 19 	jmp	0x326e	; 0x326e <_Z15ReadSharpSensorh+0x52>
     40e:	0c 94 19 0c 	jmp	0x1832	; 0x1832 <IO_ReadWrite+0x142>
     412:	0c 94 7c 1e 	jmp	0x3cf8	; 0x3cf8 <udi_cdc_data_enable>
     416:	0c 94 00 04 	jmp	0x800	; 0x800 <_Z7isEqualii>
     41a:	0c 94 f7 15 	jmp	0x2bee	; 0x2bee <_Z13MoveTurntablebj>
     41e:	0c 94 26 26 	jmp	0x4c4c	; 0x4c4c <udd_ep_get_size+0x46>
     422:	0c 94 42 19 	jmp	0x3284	; 0x3284 <_Z15passthrough_TWIv>
     426:	0c 94 35 18 	jmp	0x306a	; 0x306a <_Z12IO_ReadWritebh+0xd0>
     42a:	0c 94 87 0b 	jmp	0x170e	; 0x170e <IO_ReadWrite+0x1e>
     42e:	0c 94 43 18 	jmp	0x3086	; 0x3086 <_Z12IO_ReadWritebh+0xec>
     432:	0c 94 fb 0b 	jmp	0x17f6	; 0x17f6 <IO_ReadWrite+0x106>
     436:	0c 94 e3 03 	jmp	0x7c6	; 0x7c6 <_Z8multiplyii>
     43a:	0c 94 dc 17 	jmp	0x2fb8	; 0x2fb8 <_Z12IO_ReadWritebh+0x1e>
     43e:	0c 94 8e 03 	jmp	0x71c	; 0x71c <_Z3addii>
     442:	0c 94 23 19 	jmp	0x3246	; 0x3246 <_Z15ReadSharpSensorh+0x2a>
     446:	0c 94 3f 1d 	jmp	0x3a7e	; 0x3a7e <udi_cdc_data_sent>
     44a:	0c 94 8e 18 	jmp	0x311c	; 0x311c <_Z11DigitalReadi>
     44e:	0c 94 66 16 	jmp	0x2ccc	; 0x2ccc <_Z13requestResultv>
     452:	0c 94 7e 03 	jmp	0x6fc	; 0x6fc <_Z11printNumberj>
     456:	0c 94 39 19 	jmp	0x3272	; 0x3272 <_Z15ReadSharpSensorh+0x56>
     45a:	0c 94 0a 0c 	jmp	0x1814	; 0x1814 <IO_ReadWrite+0x124>
     45e:	0c 94 58 1d 	jmp	0x3ab0	; 0x3ab0 <udi_cdc_data_sof_notify>
     462:	0c 94 2d 19 	jmp	0x325a	; 0x325a <_Z15ReadSharpSensorh+0x3e>
     466:	0c 94 03 1c 	jmp	0x3806	; 0x3806 <udi_cdc_comm_enable>
     46a:	0c 94 28 0c 	jmp	0x1850	; 0x1850 <IO_ReadWrite+0x160>
     46e:	0c 94 4b 16 	jmp	0x2c96	; 0x2c96 <_Z9ToggleLEDv>
     472:	0c 94 1d 0f 	jmp	0x1e3a	; 0x1e3a <StopElevator>
     476:	0c 94 34 1c 	jmp	0x3868	; 0x3868 <udi_cdc_data_disable>
     47a:	0c 94 b0 1e 	jmp	0x3d60	; 0x3d60 <udi_cdc_data_received>
     47e:	0c 94 8a 03 	jmp	0x714	; 0x714 <_Z6invertj>
     482:	0c 94 e3 0e 	jmp	0x1dc6	; 0x1dc6 <ElevatorReady>
     486:	0c 94 26 1a 	jmp	0x344c	; 0x344c <_Z15OptocouplerReadi>
     48a:	0c 94 50 18 	jmp	0x30a0	; 0x30a0 <_Z12IO_ReadWritebh+0x106>
     48e:	0c 94 1d 26 	jmp	0x4c3a	; 0x4c3a <udd_ep_get_size+0x34>
     492:	0c 94 07 04 	jmp	0x80e	; 0x80e <_Z8isBiggerii>
     496:	0c 94 fa 1b 	jmp	0x37f4	; 0x37f4 <_GLOBAL__sub_I__Z12IO_ReadWritebh>
     49a:	0c 94 ee 0b 	jmp	0x17dc	; 0x17dc <IO_ReadWrite+0xec>
     49e:	0c 94 2f 19 	jmp	0x325e	; 0x325e <_Z15ReadSharpSensorh+0x42>
     4a2:	0c 94 64 03 	jmp	0x6c8	; 0x6c8 <_Z9delay1secv>
     4a6:	0c 94 42 1c 	jmp	0x3884	; 0x3884 <udi_cdc_comm_setup>
     4aa:	0c 94 29 19 	jmp	0x3252	; 0x3252 <_Z15ReadSharpSensorh+0x36>
     4ae:	0c 94 23 26 	jmp	0x4c46	; 0x4c46 <udd_ep_get_size+0x40>
     4b2:	0c 94 40 1c 	jmp	0x3880	; 0x3880 <udi_cdc_getsetting>
     4b6:	0c 94 29 04 	jmp	0x852	; 0x852 <_Z9logic_andbb>
     4ba:	0c 94 74 15 	jmp	0x2ae8	; 0x2ae8 <_Z8MoveBeltbj>
     4be:	0c 94 0e 19 	jmp	0x321c	; 0x321c <_Z15ReadSharpSensorh>
     4c2:	0c 94 d1 0b 	jmp	0x17a2	; 0x17a2 <IO_ReadWrite+0xb2>
     4c6:	0c 94 26 18 	jmp	0x304c	; 0x304c <_Z12IO_ReadWritebh+0xb2>
     4ca:	0c 94 30 16 	jmp	0x2c60	; 0x2c60 <_Z13StopTurntablej>
     4ce:	0c 94 a4 0d 	jmp	0x1b48	; 0x1b48 <ReadColourSensor>
     4d2:	0c 94 79 1a 	jmp	0x34f2	; 0x34f2 <_Z13PulseSolenoidh>
     4d6:	0c 94 2c 04 	jmp	0x858	; 0x858 <_Z9logic_xorbb>
     4da:	0c 94 2e 1c 	jmp	0x385c	; 0x385c <udi_cdc_comm_disable>
     4de:	0c 94 73 1a 	jmp	0x34e6	; 0x34e6 <_Z8Solenoidhb>
     4e2:	0c 94 b8 03 	jmp	0x770	; 0x770 <_Z8subtractii>
     4e6:	0c 94 6e 03 	jmp	0x6dc	; 0x6dc <_Z8delay_msj>
     4ea:	0c 94 af 1d 	jmp	0x3b5e	; 0x3b5e <udi_cdc_serial_state_msg_sent>
     4ee:	0c 94 14 26 	jmp	0x4c28	; 0x4c28 <udd_ep_get_size+0x22>
     4f2:	0c 94 3c 10 	jmp	0x2078	; 0x2078 <MoveElevator>
     4f6:	0c 94 7d 18 	jmp	0x30fa	; 0x30fa <_Z12IO_ReadWritebh+0x160>
     4fa:	0c 94 31 19 	jmp	0x3262	; 0x3262 <_Z15ReadSharpSensorh+0x46>
     4fe:	0c 94 15 04 	jmp	0x82a	; 0x82a <_Z15isBiggerOrEqualii>
     502:	0c 94 cc 13 	jmp	0x2798	; 0x2798 <SorterArmReady>
     506:	0c 94 5f 18 	jmp	0x30be	; 0x30be <_Z12IO_ReadWritebh+0x124>
     50a:	0c 94 25 19 	jmp	0x324a	; 0x324a <_Z15ReadSharpSensorh+0x2e>
     50e:	0c 94 09 18 	jmp	0x3012	; 0x3012 <_Z12IO_ReadWritebh+0x78>
     512:	0c 94 35 19 	jmp	0x326a	; 0x326a <_Z15ReadSharpSensorh+0x4e>
     516:	0c 94 51 16 	jmp	0x2ca2	; 0x2ca2 <_Z3LEDb>
     51a:	0c 94 2b 19 	jmp	0x3256	; 0x3256 <_Z15ReadSharpSensorh+0x3a>
     51e:	0c 94 1f 19 	jmp	0x323e	; 0x323e <_Z15ReadSharpSensorh+0x22>
     522:	0c 94 96 0b 	jmp	0x172c	; 0x172c <IO_ReadWrite+0x3c>
     526:	0c 94 23 04 	jmp	0x846	; 0x846 <_Z8logic_orbb>
     52a:	0c 94 27 19 	jmp	0x324e	; 0x324e <_Z15ReadSharpSensorh+0x32>
     52e:	0c 94 fa 17 	jmp	0x2ff4	; 0x2ff4 <_Z12IO_ReadWritebh+0x5a>
     532:	0c 94 a5 0b 	jmp	0x174a	; 0x174a <IO_ReadWrite+0x5a>
     536:	0c 94 fc 03 	jmp	0x7f8	; 0x7f8 <_Z6divideii>
     53a:	0c 94 17 18 	jmp	0x302e	; 0x302e <_Z12IO_ReadWritebh+0x94>
     53e:	0c 94 39 0c 	jmp	0x1872	; 0x1872 <SelectColour>
     542:	0c 94 20 26 	jmp	0x4c40	; 0x4c40 <udd_ep_get_size+0x3a>
     546:	0c 94 1c 04 	jmp	0x838	; 0x838 <_Z16isSmallerOrEqualii>
     54a:	0c 94 b4 0b 	jmp	0x1768	; 0x1768 <IO_ReadWrite+0x78>

0000054e <__ctors_start>:
     54e:	fa 1b       	sub	r31, r26

00000550 <__ctors_end>:
     550:	11 24       	eor	r1, r1
     552:	1f be       	out	0x3f, r1	; 63
     554:	cf ef       	ldi	r28, 0xFF	; 255
     556:	cd bf       	out	0x3d, r28	; 61
     558:	df e3       	ldi	r29, 0x3F	; 63
     55a:	de bf       	out	0x3e, r29	; 62
     55c:	00 e0       	ldi	r16, 0x00	; 0
     55e:	0c bf       	out	0x3c, r16	; 60
     560:	18 be       	out	0x38, r1	; 56
     562:	19 be       	out	0x39, r1	; 57
     564:	1a be       	out	0x3a, r1	; 58
     566:	1b be       	out	0x3b, r1	; 59

00000568 <__do_copy_data>:
     568:	12 e2       	ldi	r17, 0x22	; 34
     56a:	a0 e0       	ldi	r26, 0x00	; 0
     56c:	b0 e2       	ldi	r27, 0x20	; 32
     56e:	ea ee       	ldi	r30, 0xEA	; 234
     570:	f9 e6       	ldi	r31, 0x69	; 105
     572:	00 e0       	ldi	r16, 0x00	; 0
     574:	0b bf       	out	0x3b, r16	; 59
     576:	02 c0       	rjmp	.+4      	; 0x57c <__do_copy_data+0x14>
     578:	07 90       	elpm	r0, Z+
     57a:	0d 92       	st	X+, r0
     57c:	ae 31       	cpi	r26, 0x1E	; 30
     57e:	b1 07       	cpc	r27, r17
     580:	d9 f7       	brne	.-10     	; 0x578 <__do_copy_data+0x10>
     582:	1b be       	out	0x3b, r1	; 59

00000584 <__do_clear_bss>:
     584:	24 e2       	ldi	r18, 0x24	; 36
     586:	ae e1       	ldi	r26, 0x1E	; 30
     588:	b2 e2       	ldi	r27, 0x22	; 34
     58a:	01 c0       	rjmp	.+2      	; 0x58e <.do_clear_bss_start>

0000058c <.do_clear_bss_loop>:
     58c:	1d 92       	st	X+, r1

0000058e <.do_clear_bss_start>:
     58e:	a7 3d       	cpi	r26, 0xD7	; 215
     590:	b2 07       	cpc	r27, r18
     592:	e1 f7       	brne	.-8      	; 0x58c <.do_clear_bss_loop>

00000594 <__do_global_ctors>:
     594:	12 e0       	ldi	r17, 0x02	; 2
     596:	c8 ea       	ldi	r28, 0xA8	; 168
     598:	d2 e0       	ldi	r29, 0x02	; 2
     59a:	00 e0       	ldi	r16, 0x00	; 0
     59c:	06 c0       	rjmp	.+12     	; 0x5aa <__do_global_ctors+0x16>
     59e:	21 97       	sbiw	r28, 0x01	; 1
     5a0:	01 09       	sbc	r16, r1
     5a2:	80 2f       	mov	r24, r16
     5a4:	fe 01       	movw	r30, r28
     5a6:	0e 94 6f 34 	call	0x68de	; 0x68de <__tablejump2__>
     5aa:	c7 3a       	cpi	r28, 0xA7	; 167
     5ac:	d1 07       	cpc	r29, r17
     5ae:	80 e0       	ldi	r24, 0x00	; 0
     5b0:	08 07       	cpc	r16, r24
     5b2:	a9 f7       	brne	.-22     	; 0x59e <__do_global_ctors+0xa>
     5b4:	0e 94 19 1b 	call	0x3632	; 0x3632 <main>
     5b8:	0c 94 f3 34 	jmp	0x69e6	; 0x69e6 <_exit>

000005bc <__bad_interrupt>:
     5bc:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000005c0 <SP_ReadByte>:

.section .text
.global SP_ReadByte

SP_ReadByte:
	in	r19, RAMPZ      ; Save RAMPZ.
     5c0:	3b b7       	in	r19, 0x3b	; 59
	out	RAMPZ, r24      ; Load RAMPZ with the MSB of the address.
     5c2:	8b bf       	out	0x3b, r24	; 59
	movw	ZL, r22         ; Move the low bytes to the Z pointer
     5c4:	fb 01       	movw	r30, r22
	elpm	r24, Z          ; Extended load byte from address pointed to by Z.
     5c6:	86 91       	elpm	r24, Z
	out	RAMPZ, r19      ; Restore RAMPZ register.
     5c8:	3b bf       	out	0x3b, r19	; 59
	ret
     5ca:	08 95       	ret

000005cc <SP_ReadWord>:

.section .text
.global SP_ReadWord

SP_ReadWord:
	in	r19, RAMPZ      ; Save RAMPZ.
     5cc:	3b b7       	in	r19, 0x3b	; 59
	out	RAMPZ, r24      ; Load RAMPZ with the MSB of the address.
     5ce:	8b bf       	out	0x3b, r24	; 59
	movw	ZL, r22         ; Move the low bytes to the Z pointer
     5d0:	fb 01       	movw	r30, r22
	elpm	r24, Z+         ; Extended load byte from address pointed to by Z.
     5d2:	87 91       	elpm	r24, Z+
	elpm	r25, Z          ; Extended load byte from address pointed to by Z.
     5d4:	96 91       	elpm	r25, Z
	out	RAMPZ, r19      ; Restore RAMPZ register.
     5d6:	3b bf       	out	0x3b, r19	; 59
	ret
     5d8:	08 95       	ret

000005da <SP_ReadCalibrationByte>:

.section .text
.global SP_ReadCalibrationByte	

SP_ReadCalibrationByte:
	ldi	r20, NVM_CMD_READ_CALIB_ROW_gc    ; Prepare NVM command in R20.
     5da:	42 e0       	ldi	r20, 0x02	; 2
	rjmp	SP_CommonLPM                      ; Jump to common LPM code.
     5dc:	70 c0       	rjmp	.+224    	; 0x6be <SP_CommonLPM>

000005de <SP_ReadUserSignatureByte>:

.section .text	
.global SP_ReadUserSignatureByte

SP_ReadUserSignatureByte:
	ldi	r20, NVM_CMD_READ_USER_SIG_ROW_gc  ; Prepare NVM command in R20.
     5de:	41 e0       	ldi	r20, 0x01	; 1
	rjmp	SP_CommonLPM                       ; Jump to common LPM code.
     5e0:	6e c0       	rjmp	.+220    	; 0x6be <SP_CommonLPM>

000005e2 <SP_ReadFuseByte>:

.section .text	
.global SP_ReadFuseByte

SP_ReadFuseByte:
	sts	NVM_ADDR0, r24              ; Load fuse byte index into NVM Address Register 0.
     5e2:	80 93 c0 01 	sts	0x01C0, r24	; 0x8001c0 <__TEXT_REGION_LENGTH__+0x7001c0>
	clr	r24                         ; Prepare a zero.
     5e6:	88 27       	eor	r24, r24
	sts	NVM_ADDR1, r24              ; Load zero into NVM Address Register 1.
     5e8:	80 93 c1 01 	sts	0x01C1, r24	; 0x8001c1 <__TEXT_REGION_LENGTH__+0x7001c1>
	sts	NVM_ADDR2, r24              ; Load zero into NVM Address Register 2.
     5ec:	80 93 c2 01 	sts	0x01C2, r24	; 0x8001c2 <__TEXT_REGION_LENGTH__+0x7001c2>
	ldi	r20, NVM_CMD_READ_FUSES_gc  ; Prepare NVM command in R20.
     5f0:	47 e0       	ldi	r20, 0x07	; 7
	rcall	SP_CommonCMD                ; Jump to common NVM Action code.
     5f2:	55 d0       	rcall	.+170    	; 0x69e <SP_CommonCMD>
	movw	r24, r22                    ; Move low byte to 1 byte return address.
     5f4:	cb 01       	movw	r24, r22
	ret
     5f6:	08 95       	ret

000005f8 <SP_WriteLockBits>:

.section .text	
.global SP_WriteLockBits

SP_WriteLockBits:
	sts	NVM_DATA0, r24                  ; Load lock bits into NVM Data Register 0.
     5f8:	80 93 c4 01 	sts	0x01C4, r24	; 0x8001c4 <__TEXT_REGION_LENGTH__+0x7001c4>
	ldi	r20, NVM_CMD_WRITE_LOCK_BITS_gc ; Prepare NVM command in R20.
     5fc:	48 e0       	ldi	r20, 0x08	; 8
	rjmp	SP_CommonCMD                    ; Jump to common NVM Action code.
     5fe:	4f c0       	rjmp	.+158    	; 0x69e <SP_CommonCMD>

00000600 <SP_ReadLockBits>:

.section .text		
.global SP_ReadLockBits

SP_ReadLockBits:
	lds	r24, NVM_LOCKBITS       ; Read IO-mapped lock bits.
     600:	80 91 d0 01 	lds	r24, 0x01D0	; 0x8001d0 <__TEXT_REGION_LENGTH__+0x7001d0>
	ret
     604:	08 95       	ret

00000606 <SP_EraseUserSignatureRow>:

.section .text
.global SP_EraseUserSignatureRow

SP_EraseUserSignatureRow:
	in	r19, RAMPZ                         ; Save RAMPZ, which is restored in SP_CommonSPM.
     606:	3b b7       	in	r19, 0x3b	; 59
	ldi	r20, NVM_CMD_ERASE_USER_SIG_ROW_gc ; Prepare NVM command in R20.
     608:	48 e1       	ldi	r20, 0x18	; 24
	jmp 	SP_CommonSPM                       ; Jump to common SPM code.
     60a:	0d 94 00 00 	jmp	0x20000	; 0x20000 <SP_CommonSPM>

0000060e <SP_WriteUserSignatureRow>:

.section .text
.global SP_WriteUserSignatureRow

SP_WriteUserSignatureRow:
	in	r19, RAMPZ                          ; Save RAMPZ, which is restored in SP_CommonSPM.
     60e:	3b b7       	in	r19, 0x3b	; 59
	ldi	r20, NVM_CMD_WRITE_USER_SIG_ROW_gc  ; Prepare NVM command in R20.
     610:	4a e1       	ldi	r20, 0x1A	; 26
	jmp	SP_CommonSPM                        ; Jump to common SPM code.
     612:	0d 94 00 00 	jmp	0x20000	; 0x20000 <SP_CommonSPM>

00000616 <SP_EraseApplicationSection>:

.section .text
.global SP_EraseApplicationSection

SP_EraseApplicationSection:
	in	r19, RAMPZ                 ; Save RAMPZ, which is restored in SP_CommonSPM.
     616:	3b b7       	in	r19, 0x3b	; 59
	ldi	r20, NVM_CMD_ERASE_APP_gc  ; Prepare NVM command in R20.
     618:	40 e2       	ldi	r20, 0x20	; 32
	jmp	SP_CommonSPM               ; Jump to common SPM code.
     61a:	0d 94 00 00 	jmp	0x20000	; 0x20000 <SP_CommonSPM>

0000061e <SP_EraseApplicationPage>:

.section .text	
.global SP_EraseApplicationPage

SP_EraseApplicationPage:
	in	r19, RAMPZ                      ; Save RAMPZ, which is restored in SP_CommonSPM.
     61e:	3b b7       	in	r19, 0x3b	; 59
	out	RAMPZ, r24                      ; Load RAMPZ with the MSB of the address.
     620:	8b bf       	out	0x3b, r24	; 59
	movw    r24, r22                        ; Move low bytes for ZH:ZL to R25:R24
     622:	cb 01       	movw	r24, r22
	ldi	r20, NVM_CMD_ERASE_APP_PAGE_gc  ; Prepare NVM command in R20.
     624:	42 e2       	ldi	r20, 0x22	; 34
	jmp	SP_CommonSPM                    ; Jump to common SPM code.
     626:	0d 94 00 00 	jmp	0x20000	; 0x20000 <SP_CommonSPM>

0000062a <SP_LoadFlashWord>:

.section .text
.global SP_LoadFlashWord

SP_LoadFlashWord:
	in	r19, RAMPZ                         ; Save RAMPZ, which is restored in SP_CommonSPM.
     62a:	3b b7       	in	r19, 0x3b	; 59
	movw	r0, r22                            ; Prepare flash word in R1:R0.
     62c:	0b 01       	movw	r0, r22
	ldi	r20, NVM_CMD_LOAD_FLASH_BUFFER_gc  ; Prepare NVM command in R20.
     62e:	43 e2       	ldi	r20, 0x23	; 35
	jmp	SP_CommonSPM                       ; Jump to common SPM code.
     630:	0d 94 00 00 	jmp	0x20000	; 0x20000 <SP_CommonSPM>

00000634 <SP_WriteApplicationPage>:

.section .text		
.global SP_WriteApplicationPage

SP_WriteApplicationPage:
	in	r19, RAMPZ                       ; Save RAMPZ, which is restored in SP_CommonSPM.
     634:	3b b7       	in	r19, 0x3b	; 59
	out	RAMPZ, r24                       ; Load RAMPZ with the MSB of the address.
     636:	8b bf       	out	0x3b, r24	; 59
	movw	r24, r22                         ; Move low bytes of address to ZH:ZL from R23:R22
     638:	cb 01       	movw	r24, r22
	ldi	r20, NVM_CMD_WRITE_APP_PAGE_gc   ; Prepare NVM command in R20.
     63a:	44 e2       	ldi	r20, 0x24	; 36
	jmp	SP_CommonSPM                     ; Jump to common SPM code.
     63c:	0d 94 00 00 	jmp	0x20000	; 0x20000 <SP_CommonSPM>

00000640 <SP_EraseWriteApplicationPage>:

.section .text
.global SP_EraseWriteApplicationPage

SP_EraseWriteApplicationPage:
	in	r19, RAMPZ                            ; Save RAMPZ, which is restored in SP_CommonSPM.
     640:	3b b7       	in	r19, 0x3b	; 59
	out	RAMPZ, r24                            ; Load RAMPZ with the MSB of the address.
     642:	8b bf       	out	0x3b, r24	; 59
	movw	r24, r22                              ; Move low bytes of address to ZH:ZL from R23:R22
     644:	cb 01       	movw	r24, r22
	ldi	r20, NVM_CMD_ERASE_WRITE_APP_PAGE_gc  ; Prepare NVM command in R20.
     646:	45 e2       	ldi	r20, 0x25	; 37
	jmp	SP_CommonSPM                          ; Jump to common SPM code.
     648:	0d 94 00 00 	jmp	0x20000	; 0x20000 <SP_CommonSPM>

0000064c <SP_EraseFlashBuffer>:

.section .text		
.global SP_EraseFlashBuffer

SP_EraseFlashBuffer:
	in	r19, RAMPZ                          ; Save RAMPZ, which is restored in SP_CommonSPM.
     64c:	3b b7       	in	r19, 0x3b	; 59
	ldi	r20, NVM_CMD_ERASE_FLASH_BUFFER_gc  ; Prepare NVM command in R20.
     64e:	46 e2       	ldi	r20, 0x26	; 38
	jmp	SP_CommonSPM                        ; Jump to common SPM code.
     650:	0d 94 00 00 	jmp	0x20000	; 0x20000 <SP_CommonSPM>

00000654 <SP_EraseBootPage>:

.section .text		
.global SP_EraseBootPage

SP_EraseBootPage:
	in	r19, RAMPZ                         ; Save RAMPZ, which is restored in SP_CommonSPM.
     654:	3b b7       	in	r19, 0x3b	; 59
	out	RAMPZ, r24                         ; Load RAMPZ with the MSB of the address.
     656:	8b bf       	out	0x3b, r24	; 59
	movw	r24, r22                           ; Move low bytes of address to ZH:ZL from R23:R22
     658:	cb 01       	movw	r24, r22
	ldi	r20, NVM_CMD_ERASE_BOOT_PAGE_gc    ; Prepare NVM command in R20.
     65a:	4a e2       	ldi	r20, 0x2A	; 42
	jmp	SP_CommonSPM                       ; Jump to common SPM code.
     65c:	0d 94 00 00 	jmp	0x20000	; 0x20000 <SP_CommonSPM>

00000660 <SP_WriteBootPage>:

.section .text		
.global SP_WriteBootPage

SP_WriteBootPage:
	in	r19, RAMPZ                       ; Save RAMPZ, which is restored in SP_CommonSPM.
     660:	3b b7       	in	r19, 0x3b	; 59
	out	RAMPZ, r24                       ; Load RAMPZ with the MSB of the address.
     662:	8b bf       	out	0x3b, r24	; 59
	movw	r24, r22                         ; Move low bytes of address to ZH:ZL from R23:R22
     664:	cb 01       	movw	r24, r22
	ldi	r20, NVM_CMD_WRITE_BOOT_PAGE_gc  ; Prepare NVM command in R20.
     666:	4c e2       	ldi	r20, 0x2C	; 44
	jmp	SP_CommonSPM                     ; Jump to common SPM code.
     668:	0d 94 00 00 	jmp	0x20000	; 0x20000 <SP_CommonSPM>

0000066c <SP_EraseWriteBootPage>:

.section .text		
.global SP_EraseWriteBootPage

SP_EraseWriteBootPage:
	in	r19, RAMPZ                             ; Save RAMPZ, which is restored in SP_CommonSPM.
     66c:	3b b7       	in	r19, 0x3b	; 59
	out	RAMPZ, r24                             ; Load RAMPZ with the MSB of the address.
     66e:	8b bf       	out	0x3b, r24	; 59
	movw	r24, r22                               ; Move low bytes of address to ZH:ZL from R23:R22
     670:	cb 01       	movw	r24, r22
	ldi	r20, NVM_CMD_ERASE_WRITE_BOOT_PAGE_gc  ; Prepare NVM command in R20.
     672:	4d e2       	ldi	r20, 0x2D	; 45
	jmp	SP_CommonSPM                           ; Jump to common SPM code.
     674:	0d 94 00 00 	jmp	0x20000	; 0x20000 <SP_CommonSPM>

00000678 <SP_ApplicationCRC>:

.section .text	
.global SP_ApplicationCRC

SP_ApplicationCRC:
	ldi	r20, NVM_CMD_APP_CRC_gc    ; Prepare NVM command in R20.
     678:	48 e3       	ldi	r20, 0x38	; 56
	rjmp	SP_CommonCMD               ; Jump to common NVM Action code.
     67a:	11 c0       	rjmp	.+34     	; 0x69e <SP_CommonCMD>

0000067c <SP_BootCRC>:

.section .text
.global SP_BootCRC

SP_BootCRC:
	ldi	r20, NVM_CMD_BOOT_CRC_gc   ; Prepare NVM command in R20.
     67c:	49 e3       	ldi	r20, 0x39	; 57
	rjmp	SP_CommonCMD               ; Jump to common NVM Action code.
     67e:	0f c0       	rjmp	.+30     	; 0x69e <SP_CommonCMD>

00000680 <SP_LockSPM>:

.section .text
.global SP_LockSPM

SP_LockSPM:
	ldi	r18, CCP_IOREG_gc     ; Prepare Protect IO-register signature in R18.
     680:	28 ed       	ldi	r18, 0xD8	; 216
	sts	CCP, r18              ; Enable IO-register operation (this disables interrupts for 4 cycles).
     682:	20 93 34 00 	sts	0x0034, r18	; 0x800034 <__TEXT_REGION_LENGTH__+0x700034>
	ldi	r18, NVM_SPMLOCK_bm   ; Prepare bitmask for locking SPM into R18.
     686:	21 e0       	ldi	r18, 0x01	; 1
	sts	NVM_CTRLB, r18        ; Load bitmask into NVM Control Register B, which locks SPM.
     688:	20 93 cc 01 	sts	0x01CC, r18	; 0x8001cc <__TEXT_REGION_LENGTH__+0x7001cc>
	ret
     68c:	08 95       	ret

0000068e <SP_WaitForSPM>:

.section .text
.global SP_WaitForSPM		

SP_WaitForSPM:
	lds	r18, NVM_STATUS     ; Load the NVM Status register.
     68e:	20 91 cf 01 	lds	r18, 0x01CF	; 0x8001cf <__TEXT_REGION_LENGTH__+0x7001cf>
	sbrc	r18, NVM_NVMBUSY_bp ; Check if bit is cleared.
     692:	27 fd       	sbrc	r18, 7
	rjmp	SP_WaitForSPM       ; Repeat check if bit is not cleared.
     694:	fc cf       	rjmp	.-8      	; 0x68e <SP_WaitForSPM>
	clr	r18
     696:	22 27       	eor	r18, r18
	sts	NVM_CMD, r18        ; Clear up command register to NO_OPERATION.
     698:	20 93 ca 01 	sts	0x01CA, r18	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	ret
     69c:	08 95       	ret

0000069e <SP_CommonCMD>:
; ---

.section .text		

SP_CommonCMD:
	sts	NVM_CMD, r20        ; Load command into NVM Command register.
     69e:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	ldi	r18, CCP_IOREG_gc   ; Prepare Protect IO-register signature in R18.
     6a2:	28 ed       	ldi	r18, 0xD8	; 216
	ldi	r19, NVM_CMDEX_bm   ; Prepare bitmask for setting NVM Command Execute bit into R19.
     6a4:	31 e0       	ldi	r19, 0x01	; 1
	sts	CCP, r18            ; Enable IO-register operation (this disables interrupts for 4 cycles).
     6a6:	20 93 34 00 	sts	0x0034, r18	; 0x800034 <__TEXT_REGION_LENGTH__+0x700034>
	sts	NVM_CTRLA, r19      ; Load bitmask into NVM Control Register A, which executes the command.
     6aa:	30 93 cb 01 	sts	0x01CB, r19	; 0x8001cb <__TEXT_REGION_LENGTH__+0x7001cb>
	lds	r22, NVM_DATA0      ; Load NVM Data Register 0 into R22.
     6ae:	60 91 c4 01 	lds	r22, 0x01C4	; 0x8001c4 <__TEXT_REGION_LENGTH__+0x7001c4>
	lds	r23, NVM_DATA1      ; Load NVM Data Register 1 into R23.
     6b2:	70 91 c5 01 	lds	r23, 0x01C5	; 0x8001c5 <__TEXT_REGION_LENGTH__+0x7001c5>
	lds	r24, NVM_DATA2      ; Load NVM Data Register 2 into R24.
     6b6:	80 91 c6 01 	lds	r24, 0x01C6	; 0x8001c6 <__TEXT_REGION_LENGTH__+0x7001c6>
	clr	r25                 ; Clear R25 in order to return a clean 32-bit value.
     6ba:	99 27       	eor	r25, r25
	ret
     6bc:	08 95       	ret

000006be <SP_CommonLPM>:
; ---

.section .text		

SP_CommonLPM:
	movw	ZL, r24             ; Load index into Z.
     6be:	fc 01       	movw	r30, r24
	sts	NVM_CMD, r20        ; Load prepared command into NVM Command register.
     6c0:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	lpm	r24,Z
     6c4:	84 91       	lpm	r24, Z
	ret
     6c6:	08 95       	ret

000006c8 <_Z9delay1secv>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     6c8:	2f ef       	ldi	r18, 0xFF	; 255
     6ca:	8d e3       	ldi	r24, 0x3D	; 61
     6cc:	99 e4       	ldi	r25, 0x49	; 73
     6ce:	21 50       	subi	r18, 0x01	; 1
     6d0:	80 40       	sbci	r24, 0x00	; 0
     6d2:	90 40       	sbci	r25, 0x00	; 0
     6d4:	e1 f7       	brne	.-8      	; 0x6ce <_Z9delay1secv+0x6>
     6d6:	00 c0       	rjmp	.+0      	; 0x6d8 <_Z9delay1secv+0x10>
     6d8:	00 00       	nop
     6da:	08 95       	ret

000006dc <_Z8delay_msj>:
}


void delay_ms(uint16_t ms)
{
	for(uint16_t i = 0; i < ms; i++)
     6dc:	00 97       	sbiw	r24, 0x00	; 0
     6de:	69 f0       	breq	.+26     	; 0x6fa <_Z8delay_msj+0x1e>
     6e0:	20 e0       	ldi	r18, 0x00	; 0
     6e2:	30 e0       	ldi	r19, 0x00	; 0
     6e4:	ef e6       	ldi	r30, 0x6F	; 111
     6e6:	f7 e1       	ldi	r31, 0x17	; 23
     6e8:	31 97       	sbiw	r30, 0x01	; 1
     6ea:	f1 f7       	brne	.-4      	; 0x6e8 <_Z8delay_msj+0xc>
     6ec:	00 c0       	rjmp	.+0      	; 0x6ee <_Z8delay_msj+0x12>
     6ee:	00 00       	nop
     6f0:	2f 5f       	subi	r18, 0xFF	; 255
     6f2:	3f 4f       	sbci	r19, 0xFF	; 255
     6f4:	82 17       	cp	r24, r18
     6f6:	93 07       	cpc	r25, r19
     6f8:	a9 f7       	brne	.-22     	; 0x6e4 <_Z8delay_msj+0x8>
     6fa:	08 95       	ret

000006fc <_Z11printNumberj>:



void printNumber(uint16_t num)
{
	USART_Transmit_Number(USARTD0, num);
     6fc:	bc 01       	movw	r22, r24
     6fe:	80 ea       	ldi	r24, 0xA0	; 160
     700:	99 e0       	ldi	r25, 0x09	; 9
     702:	0e 94 11 0a 	call	0x1422	; 0x1422 <_Z21USART_Transmit_NumberR12USART_structi>
	USART_TransmitString(USARTD0, "\n\r");
     706:	6f ec       	ldi	r22, 0xCF	; 207
     708:	71 e2       	ldi	r23, 0x21	; 33
     70a:	80 ea       	ldi	r24, 0xA0	; 160
     70c:	99 e0       	ldi	r25, 0x09	; 9
     70e:	0e 94 b9 09 	call	0x1372	; 0x1372 <_Z20USART_TransmitStringR12USART_structPKc>
     712:	08 95       	ret

00000714 <_Z6invertj>:


uint16_t invert(uint16_t num)
{
	return -num;
}
     714:	91 95       	neg	r25
     716:	81 95       	neg	r24
     718:	91 09       	sbc	r25, r1
     71a:	08 95       	ret

0000071c <_Z3addii>:



int16_t add(int16_t A, int16_t B)
{
     71c:	cf 92       	push	r12
     71e:	df 92       	push	r13
     720:	ef 92       	push	r14
     722:	ff 92       	push	r15
     724:	9b 01       	movw	r18, r22
	long res = (long)A + B;
     726:	6c 01       	movw	r12, r24
     728:	09 2e       	mov	r0, r25
     72a:	00 0c       	add	r0, r0
     72c:	ee 08       	sbc	r14, r14
     72e:	ff 08       	sbc	r15, r15
     730:	ab 01       	movw	r20, r22
     732:	77 0f       	add	r23, r23
     734:	66 0b       	sbc	r22, r22
     736:	77 0b       	sbc	r23, r23
     738:	4c 0d       	add	r20, r12
     73a:	5d 1d       	adc	r21, r13
     73c:	6e 1d       	adc	r22, r14
     73e:	7f 1d       	adc	r23, r15

	if(res > 32767)
     740:	41 15       	cp	r20, r1
     742:	e0 e8       	ldi	r30, 0x80	; 128
     744:	5e 07       	cpc	r21, r30
     746:	61 05       	cpc	r22, r1
     748:	71 05       	cpc	r23, r1
     74a:	44 f4       	brge	.+16     	; 0x75c <_Z3addii+0x40>
	return 32767;
	if(res < -32768)
     74c:	41 15       	cp	r20, r1
     74e:	50 48       	sbci	r21, 0x80	; 128
     750:	6f 4f       	sbci	r22, 0xFF	; 255
     752:	7f 4f       	sbci	r23, 0xFF	; 255
     754:	34 f0       	brlt	.+12     	; 0x762 <_Z3addii+0x46>
	return -32767;

	return (int16_t)res;
     756:	82 0f       	add	r24, r18
     758:	93 1f       	adc	r25, r19
     75a:	05 c0       	rjmp	.+10     	; 0x766 <_Z3addii+0x4a>
int16_t add(int16_t A, int16_t B)
{
	long res = (long)A + B;

	if(res > 32767)
	return 32767;
     75c:	8f ef       	ldi	r24, 0xFF	; 255
     75e:	9f e7       	ldi	r25, 0x7F	; 127
     760:	02 c0       	rjmp	.+4      	; 0x766 <_Z3addii+0x4a>
	if(res < -32768)
	return -32767;
     762:	81 e0       	ldi	r24, 0x01	; 1
     764:	90 e8       	ldi	r25, 0x80	; 128

	return (int16_t)res;
}
     766:	ff 90       	pop	r15
     768:	ef 90       	pop	r14
     76a:	df 90       	pop	r13
     76c:	cf 90       	pop	r12
     76e:	08 95       	ret

00000770 <_Z8subtractii>:


int16_t subtract(int16_t A, int16_t B)
{
     770:	cf 92       	push	r12
     772:	df 92       	push	r13
     774:	ef 92       	push	r14
     776:	ff 92       	push	r15
     778:	9b 01       	movw	r18, r22
	long res = (long)A - B;
     77a:	ac 01       	movw	r20, r24
     77c:	09 2e       	mov	r0, r25
     77e:	00 0c       	add	r0, r0
     780:	66 0b       	sbc	r22, r22
     782:	77 0b       	sbc	r23, r23
     784:	69 01       	movw	r12, r18
     786:	03 2e       	mov	r0, r19
     788:	00 0c       	add	r0, r0
     78a:	ee 08       	sbc	r14, r14
     78c:	ff 08       	sbc	r15, r15
     78e:	4c 19       	sub	r20, r12
     790:	5d 09       	sbc	r21, r13
     792:	6e 09       	sbc	r22, r14
     794:	7f 09       	sbc	r23, r15

	if(res > 32767)
     796:	41 15       	cp	r20, r1
     798:	e0 e8       	ldi	r30, 0x80	; 128
     79a:	5e 07       	cpc	r21, r30
     79c:	61 05       	cpc	r22, r1
     79e:	71 05       	cpc	r23, r1
     7a0:	44 f4       	brge	.+16     	; 0x7b2 <_Z8subtractii+0x42>
	return 32767;
	if(res < -32768)
     7a2:	41 15       	cp	r20, r1
     7a4:	50 48       	sbci	r21, 0x80	; 128
     7a6:	6f 4f       	sbci	r22, 0xFF	; 255
     7a8:	7f 4f       	sbci	r23, 0xFF	; 255
     7aa:	34 f0       	brlt	.+12     	; 0x7b8 <_Z8subtractii+0x48>
	return -32767;

	return (int16_t)res;
     7ac:	82 1b       	sub	r24, r18
     7ae:	93 0b       	sbc	r25, r19
     7b0:	05 c0       	rjmp	.+10     	; 0x7bc <_Z8subtractii+0x4c>
int16_t subtract(int16_t A, int16_t B)
{
	long res = (long)A - B;

	if(res > 32767)
	return 32767;
     7b2:	8f ef       	ldi	r24, 0xFF	; 255
     7b4:	9f e7       	ldi	r25, 0x7F	; 127
     7b6:	02 c0       	rjmp	.+4      	; 0x7bc <_Z8subtractii+0x4c>
	if(res < -32768)
	return -32767;
     7b8:	81 e0       	ldi	r24, 0x01	; 1
     7ba:	90 e8       	ldi	r25, 0x80	; 128

	return (int16_t)res;
}
     7bc:	ff 90       	pop	r15
     7be:	ef 90       	pop	r14
     7c0:	df 90       	pop	r13
     7c2:	cf 90       	pop	r12
     7c4:	08 95       	ret

000007c6 <_Z8multiplyii>:


int16_t multiply(int16_t A, int16_t B)
{
	long res = (long)A * B;
     7c6:	9c 01       	movw	r18, r24
     7c8:	db 01       	movw	r26, r22
     7ca:	0e 94 7c 34 	call	0x68f8	; 0x68f8 <__mulhisi3>

	if(res > 32767)
     7ce:	61 15       	cp	r22, r1
     7d0:	20 e8       	ldi	r18, 0x80	; 128
     7d2:	72 07       	cpc	r23, r18
     7d4:	81 05       	cpc	r24, r1
     7d6:	91 05       	cpc	r25, r1
     7d8:	4c f4       	brge	.+18     	; 0x7ec <_Z8multiplyii+0x26>
	return 32767;
	if(res < -32768)
     7da:	61 15       	cp	r22, r1
     7dc:	20 e8       	ldi	r18, 0x80	; 128
     7de:	72 07       	cpc	r23, r18
     7e0:	2f ef       	ldi	r18, 0xFF	; 255
     7e2:	82 07       	cpc	r24, r18
     7e4:	92 07       	cpc	r25, r18
     7e6:	2c f0       	brlt	.+10     	; 0x7f2 <_Z8multiplyii+0x2c>
	return -32767;

	return (int16_t)res;
     7e8:	cb 01       	movw	r24, r22
     7ea:	08 95       	ret
int16_t multiply(int16_t A, int16_t B)
{
	long res = (long)A * B;

	if(res > 32767)
	return 32767;
     7ec:	8f ef       	ldi	r24, 0xFF	; 255
     7ee:	9f e7       	ldi	r25, 0x7F	; 127
     7f0:	08 95       	ret
	if(res < -32768)
	return -32767;
     7f2:	81 e0       	ldi	r24, 0x01	; 1
     7f4:	90 e8       	ldi	r25, 0x80	; 128

	return (int16_t)res;
}
     7f6:	08 95       	ret

000007f8 <_Z6divideii>:


int16_t divide(int16_t A, int16_t B)
{
	return A / B;
     7f8:	0e 94 1a 34 	call	0x6834	; 0x6834 <__divmodhi4>
     7fc:	cb 01       	movw	r24, r22
}
     7fe:	08 95       	ret

00000800 <_Z7isEqualii>:


bool isEqual(int16_t A, int16_t B)			{return A == B; }
     800:	21 e0       	ldi	r18, 0x01	; 1
     802:	86 17       	cp	r24, r22
     804:	97 07       	cpc	r25, r23
     806:	09 f0       	breq	.+2      	; 0x80a <_Z7isEqualii+0xa>
     808:	20 e0       	ldi	r18, 0x00	; 0
     80a:	82 2f       	mov	r24, r18
     80c:	08 95       	ret

0000080e <_Z8isBiggerii>:
bool isBigger(int16_t A, int16_t B)			{return A > B;	}
     80e:	21 e0       	ldi	r18, 0x01	; 1
     810:	68 17       	cp	r22, r24
     812:	79 07       	cpc	r23, r25
     814:	0c f0       	brlt	.+2      	; 0x818 <_Z8isBiggerii+0xa>
     816:	20 e0       	ldi	r18, 0x00	; 0
     818:	82 2f       	mov	r24, r18
     81a:	08 95       	ret

0000081c <_Z9isSmallerii>:
bool isSmaller(int16_t A, int16_t B)		{return A < B;	}
     81c:	21 e0       	ldi	r18, 0x01	; 1
     81e:	86 17       	cp	r24, r22
     820:	97 07       	cpc	r25, r23
     822:	0c f0       	brlt	.+2      	; 0x826 <_Z9isSmallerii+0xa>
     824:	20 e0       	ldi	r18, 0x00	; 0
     826:	82 2f       	mov	r24, r18
     828:	08 95       	ret

0000082a <_Z15isBiggerOrEqualii>:
bool isBiggerOrEqual(int16_t A, int16_t B)	{return A >= B;	}
     82a:	21 e0       	ldi	r18, 0x01	; 1
     82c:	86 17       	cp	r24, r22
     82e:	97 07       	cpc	r25, r23
     830:	0c f4       	brge	.+2      	; 0x834 <_Z15isBiggerOrEqualii+0xa>
     832:	20 e0       	ldi	r18, 0x00	; 0
     834:	82 2f       	mov	r24, r18
     836:	08 95       	ret

00000838 <_Z16isSmallerOrEqualii>:
bool isSmallerOrEqual(int16_t A, int16_t B)	{return A <= B; }
     838:	21 e0       	ldi	r18, 0x01	; 1
     83a:	68 17       	cp	r22, r24
     83c:	79 07       	cpc	r23, r25
     83e:	0c f4       	brge	.+2      	; 0x842 <_Z16isSmallerOrEqualii+0xa>
     840:	20 e0       	ldi	r18, 0x00	; 0
     842:	82 2f       	mov	r24, r18
     844:	08 95       	ret

00000846 <_Z8logic_orbb>:

bool logic_or(bool A, bool B)	{return A || B; }
     846:	81 11       	cpse	r24, r1
     848:	02 c0       	rjmp	.+4      	; 0x84e <_Z8logic_orbb+0x8>
     84a:	86 2f       	mov	r24, r22
     84c:	08 95       	ret
     84e:	81 e0       	ldi	r24, 0x01	; 1
     850:	08 95       	ret

00000852 <_Z9logic_andbb>:
bool logic_and(bool A, bool B)	{return A && B; }
     852:	81 11       	cpse	r24, r1
     854:	86 2f       	mov	r24, r22
     856:	08 95       	ret

00000858 <_Z9logic_xorbb>:
     858:	86 27       	eor	r24, r22
     85a:	08 95       	ret

0000085c <_Z11hexToNibblec>:
	return (hexToNibble(h) << 4) | hexToNibble(l);
}

uint8_t hexToNibble(char hex)
{
	if(hex >= '0' && hex <= '9')
     85c:	90 ed       	ldi	r25, 0xD0	; 208
     85e:	98 0f       	add	r25, r24
     860:	9a 30       	cpi	r25, 0x0A	; 10
     862:	60 f0       	brcs	.+24     	; 0x87c <_Z11hexToNibblec+0x20>
	{
		return hex-'0';
	}
	else if(hex >= 'A' && hex <= 'F')
     864:	9f eb       	ldi	r25, 0xBF	; 191
     866:	98 0f       	add	r25, r24
     868:	96 30       	cpi	r25, 0x06	; 6
     86a:	10 f4       	brcc	.+4      	; 0x870 <_Z11hexToNibblec+0x14>
	{
		return hex-'A'+10;
     86c:	87 53       	subi	r24, 0x37	; 55
     86e:	08 95       	ret
	}
	else if(hex >= 'a' && hex <= 'f')
     870:	9f e9       	ldi	r25, 0x9F	; 159
     872:	98 0f       	add	r25, r24
     874:	96 30       	cpi	r25, 0x06	; 6
     876:	20 f4       	brcc	.+8      	; 0x880 <_Z11hexToNibblec+0x24>
	{
		return hex-'a'+10;
     878:	87 55       	subi	r24, 0x57	; 87
     87a:	08 95       	ret

uint8_t hexToNibble(char hex)
{
	if(hex >= '0' && hex <= '9')
	{
		return hex-'0';
     87c:	89 2f       	mov	r24, r25
     87e:	08 95       	ret
	}
	else if(hex >= 'a' && hex <= 'f')
	{
		return hex-'a'+10;
	}
	return 0xff;
     880:	8f ef       	ldi	r24, 0xFF	; 255
}
     882:	08 95       	ret

00000884 <_Z9hexToBytecc>:
 */ 

#include "Convert.h"

uint8_t hexToByte(char h, char l)
{
     884:	cf 93       	push	r28
     886:	df 93       	push	r29
     888:	d6 2f       	mov	r29, r22
	return (hexToNibble(h) << 4) | hexToNibble(l);
     88a:	0e 94 2e 04 	call	0x85c	; 0x85c <_Z11hexToNibblec>
     88e:	c8 2f       	mov	r28, r24
     890:	8d 2f       	mov	r24, r29
     892:	0e 94 2e 04 	call	0x85c	; 0x85c <_Z11hexToNibblec>
     896:	90 e1       	ldi	r25, 0x10	; 16
     898:	c9 9f       	mul	r28, r25
     89a:	90 01       	movw	r18, r0
     89c:	11 24       	eor	r1, r1
}
     89e:	82 2b       	or	r24, r18
     8a0:	df 91       	pop	r29
     8a2:	cf 91       	pop	r28
     8a4:	08 95       	ret

000008a6 <_Z11resetDevicev>:
 #include "Programming.h"

void resetDevice()
{
	//disable interrupts
	asm("cli");
     8a6:	f8 94       	cli
	// enable watchdog timer
	CCP = 0xD8;
     8a8:	88 ed       	ldi	r24, 0xD8	; 216
     8aa:	84 bf       	out	0x34, r24	; 52
	WDT.CTRL = (1<< WDT_ENABLE_bp)| (1<<WDT_CEN_bp);
     8ac:	83 e0       	ldi	r24, 0x03	; 3
     8ae:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__TEXT_REGION_LENGTH__+0x700080>
     8b2:	ff cf       	rjmp	.-2      	; 0x8b2 <_Z11resetDevicev+0xc>

000008b4 <_Z12programFlashhjhPh>:
	programFlash(byteCount, ((uint16_t)(address_H << 8)) | address_L, recordType, data);
}


void programFlash(uint8_t byteCount, uint16_t address, uint8_t recordType, uint8_t* data)
{
     8b4:	ef 92       	push	r14
     8b6:	ff 92       	push	r15
     8b8:	0f 93       	push	r16
     8ba:	1f 93       	push	r17
     8bc:	cf 93       	push	r28
     8be:	df 93       	push	r29
     8c0:	e8 2e       	mov	r14, r24
     8c2:	eb 01       	movw	r28, r22
     8c4:	89 01       	movw	r16, r18
	static uint16_t previousAddress = 0xFFFF;
	static bool firstByte = true;

	if(recordType == EOF_RECORD)
     8c6:	41 30       	cpi	r20, 0x01	; 1
     8c8:	71 f5       	brne	.+92     	; 0x926 <_Z12programFlashhjhPh+0x72>
	{
		// if the first byte has already been sent
		if(!firstByte)
     8ca:	80 91 02 20 	lds	r24, 0x2002	; 0x802002 <_ZZ12programFlashhjhPhE9firstByte>
     8ce:	81 11       	cpse	r24, r1
     8d0:	28 c0       	rjmp	.+80     	; 0x922 <_Z12programFlashhjhPh+0x6e>
		{
			// check if the address is within the blockly range
			if(previousAddress < LOWER_ADDRESS_LIMIT || previousAddress > UPPER_ADDRESS_LIMIT)
     8d2:	80 91 00 20 	lds	r24, 0x2000	; 0x802000 <__DATA_REGION_ORIGIN__>
     8d6:	90 91 01 20 	lds	r25, 0x2001	; 0x802001 <__DATA_REGION_ORIGIN__+0x1>
     8da:	90 58       	subi	r25, 0x80	; 128
     8dc:	8f 3f       	cpi	r24, 0xFF	; 255
     8de:	9f 47       	sbci	r25, 0x7F	; 127
     8e0:	b0 f0       	brcs	.+44     	; 0x90e <_Z12programFlashhjhPh+0x5a>
			{
				USART_TransmitString(USARTD0, "\n\rFlash address:");
     8e2:	6e eb       	ldi	r22, 0xBE	; 190
     8e4:	70 e2       	ldi	r23, 0x20	; 32
     8e6:	80 ea       	ldi	r24, 0xA0	; 160
     8e8:	99 e0       	ldi	r25, 0x09	; 9
     8ea:	0e 94 b9 09 	call	0x1372	; 0x1372 <_Z20USART_TransmitStringR12USART_structPKc>
				USART_Transmit_Number(USARTD0, previousAddress);
     8ee:	60 91 00 20 	lds	r22, 0x2000	; 0x802000 <__DATA_REGION_ORIGIN__>
     8f2:	70 91 01 20 	lds	r23, 0x2001	; 0x802001 <__DATA_REGION_ORIGIN__+0x1>
     8f6:	80 ea       	ldi	r24, 0xA0	; 160
     8f8:	99 e0       	ldi	r25, 0x09	; 9
     8fa:	0e 94 11 0a 	call	0x1422	; 0x1422 <_Z21USART_Transmit_NumberR12USART_structi>
				USART_TransmitString(USARTD0, " out of range\n\rResetting");
     8fe:	6f ec       	ldi	r22, 0xCF	; 207
     900:	70 e2       	ldi	r23, 0x20	; 32
     902:	80 ea       	ldi	r24, 0xA0	; 160
     904:	99 e0       	ldi	r25, 0x09	; 9
     906:	0e 94 b9 09 	call	0x1372	; 0x1372 <_Z20USART_TransmitStringR12USART_structPKc>
				
				//USB_TransmitString("\n\rFlash address:");
				//USB_Transmit_Number(previousAddress);
				//USB_TransmitString(" out of range\n\rResetting");
				resetDevice();
     90a:	0e 94 53 04 	call	0x8a6	; 0x8a6 <_Z11resetDevicev>
			}
			
			SP_WaitForSPM();	//wait for nvm module if busy
     90e:	0e 94 47 03 	call	0x68e	; 0x68e <SP_WaitForSPM>
			SP_EraseWriteApplicationPage(previousAddress); //program page to flash
     912:	60 91 00 20 	lds	r22, 0x2000	; 0x802000 <__DATA_REGION_ORIGIN__>
     916:	70 91 01 20 	lds	r23, 0x2001	; 0x802001 <__DATA_REGION_ORIGIN__+0x1>
     91a:	80 e0       	ldi	r24, 0x00	; 0
     91c:	90 e0       	ldi	r25, 0x00	; 0
     91e:	0e 94 20 03 	call	0x640	; 0x640 <SP_EraseWriteApplicationPage>
		}
		// reset device
		resetDevice();
     922:	0e 94 53 04 	call	0x8a6	; 0x8a6 <_Z11resetDevicev>
	}
	else if(recordType == DATA_RECORD)
     926:	41 11       	cpse	r20, r1
     928:	56 c0       	rjmp	.+172    	; 0x9d6 <_Z12programFlashhjhPh+0x122>
	{
		// loop through bytes
		for(uint8_t i = 0; i < byteCount; i+=2)
     92a:	88 23       	and	r24, r24
     92c:	09 f4       	brne	.+2      	; 0x930 <_Z12programFlashhjhPh+0x7c>
     92e:	53 c0       	rjmp	.+166    	; 0x9d6 <_Z12programFlashhjhPh+0x122>
     930:	f1 2c       	mov	r15, r1
		{
			// if address is in the another page than the last
			if(previousAddress/SPM_PAGESIZE != address/SPM_PAGESIZE)
     932:	80 91 00 20 	lds	r24, 0x2000	; 0x802000 <__DATA_REGION_ORIGIN__>
     936:	90 91 01 20 	lds	r25, 0x2001	; 0x802001 <__DATA_REGION_ORIGIN__+0x1>
     93a:	ac 01       	movw	r20, r24
     93c:	45 2f       	mov	r20, r21
     93e:	55 27       	eor	r21, r21
     940:	46 95       	lsr	r20
     942:	9e 01       	movw	r18, r28
     944:	23 2f       	mov	r18, r19
     946:	33 27       	eor	r19, r19
     948:	26 95       	lsr	r18
     94a:	42 17       	cp	r20, r18
     94c:	53 07       	cpc	r21, r19
     94e:	41 f1       	breq	.+80     	; 0x9a0 <_Z12programFlashhjhPh+0xec>
			{
				// if this isn't the first byte
				if(!firstByte)
     950:	20 91 02 20 	lds	r18, 0x2002	; 0x802002 <_ZZ12programFlashhjhPhE9firstByte>
     954:	21 11       	cpse	r18, r1
     956:	24 c0       	rjmp	.+72     	; 0x9a0 <_Z12programFlashhjhPh+0xec>
				{
					if(previousAddress < LOWER_ADDRESS_LIMIT || previousAddress > UPPER_ADDRESS_LIMIT)
     958:	90 58       	subi	r25, 0x80	; 128
     95a:	8f 3f       	cpi	r24, 0xFF	; 255
     95c:	9f 47       	sbci	r25, 0x7F	; 127
     95e:	b0 f0       	brcs	.+44     	; 0x98c <_Z12programFlashhjhPh+0xd8>
					{
						USART_TransmitString(USARTD0, "\n\rFlash address:");
     960:	6e eb       	ldi	r22, 0xBE	; 190
     962:	70 e2       	ldi	r23, 0x20	; 32
     964:	80 ea       	ldi	r24, 0xA0	; 160
     966:	99 e0       	ldi	r25, 0x09	; 9
     968:	0e 94 b9 09 	call	0x1372	; 0x1372 <_Z20USART_TransmitStringR12USART_structPKc>
						USART_Transmit_Number(USARTD0, previousAddress);
     96c:	60 91 00 20 	lds	r22, 0x2000	; 0x802000 <__DATA_REGION_ORIGIN__>
     970:	70 91 01 20 	lds	r23, 0x2001	; 0x802001 <__DATA_REGION_ORIGIN__+0x1>
     974:	80 ea       	ldi	r24, 0xA0	; 160
     976:	99 e0       	ldi	r25, 0x09	; 9
     978:	0e 94 11 0a 	call	0x1422	; 0x1422 <_Z21USART_Transmit_NumberR12USART_structi>
						USART_TransmitString(USARTD0, " out of range\n\rResetting");
     97c:	6f ec       	ldi	r22, 0xCF	; 207
     97e:	70 e2       	ldi	r23, 0x20	; 32
     980:	80 ea       	ldi	r24, 0xA0	; 160
     982:	99 e0       	ldi	r25, 0x09	; 9
     984:	0e 94 b9 09 	call	0x1372	; 0x1372 <_Z20USART_TransmitStringR12USART_structPKc>
						
						//USB_TransmitString("\n\rFlash address:");
						//USB_Transmit_Number(previousAddress);
						//USB_TransmitString(" out of range\n\rResetting");
						
						resetDevice();
     988:	0e 94 53 04 	call	0x8a6	; 0x8a6 <_Z11resetDevicev>
					}
					
					SP_WaitForSPM();
     98c:	0e 94 47 03 	call	0x68e	; 0x68e <SP_WaitForSPM>
					SP_EraseWriteApplicationPage(previousAddress);
     990:	60 91 00 20 	lds	r22, 0x2000	; 0x802000 <__DATA_REGION_ORIGIN__>
     994:	70 91 01 20 	lds	r23, 0x2001	; 0x802001 <__DATA_REGION_ORIGIN__+0x1>
     998:	80 e0       	ldi	r24, 0x00	; 0
     99a:	90 e0       	ldi	r25, 0x00	; 0
     99c:	0e 94 20 03 	call	0x640	; 0x640 <SP_EraseWriteApplicationPage>
				}
			}
			
			//load byte into temporary page buffer
			SP_WaitForSPM();
     9a0:	0e 94 47 03 	call	0x68e	; 0x68e <SP_WaitForSPM>
			SP_LoadFlashWord(address%SPM_PAGESIZE, ((uint16_t)data[i+1] << 8 | data[i]));
     9a4:	f8 01       	movw	r30, r16
     9a6:	ef 0d       	add	r30, r15
     9a8:	f1 1d       	adc	r31, r1
     9aa:	61 81       	ldd	r22, Z+1	; 0x01
     9ac:	70 e0       	ldi	r23, 0x00	; 0
     9ae:	76 2f       	mov	r23, r22
     9b0:	66 27       	eor	r22, r22
     9b2:	80 81       	ld	r24, Z
     9b4:	68 2b       	or	r22, r24
     9b6:	ce 01       	movw	r24, r28
     9b8:	91 70       	andi	r25, 0x01	; 1
     9ba:	0e 94 15 03 	call	0x62a	; 0x62a <SP_LoadFlashWord>
				
			// track the programming state
			firstByte = false;
     9be:	10 92 02 20 	sts	0x2002, r1	; 0x802002 <_ZZ12programFlashhjhPhE9firstByte>
			previousAddress = address;
     9c2:	c0 93 00 20 	sts	0x2000, r28	; 0x802000 <__DATA_REGION_ORIGIN__>
     9c6:	d0 93 01 20 	sts	0x2001, r29	; 0x802001 <__DATA_REGION_ORIGIN__+0x1>
			address+=2;
     9ca:	22 96       	adiw	r28, 0x02	; 2
		resetDevice();
	}
	else if(recordType == DATA_RECORD)
	{
		// loop through bytes
		for(uint8_t i = 0; i < byteCount; i+=2)
     9cc:	f3 94       	inc	r15
     9ce:	f3 94       	inc	r15
     9d0:	fe 14       	cp	r15, r14
     9d2:	08 f4       	brcc	.+2      	; 0x9d6 <_Z12programFlashhjhPh+0x122>
     9d4:	ae cf       	rjmp	.-164    	; 0x932 <_Z12programFlashhjhPh+0x7e>
			previousAddress = address;
			address+=2;
		}
	}

     9d6:	df 91       	pop	r29
     9d8:	cf 91       	pop	r28
     9da:	1f 91       	pop	r17
     9dc:	0f 91       	pop	r16
     9de:	ff 90       	pop	r15
     9e0:	ef 90       	pop	r14
     9e2:	08 95       	ret

000009e4 <_Z14programHexLinePc>:
		programHexLine(buff);
	}
}

void programHexLine(char* line)
{
     9e4:	5f 92       	push	r5
     9e6:	6f 92       	push	r6
     9e8:	7f 92       	push	r7
     9ea:	8f 92       	push	r8
     9ec:	9f 92       	push	r9
     9ee:	af 92       	push	r10
     9f0:	bf 92       	push	r11
     9f2:	cf 92       	push	r12
     9f4:	df 92       	push	r13
     9f6:	ef 92       	push	r14
     9f8:	ff 92       	push	r15
     9fa:	0f 93       	push	r16
     9fc:	1f 93       	push	r17
     9fe:	cf 93       	push	r28
     a00:	df 93       	push	r29
     a02:	cd b7       	in	r28, 0x3d	; 61
     a04:	de b7       	in	r29, 0x3e	; 62
     a06:	60 97       	sbiw	r28, 0x10	; 16
     a08:	cd bf       	out	0x3d, r28	; 61
     a0a:	de bf       	out	0x3e, r29	; 62
     a0c:	5c 01       	movw	r10, r24
	cli();
     a0e:	f8 94       	cli
	// parse the line
	uint8_t byteCount	= hexToByte(line[1], line[2]);
     a10:	fc 01       	movw	r30, r24
     a12:	62 81       	ldd	r22, Z+2	; 0x02
     a14:	81 81       	ldd	r24, Z+1	; 0x01
     a16:	0e 94 42 04 	call	0x884	; 0x884 <_Z9hexToBytecc>
     a1a:	78 2e       	mov	r7, r24
	uint8_t address_H	= hexToByte(line[3], line[4]);
     a1c:	f5 01       	movw	r30, r10
     a1e:	64 81       	ldd	r22, Z+4	; 0x04
     a20:	83 81       	ldd	r24, Z+3	; 0x03
     a22:	0e 94 42 04 	call	0x884	; 0x884 <_Z9hexToBytecc>
     a26:	58 2e       	mov	r5, r24
	uint8_t address_L	= hexToByte(line[5], line[6]);
     a28:	f5 01       	movw	r30, r10
     a2a:	66 81       	ldd	r22, Z+6	; 0x06
     a2c:	85 81       	ldd	r24, Z+5	; 0x05
     a2e:	0e 94 42 04 	call	0x884	; 0x884 <_Z9hexToBytecc>
     a32:	e8 2e       	mov	r14, r24
	uint8_t recordType	= hexToByte(line[7], line[8]);
     a34:	f5 01       	movw	r30, r10
     a36:	60 85       	ldd	r22, Z+8	; 0x08
     a38:	87 81       	ldd	r24, Z+7	; 0x07
     a3a:	0e 94 42 04 	call	0x884	; 0x884 <_Z9hexToBytecc>
     a3e:	68 2e       	mov	r6, r24

	uint8_t checksum = byteCount + address_H + address_L + recordType;
     a40:	f7 2c       	mov	r15, r7
     a42:	f5 0c       	add	r15, r5
     a44:	fe 0c       	add	r15, r14
     a46:	f8 0e       	add	r15, r24
	uint8_t data[16];

	// loop through data bytes
	for(uint8_t i = 0; i < byteCount; i++)
     a48:	77 20       	and	r7, r7
     a4a:	f9 f0       	breq	.+62     	; 0xa8a <_Z14programHexLinePc+0xa6>
     a4c:	85 01       	movw	r16, r10
     a4e:	07 5f       	subi	r16, 0xF7	; 247
     a50:	1f 4f       	sbci	r17, 0xFF	; 255
     a52:	ce 01       	movw	r24, r28
     a54:	01 96       	adiw	r24, 0x01	; 1
     a56:	6c 01       	movw	r12, r24
     a58:	88 24       	eor	r8, r8
     a5a:	8a 94       	dec	r8
     a5c:	87 0c       	add	r8, r7
     a5e:	91 2c       	mov	r9, r1
     a60:	88 0c       	add	r8, r8
     a62:	99 1c       	adc	r9, r9
     a64:	9b e0       	ldi	r25, 0x0B	; 11
     a66:	89 0e       	add	r8, r25
     a68:	91 1c       	adc	r9, r1
     a6a:	8a 0c       	add	r8, r10
     a6c:	9b 1c       	adc	r9, r11
	{
		uint8_t charOffset = 9+2*i;
		uint8_t byte = hexToByte(line[charOffset], line[charOffset+1]);
     a6e:	f8 01       	movw	r30, r16
     a70:	61 81       	ldd	r22, Z+1	; 0x01
     a72:	80 81       	ld	r24, Z
     a74:	0e 94 42 04 	call	0x884	; 0x884 <_Z9hexToBytecc>
		checksum += byte;
     a78:	f8 0e       	add	r15, r24
		data[i] = byte;
     a7a:	f6 01       	movw	r30, r12
     a7c:	81 93       	st	Z+, r24
     a7e:	6f 01       	movw	r12, r30
     a80:	0e 5f       	subi	r16, 0xFE	; 254
     a82:	1f 4f       	sbci	r17, 0xFF	; 255

	uint8_t checksum = byteCount + address_H + address_L + recordType;
	uint8_t data[16];

	// loop through data bytes
	for(uint8_t i = 0; i < byteCount; i++)
     a84:	08 15       	cp	r16, r8
     a86:	19 05       	cpc	r17, r9
     a88:	91 f7       	brne	.-28     	; 0xa6e <_Z14programHexLinePc+0x8a>
		uint8_t byte = hexToByte(line[charOffset], line[charOffset+1]);
		checksum += byte;
		data[i] = byte;
	}

	checksum += hexToByte(line[9+2*byteCount],line[10+2*byteCount]);
     a8a:	e7 2d       	mov	r30, r7
     a8c:	f0 e0       	ldi	r31, 0x00	; 0
     a8e:	35 96       	adiw	r30, 0x05	; 5
     a90:	ee 0f       	add	r30, r30
     a92:	ff 1f       	adc	r31, r31
     a94:	ea 0d       	add	r30, r10
     a96:	fb 1d       	adc	r31, r11
     a98:	df 01       	movw	r26, r30
     a9a:	11 97       	sbiw	r26, 0x01	; 1
     a9c:	60 81       	ld	r22, Z
     a9e:	8c 91       	ld	r24, X
     aa0:	0e 94 42 04 	call	0x884	; 0x884 <_Z9hexToBytecc>
	
	if(checksum != 0)
     aa4:	8f 0d       	add	r24, r15
     aa6:	41 f0       	breq	.+16     	; 0xab8 <_Z14programHexLinePc+0xd4>
	{
		USART_TransmitString(USARTD0, "\n\rChecksum error while receiving program\n\rResetting");
     aa8:	68 ee       	ldi	r22, 0xE8	; 232
     aaa:	70 e2       	ldi	r23, 0x20	; 32
     aac:	80 ea       	ldi	r24, 0xA0	; 160
     aae:	99 e0       	ldi	r25, 0x09	; 9
     ab0:	0e 94 b9 09 	call	0x1372	; 0x1372 <_Z20USART_TransmitStringR12USART_structPKc>
		//USB_TransmitString("\n\rChecksum error while receiving program\n\rResetting");
		resetDevice();
     ab4:	0e 94 53 04 	call	0x8a6	; 0x8a6 <_Z11resetDevicev>
		return;
	}
	
	USART_TransmitString(USARTD0, "\r\nReceived: ");
     ab8:	6c e1       	ldi	r22, 0x1C	; 28
     aba:	71 e2       	ldi	r23, 0x21	; 33
     abc:	80 ea       	ldi	r24, 0xA0	; 160
     abe:	99 e0       	ldi	r25, 0x09	; 9
     ac0:	0e 94 b9 09 	call	0x1372	; 0x1372 <_Z20USART_TransmitStringR12USART_structPKc>
	USART_Transmit(USARTD0, line, 11+2*byteCount);
     ac4:	47 2d       	mov	r20, r7
     ac6:	44 0f       	add	r20, r20
     ac8:	45 5f       	subi	r20, 0xF5	; 245
     aca:	b5 01       	movw	r22, r10
     acc:	80 ea       	ldi	r24, 0xA0	; 160
     ace:	99 e0       	ldi	r25, 0x09	; 9
     ad0:	0e 94 d5 09 	call	0x13aa	; 0x13aa <_Z14USART_TransmitR12USART_structPKch>
	
	//USB_TransmitString("\r\nReceived: ");
	//USB_Transmit(line, 11+2*byteCount);
		
	programFlash(byteCount, ((uint16_t)(address_H << 8)) | address_L, recordType, data);
     ad4:	6e 2d       	mov	r22, r14
     ad6:	70 e0       	ldi	r23, 0x00	; 0
     ad8:	75 29       	or	r23, r5
     ada:	9e 01       	movw	r18, r28
     adc:	2f 5f       	subi	r18, 0xFF	; 255
     ade:	3f 4f       	sbci	r19, 0xFF	; 255
     ae0:	46 2d       	mov	r20, r6
     ae2:	87 2d       	mov	r24, r7
     ae4:	0e 94 5a 04 	call	0x8b4	; 0x8b4 <_Z12programFlashhjhPh>
}
     ae8:	60 96       	adiw	r28, 0x10	; 16
     aea:	cd bf       	out	0x3d, r28	; 61
     aec:	de bf       	out	0x3e, r29	; 62
     aee:	df 91       	pop	r29
     af0:	cf 91       	pop	r28
     af2:	1f 91       	pop	r17
     af4:	0f 91       	pop	r16
     af6:	ff 90       	pop	r15
     af8:	ef 90       	pop	r14
     afa:	df 90       	pop	r13
     afc:	cf 90       	pop	r12
     afe:	bf 90       	pop	r11
     b00:	af 90       	pop	r10
     b02:	9f 90       	pop	r9
     b04:	8f 90       	pop	r8
     b06:	7f 90       	pop	r7
     b08:	6f 90       	pop	r6
     b0a:	5f 90       	pop	r5
     b0c:	08 95       	ret

00000b0e <_Z17receiveHexFileUSBv>:
		break;
	}
}

void receiveHexFileUSB()
{
     b0e:	cf 93       	push	r28
     b10:	df 93       	push	r29
     b12:	cd b7       	in	r28, 0x3d	; 61
     b14:	de b7       	in	r29, 0x3e	; 62
     b16:	e2 97       	sbiw	r28, 0x32	; 50
     b18:	cd bf       	out	0x3d, r28	; 61
     b1a:	de bf       	out	0x3e, r29	; 62
     b1c:	ce 01       	movw	r24, r28
     b1e:	01 96       	adiw	r24, 0x01	; 1
     b20:	6c 01       	movw	r12, r24
     b22:	7e 01       	movw	r14, r28
     b24:	93 e3       	ldi	r25, 0x33	; 51
     b26:	e9 0e       	add	r14, r25
     b28:	f1 1c       	adc	r15, r1
     b2a:	86 01       	movw	r16, r12
	while(true)
	{
		// receive a line of the hex file
		for(uint8_t i = 0; i < 50; i++)
		{
			char c = USART_Receive(USARTD0);
     b2c:	80 ea       	ldi	r24, 0xA0	; 160
     b2e:	99 e0       	ldi	r25, 0x09	; 9
     b30:	0e 94 91 09 	call	0x1322	; 0x1322 <_Z13USART_ReceiveR12USART_struct>
     b34:	98 01       	movw	r18, r16
     b36:	2c 19       	sub	r18, r12
     b38:	3d 09       	sbc	r19, r13
			buff[i] = c;
     b3a:	f8 01       	movw	r30, r16
     b3c:	81 93       	st	Z+, r24
     b3e:	8f 01       	movw	r16, r30
			if(c == '\n')
     b40:	8a 30       	cpi	r24, 0x0A	; 10
     b42:	41 f4       	brne	.+16     	; 0xb54 <_Z17receiveHexFileUSBv+0x46>
			{
				buff[i+1] = '\0';
     b44:	e2 e0       	ldi	r30, 0x02	; 2
     b46:	f0 e0       	ldi	r31, 0x00	; 0
     b48:	ec 0f       	add	r30, r28
     b4a:	fd 1f       	adc	r31, r29
     b4c:	e2 0f       	add	r30, r18
     b4e:	f3 1f       	adc	r31, r19
     b50:	10 82       	st	Z, r1
				break;
     b52:	03 c0       	rjmp	.+6      	; 0xb5a <_Z17receiveHexFileUSBv+0x4c>
	char buff[50];

	while(true)
	{
		// receive a line of the hex file
		for(uint8_t i = 0; i < 50; i++)
     b54:	ee 15       	cp	r30, r14
     b56:	ff 05       	cpc	r31, r15
     b58:	49 f7       	brne	.-46     	; 0xb2c <_Z17receiveHexFileUSBv+0x1e>
			{
				buff[i+1] = '\0';
				break;
			}
		}
		programHexLine(buff);
     b5a:	c6 01       	movw	r24, r12
     b5c:	0e 94 f2 04 	call	0x9e4	; 0x9e4 <_Z14programHexLinePc>

void receiveHexFileUSB()
{
	char buff[50];

	while(true)
     b60:	e4 cf       	rjmp	.-56     	; 0xb2a <_Z17receiveHexFileUSBv+0x1c>

00000b62 <_Z10getUsbBootv>:
	// let the watchdog time out
	while(true);
}

void getUsbBoot()
{
     b62:	0f 93       	push	r16
     b64:	1f 93       	push	r17
     b66:	cf 93       	push	r28
     b68:	df 93       	push	r29
     b6a:	c0 e1       	ldi	r28, 0x10	; 16
     b6c:	d7 e2       	ldi	r29, 0x27	; 39
	bool timeout = true;
	char* check = "ABCD";

	for(uint16_t t = 0; t < 10000; t++)
	{
		if(USART_Available(USARTD0))
     b6e:	80 ea       	ldi	r24, 0xA0	; 160
     b70:	99 e0       	ldi	r25, 0x09	; 9
     b72:	0e 94 b3 09 	call	0x1366	; 0x1366 <_Z15USART_AvailableR12USART_struct>
     b76:	81 11       	cpse	r24, r1
     b78:	0c c0       	rjmp	.+24     	; 0xb92 <_Z10getUsbBootv+0x30>
		{
			timeout = false;
			break;
		}
		if(TWI_RecievedAddress(TWIC))
     b7a:	80 e8       	ldi	r24, 0x80	; 128
     b7c:	94 e0       	ldi	r25, 0x04	; 4
     b7e:	0e 94 86 07 	call	0xf0c	; 0xf0c <_Z19TWI_RecievedAddressR10TWI_struct>
     b82:	81 11       	cpse	r24, r1
     b84:	22 c0       	rjmp	.+68     	; 0xbca <_Z10getUsbBootv+0x68>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     b86:	86 ef       	ldi	r24, 0xF6	; 246
     b88:	8a 95       	dec	r24
     b8a:	f1 f7       	brne	.-4      	; 0xb88 <_Z10getUsbBootv+0x26>
     b8c:	21 97       	sbiw	r28, 0x01	; 1
void getUsbBoot()
{
	bool timeout = true;
	char* check = "ABCD";

	for(uint16_t t = 0; t < 10000; t++)
     b8e:	79 f7       	brne	.-34     	; 0xb6e <_Z10getUsbBootv+0xc>
     b90:	1c c0       	rjmp	.+56     	; 0xbca <_Z10getUsbBootv+0x68>
     b92:	c9 e2       	ldi	r28, 0x29	; 41
     b94:	d1 e2       	ldi	r29, 0x21	; 33
     b96:	0d e2       	ldi	r16, 0x2D	; 45
     b98:	11 e2       	ldi	r17, 0x21	; 33
	if(timeout)
	return;

	for(uint8_t i = 0; i < 4; i++)
	{
		char c = USART_Receive(USARTD0);
     b9a:	80 ea       	ldi	r24, 0xA0	; 160
     b9c:	99 e0       	ldi	r25, 0x09	; 9
     b9e:	0e 94 91 09 	call	0x1322	; 0x1322 <_Z13USART_ReceiveR12USART_struct>
		//USART0_Transmit(c);
		if(c != check[i])
     ba2:	99 91       	ld	r25, Y+
     ba4:	89 13       	cpse	r24, r25
     ba6:	11 c0       	rjmp	.+34     	; 0xbca <_Z10getUsbBootv+0x68>
	}

	if(timeout)
	return;

	for(uint8_t i = 0; i < 4; i++)
     ba8:	c0 17       	cp	r28, r16
     baa:	d1 07       	cpc	r29, r17
     bac:	b1 f7       	brne	.-20     	; 0xb9a <_Z10getUsbBootv+0x38>
		if(c != check[i])
		return;
	}


	switch(USART_Receive(USARTD0))
     bae:	80 ea       	ldi	r24, 0xA0	; 160
     bb0:	99 e0       	ldi	r25, 0x09	; 9
     bb2:	0e 94 91 09 	call	0x1322	; 0x1322 <_Z13USART_ReceiveR12USART_struct>
     bb6:	85 35       	cpi	r24, 0x55	; 85
     bb8:	41 f4       	brne	.+16     	; 0xbca <_Z10getUsbBootv+0x68>
	{
		case 'U':
		// upload hex file via usb
		USART_TransmitString(USARTD0,"Receiving program via UART\n\r");
     bba:	6e e2       	ldi	r22, 0x2E	; 46
     bbc:	71 e2       	ldi	r23, 0x21	; 33
     bbe:	80 ea       	ldi	r24, 0xA0	; 160
     bc0:	99 e0       	ldi	r25, 0x09	; 9
     bc2:	0e 94 b9 09 	call	0x1372	; 0x1372 <_Z20USART_TransmitStringR12USART_structPKc>
		//USB_TransmitString("Receiving program via UART\n\r");
		receiveHexFileUSB();
     bc6:	0e 94 87 05 	call	0xb0e	; 0xb0e <_Z17receiveHexFileUSBv>
		break;
		default:
		break;
	}
}
     bca:	df 91       	pop	r29
     bcc:	cf 91       	pop	r28
     bce:	1f 91       	pop	r17
     bd0:	0f 91       	pop	r16
     bd2:	08 95       	ret

00000bd4 <_Z17receiveHexFileI2CPFvvE>:
		programHexLine(buff);
	}
}

void receiveHexFileI2C(void (*cb)())
{
     bd4:	0f 93       	push	r16
     bd6:	1f 93       	push	r17
     bd8:	cf 93       	push	r28
     bda:	df 93       	push	r29
     bdc:	cd b7       	in	r28, 0x3d	; 61
     bde:	de b7       	in	r29, 0x3e	; 62
     be0:	e2 97       	sbiw	r28, 0x32	; 50
     be2:	cd bf       	out	0x3d, r28	; 61
     be4:	de bf       	out	0x3e, r29	; 62
     be6:	8c 01       	movw	r16, r24
	char buff[50];

	while(true)
	{
		USART_TransmitString(USARTD0, "\n\rtest4\n\r");
     be8:	6b e4       	ldi	r22, 0x4B	; 75
     bea:	71 e2       	ldi	r23, 0x21	; 33
     bec:	80 ea       	ldi	r24, 0xA0	; 160
     bee:	99 e0       	ldi	r25, 0x09	; 9
     bf0:	0e 94 b9 09 	call	0x1372	; 0x1372 <_Z20USART_TransmitStringR12USART_structPKc>
		// receive a line of the hex file
		TWI_ReceivePacket(TWIC,(uint8_t*)buff, 50);
     bf4:	42 e3       	ldi	r20, 0x32	; 50
     bf6:	be 01       	movw	r22, r28
     bf8:	6f 5f       	subi	r22, 0xFF	; 255
     bfa:	7f 4f       	sbci	r23, 0xFF	; 255
     bfc:	80 e8       	ldi	r24, 0x80	; 128
     bfe:	94 e0       	ldi	r25, 0x04	; 4
     c00:	0e 94 92 07 	call	0xf24	; 0xf24 <_Z17TWI_ReceivePacketR10TWI_structPhh>
		
		if(buff[0] == 's') { cb(); } //voer callback uit: stepper-test modus
     c04:	89 81       	ldd	r24, Y+1	; 0x01
     c06:	83 37       	cpi	r24, 0x73	; 115
     c08:	11 f4       	brne	.+4      	; 0xc0e <_Z17receiveHexFileI2CPFvvE+0x3a>
     c0a:	f8 01       	movw	r30, r16
     c0c:	19 95       	eicall
			
		if(buff[0] != ':')
     c0e:	89 81       	ldd	r24, Y+1	; 0x01
     c10:	8a 33       	cpi	r24, 0x3A	; 58
     c12:	39 f0       	breq	.+14     	; 0xc22 <_Z17receiveHexFileI2CPFvvE+0x4e>
		{
			USART_TransmitString(USARTD0,"Error while receiving program");
     c14:	65 e5       	ldi	r22, 0x55	; 85
     c16:	71 e2       	ldi	r23, 0x21	; 33
     c18:	80 ea       	ldi	r24, 0xA0	; 160
     c1a:	99 e0       	ldi	r25, 0x09	; 9
     c1c:	0e 94 b9 09 	call	0x1372	; 0x1372 <_Z20USART_TransmitStringR12USART_structPKc>
			return;
     c20:	0b c0       	rjmp	.+22     	; 0xc38 <_Z17receiveHexFileI2CPFvvE+0x64>
		}
		USART_TransmitString(USARTD0,"test");
     c22:	63 e7       	ldi	r22, 0x73	; 115
     c24:	71 e2       	ldi	r23, 0x21	; 33
     c26:	80 ea       	ldi	r24, 0xA0	; 160
     c28:	99 e0       	ldi	r25, 0x09	; 9
     c2a:	0e 94 b9 09 	call	0x1372	; 0x1372 <_Z20USART_TransmitStringR12USART_structPKc>
		programHexLine(buff);
     c2e:	ce 01       	movw	r24, r28
     c30:	01 96       	adiw	r24, 0x01	; 1
     c32:	0e 94 f2 04 	call	0x9e4	; 0x9e4 <_Z14programHexLinePc>

void receiveHexFileI2C(void (*cb)())
{
	char buff[50];

	while(true)
     c36:	d8 cf       	rjmp	.-80     	; 0xbe8 <_Z17receiveHexFileI2CPFvvE+0x14>
			return;
		}
		USART_TransmitString(USARTD0,"test");
		programHexLine(buff);
	}
}
     c38:	e2 96       	adiw	r28, 0x32	; 50
     c3a:	cd bf       	out	0x3d, r28	; 61
     c3c:	de bf       	out	0x3e, r29	; 62
     c3e:	df 91       	pop	r29
     c40:	cf 91       	pop	r28
     c42:	1f 91       	pop	r17
     c44:	0f 91       	pop	r16
     c46:	08 95       	ret

00000c48 <_Z8SPI_InitR10SPI_struct>:
#include <util/delay.h>

void SPI_Init(SPI_struct &SPI)
{
	//enable SPI, Set master mode, 8MHz default Clock
	SPIC.CTRL = SPI_ENABLE_bm | SPI_MASTER_bm | SPI_MODE_0_gc | SPI_PRESCALER0_bm;
     c48:	81 e5       	ldi	r24, 0x51	; 81
     c4a:	80 93 c0 08 	sts	0x08C0, r24	; 0x8008c0 <__TEXT_REGION_LENGTH__+0x7008c0>
     c4e:	08 95       	ret

00000c50 <_Z14SPI_TrancieverR10SPI_structh>:
}

uint8_t SPI_Tranciever(SPI_struct &SPI, uint8_t data)
{
     c50:	fc 01       	movw	r30, r24
	//load data into data buffer
	SPI.DATA = data;
     c52:	63 83       	std	Z+3, r22	; 0x03
	//wait for transmit complete
	while (!(SPI.STATUS & (1<<SPI_IF_bp)));
     c54:	92 81       	ldd	r25, Z+2	; 0x02
     c56:	99 23       	and	r25, r25
     c58:	ec f7       	brge	.-6      	; 0xc54 <_Z14SPI_TrancieverR10SPI_structh+0x4>
	
	//return received data
	return(SPI.DATA);		
     c5a:	83 81       	ldd	r24, Z+3	; 0x03
}
     c5c:	08 95       	ret

00000c5e <_Z11SS_set_highR11PORT_structh>:

void SS_set_high(PORT_struct &PORT, uint8_t pin)
{
	PORT.OUTSET = (1<<pin);
     c5e:	21 e0       	ldi	r18, 0x01	; 1
     c60:	30 e0       	ldi	r19, 0x00	; 0
     c62:	02 c0       	rjmp	.+4      	; 0xc68 <_Z11SS_set_highR11PORT_structh+0xa>
     c64:	22 0f       	add	r18, r18
     c66:	33 1f       	adc	r19, r19
     c68:	6a 95       	dec	r22
     c6a:	e2 f7       	brpl	.-8      	; 0xc64 <_Z11SS_set_highR11PORT_structh+0x6>
     c6c:	fc 01       	movw	r30, r24
     c6e:	25 83       	std	Z+5, r18	; 0x05
     c70:	fa e0       	ldi	r31, 0x0A	; 10
     c72:	fa 95       	dec	r31
     c74:	f1 f7       	brne	.-4      	; 0xc72 <_Z11SS_set_highR11PORT_structh+0x14>
     c76:	00 c0       	rjmp	.+0      	; 0xc78 <_Z11SS_set_highR11PORT_structh+0x1a>
     c78:	08 95       	ret

00000c7a <_Z10SS_set_lowR11PORT_structh>:
	_delay_us(1);
}

void SS_set_low(PORT_struct &PORT, uint8_t pin)
{
	PORT.OUTCLR = (1<<pin);
     c7a:	21 e0       	ldi	r18, 0x01	; 1
     c7c:	30 e0       	ldi	r19, 0x00	; 0
     c7e:	02 c0       	rjmp	.+4      	; 0xc84 <_Z10SS_set_lowR11PORT_structh+0xa>
     c80:	22 0f       	add	r18, r18
     c82:	33 1f       	adc	r19, r19
     c84:	6a 95       	dec	r22
     c86:	e2 f7       	brpl	.-8      	; 0xc80 <_Z10SS_set_lowR11PORT_structh+0x6>
     c88:	fc 01       	movw	r30, r24
     c8a:	26 83       	std	Z+6, r18	; 0x06
     c8c:	fa e0       	ldi	r31, 0x0A	; 10
     c8e:	fa 95       	dec	r31
     c90:	f1 f7       	brne	.-4      	; 0xc8e <_Z10SS_set_lowR11PORT_structh+0x14>
     c92:	00 c0       	rjmp	.+0      	; 0xc94 <_Z10SS_set_lowR11PORT_structh+0x1a>
     c94:	08 95       	ret

00000c96 <_Z12SPI_CAN_ReadR10SPI_structhh>:
	_delay_us(1);
}

uint8_t SPI_CAN_Read(SPI_struct &SPI, uint8_t address, uint8_t read_cmd)
{
     c96:	1f 93       	push	r17
     c98:	cf 93       	push	r28
     c9a:	df 93       	push	r29
     c9c:	ec 01       	movw	r28, r24
     c9e:	16 2f       	mov	r17, r22
	SPI_Tranciever(SPI, read_cmd);
     ca0:	64 2f       	mov	r22, r20
     ca2:	0e 94 28 06 	call	0xc50	; 0xc50 <_Z14SPI_TrancieverR10SPI_structh>
	SPI_Tranciever(SPI, address);
     ca6:	61 2f       	mov	r22, r17
     ca8:	ce 01       	movw	r24, r28
     caa:	0e 94 28 06 	call	0xc50	; 0xc50 <_Z14SPI_TrancieverR10SPI_structh>
	uint8_t data = SPI_Tranciever(SPI, 0x00);
     cae:	60 e0       	ldi	r22, 0x00	; 0
     cb0:	ce 01       	movw	r24, r28
     cb2:	0e 94 28 06 	call	0xc50	; 0xc50 <_Z14SPI_TrancieverR10SPI_structh>
	return data;
}
     cb6:	df 91       	pop	r29
     cb8:	cf 91       	pop	r28
     cba:	1f 91       	pop	r17
     cbc:	08 95       	ret

00000cbe <_Z13SPI_CAN_writeR10SPI_structhhh>:

void SPI_CAN_write(SPI_struct &SPI, uint8_t address, uint8_t data, uint8_t write_cmd)
{
     cbe:	0f 93       	push	r16
     cc0:	1f 93       	push	r17
     cc2:	cf 93       	push	r28
     cc4:	df 93       	push	r29
     cc6:	ec 01       	movw	r28, r24
     cc8:	06 2f       	mov	r16, r22
     cca:	14 2f       	mov	r17, r20
	SPI_Tranciever(SPI, write_cmd);
     ccc:	62 2f       	mov	r22, r18
     cce:	0e 94 28 06 	call	0xc50	; 0xc50 <_Z14SPI_TrancieverR10SPI_structh>
	SPI_Tranciever(SPI, address);
     cd2:	60 2f       	mov	r22, r16
     cd4:	ce 01       	movw	r24, r28
     cd6:	0e 94 28 06 	call	0xc50	; 0xc50 <_Z14SPI_TrancieverR10SPI_structh>
	SPI_Tranciever(SPI, data);
     cda:	61 2f       	mov	r22, r17
     cdc:	ce 01       	movw	r24, r28
     cde:	0e 94 28 06 	call	0xc50	; 0xc50 <_Z14SPI_TrancieverR10SPI_structh>
}
     ce2:	df 91       	pop	r29
     ce4:	cf 91       	pop	r28
     ce6:	1f 91       	pop	r17
     ce8:	0f 91       	pop	r16
     cea:	08 95       	ret

00000cec <_Z13TWI_HandleISRPFvvEPFvhER10TWI_struct>:
ISR(TWIF_TWIS_vect) { //slave
	TWI_HandleISR(TWIF_TxCallback, TWIF_RxCallback, TWIF);
}


void TWI_HandleISR(void (*TxCallback)(), void (*RxCallback)(uint8_t), TWI_struct &TWI) {
     cec:	fc 01       	movw	r30, r24
	if((TWI.SLAVE.STATUS &(1<<TWI_SLAVE_DIR_bp))) { //read operation
     cee:	da 01       	movw	r26, r20
     cf0:	1a 96       	adiw	r26, 0x0a	; 10
     cf2:	9c 91       	ld	r25, X
     cf4:	91 ff       	sbrs	r25, 1
     cf6:	04 c0       	rjmp	.+8      	; 0xd00 <_Z13TWI_HandleISRPFvvEPFvhER10TWI_struct+0x14>
		if (!TxCallback) { return; } //callback is niet ingesteld
     cf8:	30 97       	sbiw	r30, 0x00	; 0
     cfa:	49 f0       	breq	.+18     	; 0xd0e <_Z13TWI_HandleISRPFvvEPFvhER10TWI_struct+0x22>
		TxCallback();
     cfc:	19 95       	eicall
     cfe:	08 95       	ret
	} else { //write operation
		if (!RxCallback) { return; } //callback is niet ingesteld
     d00:	61 15       	cp	r22, r1
     d02:	71 05       	cpc	r23, r1
     d04:	21 f0       	breq	.+8      	; 0xd0e <_Z13TWI_HandleISRPFvvEPFvhER10TWI_struct+0x22>
		RxCallback(TWI.SLAVE.DATA); //ongetest
     d06:	fa 01       	movw	r30, r20
     d08:	84 85       	ldd	r24, Z+12	; 0x0c
     d0a:	fb 01       	movw	r30, r22
     d0c:	19 95       	eicall
     d0e:	08 95       	ret

00000d10 <__vector_12>:
void (*TWIF_TxCallback)();
void (*TWIC_RxCallback)(uint8_t); //onReceive, data wordt/is ontvangen van master
void (*TWID_RxCallback)(uint8_t); //via callbacks ongetest
void (*TWIE_RxCallback)(uint8_t);
void (*TWIF_RxCallback)(uint8_t);
ISR(TWIC_TWIS_vect) { //slave
     d10:	1f 92       	push	r1
     d12:	0f 92       	push	r0
     d14:	0f b6       	in	r0, 0x3f	; 63
     d16:	0f 92       	push	r0
     d18:	11 24       	eor	r1, r1
     d1a:	08 b6       	in	r0, 0x38	; 56
     d1c:	0f 92       	push	r0
     d1e:	18 be       	out	0x38, r1	; 56
     d20:	09 b6       	in	r0, 0x39	; 57
     d22:	0f 92       	push	r0
     d24:	19 be       	out	0x39, r1	; 57
     d26:	0b b6       	in	r0, 0x3b	; 59
     d28:	0f 92       	push	r0
     d2a:	1b be       	out	0x3b, r1	; 59
     d2c:	2f 93       	push	r18
     d2e:	3f 93       	push	r19
     d30:	4f 93       	push	r20
     d32:	5f 93       	push	r21
     d34:	6f 93       	push	r22
     d36:	7f 93       	push	r23
     d38:	8f 93       	push	r24
     d3a:	9f 93       	push	r25
     d3c:	af 93       	push	r26
     d3e:	bf 93       	push	r27
     d40:	ef 93       	push	r30
     d42:	ff 93       	push	r31
	TWI_HandleISR(TWIC_TxCallback, TWIC_RxCallback, TWIC);
     d44:	60 91 24 22 	lds	r22, 0x2224	; 0x802224 <TWIC_RxCallback>
     d48:	70 91 25 22 	lds	r23, 0x2225	; 0x802225 <TWIC_RxCallback+0x1>
     d4c:	40 e8       	ldi	r20, 0x80	; 128
     d4e:	54 e0       	ldi	r21, 0x04	; 4
     d50:	80 91 2c 22 	lds	r24, 0x222C	; 0x80222c <TWIC_TxCallback>
     d54:	90 91 2d 22 	lds	r25, 0x222D	; 0x80222d <TWIC_TxCallback+0x1>
     d58:	0e 94 76 06 	call	0xcec	; 0xcec <_Z13TWI_HandleISRPFvvEPFvhER10TWI_struct>
}
     d5c:	ff 91       	pop	r31
     d5e:	ef 91       	pop	r30
     d60:	bf 91       	pop	r27
     d62:	af 91       	pop	r26
     d64:	9f 91       	pop	r25
     d66:	8f 91       	pop	r24
     d68:	7f 91       	pop	r23
     d6a:	6f 91       	pop	r22
     d6c:	5f 91       	pop	r21
     d6e:	4f 91       	pop	r20
     d70:	3f 91       	pop	r19
     d72:	2f 91       	pop	r18
     d74:	0f 90       	pop	r0
     d76:	0b be       	out	0x3b, r0	; 59
     d78:	0f 90       	pop	r0
     d7a:	09 be       	out	0x39, r0	; 57
     d7c:	0f 90       	pop	r0
     d7e:	08 be       	out	0x38, r0	; 56
     d80:	0f 90       	pop	r0
     d82:	0f be       	out	0x3f, r0	; 63
     d84:	0f 90       	pop	r0
     d86:	1f 90       	pop	r1
     d88:	18 95       	reti

00000d8a <__vector_75>:
ISR(TWID_TWIS_vect) { //slave
     d8a:	1f 92       	push	r1
     d8c:	0f 92       	push	r0
     d8e:	0f b6       	in	r0, 0x3f	; 63
     d90:	0f 92       	push	r0
     d92:	11 24       	eor	r1, r1
     d94:	08 b6       	in	r0, 0x38	; 56
     d96:	0f 92       	push	r0
     d98:	18 be       	out	0x38, r1	; 56
     d9a:	09 b6       	in	r0, 0x39	; 57
     d9c:	0f 92       	push	r0
     d9e:	19 be       	out	0x39, r1	; 57
     da0:	0b b6       	in	r0, 0x3b	; 59
     da2:	0f 92       	push	r0
     da4:	1b be       	out	0x3b, r1	; 59
     da6:	2f 93       	push	r18
     da8:	3f 93       	push	r19
     daa:	4f 93       	push	r20
     dac:	5f 93       	push	r21
     dae:	6f 93       	push	r22
     db0:	7f 93       	push	r23
     db2:	8f 93       	push	r24
     db4:	9f 93       	push	r25
     db6:	af 93       	push	r26
     db8:	bf 93       	push	r27
     dba:	ef 93       	push	r30
     dbc:	ff 93       	push	r31
	TWI_HandleISR(TWID_TxCallback, TWID_RxCallback, TWID);
     dbe:	60 91 22 22 	lds	r22, 0x2222	; 0x802222 <TWID_RxCallback>
     dc2:	70 91 23 22 	lds	r23, 0x2223	; 0x802223 <TWID_RxCallback+0x1>
     dc6:	40 e9       	ldi	r20, 0x90	; 144
     dc8:	54 e0       	ldi	r21, 0x04	; 4
     dca:	80 91 2a 22 	lds	r24, 0x222A	; 0x80222a <TWID_TxCallback>
     dce:	90 91 2b 22 	lds	r25, 0x222B	; 0x80222b <TWID_TxCallback+0x1>
     dd2:	0e 94 76 06 	call	0xcec	; 0xcec <_Z13TWI_HandleISRPFvvEPFvhER10TWI_struct>
}
     dd6:	ff 91       	pop	r31
     dd8:	ef 91       	pop	r30
     dda:	bf 91       	pop	r27
     ddc:	af 91       	pop	r26
     dde:	9f 91       	pop	r25
     de0:	8f 91       	pop	r24
     de2:	7f 91       	pop	r23
     de4:	6f 91       	pop	r22
     de6:	5f 91       	pop	r21
     de8:	4f 91       	pop	r20
     dea:	3f 91       	pop	r19
     dec:	2f 91       	pop	r18
     dee:	0f 90       	pop	r0
     df0:	0b be       	out	0x3b, r0	; 59
     df2:	0f 90       	pop	r0
     df4:	09 be       	out	0x39, r0	; 57
     df6:	0f 90       	pop	r0
     df8:	08 be       	out	0x38, r0	; 56
     dfa:	0f 90       	pop	r0
     dfc:	0f be       	out	0x3f, r0	; 63
     dfe:	0f 90       	pop	r0
     e00:	1f 90       	pop	r1
     e02:	18 95       	reti

00000e04 <__vector_45>:
ISR(TWIE_TWIS_vect) { //slave
     e04:	1f 92       	push	r1
     e06:	0f 92       	push	r0
     e08:	0f b6       	in	r0, 0x3f	; 63
     e0a:	0f 92       	push	r0
     e0c:	11 24       	eor	r1, r1
     e0e:	08 b6       	in	r0, 0x38	; 56
     e10:	0f 92       	push	r0
     e12:	18 be       	out	0x38, r1	; 56
     e14:	09 b6       	in	r0, 0x39	; 57
     e16:	0f 92       	push	r0
     e18:	19 be       	out	0x39, r1	; 57
     e1a:	0b b6       	in	r0, 0x3b	; 59
     e1c:	0f 92       	push	r0
     e1e:	1b be       	out	0x3b, r1	; 59
     e20:	2f 93       	push	r18
     e22:	3f 93       	push	r19
     e24:	4f 93       	push	r20
     e26:	5f 93       	push	r21
     e28:	6f 93       	push	r22
     e2a:	7f 93       	push	r23
     e2c:	8f 93       	push	r24
     e2e:	9f 93       	push	r25
     e30:	af 93       	push	r26
     e32:	bf 93       	push	r27
     e34:	ef 93       	push	r30
     e36:	ff 93       	push	r31
	TWI_HandleISR(TWIE_TxCallback, TWIE_RxCallback, TWIE);
     e38:	60 91 20 22 	lds	r22, 0x2220	; 0x802220 <TWIE_RxCallback>
     e3c:	70 91 21 22 	lds	r23, 0x2221	; 0x802221 <TWIE_RxCallback+0x1>
     e40:	40 ea       	ldi	r20, 0xA0	; 160
     e42:	54 e0       	ldi	r21, 0x04	; 4
     e44:	80 91 28 22 	lds	r24, 0x2228	; 0x802228 <TWIE_TxCallback>
     e48:	90 91 29 22 	lds	r25, 0x2229	; 0x802229 <TWIE_TxCallback+0x1>
     e4c:	0e 94 76 06 	call	0xcec	; 0xcec <_Z13TWI_HandleISRPFvvEPFvhER10TWI_struct>
}
     e50:	ff 91       	pop	r31
     e52:	ef 91       	pop	r30
     e54:	bf 91       	pop	r27
     e56:	af 91       	pop	r26
     e58:	9f 91       	pop	r25
     e5a:	8f 91       	pop	r24
     e5c:	7f 91       	pop	r23
     e5e:	6f 91       	pop	r22
     e60:	5f 91       	pop	r21
     e62:	4f 91       	pop	r20
     e64:	3f 91       	pop	r19
     e66:	2f 91       	pop	r18
     e68:	0f 90       	pop	r0
     e6a:	0b be       	out	0x3b, r0	; 59
     e6c:	0f 90       	pop	r0
     e6e:	09 be       	out	0x39, r0	; 57
     e70:	0f 90       	pop	r0
     e72:	08 be       	out	0x38, r0	; 56
     e74:	0f 90       	pop	r0
     e76:	0f be       	out	0x3f, r0	; 63
     e78:	0f 90       	pop	r0
     e7a:	1f 90       	pop	r1
     e7c:	18 95       	reti

00000e7e <__vector_106>:
ISR(TWIF_TWIS_vect) { //slave
     e7e:	1f 92       	push	r1
     e80:	0f 92       	push	r0
     e82:	0f b6       	in	r0, 0x3f	; 63
     e84:	0f 92       	push	r0
     e86:	11 24       	eor	r1, r1
     e88:	08 b6       	in	r0, 0x38	; 56
     e8a:	0f 92       	push	r0
     e8c:	18 be       	out	0x38, r1	; 56
     e8e:	09 b6       	in	r0, 0x39	; 57
     e90:	0f 92       	push	r0
     e92:	19 be       	out	0x39, r1	; 57
     e94:	0b b6       	in	r0, 0x3b	; 59
     e96:	0f 92       	push	r0
     e98:	1b be       	out	0x3b, r1	; 59
     e9a:	2f 93       	push	r18
     e9c:	3f 93       	push	r19
     e9e:	4f 93       	push	r20
     ea0:	5f 93       	push	r21
     ea2:	6f 93       	push	r22
     ea4:	7f 93       	push	r23
     ea6:	8f 93       	push	r24
     ea8:	9f 93       	push	r25
     eaa:	af 93       	push	r26
     eac:	bf 93       	push	r27
     eae:	ef 93       	push	r30
     eb0:	ff 93       	push	r31
	TWI_HandleISR(TWIF_TxCallback, TWIF_RxCallback, TWIF);
     eb2:	60 91 1e 22 	lds	r22, 0x221E	; 0x80221e <__data_end>
     eb6:	70 91 1f 22 	lds	r23, 0x221F	; 0x80221f <__data_end+0x1>
     eba:	40 eb       	ldi	r20, 0xB0	; 176
     ebc:	54 e0       	ldi	r21, 0x04	; 4
     ebe:	80 91 26 22 	lds	r24, 0x2226	; 0x802226 <TWIF_TxCallback>
     ec2:	90 91 27 22 	lds	r25, 0x2227	; 0x802227 <TWIF_TxCallback+0x1>
     ec6:	0e 94 76 06 	call	0xcec	; 0xcec <_Z13TWI_HandleISRPFvvEPFvhER10TWI_struct>
}
     eca:	ff 91       	pop	r31
     ecc:	ef 91       	pop	r30
     ece:	bf 91       	pop	r27
     ed0:	af 91       	pop	r26
     ed2:	9f 91       	pop	r25
     ed4:	8f 91       	pop	r24
     ed6:	7f 91       	pop	r23
     ed8:	6f 91       	pop	r22
     eda:	5f 91       	pop	r21
     edc:	4f 91       	pop	r20
     ede:	3f 91       	pop	r19
     ee0:	2f 91       	pop	r18
     ee2:	0f 90       	pop	r0
     ee4:	0b be       	out	0x3b, r0	; 59
     ee6:	0f 90       	pop	r0
     ee8:	09 be       	out	0x39, r0	; 57
     eea:	0f 90       	pop	r0
     eec:	08 be       	out	0x38, r0	; 56
     eee:	0f 90       	pop	r0
     ef0:	0f be       	out	0x3f, r0	; 63
     ef2:	0f 90       	pop	r0
     ef4:	1f 90       	pop	r1
     ef6:	18 95       	reti

00000ef8 <_Z8TWI_initR10TWI_struct>:
	}
}


void TWI_init(TWI_struct &TWI) //als slave
{
     ef8:	fc 01       	movw	r30, r24
	TWI.SLAVE.CTRLA = (1<<TWI_SLAVE_APIEN_bp)|(1<<TWI_SLAVE_ENABLE_bp)|(1<<TWI_SLAVE_PIEN_bp)|(1<<TWI_SLAVE_PMEN_bp);
     efa:	8e e1       	ldi	r24, 0x1E	; 30
     efc:	80 87       	std	Z+8, r24	; 0x08
	TWI.SLAVE.CTRLA |= (1<<TWI_SLAVE_DIEN_bp);
     efe:	80 85       	ldd	r24, Z+8	; 0x08
     f00:	80 62       	ori	r24, 0x20	; 32
     f02:	80 87       	std	Z+8, r24	; 0x08
	
	//toegevoegd voor TWI_Write(), clear deze bits om het springen naar ISRs uit te schakelen
	TWI.SLAVE.CTRLA |= TWI_MASTER_INTLVL0_bm | TWI_MASTER_INTLVL1_bm; //enable port interrupt high level
     f04:	80 85       	ldd	r24, Z+8	; 0x08
     f06:	80 6c       	ori	r24, 0xC0	; 192
     f08:	80 87       	std	Z+8, r24	; 0x08
     f0a:	08 95       	ret

00000f0c <_Z19TWI_RecievedAddressR10TWI_struct>:


bool TWI_RecievedAddress(TWI_struct &TWI)
{	
	//valid address received and write operation
	return ((TWI.SLAVE.STATUS &(1<<TWI_SLAVE_APIF_bp)) && !(TWI.SLAVE.STATUS &(1<<TWI_SLAVE_DIR_bp)));
     f0c:	fc 01       	movw	r30, r24
     f0e:	22 85       	ldd	r18, Z+10	; 0x0a
     f10:	26 ff       	sbrs	r18, 6
     f12:	06 c0       	rjmp	.+12     	; 0xf20 <_Z19TWI_RecievedAddressR10TWI_struct+0x14>
     f14:	82 85       	ldd	r24, Z+10	; 0x0a
     f16:	86 95       	lsr	r24
     f18:	81 70       	andi	r24, 0x01	; 1
     f1a:	91 e0       	ldi	r25, 0x01	; 1
     f1c:	89 27       	eor	r24, r25
     f1e:	08 95       	ret
     f20:	80 e0       	ldi	r24, 0x00	; 0
}
     f22:	08 95       	ret

00000f24 <_Z17TWI_ReceivePacketR10TWI_structPhh>:


bool TWI_ReceivePacket(TWI_struct &TWI, uint8_t* buffer, uint8_t bufferLength) //als slave
{
     f24:	ef 92       	push	r14
     f26:	ff 92       	push	r15
     f28:	0f 93       	push	r16
     f2a:	1f 93       	push	r17
     f2c:	cf 93       	push	r28
     f2e:	df 93       	push	r29
     f30:	ec 01       	movw	r28, r24
	//wait for address received interrupt
	while(!(TWI.SLAVE.STATUS &(1<< TWI_SLAVE_APIF_bp)));
     f32:	9a 85       	ldd	r25, Y+10	; 0x0a
     f34:	96 ff       	sbrs	r25, 6
     f36:	fd cf       	rjmp	.-6      	; 0xf32 <_Z17TWI_ReceivePacketR10TWI_structPhh+0xe>
	
	//check if write operation
	if((TWI.SLAVE.STATUS &(1<<TWI_SLAVE_DIR_bp)))
     f38:	8a 85       	ldd	r24, Y+10	; 0x0a
     f3a:	81 fd       	sbrc	r24, 1
     f3c:	32 c0       	rjmp	.+100    	; 0xfa2 <_Z17TWI_ReceivePacketR10TWI_structPhh+0x7e>
     f3e:	7b 01       	movw	r14, r22
		return false;
	
	//acknowledge and wait for next package
	TWI.SLAVE.CTRLB |= (1<<TWI_SLAVE_CMD0_bp)|(1<<TWI_SLAVE_CMD1_bp);
     f40:	89 85       	ldd	r24, Y+9	; 0x09
     f42:	83 60       	ori	r24, 0x03	; 3
     f44:	89 87       	std	Y+9, r24	; 0x09
	
	for (uint8_t i = 0;i<bufferLength;i++)
     f46:	44 23       	and	r20, r20
     f48:	21 f1       	breq	.+72     	; 0xf92 <_Z17TWI_ReceivePacketR10TWI_structPhh+0x6e>
     f4a:	8b 01       	movw	r16, r22
     f4c:	41 50       	subi	r20, 0x01	; 1
     f4e:	84 2f       	mov	r24, r20
     f50:	90 e0       	ldi	r25, 0x00	; 0
     f52:	01 96       	adiw	r24, 0x01	; 1
     f54:	e8 0e       	add	r14, r24
     f56:	f9 1e       	adc	r15, r25
	{	
		USART_TransmitString(USARTD0, "\n\r7\n\r");
     f58:	68 e7       	ldi	r22, 0x78	; 120
     f5a:	71 e2       	ldi	r23, 0x21	; 33
     f5c:	80 ea       	ldi	r24, 0xA0	; 160
     f5e:	99 e0       	ldi	r25, 0x09	; 9
     f60:	0e 94 b9 09 	call	0x1372	; 0x1372 <_Z20USART_TransmitStringR12USART_structPKc>
		//wait for received interrupt
		while(!(TWI.SLAVE.STATUS &(1<< TWI_SLAVE_DIF_bp)||TWI.SLAVE.STATUS &(1<< TWI_SLAVE_APIF_bp)));
     f64:	8a 85       	ldd	r24, Y+10	; 0x0a
     f66:	88 23       	and	r24, r24
     f68:	f4 f0       	brlt	.+60     	; 0xfa6 <_Z17TWI_ReceivePacketR10TWI_structPhh+0x82>
     f6a:	8a 85       	ldd	r24, Y+10	; 0x0a
     f6c:	86 ff       	sbrs	r24, 6
     f6e:	fa cf       	rjmp	.-12     	; 0xf64 <_Z17TWI_ReceivePacketR10TWI_structPhh+0x40>
     f70:	1a c0       	rjmp	.+52     	; 0xfa6 <_Z17TWI_ReceivePacketR10TWI_structPhh+0x82>
		//stop if stop interrupt flag
		if(TWI.SLAVE.STATUS &(1<< TWI_SLAVE_APIF_bp))
			break;
			
		//receive data and acknowledge		
		buffer[i] = TWI.SLAVE.DATA;
     f72:	8c 85       	ldd	r24, Y+12	; 0x0c
     f74:	f8 01       	movw	r30, r16
     f76:	d8 01       	movw	r26, r16
     f78:	8d 93       	st	X+, r24
     f7a:	8d 01       	movw	r16, r26
		TWI.SLAVE.CTRLB |= (1<<TWI_SLAVE_CMD0_bp)|(1<<TWI_SLAVE_CMD1_bp);
     f7c:	89 85       	ldd	r24, Y+9	; 0x09
     f7e:	83 60       	ori	r24, 0x03	; 3
     f80:	89 87       	std	Y+9, r24	; 0x09
		USART_Transmit(USARTD0, buffer[i]);
     f82:	60 81       	ld	r22, Z
     f84:	80 ea       	ldi	r24, 0xA0	; 160
     f86:	99 e0       	ldi	r25, 0x09	; 9
     f88:	0e 94 8b 09 	call	0x1316	; 0x1316 <_Z14USART_TransmitR12USART_structc>
		return false;
	
	//acknowledge and wait for next package
	TWI.SLAVE.CTRLB |= (1<<TWI_SLAVE_CMD0_bp)|(1<<TWI_SLAVE_CMD1_bp);
	
	for (uint8_t i = 0;i<bufferLength;i++)
     f8c:	0e 15       	cp	r16, r14
     f8e:	1f 05       	cpc	r17, r15
     f90:	19 f7       	brne	.-58     	; 0xf58 <_Z17TWI_ReceivePacketR10TWI_structPhh+0x34>
     f92:	b8 e0       	ldi	r27, 0x08	; 8
     f94:	ba 95       	dec	r27
     f96:	f1 f7       	brne	.-4      	; 0xf94 <_Z17TWI_ReceivePacketR10TWI_structPhh+0x70>
		buffer[i] = TWI.SLAVE.DATA;
		TWI.SLAVE.CTRLB |= (1<<TWI_SLAVE_CMD0_bp)|(1<<TWI_SLAVE_CMD1_bp);
		USART_Transmit(USARTD0, buffer[i]);
	}
	_delay_us(1);
	TWI.SLAVE.STATUS |= (1<<TWI_SLAVE_DIF_bp)|(1<<TWI_SLAVE_APIF_bp); //clear interrupts
     f98:	8a 85       	ldd	r24, Y+10	; 0x0a
     f9a:	80 6c       	ori	r24, 0xC0	; 192
     f9c:	8a 87       	std	Y+10, r24	; 0x0a
	return true;
     f9e:	81 e0       	ldi	r24, 0x01	; 1
     fa0:	06 c0       	rjmp	.+12     	; 0xfae <_Z17TWI_ReceivePacketR10TWI_structPhh+0x8a>
	//wait for address received interrupt
	while(!(TWI.SLAVE.STATUS &(1<< TWI_SLAVE_APIF_bp)));
	
	//check if write operation
	if((TWI.SLAVE.STATUS &(1<<TWI_SLAVE_DIR_bp)))
		return false;
     fa2:	80 e0       	ldi	r24, 0x00	; 0
     fa4:	04 c0       	rjmp	.+8      	; 0xfae <_Z17TWI_ReceivePacketR10TWI_structPhh+0x8a>
		USART_TransmitString(USARTD0, "\n\r7\n\r");
		//wait for received interrupt
		while(!(TWI.SLAVE.STATUS &(1<< TWI_SLAVE_DIF_bp)||TWI.SLAVE.STATUS &(1<< TWI_SLAVE_APIF_bp)));

		//stop if stop interrupt flag
		if(TWI.SLAVE.STATUS &(1<< TWI_SLAVE_APIF_bp))
     fa6:	8a 85       	ldd	r24, Y+10	; 0x0a
     fa8:	86 ff       	sbrs	r24, 6
     faa:	e3 cf       	rjmp	.-58     	; 0xf72 <_Z17TWI_ReceivePacketR10TWI_structPhh+0x4e>
     fac:	f2 cf       	rjmp	.-28     	; 0xf92 <_Z17TWI_ReceivePacketR10TWI_structPhh+0x6e>
		USART_Transmit(USARTD0, buffer[i]);
	}
	_delay_us(1);
	TWI.SLAVE.STATUS |= (1<<TWI_SLAVE_DIF_bp)|(1<<TWI_SLAVE_APIF_bp); //clear interrupts
	return true;
}
     fae:	df 91       	pop	r29
     fb0:	cf 91       	pop	r28
     fb2:	1f 91       	pop	r17
     fb4:	0f 91       	pop	r16
     fb6:	ff 90       	pop	r15
     fb8:	ef 90       	pop	r14
     fba:	08 95       	ret

00000fbc <_Z9TWI_WriteR10TWI_structh>:


bool TWI_Write(TWI_struct &TWI, uint8_t byte) //als slave
{
     fbc:	fc 01       	movw	r30, r24
	//wait for address received interrupt
	while(!(TWI.SLAVE.STATUS &(1<< TWI_SLAVE_APIF_bp)));
     fbe:	82 85       	ldd	r24, Z+10	; 0x0a
     fc0:	86 ff       	sbrs	r24, 6
     fc2:	fd cf       	rjmp	.-6      	; 0xfbe <_Z9TWI_WriteR10TWI_structh+0x2>
	
	//check if master read operation
	if( !(TWI.SLAVE.STATUS &(1<<TWI_SLAVE_DIR_bp)) ) {
     fc4:	82 85       	ldd	r24, Z+10	; 0x0a
     fc6:	81 ff       	sbrs	r24, 1
     fc8:	25 c0       	rjmp	.+74     	; 0x1014 <_Z9TWI_WriteR10TWI_structh+0x58>
		return false; //master write operation
	}
	
	while(1) {
		TWI.SLAVE.STATUS |= (1<<TWI_SLAVE_DIF_bp)|(1<<TWI_SLAVE_APIF_bp); //clear interrupts
     fca:	82 85       	ldd	r24, Z+10	; 0x0a
     fcc:	80 6c       	ori	r24, 0xC0	; 192
     fce:	82 87       	std	Z+10, r24	; 0x0a
		
		TWI.SLAVE.DATA = byte;
     fd0:	64 87       	std	Z+12, r22	; 0x0c
		
		//acknowledge and send byte
		TWI.SLAVE.CTRLB &= ~(TWI_SLAVE_ACKACT_bm); //ACK
     fd2:	81 85       	ldd	r24, Z+9	; 0x09
     fd4:	8b 7f       	andi	r24, 0xFB	; 251
     fd6:	81 87       	std	Z+9, r24	; 0x09
//		TWI.SLAVE.CTRLB |= (1<<TWI_SLAVE_CMD0_bp)|(1<<TWI_SLAVE_CMD1_bp); //RESPONSE, er komen meer bytes	//<<< gebruik deze voor een toekomstige TWI_SendPacket functie
		TWI.SLAVE.CTRLB |= (1<<TWI_SLAVE_CMD1_bp); //COMPLETE, enige byte wordt verzonden
     fd8:	81 85       	ldd	r24, Z+9	; 0x09
     fda:	82 60       	ori	r24, 0x02	; 2
     fdc:	81 87       	std	Z+9, r24	; 0x09
		
		//wait for transmission completed
		while(TWI.SLAVE.STATUS &(1<<TWI_SLAVE_DIF_bp)) {
     fde:	82 85       	ldd	r24, Z+10	; 0x0a
     fe0:	88 23       	and	r24, r24
     fe2:	74 f4       	brge	.+28     	; 0x1000 <_Z9TWI_WriteR10TWI_structh+0x44>
			//check for collisions or bus errors
			if (TWI.SLAVE.STATUS &(1<<TWI_SLAVE_COLL_bp) || TWI.SLAVE.STATUS &(1<<TWI_SLAVE_BUSERR_bp)) {
     fe4:	82 85       	ldd	r24, Z+10	; 0x0a
     fe6:	83 fd       	sbrc	r24, 3
     fe8:	03 c0       	rjmp	.+6      	; 0xff0 <_Z9TWI_WriteR10TWI_structh+0x34>
     fea:	82 85       	ldd	r24, Z+10	; 0x0a
     fec:	82 ff       	sbrs	r24, 2
     fee:	f7 cf       	rjmp	.-18     	; 0xfde <_Z9TWI_WriteR10TWI_structh+0x22>
				TWI.SLAVE.STATUS |= (1<<TWI_SLAVE_BUSERR_bp); //clear buserror, collision is cleared automatically
     ff0:	82 85       	ldd	r24, Z+10	; 0x0a
     ff2:	84 60       	ori	r24, 0x04	; 4
     ff4:	82 87       	std	Z+10, r24	; 0x0a
				TWI.SLAVE.STATUS |= (1<<TWI_SLAVE_DIF_bp)|(1<<TWI_SLAVE_APIF_bp); //clear interrupts
     ff6:	82 85       	ldd	r24, Z+10	; 0x0a
     ff8:	80 6c       	ori	r24, 0xC0	; 192
     ffa:	82 87       	std	Z+10, r24	; 0x0a
				return false;
     ffc:	80 e0       	ldi	r24, 0x00	; 0
     ffe:	08 95       	ret
    1000:	80 e5       	ldi	r24, 0x50	; 80
    1002:	8a 95       	dec	r24
    1004:	f1 f7       	brne	.-4      	; 0x1002 <_Z9TWI_WriteR10TWI_structh+0x46>
		
		_delay_us(10);
		
//		if (TWI.SLAVE.STATUS &(1<<TWI_SLAVE_RXACK_bp)) {	//<<< op een of andere manier komt de NACK flag voorafgaand van de STOP conditie nooit aan bod
			//NACK, expect STOP or repeated START condition
			if ((TWI.SLAVE.STATUS &(1<<TWI_SLAVE_APIF_bp)) && !(TWI.SLAVE.STATUS &(1<<TWI_SLAVE_AP_bp))) {
    1006:	82 85       	ldd	r24, Z+10	; 0x0a
    1008:	86 ff       	sbrs	r24, 6
    100a:	df cf       	rjmp	.-66     	; 0xfca <_Z9TWI_WriteR10TWI_structh+0xe>
    100c:	82 85       	ldd	r24, Z+10	; 0x0a
    100e:	80 fd       	sbrc	r24, 0
    1010:	dc cf       	rjmp	.-72     	; 0xfca <_Z9TWI_WriteR10TWI_structh+0xe>
    1012:	02 c0       	rjmp	.+4      	; 0x1018 <_Z9TWI_WriteR10TWI_structh+0x5c>
	//wait for address received interrupt
	while(!(TWI.SLAVE.STATUS &(1<< TWI_SLAVE_APIF_bp)));
	
	//check if master read operation
	if( !(TWI.SLAVE.STATUS &(1<<TWI_SLAVE_DIR_bp)) ) {
		return false; //master write operation
    1014:	80 e0       	ldi	r24, 0x00	; 0
    1016:	08 95       	ret
		
//		if (TWI.SLAVE.STATUS &(1<<TWI_SLAVE_RXACK_bp)) {	//<<< op een of andere manier komt de NACK flag voorafgaand van de STOP conditie nooit aan bod
			//NACK, expect STOP or repeated START condition
			if ((TWI.SLAVE.STATUS &(1<<TWI_SLAVE_APIF_bp)) && !(TWI.SLAVE.STATUS &(1<<TWI_SLAVE_AP_bp))) {
				//received stop condition
				TWI.SLAVE.STATUS |= (1<<TWI_SLAVE_DIF_bp)|(1<<TWI_SLAVE_APIF_bp); //clear interrupts
    1018:	82 85       	ldd	r24, Z+10	; 0x0a
    101a:	80 6c       	ori	r24, 0xC0	; 192
    101c:	82 87       	std	Z+10, r24	; 0x0a
				return true;
    101e:	81 e0       	ldi	r24, 0x01	; 1
			}
//		} //ACK, continue transmitting
	}
}
    1020:	08 95       	ret

00001022 <_Z13TWI_onRequestPFvvER10TWI_struct>:


//tx callbacks, set function call at interrupt
void TWI_onRequest(void (*f)(), TWI_struct &twi) {
	switch ((int) (&twi)) {
    1022:	60 39       	cpi	r22, 0x90	; 144
    1024:	24 e0       	ldi	r18, 0x04	; 4
    1026:	72 07       	cpc	r23, r18
    1028:	91 f0       	breq	.+36     	; 0x104e <_Z13TWI_onRequestPFvvER10TWI_struct+0x2c>
    102a:	24 f4       	brge	.+8      	; 0x1034 <_Z13TWI_onRequestPFvvER10TWI_struct+0x12>
    102c:	60 38       	cpi	r22, 0x80	; 128
    102e:	74 40       	sbci	r23, 0x04	; 4
    1030:	49 f0       	breq	.+18     	; 0x1044 <_Z13TWI_onRequestPFvvER10TWI_struct+0x22>
    1032:	1c c0       	rjmp	.+56     	; 0x106c <_Z13TWI_onRequestPFvvER10TWI_struct+0x4a>
    1034:	60 3a       	cpi	r22, 0xA0	; 160
    1036:	24 e0       	ldi	r18, 0x04	; 4
    1038:	72 07       	cpc	r23, r18
    103a:	71 f0       	breq	.+28     	; 0x1058 <_Z13TWI_onRequestPFvvER10TWI_struct+0x36>
    103c:	60 3b       	cpi	r22, 0xB0	; 176
    103e:	74 40       	sbci	r23, 0x04	; 4
    1040:	81 f0       	breq	.+32     	; 0x1062 <_Z13TWI_onRequestPFvvER10TWI_struct+0x40>
    1042:	14 c0       	rjmp	.+40     	; 0x106c <_Z13TWI_onRequestPFvvER10TWI_struct+0x4a>
		case TWIC_ptr: TWIC_TxCallback = f; break;
    1044:	80 93 2c 22 	sts	0x222C, r24	; 0x80222c <TWIC_TxCallback>
    1048:	90 93 2d 22 	sts	0x222D, r25	; 0x80222d <TWIC_TxCallback+0x1>
    104c:	08 95       	ret
		case TWID_ptr: TWID_TxCallback = f; break;
    104e:	80 93 2a 22 	sts	0x222A, r24	; 0x80222a <TWID_TxCallback>
    1052:	90 93 2b 22 	sts	0x222B, r25	; 0x80222b <TWID_TxCallback+0x1>
    1056:	08 95       	ret
		case TWIE_ptr: TWIE_TxCallback = f; break;
    1058:	80 93 28 22 	sts	0x2228, r24	; 0x802228 <TWIE_TxCallback>
    105c:	90 93 29 22 	sts	0x2229, r25	; 0x802229 <TWIE_TxCallback+0x1>
    1060:	08 95       	ret
		case TWIF_ptr: TWIF_TxCallback = f; break;
    1062:	80 93 26 22 	sts	0x2226, r24	; 0x802226 <TWIF_TxCallback>
    1066:	90 93 27 22 	sts	0x2227, r25	; 0x802227 <TWIF_TxCallback+0x1>
    106a:	08 95       	ret
    106c:	ff cf       	rjmp	.-2      	; 0x106c <_Z13TWI_onRequestPFvvER10TWI_struct+0x4a>

0000106e <_Z13TWI_onReceivePFvhER10TWI_struct>:
}


//rx callbacks, set function call at interrupt
void TWI_onReceive(void (*f)(uint8_t), TWI_struct &twi) {
	switch ((int) &twi) {
    106e:	60 39       	cpi	r22, 0x90	; 144
    1070:	24 e0       	ldi	r18, 0x04	; 4
    1072:	72 07       	cpc	r23, r18
    1074:	91 f0       	breq	.+36     	; 0x109a <_Z13TWI_onReceivePFvhER10TWI_struct+0x2c>
    1076:	24 f4       	brge	.+8      	; 0x1080 <_Z13TWI_onReceivePFvhER10TWI_struct+0x12>
    1078:	60 38       	cpi	r22, 0x80	; 128
    107a:	74 40       	sbci	r23, 0x04	; 4
    107c:	49 f0       	breq	.+18     	; 0x1090 <_Z13TWI_onReceivePFvhER10TWI_struct+0x22>
    107e:	1c c0       	rjmp	.+56     	; 0x10b8 <_Z13TWI_onReceivePFvhER10TWI_struct+0x4a>
    1080:	60 3a       	cpi	r22, 0xA0	; 160
    1082:	24 e0       	ldi	r18, 0x04	; 4
    1084:	72 07       	cpc	r23, r18
    1086:	71 f0       	breq	.+28     	; 0x10a4 <_Z13TWI_onReceivePFvhER10TWI_struct+0x36>
    1088:	60 3b       	cpi	r22, 0xB0	; 176
    108a:	74 40       	sbci	r23, 0x04	; 4
    108c:	81 f0       	breq	.+32     	; 0x10ae <_Z13TWI_onReceivePFvhER10TWI_struct+0x40>
    108e:	14 c0       	rjmp	.+40     	; 0x10b8 <_Z13TWI_onReceivePFvhER10TWI_struct+0x4a>
		case TWIC_ptr: TWIC_RxCallback = f; break;
    1090:	80 93 24 22 	sts	0x2224, r24	; 0x802224 <TWIC_RxCallback>
    1094:	90 93 25 22 	sts	0x2225, r25	; 0x802225 <TWIC_RxCallback+0x1>
    1098:	08 95       	ret
		case TWID_ptr: TWID_RxCallback = f; break;
    109a:	80 93 22 22 	sts	0x2222, r24	; 0x802222 <TWID_RxCallback>
    109e:	90 93 23 22 	sts	0x2223, r25	; 0x802223 <TWID_RxCallback+0x1>
    10a2:	08 95       	ret
		case TWIE_ptr: TWIE_RxCallback = f; break;
    10a4:	80 93 20 22 	sts	0x2220, r24	; 0x802220 <TWIE_RxCallback>
    10a8:	90 93 21 22 	sts	0x2221, r25	; 0x802221 <TWIE_RxCallback+0x1>
    10ac:	08 95       	ret
		case TWIF_ptr: TWIF_RxCallback = f; break;
    10ae:	80 93 1e 22 	sts	0x221E, r24	; 0x80221e <__data_end>
    10b2:	90 93 1f 22 	sts	0x221F, r25	; 0x80221f <__data_end+0x1>
    10b6:	08 95       	ret
    10b8:	ff cf       	rjmp	.-2      	; 0x10b8 <_Z13TWI_onReceivePFvhER10TWI_struct+0x4a>

000010ba <_Z10HexToASCIIh>:

#include "UART.h"

char HexToASCII(uint8_t i)
  {
	  i &= 0x0f;
    10ba:	8f 70       	andi	r24, 0x0F	; 15
	  if(i > 9)
    10bc:	8a 30       	cpi	r24, 0x0A	; 10
    10be:	10 f0       	brcs	.+4      	; 0x10c4 <_Z10HexToASCIIh+0xa>
	  return i+'A'-10;
    10c0:	89 5c       	subi	r24, 0xC9	; 201
    10c2:	08 95       	ret
	  else
	  return i+'0';
    10c4:	80 5d       	subi	r24, 0xD0	; 208
  }
    10c6:	08 95       	ret

000010c8 <_Z18USART_Set_BaudrateR12USART_structmm>:
 
 bool USART_Set_Baudrate(USART_struct &USART, uint32_t baud, uint32_t cpu_hz)
{
    10c8:	4f 92       	push	r4
    10ca:	5f 92       	push	r5
    10cc:	6f 92       	push	r6
    10ce:	7f 92       	push	r7
    10d0:	8f 92       	push	r8
    10d2:	9f 92       	push	r9
    10d4:	af 92       	push	r10
    10d6:	bf 92       	push	r11
    10d8:	ef 92       	push	r14
    10da:	ff 92       	push	r15
    10dc:	0f 93       	push	r16
    10de:	1f 93       	push	r17
    10e0:	cf 93       	push	r28
    10e2:	7c 01       	movw	r14, r24
    10e4:	4a 01       	movw	r8, r20
    10e6:	5b 01       	movw	r10, r22
    10e8:	28 01       	movw	r4, r16
    10ea:	39 01       	movw	r6, r18
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;

	if (!(USART.CTRLB & USART_CLK2X_bm)) {
    10ec:	fc 01       	movw	r30, r24
    10ee:	84 81       	ldd	r24, Z+4	; 0x04
    10f0:	82 ff       	sbrs	r24, 2
    10f2:	16 c0       	rjmp	.+44     	; 0x1120 <_Z18USART_Set_BaudrateR12USART_structmm+0x58>

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
    10f4:	d9 01       	movw	r26, r18
    10f6:	c8 01       	movw	r24, r16
    10f8:	68 94       	set
    10fa:	12 f8       	bld	r1, 2
    10fc:	b6 95       	lsr	r27
    10fe:	a7 95       	ror	r26
    1100:	97 95       	ror	r25
    1102:	87 95       	ror	r24
    1104:	16 94       	lsr	r1
    1106:	d1 f7       	brne	.-12     	; 0x10fc <_Z18USART_Set_BaudrateR12USART_structmm+0x34>
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;
    1108:	b9 01       	movw	r22, r18
    110a:	a8 01       	movw	r20, r16
    110c:	03 2e       	mov	r0, r19
    110e:	36 e1       	ldi	r19, 0x16	; 22
    1110:	76 95       	lsr	r23
    1112:	67 95       	ror	r22
    1114:	57 95       	ror	r21
    1116:	47 95       	ror	r20
    1118:	3a 95       	dec	r19
    111a:	d1 f7       	brne	.-12     	; 0x1110 <_Z18USART_Set_BaudrateR12USART_structmm+0x48>
    111c:	30 2d       	mov	r19, r0
    111e:	15 c0       	rjmp	.+42     	; 0x114a <_Z18USART_Set_BaudrateR12USART_structmm+0x82>

	if (!(USART.CTRLB & USART_CLK2X_bm)) {
		max_rate /= 2;
    1120:	d9 01       	movw	r26, r18
    1122:	c8 01       	movw	r24, r16
    1124:	68 94       	set
    1126:	13 f8       	bld	r1, 3
    1128:	b6 95       	lsr	r27
    112a:	a7 95       	ror	r26
    112c:	97 95       	ror	r25
    112e:	87 95       	ror	r24
    1130:	16 94       	lsr	r1
    1132:	d1 f7       	brne	.-12     	; 0x1128 <_Z18USART_Set_BaudrateR12USART_structmm+0x60>
		min_rate /= 2;
    1134:	b9 01       	movw	r22, r18
    1136:	a8 01       	movw	r20, r16
    1138:	03 2e       	mov	r0, r19
    113a:	37 e1       	ldi	r19, 0x17	; 23
    113c:	76 95       	lsr	r23
    113e:	67 95       	ror	r22
    1140:	57 95       	ror	r21
    1142:	47 95       	ror	r20
    1144:	3a 95       	dec	r19
    1146:	d1 f7       	brne	.-12     	; 0x113c <_Z18USART_Set_BaudrateR12USART_structmm+0x74>
    1148:	30 2d       	mov	r19, r0
	}

	if ((baud > max_rate) || (baud < min_rate)) {
    114a:	88 15       	cp	r24, r8
    114c:	99 05       	cpc	r25, r9
    114e:	aa 05       	cpc	r26, r10
    1150:	bb 05       	cpc	r27, r11
    1152:	08 f4       	brcc	.+2      	; 0x1156 <_Z18USART_Set_BaudrateR12USART_structmm+0x8e>
    1154:	a6 c0       	rjmp	.+332    	; 0x12a2 <_Z18USART_Set_BaudrateR12USART_structmm+0x1da>
    1156:	84 16       	cp	r8, r20
    1158:	95 06       	cpc	r9, r21
    115a:	a6 06       	cpc	r10, r22
    115c:	b7 06       	cpc	r11, r23
    115e:	08 f4       	brcc	.+2      	; 0x1162 <_Z18USART_Set_BaudrateR12USART_structmm+0x9a>
    1160:	a2 c0       	rjmp	.+324    	; 0x12a6 <_Z18USART_Set_BaudrateR12USART_structmm+0x1de>
		return false;
	}

	/* Check if double speed is enabled. */
	if (!(USART.CTRLB & USART_CLK2X_bm)) {
    1162:	f7 01       	movw	r30, r14
    1164:	84 81       	ldd	r24, Z+4	; 0x04
    1166:	82 fd       	sbrc	r24, 2
    1168:	04 c0       	rjmp	.+8      	; 0x1172 <_Z18USART_Set_BaudrateR12USART_structmm+0xaa>
		baud *= 2;
    116a:	88 0c       	add	r8, r8
    116c:	99 1c       	adc	r9, r9
    116e:	aa 1c       	adc	r10, r10
    1170:	bb 1c       	adc	r11, r11
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;
    1172:	c3 01       	movw	r24, r6
    1174:	b2 01       	movw	r22, r4
    1176:	a5 01       	movw	r20, r10
    1178:	94 01       	movw	r18, r8
    117a:	0e 94 2e 34 	call	0x685c	; 0x685c <__udivmodsi4>

	for (exp = -7; exp < 7; exp++) {
		if (ratio < limit) {
    117e:	2f 3f       	cpi	r18, 0xFF	; 255
    1180:	31 05       	cpc	r19, r1
    1182:	41 05       	cpc	r20, r1
    1184:	51 05       	cpc	r21, r1
    1186:	08 f4       	brcc	.+2      	; 0x118a <_Z18USART_Set_BaudrateR12USART_structmm+0xc2>
    1188:	90 c0       	rjmp	.+288    	; 0x12aa <_Z18USART_Set_BaudrateR12USART_structmm+0x1e2>
    118a:	8f ef       	ldi	r24, 0xFF	; 255
    118c:	90 e0       	ldi	r25, 0x00	; 0
    118e:	a0 e0       	ldi	r26, 0x00	; 0
    1190:	b0 e0       	ldi	r27, 0x00	; 0
    1192:	c9 ef       	ldi	r28, 0xF9	; 249
    1194:	05 c0       	rjmp	.+10     	; 0x11a0 <_Z18USART_Set_BaudrateR12USART_structmm+0xd8>
    1196:	28 17       	cp	r18, r24
    1198:	39 07       	cpc	r19, r25
    119a:	4a 07       	cpc	r20, r26
    119c:	5b 07       	cpc	r21, r27
    119e:	58 f0       	brcs	.+22     	; 0x11b6 <_Z18USART_Set_BaudrateR12USART_structmm+0xee>
			break;
		}

		limit <<= 1;
    11a0:	88 0f       	add	r24, r24
    11a2:	99 1f       	adc	r25, r25
    11a4:	aa 1f       	adc	r26, r26
    11a6:	bb 1f       	adc	r27, r27

		if (exp < -3) {
    11a8:	cd 3f       	cpi	r28, 0xFD	; 253
    11aa:	0c f4       	brge	.+2      	; 0x11ae <_Z18USART_Set_BaudrateR12USART_structmm+0xe6>
			limit |= 1;
    11ac:	81 60       	ori	r24, 0x01	; 1
    11ae:	cf 5f       	subi	r28, 0xFF	; 255

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    11b0:	c7 30       	cpi	r28, 0x07	; 7
    11b2:	89 f7       	brne	.-30     	; 0x1196 <_Z18USART_Set_BaudrateR12USART_structmm+0xce>
    11b4:	4f c0       	rjmp	.+158    	; 0x1254 <_Z18USART_Set_BaudrateR12USART_structmm+0x18c>
	 * point.
	 *
	 * The formula for calculating BSEL is slightly different when exp is
	 * negative than it is when exp is positive.
	 */
	if (exp < 0) {
    11b6:	cc 23       	and	r28, r28
    11b8:	0c f0       	brlt	.+2      	; 0x11bc <_Z18USART_Set_BaudrateR12USART_structmm+0xf4>
    11ba:	4c c0       	rjmp	.+152    	; 0x1254 <_Z18USART_Set_BaudrateR12USART_structmm+0x18c>
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
    11bc:	d5 01       	movw	r26, r10
    11be:	c4 01       	movw	r24, r8
    11c0:	88 0f       	add	r24, r24
    11c2:	99 1f       	adc	r25, r25
    11c4:	aa 1f       	adc	r26, r26
    11c6:	bb 1f       	adc	r27, r27
    11c8:	88 0f       	add	r24, r24
    11ca:	99 1f       	adc	r25, r25
    11cc:	aa 1f       	adc	r26, r26
    11ce:	bb 1f       	adc	r27, r27
    11d0:	88 0f       	add	r24, r24
    11d2:	99 1f       	adc	r25, r25
    11d4:	aa 1f       	adc	r26, r26
    11d6:	bb 1f       	adc	r27, r27
    11d8:	48 1a       	sub	r4, r24
    11da:	59 0a       	sbc	r5, r25
    11dc:	6a 0a       	sbc	r6, r26
    11de:	7b 0a       	sbc	r7, r27
		/* If we end up with a left-shift after taking the final
		 * divide-by-8 into account, do the shift before the divide.
		 * Otherwise, left-shift the denominator instead (effectively
		 * resulting in an overall right shift.)
		 */
		if (exp <= -3) {
    11e0:	ce 3f       	cpi	r28, 0xFE	; 254
    11e2:	f4 f4       	brge	.+60     	; 0x1220 <_Z18USART_Set_BaudrateR12USART_structmm+0x158>
			div = ((cpu_hz << (-exp - 3)) + baud / 2) / baud;
    11e4:	8d ef       	ldi	r24, 0xFD	; 253
    11e6:	9f ef       	ldi	r25, 0xFF	; 255
    11e8:	8c 1b       	sub	r24, r28
    11ea:	91 09       	sbc	r25, r1
    11ec:	c7 fd       	sbrc	r28, 7
    11ee:	93 95       	inc	r25
    11f0:	04 c0       	rjmp	.+8      	; 0x11fa <_Z18USART_Set_BaudrateR12USART_structmm+0x132>
    11f2:	44 0c       	add	r4, r4
    11f4:	55 1c       	adc	r5, r5
    11f6:	66 1c       	adc	r6, r6
    11f8:	77 1c       	adc	r7, r7
    11fa:	8a 95       	dec	r24
    11fc:	d2 f7       	brpl	.-12     	; 0x11f2 <_Z18USART_Set_BaudrateR12USART_structmm+0x12a>
    11fe:	d5 01       	movw	r26, r10
    1200:	c4 01       	movw	r24, r8
    1202:	b6 95       	lsr	r27
    1204:	a7 95       	ror	r26
    1206:	97 95       	ror	r25
    1208:	87 95       	ror	r24
    120a:	bc 01       	movw	r22, r24
    120c:	cd 01       	movw	r24, r26
    120e:	64 0d       	add	r22, r4
    1210:	75 1d       	adc	r23, r5
    1212:	86 1d       	adc	r24, r6
    1214:	97 1d       	adc	r25, r7
    1216:	a5 01       	movw	r20, r10
    1218:	94 01       	movw	r18, r8
    121a:	0e 94 2e 34 	call	0x685c	; 0x685c <__udivmodsi4>
    121e:	37 c0       	rjmp	.+110    	; 0x128e <_Z18USART_Set_BaudrateR12USART_structmm+0x1c6>
		} else {
			baud <<= exp + 3;
    1220:	83 e0       	ldi	r24, 0x03	; 3
    1222:	8c 0f       	add	r24, r28
    1224:	a5 01       	movw	r20, r10
    1226:	94 01       	movw	r18, r8
    1228:	04 c0       	rjmp	.+8      	; 0x1232 <_Z18USART_Set_BaudrateR12USART_structmm+0x16a>
    122a:	22 0f       	add	r18, r18
    122c:	33 1f       	adc	r19, r19
    122e:	44 1f       	adc	r20, r20
    1230:	55 1f       	adc	r21, r21
    1232:	8a 95       	dec	r24
    1234:	d2 f7       	brpl	.-12     	; 0x122a <_Z18USART_Set_BaudrateR12USART_structmm+0x162>
			div = (cpu_hz + baud / 2) / baud;
    1236:	da 01       	movw	r26, r20
    1238:	c9 01       	movw	r24, r18
    123a:	b6 95       	lsr	r27
    123c:	a7 95       	ror	r26
    123e:	97 95       	ror	r25
    1240:	87 95       	ror	r24
    1242:	bc 01       	movw	r22, r24
    1244:	cd 01       	movw	r24, r26
    1246:	64 0d       	add	r22, r4
    1248:	75 1d       	adc	r23, r5
    124a:	86 1d       	adc	r24, r6
    124c:	97 1d       	adc	r25, r7
    124e:	0e 94 2e 34 	call	0x685c	; 0x685c <__udivmodsi4>
    1252:	1d c0       	rjmp	.+58     	; 0x128e <_Z18USART_Set_BaudrateR12USART_structmm+0x1c6>
		}
	} else {
		/* We will always do a right shift in this case, but we need to
		 * shift three extra positions because of the divide-by-8.
		 */
		baud <<= exp + 3;
    1254:	83 e0       	ldi	r24, 0x03	; 3
    1256:	8c 0f       	add	r24, r28
    1258:	a5 01       	movw	r20, r10
    125a:	94 01       	movw	r18, r8
    125c:	04 c0       	rjmp	.+8      	; 0x1266 <_Z18USART_Set_BaudrateR12USART_structmm+0x19e>
    125e:	22 0f       	add	r18, r18
    1260:	33 1f       	adc	r19, r19
    1262:	44 1f       	adc	r20, r20
    1264:	55 1f       	adc	r21, r21
    1266:	8a 95       	dec	r24
    1268:	d2 f7       	brpl	.-12     	; 0x125e <_Z18USART_Set_BaudrateR12USART_structmm+0x196>
		div = (cpu_hz + baud / 2) / baud - 1;
    126a:	da 01       	movw	r26, r20
    126c:	c9 01       	movw	r24, r18
    126e:	b6 95       	lsr	r27
    1270:	a7 95       	ror	r26
    1272:	97 95       	ror	r25
    1274:	87 95       	ror	r24
    1276:	bc 01       	movw	r22, r24
    1278:	cd 01       	movw	r24, r26
    127a:	64 0d       	add	r22, r4
    127c:	75 1d       	adc	r23, r5
    127e:	86 1d       	adc	r24, r6
    1280:	97 1d       	adc	r25, r7
    1282:	0e 94 2e 34 	call	0x685c	; 0x685c <__udivmodsi4>
    1286:	21 50       	subi	r18, 0x01	; 1
    1288:	31 09       	sbc	r19, r1
    128a:	41 09       	sbc	r20, r1
    128c:	51 09       	sbc	r21, r1
	}

	USART.BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
    128e:	83 2f       	mov	r24, r19
    1290:	8f 70       	andi	r24, 0x0F	; 15
    1292:	c2 95       	swap	r28
    1294:	c0 7f       	andi	r28, 0xF0	; 240
    1296:	c8 2b       	or	r28, r24
    1298:	f7 01       	movw	r30, r14
    129a:	c7 83       	std	Z+7, r28	; 0x07
	USART.BAUDCTRLA = (uint8_t)div;
    129c:	26 83       	std	Z+6, r18	; 0x06

	return true;
    129e:	81 e0       	ldi	r24, 0x01	; 1
    12a0:	18 c0       	rjmp	.+48     	; 0x12d2 <_Z18USART_Set_BaudrateR12USART_structmm+0x20a>
		max_rate /= 2;
		min_rate /= 2;
	}

	if ((baud > max_rate) || (baud < min_rate)) {
		return false;
    12a2:	80 e0       	ldi	r24, 0x00	; 0
    12a4:	16 c0       	rjmp	.+44     	; 0x12d2 <_Z18USART_Set_BaudrateR12USART_structmm+0x20a>
    12a6:	80 e0       	ldi	r24, 0x00	; 0
    12a8:	14 c0       	rjmp	.+40     	; 0x12d2 <_Z18USART_Set_BaudrateR12USART_structmm+0x20a>
	if (exp < 0) {
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
    12aa:	d5 01       	movw	r26, r10
    12ac:	c4 01       	movw	r24, r8
    12ae:	88 0f       	add	r24, r24
    12b0:	99 1f       	adc	r25, r25
    12b2:	aa 1f       	adc	r26, r26
    12b4:	bb 1f       	adc	r27, r27
    12b6:	88 0f       	add	r24, r24
    12b8:	99 1f       	adc	r25, r25
    12ba:	aa 1f       	adc	r26, r26
    12bc:	bb 1f       	adc	r27, r27
    12be:	88 0f       	add	r24, r24
    12c0:	99 1f       	adc	r25, r25
    12c2:	aa 1f       	adc	r26, r26
    12c4:	bb 1f       	adc	r27, r27
    12c6:	48 1a       	sub	r4, r24
    12c8:	59 0a       	sbc	r5, r25
    12ca:	6a 0a       	sbc	r6, r26
    12cc:	7b 0a       	sbc	r7, r27

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    12ce:	c9 ef       	ldi	r28, 0xF9	; 249
    12d0:	89 cf       	rjmp	.-238    	; 0x11e4 <_Z18USART_Set_BaudrateR12USART_structmm+0x11c>

	USART.BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
	USART.BAUDCTRLA = (uint8_t)div;

	return true;
}
    12d2:	cf 91       	pop	r28
    12d4:	1f 91       	pop	r17
    12d6:	0f 91       	pop	r16
    12d8:	ff 90       	pop	r15
    12da:	ef 90       	pop	r14
    12dc:	bf 90       	pop	r11
    12de:	af 90       	pop	r10
    12e0:	9f 90       	pop	r9
    12e2:	8f 90       	pop	r8
    12e4:	7f 90       	pop	r7
    12e6:	6f 90       	pop	r6
    12e8:	5f 90       	pop	r5
    12ea:	4f 90       	pop	r4
    12ec:	08 95       	ret

000012ee <_Z10USART_InitR12USART_structmmb>:
 
 
 void USART_Init(USART_struct &USART, uint32_t baud, uint32_t cpu_hz, bool doubleSpeed)
 {	
    12ee:	0f 93       	push	r16
    12f0:	1f 93       	push	r17
    12f2:	cf 93       	push	r28
    12f4:	df 93       	push	r29
    12f6:	ec 01       	movw	r28, r24
	 /* Set baud rate */
	 USART_Set_Baudrate(USART, baud,cpu_hz);
    12f8:	0e 94 64 08 	call	0x10c8	; 0x10c8 <_Z18USART_Set_BaudrateR12USART_structmm>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    12fc:	8f e5       	ldi	r24, 0x5F	; 95
    12fe:	9a ee       	ldi	r25, 0xEA	; 234
    1300:	01 97       	sbiw	r24, 0x01	; 1
    1302:	f1 f7       	brne	.-4      	; 0x1300 <_Z10USART_InitR12USART_structmmb+0x12>
    1304:	00 c0       	rjmp	.+0      	; 0x1306 <_Z10USART_InitR12USART_structmmb+0x18>
    1306:	00 00       	nop
	 _delay_ms(10); // wait for stable clock
	 //USART.CTRLA = (1 << USART_RXCINTLVL0_bp)|(1 << USART_TXCINTLVL0_bp)|(1 << USART_DREINTLVL0_bp);
	 USART.CTRLB = (1 << USART_RXEN_bp)|(1 << USART_TXEN_bp); 
    1308:	88 e1       	ldi	r24, 0x18	; 24
    130a:	8c 83       	std	Y+4, r24	; 0x04
 }
    130c:	df 91       	pop	r29
    130e:	cf 91       	pop	r28
    1310:	1f 91       	pop	r17
    1312:	0f 91       	pop	r16
    1314:	08 95       	ret

00001316 <_Z14USART_TransmitR12USART_structc>:

void USART_Transmit(USART_struct &USART, const char data )
{
    1316:	fc 01       	movw	r30, r24
	/* Wait for empty transmit buffer */
	while ( !( USART.STATUS & (1<<USART_DREIF_bp)) );
    1318:	91 81       	ldd	r25, Z+1	; 0x01
    131a:	95 ff       	sbrs	r25, 5
    131c:	fd cf       	rjmp	.-6      	; 0x1318 <_Z14USART_TransmitR12USART_structc+0x2>
	/* Put data into buffer, sends the data */
	USART.DATA = data;
    131e:	60 83       	st	Z, r22
    1320:	08 95       	ret

00001322 <_Z13USART_ReceiveR12USART_struct>:
}

char USART_Receive(USART_struct &USART)
{
    1322:	fc 01       	movw	r30, r24
	/* Wait for data to be received */
	while ( !(USART.STATUS & (1<<USART_RXCIF_bp)));
    1324:	91 81       	ldd	r25, Z+1	; 0x01
    1326:	99 23       	and	r25, r25
    1328:	ec f7       	brge	.-6      	; 0x1324 <_Z13USART_ReceiveR12USART_struct+0x2>
	/* Get and return received data from buffer */
	return USART.DATA;
    132a:	80 81       	ld	r24, Z
}
    132c:	08 95       	ret

0000132e <_Z13USART_ReceiveR12USART_structjRb>:

char USART_Receive(USART_struct &USART, uint16_t timeout, bool& isTimedOut )
{
    132e:	fc 01       	movw	r30, r24
	/* Wait for data to be received */
	for(uint16_t i = 0; i < timeout; i++)
    1330:	61 15       	cp	r22, r1
    1332:	71 05       	cpc	r23, r1
    1334:	99 f0       	breq	.+38     	; 0x135c <_Z13USART_ReceiveR12USART_structjRb+0x2e>
	{
		if(USART.STATUS & (1<<USART_RXCIF_bp))
    1336:	81 81       	ldd	r24, Z+1	; 0x01
    1338:	88 23       	and	r24, r24
    133a:	34 f0       	brlt	.+12     	; 0x1348 <_Z13USART_ReceiveR12USART_structjRb+0x1a>
    133c:	20 e0       	ldi	r18, 0x00	; 0
    133e:	30 e0       	ldi	r19, 0x00	; 0
    1340:	05 c0       	rjmp	.+10     	; 0x134c <_Z13USART_ReceiveR12USART_structjRb+0x1e>
    1342:	91 81       	ldd	r25, Z+1	; 0x01
    1344:	99 23       	and	r25, r25
    1346:	14 f4       	brge	.+4      	; 0x134c <_Z13USART_ReceiveR12USART_structjRb+0x1e>
		{
			/* Get and return received data from buffer */
			return USART.DATA;
    1348:	80 81       	ld	r24, Z
    134a:	08 95       	ret
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    134c:	88 e0       	ldi	r24, 0x08	; 8
    134e:	8a 95       	dec	r24
    1350:	f1 f7       	brne	.-4      	; 0x134e <_Z13USART_ReceiveR12USART_structjRb+0x20>
}

char USART_Receive(USART_struct &USART, uint16_t timeout, bool& isTimedOut )
{
	/* Wait for data to be received */
	for(uint16_t i = 0; i < timeout; i++)
    1352:	2f 5f       	subi	r18, 0xFF	; 255
    1354:	3f 4f       	sbci	r19, 0xFF	; 255
    1356:	62 17       	cp	r22, r18
    1358:	73 07       	cpc	r23, r19
    135a:	99 f7       	brne	.-26     	; 0x1342 <_Z13USART_ReceiveR12USART_structjRb+0x14>
		}

		_delay_us(1);
	}
	 
	isTimedOut = true;
    135c:	81 e0       	ldi	r24, 0x01	; 1
    135e:	fa 01       	movw	r30, r20
    1360:	80 83       	st	Z, r24
	return 0;
    1362:	80 e0       	ldi	r24, 0x00	; 0
}
    1364:	08 95       	ret

00001366 <_Z15USART_AvailableR12USART_struct>:

 bool USART_Available(USART_struct &USART)
 {
	 return (USART.STATUS & (1<<USART_RXCIF_bp));
    1366:	fc 01       	movw	r30, r24
    1368:	81 81       	ldd	r24, Z+1	; 0x01
 }
    136a:	88 1f       	adc	r24, r24
    136c:	88 27       	eor	r24, r24
    136e:	88 1f       	adc	r24, r24
    1370:	08 95       	ret

00001372 <_Z20USART_TransmitStringR12USART_structPKc>:


 void USART_TransmitString(USART_struct &USART, const char* str)
 {
    1372:	ef 92       	push	r14
    1374:	ff 92       	push	r15
    1376:	0f 93       	push	r16
    1378:	1f 93       	push	r17
    137a:	cf 93       	push	r28
    137c:	fb 01       	movw	r30, r22
	 for(uint8_t i = 0; str[i]; i++)
    137e:	60 81       	ld	r22, Z
    1380:	66 23       	and	r22, r22
    1382:	69 f0       	breq	.+26     	; 0x139e <_Z20USART_TransmitStringR12USART_structPKc+0x2c>
    1384:	8f 01       	movw	r16, r30
    1386:	7c 01       	movw	r14, r24
    1388:	c0 e0       	ldi	r28, 0x00	; 0
	 USART_Transmit(USART, str[i]);
    138a:	c7 01       	movw	r24, r14
    138c:	0e 94 8b 09 	call	0x1316	; 0x1316 <_Z14USART_TransmitR12USART_structc>
 }


 void USART_TransmitString(USART_struct &USART, const char* str)
 {
	 for(uint8_t i = 0; str[i]; i++)
    1390:	cf 5f       	subi	r28, 0xFF	; 255
    1392:	f8 01       	movw	r30, r16
    1394:	ec 0f       	add	r30, r28
    1396:	f1 1d       	adc	r31, r1
    1398:	60 81       	ld	r22, Z
    139a:	61 11       	cpse	r22, r1
    139c:	f6 cf       	rjmp	.-20     	; 0x138a <_Z20USART_TransmitStringR12USART_structPKc+0x18>
	 USART_Transmit(USART, str[i]);
 }
    139e:	cf 91       	pop	r28
    13a0:	1f 91       	pop	r17
    13a2:	0f 91       	pop	r16
    13a4:	ff 90       	pop	r15
    13a6:	ef 90       	pop	r14
    13a8:	08 95       	ret

000013aa <_Z14USART_TransmitR12USART_structPKch>:


 void USART_Transmit(USART_struct &USART, const char* buff, uint8_t length)
 {
    13aa:	ef 92       	push	r14
    13ac:	ff 92       	push	r15
    13ae:	0f 93       	push	r16
    13b0:	1f 93       	push	r17
    13b2:	cf 93       	push	r28
    13b4:	df 93       	push	r29
	 for(uint8_t i = 0; i < length; i++)
    13b6:	44 23       	and	r20, r20
    13b8:	81 f0       	breq	.+32     	; 0x13da <_Z14USART_TransmitR12USART_structPKch+0x30>
    13ba:	7c 01       	movw	r14, r24
    13bc:	eb 01       	movw	r28, r22
    13be:	41 50       	subi	r20, 0x01	; 1
    13c0:	04 2f       	mov	r16, r20
    13c2:	10 e0       	ldi	r17, 0x00	; 0
    13c4:	0f 5f       	subi	r16, 0xFF	; 255
    13c6:	1f 4f       	sbci	r17, 0xFF	; 255
    13c8:	06 0f       	add	r16, r22
    13ca:	17 1f       	adc	r17, r23
	 USART_Transmit(USART, buff[i]);
    13cc:	69 91       	ld	r22, Y+
    13ce:	c7 01       	movw	r24, r14
    13d0:	0e 94 8b 09 	call	0x1316	; 0x1316 <_Z14USART_TransmitR12USART_structc>
 }


 void USART_Transmit(USART_struct &USART, const char* buff, uint8_t length)
 {
	 for(uint8_t i = 0; i < length; i++)
    13d4:	c0 17       	cp	r28, r16
    13d6:	d1 07       	cpc	r29, r17
    13d8:	c9 f7       	brne	.-14     	; 0x13cc <_Z14USART_TransmitR12USART_structPKch+0x22>
	 USART_Transmit(USART, buff[i]);
 }
    13da:	df 91       	pop	r29
    13dc:	cf 91       	pop	r28
    13de:	1f 91       	pop	r17
    13e0:	0f 91       	pop	r16
    13e2:	ff 90       	pop	r15
    13e4:	ef 90       	pop	r14
    13e6:	08 95       	ret

000013e8 <_Z18USART_Transmit_HexR12USART_structc>:

 
 void USART_Transmit_Hex(USART_struct &USART, const char data )
 {
    13e8:	1f 93       	push	r17
    13ea:	cf 93       	push	r28
    13ec:	df 93       	push	r29
    13ee:	ec 01       	movw	r28, r24
    13f0:	16 2f       	mov	r17, r22
	 USART_TransmitString(USART, "0x");
    13f2:	6e e7       	ldi	r22, 0x7E	; 126
    13f4:	71 e2       	ldi	r23, 0x21	; 33
    13f6:	0e 94 b9 09 	call	0x1372	; 0x1372 <_Z20USART_TransmitStringR12USART_structPKc>
	 USART_Transmit(USART, HexToASCII(data>>4));
    13fa:	81 2f       	mov	r24, r17
    13fc:	82 95       	swap	r24
    13fe:	8f 70       	andi	r24, 0x0F	; 15
    1400:	0e 94 5d 08 	call	0x10ba	; 0x10ba <_Z10HexToASCIIh>
    1404:	68 2f       	mov	r22, r24
    1406:	ce 01       	movw	r24, r28
    1408:	0e 94 8b 09 	call	0x1316	; 0x1316 <_Z14USART_TransmitR12USART_structc>
	 USART_Transmit(USART, HexToASCII(data));
    140c:	81 2f       	mov	r24, r17
    140e:	0e 94 5d 08 	call	0x10ba	; 0x10ba <_Z10HexToASCIIh>
    1412:	68 2f       	mov	r22, r24
    1414:	ce 01       	movw	r24, r28
    1416:	0e 94 8b 09 	call	0x1316	; 0x1316 <_Z14USART_TransmitR12USART_structc>
 }
    141a:	df 91       	pop	r29
    141c:	cf 91       	pop	r28
    141e:	1f 91       	pop	r17
    1420:	08 95       	ret

00001422 <_Z21USART_Transmit_NumberR12USART_structi>:


 void USART_Transmit_Number(USART_struct &USART, int16_t num)
 {
    1422:	0f 93       	push	r16
    1424:	1f 93       	push	r17
    1426:	cf 93       	push	r28
    1428:	df 93       	push	r29
    142a:	8c 01       	movw	r16, r24
    142c:	eb 01       	movw	r28, r22
	 if(num < 0)
    142e:	dd 23       	and	r29, r29
    1430:	34 f4       	brge	.+12     	; 0x143e <_Z21USART_Transmit_NumberR12USART_structi+0x1c>
	 {
		 num = -num;
    1432:	d1 95       	neg	r29
    1434:	c1 95       	neg	r28
    1436:	d1 09       	sbc	r29, r1
		 USART_Transmit(USART, '-');
    1438:	6d e2       	ldi	r22, 0x2D	; 45
    143a:	0e 94 8b 09 	call	0x1316	; 0x1316 <_Z14USART_TransmitR12USART_structc>
	 }

	 bool started = false;
	 uint8_t ten_thousands	= (num/10000);
    143e:	ce 01       	movw	r24, r28
    1440:	60 e1       	ldi	r22, 0x10	; 16
    1442:	77 e2       	ldi	r23, 0x27	; 39
    1444:	0e 94 1a 34 	call	0x6834	; 0x6834 <__divmodhi4>
	 if(ten_thousands > 0)
    1448:	66 23       	and	r22, r22
    144a:	31 f0       	breq	.+12     	; 0x1458 <_Z21USART_Transmit_NumberR12USART_structi+0x36>
	 {
		 USART_Transmit(USART, '0'+ten_thousands);
    144c:	60 5d       	subi	r22, 0xD0	; 208
    144e:	c8 01       	movw	r24, r16
    1450:	0e 94 8b 09 	call	0x1316	; 0x1316 <_Z14USART_TransmitR12USART_structc>
		 started = true;
    1454:	21 e0       	ldi	r18, 0x01	; 1
    1456:	01 c0       	rjmp	.+2      	; 0x145a <_Z21USART_Transmit_NumberR12USART_structi+0x38>
	 {
		 num = -num;
		 USART_Transmit(USART, '-');
	 }

	 bool started = false;
    1458:	20 e0       	ldi	r18, 0x00	; 0
	 {
		 USART_Transmit(USART, '0'+ten_thousands);
		 started = true;
	 }

	 uint8_t thousands	= (num/1000)%10;
    145a:	ce 01       	movw	r24, r28
    145c:	68 ee       	ldi	r22, 0xE8	; 232
    145e:	73 e0       	ldi	r23, 0x03	; 3
    1460:	0e 94 1a 34 	call	0x6834	; 0x6834 <__divmodhi4>
    1464:	cb 01       	movw	r24, r22
    1466:	6a e0       	ldi	r22, 0x0A	; 10
    1468:	70 e0       	ldi	r23, 0x00	; 0
    146a:	0e 94 1a 34 	call	0x6834	; 0x6834 <__divmodhi4>
	 if(thousands > 0)
    146e:	88 23       	and	r24, r24
    1470:	81 f0       	breq	.+32     	; 0x1492 <_Z21USART_Transmit_NumberR12USART_structi+0x70>
	 {
		 USART_Transmit(USART, '0'+thousands);
    1472:	60 e3       	ldi	r22, 0x30	; 48
    1474:	68 0f       	add	r22, r24
    1476:	c8 01       	movw	r24, r16
    1478:	0e 94 8b 09 	call	0x1316	; 0x1316 <_Z14USART_TransmitR12USART_structc>
		 started = true;
	 }

	 uint8_t hundreds	= (num/100)%10;
    147c:	ce 01       	movw	r24, r28
    147e:	64 e6       	ldi	r22, 0x64	; 100
    1480:	70 e0       	ldi	r23, 0x00	; 0
    1482:	0e 94 1a 34 	call	0x6834	; 0x6834 <__divmodhi4>
    1486:	cb 01       	movw	r24, r22
    1488:	6a e0       	ldi	r22, 0x0A	; 10
    148a:	70 e0       	ldi	r23, 0x00	; 0
    148c:	0e 94 1a 34 	call	0x6834	; 0x6834 <__divmodhi4>
    1490:	0e c0       	rjmp	.+28     	; 0x14ae <_Z21USART_Transmit_NumberR12USART_structi+0x8c>
    1492:	ce 01       	movw	r24, r28
    1494:	64 e6       	ldi	r22, 0x64	; 100
    1496:	70 e0       	ldi	r23, 0x00	; 0
    1498:	0e 94 1a 34 	call	0x6834	; 0x6834 <__divmodhi4>
    149c:	cb 01       	movw	r24, r22
    149e:	6a e0       	ldi	r22, 0x0A	; 10
    14a0:	70 e0       	ldi	r23, 0x00	; 0
    14a2:	0e 94 1a 34 	call	0x6834	; 0x6834 <__divmodhi4>
	 if(hundreds > 0 || started)
    14a6:	81 11       	cpse	r24, r1
    14a8:	02 c0       	rjmp	.+4      	; 0x14ae <_Z21USART_Transmit_NumberR12USART_structi+0x8c>
    14aa:	22 23       	and	r18, r18
    14ac:	f9 f0       	breq	.+62     	; 0x14ec <_Z21USART_Transmit_NumberR12USART_structi+0xca>
	 {
		 USART_Transmit(USART, '0'+hundreds);
    14ae:	60 e3       	ldi	r22, 0x30	; 48
    14b0:	68 0f       	add	r22, r24
    14b2:	c8 01       	movw	r24, r16
    14b4:	0e 94 8b 09 	call	0x1316	; 0x1316 <_Z14USART_TransmitR12USART_structc>
		 started = true;
	 }

	 uint8_t tens		= (num/10)%10;
    14b8:	2a e0       	ldi	r18, 0x0A	; 10
    14ba:	30 e0       	ldi	r19, 0x00	; 0
    14bc:	ce 01       	movw	r24, r28
    14be:	b9 01       	movw	r22, r18
    14c0:	0e 94 1a 34 	call	0x6834	; 0x6834 <__divmodhi4>
    14c4:	cb 01       	movw	r24, r22
    14c6:	b9 01       	movw	r22, r18
    14c8:	0e 94 1a 34 	call	0x6834	; 0x6834 <__divmodhi4>
	 if(tens > 0 || started)
	 {
		 USART_Transmit(USART, '0'+tens);
    14cc:	60 e3       	ldi	r22, 0x30	; 48
    14ce:	68 0f       	add	r22, r24
    14d0:	c8 01       	movw	r24, r16
    14d2:	0e 94 8b 09 	call	0x1316	; 0x1316 <_Z14USART_TransmitR12USART_structc>
		 started = true;
	 }
	 
	 USART_Transmit(USART, '0' + (num%10));
    14d6:	ce 01       	movw	r24, r28
    14d8:	6a e0       	ldi	r22, 0x0A	; 10
    14da:	70 e0       	ldi	r23, 0x00	; 0
    14dc:	0e 94 1a 34 	call	0x6834	; 0x6834 <__divmodhi4>
    14e0:	60 e3       	ldi	r22, 0x30	; 48
    14e2:	68 0f       	add	r22, r24
    14e4:	c8 01       	movw	r24, r16
    14e6:	0e 94 8b 09 	call	0x1316	; 0x1316 <_Z14USART_TransmitR12USART_structc>
 }
    14ea:	0d c0       	rjmp	.+26     	; 0x1506 <_Z21USART_Transmit_NumberR12USART_structi+0xe4>
	 {
		 USART_Transmit(USART, '0'+hundreds);
		 started = true;
	 }

	 uint8_t tens		= (num/10)%10;
    14ec:	2a e0       	ldi	r18, 0x0A	; 10
    14ee:	30 e0       	ldi	r19, 0x00	; 0
    14f0:	ce 01       	movw	r24, r28
    14f2:	b9 01       	movw	r22, r18
    14f4:	0e 94 1a 34 	call	0x6834	; 0x6834 <__divmodhi4>
    14f8:	cb 01       	movw	r24, r22
    14fa:	b9 01       	movw	r22, r18
    14fc:	0e 94 1a 34 	call	0x6834	; 0x6834 <__divmodhi4>
	 if(tens > 0 || started)
    1500:	88 23       	and	r24, r24
    1502:	49 f3       	breq	.-46     	; 0x14d6 <_Z21USART_Transmit_NumberR12USART_structi+0xb4>
    1504:	e3 cf       	rjmp	.-58     	; 0x14cc <_Z21USART_Transmit_NumberR12USART_structi+0xaa>
		 USART_Transmit(USART, '0'+tens);
		 started = true;
	 }
	 
	 USART_Transmit(USART, '0' + (num%10));
 }
    1506:	df 91       	pop	r29
    1508:	cf 91       	pop	r28
    150a:	1f 91       	pop	r17
    150c:	0f 91       	pop	r16
    150e:	08 95       	ret

00001510 <_Z18USART_TransmitDoneR12USART_struct>:
 


bool USART_TransmitDone(USART_struct &USART)
{
	return USART.STATUS & (1<<USART_DREIF_bp);
    1510:	fc 01       	movw	r30, r24
    1512:	81 81       	ldd	r24, Z+1	; 0x01
}
    1514:	85 fb       	bst	r24, 5
    1516:	88 27       	eor	r24, r24
    1518:	80 f9       	bld	r24, 0
    151a:	08 95       	ret

0000151c <_Z12USB_Transmitc>:

void USB_Transmit(const char data )
{
	//while(!udi_cdc_is_tx_ready())
	//{
	udi_cdc_putc(data);
    151c:	90 e0       	ldi	r25, 0x00	; 0
    151e:	0e 94 a0 20 	call	0x4140	; 0x4140 <udi_cdc_putc>
    1522:	08 95       	ret

00001524 <_Z11USB_Receivev>:
}

char USB_Receive()
{
	// 	/* Wait for data to be received */
	while (!udi_cdc_is_rx_ready());
    1524:	0e 94 e1 1e 	call	0x3dc2	; 0x3dc2 <udi_cdc_is_rx_ready>
    1528:	88 23       	and	r24, r24
    152a:	e1 f3       	breq	.-8      	; 0x1524 <_Z11USB_Receivev>
	// 	/* Get and return received data from buffer */
	return udi_cdc_getc();
    152c:	0e 94 3a 1f 	call	0x3e74	; 0x3e74 <udi_cdc_getc>
}
    1530:	08 95       	ret

00001532 <_Z11USB_ReceivejRb>:

char USB_Receive(uint16_t timeout, bool& isTimedOut )
{
    1532:	ef 92       	push	r14
    1534:	ff 92       	push	r15
    1536:	0f 93       	push	r16
    1538:	1f 93       	push	r17
    153a:	cf 93       	push	r28
    153c:	df 93       	push	r29
    153e:	8c 01       	movw	r16, r24
    1540:	7b 01       	movw	r14, r22
	/* Wait for data to be received */
	for(uint16_t i = 0; i < timeout; i++)
    1542:	89 2b       	or	r24, r25
    1544:	81 f0       	breq	.+32     	; 0x1566 <_Z11USB_ReceivejRb+0x34>
    1546:	c0 e0       	ldi	r28, 0x00	; 0
    1548:	d0 e0       	ldi	r29, 0x00	; 0
	{
		if(udi_cdc_is_rx_ready())
    154a:	0e 94 e1 1e 	call	0x3dc2	; 0x3dc2 <udi_cdc_is_rx_ready>
    154e:	88 23       	and	r24, r24
    1550:	19 f0       	breq	.+6      	; 0x1558 <_Z11USB_ReceivejRb+0x26>
		{
			/* Get and return received data from buffer */
			return udi_cdc_getc();
    1552:	0e 94 3a 1f 	call	0x3e74	; 0x3e74 <udi_cdc_getc>
    1556:	0b c0       	rjmp	.+22     	; 0x156e <_Z11USB_ReceivejRb+0x3c>
    1558:	88 e0       	ldi	r24, 0x08	; 8
    155a:	8a 95       	dec	r24
    155c:	f1 f7       	brne	.-4      	; 0x155a <_Z11USB_ReceivejRb+0x28>
}

char USB_Receive(uint16_t timeout, bool& isTimedOut )
{
	/* Wait for data to be received */
	for(uint16_t i = 0; i < timeout; i++)
    155e:	21 96       	adiw	r28, 0x01	; 1
    1560:	0c 17       	cp	r16, r28
    1562:	1d 07       	cpc	r17, r29
    1564:	91 f7       	brne	.-28     	; 0x154a <_Z11USB_ReceivejRb+0x18>
		}

		_delay_us(1);
	}
	
	isTimedOut = true;
    1566:	81 e0       	ldi	r24, 0x01	; 1
    1568:	f7 01       	movw	r30, r14
    156a:	80 83       	st	Z, r24
	return 0;
    156c:	80 e0       	ldi	r24, 0x00	; 0
}
    156e:	df 91       	pop	r29
    1570:	cf 91       	pop	r28
    1572:	1f 91       	pop	r17
    1574:	0f 91       	pop	r16
    1576:	ff 90       	pop	r15
    1578:	ef 90       	pop	r14
    157a:	08 95       	ret

0000157c <_Z13USB_Availablev>:

bool USB_Available()
{
	return (udi_cdc_is_tx_ready());
    157c:	0e 94 4d 20 	call	0x409a	; 0x409a <udi_cdc_is_tx_ready>
}
    1580:	08 95       	ret

00001582 <_Z18USB_TransmitStringPKc>:


void USB_TransmitString(const char* str)
{
    1582:	0f 93       	push	r16
    1584:	1f 93       	push	r17
    1586:	cf 93       	push	r28
    1588:	fc 01       	movw	r30, r24
	for(uint8_t i = 0; str[i]; i++)
    158a:	80 81       	ld	r24, Z
    158c:	88 23       	and	r24, r24
    158e:	61 f0       	breq	.+24     	; 0x15a8 <_Z18USB_TransmitStringPKc+0x26>
    1590:	8f 01       	movw	r16, r30
    1592:	c0 e0       	ldi	r28, 0x00	; 0

void USB_Transmit(const char data )
{
	//while(!udi_cdc_is_tx_ready())
	//{
	udi_cdc_putc(data);
    1594:	90 e0       	ldi	r25, 0x00	; 0
    1596:	0e 94 a0 20 	call	0x4140	; 0x4140 <udi_cdc_putc>
}


void USB_TransmitString(const char* str)
{
	for(uint8_t i = 0; str[i]; i++)
    159a:	cf 5f       	subi	r28, 0xFF	; 255
    159c:	f8 01       	movw	r30, r16
    159e:	ec 0f       	add	r30, r28
    15a0:	f1 1d       	adc	r31, r1
    15a2:	80 81       	ld	r24, Z
    15a4:	81 11       	cpse	r24, r1
    15a6:	f6 cf       	rjmp	.-20     	; 0x1594 <_Z18USB_TransmitStringPKc+0x12>
	USB_Transmit(str[i]);
}
    15a8:	cf 91       	pop	r28
    15aa:	1f 91       	pop	r17
    15ac:	0f 91       	pop	r16
    15ae:	08 95       	ret

000015b0 <_Z12USB_TransmitPKch>:


void USB_Transmit(const char* buff, uint8_t length)
{
    15b0:	0f 93       	push	r16
    15b2:	1f 93       	push	r17
    15b4:	cf 93       	push	r28
    15b6:	df 93       	push	r29
	for(uint8_t i = 0; i < length; i++)
    15b8:	66 23       	and	r22, r22
    15ba:	79 f0       	breq	.+30     	; 0x15da <_Z12USB_TransmitPKch+0x2a>
    15bc:	ec 01       	movw	r28, r24
    15be:	61 50       	subi	r22, 0x01	; 1
    15c0:	06 2f       	mov	r16, r22
    15c2:	10 e0       	ldi	r17, 0x00	; 0
    15c4:	0f 5f       	subi	r16, 0xFF	; 255
    15c6:	1f 4f       	sbci	r17, 0xFF	; 255
    15c8:	08 0f       	add	r16, r24
    15ca:	19 1f       	adc	r17, r25
	USB_Transmit(buff[i]);
    15cc:	89 91       	ld	r24, Y+

void USB_Transmit(const char data )
{
	//while(!udi_cdc_is_tx_ready())
	//{
	udi_cdc_putc(data);
    15ce:	90 e0       	ldi	r25, 0x00	; 0
    15d0:	0e 94 a0 20 	call	0x4140	; 0x4140 <udi_cdc_putc>
}


void USB_Transmit(const char* buff, uint8_t length)
{
	for(uint8_t i = 0; i < length; i++)
    15d4:	c0 17       	cp	r28, r16
    15d6:	d1 07       	cpc	r29, r17
    15d8:	c9 f7       	brne	.-14     	; 0x15cc <_Z12USB_TransmitPKch+0x1c>
	USB_Transmit(buff[i]);
}
    15da:	df 91       	pop	r29
    15dc:	cf 91       	pop	r28
    15de:	1f 91       	pop	r17
    15e0:	0f 91       	pop	r16
    15e2:	08 95       	ret

000015e4 <_Z16USB_Transmit_Hexc>:


void USB_Transmit_Hex(const char data )
{
    15e4:	cf 93       	push	r28
    15e6:	c8 2f       	mov	r28, r24
	USB_TransmitString("0x");
    15e8:	8e e7       	ldi	r24, 0x7E	; 126
    15ea:	91 e2       	ldi	r25, 0x21	; 33
    15ec:	0e 94 c1 0a 	call	0x1582	; 0x1582 <_Z18USB_TransmitStringPKc>
	USB_Transmit(HexToASCII(data>>4));
    15f0:	8c 2f       	mov	r24, r28
    15f2:	82 95       	swap	r24
    15f4:	8f 70       	andi	r24, 0x0F	; 15
    15f6:	0e 94 5d 08 	call	0x10ba	; 0x10ba <_Z10HexToASCIIh>

void USB_Transmit(const char data )
{
	//while(!udi_cdc_is_tx_ready())
	//{
	udi_cdc_putc(data);
    15fa:	90 e0       	ldi	r25, 0x00	; 0
    15fc:	0e 94 a0 20 	call	0x4140	; 0x4140 <udi_cdc_putc>

void USB_Transmit_Hex(const char data )
{
	USB_TransmitString("0x");
	USB_Transmit(HexToASCII(data>>4));
	USB_Transmit(HexToASCII(data));
    1600:	8c 2f       	mov	r24, r28
    1602:	0e 94 5d 08 	call	0x10ba	; 0x10ba <_Z10HexToASCIIh>

void USB_Transmit(const char data )
{
	//while(!udi_cdc_is_tx_ready())
	//{
	udi_cdc_putc(data);
    1606:	90 e0       	ldi	r25, 0x00	; 0
    1608:	0e 94 a0 20 	call	0x4140	; 0x4140 <udi_cdc_putc>
void USB_Transmit_Hex(const char data )
{
	USB_TransmitString("0x");
	USB_Transmit(HexToASCII(data>>4));
	USB_Transmit(HexToASCII(data));
}
    160c:	cf 91       	pop	r28
    160e:	08 95       	ret

00001610 <_Z19USB_Transmit_Numberi>:


void USB_Transmit_Number(int16_t num)
{
    1610:	cf 93       	push	r28
    1612:	df 93       	push	r29
    1614:	ec 01       	movw	r28, r24
	if(num < 0)
    1616:	99 23       	and	r25, r25
    1618:	3c f4       	brge	.+14     	; 0x1628 <_Z19USB_Transmit_Numberi+0x18>
	{
		num = -num;
    161a:	d1 95       	neg	r29
    161c:	c1 95       	neg	r28
    161e:	d1 09       	sbc	r29, r1

void USB_Transmit(const char data )
{
	//while(!udi_cdc_is_tx_ready())
	//{
	udi_cdc_putc(data);
    1620:	8d e2       	ldi	r24, 0x2D	; 45
    1622:	90 e0       	ldi	r25, 0x00	; 0
    1624:	0e 94 a0 20 	call	0x4140	; 0x4140 <udi_cdc_putc>
		num = -num;
		USB_Transmit('-');
	}

	bool started = false;
	uint8_t ten_thousands	= (num/10000);
    1628:	ce 01       	movw	r24, r28
    162a:	60 e1       	ldi	r22, 0x10	; 16
    162c:	77 e2       	ldi	r23, 0x27	; 39
    162e:	0e 94 1a 34 	call	0x6834	; 0x6834 <__divmodhi4>
	if(ten_thousands > 0)
    1632:	66 23       	and	r22, r22
    1634:	39 f0       	breq	.+14     	; 0x1644 <_Z19USB_Transmit_Numberi+0x34>

void USB_Transmit(const char data )
{
	//while(!udi_cdc_is_tx_ready())
	//{
	udi_cdc_putc(data);
    1636:	80 e3       	ldi	r24, 0x30	; 48
    1638:	86 0f       	add	r24, r22
    163a:	90 e0       	ldi	r25, 0x00	; 0
    163c:	0e 94 a0 20 	call	0x4140	; 0x4140 <udi_cdc_putc>
	bool started = false;
	uint8_t ten_thousands	= (num/10000);
	if(ten_thousands > 0)
	{
		USB_Transmit('0'+ten_thousands);
		started = true;
    1640:	21 e0       	ldi	r18, 0x01	; 1
    1642:	01 c0       	rjmp	.+2      	; 0x1646 <_Z19USB_Transmit_Numberi+0x36>
	{
		num = -num;
		USB_Transmit('-');
	}

	bool started = false;
    1644:	20 e0       	ldi	r18, 0x00	; 0
	{
		USB_Transmit('0'+ten_thousands);
		started = true;
	}

	uint8_t thousands	= (num/1000)%10;
    1646:	ce 01       	movw	r24, r28
    1648:	68 ee       	ldi	r22, 0xE8	; 232
    164a:	73 e0       	ldi	r23, 0x03	; 3
    164c:	0e 94 1a 34 	call	0x6834	; 0x6834 <__divmodhi4>
    1650:	cb 01       	movw	r24, r22
    1652:	6a e0       	ldi	r22, 0x0A	; 10
    1654:	70 e0       	ldi	r23, 0x00	; 0
    1656:	0e 94 1a 34 	call	0x6834	; 0x6834 <__divmodhi4>
	if(thousands > 0)
    165a:	88 23       	and	r24, r24
    165c:	79 f0       	breq	.+30     	; 0x167c <_Z19USB_Transmit_Numberi+0x6c>

void USB_Transmit(const char data )
{
	//while(!udi_cdc_is_tx_ready())
	//{
	udi_cdc_putc(data);
    165e:	80 5d       	subi	r24, 0xD0	; 208
    1660:	90 e0       	ldi	r25, 0x00	; 0
    1662:	0e 94 a0 20 	call	0x4140	; 0x4140 <udi_cdc_putc>
	{
		USB_Transmit('0'+thousands);
		started = true;
	}

	uint8_t hundreds	= (num/100)%10;
    1666:	ce 01       	movw	r24, r28
    1668:	64 e6       	ldi	r22, 0x64	; 100
    166a:	70 e0       	ldi	r23, 0x00	; 0
    166c:	0e 94 1a 34 	call	0x6834	; 0x6834 <__divmodhi4>
    1670:	cb 01       	movw	r24, r22
    1672:	6a e0       	ldi	r22, 0x0A	; 10
    1674:	70 e0       	ldi	r23, 0x00	; 0
    1676:	0e 94 1a 34 	call	0x6834	; 0x6834 <__divmodhi4>
    167a:	0e c0       	rjmp	.+28     	; 0x1698 <_Z19USB_Transmit_Numberi+0x88>
    167c:	ce 01       	movw	r24, r28
    167e:	64 e6       	ldi	r22, 0x64	; 100
    1680:	70 e0       	ldi	r23, 0x00	; 0
    1682:	0e 94 1a 34 	call	0x6834	; 0x6834 <__divmodhi4>
    1686:	cb 01       	movw	r24, r22
    1688:	6a e0       	ldi	r22, 0x0A	; 10
    168a:	70 e0       	ldi	r23, 0x00	; 0
    168c:	0e 94 1a 34 	call	0x6834	; 0x6834 <__divmodhi4>
	if(hundreds > 0 || started)
    1690:	81 11       	cpse	r24, r1
    1692:	02 c0       	rjmp	.+4      	; 0x1698 <_Z19USB_Transmit_Numberi+0x88>
    1694:	22 23       	and	r18, r18
    1696:	e1 f0       	breq	.+56     	; 0x16d0 <_Z19USB_Transmit_Numberi+0xc0>

void USB_Transmit(const char data )
{
	//while(!udi_cdc_is_tx_ready())
	//{
	udi_cdc_putc(data);
    1698:	80 5d       	subi	r24, 0xD0	; 208
    169a:	90 e0       	ldi	r25, 0x00	; 0
    169c:	0e 94 a0 20 	call	0x4140	; 0x4140 <udi_cdc_putc>
	{
		USB_Transmit('0'+hundreds);
		started = true;
	}

	uint8_t tens		= (num/10)%10;
    16a0:	2a e0       	ldi	r18, 0x0A	; 10
    16a2:	30 e0       	ldi	r19, 0x00	; 0
    16a4:	ce 01       	movw	r24, r28
    16a6:	b9 01       	movw	r22, r18
    16a8:	0e 94 1a 34 	call	0x6834	; 0x6834 <__divmodhi4>
    16ac:	cb 01       	movw	r24, r22
    16ae:	b9 01       	movw	r22, r18
    16b0:	0e 94 1a 34 	call	0x6834	; 0x6834 <__divmodhi4>

void USB_Transmit(const char data )
{
	//while(!udi_cdc_is_tx_ready())
	//{
	udi_cdc_putc(data);
    16b4:	80 5d       	subi	r24, 0xD0	; 208
    16b6:	90 e0       	ldi	r25, 0x00	; 0
    16b8:	0e 94 a0 20 	call	0x4140	; 0x4140 <udi_cdc_putc>
    16bc:	ce 01       	movw	r24, r28
    16be:	6a e0       	ldi	r22, 0x0A	; 10
    16c0:	70 e0       	ldi	r23, 0x00	; 0
    16c2:	0e 94 1a 34 	call	0x6834	; 0x6834 <__divmodhi4>
    16c6:	80 5d       	subi	r24, 0xD0	; 208
    16c8:	90 e0       	ldi	r25, 0x00	; 0
    16ca:	0e 94 a0 20 	call	0x4140	; 0x4140 <udi_cdc_putc>
		USB_Transmit('0'+tens);
		started = true;
	}
	
	USB_Transmit('0' + (num%10));
}
    16ce:	0d c0       	rjmp	.+26     	; 0x16ea <_Z19USB_Transmit_Numberi+0xda>
	{
		USB_Transmit('0'+hundreds);
		started = true;
	}

	uint8_t tens		= (num/10)%10;
    16d0:	2a e0       	ldi	r18, 0x0A	; 10
    16d2:	30 e0       	ldi	r19, 0x00	; 0
    16d4:	ce 01       	movw	r24, r28
    16d6:	b9 01       	movw	r22, r18
    16d8:	0e 94 1a 34 	call	0x6834	; 0x6834 <__divmodhi4>
    16dc:	cb 01       	movw	r24, r22
    16de:	b9 01       	movw	r22, r18
    16e0:	0e 94 1a 34 	call	0x6834	; 0x6834 <__divmodhi4>
	if(tens > 0 || started)
    16e4:	88 23       	and	r24, r24
    16e6:	51 f3       	breq	.-44     	; 0x16bc <_Z19USB_Transmit_Numberi+0xac>
    16e8:	e5 cf       	rjmp	.-54     	; 0x16b4 <_Z19USB_Transmit_Numberi+0xa4>
		USB_Transmit('0'+tens);
		started = true;
	}
	
	USB_Transmit('0' + (num%10));
}
    16ea:	df 91       	pop	r29
    16ec:	cf 91       	pop	r28
    16ee:	08 95       	ret

000016f0 <IO_ReadWrite>:

#ifndef DIGITALIO_H_
#define DIGITALIO_H_

bool IO_ReadWrite(bool value, uint8_t io_port)
{
    16f0:	28 2f       	mov	r18, r24
	switch(io_port)
    16f2:	86 2f       	mov	r24, r22
    16f4:	90 e0       	ldi	r25, 0x00	; 0
    16f6:	fc 01       	movw	r30, r24
    16f8:	31 97       	sbiw	r30, 0x01	; 1
    16fa:	ec 30       	cpi	r30, 0x0C	; 12
    16fc:	f1 05       	cpc	r31, r1
    16fe:	08 f0       	brcs	.+2      	; 0x1702 <IO_ReadWrite+0x12>
    1700:	b6 c0       	rjmp	.+364    	; 0x186e <IO_ReadWrite+0x17e>
    1702:	88 27       	eor	r24, r24
    1704:	e2 50       	subi	r30, 0x02	; 2
    1706:	ff 4f       	sbci	r31, 0xFF	; 255
    1708:	8f 4f       	sbci	r24, 0xFF	; 255
    170a:	0c 94 6f 34 	jmp	0x68de	; 0x68de <__tablejump2__>
	{
		case 1:
		if (value == true)
    170e:	22 23       	and	r18, r18
    1710:	21 f0       	breq	.+8      	; 0x171a <IO_ReadWrite+0x2a>
		{
			PORTK_OUTSET = (1<<PIN7_bp);
    1712:	80 e8       	ldi	r24, 0x80	; 128
    1714:	80 93 25 07 	sts	0x0725, r24	; 0x800725 <__TEXT_REGION_LENGTH__+0x700725>
    1718:	03 c0       	rjmp	.+6      	; 0x1720 <IO_ReadWrite+0x30>
		}
		else
		{
			PORTK_OUTCLR = (1<<PIN7_bp);
    171a:	80 e8       	ldi	r24, 0x80	; 128
    171c:	80 93 26 07 	sts	0x0726, r24	; 0x800726 <__TEXT_REGION_LENGTH__+0x700726>
		}
		return (PORTK_IN &(1<<PIN7_bp));
    1720:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    1724:	88 1f       	adc	r24, r24
    1726:	88 27       	eor	r24, r24
    1728:	88 1f       	adc	r24, r24
    172a:	08 95       	ret
		break;
		
		case 2:
		if (value == true)
    172c:	22 23       	and	r18, r18
    172e:	21 f0       	breq	.+8      	; 0x1738 <IO_ReadWrite+0x48>
		{
			PORTK_OUTSET = (1<<PIN6_bp);
    1730:	80 e4       	ldi	r24, 0x40	; 64
    1732:	80 93 25 07 	sts	0x0725, r24	; 0x800725 <__TEXT_REGION_LENGTH__+0x700725>
    1736:	03 c0       	rjmp	.+6      	; 0x173e <IO_ReadWrite+0x4e>
		}
		else
		{
			PORTK_OUTCLR = (1<<PIN6_bp);
    1738:	80 e4       	ldi	r24, 0x40	; 64
    173a:	80 93 26 07 	sts	0x0726, r24	; 0x800726 <__TEXT_REGION_LENGTH__+0x700726>
		}
		return (PORTK_IN &(1<<PIN6_bp));
    173e:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    1742:	86 fb       	bst	r24, 6
    1744:	88 27       	eor	r24, r24
    1746:	80 f9       	bld	r24, 0
    1748:	08 95       	ret
		break;
		
		case 3:
		if (value == true)
    174a:	22 23       	and	r18, r18
    174c:	21 f0       	breq	.+8      	; 0x1756 <IO_ReadWrite+0x66>
		{
			PORTK_OUTSET = (1<<PIN5_bp);
    174e:	80 e2       	ldi	r24, 0x20	; 32
    1750:	80 93 25 07 	sts	0x0725, r24	; 0x800725 <__TEXT_REGION_LENGTH__+0x700725>
    1754:	03 c0       	rjmp	.+6      	; 0x175c <IO_ReadWrite+0x6c>
		}
		else
		{
			PORTK_OUTCLR = (1<<PIN5_bp);
    1756:	80 e2       	ldi	r24, 0x20	; 32
    1758:	80 93 26 07 	sts	0x0726, r24	; 0x800726 <__TEXT_REGION_LENGTH__+0x700726>
		}
		return (PORTK_IN &(1<<PIN5_bp));
    175c:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    1760:	85 fb       	bst	r24, 5
    1762:	88 27       	eor	r24, r24
    1764:	80 f9       	bld	r24, 0
    1766:	08 95       	ret
		break;
		
		case 4: //lift interrupt schakelaars
		if (value == true)
    1768:	22 23       	and	r18, r18
    176a:	21 f0       	breq	.+8      	; 0x1774 <IO_ReadWrite+0x84>
		{
			PORTK_OUTSET = (1<<PIN4_bp);
    176c:	80 e1       	ldi	r24, 0x10	; 16
    176e:	80 93 25 07 	sts	0x0725, r24	; 0x800725 <__TEXT_REGION_LENGTH__+0x700725>
    1772:	03 c0       	rjmp	.+6      	; 0x177a <IO_ReadWrite+0x8a>
		}
		else
		{
			PORTK_OUTCLR = (1<<PIN4_bp);
    1774:	80 e1       	ldi	r24, 0x10	; 16
    1776:	80 93 26 07 	sts	0x0726, r24	; 0x800726 <__TEXT_REGION_LENGTH__+0x700726>
		}
		return (PORTK_IN &(1<<PIN4_bp));
    177a:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    177e:	82 95       	swap	r24
    1780:	81 70       	andi	r24, 0x01	; 1
    1782:	08 95       	ret
		break;
		
		case 5:
		if (value == true)
    1784:	22 23       	and	r18, r18
    1786:	21 f0       	breq	.+8      	; 0x1790 <IO_ReadWrite+0xa0>
		{
			PORTK_OUTSET = (1<<PIN3_bp);
    1788:	88 e0       	ldi	r24, 0x08	; 8
    178a:	80 93 25 07 	sts	0x0725, r24	; 0x800725 <__TEXT_REGION_LENGTH__+0x700725>
    178e:	03 c0       	rjmp	.+6      	; 0x1796 <IO_ReadWrite+0xa6>
		}
		else
		{
			PORTK_OUTCLR = (1<<PIN3_bp);
    1790:	88 e0       	ldi	r24, 0x08	; 8
    1792:	80 93 26 07 	sts	0x0726, r24	; 0x800726 <__TEXT_REGION_LENGTH__+0x700726>
		}
		return (PORTK_IN &(1<<PIN3_bp));
    1796:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    179a:	83 fb       	bst	r24, 3
    179c:	88 27       	eor	r24, r24
    179e:	80 f9       	bld	r24, 0
    17a0:	08 95       	ret
		break;
		
		case 6:
		if (value == true)
    17a2:	22 23       	and	r18, r18
    17a4:	21 f0       	breq	.+8      	; 0x17ae <IO_ReadWrite+0xbe>
		{
			PORTK_OUTSET = (1<<PIN2_bp);
    17a6:	84 e0       	ldi	r24, 0x04	; 4
    17a8:	80 93 25 07 	sts	0x0725, r24	; 0x800725 <__TEXT_REGION_LENGTH__+0x700725>
    17ac:	03 c0       	rjmp	.+6      	; 0x17b4 <IO_ReadWrite+0xc4>
		}
		else
		{
			PORTK_OUTCLR = (1<<PIN2_bp);
    17ae:	84 e0       	ldi	r24, 0x04	; 4
    17b0:	80 93 26 07 	sts	0x0726, r24	; 0x800726 <__TEXT_REGION_LENGTH__+0x700726>
		}
		return (PORTK_IN &(1<<PIN2_bp));
    17b4:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    17b8:	82 fb       	bst	r24, 2
    17ba:	88 27       	eor	r24, r24
    17bc:	80 f9       	bld	r24, 0
    17be:	08 95       	ret
		break;
		
		case 7:
		if (value == true)
    17c0:	22 23       	and	r18, r18
    17c2:	21 f0       	breq	.+8      	; 0x17cc <IO_ReadWrite+0xdc>
		{
			PORTK_OUTSET = (1<<PIN1_bp);
    17c4:	82 e0       	ldi	r24, 0x02	; 2
    17c6:	80 93 25 07 	sts	0x0725, r24	; 0x800725 <__TEXT_REGION_LENGTH__+0x700725>
    17ca:	03 c0       	rjmp	.+6      	; 0x17d2 <IO_ReadWrite+0xe2>
		}
		else
		{
			PORTK_OUTCLR = (1<<PIN1_bp);
    17cc:	82 e0       	ldi	r24, 0x02	; 2
    17ce:	80 93 26 07 	sts	0x0726, r24	; 0x800726 <__TEXT_REGION_LENGTH__+0x700726>
		}
		return (PORTK_IN &(1<<PIN1_bp));
    17d2:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    17d6:	86 95       	lsr	r24
    17d8:	81 70       	andi	r24, 0x01	; 1
    17da:	08 95       	ret
		break;
		
		case 8:
		if (value == true)
    17dc:	22 23       	and	r18, r18
    17de:	21 f0       	breq	.+8      	; 0x17e8 <IO_ReadWrite+0xf8>
		{
			PORTK_OUTSET = (1<<PIN0_bp);
    17e0:	81 e0       	ldi	r24, 0x01	; 1
    17e2:	80 93 25 07 	sts	0x0725, r24	; 0x800725 <__TEXT_REGION_LENGTH__+0x700725>
    17e6:	03 c0       	rjmp	.+6      	; 0x17ee <IO_ReadWrite+0xfe>
		}
		else
		{
			PORTK_OUTCLR = (1<<PIN0_bp);
    17e8:	81 e0       	ldi	r24, 0x01	; 1
    17ea:	80 93 26 07 	sts	0x0726, r24	; 0x800726 <__TEXT_REGION_LENGTH__+0x700726>
		}
		return (PORTK_IN &(1<<PIN0_bp));
    17ee:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    17f2:	81 70       	andi	r24, 0x01	; 1
    17f4:	08 95       	ret
		break;
		
		case 9:
		if (value == true)
    17f6:	22 23       	and	r18, r18
    17f8:	21 f0       	breq	.+8      	; 0x1802 <IO_ReadWrite+0x112>
		{
			PORTJ_OUTSET = (1<<PIN7_bp);
    17fa:	80 e8       	ldi	r24, 0x80	; 128
    17fc:	80 93 05 07 	sts	0x0705, r24	; 0x800705 <__TEXT_REGION_LENGTH__+0x700705>
    1800:	03 c0       	rjmp	.+6      	; 0x1808 <IO_ReadWrite+0x118>
		}
		else
		{
			PORTJ_OUTCLR = (1<<PIN7_bp);
    1802:	80 e8       	ldi	r24, 0x80	; 128
    1804:	80 93 06 07 	sts	0x0706, r24	; 0x800706 <__TEXT_REGION_LENGTH__+0x700706>
		}
		return (PORTJ_IN &(1<<PIN7_bp));
    1808:	80 91 08 07 	lds	r24, 0x0708	; 0x800708 <__TEXT_REGION_LENGTH__+0x700708>
    180c:	88 1f       	adc	r24, r24
    180e:	88 27       	eor	r24, r24
    1810:	88 1f       	adc	r24, r24
    1812:	08 95       	ret
		break;
		
		case 10:
		if (value == true)
    1814:	22 23       	and	r18, r18
    1816:	21 f0       	breq	.+8      	; 0x1820 <IO_ReadWrite+0x130>
		{
			PORTJ_OUTSET = (1<<PIN6_bp);
    1818:	80 e4       	ldi	r24, 0x40	; 64
    181a:	80 93 05 07 	sts	0x0705, r24	; 0x800705 <__TEXT_REGION_LENGTH__+0x700705>
    181e:	03 c0       	rjmp	.+6      	; 0x1826 <IO_ReadWrite+0x136>
		}
		else
		{
			PORTJ_OUTCLR = (1<<PIN6_bp);
    1820:	80 e4       	ldi	r24, 0x40	; 64
    1822:	80 93 06 07 	sts	0x0706, r24	; 0x800706 <__TEXT_REGION_LENGTH__+0x700706>
		}
		return (PORTJ_IN &(1<<PIN6_bp));
    1826:	80 91 08 07 	lds	r24, 0x0708	; 0x800708 <__TEXT_REGION_LENGTH__+0x700708>
    182a:	86 fb       	bst	r24, 6
    182c:	88 27       	eor	r24, r24
    182e:	80 f9       	bld	r24, 0
    1830:	08 95       	ret
		break;
		
		case 11:
		if (value == true)
    1832:	22 23       	and	r18, r18
    1834:	21 f0       	breq	.+8      	; 0x183e <IO_ReadWrite+0x14e>
		{
			PORTH_OUTSET = (1<<PIN7_bp);
    1836:	80 e8       	ldi	r24, 0x80	; 128
    1838:	80 93 e5 06 	sts	0x06E5, r24	; 0x8006e5 <__TEXT_REGION_LENGTH__+0x7006e5>
    183c:	03 c0       	rjmp	.+6      	; 0x1844 <IO_ReadWrite+0x154>
		}
		else
		{
			PORTH_OUTCLR = (1<<PIN7_bp);
    183e:	80 e8       	ldi	r24, 0x80	; 128
    1840:	80 93 e6 06 	sts	0x06E6, r24	; 0x8006e6 <__TEXT_REGION_LENGTH__+0x7006e6>
		}
		return (PORTH_IN &(1<<PIN7_bp));
    1844:	80 91 e8 06 	lds	r24, 0x06E8	; 0x8006e8 <__TEXT_REGION_LENGTH__+0x7006e8>
    1848:	88 1f       	adc	r24, r24
    184a:	88 27       	eor	r24, r24
    184c:	88 1f       	adc	r24, r24
    184e:	08 95       	ret
		break;
		
		case 12:
		if (value == true)
    1850:	22 23       	and	r18, r18
    1852:	21 f0       	breq	.+8      	; 0x185c <IO_ReadWrite+0x16c>
		{
			PORTH_OUTSET = (1<<PIN6_bp);
    1854:	80 e4       	ldi	r24, 0x40	; 64
    1856:	80 93 e5 06 	sts	0x06E5, r24	; 0x8006e5 <__TEXT_REGION_LENGTH__+0x7006e5>
    185a:	03 c0       	rjmp	.+6      	; 0x1862 <IO_ReadWrite+0x172>
		}
		else
		{
			PORTH_OUTCLR = (1<<PIN6_bp);
    185c:	80 e4       	ldi	r24, 0x40	; 64
    185e:	80 93 e6 06 	sts	0x06E6, r24	; 0x8006e6 <__TEXT_REGION_LENGTH__+0x7006e6>
		}
		return (PORTH_IN &(1<<PIN6_bp));
    1862:	80 91 e8 06 	lds	r24, 0x06E8	; 0x8006e8 <__TEXT_REGION_LENGTH__+0x7006e8>
    1866:	86 fb       	bst	r24, 6
    1868:	88 27       	eor	r24, r24
    186a:	80 f9       	bld	r24, 0
    186c:	08 95       	ret
		break;
		
	}
	return 0;
    186e:	80 e0       	ldi	r24, 0x00	; 0
}
    1870:	08 95       	ret

00001872 <SelectColour>:

char colour[] = {'#','0','0','0','0','0','0'};


/* blockly functie - functie ter vervanging van werking met char* omdat blockly problemen met kleuren => assembly heeft */
uint16_t SelectColour(uint16_t i) { return i; }
    1872:	08 95       	ret

00001874 <CompareColours>:


/* blockly functie */
#ifdef COLOUR_AS_INDEX
bool CompareColours(uint16_t c1, uint16_t c2) {
	return (c1 == c2);
    1874:	21 e0       	ldi	r18, 0x01	; 1
    1876:	86 17       	cp	r24, r22
    1878:	97 07       	cpc	r25, r23
    187a:	09 f0       	breq	.+2      	; 0x187e <CompareColours+0xa>
    187c:	20 e0       	ldi	r18, 0x00	; 0
#else
bool CompareColours(char *c1, char *c2) {
	return CompareStrings(c1,c2,7); //"#rrggbb"
#endif
}
    187e:	82 2f       	mov	r24, r18
    1880:	08 95       	ret

00001882 <ReadOneColour>:
	#endif
}


/* stel de kleursensor in en lees 1x een kleur */
uint16_t ReadOneColour(uint8_t colour) {
    1882:	0f 93       	push	r16
    1884:	1f 93       	push	r17
//	PORTJ_DIR &= ~(PIN6_bm);	//set pin as input
	PORTH_DIR |= PIN6_bm | PIN7_bm;	//set pins as output	
    1886:	e0 ee       	ldi	r30, 0xE0	; 224
    1888:	f6 e0       	ldi	r31, 0x06	; 6
    188a:	90 81       	ld	r25, Z
    188c:	90 6c       	ori	r25, 0xC0	; 192
    188e:	90 83       	st	Z, r25
	switch (colour) {
    1890:	81 30       	cpi	r24, 0x01	; 1
    1892:	59 f0       	breq	.+22     	; 0x18aa <ReadOneColour+0x28>
    1894:	18 f0       	brcs	.+6      	; 0x189c <ReadOneColour+0x1a>
    1896:	82 30       	cpi	r24, 0x02	; 2
    1898:	79 f0       	breq	.+30     	; 0x18b8 <ReadOneColour+0x36>
    189a:	14 c0       	rjmp	.+40     	; 0x18c4 <ReadOneColour+0x42>
		case 0: //red
		PORTH_OUTCLR = (1<<PIN7_bp); //S2, pin 11, schrijf LOW
    189c:	e6 ee       	ldi	r30, 0xE6	; 230
    189e:	f6 e0       	ldi	r31, 0x06	; 6
    18a0:	80 e8       	ldi	r24, 0x80	; 128
    18a2:	80 83       	st	Z, r24
		PORTH_OUTCLR = (1<<PIN6_bp); //S3, pin 12, schrijf LOW
    18a4:	80 e4       	ldi	r24, 0x40	; 64
    18a6:	80 83       	st	Z, r24
		break;
    18a8:	0d c0       	rjmp	.+26     	; 0x18c4 <ReadOneColour+0x42>
		
		case 1: //green
		PORTH_OUTSET = (1<<PIN7_bp); //S2, pin 11, schrijf HIGH
    18aa:	e5 ee       	ldi	r30, 0xE5	; 229
    18ac:	f6 e0       	ldi	r31, 0x06	; 6
    18ae:	80 e8       	ldi	r24, 0x80	; 128
    18b0:	80 83       	st	Z, r24
		PORTH_OUTSET = (1<<PIN6_bp); //S3, pin 12, schrijf HIGH
    18b2:	80 e4       	ldi	r24, 0x40	; 64
    18b4:	80 83       	st	Z, r24
		break;
    18b6:	06 c0       	rjmp	.+12     	; 0x18c4 <ReadOneColour+0x42>
		
		case 2: //blue
		PORTH_OUTCLR = (1<<PIN7_bp); //S2, pin 11, schrijf LOW
    18b8:	80 e8       	ldi	r24, 0x80	; 128
    18ba:	80 93 e6 06 	sts	0x06E6, r24	; 0x8006e6 <__TEXT_REGION_LENGTH__+0x7006e6>
		PORTH_OUTSET = (1<<PIN6_bp); //S3, pin 12, schrijf HIGH
    18be:	80 e4       	ldi	r24, 0x40	; 64
    18c0:	80 93 e5 06 	sts	0x06E5, r24	; 0x8006e5 <__TEXT_REGION_LENGTH__+0x7006e5>
		break;
	}
	
	return (uint16_t) pulseIn(&PORTJ, PIN6_bm, 0, 10000); //pin 10
    18c4:	00 e1       	ldi	r16, 0x10	; 16
    18c6:	17 e2       	ldi	r17, 0x27	; 39
    18c8:	20 e0       	ldi	r18, 0x00	; 0
    18ca:	30 e0       	ldi	r19, 0x00	; 0
    18cc:	40 e0       	ldi	r20, 0x00	; 0
    18ce:	60 e4       	ldi	r22, 0x40	; 64
    18d0:	80 e0       	ldi	r24, 0x00	; 0
    18d2:	97 e0       	ldi	r25, 0x07	; 7
    18d4:	0e 94 2c 0e 	call	0x1c58	; 0x1c58 <pulseIn>
}
    18d8:	cb 01       	movw	r24, r22
    18da:	1f 91       	pop	r17
    18dc:	0f 91       	pop	r16
    18de:	08 95       	ret

000018e0 <ValToColour>:
	return (uint8_t) hex2int(i);
}


/* van integers naar \#rrggbb string */
char* ValToColour(uint8_t r, uint8_t g, uint8_t b) {
    18e0:	ff 92       	push	r15
    18e2:	0f 93       	push	r16
    18e4:	1f 93       	push	r17
    18e6:	cf 93       	push	r28
    18e8:	df 93       	push	r29
    18ea:	f8 2e       	mov	r15, r24
    18ec:	06 2f       	mov	r16, r22
    18ee:	14 2f       	mov	r17, r20
	colour[1] = HexToASCII(r>>4);
    18f0:	82 95       	swap	r24
    18f2:	8f 70       	andi	r24, 0x0F	; 15
    18f4:	0e 94 5d 08 	call	0x10ba	; 0x10ba <_Z10HexToASCIIh>
    18f8:	c3 e0       	ldi	r28, 0x03	; 3
    18fa:	d0 e2       	ldi	r29, 0x20	; 32
    18fc:	89 83       	std	Y+1, r24	; 0x01
	colour[2] = HexToASCII(r);
    18fe:	8f 2d       	mov	r24, r15
    1900:	0e 94 5d 08 	call	0x10ba	; 0x10ba <_Z10HexToASCIIh>
    1904:	8a 83       	std	Y+2, r24	; 0x02
	colour[3] = HexToASCII(g>>4);
    1906:	80 2f       	mov	r24, r16
    1908:	82 95       	swap	r24
    190a:	8f 70       	andi	r24, 0x0F	; 15
    190c:	0e 94 5d 08 	call	0x10ba	; 0x10ba <_Z10HexToASCIIh>
    1910:	8b 83       	std	Y+3, r24	; 0x03
	colour[4] = HexToASCII(g);
    1912:	80 2f       	mov	r24, r16
    1914:	0e 94 5d 08 	call	0x10ba	; 0x10ba <_Z10HexToASCIIh>
    1918:	8c 83       	std	Y+4, r24	; 0x04
	colour[5] = HexToASCII(b>>4);
    191a:	81 2f       	mov	r24, r17
    191c:	82 95       	swap	r24
    191e:	8f 70       	andi	r24, 0x0F	; 15
    1920:	0e 94 5d 08 	call	0x10ba	; 0x10ba <_Z10HexToASCIIh>
    1924:	8d 83       	std	Y+5, r24	; 0x05
	colour[6] = HexToASCII(b);
    1926:	81 2f       	mov	r24, r17
    1928:	0e 94 5d 08 	call	0x10ba	; 0x10ba <_Z10HexToASCIIh>
    192c:	8e 83       	std	Y+6, r24	; 0x06
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    192e:	8f e2       	ldi	r24, 0x2F	; 47
    1930:	95 e7       	ldi	r25, 0x75	; 117
    1932:	01 97       	sbiw	r24, 0x01	; 1
    1934:	f1 f7       	brne	.-4      	; 0x1932 <ValToColour+0x52>
    1936:	00 c0       	rjmp	.+0      	; 0x1938 <ValToColour+0x58>
    1938:	00 00       	nop
	_delay_ms(5); //zodat i[6] goed wordt opgeslagen
	char *i_ptr = colour;
	return i_ptr; //var mag na het vergelijken meteen overschreven worden
}
    193a:	ce 01       	movw	r24, r28
    193c:	df 91       	pop	r29
    193e:	cf 91       	pop	r28
    1940:	1f 91       	pop	r17
    1942:	0f 91       	pop	r16
    1944:	ff 90       	pop	r15
    1946:	08 95       	ret

00001948 <RoundColourVal>:


/* convert RGB value 0...255 to 0, 128 or 255 (colours from blockly) */
uint8_t RoundColourVal(uint8_t val) {
	switch (val) {
    1948:	80 38       	cpi	r24, 0x80	; 128
    194a:	10 f0       	brcs	.+4      	; 0x1950 <RoundColourVal+0x8>
		case 0 ... 84:		return 0;
		case 85 ... 169:	return 128;
		case 170 ... 255:	return 255;
		#else
		case 0 ... 127:		return 0;
		case 128 ... 255:	return 255;
    194c:	8f ef       	ldi	r24, 0xFF	; 255
    194e:	08 95       	ret
		#if defined ALLOW_COLOURV_128 && !defined COLOUR_AS_INDEX
		case 0 ... 84:		return 0;
		case 85 ... 169:	return 128;
		case 170 ... 255:	return 255;
		#else
		case 0 ... 127:		return 0;
    1950:	80 e0       	ldi	r24, 0x00	; 0
			return 255;
		} else {
			return 0;
		}
	}
}
    1952:	08 95       	ret

00001954 <FrequencyToColourVal>:


/* map the frequency from sensor to RGB value 0...255 */
uint8_t FrequencyToColourVal(uint16_t freq, uint8_t colour) {
	if (0 == freq) { return 0; } //slechte frequentie read niet als 255 returnen
    1954:	00 97       	sbiw	r24, 0x00	; 0
    1956:	69 f1       	breq	.+90     	; 0x19b2 <FrequencyToColourVal+0x5e>
	long val = 0;
	switch (colour) {
    1958:	63 30       	cpi	r22, 0x03	; 3
    195a:	98 f4       	brcc	.+38     	; 0x1982 <FrequencyToColourVal+0x2e>

/*
 * https://www.arduino.cc/reference/en/language/functions/math/map/ 
 */
long map(long x, long in_min, long in_max, long out_min, long out_max) {
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
    195c:	a0 e0       	ldi	r26, 0x00	; 0
    195e:	b0 e0       	ldi	r27, 0x00	; 0
    1960:	9c 01       	movw	r18, r24
    1962:	ad 01       	movw	r20, r26
    1964:	2c 57       	subi	r18, 0x7C	; 124
    1966:	31 09       	sbc	r19, r1
    1968:	41 09       	sbc	r20, r1
    196a:	51 09       	sbc	r21, r1
    196c:	af ef       	ldi	r26, 0xFF	; 255
    196e:	b0 e0       	ldi	r27, 0x00	; 0
    1970:	0e 94 9a 34 	call	0x6934	; 0x6934 <__muluhisi3>
    1974:	22 e9       	ldi	r18, 0x92	; 146
    1976:	3f ef       	ldi	r19, 0xFF	; 255
    1978:	4f ef       	ldi	r20, 0xFF	; 255
    197a:	5f ef       	ldi	r21, 0xFF	; 255
    197c:	0e 94 50 34 	call	0x68a0	; 0x68a0 <__divmodsi4>
    1980:	04 c0       	rjmp	.+8      	; 0x198a <FrequencyToColourVal+0x36>


/* map the frequency from sensor to RGB value 0...255 */
uint8_t FrequencyToColourVal(uint16_t freq, uint8_t colour) {
	if (0 == freq) { return 0; } //slechte frequentie read niet als 255 returnen
	long val = 0;
    1982:	20 e0       	ldi	r18, 0x00	; 0
    1984:	30 e0       	ldi	r19, 0x00	; 0
    1986:	40 e0       	ldi	r20, 0x00	; 0
    1988:	50 e0       	ldi	r21, 0x00	; 0
    198a:	82 2f       	mov	r24, r18
    198c:	93 2f       	mov	r25, r19
    198e:	a4 2f       	mov	r26, r20
    1990:	b5 2f       	mov	r27, r21
    1992:	bb 23       	and	r27, r27
    1994:	1c f4       	brge	.+6      	; 0x199c <FrequencyToColourVal+0x48>
    1996:	80 e0       	ldi	r24, 0x00	; 0
    1998:	90 e0       	ldi	r25, 0x00	; 0
    199a:	dc 01       	movw	r26, r24
		case 2: //blue
		val = map(freq, MINBLUEFREQ, MAXBLUEFREQ, 0, 255);
	}
	if (val<0) { val = 0; }
	if (val>255) { val = 255; }
	return (uint8_t) val;
    199c:	8f 3f       	cpi	r24, 0xFF	; 255
    199e:	91 05       	cpc	r25, r1
    19a0:	a1 05       	cpc	r26, r1
    19a2:	b1 05       	cpc	r27, r1
    19a4:	39 f0       	breq	.+14     	; 0x19b4 <FrequencyToColourVal+0x60>
    19a6:	34 f0       	brlt	.+12     	; 0x19b4 <FrequencyToColourVal+0x60>
    19a8:	8f ef       	ldi	r24, 0xFF	; 255
    19aa:	90 e0       	ldi	r25, 0x00	; 0
    19ac:	a0 e0       	ldi	r26, 0x00	; 0
    19ae:	b0 e0       	ldi	r27, 0x00	; 0
    19b0:	08 95       	ret
}


/* map the frequency from sensor to RGB value 0...255 */
uint8_t FrequencyToColourVal(uint16_t freq, uint8_t colour) {
	if (0 == freq) { return 0; } //slechte frequentie read niet als 255 returnen
    19b2:	80 e0       	ldi	r24, 0x00	; 0
		val = map(freq, MINBLUEFREQ, MAXBLUEFREQ, 0, 255);
	}
	if (val<0) { val = 0; }
	if (val>255) { val = 255; }
	return (uint8_t) val;
}
    19b4:	08 95       	ret

000019b6 <ArrAvg>:


/* calculate average value in array */
uint16_t ArrAvg(uint16_t *a, uint8_t size) {
    19b6:	0f 93       	push	r16
    19b8:	1f 93       	push	r17
    19ba:	06 2f       	mov	r16, r22
	unsigned long sum = 0;
	for (uint8_t i=0; i<size; i++) {
    19bc:	66 23       	and	r22, r22
    19be:	81 f0       	breq	.+32     	; 0x19e0 <ArrAvg+0x2a>
    19c0:	e8 2f       	mov	r30, r24
    19c2:	f9 2f       	mov	r31, r25
    19c4:	80 e0       	ldi	r24, 0x00	; 0
    19c6:	40 e0       	ldi	r20, 0x00	; 0
    19c8:	50 e0       	ldi	r21, 0x00	; 0
    19ca:	ba 01       	movw	r22, r20
		sum += a[i];
    19cc:	a1 91       	ld	r26, Z+
    19ce:	b1 91       	ld	r27, Z+
    19d0:	4a 0f       	add	r20, r26
    19d2:	5b 1f       	adc	r21, r27
    19d4:	61 1d       	adc	r22, r1
    19d6:	71 1d       	adc	r23, r1


/* calculate average value in array */
uint16_t ArrAvg(uint16_t *a, uint8_t size) {
	unsigned long sum = 0;
	for (uint8_t i=0; i<size; i++) {
    19d8:	8f 5f       	subi	r24, 0xFF	; 255
    19da:	08 13       	cpse	r16, r24
    19dc:	f7 cf       	rjmp	.-18     	; 0x19cc <ArrAvg+0x16>
    19de:	03 c0       	rjmp	.+6      	; 0x19e6 <ArrAvg+0x30>
}


/* calculate average value in array */
uint16_t ArrAvg(uint16_t *a, uint8_t size) {
	unsigned long sum = 0;
    19e0:	40 e0       	ldi	r20, 0x00	; 0
    19e2:	50 e0       	ldi	r21, 0x00	; 0
    19e4:	ba 01       	movw	r22, r20
	for (uint8_t i=0; i<size; i++) {
		sum += a[i];
	}
	sum /= size;
	return sum;
    19e6:	10 e0       	ldi	r17, 0x00	; 0
    19e8:	20 e0       	ldi	r18, 0x00	; 0
    19ea:	30 e0       	ldi	r19, 0x00	; 0
    19ec:	cb 01       	movw	r24, r22
    19ee:	ba 01       	movw	r22, r20
    19f0:	a9 01       	movw	r20, r18
    19f2:	98 01       	movw	r18, r16
    19f4:	0e 94 2e 34 	call	0x685c	; 0x685c <__udivmodsi4>
}
    19f8:	c9 01       	movw	r24, r18
    19fa:	1f 91       	pop	r17
    19fc:	0f 91       	pop	r16
    19fe:	08 95       	ret

00001a00 <CompareStrings>:


bool CompareStrings(char *c1, char *c2, uint8_t length) {
	for (uint8_t i=0; i<length; i++) {
    1a00:	44 23       	and	r20, r20
    1a02:	49 f0       	breq	.+18     	; 0x1a16 <CompareStrings+0x16>
		if (c1+i != c2+i) {
    1a04:	86 17       	cp	r24, r22
    1a06:	97 07       	cpc	r25, r23
    1a08:	41 f4       	brne	.+16     	; 0x1a1a <CompareStrings+0x1a>
    1a0a:	80 e0       	ldi	r24, 0x00	; 0
	return sum;
}


bool CompareStrings(char *c1, char *c2, uint8_t length) {
	for (uint8_t i=0; i<length; i++) {
    1a0c:	8f 5f       	subi	r24, 0xFF	; 255
    1a0e:	48 13       	cpse	r20, r24
    1a10:	fd cf       	rjmp	.-6      	; 0x1a0c <CompareStrings+0xc>
		if (c1+i != c2+i) {
			return 0;
		}
	}
	return 1;
    1a12:	81 e0       	ldi	r24, 0x01	; 1
    1a14:	08 95       	ret
    1a16:	81 e0       	ldi	r24, 0x01	; 1
    1a18:	08 95       	ret


bool CompareStrings(char *c1, char *c2, uint8_t length) {
	for (uint8_t i=0; i<length; i++) {
		if (c1+i != c2+i) {
			return 0;
    1a1a:	80 e0       	ldi	r24, 0x00	; 0
		}
	}
	return 1;
}
    1a1c:	08 95       	ret

00001a1e <hex2int>:
/*
 * https://stackoverflow.com/questions/10156409/convert-hex-string-char-to-int 
 */
uint32_t hex2int(char *hex) {
    uint32_t val = 0;
    while (*hex) {
    1a1e:	fc 01       	movw	r30, r24
    1a20:	30 81       	ld	r19, Z
    1a22:	33 23       	and	r19, r19
    1a24:	89 f1       	breq	.+98     	; 0x1a88 <hex2int+0x6a>
    1a26:	31 96       	adiw	r30, 0x01	; 1
    1a28:	60 e0       	ldi	r22, 0x00	; 0
    1a2a:	70 e0       	ldi	r23, 0x00	; 0
    1a2c:	cb 01       	movw	r24, r22
        // get current character then increment
        uint8_t byte = *hex++; 
        // transform hex character to the 4bit equivalent number, using the ascii table indexes
        if (byte >= '0' && byte <= '9') byte = byte - '0';
    1a2e:	20 ed       	ldi	r18, 0xD0	; 208
    1a30:	23 0f       	add	r18, r19
    1a32:	2a 30       	cpi	r18, 0x0A	; 10
    1a34:	78 f0       	brcs	.+30     	; 0x1a54 <hex2int+0x36>
        else if (byte >= 'a' && byte <='f') byte = byte - 'a' + 10;
    1a36:	2f e9       	ldi	r18, 0x9F	; 159
    1a38:	23 0f       	add	r18, r19
    1a3a:	26 30       	cpi	r18, 0x06	; 6
    1a3c:	18 f4       	brcc	.+6      	; 0x1a44 <hex2int+0x26>
    1a3e:	29 ea       	ldi	r18, 0xA9	; 169
    1a40:	23 0f       	add	r18, r19
    1a42:	08 c0       	rjmp	.+16     	; 0x1a54 <hex2int+0x36>
        else if (byte >= 'A' && byte <='F') byte = byte - 'A' + 10;    
    1a44:	2f eb       	ldi	r18, 0xBF	; 191
    1a46:	23 0f       	add	r18, r19
    1a48:	26 30       	cpi	r18, 0x06	; 6
    1a4a:	18 f4       	brcc	.+6      	; 0x1a52 <hex2int+0x34>
    1a4c:	29 ec       	ldi	r18, 0xC9	; 201
    1a4e:	23 0f       	add	r18, r19
    1a50:	01 c0       	rjmp	.+2      	; 0x1a54 <hex2int+0x36>
    1a52:	23 2f       	mov	r18, r19
        // shift 4 to make space for new digit, and add the 4 bits of the new digit 
        val = (val << 4) | (byte & 0xF);
    1a54:	dc 01       	movw	r26, r24
    1a56:	cb 01       	movw	r24, r22
    1a58:	88 0f       	add	r24, r24
    1a5a:	99 1f       	adc	r25, r25
    1a5c:	aa 1f       	adc	r26, r26
    1a5e:	bb 1f       	adc	r27, r27
    1a60:	88 0f       	add	r24, r24
    1a62:	99 1f       	adc	r25, r25
    1a64:	aa 1f       	adc	r26, r26
    1a66:	bb 1f       	adc	r27, r27
    1a68:	88 0f       	add	r24, r24
    1a6a:	99 1f       	adc	r25, r25
    1a6c:	aa 1f       	adc	r26, r26
    1a6e:	bb 1f       	adc	r27, r27
    1a70:	88 0f       	add	r24, r24
    1a72:	99 1f       	adc	r25, r25
    1a74:	aa 1f       	adc	r26, r26
    1a76:	bb 1f       	adc	r27, r27
    1a78:	2f 70       	andi	r18, 0x0F	; 15
    1a7a:	bc 01       	movw	r22, r24
    1a7c:	cd 01       	movw	r24, r26
    1a7e:	62 2b       	or	r22, r18
/*
 * https://stackoverflow.com/questions/10156409/convert-hex-string-char-to-int 
 */
uint32_t hex2int(char *hex) {
    uint32_t val = 0;
    while (*hex) {
    1a80:	31 91       	ld	r19, Z+
    1a82:	31 11       	cpse	r19, r1
    1a84:	d4 cf       	rjmp	.-88     	; 0x1a2e <hex2int+0x10>
    1a86:	08 95       	ret

/*
 * https://stackoverflow.com/questions/10156409/convert-hex-string-char-to-int 
 */
uint32_t hex2int(char *hex) {
    uint32_t val = 0;
    1a88:	60 e0       	ldi	r22, 0x00	; 0
    1a8a:	70 e0       	ldi	r23, 0x00	; 0
    1a8c:	cb 01       	movw	r24, r22
        else if (byte >= 'A' && byte <='F') byte = byte - 'A' + 10;    
        // shift 4 to make space for new digit, and add the 4 bits of the new digit 
        val = (val << 4) | (byte & 0xF);
    }
    return val;
}
    1a8e:	08 95       	ret

00001a90 <ColourToRed>:
	return val;
}


/* van \#rrggbb string naar int */
uint8_t ColourToRed(char *colour) {
    1a90:	cf 93       	push	r28
    1a92:	df 93       	push	r29
    1a94:	00 d0       	rcall	.+0      	; 0x1a96 <ColourToRed+0x6>
    1a96:	cd b7       	in	r28, 0x3d	; 61
    1a98:	de b7       	in	r29, 0x3e	; 62
	char i[] = "00";
    1a9a:	1b 82       	std	Y+3, r1	; 0x03
	memcpy(i, colour + 1, 2);
    1a9c:	fc 01       	movw	r30, r24
    1a9e:	81 81       	ldd	r24, Z+1	; 0x01
    1aa0:	92 81       	ldd	r25, Z+2	; 0x02
    1aa2:	89 83       	std	Y+1, r24	; 0x01
    1aa4:	9a 83       	std	Y+2, r25	; 0x02
	return (uint8_t) hex2int(i);
    1aa6:	ce 01       	movw	r24, r28
    1aa8:	01 96       	adiw	r24, 0x01	; 1
    1aaa:	0e 94 0f 0d 	call	0x1a1e	; 0x1a1e <hex2int>
    1aae:	86 2f       	mov	r24, r22
}
    1ab0:	23 96       	adiw	r28, 0x03	; 3
    1ab2:	cd bf       	out	0x3d, r28	; 61
    1ab4:	de bf       	out	0x3e, r29	; 62
    1ab6:	df 91       	pop	r29
    1ab8:	cf 91       	pop	r28
    1aba:	08 95       	ret

00001abc <ColourToGreen>:


/* van \#rrggbb string naar int */
uint8_t ColourToGreen(char *colour) {
    1abc:	cf 93       	push	r28
    1abe:	df 93       	push	r29
    1ac0:	00 d0       	rcall	.+0      	; 0x1ac2 <ColourToGreen+0x6>
    1ac2:	cd b7       	in	r28, 0x3d	; 61
    1ac4:	de b7       	in	r29, 0x3e	; 62
	char i[] = "00";
    1ac6:	1b 82       	std	Y+3, r1	; 0x03
	memcpy(i, colour + 3, 2);
    1ac8:	fc 01       	movw	r30, r24
    1aca:	83 81       	ldd	r24, Z+3	; 0x03
    1acc:	94 81       	ldd	r25, Z+4	; 0x04
    1ace:	89 83       	std	Y+1, r24	; 0x01
    1ad0:	9a 83       	std	Y+2, r25	; 0x02
	return (uint8_t) hex2int(i);
    1ad2:	ce 01       	movw	r24, r28
    1ad4:	01 96       	adiw	r24, 0x01	; 1
    1ad6:	0e 94 0f 0d 	call	0x1a1e	; 0x1a1e <hex2int>
    1ada:	86 2f       	mov	r24, r22
}
    1adc:	23 96       	adiw	r28, 0x03	; 3
    1ade:	cd bf       	out	0x3d, r28	; 61
    1ae0:	de bf       	out	0x3e, r29	; 62
    1ae2:	df 91       	pop	r29
    1ae4:	cf 91       	pop	r28
    1ae6:	08 95       	ret

00001ae8 <ColourToBlue>:


/* van \#rrggbb string naar int */
uint8_t ColourToBlue(char *colour) {
    1ae8:	cf 93       	push	r28
    1aea:	df 93       	push	r29
    1aec:	00 d0       	rcall	.+0      	; 0x1aee <ColourToBlue+0x6>
    1aee:	cd b7       	in	r28, 0x3d	; 61
    1af0:	de b7       	in	r29, 0x3e	; 62
	char i[] = "00";
    1af2:	1b 82       	std	Y+3, r1	; 0x03
	memcpy(i, colour + 5, 2);
    1af4:	fc 01       	movw	r30, r24
    1af6:	85 81       	ldd	r24, Z+5	; 0x05
    1af8:	96 81       	ldd	r25, Z+6	; 0x06
    1afa:	89 83       	std	Y+1, r24	; 0x01
    1afc:	9a 83       	std	Y+2, r25	; 0x02
	return (uint8_t) hex2int(i);
    1afe:	ce 01       	movw	r24, r28
    1b00:	01 96       	adiw	r24, 0x01	; 1
    1b02:	0e 94 0f 0d 	call	0x1a1e	; 0x1a1e <hex2int>
    1b06:	86 2f       	mov	r24, r22
}
    1b08:	23 96       	adiw	r28, 0x03	; 3
    1b0a:	cd bf       	out	0x3d, r28	; 61
    1b0c:	de bf       	out	0x3e, r29	; 62
    1b0e:	df 91       	pop	r29
    1b10:	cf 91       	pop	r28
    1b12:	08 95       	ret

00001b14 <ColourToIndex>:

/*
 * functie ter vervanging van werking met char* omdat blockly problemen met kleuren => assembly heeft, 
 * uiteindelijk moet ReadColourSensor() een char* teruggeven die met CompareStrings wordt vergeleken. 
 */
uint8_t ColourToIndex(char *colour) {
    1b14:	0f 93       	push	r16
    1b16:	1f 93       	push	r17
    1b18:	cf 93       	push	r28
    1b1a:	8c 01       	movw	r16, r24
	//'#000000' = 0, '#0000ff' = 1, '#00ff00' = 2, '#00ffff' = 3, etc. 
	uint8_t val = 0;
	
	if (ColourToRed(colour) > 0) {
    1b1c:	0e 94 48 0d 	call	0x1a90	; 0x1a90 <ColourToRed>
    1b20:	88 23       	and	r24, r24
    1b22:	11 f0       	breq	.+4      	; 0x1b28 <ColourToIndex+0x14>
		val |= (1<<2);
    1b24:	c4 e0       	ldi	r28, 0x04	; 4
    1b26:	01 c0       	rjmp	.+2      	; 0x1b2a <ColourToIndex+0x16>
 * functie ter vervanging van werking met char* omdat blockly problemen met kleuren => assembly heeft, 
 * uiteindelijk moet ReadColourSensor() een char* teruggeven die met CompareStrings wordt vergeleken. 
 */
uint8_t ColourToIndex(char *colour) {
	//'#000000' = 0, '#0000ff' = 1, '#00ff00' = 2, '#00ffff' = 3, etc. 
	uint8_t val = 0;
    1b28:	c0 e0       	ldi	r28, 0x00	; 0
	
	if (ColourToRed(colour) > 0) {
		val |= (1<<2);
	}
	if (ColourToGreen(colour) > 0) {
    1b2a:	c8 01       	movw	r24, r16
    1b2c:	0e 94 5e 0d 	call	0x1abc	; 0x1abc <ColourToGreen>
    1b30:	81 11       	cpse	r24, r1
		val |= (1<<1);
    1b32:	c2 60       	ori	r28, 0x02	; 2
	}
	if (ColourToBlue(colour) > 0) {
    1b34:	c8 01       	movw	r24, r16
    1b36:	0e 94 74 0d 	call	0x1ae8	; 0x1ae8 <ColourToBlue>
    1b3a:	81 11       	cpse	r24, r1
		val |= (1<<0);
    1b3c:	c1 60       	ori	r28, 0x01	; 1
	}
	return val;
}
    1b3e:	8c 2f       	mov	r24, r28
    1b40:	cf 91       	pop	r28
    1b42:	1f 91       	pop	r17
    1b44:	0f 91       	pop	r16
    1b46:	08 95       	ret

00001b48 <ReadColourSensor>:


/* blockly functie - ga R G & B een aantal keer langs en lees kleur */
#define READVALTIMES 5
#ifdef COLOUR_AS_INDEX
uint16_t ReadColourSensor() {
    1b48:	af 92       	push	r10
    1b4a:	bf 92       	push	r11
    1b4c:	cf 92       	push	r12
    1b4e:	df 92       	push	r13
    1b50:	ff 92       	push	r15
    1b52:	0f 93       	push	r16
    1b54:	1f 93       	push	r17
    1b56:	cf 93       	push	r28
    1b58:	df 93       	push	r29
    1b5a:	cd b7       	in	r28, 0x3d	; 61
    1b5c:	de b7       	in	r29, 0x3e	; 62
    1b5e:	2d 97       	sbiw	r28, 0x0d	; 13
    1b60:	cd bf       	out	0x3d, r28	; 61
    1b62:	de bf       	out	0x3e, r29	; 62
    1b64:	5e 01       	movw	r10, r28
    1b66:	8b e0       	ldi	r24, 0x0B	; 11
    1b68:	a8 0e       	add	r10, r24
    1b6a:	b1 1c       	adc	r11, r1
#endif
	uint16_t buf[READVALTIMES];
	uint8_t colourVal[3];
	
	//elke kleur READVALTIMES keer lezen en gemiddelde opslaan
	for (uint8_t j=0; j<3; j++) {
    1b6c:	f1 2c       	mov	r15, r1
    1b6e:	65 01       	movw	r12, r10
    1b70:	8e 01       	movw	r16, r28
    1b72:	0f 5f       	subi	r16, 0xFF	; 255
    1b74:	1f 4f       	sbci	r17, 0xFF	; 255
		for (uint8_t i=0; i<READVALTIMES; i++) {
			buf[i] = ReadOneColour(j);
    1b76:	8f 2d       	mov	r24, r15
    1b78:	0e 94 41 0c 	call	0x1882	; 0x1882 <ReadOneColour>
    1b7c:	f8 01       	movw	r30, r16
    1b7e:	81 93       	st	Z+, r24
    1b80:	91 93       	st	Z+, r25
    1b82:	8f 01       	movw	r16, r30
	uint16_t buf[READVALTIMES];
	uint8_t colourVal[3];
	
	//elke kleur READVALTIMES keer lezen en gemiddelde opslaan
	for (uint8_t j=0; j<3; j++) {
		for (uint8_t i=0; i<READVALTIMES; i++) {
    1b84:	ec 15       	cp	r30, r12
    1b86:	fd 05       	cpc	r31, r13
    1b88:	b1 f7       	brne	.-20     	; 0x1b76 <ReadColourSensor+0x2e>
			buf[i] = ReadOneColour(j);
		}
		//frequency mappen naar RGB value defined in blockly
		colourVal[j] = RoundColourVal(FrequencyToColourVal(ArrAvg(buf, READVALTIMES), j));
    1b8a:	65 e0       	ldi	r22, 0x05	; 5
    1b8c:	ce 01       	movw	r24, r28
    1b8e:	01 96       	adiw	r24, 0x01	; 1
    1b90:	0e 94 db 0c 	call	0x19b6	; 0x19b6 <ArrAvg>
    1b94:	6f 2d       	mov	r22, r15
    1b96:	0e 94 aa 0c 	call	0x1954	; 0x1954 <FrequencyToColourVal>
    1b9a:	0e 94 a4 0c 	call	0x1948	; 0x1948 <RoundColourVal>
    1b9e:	f5 01       	movw	r30, r10
    1ba0:	81 93       	st	Z+, r24
    1ba2:	5f 01       	movw	r10, r30
#endif
	uint16_t buf[READVALTIMES];
	uint8_t colourVal[3];
	
	//elke kleur READVALTIMES keer lezen en gemiddelde opslaan
	for (uint8_t j=0; j<3; j++) {
    1ba4:	f3 94       	inc	r15
    1ba6:	f3 e0       	ldi	r31, 0x03	; 3
    1ba8:	ff 12       	cpse	r15, r31
    1baa:	e2 cf       	rjmp	.-60     	; 0x1b70 <ReadColourSensor+0x28>
		colourVal[j] = RoundColourVal(FrequencyToColourVal(ArrAvg(buf, READVALTIMES), j));
//		colourVal[j] = FrequencyToColourVal(ArrAvg(buf, READVALTIMES), j);
	}
	
	#ifdef COLOUR_AS_INDEX
	return (uint16_t) ColourToIndex(ValToColour(colourVal[0], colourVal[1], colourVal[2]));
    1bac:	4d 85       	ldd	r20, Y+13	; 0x0d
    1bae:	6c 85       	ldd	r22, Y+12	; 0x0c
    1bb0:	8b 85       	ldd	r24, Y+11	; 0x0b
    1bb2:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <ValToColour>
    1bb6:	0e 94 8a 0d 	call	0x1b14	; 0x1b14 <ColourToIndex>
	#else
	return ValToColour(colourVal[0], colourVal[1], colourVal[2]);
	#endif
}
    1bba:	90 e0       	ldi	r25, 0x00	; 0
    1bbc:	2d 96       	adiw	r28, 0x0d	; 13
    1bbe:	cd bf       	out	0x3d, r28	; 61
    1bc0:	de bf       	out	0x3e, r29	; 62
    1bc2:	df 91       	pop	r29
    1bc4:	cf 91       	pop	r28
    1bc6:	1f 91       	pop	r17
    1bc8:	0f 91       	pop	r16
    1bca:	ff 90       	pop	r15
    1bcc:	df 90       	pop	r13
    1bce:	cf 90       	pop	r12
    1bd0:	bf 90       	pop	r11
    1bd2:	af 90       	pop	r10
    1bd4:	08 95       	ret

00001bd6 <map>:


/*
 * https://www.arduino.cc/reference/en/language/functions/math/map/ 
 */
long map(long x, long in_min, long in_max, long out_min, long out_max) {
    1bd6:	4f 92       	push	r4
    1bd8:	5f 92       	push	r5
    1bda:	6f 92       	push	r6
    1bdc:	7f 92       	push	r7
    1bde:	af 92       	push	r10
    1be0:	bf 92       	push	r11
    1be2:	cf 92       	push	r12
    1be4:	df 92       	push	r13
    1be6:	ef 92       	push	r14
    1be8:	ff 92       	push	r15
    1bea:	0f 93       	push	r16
    1bec:	1f 93       	push	r17
    1bee:	cf 93       	push	r28
    1bf0:	df 93       	push	r29
    1bf2:	cd b7       	in	r28, 0x3d	; 61
    1bf4:	de b7       	in	r29, 0x3e	; 62
    1bf6:	29 01       	movw	r4, r18
    1bf8:	3a 01       	movw	r6, r20
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
    1bfa:	9b 01       	movw	r18, r22
    1bfc:	ac 01       	movw	r20, r24
    1bfe:	24 19       	sub	r18, r4
    1c00:	35 09       	sbc	r19, r5
    1c02:	46 09       	sbc	r20, r6
    1c04:	57 09       	sbc	r21, r7
    1c06:	8a 89       	ldd	r24, Y+18	; 0x12
    1c08:	9b 89       	ldd	r25, Y+19	; 0x13
    1c0a:	ac 89       	ldd	r26, Y+20	; 0x14
    1c0c:	bd 89       	ldd	r27, Y+21	; 0x15
    1c0e:	bc 01       	movw	r22, r24
    1c10:	cd 01       	movw	r24, r26
    1c12:	6a 19       	sub	r22, r10
    1c14:	7b 09       	sbc	r23, r11
    1c16:	8c 09       	sbc	r24, r12
    1c18:	9d 09       	sbc	r25, r13
    1c1a:	0e 94 f6 33 	call	0x67ec	; 0x67ec <__mulsi3>
    1c1e:	a8 01       	movw	r20, r16
    1c20:	97 01       	movw	r18, r14
    1c22:	24 19       	sub	r18, r4
    1c24:	35 09       	sbc	r19, r5
    1c26:	46 09       	sbc	r20, r6
    1c28:	57 09       	sbc	r21, r7
    1c2a:	0e 94 50 34 	call	0x68a0	; 0x68a0 <__divmodsi4>
    1c2e:	ca 01       	movw	r24, r20
    1c30:	b9 01       	movw	r22, r18
    1c32:	6a 0d       	add	r22, r10
    1c34:	7b 1d       	adc	r23, r11
    1c36:	8c 1d       	adc	r24, r12
    1c38:	9d 1d       	adc	r25, r13
    1c3a:	df 91       	pop	r29
    1c3c:	cf 91       	pop	r28
    1c3e:	1f 91       	pop	r17
    1c40:	0f 91       	pop	r16
    1c42:	ff 90       	pop	r15
    1c44:	ef 90       	pop	r14
    1c46:	df 90       	pop	r13
    1c48:	cf 90       	pop	r12
    1c4a:	bf 90       	pop	r11
    1c4c:	af 90       	pop	r10
    1c4e:	7f 90       	pop	r7
    1c50:	6f 90       	pop	r6
    1c52:	5f 90       	pop	r5
    1c54:	4f 90       	pop	r4
    1c56:	08 95       	ret

00001c58 <pulseIn>:

#include "pulseIn.h"


unsigned long pulseIn(PORT_struct *port, uint8_t pin_bm, uint8_t state, unsigned long timeout)
{
    1c58:	8f 92       	push	r8
    1c5a:	9f 92       	push	r9
    1c5c:	af 92       	push	r10
    1c5e:	bf 92       	push	r11
    1c60:	cf 92       	push	r12
    1c62:	df 92       	push	r13
    1c64:	ef 92       	push	r14
    1c66:	ff 92       	push	r15
    1c68:	0f 93       	push	r16
    1c6a:	1f 93       	push	r17
    1c6c:	fc 01       	movw	r30, r24
    1c6e:	86 2f       	mov	r24, r22
	uint8_t stateMask = (state ? pin_bm : 0); // The stateMask is a variable to check if the bit coresponds to the pin is 0 or 1. When the state is 0, it is set to 0 to measure the time of LOW state. If the state i not 0, it is set to bitmask of the pin. 
    1c70:	44 23       	and	r20, r20
    1c72:	11 f0       	breq	.+4      	; 0x1c78 <pulseIn+0x20>
    1c74:	a6 2f       	mov	r26, r22
    1c76:	01 c0       	rjmp	.+2      	; 0x1c7a <pulseIn+0x22>
    1c78:	a0 e0       	ldi	r26, 0x00	; 0
	unsigned long width = 0; // keep initialization out of time critical area
	
	// convert the timeout from microseconds to a number of times through
	// the initial loop; it takes 16 clock cycles per iteration.
	unsigned long numloops = 0;
	unsigned long maxloops = microsecondsToClockCycles(timeout) / 16;
    1c7a:	b9 01       	movw	r22, r18
    1c7c:	a8 01       	movw	r20, r16
    1c7e:	44 0f       	add	r20, r20
    1c80:	55 1f       	adc	r21, r21
    1c82:	66 1f       	adc	r22, r22
    1c84:	77 1f       	adc	r23, r23
    1c86:	04 0f       	add	r16, r20
    1c88:	15 1f       	adc	r17, r21
    1c8a:	26 1f       	adc	r18, r22
    1c8c:	37 1f       	adc	r19, r23
    1c8e:	36 95       	lsr	r19
    1c90:	27 95       	ror	r18
    1c92:	17 95       	ror	r17
    1c94:	07 95       	ror	r16
    1c96:	3f 70       	andi	r19, 0x0F	; 15
	uint8_t stateMask = (state ? pin_bm : 0); // The stateMask is a variable to check if the bit coresponds to the pin is 0 or 1. When the state is 0, it is set to 0 to measure the time of LOW state. If the state i not 0, it is set to bitmask of the pin. 
	unsigned long width = 0; // keep initialization out of time critical area
	
	// convert the timeout from microseconds to a number of times through
	// the initial loop; it takes 16 clock cycles per iteration.
	unsigned long numloops = 0;
    1c98:	40 e0       	ldi	r20, 0x00	; 0
    1c9a:	50 e0       	ldi	r21, 0x00	; 0
    1c9c:	ba 01       	movw	r22, r20
	unsigned long maxloops = microsecondsToClockCycles(timeout) / 16;
	
	// wait for any previous pulse to end
	while ((port->IN & pin_bm) == stateMask) {
    1c9e:	90 85       	ldd	r25, Z+8	; 0x08
    1ca0:	98 23       	and	r25, r24
    1ca2:	a9 13       	cpse	r26, r25
    1ca4:	10 c0       	rjmp	.+32     	; 0x1cc6 <pulseIn+0x6e>
		if (numloops++ == maxloops) { return 0; }
    1ca6:	6a 01       	movw	r12, r20
    1ca8:	7b 01       	movw	r14, r22
    1caa:	9f ef       	ldi	r25, 0xFF	; 255
    1cac:	c9 1a       	sub	r12, r25
    1cae:	d9 0a       	sbc	r13, r25
    1cb0:	e9 0a       	sbc	r14, r25
    1cb2:	f9 0a       	sbc	r15, r25
    1cb4:	04 17       	cp	r16, r20
    1cb6:	15 07       	cpc	r17, r21
    1cb8:	26 07       	cpc	r18, r22
    1cba:	37 07       	cpc	r19, r23
    1cbc:	09 f4       	brne	.+2      	; 0x1cc0 <pulseIn+0x68>
    1cbe:	69 c0       	rjmp	.+210    	; 0x1d92 <pulseIn+0x13a>
    1cc0:	b7 01       	movw	r22, r14
    1cc2:	a6 01       	movw	r20, r12
    1cc4:	ec cf       	rjmp	.-40     	; 0x1c9e <pulseIn+0x46>
	}
	
	// wait for the pulse to start
	while ((port->IN & pin_bm) != stateMask) {
    1cc6:	90 85       	ldd	r25, Z+8	; 0x08
    1cc8:	98 23       	and	r25, r24
    1cca:	a9 13       	cpse	r26, r25
    1ccc:	08 c0       	rjmp	.+16     	; 0x1cde <pulseIn+0x86>
		if (numloops++ == maxloops) { return 0; }
	}
	
	// wait for the pulse to stop
	while ((port->IN & pin_bm) == stateMask) {
    1cce:	90 85       	ldd	r25, Z+8	; 0x08
    1cd0:	98 23       	and	r25, r24
    1cd2:	a9 17       	cp	r26, r25
    1cd4:	a1 f0       	breq	.+40     	; 0x1cfe <pulseIn+0xa6>
    1cd6:	c1 2c       	mov	r12, r1
    1cd8:	d1 2c       	mov	r13, r1
    1cda:	76 01       	movw	r14, r12
    1cdc:	2f c0       	rjmp	.+94     	; 0x1d3c <pulseIn+0xe4>
		if (numloops++ == maxloops) { return 0; }
	}
	
	// wait for the pulse to start
	while ((port->IN & pin_bm) != stateMask) {
		if (numloops++ == maxloops) { return 0; }
    1cde:	6a 01       	movw	r12, r20
    1ce0:	7b 01       	movw	r14, r22
    1ce2:	9f ef       	ldi	r25, 0xFF	; 255
    1ce4:	c9 1a       	sub	r12, r25
    1ce6:	d9 0a       	sbc	r13, r25
    1ce8:	e9 0a       	sbc	r14, r25
    1cea:	f9 0a       	sbc	r15, r25
    1cec:	04 17       	cp	r16, r20
    1cee:	15 07       	cpc	r17, r21
    1cf0:	26 07       	cpc	r18, r22
    1cf2:	37 07       	cpc	r19, r23
    1cf4:	09 f4       	brne	.+2      	; 0x1cf8 <pulseIn+0xa0>
    1cf6:	51 c0       	rjmp	.+162    	; 0x1d9a <pulseIn+0x142>
    1cf8:	b7 01       	movw	r22, r14
    1cfa:	a6 01       	movw	r20, r12
    1cfc:	e4 cf       	rjmp	.-56     	; 0x1cc6 <pulseIn+0x6e>
	}
	
	// wait for the pulse to stop
	while ((port->IN & pin_bm) == stateMask) {
		if (numloops++ == maxloops) { return 0; }
    1cfe:	40 17       	cp	r20, r16
    1d00:	51 07       	cpc	r21, r17
    1d02:	62 07       	cpc	r22, r18
    1d04:	73 07       	cpc	r23, r19
    1d06:	09 f4       	brne	.+2      	; 0x1d0a <pulseIn+0xb2>
    1d08:	4c c0       	rjmp	.+152    	; 0x1da2 <pulseIn+0x14a>
    1d0a:	c1 2c       	mov	r12, r1
    1d0c:	d1 2c       	mov	r13, r1
    1d0e:	76 01       	movw	r14, r12
    1d10:	0c c0       	rjmp	.+24     	; 0x1d2a <pulseIn+0xd2>
    1d12:	4a 01       	movw	r8, r20
    1d14:	5b 01       	movw	r10, r22
    1d16:	8c 0c       	add	r8, r12
    1d18:	9d 1c       	adc	r9, r13
    1d1a:	ae 1c       	adc	r10, r14
    1d1c:	bf 1c       	adc	r11, r15
    1d1e:	08 15       	cp	r16, r8
    1d20:	19 05       	cpc	r17, r9
    1d22:	2a 05       	cpc	r18, r10
    1d24:	3b 05       	cpc	r19, r11
    1d26:	09 f4       	brne	.+2      	; 0x1d2a <pulseIn+0xd2>
    1d28:	40 c0       	rjmp	.+128    	; 0x1daa <pulseIn+0x152>
		width++;
    1d2a:	9f ef       	ldi	r25, 0xFF	; 255
    1d2c:	c9 1a       	sub	r12, r25
    1d2e:	d9 0a       	sbc	r13, r25
    1d30:	e9 0a       	sbc	r14, r25
    1d32:	f9 0a       	sbc	r15, r25
	while ((port->IN & pin_bm) != stateMask) {
		if (numloops++ == maxloops) { return 0; }
	}
	
	// wait for the pulse to stop
	while ((port->IN & pin_bm) == stateMask) {
    1d34:	90 85       	ldd	r25, Z+8	; 0x08
    1d36:	98 23       	and	r25, r24
    1d38:	a9 17       	cp	r26, r25
    1d3a:	59 f3       	breq	.-42     	; 0x1d12 <pulseIn+0xba>

	// convert the reading to microseconds. The loop has been determined
	// to be 20 clock cycles long and have about 16 clocks between the edge
	// and the start of the loop. There will be some error introduced by
	// the interrupt handlers.
	return clockCyclesToMicroseconds(width * 21 + 16);
    1d3c:	b7 01       	movw	r22, r14
    1d3e:	a6 01       	movw	r20, r12
    1d40:	44 0f       	add	r20, r20
    1d42:	55 1f       	adc	r21, r21
    1d44:	66 1f       	adc	r22, r22
    1d46:	77 1f       	adc	r23, r23
    1d48:	44 0f       	add	r20, r20
    1d4a:	55 1f       	adc	r21, r21
    1d4c:	66 1f       	adc	r22, r22
    1d4e:	77 1f       	adc	r23, r23
    1d50:	db 01       	movw	r26, r22
    1d52:	ca 01       	movw	r24, r20
    1d54:	88 0f       	add	r24, r24
    1d56:	99 1f       	adc	r25, r25
    1d58:	aa 1f       	adc	r26, r26
    1d5a:	bb 1f       	adc	r27, r27
    1d5c:	88 0f       	add	r24, r24
    1d5e:	99 1f       	adc	r25, r25
    1d60:	aa 1f       	adc	r26, r26
    1d62:	bb 1f       	adc	r27, r27
    1d64:	84 0f       	add	r24, r20
    1d66:	95 1f       	adc	r25, r21
    1d68:	a6 1f       	adc	r26, r22
    1d6a:	b7 1f       	adc	r27, r23
    1d6c:	8c 0d       	add	r24, r12
    1d6e:	9d 1d       	adc	r25, r13
    1d70:	ae 1d       	adc	r26, r14
    1d72:	bf 1d       	adc	r27, r15
    1d74:	bc 01       	movw	r22, r24
    1d76:	cd 01       	movw	r24, r26
    1d78:	60 5f       	subi	r22, 0xF0	; 240
    1d7a:	7f 4f       	sbci	r23, 0xFF	; 255
    1d7c:	8f 4f       	sbci	r24, 0xFF	; 255
    1d7e:	9f 4f       	sbci	r25, 0xFF	; 255
    1d80:	28 e1       	ldi	r18, 0x18	; 24
    1d82:	30 e0       	ldi	r19, 0x00	; 0
    1d84:	40 e0       	ldi	r20, 0x00	; 0
    1d86:	50 e0       	ldi	r21, 0x00	; 0
    1d88:	0e 94 2e 34 	call	0x685c	; 0x685c <__udivmodsi4>
    1d8c:	ca 01       	movw	r24, r20
    1d8e:	b9 01       	movw	r22, r18
    1d90:	0f c0       	rjmp	.+30     	; 0x1db0 <pulseIn+0x158>
	unsigned long numloops = 0;
	unsigned long maxloops = microsecondsToClockCycles(timeout) / 16;
	
	// wait for any previous pulse to end
	while ((port->IN & pin_bm) == stateMask) {
		if (numloops++ == maxloops) { return 0; }
    1d92:	60 e0       	ldi	r22, 0x00	; 0
    1d94:	70 e0       	ldi	r23, 0x00	; 0
    1d96:	cb 01       	movw	r24, r22
    1d98:	0b c0       	rjmp	.+22     	; 0x1db0 <pulseIn+0x158>
	}
	
	// wait for the pulse to start
	while ((port->IN & pin_bm) != stateMask) {
		if (numloops++ == maxloops) { return 0; }
    1d9a:	60 e0       	ldi	r22, 0x00	; 0
    1d9c:	70 e0       	ldi	r23, 0x00	; 0
    1d9e:	cb 01       	movw	r24, r22
    1da0:	07 c0       	rjmp	.+14     	; 0x1db0 <pulseIn+0x158>
	}
	
	// wait for the pulse to stop
	while ((port->IN & pin_bm) == stateMask) {
		if (numloops++ == maxloops) { return 0; }
    1da2:	60 e0       	ldi	r22, 0x00	; 0
    1da4:	70 e0       	ldi	r23, 0x00	; 0
    1da6:	cb 01       	movw	r24, r22
    1da8:	03 c0       	rjmp	.+6      	; 0x1db0 <pulseIn+0x158>
    1daa:	60 e0       	ldi	r22, 0x00	; 0
    1dac:	70 e0       	ldi	r23, 0x00	; 0
    1dae:	cb 01       	movw	r24, r22
	// convert the reading to microseconds. The loop has been determined
	// to be 20 clock cycles long and have about 16 clocks between the edge
	// and the start of the loop. There will be some error introduced by
	// the interrupt handlers.
	return clockCyclesToMicroseconds(width * 21 + 16);
    1db0:	1f 91       	pop	r17
    1db2:	0f 91       	pop	r16
    1db4:	ff 90       	pop	r15
    1db6:	ef 90       	pop	r14
    1db8:	df 90       	pop	r13
    1dba:	cf 90       	pop	r12
    1dbc:	bf 90       	pop	r11
    1dbe:	af 90       	pop	r10
    1dc0:	9f 90       	pop	r9
    1dc2:	8f 90       	pop	r8
    1dc4:	08 95       	ret

00001dc6 <ElevatorReady>:
/* blockly functie */
void StopElevator() { StopLift(ELEVATOR_MOTOR_ID, EV_SWITCH_PIN); }


/* blockly functie */
bool ElevatorReady() { return LiftReady(EV_SWITCH_PIN); }
    1dc6:	80 91 0a 20 	lds	r24, 0x200A	; 0x80200a <elevator_ready>
    1dca:	82 95       	swap	r24
    1dcc:	81 70       	andi	r24, 0x01	; 1
    1dce:	08 95       	ret

00001dd0 <KabelbaanReady>:
/* blockly functie */											//block nog niet gemplementeerd in blockly 
void StopKabelbaan() { StopLift(KABELBAAN_MOTOR_ID, KB_SWITCH_PIN); }


/* blockly functie */											//block nog niet gemplementeerd in blockly 
bool KabelbaanReady() { return LiftReady(KB_SWITCH_PIN); }
    1dd0:	80 91 0a 20 	lds	r24, 0x200A	; 0x80200a <elevator_ready>
    1dd4:	81 70       	andi	r24, 0x01	; 1
    1dd6:	08 95       	ret

00001dd8 <LiftReady>:
}


bool LiftReady(uint8_t switch_pin)
{
	return (elevator_ready & switch_pin);
    1dd8:	90 91 0a 20 	lds	r25, 0x200A	; 0x80200a <elevator_ready>
    1ddc:	98 23       	and	r25, r24
    1dde:	81 e0       	ldi	r24, 0x01	; 1
    1de0:	09 f4       	brne	.+2      	; 0x1de4 <LiftReady+0xc>
    1de2:	80 e0       	ldi	r24, 0x00	; 0
}
    1de4:	08 95       	ret

00001de6 <ResetLift>:


/* set variables & clear interrupts */
void ResetLift(uint8_t switch_pin)
{
	elevator_ready |= switch_pin; //set ready bit
    1de6:	90 91 0a 20 	lds	r25, 0x200A	; 0x80200a <elevator_ready>
    1dea:	98 2b       	or	r25, r24
    1dec:	90 93 0a 20 	sts	0x200A, r25	; 0x80200a <elevator_ready>

	//disable listen interrupt on pin
	PORTK_INT0MASK &= ~(switch_pin);
    1df0:	ea e2       	ldi	r30, 0x2A	; 42
    1df2:	f7 e0       	ldi	r31, 0x07	; 7
    1df4:	90 81       	ld	r25, Z
    1df6:	80 95       	com	r24
    1df8:	89 23       	and	r24, r25
    1dfa:	80 83       	st	Z, r24
    1dfc:	08 95       	ret

00001dfe <StopLift>:
	}
}


void StopLift(uint8_t motor_id, uint8_t switch_pin)
{
    1dfe:	ff 92       	push	r15
    1e00:	0f 93       	push	r16
    1e02:	1f 93       	push	r17
    1e04:	cf 93       	push	r28
    1e06:	df 93       	push	r29
    1e08:	1f 92       	push	r1
    1e0a:	cd b7       	in	r28, 0x3d	; 61
    1e0c:	de b7       	in	r29, 0x3e	; 62
    1e0e:	f6 2e       	mov	r15, r22
	char data[]={MOTOR_OFF};
    1e10:	19 82       	std	Y+1, r1	; 0x01
	stepperWriteRegister(MOTOR_ENABLE_REG, data, sizeof(data)/sizeof(*data),motor_id,USARTE1);
    1e12:	00 eb       	ldi	r16, 0xB0	; 176
    1e14:	1a e0       	ldi	r17, 0x0A	; 10
    1e16:	28 2f       	mov	r18, r24
    1e18:	41 e0       	ldi	r20, 0x01	; 1
    1e1a:	be 01       	movw	r22, r28
    1e1c:	6f 5f       	subi	r22, 0xFF	; 255
    1e1e:	7f 4f       	sbci	r23, 0xFF	; 255
    1e20:	8c e4       	ldi	r24, 0x4C	; 76
    1e22:	0e 94 07 15 	call	0x2a0e	; 0x2a0e <_Z20stepperWriteRegisterhPKchhR12USART_struct>
	ResetLift(switch_pin);
    1e26:	8f 2d       	mov	r24, r15
    1e28:	0e 94 f3 0e 	call	0x1de6	; 0x1de6 <ResetLift>
}
    1e2c:	0f 90       	pop	r0
    1e2e:	df 91       	pop	r29
    1e30:	cf 91       	pop	r28
    1e32:	1f 91       	pop	r17
    1e34:	0f 91       	pop	r16
    1e36:	ff 90       	pop	r15
    1e38:	08 95       	ret

00001e3a <StopElevator>:
/* blockly functie */
void MoveElevator(bool direction) { MoveLift(direction, ELEVATOR_MOTOR_ID, EV_SWITCH_PIN); }


/* blockly functie */
void StopElevator() { StopLift(ELEVATOR_MOTOR_ID, EV_SWITCH_PIN); }
    1e3a:	60 e1       	ldi	r22, 0x10	; 16
    1e3c:	81 e0       	ldi	r24, 0x01	; 1
    1e3e:	0e 94 ff 0e 	call	0x1dfe	; 0x1dfe <StopLift>
    1e42:	08 95       	ret

00001e44 <StopKabelbaan>:
/* blockly functie */											//block nog niet gemplementeerd in blockly 
void MoveKabelbaan(bool direction) { MoveLift(direction, KABELBAAN_MOTOR_ID, KB_SWITCH_PIN); }


/* blockly functie */											//block nog niet gemplementeerd in blockly 
void StopKabelbaan() { StopLift(KABELBAAN_MOTOR_ID, KB_SWITCH_PIN); }
    1e44:	61 e0       	ldi	r22, 0x01	; 1
    1e46:	84 e0       	ldi	r24, 0x04	; 4
    1e48:	0e 94 ff 0e 	call	0x1dfe	; 0x1dfe <StopLift>
    1e4c:	08 95       	ret

00001e4e <LiftISR>:
void LiftISR(uint8_t motor_id, uint8_t switch_pin)
{
//	if (elevator_ready & switch_pin) { return; }						//lift was niet actief, ISR stopt
	
	/* switch is ingedrukt (NC, hoog wanneer ingedrukt) */
	if (PORTK_IN & switch_pin) {
    1e4e:	90 91 28 07 	lds	r25, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    1e52:	96 23       	and	r25, r22
    1e54:	59 f0       	breq	.+22     	; 0x1e6c <LiftISR+0x1e>
		ChangeDirectionStepper(!(ev_direction & switch_pin), motor_id);	//teruggaan totdat switch weer is losgelaten
    1e56:	90 91 2e 22 	lds	r25, 0x222E	; 0x80222e <ev_direction>
    1e5a:	69 23       	and	r22, r25
    1e5c:	91 e0       	ldi	r25, 0x01	; 1
    1e5e:	09 f0       	breq	.+2      	; 0x1e62 <LiftISR+0x14>
    1e60:	90 e0       	ldi	r25, 0x00	; 0
    1e62:	68 2f       	mov	r22, r24
    1e64:	89 2f       	mov	r24, r25
    1e66:	0e 94 5c 15 	call	0x2ab8	; 0x2ab8 <_Z22ChangeDirectionStepperbh>
    1e6a:	08 95       	ret
		
	/* switch is losgelaten (closed circuit) */
	} else {
		StopLift(motor_id, switch_pin);								//lift stopzetten en interrupts uitzetten
    1e6c:	0e 94 ff 0e 	call	0x1dfe	; 0x1dfe <StopLift>
    1e70:	08 95       	ret

00001e72 <EVSetPullUp>:
}


void EVSetPullUp(uint8_t switch_pin)
{
	switch(switch_pin)				//pullup
    1e72:	88 30       	cpi	r24, 0x08	; 8
    1e74:	29 f1       	breq	.+74     	; 0x1ec0 <EVSetPullUp+0x4e>
    1e76:	38 f4       	brcc	.+14     	; 0x1e86 <EVSetPullUp+0x14>
    1e78:	82 30       	cpi	r24, 0x02	; 2
    1e7a:	b1 f0       	breq	.+44     	; 0x1ea8 <EVSetPullUp+0x36>
    1e7c:	84 30       	cpi	r24, 0x04	; 4
    1e7e:	d1 f0       	breq	.+52     	; 0x1eb4 <EVSetPullUp+0x42>
    1e80:	81 30       	cpi	r24, 0x01	; 1
    1e82:	d9 f5       	brne	.+118    	; 0x1efa <EVSetPullUp+0x88>
    1e84:	0b c0       	rjmp	.+22     	; 0x1e9c <EVSetPullUp+0x2a>
    1e86:	80 32       	cpi	r24, 0x20	; 32
    1e88:	39 f1       	breq	.+78     	; 0x1ed8 <EVSetPullUp+0x66>
    1e8a:	18 f4       	brcc	.+6      	; 0x1e92 <EVSetPullUp+0x20>
    1e8c:	80 31       	cpi	r24, 0x10	; 16
    1e8e:	f1 f0       	breq	.+60     	; 0x1ecc <EVSetPullUp+0x5a>
    1e90:	34 c0       	rjmp	.+104    	; 0x1efa <EVSetPullUp+0x88>
    1e92:	80 34       	cpi	r24, 0x40	; 64
    1e94:	39 f1       	breq	.+78     	; 0x1ee4 <EVSetPullUp+0x72>
    1e96:	80 38       	cpi	r24, 0x80	; 128
    1e98:	59 f1       	breq	.+86     	; 0x1ef0 <EVSetPullUp+0x7e>
    1e9a:	2f c0       	rjmp	.+94     	; 0x1efa <EVSetPullUp+0x88>
	{
		case PIN0_bm: PORTK_PIN0CTRL |= PORT_OPC_PULLUP_gc; break;
    1e9c:	e0 e3       	ldi	r30, 0x30	; 48
    1e9e:	f7 e0       	ldi	r31, 0x07	; 7
    1ea0:	90 81       	ld	r25, Z
    1ea2:	98 61       	ori	r25, 0x18	; 24
    1ea4:	90 83       	st	Z, r25
    1ea6:	29 c0       	rjmp	.+82     	; 0x1efa <EVSetPullUp+0x88>
		case PIN1_bm: PORTK_PIN1CTRL |= PORT_OPC_PULLUP_gc; break;
    1ea8:	e1 e3       	ldi	r30, 0x31	; 49
    1eaa:	f7 e0       	ldi	r31, 0x07	; 7
    1eac:	90 81       	ld	r25, Z
    1eae:	98 61       	ori	r25, 0x18	; 24
    1eb0:	90 83       	st	Z, r25
    1eb2:	23 c0       	rjmp	.+70     	; 0x1efa <EVSetPullUp+0x88>
		case PIN2_bm: PORTK_PIN2CTRL |= PORT_OPC_PULLUP_gc; break;
    1eb4:	e2 e3       	ldi	r30, 0x32	; 50
    1eb6:	f7 e0       	ldi	r31, 0x07	; 7
    1eb8:	90 81       	ld	r25, Z
    1eba:	98 61       	ori	r25, 0x18	; 24
    1ebc:	90 83       	st	Z, r25
    1ebe:	1d c0       	rjmp	.+58     	; 0x1efa <EVSetPullUp+0x88>
		case PIN3_bm: PORTK_PIN3CTRL |= PORT_OPC_PULLUP_gc; break;
    1ec0:	e3 e3       	ldi	r30, 0x33	; 51
    1ec2:	f7 e0       	ldi	r31, 0x07	; 7
    1ec4:	90 81       	ld	r25, Z
    1ec6:	98 61       	ori	r25, 0x18	; 24
    1ec8:	90 83       	st	Z, r25
    1eca:	17 c0       	rjmp	.+46     	; 0x1efa <EVSetPullUp+0x88>
		case PIN4_bm: PORTK_PIN4CTRL |= PORT_OPC_PULLUP_gc; break;
    1ecc:	e4 e3       	ldi	r30, 0x34	; 52
    1ece:	f7 e0       	ldi	r31, 0x07	; 7
    1ed0:	90 81       	ld	r25, Z
    1ed2:	98 61       	ori	r25, 0x18	; 24
    1ed4:	90 83       	st	Z, r25
    1ed6:	11 c0       	rjmp	.+34     	; 0x1efa <EVSetPullUp+0x88>
		case PIN5_bm: PORTK_PIN5CTRL |= PORT_OPC_PULLUP_gc; break;
    1ed8:	e5 e3       	ldi	r30, 0x35	; 53
    1eda:	f7 e0       	ldi	r31, 0x07	; 7
    1edc:	90 81       	ld	r25, Z
    1ede:	98 61       	ori	r25, 0x18	; 24
    1ee0:	90 83       	st	Z, r25
    1ee2:	0b c0       	rjmp	.+22     	; 0x1efa <EVSetPullUp+0x88>
		case PIN6_bm: PORTK_PIN6CTRL |= PORT_OPC_PULLUP_gc; break;
    1ee4:	e6 e3       	ldi	r30, 0x36	; 54
    1ee6:	f7 e0       	ldi	r31, 0x07	; 7
    1ee8:	90 81       	ld	r25, Z
    1eea:	98 61       	ori	r25, 0x18	; 24
    1eec:	90 83       	st	Z, r25
    1eee:	05 c0       	rjmp	.+10     	; 0x1efa <EVSetPullUp+0x88>
		case PIN7_bm: PORTK_PIN7CTRL |= PORT_OPC_PULLUP_gc; break;
    1ef0:	e7 e3       	ldi	r30, 0x37	; 55
    1ef2:	f7 e0       	ldi	r31, 0x07	; 7
    1ef4:	90 81       	ld	r25, Z
    1ef6:	98 61       	ori	r25, 0x18	; 24
    1ef8:	90 83       	st	Z, r25
	}
//	PORTK_OUT |= switch_pin;		//totem-pole set pin high
	PORTK_DIR &= ~(switch_pin);		//pin set as input
    1efa:	e0 e2       	ldi	r30, 0x20	; 32
    1efc:	f7 e0       	ldi	r31, 0x07	; 7
    1efe:	90 81       	ld	r25, Z
    1f00:	80 95       	com	r24
    1f02:	89 23       	and	r24, r25
    1f04:	80 83       	st	Z, r24
    1f06:	08 95       	ret

00001f08 <EVSetInterrupt>:
}


void EVSetInterrupt(uint8_t switch_pin)
{
	PORTK_INT0MASK |= switch_pin;		//pin listen interrupt
    1f08:	ea e2       	ldi	r30, 0x2A	; 42
    1f0a:	f7 e0       	ldi	r31, 0x07	; 7
    1f0c:	90 81       	ld	r25, Z
    1f0e:	98 2b       	or	r25, r24
    1f10:	90 83       	st	Z, r25
	switch(switch_pin)					//sense both edges
    1f12:	88 30       	cpi	r24, 0x08	; 8
    1f14:	11 f1       	breq	.+68     	; 0x1f5a <EVSetInterrupt+0x52>
    1f16:	38 f4       	brcc	.+14     	; 0x1f26 <EVSetInterrupt+0x1e>
    1f18:	82 30       	cpi	r24, 0x02	; 2
    1f1a:	a9 f0       	breq	.+42     	; 0x1f46 <EVSetInterrupt+0x3e>
    1f1c:	84 30       	cpi	r24, 0x04	; 4
    1f1e:	c1 f0       	breq	.+48     	; 0x1f50 <EVSetInterrupt+0x48>
    1f20:	81 30       	cpi	r24, 0x01	; 1
    1f22:	99 f5       	brne	.+102    	; 0x1f8a <EVSetInterrupt+0x82>
    1f24:	0b c0       	rjmp	.+22     	; 0x1f3c <EVSetInterrupt+0x34>
    1f26:	80 32       	cpi	r24, 0x20	; 32
    1f28:	11 f1       	breq	.+68     	; 0x1f6e <EVSetInterrupt+0x66>
    1f2a:	18 f4       	brcc	.+6      	; 0x1f32 <EVSetInterrupt+0x2a>
    1f2c:	80 31       	cpi	r24, 0x10	; 16
    1f2e:	d1 f0       	breq	.+52     	; 0x1f64 <EVSetInterrupt+0x5c>
    1f30:	2c c0       	rjmp	.+88     	; 0x1f8a <EVSetInterrupt+0x82>
    1f32:	80 34       	cpi	r24, 0x40	; 64
    1f34:	09 f1       	breq	.+66     	; 0x1f78 <EVSetInterrupt+0x70>
    1f36:	80 38       	cpi	r24, 0x80	; 128
    1f38:	21 f1       	breq	.+72     	; 0x1f82 <EVSetInterrupt+0x7a>
    1f3a:	27 c0       	rjmp	.+78     	; 0x1f8a <EVSetInterrupt+0x82>
	{
		case PIN0_bm: PORTK_PIN0CTRL |= PORT_ISC_BOTHEDGES_gc; break;
    1f3c:	e0 e3       	ldi	r30, 0x30	; 48
    1f3e:	f7 e0       	ldi	r31, 0x07	; 7
    1f40:	80 81       	ld	r24, Z
    1f42:	80 83       	st	Z, r24
    1f44:	22 c0       	rjmp	.+68     	; 0x1f8a <EVSetInterrupt+0x82>
		case PIN1_bm: PORTK_PIN1CTRL |= PORT_ISC_BOTHEDGES_gc; break;
    1f46:	e1 e3       	ldi	r30, 0x31	; 49
    1f48:	f7 e0       	ldi	r31, 0x07	; 7
    1f4a:	80 81       	ld	r24, Z
    1f4c:	80 83       	st	Z, r24
    1f4e:	1d c0       	rjmp	.+58     	; 0x1f8a <EVSetInterrupt+0x82>
		case PIN2_bm: PORTK_PIN2CTRL |= PORT_ISC_BOTHEDGES_gc; break;
    1f50:	e2 e3       	ldi	r30, 0x32	; 50
    1f52:	f7 e0       	ldi	r31, 0x07	; 7
    1f54:	80 81       	ld	r24, Z
    1f56:	80 83       	st	Z, r24
    1f58:	18 c0       	rjmp	.+48     	; 0x1f8a <EVSetInterrupt+0x82>
		case PIN3_bm: PORTK_PIN3CTRL |= PORT_ISC_BOTHEDGES_gc; break;
    1f5a:	e3 e3       	ldi	r30, 0x33	; 51
    1f5c:	f7 e0       	ldi	r31, 0x07	; 7
    1f5e:	80 81       	ld	r24, Z
    1f60:	80 83       	st	Z, r24
    1f62:	13 c0       	rjmp	.+38     	; 0x1f8a <EVSetInterrupt+0x82>
		case PIN4_bm: PORTK_PIN4CTRL |= PORT_ISC_BOTHEDGES_gc; break;
    1f64:	e4 e3       	ldi	r30, 0x34	; 52
    1f66:	f7 e0       	ldi	r31, 0x07	; 7
    1f68:	80 81       	ld	r24, Z
    1f6a:	80 83       	st	Z, r24
    1f6c:	0e c0       	rjmp	.+28     	; 0x1f8a <EVSetInterrupt+0x82>
		case PIN5_bm: PORTK_PIN5CTRL |= PORT_ISC_BOTHEDGES_gc; break;
    1f6e:	e5 e3       	ldi	r30, 0x35	; 53
    1f70:	f7 e0       	ldi	r31, 0x07	; 7
    1f72:	80 81       	ld	r24, Z
    1f74:	80 83       	st	Z, r24
    1f76:	09 c0       	rjmp	.+18     	; 0x1f8a <EVSetInterrupt+0x82>
		case PIN6_bm: PORTK_PIN6CTRL |= PORT_ISC_BOTHEDGES_gc; break;
    1f78:	e6 e3       	ldi	r30, 0x36	; 54
    1f7a:	f7 e0       	ldi	r31, 0x07	; 7
    1f7c:	80 81       	ld	r24, Z
    1f7e:	80 83       	st	Z, r24
    1f80:	04 c0       	rjmp	.+8      	; 0x1f8a <EVSetInterrupt+0x82>
		case PIN7_bm: PORTK_PIN7CTRL |= PORT_ISC_BOTHEDGES_gc; break;
    1f82:	e7 e3       	ldi	r30, 0x37	; 55
    1f84:	f7 e0       	ldi	r31, 0x07	; 7
    1f86:	80 81       	ld	r24, Z
    1f88:	80 83       	st	Z, r24
	}
	PORTK_INTCTRL |= PORT_INT0LVL0_bm;	//enable interrupt at low level
    1f8a:	e9 e2       	ldi	r30, 0x29	; 41
    1f8c:	f7 e0       	ldi	r31, 0x07	; 7
    1f8e:	80 81       	ld	r24, Z
    1f90:	81 60       	ori	r24, 0x01	; 1
    1f92:	80 83       	st	Z, r24
    1f94:	08 95       	ret

00001f96 <ConfLift>:
}


/* set variables & interrupts, return 1 als de stepper mag starten */
bool ConfLift(bool direction, uint8_t switch_pin)
{
    1f96:	cf 93       	push	r28
    1f98:	df 93       	push	r29
    1f9a:	d8 2f       	mov	r29, r24
    1f9c:	c6 2f       	mov	r28, r22
	//switches mogen niet ingedrukt zijn (NC switches, ingedruk wanneer signaal hoog)
	EVSetPullUp(switch_pin);
    1f9e:	86 2f       	mov	r24, r22
    1fa0:	0e 94 39 0f 	call	0x1e72	; 0x1e72 <EVSetPullUp>
    1fa4:	2f e7       	ldi	r18, 0x7F	; 127
    1fa6:	82 e3       	ldi	r24, 0x32	; 50
    1fa8:	92 e0       	ldi	r25, 0x02	; 2
    1faa:	21 50       	subi	r18, 0x01	; 1
    1fac:	80 40       	sbci	r24, 0x00	; 0
    1fae:	90 40       	sbci	r25, 0x00	; 0
    1fb0:	e1 f7       	brne	.-8      	; 0x1faa <ConfLift+0x14>
    1fb2:	00 c0       	rjmp	.+0      	; 0x1fb4 <ConfLift+0x1e>
    1fb4:	00 00       	nop
	_delay_ms(30);									//storing op pin weg laten gaan
	if (PORTK_IN & switch_pin) { return 0; }		//stepper mag niet starten, er is een schakelaar ingedrukt of kabelbreuk, stop
    1fb6:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    1fba:	8c 23       	and	r24, r28
    1fbc:	d9 f4       	brne	.+54     	; 0x1ff4 <ConfLift+0x5e>
	 * al naar de andere positie mag gaan (en dit wordt 1x aangeroepen 
	 * in blockly), dan wordt dit niet uitgevoerd
	 */
	
	//richting opslaan voor ISR
	if (direction) {
    1fbe:	dd 23       	and	r29, r29
    1fc0:	31 f0       	breq	.+12     	; 0x1fce <ConfLift+0x38>
		ev_direction |= switch_pin; //set bit
    1fc2:	80 91 2e 22 	lds	r24, 0x222E	; 0x80222e <ev_direction>
    1fc6:	8c 2b       	or	r24, r28
    1fc8:	80 93 2e 22 	sts	0x222E, r24	; 0x80222e <ev_direction>
    1fcc:	07 c0       	rjmp	.+14     	; 0x1fdc <ConfLift+0x46>
	} else {
		ev_direction &= ~(switch_pin); //clear bit
    1fce:	90 91 2e 22 	lds	r25, 0x222E	; 0x80222e <ev_direction>
    1fd2:	8c 2f       	mov	r24, r28
    1fd4:	80 95       	com	r24
    1fd6:	89 23       	and	r24, r25
    1fd8:	80 93 2e 22 	sts	0x222E, r24	; 0x80222e <ev_direction>
	}
	elevator_ready &= ~(switch_pin); //clear ready bit
    1fdc:	8c 2f       	mov	r24, r28
    1fde:	80 95       	com	r24
    1fe0:	90 91 0a 20 	lds	r25, 0x200A	; 0x80200a <elevator_ready>
    1fe4:	89 23       	and	r24, r25
    1fe6:	80 93 0a 20 	sts	0x200A, r24	; 0x80200a <elevator_ready>
	
	//set interrupts
	EVSetInterrupt(switch_pin);
    1fea:	8c 2f       	mov	r24, r28
    1fec:	0e 94 84 0f 	call	0x1f08	; 0x1f08 <EVSetInterrupt>

	return 1; //stepper mag starten
    1ff0:	81 e0       	ldi	r24, 0x01	; 1
    1ff2:	01 c0       	rjmp	.+2      	; 0x1ff6 <ConfLift+0x60>
bool ConfLift(bool direction, uint8_t switch_pin)
{
	//switches mogen niet ingedrukt zijn (NC switches, ingedruk wanneer signaal hoog)
	EVSetPullUp(switch_pin);
	_delay_ms(30);									//storing op pin weg laten gaan
	if (PORTK_IN & switch_pin) { return 0; }		//stepper mag niet starten, er is een schakelaar ingedrukt of kabelbreuk, stop
    1ff4:	80 e0       	ldi	r24, 0x00	; 0
	
	//set interrupts
	EVSetInterrupt(switch_pin);

	return 1; //stepper mag starten
}
    1ff6:	df 91       	pop	r29
    1ff8:	cf 91       	pop	r28
    1ffa:	08 95       	ret

00001ffc <MoveLift>:
/* blockly functie */											//block nog niet gemplementeerd in blockly 
bool KabelbaanReady() { return LiftReady(KB_SWITCH_PIN); }


void MoveLift(bool direction, uint8_t motor_id, uint8_t switch_pin)
{
    1ffc:	ef 92       	push	r14
    1ffe:	ff 92       	push	r15
    2000:	0f 93       	push	r16
    2002:	1f 93       	push	r17
    2004:	cf 93       	push	r28
    2006:	df 93       	push	r29
    2008:	cd b7       	in	r28, 0x3d	; 61
    200a:	de b7       	in	r29, 0x3e	; 62
    200c:	28 97       	sbiw	r28, 0x08	; 8
    200e:	cd bf       	out	0x3d, r28	; 61
    2010:	de bf       	out	0x3e, r29	; 62
    2012:	f8 2e       	mov	r15, r24
    2014:	e6 2e       	mov	r14, r22
	if (ConfLift(direction, switch_pin)) {
    2016:	64 2f       	mov	r22, r20
    2018:	0e 94 cb 0f 	call	0x1f96	; 0x1f96 <ConfLift>
    201c:	88 23       	and	r24, r24
    201e:	11 f1       	breq	.+68     	; 0x2064 <MoveLift+0x68>
		//TODO wanneer de INT0 interrupt hier optreedt kan de stepper de verkeerde richting opgaan
		
		char directiondata[]={direction};
    2020:	f8 86       	std	Y+8, r15	; 0x08
		stepperWriteRegister(DIRECTION_REG,directiondata,sizeof(directiondata)/sizeof(*directiondata),motor_id, USARTE1);
    2022:	00 eb       	ldi	r16, 0xB0	; 176
    2024:	1a e0       	ldi	r17, 0x0A	; 10
    2026:	2e 2d       	mov	r18, r14
    2028:	41 e0       	ldi	r20, 0x01	; 1
    202a:	be 01       	movw	r22, r28
    202c:	68 5f       	subi	r22, 0xF8	; 248
    202e:	7f 4f       	sbci	r23, 0xFF	; 255
    2030:	8a e4       	ldi	r24, 0x4A	; 74
    2032:	0e 94 07 15 	call	0x2a0e	; 0x2a0e <_Z20stepperWriteRegisterhPKchhR12USART_struct>
		char data[]={0x03,0x66,0xFF,0xFF,direction,MOTOR_PWR_MIN,MOTOR_ON};
    2036:	be 01       	movw	r22, r28
    2038:	6f 5f       	subi	r22, 0xFF	; 255
    203a:	7f 4f       	sbci	r23, 0xFF	; 255
    203c:	87 e0       	ldi	r24, 0x07	; 7
    203e:	fb 01       	movw	r30, r22
    2040:	11 92       	st	Z+, r1
    2042:	8a 95       	dec	r24
    2044:	e9 f7       	brne	.-6      	; 0x2040 <MoveLift+0x44>
    2046:	83 e0       	ldi	r24, 0x03	; 3
    2048:	89 83       	std	Y+1, r24	; 0x01
    204a:	86 e6       	ldi	r24, 0x66	; 102
    204c:	8a 83       	std	Y+2, r24	; 0x02
    204e:	8f ef       	ldi	r24, 0xFF	; 255
    2050:	8b 83       	std	Y+3, r24	; 0x03
    2052:	8c 83       	std	Y+4, r24	; 0x04
    2054:	81 e0       	ldi	r24, 0x01	; 1
    2056:	8f 83       	std	Y+7, r24	; 0x07
    2058:	fd 82       	std	Y+5, r15	; 0x05
		stepperWriteRegister(STEPS_PS_HREG,data,sizeof(data)/sizeof(*data),motor_id,USARTE1);
    205a:	2e 2d       	mov	r18, r14
    205c:	47 e0       	ldi	r20, 0x07	; 7
    205e:	86 e4       	ldi	r24, 0x46	; 70
    2060:	0e 94 07 15 	call	0x2a0e	; 0x2a0e <_Z20stepperWriteRegisterhPKchhR12USART_struct>
	}
}
    2064:	28 96       	adiw	r28, 0x08	; 8
    2066:	cd bf       	out	0x3d, r28	; 61
    2068:	de bf       	out	0x3e, r29	; 62
    206a:	df 91       	pop	r29
    206c:	cf 91       	pop	r28
    206e:	1f 91       	pop	r17
    2070:	0f 91       	pop	r16
    2072:	ff 90       	pop	r15
    2074:	ef 90       	pop	r14
    2076:	08 95       	ret

00002078 <MoveElevator>:
 * functies toegevoegd worden die met een ander motor ID en switch pin werken, zoals de 
 * kabelbaan functies. Pas ook de ISR in main.cpp aan. 
 */

/* blockly functie */
void MoveElevator(bool direction) { MoveLift(direction, ELEVATOR_MOTOR_ID, EV_SWITCH_PIN); }
    2078:	40 e1       	ldi	r20, 0x10	; 16
    207a:	61 e0       	ldi	r22, 0x01	; 1
    207c:	0e 94 fe 0f 	call	0x1ffc	; 0x1ffc <MoveLift>
    2080:	08 95       	ret

00002082 <MoveKabelbaan>:
/* blockly functie */
bool ElevatorReady() { return LiftReady(EV_SWITCH_PIN); }
	

/* blockly functie */											//block nog niet gemplementeerd in blockly 
void MoveKabelbaan(bool direction) { MoveLift(direction, KABELBAAN_MOTOR_ID, KB_SWITCH_PIN); }
    2082:	41 e0       	ldi	r20, 0x01	; 1
    2084:	64 e0       	ldi	r22, 0x04	; 4
    2086:	0e 94 fe 0f 	call	0x1ffc	; 0x1ffc <MoveLift>
    208a:	08 95       	ret

0000208c <SAPosition>:
/* 
 * de bitmask van switch_pin wordt gebruikt om te berekenen hoeveel sa_position 
 * geshift moet worden om de waarde voor deze sorteerarm te krijgen 
 */
uint16_t SAPosition(uint8_t switch_pin)
{
    208c:	0f 93       	push	r16
    208e:	1f 93       	push	r17
	uint8_t i = (uint8_t) (sa_position >> (8*__builtin_ctz(switch_pin)));
    2090:	90 e0       	ldi	r25, 0x00	; 0
    2092:	0e 94 78 34 	call	0x68f0	; 0x68f0 <__ctzhi2>
	return (uint16_t) i;
    2096:	8c 01       	movw	r16, r24
    2098:	00 0f       	add	r16, r16
    209a:	11 1f       	adc	r17, r17
    209c:	00 0f       	add	r16, r16
    209e:	11 1f       	adc	r17, r17
    20a0:	00 0f       	add	r16, r16
    20a2:	11 1f       	adc	r17, r17
    20a4:	20 91 37 22 	lds	r18, 0x2237	; 0x802237 <sa_position>
    20a8:	30 91 38 22 	lds	r19, 0x2238	; 0x802238 <sa_position+0x1>
    20ac:	40 91 39 22 	lds	r20, 0x2239	; 0x802239 <sa_position+0x2>
    20b0:	50 91 3a 22 	lds	r21, 0x223A	; 0x80223a <sa_position+0x3>
    20b4:	60 91 3b 22 	lds	r22, 0x223B	; 0x80223b <sa_position+0x4>
    20b8:	70 91 3c 22 	lds	r23, 0x223C	; 0x80223c <sa_position+0x5>
    20bc:	80 91 3d 22 	lds	r24, 0x223D	; 0x80223d <sa_position+0x6>
    20c0:	90 91 3e 22 	lds	r25, 0x223E	; 0x80223e <sa_position+0x7>
    20c4:	0e 94 c0 34 	call	0x6980	; 0x6980 <__lshrdi3>
}
    20c8:	82 2f       	mov	r24, r18
    20ca:	90 e0       	ldi	r25, 0x00	; 0
    20cc:	1f 91       	pop	r17
    20ce:	0f 91       	pop	r16
    20d0:	08 95       	ret

000020d2 <SorterArmPosition>:
/* blockly functie */
void MoveSorterArmIndex(uint16_t i) { MoveSAIndex(i, &sa1); }


/* blockly functie */
uint16_t SorterArmPosition() { return SAPosition(sa1.switch_pin); }
    20d2:	81 e0       	ldi	r24, 0x01	; 1
    20d4:	0e 94 46 10 	call	0x208c	; 0x208c <SAPosition>
    20d8:	08 95       	ret

000020da <LocatieIsBereikbaar>:
		}
	}
}


bool LocatieIsBereikbaar(bool dir, uint16_t amount, SorterArm_t *sa) {
    20da:	0f 93       	push	r16
    20dc:	1f 93       	push	r17
    20de:	cf 93       	push	r28
    20e0:	df 93       	push	r29
    20e2:	8b 01       	movw	r16, r22
    20e4:	ea 01       	movw	r28, r20
	//direction 1 van switch af, 0 op switch aan
	if (dir) {
    20e6:	88 23       	and	r24, r24
    20e8:	69 f0       	breq	.+26     	; 0x2104 <LocatieIsBereikbaar+0x2a>
		if ((int) (SAPosition(sa->switch_pin) + (int) amount) <= sa->maxpos) { //locatie is bereikbaar
    20ea:	88 81       	ld	r24, Y
    20ec:	0e 94 46 10 	call	0x208c	; 0x208c <SAPosition>
    20f0:	08 0f       	add	r16, r24
    20f2:	19 1f       	adc	r17, r25
    20f4:	2a 81       	ldd	r18, Y+2	; 0x02
    20f6:	30 e0       	ldi	r19, 0x00	; 0
    20f8:	81 e0       	ldi	r24, 0x01	; 1
    20fa:	20 17       	cp	r18, r16
    20fc:	31 07       	cpc	r19, r17
    20fe:	7c f4       	brge	.+30     	; 0x211e <LocatieIsBereikbaar+0x44>
    2100:	80 e0       	ldi	r24, 0x00	; 0
    2102:	0d c0       	rjmp	.+26     	; 0x211e <LocatieIsBereikbaar+0x44>
			return 1;
		} else {
			return 0;
		}
	} else {
		if ((int) (SAPosition(sa->switch_pin) - (int) amount) >= sa->minpos) { //locatie is bereikbaar
    2104:	88 81       	ld	r24, Y
    2106:	0e 94 46 10 	call	0x208c	; 0x208c <SAPosition>
    210a:	ac 01       	movw	r20, r24
    210c:	40 1b       	sub	r20, r16
    210e:	51 0b       	sbc	r21, r17
    2110:	29 81       	ldd	r18, Y+1	; 0x01
    2112:	30 e0       	ldi	r19, 0x00	; 0
    2114:	81 e0       	ldi	r24, 0x01	; 1
    2116:	42 17       	cp	r20, r18
    2118:	53 07       	cpc	r21, r19
    211a:	0c f4       	brge	.+2      	; 0x211e <LocatieIsBereikbaar+0x44>
    211c:	80 e0       	ldi	r24, 0x00	; 0
			return 1;
		} else {
			return 0;
		}
	}
}
    211e:	df 91       	pop	r29
    2120:	cf 91       	pop	r28
    2122:	1f 91       	pop	r17
    2124:	0f 91       	pop	r16
    2126:	08 95       	ret

00002128 <SetSAPosition>:
 * de bitmask van switch_pin wordt gebruikt om te berekenen hoeveel de inputwaarde 
 * geshift moet worden om naar de locatie van deze sorteerarm te schrijven 
 * http://www.interviewdruid.com/copy-bits-from-one-integer-to-another/ 
 */
void SetSAPosition(uint8_t i, uint8_t switch_pin)
{
    2128:	6f 92       	push	r6
    212a:	7f 92       	push	r7
    212c:	8f 92       	push	r8
    212e:	9f 92       	push	r9
    2130:	af 92       	push	r10
    2132:	bf 92       	push	r11
    2134:	cf 92       	push	r12
    2136:	df 92       	push	r13
    2138:	ef 92       	push	r14
    213a:	ff 92       	push	r15
    213c:	0f 93       	push	r16
    213e:	1f 93       	push	r17
    2140:	cf 93       	push	r28
    2142:	df 93       	push	r29
    2144:	28 2f       	mov	r18, r24
	uint64_t ones_mask = ~((uint64_t) 0);			//allemaal 1-en
	ones_mask >>= (64-8);							//...0011111111
	ones_mask <<= (8*__builtin_ctz(switch_pin));
    2146:	86 2f       	mov	r24, r22
    2148:	90 e0       	ldi	r25, 0x00	; 0
    214a:	0e 94 78 34 	call	0x68f0	; 0x68f0 <__ctzhi2>
    214e:	3c 01       	movw	r6, r24
    2150:	66 0c       	add	r6, r6
    2152:	77 1c       	adc	r7, r7
    2154:	66 0c       	add	r6, r6
    2156:	77 1c       	adc	r7, r7
    2158:	66 0c       	add	r6, r6
    215a:	77 1c       	adc	r7, r7
	
	sa_position = (sa_position & ~ones_mask) | (((uint64_t) i << (8*__builtin_ctz(switch_pin))) & ones_mask);
    215c:	f0 90 37 22 	lds	r15, 0x2237	; 0x802237 <sa_position>
    2160:	10 91 38 22 	lds	r17, 0x2238	; 0x802238 <sa_position+0x1>
    2164:	d0 91 39 22 	lds	r29, 0x2239	; 0x802239 <sa_position+0x2>
    2168:	c0 91 3a 22 	lds	r28, 0x223A	; 0x80223a <sa_position+0x3>
    216c:	b0 91 3b 22 	lds	r27, 0x223B	; 0x80223b <sa_position+0x4>
    2170:	a0 91 3c 22 	lds	r26, 0x223C	; 0x80223c <sa_position+0x5>
    2174:	f0 91 3d 22 	lds	r31, 0x223D	; 0x80223d <sa_position+0x6>
    2178:	e0 91 3e 22 	lds	r30, 0x223E	; 0x80223e <sa_position+0x7>
    217c:	30 e0       	ldi	r19, 0x00	; 0
    217e:	40 e0       	ldi	r20, 0x00	; 0
    2180:	50 e0       	ldi	r21, 0x00	; 0
    2182:	60 e0       	ldi	r22, 0x00	; 0
    2184:	70 e0       	ldi	r23, 0x00	; 0
    2186:	80 e0       	ldi	r24, 0x00	; 0
    2188:	90 e0       	ldi	r25, 0x00	; 0
    218a:	06 2d       	mov	r16, r6
    218c:	0e 94 a5 34 	call	0x694a	; 0x694a <__ashldi3>
    2190:	72 2e       	mov	r7, r18
    2192:	7f 24       	eor	r7, r15
    2194:	83 2e       	mov	r8, r19
    2196:	81 26       	eor	r8, r17
    2198:	94 2e       	mov	r9, r20
    219a:	9d 26       	eor	r9, r29
    219c:	a5 2e       	mov	r10, r21
    219e:	ac 26       	eor	r10, r28
    21a0:	b6 2e       	mov	r11, r22
    21a2:	bb 26       	eor	r11, r27
    21a4:	c7 2e       	mov	r12, r23
    21a6:	ca 26       	eor	r12, r26
    21a8:	d8 2e       	mov	r13, r24
    21aa:	df 26       	eor	r13, r31
    21ac:	e9 2e       	mov	r14, r25
    21ae:	ee 26       	eor	r14, r30
    21b0:	2f ef       	ldi	r18, 0xFF	; 255
    21b2:	30 e0       	ldi	r19, 0x00	; 0
    21b4:	40 e0       	ldi	r20, 0x00	; 0
    21b6:	50 e0       	ldi	r21, 0x00	; 0
    21b8:	60 e0       	ldi	r22, 0x00	; 0
    21ba:	70 e0       	ldi	r23, 0x00	; 0
    21bc:	80 e0       	ldi	r24, 0x00	; 0
    21be:	90 e0       	ldi	r25, 0x00	; 0
    21c0:	0e 94 a5 34 	call	0x694a	; 0x694a <__ashldi3>
    21c4:	27 21       	and	r18, r7
    21c6:	38 21       	and	r19, r8
    21c8:	49 21       	and	r20, r9
    21ca:	5a 21       	and	r21, r10
    21cc:	6b 21       	and	r22, r11
    21ce:	7c 21       	and	r23, r12
    21d0:	8d 21       	and	r24, r13
    21d2:	9e 21       	and	r25, r14
    21d4:	f2 26       	eor	r15, r18
    21d6:	f0 92 37 22 	sts	0x2237, r15	; 0x802237 <sa_position>
    21da:	13 27       	eor	r17, r19
    21dc:	10 93 38 22 	sts	0x2238, r17	; 0x802238 <sa_position+0x1>
    21e0:	d4 27       	eor	r29, r20
    21e2:	d0 93 39 22 	sts	0x2239, r29	; 0x802239 <sa_position+0x2>
    21e6:	c5 27       	eor	r28, r21
    21e8:	c0 93 3a 22 	sts	0x223A, r28	; 0x80223a <sa_position+0x3>
    21ec:	b6 27       	eor	r27, r22
    21ee:	b0 93 3b 22 	sts	0x223B, r27	; 0x80223b <sa_position+0x4>
    21f2:	a7 27       	eor	r26, r23
    21f4:	a0 93 3c 22 	sts	0x223C, r26	; 0x80223c <sa_position+0x5>
    21f8:	f8 27       	eor	r31, r24
    21fa:	f0 93 3d 22 	sts	0x223D, r31	; 0x80223d <sa_position+0x6>
    21fe:	e9 27       	eor	r30, r25
    2200:	e0 93 3e 22 	sts	0x223E, r30	; 0x80223e <sa_position+0x7>
}
    2204:	df 91       	pop	r29
    2206:	cf 91       	pop	r28
    2208:	1f 91       	pop	r17
    220a:	0f 91       	pop	r16
    220c:	ff 90       	pop	r15
    220e:	ef 90       	pop	r14
    2210:	df 90       	pop	r13
    2212:	cf 90       	pop	r12
    2214:	bf 90       	pop	r11
    2216:	af 90       	pop	r10
    2218:	9f 90       	pop	r9
    221a:	8f 90       	pop	r8
    221c:	7f 90       	pop	r7
    221e:	6f 90       	pop	r6
    2220:	08 95       	ret

00002222 <LocatieIsBereikbaarSet>:
	}
}


/* stelt ook nieuwe locatie in */
bool LocatieIsBereikbaarSet(bool dir, uint16_t amount, SorterArm_t *sa) {
    2222:	ff 92       	push	r15
    2224:	0f 93       	push	r16
    2226:	1f 93       	push	r17
    2228:	cf 93       	push	r28
    222a:	df 93       	push	r29
    222c:	08 2f       	mov	r16, r24
    222e:	f6 2e       	mov	r15, r22
    2230:	ea 01       	movw	r28, r20
	bool result = LocatieIsBereikbaar(dir, amount, sa);
    2232:	0e 94 6d 10 	call	0x20da	; 0x20da <LocatieIsBereikbaar>
    2236:	18 2f       	mov	r17, r24
	if (dir) {
    2238:	00 23       	and	r16, r16
    223a:	81 f0       	breq	.+32     	; 0x225c <LocatieIsBereikbaarSet+0x3a>
		if (result) {
    223c:	88 23       	and	r24, r24
    223e:	49 f0       	breq	.+18     	; 0x2252 <LocatieIsBereikbaarSet+0x30>
			SetSAPosition((SAPosition(sa->switch_pin) + amount), sa->switch_pin);
    2240:	c8 81       	ld	r28, Y
    2242:	8c 2f       	mov	r24, r28
    2244:	0e 94 46 10 	call	0x208c	; 0x208c <SAPosition>
    2248:	6c 2f       	mov	r22, r28
    224a:	8f 0d       	add	r24, r15
    224c:	0e 94 94 10 	call	0x2128	; 0x2128 <SetSAPosition>
    2250:	14 c0       	rjmp	.+40     	; 0x227a <LocatieIsBereikbaarSet+0x58>
		} else {
			SetSAPosition(sa->maxpos, sa->switch_pin);
    2252:	68 81       	ld	r22, Y
    2254:	8a 81       	ldd	r24, Y+2	; 0x02
    2256:	0e 94 94 10 	call	0x2128	; 0x2128 <SetSAPosition>
    225a:	0f c0       	rjmp	.+30     	; 0x227a <LocatieIsBereikbaarSet+0x58>
		}
	} else {
		if (result) {
    225c:	88 23       	and	r24, r24
    225e:	49 f0       	breq	.+18     	; 0x2272 <LocatieIsBereikbaarSet+0x50>
			SetSAPosition((SAPosition(sa->switch_pin) - amount), sa->switch_pin);
    2260:	c8 81       	ld	r28, Y
    2262:	8c 2f       	mov	r24, r28
    2264:	0e 94 46 10 	call	0x208c	; 0x208c <SAPosition>
    2268:	6c 2f       	mov	r22, r28
    226a:	8f 19       	sub	r24, r15
    226c:	0e 94 94 10 	call	0x2128	; 0x2128 <SetSAPosition>
    2270:	04 c0       	rjmp	.+8      	; 0x227a <LocatieIsBereikbaarSet+0x58>
		} else {
			SetSAPosition(sa->minpos, sa->switch_pin);
    2272:	68 81       	ld	r22, Y
    2274:	89 81       	ldd	r24, Y+1	; 0x01
    2276:	0e 94 94 10 	call	0x2128	; 0x2128 <SetSAPosition>
		}
	}
	return result;
}
    227a:	81 2f       	mov	r24, r17
    227c:	df 91       	pop	r29
    227e:	cf 91       	pop	r28
    2280:	1f 91       	pop	r17
    2282:	0f 91       	pop	r16
    2284:	ff 90       	pop	r15
    2286:	08 95       	ret

00002288 <SASetPullDown>:
}


void SASetPullDown(uint8_t switch_pin)
{
	switch(switch_pin)				//pulldown
    2288:	88 30       	cpi	r24, 0x08	; 8
    228a:	29 f1       	breq	.+74     	; 0x22d6 <SASetPullDown+0x4e>
    228c:	38 f4       	brcc	.+14     	; 0x229c <SASetPullDown+0x14>
    228e:	82 30       	cpi	r24, 0x02	; 2
    2290:	b1 f0       	breq	.+44     	; 0x22be <SASetPullDown+0x36>
    2292:	84 30       	cpi	r24, 0x04	; 4
    2294:	d1 f0       	breq	.+52     	; 0x22ca <SASetPullDown+0x42>
    2296:	81 30       	cpi	r24, 0x01	; 1
    2298:	d9 f5       	brne	.+118    	; 0x2310 <SASetPullDown+0x88>
    229a:	0b c0       	rjmp	.+22     	; 0x22b2 <SASetPullDown+0x2a>
    229c:	80 32       	cpi	r24, 0x20	; 32
    229e:	39 f1       	breq	.+78     	; 0x22ee <SASetPullDown+0x66>
    22a0:	18 f4       	brcc	.+6      	; 0x22a8 <SASetPullDown+0x20>
    22a2:	80 31       	cpi	r24, 0x10	; 16
    22a4:	f1 f0       	breq	.+60     	; 0x22e2 <SASetPullDown+0x5a>
    22a6:	34 c0       	rjmp	.+104    	; 0x2310 <SASetPullDown+0x88>
    22a8:	80 34       	cpi	r24, 0x40	; 64
    22aa:	39 f1       	breq	.+78     	; 0x22fa <SASetPullDown+0x72>
    22ac:	80 38       	cpi	r24, 0x80	; 128
    22ae:	59 f1       	breq	.+86     	; 0x2306 <SASetPullDown+0x7e>
    22b0:	2f c0       	rjmp	.+94     	; 0x2310 <SASetPullDown+0x88>
	{
		case PIN0_bm: PORTJ_PIN0CTRL |= PORT_OPC_WIREDORPULL_gc; break;
    22b2:	e0 e1       	ldi	r30, 0x10	; 16
    22b4:	f7 e0       	ldi	r31, 0x07	; 7
    22b6:	90 81       	ld	r25, Z
    22b8:	90 63       	ori	r25, 0x30	; 48
    22ba:	90 83       	st	Z, r25
    22bc:	29 c0       	rjmp	.+82     	; 0x2310 <SASetPullDown+0x88>
		case PIN1_bm: PORTJ_PIN1CTRL |= PORT_OPC_WIREDORPULL_gc; break;
    22be:	e1 e1       	ldi	r30, 0x11	; 17
    22c0:	f7 e0       	ldi	r31, 0x07	; 7
    22c2:	90 81       	ld	r25, Z
    22c4:	90 63       	ori	r25, 0x30	; 48
    22c6:	90 83       	st	Z, r25
    22c8:	23 c0       	rjmp	.+70     	; 0x2310 <SASetPullDown+0x88>
		case PIN2_bm: PORTJ_PIN2CTRL |= PORT_OPC_WIREDORPULL_gc; break;
    22ca:	e2 e1       	ldi	r30, 0x12	; 18
    22cc:	f7 e0       	ldi	r31, 0x07	; 7
    22ce:	90 81       	ld	r25, Z
    22d0:	90 63       	ori	r25, 0x30	; 48
    22d2:	90 83       	st	Z, r25
    22d4:	1d c0       	rjmp	.+58     	; 0x2310 <SASetPullDown+0x88>
		case PIN3_bm: PORTJ_PIN3CTRL |= PORT_OPC_WIREDORPULL_gc; break;
    22d6:	e3 e1       	ldi	r30, 0x13	; 19
    22d8:	f7 e0       	ldi	r31, 0x07	; 7
    22da:	90 81       	ld	r25, Z
    22dc:	90 63       	ori	r25, 0x30	; 48
    22de:	90 83       	st	Z, r25
    22e0:	17 c0       	rjmp	.+46     	; 0x2310 <SASetPullDown+0x88>
		case PIN4_bm: PORTJ_PIN4CTRL |= PORT_OPC_WIREDORPULL_gc; break;
    22e2:	e4 e1       	ldi	r30, 0x14	; 20
    22e4:	f7 e0       	ldi	r31, 0x07	; 7
    22e6:	90 81       	ld	r25, Z
    22e8:	90 63       	ori	r25, 0x30	; 48
    22ea:	90 83       	st	Z, r25
    22ec:	11 c0       	rjmp	.+34     	; 0x2310 <SASetPullDown+0x88>
		case PIN5_bm: PORTJ_PIN5CTRL |= PORT_OPC_WIREDORPULL_gc; break;
    22ee:	e5 e1       	ldi	r30, 0x15	; 21
    22f0:	f7 e0       	ldi	r31, 0x07	; 7
    22f2:	90 81       	ld	r25, Z
    22f4:	90 63       	ori	r25, 0x30	; 48
    22f6:	90 83       	st	Z, r25
    22f8:	0b c0       	rjmp	.+22     	; 0x2310 <SASetPullDown+0x88>
		case PIN6_bm: PORTJ_PIN6CTRL |= PORT_OPC_WIREDORPULL_gc; break; //not connected
    22fa:	e6 e1       	ldi	r30, 0x16	; 22
    22fc:	f7 e0       	ldi	r31, 0x07	; 7
    22fe:	90 81       	ld	r25, Z
    2300:	90 63       	ori	r25, 0x30	; 48
    2302:	90 83       	st	Z, r25
    2304:	05 c0       	rjmp	.+10     	; 0x2310 <SASetPullDown+0x88>
		case PIN7_bm: PORTJ_PIN7CTRL |= PORT_OPC_WIREDORPULL_gc; break; //not connected
    2306:	e7 e1       	ldi	r30, 0x17	; 23
    2308:	f7 e0       	ldi	r31, 0x07	; 7
    230a:	90 81       	ld	r25, Z
    230c:	90 63       	ori	r25, 0x30	; 48
    230e:	90 83       	st	Z, r25
	}
	PORTJ_DIR &= ~(switch_pin);		//pin set as input
    2310:	e0 e0       	ldi	r30, 0x00	; 0
    2312:	f7 e0       	ldi	r31, 0x07	; 7
    2314:	90 81       	ld	r25, Z
    2316:	80 95       	com	r24
    2318:	89 23       	and	r24, r25
    231a:	80 83       	st	Z, r24
    231c:	08 95       	ret

0000231e <SASetInterrupt>:
}


void SASetInterrupt(uint8_t switch_pin)
{
	PORTJ_INT1MASK |= switch_pin;		//pin listen interrupt
    231e:	eb e0       	ldi	r30, 0x0B	; 11
    2320:	f7 e0       	ldi	r31, 0x07	; 7
    2322:	90 81       	ld	r25, Z
    2324:	98 2b       	or	r25, r24
    2326:	90 83       	st	Z, r25
	switch(switch_pin)					//sense both edges
    2328:	88 30       	cpi	r24, 0x08	; 8
    232a:	11 f1       	breq	.+68     	; 0x2370 <SASetInterrupt+0x52>
    232c:	38 f4       	brcc	.+14     	; 0x233c <SASetInterrupt+0x1e>
    232e:	82 30       	cpi	r24, 0x02	; 2
    2330:	a9 f0       	breq	.+42     	; 0x235c <SASetInterrupt+0x3e>
    2332:	84 30       	cpi	r24, 0x04	; 4
    2334:	c1 f0       	breq	.+48     	; 0x2366 <SASetInterrupt+0x48>
    2336:	81 30       	cpi	r24, 0x01	; 1
    2338:	99 f5       	brne	.+102    	; 0x23a0 <SASetInterrupt+0x82>
    233a:	0b c0       	rjmp	.+22     	; 0x2352 <SASetInterrupt+0x34>
    233c:	80 32       	cpi	r24, 0x20	; 32
    233e:	11 f1       	breq	.+68     	; 0x2384 <SASetInterrupt+0x66>
    2340:	18 f4       	brcc	.+6      	; 0x2348 <SASetInterrupt+0x2a>
    2342:	80 31       	cpi	r24, 0x10	; 16
    2344:	d1 f0       	breq	.+52     	; 0x237a <SASetInterrupt+0x5c>
    2346:	2c c0       	rjmp	.+88     	; 0x23a0 <SASetInterrupt+0x82>
    2348:	80 34       	cpi	r24, 0x40	; 64
    234a:	09 f1       	breq	.+66     	; 0x238e <SASetInterrupt+0x70>
    234c:	80 38       	cpi	r24, 0x80	; 128
    234e:	21 f1       	breq	.+72     	; 0x2398 <SASetInterrupt+0x7a>
    2350:	27 c0       	rjmp	.+78     	; 0x23a0 <SASetInterrupt+0x82>
	{
		case PIN0_bm: PORTJ_PIN0CTRL |= PORT_ISC_BOTHEDGES_gc; break;
    2352:	e0 e1       	ldi	r30, 0x10	; 16
    2354:	f7 e0       	ldi	r31, 0x07	; 7
    2356:	80 81       	ld	r24, Z
    2358:	80 83       	st	Z, r24
    235a:	22 c0       	rjmp	.+68     	; 0x23a0 <SASetInterrupt+0x82>
		case PIN1_bm: PORTJ_PIN1CTRL |= PORT_ISC_BOTHEDGES_gc; break;
    235c:	e1 e1       	ldi	r30, 0x11	; 17
    235e:	f7 e0       	ldi	r31, 0x07	; 7
    2360:	80 81       	ld	r24, Z
    2362:	80 83       	st	Z, r24
    2364:	1d c0       	rjmp	.+58     	; 0x23a0 <SASetInterrupt+0x82>
		case PIN2_bm: PORTJ_PIN2CTRL |= PORT_ISC_BOTHEDGES_gc; break;
    2366:	e2 e1       	ldi	r30, 0x12	; 18
    2368:	f7 e0       	ldi	r31, 0x07	; 7
    236a:	80 81       	ld	r24, Z
    236c:	80 83       	st	Z, r24
    236e:	18 c0       	rjmp	.+48     	; 0x23a0 <SASetInterrupt+0x82>
		case PIN3_bm: PORTJ_PIN3CTRL |= PORT_ISC_BOTHEDGES_gc; break;
    2370:	e3 e1       	ldi	r30, 0x13	; 19
    2372:	f7 e0       	ldi	r31, 0x07	; 7
    2374:	80 81       	ld	r24, Z
    2376:	80 83       	st	Z, r24
    2378:	13 c0       	rjmp	.+38     	; 0x23a0 <SASetInterrupt+0x82>
		case PIN4_bm: PORTJ_PIN4CTRL |= PORT_ISC_BOTHEDGES_gc; break;
    237a:	e4 e1       	ldi	r30, 0x14	; 20
    237c:	f7 e0       	ldi	r31, 0x07	; 7
    237e:	80 81       	ld	r24, Z
    2380:	80 83       	st	Z, r24
    2382:	0e c0       	rjmp	.+28     	; 0x23a0 <SASetInterrupt+0x82>
		case PIN5_bm: PORTJ_PIN5CTRL |= PORT_ISC_BOTHEDGES_gc; break;
    2384:	e5 e1       	ldi	r30, 0x15	; 21
    2386:	f7 e0       	ldi	r31, 0x07	; 7
    2388:	80 81       	ld	r24, Z
    238a:	80 83       	st	Z, r24
    238c:	09 c0       	rjmp	.+18     	; 0x23a0 <SASetInterrupt+0x82>
		case PIN6_bm: PORTJ_PIN6CTRL |= PORT_ISC_BOTHEDGES_gc; break; //not connected
    238e:	e6 e1       	ldi	r30, 0x16	; 22
    2390:	f7 e0       	ldi	r31, 0x07	; 7
    2392:	80 81       	ld	r24, Z
    2394:	80 83       	st	Z, r24
    2396:	04 c0       	rjmp	.+8      	; 0x23a0 <SASetInterrupt+0x82>
		case PIN7_bm: PORTJ_PIN7CTRL |= PORT_ISC_BOTHEDGES_gc; break; //not connected
    2398:	e7 e1       	ldi	r30, 0x17	; 23
    239a:	f7 e0       	ldi	r31, 0x07	; 7
    239c:	80 81       	ld	r24, Z
    239e:	80 83       	st	Z, r24
	}
	PORTJ_INTCTRL |= PORT_INT1LVL0_bm;	//enable interrupt at low level
    23a0:	e9 e0       	ldi	r30, 0x09	; 9
    23a2:	f7 e0       	ldi	r31, 0x07	; 7
    23a4:	80 81       	ld	r24, Z
    23a6:	84 60       	ori	r24, 0x04	; 4
    23a8:	80 83       	st	Z, r24
    23aa:	08 95       	ret

000023ac <SetSATime>:
}


//TODO weghalen functie als stepperdrivers uitgelezen kunnen worden
void SetSATime(uint8_t i, uint8_t switch_pin)
{
    23ac:	6f 92       	push	r6
    23ae:	7f 92       	push	r7
    23b0:	8f 92       	push	r8
    23b2:	9f 92       	push	r9
    23b4:	af 92       	push	r10
    23b6:	bf 92       	push	r11
    23b8:	cf 92       	push	r12
    23ba:	df 92       	push	r13
    23bc:	ef 92       	push	r14
    23be:	ff 92       	push	r15
    23c0:	0f 93       	push	r16
    23c2:	1f 93       	push	r17
    23c4:	cf 93       	push	r28
    23c6:	df 93       	push	r29
    23c8:	28 2f       	mov	r18, r24
	uint64_t ones_mask = ~((uint64_t) 0);			//allemaal 1-en
	ones_mask >>= (64-8);							//...0011111111
	ones_mask <<= (8*__builtin_ctz(switch_pin));
    23ca:	86 2f       	mov	r24, r22
    23cc:	90 e0       	ldi	r25, 0x00	; 0
    23ce:	0e 94 78 34 	call	0x68f0	; 0x68f0 <__ctzhi2>
    23d2:	3c 01       	movw	r6, r24
    23d4:	66 0c       	add	r6, r6
    23d6:	77 1c       	adc	r7, r7
    23d8:	66 0c       	add	r6, r6
    23da:	77 1c       	adc	r7, r7
    23dc:	66 0c       	add	r6, r6
    23de:	77 1c       	adc	r7, r7
	
	sa_timer_time = (sa_timer_time & ~ones_mask) | (((uint64_t) i << (8*__builtin_ctz(switch_pin))) & ones_mask);
    23e0:	f0 90 2f 22 	lds	r15, 0x222F	; 0x80222f <sa_timer_time>
    23e4:	10 91 30 22 	lds	r17, 0x2230	; 0x802230 <sa_timer_time+0x1>
    23e8:	d0 91 31 22 	lds	r29, 0x2231	; 0x802231 <sa_timer_time+0x2>
    23ec:	c0 91 32 22 	lds	r28, 0x2232	; 0x802232 <sa_timer_time+0x3>
    23f0:	b0 91 33 22 	lds	r27, 0x2233	; 0x802233 <sa_timer_time+0x4>
    23f4:	a0 91 34 22 	lds	r26, 0x2234	; 0x802234 <sa_timer_time+0x5>
    23f8:	f0 91 35 22 	lds	r31, 0x2235	; 0x802235 <sa_timer_time+0x6>
    23fc:	e0 91 36 22 	lds	r30, 0x2236	; 0x802236 <sa_timer_time+0x7>
    2400:	30 e0       	ldi	r19, 0x00	; 0
    2402:	40 e0       	ldi	r20, 0x00	; 0
    2404:	50 e0       	ldi	r21, 0x00	; 0
    2406:	60 e0       	ldi	r22, 0x00	; 0
    2408:	70 e0       	ldi	r23, 0x00	; 0
    240a:	80 e0       	ldi	r24, 0x00	; 0
    240c:	90 e0       	ldi	r25, 0x00	; 0
    240e:	06 2d       	mov	r16, r6
    2410:	0e 94 a5 34 	call	0x694a	; 0x694a <__ashldi3>
    2414:	72 2e       	mov	r7, r18
    2416:	7f 24       	eor	r7, r15
    2418:	83 2e       	mov	r8, r19
    241a:	81 26       	eor	r8, r17
    241c:	94 2e       	mov	r9, r20
    241e:	9d 26       	eor	r9, r29
    2420:	a5 2e       	mov	r10, r21
    2422:	ac 26       	eor	r10, r28
    2424:	b6 2e       	mov	r11, r22
    2426:	bb 26       	eor	r11, r27
    2428:	c7 2e       	mov	r12, r23
    242a:	ca 26       	eor	r12, r26
    242c:	d8 2e       	mov	r13, r24
    242e:	df 26       	eor	r13, r31
    2430:	e9 2e       	mov	r14, r25
    2432:	ee 26       	eor	r14, r30
    2434:	2f ef       	ldi	r18, 0xFF	; 255
    2436:	30 e0       	ldi	r19, 0x00	; 0
    2438:	40 e0       	ldi	r20, 0x00	; 0
    243a:	50 e0       	ldi	r21, 0x00	; 0
    243c:	60 e0       	ldi	r22, 0x00	; 0
    243e:	70 e0       	ldi	r23, 0x00	; 0
    2440:	80 e0       	ldi	r24, 0x00	; 0
    2442:	90 e0       	ldi	r25, 0x00	; 0
    2444:	0e 94 a5 34 	call	0x694a	; 0x694a <__ashldi3>
    2448:	27 21       	and	r18, r7
    244a:	38 21       	and	r19, r8
    244c:	49 21       	and	r20, r9
    244e:	5a 21       	and	r21, r10
    2450:	6b 21       	and	r22, r11
    2452:	7c 21       	and	r23, r12
    2454:	8d 21       	and	r24, r13
    2456:	9e 21       	and	r25, r14
    2458:	f2 26       	eor	r15, r18
    245a:	f0 92 2f 22 	sts	0x222F, r15	; 0x80222f <sa_timer_time>
    245e:	13 27       	eor	r17, r19
    2460:	10 93 30 22 	sts	0x2230, r17	; 0x802230 <sa_timer_time+0x1>
    2464:	d4 27       	eor	r29, r20
    2466:	d0 93 31 22 	sts	0x2231, r29	; 0x802231 <sa_timer_time+0x2>
    246a:	c5 27       	eor	r28, r21
    246c:	c0 93 32 22 	sts	0x2232, r28	; 0x802232 <sa_timer_time+0x3>
    2470:	b6 27       	eor	r27, r22
    2472:	b0 93 33 22 	sts	0x2233, r27	; 0x802233 <sa_timer_time+0x4>
    2476:	a7 27       	eor	r26, r23
    2478:	a0 93 34 22 	sts	0x2234, r26	; 0x802234 <sa_timer_time+0x5>
    247c:	f8 27       	eor	r31, r24
    247e:	f0 93 35 22 	sts	0x2235, r31	; 0x802235 <sa_timer_time+0x6>
    2482:	e9 27       	eor	r30, r25
    2484:	e0 93 36 22 	sts	0x2236, r30	; 0x802236 <sa_timer_time+0x7>
}
    2488:	df 91       	pop	r29
    248a:	cf 91       	pop	r28
    248c:	1f 91       	pop	r17
    248e:	0f 91       	pop	r16
    2490:	ff 90       	pop	r15
    2492:	ef 90       	pop	r14
    2494:	df 90       	pop	r13
    2496:	cf 90       	pop	r12
    2498:	bf 90       	pop	r11
    249a:	af 90       	pop	r10
    249c:	9f 90       	pop	r9
    249e:	8f 90       	pop	r8
    24a0:	7f 90       	pop	r7
    24a2:	6f 90       	pop	r6
    24a4:	08 95       	ret

000024a6 <MoveSorterArmFixed>:
}


/* beweeg stepper met vast aantal stappen */
void MoveSorterArmFixed(bool direction, uint16_t steps, SorterArm_t *sa)
{
    24a6:	8f 92       	push	r8
    24a8:	9f 92       	push	r9
    24aa:	af 92       	push	r10
    24ac:	bf 92       	push	r11
    24ae:	cf 92       	push	r12
    24b0:	df 92       	push	r13
    24b2:	ef 92       	push	r14
    24b4:	ff 92       	push	r15
    24b6:	0f 93       	push	r16
    24b8:	1f 93       	push	r17
    24ba:	cf 93       	push	r28
    24bc:	df 93       	push	r29
    24be:	cd b7       	in	r28, 0x3d	; 61
    24c0:	de b7       	in	r29, 0x3e	; 62
    24c2:	28 97       	sbiw	r28, 0x08	; 8
    24c4:	cd bf       	out	0x3d, r28	; 61
    24c6:	de bf       	out	0x3e, r29	; 62
    24c8:	b8 2e       	mov	r11, r24
    24ca:	7b 01       	movw	r14, r22
    24cc:	6a 01       	movw	r12, r20
	if (0 != steps) {
    24ce:	67 2b       	or	r22, r23
    24d0:	09 f4       	brne	.+2      	; 0x24d4 <MoveSorterArmFixed+0x2e>
    24d2:	75 c0       	rjmp	.+234    	; 0x25be <MoveSorterArmFixed+0x118>
		char directiondata[]={direction};
    24d4:	88 87       	std	Y+8, r24	; 0x08
		stepperWriteRegister(DIRECTION_REG,directiondata,sizeof(directiondata)/sizeof(*directiondata),sa->motor_id, USARTE1);
    24d6:	00 eb       	ldi	r16, 0xB0	; 176
    24d8:	1a e0       	ldi	r17, 0x0A	; 10
    24da:	fa 01       	movw	r30, r20
    24dc:	25 81       	ldd	r18, Z+5	; 0x05
    24de:	41 e0       	ldi	r20, 0x01	; 1
    24e0:	be 01       	movw	r22, r28
    24e2:	68 5f       	subi	r22, 0xF8	; 248
    24e4:	7f 4f       	sbci	r23, 0xFF	; 255
    24e6:	8a e4       	ldi	r24, 0x4A	; 74
    24e8:	0e 94 07 15 	call	0x2a0e	; 0x2a0e <_Z20stepperWriteRegisterhPKchhR12USART_struct>
		char data[]={(uint8_t) (sa->motor_speed >> 8),(uint8_t) sa->motor_speed,(uint8_t) (steps >> 8),(uint8_t) steps,direction,MOTOR_PWR_MIN,MOTOR_ON};
    24ec:	be 01       	movw	r22, r28
    24ee:	6f 5f       	subi	r22, 0xFF	; 255
    24f0:	7f 4f       	sbci	r23, 0xFF	; 255
    24f2:	87 e0       	ldi	r24, 0x07	; 7
    24f4:	fb 01       	movw	r30, r22
    24f6:	11 92       	st	Z+, r1
    24f8:	8a 95       	dec	r24
    24fa:	e9 f7       	brne	.-6      	; 0x24f6 <MoveSorterArmFixed+0x50>
    24fc:	81 e0       	ldi	r24, 0x01	; 1
    24fe:	8f 83       	std	Y+7, r24	; 0x07
    2500:	f6 01       	movw	r30, r12
    2502:	86 81       	ldd	r24, Z+6	; 0x06
    2504:	97 81       	ldd	r25, Z+7	; 0x07
    2506:	99 83       	std	Y+1, r25	; 0x01
    2508:	8a 83       	std	Y+2, r24	; 0x02
    250a:	fb 82       	std	Y+3, r15	; 0x03
    250c:	ec 82       	std	Y+4, r14	; 0x04
    250e:	bd 82       	std	Y+5, r11	; 0x05
		stepperWriteRegister(STEPS_PS_HREG,data,sizeof(data)/sizeof(*data),sa->motor_id,USARTE1);
    2510:	25 81       	ldd	r18, Z+5	; 0x05
    2512:	47 e0       	ldi	r20, 0x07	; 7
    2514:	86 e4       	ldi	r24, 0x46	; 70
    2516:	0e 94 07 15 	call	0x2a0e	; 0x2a0e <_Z20stepperWriteRegisterhPKchhR12USART_struct>
	}
	
	/* https://stackoverflow.com/questions/11193800/c-bit-operations-copy-one-bit-from-one-byte-to-another-byte */
	sa_direction = (sa_direction & ~(sa->switch_pin)) | (((uint8_t) direction << __builtin_ctz(sa->switch_pin)) & sa->switch_pin);
    251a:	f6 01       	movw	r30, r12
    251c:	50 81       	ld	r21, Z
    251e:	40 91 3f 22 	lds	r20, 0x223F	; 0x80223f <sa_direction>
    2522:	85 2f       	mov	r24, r21
    2524:	90 e0       	ldi	r25, 0x00	; 0
    2526:	0e 94 78 34 	call	0x68f0	; 0x68f0 <__ctzhi2>
    252a:	2b 2d       	mov	r18, r11
    252c:	30 e0       	ldi	r19, 0x00	; 0
    252e:	02 c0       	rjmp	.+4      	; 0x2534 <MoveSorterArmFixed+0x8e>
    2530:	22 0f       	add	r18, r18
    2532:	33 1f       	adc	r19, r19
    2534:	8a 95       	dec	r24
    2536:	e2 f7       	brpl	.-8      	; 0x2530 <MoveSorterArmFixed+0x8a>
    2538:	24 27       	eor	r18, r20
    253a:	25 23       	and	r18, r21
    253c:	24 27       	eor	r18, r20
    253e:	20 93 3f 22 	sts	0x223F, r18	; 0x80223f <sa_direction>
	
	if (steps != 0xFFFF) { //TODO weghalen als stepperdrivers uitgelezen kunnen worden
    2542:	ff ef       	ldi	r31, 0xFF	; 255
    2544:	ef 16       	cp	r14, r31
    2546:	ff 06       	cpc	r15, r31
    2548:	09 f4       	brne	.+2      	; 0x254c <MoveSorterArmFixed+0xa6>
    254a:	4e c0       	rjmp	.+156    	; 0x25e8 <MoveSorterArmFixed+0x142>
		//de regel hieronder berekend de tijd die de stepperdriver ongeveer nodig is, dit hoeft niet uitgevoerd te worden bij 0xFFFF stappen = oneindig lang draaien
		SetSATime(((float) steps / (float) sa->motor_speed) + ((float) TCC1.CNT / (float) TIMER_COMP_VALUE) + SD_ADD_TIME, sa->switch_pin); //TODO weghalen als stepperdrivers uitgelezen kunnen worden
    254c:	00 91 60 08 	lds	r16, 0x0860	; 0x800860 <__TEXT_REGION_LENGTH__+0x700860>
    2550:	10 91 61 08 	lds	r17, 0x0861	; 0x800861 <__TEXT_REGION_LENGTH__+0x700861>
    2554:	b7 01       	movw	r22, r14
    2556:	80 e0       	ldi	r24, 0x00	; 0
    2558:	90 e0       	ldi	r25, 0x00	; 0
    255a:	0e 94 68 33 	call	0x66d0	; 0x66d0 <__floatunsisf>
    255e:	4b 01       	movw	r8, r22
    2560:	5c 01       	movw	r10, r24
    2562:	f6 01       	movw	r30, r12
    2564:	66 81       	ldd	r22, Z+6	; 0x06
    2566:	77 81       	ldd	r23, Z+7	; 0x07
    2568:	80 e0       	ldi	r24, 0x00	; 0
    256a:	90 e0       	ldi	r25, 0x00	; 0
    256c:	0e 94 68 33 	call	0x66d0	; 0x66d0 <__floatunsisf>
    2570:	9b 01       	movw	r18, r22
    2572:	ac 01       	movw	r20, r24
    2574:	c5 01       	movw	r24, r10
    2576:	b4 01       	movw	r22, r8
    2578:	0e 94 c7 32 	call	0x658e	; 0x658e <__divsf3>
    257c:	4b 01       	movw	r8, r22
    257e:	5c 01       	movw	r10, r24
    2580:	b8 01       	movw	r22, r16
    2582:	80 e0       	ldi	r24, 0x00	; 0
    2584:	90 e0       	ldi	r25, 0x00	; 0
    2586:	0e 94 68 33 	call	0x66d0	; 0x66d0 <__floatunsisf>
    258a:	20 e0       	ldi	r18, 0x00	; 0
    258c:	3c e1       	ldi	r19, 0x1C	; 28
    258e:	47 eb       	ldi	r20, 0xB7	; 183
    2590:	56 e4       	ldi	r21, 0x46	; 70
    2592:	0e 94 c7 32 	call	0x658e	; 0x658e <__divsf3>
    2596:	9b 01       	movw	r18, r22
    2598:	ac 01       	movw	r20, r24
    259a:	c5 01       	movw	r24, r10
    259c:	b4 01       	movw	r22, r8
    259e:	0e 94 5b 32 	call	0x64b6	; 0x64b6 <__addsf3>
    25a2:	23 e3       	ldi	r18, 0x33	; 51
    25a4:	33 e3       	ldi	r19, 0x33	; 51
    25a6:	43 eb       	ldi	r20, 0xB3	; 179
    25a8:	5f e3       	ldi	r21, 0x3F	; 63
    25aa:	0e 94 5b 32 	call	0x64b6	; 0x64b6 <__addsf3>
    25ae:	0e 94 39 33 	call	0x6672	; 0x6672 <__fixunssfsi>
    25b2:	86 2f       	mov	r24, r22
    25b4:	f6 01       	movw	r30, r12
    25b6:	60 81       	ld	r22, Z
    25b8:	0e 94 d6 11 	call	0x23ac	; 0x23ac <SetSATime>
	}
}
    25bc:	15 c0       	rjmp	.+42     	; 0x25e8 <MoveSorterArmFixed+0x142>
		char data[]={(uint8_t) (sa->motor_speed >> 8),(uint8_t) sa->motor_speed,(uint8_t) (steps >> 8),(uint8_t) steps,direction,MOTOR_PWR_MIN,MOTOR_ON};
		stepperWriteRegister(STEPS_PS_HREG,data,sizeof(data)/sizeof(*data),sa->motor_id,USARTE1);
	}
	
	/* https://stackoverflow.com/questions/11193800/c-bit-operations-copy-one-bit-from-one-byte-to-another-byte */
	sa_direction = (sa_direction & ~(sa->switch_pin)) | (((uint8_t) direction << __builtin_ctz(sa->switch_pin)) & sa->switch_pin);
    25be:	fa 01       	movw	r30, r20
    25c0:	50 81       	ld	r21, Z
    25c2:	40 91 3f 22 	lds	r20, 0x223F	; 0x80223f <sa_direction>
    25c6:	85 2f       	mov	r24, r21
    25c8:	90 e0       	ldi	r25, 0x00	; 0
    25ca:	0e 94 78 34 	call	0x68f0	; 0x68f0 <__ctzhi2>
    25ce:	2b 2d       	mov	r18, r11
    25d0:	30 e0       	ldi	r19, 0x00	; 0
    25d2:	02 c0       	rjmp	.+4      	; 0x25d8 <MoveSorterArmFixed+0x132>
    25d4:	22 0f       	add	r18, r18
    25d6:	33 1f       	adc	r19, r19
    25d8:	8a 95       	dec	r24
    25da:	e2 f7       	brpl	.-8      	; 0x25d4 <MoveSorterArmFixed+0x12e>
    25dc:	24 27       	eor	r18, r20
    25de:	25 23       	and	r18, r21
    25e0:	24 27       	eor	r18, r20
    25e2:	20 93 3f 22 	sts	0x223F, r18	; 0x80223f <sa_direction>
    25e6:	b2 cf       	rjmp	.-156    	; 0x254c <MoveSorterArmFixed+0xa6>
	
	if (steps != 0xFFFF) { //TODO weghalen als stepperdrivers uitgelezen kunnen worden
		//de regel hieronder berekend de tijd die de stepperdriver ongeveer nodig is, dit hoeft niet uitgevoerd te worden bij 0xFFFF stappen = oneindig lang draaien
		SetSATime(((float) steps / (float) sa->motor_speed) + ((float) TCC1.CNT / (float) TIMER_COMP_VALUE) + SD_ADD_TIME, sa->switch_pin); //TODO weghalen als stepperdrivers uitgelezen kunnen worden
	}
}
    25e8:	28 96       	adiw	r28, 0x08	; 8
    25ea:	cd bf       	out	0x3d, r28	; 61
    25ec:	de bf       	out	0x3e, r29	; 62
    25ee:	df 91       	pop	r29
    25f0:	cf 91       	pop	r28
    25f2:	1f 91       	pop	r17
    25f4:	0f 91       	pop	r16
    25f6:	ff 90       	pop	r15
    25f8:	ef 90       	pop	r14
    25fa:	df 90       	pop	r13
    25fc:	cf 90       	pop	r12
    25fe:	bf 90       	pop	r11
    2600:	af 90       	pop	r10
    2602:	9f 90       	pop	r9
    2604:	8f 90       	pop	r8
    2606:	08 95       	ret

00002608 <MoveSorterArm>:
}


/* beweeg stepper oneindig */
void MoveSorterArm(bool direction, SorterArm_t *sa)
{
    2608:	ab 01       	movw	r20, r22
	MoveSorterArmFixed(direction, 0xFFFF, sa);
    260a:	6f ef       	ldi	r22, 0xFF	; 255
    260c:	7f ef       	ldi	r23, 0xFF	; 255
    260e:	0e 94 53 12 	call	0x24a6	; 0x24a6 <MoveSorterArmFixed>
    2612:	08 95       	ret

00002614 <StopSA>:
}


/* stop stepper */
void StopSA(SorterArm_t *sa)
{
    2614:	ef 92       	push	r14
    2616:	ff 92       	push	r15
    2618:	0f 93       	push	r16
    261a:	1f 93       	push	r17
    261c:	cf 93       	push	r28
    261e:	df 93       	push	r29
    2620:	1f 92       	push	r1
    2622:	cd b7       	in	r28, 0x3d	; 61
    2624:	de b7       	in	r29, 0x3e	; 62
    2626:	7c 01       	movw	r14, r24
	char data[]={MOTOR_OFF};
    2628:	19 82       	std	Y+1, r1	; 0x01
	stepperWriteRegister(MOTOR_ENABLE_REG, data, sizeof(data)/sizeof(*data),sa->motor_id,USARTE1);
    262a:	00 eb       	ldi	r16, 0xB0	; 176
    262c:	1a e0       	ldi	r17, 0x0A	; 10
    262e:	fc 01       	movw	r30, r24
    2630:	25 81       	ldd	r18, Z+5	; 0x05
    2632:	41 e0       	ldi	r20, 0x01	; 1
    2634:	be 01       	movw	r22, r28
    2636:	6f 5f       	subi	r22, 0xFF	; 255
    2638:	7f 4f       	sbci	r23, 0xFF	; 255
    263a:	8c e4       	ldi	r24, 0x4C	; 76
    263c:	0e 94 07 15 	call	0x2a0e	; 0x2a0e <_Z20stepperWriteRegisterhPKchhR12USART_struct>

	SetSATime(0, sa->switch_pin); //TODO weghalen als stepperdrivers uitgelezen kunnen worden
    2640:	f7 01       	movw	r30, r14
    2642:	60 81       	ld	r22, Z
    2644:	80 e0       	ldi	r24, 0x00	; 0
    2646:	0e 94 d6 11 	call	0x23ac	; 0x23ac <SetSATime>
}
    264a:	0f 90       	pop	r0
    264c:	df 91       	pop	r29
    264e:	cf 91       	pop	r28
    2650:	1f 91       	pop	r17
    2652:	0f 91       	pop	r16
    2654:	ff 90       	pop	r15
    2656:	ef 90       	pop	r14
    2658:	08 95       	ret

0000265a <StopSorterArm>:

/* blockly functie */
bool SorterArmReady() { return SAReady(&sa1); }


void StopSorterArm() { StopSA(&sa1); }
    265a:	81 e8       	ldi	r24, 0x81	; 129
    265c:	91 e2       	ldi	r25, 0x21	; 33
    265e:	0e 94 0a 13 	call	0x2614	; 0x2614 <StopSA>
    2662:	08 95       	ret

00002664 <SATime>:
}


//TODO weghalen functie als stepperdrivers uitgelezen kunnen worden
uint8_t SATime(uint8_t switch_pin)
{
    2664:	0f 93       	push	r16
    2666:	1f 93       	push	r17
	uint8_t i = (uint8_t) (sa_timer_time >> (8*__builtin_ctz(switch_pin)));
    2668:	90 e0       	ldi	r25, 0x00	; 0
    266a:	0e 94 78 34 	call	0x68f0	; 0x68f0 <__ctzhi2>
	return i;
    266e:	8c 01       	movw	r16, r24
    2670:	00 0f       	add	r16, r16
    2672:	11 1f       	adc	r17, r17
    2674:	00 0f       	add	r16, r16
    2676:	11 1f       	adc	r17, r17
    2678:	00 0f       	add	r16, r16
    267a:	11 1f       	adc	r17, r17
    267c:	20 91 2f 22 	lds	r18, 0x222F	; 0x80222f <sa_timer_time>
    2680:	30 91 30 22 	lds	r19, 0x2230	; 0x802230 <sa_timer_time+0x1>
    2684:	40 91 31 22 	lds	r20, 0x2231	; 0x802231 <sa_timer_time+0x2>
    2688:	50 91 32 22 	lds	r21, 0x2232	; 0x802232 <sa_timer_time+0x3>
    268c:	60 91 33 22 	lds	r22, 0x2233	; 0x802233 <sa_timer_time+0x4>
    2690:	70 91 34 22 	lds	r23, 0x2234	; 0x802234 <sa_timer_time+0x5>
    2694:	80 91 35 22 	lds	r24, 0x2235	; 0x802235 <sa_timer_time+0x6>
    2698:	90 91 36 22 	lds	r25, 0x2236	; 0x802236 <sa_timer_time+0x7>
    269c:	0e 94 c0 34 	call	0x6980	; 0x6980 <__lshrdi3>
    26a0:	82 2f       	mov	r24, r18
}
    26a2:	1f 91       	pop	r17
    26a4:	0f 91       	pop	r16
    26a6:	08 95       	ret

000026a8 <__vector_22>:
uint8_t sa_direction = 0;
uint64_t sa_position = 0;		//startwaarde per sorterarm wordt MINPOS na homing

uint64_t sa_timer_time = 0;		//sec, TODO weghalen als stepperdrivers uitgelezen kunnen worden
//TODO weghalen ISR hieronder als stepperdrivers uitgelezen kunnen worden
ISR(TCC1_CCA_vect) {
    26a8:	1f 92       	push	r1
    26aa:	0f 92       	push	r0
    26ac:	0f b6       	in	r0, 0x3f	; 63
    26ae:	0f 92       	push	r0
    26b0:	11 24       	eor	r1, r1
    26b2:	08 b6       	in	r0, 0x38	; 56
    26b4:	0f 92       	push	r0
    26b6:	18 be       	out	0x38, r1	; 56
    26b8:	09 b6       	in	r0, 0x39	; 57
    26ba:	0f 92       	push	r0
    26bc:	19 be       	out	0x39, r1	; 57
    26be:	0a b6       	in	r0, 0x3a	; 58
    26c0:	0f 92       	push	r0
    26c2:	1a be       	out	0x3a, r1	; 58
    26c4:	0b b6       	in	r0, 0x3b	; 59
    26c6:	0f 92       	push	r0
    26c8:	1b be       	out	0x3b, r1	; 59
    26ca:	ef 92       	push	r14
    26cc:	ff 92       	push	r15
    26ce:	0f 93       	push	r16
    26d0:	1f 93       	push	r17
    26d2:	2f 93       	push	r18
    26d4:	3f 93       	push	r19
    26d6:	4f 93       	push	r20
    26d8:	5f 93       	push	r21
    26da:	6f 93       	push	r22
    26dc:	7f 93       	push	r23
    26de:	8f 93       	push	r24
    26e0:	9f 93       	push	r25
    26e2:	af 93       	push	r26
    26e4:	bf 93       	push	r27
    26e6:	cf 93       	push	r28
    26e8:	df 93       	push	r29
    26ea:	ef 93       	push	r30
    26ec:	ff 93       	push	r31
	//triggered elke seconde
	TCC1.CNT = 0;
    26ee:	10 92 60 08 	sts	0x0860, r1	; 0x800860 <__TEXT_REGION_LENGTH__+0x700860>
    26f2:	10 92 61 08 	sts	0x0861, r1	; 0x800861 <__TEXT_REGION_LENGTH__+0x700861>
    26f6:	c0 e0       	ldi	r28, 0x00	; 0
    26f8:	d0 e0       	ldi	r29, 0x00	; 0
	for (uint8_t i=0; i<8; i++) {
		if (SATime(1<<i) > 0) {
    26fa:	ee 24       	eor	r14, r14
    26fc:	e3 94       	inc	r14
    26fe:	f1 2c       	mov	r15, r1
    2700:	87 01       	movw	r16, r14
    2702:	0c 2e       	mov	r0, r28
    2704:	02 c0       	rjmp	.+4      	; 0x270a <__vector_22+0x62>
    2706:	00 0f       	add	r16, r16
    2708:	11 1f       	adc	r17, r17
    270a:	0a 94       	dec	r0
    270c:	e2 f7       	brpl	.-8      	; 0x2706 <__vector_22+0x5e>
    270e:	80 2f       	mov	r24, r16
    2710:	0e 94 32 13 	call	0x2664	; 0x2664 <SATime>
    2714:	88 23       	and	r24, r24
    2716:	21 f0       	breq	.+8      	; 0x2720 <__vector_22+0x78>
			SetSATime(SATime(1<<i)-1, 1<<i);
    2718:	60 2f       	mov	r22, r16
    271a:	81 50       	subi	r24, 0x01	; 1
    271c:	0e 94 d6 11 	call	0x23ac	; 0x23ac <SetSATime>
    2720:	21 96       	adiw	r28, 0x01	; 1
uint64_t sa_timer_time = 0;		//sec, TODO weghalen als stepperdrivers uitgelezen kunnen worden
//TODO weghalen ISR hieronder als stepperdrivers uitgelezen kunnen worden
ISR(TCC1_CCA_vect) {
	//triggered elke seconde
	TCC1.CNT = 0;
	for (uint8_t i=0; i<8; i++) {
    2722:	c8 30       	cpi	r28, 0x08	; 8
    2724:	d1 05       	cpc	r29, r1
    2726:	61 f7       	brne	.-40     	; 0x2700 <__vector_22+0x58>
		if (SATime(1<<i) > 0) {
			SetSATime(SATime(1<<i)-1, 1<<i);
		}
	}
//	PORTH_OUTTGL |= (1<<4)|(1<<5);
}
    2728:	ff 91       	pop	r31
    272a:	ef 91       	pop	r30
    272c:	df 91       	pop	r29
    272e:	cf 91       	pop	r28
    2730:	bf 91       	pop	r27
    2732:	af 91       	pop	r26
    2734:	9f 91       	pop	r25
    2736:	8f 91       	pop	r24
    2738:	7f 91       	pop	r23
    273a:	6f 91       	pop	r22
    273c:	5f 91       	pop	r21
    273e:	4f 91       	pop	r20
    2740:	3f 91       	pop	r19
    2742:	2f 91       	pop	r18
    2744:	1f 91       	pop	r17
    2746:	0f 91       	pop	r16
    2748:	ff 90       	pop	r15
    274a:	ef 90       	pop	r14
    274c:	0f 90       	pop	r0
    274e:	0b be       	out	0x3b, r0	; 59
    2750:	0f 90       	pop	r0
    2752:	0a be       	out	0x3a, r0	; 58
    2754:	0f 90       	pop	r0
    2756:	09 be       	out	0x39, r0	; 57
    2758:	0f 90       	pop	r0
    275a:	08 be       	out	0x38, r0	; 56
    275c:	0f 90       	pop	r0
    275e:	0f be       	out	0x3f, r0	; 63
    2760:	0f 90       	pop	r0
    2762:	1f 90       	pop	r1
    2764:	18 95       	reti

00002766 <SAReady>:
	sa_position = (sa_position & ~ones_mask) | (((uint64_t) i << (8*__builtin_ctz(switch_pin))) & ones_mask);
}


bool SAReady(SorterArm_t *sa)
{
    2766:	cf 93       	push	r28
	//TODO uitlezen of stepperdriver klaar is met beweging (met motor_id)
	uint8_t stepperdriver_ready = 1; //TODO vervang 1 met leesfunctie
	stepperdriver_ready = (SATime(sa->switch_pin) == 0); //TODO regel weghalen als stepperdriver uitgelezen kan worden
    2768:	fc 01       	movw	r30, r24
    276a:	c0 81       	ld	r28, Z
    276c:	8c 2f       	mov	r24, r28
    276e:	0e 94 32 13 	call	0x2664	; 0x2664 <SATime>
    2772:	28 2f       	mov	r18, r24
//	_delay_ms(200); //delay zodat stepperdriver niet te veel gerequest wordt
	
	return ((sa_homing_succes & sa->switch_pin) && (sa_isr_ready & sa->switch_pin) && stepperdriver_ready);
    2774:	90 91 41 22 	lds	r25, 0x2241	; 0x802241 <sa_homing_succes>
    2778:	9c 23       	and	r25, r28
    277a:	49 f0       	breq	.+18     	; 0x278e <SAReady+0x28>
    277c:	90 91 40 22 	lds	r25, 0x2240	; 0x802240 <sa_isr_ready>
    2780:	c9 23       	and	r28, r25
    2782:	39 f0       	breq	.+14     	; 0x2792 <SAReady+0x2c>
    2784:	81 e0       	ldi	r24, 0x01	; 1
    2786:	22 23       	and	r18, r18
    2788:	29 f0       	breq	.+10     	; 0x2794 <SAReady+0x2e>
    278a:	80 e0       	ldi	r24, 0x00	; 0
    278c:	03 c0       	rjmp	.+6      	; 0x2794 <SAReady+0x2e>
    278e:	80 e0       	ldi	r24, 0x00	; 0
    2790:	01 c0       	rjmp	.+2      	; 0x2794 <SAReady+0x2e>
    2792:	80 e0       	ldi	r24, 0x00	; 0
}
    2794:	cf 91       	pop	r28
    2796:	08 95       	ret

00002798 <SorterArmReady>:
/* blockly functie */
uint16_t SorterArmPosition() { return SAPosition(sa1.switch_pin); }


/* blockly functie */
bool SorterArmReady() { return SAReady(&sa1); }
    2798:	81 e8       	ldi	r24, 0x81	; 129
    279a:	91 e2       	ldi	r25, 0x21	; 33
    279c:	0e 94 b3 13 	call	0x2766	; 0x2766 <SAReady>
    27a0:	08 95       	ret

000027a2 <initSATimer>:


//TODO weghalen functie als stepperdrivers uitgelezen kunnen worden
void initSATimer() {
	//FCPU = 24 000 000, 16-bits = 65535, 24MHz/1024/65535 = 0,357687 sec
	TCC1.CTRLB |= TC0_CCAEN_bm;				//enable CTC
    27a2:	e0 e4       	ldi	r30, 0x40	; 64
    27a4:	f8 e0       	ldi	r31, 0x08	; 8
    27a6:	81 81       	ldd	r24, Z+1	; 0x01
    27a8:	80 61       	ori	r24, 0x10	; 16
    27aa:	81 83       	std	Z+1, r24	; 0x01
	TCC1.INTCTRLB |= TC_CCAINTLVL_LO_gc;	//enable low interrupt level for CTC
    27ac:	87 81       	ldd	r24, Z+7	; 0x07
    27ae:	81 60       	ori	r24, 0x01	; 1
    27b0:	87 83       	std	Z+7, r24	; 0x07
	TCC1.CCA = TIMER_COMP_VALUE;			//set compare value
    27b2:	8e e8       	ldi	r24, 0x8E	; 142
    27b4:	9b e5       	ldi	r25, 0x5B	; 91
    27b6:	80 a7       	std	Z+40, r24	; 0x28
    27b8:	91 a7       	std	Z+41, r25	; 0x29
	TCC1.CTRLA |= TC_CLKSEL_DIV1024_gc;		//clock divide
    27ba:	80 81       	ld	r24, Z
    27bc:	87 60       	ori	r24, 0x07	; 7
    27be:	80 83       	st	Z, r24
    27c0:	08 95       	ret

000027c2 <HomeSorterArm>:
	MoveSorterArmFixed(direction, 0xFFFF, sa);
}


void HomeSorterArm(SorterArm_t *sa)
{
    27c2:	cf 93       	push	r28
    27c4:	df 93       	push	r29
    27c6:	ec 01       	movw	r28, r24
	//switches mogen niet ingedrukt zijn
	SASetPullDown(sa->switch_pin);
    27c8:	88 81       	ld	r24, Y
    27ca:	0e 94 44 11 	call	0x2288	; 0x2288 <SASetPullDown>
    27ce:	2f e7       	ldi	r18, 0x7F	; 127
    27d0:	82 e3       	ldi	r24, 0x32	; 50
    27d2:	92 e0       	ldi	r25, 0x02	; 2
    27d4:	21 50       	subi	r18, 0x01	; 1
    27d6:	80 40       	sbci	r24, 0x00	; 0
    27d8:	90 40       	sbci	r25, 0x00	; 0
    27da:	e1 f7       	brne	.-8      	; 0x27d4 <HomeSorterArm+0x12>
    27dc:	00 c0       	rjmp	.+0      	; 0x27de <HomeSorterArm+0x1c>
    27de:	00 00       	nop
	_delay_ms(30);								//storing op pin weg laten gaan
	if (SA_SWITCH(sa->switch_pin)) { return; }	//stepper mag niet starten, er is een schakelaar ingedrukt of kabelbreuk, stop
    27e0:	90 91 08 07 	lds	r25, 0x0708	; 0x800708 <__TEXT_REGION_LENGTH__+0x700708>
    27e4:	88 81       	ld	r24, Y
    27e6:	89 23       	and	r24, r25
    27e8:	49 f0       	breq	.+18     	; 0x27fc <HomeSorterArm+0x3a>
	
	initSATimer();								//TODO weghalen als stepperdrivers uitgelezen kunnen worden
    27ea:	0e 94 d1 13 	call	0x27a2	; 0x27a2 <initSATimer>
	SASetInterrupt(sa->switch_pin);				//set interrupts
    27ee:	88 81       	ld	r24, Y
    27f0:	0e 94 8f 11 	call	0x231e	; 0x231e <SASetInterrupt>
	MoveSorterArm(0, sa);						//homing cycle starten
    27f4:	be 01       	movw	r22, r28
    27f6:	80 e0       	ldi	r24, 0x00	; 0
    27f8:	0e 94 04 13 	call	0x2608	; 0x2608 <MoveSorterArm>
}
    27fc:	df 91       	pop	r29
    27fe:	cf 91       	pop	r28
    2800:	08 95       	ret

00002802 <MoveSADistance>:
}


/* beweeg de sorteerarm "amount" posities naar links of naar rechts */
void MoveSADistance(bool dir, uint16_t amount, SorterArm_t *sa)
{
    2802:	ff 92       	push	r15
    2804:	0f 93       	push	r16
    2806:	1f 93       	push	r17
    2808:	cf 93       	push	r28
    280a:	df 93       	push	r29
    280c:	f8 2e       	mov	r15, r24
    280e:	8b 01       	movw	r16, r22
    2810:	ea 01       	movw	r28, r20
	//homing is niet afgerond en switch is niet ingedrukt (veiligheid in combinatie met ISR) --> eerste homing
	cli(); //global interrupt disable, voorkom dat stepper verkeerde richting op kan gaan bij interrupt
    2812:	f8 94       	cli
	if (!(sa_homing_succes & sa->switch_pin) && !SA_SWITCH(sa->switch_pin)) {
    2814:	98 81       	ld	r25, Y
    2816:	80 91 41 22 	lds	r24, 0x2241	; 0x802241 <sa_homing_succes>
    281a:	89 23       	and	r24, r25
    281c:	09 f0       	breq	.+2      	; 0x2820 <MoveSADistance+0x1e>
    281e:	55 c0       	rjmp	.+170    	; 0x28ca <MoveSADistance+0xc8>
    2820:	80 91 08 07 	lds	r24, 0x0708	; 0x800708 <__TEXT_REGION_LENGTH__+0x700708>
    2824:	98 23       	and	r25, r24
    2826:	09 f0       	breq	.+2      	; 0x282a <MoveSADistance+0x28>
    2828:	57 c0       	rjmp	.+174    	; 0x28d8 <MoveSADistance+0xd6>
    282a:	4f c0       	rjmp	.+158    	; 0x28ca <MoveSADistance+0xc8>
		return; //locatie wordt na homing cycle bereikt
	}
	sei(); //global interrupt enable
	
	if (!SAReady(sa)) { return; }																	//sorter arm niet klaar, niet starten
	if (SAPosition(sa->switch_pin)<sa->minpos || SAPosition(sa->switch_pin)>sa->maxpos) { return; }	//huidige positie ongeldig, programmeerfout
    282c:	88 81       	ld	r24, Y
    282e:	0e 94 46 10 	call	0x208c	; 0x208c <SAPosition>
    2832:	29 81       	ldd	r18, Y+1	; 0x01
    2834:	30 e0       	ldi	r19, 0x00	; 0
    2836:	82 17       	cp	r24, r18
    2838:	93 07       	cpc	r25, r19
    283a:	08 f4       	brcc	.+2      	; 0x283e <MoveSADistance+0x3c>
    283c:	53 c0       	rjmp	.+166    	; 0x28e4 <MoveSADistance+0xe2>
    283e:	2a 81       	ldd	r18, Y+2	; 0x02
    2840:	30 e0       	ldi	r19, 0x00	; 0
    2842:	28 17       	cp	r18, r24
    2844:	39 07       	cpc	r19, r25
    2846:	08 f4       	brcc	.+2      	; 0x284a <MoveSADistance+0x48>
    2848:	4d c0       	rjmp	.+154    	; 0x28e4 <MoveSADistance+0xe2>
	
	//ga naar juiste positie
	if (LocatieIsBereikbaarSet(dir, amount, sa)) {
    284a:	ae 01       	movw	r20, r28
    284c:	b8 01       	movw	r22, r16
    284e:	8f 2d       	mov	r24, r15
    2850:	0e 94 11 11 	call	0x2222	; 0x2222 <LocatieIsBereikbaarSet>
    2854:	88 23       	and	r24, r24
    2856:	71 f0       	breq	.+28     	; 0x2874 <MoveSADistance+0x72>
		MoveSorterArmFixed(dir, sa->steps_per_position * amount, sa);
    2858:	8b 81       	ldd	r24, Y+3	; 0x03
    285a:	9c 81       	ldd	r25, Y+4	; 0x04
    285c:	08 9f       	mul	r16, r24
    285e:	b0 01       	movw	r22, r0
    2860:	09 9f       	mul	r16, r25
    2862:	70 0d       	add	r23, r0
    2864:	18 9f       	mul	r17, r24
    2866:	70 0d       	add	r23, r0
    2868:	11 24       	eor	r1, r1
    286a:	ae 01       	movw	r20, r28
    286c:	8f 2d       	mov	r24, r15
    286e:	0e 94 53 12 	call	0x24a6	; 0x24a6 <MoveSorterArmFixed>
    2872:	38 c0       	rjmp	.+112    	; 0x28e4 <MoveSADistance+0xe2>
	//ga zo dicht mogelijk naar de juiste positie en stop
	} else {
		//direction 1 van switch af, 0 op switch aan
		if (dir) {
    2874:	ff 20       	and	r15, r15
    2876:	a9 f0       	breq	.+42     	; 0x28a2 <MoveSADistance+0xa0>
			MoveSorterArmFixed(dir, sa->steps_per_position * (sa->maxpos-SAPosition(sa->switch_pin)), sa);
    2878:	88 81       	ld	r24, Y
    287a:	0e 94 46 10 	call	0x208c	; 0x208c <SAPosition>
    287e:	2a 81       	ldd	r18, Y+2	; 0x02
    2880:	30 e0       	ldi	r19, 0x00	; 0
    2882:	28 1b       	sub	r18, r24
    2884:	39 0b       	sbc	r19, r25
    2886:	8b 81       	ldd	r24, Y+3	; 0x03
    2888:	9c 81       	ldd	r25, Y+4	; 0x04
    288a:	28 9f       	mul	r18, r24
    288c:	b0 01       	movw	r22, r0
    288e:	29 9f       	mul	r18, r25
    2890:	70 0d       	add	r23, r0
    2892:	38 9f       	mul	r19, r24
    2894:	70 0d       	add	r23, r0
    2896:	11 24       	eor	r1, r1
    2898:	ae 01       	movw	r20, r28
    289a:	81 e0       	ldi	r24, 0x01	; 1
    289c:	0e 94 53 12 	call	0x24a6	; 0x24a6 <MoveSorterArmFixed>
    28a0:	21 c0       	rjmp	.+66     	; 0x28e4 <MoveSADistance+0xe2>
		} else {
			MoveSorterArmFixed(dir, sa->steps_per_position * (SAPosition(sa->switch_pin)-sa->minpos), sa);
    28a2:	88 81       	ld	r24, Y
    28a4:	0e 94 46 10 	call	0x208c	; 0x208c <SAPosition>
    28a8:	29 81       	ldd	r18, Y+1	; 0x01
    28aa:	82 1b       	sub	r24, r18
    28ac:	91 09       	sbc	r25, r1
    28ae:	2b 81       	ldd	r18, Y+3	; 0x03
    28b0:	3c 81       	ldd	r19, Y+4	; 0x04
    28b2:	82 9f       	mul	r24, r18
    28b4:	b0 01       	movw	r22, r0
    28b6:	83 9f       	mul	r24, r19
    28b8:	70 0d       	add	r23, r0
    28ba:	92 9f       	mul	r25, r18
    28bc:	70 0d       	add	r23, r0
    28be:	11 24       	eor	r1, r1
    28c0:	ae 01       	movw	r20, r28
    28c2:	80 e0       	ldi	r24, 0x00	; 0
    28c4:	0e 94 53 12 	call	0x24a6	; 0x24a6 <MoveSorterArmFixed>
    28c8:	0d c0       	rjmp	.+26     	; 0x28e4 <MoveSADistance+0xe2>
	if (!(sa_homing_succes & sa->switch_pin) && !SA_SWITCH(sa->switch_pin)) {
		LocatieIsBereikbaarSet(dir, amount, sa);
		HomeSorterArm(sa);
		return; //locatie wordt na homing cycle bereikt
	}
	sei(); //global interrupt enable
    28ca:	78 94       	sei
	
	if (!SAReady(sa)) { return; }																	//sorter arm niet klaar, niet starten
    28cc:	ce 01       	movw	r24, r28
    28ce:	0e 94 b3 13 	call	0x2766	; 0x2766 <SAReady>
    28d2:	81 11       	cpse	r24, r1
    28d4:	ab cf       	rjmp	.-170    	; 0x282c <MoveSADistance+0x2a>
    28d6:	06 c0       	rjmp	.+12     	; 0x28e4 <MoveSADistance+0xe2>
void MoveSADistance(bool dir, uint16_t amount, SorterArm_t *sa)
{
	//homing is niet afgerond en switch is niet ingedrukt (veiligheid in combinatie met ISR) --> eerste homing
	cli(); //global interrupt disable, voorkom dat stepper verkeerde richting op kan gaan bij interrupt
	if (!(sa_homing_succes & sa->switch_pin) && !SA_SWITCH(sa->switch_pin)) {
		LocatieIsBereikbaarSet(dir, amount, sa);
    28d8:	8f 2d       	mov	r24, r15
    28da:	0e 94 11 11 	call	0x2222	; 0x2222 <LocatieIsBereikbaarSet>
		HomeSorterArm(sa);
    28de:	ce 01       	movw	r24, r28
    28e0:	0e 94 e1 13 	call	0x27c2	; 0x27c2 <HomeSorterArm>
			MoveSorterArmFixed(dir, sa->steps_per_position * (sa->maxpos-SAPosition(sa->switch_pin)), sa);
		} else {
			MoveSorterArmFixed(dir, sa->steps_per_position * (SAPosition(sa->switch_pin)-sa->minpos), sa);
		}
	}
}
    28e4:	df 91       	pop	r29
    28e6:	cf 91       	pop	r28
    28e8:	1f 91       	pop	r17
    28ea:	0f 91       	pop	r16
    28ec:	ff 90       	pop	r15
    28ee:	08 95       	ret

000028f0 <MoveSorterArmDistance>:
 * functies toegevoegd worden die met een andere sorterarm struct werken. Pas ook de ISR in 
 * main.cpp aan. 
 */

/* blockly functie */
void MoveSorterArmDistance(bool dir, uint16_t amount) { MoveSADistance(dir, amount, &sa1); }
    28f0:	41 e8       	ldi	r20, 0x81	; 129
    28f2:	51 e2       	ldi	r21, 0x21	; 33
    28f4:	0e 94 01 14 	call	0x2802	; 0x2802 <MoveSADistance>
    28f8:	08 95       	ret

000028fa <MoveSAIndex>:
void StopSorterArm() { StopSA(&sa1); }


/* beweeg de sorteerarm naar een positie van MINPOS t/m MAXPOS */
void MoveSAIndex(uint16_t i, SorterArm_t *sa)
{
    28fa:	0f 93       	push	r16
    28fc:	1f 93       	push	r17
    28fe:	cf 93       	push	r28
    2900:	df 93       	push	r29
    2902:	8c 01       	movw	r16, r24
    2904:	eb 01       	movw	r28, r22
	bool d = (i > SAPosition(sa->switch_pin));
    2906:	88 81       	ld	r24, Y
    2908:	0e 94 46 10 	call	0x208c	; 0x208c <SAPosition>
	MoveSADistance(d,abs((int8_t) SAPosition(sa->switch_pin)-(int8_t) i), sa);
    290c:	28 2f       	mov	r18, r24
    290e:	08 2e       	mov	r0, r24
    2910:	00 0c       	add	r0, r0
    2912:	33 0b       	sbc	r19, r19
    2914:	20 1b       	sub	r18, r16
    2916:	31 09       	sbc	r19, r1
    2918:	07 fd       	sbrc	r16, 7
    291a:	33 95       	inc	r19
    291c:	b9 01       	movw	r22, r18
    291e:	33 23       	and	r19, r19
    2920:	24 f4       	brge	.+8      	; 0x292a <MoveSAIndex+0x30>
    2922:	66 27       	eor	r22, r22
    2924:	77 27       	eor	r23, r23
    2926:	62 1b       	sub	r22, r18
    2928:	73 0b       	sbc	r23, r19
    292a:	21 e0       	ldi	r18, 0x01	; 1
    292c:	80 17       	cp	r24, r16
    292e:	91 07       	cpc	r25, r17
    2930:	08 f0       	brcs	.+2      	; 0x2934 <MoveSAIndex+0x3a>
    2932:	20 e0       	ldi	r18, 0x00	; 0
    2934:	ae 01       	movw	r20, r28
    2936:	82 2f       	mov	r24, r18
    2938:	0e 94 01 14 	call	0x2802	; 0x2802 <MoveSADistance>
}
    293c:	df 91       	pop	r29
    293e:	cf 91       	pop	r28
    2940:	1f 91       	pop	r17
    2942:	0f 91       	pop	r16
    2944:	08 95       	ret

00002946 <MoveSorterArmIndex>:
/* blockly functie */
void MoveSorterArmDistance(bool dir, uint16_t amount) { MoveSADistance(dir, amount, &sa1); }


/* blockly functie */
void MoveSorterArmIndex(uint16_t i) { MoveSAIndex(i, &sa1); }
    2946:	61 e8       	ldi	r22, 0x81	; 129
    2948:	71 e2       	ldi	r23, 0x21	; 33
    294a:	0e 94 7d 14 	call	0x28fa	; 0x28fa <MoveSAIndex>
    294e:	08 95       	ret

00002950 <SorterArmISR>:
}


/* ISR, interrupts moeten aanblijven */
void SorterArmISR(SorterArm_t *sa)
{
    2950:	ff 92       	push	r15
    2952:	0f 93       	push	r16
    2954:	1f 93       	push	r17
    2956:	cf 93       	push	r28
    2958:	df 93       	push	r29
    295a:	ec 01       	movw	r28, r24
	/* interrupt buiten homing procedure om, switch loslaten en opnieuw homing */
	if (sa_homing_succes & sa->switch_pin) {
    295c:	88 81       	ld	r24, Y
    295e:	90 91 41 22 	lds	r25, 0x2241	; 0x802241 <sa_homing_succes>
    2962:	28 2f       	mov	r18, r24
    2964:	29 23       	and	r18, r25
    2966:	f1 f0       	breq	.+60     	; 0x29a4 <SorterArmISR+0x54>
		if (SA_SWITCH(sa->switch_pin)) {
    2968:	20 91 08 07 	lds	r18, 0x0708	; 0x800708 <__TEXT_REGION_LENGTH__+0x700708>
    296c:	28 23       	and	r18, r24
    296e:	89 f4       	brne	.+34     	; 0x2992 <SorterArmISR+0x42>
			//button ingedrukt
			ChangeDirectionStepper(!(sa_direction & sa->switch_pin), sa->motor_id);
    2970:	90 91 3f 22 	lds	r25, 0x223F	; 0x80223f <sa_direction>
    2974:	98 23       	and	r25, r24
    2976:	81 e0       	ldi	r24, 0x01	; 1
    2978:	09 f0       	breq	.+2      	; 0x297c <SorterArmISR+0x2c>
    297a:	80 e0       	ldi	r24, 0x00	; 0
    297c:	6d 81       	ldd	r22, Y+5	; 0x05
    297e:	0e 94 5c 15 	call	0x2ab8	; 0x2ab8 <_Z22ChangeDirectionStepperbh>
			sa_isr_ready &= ~(sa->switch_pin); //voorkom opnieuw starten
    2982:	88 81       	ld	r24, Y
    2984:	80 95       	com	r24
    2986:	90 91 40 22 	lds	r25, 0x2240	; 0x802240 <sa_isr_ready>
    298a:	89 23       	and	r24, r25
    298c:	80 93 40 22 	sts	0x2240, r24	; 0x802240 <sa_isr_ready>
    2990:	38 c0       	rjmp	.+112    	; 0x2a02 <SorterArmISR+0xb2>
		} else {
			//button losgelaten
			sa_homing_succes &= ~(sa->switch_pin);
    2992:	80 95       	com	r24
    2994:	89 23       	and	r24, r25
    2996:	80 93 41 22 	sts	0x2241, r24	; 0x802241 <sa_homing_succes>
			MoveSorterArm(0, sa); //start homing procedure
    299a:	be 01       	movw	r22, r28
    299c:	80 e0       	ldi	r24, 0x00	; 0
    299e:	0e 94 04 13 	call	0x2608	; 0x2608 <MoveSorterArm>
    29a2:	2f c0       	rjmp	.+94     	; 0x2a02 <SorterArmISR+0xb2>
			//TODO misschien aanpassen dat homing alleen gestart wordt als de stepper in beweging was op het moment van de interrupt
		}
		
	/* interrupt van homing process */
	} else {
		if (SA_SWITCH(sa->switch_pin)) {
    29a4:	20 91 08 07 	lds	r18, 0x0708	; 0x800708 <__TEXT_REGION_LENGTH__+0x700708>
    29a8:	28 23       	and	r18, r24
    29aa:	51 f4       	brne	.+20     	; 0x29c0 <SorterArmISR+0x70>
			//button ingedrukt
			ChangeDirectionStepper(!(sa_direction & sa->switch_pin), sa->motor_id);
    29ac:	90 91 3f 22 	lds	r25, 0x223F	; 0x80223f <sa_direction>
    29b0:	98 23       	and	r25, r24
    29b2:	81 e0       	ldi	r24, 0x01	; 1
    29b4:	09 f0       	breq	.+2      	; 0x29b8 <SorterArmISR+0x68>
    29b6:	80 e0       	ldi	r24, 0x00	; 0
    29b8:	6d 81       	ldd	r22, Y+5	; 0x05
    29ba:	0e 94 5c 15 	call	0x2ab8	; 0x2ab8 <_Z22ChangeDirectionStepperbh>
    29be:	21 c0       	rjmp	.+66     	; 0x2a02 <SorterArmISR+0xb2>
		} else {
			//button losgelaten
//			_delay_ms(100); //meer vrije ruimte voor schakelaar
			sa_homing_succes |= sa->switch_pin;
    29c0:	89 2b       	or	r24, r25
    29c2:	80 93 41 22 	sts	0x2241, r24	; 0x802241 <sa_homing_succes>
			sa_isr_ready |= sa->switch_pin;
    29c6:	90 91 40 22 	lds	r25, 0x2240	; 0x802240 <sa_isr_ready>
    29ca:	88 81       	ld	r24, Y
    29cc:	89 2b       	or	r24, r25
    29ce:	80 93 40 22 	sts	0x2240, r24	; 0x802240 <sa_isr_ready>
			
			//ga terug naar laatste positie
			uint8_t sa_prev_pos = SAPosition(sa->switch_pin);
    29d2:	f8 80       	ld	r15, Y
    29d4:	8f 2d       	mov	r24, r15
    29d6:	0e 94 46 10 	call	0x208c	; 0x208c <SAPosition>
    29da:	8c 01       	movw	r16, r24
			SetSAPosition(sa->minpos, sa->switch_pin);
    29dc:	6f 2d       	mov	r22, r15
    29de:	89 81       	ldd	r24, Y+1	; 0x01
    29e0:	0e 94 94 10 	call	0x2128	; 0x2128 <SetSAPosition>
    29e4:	11 27       	eor	r17, r17
			if (sa_prev_pos != SAPosition(sa->switch_pin)) {
    29e6:	88 81       	ld	r24, Y
    29e8:	0e 94 46 10 	call	0x208c	; 0x208c <SAPosition>
    29ec:	80 17       	cp	r24, r16
    29ee:	91 07       	cpc	r25, r17
    29f0:	29 f0       	breq	.+10     	; 0x29fc <SorterArmISR+0xac>
				MoveSAIndex(sa_prev_pos, sa);
    29f2:	be 01       	movw	r22, r28
    29f4:	c8 01       	movw	r24, r16
    29f6:	0e 94 7d 14 	call	0x28fa	; 0x28fa <MoveSAIndex>
    29fa:	03 c0       	rjmp	.+6      	; 0x2a02 <SorterArmISR+0xb2>
			} else {
				StopSA(sa);
    29fc:	ce 01       	movw	r24, r28
    29fe:	0e 94 0a 13 	call	0x2614	; 0x2614 <StopSA>
			}
		}
	}
	return;
}
    2a02:	df 91       	pop	r29
    2a04:	cf 91       	pop	r28
    2a06:	1f 91       	pop	r17
    2a08:	0f 91       	pop	r16
    2a0a:	ff 90       	pop	r15
    2a0c:	08 95       	ret

00002a0e <_Z20stepperWriteRegisterhPKchhR12USART_struct>:
#include "Stepperdriver.h"



void stepperWriteRegister(uint8_t address, const char* data, uint8_t length, uint8_t motorID, USART_struct &USART)
{
    2a0e:	cf 92       	push	r12
    2a10:	df 92       	push	r13
    2a12:	ef 92       	push	r14
    2a14:	ff 92       	push	r15
    2a16:	0f 93       	push	r16
    2a18:	1f 93       	push	r17
    2a1a:	cf 93       	push	r28
    2a1c:	df 93       	push	r29
    2a1e:	d8 2e       	mov	r13, r24
    2a20:	7b 01       	movw	r14, r22
    2a22:	d4 2f       	mov	r29, r20
    2a24:	c2 2e       	mov	r12, r18
	cli(); //global interrupt disable, deze functie is niet re-entrant
    2a26:	f8 94       	cli
	uint8_t checksum = 0xFF-motorID-(length+3)-address;
    2a28:	cc ef       	ldi	r28, 0xFC	; 252
    2a2a:	c8 1b       	sub	r28, r24
    2a2c:	c4 1b       	sub	r28, r20
    2a2e:	c2 1b       	sub	r28, r18
	for(uint8_t i = 0; i < length; i++)
    2a30:	44 23       	and	r20, r20
    2a32:	69 f0       	breq	.+26     	; 0x2a4e <_Z20stepperWriteRegisterhPKchhR12USART_struct+0x40>
    2a34:	fb 01       	movw	r30, r22
    2a36:	2f ef       	ldi	r18, 0xFF	; 255
    2a38:	24 0f       	add	r18, r20
    2a3a:	30 e0       	ldi	r19, 0x00	; 0
    2a3c:	2f 5f       	subi	r18, 0xFF	; 255
    2a3e:	3f 4f       	sbci	r19, 0xFF	; 255
    2a40:	26 0f       	add	r18, r22
    2a42:	37 1f       	adc	r19, r23
	{
		checksum = checksum - data[i];
    2a44:	81 91       	ld	r24, Z+
    2a46:	c8 1b       	sub	r28, r24

void stepperWriteRegister(uint8_t address, const char* data, uint8_t length, uint8_t motorID, USART_struct &USART)
{
	cli(); //global interrupt disable, deze functie is niet re-entrant
	uint8_t checksum = 0xFF-motorID-(length+3)-address;
	for(uint8_t i = 0; i < length; i++)
    2a48:	e2 17       	cp	r30, r18
    2a4a:	f3 07       	cpc	r31, r19
    2a4c:	d9 f7       	brne	.-10     	; 0x2a44 <_Z20stepperWriteRegisterhPKchhR12USART_struct+0x36>
	{
		checksum = checksum - data[i];
	}
	
	USART_Transmit(USART, 0xFF); //send 0xFFFF
    2a4e:	6f ef       	ldi	r22, 0xFF	; 255
    2a50:	c8 01       	movw	r24, r16
    2a52:	0e 94 8b 09 	call	0x1316	; 0x1316 <_Z14USART_TransmitR12USART_structc>
	USART_Transmit(USART, 0xFF);
    2a56:	6f ef       	ldi	r22, 0xFF	; 255
    2a58:	c8 01       	movw	r24, r16
    2a5a:	0e 94 8b 09 	call	0x1316	; 0x1316 <_Z14USART_TransmitR12USART_structc>
	USART_Transmit(USART, motorID); //send motorID
    2a5e:	6c 2d       	mov	r22, r12
    2a60:	c8 01       	movw	r24, r16
    2a62:	0e 94 8b 09 	call	0x1316	; 0x1316 <_Z14USART_TransmitR12USART_structc>
	USART_Transmit(USART, length+3); //transmit message length (register instruction+address+data+checksum)
    2a66:	63 e0       	ldi	r22, 0x03	; 3
    2a68:	6d 0f       	add	r22, r29
    2a6a:	c8 01       	movw	r24, r16
    2a6c:	0e 94 8b 09 	call	0x1316	; 0x1316 <_Z14USART_TransmitR12USART_structc>
	USART_Transmit(USART, 0x00); // instructie (not yet implemented)
    2a70:	60 e0       	ldi	r22, 0x00	; 0
    2a72:	c8 01       	movw	r24, r16
    2a74:	0e 94 8b 09 	call	0x1316	; 0x1316 <_Z14USART_TransmitR12USART_structc>
	USART_Transmit(USART, address); // send address to start writing
    2a78:	6d 2d       	mov	r22, r13
    2a7a:	c8 01       	movw	r24, r16
    2a7c:	0e 94 8b 09 	call	0x1316	; 0x1316 <_Z14USART_TransmitR12USART_structc>
	USART_Transmit(USART, data, length); //send data to write to registers
    2a80:	4d 2f       	mov	r20, r29
    2a82:	b7 01       	movw	r22, r14
    2a84:	c8 01       	movw	r24, r16
    2a86:	0e 94 d5 09 	call	0x13aa	; 0x13aa <_Z14USART_TransmitR12USART_structPKch>
	USART_Transmit(USART, checksum);
    2a8a:	6c 2f       	mov	r22, r28
    2a8c:	c8 01       	movw	r24, r16
    2a8e:	0e 94 8b 09 	call	0x1316	; 0x1316 <_Z14USART_TransmitR12USART_structc>
    2a92:	2f e7       	ldi	r18, 0x7F	; 127
    2a94:	82 e3       	ldi	r24, 0x32	; 50
    2a96:	92 e0       	ldi	r25, 0x02	; 2
    2a98:	21 50       	subi	r18, 0x01	; 1
    2a9a:	80 40       	sbci	r24, 0x00	; 0
    2a9c:	90 40       	sbci	r25, 0x00	; 0
    2a9e:	e1 f7       	brne	.-8      	; 0x2a98 <_Z20stepperWriteRegisterhPKchhR12USART_struct+0x8a>
    2aa0:	00 c0       	rjmp	.+0      	; 0x2aa2 <_Z20stepperWriteRegisterhPKchhR12USART_struct+0x94>
    2aa2:	00 00       	nop
	_delay_ms(30);
	sei(); //global interrupt enable, ga ISR uitvoeren als er een flag was gezet
    2aa4:	78 94       	sei
}
    2aa6:	df 91       	pop	r29
    2aa8:	cf 91       	pop	r28
    2aaa:	1f 91       	pop	r17
    2aac:	0f 91       	pop	r16
    2aae:	ff 90       	pop	r15
    2ab0:	ef 90       	pop	r14
    2ab2:	df 90       	pop	r13
    2ab4:	cf 90       	pop	r12
    2ab6:	08 95       	ret

00002ab8 <_Z22ChangeDirectionStepperbh>:


void ChangeDirectionStepper(bool direction, uint8_t motor_id)
{
    2ab8:	0f 93       	push	r16
    2aba:	1f 93       	push	r17
    2abc:	cf 93       	push	r28
    2abe:	df 93       	push	r29
    2ac0:	1f 92       	push	r1
    2ac2:	cd b7       	in	r28, 0x3d	; 61
    2ac4:	de b7       	in	r29, 0x3e	; 62
    2ac6:	26 2f       	mov	r18, r22
	char directiondata[]={direction};
    2ac8:	89 83       	std	Y+1, r24	; 0x01
	stepperWriteRegister(DIRECTION_REG,directiondata,sizeof(directiondata)/sizeof(*directiondata),motor_id, USARTE1);
    2aca:	00 eb       	ldi	r16, 0xB0	; 176
    2acc:	1a e0       	ldi	r17, 0x0A	; 10
    2ace:	41 e0       	ldi	r20, 0x01	; 1
    2ad0:	be 01       	movw	r22, r28
    2ad2:	6f 5f       	subi	r22, 0xFF	; 255
    2ad4:	7f 4f       	sbci	r23, 0xFF	; 255
    2ad6:	8a e4       	ldi	r24, 0x4A	; 74
    2ad8:	0e 94 07 15 	call	0x2a0e	; 0x2a0e <_Z20stepperWriteRegisterhPKchhR12USART_struct>
}
    2adc:	0f 90       	pop	r0
    2ade:	df 91       	pop	r29
    2ae0:	cf 91       	pop	r28
    2ae2:	1f 91       	pop	r17
    2ae4:	0f 91       	pop	r16
    2ae6:	08 95       	ret

00002ae8 <_Z8MoveBeltbj>:


void MoveBelt(bool direction, uint16_t i)
{
    2ae8:	ef 92       	push	r14
    2aea:	ff 92       	push	r15
    2aec:	0f 93       	push	r16
    2aee:	1f 93       	push	r17
    2af0:	cf 93       	push	r28
    2af2:	df 93       	push	r29
    2af4:	cd b7       	in	r28, 0x3d	; 61
    2af6:	de b7       	in	r29, 0x3e	; 62
    2af8:	28 97       	sbiw	r28, 0x08	; 8
    2afa:	cd bf       	out	0x3d, r28	; 61
    2afc:	de bf       	out	0x3e, r29	; 62
	uint8_t motor_id;
	switch(i) {
    2afe:	62 30       	cpi	r22, 0x02	; 2
    2b00:	71 05       	cpc	r23, r1
    2b02:	61 f0       	breq	.+24     	; 0x2b1c <_Z8MoveBeltbj+0x34>
    2b04:	20 f4       	brcc	.+8      	; 0x2b0e <_Z8MoveBeltbj+0x26>
    2b06:	61 30       	cpi	r22, 0x01	; 1
    2b08:	71 05       	cpc	r23, r1
    2b0a:	b1 f0       	breq	.+44     	; 0x2b38 <_Z8MoveBeltbj+0x50>
    2b0c:	3b c0       	rjmp	.+118    	; 0x2b84 <_Z8MoveBeltbj+0x9c>
    2b0e:	63 30       	cpi	r22, 0x03	; 3
    2b10:	71 05       	cpc	r23, r1
    2b12:	49 f0       	breq	.+18     	; 0x2b26 <_Z8MoveBeltbj+0x3e>
    2b14:	64 30       	cpi	r22, 0x04	; 4
    2b16:	71 05       	cpc	r23, r1
    2b18:	51 f0       	breq	.+20     	; 0x2b2e <_Z8MoveBeltbj+0x46>
    2b1a:	34 c0       	rjmp	.+104    	; 0x2b84 <_Z8MoveBeltbj+0x9c>
		case 1: motor_id = BELT_1_MOTOR_ID; break;
		case 2: motor_id = BELT_2_MOTOR_ID; break;
    2b1c:	0f 2e       	mov	r0, r31
    2b1e:	f3 e0       	ldi	r31, 0x03	; 3
    2b20:	ef 2e       	mov	r14, r31
    2b22:	f0 2d       	mov	r31, r0
    2b24:	0c c0       	rjmp	.+24     	; 0x2b3e <_Z8MoveBeltbj+0x56>
		case 3: motor_id = BELT_3_MOTOR_ID; break;
    2b26:	68 94       	set
    2b28:	ee 24       	eor	r14, r14
    2b2a:	e2 f8       	bld	r14, 2
    2b2c:	08 c0       	rjmp	.+16     	; 0x2b3e <_Z8MoveBeltbj+0x56>
		case 4: motor_id = BELT_4_MOTOR_ID; break;
    2b2e:	0f 2e       	mov	r0, r31
    2b30:	f5 e0       	ldi	r31, 0x05	; 5
    2b32:	ef 2e       	mov	r14, r31
    2b34:	f0 2d       	mov	r31, r0
    2b36:	03 c0       	rjmp	.+6      	; 0x2b3e <_Z8MoveBeltbj+0x56>

void MoveBelt(bool direction, uint16_t i)
{
	uint8_t motor_id;
	switch(i) {
		case 1: motor_id = BELT_1_MOTOR_ID; break;
    2b38:	68 94       	set
    2b3a:	ee 24       	eor	r14, r14
    2b3c:	e1 f8       	bld	r14, 1
    2b3e:	f8 2e       	mov	r15, r24
		case 2: motor_id = BELT_2_MOTOR_ID; break;
		case 3: motor_id = BELT_3_MOTOR_ID; break;
		case 4: motor_id = BELT_4_MOTOR_ID; break;
		default: return;
	}
	char directiondata[]={direction};
    2b40:	89 83       	std	Y+1, r24	; 0x01
	stepperWriteRegister(DIRECTION_REG,directiondata,sizeof(directiondata)/sizeof(*directiondata),motor_id, USARTE1);
    2b42:	00 eb       	ldi	r16, 0xB0	; 176
    2b44:	1a e0       	ldi	r17, 0x0A	; 10
    2b46:	2e 2d       	mov	r18, r14
    2b48:	41 e0       	ldi	r20, 0x01	; 1
    2b4a:	be 01       	movw	r22, r28
    2b4c:	6f 5f       	subi	r22, 0xFF	; 255
    2b4e:	7f 4f       	sbci	r23, 0xFF	; 255
    2b50:	8a e4       	ldi	r24, 0x4A	; 74
    2b52:	0e 94 07 15 	call	0x2a0e	; 0x2a0e <_Z20stepperWriteRegisterhPKchhR12USART_struct>
	char data[]={0x01,0x4c,0xFF,0xFF,direction,MOTOR_PWR_MEDIUM,MOTOR_ON};
    2b56:	be 01       	movw	r22, r28
    2b58:	6e 5f       	subi	r22, 0xFE	; 254
    2b5a:	7f 4f       	sbci	r23, 0xFF	; 255
    2b5c:	87 e0       	ldi	r24, 0x07	; 7
    2b5e:	fb 01       	movw	r30, r22
    2b60:	11 92       	st	Z+, r1
    2b62:	8a 95       	dec	r24
    2b64:	e9 f7       	brne	.-6      	; 0x2b60 <_Z8MoveBeltbj+0x78>
    2b66:	81 e0       	ldi	r24, 0x01	; 1
    2b68:	8a 83       	std	Y+2, r24	; 0x02
    2b6a:	9c e4       	ldi	r25, 0x4C	; 76
    2b6c:	9b 83       	std	Y+3, r25	; 0x03
    2b6e:	9f ef       	ldi	r25, 0xFF	; 255
    2b70:	9c 83       	std	Y+4, r25	; 0x04
    2b72:	9d 83       	std	Y+5, r25	; 0x05
    2b74:	8f 83       	std	Y+7, r24	; 0x07
    2b76:	88 87       	std	Y+8, r24	; 0x08
    2b78:	fe 82       	std	Y+6, r15	; 0x06
	stepperWriteRegister(STEPS_PS_HREG,data,sizeof(data)/sizeof(*data),motor_id,USARTE1);
    2b7a:	2e 2d       	mov	r18, r14
    2b7c:	47 e0       	ldi	r20, 0x07	; 7
    2b7e:	86 e4       	ldi	r24, 0x46	; 70
    2b80:	0e 94 07 15 	call	0x2a0e	; 0x2a0e <_Z20stepperWriteRegisterhPKchhR12USART_struct>
}
    2b84:	28 96       	adiw	r28, 0x08	; 8
    2b86:	cd bf       	out	0x3d, r28	; 61
    2b88:	de bf       	out	0x3e, r29	; 62
    2b8a:	df 91       	pop	r29
    2b8c:	cf 91       	pop	r28
    2b8e:	1f 91       	pop	r17
    2b90:	0f 91       	pop	r16
    2b92:	ff 90       	pop	r15
    2b94:	ef 90       	pop	r14
    2b96:	08 95       	ret

00002b98 <_Z8StopBeltj>:


void StopBelt(uint16_t i)
{
    2b98:	0f 93       	push	r16
    2b9a:	1f 93       	push	r17
    2b9c:	cf 93       	push	r28
    2b9e:	df 93       	push	r29
    2ba0:	1f 92       	push	r1
    2ba2:	cd b7       	in	r28, 0x3d	; 61
    2ba4:	de b7       	in	r29, 0x3e	; 62
	uint8_t motor_id;
	switch(i) {
    2ba6:	82 30       	cpi	r24, 0x02	; 2
    2ba8:	91 05       	cpc	r25, r1
    2baa:	51 f0       	breq	.+20     	; 0x2bc0 <_Z8StopBeltj+0x28>
    2bac:	18 f4       	brcc	.+6      	; 0x2bb4 <_Z8StopBeltj+0x1c>
    2bae:	01 97       	sbiw	r24, 0x01	; 1
    2bb0:	69 f0       	breq	.+26     	; 0x2bcc <_Z8StopBeltj+0x34>
    2bb2:	17 c0       	rjmp	.+46     	; 0x2be2 <_Z8StopBeltj+0x4a>
    2bb4:	83 30       	cpi	r24, 0x03	; 3
    2bb6:	91 05       	cpc	r25, r1
    2bb8:	29 f0       	breq	.+10     	; 0x2bc4 <_Z8StopBeltj+0x2c>
    2bba:	04 97       	sbiw	r24, 0x04	; 4
    2bbc:	29 f0       	breq	.+10     	; 0x2bc8 <_Z8StopBeltj+0x30>
    2bbe:	11 c0       	rjmp	.+34     	; 0x2be2 <_Z8StopBeltj+0x4a>
		case 1: motor_id = BELT_1_MOTOR_ID; break;
		case 2: motor_id = BELT_2_MOTOR_ID; break;
    2bc0:	23 e0       	ldi	r18, 0x03	; 3
    2bc2:	05 c0       	rjmp	.+10     	; 0x2bce <_Z8StopBeltj+0x36>
		case 3: motor_id = BELT_3_MOTOR_ID; break;
    2bc4:	24 e0       	ldi	r18, 0x04	; 4
    2bc6:	03 c0       	rjmp	.+6      	; 0x2bce <_Z8StopBeltj+0x36>
		case 4: motor_id = BELT_4_MOTOR_ID; break;
    2bc8:	25 e0       	ldi	r18, 0x05	; 5
    2bca:	01 c0       	rjmp	.+2      	; 0x2bce <_Z8StopBeltj+0x36>

void StopBelt(uint16_t i)
{
	uint8_t motor_id;
	switch(i) {
		case 1: motor_id = BELT_1_MOTOR_ID; break;
    2bcc:	22 e0       	ldi	r18, 0x02	; 2
		case 2: motor_id = BELT_2_MOTOR_ID; break;
		case 3: motor_id = BELT_3_MOTOR_ID; break;
		case 4: motor_id = BELT_4_MOTOR_ID; break;
		default: return;
	}
	char data[]={MOTOR_OFF};
    2bce:	19 82       	std	Y+1, r1	; 0x01
	stepperWriteRegister(MOTOR_ENABLE_REG, data, sizeof(data)/sizeof(*data),motor_id,USARTE1);
    2bd0:	00 eb       	ldi	r16, 0xB0	; 176
    2bd2:	1a e0       	ldi	r17, 0x0A	; 10
    2bd4:	41 e0       	ldi	r20, 0x01	; 1
    2bd6:	be 01       	movw	r22, r28
    2bd8:	6f 5f       	subi	r22, 0xFF	; 255
    2bda:	7f 4f       	sbci	r23, 0xFF	; 255
    2bdc:	8c e4       	ldi	r24, 0x4C	; 76
    2bde:	0e 94 07 15 	call	0x2a0e	; 0x2a0e <_Z20stepperWriteRegisterhPKchhR12USART_struct>
}
    2be2:	0f 90       	pop	r0
    2be4:	df 91       	pop	r29
    2be6:	cf 91       	pop	r28
    2be8:	1f 91       	pop	r17
    2bea:	0f 91       	pop	r16
    2bec:	08 95       	ret

00002bee <_Z13MoveTurntablebj>:


void MoveTurntable(bool direction, uint16_t i)
{
    2bee:	ff 92       	push	r15
    2bf0:	0f 93       	push	r16
    2bf2:	1f 93       	push	r17
    2bf4:	cf 93       	push	r28
    2bf6:	df 93       	push	r29
    2bf8:	cd b7       	in	r28, 0x3d	; 61
    2bfa:	de b7       	in	r29, 0x3e	; 62
    2bfc:	28 97       	sbiw	r28, 0x08	; 8
    2bfe:	cd bf       	out	0x3d, r28	; 61
    2c00:	de bf       	out	0x3e, r29	; 62
	uint8_t motor_id;
	switch(i) {
    2c02:	61 50       	subi	r22, 0x01	; 1
    2c04:	71 09       	sbc	r23, r1
    2c06:	62 30       	cpi	r22, 0x02	; 2
    2c08:	71 05       	cpc	r23, r1
    2c0a:	08 f5       	brcc	.+66     	; 0x2c4e <_Z13MoveTurntablebj+0x60>
    2c0c:	f8 2e       	mov	r15, r24
		case 1: motor_id = TURNTABLE_1_MOTOR_ID; break;
		case 2: motor_id = TURNTABLE_2_MOTOR_ID; break;
		default: return;
	}
	char directiondata[]={direction};
    2c0e:	89 83       	std	Y+1, r24	; 0x01
	stepperWriteRegister(DIRECTION_REG,directiondata,sizeof(directiondata)/sizeof(*directiondata),motor_id, USARTE1);
    2c10:	00 eb       	ldi	r16, 0xB0	; 176
    2c12:	1a e0       	ldi	r17, 0x0A	; 10
    2c14:	21 e0       	ldi	r18, 0x01	; 1
    2c16:	41 e0       	ldi	r20, 0x01	; 1
    2c18:	be 01       	movw	r22, r28
    2c1a:	6f 5f       	subi	r22, 0xFF	; 255
    2c1c:	7f 4f       	sbci	r23, 0xFF	; 255
    2c1e:	8a e4       	ldi	r24, 0x4A	; 74
    2c20:	0e 94 07 15 	call	0x2a0e	; 0x2a0e <_Z20stepperWriteRegisterhPKchhR12USART_struct>
	char data[]={0x00,0x40,0xFF,0xFF,direction,MOTOR_PWR_MIN,MOTOR_ON};
    2c24:	be 01       	movw	r22, r28
    2c26:	6e 5f       	subi	r22, 0xFE	; 254
    2c28:	7f 4f       	sbci	r23, 0xFF	; 255
    2c2a:	87 e0       	ldi	r24, 0x07	; 7
    2c2c:	fb 01       	movw	r30, r22
    2c2e:	11 92       	st	Z+, r1
    2c30:	8a 95       	dec	r24
    2c32:	e9 f7       	brne	.-6      	; 0x2c2e <_Z13MoveTurntablebj+0x40>
    2c34:	80 e4       	ldi	r24, 0x40	; 64
    2c36:	8b 83       	std	Y+3, r24	; 0x03
    2c38:	8f ef       	ldi	r24, 0xFF	; 255
    2c3a:	8c 83       	std	Y+4, r24	; 0x04
    2c3c:	8d 83       	std	Y+5, r24	; 0x05
    2c3e:	81 e0       	ldi	r24, 0x01	; 1
    2c40:	88 87       	std	Y+8, r24	; 0x08
    2c42:	fe 82       	std	Y+6, r15	; 0x06
	stepperWriteRegister(STEPS_PS_HREG,data,sizeof(data)/sizeof(*data),motor_id,USARTE1);
    2c44:	21 e0       	ldi	r18, 0x01	; 1
    2c46:	47 e0       	ldi	r20, 0x07	; 7
    2c48:	86 e4       	ldi	r24, 0x46	; 70
    2c4a:	0e 94 07 15 	call	0x2a0e	; 0x2a0e <_Z20stepperWriteRegisterhPKchhR12USART_struct>
}
    2c4e:	28 96       	adiw	r28, 0x08	; 8
    2c50:	cd bf       	out	0x3d, r28	; 61
    2c52:	de bf       	out	0x3e, r29	; 62
    2c54:	df 91       	pop	r29
    2c56:	cf 91       	pop	r28
    2c58:	1f 91       	pop	r17
    2c5a:	0f 91       	pop	r16
    2c5c:	ff 90       	pop	r15
    2c5e:	08 95       	ret

00002c60 <_Z13StopTurntablej>:


void StopTurntable(uint16_t i)
{
    2c60:	0f 93       	push	r16
    2c62:	1f 93       	push	r17
    2c64:	cf 93       	push	r28
    2c66:	df 93       	push	r29
    2c68:	1f 92       	push	r1
    2c6a:	cd b7       	in	r28, 0x3d	; 61
    2c6c:	de b7       	in	r29, 0x3e	; 62
	uint8_t motor_id;
	switch(i) {
    2c6e:	01 97       	sbiw	r24, 0x01	; 1
    2c70:	02 97       	sbiw	r24, 0x02	; 2
    2c72:	58 f4       	brcc	.+22     	; 0x2c8a <_Z13StopTurntablej+0x2a>
		case 1: motor_id = TURNTABLE_1_MOTOR_ID; break;
		case 2: motor_id = TURNTABLE_2_MOTOR_ID; break;
		default: return;
	}
	char data[]={MOTOR_OFF};
    2c74:	19 82       	std	Y+1, r1	; 0x01
	stepperWriteRegister(MOTOR_ENABLE_REG, data, sizeof(data)/sizeof(*data),motor_id,USARTE1);
    2c76:	00 eb       	ldi	r16, 0xB0	; 176
    2c78:	1a e0       	ldi	r17, 0x0A	; 10
    2c7a:	21 e0       	ldi	r18, 0x01	; 1
    2c7c:	41 e0       	ldi	r20, 0x01	; 1
    2c7e:	be 01       	movw	r22, r28
    2c80:	6f 5f       	subi	r22, 0xFF	; 255
    2c82:	7f 4f       	sbci	r23, 0xFF	; 255
    2c84:	8c e4       	ldi	r24, 0x4C	; 76
    2c86:	0e 94 07 15 	call	0x2a0e	; 0x2a0e <_Z20stepperWriteRegisterhPKchhR12USART_struct>
    2c8a:	0f 90       	pop	r0
    2c8c:	df 91       	pop	r29
    2c8e:	cf 91       	pop	r28
    2c90:	1f 91       	pop	r17
    2c92:	0f 91       	pop	r16
    2c94:	08 95       	ret

00002c96 <_Z9ToggleLEDv>:
	JMP(ReadColourSensor),
	JMP(SelectColour)
};


void ToggleLED() { PORTH_OUTTGL |= (1<<4)|(1<<5); }
    2c96:	e7 ee       	ldi	r30, 0xE7	; 231
    2c98:	f6 e0       	ldi	r31, 0x06	; 6
    2c9a:	80 81       	ld	r24, Z
    2c9c:	80 63       	ori	r24, 0x30	; 48
    2c9e:	80 83       	st	Z, r24
    2ca0:	08 95       	ret

00002ca2 <_Z3LEDb>:
void LED(bool i) {
	if (i) {
    2ca2:	88 23       	and	r24, r24
    2ca4:	31 f0       	breq	.+12     	; 0x2cb2 <_Z3LEDb+0x10>
		PORTH_OUTCLR |= (1<<4)|(1<<5);
    2ca6:	e6 ee       	ldi	r30, 0xE6	; 230
    2ca8:	f6 e0       	ldi	r31, 0x06	; 6
    2caa:	80 81       	ld	r24, Z
    2cac:	80 63       	ori	r24, 0x30	; 48
    2cae:	80 83       	st	Z, r24
    2cb0:	08 95       	ret
	} else {
		PORTH_OUTSET |= (1<<4)|(1<<5);
    2cb2:	e5 ee       	ldi	r30, 0xE5	; 229
    2cb4:	f6 e0       	ldi	r31, 0x06	; 6
    2cb6:	80 81       	ld	r24, Z
    2cb8:	80 63       	ori	r24, 0x30	; 48
    2cba:	80 83       	st	Z, r24
    2cbc:	08 95       	ret

00002cbe <_Z14requestStartedv>:
void LED(bool i);
void passthrough_TWI();
bool DigitalRead(int16_t IO){ return IO_ReadWrite(true, IO); }
uint16_t AnalogRead(int16_t IO) { return (uint16_t) I_AnalogRead(ADCA, (uint8_t) IO); }
bool OptocouplerRead(int16_t IO) { return I_OptocouplerRead((uint8_t) IO); }
void requestStarted() { TWI_Write(TWIC, Started); }
    2cbe:	60 91 47 22 	lds	r22, 0x2247	; 0x802247 <Started>
    2cc2:	80 e8       	ldi	r24, 0x80	; 128
    2cc4:	94 e0       	ldi	r25, 0x04	; 4
    2cc6:	0e 94 de 07 	call	0xfbc	; 0xfbc <_Z9TWI_WriteR10TWI_structh>
    2cca:	08 95       	ret

00002ccc <_Z13requestResultv>:
void requestResult() {TWI_Write(TWIC, Result); }
    2ccc:	60 91 46 22 	lds	r22, 0x2246	; 0x802246 <Result>
    2cd0:	80 e8       	ldi	r24, 0x80	; 128
    2cd2:	94 e0       	ldi	r25, 0x04	; 4
    2cd4:	0e 94 de 07 	call	0xfbc	; 0xfbc <_Z9TWI_WriteR10TWI_structh>
    2cd8:	08 95       	ret

00002cda <sysclk_enable_peripheral_clock>:
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
    2cda:	00 97       	sbiw	r24, 0x00	; 0
    2cdc:	09 f4       	brne	.+2      	; 0x2ce0 <sysclk_enable_peripheral_clock+0x6>
    2cde:	5c c1       	rjmp	.+696    	; 0x2f98 <sysclk_enable_peripheral_clock+0x2be>
		Assert(false);
	}
#ifdef AES
	else if (module == &AES) {
    2ce0:	80 3c       	cpi	r24, 0xC0	; 192
    2ce2:	91 05       	cpc	r25, r1
    2ce4:	29 f4       	brne	.+10     	; 0x2cf0 <sysclk_enable_peripheral_clock+0x16>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_AES);
    2ce6:	60 e1       	ldi	r22, 0x10	; 16
    2ce8:	80 e0       	ldi	r24, 0x00	; 0
    2cea:	0e 94 0b 2e 	call	0x5c16	; 0x5c16 <sysclk_enable_module>
    2cee:	08 95       	ret
	}
#endif
#ifdef EBI
	else if (module == &EBI) {
    2cf0:	80 34       	cpi	r24, 0x40	; 64
    2cf2:	24 e0       	ldi	r18, 0x04	; 4
    2cf4:	92 07       	cpc	r25, r18
    2cf6:	29 f4       	brne	.+10     	; 0x2d02 <sysclk_enable_peripheral_clock+0x28>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EBI);
    2cf8:	68 e0       	ldi	r22, 0x08	; 8
    2cfa:	80 e0       	ldi	r24, 0x00	; 0
    2cfc:	0e 94 0b 2e 	call	0x5c16	; 0x5c16 <sysclk_enable_module>
    2d00:	08 95       	ret
	}
#endif
#ifdef RTC
	else if (module == &RTC) {
    2d02:	81 15       	cp	r24, r1
    2d04:	24 e0       	ldi	r18, 0x04	; 4
    2d06:	92 07       	cpc	r25, r18
    2d08:	29 f4       	brne	.+10     	; 0x2d14 <sysclk_enable_peripheral_clock+0x3a>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
    2d0a:	64 e0       	ldi	r22, 0x04	; 4
    2d0c:	80 e0       	ldi	r24, 0x00	; 0
    2d0e:	0e 94 0b 2e 	call	0x5c16	; 0x5c16 <sysclk_enable_module>
    2d12:	08 95       	ret
	}
#endif
#ifdef EVSYS
	else if (module == &EVSYS) {
    2d14:	80 38       	cpi	r24, 0x80	; 128
    2d16:	21 e0       	ldi	r18, 0x01	; 1
    2d18:	92 07       	cpc	r25, r18
    2d1a:	29 f4       	brne	.+10     	; 0x2d26 <sysclk_enable_peripheral_clock+0x4c>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
    2d1c:	62 e0       	ldi	r22, 0x02	; 2
    2d1e:	80 e0       	ldi	r24, 0x00	; 0
    2d20:	0e 94 0b 2e 	call	0x5c16	; 0x5c16 <sysclk_enable_module>
    2d24:	08 95       	ret
	}
#endif
#ifdef DMA
	else if (module == &DMA) {
    2d26:	81 15       	cp	r24, r1
    2d28:	21 e0       	ldi	r18, 0x01	; 1
    2d2a:	92 07       	cpc	r25, r18
    2d2c:	29 f4       	brne	.+10     	; 0x2d38 <sysclk_enable_peripheral_clock+0x5e>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
    2d2e:	61 e0       	ldi	r22, 0x01	; 1
    2d30:	80 e0       	ldi	r24, 0x00	; 0
    2d32:	0e 94 0b 2e 	call	0x5c16	; 0x5c16 <sysclk_enable_module>
    2d36:	08 95       	ret
	else if (module == &EDMA) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EDMA);
	}
#endif
#ifdef ACA
	else if (module == &ACA) {
    2d38:	80 38       	cpi	r24, 0x80	; 128
    2d3a:	23 e0       	ldi	r18, 0x03	; 3
    2d3c:	92 07       	cpc	r25, r18
    2d3e:	29 f4       	brne	.+10     	; 0x2d4a <sysclk_enable_peripheral_clock+0x70>
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_AC);
    2d40:	61 e0       	ldi	r22, 0x01	; 1
    2d42:	81 e0       	ldi	r24, 0x01	; 1
    2d44:	0e 94 0b 2e 	call	0x5c16	; 0x5c16 <sysclk_enable_module>
    2d48:	08 95       	ret
	}
#endif
#ifdef ACB
	else if (module == &ACB) {
    2d4a:	80 39       	cpi	r24, 0x90	; 144
    2d4c:	23 e0       	ldi	r18, 0x03	; 3
    2d4e:	92 07       	cpc	r25, r18
    2d50:	29 f4       	brne	.+10     	; 0x2d5c <sysclk_enable_peripheral_clock+0x82>
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
    2d52:	61 e0       	ldi	r22, 0x01	; 1
    2d54:	82 e0       	ldi	r24, 0x02	; 2
    2d56:	0e 94 0b 2e 	call	0x5c16	; 0x5c16 <sysclk_enable_module>
    2d5a:	08 95       	ret
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
    2d5c:	81 15       	cp	r24, r1
    2d5e:	22 e0       	ldi	r18, 0x02	; 2
    2d60:	92 07       	cpc	r25, r18
    2d62:	29 f4       	brne	.+10     	; 0x2d6e <sysclk_enable_peripheral_clock+0x94>
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    2d64:	62 e0       	ldi	r22, 0x02	; 2
    2d66:	81 e0       	ldi	r24, 0x01	; 1
    2d68:	0e 94 0b 2e 	call	0x5c16	; 0x5c16 <sysclk_enable_module>
    2d6c:	08 95       	ret
	}
#endif
#ifdef ADCB
	else if (module == &ADCB) {
    2d6e:	80 34       	cpi	r24, 0x40	; 64
    2d70:	22 e0       	ldi	r18, 0x02	; 2
    2d72:	92 07       	cpc	r25, r18
    2d74:	29 f4       	brne	.+10     	; 0x2d80 <sysclk_enable_peripheral_clock+0xa6>
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
    2d76:	62 e0       	ldi	r22, 0x02	; 2
    2d78:	82 e0       	ldi	r24, 0x02	; 2
    2d7a:	0e 94 0b 2e 	call	0x5c16	; 0x5c16 <sysclk_enable_module>
    2d7e:	08 95       	ret
	}
#endif
#ifdef DACA
	else if (module == &DACA) {
    2d80:	81 15       	cp	r24, r1
    2d82:	23 e0       	ldi	r18, 0x03	; 3
    2d84:	92 07       	cpc	r25, r18
    2d86:	29 f4       	brne	.+10     	; 0x2d92 <sysclk_enable_peripheral_clock+0xb8>
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_DAC);
    2d88:	64 e0       	ldi	r22, 0x04	; 4
    2d8a:	81 e0       	ldi	r24, 0x01	; 1
    2d8c:	0e 94 0b 2e 	call	0x5c16	; 0x5c16 <sysclk_enable_module>
    2d90:	08 95       	ret
	}
#endif
// Workaround for bad XMEGA D header file
#if !XMEGA_D
#ifdef DACB
	else if (module == &DACB) {
    2d92:	80 32       	cpi	r24, 0x20	; 32
    2d94:	23 e0       	ldi	r18, 0x03	; 3
    2d96:	92 07       	cpc	r25, r18
    2d98:	29 f4       	brne	.+10     	; 0x2da4 <sysclk_enable_peripheral_clock+0xca>
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_DAC);
    2d9a:	64 e0       	ldi	r22, 0x04	; 4
    2d9c:	82 e0       	ldi	r24, 0x02	; 2
    2d9e:	0e 94 0b 2e 	call	0x5c16	; 0x5c16 <sysclk_enable_module>
    2da2:	08 95       	ret
	}
#endif
#endif // Workaround end
#ifdef TCC0
	else if (module == &TCC0) {
    2da4:	81 15       	cp	r24, r1
    2da6:	28 e0       	ldi	r18, 0x08	; 8
    2da8:	92 07       	cpc	r25, r18
    2daa:	29 f4       	brne	.+10     	; 0x2db6 <sysclk_enable_peripheral_clock+0xdc>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
    2dac:	61 e0       	ldi	r22, 0x01	; 1
    2dae:	83 e0       	ldi	r24, 0x03	; 3
    2db0:	0e 94 0b 2e 	call	0x5c16	; 0x5c16 <sysclk_enable_module>
    2db4:	08 95       	ret
	}
#endif
#ifdef TCD0
	else if (module == &TCD0) {
    2db6:	81 15       	cp	r24, r1
    2db8:	29 e0       	ldi	r18, 0x09	; 9
    2dba:	92 07       	cpc	r25, r18
    2dbc:	29 f4       	brne	.+10     	; 0x2dc8 <sysclk_enable_peripheral_clock+0xee>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
    2dbe:	61 e0       	ldi	r22, 0x01	; 1
    2dc0:	84 e0       	ldi	r24, 0x04	; 4
    2dc2:	0e 94 0b 2e 	call	0x5c16	; 0x5c16 <sysclk_enable_module>
    2dc6:	08 95       	ret
	}
#endif
#ifdef TCE0
	else if (module == &TCE0) {
    2dc8:	81 15       	cp	r24, r1
    2dca:	2a e0       	ldi	r18, 0x0A	; 10
    2dcc:	92 07       	cpc	r25, r18
    2dce:	29 f4       	brne	.+10     	; 0x2dda <sysclk_enable_peripheral_clock+0x100>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
    2dd0:	61 e0       	ldi	r22, 0x01	; 1
    2dd2:	85 e0       	ldi	r24, 0x05	; 5
    2dd4:	0e 94 0b 2e 	call	0x5c16	; 0x5c16 <sysclk_enable_module>
    2dd8:	08 95       	ret
	}
#endif
#ifdef TCF0
	else if (module == &TCF0) {
    2dda:	81 15       	cp	r24, r1
    2ddc:	2b e0       	ldi	r18, 0x0B	; 11
    2dde:	92 07       	cpc	r25, r18
    2de0:	29 f4       	brne	.+10     	; 0x2dec <sysclk_enable_peripheral_clock+0x112>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
    2de2:	61 e0       	ldi	r22, 0x01	; 1
    2de4:	86 e0       	ldi	r24, 0x06	; 6
    2de6:	0e 94 0b 2e 	call	0x5c16	; 0x5c16 <sysclk_enable_module>
    2dea:	08 95       	ret
	}
#endif
#ifdef TCC1
	else if (module == &TCC1) {
    2dec:	80 34       	cpi	r24, 0x40	; 64
    2dee:	28 e0       	ldi	r18, 0x08	; 8
    2df0:	92 07       	cpc	r25, r18
    2df2:	29 f4       	brne	.+10     	; 0x2dfe <sysclk_enable_peripheral_clock+0x124>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
    2df4:	62 e0       	ldi	r22, 0x02	; 2
    2df6:	83 e0       	ldi	r24, 0x03	; 3
    2df8:	0e 94 0b 2e 	call	0x5c16	; 0x5c16 <sysclk_enable_module>
    2dfc:	08 95       	ret
	}
#endif
#ifdef TCD1
	else if (module == &TCD1) {
    2dfe:	80 34       	cpi	r24, 0x40	; 64
    2e00:	29 e0       	ldi	r18, 0x09	; 9
    2e02:	92 07       	cpc	r25, r18
    2e04:	29 f4       	brne	.+10     	; 0x2e10 <sysclk_enable_peripheral_clock+0x136>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
    2e06:	62 e0       	ldi	r22, 0x02	; 2
    2e08:	84 e0       	ldi	r24, 0x04	; 4
    2e0a:	0e 94 0b 2e 	call	0x5c16	; 0x5c16 <sysclk_enable_module>
    2e0e:	08 95       	ret
	}
#endif
#ifdef TCE1
	else if (module == &TCE1) {
    2e10:	80 34       	cpi	r24, 0x40	; 64
    2e12:	2a e0       	ldi	r18, 0x0A	; 10
    2e14:	92 07       	cpc	r25, r18
    2e16:	29 f4       	brne	.+10     	; 0x2e22 <sysclk_enable_peripheral_clock+0x148>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC1);
    2e18:	62 e0       	ldi	r22, 0x02	; 2
    2e1a:	85 e0       	ldi	r24, 0x05	; 5
    2e1c:	0e 94 0b 2e 	call	0x5c16	; 0x5c16 <sysclk_enable_module>
    2e20:	08 95       	ret
	}
#endif
#ifdef TCF1
	else if (module == &TCF1) {
    2e22:	80 34       	cpi	r24, 0x40	; 64
    2e24:	2b e0       	ldi	r18, 0x0B	; 11
    2e26:	92 07       	cpc	r25, r18
    2e28:	29 f4       	brne	.+10     	; 0x2e34 <sysclk_enable_peripheral_clock+0x15a>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC1);
    2e2a:	62 e0       	ldi	r22, 0x02	; 2
    2e2c:	86 e0       	ldi	r24, 0x06	; 6
    2e2e:	0e 94 0b 2e 	call	0x5c16	; 0x5c16 <sysclk_enable_module>
    2e32:	08 95       	ret
	else if (module == &TCD5) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
	}
#endif
#ifdef HIRESC
	else if (module == &HIRESC) {
    2e34:	80 39       	cpi	r24, 0x90	; 144
    2e36:	28 e0       	ldi	r18, 0x08	; 8
    2e38:	92 07       	cpc	r25, r18
    2e3a:	29 f4       	brne	.+10     	; 0x2e46 <sysclk_enable_peripheral_clock+0x16c>
			sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    2e3c:	64 e0       	ldi	r22, 0x04	; 4
    2e3e:	83 e0       	ldi	r24, 0x03	; 3
    2e40:	0e 94 0b 2e 	call	0x5c16	; 0x5c16 <sysclk_enable_module>
    2e44:	08 95       	ret
	}
#endif
#ifdef HIRESD
	else if (module == &HIRESD) {
    2e46:	80 39       	cpi	r24, 0x90	; 144
    2e48:	29 e0       	ldi	r18, 0x09	; 9
    2e4a:	92 07       	cpc	r25, r18
    2e4c:	29 f4       	brne	.+10     	; 0x2e58 <sysclk_enable_peripheral_clock+0x17e>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    2e4e:	64 e0       	ldi	r22, 0x04	; 4
    2e50:	84 e0       	ldi	r24, 0x04	; 4
    2e52:	0e 94 0b 2e 	call	0x5c16	; 0x5c16 <sysclk_enable_module>
    2e56:	08 95       	ret
	}
#endif
#ifdef HIRESE
	else if (module == &HIRESE) {
    2e58:	80 39       	cpi	r24, 0x90	; 144
    2e5a:	2a e0       	ldi	r18, 0x0A	; 10
    2e5c:	92 07       	cpc	r25, r18
    2e5e:	29 f4       	brne	.+10     	; 0x2e6a <sysclk_enable_peripheral_clock+0x190>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
    2e60:	64 e0       	ldi	r22, 0x04	; 4
    2e62:	85 e0       	ldi	r24, 0x05	; 5
    2e64:	0e 94 0b 2e 	call	0x5c16	; 0x5c16 <sysclk_enable_module>
    2e68:	08 95       	ret
	}
#endif
#ifdef HIRESF
	else if (module == &HIRESF) {
    2e6a:	80 39       	cpi	r24, 0x90	; 144
    2e6c:	2b e0       	ldi	r18, 0x0B	; 11
    2e6e:	92 07       	cpc	r25, r18
    2e70:	29 f4       	brne	.+10     	; 0x2e7c <sysclk_enable_peripheral_clock+0x1a2>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
    2e72:	64 e0       	ldi	r22, 0x04	; 4
    2e74:	86 e0       	ldi	r24, 0x06	; 6
    2e76:	0e 94 0b 2e 	call	0x5c16	; 0x5c16 <sysclk_enable_module>
    2e7a:	08 95       	ret
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
    2e7c:	80 3c       	cpi	r24, 0xC0	; 192
    2e7e:	28 e0       	ldi	r18, 0x08	; 8
    2e80:	92 07       	cpc	r25, r18
    2e82:	29 f4       	brne	.+10     	; 0x2e8e <sysclk_enable_peripheral_clock+0x1b4>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
    2e84:	68 e0       	ldi	r22, 0x08	; 8
    2e86:	83 e0       	ldi	r24, 0x03	; 3
    2e88:	0e 94 0b 2e 	call	0x5c16	; 0x5c16 <sysclk_enable_module>
    2e8c:	08 95       	ret
	}
#endif
#ifdef SPID
	else if (module == &SPID) {
    2e8e:	80 3c       	cpi	r24, 0xC0	; 192
    2e90:	29 e0       	ldi	r18, 0x09	; 9
    2e92:	92 07       	cpc	r25, r18
    2e94:	29 f4       	brne	.+10     	; 0x2ea0 <sysclk_enable_peripheral_clock+0x1c6>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_SPI);
    2e96:	68 e0       	ldi	r22, 0x08	; 8
    2e98:	84 e0       	ldi	r24, 0x04	; 4
    2e9a:	0e 94 0b 2e 	call	0x5c16	; 0x5c16 <sysclk_enable_module>
    2e9e:	08 95       	ret
	}
#endif
#ifdef SPIE
	else if (module == &SPIE) {
    2ea0:	80 3c       	cpi	r24, 0xC0	; 192
    2ea2:	2a e0       	ldi	r18, 0x0A	; 10
    2ea4:	92 07       	cpc	r25, r18
    2ea6:	29 f4       	brne	.+10     	; 0x2eb2 <sysclk_enable_peripheral_clock+0x1d8>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_SPI);
    2ea8:	68 e0       	ldi	r22, 0x08	; 8
    2eaa:	85 e0       	ldi	r24, 0x05	; 5
    2eac:	0e 94 0b 2e 	call	0x5c16	; 0x5c16 <sysclk_enable_module>
    2eb0:	08 95       	ret
	}
#endif
#ifdef SPIF
	else if (module == &SPIF) {
    2eb2:	80 3c       	cpi	r24, 0xC0	; 192
    2eb4:	2b e0       	ldi	r18, 0x0B	; 11
    2eb6:	92 07       	cpc	r25, r18
    2eb8:	29 f4       	brne	.+10     	; 0x2ec4 <sysclk_enable_peripheral_clock+0x1ea>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
    2eba:	68 e0       	ldi	r22, 0x08	; 8
    2ebc:	86 e0       	ldi	r24, 0x06	; 6
    2ebe:	0e 94 0b 2e 	call	0x5c16	; 0x5c16 <sysclk_enable_module>
    2ec2:	08 95       	ret
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
    2ec4:	80 3a       	cpi	r24, 0xA0	; 160
    2ec6:	28 e0       	ldi	r18, 0x08	; 8
    2ec8:	92 07       	cpc	r25, r18
    2eca:	29 f4       	brne	.+10     	; 0x2ed6 <sysclk_enable_peripheral_clock+0x1fc>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
    2ecc:	60 e1       	ldi	r22, 0x10	; 16
    2ece:	83 e0       	ldi	r24, 0x03	; 3
    2ed0:	0e 94 0b 2e 	call	0x5c16	; 0x5c16 <sysclk_enable_module>
    2ed4:	08 95       	ret
	}
#endif
#ifdef USARTD0
	else if (module == &USARTD0) {
    2ed6:	80 3a       	cpi	r24, 0xA0	; 160
    2ed8:	29 e0       	ldi	r18, 0x09	; 9
    2eda:	92 07       	cpc	r25, r18
    2edc:	29 f4       	brne	.+10     	; 0x2ee8 <sysclk_enable_peripheral_clock+0x20e>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
    2ede:	60 e1       	ldi	r22, 0x10	; 16
    2ee0:	84 e0       	ldi	r24, 0x04	; 4
    2ee2:	0e 94 0b 2e 	call	0x5c16	; 0x5c16 <sysclk_enable_module>
    2ee6:	08 95       	ret
	}
#endif
#ifdef USARTE0
	else if (module == &USARTE0) {
    2ee8:	80 3a       	cpi	r24, 0xA0	; 160
    2eea:	2a e0       	ldi	r18, 0x0A	; 10
    2eec:	92 07       	cpc	r25, r18
    2eee:	29 f4       	brne	.+10     	; 0x2efa <sysclk_enable_peripheral_clock+0x220>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART0);
    2ef0:	60 e1       	ldi	r22, 0x10	; 16
    2ef2:	85 e0       	ldi	r24, 0x05	; 5
    2ef4:	0e 94 0b 2e 	call	0x5c16	; 0x5c16 <sysclk_enable_module>
    2ef8:	08 95       	ret
	}
#endif
#ifdef USARTF0
	else if (module == &USARTF0) {
    2efa:	80 3a       	cpi	r24, 0xA0	; 160
    2efc:	2b e0       	ldi	r18, 0x0B	; 11
    2efe:	92 07       	cpc	r25, r18
    2f00:	29 f4       	brne	.+10     	; 0x2f0c <sysclk_enable_peripheral_clock+0x232>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART0);
    2f02:	60 e1       	ldi	r22, 0x10	; 16
    2f04:	86 e0       	ldi	r24, 0x06	; 6
    2f06:	0e 94 0b 2e 	call	0x5c16	; 0x5c16 <sysclk_enable_module>
    2f0a:	08 95       	ret
	}
#endif
#ifdef USARTC1
	else if (module == &USARTC1) {
    2f0c:	80 3b       	cpi	r24, 0xB0	; 176
    2f0e:	28 e0       	ldi	r18, 0x08	; 8
    2f10:	92 07       	cpc	r25, r18
    2f12:	29 f4       	brne	.+10     	; 0x2f1e <sysclk_enable_peripheral_clock+0x244>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART1);
    2f14:	60 e2       	ldi	r22, 0x20	; 32
    2f16:	83 e0       	ldi	r24, 0x03	; 3
    2f18:	0e 94 0b 2e 	call	0x5c16	; 0x5c16 <sysclk_enable_module>
    2f1c:	08 95       	ret
	}
#endif
#ifdef USARTD1
	else if (module == &USARTD1) {
    2f1e:	80 3b       	cpi	r24, 0xB0	; 176
    2f20:	29 e0       	ldi	r18, 0x09	; 9
    2f22:	92 07       	cpc	r25, r18
    2f24:	29 f4       	brne	.+10     	; 0x2f30 <sysclk_enable_peripheral_clock+0x256>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART1);
    2f26:	60 e2       	ldi	r22, 0x20	; 32
    2f28:	84 e0       	ldi	r24, 0x04	; 4
    2f2a:	0e 94 0b 2e 	call	0x5c16	; 0x5c16 <sysclk_enable_module>
    2f2e:	08 95       	ret
	}
#endif
#ifdef USARTE1
	else if (module == &USARTE1) {
    2f30:	80 3b       	cpi	r24, 0xB0	; 176
    2f32:	2a e0       	ldi	r18, 0x0A	; 10
    2f34:	92 07       	cpc	r25, r18
    2f36:	29 f4       	brne	.+10     	; 0x2f42 <sysclk_enable_peripheral_clock+0x268>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART1);
    2f38:	60 e2       	ldi	r22, 0x20	; 32
    2f3a:	85 e0       	ldi	r24, 0x05	; 5
    2f3c:	0e 94 0b 2e 	call	0x5c16	; 0x5c16 <sysclk_enable_module>
    2f40:	08 95       	ret
	}
#endif
#ifdef USARTF1
	else if (module == &USARTF1) {
    2f42:	80 3b       	cpi	r24, 0xB0	; 176
    2f44:	2b e0       	ldi	r18, 0x0B	; 11
    2f46:	92 07       	cpc	r25, r18
    2f48:	29 f4       	brne	.+10     	; 0x2f54 <sysclk_enable_peripheral_clock+0x27a>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
    2f4a:	60 e2       	ldi	r22, 0x20	; 32
    2f4c:	86 e0       	ldi	r24, 0x06	; 6
    2f4e:	0e 94 0b 2e 	call	0x5c16	; 0x5c16 <sysclk_enable_module>
    2f52:	08 95       	ret
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
    2f54:	80 38       	cpi	r24, 0x80	; 128
    2f56:	24 e0       	ldi	r18, 0x04	; 4
    2f58:	92 07       	cpc	r25, r18
    2f5a:	29 f4       	brne	.+10     	; 0x2f66 <sysclk_enable_peripheral_clock+0x28c>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
    2f5c:	60 e4       	ldi	r22, 0x40	; 64
    2f5e:	83 e0       	ldi	r24, 0x03	; 3
    2f60:	0e 94 0b 2e 	call	0x5c16	; 0x5c16 <sysclk_enable_module>
    2f64:	08 95       	ret
	}
#endif
#ifdef TWID
	else if (module == &TWID) {
    2f66:	80 39       	cpi	r24, 0x90	; 144
    2f68:	24 e0       	ldi	r18, 0x04	; 4
    2f6a:	92 07       	cpc	r25, r18
    2f6c:	29 f4       	brne	.+10     	; 0x2f78 <sysclk_enable_peripheral_clock+0x29e>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
    2f6e:	60 e4       	ldi	r22, 0x40	; 64
    2f70:	84 e0       	ldi	r24, 0x04	; 4
    2f72:	0e 94 0b 2e 	call	0x5c16	; 0x5c16 <sysclk_enable_module>
    2f76:	08 95       	ret
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
    2f78:	80 3a       	cpi	r24, 0xA0	; 160
    2f7a:	24 e0       	ldi	r18, 0x04	; 4
    2f7c:	92 07       	cpc	r25, r18
    2f7e:	29 f4       	brne	.+10     	; 0x2f8a <sysclk_enable_peripheral_clock+0x2b0>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
    2f80:	60 e4       	ldi	r22, 0x40	; 64
    2f82:	85 e0       	ldi	r24, 0x05	; 5
    2f84:	0e 94 0b 2e 	call	0x5c16	; 0x5c16 <sysclk_enable_module>
    2f88:	08 95       	ret
	}
#endif
#ifdef TWIF
	else if (module == &TWIF) {
    2f8a:	80 3b       	cpi	r24, 0xB0	; 176
    2f8c:	94 40       	sbci	r25, 0x04	; 4
    2f8e:	21 f4       	brne	.+8      	; 0x2f98 <sysclk_enable_peripheral_clock+0x2be>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TWI);
    2f90:	60 e4       	ldi	r22, 0x40	; 64
    2f92:	86 e0       	ldi	r24, 0x06	; 6
    2f94:	0e 94 0b 2e 	call	0x5c16	; 0x5c16 <sysclk_enable_module>
    2f98:	08 95       	ret

00002f9a <_Z12IO_ReadWritebh>:

#ifndef DIGITALIO_H_
#define DIGITALIO_H_

bool IO_ReadWrite(bool value, uint8_t io_port)
{
    2f9a:	28 2f       	mov	r18, r24
	switch(io_port)
    2f9c:	86 2f       	mov	r24, r22
    2f9e:	90 e0       	ldi	r25, 0x00	; 0
    2fa0:	fc 01       	movw	r30, r24
    2fa2:	31 97       	sbiw	r30, 0x01	; 1
    2fa4:	ec 30       	cpi	r30, 0x0C	; 12
    2fa6:	f1 05       	cpc	r31, r1
    2fa8:	08 f0       	brcs	.+2      	; 0x2fac <_Z12IO_ReadWritebh+0x12>
    2faa:	b6 c0       	rjmp	.+364    	; 0x3118 <_Z12IO_ReadWritebh+0x17e>
    2fac:	88 27       	eor	r24, r24
    2fae:	e6 5f       	subi	r30, 0xF6	; 246
    2fb0:	fe 4f       	sbci	r31, 0xFE	; 254
    2fb2:	8f 4f       	sbci	r24, 0xFF	; 255
    2fb4:	0c 94 6f 34 	jmp	0x68de	; 0x68de <__tablejump2__>
	{
		case 1:
		if (value == true)
    2fb8:	22 23       	and	r18, r18
    2fba:	21 f0       	breq	.+8      	; 0x2fc4 <_Z12IO_ReadWritebh+0x2a>
		{
			PORTK_OUTSET = (1<<PIN7_bp);
    2fbc:	80 e8       	ldi	r24, 0x80	; 128
    2fbe:	80 93 25 07 	sts	0x0725, r24	; 0x800725 <__TEXT_REGION_LENGTH__+0x700725>
    2fc2:	03 c0       	rjmp	.+6      	; 0x2fca <_Z12IO_ReadWritebh+0x30>
		}
		else
		{
			PORTK_OUTCLR = (1<<PIN7_bp);
    2fc4:	80 e8       	ldi	r24, 0x80	; 128
    2fc6:	80 93 26 07 	sts	0x0726, r24	; 0x800726 <__TEXT_REGION_LENGTH__+0x700726>
		}
		return (PORTK_IN &(1<<PIN7_bp));
    2fca:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    2fce:	88 1f       	adc	r24, r24
    2fd0:	88 27       	eor	r24, r24
    2fd2:	88 1f       	adc	r24, r24
    2fd4:	08 95       	ret
		break;
		
		case 2:
		if (value == true)
    2fd6:	22 23       	and	r18, r18
    2fd8:	21 f0       	breq	.+8      	; 0x2fe2 <_Z12IO_ReadWritebh+0x48>
		{
			PORTK_OUTSET = (1<<PIN6_bp);
    2fda:	80 e4       	ldi	r24, 0x40	; 64
    2fdc:	80 93 25 07 	sts	0x0725, r24	; 0x800725 <__TEXT_REGION_LENGTH__+0x700725>
    2fe0:	03 c0       	rjmp	.+6      	; 0x2fe8 <_Z12IO_ReadWritebh+0x4e>
		}
		else
		{
			PORTK_OUTCLR = (1<<PIN6_bp);
    2fe2:	80 e4       	ldi	r24, 0x40	; 64
    2fe4:	80 93 26 07 	sts	0x0726, r24	; 0x800726 <__TEXT_REGION_LENGTH__+0x700726>
		}
		return (PORTK_IN &(1<<PIN6_bp));
    2fe8:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    2fec:	86 fb       	bst	r24, 6
    2fee:	88 27       	eor	r24, r24
    2ff0:	80 f9       	bld	r24, 0
    2ff2:	08 95       	ret
		break;
		
		case 3:
		if (value == true)
    2ff4:	22 23       	and	r18, r18
    2ff6:	21 f0       	breq	.+8      	; 0x3000 <_Z12IO_ReadWritebh+0x66>
		{
			PORTK_OUTSET = (1<<PIN5_bp);
    2ff8:	80 e2       	ldi	r24, 0x20	; 32
    2ffa:	80 93 25 07 	sts	0x0725, r24	; 0x800725 <__TEXT_REGION_LENGTH__+0x700725>
    2ffe:	03 c0       	rjmp	.+6      	; 0x3006 <_Z12IO_ReadWritebh+0x6c>
		}
		else
		{
			PORTK_OUTCLR = (1<<PIN5_bp);
    3000:	80 e2       	ldi	r24, 0x20	; 32
    3002:	80 93 26 07 	sts	0x0726, r24	; 0x800726 <__TEXT_REGION_LENGTH__+0x700726>
		}
		return (PORTK_IN &(1<<PIN5_bp));
    3006:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    300a:	85 fb       	bst	r24, 5
    300c:	88 27       	eor	r24, r24
    300e:	80 f9       	bld	r24, 0
    3010:	08 95       	ret
		break;
		
		case 4: //lift interrupt schakelaars
		if (value == true)
    3012:	22 23       	and	r18, r18
    3014:	21 f0       	breq	.+8      	; 0x301e <_Z12IO_ReadWritebh+0x84>
		{
			PORTK_OUTSET = (1<<PIN4_bp);
    3016:	80 e1       	ldi	r24, 0x10	; 16
    3018:	80 93 25 07 	sts	0x0725, r24	; 0x800725 <__TEXT_REGION_LENGTH__+0x700725>
    301c:	03 c0       	rjmp	.+6      	; 0x3024 <_Z12IO_ReadWritebh+0x8a>
		}
		else
		{
			PORTK_OUTCLR = (1<<PIN4_bp);
    301e:	80 e1       	ldi	r24, 0x10	; 16
    3020:	80 93 26 07 	sts	0x0726, r24	; 0x800726 <__TEXT_REGION_LENGTH__+0x700726>
		}
		return (PORTK_IN &(1<<PIN4_bp));
    3024:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    3028:	82 95       	swap	r24
    302a:	81 70       	andi	r24, 0x01	; 1
    302c:	08 95       	ret
		break;
		
		case 5:
		if (value == true)
    302e:	22 23       	and	r18, r18
    3030:	21 f0       	breq	.+8      	; 0x303a <_Z12IO_ReadWritebh+0xa0>
		{
			PORTK_OUTSET = (1<<PIN3_bp);
    3032:	88 e0       	ldi	r24, 0x08	; 8
    3034:	80 93 25 07 	sts	0x0725, r24	; 0x800725 <__TEXT_REGION_LENGTH__+0x700725>
    3038:	03 c0       	rjmp	.+6      	; 0x3040 <_Z12IO_ReadWritebh+0xa6>
		}
		else
		{
			PORTK_OUTCLR = (1<<PIN3_bp);
    303a:	88 e0       	ldi	r24, 0x08	; 8
    303c:	80 93 26 07 	sts	0x0726, r24	; 0x800726 <__TEXT_REGION_LENGTH__+0x700726>
		}
		return (PORTK_IN &(1<<PIN3_bp));
    3040:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    3044:	83 fb       	bst	r24, 3
    3046:	88 27       	eor	r24, r24
    3048:	80 f9       	bld	r24, 0
    304a:	08 95       	ret
		break;
		
		case 6:
		if (value == true)
    304c:	22 23       	and	r18, r18
    304e:	21 f0       	breq	.+8      	; 0x3058 <_Z12IO_ReadWritebh+0xbe>
		{
			PORTK_OUTSET = (1<<PIN2_bp);
    3050:	84 e0       	ldi	r24, 0x04	; 4
    3052:	80 93 25 07 	sts	0x0725, r24	; 0x800725 <__TEXT_REGION_LENGTH__+0x700725>
    3056:	03 c0       	rjmp	.+6      	; 0x305e <_Z12IO_ReadWritebh+0xc4>
		}
		else
		{
			PORTK_OUTCLR = (1<<PIN2_bp);
    3058:	84 e0       	ldi	r24, 0x04	; 4
    305a:	80 93 26 07 	sts	0x0726, r24	; 0x800726 <__TEXT_REGION_LENGTH__+0x700726>
		}
		return (PORTK_IN &(1<<PIN2_bp));
    305e:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    3062:	82 fb       	bst	r24, 2
    3064:	88 27       	eor	r24, r24
    3066:	80 f9       	bld	r24, 0
    3068:	08 95       	ret
		break;
		
		case 7:
		if (value == true)
    306a:	22 23       	and	r18, r18
    306c:	21 f0       	breq	.+8      	; 0x3076 <_Z12IO_ReadWritebh+0xdc>
		{
			PORTK_OUTSET = (1<<PIN1_bp);
    306e:	82 e0       	ldi	r24, 0x02	; 2
    3070:	80 93 25 07 	sts	0x0725, r24	; 0x800725 <__TEXT_REGION_LENGTH__+0x700725>
    3074:	03 c0       	rjmp	.+6      	; 0x307c <_Z12IO_ReadWritebh+0xe2>
		}
		else
		{
			PORTK_OUTCLR = (1<<PIN1_bp);
    3076:	82 e0       	ldi	r24, 0x02	; 2
    3078:	80 93 26 07 	sts	0x0726, r24	; 0x800726 <__TEXT_REGION_LENGTH__+0x700726>
		}
		return (PORTK_IN &(1<<PIN1_bp));
    307c:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    3080:	86 95       	lsr	r24
    3082:	81 70       	andi	r24, 0x01	; 1
    3084:	08 95       	ret
		break;
		
		case 8:
		if (value == true)
    3086:	22 23       	and	r18, r18
    3088:	21 f0       	breq	.+8      	; 0x3092 <_Z12IO_ReadWritebh+0xf8>
		{
			PORTK_OUTSET = (1<<PIN0_bp);
    308a:	81 e0       	ldi	r24, 0x01	; 1
    308c:	80 93 25 07 	sts	0x0725, r24	; 0x800725 <__TEXT_REGION_LENGTH__+0x700725>
    3090:	03 c0       	rjmp	.+6      	; 0x3098 <_Z12IO_ReadWritebh+0xfe>
		}
		else
		{
			PORTK_OUTCLR = (1<<PIN0_bp);
    3092:	81 e0       	ldi	r24, 0x01	; 1
    3094:	80 93 26 07 	sts	0x0726, r24	; 0x800726 <__TEXT_REGION_LENGTH__+0x700726>
		}
		return (PORTK_IN &(1<<PIN0_bp));
    3098:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    309c:	81 70       	andi	r24, 0x01	; 1
    309e:	08 95       	ret
		break;
		
		case 9:
		if (value == true)
    30a0:	22 23       	and	r18, r18
    30a2:	21 f0       	breq	.+8      	; 0x30ac <_Z12IO_ReadWritebh+0x112>
		{
			PORTJ_OUTSET = (1<<PIN7_bp);
    30a4:	80 e8       	ldi	r24, 0x80	; 128
    30a6:	80 93 05 07 	sts	0x0705, r24	; 0x800705 <__TEXT_REGION_LENGTH__+0x700705>
    30aa:	03 c0       	rjmp	.+6      	; 0x30b2 <_Z12IO_ReadWritebh+0x118>
		}
		else
		{
			PORTJ_OUTCLR = (1<<PIN7_bp);
    30ac:	80 e8       	ldi	r24, 0x80	; 128
    30ae:	80 93 06 07 	sts	0x0706, r24	; 0x800706 <__TEXT_REGION_LENGTH__+0x700706>
		}
		return (PORTJ_IN &(1<<PIN7_bp));
    30b2:	80 91 08 07 	lds	r24, 0x0708	; 0x800708 <__TEXT_REGION_LENGTH__+0x700708>
    30b6:	88 1f       	adc	r24, r24
    30b8:	88 27       	eor	r24, r24
    30ba:	88 1f       	adc	r24, r24
    30bc:	08 95       	ret
		break;
		
		case 10:
		if (value == true)
    30be:	22 23       	and	r18, r18
    30c0:	21 f0       	breq	.+8      	; 0x30ca <_Z12IO_ReadWritebh+0x130>
		{
			PORTJ_OUTSET = (1<<PIN6_bp);
    30c2:	80 e4       	ldi	r24, 0x40	; 64
    30c4:	80 93 05 07 	sts	0x0705, r24	; 0x800705 <__TEXT_REGION_LENGTH__+0x700705>
    30c8:	03 c0       	rjmp	.+6      	; 0x30d0 <_Z12IO_ReadWritebh+0x136>
		}
		else
		{
			PORTJ_OUTCLR = (1<<PIN6_bp);
    30ca:	80 e4       	ldi	r24, 0x40	; 64
    30cc:	80 93 06 07 	sts	0x0706, r24	; 0x800706 <__TEXT_REGION_LENGTH__+0x700706>
		}
		return (PORTJ_IN &(1<<PIN6_bp));
    30d0:	80 91 08 07 	lds	r24, 0x0708	; 0x800708 <__TEXT_REGION_LENGTH__+0x700708>
    30d4:	86 fb       	bst	r24, 6
    30d6:	88 27       	eor	r24, r24
    30d8:	80 f9       	bld	r24, 0
    30da:	08 95       	ret
		break;
		
		case 11:
		if (value == true)
    30dc:	22 23       	and	r18, r18
    30de:	21 f0       	breq	.+8      	; 0x30e8 <_Z12IO_ReadWritebh+0x14e>
		{
			PORTH_OUTSET = (1<<PIN7_bp);
    30e0:	80 e8       	ldi	r24, 0x80	; 128
    30e2:	80 93 e5 06 	sts	0x06E5, r24	; 0x8006e5 <__TEXT_REGION_LENGTH__+0x7006e5>
    30e6:	03 c0       	rjmp	.+6      	; 0x30ee <_Z12IO_ReadWritebh+0x154>
		}
		else
		{
			PORTH_OUTCLR = (1<<PIN7_bp);
    30e8:	80 e8       	ldi	r24, 0x80	; 128
    30ea:	80 93 e6 06 	sts	0x06E6, r24	; 0x8006e6 <__TEXT_REGION_LENGTH__+0x7006e6>
		}
		return (PORTH_IN &(1<<PIN7_bp));
    30ee:	80 91 e8 06 	lds	r24, 0x06E8	; 0x8006e8 <__TEXT_REGION_LENGTH__+0x7006e8>
    30f2:	88 1f       	adc	r24, r24
    30f4:	88 27       	eor	r24, r24
    30f6:	88 1f       	adc	r24, r24
    30f8:	08 95       	ret
		break;
		
		case 12:
		if (value == true)
    30fa:	22 23       	and	r18, r18
    30fc:	21 f0       	breq	.+8      	; 0x3106 <_Z12IO_ReadWritebh+0x16c>
		{
			PORTH_OUTSET = (1<<PIN6_bp);
    30fe:	80 e4       	ldi	r24, 0x40	; 64
    3100:	80 93 e5 06 	sts	0x06E5, r24	; 0x8006e5 <__TEXT_REGION_LENGTH__+0x7006e5>
    3104:	03 c0       	rjmp	.+6      	; 0x310c <_Z12IO_ReadWritebh+0x172>
		}
		else
		{
			PORTH_OUTCLR = (1<<PIN6_bp);
    3106:	80 e4       	ldi	r24, 0x40	; 64
    3108:	80 93 e6 06 	sts	0x06E6, r24	; 0x8006e6 <__TEXT_REGION_LENGTH__+0x7006e6>
		}
		return (PORTH_IN &(1<<PIN6_bp));
    310c:	80 91 e8 06 	lds	r24, 0x06E8	; 0x8006e8 <__TEXT_REGION_LENGTH__+0x7006e8>
    3110:	86 fb       	bst	r24, 6
    3112:	88 27       	eor	r24, r24
    3114:	80 f9       	bld	r24, 0
    3116:	08 95       	ret
		break;
		
	}
	return 0;
    3118:	80 e0       	ldi	r24, 0x00	; 0
}
    311a:	08 95       	ret

0000311c <_Z11DigitalReadi>:
uint8_t Result = 0; //voor teruggeven waardes in stepper-test modus

void ToggleLED();
void LED(bool i);
void passthrough_TWI();
bool DigitalRead(int16_t IO){ return IO_ReadWrite(true, IO); }
    311c:	68 2f       	mov	r22, r24
    311e:	81 e0       	ldi	r24, 0x01	; 1
    3120:	0e 94 cd 17 	call	0x2f9a	; 0x2f9a <_Z12IO_ReadWritebh>
    3124:	08 95       	ret

00003126 <_Z17ReadSignatureBytej>:

uint8_t I_AnalogRead(ADC_struct &ADC, uint8_t pin);

uint8_t ReadSignatureByte(uint16_t Address)
{
	NVM_CMD = NVM_CMD_READ_CALIB_ROW_gc;
    3126:	aa ec       	ldi	r26, 0xCA	; 202
    3128:	b1 e0       	ldi	r27, 0x01	; 1
    312a:	22 e0       	ldi	r18, 0x02	; 2
    312c:	2c 93       	st	X, r18
	uint8_t Result;
	__asm__ ("lpm %0, Z\n" : "=r" (Result) : "z" (Address));
    312e:	fc 01       	movw	r30, r24
    3130:	84 91       	lpm	r24, Z
	NVM_CMD = NVM_CMD_NO_OPERATION_gc;
    3132:	1c 92       	st	X, r1
	return Result;
}
    3134:	08 95       	ret

00003136 <_Z12I_AnalogReadR13ADC_CH_structh>:
	for (int i=0; i<2; i++) {
		I_AnalogRead(ADC, 1);
	}
}

uint8_t I_AnalogRead(ADC_CH_struct &CH, uint8_t pin) {
    3136:	fc 01       	movw	r30, r24
	switch(pin)
    3138:	63 30       	cpi	r22, 0x03	; 3
    313a:	89 f0       	breq	.+34     	; 0x315e <_Z12I_AnalogReadR13ADC_CH_structh+0x28>
    313c:	28 f4       	brcc	.+10     	; 0x3148 <_Z12I_AnalogReadR13ADC_CH_structh+0x12>
    313e:	61 30       	cpi	r22, 0x01	; 1
    3140:	41 f0       	breq	.+16     	; 0x3152 <_Z12I_AnalogReadR13ADC_CH_structh+0x1c>
    3142:	62 30       	cpi	r22, 0x02	; 2
    3144:	49 f0       	breq	.+18     	; 0x3158 <_Z12I_AnalogReadR13ADC_CH_structh+0x22>
    3146:	1d c0       	rjmp	.+58     	; 0x3182 <_Z12I_AnalogReadR13ADC_CH_structh+0x4c>
    3148:	64 30       	cpi	r22, 0x04	; 4
    314a:	61 f0       	breq	.+24     	; 0x3164 <_Z12I_AnalogReadR13ADC_CH_structh+0x2e>
    314c:	65 30       	cpi	r22, 0x05	; 5
    314e:	69 f0       	breq	.+26     	; 0x316a <_Z12I_AnalogReadR13ADC_CH_structh+0x34>
    3150:	18 c0       	rjmp	.+48     	; 0x3182 <_Z12I_AnalogReadR13ADC_CH_structh+0x4c>
	{
		//ADC_CH_MUXPOS_PIN0_gc is AREF pin (op 5v), pin lezen returned altijd >252
		case 1:
		CH.MUXCTRL = ADC_CH_MUXPOS_PIN1_gc; //select pin
    3152:	88 e0       	ldi	r24, 0x08	; 8
    3154:	81 83       	std	Z+1, r24	; 0x01
		break;
    3156:	0b c0       	rjmp	.+22     	; 0x316e <_Z12I_AnalogReadR13ADC_CH_structh+0x38>
		
		case 2:
		CH.MUXCTRL = ADC_CH_MUXPOS_PIN2_gc; //select pin
    3158:	80 e1       	ldi	r24, 0x10	; 16
    315a:	81 83       	std	Z+1, r24	; 0x01
		break;
    315c:	08 c0       	rjmp	.+16     	; 0x316e <_Z12I_AnalogReadR13ADC_CH_structh+0x38>
		
		case 3:
		CH.MUXCTRL = ADC_CH_MUXPOS_PIN3_gc; //select pin
    315e:	88 e1       	ldi	r24, 0x18	; 24
    3160:	81 83       	std	Z+1, r24	; 0x01
		break;
    3162:	05 c0       	rjmp	.+10     	; 0x316e <_Z12I_AnalogReadR13ADC_CH_structh+0x38>
		
		case 4:
		CH.MUXCTRL = ADC_CH_MUXPOS_PIN4_gc; //select pin
    3164:	80 e2       	ldi	r24, 0x20	; 32
    3166:	81 83       	std	Z+1, r24	; 0x01
		break;
    3168:	02 c0       	rjmp	.+4      	; 0x316e <_Z12I_AnalogReadR13ADC_CH_structh+0x38>
		
		case 5:
		CH.MUXCTRL = ADC_CH_MUXPOS_PIN5_gc; //select pin
    316a:	88 e2       	ldi	r24, 0x28	; 40
    316c:	81 83       	std	Z+1, r24	; 0x01
		default:
		return 0;
		break;
	}
	
	CH.CTRL |= ADC_CH_START_bm; //start conversion channel
    316e:	80 81       	ld	r24, Z
    3170:	80 68       	ori	r24, 0x80	; 128
    3172:	80 83       	st	Z, r24
	while ((CH.INTFLAGS & ADC_CH0IF_bm) == 0); //wacht op interrupt bit
    3174:	93 81       	ldd	r25, Z+3	; 0x03
    3176:	90 ff       	sbrs	r25, 0
    3178:	fd cf       	rjmp	.-6      	; 0x3174 <_Z12I_AnalogReadR13ADC_CH_structh+0x3e>
	CH.INTFLAGS = ADC_CH0IF_bm; //clear interrupt flag by writing one to it
    317a:	81 e0       	ldi	r24, 0x01	; 1
    317c:	83 83       	std	Z+3, r24	; 0x03
	return CH.RESL; //return lower byte result from channel (8 bit result)
    317e:	84 81       	ldd	r24, Z+4	; 0x04
    3180:	08 95       	ret
		case 5:
		CH.MUXCTRL = ADC_CH_MUXPOS_PIN5_gc; //select pin
		break;
		
		default:
		return 0;
    3182:	80 e0       	ldi	r24, 0x00	; 0
	
	CH.CTRL |= ADC_CH_START_bm; //start conversion channel
	while ((CH.INTFLAGS & ADC_CH0IF_bm) == 0); //wacht op interrupt bit
	CH.INTFLAGS = ADC_CH0IF_bm; //clear interrupt flag by writing one to it
	return CH.RESL; //return lower byte result from channel (8 bit result)
}
    3184:	08 95       	ret

00003186 <_Z12I_AnalogReadR10ADC_structh>:

//defaults to ch0
uint8_t I_AnalogRead(ADC_struct &ADC, uint8_t pin) {
	return I_AnalogRead(ADC.CH0, pin);
    3186:	80 96       	adiw	r24, 0x20	; 32
    3188:	0e 94 9b 18 	call	0x3136	; 0x3136 <_Z12I_AnalogReadR13ADC_CH_structh>
}
    318c:	08 95       	ret

0000318e <_Z8ADC_InitR10ADC_struct>:
	__asm__ ("lpm %0, Z\n" : "=r" (Result) : "z" (Address));
	NVM_CMD = NVM_CMD_NO_OPERATION_gc;
	return Result;
}

void ADC_Init(ADC_struct &ADC) {
    318e:	0f 93       	push	r16
    3190:	1f 93       	push	r17
    3192:	cf 93       	push	r28
    3194:	df 93       	push	r29
    3196:	ec 01       	movw	r28, r24
	/* http://ww1.microchip.com/downloads/en/DeviceDoc/doc8077.pdf page 296 */

	//calibration data from signature row
	if (&ADC == &ADCA) {
    3198:	c1 15       	cp	r28, r1
    319a:	82 e0       	ldi	r24, 0x02	; 2
    319c:	d8 07       	cpc	r29, r24
    319e:	79 f4       	brne	.+30     	; 0x31be <_Z8ADC_InitR10ADC_struct+0x30>
		ADC.CALL = ReadSignatureByte(PRODSIGNATURES_ADCACAL0); //effect onbekend maar staat in datasheet
    31a0:	80 b5       	in	r24, 0x20	; 32
    31a2:	90 e0       	ldi	r25, 0x00	; 0
    31a4:	0e 94 93 18 	call	0x3126	; 0x3126 <_Z17ReadSignatureBytej>
    31a8:	00 e0       	ldi	r16, 0x00	; 0
    31aa:	12 e0       	ldi	r17, 0x02	; 2
    31ac:	f8 01       	movw	r30, r16
    31ae:	84 87       	std	Z+12, r24	; 0x0c
		ADC.CALH = ReadSignatureByte(PRODSIGNATURES_ADCACAL1);
    31b0:	81 b5       	in	r24, 0x21	; 33
    31b2:	90 e0       	ldi	r25, 0x00	; 0
    31b4:	0e 94 93 18 	call	0x3126	; 0x3126 <_Z17ReadSignatureBytej>
    31b8:	f8 01       	movw	r30, r16
    31ba:	85 87       	std	Z+13, r24	; 0x0d
    31bc:	14 c0       	rjmp	.+40     	; 0x31e6 <_Z8ADC_InitR10ADC_struct+0x58>
	} else if (&ADC == &ADCB) {
    31be:	c0 34       	cpi	r28, 0x40	; 64
    31c0:	f2 e0       	ldi	r31, 0x02	; 2
    31c2:	df 07       	cpc	r29, r31
    31c4:	79 f4       	brne	.+30     	; 0x31e4 <_Z8ADC_InitR10ADC_struct+0x56>
		ADC.CALL = ReadSignatureByte(PRODSIGNATURES_ADCBCAL0);
    31c6:	84 b5       	in	r24, 0x24	; 36
    31c8:	90 e0       	ldi	r25, 0x00	; 0
    31ca:	0e 94 93 18 	call	0x3126	; 0x3126 <_Z17ReadSignatureBytej>
    31ce:	00 e4       	ldi	r16, 0x40	; 64
    31d0:	12 e0       	ldi	r17, 0x02	; 2
    31d2:	f8 01       	movw	r30, r16
    31d4:	84 87       	std	Z+12, r24	; 0x0c
		ADC.CALH = ReadSignatureByte(PRODSIGNATURES_ADCBCAL1);
    31d6:	85 b5       	in	r24, 0x25	; 37
    31d8:	90 e0       	ldi	r25, 0x00	; 0
    31da:	0e 94 93 18 	call	0x3126	; 0x3126 <_Z17ReadSignatureBytej>
    31de:	f8 01       	movw	r30, r16
    31e0:	85 87       	std	Z+13, r24	; 0x0d
    31e2:	01 c0       	rjmp	.+2      	; 0x31e6 <_Z8ADC_InitR10ADC_struct+0x58>
    31e4:	ff cf       	rjmp	.-2      	; 0x31e4 <_Z8ADC_InitR10ADC_struct+0x56>
		//geef error ofzo
		while(true){}
	}
	
	//cancel any pending conversions, disable ADC
	ADC.CTRLA = ADC_FLUSH_bm;
    31e6:	82 e0       	ldi	r24, 0x02	; 2
    31e8:	88 83       	st	Y, r24
	
	//external reference on PORT A (voltage dat op AREF pin wordt gezet, het te meten voltage mag hier niet boven komen)
	ADC.REFCTRL = ADC_REFSEL_AREFA_gc;
    31ea:	80 e2       	ldi	r24, 0x20	; 32
    31ec:	8a 83       	std	Y+2, r24	; 0x02
	
	//8-bit right-adjusted result
	ADC.CTRLB = (ADC_RESOLUTION_8BIT_gc | (1<<ADC_CONMODE_bm));
    31ee:	84 e0       	ldi	r24, 0x04	; 4
    31f0:	89 83       	std	Y+1, r24	; 0x01
	
	//prescaler 128						// !willekeurig gekozen
	ADC.PRESCALER = ADC_PRESCALER_DIV64_gc;
    31f2:	8c 83       	std	Y+4, r24	; 0x04

	//enable ADC
	ADC.CTRLA |= ADC_ENABLE_bm;
    31f4:	88 81       	ld	r24, Y
    31f6:	81 60       	ori	r24, 0x01	; 1
    31f8:	88 83       	st	Y, r24
	
	//result at ch0
//	ADC.CTRLA |= (0x0<<2);

	//single ended input no gain
	ADC.CH0.CTRL = ADC_CH_INPUTMODE_SINGLEENDED_gc;
    31fa:	81 e0       	ldi	r24, 0x01	; 1
    31fc:	88 a3       	std	Y+32, r24	; 0x20

	//disable interrupts
	ADCA.CH0.INTCTRL = 0;
    31fe:	10 92 22 02 	sts	0x0222, r1	; 0x800222 <__TEXT_REGION_LENGTH__+0x700222>
	
	//2 dummy reads
	for (int i=0; i<2; i++) {
		I_AnalogRead(ADC, 1);
    3202:	61 e0       	ldi	r22, 0x01	; 1
    3204:	ce 01       	movw	r24, r28
    3206:	0e 94 c3 18 	call	0x3186	; 0x3186 <_Z12I_AnalogReadR10ADC_structh>
    320a:	61 e0       	ldi	r22, 0x01	; 1
    320c:	ce 01       	movw	r24, r28
    320e:	0e 94 c3 18 	call	0x3186	; 0x3186 <_Z12I_AnalogReadR10ADC_structh>
	}
}
    3212:	df 91       	pop	r29
    3214:	cf 91       	pop	r28
    3216:	1f 91       	pop	r17
    3218:	0f 91       	pop	r16
    321a:	08 95       	ret

0000321c <_Z15ReadSharpSensorh>:
#ifndef SHARPSENSOR_H_
#define SHARPSENSOR_H_

uint8_t ReadSharpSensor(uint8_t sensor)
{
	uint8_t val = I_AnalogRead(ADCA, sensor);
    321c:	68 2f       	mov	r22, r24
    321e:	80 e0       	ldi	r24, 0x00	; 0
    3220:	92 e0       	ldi	r25, 0x02	; 2
    3222:	0e 94 c3 18 	call	0x3186	; 0x3186 <_Z12I_AnalogReadR10ADC_structh>
	
	switch(val)
    3226:	90 e0       	ldi	r25, 0x00	; 0
    3228:	fc 01       	movw	r30, r24
    322a:	fc 97       	sbiw	r30, 0x3c	; 60
    322c:	e4 3c       	cpi	r30, 0xC4	; 196
    322e:	f1 05       	cpc	r31, r1
    3230:	f0 f4       	brcc	.+60     	; 0x326e <_Z15ReadSharpSensorh+0x52>
    3232:	88 27       	eor	r24, r24
    3234:	ea 5e       	subi	r30, 0xEA	; 234
    3236:	fe 4f       	sbci	r31, 0xFE	; 254
    3238:	8f 4f       	sbci	r24, 0xFF	; 255
    323a:	0c 94 6f 34 	jmp	0x68de	; 0x68de <__tablejump2__>
		case 250 ... 255:
		return 4; //centimeter
		break;
		
		case 245 ... 249:
		return 5; //centimeter
    323e:	85 e0       	ldi	r24, 0x05	; 5
    3240:	08 95       	ret
		break;
		
		case 240 ... 244:
		return 7; //centimeter
    3242:	87 e0       	ldi	r24, 0x07	; 7
    3244:	08 95       	ret
		break;
		
		case 235 ... 239:
		return 8; //centimeter
    3246:	88 e0       	ldi	r24, 0x08	; 8
    3248:	08 95       	ret
		break;
		
		case 230 ... 234:
		return 9; //centimeter
    324a:	89 e0       	ldi	r24, 0x09	; 9
    324c:	08 95       	ret
		break;
		
		case 200 ... 229:
		return 10; //centimeter
    324e:	8a e0       	ldi	r24, 0x0A	; 10
    3250:	08 95       	ret
		break;
		
		case 190 ... 199:
		return 11; //centimeter
    3252:	8b e0       	ldi	r24, 0x0B	; 11
    3254:	08 95       	ret
		break;
		
		case 170 ... 189:
		return 12; //centimeter
    3256:	8c e0       	ldi	r24, 0x0C	; 12
    3258:	08 95       	ret
		break;
		
		case 155 ... 169:
		return 13; //centimeter
    325a:	8d e0       	ldi	r24, 0x0D	; 13
    325c:	08 95       	ret
		break;
		
		case 140 ... 154:
		return 14; //centimeter
    325e:	8e e0       	ldi	r24, 0x0E	; 14
    3260:	08 95       	ret
		break;
		
		case 110 ... 119:
		return 16; //centimeter
    3262:	80 e1       	ldi	r24, 0x10	; 16
    3264:	08 95       	ret
		break;
		
		case 80 ... 99:
		return 20; //centimeter
    3266:	84 e1       	ldi	r24, 0x14	; 20
    3268:	08 95       	ret
		break;
		
		case 60 ... 79:
		return 25; //centimeter
    326a:	89 e1       	ldi	r24, 0x19	; 25
    326c:	08 95       	ret
		break;
		
		default:
		return 30;
    326e:	8e e1       	ldi	r24, 0x1E	; 30
    3270:	08 95       	ret
	uint8_t val = I_AnalogRead(ADCA, sensor);
	
	switch(val)
	{
		case 250 ... 255:
		return 4; //centimeter
    3272:	84 e0       	ldi	r24, 0x04	; 4
		
		default:
		return 30;
		break;
	}
}
    3274:	08 95       	ret

00003276 <_Z10AnalogReadi>:
uint16_t AnalogRead(int16_t IO) { return (uint16_t) I_AnalogRead(ADCA, (uint8_t) IO); }
    3276:	68 2f       	mov	r22, r24
    3278:	80 e0       	ldi	r24, 0x00	; 0
    327a:	92 e0       	ldi	r25, 0x02	; 2
    327c:	0e 94 c3 18 	call	0x3186	; 0x3186 <_Z12I_AnalogReadR10ADC_structh>
    3280:	90 e0       	ldi	r25, 0x00	; 0
    3282:	08 95       	ret

00003284 <_Z15passthrough_TWIv>:
	}
}


/* test stepperdrivers totdat ATmega gereset wordt */
void passthrough_TWI() {
    3284:	cf 93       	push	r28
    3286:	df 93       	push	r29
    3288:	cd b7       	in	r28, 0x3d	; 61
    328a:	de b7       	in	r29, 0x3e	; 62
    328c:	2b 97       	sbiw	r28, 0x0b	; 11
    328e:	cd bf       	out	0x3d, r28	; 61
    3290:	de bf       	out	0x3e, r29	; 62
	char buff[3];
	TWI_onRequest(requestResult, TWIC);
    3292:	60 e8       	ldi	r22, 0x80	; 128
    3294:	74 e0       	ldi	r23, 0x04	; 4
    3296:	86 e6       	ldi	r24, 0x66	; 102
    3298:	96 e1       	ldi	r25, 0x16	; 22
    329a:	0e 94 11 08 	call	0x1022	; 0x1022 <_Z13TWI_onRequestPFvvER10TWI_struct>
	
	while (1) {
		if (TWI_RecievedAddress(TWIC)) {
			PORTH_OUTCLR |= (1<<4)|(1<<5); //LED on
    329e:	0f 2e       	mov	r0, r31
    32a0:	f6 ee       	ldi	r31, 0xE6	; 230
    32a2:	cf 2e       	mov	r12, r31
    32a4:	f6 e0       	ldi	r31, 0x06	; 6
    32a6:	df 2e       	mov	r13, r31
    32a8:	f0 2d       	mov	r31, r0
			
			if (buff[0] == 0) { //test steppers
				//buff[1] motorid, buff[2] direction
				char directiondata[]={buff[2]};
				stepperWriteRegister(DIRECTION_REG,directiondata,sizeof(directiondata)/sizeof(*directiondata),buff[1], USARTE1);
				char data[]={0x01,0x4c,0x00,0x32,buff[2],MOTOR_PWR_MEDIUM,MOTOR_ON};
    32aa:	0f 2e       	mov	r0, r31
    32ac:	f7 e0       	ldi	r31, 0x07	; 7
    32ae:	9f 2e       	mov	r9, r31
    32b0:	f0 2d       	mov	r31, r0
    32b2:	5e 01       	movw	r10, r28
    32b4:	84 e0       	ldi	r24, 0x04	; 4
    32b6:	a8 0e       	add	r10, r24
    32b8:	b1 1c       	adc	r11, r1
    32ba:	0f 2e       	mov	r0, r31
    32bc:	fc e4       	ldi	r31, 0x4C	; 76
    32be:	7f 2e       	mov	r7, r31
    32c0:	f0 2d       	mov	r31, r0
    32c2:	0f 2e       	mov	r0, r31
    32c4:	f2 e3       	ldi	r31, 0x32	; 50
    32c6:	8f 2e       	mov	r8, r31
    32c8:	f0 2d       	mov	r31, r0
				stepperWriteRegister(STEPS_PS_HREG,data,sizeof(data)/sizeof(*data),buff[1],USARTE1);
			} else if (buff[0] == 1) { //lees analog
				Result = AnalogRead(buff[1]); //bij een interrupt stuurt de ATmega Result via TWI
			}
			
			PORTH_OUTSET |= (1<<4)|(1<<5); //LED off
    32ca:	0f 2e       	mov	r0, r31
    32cc:	f5 ee       	ldi	r31, 0xE5	; 229
    32ce:	ef 2e       	mov	r14, r31
    32d0:	f6 e0       	ldi	r31, 0x06	; 6
    32d2:	ff 2e       	mov	r15, r31
    32d4:	f0 2d       	mov	r31, r0
void passthrough_TWI() {
	char buff[3];
	TWI_onRequest(requestResult, TWIC);
	
	while (1) {
		if (TWI_RecievedAddress(TWIC)) {
    32d6:	80 e8       	ldi	r24, 0x80	; 128
    32d8:	94 e0       	ldi	r25, 0x04	; 4
    32da:	0e 94 86 07 	call	0xf0c	; 0xf0c <_Z19TWI_RecievedAddressR10TWI_struct>
    32de:	88 23       	and	r24, r24
    32e0:	d1 f3       	breq	.-12     	; 0x32d6 <_Z15passthrough_TWIv+0x52>
			PORTH_OUTCLR |= (1<<4)|(1<<5); //LED on
    32e2:	f6 01       	movw	r30, r12
    32e4:	80 81       	ld	r24, Z
    32e6:	80 63       	ori	r24, 0x30	; 48
    32e8:	80 83       	st	Z, r24
			
			TWI_ReceivePacket(TWIC,(uint8_t*)buff, 3);
    32ea:	43 e0       	ldi	r20, 0x03	; 3
    32ec:	be 01       	movw	r22, r28
    32ee:	6f 5f       	subi	r22, 0xFF	; 255
    32f0:	7f 4f       	sbci	r23, 0xFF	; 255
    32f2:	80 e8       	ldi	r24, 0x80	; 128
    32f4:	94 e0       	ldi	r25, 0x04	; 4
    32f6:	0e 94 92 07 	call	0xf24	; 0xf24 <_Z17TWI_ReceivePacketR10TWI_structPhh>
    32fa:	8f e6       	ldi	r24, 0x6F	; 111
    32fc:	97 e1       	ldi	r25, 0x17	; 23
    32fe:	01 97       	sbiw	r24, 0x01	; 1
    3300:	f1 f7       	brne	.-4      	; 0x32fe <_Z15passthrough_TWIv+0x7a>
    3302:	00 c0       	rjmp	.+0      	; 0x3304 <_Z15passthrough_TWIv+0x80>
    3304:	00 00       	nop
			_delay_ms(1);
			TWIC.SLAVE.STATUS |= (1<<TWI_SLAVE_DIF_bp)|(1<<TWI_SLAVE_APIF_bp); //clear interrupts
    3306:	e0 e8       	ldi	r30, 0x80	; 128
    3308:	f4 e0       	ldi	r31, 0x04	; 4
    330a:	82 85       	ldd	r24, Z+10	; 0x0a
    330c:	80 6c       	ori	r24, 0xC0	; 192
    330e:	82 87       	std	Z+10, r24	; 0x0a
			
			if (buff[0] == 0) { //test steppers
    3310:	89 81       	ldd	r24, Y+1	; 0x01
    3312:	81 11       	cpse	r24, r1
    3314:	20 c0       	rjmp	.+64     	; 0x3356 <_Z15passthrough_TWIv+0xd2>
				//buff[1] motorid, buff[2] direction
				char directiondata[]={buff[2]};
    3316:	8b 81       	ldd	r24, Y+3	; 0x03
    3318:	8b 87       	std	Y+11, r24	; 0x0b
				stepperWriteRegister(DIRECTION_REG,directiondata,sizeof(directiondata)/sizeof(*directiondata),buff[1], USARTE1);
    331a:	00 eb       	ldi	r16, 0xB0	; 176
    331c:	1a e0       	ldi	r17, 0x0A	; 10
    331e:	2a 81       	ldd	r18, Y+2	; 0x02
    3320:	41 e0       	ldi	r20, 0x01	; 1
    3322:	be 01       	movw	r22, r28
    3324:	65 5f       	subi	r22, 0xF5	; 245
    3326:	7f 4f       	sbci	r23, 0xFF	; 255
    3328:	8a e4       	ldi	r24, 0x4A	; 74
    332a:	0e 94 07 15 	call	0x2a0e	; 0x2a0e <_Z20stepperWriteRegisterhPKchhR12USART_struct>
				char data[]={0x01,0x4c,0x00,0x32,buff[2],MOTOR_PWR_MEDIUM,MOTOR_ON};
    332e:	f5 01       	movw	r30, r10
    3330:	89 2d       	mov	r24, r9
    3332:	11 92       	st	Z+, r1
    3334:	8a 95       	dec	r24
    3336:	e9 f7       	brne	.-6      	; 0x3332 <_Z15passthrough_TWIv+0xae>
    3338:	81 e0       	ldi	r24, 0x01	; 1
    333a:	8c 83       	std	Y+4, r24	; 0x04
    333c:	7d 82       	std	Y+5, r7	; 0x05
    333e:	8f 82       	std	Y+7, r8	; 0x07
    3340:	89 87       	std	Y+9, r24	; 0x09
    3342:	8a 87       	std	Y+10, r24	; 0x0a
    3344:	8b 81       	ldd	r24, Y+3	; 0x03
    3346:	88 87       	std	Y+8, r24	; 0x08
				stepperWriteRegister(STEPS_PS_HREG,data,sizeof(data)/sizeof(*data),buff[1],USARTE1);
    3348:	2a 81       	ldd	r18, Y+2	; 0x02
    334a:	49 2d       	mov	r20, r9
    334c:	b5 01       	movw	r22, r10
    334e:	86 e4       	ldi	r24, 0x46	; 70
    3350:	0e 94 07 15 	call	0x2a0e	; 0x2a0e <_Z20stepperWriteRegisterhPKchhR12USART_struct>
    3354:	08 c0       	rjmp	.+16     	; 0x3366 <_Z15passthrough_TWIv+0xe2>
			} else if (buff[0] == 1) { //lees analog
    3356:	81 30       	cpi	r24, 0x01	; 1
    3358:	31 f4       	brne	.+12     	; 0x3366 <_Z15passthrough_TWIv+0xe2>
				Result = AnalogRead(buff[1]); //bij een interrupt stuurt de ATmega Result via TWI
    335a:	8a 81       	ldd	r24, Y+2	; 0x02
    335c:	90 e0       	ldi	r25, 0x00	; 0
    335e:	0e 94 3b 19 	call	0x3276	; 0x3276 <_Z10AnalogReadi>
    3362:	80 93 46 22 	sts	0x2246, r24	; 0x802246 <Result>
			}
			
			PORTH_OUTSET |= (1<<4)|(1<<5); //LED off
    3366:	f7 01       	movw	r30, r14
    3368:	80 81       	ld	r24, Z
    336a:	80 63       	ori	r24, 0x30	; 48
    336c:	80 83       	st	Z, r24
    336e:	b3 cf       	rjmp	.-154    	; 0x32d6 <_Z15passthrough_TWIv+0x52>

00003370 <_Z17I_OptocouplerReadh>:

#define OPTO_PD //defined --> pulldown on pins

bool I_OptocouplerRead(uint8_t io_port)
{
	switch(io_port)
    3370:	82 30       	cpi	r24, 0x02	; 2
    3372:	59 f1       	breq	.+86     	; 0x33ca <_Z17I_OptocouplerReadh+0x5a>
    3374:	28 f4       	brcc	.+10     	; 0x3380 <_Z17I_OptocouplerReadh+0x10>
    3376:	88 23       	and	r24, r24
    3378:	59 f0       	breq	.+22     	; 0x3390 <_Z17I_OptocouplerReadh+0x20>
    337a:	81 30       	cpi	r24, 0x01	; 1
    337c:	b9 f0       	breq	.+46     	; 0x33ac <_Z17I_OptocouplerReadh+0x3c>
    337e:	64 c0       	rjmp	.+200    	; 0x3448 <_Z17I_OptocouplerReadh+0xd8>
    3380:	84 30       	cpi	r24, 0x04	; 4
    3382:	09 f4       	brne	.+2      	; 0x3386 <_Z17I_OptocouplerReadh+0x16>
    3384:	42 c0       	rjmp	.+132    	; 0x340a <_Z17I_OptocouplerReadh+0x9a>
    3386:	88 f1       	brcs	.+98     	; 0x33ea <_Z17I_OptocouplerReadh+0x7a>
    3388:	85 30       	cpi	r24, 0x05	; 5
    338a:	09 f4       	brne	.+2      	; 0x338e <_Z17I_OptocouplerReadh+0x1e>
    338c:	4d c0       	rjmp	.+154    	; 0x3428 <_Z17I_OptocouplerReadh+0xb8>
    338e:	5c c0       	rjmp	.+184    	; 0x3448 <_Z17I_OptocouplerReadh+0xd8>
	{
		case 0: //sorterarm interrupt schakelaars
		PORTJ_DIR &= ~(PIN0_bm);	//set pin as input
    3390:	e0 e0       	ldi	r30, 0x00	; 0
    3392:	f7 e0       	ldi	r31, 0x07	; 7
    3394:	80 81       	ld	r24, Z
    3396:	8e 7f       	andi	r24, 0xFE	; 254
    3398:	80 83       	st	Z, r24
		#ifdef OPTO_PD
		PORTJ_PIN0CTRL |= PORT_OPC_PULLDOWN_gc;
    339a:	e0 e1       	ldi	r30, 0x10	; 16
    339c:	f7 e0       	ldi	r31, 0x07	; 7
    339e:	80 81       	ld	r24, Z
    33a0:	80 61       	ori	r24, 0x10	; 16
    33a2:	80 83       	st	Z, r24
		#endif
		return (PORTJ_IN &(1<<PIN0_bp));
    33a4:	80 91 08 07 	lds	r24, 0x0708	; 0x800708 <__TEXT_REGION_LENGTH__+0x700708>
    33a8:	81 70       	andi	r24, 0x01	; 1
    33aa:	08 95       	ret
		break;
		
		case 1:
		PORTJ_DIR &= ~(PIN1_bm);	//set pin as input
    33ac:	e0 e0       	ldi	r30, 0x00	; 0
    33ae:	f7 e0       	ldi	r31, 0x07	; 7
    33b0:	80 81       	ld	r24, Z
    33b2:	8d 7f       	andi	r24, 0xFD	; 253
    33b4:	80 83       	st	Z, r24
		#ifdef OPTO_PD
		PORTJ_PIN1CTRL |= PORT_OPC_PULLDOWN_gc;
    33b6:	e1 e1       	ldi	r30, 0x11	; 17
    33b8:	f7 e0       	ldi	r31, 0x07	; 7
    33ba:	80 81       	ld	r24, Z
    33bc:	80 61       	ori	r24, 0x10	; 16
    33be:	80 83       	st	Z, r24
		#endif
		return (PORTJ_IN &(1<<PIN1_bp));
    33c0:	80 91 08 07 	lds	r24, 0x0708	; 0x800708 <__TEXT_REGION_LENGTH__+0x700708>
    33c4:	86 95       	lsr	r24
    33c6:	81 70       	andi	r24, 0x01	; 1
    33c8:	08 95       	ret
		break;
		
		case 2:
		PORTJ_DIR &= ~(PIN2_bm);	//set pin as input
    33ca:	e0 e0       	ldi	r30, 0x00	; 0
    33cc:	f7 e0       	ldi	r31, 0x07	; 7
    33ce:	80 81       	ld	r24, Z
    33d0:	8b 7f       	andi	r24, 0xFB	; 251
    33d2:	80 83       	st	Z, r24
		#ifdef OPTO_PD
		PORTJ_PIN2CTRL |= PORT_OPC_PULLDOWN_gc;
    33d4:	e2 e1       	ldi	r30, 0x12	; 18
    33d6:	f7 e0       	ldi	r31, 0x07	; 7
    33d8:	80 81       	ld	r24, Z
    33da:	80 61       	ori	r24, 0x10	; 16
    33dc:	80 83       	st	Z, r24
		#endif
		return (PORTJ_IN &(1<<PIN2_bp));
    33de:	80 91 08 07 	lds	r24, 0x0708	; 0x800708 <__TEXT_REGION_LENGTH__+0x700708>
    33e2:	82 fb       	bst	r24, 2
    33e4:	88 27       	eor	r24, r24
    33e6:	80 f9       	bld	r24, 0
    33e8:	08 95       	ret
		break;
		
		case 3:
		PORTJ_DIR &= ~(PIN3_bm);	//set pin as input
    33ea:	e0 e0       	ldi	r30, 0x00	; 0
    33ec:	f7 e0       	ldi	r31, 0x07	; 7
    33ee:	80 81       	ld	r24, Z
    33f0:	87 7f       	andi	r24, 0xF7	; 247
    33f2:	80 83       	st	Z, r24
		#ifdef OPTO_PD
		PORTJ_PIN3CTRL |= PORT_OPC_PULLDOWN_gc;
    33f4:	e3 e1       	ldi	r30, 0x13	; 19
    33f6:	f7 e0       	ldi	r31, 0x07	; 7
    33f8:	80 81       	ld	r24, Z
    33fa:	80 61       	ori	r24, 0x10	; 16
    33fc:	80 83       	st	Z, r24
		#endif
		return (PORTJ_IN &(1<<PIN3_bp));
    33fe:	80 91 08 07 	lds	r24, 0x0708	; 0x800708 <__TEXT_REGION_LENGTH__+0x700708>
    3402:	83 fb       	bst	r24, 3
    3404:	88 27       	eor	r24, r24
    3406:	80 f9       	bld	r24, 0
    3408:	08 95       	ret
		break;
		
		case 4:
		PORTJ_DIR &= ~(PIN4_bm);	//set pin as input
    340a:	e0 e0       	ldi	r30, 0x00	; 0
    340c:	f7 e0       	ldi	r31, 0x07	; 7
    340e:	80 81       	ld	r24, Z
    3410:	8f 7e       	andi	r24, 0xEF	; 239
    3412:	80 83       	st	Z, r24
		#ifdef OPTO_PD
		PORTJ_PIN4CTRL |= PORT_OPC_PULLDOWN_gc;
    3414:	e4 e1       	ldi	r30, 0x14	; 20
    3416:	f7 e0       	ldi	r31, 0x07	; 7
    3418:	80 81       	ld	r24, Z
    341a:	80 61       	ori	r24, 0x10	; 16
    341c:	80 83       	st	Z, r24
		#endif
		return (PORTJ_IN &(1<<PIN4_bp));
    341e:	80 91 08 07 	lds	r24, 0x0708	; 0x800708 <__TEXT_REGION_LENGTH__+0x700708>
    3422:	82 95       	swap	r24
    3424:	81 70       	andi	r24, 0x01	; 1
    3426:	08 95       	ret
		break;
		
		case 5:
		PORTJ_DIR &= ~(PIN5_bm);	//set pin as input
    3428:	e0 e0       	ldi	r30, 0x00	; 0
    342a:	f7 e0       	ldi	r31, 0x07	; 7
    342c:	80 81       	ld	r24, Z
    342e:	8f 7d       	andi	r24, 0xDF	; 223
    3430:	80 83       	st	Z, r24
		#ifdef OPTO_PD
		PORTJ_PIN5CTRL |= PORT_OPC_PULLDOWN_gc;
    3432:	e5 e1       	ldi	r30, 0x15	; 21
    3434:	f7 e0       	ldi	r31, 0x07	; 7
    3436:	80 81       	ld	r24, Z
    3438:	80 61       	ori	r24, 0x10	; 16
    343a:	80 83       	st	Z, r24
		#endif
		return (PORTJ_IN &(1<<PIN5_bp));
    343c:	80 91 08 07 	lds	r24, 0x0708	; 0x800708 <__TEXT_REGION_LENGTH__+0x700708>
    3440:	85 fb       	bst	r24, 5
    3442:	88 27       	eor	r24, r24
    3444:	80 f9       	bld	r24, 0
    3446:	08 95       	ret
		break;
		
		//pin 6 & 7 niet verbonden met optocouplers
	}
	return 0;
    3448:	80 e0       	ldi	r24, 0x00	; 0
}
    344a:	08 95       	ret

0000344c <_Z15OptocouplerReadi>:
void ToggleLED();
void LED(bool i);
void passthrough_TWI();
bool DigitalRead(int16_t IO){ return IO_ReadWrite(true, IO); }
uint16_t AnalogRead(int16_t IO) { return (uint16_t) I_AnalogRead(ADCA, (uint8_t) IO); }
bool OptocouplerRead(int16_t IO) { return I_OptocouplerRead((uint8_t) IO); }
    344c:	0e 94 b8 19 	call	0x3370	; 0x3370 <_Z17I_OptocouplerReadh>
    3450:	08 95       	ret

00003452 <_Z9set_relaybh>:
#ifndef RELAYS_H_
#define RELAYS_H_

void set_relay(bool value, uint8_t relay)
{
	switch (relay)
    3452:	63 30       	cpi	r22, 0x03	; 3
    3454:	01 f1       	breq	.+64     	; 0x3496 <_Z9set_relaybh+0x44>
    3456:	28 f4       	brcc	.+10     	; 0x3462 <_Z9set_relaybh+0x10>
    3458:	61 30       	cpi	r22, 0x01	; 1
    345a:	49 f0       	breq	.+18     	; 0x346e <_Z9set_relaybh+0x1c>
    345c:	62 30       	cpi	r22, 0x02	; 2
    345e:	89 f0       	breq	.+34     	; 0x3482 <_Z9set_relaybh+0x30>
    3460:	08 95       	ret
    3462:	65 30       	cpi	r22, 0x05	; 5
    3464:	61 f1       	breq	.+88     	; 0x34be <_Z9set_relaybh+0x6c>
    3466:	08 f1       	brcs	.+66     	; 0x34aa <_Z9set_relaybh+0x58>
    3468:	66 30       	cpi	r22, 0x06	; 6
    346a:	99 f1       	breq	.+102    	; 0x34d2 <_Z9set_relaybh+0x80>
    346c:	08 95       	ret
	{
		case 1:
		if (value == true)
    346e:	88 23       	and	r24, r24
    3470:	21 f0       	breq	.+8      	; 0x347a <_Z9set_relaybh+0x28>
		{
			PORTR_OUTSET = (1<<PIN1_bp);
    3472:	82 e0       	ldi	r24, 0x02	; 2
    3474:	80 93 e5 07 	sts	0x07E5, r24	; 0x8007e5 <__TEXT_REGION_LENGTH__+0x7007e5>
    3478:	08 95       	ret
		}
		else
		{
			PORTR_OUTCLR = (1<<PIN1_bp);
    347a:	82 e0       	ldi	r24, 0x02	; 2
    347c:	80 93 e6 07 	sts	0x07E6, r24	; 0x8007e6 <__TEXT_REGION_LENGTH__+0x7007e6>
    3480:	08 95       	ret
		}
		break;
		
		case 2:
		if (value == true)
    3482:	88 23       	and	r24, r24
    3484:	21 f0       	breq	.+8      	; 0x348e <_Z9set_relaybh+0x3c>
		{
			PORTR_OUTSET = (1<<PIN0_bp);
    3486:	81 e0       	ldi	r24, 0x01	; 1
    3488:	80 93 e5 07 	sts	0x07E5, r24	; 0x8007e5 <__TEXT_REGION_LENGTH__+0x7007e5>
    348c:	08 95       	ret
		}
		else
		{
			PORTR_OUTCLR = (1<<PIN0_bp);
    348e:	81 e0       	ldi	r24, 0x01	; 1
    3490:	80 93 e6 07 	sts	0x07E6, r24	; 0x8007e6 <__TEXT_REGION_LENGTH__+0x7007e6>
    3494:	08 95       	ret
		}
		break;
		
		case 3:
		if (value == true)
    3496:	88 23       	and	r24, r24
    3498:	21 f0       	breq	.+8      	; 0x34a2 <_Z9set_relaybh+0x50>
		{
			PORTQ_OUTSET = (1<<PIN3_bp);
    349a:	88 e0       	ldi	r24, 0x08	; 8
    349c:	80 93 c5 07 	sts	0x07C5, r24	; 0x8007c5 <__TEXT_REGION_LENGTH__+0x7007c5>
    34a0:	08 95       	ret
		}
		else
		{
			PORTQ_OUTCLR = (1<<PIN3_bp);
    34a2:	88 e0       	ldi	r24, 0x08	; 8
    34a4:	80 93 c6 07 	sts	0x07C6, r24	; 0x8007c6 <__TEXT_REGION_LENGTH__+0x7007c6>
    34a8:	08 95       	ret
		}
		break;
		
		case 4:
		if (value == true)
    34aa:	88 23       	and	r24, r24
    34ac:	21 f0       	breq	.+8      	; 0x34b6 <_Z9set_relaybh+0x64>
		{
			PORTQ_OUTSET = (1<<PIN2_bp);
    34ae:	84 e0       	ldi	r24, 0x04	; 4
    34b0:	80 93 c5 07 	sts	0x07C5, r24	; 0x8007c5 <__TEXT_REGION_LENGTH__+0x7007c5>
    34b4:	08 95       	ret
		}
		else
		{
			PORTQ_OUTCLR = (1<<PIN2_bp);
    34b6:	84 e0       	ldi	r24, 0x04	; 4
    34b8:	80 93 c6 07 	sts	0x07C6, r24	; 0x8007c6 <__TEXT_REGION_LENGTH__+0x7007c6>
    34bc:	08 95       	ret
		}
		break;
		
		case 5:
		if (value == true)
    34be:	88 23       	and	r24, r24
    34c0:	21 f0       	breq	.+8      	; 0x34ca <_Z9set_relaybh+0x78>
		{
			PORTQ_OUTSET = (1<<PIN1_bp);
    34c2:	82 e0       	ldi	r24, 0x02	; 2
    34c4:	80 93 c5 07 	sts	0x07C5, r24	; 0x8007c5 <__TEXT_REGION_LENGTH__+0x7007c5>
    34c8:	08 95       	ret
		}
		else
		{
			PORTQ_OUTCLR = (1<<PIN1_bp);
    34ca:	82 e0       	ldi	r24, 0x02	; 2
    34cc:	80 93 c6 07 	sts	0x07C6, r24	; 0x8007c6 <__TEXT_REGION_LENGTH__+0x7007c6>
    34d0:	08 95       	ret
		}
		break;
		
		case 6:
		if (value == true)
    34d2:	88 23       	and	r24, r24
    34d4:	21 f0       	breq	.+8      	; 0x34de <_Z9set_relaybh+0x8c>
		{
			PORTQ_OUTSET = (1<<PIN0_bp);
    34d6:	81 e0       	ldi	r24, 0x01	; 1
    34d8:	80 93 c5 07 	sts	0x07C5, r24	; 0x8007c5 <__TEXT_REGION_LENGTH__+0x7007c5>
    34dc:	08 95       	ret
		}
		else
		{
			PORTQ_OUTCLR = (1<<PIN0_bp);
    34de:	81 e0       	ldi	r24, 0x01	; 1
    34e0:	80 93 c6 07 	sts	0x07C6, r24	; 0x8007c6 <__TEXT_REGION_LENGTH__+0x7007c6>
    34e4:	08 95       	ret

000034e6 <_Z8Solenoidhb>:
#define SOLENOID_H_

#include "relays.h"

void Solenoid(uint8_t solenoid, bool InOut)
{
    34e6:	98 2f       	mov	r25, r24
    34e8:	86 2f       	mov	r24, r22
	set_relay(InOut,solenoid);
    34ea:	69 2f       	mov	r22, r25
    34ec:	0e 94 29 1a 	call	0x3452	; 0x3452 <_Z9set_relaybh>
    34f0:	08 95       	ret

000034f2 <_Z13PulseSolenoidh>:
}

void PulseSolenoid(uint8_t solenoid)
{
    34f2:	cf 93       	push	r28
    34f4:	c8 2f       	mov	r28, r24
	set_relay(1,solenoid);
    34f6:	68 2f       	mov	r22, r24
    34f8:	81 e0       	ldi	r24, 0x01	; 1
    34fa:	0e 94 29 1a 	call	0x3452	; 0x3452 <_Z9set_relaybh>
    34fe:	2f ef       	ldi	r18, 0xFF	; 255
    3500:	85 ea       	ldi	r24, 0xA5	; 165
    3502:	9e e0       	ldi	r25, 0x0E	; 14
    3504:	21 50       	subi	r18, 0x01	; 1
    3506:	80 40       	sbci	r24, 0x00	; 0
    3508:	90 40       	sbci	r25, 0x00	; 0
    350a:	e1 f7       	brne	.-8      	; 0x3504 <_Z13PulseSolenoidh+0x12>
    350c:	00 c0       	rjmp	.+0      	; 0x350e <_Z13PulseSolenoidh+0x1c>
    350e:	00 00       	nop
	_delay_ms(200);
	set_relay(0,solenoid);
    3510:	6c 2f       	mov	r22, r28
    3512:	80 e0       	ldi	r24, 0x00	; 0
    3514:	0e 94 29 1a 	call	0x3452	; 0x3452 <_Z9set_relaybh>
}
    3518:	cf 91       	pop	r28
    351a:	08 95       	ret

0000351c <__vector_100>:
/* ISR vars */
uint8_t portk_in_prev, portk_in_cur = PORTK_IN;
uint8_t portj_in_prev, portj_in_cur = PORTJ_IN;

/* ISR INT0 */
ISR(PORTK_INT0_vect) {
    351c:	1f 92       	push	r1
    351e:	0f 92       	push	r0
    3520:	0f b6       	in	r0, 0x3f	; 63
    3522:	0f 92       	push	r0
    3524:	11 24       	eor	r1, r1
    3526:	08 b6       	in	r0, 0x38	; 56
    3528:	0f 92       	push	r0
    352a:	18 be       	out	0x38, r1	; 56
    352c:	09 b6       	in	r0, 0x39	; 57
    352e:	0f 92       	push	r0
    3530:	19 be       	out	0x39, r1	; 57
    3532:	0b b6       	in	r0, 0x3b	; 59
    3534:	0f 92       	push	r0
    3536:	1b be       	out	0x3b, r1	; 59
    3538:	2f 93       	push	r18
    353a:	3f 93       	push	r19
    353c:	4f 93       	push	r20
    353e:	5f 93       	push	r21
    3540:	6f 93       	push	r22
    3542:	7f 93       	push	r23
    3544:	8f 93       	push	r24
    3546:	9f 93       	push	r25
    3548:	af 93       	push	r26
    354a:	bf 93       	push	r27
    354c:	ef 93       	push	r30
    354e:	ff 93       	push	r31
	portk_in_prev = portk_in_cur;
    3550:	90 91 44 22 	lds	r25, 0x2244	; 0x802244 <portk_in_cur>
    3554:	90 93 45 22 	sts	0x2245, r25	; 0x802245 <portk_in_prev>
	portk_in_cur = PORTK_IN;
    3558:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    355c:	80 93 44 22 	sts	0x2244, r24	; 0x802244 <portk_in_cur>
	
	//welke pin is veranderd?
	if ((portk_in_prev & EV_SWITCH_PIN)  ^  (portk_in_cur & EV_SWITCH_PIN)) {
    3560:	89 27       	eor	r24, r25
    3562:	84 ff       	sbrs	r24, 4
    3564:	04 c0       	rjmp	.+8      	; 0x356e <__vector_100+0x52>
		LiftISR(ELEVATOR_MOTOR_ID, EV_SWITCH_PIN);
    3566:	60 e1       	ldi	r22, 0x10	; 16
    3568:	81 e0       	ldi	r24, 0x01	; 1
    356a:	0e 94 27 0f 	call	0x1e4e	; 0x1e4e <LiftISR>
	}
	if ((portk_in_prev & KB_SWITCH_PIN)  ^  (portk_in_cur & KB_SWITCH_PIN)) {
    356e:	90 91 45 22 	lds	r25, 0x2245	; 0x802245 <portk_in_prev>
    3572:	80 91 44 22 	lds	r24, 0x2244	; 0x802244 <portk_in_cur>
    3576:	89 27       	eor	r24, r25
    3578:	80 ff       	sbrs	r24, 0
    357a:	04 c0       	rjmp	.+8      	; 0x3584 <__vector_100+0x68>
		LiftISR(KABELBAAN_MOTOR_ID, KB_SWITCH_PIN);
    357c:	61 e0       	ldi	r22, 0x01	; 1
    357e:	84 e0       	ldi	r24, 0x04	; 4
    3580:	0e 94 27 0f 	call	0x1e4e	; 0x1e4e <LiftISR>
	}
//	if (PORTK_IN&(1<<PIN4_bp)) { LED(1); } else { LED(0); }
}
    3584:	ff 91       	pop	r31
    3586:	ef 91       	pop	r30
    3588:	bf 91       	pop	r27
    358a:	af 91       	pop	r26
    358c:	9f 91       	pop	r25
    358e:	8f 91       	pop	r24
    3590:	7f 91       	pop	r23
    3592:	6f 91       	pop	r22
    3594:	5f 91       	pop	r21
    3596:	4f 91       	pop	r20
    3598:	3f 91       	pop	r19
    359a:	2f 91       	pop	r18
    359c:	0f 90       	pop	r0
    359e:	0b be       	out	0x3b, r0	; 59
    35a0:	0f 90       	pop	r0
    35a2:	09 be       	out	0x39, r0	; 57
    35a4:	0f 90       	pop	r0
    35a6:	08 be       	out	0x38, r0	; 56
    35a8:	0f 90       	pop	r0
    35aa:	0f be       	out	0x3f, r0	; 63
    35ac:	0f 90       	pop	r0
    35ae:	1f 90       	pop	r1
    35b0:	18 95       	reti

000035b2 <__vector_99>:

/* ISR INT1 */
ISR(PORTJ_INT1_vect) {
    35b2:	1f 92       	push	r1
    35b4:	0f 92       	push	r0
    35b6:	0f b6       	in	r0, 0x3f	; 63
    35b8:	0f 92       	push	r0
    35ba:	11 24       	eor	r1, r1
    35bc:	08 b6       	in	r0, 0x38	; 56
    35be:	0f 92       	push	r0
    35c0:	18 be       	out	0x38, r1	; 56
    35c2:	09 b6       	in	r0, 0x39	; 57
    35c4:	0f 92       	push	r0
    35c6:	19 be       	out	0x39, r1	; 57
    35c8:	0b b6       	in	r0, 0x3b	; 59
    35ca:	0f 92       	push	r0
    35cc:	1b be       	out	0x3b, r1	; 59
    35ce:	2f 93       	push	r18
    35d0:	3f 93       	push	r19
    35d2:	4f 93       	push	r20
    35d4:	5f 93       	push	r21
    35d6:	6f 93       	push	r22
    35d8:	7f 93       	push	r23
    35da:	8f 93       	push	r24
    35dc:	9f 93       	push	r25
    35de:	af 93       	push	r26
    35e0:	bf 93       	push	r27
    35e2:	ef 93       	push	r30
    35e4:	ff 93       	push	r31
	portj_in_prev = portj_in_cur;
    35e6:	90 91 42 22 	lds	r25, 0x2242	; 0x802242 <portj_in_cur>
    35ea:	90 93 43 22 	sts	0x2243, r25	; 0x802243 <portj_in_prev>
	portj_in_cur = PORTJ_IN;
    35ee:	80 91 08 07 	lds	r24, 0x0708	; 0x800708 <__TEXT_REGION_LENGTH__+0x700708>
    35f2:	80 93 42 22 	sts	0x2242, r24	; 0x802242 <portj_in_cur>
	
	//welke pin is veranderd?
	if ((portj_in_prev & sa1.switch_pin)  ^  (portj_in_cur & sa1.switch_pin)) {
    35f6:	89 27       	eor	r24, r25
    35f8:	80 ff       	sbrs	r24, 0
    35fa:	04 c0       	rjmp	.+8      	; 0x3604 <__vector_99+0x52>
		SorterArmISR(&sa1);
    35fc:	84 e1       	ldi	r24, 0x14	; 20
    35fe:	92 e2       	ldi	r25, 0x22	; 34
    3600:	0e 94 a8 14 	call	0x2950	; 0x2950 <SorterArmISR>
	}
//	if (PORTJ_IN&(1<<PIN0_bp)) { LED(1); } else { LED(0); }
}
    3604:	ff 91       	pop	r31
    3606:	ef 91       	pop	r30
    3608:	bf 91       	pop	r27
    360a:	af 91       	pop	r26
    360c:	9f 91       	pop	r25
    360e:	8f 91       	pop	r24
    3610:	7f 91       	pop	r23
    3612:	6f 91       	pop	r22
    3614:	5f 91       	pop	r21
    3616:	4f 91       	pop	r20
    3618:	3f 91       	pop	r19
    361a:	2f 91       	pop	r18
    361c:	0f 90       	pop	r0
    361e:	0b be       	out	0x3b, r0	; 59
    3620:	0f 90       	pop	r0
    3622:	09 be       	out	0x39, r0	; 57
    3624:	0f 90       	pop	r0
    3626:	08 be       	out	0x38, r0	; 56
    3628:	0f 90       	pop	r0
    362a:	0f be       	out	0x3f, r0	; 63
    362c:	0f 90       	pop	r0
    362e:	1f 90       	pop	r1
    3630:	18 95       	reti

00003632 <main>:


int main(void)
{
    3632:	cf 92       	push	r12
    3634:	df 92       	push	r13
    3636:	ef 92       	push	r14
    3638:	ff 92       	push	r15
    363a:	0f 93       	push	r16
    363c:	1f 93       	push	r17
    363e:	cf 93       	push	r28
    3640:	df 93       	push	r29
	irq_initialize_vectors();
    3642:	87 e0       	ldi	r24, 0x07	; 7
    3644:	80 93 a2 00 	sts	0x00A2, r24	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7000a2>
	cpu_irq_enable();
    3648:	78 94       	sei
	
	/* Insert system clock initialization code here (sysclk_init()). */
	
	sysclk_init();
    364a:	0e 94 90 2d 	call	0x5b20	; 0x5b20 <sysclk_init>
	
	udc_start();
    364e:	0e 94 14 22 	call	0x4428	; 0x4428 <udc_start>
	
	sysclk_enable_peripheral_clock(&TWIC);
    3652:	80 e8       	ldi	r24, 0x80	; 128
    3654:	94 e0       	ldi	r25, 0x04	; 4
    3656:	0e 94 6d 16 	call	0x2cda	; 0x2cda <sysclk_enable_peripheral_clock>
	sysclk_enable_peripheral_clock(&USARTD0);
    365a:	80 ea       	ldi	r24, 0xA0	; 160
    365c:	99 e0       	ldi	r25, 0x09	; 9
    365e:	0e 94 6d 16 	call	0x2cda	; 0x2cda <sysclk_enable_peripheral_clock>
	sysclk_enable_peripheral_clock(&USARTE1); //RS485 voor aansturen steppermotoren
    3662:	80 eb       	ldi	r24, 0xB0	; 176
    3664:	9a e0       	ldi	r25, 0x0A	; 10
    3666:	0e 94 6d 16 	call	0x2cda	; 0x2cda <sysclk_enable_peripheral_clock>
	sysclk_enable_peripheral_clock(&ADCA);
    366a:	80 e0       	ldi	r24, 0x00	; 0
    366c:	92 e0       	ldi	r25, 0x02	; 2
    366e:	0e 94 6d 16 	call	0x2cda	; 0x2cda <sysclk_enable_peripheral_clock>
	
	TWI_init(TWIC);
    3672:	80 e8       	ldi	r24, 0x80	; 128
    3674:	94 e0       	ldi	r25, 0x04	; 4
    3676:	0e 94 7c 07 	call	0xef8	; 0xef8 <_Z8TWI_initR10TWI_struct>
	TWI_onRequest(requestStarted, TWIC);
    367a:	60 e8       	ldi	r22, 0x80	; 128
    367c:	74 e0       	ldi	r23, 0x04	; 4
    367e:	8f e5       	ldi	r24, 0x5F	; 95
    3680:	96 e1       	ldi	r25, 0x16	; 22
    3682:	0e 94 11 08 	call	0x1022	; 0x1022 <_Z13TWI_onRequestPFvvER10TWI_struct>

	board_init();
    3686:	0e 94 33 32 	call	0x6466	; 0x6466 <board_init>
	
	PORTH_OUTSET |= (1 << 4)|(1<<5);
    368a:	e5 ee       	ldi	r30, 0xE5	; 229
    368c:	f6 e0       	ldi	r31, 0x06	; 6
    368e:	80 81       	ld	r24, Z
    3690:	80 63       	ori	r24, 0x30	; 48
    3692:	80 83       	st	Z, r24
	
	USART_Init(USARTD0, 115200, 24000000, false);
    3694:	e1 2c       	mov	r14, r1
    3696:	00 e0       	ldi	r16, 0x00	; 0
    3698:	16 e3       	ldi	r17, 0x36	; 54
    369a:	2e e6       	ldi	r18, 0x6E	; 110
    369c:	31 e0       	ldi	r19, 0x01	; 1
    369e:	40 e0       	ldi	r20, 0x00	; 0
    36a0:	52 ec       	ldi	r21, 0xC2	; 194
    36a2:	61 e0       	ldi	r22, 0x01	; 1
    36a4:	70 e0       	ldi	r23, 0x00	; 0
    36a6:	80 ea       	ldi	r24, 0xA0	; 160
    36a8:	99 e0       	ldi	r25, 0x09	; 9
    36aa:	0e 94 77 09 	call	0x12ee	; 0x12ee <_Z10USART_InitR12USART_structmmb>
	USART_Init(USARTE1,37100,24000000,false);
    36ae:	00 e0       	ldi	r16, 0x00	; 0
    36b0:	16 e3       	ldi	r17, 0x36	; 54
    36b2:	2e e6       	ldi	r18, 0x6E	; 110
    36b4:	31 e0       	ldi	r19, 0x01	; 1
    36b6:	4c ee       	ldi	r20, 0xEC	; 236
    36b8:	50 e9       	ldi	r21, 0x90	; 144
    36ba:	60 e0       	ldi	r22, 0x00	; 0
    36bc:	70 e0       	ldi	r23, 0x00	; 0
    36be:	80 eb       	ldi	r24, 0xB0	; 176
    36c0:	9a e0       	ldi	r25, 0x0A	; 10
    36c2:	0e 94 77 09 	call	0x12ee	; 0x12ee <_Z10USART_InitR12USART_structmmb>
	USART_Init(USARTF0,37100,24000000,false);
    36c6:	00 e0       	ldi	r16, 0x00	; 0
    36c8:	16 e3       	ldi	r17, 0x36	; 54
    36ca:	2e e6       	ldi	r18, 0x6E	; 110
    36cc:	31 e0       	ldi	r19, 0x01	; 1
    36ce:	4c ee       	ldi	r20, 0xEC	; 236
    36d0:	50 e9       	ldi	r21, 0x90	; 144
    36d2:	60 e0       	ldi	r22, 0x00	; 0
    36d4:	70 e0       	ldi	r23, 0x00	; 0
    36d6:	80 ea       	ldi	r24, 0xA0	; 160
    36d8:	9b e0       	ldi	r25, 0x0B	; 11
    36da:	0e 94 77 09 	call	0x12ee	; 0x12ee <_Z10USART_InitR12USART_structmmb>
	
	PORTE_OUTSET = 0b00110000;
    36de:	80 e3       	ldi	r24, 0x30	; 48
    36e0:	80 93 85 06 	sts	0x0685, r24	; 0x800685 <__TEXT_REGION_LENGTH__+0x700685>
	
	ADC_Init(ADCA);
    36e4:	80 e0       	ldi	r24, 0x00	; 0
    36e6:	92 e0       	ldi	r25, 0x02	; 2
    36e8:	0e 94 c7 18 	call	0x318e	; 0x318e <_Z8ADC_InitR10ADC_struct>
	
	for (uint8_t i=1; i<=4; i++) {
		StopBelt(i);
    36ec:	81 e0       	ldi	r24, 0x01	; 1
    36ee:	90 e0       	ldi	r25, 0x00	; 0
    36f0:	0e 94 cc 15 	call	0x2b98	; 0x2b98 <_Z8StopBeltj>
    36f4:	82 e0       	ldi	r24, 0x02	; 2
    36f6:	90 e0       	ldi	r25, 0x00	; 0
    36f8:	0e 94 cc 15 	call	0x2b98	; 0x2b98 <_Z8StopBeltj>
    36fc:	83 e0       	ldi	r24, 0x03	; 3
    36fe:	90 e0       	ldi	r25, 0x00	; 0
    3700:	0e 94 cc 15 	call	0x2b98	; 0x2b98 <_Z8StopBeltj>
    3704:	84 e0       	ldi	r24, 0x04	; 4
    3706:	90 e0       	ldi	r25, 0x00	; 0
    3708:	0e 94 cc 15 	call	0x2b98	; 0x2b98 <_Z8StopBeltj>
	}
	for (uint8_t i=1; i<=2; i++) {
		StopTurntable(i);
    370c:	81 e0       	ldi	r24, 0x01	; 1
    370e:	90 e0       	ldi	r25, 0x00	; 0
    3710:	0e 94 30 16 	call	0x2c60	; 0x2c60 <_Z13StopTurntablej>
    3714:	82 e0       	ldi	r24, 0x02	; 2
    3716:	90 e0       	ldi	r25, 0x00	; 0
    3718:	0e 94 30 16 	call	0x2c60	; 0x2c60 <_Z13StopTurntablej>
	}
	StopSorterArm();
    371c:	0e 94 2d 13 	call	0x265a	; 0x265a <StopSorterArm>
	StopElevator();
    3720:	0e 94 1d 0f 	call	0x1e3a	; 0x1e3a <StopElevator>
	
	sysclk_enable_peripheral_clock(&TCC1); //zie SorterArm.cpp, TODO weghalen als stepperdrivers uitgelezen kunnen worden
    3724:	80 e4       	ldi	r24, 0x40	; 64
    3726:	98 e0       	ldi	r25, 0x08	; 8
    3728:	0e 94 6d 16 	call	0x2cda	; 0x2cda <sysclk_enable_peripheral_clock>
	
	sei(); //global interrupt enable
    372c:	78 94       	sei
//	ToggleLED();
	
	/* Insert application code here, after the board has been initialized. */
	
	
	USART_TransmitString(USARTD0, "\n\r------------------------------------------------------------\n\rReset\n\n\r");
    372e:	69 e8       	ldi	r22, 0x89	; 137
    3730:	71 e2       	ldi	r23, 0x21	; 33
    3732:	80 ea       	ldi	r24, 0xA0	; 160
    3734:	99 e0       	ldi	r25, 0x09	; 9
    3736:	0e 94 b9 09 	call	0x1372	; 0x1372 <_Z20USART_TransmitStringR12USART_structPKc>
	USB_TransmitString("\n\r------------------------------------------------------------\n\rReset\n\n\r");
    373a:	89 e8       	ldi	r24, 0x89	; 137
    373c:	91 e2       	ldi	r25, 0x21	; 33
    373e:	0e 94 c1 0a 	call	0x1582	; 0x1582 <_Z18USB_TransmitStringPKc>
   
	
	getUsbBoot();
    3742:	0e 94 b1 05 	call	0xb62	; 0xb62 <_Z10getUsbBootv>
    3746:	0f 2e       	mov	r0, r31
    3748:	f0 e2       	ldi	r31, 0x20	; 32
    374a:	cf 2e       	mov	r12, r31
    374c:	f1 ea       	ldi	r31, 0xA1	; 161
    374e:	df 2e       	mov	r13, r31
    3750:	f7 e0       	ldi	r31, 0x07	; 7
    3752:	ef 2e       	mov	r14, r31
    3754:	f1 2c       	mov	r15, r1
    3756:	f0 2d       	mov	r31, r0
	
	for (long i=0;i<500000;i++)
	{
		if(TWI_RecievedAddress(TWIC))
    3758:	80 e8       	ldi	r24, 0x80	; 128
    375a:	94 e0       	ldi	r25, 0x04	; 4
    375c:	0e 94 86 07 	call	0xf0c	; 0xf0c <_Z19TWI_RecievedAddressR10TWI_struct>
    3760:	88 23       	and	r24, r24
    3762:	21 f0       	breq	.+8      	; 0x376c <main+0x13a>
		receiveHexFileI2C(passthrough_TWI); //dit bepaalt of flash wordt geprogrammeerd of dat stepperdrivers worden getest
    3764:	82 e4       	ldi	r24, 0x42	; 66
    3766:	99 e1       	ldi	r25, 0x19	; 25
    3768:	0e 94 ea 05 	call	0xbd4	; 0xbd4 <_Z17receiveHexFileI2CPFvvE>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    376c:	88 e0       	ldi	r24, 0x08	; 8
    376e:	8a 95       	dec	r24
    3770:	f1 f7       	brne	.-4      	; 0x376e <main+0x13c>
    3772:	81 e0       	ldi	r24, 0x01	; 1
    3774:	c8 1a       	sub	r12, r24
    3776:	d1 08       	sbc	r13, r1
    3778:	e1 08       	sbc	r14, r1
    377a:	f1 08       	sbc	r15, r1
	USB_TransmitString("\n\r------------------------------------------------------------\n\rReset\n\n\r");
   
	
	getUsbBoot();
	
	for (long i=0;i<500000;i++)
    377c:	69 f7       	brne	.-38     	; 0x3758 <main+0x126>
	}
	
	
	
	// check if the blockly code area is empty
	USART_TransmitString(USARTD0, "Checking for program\n\r");
    377e:	62 ed       	ldi	r22, 0xD2	; 210
    3780:	71 e2       	ldi	r23, 0x21	; 33
    3782:	80 ea       	ldi	r24, 0xA0	; 160
    3784:	99 e0       	ldi	r25, 0x09	; 9
    3786:	0e 94 b9 09 	call	0x1372	; 0x1372 <_Z20USART_TransmitStringR12USART_structPKc>
	USB_TransmitString("Checking for program\n\r");
    378a:	82 ed       	ldi	r24, 0xD2	; 210
    378c:	91 e2       	ldi	r25, 0x21	; 33
    378e:	0e 94 c1 0a 	call	0x1582	; 0x1582 <_Z18USB_TransmitStringPKc>
	
	if(pgm_read_byte(0x8000) == 0xFF)
    3792:	e0 e0       	ldi	r30, 0x00	; 0
    3794:	f0 e8       	ldi	r31, 0x80	; 128
    3796:	e4 91       	lpm	r30, Z
    3798:	ef 3f       	cpi	r30, 0xFF	; 255
    379a:	91 f4       	brne	.+36     	; 0x37c0 <main+0x18e>
	{
		USART_TransmitString(USARTD0, "No program found\n\r");
    379c:	69 ee       	ldi	r22, 0xE9	; 233
    379e:	71 e2       	ldi	r23, 0x21	; 33
    37a0:	80 ea       	ldi	r24, 0xA0	; 160
    37a2:	99 e0       	ldi	r25, 0x09	; 9
    37a4:	0e 94 b9 09 	call	0x1372	; 0x1372 <_Z20USART_TransmitStringR12USART_structPKc>
		USB_TransmitString("No program found\n\r");
    37a8:	89 ee       	ldi	r24, 0xE9	; 233
    37aa:	91 e2       	ldi	r25, 0x21	; 33
    37ac:	0e 94 c1 0a 	call	0x1582	; 0x1582 <_Z18USB_TransmitStringPKc>
		
		while(true)
		{
			//USART0_TransmitString("test");
			if (!PORTA_IN &(1<<0))
    37b0:	c8 e0       	ldi	r28, 0x08	; 8
    37b2:	d6 e0       	ldi	r29, 0x06	; 6
    37b4:	88 81       	ld	r24, Y
    37b6:	81 11       	cpse	r24, r1
    37b8:	fd cf       	rjmp	.-6      	; 0x37b4 <main+0x182>
			{
				resetDevice();
    37ba:	0e 94 53 04 	call	0x8a6	; 0x8a6 <_Z11resetDevicev>
    37be:	fa cf       	rjmp	.-12     	; 0x37b4 <main+0x182>
			}
		}
	}

	// run the blockly
	Started = 1;
    37c0:	81 e0       	ldi	r24, 0x01	; 1
    37c2:	80 93 47 22 	sts	0x2247, r24	; 0x802247 <Started>
	USART_TransmitString(USARTD0, "Starting your program\n\r");
    37c6:	6c ef       	ldi	r22, 0xFC	; 252
    37c8:	71 e2       	ldi	r23, 0x21	; 33
    37ca:	80 ea       	ldi	r24, 0xA0	; 160
    37cc:	99 e0       	ldi	r25, 0x09	; 9
    37ce:	0e 94 b9 09 	call	0x1372	; 0x1372 <_Z20USART_TransmitStringR12USART_structPKc>
	USB_TransmitString("Starting your program\n\r");
    37d2:	8c ef       	ldi	r24, 0xFC	; 252
    37d4:	91 e2       	ldi	r25, 0x21	; 33
    37d6:	0e 94 c1 0a 	call	0x1582	; 0x1582 <_Z18USB_TransmitStringPKc>
	asm("jmp 0x8000");
    37da:	0c 94 00 40 	jmp	0x8000	; 0x8000 <jump_table+0x200>

}
    37de:	80 e0       	ldi	r24, 0x00	; 0
    37e0:	90 e0       	ldi	r25, 0x00	; 0
    37e2:	df 91       	pop	r29
    37e4:	cf 91       	pop	r28
    37e6:	1f 91       	pop	r17
    37e8:	0f 91       	pop	r16
    37ea:	ff 90       	pop	r15
    37ec:	ef 90       	pop	r14
    37ee:	df 90       	pop	r13
    37f0:	cf 90       	pop	r12
    37f2:	08 95       	ret

000037f4 <_GLOBAL__sub_I__Z12IO_ReadWritebh>:
bool OptocouplerRead(int16_t IO) { return I_OptocouplerRead((uint8_t) IO); }
void requestStarted() { TWI_Write(TWIC, Started); }
void requestResult() {TWI_Write(TWIC, Result); }

/* ISR vars */
uint8_t portk_in_prev, portk_in_cur = PORTK_IN;
    37f4:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    37f8:	80 93 44 22 	sts	0x2244, r24	; 0x802244 <portk_in_cur>
uint8_t portj_in_prev, portj_in_cur = PORTJ_IN;
    37fc:	80 91 08 07 	lds	r24, 0x0708	; 0x800708 <__TEXT_REGION_LENGTH__+0x700708>
    3800:	80 93 42 22 	sts	0x2242, r24	; 0x802242 <portj_in_cur>
    3804:	08 95       	ret

00003806 <udi_cdc_comm_enable>:
	uint8_t port;
	uint8_t iface_comm_num;

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
	udi_cdc_nb_comm_enabled = 0;
    3806:	10 92 5e 23 	sts	0x235E, r1	; 0x80235e <udi_cdc_nb_comm_enabled>
	}
	port = udi_cdc_nb_comm_enabled;
#endif

	// Initialize control signal management
	udi_cdc_state[port] = CPU_TO_LE16(0);
    380a:	10 92 6a 23 	sts	0x236A, r1	; 0x80236a <udi_cdc_state>
    380e:	10 92 6b 23 	sts	0x236B, r1	; 0x80236b <udi_cdc_state+0x1>

	uid_cdc_state_msg[port].header.bmRequestType =
    3812:	e0 e6       	ldi	r30, 0x60	; 96
    3814:	f3 e2       	ldi	r31, 0x23	; 35
    3816:	81 ea       	ldi	r24, 0xA1	; 161
    3818:	80 83       	st	Z, r24
			USB_REQ_DIR_IN | USB_REQ_TYPE_CLASS |
			USB_REQ_RECIP_INTERFACE;
	uid_cdc_state_msg[port].header.bNotification = USB_REQ_CDC_NOTIFY_SERIAL_STATE;
    381a:	80 e2       	ldi	r24, 0x20	; 32
    381c:	81 83       	std	Z+1, r24	; 0x01
	uid_cdc_state_msg[port].header.wValue = LE16(0);
    381e:	12 82       	std	Z+2, r1	; 0x02
    3820:	13 82       	std	Z+3, r1	; 0x03
	default:
		iface_comm_num = UDI_CDC_COMM_IFACE_NUMBER_0;
		break;
	}

	uid_cdc_state_msg[port].header.wIndex = LE16(iface_comm_num);
    3822:	14 82       	std	Z+4, r1	; 0x04
    3824:	15 82       	std	Z+5, r1	; 0x05
	uid_cdc_state_msg[port].header.wLength = LE16(2);
    3826:	82 e0       	ldi	r24, 0x02	; 2
    3828:	90 e0       	ldi	r25, 0x00	; 0
    382a:	86 83       	std	Z+6, r24	; 0x06
    382c:	97 83       	std	Z+7, r25	; 0x07
	uid_cdc_state_msg[port].value = CPU_TO_LE16(0);
    382e:	10 86       	std	Z+8, r1	; 0x08
    3830:	11 86       	std	Z+9, r1	; 0x09

	udi_cdc_line_coding[port].dwDTERate = CPU_TO_LE32(UDI_CDC_DEFAULT_RATE);
    3832:	ee e6       	ldi	r30, 0x6E	; 110
    3834:	f3 e2       	ldi	r31, 0x23	; 35
    3836:	80 e0       	ldi	r24, 0x00	; 0
    3838:	92 ec       	ldi	r25, 0xC2	; 194
    383a:	a1 e0       	ldi	r26, 0x01	; 1
    383c:	b0 e0       	ldi	r27, 0x00	; 0
    383e:	80 83       	st	Z, r24
    3840:	91 83       	std	Z+1, r25	; 0x01
    3842:	a2 83       	std	Z+2, r26	; 0x02
    3844:	b3 83       	std	Z+3, r27	; 0x03
	udi_cdc_line_coding[port].bCharFormat = UDI_CDC_DEFAULT_STOPBITS;
    3846:	14 82       	std	Z+4, r1	; 0x04
	udi_cdc_line_coding[port].bParityType = UDI_CDC_DEFAULT_PARITY;
    3848:	15 82       	std	Z+5, r1	; 0x05
	udi_cdc_line_coding[port].bDataBits = UDI_CDC_DEFAULT_DATABITS;
    384a:	88 e0       	ldi	r24, 0x08	; 8
    384c:	86 83       	std	Z+6, r24	; 0x06
	// to initialize memories or indicate that interface is enabled
	UDI_CDC_SET_CODING_EXT(port,(&udi_cdc_line_coding[port]));
	if (!UDI_CDC_ENABLE_EXT(port)) {
		return false;
	}
	udi_cdc_nb_comm_enabled++;
    384e:	80 91 5e 23 	lds	r24, 0x235E	; 0x80235e <udi_cdc_nb_comm_enabled>
    3852:	8f 5f       	subi	r24, 0xFF	; 255
    3854:	80 93 5e 23 	sts	0x235E, r24	; 0x80235e <udi_cdc_nb_comm_enabled>
	return true;
}
    3858:	81 e0       	ldi	r24, 0x01	; 1
    385a:	08 95       	ret

0000385c <udi_cdc_comm_disable>:
}

void udi_cdc_comm_disable(void)
{
	Assert(udi_cdc_nb_comm_enabled != 0);
	udi_cdc_nb_comm_enabled--;
    385c:	80 91 5e 23 	lds	r24, 0x235E	; 0x80235e <udi_cdc_nb_comm_enabled>
    3860:	81 50       	subi	r24, 0x01	; 1
    3862:	80 93 5e 23 	sts	0x235E, r24	; 0x80235e <udi_cdc_nb_comm_enabled>
    3866:	08 95       	ret

00003868 <udi_cdc_data_disable>:
void udi_cdc_data_disable(void)
{
	uint8_t port;

	Assert(udi_cdc_nb_data_enabled != 0);
	udi_cdc_nb_data_enabled--;
    3868:	80 91 5d 23 	lds	r24, 0x235D	; 0x80235d <udi_cdc_nb_data_enabled>
    386c:	81 50       	subi	r24, 0x01	; 1
    386e:	80 93 5d 23 	sts	0x235D, r24	; 0x80235d <udi_cdc_nb_data_enabled>
	port = udi_cdc_nb_data_enabled;
    3872:	80 91 5d 23 	lds	r24, 0x235D	; 0x80235d <udi_cdc_nb_data_enabled>
	UDI_CDC_DISABLE_EXT(port);
	udi_cdc_data_running = false;
    3876:	10 92 5c 23 	sts	0x235C, r1	; 0x80235c <udi_cdc_data_running>
    387a:	08 95       	ret

0000387c <udi_cdc_data_setup>:
}

bool udi_cdc_data_setup(void)
{
	return false;  // request Not supported
}
    387c:	80 e0       	ldi	r24, 0x00	; 0
    387e:	08 95       	ret

00003880 <udi_cdc_getsetting>:

uint8_t udi_cdc_getsetting(void)
{
	return 0;      // CDC don't have multiple alternate setting
}
    3880:	80 e0       	ldi	r24, 0x00	; 0
    3882:	08 95       	ret

00003884 <udi_cdc_comm_setup>:

bool udi_cdc_comm_setup(void)
{
	uint8_t port = udi_cdc_setup_to_port();

	if (Udd_setup_is_in()) {
    3884:	80 91 c1 24 	lds	r24, 0x24C1	; 0x8024c1 <udd_g_ctrlreq>
    3888:	88 23       	and	r24, r24
    388a:	cc f4       	brge	.+50     	; 0x38be <udi_cdc_comm_setup+0x3a>
		// GET Interface Requests
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
    388c:	80 76       	andi	r24, 0x60	; 96
    388e:	80 32       	cpi	r24, 0x20	; 32
    3890:	b9 f5       	brne	.+110    	; 0x3900 <udi_cdc_comm_setup+0x7c>
			// Requests Class Interface Get
			switch (udd_g_ctrlreq.req.bRequest) {
    3892:	80 91 c2 24 	lds	r24, 0x24C2	; 0x8024c2 <udd_g_ctrlreq+0x1>
    3896:	81 32       	cpi	r24, 0x21	; 33
    3898:	a9 f5       	brne	.+106    	; 0x3904 <udi_cdc_comm_setup+0x80>
			case USB_REQ_CDC_GET_LINE_CODING:
				// Get configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
    389a:	80 91 c7 24 	lds	r24, 0x24C7	; 0x8024c7 <udd_g_ctrlreq+0x6>
    389e:	90 91 c8 24 	lds	r25, 0x24C8	; 0x8024c8 <udd_g_ctrlreq+0x7>
    38a2:	07 97       	sbiw	r24, 0x07	; 7
    38a4:	89 f5       	brne	.+98     	; 0x3908 <udi_cdc_comm_setup+0x84>
						udd_g_ctrlreq.req.wLength)
					return false; // Error for USB host
				udd_g_ctrlreq.payload =
    38a6:	e1 ec       	ldi	r30, 0xC1	; 193
    38a8:	f4 e2       	ldi	r31, 0x24	; 36
    38aa:	8e e6       	ldi	r24, 0x6E	; 110
    38ac:	93 e2       	ldi	r25, 0x23	; 35
    38ae:	80 87       	std	Z+8, r24	; 0x08
    38b0:	91 87       	std	Z+9, r25	; 0x09
						(uint8_t *) &
						udi_cdc_line_coding[port];
				udd_g_ctrlreq.payload_size =
    38b2:	87 e0       	ldi	r24, 0x07	; 7
    38b4:	90 e0       	ldi	r25, 0x00	; 0
    38b6:	82 87       	std	Z+10, r24	; 0x0a
    38b8:	93 87       	std	Z+11, r25	; 0x0b
						sizeof(usb_cdc_line_coding_t);
				return true;
    38ba:	81 e0       	ldi	r24, 0x01	; 1
    38bc:	08 95       	ret
			}
		}
	}
	if (Udd_setup_is_out()) {
		// SET Interface Requests
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
    38be:	80 76       	andi	r24, 0x60	; 96
    38c0:	80 32       	cpi	r24, 0x20	; 32
    38c2:	21 f5       	brne	.+72     	; 0x390c <udi_cdc_comm_setup+0x88>
			// Requests Class Interface Set
			switch (udd_g_ctrlreq.req.bRequest) {
    38c4:	80 91 c2 24 	lds	r24, 0x24C2	; 0x8024c2 <udd_g_ctrlreq+0x1>
    38c8:	80 32       	cpi	r24, 0x20	; 32
    38ca:	21 f0       	breq	.+8      	; 0x38d4 <udi_cdc_comm_setup+0x50>
    38cc:	82 32       	cpi	r24, 0x22	; 34
    38ce:	01 f1       	breq	.+64     	; 0x3910 <udi_cdc_comm_setup+0x8c>
						 & CDC_CTRL_SIGNAL_ACTIVATE_CARRIER)));
				return true;
			}
		}
	}
	return false;  // request Not supported
    38d0:	80 e0       	ldi	r24, 0x00	; 0
    38d2:	08 95       	ret
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
			// Requests Class Interface Set
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_CDC_SET_LINE_CODING:
				// Change configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
    38d4:	80 91 c7 24 	lds	r24, 0x24C7	; 0x8024c7 <udd_g_ctrlreq+0x6>
    38d8:	90 91 c8 24 	lds	r25, 0x24C8	; 0x8024c8 <udd_g_ctrlreq+0x7>
    38dc:	07 97       	sbiw	r24, 0x07	; 7
    38de:	d1 f4       	brne	.+52     	; 0x3914 <udi_cdc_comm_setup+0x90>
						udd_g_ctrlreq.req.wLength)
					return false; // Error for USB host
				udd_g_ctrlreq.callback =
    38e0:	e1 ec       	ldi	r30, 0xC1	; 193
    38e2:	f4 e2       	ldi	r31, 0x24	; 36
    38e4:	8c e8       	ldi	r24, 0x8C	; 140
    38e6:	9c e1       	ldi	r25, 0x1C	; 28
    38e8:	84 87       	std	Z+12, r24	; 0x0c
    38ea:	95 87       	std	Z+13, r25	; 0x0d
						udi_cdc_line_coding_received;
				udd_g_ctrlreq.payload =
    38ec:	8e e6       	ldi	r24, 0x6E	; 110
    38ee:	93 e2       	ldi	r25, 0x23	; 35
    38f0:	80 87       	std	Z+8, r24	; 0x08
    38f2:	91 87       	std	Z+9, r25	; 0x09
						(uint8_t *) &
						udi_cdc_line_coding[port];
				udd_g_ctrlreq.payload_size =
    38f4:	87 e0       	ldi	r24, 0x07	; 7
    38f6:	90 e0       	ldi	r25, 0x00	; 0
    38f8:	82 87       	std	Z+10, r24	; 0x0a
    38fa:	93 87       	std	Z+11, r25	; 0x0b
						sizeof(usb_cdc_line_coding_t);
				return true;
    38fc:	81 e0       	ldi	r24, 0x01	; 1
    38fe:	08 95       	ret
						 & CDC_CTRL_SIGNAL_ACTIVATE_CARRIER)));
				return true;
			}
		}
	}
	return false;  // request Not supported
    3900:	80 e0       	ldi	r24, 0x00	; 0
    3902:	08 95       	ret
    3904:	80 e0       	ldi	r24, 0x00	; 0
    3906:	08 95       	ret
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_CDC_GET_LINE_CODING:
				// Get configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
						udd_g_ctrlreq.req.wLength)
					return false; // Error for USB host
    3908:	80 e0       	ldi	r24, 0x00	; 0
    390a:	08 95       	ret
						 & CDC_CTRL_SIGNAL_ACTIVATE_CARRIER)));
				return true;
			}
		}
	}
	return false;  // request Not supported
    390c:	80 e0       	ldi	r24, 0x00	; 0
    390e:	08 95       	ret
						(udd_g_ctrlreq.req.wValue
						 & CDC_CTRL_SIGNAL_DTE_PRESENT)));
				UDI_CDC_SET_RTS_EXT(port, (0 !=
						(udd_g_ctrlreq.req.wValue
						 & CDC_CTRL_SIGNAL_ACTIVATE_CARRIER)));
				return true;
    3910:	81 e0       	ldi	r24, 0x01	; 1
    3912:	08 95       	ret
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_CDC_SET_LINE_CODING:
				// Change configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
						udd_g_ctrlreq.req.wLength)
					return false; // Error for USB host
    3914:	80 e0       	ldi	r24, 0x00	; 0
				return true;
			}
		}
	}
	return false;  // request Not supported
}
    3916:	08 95       	ret

00003918 <udi_cdc_line_coding_received>:
	}
	return port;
}

static void udi_cdc_line_coding_received(void)
{
    3918:	08 95       	ret

0000391a <udi_cdc_tx_send>:
	udi_cdc_tx_send(port);
}


static void udi_cdc_tx_send(uint8_t port)
{
    391a:	ff 92       	push	r15
    391c:	0f 93       	push	r16
    391e:	1f 93       	push	r17
    3920:	cf 93       	push	r28
    3922:	df 93       	push	r29
    3924:	1f 92       	push	r1
    3926:	cd b7       	in	r28, 0x3d	; 61
    3928:	de b7       	in	r29, 0x3e	; 62

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	if (udi_cdc_tx_trans_ongoing[port]) {
    392a:	80 91 4b 22 	lds	r24, 0x224B	; 0x80224b <udi_cdc_tx_trans_ongoing>
    392e:	81 11       	cpse	r24, r1
    3930:	9f c0       	rjmp	.+318    	; 0x3a70 <udi_cdc_tx_send+0x156>
		return; // Already on going or wait next SOF to send next data
	}
	if (udd_is_high_speed()) {
    3932:	0e 94 0b 29 	call	0x5216	; 0x5216 <udd_is_high_speed>
    3936:	88 23       	and	r24, r24
    3938:	51 f0       	breq	.+20     	; 0x394e <udi_cdc_tx_send+0x34>
		if (udi_cdc_tx_sof_num[port] == udd_get_micro_frame_number()) {
    393a:	00 91 4c 22 	lds	r16, 0x224C	; 0x80224c <udi_cdc_tx_sof_num>
    393e:	10 91 4d 22 	lds	r17, 0x224D	; 0x80224d <udi_cdc_tx_sof_num+0x1>
    3942:	0e 94 18 29 	call	0x5230	; 0x5230 <udd_get_micro_frame_number>
    3946:	08 17       	cp	r16, r24
    3948:	19 07       	cpc	r17, r25
    394a:	59 f4       	brne	.+22     	; 0x3962 <udi_cdc_tx_send+0x48>
    394c:	91 c0       	rjmp	.+290    	; 0x3a70 <udi_cdc_tx_send+0x156>
			return; // Wait next SOF to send next data
		}
	}else{
		if (udi_cdc_tx_sof_num[port] == udd_get_frame_number()) {
    394e:	00 91 4c 22 	lds	r16, 0x224C	; 0x80224c <udi_cdc_tx_sof_num>
    3952:	10 91 4d 22 	lds	r17, 0x224D	; 0x80224d <udi_cdc_tx_sof_num+0x1>
    3956:	0e 94 13 29 	call	0x5226	; 0x5226 <udd_get_frame_number>
    395a:	08 17       	cp	r16, r24
    395c:	19 07       	cpc	r17, r25
    395e:	09 f4       	brne	.+2      	; 0x3962 <udi_cdc_tx_send+0x48>
    3960:	87 c0       	rjmp	.+270    	; 0x3a70 <udi_cdc_tx_send+0x156>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    3962:	8f b7       	in	r24, 0x3f	; 63
    3964:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    3966:	f8 94       	cli
	return flags;
    3968:	19 81       	ldd	r17, Y+1	; 0x01
			return; // Wait next SOF to send next data
		}
	}

	flags = cpu_irq_save(); // to protect udi_cdc_tx_buf_sel
	buf_sel_trans = udi_cdc_tx_buf_sel[port];
    396a:	00 91 4e 22 	lds	r16, 0x224E	; 0x80224e <udi_cdc_tx_buf_sel>
	if (udi_cdc_tx_buf_nb[port][buf_sel_trans] == 0) {
    396e:	e0 2f       	mov	r30, r16
    3970:	f0 e0       	ldi	r31, 0x00	; 0
    3972:	ee 0f       	add	r30, r30
    3974:	ff 1f       	adc	r31, r31
    3976:	e1 5b       	subi	r30, 0xB1	; 177
    3978:	fd 4d       	sbci	r31, 0xDD	; 221
    397a:	80 81       	ld	r24, Z
    397c:	91 81       	ldd	r25, Z+1	; 0x01
    397e:	89 2b       	or	r24, r25
    3980:	09 f5       	brne	.+66     	; 0x39c4 <udi_cdc_tx_send+0xaa>
		sof_zlp_counter++;
    3982:	80 91 48 22 	lds	r24, 0x2248	; 0x802248 <sof_zlp_counter.5229>
    3986:	90 91 49 22 	lds	r25, 0x2249	; 0x802249 <sof_zlp_counter.5229+0x1>
    398a:	01 96       	adiw	r24, 0x01	; 1
    398c:	80 93 48 22 	sts	0x2248, r24	; 0x802248 <sof_zlp_counter.5229>
    3990:	90 93 49 22 	sts	0x2249, r25	; 0x802249 <sof_zlp_counter.5229+0x1>
		if (((!udd_is_high_speed()) && (sof_zlp_counter < 100))
    3994:	0e 94 0b 29 	call	0x5216	; 0x5216 <udd_is_high_speed>
    3998:	81 11       	cpse	r24, r1
    399a:	07 c0       	rjmp	.+14     	; 0x39aa <udi_cdc_tx_send+0x90>
    399c:	80 91 48 22 	lds	r24, 0x2248	; 0x802248 <sof_zlp_counter.5229>
    39a0:	90 91 49 22 	lds	r25, 0x2249	; 0x802249 <sof_zlp_counter.5229+0x1>
    39a4:	84 36       	cpi	r24, 0x64	; 100
    39a6:	91 05       	cpc	r25, r1
    39a8:	58 f0       	brcs	.+22     	; 0x39c0 <udi_cdc_tx_send+0xa6>
				|| (udd_is_high_speed() && (sof_zlp_counter < 800))) {
    39aa:	0e 94 0b 29 	call	0x5216	; 0x5216 <udd_is_high_speed>
    39ae:	88 23       	and	r24, r24
    39b0:	49 f0       	breq	.+18     	; 0x39c4 <udi_cdc_tx_send+0xaa>
    39b2:	80 91 48 22 	lds	r24, 0x2248	; 0x802248 <sof_zlp_counter.5229>
    39b6:	90 91 49 22 	lds	r25, 0x2249	; 0x802249 <sof_zlp_counter.5229+0x1>
    39ba:	80 32       	cpi	r24, 0x20	; 32
    39bc:	93 40       	sbci	r25, 0x03	; 3
    39be:	10 f4       	brcc	.+4      	; 0x39c4 <udi_cdc_tx_send+0xaa>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    39c0:	1f bf       	out	0x3f, r17	; 63
    39c2:	56 c0       	rjmp	.+172    	; 0x3a70 <udi_cdc_tx_send+0x156>
			cpu_irq_restore(flags);
			return;
		}
	}
	sof_zlp_counter = 0;
    39c4:	10 92 48 22 	sts	0x2248, r1	; 0x802248 <sof_zlp_counter.5229>
    39c8:	10 92 49 22 	sts	0x2249, r1	; 0x802249 <sof_zlp_counter.5229+0x1>

	if (!udi_cdc_tx_both_buf_to_send[port]) {
    39cc:	80 91 4a 22 	lds	r24, 0x224A	; 0x80224a <udi_cdc_tx_both_buf_to_send>
    39d0:	81 11       	cpse	r24, r1
    39d2:	06 c0       	rjmp	.+12     	; 0x39e0 <udi_cdc_tx_send+0xc6>
		// Send current Buffer
		// and switch the current buffer
		udi_cdc_tx_buf_sel[port] = (buf_sel_trans==0)?1:0;
    39d4:	81 e0       	ldi	r24, 0x01	; 1
    39d6:	01 11       	cpse	r16, r1
    39d8:	80 e0       	ldi	r24, 0x00	; 0
    39da:	80 93 4e 22 	sts	0x224E, r24	; 0x80224e <udi_cdc_tx_buf_sel>
    39de:	04 c0       	rjmp	.+8      	; 0x39e8 <udi_cdc_tx_send+0xce>
	}else{
		// Send the other Buffer
		// and no switch the current buffer
		buf_sel_trans = (buf_sel_trans==0)?1:0;
    39e0:	81 e0       	ldi	r24, 0x01	; 1
    39e2:	01 11       	cpse	r16, r1
    39e4:	80 e0       	ldi	r24, 0x00	; 0
    39e6:	08 2f       	mov	r16, r24
	}
	udi_cdc_tx_trans_ongoing[port] = true;
    39e8:	81 e0       	ldi	r24, 0x01	; 1
    39ea:	80 93 4b 22 	sts	0x224B, r24	; 0x80224b <udi_cdc_tx_trans_ongoing>
    39ee:	1f bf       	out	0x3f, r17	; 63
	cpu_irq_restore(flags);

	b_short_packet = (udi_cdc_tx_buf_nb[port][buf_sel_trans] != UDI_CDC_TX_BUFFERS);
    39f0:	10 e0       	ldi	r17, 0x00	; 0
    39f2:	f8 01       	movw	r30, r16
    39f4:	ee 0f       	add	r30, r30
    39f6:	ff 1f       	adc	r31, r31
    39f8:	e1 5b       	subi	r30, 0xB1	; 177
    39fa:	fd 4d       	sbci	r31, 0xDD	; 221
    39fc:	80 81       	ld	r24, Z
    39fe:	91 81       	ldd	r25, Z+1	; 0x01
    3a00:	ff 24       	eor	r15, r15
    3a02:	f3 94       	inc	r15
    3a04:	80 34       	cpi	r24, 0x40	; 64
    3a06:	91 05       	cpc	r25, r1
    3a08:	09 f4       	brne	.+2      	; 0x3a0c <udi_cdc_tx_send+0xf2>
    3a0a:	f1 2c       	mov	r15, r1
	if (b_short_packet) {
    3a0c:	80 34       	cpi	r24, 0x40	; 64
    3a0e:	91 05       	cpc	r25, r1
    3a10:	91 f0       	breq	.+36     	; 0x3a36 <udi_cdc_tx_send+0x11c>
		if (udd_is_high_speed()) {
    3a12:	0e 94 0b 29 	call	0x5216	; 0x5216 <udd_is_high_speed>
    3a16:	88 23       	and	r24, r24
    3a18:	39 f0       	breq	.+14     	; 0x3a28 <udi_cdc_tx_send+0x10e>
			udi_cdc_tx_sof_num[port] = udd_get_micro_frame_number();
    3a1a:	0e 94 18 29 	call	0x5230	; 0x5230 <udd_get_micro_frame_number>
    3a1e:	80 93 4c 22 	sts	0x224C, r24	; 0x80224c <udi_cdc_tx_sof_num>
    3a22:	90 93 4d 22 	sts	0x224D, r25	; 0x80224d <udi_cdc_tx_sof_num+0x1>
    3a26:	0b c0       	rjmp	.+22     	; 0x3a3e <udi_cdc_tx_send+0x124>
		}else{
			udi_cdc_tx_sof_num[port] = udd_get_frame_number();
    3a28:	0e 94 13 29 	call	0x5226	; 0x5226 <udd_get_frame_number>
    3a2c:	80 93 4c 22 	sts	0x224C, r24	; 0x80224c <udi_cdc_tx_sof_num>
    3a30:	90 93 4d 22 	sts	0x224D, r25	; 0x80224d <udi_cdc_tx_sof_num+0x1>
    3a34:	04 c0       	rjmp	.+8      	; 0x3a3e <udi_cdc_tx_send+0x124>
		}
	}else{
		udi_cdc_tx_sof_num[port] = 0; // Force next transfer without wait SOF
    3a36:	10 92 4c 22 	sts	0x224C, r1	; 0x80224c <udi_cdc_tx_sof_num>
    3a3a:	10 92 4d 22 	sts	0x224D, r1	; 0x80224d <udi_cdc_tx_sof_num+0x1>
#undef UDI_CDC_PORT_TO_DATA_EP_IN
	default:
		ep = UDI_CDC_DATA_EP_IN_0;
		break;
	}
	udd_ep_run( ep,
    3a3e:	f8 01       	movw	r30, r16
    3a40:	ee 0f       	add	r30, r30
    3a42:	ff 1f       	adc	r31, r31
    3a44:	e1 5b       	subi	r30, 0xB1	; 177
    3a46:	fd 4d       	sbci	r31, 0xDD	; 221
    3a48:	20 81       	ld	r18, Z
    3a4a:	31 81       	ldd	r19, Z+1	; 0x01
			b_short_packet,
			udi_cdc_tx_buf[port][buf_sel_trans],
    3a4c:	a8 01       	movw	r20, r16
    3a4e:	00 24       	eor	r0, r0
    3a50:	56 95       	lsr	r21
    3a52:	47 95       	ror	r20
    3a54:	07 94       	ror	r0
    3a56:	56 95       	lsr	r21
    3a58:	47 95       	ror	r20
    3a5a:	07 94       	ror	r0
    3a5c:	54 2f       	mov	r21, r20
    3a5e:	40 2d       	mov	r20, r0
    3a60:	4c 5a       	subi	r20, 0xAC	; 172
    3a62:	5d 4d       	sbci	r21, 0xDD	; 221
#undef UDI_CDC_PORT_TO_DATA_EP_IN
	default:
		ep = UDI_CDC_DATA_EP_IN_0;
		break;
	}
	udd_ep_run( ep,
    3a64:	0f e3       	ldi	r16, 0x3F	; 63
    3a66:	1d e1       	ldi	r17, 0x1D	; 29
    3a68:	6f 2d       	mov	r22, r15
    3a6a:	81 e8       	ldi	r24, 0x81	; 129
    3a6c:	0e 94 21 2a 	call	0x5442	; 0x5442 <udd_ep_run>
			b_short_packet,
			udi_cdc_tx_buf[port][buf_sel_trans],
			udi_cdc_tx_buf_nb[port][buf_sel_trans],
			udi_cdc_data_sent);
}
    3a70:	0f 90       	pop	r0
    3a72:	df 91       	pop	r29
    3a74:	cf 91       	pop	r28
    3a76:	1f 91       	pop	r17
    3a78:	0f 91       	pop	r16
    3a7a:	ff 90       	pop	r15
    3a7c:	08 95       	ret

00003a7e <udi_cdc_data_sent>:
	default:
		port = 0;
		break;
	}

	if (UDD_EP_TRANSFER_OK != status) {
    3a7e:	81 11       	cpse	r24, r1
    3a80:	16 c0       	rjmp	.+44     	; 0x3aae <udi_cdc_data_sent+0x30>
		// Abort transfer
		return;
	}
	udi_cdc_tx_buf_nb[port][(udi_cdc_tx_buf_sel[port]==0)?1:0] = 0;
    3a82:	20 91 4e 22 	lds	r18, 0x224E	; 0x80224e <udi_cdc_tx_buf_sel>
    3a86:	81 e0       	ldi	r24, 0x01	; 1
    3a88:	90 e0       	ldi	r25, 0x00	; 0
    3a8a:	22 23       	and	r18, r18
    3a8c:	11 f0       	breq	.+4      	; 0x3a92 <udi_cdc_data_sent+0x14>
    3a8e:	80 e0       	ldi	r24, 0x00	; 0
    3a90:	90 e0       	ldi	r25, 0x00	; 0
    3a92:	88 0f       	add	r24, r24
    3a94:	99 1f       	adc	r25, r25
    3a96:	fc 01       	movw	r30, r24
    3a98:	e1 5b       	subi	r30, 0xB1	; 177
    3a9a:	fd 4d       	sbci	r31, 0xDD	; 221
    3a9c:	10 82       	st	Z, r1
    3a9e:	11 82       	std	Z+1, r1	; 0x01
	udi_cdc_tx_both_buf_to_send[port] = false;
    3aa0:	10 92 4a 22 	sts	0x224A, r1	; 0x80224a <udi_cdc_tx_both_buf_to_send>
	udi_cdc_tx_trans_ongoing[port] = false;
    3aa4:	10 92 4b 22 	sts	0x224B, r1	; 0x80224b <udi_cdc_tx_trans_ongoing>

	if (n != 0) {
		UDI_CDC_TX_EMPTY_NOTIFY(port);
	}
	udi_cdc_tx_send(port);
    3aa8:	80 e0       	ldi	r24, 0x00	; 0
    3aaa:	0e 94 8d 1c 	call	0x391a	; 0x391a <udi_cdc_tx_send>
    3aae:	08 95       	ret

00003ab0 <udi_cdc_data_sof_notify>:
void udi_cdc_data_sof_notify(void)
{
	static uint8_t port_notify = 0;

	// A call of udi_cdc_data_sof_notify() is done for each port
	udi_cdc_tx_send(port_notify);
    3ab0:	80 e0       	ldi	r24, 0x00	; 0
    3ab2:	0e 94 8d 1c 	call	0x391a	; 0x391a <udi_cdc_tx_send>
    3ab6:	08 95       	ret

00003ab8 <udi_cdc_ctrl_state_notify>:
	udi_cdc_ctrl_state_notify(port, ep_comm);
}


static void udi_cdc_ctrl_state_notify(uint8_t port, udd_ep_id_t ep)
{
    3ab8:	0f 93       	push	r16
    3aba:	1f 93       	push	r17
#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	// Send it if possible and state changed
	if ((!udi_cdc_serial_state_msg_ongoing[port])
    3abc:	80 91 6c 23 	lds	r24, 0x236C	; 0x80236c <udi_cdc_serial_state_msg_ongoing>
    3ac0:	81 11       	cpse	r24, r1
    3ac2:	1f c0       	rjmp	.+62     	; 0x3b02 <udi_cdc_ctrl_state_notify+0x4a>
			&& (udi_cdc_state[port] != uid_cdc_state_msg[port].value)) {
    3ac4:	20 91 6a 23 	lds	r18, 0x236A	; 0x80236a <udi_cdc_state>
    3ac8:	30 91 6b 23 	lds	r19, 0x236B	; 0x80236b <udi_cdc_state+0x1>
    3acc:	80 91 68 23 	lds	r24, 0x2368	; 0x802368 <uid_cdc_state_msg+0x8>
    3ad0:	90 91 69 23 	lds	r25, 0x2369	; 0x802369 <uid_cdc_state_msg+0x9>
    3ad4:	28 17       	cp	r18, r24
    3ad6:	39 07       	cpc	r19, r25
    3ad8:	a1 f0       	breq	.+40     	; 0x3b02 <udi_cdc_ctrl_state_notify+0x4a>
    3ada:	86 2f       	mov	r24, r22
		// Fill notification message
		uid_cdc_state_msg[port].value = udi_cdc_state[port];
    3adc:	20 91 6a 23 	lds	r18, 0x236A	; 0x80236a <udi_cdc_state>
    3ae0:	30 91 6b 23 	lds	r19, 0x236B	; 0x80236b <udi_cdc_state+0x1>
    3ae4:	20 93 68 23 	sts	0x2368, r18	; 0x802368 <uid_cdc_state_msg+0x8>
    3ae8:	30 93 69 23 	sts	0x2369, r19	; 0x802369 <uid_cdc_state_msg+0x9>
		// Send notification message
		udi_cdc_serial_state_msg_ongoing[port] =
				udd_ep_run(ep,
    3aec:	0f ea       	ldi	r16, 0xAF	; 175
    3aee:	1d e1       	ldi	r17, 0x1D	; 29
    3af0:	2a e0       	ldi	r18, 0x0A	; 10
    3af2:	30 e0       	ldi	r19, 0x00	; 0
    3af4:	40 e6       	ldi	r20, 0x60	; 96
    3af6:	53 e2       	ldi	r21, 0x23	; 35
    3af8:	60 e0       	ldi	r22, 0x00	; 0
    3afa:	0e 94 21 2a 	call	0x5442	; 0x5442 <udd_ep_run>
	if ((!udi_cdc_serial_state_msg_ongoing[port])
			&& (udi_cdc_state[port] != uid_cdc_state_msg[port].value)) {
		// Fill notification message
		uid_cdc_state_msg[port].value = udi_cdc_state[port];
		// Send notification message
		udi_cdc_serial_state_msg_ongoing[port] =
    3afe:	80 93 6c 23 	sts	0x236C, r24	; 0x80236c <udi_cdc_serial_state_msg_ongoing>
				false,
				(uint8_t *) & uid_cdc_state_msg[port],
				sizeof(uid_cdc_state_msg[0]),
				udi_cdc_serial_state_msg_sent);
	}
}
    3b02:	1f 91       	pop	r17
    3b04:	0f 91       	pop	r16
    3b06:	08 95       	ret

00003b08 <udi_cdc_ctrl_state_change>:

	UDI_CDC_SET_CODING_EXT(port, (&udi_cdc_line_coding[port]));
}

static void udi_cdc_ctrl_state_change(uint8_t port, bool b_set, le16_t bit_mask)
{
    3b08:	cf 93       	push	r28
    3b0a:	df 93       	push	r29
    3b0c:	1f 92       	push	r1
    3b0e:	cd b7       	in	r28, 0x3d	; 61
    3b10:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    3b12:	8f b7       	in	r24, 0x3f	; 63
    3b14:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    3b16:	f8 94       	cli
	return flags;
    3b18:	29 81       	ldd	r18, Y+1	; 0x01
	port = 0;
#endif

	// Update state
	flags = cpu_irq_save(); // Protect udi_cdc_state
	if (b_set) {
    3b1a:	66 23       	and	r22, r22
    3b1c:	59 f0       	breq	.+22     	; 0x3b34 <udi_cdc_ctrl_state_change+0x2c>
		udi_cdc_state[port] |= bit_mask;
    3b1e:	80 91 6a 23 	lds	r24, 0x236A	; 0x80236a <udi_cdc_state>
    3b22:	90 91 6b 23 	lds	r25, 0x236B	; 0x80236b <udi_cdc_state+0x1>
    3b26:	48 2b       	or	r20, r24
    3b28:	59 2b       	or	r21, r25
    3b2a:	40 93 6a 23 	sts	0x236A, r20	; 0x80236a <udi_cdc_state>
    3b2e:	50 93 6b 23 	sts	0x236B, r21	; 0x80236b <udi_cdc_state+0x1>
    3b32:	0c c0       	rjmp	.+24     	; 0x3b4c <udi_cdc_ctrl_state_change+0x44>
	} else {
		udi_cdc_state[port] &= ~(unsigned)bit_mask;
    3b34:	80 91 6a 23 	lds	r24, 0x236A	; 0x80236a <udi_cdc_state>
    3b38:	90 91 6b 23 	lds	r25, 0x236B	; 0x80236b <udi_cdc_state+0x1>
    3b3c:	40 95       	com	r20
    3b3e:	50 95       	com	r21
    3b40:	48 23       	and	r20, r24
    3b42:	59 23       	and	r21, r25
    3b44:	40 93 6a 23 	sts	0x236A, r20	; 0x80236a <udi_cdc_state>
    3b48:	50 93 6b 23 	sts	0x236B, r21	; 0x80236b <udi_cdc_state+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    3b4c:	2f bf       	out	0x3f, r18	; 63
#undef UDI_CDC_PORT_TO_COMM_EP
	default:
		ep_comm = UDI_CDC_COMM_EP_0;
		break;
	}
	udi_cdc_ctrl_state_notify(port, ep_comm);
    3b4e:	62 e8       	ldi	r22, 0x82	; 130
    3b50:	80 e0       	ldi	r24, 0x00	; 0
    3b52:	0e 94 5c 1d 	call	0x3ab8	; 0x3ab8 <udi_cdc_ctrl_state_notify>
}
    3b56:	0f 90       	pop	r0
    3b58:	df 91       	pop	r29
    3b5a:	cf 91       	pop	r28
    3b5c:	08 95       	ret

00003b5e <udi_cdc_serial_state_msg_sent>:
	default:
		port = 0;
		break;
	}

	udi_cdc_serial_state_msg_ongoing[port] = false;
    3b5e:	10 92 6c 23 	sts	0x236C, r1	; 0x80236c <udi_cdc_serial_state_msg_ongoing>

	// For the irregular signals like break, the incoming ring signal,
	// or the overrun error state, this will reset their values to zero
	// and again will not send another notification until their state changes.
	udi_cdc_state[port] &= ~(CDC_SERIAL_STATE_BREAK |
    3b62:	80 91 6a 23 	lds	r24, 0x236A	; 0x80236a <udi_cdc_state>
    3b66:	90 91 6b 23 	lds	r25, 0x236B	; 0x80236b <udi_cdc_state+0x1>
    3b6a:	83 78       	andi	r24, 0x83	; 131
    3b6c:	80 93 6a 23 	sts	0x236A, r24	; 0x80236a <udi_cdc_state>
    3b70:	90 93 6b 23 	sts	0x236B, r25	; 0x80236b <udi_cdc_state+0x1>
			CDC_SERIAL_STATE_RING |
			CDC_SERIAL_STATE_FRAMING |
			CDC_SERIAL_STATE_PARITY | CDC_SERIAL_STATE_OVERRUN);
	uid_cdc_state_msg[port].value &= ~(CDC_SERIAL_STATE_BREAK |
    3b74:	e0 e6       	ldi	r30, 0x60	; 96
    3b76:	f3 e2       	ldi	r31, 0x23	; 35
    3b78:	80 85       	ldd	r24, Z+8	; 0x08
    3b7a:	91 85       	ldd	r25, Z+9	; 0x09
    3b7c:	83 78       	andi	r24, 0x83	; 131
    3b7e:	80 87       	std	Z+8, r24	; 0x08
    3b80:	91 87       	std	Z+9, r25	; 0x09
			CDC_SERIAL_STATE_RING |
			CDC_SERIAL_STATE_FRAMING |
			CDC_SERIAL_STATE_PARITY | CDC_SERIAL_STATE_OVERRUN);
	// Send it if possible and state changed
	udi_cdc_ctrl_state_notify(port, ep);
    3b82:	64 2f       	mov	r22, r20
    3b84:	80 e0       	ldi	r24, 0x00	; 0
    3b86:	0e 94 5c 1d 	call	0x3ab8	; 0x3ab8 <udi_cdc_ctrl_state_notify>
    3b8a:	08 95       	ret

00003b8c <udi_cdc_ctrl_signal_dcd>:

//------- Application interface

void udi_cdc_ctrl_signal_dcd(bool b_set)
{
	udi_cdc_ctrl_state_change(0, b_set, CDC_SERIAL_STATE_DCD);
    3b8c:	41 e0       	ldi	r20, 0x01	; 1
    3b8e:	50 e0       	ldi	r21, 0x00	; 0
    3b90:	68 2f       	mov	r22, r24
    3b92:	80 e0       	ldi	r24, 0x00	; 0
    3b94:	0e 94 84 1d 	call	0x3b08	; 0x3b08 <udi_cdc_ctrl_state_change>
    3b98:	08 95       	ret

00003b9a <udi_cdc_ctrl_signal_dsr>:
}

void udi_cdc_ctrl_signal_dsr(bool b_set)
{
	udi_cdc_ctrl_state_change(0, b_set, CDC_SERIAL_STATE_DSR);
    3b9a:	42 e0       	ldi	r20, 0x02	; 2
    3b9c:	50 e0       	ldi	r21, 0x00	; 0
    3b9e:	68 2f       	mov	r22, r24
    3ba0:	80 e0       	ldi	r24, 0x00	; 0
    3ba2:	0e 94 84 1d 	call	0x3b08	; 0x3b08 <udi_cdc_ctrl_state_change>
    3ba6:	08 95       	ret

00003ba8 <udi_cdc_signal_framing_error>:
}

void udi_cdc_signal_framing_error(void)
{
	udi_cdc_ctrl_state_change(0, true, CDC_SERIAL_STATE_FRAMING);
    3ba8:	40 e1       	ldi	r20, 0x10	; 16
    3baa:	50 e0       	ldi	r21, 0x00	; 0
    3bac:	61 e0       	ldi	r22, 0x01	; 1
    3bae:	80 e0       	ldi	r24, 0x00	; 0
    3bb0:	0e 94 84 1d 	call	0x3b08	; 0x3b08 <udi_cdc_ctrl_state_change>
    3bb4:	08 95       	ret

00003bb6 <udi_cdc_signal_parity_error>:
}

void udi_cdc_signal_parity_error(void)
{
	udi_cdc_ctrl_state_change(0, true, CDC_SERIAL_STATE_PARITY);
    3bb6:	40 e2       	ldi	r20, 0x20	; 32
    3bb8:	50 e0       	ldi	r21, 0x00	; 0
    3bba:	61 e0       	ldi	r22, 0x01	; 1
    3bbc:	80 e0       	ldi	r24, 0x00	; 0
    3bbe:	0e 94 84 1d 	call	0x3b08	; 0x3b08 <udi_cdc_ctrl_state_change>
    3bc2:	08 95       	ret

00003bc4 <udi_cdc_signal_overrun>:
}

void udi_cdc_signal_overrun(void)
{
	udi_cdc_ctrl_state_change(0, true, CDC_SERIAL_STATE_OVERRUN);
    3bc4:	40 e4       	ldi	r20, 0x40	; 64
    3bc6:	50 e0       	ldi	r21, 0x00	; 0
    3bc8:	61 e0       	ldi	r22, 0x01	; 1
    3bca:	80 e0       	ldi	r24, 0x00	; 0
    3bcc:	0e 94 84 1d 	call	0x3b08	; 0x3b08 <udi_cdc_ctrl_state_change>
    3bd0:	08 95       	ret

00003bd2 <udi_cdc_multi_ctrl_signal_dcd>:
}

void udi_cdc_multi_ctrl_signal_dcd(uint8_t port, bool b_set)
{
	udi_cdc_ctrl_state_change(port, b_set, CDC_SERIAL_STATE_DCD);
    3bd2:	41 e0       	ldi	r20, 0x01	; 1
    3bd4:	50 e0       	ldi	r21, 0x00	; 0
    3bd6:	0e 94 84 1d 	call	0x3b08	; 0x3b08 <udi_cdc_ctrl_state_change>
    3bda:	08 95       	ret

00003bdc <udi_cdc_multi_ctrl_signal_dsr>:
}

void udi_cdc_multi_ctrl_signal_dsr(uint8_t port, bool b_set)
{
	udi_cdc_ctrl_state_change(port, b_set, CDC_SERIAL_STATE_DSR);
    3bdc:	42 e0       	ldi	r20, 0x02	; 2
    3bde:	50 e0       	ldi	r21, 0x00	; 0
    3be0:	0e 94 84 1d 	call	0x3b08	; 0x3b08 <udi_cdc_ctrl_state_change>
    3be4:	08 95       	ret

00003be6 <udi_cdc_multi_signal_framing_error>:
}

void udi_cdc_multi_signal_framing_error(uint8_t port)
{
	udi_cdc_ctrl_state_change(port, true, CDC_SERIAL_STATE_FRAMING);
    3be6:	40 e1       	ldi	r20, 0x10	; 16
    3be8:	50 e0       	ldi	r21, 0x00	; 0
    3bea:	61 e0       	ldi	r22, 0x01	; 1
    3bec:	0e 94 84 1d 	call	0x3b08	; 0x3b08 <udi_cdc_ctrl_state_change>
    3bf0:	08 95       	ret

00003bf2 <udi_cdc_multi_signal_parity_error>:
}

void udi_cdc_multi_signal_parity_error(uint8_t port)
{
	udi_cdc_ctrl_state_change(port, true, CDC_SERIAL_STATE_PARITY);
    3bf2:	40 e2       	ldi	r20, 0x20	; 32
    3bf4:	50 e0       	ldi	r21, 0x00	; 0
    3bf6:	61 e0       	ldi	r22, 0x01	; 1
    3bf8:	0e 94 84 1d 	call	0x3b08	; 0x3b08 <udi_cdc_ctrl_state_change>
    3bfc:	08 95       	ret

00003bfe <udi_cdc_multi_signal_overrun>:
}

void udi_cdc_multi_signal_overrun(uint8_t port)
{
	udi_cdc_ctrl_state_change(port, true, CDC_SERIAL_STATE_OVERRUN);
    3bfe:	40 e4       	ldi	r20, 0x40	; 64
    3c00:	50 e0       	ldi	r21, 0x00	; 0
    3c02:	61 e0       	ldi	r22, 0x01	; 1
    3c04:	0e 94 84 1d 	call	0x3b08	; 0x3b08 <udi_cdc_ctrl_state_change>
    3c08:	08 95       	ret

00003c0a <udi_cdc_multi_get_nb_received_data>:
}

iram_size_t udi_cdc_multi_get_nb_received_data(uint8_t port)
{
    3c0a:	cf 93       	push	r28
    3c0c:	df 93       	push	r29
    3c0e:	1f 92       	push	r1
    3c10:	cd b7       	in	r28, 0x3d	; 61
    3c12:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    3c14:	8f b7       	in	r24, 0x3f	; 63
    3c16:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    3c18:	f8 94       	cli
	return flags;
    3c1a:	49 81       	ldd	r20, Y+1	; 0x01

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif
	flags = cpu_irq_save();
	pos = udi_cdc_rx_pos[port];
    3c1c:	20 91 d5 22 	lds	r18, 0x22D5	; 0x8022d5 <udi_cdc_rx_pos>
    3c20:	30 91 d6 22 	lds	r19, 0x22D6	; 0x8022d6 <udi_cdc_rx_pos+0x1>
	nb_received = udi_cdc_rx_buf_nb[port][udi_cdc_rx_buf_sel[port]] - pos;
    3c24:	e0 91 d7 22 	lds	r30, 0x22D7	; 0x8022d7 <udi_cdc_rx_buf_sel>
    3c28:	f0 e0       	ldi	r31, 0x00	; 0
    3c2a:	ee 0f       	add	r30, r30
    3c2c:	ff 1f       	adc	r31, r31
    3c2e:	e8 52       	subi	r30, 0x28	; 40
    3c30:	fd 4d       	sbci	r31, 0xDD	; 221
    3c32:	80 81       	ld	r24, Z
    3c34:	91 81       	ldd	r25, Z+1	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    3c36:	4f bf       	out	0x3f, r20	; 63
	cpu_irq_restore(flags);
	return nb_received;
}
    3c38:	82 1b       	sub	r24, r18
    3c3a:	93 0b       	sbc	r25, r19
    3c3c:	0f 90       	pop	r0
    3c3e:	df 91       	pop	r29
    3c40:	cf 91       	pop	r28
    3c42:	08 95       	ret

00003c44 <udi_cdc_get_nb_received_data>:

iram_size_t udi_cdc_get_nb_received_data(void)
{
	return udi_cdc_multi_get_nb_received_data(0);
    3c44:	80 e0       	ldi	r24, 0x00	; 0
    3c46:	0e 94 05 1e 	call	0x3c0a	; 0x3c0a <udi_cdc_multi_get_nb_received_data>
}
    3c4a:	08 95       	ret

00003c4c <udi_cdc_multi_is_rx_ready>:

bool udi_cdc_multi_is_rx_ready(uint8_t port)
{
	return (udi_cdc_multi_get_nb_received_data(port) > 0);
    3c4c:	0e 94 05 1e 	call	0x3c0a	; 0x3c0a <udi_cdc_multi_get_nb_received_data>
    3c50:	21 e0       	ldi	r18, 0x01	; 1
    3c52:	89 2b       	or	r24, r25
    3c54:	09 f4       	brne	.+2      	; 0x3c58 <udi_cdc_multi_is_rx_ready+0xc>
    3c56:	20 e0       	ldi	r18, 0x00	; 0
}
    3c58:	82 2f       	mov	r24, r18
    3c5a:	08 95       	ret

00003c5c <udi_cdc_rx_start>:
//-------------------------------------------------
//------- Internal routines to process data transfer


static bool udi_cdc_rx_start(uint8_t port)
{
    3c5c:	0f 93       	push	r16
    3c5e:	1f 93       	push	r17
    3c60:	cf 93       	push	r28
    3c62:	df 93       	push	r29
    3c64:	1f 92       	push	r1
    3c66:	cd b7       	in	r28, 0x3d	; 61
    3c68:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    3c6a:	8f b7       	in	r24, 0x3f	; 63
    3c6c:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    3c6e:	f8 94       	cli
	return flags;
    3c70:	99 81       	ldd	r25, Y+1	; 0x01
#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	flags = cpu_irq_save();
	buf_sel_trans = udi_cdc_rx_buf_sel[port];
    3c72:	20 91 d7 22 	lds	r18, 0x22D7	; 0x8022d7 <udi_cdc_rx_buf_sel>
	if (udi_cdc_rx_trans_ongoing[port] ||
    3c76:	80 91 d4 22 	lds	r24, 0x22D4	; 0x8022d4 <udi_cdc_rx_trans_ongoing>
    3c7a:	81 11       	cpse	r24, r1
    3c7c:	10 c0       	rjmp	.+32     	; 0x3c9e <udi_cdc_rx_start+0x42>
		(udi_cdc_rx_pos[port] < udi_cdc_rx_buf_nb[port][buf_sel_trans])) {
    3c7e:	60 91 d5 22 	lds	r22, 0x22D5	; 0x8022d5 <udi_cdc_rx_pos>
    3c82:	70 91 d6 22 	lds	r23, 0x22D6	; 0x8022d6 <udi_cdc_rx_pos+0x1>
    3c86:	02 2f       	mov	r16, r18
    3c88:	10 e0       	ldi	r17, 0x00	; 0
    3c8a:	f8 01       	movw	r30, r16
    3c8c:	ee 0f       	add	r30, r30
    3c8e:	ff 1f       	adc	r31, r31
    3c90:	e8 52       	subi	r30, 0x28	; 40
    3c92:	fd 4d       	sbci	r31, 0xDD	; 221
    3c94:	40 81       	ld	r20, Z
    3c96:	51 81       	ldd	r21, Z+1	; 0x01
	port = 0;
#endif

	flags = cpu_irq_save();
	buf_sel_trans = udi_cdc_rx_buf_sel[port];
	if (udi_cdc_rx_trans_ongoing[port] ||
    3c98:	64 17       	cp	r22, r20
    3c9a:	75 07       	cpc	r23, r21
    3c9c:	18 f4       	brcc	.+6      	; 0x3ca4 <udi_cdc_rx_start+0x48>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    3c9e:	9f bf       	out	0x3f, r25	; 63
		(udi_cdc_rx_pos[port] < udi_cdc_rx_buf_nb[port][buf_sel_trans])) {
		// Transfer already on-going or current buffer no empty
		cpu_irq_restore(flags);
		return false;
    3ca0:	80 e0       	ldi	r24, 0x00	; 0
    3ca2:	24 c0       	rjmp	.+72     	; 0x3cec <udi_cdc_rx_start+0x90>
	}

	// Change current buffer
	udi_cdc_rx_pos[port] = 0;
    3ca4:	10 92 d5 22 	sts	0x22D5, r1	; 0x8022d5 <udi_cdc_rx_pos>
    3ca8:	10 92 d6 22 	sts	0x22D6, r1	; 0x8022d6 <udi_cdc_rx_pos+0x1>
	udi_cdc_rx_buf_sel[port] = (buf_sel_trans==0)?1:0;
    3cac:	81 e0       	ldi	r24, 0x01	; 1
    3cae:	21 11       	cpse	r18, r1
    3cb0:	80 e0       	ldi	r24, 0x00	; 0
    3cb2:	80 93 d7 22 	sts	0x22D7, r24	; 0x8022d7 <udi_cdc_rx_buf_sel>

	// Start transfer on RX
	udi_cdc_rx_trans_ongoing[port] = true;
    3cb6:	81 e0       	ldi	r24, 0x01	; 1
    3cb8:	80 93 d4 22 	sts	0x22D4, r24	; 0x8022d4 <udi_cdc_rx_trans_ongoing>
    3cbc:	9f bf       	out	0x3f, r25	; 63
	cpu_irq_restore(flags);

	if (udi_cdc_multi_is_rx_ready(port)) {
    3cbe:	80 e0       	ldi	r24, 0x00	; 0
    3cc0:	0e 94 26 1e 	call	0x3c4c	; 0x3c4c <udi_cdc_multi_is_rx_ready>
		ep = UDI_CDC_DATA_EP_OUT_0;
		break;
	}
	return udd_ep_run(ep,
			true,
			udi_cdc_rx_buf[port][buf_sel_trans],
    3cc4:	a8 01       	movw	r20, r16
    3cc6:	00 24       	eor	r0, r0
    3cc8:	56 95       	lsr	r21
    3cca:	47 95       	ror	r20
    3ccc:	07 94       	ror	r0
    3cce:	56 95       	lsr	r21
    3cd0:	47 95       	ror	r20
    3cd2:	07 94       	ror	r0
    3cd4:	54 2f       	mov	r21, r20
    3cd6:	40 2d       	mov	r20, r0
    3cd8:	44 52       	subi	r20, 0x24	; 36
    3cda:	5d 4d       	sbci	r21, 0xDD	; 221
#undef UDI_CDC_PORT_TO_DATA_EP_OUT
	default:
		ep = UDI_CDC_DATA_EP_OUT_0;
		break;
	}
	return udd_ep_run(ep,
    3cdc:	00 eb       	ldi	r16, 0xB0	; 176
    3cde:	1e e1       	ldi	r17, 0x1E	; 30
    3ce0:	20 e4       	ldi	r18, 0x40	; 64
    3ce2:	30 e0       	ldi	r19, 0x00	; 0
    3ce4:	61 e0       	ldi	r22, 0x01	; 1
    3ce6:	82 e0       	ldi	r24, 0x02	; 2
    3ce8:	0e 94 21 2a 	call	0x5442	; 0x5442 <udd_ep_run>
			true,
			udi_cdc_rx_buf[port][buf_sel_trans],
			UDI_CDC_RX_BUFFERS,
			udi_cdc_data_received);
}
    3cec:	0f 90       	pop	r0
    3cee:	df 91       	pop	r29
    3cf0:	cf 91       	pop	r28
    3cf2:	1f 91       	pop	r17
    3cf4:	0f 91       	pop	r16
    3cf6:	08 95       	ret

00003cf8 <udi_cdc_data_enable>:
{
	uint8_t port;

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
	udi_cdc_nb_data_enabled = 0;
    3cf8:	10 92 5d 23 	sts	0x235D, r1	; 0x80235d <udi_cdc_nb_data_enabled>
	}
	port = udi_cdc_nb_data_enabled;
#endif

	// Initialize TX management
	udi_cdc_tx_trans_ongoing[port] = false;
    3cfc:	10 92 4b 22 	sts	0x224B, r1	; 0x80224b <udi_cdc_tx_trans_ongoing>
	udi_cdc_tx_both_buf_to_send[port] = false;
    3d00:	10 92 4a 22 	sts	0x224A, r1	; 0x80224a <udi_cdc_tx_both_buf_to_send>
	udi_cdc_tx_buf_sel[port] = 0;
    3d04:	10 92 4e 22 	sts	0x224E, r1	; 0x80224e <udi_cdc_tx_buf_sel>
	udi_cdc_tx_buf_nb[port][0] = 0;
    3d08:	ef e4       	ldi	r30, 0x4F	; 79
    3d0a:	f2 e2       	ldi	r31, 0x22	; 34
    3d0c:	10 82       	st	Z, r1
    3d0e:	11 82       	std	Z+1, r1	; 0x01
	udi_cdc_tx_buf_nb[port][1] = 0;
    3d10:	12 82       	std	Z+2, r1	; 0x02
    3d12:	13 82       	std	Z+3, r1	; 0x03
	udi_cdc_tx_sof_num[port] = 0;
    3d14:	10 92 4c 22 	sts	0x224C, r1	; 0x80224c <udi_cdc_tx_sof_num>
    3d18:	10 92 4d 22 	sts	0x224D, r1	; 0x80224d <udi_cdc_tx_sof_num+0x1>
	udi_cdc_tx_send(port);
    3d1c:	80 e0       	ldi	r24, 0x00	; 0
    3d1e:	0e 94 8d 1c 	call	0x391a	; 0x391a <udi_cdc_tx_send>

	// Initialize RX management
	udi_cdc_rx_trans_ongoing[port] = false;
    3d22:	10 92 d4 22 	sts	0x22D4, r1	; 0x8022d4 <udi_cdc_rx_trans_ongoing>
	udi_cdc_rx_buf_sel[port] = 0;
    3d26:	10 92 d7 22 	sts	0x22D7, r1	; 0x8022d7 <udi_cdc_rx_buf_sel>
	udi_cdc_rx_buf_nb[port][0] = 0;
    3d2a:	e8 ed       	ldi	r30, 0xD8	; 216
    3d2c:	f2 e2       	ldi	r31, 0x22	; 34
    3d2e:	10 82       	st	Z, r1
    3d30:	11 82       	std	Z+1, r1	; 0x01
	udi_cdc_rx_buf_nb[port][1] = 0;
    3d32:	12 82       	std	Z+2, r1	; 0x02
    3d34:	13 82       	std	Z+3, r1	; 0x03
	udi_cdc_rx_pos[port] = 0;
    3d36:	10 92 d5 22 	sts	0x22D5, r1	; 0x8022d5 <udi_cdc_rx_pos>
    3d3a:	10 92 d6 22 	sts	0x22D6, r1	; 0x8022d6 <udi_cdc_rx_pos+0x1>
	if (!udi_cdc_rx_start(port)) {
    3d3e:	80 e0       	ldi	r24, 0x00	; 0
    3d40:	0e 94 2e 1e 	call	0x3c5c	; 0x3c5c <udi_cdc_rx_start>
    3d44:	88 23       	and	r24, r24
    3d46:	59 f0       	breq	.+22     	; 0x3d5e <udi_cdc_data_enable+0x66>
		return false;
	}
	udi_cdc_nb_data_enabled++;
    3d48:	90 91 5d 23 	lds	r25, 0x235D	; 0x80235d <udi_cdc_nb_data_enabled>
    3d4c:	9f 5f       	subi	r25, 0xFF	; 255
    3d4e:	90 93 5d 23 	sts	0x235D, r25	; 0x80235d <udi_cdc_nb_data_enabled>
	if (udi_cdc_nb_data_enabled == UDI_CDC_PORT_NB) {
    3d52:	90 91 5d 23 	lds	r25, 0x235D	; 0x80235d <udi_cdc_nb_data_enabled>
    3d56:	91 30       	cpi	r25, 0x01	; 1
    3d58:	11 f4       	brne	.+4      	; 0x3d5e <udi_cdc_data_enable+0x66>
		udi_cdc_data_running = true;
    3d5a:	90 93 5c 23 	sts	0x235C, r25	; 0x80235c <udi_cdc_data_running>
	}
	return true;
}
    3d5e:	08 95       	ret

00003d60 <udi_cdc_data_received>:
			udi_cdc_data_received);
}


static void udi_cdc_data_received(udd_ep_status_t status, iram_size_t n, udd_ep_id_t ep)
{
    3d60:	0f 93       	push	r16
    3d62:	1f 93       	push	r17
	default:
		port = 0;
		break;
	}

	if (UDD_EP_TRANSFER_OK != status) {
    3d64:	81 11       	cpse	r24, r1
    3d66:	2a c0       	rjmp	.+84     	; 0x3dbc <udi_cdc_data_received+0x5c>
		// Abort reception
		return;
	}
	buf_sel_trans = (udi_cdc_rx_buf_sel[port]==0)?1:0;
    3d68:	80 91 d7 22 	lds	r24, 0x22D7	; 0x8022d7 <udi_cdc_rx_buf_sel>
    3d6c:	e1 e0       	ldi	r30, 0x01	; 1
    3d6e:	81 11       	cpse	r24, r1
    3d70:	e0 e0       	ldi	r30, 0x00	; 0
    3d72:	84 2f       	mov	r24, r20
	if (!n) {
    3d74:	61 15       	cp	r22, r1
    3d76:	71 05       	cpc	r23, r1
    3d78:	a9 f4       	brne	.+42     	; 0x3da4 <udi_cdc_data_received+0x44>
		udd_ep_run( ep,
				true,
				udi_cdc_rx_buf[port][buf_sel_trans],
    3d7a:	4e 2f       	mov	r20, r30
    3d7c:	50 e0       	ldi	r21, 0x00	; 0
    3d7e:	00 24       	eor	r0, r0
    3d80:	56 95       	lsr	r21
    3d82:	47 95       	ror	r20
    3d84:	07 94       	ror	r0
    3d86:	56 95       	lsr	r21
    3d88:	47 95       	ror	r20
    3d8a:	07 94       	ror	r0
    3d8c:	54 2f       	mov	r21, r20
    3d8e:	40 2d       	mov	r20, r0
    3d90:	44 52       	subi	r20, 0x24	; 36
    3d92:	5d 4d       	sbci	r21, 0xDD	; 221
		// Abort reception
		return;
	}
	buf_sel_trans = (udi_cdc_rx_buf_sel[port]==0)?1:0;
	if (!n) {
		udd_ep_run( ep,
    3d94:	00 eb       	ldi	r16, 0xB0	; 176
    3d96:	1e e1       	ldi	r17, 0x1E	; 30
    3d98:	20 e4       	ldi	r18, 0x40	; 64
    3d9a:	30 e0       	ldi	r19, 0x00	; 0
    3d9c:	61 e0       	ldi	r22, 0x01	; 1
    3d9e:	0e 94 21 2a 	call	0x5442	; 0x5442 <udd_ep_run>
				true,
				udi_cdc_rx_buf[port][buf_sel_trans],
				UDI_CDC_RX_BUFFERS,
				udi_cdc_data_received);
		return;
    3da2:	0c c0       	rjmp	.+24     	; 0x3dbc <udi_cdc_data_received+0x5c>
	}
	udi_cdc_rx_buf_nb[port][buf_sel_trans] = n;
    3da4:	f0 e0       	ldi	r31, 0x00	; 0
    3da6:	ee 0f       	add	r30, r30
    3da8:	ff 1f       	adc	r31, r31
    3daa:	e8 52       	subi	r30, 0x28	; 40
    3dac:	fd 4d       	sbci	r31, 0xDD	; 221
    3dae:	60 83       	st	Z, r22
    3db0:	71 83       	std	Z+1, r23	; 0x01
	udi_cdc_rx_trans_ongoing[port] = false;
    3db2:	10 92 d4 22 	sts	0x22D4, r1	; 0x8022d4 <udi_cdc_rx_trans_ongoing>
	udi_cdc_rx_start(port);
    3db6:	80 e0       	ldi	r24, 0x00	; 0
    3db8:	0e 94 2e 1e 	call	0x3c5c	; 0x3c5c <udi_cdc_rx_start>
}
    3dbc:	1f 91       	pop	r17
    3dbe:	0f 91       	pop	r16
    3dc0:	08 95       	ret

00003dc2 <udi_cdc_is_rx_ready>:
	return (udi_cdc_multi_get_nb_received_data(port) > 0);
}

bool udi_cdc_is_rx_ready(void)
{
	return udi_cdc_multi_is_rx_ready(0);
    3dc2:	80 e0       	ldi	r24, 0x00	; 0
    3dc4:	0e 94 26 1e 	call	0x3c4c	; 0x3c4c <udi_cdc_multi_is_rx_ready>
}
    3dc8:	08 95       	ret

00003dca <udi_cdc_multi_getc>:

int udi_cdc_multi_getc(uint8_t port)
{
    3dca:	ef 92       	push	r14
    3dcc:	ff 92       	push	r15
    3dce:	1f 93       	push	r17
    3dd0:	cf 93       	push	r28
    3dd2:	df 93       	push	r29
    3dd4:	1f 92       	push	r1
    3dd6:	cd b7       	in	r28, 0x3d	; 61
    3dd8:	de b7       	in	r29, 0x3e	; 62

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	b_databit_9 = (9 == udi_cdc_line_coding[port].bDataBits);
    3dda:	11 e0       	ldi	r17, 0x01	; 1
    3ddc:	80 91 74 23 	lds	r24, 0x2374	; 0x802374 <udi_cdc_line_coding+0x6>
    3de0:	89 30       	cpi	r24, 0x09	; 9
    3de2:	09 f0       	breq	.+2      	; 0x3de6 <udi_cdc_multi_getc+0x1c>
    3de4:	10 e0       	ldi	r17, 0x00	; 0
}

int udi_cdc_multi_getc(uint8_t port)
{
	irqflags_t flags;
	int rx_data = 0;
    3de6:	40 e0       	ldi	r20, 0x00	; 0
    3de8:	50 e0       	ldi	r21, 0x00	; 0

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    3dea:	8f b7       	in	r24, 0x3f	; 63
    3dec:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    3dee:	f8 94       	cli
	return flags;
    3df0:	a9 81       	ldd	r26, Y+1	; 0x01
	b_databit_9 = (9 == udi_cdc_line_coding[port].bDataBits);

udi_cdc_getc_process_one_byte:
	// Check available data
	flags = cpu_irq_save();
	pos = udi_cdc_rx_pos[port];
    3df2:	20 91 d5 22 	lds	r18, 0x22D5	; 0x8022d5 <udi_cdc_rx_pos>
    3df6:	30 91 d6 22 	lds	r19, 0x22D6	; 0x8022d6 <udi_cdc_rx_pos+0x1>
	buf_sel = udi_cdc_rx_buf_sel[port];
    3dfa:	80 91 d7 22 	lds	r24, 0x22D7	; 0x8022d7 <udi_cdc_rx_buf_sel>
	again = pos >= udi_cdc_rx_buf_nb[port][buf_sel];
    3dfe:	90 e0       	ldi	r25, 0x00	; 0
    3e00:	fc 01       	movw	r30, r24
    3e02:	ee 0f       	add	r30, r30
    3e04:	ff 1f       	adc	r31, r31
    3e06:	e8 52       	subi	r30, 0x28	; 40
    3e08:	fd 4d       	sbci	r31, 0xDD	; 221
    3e0a:	60 81       	ld	r22, Z
    3e0c:	71 81       	ldd	r23, Z+1	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    3e0e:	af bf       	out	0x3f, r26	; 63
	cpu_irq_restore(flags);
	while (again) {
    3e10:	26 17       	cp	r18, r22
    3e12:	37 07       	cpc	r19, r23
    3e14:	30 f0       	brcs	.+12     	; 0x3e22 <udi_cdc_multi_getc+0x58>
		if (!udi_cdc_data_running) {
    3e16:	80 91 5c 23 	lds	r24, 0x235C	; 0x80235c <udi_cdc_data_running>
    3e1a:	81 11       	cpse	r24, r1
    3e1c:	e6 cf       	rjmp	.-52     	; 0x3dea <udi_cdc_multi_getc+0x20>
			return 0;
    3e1e:	90 e0       	ldi	r25, 0x00	; 0
    3e20:	22 c0       	rjmp	.+68     	; 0x3e66 <udi_cdc_multi_getc+0x9c>
		}
		goto udi_cdc_getc_process_one_byte;
	}

	// Read data
	rx_data |= udi_cdc_rx_buf[port][buf_sel][pos];
    3e22:	fc 01       	movw	r30, r24
    3e24:	00 24       	eor	r0, r0
    3e26:	f6 95       	lsr	r31
    3e28:	e7 95       	ror	r30
    3e2a:	07 94       	ror	r0
    3e2c:	f6 95       	lsr	r31
    3e2e:	e7 95       	ror	r30
    3e30:	07 94       	ror	r0
    3e32:	fe 2f       	mov	r31, r30
    3e34:	e0 2d       	mov	r30, r0
    3e36:	e4 52       	subi	r30, 0x24	; 36
    3e38:	fd 4d       	sbci	r31, 0xDD	; 221
    3e3a:	e2 0f       	add	r30, r18
    3e3c:	f3 1f       	adc	r31, r19
    3e3e:	80 81       	ld	r24, Z
    3e40:	7a 01       	movw	r14, r20
    3e42:	e8 2a       	or	r14, r24
	udi_cdc_rx_pos[port] = pos+1;
    3e44:	2f 5f       	subi	r18, 0xFF	; 255
    3e46:	3f 4f       	sbci	r19, 0xFF	; 255
    3e48:	20 93 d5 22 	sts	0x22D5, r18	; 0x8022d5 <udi_cdc_rx_pos>
    3e4c:	30 93 d6 22 	sts	0x22D6, r19	; 0x8022d6 <udi_cdc_rx_pos+0x1>

	udi_cdc_rx_start(port);
    3e50:	80 e0       	ldi	r24, 0x00	; 0
    3e52:	0e 94 2e 1e 	call	0x3c5c	; 0x3c5c <udi_cdc_rx_start>

	if (b_databit_9) {
    3e56:	11 23       	and	r17, r17
    3e58:	21 f0       	breq	.+8      	; 0x3e62 <udi_cdc_multi_getc+0x98>
		// Receive MSB
		b_databit_9 = false;
		rx_data = rx_data << 8;
    3e5a:	5e 2d       	mov	r21, r14
    3e5c:	44 27       	eor	r20, r20

	udi_cdc_rx_start(port);

	if (b_databit_9) {
		// Receive MSB
		b_databit_9 = false;
    3e5e:	10 e0       	ldi	r17, 0x00	; 0
		rx_data = rx_data << 8;
		goto udi_cdc_getc_process_one_byte;
    3e60:	c4 cf       	rjmp	.-120    	; 0x3dea <udi_cdc_multi_getc+0x20>
		}
		goto udi_cdc_getc_process_one_byte;
	}

	// Read data
	rx_data |= udi_cdc_rx_buf[port][buf_sel][pos];
    3e62:	8e 2d       	mov	r24, r14
    3e64:	9f 2d       	mov	r25, r15
		b_databit_9 = false;
		rx_data = rx_data << 8;
		goto udi_cdc_getc_process_one_byte;
	}
	return rx_data;
}
    3e66:	0f 90       	pop	r0
    3e68:	df 91       	pop	r29
    3e6a:	cf 91       	pop	r28
    3e6c:	1f 91       	pop	r17
    3e6e:	ff 90       	pop	r15
    3e70:	ef 90       	pop	r14
    3e72:	08 95       	ret

00003e74 <udi_cdc_getc>:

int udi_cdc_getc(void)
{
	return udi_cdc_multi_getc(0);
    3e74:	80 e0       	ldi	r24, 0x00	; 0
    3e76:	0e 94 e5 1e 	call	0x3dca	; 0x3dca <udi_cdc_multi_getc>
}
    3e7a:	08 95       	ret

00003e7c <udi_cdc_multi_read_buf>:

iram_size_t udi_cdc_multi_read_buf(uint8_t port, void* buf, iram_size_t size)
{
    3e7c:	cf 92       	push	r12
    3e7e:	df 92       	push	r13
    3e80:	ef 92       	push	r14
    3e82:	ff 92       	push	r15
    3e84:	0f 93       	push	r16
    3e86:	1f 93       	push	r17
    3e88:	cf 93       	push	r28
    3e8a:	df 93       	push	r29
    3e8c:	1f 92       	push	r1
    3e8e:	cd b7       	in	r28, 0x3d	; 61
    3e90:	de b7       	in	r29, 0x3e	; 62
    3e92:	6b 01       	movw	r12, r22
    3e94:	7a 01       	movw	r14, r20

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    3e96:	8f b7       	in	r24, 0x3f	; 63
    3e98:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    3e9a:	f8 94       	cli
	return flags;
    3e9c:	49 81       	ldd	r20, Y+1	; 0x01
#endif

udi_cdc_read_buf_loop_wait:
	// Check available data
	flags = cpu_irq_save();
	pos = udi_cdc_rx_pos[port];
    3e9e:	60 91 d5 22 	lds	r22, 0x22D5	; 0x8022d5 <udi_cdc_rx_pos>
    3ea2:	70 91 d6 22 	lds	r23, 0x22D6	; 0x8022d6 <udi_cdc_rx_pos+0x1>
	buf_sel = udi_cdc_rx_buf_sel[port];
    3ea6:	80 91 d7 22 	lds	r24, 0x22D7	; 0x8022d7 <udi_cdc_rx_buf_sel>
	again = pos >= udi_cdc_rx_buf_nb[port][buf_sel];
    3eaa:	90 e0       	ldi	r25, 0x00	; 0
    3eac:	fc 01       	movw	r30, r24
    3eae:	ee 0f       	add	r30, r30
    3eb0:	ff 1f       	adc	r31, r31
    3eb2:	e8 52       	subi	r30, 0x28	; 40
    3eb4:	fd 4d       	sbci	r31, 0xDD	; 221
    3eb6:	20 81       	ld	r18, Z
    3eb8:	31 81       	ldd	r19, Z+1	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    3eba:	4f bf       	out	0x3f, r20	; 63
	cpu_irq_restore(flags);
	while (again) {
    3ebc:	62 17       	cp	r22, r18
    3ebe:	73 07       	cpc	r23, r19
    3ec0:	38 f0       	brcs	.+14     	; 0x3ed0 <udi_cdc_multi_read_buf+0x54>
		if (!udi_cdc_data_running) {
    3ec2:	80 91 5c 23 	lds	r24, 0x235C	; 0x80235c <udi_cdc_data_running>
    3ec6:	81 11       	cpse	r24, r1
    3ec8:	e6 cf       	rjmp	.-52     	; 0x3e96 <udi_cdc_multi_read_buf+0x1a>
    3eca:	8e 2d       	mov	r24, r14
    3ecc:	9f 2d       	mov	r25, r15
    3ece:	36 c0       	rjmp	.+108    	; 0x3f3c <udi_cdc_multi_read_buf+0xc0>
		}
		goto udi_cdc_read_buf_loop_wait;
	}

	// Read data
	copy_nb = udi_cdc_rx_buf_nb[port][buf_sel] - pos;
    3ed0:	fc 01       	movw	r30, r24
    3ed2:	ee 0f       	add	r30, r30
    3ed4:	ff 1f       	adc	r31, r31
    3ed6:	e8 52       	subi	r30, 0x28	; 40
    3ed8:	fd 4d       	sbci	r31, 0xDD	; 221
    3eda:	20 81       	ld	r18, Z
    3edc:	31 81       	ldd	r19, Z+1	; 0x01
    3ede:	26 1b       	sub	r18, r22
    3ee0:	37 0b       	sbc	r19, r23
    3ee2:	87 01       	movw	r16, r14
    3ee4:	2e 15       	cp	r18, r14
    3ee6:	3f 05       	cpc	r19, r15
    3ee8:	08 f4       	brcc	.+2      	; 0x3eec <udi_cdc_multi_read_buf+0x70>
    3eea:	89 01       	movw	r16, r18
	if (copy_nb>size) {
		copy_nb = size;
	}
	memcpy(ptr_buf, &udi_cdc_rx_buf[port][buf_sel][pos], copy_nb);
    3eec:	00 24       	eor	r0, r0
    3eee:	96 95       	lsr	r25
    3ef0:	87 95       	ror	r24
    3ef2:	07 94       	ror	r0
    3ef4:	96 95       	lsr	r25
    3ef6:	87 95       	ror	r24
    3ef8:	07 94       	ror	r0
    3efa:	98 2f       	mov	r25, r24
    3efc:	80 2d       	mov	r24, r0
    3efe:	68 0f       	add	r22, r24
    3f00:	79 1f       	adc	r23, r25
    3f02:	64 52       	subi	r22, 0x24	; 36
    3f04:	7d 4d       	sbci	r23, 0xDD	; 221
    3f06:	a8 01       	movw	r20, r16
    3f08:	c6 01       	movw	r24, r12
    3f0a:	0e 94 ea 34 	call	0x69d4	; 0x69d4 <memcpy>
	udi_cdc_rx_pos[port] += copy_nb;
    3f0e:	80 91 d5 22 	lds	r24, 0x22D5	; 0x8022d5 <udi_cdc_rx_pos>
    3f12:	90 91 d6 22 	lds	r25, 0x22D6	; 0x8022d6 <udi_cdc_rx_pos+0x1>
    3f16:	80 0f       	add	r24, r16
    3f18:	91 1f       	adc	r25, r17
    3f1a:	80 93 d5 22 	sts	0x22D5, r24	; 0x8022d5 <udi_cdc_rx_pos>
    3f1e:	90 93 d6 22 	sts	0x22D6, r25	; 0x8022d6 <udi_cdc_rx_pos+0x1>
	ptr_buf += copy_nb;
    3f22:	c0 0e       	add	r12, r16
    3f24:	d1 1e       	adc	r13, r17
	size -= copy_nb;
    3f26:	e0 1a       	sub	r14, r16
    3f28:	f1 0a       	sbc	r15, r17
	udi_cdc_rx_start(port);
    3f2a:	80 e0       	ldi	r24, 0x00	; 0
    3f2c:	0e 94 2e 1e 	call	0x3c5c	; 0x3c5c <udi_cdc_rx_start>

	if (size) {
    3f30:	e1 14       	cp	r14, r1
    3f32:	f1 04       	cpc	r15, r1
    3f34:	09 f0       	breq	.+2      	; 0x3f38 <udi_cdc_multi_read_buf+0xbc>
    3f36:	af cf       	rjmp	.-162    	; 0x3e96 <udi_cdc_multi_read_buf+0x1a>
		goto udi_cdc_read_buf_loop_wait;
	}
	return 0;
    3f38:	80 e0       	ldi	r24, 0x00	; 0
    3f3a:	90 e0       	ldi	r25, 0x00	; 0
}
    3f3c:	0f 90       	pop	r0
    3f3e:	df 91       	pop	r29
    3f40:	cf 91       	pop	r28
    3f42:	1f 91       	pop	r17
    3f44:	0f 91       	pop	r16
    3f46:	ff 90       	pop	r15
    3f48:	ef 90       	pop	r14
    3f4a:	df 90       	pop	r13
    3f4c:	cf 90       	pop	r12
    3f4e:	08 95       	ret

00003f50 <udi_cdc_read_no_polling>:
	}
	return(nb_avail_data);
}

iram_size_t udi_cdc_read_no_polling(void* buf, iram_size_t size)
{
    3f50:	ef 92       	push	r14
    3f52:	ff 92       	push	r15
    3f54:	0f 93       	push	r16
    3f56:	1f 93       	push	r17
    3f58:	cf 93       	push	r28
    3f5a:	df 93       	push	r29
    3f5c:	1f 92       	push	r1
    3f5e:	1f 92       	push	r1
    3f60:	cd b7       	in	r28, 0x3d	; 61
    3f62:	de b7       	in	r29, 0x3e	; 62
    3f64:	dc 01       	movw	r26, r24
#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	//Data interface not started... exit
	if (!udi_cdc_data_running) {
    3f66:	90 91 5c 23 	lds	r25, 0x235C	; 0x80235c <udi_cdc_data_running>
    3f6a:	99 23       	and	r25, r25
    3f6c:	09 f4       	brne	.+2      	; 0x3f70 <udi_cdc_read_no_polling+0x20>
    3f6e:	45 c0       	rjmp	.+138    	; 0x3ffa <udi_cdc_read_no_polling+0xaa>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    3f70:	8f b7       	in	r24, 0x3f	; 63
    3f72:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    3f74:	f8 94       	cli
	return flags;
    3f76:	89 81       	ldd	r24, Y+1	; 0x01
	}
	
	//Get number of available data
	// Check available data
	flags = cpu_irq_save(); // to protect udi_cdc_rx_pos & udi_cdc_rx_buf_sel
	pos = udi_cdc_rx_pos[port];
    3f78:	40 91 d5 22 	lds	r20, 0x22D5	; 0x8022d5 <udi_cdc_rx_pos>
    3f7c:	50 91 d6 22 	lds	r21, 0x22D6	; 0x8022d6 <udi_cdc_rx_pos+0x1>
	buf_sel = udi_cdc_rx_buf_sel[port];
    3f80:	20 91 d7 22 	lds	r18, 0x22D7	; 0x8022d7 <udi_cdc_rx_buf_sel>
	nb_avail_data = udi_cdc_rx_buf_nb[port][buf_sel] - pos;
    3f84:	30 e0       	ldi	r19, 0x00	; 0
    3f86:	f9 01       	movw	r30, r18
    3f88:	ee 0f       	add	r30, r30
    3f8a:	ff 1f       	adc	r31, r31
    3f8c:	e8 52       	subi	r30, 0x28	; 40
    3f8e:	fd 4d       	sbci	r31, 0xDD	; 221
    3f90:	e0 80       	ld	r14, Z
    3f92:	f1 80       	ldd	r15, Z+1	; 0x01
    3f94:	e4 1a       	sub	r14, r20
    3f96:	f5 0a       	sbc	r15, r21
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    3f98:	8f bf       	out	0x3f, r24	; 63
    3f9a:	06 2f       	mov	r16, r22
    3f9c:	17 2f       	mov	r17, r23
    3f9e:	e0 16       	cp	r14, r16
    3fa0:	f1 06       	cpc	r15, r17
    3fa2:	08 f4       	brcc	.+2      	; 0x3fa6 <udi_cdc_read_no_polling+0x56>
    3fa4:	87 01       	movw	r16, r14
	//If the buffer contains less than the requested number of data,
	//adjust read size
	if(nb_avail_data<size) {
		size = nb_avail_data;
	}
	if(size>0) {
    3fa6:	01 15       	cp	r16, r1
    3fa8:	11 05       	cpc	r17, r1
    3faa:	51 f1       	breq	.+84     	; 0x4000 <__stack+0x1>
    3fac:	cd 01       	movw	r24, r26
		memcpy(ptr_buf, &udi_cdc_rx_buf[port][buf_sel][pos], size);
    3fae:	00 24       	eor	r0, r0
    3fb0:	36 95       	lsr	r19
    3fb2:	27 95       	ror	r18
    3fb4:	07 94       	ror	r0
    3fb6:	36 95       	lsr	r19
    3fb8:	27 95       	ror	r18
    3fba:	07 94       	ror	r0
    3fbc:	32 2f       	mov	r19, r18
    3fbe:	20 2d       	mov	r18, r0
    3fc0:	b9 01       	movw	r22, r18
    3fc2:	64 0f       	add	r22, r20
    3fc4:	75 1f       	adc	r23, r21
    3fc6:	64 52       	subi	r22, 0x24	; 36
    3fc8:	7d 4d       	sbci	r23, 0xDD	; 221
    3fca:	a8 01       	movw	r20, r16
    3fcc:	0e 94 ea 34 	call	0x69d4	; 0x69d4 <memcpy>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    3fd0:	8f b7       	in	r24, 0x3f	; 63
    3fd2:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
    3fd4:	f8 94       	cli
	return flags;
    3fd6:	8a 81       	ldd	r24, Y+2	; 0x02
		flags = cpu_irq_save(); // to protect udi_cdc_rx_pos
		udi_cdc_rx_pos[port] += size;
    3fd8:	20 91 d5 22 	lds	r18, 0x22D5	; 0x8022d5 <udi_cdc_rx_pos>
    3fdc:	30 91 d6 22 	lds	r19, 0x22D6	; 0x8022d6 <udi_cdc_rx_pos+0x1>
    3fe0:	02 0f       	add	r16, r18
    3fe2:	13 1f       	adc	r17, r19
    3fe4:	00 93 d5 22 	sts	0x22D5, r16	; 0x8022d5 <udi_cdc_rx_pos>
    3fe8:	10 93 d6 22 	sts	0x22D6, r17	; 0x8022d6 <udi_cdc_rx_pos+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    3fec:	8f bf       	out	0x3f, r24	; 63
		cpu_irq_restore(flags);
		
		ptr_buf += size;
		udi_cdc_rx_start(port);
    3fee:	80 e0       	ldi	r24, 0x00	; 0
    3ff0:	0e 94 2e 1e 	call	0x3c5c	; 0x3c5c <udi_cdc_rx_start>
	}
	return(nb_avail_data);
    3ff4:	8e 2d       	mov	r24, r14
    3ff6:	9f 2d       	mov	r25, r15
    3ff8:	05 c0       	rjmp	.+10     	; 0x4004 <__stack+0x5>
	port = 0;
#endif

	//Data interface not started... exit
	if (!udi_cdc_data_running) {
		return 0;
    3ffa:	80 e0       	ldi	r24, 0x00	; 0
    3ffc:	90 e0       	ldi	r25, 0x00	; 0
    3ffe:	02 c0       	rjmp	.+4      	; 0x4004 <__stack+0x5>
		cpu_irq_restore(flags);
		
		ptr_buf += size;
		udi_cdc_rx_start(port);
	}
	return(nb_avail_data);
    4000:	8e 2d       	mov	r24, r14
    4002:	9f 2d       	mov	r25, r15
}

iram_size_t udi_cdc_read_no_polling(void* buf, iram_size_t size)
{
	return udi_cdc_multi_read_no_polling(0, buf, size);
}
    4004:	0f 90       	pop	r0
    4006:	0f 90       	pop	r0
    4008:	df 91       	pop	r29
    400a:	cf 91       	pop	r28
    400c:	1f 91       	pop	r17
    400e:	0f 91       	pop	r16
    4010:	ff 90       	pop	r15
    4012:	ef 90       	pop	r14
    4014:	08 95       	ret

00004016 <udi_cdc_read_buf>:

iram_size_t udi_cdc_read_buf(void* buf, iram_size_t size)
{
    4016:	ab 01       	movw	r20, r22
	return udi_cdc_multi_read_buf(0, buf, size);
    4018:	bc 01       	movw	r22, r24
    401a:	80 e0       	ldi	r24, 0x00	; 0
    401c:	0e 94 3e 1f 	call	0x3e7c	; 0x3e7c <udi_cdc_multi_read_buf>
}
    4020:	08 95       	ret

00004022 <udi_cdc_multi_get_free_tx_buffer>:

iram_size_t udi_cdc_multi_get_free_tx_buffer(uint8_t port)
{
    4022:	cf 93       	push	r28
    4024:	df 93       	push	r29
    4026:	1f 92       	push	r1
    4028:	cd b7       	in	r28, 0x3d	; 61
    402a:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    402c:	8f b7       	in	r24, 0x3f	; 63
    402e:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    4030:	f8 94       	cli
	return flags;
    4032:	99 81       	ldd	r25, Y+1	; 0x01
#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	flags = cpu_irq_save();
	buf_sel = udi_cdc_tx_buf_sel[port];
    4034:	80 91 4e 22 	lds	r24, 0x224E	; 0x80224e <udi_cdc_tx_buf_sel>
	buf_sel_nb = udi_cdc_tx_buf_nb[port][buf_sel];
    4038:	e8 2f       	mov	r30, r24
    403a:	f0 e0       	ldi	r31, 0x00	; 0
    403c:	ee 0f       	add	r30, r30
    403e:	ff 1f       	adc	r31, r31
    4040:	e1 5b       	subi	r30, 0xB1	; 177
    4042:	fd 4d       	sbci	r31, 0xDD	; 221
    4044:	20 81       	ld	r18, Z
    4046:	31 81       	ldd	r19, Z+1	; 0x01
	if (buf_sel_nb == UDI_CDC_TX_BUFFERS) {
    4048:	20 34       	cpi	r18, 0x40	; 64
    404a:	31 05       	cpc	r19, r1
    404c:	89 f4       	brne	.+34     	; 0x4070 <udi_cdc_multi_get_free_tx_buffer+0x4e>
		if ((!udi_cdc_tx_trans_ongoing[port])
    404e:	40 91 4b 22 	lds	r20, 0x224B	; 0x80224b <udi_cdc_tx_trans_ongoing>
    4052:	41 11       	cpse	r20, r1
    4054:	0d c0       	rjmp	.+26     	; 0x4070 <udi_cdc_multi_get_free_tx_buffer+0x4e>
			&& (!udi_cdc_tx_both_buf_to_send[port])) {
    4056:	40 91 4a 22 	lds	r20, 0x224A	; 0x80224a <udi_cdc_tx_both_buf_to_send>
    405a:	41 11       	cpse	r20, r1
    405c:	09 c0       	rjmp	.+18     	; 0x4070 <udi_cdc_multi_get_free_tx_buffer+0x4e>
			/* One buffer is full, but the other buffer is not used.
			 * (not used = transfer on-going)
			 * then move to the other buffer to store data */
			udi_cdc_tx_both_buf_to_send[port] = true;
    405e:	21 e0       	ldi	r18, 0x01	; 1
    4060:	20 93 4a 22 	sts	0x224A, r18	; 0x80224a <udi_cdc_tx_both_buf_to_send>
			udi_cdc_tx_buf_sel[port] = (buf_sel == 0)? 1 : 0;
    4064:	81 11       	cpse	r24, r1
    4066:	20 e0       	ldi	r18, 0x00	; 0
    4068:	20 93 4e 22 	sts	0x224E, r18	; 0x80224e <udi_cdc_tx_buf_sel>
			buf_sel_nb = 0;
    406c:	20 e0       	ldi	r18, 0x00	; 0
    406e:	30 e0       	ldi	r19, 0x00	; 0
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    4070:	9f bf       	out	0x3f, r25	; 63
		}
	}
	retval = UDI_CDC_TX_BUFFERS - buf_sel_nb;  
	cpu_irq_restore(flags);
	return retval;
}
    4072:	80 e4       	ldi	r24, 0x40	; 64
    4074:	90 e0       	ldi	r25, 0x00	; 0
    4076:	82 1b       	sub	r24, r18
    4078:	93 0b       	sbc	r25, r19
    407a:	0f 90       	pop	r0
    407c:	df 91       	pop	r29
    407e:	cf 91       	pop	r28
    4080:	08 95       	ret

00004082 <udi_cdc_get_free_tx_buffer>:

iram_size_t udi_cdc_get_free_tx_buffer(void)
{
	return udi_cdc_multi_get_free_tx_buffer(0);
    4082:	80 e0       	ldi	r24, 0x00	; 0
    4084:	0e 94 11 20 	call	0x4022	; 0x4022 <udi_cdc_multi_get_free_tx_buffer>
}
    4088:	08 95       	ret

0000408a <udi_cdc_multi_is_tx_ready>:

bool udi_cdc_multi_is_tx_ready(uint8_t port)
{
	return (udi_cdc_multi_get_free_tx_buffer(port) != 0);
    408a:	0e 94 11 20 	call	0x4022	; 0x4022 <udi_cdc_multi_get_free_tx_buffer>
    408e:	21 e0       	ldi	r18, 0x01	; 1
    4090:	89 2b       	or	r24, r25
    4092:	09 f4       	brne	.+2      	; 0x4096 <udi_cdc_multi_is_tx_ready+0xc>
    4094:	20 e0       	ldi	r18, 0x00	; 0
}
    4096:	82 2f       	mov	r24, r18
    4098:	08 95       	ret

0000409a <udi_cdc_is_tx_ready>:

bool udi_cdc_is_tx_ready(void)
{
	return udi_cdc_multi_is_tx_ready(0);
    409a:	80 e0       	ldi	r24, 0x00	; 0
    409c:	0e 94 45 20 	call	0x408a	; 0x408a <udi_cdc_multi_is_tx_ready>
}
    40a0:	08 95       	ret

000040a2 <udi_cdc_multi_putc>:

int udi_cdc_multi_putc(uint8_t port, int value)
{
    40a2:	ff 92       	push	r15
    40a4:	0f 93       	push	r16
    40a6:	1f 93       	push	r17
    40a8:	cf 93       	push	r28
    40aa:	df 93       	push	r29
    40ac:	1f 92       	push	r1
    40ae:	cd b7       	in	r28, 0x3d	; 61
    40b0:	de b7       	in	r29, 0x3e	; 62
    40b2:	f6 2e       	mov	r15, r22
    40b4:	17 2f       	mov	r17, r23

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	b_databit_9 = (9 == udi_cdc_line_coding[port].bDataBits);
    40b6:	01 e0       	ldi	r16, 0x01	; 1
    40b8:	80 91 74 23 	lds	r24, 0x2374	; 0x802374 <udi_cdc_line_coding+0x6>
    40bc:	89 30       	cpi	r24, 0x09	; 9
    40be:	09 f0       	breq	.+2      	; 0x40c2 <udi_cdc_multi_putc+0x20>
    40c0:	00 e0       	ldi	r16, 0x00	; 0

udi_cdc_putc_process_one_byte:
	// Check available space
	if (!udi_cdc_multi_is_tx_ready(port)) {
    40c2:	80 e0       	ldi	r24, 0x00	; 0
    40c4:	0e 94 45 20 	call	0x408a	; 0x408a <udi_cdc_multi_is_tx_ready>
    40c8:	81 11       	cpse	r24, r1
    40ca:	07 c0       	rjmp	.+14     	; 0x40da <udi_cdc_multi_putc+0x38>
		if (!udi_cdc_data_running) {
    40cc:	80 91 5c 23 	lds	r24, 0x235C	; 0x80235c <udi_cdc_data_running>
    40d0:	81 11       	cpse	r24, r1
    40d2:	f7 cf       	rjmp	.-18     	; 0x40c2 <udi_cdc_multi_putc+0x20>
			return false;
    40d4:	80 e0       	ldi	r24, 0x00	; 0
    40d6:	90 e0       	ldi	r25, 0x00	; 0
    40d8:	2c c0       	rjmp	.+88     	; 0x4132 <udi_cdc_multi_putc+0x90>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    40da:	8f b7       	in	r24, 0x3f	; 63
    40dc:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    40de:	f8 94       	cli
	return flags;
    40e0:	49 81       	ldd	r20, Y+1	; 0x01
		goto udi_cdc_putc_process_one_byte;
	}

	// Write value
	flags = cpu_irq_save();
	buf_sel = udi_cdc_tx_buf_sel[port];
    40e2:	80 91 4e 22 	lds	r24, 0x224E	; 0x80224e <udi_cdc_tx_buf_sel>
	udi_cdc_tx_buf[port][buf_sel][udi_cdc_tx_buf_nb[port][buf_sel]++] = value;
    40e6:	90 e0       	ldi	r25, 0x00	; 0
    40e8:	fc 01       	movw	r30, r24
    40ea:	ee 0f       	add	r30, r30
    40ec:	ff 1f       	adc	r31, r31
    40ee:	e1 5b       	subi	r30, 0xB1	; 177
    40f0:	fd 4d       	sbci	r31, 0xDD	; 221
    40f2:	20 81       	ld	r18, Z
    40f4:	31 81       	ldd	r19, Z+1	; 0x01
    40f6:	b9 01       	movw	r22, r18
    40f8:	6f 5f       	subi	r22, 0xFF	; 255
    40fa:	7f 4f       	sbci	r23, 0xFF	; 255
    40fc:	60 83       	st	Z, r22
    40fe:	71 83       	std	Z+1, r23	; 0x01
    4100:	00 24       	eor	r0, r0
    4102:	96 95       	lsr	r25
    4104:	87 95       	ror	r24
    4106:	07 94       	ror	r0
    4108:	96 95       	lsr	r25
    410a:	87 95       	ror	r24
    410c:	07 94       	ror	r0
    410e:	98 2f       	mov	r25, r24
    4110:	80 2d       	mov	r24, r0
    4112:	8c 5a       	subi	r24, 0xAC	; 172
    4114:	9d 4d       	sbci	r25, 0xDD	; 221
    4116:	fc 01       	movw	r30, r24
    4118:	e2 0f       	add	r30, r18
    411a:	f3 1f       	adc	r31, r19
    411c:	f0 82       	st	Z, r15
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    411e:	4f bf       	out	0x3f, r20	; 63
	cpu_irq_restore(flags);

	if (b_databit_9) {
    4120:	00 23       	and	r16, r16
    4122:	29 f0       	breq	.+10     	; 0x412e <udi_cdc_multi_putc+0x8c>
		// Send MSB
		b_databit_9 = false;
		value = value >> 8;
    4124:	f1 2e       	mov	r15, r17
    4126:	11 0f       	add	r17, r17
    4128:	11 0b       	sbc	r17, r17
	udi_cdc_tx_buf[port][buf_sel][udi_cdc_tx_buf_nb[port][buf_sel]++] = value;
	cpu_irq_restore(flags);

	if (b_databit_9) {
		// Send MSB
		b_databit_9 = false;
    412a:	00 e0       	ldi	r16, 0x00	; 0
		value = value >> 8;
		goto udi_cdc_putc_process_one_byte;
    412c:	ca cf       	rjmp	.-108    	; 0x40c2 <udi_cdc_multi_putc+0x20>
	}
	return true;
    412e:	81 e0       	ldi	r24, 0x01	; 1
    4130:	90 e0       	ldi	r25, 0x00	; 0
}
    4132:	0f 90       	pop	r0
    4134:	df 91       	pop	r29
    4136:	cf 91       	pop	r28
    4138:	1f 91       	pop	r17
    413a:	0f 91       	pop	r16
    413c:	ff 90       	pop	r15
    413e:	08 95       	ret

00004140 <udi_cdc_putc>:

int udi_cdc_putc(int value)
{
	return udi_cdc_multi_putc(0, value);
    4140:	bc 01       	movw	r22, r24
    4142:	80 e0       	ldi	r24, 0x00	; 0
    4144:	0e 94 51 20 	call	0x40a2	; 0x40a2 <udi_cdc_multi_putc>
}
    4148:	08 95       	ret

0000414a <udi_cdc_multi_write_buf>:

iram_size_t udi_cdc_multi_write_buf(uint8_t port, const void* buf, iram_size_t size)
{
    414a:	5f 92       	push	r5
    414c:	6f 92       	push	r6
    414e:	7f 92       	push	r7
    4150:	8f 92       	push	r8
    4152:	9f 92       	push	r9
    4154:	af 92       	push	r10
    4156:	bf 92       	push	r11
    4158:	cf 92       	push	r12
    415a:	df 92       	push	r13
    415c:	ef 92       	push	r14
    415e:	ff 92       	push	r15
    4160:	0f 93       	push	r16
    4162:	1f 93       	push	r17
    4164:	cf 93       	push	r28
    4166:	df 93       	push	r29
    4168:	1f 92       	push	r1
    416a:	cd b7       	in	r28, 0x3d	; 61
    416c:	de b7       	in	r29, 0x3e	; 62
    416e:	4b 01       	movw	r8, r22
    4170:	5a 01       	movw	r10, r20

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	if (9 == udi_cdc_line_coding[port].bDataBits) {
    4172:	80 91 74 23 	lds	r24, 0x2374	; 0x802374 <udi_cdc_line_coding+0x6>
    4176:	89 30       	cpi	r24, 0x09	; 9
    4178:	11 f4       	brne	.+4      	; 0x417e <udi_cdc_multi_write_buf+0x34>
		size *=2;
    417a:	aa 0c       	add	r10, r10
    417c:	bb 1c       	adc	r11, r11

	// Write values
	flags = cpu_irq_save();
	buf_sel = udi_cdc_tx_buf_sel[port];
	buf_nb = udi_cdc_tx_buf_nb[port][buf_sel];
	copy_nb = UDI_CDC_TX_BUFFERS - buf_nb;
    417e:	68 94       	set
    4180:	66 24       	eor	r6, r6
    4182:	66 f8       	bld	r6, 6
    4184:	71 2c       	mov	r7, r1
		size *=2;
	}

udi_cdc_write_buf_loop_wait:
	// Check available space
	if (!udi_cdc_multi_is_tx_ready(port)) {
    4186:	80 e0       	ldi	r24, 0x00	; 0
    4188:	0e 94 45 20 	call	0x408a	; 0x408a <udi_cdc_multi_is_tx_ready>
    418c:	81 11       	cpse	r24, r1
    418e:	07 c0       	rjmp	.+14     	; 0x419e <udi_cdc_multi_write_buf+0x54>
		if (!udi_cdc_data_running) {
    4190:	80 91 5c 23 	lds	r24, 0x235C	; 0x80235c <udi_cdc_data_running>
    4194:	81 11       	cpse	r24, r1
    4196:	f7 cf       	rjmp	.-18     	; 0x4186 <udi_cdc_multi_write_buf+0x3c>
    4198:	8a 2d       	mov	r24, r10
    419a:	9b 2d       	mov	r25, r11
    419c:	3a c0       	rjmp	.+116    	; 0x4212 <udi_cdc_multi_write_buf+0xc8>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    419e:	8f b7       	in	r24, 0x3f	; 63
    41a0:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    41a2:	f8 94       	cli
	return flags;
    41a4:	59 80       	ldd	r5, Y+1	; 0x01
		goto udi_cdc_write_buf_loop_wait;
	}

	// Write values
	flags = cpu_irq_save();
	buf_sel = udi_cdc_tx_buf_sel[port];
    41a6:	00 91 4e 22 	lds	r16, 0x224E	; 0x80224e <udi_cdc_tx_buf_sel>
	buf_nb = udi_cdc_tx_buf_nb[port][buf_sel];
    41aa:	10 e0       	ldi	r17, 0x00	; 0
    41ac:	f8 01       	movw	r30, r16
    41ae:	ee 0f       	add	r30, r30
    41b0:	ff 1f       	adc	r31, r31
    41b2:	e1 5b       	subi	r30, 0xB1	; 177
    41b4:	fd 4d       	sbci	r31, 0xDD	; 221
    41b6:	e0 80       	ld	r14, Z
    41b8:	f1 80       	ldd	r15, Z+1	; 0x01
	copy_nb = UDI_CDC_TX_BUFFERS - buf_nb;
    41ba:	c3 01       	movw	r24, r6
    41bc:	8e 19       	sub	r24, r14
    41be:	9f 09       	sbc	r25, r15
    41c0:	65 01       	movw	r12, r10
    41c2:	8a 15       	cp	r24, r10
    41c4:	9b 05       	cpc	r25, r11
    41c6:	08 f4       	brcc	.+2      	; 0x41ca <udi_cdc_multi_write_buf+0x80>
    41c8:	6c 01       	movw	r12, r24
	if (copy_nb > size) {
		copy_nb = size;
	}
	memcpy(&udi_cdc_tx_buf[port][buf_sel][buf_nb], ptr_buf, copy_nb);
    41ca:	c8 01       	movw	r24, r16
    41cc:	00 24       	eor	r0, r0
    41ce:	96 95       	lsr	r25
    41d0:	87 95       	ror	r24
    41d2:	07 94       	ror	r0
    41d4:	96 95       	lsr	r25
    41d6:	87 95       	ror	r24
    41d8:	07 94       	ror	r0
    41da:	98 2f       	mov	r25, r24
    41dc:	80 2d       	mov	r24, r0
    41de:	8e 0d       	add	r24, r14
    41e0:	9f 1d       	adc	r25, r15
    41e2:	a6 01       	movw	r20, r12
    41e4:	b4 01       	movw	r22, r8
    41e6:	8c 5a       	subi	r24, 0xAC	; 172
    41e8:	9d 4d       	sbci	r25, 0xDD	; 221
    41ea:	0e 94 ea 34 	call	0x69d4	; 0x69d4 <memcpy>
	udi_cdc_tx_buf_nb[port][buf_sel] = buf_nb + copy_nb;
    41ee:	00 0f       	add	r16, r16
    41f0:	11 1f       	adc	r17, r17
    41f2:	f8 01       	movw	r30, r16
    41f4:	e1 5b       	subi	r30, 0xB1	; 177
    41f6:	fd 4d       	sbci	r31, 0xDD	; 221
    41f8:	ec 0c       	add	r14, r12
    41fa:	fd 1c       	adc	r15, r13
    41fc:	e0 82       	st	Z, r14
    41fe:	f1 82       	std	Z+1, r15	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    4200:	5f be       	out	0x3f, r5	; 63
	cpu_irq_restore(flags);

	// Update buffer pointer
	ptr_buf = ptr_buf + copy_nb;
    4202:	8c 0c       	add	r8, r12
    4204:	9d 1c       	adc	r9, r13
	size -= copy_nb;
    4206:	ac 18       	sub	r10, r12
    4208:	bd 08       	sbc	r11, r13

	if (size) {
    420a:	09 f0       	breq	.+2      	; 0x420e <udi_cdc_multi_write_buf+0xc4>
    420c:	bc cf       	rjmp	.-136    	; 0x4186 <udi_cdc_multi_write_buf+0x3c>
		goto udi_cdc_write_buf_loop_wait;
	}

	return 0;
    420e:	80 e0       	ldi	r24, 0x00	; 0
    4210:	90 e0       	ldi	r25, 0x00	; 0
}
    4212:	0f 90       	pop	r0
    4214:	df 91       	pop	r29
    4216:	cf 91       	pop	r28
    4218:	1f 91       	pop	r17
    421a:	0f 91       	pop	r16
    421c:	ff 90       	pop	r15
    421e:	ef 90       	pop	r14
    4220:	df 90       	pop	r13
    4222:	cf 90       	pop	r12
    4224:	bf 90       	pop	r11
    4226:	af 90       	pop	r10
    4228:	9f 90       	pop	r9
    422a:	8f 90       	pop	r8
    422c:	7f 90       	pop	r7
    422e:	6f 90       	pop	r6
    4230:	5f 90       	pop	r5
    4232:	08 95       	ret

00004234 <udi_cdc_write_buf>:

iram_size_t udi_cdc_write_buf(const void* buf, iram_size_t size)
{
    4234:	ab 01       	movw	r20, r22
	return udi_cdc_multi_write_buf(0, buf, size);
    4236:	bc 01       	movw	r22, r24
    4238:	80 e0       	ldi	r24, 0x00	; 0
    423a:	0e 94 a5 20 	call	0x414a	; 0x414a <udi_cdc_multi_write_buf>
}
    423e:	08 95       	ret

00004240 <udc_next_desc_in_iface>:
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
			udc_ptr_conf->desc +
			le16_to_cpu(udc_ptr_conf->desc->wTotalLength));
    4240:	e0 91 7a 23 	lds	r30, 0x237A	; 0x80237a <udc_ptr_conf>
    4244:	f0 91 7b 23 	lds	r31, 0x237B	; 0x80237b <udc_ptr_conf+0x1>
    4248:	01 90       	ld	r0, Z+
    424a:	f0 81       	ld	r31, Z
    424c:	e0 2d       	mov	r30, r0
 *
 * \return address after the last byte of USB Configuration descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
    424e:	22 81       	ldd	r18, Z+2	; 0x02
    4250:	33 81       	ldd	r19, Z+3	; 0x03
    4252:	2e 0f       	add	r18, r30
    4254:	3f 1f       	adc	r19, r31
{
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_eof_desc;

	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
    4256:	fc 01       	movw	r30, r24
    4258:	40 81       	ld	r20, Z
    425a:	e4 0f       	add	r30, r20
    425c:	f1 1d       	adc	r31, r1
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
    425e:	e2 17       	cp	r30, r18
    4260:	f3 07       	cpc	r31, r19
    4262:	a0 f4       	brcc	.+40     	; 0x428c <udc_next_desc_in_iface+0x4c>
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
    4264:	81 81       	ldd	r24, Z+1	; 0x01
    4266:	84 30       	cpi	r24, 0x04	; 4
    4268:	a1 f0       	breq	.+40     	; 0x4292 <udc_next_desc_in_iface+0x52>
			break; // End of global interface descriptor
		}
		if (desc_id == desc->bDescriptorType) {
    426a:	86 13       	cpse	r24, r22
    426c:	06 c0       	rjmp	.+12     	; 0x427a <udc_next_desc_in_iface+0x3a>
    426e:	14 c0       	rjmp	.+40     	; 0x4298 <udc_next_desc_in_iface+0x58>
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
    4270:	81 81       	ldd	r24, Z+1	; 0x01
    4272:	84 30       	cpi	r24, 0x04	; 4
    4274:	a1 f0       	breq	.+40     	; 0x429e <udc_next_desc_in_iface+0x5e>
			break; // End of global interface descriptor
		}
		if (desc_id == desc->bDescriptorType) {
    4276:	86 17       	cp	r24, r22
    4278:	a9 f0       	breq	.+42     	; 0x42a4 <udc_next_desc_in_iface+0x64>
			return desc; // Specific descriptor found
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
    427a:	80 81       	ld	r24, Z
    427c:	e8 0f       	add	r30, r24
    427e:	f1 1d       	adc	r31, r1
	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
    4280:	e2 17       	cp	r30, r18
    4282:	f3 07       	cpc	r31, r19
    4284:	a8 f3       	brcs	.-22     	; 0x4270 <udc_next_desc_in_iface+0x30>
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
				desc->bLength);
	}
	return NULL; // No specific descriptor found
    4286:	80 e0       	ldi	r24, 0x00	; 0
    4288:	90 e0       	ldi	r25, 0x00	; 0
    428a:	08 95       	ret
    428c:	80 e0       	ldi	r24, 0x00	; 0
    428e:	90 e0       	ldi	r25, 0x00	; 0
    4290:	08 95       	ret
    4292:	80 e0       	ldi	r24, 0x00	; 0
    4294:	90 e0       	ldi	r25, 0x00	; 0
    4296:	08 95       	ret
{
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_eof_desc;

	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
    4298:	8e 2f       	mov	r24, r30
    429a:	9f 2f       	mov	r25, r31
    429c:	08 95       	ret
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
				desc->bLength);
	}
	return NULL; // No specific descriptor found
    429e:	80 e0       	ldi	r24, 0x00	; 0
    42a0:	90 e0       	ldi	r25, 0x00	; 0
    42a2:	08 95       	ret
		}
		if (desc_id == desc->bDescriptorType) {
			return desc; // Specific descriptor found
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
    42a4:	8e 2f       	mov	r24, r30
    42a6:	9f 2f       	mov	r25, r31
				desc->bLength);
	}
	return NULL; // No specific descriptor found
}
    42a8:	08 95       	ret

000042aa <udc_valid_address>:
 * \brief Change the address of device
 * Callback called at the end of request set address
 */
static void udc_valid_address(void)
{
	udd_set_address(udd_g_ctrlreq.req.wValue & 0x7F);
    42aa:	80 91 c3 24 	lds	r24, 0x24C3	; 0x8024c3 <udd_g_ctrlreq+0x2>
    42ae:	8f 77       	andi	r24, 0x7F	; 127
    42b0:	0e 94 0d 29 	call	0x521a	; 0x521a <udd_set_address>
    42b4:	08 95       	ret

000042b6 <udc_update_iface_desc>:
 */
static bool udc_update_iface_desc(uint8_t iface_num, uint8_t setting_num)
{
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_end_desc;

	if (0 == udc_num_configuration) {
    42b6:	90 91 7c 23 	lds	r25, 0x237C	; 0x80237c <udc_num_configuration>
    42ba:	99 23       	and	r25, r25
    42bc:	81 f1       	breq	.+96     	; 0x431e <udc_update_iface_desc+0x68>
		return false;
	}

	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    42be:	e0 91 7a 23 	lds	r30, 0x237A	; 0x80237a <udc_ptr_conf>
    42c2:	f0 91 7b 23 	lds	r31, 0x237B	; 0x80237b <udc_ptr_conf+0x1>
    42c6:	01 90       	ld	r0, Z+
    42c8:	f0 81       	ld	r31, Z
    42ca:	e0 2d       	mov	r30, r0
    42cc:	94 81       	ldd	r25, Z+4	; 0x04
    42ce:	89 17       	cp	r24, r25
    42d0:	40 f5       	brcc	.+80     	; 0x4322 <udc_update_iface_desc+0x6c>
		return false;
	}

	// Start at the beginning of configuration descriptor
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
    42d2:	e0 93 78 23 	sts	0x2378, r30	; 0x802378 <udc_ptr_iface>
    42d6:	f0 93 79 23 	sts	0x2379, r31	; 0x802379 <udc_ptr_iface+0x1>
 *
 * \return address after the last byte of USB Configuration descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
    42da:	22 81       	ldd	r18, Z+2	; 0x02
    42dc:	33 81       	ldd	r19, Z+3	; 0x03
    42de:	2e 0f       	add	r18, r30
    42e0:	3f 1f       	adc	r19, r31
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
	while (ptr_end_desc >
    42e2:	e2 17       	cp	r30, r18
    42e4:	f3 07       	cpc	r31, r19
    42e6:	f8 f4       	brcc	.+62     	; 0x4326 <udc_update_iface_desc+0x70>
			(UDC_DESC_STORAGE usb_conf_desc_t *) udc_ptr_iface) {
		if (USB_DT_INTERFACE == udc_ptr_iface->bDescriptorType) {
    42e8:	91 81       	ldd	r25, Z+1	; 0x01
    42ea:	94 30       	cpi	r25, 0x04	; 4
    42ec:	61 f4       	brne	.+24     	; 0x4306 <udc_update_iface_desc+0x50>
			// A interface descriptor is found
			// Check interface and alternate setting number
			if ((iface_num == udc_ptr_iface->bInterfaceNumber) &&
    42ee:	92 81       	ldd	r25, Z+2	; 0x02
    42f0:	89 13       	cpse	r24, r25
    42f2:	09 c0       	rjmp	.+18     	; 0x4306 <udc_update_iface_desc+0x50>
    42f4:	93 81       	ldd	r25, Z+3	; 0x03
    42f6:	96 13       	cpse	r25, r22
    42f8:	06 c0       	rjmp	.+12     	; 0x4306 <udc_update_iface_desc+0x50>
    42fa:	e0 93 78 23 	sts	0x2378, r30	; 0x802378 <udc_ptr_iface>
    42fe:	f0 93 79 23 	sts	0x2379, r31	; 0x802379 <udc_ptr_iface+0x1>
					(setting_num ==
					udc_ptr_iface->bAlternateSetting)) {
				return true; // Interface found
    4302:	81 e0       	ldi	r24, 0x01	; 1
    4304:	08 95       	ret
			}
		}
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
    4306:	90 81       	ld	r25, Z
    4308:	e9 0f       	add	r30, r25
    430a:	f1 1d       	adc	r31, r1
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
	while (ptr_end_desc >
    430c:	e2 17       	cp	r30, r18
    430e:	f3 07       	cpc	r31, r19
    4310:	58 f3       	brcs	.-42     	; 0x42e8 <udc_update_iface_desc+0x32>
    4312:	e0 93 78 23 	sts	0x2378, r30	; 0x802378 <udc_ptr_iface>
    4316:	f0 93 79 23 	sts	0x2379, r31	; 0x802379 <udc_ptr_iface+0x1>
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
				(uint8_t *) udc_ptr_iface +
				udc_ptr_iface->bLength);
	}
	return false; // Interface not found
    431a:	80 e0       	ldi	r24, 0x00	; 0
    431c:	08 95       	ret
static bool udc_update_iface_desc(uint8_t iface_num, uint8_t setting_num)
{
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_end_desc;

	if (0 == udc_num_configuration) {
		return false;
    431e:	80 e0       	ldi	r24, 0x00	; 0
    4320:	08 95       	ret
	}

	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
		return false;
    4322:	80 e0       	ldi	r24, 0x00	; 0
    4324:	08 95       	ret
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
				(uint8_t *) udc_ptr_iface +
				udc_ptr_iface->bLength);
	}
	return false; // Interface not found
    4326:	80 e0       	ldi	r24, 0x00	; 0
}
    4328:	08 95       	ret

0000432a <udc_iface_disable>:
 * \param iface_num     Interface number to disable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_disable(uint8_t iface_num)
{
    432a:	ef 92       	push	r14
    432c:	ff 92       	push	r15
    432e:	1f 93       	push	r17
    4330:	cf 93       	push	r28
    4332:	df 93       	push	r29
    4334:	c8 2f       	mov	r28, r24
	udi_api_t UDC_DESC_STORAGE *udi_api;

	// Select first alternate setting of the interface
	// to update udc_ptr_iface before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    4336:	60 e0       	ldi	r22, 0x00	; 0
    4338:	0e 94 5b 21 	call	0x42b6	; 0x42b6 <udc_update_iface_desc>
    433c:	18 2f       	mov	r17, r24
    433e:	88 23       	and	r24, r24
    4340:	91 f1       	breq	.+100    	; 0x43a6 <udc_iface_disable+0x7c>
		return false;
	}

	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    4342:	a0 91 7a 23 	lds	r26, 0x237A	; 0x80237a <udc_ptr_conf>
    4346:	b0 91 7b 23 	lds	r27, 0x237B	; 0x80237b <udc_ptr_conf+0x1>
    434a:	ec 2f       	mov	r30, r28
    434c:	f0 e0       	ldi	r31, 0x00	; 0
    434e:	ee 0f       	add	r30, r30
    4350:	ff 1f       	adc	r31, r31
    4352:	12 96       	adiw	r26, 0x02	; 2
    4354:	8d 91       	ld	r24, X+
    4356:	9c 91       	ld	r25, X
    4358:	13 97       	sbiw	r26, 0x03	; 3
    435a:	e8 0f       	add	r30, r24
    435c:	f9 1f       	adc	r31, r25
    435e:	e0 80       	ld	r14, Z
    4360:	f1 80       	ldd	r15, Z+1	; 0x01

#if (0!=USB_DEVICE_MAX_EP)
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    4362:	d7 01       	movw	r26, r14
    4364:	16 96       	adiw	r26, 0x06	; 6
    4366:	ed 91       	ld	r30, X+
    4368:	fc 91       	ld	r31, X
    436a:	17 97       	sbiw	r26, 0x07	; 7
    436c:	19 95       	eicall
    436e:	68 2f       	mov	r22, r24
    4370:	8c 2f       	mov	r24, r28
    4372:	0e 94 5b 21 	call	0x42b6	; 0x42b6 <udc_update_iface_desc>
    4376:	18 2f       	mov	r17, r24
    4378:	88 23       	and	r24, r24
    437a:	a9 f0       	breq	.+42     	; 0x43a6 <udc_iface_disable+0x7c>
	}

	// Start at the beginning of interface descriptor
	{
		usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
    437c:	c0 91 78 23 	lds	r28, 0x2378	; 0x802378 <udc_ptr_iface>
    4380:	d0 91 79 23 	lds	r29, 0x2379	; 0x802379 <udc_ptr_iface+0x1>
		while (1) {
			// Search Endpoint descriptor included in global interface descriptor
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
    4384:	65 e0       	ldi	r22, 0x05	; 5
    4386:	ce 01       	movw	r24, r28
    4388:	0e 94 20 21 	call	0x4240	; 0x4240 <udc_next_desc_in_iface>
    438c:	ec 01       	movw	r28, r24
					udc_next_desc_in_iface((UDC_DESC_STORAGE
					usb_conf_desc_t *)
					ep_desc, USB_DT_ENDPOINT);
			if (NULL == ep_desc) {
    438e:	89 2b       	or	r24, r25
    4390:	21 f0       	breq	.+8      	; 0x439a <udc_iface_disable+0x70>
				break;
			}
			// Free the endpoint used by the interface
			udd_ep_free(ep_desc->bEndpointAddress);
    4392:	8a 81       	ldd	r24, Y+2	; 0x02
    4394:	0e 94 3f 2b 	call	0x567e	; 0x567e <udd_ep_free>
		}
    4398:	f5 cf       	rjmp	.-22     	; 0x4384 <udc_iface_disable+0x5a>
	}
#endif

	// Disable interface
	udi_api->disable();
    439a:	d7 01       	movw	r26, r14
    439c:	12 96       	adiw	r26, 0x02	; 2
    439e:	ed 91       	ld	r30, X+
    43a0:	fc 91       	ld	r31, X
    43a2:	13 97       	sbiw	r26, 0x03	; 3
    43a4:	19 95       	eicall
	return true;
}
    43a6:	81 2f       	mov	r24, r17
    43a8:	df 91       	pop	r29
    43aa:	cf 91       	pop	r28
    43ac:	1f 91       	pop	r17
    43ae:	ff 90       	pop	r15
    43b0:	ef 90       	pop	r14
    43b2:	08 95       	ret

000043b4 <udc_iface_enable>:
 * \param setting_num   Setting number to enable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_enable(uint8_t iface_num, uint8_t setting_num)
{
    43b4:	1f 93       	push	r17
    43b6:	cf 93       	push	r28
    43b8:	df 93       	push	r29
    43ba:	18 2f       	mov	r17, r24
	// Select the interface descriptor
	if (!udc_update_iface_desc(iface_num, setting_num)) {
    43bc:	0e 94 5b 21 	call	0x42b6	; 0x42b6 <udc_update_iface_desc>
    43c0:	88 23       	and	r24, r24
    43c2:	49 f1       	breq	.+82     	; 0x4416 <udc_iface_enable+0x62>

#if (0!=USB_DEVICE_MAX_EP)
	usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;

	// Start at the beginning of the global interface descriptor
	ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
    43c4:	c0 91 78 23 	lds	r28, 0x2378	; 0x802378 <udc_ptr_iface>
    43c8:	d0 91 79 23 	lds	r29, 0x2379	; 0x802379 <udc_ptr_iface+0x1>
	while (1) {
		// Search Endpoint descriptor included in the global interface descriptor
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
    43cc:	65 e0       	ldi	r22, 0x05	; 5
    43ce:	ce 01       	movw	r24, r28
    43d0:	0e 94 20 21 	call	0x4240	; 0x4240 <udc_next_desc_in_iface>
    43d4:	ec 01       	movw	r28, r24
				udc_next_desc_in_iface((UDC_DESC_STORAGE
						usb_conf_desc_t *) ep_desc,
				USB_DT_ENDPOINT);
		if (NULL == ep_desc)
    43d6:	89 2b       	or	r24, r25
    43d8:	49 f0       	breq	.+18     	; 0x43ec <udc_iface_enable+0x38>
			break;
		// Alloc the endpoint used by the interface
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
    43da:	4c 81       	ldd	r20, Y+4	; 0x04
    43dc:	5d 81       	ldd	r21, Y+5	; 0x05
    43de:	6b 81       	ldd	r22, Y+3	; 0x03
    43e0:	8a 81       	ldd	r24, Y+2	; 0x02
    43e2:	0e 94 32 29 	call	0x5264	; 0x5264 <udd_ep_alloc>
    43e6:	81 11       	cpse	r24, r1
    43e8:	f1 cf       	rjmp	.-30     	; 0x43cc <udc_iface_enable+0x18>
    43ea:	15 c0       	rjmp	.+42     	; 0x4416 <udc_iface_enable+0x62>
			return false;
		}
	}
#endif
	// Enable the interface
	return udc_ptr_conf->udi_apis[iface_num]->enable();
    43ec:	a0 91 7a 23 	lds	r26, 0x237A	; 0x80237a <udc_ptr_conf>
    43f0:	b0 91 7b 23 	lds	r27, 0x237B	; 0x80237b <udc_ptr_conf+0x1>
    43f4:	e1 2f       	mov	r30, r17
    43f6:	f0 e0       	ldi	r31, 0x00	; 0
    43f8:	ee 0f       	add	r30, r30
    43fa:	ff 1f       	adc	r31, r31
    43fc:	12 96       	adiw	r26, 0x02	; 2
    43fe:	8d 91       	ld	r24, X+
    4400:	9c 91       	ld	r25, X
    4402:	13 97       	sbiw	r26, 0x03	; 3
    4404:	e8 0f       	add	r30, r24
    4406:	f9 1f       	adc	r31, r25
    4408:	01 90       	ld	r0, Z+
    440a:	f0 81       	ld	r31, Z
    440c:	e0 2d       	mov	r30, r0
    440e:	01 90       	ld	r0, Z+
    4410:	f0 81       	ld	r31, Z
    4412:	e0 2d       	mov	r30, r0
    4414:	19 95       	eicall
}
    4416:	df 91       	pop	r29
    4418:	cf 91       	pop	r28
    441a:	1f 91       	pop	r17
    441c:	08 95       	ret

0000441e <udc_get_interface_desc>:
//! @}

usb_iface_desc_t UDC_DESC_STORAGE *udc_get_interface_desc(void)
{
	return udc_ptr_iface;
}
    441e:	80 91 78 23 	lds	r24, 0x2378	; 0x802378 <udc_ptr_iface>
    4422:	90 91 79 23 	lds	r25, 0x2379	; 0x802379 <udc_ptr_iface+0x1>
    4426:	08 95       	ret

00004428 <udc_start>:

/*! \brief Start the USB Device stack
 */
void udc_start(void)
{
	udd_enable();
    4428:	0e 94 7f 28 	call	0x50fe	; 0x50fe <udd_enable>
    442c:	08 95       	ret

0000442e <udc_reset>:
/**
 * \brief Reset the current configuration of the USB device,
 * This routines can be called by UDD when a RESET on the USB line occurs.
 */
void udc_reset(void)
{
    442e:	cf 93       	push	r28
	uint8_t iface_num;

	if (udc_num_configuration) {
    4430:	80 91 7c 23 	lds	r24, 0x237C	; 0x80237c <udc_num_configuration>
    4434:	88 23       	and	r24, r24
    4436:	c9 f0       	breq	.+50     	; 0x446a <udc_reset+0x3c>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    4438:	e0 91 7a 23 	lds	r30, 0x237A	; 0x80237a <udc_ptr_conf>
    443c:	f0 91 7b 23 	lds	r31, 0x237B	; 0x80237b <udc_ptr_conf+0x1>
    4440:	01 90       	ld	r0, Z+
    4442:	f0 81       	ld	r31, Z
    4444:	e0 2d       	mov	r30, r0
void udc_reset(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    4446:	84 81       	ldd	r24, Z+4	; 0x04
    4448:	88 23       	and	r24, r24
    444a:	79 f0       	breq	.+30     	; 0x446a <udc_reset+0x3c>
    444c:	c0 e0       	ldi	r28, 0x00	; 0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			udc_iface_disable(iface_num);
    444e:	8c 2f       	mov	r24, r28
    4450:	0e 94 95 21 	call	0x432a	; 0x432a <udc_iface_disable>
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
    4454:	cf 5f       	subi	r28, 0xFF	; 255
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    4456:	e0 91 7a 23 	lds	r30, 0x237A	; 0x80237a <udc_ptr_conf>
    445a:	f0 91 7b 23 	lds	r31, 0x237B	; 0x80237b <udc_ptr_conf+0x1>
    445e:	01 90       	ld	r0, Z+
    4460:	f0 81       	ld	r31, Z
    4462:	e0 2d       	mov	r30, r0
void udc_reset(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    4464:	84 81       	ldd	r24, Z+4	; 0x04
    4466:	c8 17       	cp	r28, r24
    4468:	90 f3       	brcs	.-28     	; 0x444e <udc_reset+0x20>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			udc_iface_disable(iface_num);
		}
	}
	udc_num_configuration = 0;
    446a:	10 92 7c 23 	sts	0x237C, r1	; 0x80237c <udc_num_configuration>
	if (CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP) & udc_device_status) {
		// Remote wakeup is enabled then disable it
		UDC_REMOTEWAKEUP_DISABLE();
	}
#endif
	udc_device_status =
    446e:	81 e0       	ldi	r24, 0x01	; 1
    4470:	90 e0       	ldi	r25, 0x00	; 0
    4472:	80 93 80 23 	sts	0x2380, r24	; 0x802380 <udc_device_status>
    4476:	90 93 81 23 	sts	0x2381, r25	; 0x802381 <udc_device_status+0x1>
#if (USB_DEVICE_ATTR & USB_CONFIG_ATTR_SELF_POWERED)
			CPU_TO_LE16(USB_DEV_STATUS_SELF_POWERED);
#else
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}
    447a:	cf 91       	pop	r28
    447c:	08 95       	ret

0000447e <udc_stop>:

/*! \brief Stop the USB Device stack
 */
void udc_stop(void)
{
	udd_disable();
    447e:	0e 94 21 28 	call	0x5042	; 0x5042 <udd_disable>
	udc_reset();
    4482:	0e 94 17 22 	call	0x442e	; 0x442e <udc_reset>
    4486:	08 95       	ret

00004488 <udc_sof_notify>:
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}

void udc_sof_notify(void)
{
    4488:	cf 93       	push	r28
	uint8_t iface_num;

	if (udc_num_configuration) {
    448a:	80 91 7c 23 	lds	r24, 0x237C	; 0x80237c <udc_num_configuration>
    448e:	88 23       	and	r24, r24
    4490:	49 f1       	breq	.+82     	; 0x44e4 <udc_sof_notify+0x5c>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    4492:	a0 91 7a 23 	lds	r26, 0x237A	; 0x80237a <udc_ptr_conf>
    4496:	b0 91 7b 23 	lds	r27, 0x237B	; 0x80237b <udc_ptr_conf+0x1>
    449a:	ed 91       	ld	r30, X+
    449c:	fc 91       	ld	r31, X
    449e:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    44a0:	84 81       	ldd	r24, Z+4	; 0x04
    44a2:	88 23       	and	r24, r24
    44a4:	f9 f0       	breq	.+62     	; 0x44e4 <udc_sof_notify+0x5c>
    44a6:	c0 e0       	ldi	r28, 0x00	; 0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
    44a8:	ec 2f       	mov	r30, r28
    44aa:	f0 e0       	ldi	r31, 0x00	; 0
    44ac:	ee 0f       	add	r30, r30
    44ae:	ff 1f       	adc	r31, r31
    44b0:	12 96       	adiw	r26, 0x02	; 2
    44b2:	8d 91       	ld	r24, X+
    44b4:	9c 91       	ld	r25, X
    44b6:	13 97       	sbiw	r26, 0x03	; 3
    44b8:	e8 0f       	add	r30, r24
    44ba:	f9 1f       	adc	r31, r25
    44bc:	01 90       	ld	r0, Z+
    44be:	f0 81       	ld	r31, Z
    44c0:	e0 2d       	mov	r30, r0
    44c2:	00 84       	ldd	r0, Z+8	; 0x08
    44c4:	f1 85       	ldd	r31, Z+9	; 0x09
    44c6:	e0 2d       	mov	r30, r0
    44c8:	30 97       	sbiw	r30, 0x00	; 0
    44ca:	09 f0       	breq	.+2      	; 0x44ce <udc_sof_notify+0x46>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
    44cc:	19 95       	eicall
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
    44ce:	cf 5f       	subi	r28, 0xFF	; 255
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    44d0:	a0 91 7a 23 	lds	r26, 0x237A	; 0x80237a <udc_ptr_conf>
    44d4:	b0 91 7b 23 	lds	r27, 0x237B	; 0x80237b <udc_ptr_conf+0x1>
    44d8:	ed 91       	ld	r30, X+
    44da:	fc 91       	ld	r31, X
    44dc:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    44de:	84 81       	ldd	r24, Z+4	; 0x04
    44e0:	c8 17       	cp	r28, r24
    44e2:	10 f3       	brcs	.-60     	; 0x44a8 <udc_sof_notify+0x20>
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
			}
		}
	}
}
    44e4:	cf 91       	pop	r28
    44e6:	08 95       	ret

000044e8 <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
    44e8:	0f 93       	push	r16
    44ea:	1f 93       	push	r17
    44ec:	cf 93       	push	r28
    44ee:	df 93       	push	r29
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
    44f0:	e1 ec       	ldi	r30, 0xC1	; 193
    44f2:	f4 e2       	ldi	r31, 0x24	; 36
    44f4:	12 86       	std	Z+10, r1	; 0x0a
    44f6:	13 86       	std	Z+11, r1	; 0x0b
	udd_g_ctrlreq.callback = NULL;
    44f8:	14 86       	std	Z+12, r1	; 0x0c
    44fa:	15 86       	std	Z+13, r1	; 0x0d
	udd_g_ctrlreq.over_under_run = NULL;
    44fc:	16 86       	std	Z+14, r1	; 0x0e
    44fe:	17 86       	std	Z+15, r1	; 0x0f

	if (Udd_setup_is_in()) {
    4500:	80 81       	ld	r24, Z
    4502:	88 23       	and	r24, r24
    4504:	0c f0       	brlt	.+2      	; 0x4508 <udc_process_setup+0x20>
    4506:	81 c2       	rjmp	.+1282   	; 0x4a0a <udc_process_setup+0x522>
		if (udd_g_ctrlreq.req.wLength == 0) {
    4508:	20 91 c7 24 	lds	r18, 0x24C7	; 0x8024c7 <udd_g_ctrlreq+0x6>
    450c:	30 91 c8 24 	lds	r19, 0x24C8	; 0x8024c8 <udd_g_ctrlreq+0x7>
    4510:	21 15       	cp	r18, r1
    4512:	31 05       	cpc	r19, r1
    4514:	09 f0       	breq	.+2      	; 0x4518 <udc_process_setup+0x30>
    4516:	74 c2       	rjmp	.+1256   	; 0x4a00 <udc_process_setup+0x518>
    4518:	6b c2       	rjmp	.+1238   	; 0x49f0 <udc_process_setup+0x508>
    451a:	8f 71       	andi	r24, 0x1F	; 31
		// GET Standard Requests
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error for USB host
		}

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    451c:	09 f0       	breq	.+2      	; 0x4520 <udc_process_setup+0x38>
    451e:	ab c0       	rjmp	.+342    	; 0x4676 <udc_process_setup+0x18e>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    4520:	90 91 c2 24 	lds	r25, 0x24C2	; 0x8024c2 <udd_g_ctrlreq+0x1>
    4524:	96 30       	cpi	r25, 0x06	; 6
    4526:	81 f0       	breq	.+32     	; 0x4548 <udc_process_setup+0x60>
    4528:	98 30       	cpi	r25, 0x08	; 8
    452a:	09 f4       	brne	.+2      	; 0x452e <udc_process_setup+0x46>
    452c:	99 c0       	rjmp	.+306    	; 0x4660 <udc_process_setup+0x178>
    452e:	91 11       	cpse	r25, r1
    4530:	a2 c0       	rjmp	.+324    	; 0x4676 <udc_process_setup+0x18e>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
    4532:	22 30       	cpi	r18, 0x02	; 2
    4534:	31 05       	cpc	r19, r1
    4536:	09 f0       	breq	.+2      	; 0x453a <udc_process_setup+0x52>
    4538:	16 c2       	rjmp	.+1068   	; 0x4966 <udc_process_setup+0x47e>
		return false;
	}

	udd_set_setup_payload( (uint8_t *) & udc_device_status,
    453a:	62 e0       	ldi	r22, 0x02	; 2
    453c:	70 e0       	ldi	r23, 0x00	; 0
    453e:	80 e8       	ldi	r24, 0x80	; 128
    4540:	93 e2       	ldi	r25, 0x23	; 35
    4542:	0e 94 2b 29 	call	0x5256	; 0x5256 <udd_set_setup_payload>
    4546:	6a c2       	rjmp	.+1236   	; 0x4a1c <udc_process_setup+0x534>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
    4548:	80 91 c3 24 	lds	r24, 0x24C3	; 0x8024c3 <udd_g_ctrlreq+0x2>
    454c:	90 91 c4 24 	lds	r25, 0x24C4	; 0x8024c4 <udd_g_ctrlreq+0x3>

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
    4550:	29 2f       	mov	r18, r25
    4552:	33 27       	eor	r19, r19
    4554:	22 30       	cpi	r18, 0x02	; 2
    4556:	31 05       	cpc	r19, r1
    4558:	b1 f0       	breq	.+44     	; 0x4586 <udc_process_setup+0x9e>
    455a:	20 f4       	brcc	.+8      	; 0x4564 <udc_process_setup+0x7c>
    455c:	21 30       	cpi	r18, 0x01	; 1
    455e:	31 05       	cpc	r19, r1
    4560:	41 f0       	breq	.+16     	; 0x4572 <udc_process_setup+0x8a>
    4562:	c1 c1       	rjmp	.+898    	; 0x48e6 <udc_process_setup+0x3fe>
    4564:	23 30       	cpi	r18, 0x03	; 3
    4566:	31 05       	cpc	r19, r1
    4568:	f1 f1       	breq	.+124    	; 0x45e6 <udc_process_setup+0xfe>
    456a:	2f 30       	cpi	r18, 0x0F	; 15
    456c:	31 05       	cpc	r19, r1
    456e:	61 f1       	breq	.+88     	; 0x45c8 <udc_process_setup+0xe0>
    4570:	ba c1       	rjmp	.+884    	; 0x48e6 <udc_process_setup+0x3fe>
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
    4572:	80 91 54 20 	lds	r24, 0x2054	; 0x802054 <udc_config>
    4576:	90 91 55 20 	lds	r25, 0x2055	; 0x802055 <udc_config+0x1>
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
    457a:	dc 01       	movw	r26, r24
    457c:	6c 91       	ld	r22, X
    457e:	70 e0       	ldi	r23, 0x00	; 0
    4580:	0e 94 2b 29 	call	0x5256	; 0x5256 <udd_set_setup_payload>
    4584:	5e c0       	rjmp	.+188    	; 0x4642 <udc_process_setup+0x15a>
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
    4586:	e0 91 54 20 	lds	r30, 0x2054	; 0x802054 <udc_config>
    458a:	f0 91 55 20 	lds	r31, 0x2055	; 0x802055 <udc_config+0x1>
    458e:	21 89       	ldd	r18, Z+17	; 0x11
    4590:	82 17       	cp	r24, r18
    4592:	08 f0       	brcs	.+2      	; 0x4596 <udc_process_setup+0xae>
    4594:	e8 c1       	rjmp	.+976    	; 0x4966 <udc_process_setup+0x47e>
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
    4596:	99 27       	eor	r25, r25
    4598:	88 0f       	add	r24, r24
    459a:	99 1f       	adc	r25, r25
    459c:	88 0f       	add	r24, r24
    459e:	99 1f       	adc	r25, r25
    45a0:	e0 91 56 20 	lds	r30, 0x2056	; 0x802056 <udc_config+0x2>
    45a4:	f0 91 57 20 	lds	r31, 0x2057	; 0x802057 <udc_config+0x3>
    45a8:	e8 0f       	add	r30, r24
    45aa:	f9 1f       	adc	r31, r25
    45ac:	80 81       	ld	r24, Z
    45ae:	91 81       	ldd	r25, Z+1	; 0x01
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
    45b0:	fc 01       	movw	r30, r24
    45b2:	62 81       	ldd	r22, Z+2	; 0x02
    45b4:	73 81       	ldd	r23, Z+3	; 0x03
    45b6:	0e 94 2b 29 	call	0x5256	; 0x5256 <udd_set_setup_payload>
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
    45ba:	e0 91 c9 24 	lds	r30, 0x24C9	; 0x8024c9 <udd_g_ctrlreq+0x8>
    45be:	f0 91 ca 24 	lds	r31, 0x24CA	; 0x8024ca <udd_g_ctrlreq+0x9>
    45c2:	82 e0       	ldi	r24, 0x02	; 2
    45c4:	81 83       	std	Z+1, r24	; 0x01
    45c6:	3d c0       	rjmp	.+122    	; 0x4642 <udc_process_setup+0x15a>
		break;
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
    45c8:	80 91 58 20 	lds	r24, 0x2058	; 0x802058 <udc_config+0x4>
    45cc:	90 91 59 20 	lds	r25, 0x2059	; 0x802059 <udc_config+0x5>
    45d0:	00 97       	sbiw	r24, 0x00	; 0
    45d2:	09 f4       	brne	.+2      	; 0x45d6 <udc_process_setup+0xee>
    45d4:	c8 c1       	rjmp	.+912    	; 0x4966 <udc_process_setup+0x47e>
			return false;
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
    45d6:	dc 01       	movw	r26, r24
    45d8:	12 96       	adiw	r26, 0x02	; 2
    45da:	6d 91       	ld	r22, X+
    45dc:	7c 91       	ld	r23, X
    45de:	13 97       	sbiw	r26, 0x03	; 3
    45e0:	0e 94 2b 29 	call	0x5256	; 0x5256 <udd_set_setup_payload>
    45e4:	2e c0       	rjmp	.+92     	; 0x4642 <udc_process_setup+0x15a>
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
    45e6:	99 27       	eor	r25, r25
    45e8:	81 30       	cpi	r24, 0x01	; 1
    45ea:	91 05       	cpc	r25, r1
    45ec:	99 f0       	breq	.+38     	; 0x4614 <udc_process_setup+0x12c>
    45ee:	58 f0       	brcs	.+22     	; 0x4606 <udc_process_setup+0x11e>
    45f0:	82 30       	cpi	r24, 0x02	; 2
    45f2:	91 05       	cpc	r25, r1
    45f4:	09 f4       	brne	.+2      	; 0x45f8 <udc_process_setup+0x110>
    45f6:	0e c2       	rjmp	.+1052   	; 0x4a14 <udc_process_setup+0x52c>
    45f8:	03 97       	sbiw	r24, 0x03	; 3
    45fa:	09 f0       	breq	.+2      	; 0x45fe <udc_process_setup+0x116>
    45fc:	7d c1       	rjmp	.+762    	; 0x48f8 <udc_process_setup+0x410>
		str = udc_string_product_name;
		break;
#endif
#if defined USB_DEVICE_SERIAL_NAME || defined USB_DEVICE_GET_SERIAL_NAME_POINTER
	case 3:
		str_length = USB_DEVICE_SERIAL_NAME_SIZE;
    45fe:	31 e0       	ldi	r19, 0x01	; 1
		str = udc_get_string_serial_name();
    4600:	ec e1       	ldi	r30, 0x1C	; 28
    4602:	f2 e2       	ldi	r31, 0x22	; 34
    4604:	0a c0       	rjmp	.+20     	; 0x461a <udc_process_setup+0x132>
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
	case 0:
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
    4606:	64 e0       	ldi	r22, 0x04	; 4
    4608:	70 e0       	ldi	r23, 0x00	; 0
    460a:	80 e5       	ldi	r24, 0x50	; 80
    460c:	90 e2       	ldi	r25, 0x20	; 32
    460e:	0e 94 2b 29 	call	0x5256	; 0x5256 <udd_set_setup_payload>
    4612:	17 c0       	rjmp	.+46     	; 0x4642 <udc_process_setup+0x15a>
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
		str = udc_string_manufacturer_name;
    4614:	ea e4       	ldi	r30, 0x4A	; 74
    4616:	f0 e2       	ldi	r31, 0x20	; 32
				sizeof(udc_string_desc_languageid));
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
    4618:	35 e0       	ldi	r19, 0x05	; 5
    461a:	a2 e2       	ldi	r26, 0x22	; 34
    461c:	b0 e2       	ldi	r27, 0x20	; 32
    461e:	20 e0       	ldi	r18, 0x00	; 0
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
    4620:	81 91       	ld	r24, Z+
    4622:	90 e0       	ldi	r25, 0x00	; 0
    4624:	8d 93       	st	X+, r24
    4626:	9d 93       	st	X+, r25
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
    4628:	2f 5f       	subi	r18, 0xFF	; 255
    462a:	23 17       	cp	r18, r19
    462c:	c8 f3       	brcs	.-14     	; 0x4620 <udc_process_setup+0x138>
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
    462e:	63 2f       	mov	r22, r19
    4630:	66 0f       	add	r22, r22
    4632:	6e 5f       	subi	r22, 0xFE	; 254
    4634:	60 93 20 20 	sts	0x2020, r22	; 0x802020 <udc_string_desc>
		udd_set_setup_payload(
    4638:	70 e0       	ldi	r23, 0x00	; 0
    463a:	80 e2       	ldi	r24, 0x20	; 32
    463c:	90 e2       	ldi	r25, 0x20	; 32
    463e:	0e 94 2b 29 	call	0x5256	; 0x5256 <udd_set_setup_payload>
	default:
		// Unknown descriptor requested
		return false;
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
    4642:	e1 ec       	ldi	r30, 0xC1	; 193
    4644:	f4 e2       	ldi	r31, 0x24	; 36
    4646:	86 81       	ldd	r24, Z+6	; 0x06
    4648:	97 81       	ldd	r25, Z+7	; 0x07
    464a:	22 85       	ldd	r18, Z+10	; 0x0a
    464c:	33 85       	ldd	r19, Z+11	; 0x0b
    464e:	82 17       	cp	r24, r18
    4650:	93 07       	cpc	r25, r19
    4652:	08 f0       	brcs	.+2      	; 0x4656 <udc_process_setup+0x16e>
    4654:	e3 c1       	rjmp	.+966    	; 0x4a1c <udc_process_setup+0x534>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
    4656:	80 93 cb 24 	sts	0x24CB, r24	; 0x8024cb <udd_g_ctrlreq+0xa>
    465a:	90 93 cc 24 	sts	0x24CC, r25	; 0x8024cc <udd_g_ctrlreq+0xb>
    465e:	de c1       	rjmp	.+956    	; 0x4a1c <udc_process_setup+0x534>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1) {
    4660:	21 30       	cpi	r18, 0x01	; 1
    4662:	31 05       	cpc	r19, r1
    4664:	09 f0       	breq	.+2      	; 0x4668 <udc_process_setup+0x180>
    4666:	7f c1       	rjmp	.+766    	; 0x4966 <udc_process_setup+0x47e>
		return false;
	}

	udd_set_setup_payload(&udc_num_configuration,1);
    4668:	61 e0       	ldi	r22, 0x01	; 1
    466a:	70 e0       	ldi	r23, 0x00	; 0
    466c:	8c e7       	ldi	r24, 0x7C	; 124
    466e:	93 e2       	ldi	r25, 0x23	; 35
    4670:	0e 94 2b 29 	call	0x5256	; 0x5256 <udd_set_setup_payload>
    4674:	d3 c1       	rjmp	.+934    	; 0x4a1c <udc_process_setup+0x534>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    4676:	81 30       	cpi	r24, 0x01	; 1
    4678:	f1 f5       	brne	.+124    	; 0x46f6 <udc_process_setup+0x20e>
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    467a:	90 91 c2 24 	lds	r25, 0x24C2	; 0x8024c2 <udd_g_ctrlreq+0x1>
    467e:	9a 30       	cpi	r25, 0x0A	; 10
    4680:	d1 f5       	brne	.+116    	; 0x46f6 <udc_process_setup+0x20e>
static bool udc_req_std_iface_get_setting(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
    4682:	21 30       	cpi	r18, 0x01	; 1
    4684:	31 05       	cpc	r19, r1
    4686:	09 f0       	breq	.+2      	; 0x468a <udc_process_setup+0x1a2>
    4688:	3c c1       	rjmp	.+632    	; 0x4902 <udc_process_setup+0x41a>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    468a:	80 91 7c 23 	lds	r24, 0x237C	; 0x80237c <udc_num_configuration>
    468e:	88 23       	and	r24, r24
    4690:	09 f4       	brne	.+2      	; 0x4694 <udc_process_setup+0x1ac>
    4692:	37 c1       	rjmp	.+622    	; 0x4902 <udc_process_setup+0x41a>
		return false; // The device is not is configured state yet
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    4694:	c0 91 c5 24 	lds	r28, 0x24C5	; 0x8024c5 <udd_g_ctrlreq+0x4>
    4698:	d0 91 c6 24 	lds	r29, 0x24C6	; 0x8024c6 <udd_g_ctrlreq+0x5>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    469c:	00 91 7a 23 	lds	r16, 0x237A	; 0x80237a <udc_ptr_conf>
    46a0:	10 91 7b 23 	lds	r17, 0x237B	; 0x80237b <udc_ptr_conf+0x1>
    46a4:	d8 01       	movw	r26, r16
    46a6:	ed 91       	ld	r30, X+
    46a8:	fc 91       	ld	r31, X
    46aa:	84 81       	ldd	r24, Z+4	; 0x04
    46ac:	c8 17       	cp	r28, r24
    46ae:	08 f0       	brcs	.+2      	; 0x46b2 <udc_process_setup+0x1ca>
    46b0:	28 c1       	rjmp	.+592    	; 0x4902 <udc_process_setup+0x41a>
		return false;
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    46b2:	60 e0       	ldi	r22, 0x00	; 0
    46b4:	8c 2f       	mov	r24, r28
    46b6:	0e 94 5b 21 	call	0x42b6	; 0x42b6 <udc_update_iface_desc>
    46ba:	88 23       	and	r24, r24
    46bc:	09 f4       	brne	.+2      	; 0x46c0 <udc_process_setup+0x1d8>
    46be:	1c c1       	rjmp	.+568    	; 0x48f8 <udc_process_setup+0x410>
		return false;
	}
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    46c0:	ce 01       	movw	r24, r28
    46c2:	99 27       	eor	r25, r25
    46c4:	88 0f       	add	r24, r24
    46c6:	99 1f       	adc	r25, r25
    46c8:	d8 01       	movw	r26, r16
    46ca:	12 96       	adiw	r26, 0x02	; 2
    46cc:	ed 91       	ld	r30, X+
    46ce:	fc 91       	ld	r31, X
    46d0:	13 97       	sbiw	r26, 0x03	; 3
    46d2:	e8 0f       	add	r30, r24
    46d4:	f9 1f       	adc	r31, r25
	udc_iface_setting = udi_api->getsetting();
    46d6:	01 90       	ld	r0, Z+
    46d8:	f0 81       	ld	r31, Z
    46da:	e0 2d       	mov	r30, r0
    46dc:	86 81       	ldd	r24, Z+6	; 0x06
    46de:	97 81       	ldd	r25, Z+7	; 0x07
    46e0:	fc 01       	movw	r30, r24
    46e2:	19 95       	eicall
    46e4:	80 93 7e 23 	sts	0x237E, r24	; 0x80237e <udc_iface_setting>

	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
    46e8:	61 e0       	ldi	r22, 0x01	; 1
    46ea:	70 e0       	ldi	r23, 0x00	; 0
    46ec:	8e e7       	ldi	r24, 0x7E	; 126
    46ee:	93 e2       	ldi	r25, 0x23	; 35
    46f0:	0e 94 2b 29 	call	0x5256	; 0x5256 <udd_set_setup_payload>
    46f4:	93 c1       	rjmp	.+806    	; 0x4a1c <udc_process_setup+0x534>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    46f6:	82 30       	cpi	r24, 0x02	; 2
    46f8:	09 f0       	breq	.+2      	; 0x46fc <udc_process_setup+0x214>
    46fa:	fe c0       	rjmp	.+508    	; 0x48f8 <udc_process_setup+0x410>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    46fc:	80 91 c2 24 	lds	r24, 0x24C2	; 0x8024c2 <udd_g_ctrlreq+0x1>
    4700:	81 11       	cpse	r24, r1
    4702:	f3 c0       	rjmp	.+486    	; 0x48ea <udc_process_setup+0x402>
 */
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
    4704:	22 30       	cpi	r18, 0x02	; 2
    4706:	31 05       	cpc	r19, r1
    4708:	09 f0       	breq	.+2      	; 0x470c <udc_process_setup+0x224>
    470a:	2d c1       	rjmp	.+602    	; 0x4966 <udc_process_setup+0x47e>
		return false;
	}

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
    470c:	80 91 c5 24 	lds	r24, 0x24C5	; 0x8024c5 <udd_g_ctrlreq+0x4>
    4710:	0e 94 c3 29 	call	0x5386	; 0x5386 <udd_ep_is_halted>
    4714:	90 e0       	ldi	r25, 0x00	; 0
    4716:	80 93 76 23 	sts	0x2376, r24	; 0x802376 <udc_ep_status.4927>
    471a:	90 93 77 23 	sts	0x2377, r25	; 0x802377 <udc_ep_status.4927+0x1>
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;

	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
    471e:	62 e0       	ldi	r22, 0x02	; 2
    4720:	70 e0       	ldi	r23, 0x00	; 0
    4722:	86 e7       	ldi	r24, 0x76	; 118
    4724:	93 e2       	ldi	r25, 0x23	; 35
    4726:	0e 94 2b 29 	call	0x5256	; 0x5256 <udd_set_setup_payload>
    472a:	78 c1       	rjmp	.+752    	; 0x4a1c <udc_process_setup+0x534>
    472c:	8f 71       	andi	r24, 0x1F	; 31
			}
		}
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    472e:	09 f0       	breq	.+2      	; 0x4732 <udc_process_setup+0x24a>
    4730:	86 c0       	rjmp	.+268    	; 0x483e <udc_process_setup+0x356>
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    4732:	90 91 c2 24 	lds	r25, 0x24C2	; 0x8024c2 <udd_g_ctrlreq+0x1>
    4736:	93 30       	cpi	r25, 0x03	; 3
    4738:	09 f4       	brne	.+2      	; 0x473c <udc_process_setup+0x254>
    473a:	d9 c0       	rjmp	.+434    	; 0x48ee <udc_process_setup+0x406>
    473c:	18 f4       	brcc	.+6      	; 0x4744 <udc_process_setup+0x25c>
    473e:	91 30       	cpi	r25, 0x01	; 1
    4740:	a1 f0       	breq	.+40     	; 0x476a <udc_process_setup+0x282>
    4742:	7d c0       	rjmp	.+250    	; 0x483e <udc_process_setup+0x356>
    4744:	95 30       	cpi	r25, 0x05	; 5
    4746:	19 f0       	breq	.+6      	; 0x474e <udc_process_setup+0x266>
    4748:	99 30       	cpi	r25, 0x09	; 9
    474a:	39 f1       	breq	.+78     	; 0x479a <udc_process_setup+0x2b2>
    474c:	78 c0       	rjmp	.+240    	; 0x483e <udc_process_setup+0x356>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    474e:	80 91 c7 24 	lds	r24, 0x24C7	; 0x8024c7 <udd_g_ctrlreq+0x6>
    4752:	90 91 c8 24 	lds	r25, 0x24C8	; 0x8024c8 <udd_g_ctrlreq+0x7>
    4756:	89 2b       	or	r24, r25
    4758:	09 f0       	breq	.+2      	; 0x475c <udc_process_setup+0x274>
    475a:	05 c1       	rjmp	.+522    	; 0x4966 <udc_process_setup+0x47e>
		return false;
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
    475c:	85 e5       	ldi	r24, 0x55	; 85
    475e:	91 e2       	ldi	r25, 0x21	; 33
    4760:	80 93 cd 24 	sts	0x24CD, r24	; 0x8024cd <udd_g_ctrlreq+0xc>
    4764:	90 93 ce 24 	sts	0x24CE, r25	; 0x8024ce <udd_g_ctrlreq+0xd>
    4768:	59 c1       	rjmp	.+690    	; 0x4a1c <udc_process_setup+0x534>
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    476a:	80 91 c7 24 	lds	r24, 0x24C7	; 0x8024c7 <udd_g_ctrlreq+0x6>
    476e:	90 91 c8 24 	lds	r25, 0x24C8	; 0x8024c8 <udd_g_ctrlreq+0x7>
    4772:	89 2b       	or	r24, r25
    4774:	09 f0       	breq	.+2      	; 0x4778 <udc_process_setup+0x290>
    4776:	f7 c0       	rjmp	.+494    	; 0x4966 <udc_process_setup+0x47e>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
    4778:	80 91 c3 24 	lds	r24, 0x24C3	; 0x8024c3 <udd_g_ctrlreq+0x2>
    477c:	90 91 c4 24 	lds	r25, 0x24C4	; 0x8024c4 <udd_g_ctrlreq+0x3>
    4780:	01 97       	sbiw	r24, 0x01	; 1
    4782:	09 f0       	breq	.+2      	; 0x4786 <udc_process_setup+0x29e>
    4784:	f0 c0       	rjmp	.+480    	; 0x4966 <udc_process_setup+0x47e>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
    4786:	80 91 80 23 	lds	r24, 0x2380	; 0x802380 <udc_device_status>
    478a:	90 91 81 23 	lds	r25, 0x2381	; 0x802381 <udc_device_status+0x1>
    478e:	8d 7f       	andi	r24, 0xFD	; 253
    4790:	80 93 80 23 	sts	0x2380, r24	; 0x802380 <udc_device_status>
    4794:	90 93 81 23 	sts	0x2381, r25	; 0x802381 <udc_device_status+0x1>
    4798:	41 c1       	rjmp	.+642    	; 0x4a1c <udc_process_setup+0x534>
static bool udc_req_std_dev_set_configuration(void)
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
    479a:	80 91 c7 24 	lds	r24, 0x24C7	; 0x8024c7 <udd_g_ctrlreq+0x6>
    479e:	90 91 c8 24 	lds	r25, 0x24C8	; 0x8024c8 <udd_g_ctrlreq+0x7>
    47a2:	89 2b       	or	r24, r25
    47a4:	09 f0       	breq	.+2      	; 0x47a8 <udc_process_setup+0x2c0>
    47a6:	df c0       	rjmp	.+446    	; 0x4966 <udc_process_setup+0x47e>
		return false;
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
    47a8:	0e 94 10 29 	call	0x5220	; 0x5220 <udd_getaddress>
    47ac:	88 23       	and	r24, r24
    47ae:	09 f4       	brne	.+2      	; 0x47b2 <udc_process_setup+0x2ca>
    47b0:	a3 c0       	rjmp	.+326    	; 0x48f8 <udc_process_setup+0x410>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    47b2:	20 91 c3 24 	lds	r18, 0x24C3	; 0x8024c3 <udd_g_ctrlreq+0x2>
    47b6:	30 91 c4 24 	lds	r19, 0x24C4	; 0x8024c4 <udd_g_ctrlreq+0x3>
    47ba:	33 27       	eor	r19, r19
				udc_config.confdev_lsfs->bNumConfigurations) {
    47bc:	e0 91 54 20 	lds	r30, 0x2054	; 0x802054 <udc_config>
    47c0:	f0 91 55 20 	lds	r31, 0x2055	; 0x802055 <udc_config+0x1>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    47c4:	81 89       	ldd	r24, Z+17	; 0x11
    47c6:	90 e0       	ldi	r25, 0x00	; 0
    47c8:	82 17       	cp	r24, r18
    47ca:	93 07       	cpc	r25, r19
    47cc:	08 f4       	brcc	.+2      	; 0x47d0 <udc_process_setup+0x2e8>
    47ce:	94 c0       	rjmp	.+296    	; 0x48f8 <udc_process_setup+0x410>
			return false;
		}
	}

	// Reset current configuration
	udc_reset();
    47d0:	0e 94 17 22 	call	0x442e	; 0x442e <udc_reset>

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
    47d4:	80 91 c3 24 	lds	r24, 0x24C3	; 0x8024c3 <udd_g_ctrlreq+0x2>
    47d8:	90 91 c4 24 	lds	r25, 0x24C4	; 0x8024c4 <udd_g_ctrlreq+0x3>
    47dc:	80 93 7c 23 	sts	0x237C, r24	; 0x80237c <udc_num_configuration>
	if (udc_num_configuration == 0) {
    47e0:	88 23       	and	r24, r24
    47e2:	09 f4       	brne	.+2      	; 0x47e6 <udc_process_setup+0x2fe>
    47e4:	1b c1       	rjmp	.+566    	; 0x4a1c <udc_process_setup+0x534>
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
    47e6:	99 27       	eor	r25, r25
    47e8:	81 50       	subi	r24, 0x01	; 1
    47ea:	90 4c       	sbci	r25, 0xC0	; 192
    47ec:	88 0f       	add	r24, r24
    47ee:	99 1f       	adc	r25, r25
    47f0:	88 0f       	add	r24, r24
    47f2:	99 1f       	adc	r25, r25
    47f4:	e0 91 56 20 	lds	r30, 0x2056	; 0x802056 <udc_config+0x2>
    47f8:	f0 91 57 20 	lds	r31, 0x2057	; 0x802057 <udc_config+0x3>
    47fc:	e8 0f       	add	r30, r24
    47fe:	f9 1f       	adc	r31, r25
    4800:	e0 93 7a 23 	sts	0x237A, r30	; 0x80237a <udc_ptr_conf>
    4804:	f0 93 7b 23 	sts	0x237B, r31	; 0x80237b <udc_ptr_conf+0x1>
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    4808:	01 90       	ld	r0, Z+
    480a:	f0 81       	ld	r31, Z
    480c:	e0 2d       	mov	r30, r0
    480e:	84 81       	ldd	r24, Z+4	; 0x04
    4810:	88 23       	and	r24, r24
    4812:	09 f4       	brne	.+2      	; 0x4816 <udc_process_setup+0x32e>
    4814:	03 c1       	rjmp	.+518    	; 0x4a1c <udc_process_setup+0x534>
    4816:	c0 e0       	ldi	r28, 0x00	; 0
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
    4818:	60 e0       	ldi	r22, 0x00	; 0
    481a:	8c 2f       	mov	r24, r28
    481c:	0e 94 da 21 	call	0x43b4	; 0x43b4 <udc_iface_enable>
    4820:	88 23       	and	r24, r24
    4822:	09 f4       	brne	.+2      	; 0x4826 <udc_process_setup+0x33e>
    4824:	69 c0       	rjmp	.+210    	; 0x48f8 <udc_process_setup+0x410>
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    4826:	cf 5f       	subi	r28, 0xFF	; 255
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    4828:	e0 91 7a 23 	lds	r30, 0x237A	; 0x80237a <udc_ptr_conf>
    482c:	f0 91 7b 23 	lds	r31, 0x237B	; 0x80237b <udc_ptr_conf+0x1>
    4830:	01 90       	ld	r0, Z+
    4832:	f0 81       	ld	r31, Z
    4834:	e0 2d       	mov	r30, r0
    4836:	84 81       	ldd	r24, Z+4	; 0x04
    4838:	c8 17       	cp	r28, r24
    483a:	70 f3       	brcs	.-36     	; 0x4818 <udc_process_setup+0x330>
    483c:	ef c0       	rjmp	.+478    	; 0x4a1c <udc_process_setup+0x534>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    483e:	81 30       	cpi	r24, 0x01	; 1
    4840:	f9 f4       	brne	.+62     	; 0x4880 <udc_process_setup+0x398>
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    4842:	90 91 c2 24 	lds	r25, 0x24C2	; 0x8024c2 <udd_g_ctrlreq+0x1>
    4846:	9b 30       	cpi	r25, 0x0B	; 11
    4848:	d9 f4       	brne	.+54     	; 0x4880 <udc_process_setup+0x398>
 */
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
    484a:	80 91 c7 24 	lds	r24, 0x24C7	; 0x8024c7 <udd_g_ctrlreq+0x6>
    484e:	90 91 c8 24 	lds	r25, 0x24C8	; 0x8024c8 <udd_g_ctrlreq+0x7>
    4852:	89 2b       	or	r24, r25
    4854:	09 f0       	breq	.+2      	; 0x4858 <udc_process_setup+0x370>
    4856:	55 c0       	rjmp	.+170    	; 0x4902 <udc_process_setup+0x41a>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    4858:	80 91 7c 23 	lds	r24, 0x237C	; 0x80237c <udc_num_configuration>
    485c:	88 23       	and	r24, r24
    485e:	09 f4       	brne	.+2      	; 0x4862 <udc_process_setup+0x37a>
    4860:	50 c0       	rjmp	.+160    	; 0x4902 <udc_process_setup+0x41a>
		return false; // The device is not is configured state yet
	}

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    4862:	e1 ec       	ldi	r30, 0xC1	; 193
    4864:	f4 e2       	ldi	r31, 0x24	; 36
    4866:	c4 81       	ldd	r28, Z+4	; 0x04
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
    4868:	d2 81       	ldd	r29, Z+2	; 0x02

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
    486a:	8c 2f       	mov	r24, r28
    486c:	0e 94 95 21 	call	0x432a	; 0x432a <udc_iface_disable>
    4870:	88 23       	and	r24, r24
    4872:	09 f4       	brne	.+2      	; 0x4876 <udc_process_setup+0x38e>
    4874:	41 c0       	rjmp	.+130    	; 0x48f8 <udc_process_setup+0x410>
		return false;
	}

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
    4876:	6d 2f       	mov	r22, r29
    4878:	8c 2f       	mov	r24, r28
    487a:	0e 94 da 21 	call	0x43b4	; 0x43b4 <udc_iface_enable>
    487e:	3a c0       	rjmp	.+116    	; 0x48f4 <udc_process_setup+0x40c>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    4880:	82 30       	cpi	r24, 0x02	; 2
    4882:	d1 f5       	brne	.+116    	; 0x48f8 <udc_process_setup+0x410>
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    4884:	80 91 c2 24 	lds	r24, 0x24C2	; 0x8024c2 <udd_g_ctrlreq+0x1>
    4888:	81 30       	cpi	r24, 0x01	; 1
    488a:	19 f0       	breq	.+6      	; 0x4892 <udc_process_setup+0x3aa>
    488c:	83 30       	cpi	r24, 0x03	; 3
    488e:	a1 f0       	breq	.+40     	; 0x48b8 <udc_process_setup+0x3d0>
    4890:	30 c0       	rjmp	.+96     	; 0x48f2 <udc_process_setup+0x40a>
 *
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    4892:	80 91 c7 24 	lds	r24, 0x24C7	; 0x8024c7 <udd_g_ctrlreq+0x6>
    4896:	90 91 c8 24 	lds	r25, 0x24C8	; 0x8024c8 <udd_g_ctrlreq+0x7>
    489a:	89 2b       	or	r24, r25
    489c:	09 f0       	breq	.+2      	; 0x48a0 <udc_process_setup+0x3b8>
    489e:	63 c0       	rjmp	.+198    	; 0x4966 <udc_process_setup+0x47e>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    48a0:	80 91 c3 24 	lds	r24, 0x24C3	; 0x8024c3 <udd_g_ctrlreq+0x2>
    48a4:	90 91 c4 24 	lds	r25, 0x24C4	; 0x8024c4 <udd_g_ctrlreq+0x3>
    48a8:	89 2b       	or	r24, r25
    48aa:	09 f0       	breq	.+2      	; 0x48ae <udc_process_setup+0x3c6>
    48ac:	5c c0       	rjmp	.+184    	; 0x4966 <udc_process_setup+0x47e>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    48ae:	80 91 c5 24 	lds	r24, 0x24C5	; 0x8024c5 <udd_g_ctrlreq+0x4>
    48b2:	0e 94 de 29 	call	0x53bc	; 0x53bc <udd_ep_clear_halt>
    48b6:	1e c0       	rjmp	.+60     	; 0x48f4 <udc_process_setup+0x40c>
 * \return true if success
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    48b8:	80 91 c7 24 	lds	r24, 0x24C7	; 0x8024c7 <udd_g_ctrlreq+0x6>
    48bc:	90 91 c8 24 	lds	r25, 0x24C8	; 0x8024c8 <udd_g_ctrlreq+0x7>
    48c0:	89 2b       	or	r24, r25
    48c2:	09 f0       	breq	.+2      	; 0x48c6 <udc_process_setup+0x3de>
    48c4:	50 c0       	rjmp	.+160    	; 0x4966 <udc_process_setup+0x47e>
		return false;
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    48c6:	80 91 c3 24 	lds	r24, 0x24C3	; 0x8024c3 <udd_g_ctrlreq+0x2>
    48ca:	90 91 c4 24 	lds	r25, 0x24C4	; 0x8024c4 <udd_g_ctrlreq+0x3>
    48ce:	89 2b       	or	r24, r25
    48d0:	09 f0       	breq	.+2      	; 0x48d4 <udc_process_setup+0x3ec>
    48d2:	49 c0       	rjmp	.+146    	; 0x4966 <udc_process_setup+0x47e>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
    48d4:	c1 ec       	ldi	r28, 0xC1	; 193
    48d6:	d4 e2       	ldi	r29, 0x24	; 36
    48d8:	8c 81       	ldd	r24, Y+4	; 0x04
    48da:	0e 94 ef 2a 	call	0x55de	; 0x55de <udd_ep_abort>
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    48de:	8c 81       	ldd	r24, Y+4	; 0x04
    48e0:	0e 94 5c 2b 	call	0x56b8	; 0x56b8 <udd_ep_set_halt>
    48e4:	07 c0       	rjmp	.+14     	; 0x48f4 <udc_process_setup+0x40c>
		}
		break;

	default:
		// Unknown descriptor requested
		return false;
    48e6:	80 e0       	ldi	r24, 0x00	; 0
    48e8:	05 c0       	rjmp	.+10     	; 0x48f4 <udc_process_setup+0x40c>
				break;
			}
		}
#endif
	}
	return false;
    48ea:	80 e0       	ldi	r24, 0x00	; 0
    48ec:	03 c0       	rjmp	.+6      	; 0x48f4 <udc_process_setup+0x40c>
			case USB_REQ_SET_ADDRESS:
				return udc_req_std_dev_set_address();
			case USB_REQ_CLEAR_FEATURE:
				return udc_req_std_dev_clear_feature();
			case USB_REQ_SET_FEATURE:
				return udc_req_std_dev_set_feature();
    48ee:	80 e0       	ldi	r24, 0x00	; 0
    48f0:	01 c0       	rjmp	.+2      	; 0x48f4 <udc_process_setup+0x40c>
				break;
			}
		}
#endif
	}
	return false;
    48f2:	80 e0       	ldi	r24, 0x00	; 0
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
    48f4:	81 11       	cpse	r24, r1
    48f6:	93 c0       	rjmp	.+294    	; 0x4a1e <udc_process_setup+0x536>
			return true;
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
    48f8:	80 91 c1 24 	lds	r24, 0x24C1	; 0x8024c1 <udd_g_ctrlreq>
    48fc:	8f 71       	andi	r24, 0x1F	; 31
    48fe:	81 30       	cpi	r24, 0x01	; 1
    4900:	91 f5       	brne	.+100    	; 0x4966 <udc_process_setup+0x47e>
static bool udc_req_iface(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    4902:	80 91 7c 23 	lds	r24, 0x237C	; 0x80237c <udc_num_configuration>
    4906:	88 23       	and	r24, r24
    4908:	09 f4       	brne	.+2      	; 0x490c <udc_process_setup+0x424>
    490a:	74 c0       	rjmp	.+232    	; 0x49f4 <udc_process_setup+0x50c>
		return false; // The device is not is configured state yet
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    490c:	00 91 c5 24 	lds	r16, 0x24C5	; 0x8024c5 <udd_g_ctrlreq+0x4>
    4910:	10 91 c6 24 	lds	r17, 0x24C6	; 0x8024c6 <udd_g_ctrlreq+0x5>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    4914:	c0 91 7a 23 	lds	r28, 0x237A	; 0x80237a <udc_ptr_conf>
    4918:	d0 91 7b 23 	lds	r29, 0x237B	; 0x80237b <udc_ptr_conf+0x1>
    491c:	e8 81       	ld	r30, Y
    491e:	f9 81       	ldd	r31, Y+1	; 0x01
    4920:	84 81       	ldd	r24, Z+4	; 0x04
    4922:	08 17       	cp	r16, r24
    4924:	08 f0       	brcs	.+2      	; 0x4928 <udc_process_setup+0x440>
    4926:	68 c0       	rjmp	.+208    	; 0x49f8 <udc_process_setup+0x510>
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    4928:	60 e0       	ldi	r22, 0x00	; 0
    492a:	80 2f       	mov	r24, r16
    492c:	0e 94 5b 21 	call	0x42b6	; 0x42b6 <udc_update_iface_desc>
    4930:	88 23       	and	r24, r24
    4932:	c9 f0       	breq	.+50     	; 0x4966 <udc_process_setup+0x47e>
		return false;
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    4934:	f8 01       	movw	r30, r16
    4936:	ff 27       	eor	r31, r31
    4938:	cf 01       	movw	r24, r30
    493a:	88 0f       	add	r24, r24
    493c:	99 1f       	adc	r25, r25
    493e:	ea 81       	ldd	r30, Y+2	; 0x02
    4940:	fb 81       	ldd	r31, Y+3	; 0x03
    4942:	e8 0f       	add	r30, r24
    4944:	f9 1f       	adc	r31, r25
    4946:	c0 81       	ld	r28, Z
    4948:	d1 81       	ldd	r29, Z+1	; 0x01
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    494a:	ee 81       	ldd	r30, Y+6	; 0x06
    494c:	ff 81       	ldd	r31, Y+7	; 0x07
    494e:	19 95       	eicall
    4950:	68 2f       	mov	r22, r24
    4952:	80 2f       	mov	r24, r16
    4954:	0e 94 5b 21 	call	0x42b6	; 0x42b6 <udc_update_iface_desc>
    4958:	88 23       	and	r24, r24
    495a:	29 f0       	breq	.+10     	; 0x4966 <udc_process_setup+0x47e>
		return false;
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
    495c:	ec 81       	ldd	r30, Y+4	; 0x04
    495e:	fd 81       	ldd	r31, Y+5	; 0x05
    4960:	19 95       	eicall
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
		if (udc_req_iface()) {
    4962:	81 11       	cpse	r24, r1
    4964:	5c c0       	rjmp	.+184    	; 0x4a1e <udc_process_setup+0x536>
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
    4966:	80 91 c1 24 	lds	r24, 0x24C1	; 0x8024c1 <udd_g_ctrlreq>
    496a:	8f 71       	andi	r24, 0x1F	; 31
    496c:	82 30       	cpi	r24, 0x02	; 2
    496e:	09 f0       	breq	.+2      	; 0x4972 <udc_process_setup+0x48a>
    4970:	45 c0       	rjmp	.+138    	; 0x49fc <udc_process_setup+0x514>
static bool udc_req_ep(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    4972:	80 91 7c 23 	lds	r24, 0x237C	; 0x80237c <udc_num_configuration>
    4976:	88 23       	and	r24, r24
    4978:	b9 f1       	breq	.+110    	; 0x49e8 <udc_process_setup+0x500>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    497a:	a0 91 7a 23 	lds	r26, 0x237A	; 0x80237a <udc_ptr_conf>
    497e:	b0 91 7b 23 	lds	r27, 0x237B	; 0x80237b <udc_ptr_conf+0x1>
    4982:	ed 91       	ld	r30, X+
    4984:	fc 91       	ld	r31, X
    4986:	11 97       	sbiw	r26, 0x01	; 1
    4988:	84 81       	ldd	r24, Z+4	; 0x04
    498a:	88 23       	and	r24, r24
    498c:	79 f1       	breq	.+94     	; 0x49ec <udc_process_setup+0x504>
    498e:	c0 e0       	ldi	r28, 0x00	; 0
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
    4990:	ec 2f       	mov	r30, r28
    4992:	f0 e0       	ldi	r31, 0x00	; 0
    4994:	ee 0f       	add	r30, r30
    4996:	ff 1f       	adc	r31, r31
    4998:	12 96       	adiw	r26, 0x02	; 2
    499a:	8d 91       	ld	r24, X+
    499c:	9c 91       	ld	r25, X
    499e:	13 97       	sbiw	r26, 0x03	; 3
    49a0:	e8 0f       	add	r30, r24
    49a2:	f9 1f       	adc	r31, r25
    49a4:	00 81       	ld	r16, Z
    49a6:	11 81       	ldd	r17, Z+1	; 0x01
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    49a8:	d8 01       	movw	r26, r16
    49aa:	16 96       	adiw	r26, 0x06	; 6
    49ac:	ed 91       	ld	r30, X+
    49ae:	fc 91       	ld	r31, X
    49b0:	17 97       	sbiw	r26, 0x07	; 7
    49b2:	19 95       	eicall
    49b4:	68 2f       	mov	r22, r24
    49b6:	8c 2f       	mov	r24, r28
    49b8:	0e 94 5b 21 	call	0x42b6	; 0x42b6 <udc_update_iface_desc>
    49bc:	88 23       	and	r24, r24
    49be:	79 f1       	breq	.+94     	; 0x4a1e <udc_process_setup+0x536>
			return false;
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
    49c0:	d8 01       	movw	r26, r16
    49c2:	14 96       	adiw	r26, 0x04	; 4
    49c4:	ed 91       	ld	r30, X+
    49c6:	fc 91       	ld	r31, X
    49c8:	15 97       	sbiw	r26, 0x05	; 5
    49ca:	19 95       	eicall
    49cc:	81 11       	cpse	r24, r1
    49ce:	27 c0       	rjmp	.+78     	; 0x4a1e <udc_process_setup+0x536>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    49d0:	cf 5f       	subi	r28, 0xFF	; 255
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    49d2:	a0 91 7a 23 	lds	r26, 0x237A	; 0x80237a <udc_ptr_conf>
    49d6:	b0 91 7b 23 	lds	r27, 0x237B	; 0x80237b <udc_ptr_conf+0x1>
    49da:	ed 91       	ld	r30, X+
    49dc:	fc 91       	ld	r31, X
    49de:	11 97       	sbiw	r26, 0x01	; 1
    49e0:	94 81       	ldd	r25, Z+4	; 0x04
    49e2:	c9 17       	cp	r28, r25
    49e4:	a8 f2       	brcs	.-86     	; 0x4990 <udc_process_setup+0x4a8>
    49e6:	1b c0       	rjmp	.+54     	; 0x4a1e <udc_process_setup+0x536>
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
    49e8:	80 e0       	ldi	r24, 0x00	; 0
    49ea:	19 c0       	rjmp	.+50     	; 0x4a1e <udc_process_setup+0x536>
		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
			return true;
		}
	}
	return false;
    49ec:	80 e0       	ldi	r24, 0x00	; 0
    49ee:	17 c0       	rjmp	.+46     	; 0x4a1e <udc_process_setup+0x536>
	udd_g_ctrlreq.callback = NULL;
	udd_g_ctrlreq.over_under_run = NULL;

	if (Udd_setup_is_in()) {
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error from USB host
    49f0:	80 e0       	ldi	r24, 0x00	; 0
    49f2:	15 c0       	rjmp	.+42     	; 0x4a1e <udc_process_setup+0x536>
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
    49f4:	80 e0       	ldi	r24, 0x00	; 0
    49f6:	13 c0       	rjmp	.+38     	; 0x4a1e <udc_process_setup+0x536>
    49f8:	80 e0       	ldi	r24, 0x00	; 0
    49fa:	11 c0       	rjmp	.+34     	; 0x4a1e <udc_process_setup+0x536>
    49fc:	80 e0       	ldi	r24, 0x00	; 0
    49fe:	0f c0       	rjmp	.+30     	; 0x4a1e <udc_process_setup+0x536>
			return false; // Error from USB host
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
    4a00:	98 2f       	mov	r25, r24
    4a02:	90 76       	andi	r25, 0x60	; 96
    4a04:	09 f0       	breq	.+2      	; 0x4a08 <udc_process_setup+0x520>
    4a06:	78 cf       	rjmp	.-272    	; 0x48f8 <udc_process_setup+0x410>
    4a08:	88 cd       	rjmp	.-1264   	; 0x451a <udc_process_setup+0x32>
    4a0a:	98 2f       	mov	r25, r24
    4a0c:	90 76       	andi	r25, 0x60	; 96
    4a0e:	09 f0       	breq	.+2      	; 0x4a12 <udc_process_setup+0x52a>
    4a10:	73 cf       	rjmp	.-282    	; 0x48f8 <udc_process_setup+0x410>
    4a12:	8c ce       	rjmp	.-744    	; 0x472c <udc_process_setup+0x244>
		str = udc_string_manufacturer_name;
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
    4a14:	3d e0       	ldi	r19, 0x0D	; 13
		str = udc_string_product_name;
    4a16:	ec e3       	ldi	r30, 0x3C	; 60
    4a18:	f0 e2       	ldi	r31, 0x20	; 32
    4a1a:	ff cd       	rjmp	.-1026   	; 0x461a <udc_process_setup+0x132>
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
			return true;
    4a1c:	81 e0       	ldi	r24, 0x01	; 1
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
#endif
}
    4a1e:	df 91       	pop	r29
    4a20:	cf 91       	pop	r28
    4a22:	1f 91       	pop	r17
    4a24:	0f 91       	pop	r16
    4a26:	08 95       	ret

00004a28 <udd_sleep_mode>:
/*! \brief Authorize or not the CPU powerdown mode
 *
 * \param b_enable   true to authorize powerdown mode
 */
static void udd_sleep_mode(bool b_idle)
{
    4a28:	cf 93       	push	r28
    4a2a:	df 93       	push	r29
    4a2c:	1f 92       	push	r1
    4a2e:	1f 92       	push	r1
    4a30:	cd b7       	in	r28, 0x3d	; 61
    4a32:	de b7       	in	r29, 0x3e	; 62
	if (!b_idle && udd_b_idle) {
    4a34:	81 11       	cpse	r24, r1
    4a36:	26 c0       	rjmp	.+76     	; 0x4a84 <udd_sleep_mode+0x5c>
    4a38:	90 91 c0 24 	lds	r25, 0x24C0	; 0x8024c0 <udd_b_idle>
    4a3c:	99 23       	and	r25, r25
    4a3e:	f9 f0       	breq	.+62     	; 0x4a7e <udd_sleep_mode+0x56>
static inline void sleepmgr_unlock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] == 0) {
    4a40:	90 91 d2 24 	lds	r25, 0x24D2	; 0x8024d2 <sleepmgr_locks+0x1>
    4a44:	91 11       	cpse	r25, r1
    4a46:	01 c0       	rjmp	.+2      	; 0x4a4a <udd_sleep_mode+0x22>
    4a48:	ff cf       	rjmp	.-2      	; 0x4a48 <udd_sleep_mode+0x20>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    4a4a:	9f b7       	in	r25, 0x3f	; 63
    4a4c:	9a 83       	std	Y+2, r25	; 0x02
	cpu_irq_disable();
    4a4e:	f8 94       	cli
	return flags;
    4a50:	2a 81       	ldd	r18, Y+2	; 0x02
	}

	// Enter a critical section
	flags = cpu_irq_save();

	--sleepmgr_locks[mode];
    4a52:	e1 ed       	ldi	r30, 0xD1	; 209
    4a54:	f4 e2       	ldi	r31, 0x24	; 36
    4a56:	91 81       	ldd	r25, Z+1	; 0x01
    4a58:	91 50       	subi	r25, 0x01	; 1
    4a5a:	91 83       	std	Z+1, r25	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    4a5c:	2f bf       	out	0x3f, r18	; 63
    4a5e:	0f c0       	rjmp	.+30     	; 0x4a7e <udd_sleep_mode+0x56>
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
    4a60:	90 91 d2 24 	lds	r25, 0x24D2	; 0x8024d2 <sleepmgr_locks+0x1>
    4a64:	9f 3f       	cpi	r25, 0xFF	; 255
    4a66:	09 f4       	brne	.+2      	; 0x4a6a <udd_sleep_mode+0x42>
    4a68:	ff cf       	rjmp	.-2      	; 0x4a68 <udd_sleep_mode+0x40>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    4a6a:	9f b7       	in	r25, 0x3f	; 63
    4a6c:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    4a6e:	f8 94       	cli
	return flags;
    4a70:	29 81       	ldd	r18, Y+1	; 0x01
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
    4a72:	e1 ed       	ldi	r30, 0xD1	; 209
    4a74:	f4 e2       	ldi	r31, 0x24	; 36
    4a76:	91 81       	ldd	r25, Z+1	; 0x01
    4a78:	9f 5f       	subi	r25, 0xFF	; 255
    4a7a:	91 83       	std	Z+1, r25	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    4a7c:	2f bf       	out	0x3f, r18	; 63
		sleepmgr_unlock_mode(USBC_SLEEP_MODE_USB_IDLE);
	}
	if (b_idle && !udd_b_idle) {
		sleepmgr_lock_mode(USBC_SLEEP_MODE_USB_IDLE);
	}
	udd_b_idle = b_idle;
    4a7e:	80 93 c0 24 	sts	0x24C0, r24	; 0x8024c0 <udd_b_idle>
}
    4a82:	05 c0       	rjmp	.+10     	; 0x4a8e <udd_sleep_mode+0x66>
static void udd_sleep_mode(bool b_idle)
{
	if (!b_idle && udd_b_idle) {
		sleepmgr_unlock_mode(USBC_SLEEP_MODE_USB_IDLE);
	}
	if (b_idle && !udd_b_idle) {
    4a84:	90 91 c0 24 	lds	r25, 0x24C0	; 0x8024c0 <udd_b_idle>
    4a88:	99 23       	and	r25, r25
    4a8a:	51 f3       	breq	.-44     	; 0x4a60 <udd_sleep_mode+0x38>
    4a8c:	f8 cf       	rjmp	.-16     	; 0x4a7e <udd_sleep_mode+0x56>
		sleepmgr_lock_mode(USBC_SLEEP_MODE_USB_IDLE);
	}
	udd_b_idle = b_idle;
}
    4a8e:	0f 90       	pop	r0
    4a90:	0f 90       	pop	r0
    4a92:	df 91       	pop	r29
    4a94:	cf 91       	pop	r28
    4a96:	08 95       	ret

00004a98 <udd_ctrl_init>:

//--------------------------------------------------------
//--- INTERNAL ROUTINES TO MANAGED THE CONTROL ENDPOINT

static void udd_ctrl_init(void)
{
    4a98:	0f 93       	push	r16
	udd_disable_overflow_interrupt();
    4a9a:	e8 ec       	ldi	r30, 0xC8	; 200
    4a9c:	f4 e0       	ldi	r31, 0x04	; 4
    4a9e:	80 81       	ld	r24, Z
    4aa0:	8f 7d       	andi	r24, 0xDF	; 223
    4aa2:	80 83       	st	Z, r24
	udd_disable_underflow_interrupt();
    4aa4:	80 81       	ld	r24, Z
    4aa6:	8f 7d       	andi	r24, 0xDF	; 223
    4aa8:	80 83       	st	Z, r24

	// Clear status flag from control endpoints
	// Mandatory for ATxmega128A1 Rev. K
	udd_control_in_set_NACK0();
    4aaa:	e8 e8       	ldi	r30, 0x88	; 136
    4aac:	f4 e2       	ldi	r31, 0x24	; 36
    4aae:	02 e0       	ldi	r16, 0x02	; 2
    4ab0:	05 93       	las	Z, r16
	udd_control_in_set_bytecnt(0);
    4ab2:	10 92 8a 24 	sts	0x248A, r1	; 0x80248a <udd_sram+0x1a>
    4ab6:	10 92 8b 24 	sts	0x248B, r1	; 0x80248b <udd_sram+0x1b>
	udd_control_in_ack_tc();
    4aba:	00 e2       	ldi	r16, 0x20	; 32
    4abc:	06 93       	lac	Z, r16
	udd_control_ack_in_underflow();
    4abe:	00 e4       	ldi	r16, 0x40	; 64
    4ac0:	06 93       	lac	Z, r16
	udd_control_ack_out_overflow();
    4ac2:	e0 e8       	ldi	r30, 0x80	; 128
    4ac4:	f4 e2       	ldi	r31, 0x24	; 36
    4ac6:	00 e4       	ldi	r16, 0x40	; 64
    4ac8:	06 93       	lac	Z, r16

	udd_g_ctrlreq.callback = NULL;
    4aca:	e1 ec       	ldi	r30, 0xC1	; 193
    4acc:	f4 e2       	ldi	r31, 0x24	; 36
    4ace:	14 86       	std	Z+12, r1	; 0x0c
    4ad0:	15 86       	std	Z+13, r1	; 0x0d
	udd_g_ctrlreq.over_under_run = NULL;
    4ad2:	16 86       	std	Z+14, r1	; 0x0e
    4ad4:	17 86       	std	Z+15, r1	; 0x0f
	udd_g_ctrlreq.payload_size = 0;
    4ad6:	12 86       	std	Z+10, r1	; 0x0a
    4ad8:	13 86       	std	Z+11, r1	; 0x0b
	udd_ep_control_state = UDD_EPCTRL_SETUP;
    4ada:	10 92 6b 24 	sts	0x246B, r1	; 0x80246b <udd_ep_control_state>
}
    4ade:	0f 91       	pop	r16
    4ae0:	08 95       	ret

00004ae2 <udd_ctrl_stall_data>:
		udd_control_out_enable_stall();
	}
}

static void udd_ctrl_stall_data(void)
{
    4ae2:	0f 93       	push	r16
	// Stall all packets on IN & OUT control endpoint
	udd_ep_control_state = UDD_EPCTRL_STALL_REQ;
    4ae4:	85 e0       	ldi	r24, 0x05	; 5
    4ae6:	80 93 6b 24 	sts	0x246B, r24	; 0x80246b <udd_ep_control_state>
	udd_control_in_enable_stall();
    4aea:	e9 e8       	ldi	r30, 0x89	; 137
    4aec:	f4 e2       	ldi	r31, 0x24	; 36
    4aee:	04 e0       	ldi	r16, 0x04	; 4
    4af0:	05 93       	las	Z, r16
	udd_control_out_enable_stall();
    4af2:	e1 e8       	ldi	r30, 0x81	; 129
    4af4:	f4 e2       	ldi	r31, 0x24	; 36
    4af6:	04 e0       	ldi	r16, 0x04	; 4
    4af8:	05 93       	las	Z, r16
}
    4afa:	0f 91       	pop	r16
    4afc:	08 95       	ret

00004afe <udd_ctrl_send_zlp_in>:

static void udd_ctrl_send_zlp_in(void)
{
    4afe:	0f 93       	push	r16
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP;
    4b00:	83 e0       	ldi	r24, 0x03	; 3
    4b02:	80 93 6b 24 	sts	0x246B, r24	; 0x80246b <udd_ep_control_state>
	// Valid and sent empty IN packet on control endpoint
	udd_control_in_set_bytecnt(0);
    4b06:	10 92 8a 24 	sts	0x248A, r1	; 0x80248a <udd_sram+0x1a>
    4b0a:	10 92 8b 24 	sts	0x248B, r1	; 0x80248b <udd_sram+0x1b>
	udd_control_in_clear_NACK0();
    4b0e:	e8 e8       	ldi	r30, 0x88	; 136
    4b10:	f4 e2       	ldi	r31, 0x24	; 36
    4b12:	02 e0       	ldi	r16, 0x02	; 2
    4b14:	06 93       	lac	Z, r16
}
    4b16:	0f 91       	pop	r16
    4b18:	08 95       	ret

00004b1a <udd_ctrl_endofrequest>:
}

static void udd_ctrl_endofrequest(void)
{
	// If a callback is registered then call it
	if (udd_g_ctrlreq.callback) {
    4b1a:	e0 91 cd 24 	lds	r30, 0x24CD	; 0x8024cd <udd_g_ctrlreq+0xc>
    4b1e:	f0 91 ce 24 	lds	r31, 0x24CE	; 0x8024ce <udd_g_ctrlreq+0xd>
    4b22:	30 97       	sbiw	r30, 0x00	; 0
    4b24:	09 f0       	breq	.+2      	; 0x4b28 <udd_ctrl_endofrequest+0xe>
		udd_g_ctrlreq.callback();
    4b26:	19 95       	eicall
    4b28:	08 95       	ret

00004b2a <udd_ctrl_in_sent>:
		udd_control_out_ack_tc();
	}
}

static void udd_ctrl_in_sent(void)
{
    4b2a:	0f 93       	push	r16
    4b2c:	cf 93       	push	r28
    4b2e:	df 93       	push	r29
	static bool b_shortpacket = false;
	uint16_t nb_remain;

	if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
    4b30:	80 91 6b 24 	lds	r24, 0x246B	; 0x80246b <udd_ep_control_state>
    4b34:	83 30       	cpi	r24, 0x03	; 3
    4b36:	29 f4       	brne	.+10     	; 0x4b42 <udd_ctrl_in_sent+0x18>
		// ZLP on IN is sent, then valid end of setup request
		udd_ctrl_endofrequest();
    4b38:	0e 94 8d 25 	call	0x4b1a	; 0x4b1a <udd_ctrl_endofrequest>
		// Reinitializes control endpoint management
		udd_ctrl_init();
    4b3c:	0e 94 4c 25 	call	0x4a98	; 0x4a98 <udd_ctrl_init>
		return;
    4b40:	5e c0       	rjmp	.+188    	; 0x4bfe <udd_ctrl_in_sent+0xd4>
	}
	Assert(udd_ep_control_state == UDD_EPCTRL_DATA_IN);

	nb_remain = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
    4b42:	80 91 67 24 	lds	r24, 0x2467	; 0x802467 <udd_ctrl_payload_nb_trans>
    4b46:	90 91 68 24 	lds	r25, 0x2468	; 0x802468 <udd_ctrl_payload_nb_trans+0x1>
    4b4a:	c0 91 cb 24 	lds	r28, 0x24CB	; 0x8024cb <udd_g_ctrlreq+0xa>
    4b4e:	d0 91 cc 24 	lds	r29, 0x24CC	; 0x8024cc <udd_g_ctrlreq+0xb>
    4b52:	c8 1b       	sub	r28, r24
    4b54:	d9 0b       	sbc	r29, r25
	if (0 == nb_remain) {
    4b56:	71 f5       	brne	.+92     	; 0x4bb4 <udd_ctrl_in_sent+0x8a>
		// Update number of total data sending by previous playload buffer
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
    4b58:	20 91 69 24 	lds	r18, 0x2469	; 0x802469 <udd_ctrl_prev_payload_nb_trans>
    4b5c:	30 91 6a 24 	lds	r19, 0x246A	; 0x80246a <udd_ctrl_prev_payload_nb_trans+0x1>
    4b60:	82 0f       	add	r24, r18
    4b62:	93 1f       	adc	r25, r19
    4b64:	80 93 69 24 	sts	0x2469, r24	; 0x802469 <udd_ctrl_prev_payload_nb_trans>
    4b68:	90 93 6a 24 	sts	0x246A, r25	; 0x80246a <udd_ctrl_prev_payload_nb_trans+0x1>
		if ((udd_g_ctrlreq.req.wLength == udd_ctrl_prev_payload_nb_trans)
    4b6c:	20 91 c7 24 	lds	r18, 0x24C7	; 0x8024c7 <udd_g_ctrlreq+0x6>
    4b70:	30 91 c8 24 	lds	r19, 0x24C8	; 0x8024c8 <udd_g_ctrlreq+0x7>
    4b74:	82 17       	cp	r24, r18
    4b76:	93 07       	cpc	r25, r19
    4b78:	21 f0       	breq	.+8      	; 0x4b82 <udd_ctrl_in_sent+0x58>
				|| b_shortpacket) {
    4b7a:	80 91 82 23 	lds	r24, 0x2382	; 0x802382 <b_shortpacket.5638>
    4b7e:	88 23       	and	r24, r24
    4b80:	41 f0       	breq	.+16     	; 0x4b92 <udd_ctrl_in_sent+0x68>
	udd_control_in_clear_NACK0();
}

static void udd_ctrl_send_zlp_out(void)
{
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
    4b82:	84 e0       	ldi	r24, 0x04	; 4
    4b84:	80 93 6b 24 	sts	0x246B, r24	; 0x80246b <udd_ep_control_state>
	// Valid reception of OUT packet on control endpoint
	udd_control_out_clear_NACK0();
    4b88:	e0 e8       	ldi	r30, 0x80	; 128
    4b8a:	f4 e2       	ldi	r31, 0x24	; 36
    4b8c:	02 e0       	ldi	r16, 0x02	; 2
    4b8e:	06 93       	lac	Z, r16
    4b90:	36 c0       	rjmp	.+108    	; 0x4bfe <udd_ctrl_in_sent+0xd4>
			// Generate an OUT ZLP for handshake phase.
			udd_ctrl_send_zlp_out();
			return;
		}
		// Need of new buffer because the data phase is not complete
		if ((!udd_g_ctrlreq.over_under_run)
    4b92:	e0 91 cf 24 	lds	r30, 0x24CF	; 0x8024cf <udd_g_ctrlreq+0xe>
    4b96:	f0 91 d0 24 	lds	r31, 0x24D0	; 0x8024d0 <udd_g_ctrlreq+0xf>
    4b9a:	30 97       	sbiw	r30, 0x00	; 0
    4b9c:	99 f0       	breq	.+38     	; 0x4bc4 <udd_ctrl_in_sent+0x9a>
				|| (!udd_g_ctrlreq.over_under_run())) {
    4b9e:	19 95       	eicall
    4ba0:	88 23       	and	r24, r24
    4ba2:	81 f0       	breq	.+32     	; 0x4bc4 <udd_ctrl_in_sent+0x9a>
			// Underrun then send zlp on IN
			// nb_remain == 0 allows to send a IN ZLP
		} else {
			// A new payload buffer is given
			udd_ctrl_payload_nb_trans = 0;
    4ba4:	10 92 67 24 	sts	0x2467, r1	; 0x802467 <udd_ctrl_payload_nb_trans>
    4ba8:	10 92 68 24 	sts	0x2468, r1	; 0x802468 <udd_ctrl_payload_nb_trans+0x1>
			nb_remain = udd_g_ctrlreq.payload_size;
    4bac:	c0 91 cb 24 	lds	r28, 0x24CB	; 0x8024cb <udd_g_ctrlreq+0xa>
    4bb0:	d0 91 cc 24 	lds	r29, 0x24CC	; 0x8024cc <udd_g_ctrlreq+0xb>
		}
	}
	// Continue transfer an send next data
	if (nb_remain >= USB_DEVICE_EP_CTRL_SIZE) {
    4bb4:	c0 34       	cpi	r28, 0x40	; 64
    4bb6:	d1 05       	cpc	r29, r1
    4bb8:	28 f0       	brcs	.+10     	; 0x4bc4 <udd_ctrl_in_sent+0x9a>
		nb_remain = USB_DEVICE_EP_CTRL_SIZE;
		b_shortpacket = false;
    4bba:	10 92 82 23 	sts	0x2382, r1	; 0x802382 <b_shortpacket.5638>
			nb_remain = udd_g_ctrlreq.payload_size;
		}
	}
	// Continue transfer an send next data
	if (nb_remain >= USB_DEVICE_EP_CTRL_SIZE) {
		nb_remain = USB_DEVICE_EP_CTRL_SIZE;
    4bbe:	c0 e4       	ldi	r28, 0x40	; 64
    4bc0:	d0 e0       	ldi	r29, 0x00	; 0
    4bc2:	03 c0       	rjmp	.+6      	; 0x4bca <udd_ctrl_in_sent+0xa0>
		b_shortpacket = false;
	} else {
		b_shortpacket = true;
    4bc4:	81 e0       	ldi	r24, 0x01	; 1
    4bc6:	80 93 82 23 	sts	0x2382, r24	; 0x802382 <b_shortpacket.5638>
	}
	udd_control_in_set_bytecnt(nb_remain);
    4bca:	e0 e7       	ldi	r30, 0x70	; 112
    4bcc:	f4 e2       	ldi	r31, 0x24	; 36
    4bce:	c2 8f       	std	Z+26, r28	; 0x1a
    4bd0:	d3 8f       	std	Z+27, r29	; 0x1b

	// Link payload buffer directly on USB hardware
	udd_control_in_set_buf(udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans);
    4bd2:	80 91 67 24 	lds	r24, 0x2467	; 0x802467 <udd_ctrl_payload_nb_trans>
    4bd6:	90 91 68 24 	lds	r25, 0x2468	; 0x802468 <udd_ctrl_payload_nb_trans+0x1>
    4bda:	20 91 c9 24 	lds	r18, 0x24C9	; 0x8024c9 <udd_g_ctrlreq+0x8>
    4bde:	30 91 ca 24 	lds	r19, 0x24CA	; 0x8024ca <udd_g_ctrlreq+0x9>
    4be2:	28 0f       	add	r18, r24
    4be4:	39 1f       	adc	r19, r25
    4be6:	24 8f       	std	Z+28, r18	; 0x1c
    4be8:	35 8f       	std	Z+29, r19	; 0x1d
	udd_ctrl_payload_nb_trans += nb_remain;
    4bea:	c8 0f       	add	r28, r24
    4bec:	d9 1f       	adc	r29, r25
    4bee:	c0 93 67 24 	sts	0x2467, r28	; 0x802467 <udd_ctrl_payload_nb_trans>
    4bf2:	d0 93 68 24 	sts	0x2468, r29	; 0x802468 <udd_ctrl_payload_nb_trans+0x1>

	// Valid and sent the data available in control endpoint buffer
	udd_control_in_clear_NACK0();
    4bf6:	e8 e8       	ldi	r30, 0x88	; 136
    4bf8:	f4 e2       	ldi	r31, 0x24	; 36
    4bfa:	02 e0       	ldi	r16, 0x02	; 2
    4bfc:	06 93       	lac	Z, r16
}
    4bfe:	df 91       	pop	r29
    4c00:	cf 91       	pop	r28
    4c02:	0f 91       	pop	r16
    4c04:	08 95       	ret

00004c06 <udd_ep_get_size>:
#if (0!=USB_DEVICE_MAX_EP)

static uint16_t udd_ep_get_size(UDD_EP_t * ep_ctrl)
{
	// Translate hardware defines to USB endpoint size
	switch (udd_endpoint_get_size_field(ep_ctrl)) {
    4c06:	fc 01       	movw	r30, r24
    4c08:	81 81       	ldd	r24, Z+1	; 0x01
    4c0a:	e8 2f       	mov	r30, r24
    4c0c:	e7 70       	andi	r30, 0x07	; 7
    4c0e:	8e 2f       	mov	r24, r30
    4c10:	90 e0       	ldi	r25, 0x00	; 0
    4c12:	fc 01       	movw	r30, r24
    4c14:	31 97       	sbiw	r30, 0x01	; 1
    4c16:	e7 30       	cpi	r30, 0x07	; 7
    4c18:	f1 05       	cpc	r31, r1
    4c1a:	d8 f4       	brcc	.+54     	; 0x4c52 <udd_ep_get_size+0x4c>
    4c1c:	88 27       	eor	r24, r24
    4c1e:	e6 52       	subi	r30, 0x26	; 38
    4c20:	fe 4f       	sbci	r31, 0xFE	; 254
    4c22:	8f 4f       	sbci	r24, 0xFF	; 255
    4c24:	0c 94 6f 34 	jmp	0x68de	; 0x68de <__tablejump2__>
	default:
	case USB_EP_BUFSIZE_8_gc:
		return 8;
	case USB_EP_BUFSIZE_16_gc:
		return 16;
    4c28:	80 e1       	ldi	r24, 0x10	; 16
    4c2a:	90 e0       	ldi	r25, 0x00	; 0
    4c2c:	08 95       	ret
	case USB_EP_BUFSIZE_32_gc:
		return 32;
    4c2e:	80 e2       	ldi	r24, 0x20	; 32
    4c30:	90 e0       	ldi	r25, 0x00	; 0
    4c32:	08 95       	ret
	case USB_EP_BUFSIZE_64_gc:
		return 64;
    4c34:	80 e4       	ldi	r24, 0x40	; 64
    4c36:	90 e0       	ldi	r25, 0x00	; 0
    4c38:	08 95       	ret
	case USB_EP_BUFSIZE_128_gc:
		return 128;
    4c3a:	80 e8       	ldi	r24, 0x80	; 128
    4c3c:	90 e0       	ldi	r25, 0x00	; 0
    4c3e:	08 95       	ret
	case USB_EP_BUFSIZE_256_gc:
		return 256;
    4c40:	80 e0       	ldi	r24, 0x00	; 0
    4c42:	91 e0       	ldi	r25, 0x01	; 1
    4c44:	08 95       	ret
	case USB_EP_BUFSIZE_512_gc:
		return 512;
    4c46:	80 e0       	ldi	r24, 0x00	; 0
    4c48:	92 e0       	ldi	r25, 0x02	; 2
    4c4a:	08 95       	ret
	case USB_EP_BUFSIZE_1023_gc:
		return 1023;
    4c4c:	8f ef       	ldi	r24, 0xFF	; 255
    4c4e:	93 e0       	ldi	r25, 0x03	; 3
    4c50:	08 95       	ret
{
	// Translate hardware defines to USB endpoint size
	switch (udd_endpoint_get_size_field(ep_ctrl)) {
	default:
	case USB_EP_BUFSIZE_8_gc:
		return 8;
    4c52:	88 e0       	ldi	r24, 0x08	; 8
    4c54:	90 e0       	ldi	r25, 0x00	; 0
	case USB_EP_BUFSIZE_512_gc:
		return 512;
	case USB_EP_BUFSIZE_1023_gc:
		return 1023;
	}
}
    4c56:	08 95       	ret

00004c58 <udd_ep_get_job>:

static udd_ep_job_t *udd_ep_get_job(udd_ep_id_t ep)
{
	return &udd_ep_job[(2 * (ep & USB_EP_ADDR_MASK) +
    4c58:	28 2f       	mov	r18, r24
    4c5a:	2f 70       	andi	r18, 0x0F	; 15
    4c5c:	30 e0       	ldi	r19, 0x00	; 0
    4c5e:	22 0f       	add	r18, r18
    4c60:	33 1f       	adc	r19, r19
    4c62:	08 2e       	mov	r0, r24
    4c64:	00 0c       	add	r0, r0
    4c66:	99 0b       	sbc	r25, r25
    4c68:	88 27       	eor	r24, r24
    4c6a:	99 0f       	add	r25, r25
    4c6c:	88 1f       	adc	r24, r24
    4c6e:	99 27       	eor	r25, r25
    4c70:	82 0f       	add	r24, r18
    4c72:	93 1f       	adc	r25, r19
    4c74:	02 97       	sbiw	r24, 0x02	; 2
    4c76:	9c 01       	movw	r18, r24
    4c78:	22 0f       	add	r18, r18
    4c7a:	33 1f       	adc	r19, r19
    4c7c:	22 0f       	add	r18, r18
    4c7e:	33 1f       	adc	r19, r19
    4c80:	22 0f       	add	r18, r18
    4c82:	33 1f       	adc	r19, r19
    4c84:	82 0f       	add	r24, r18
    4c86:	93 1f       	adc	r25, r19
		((ep & USB_EP_DIR_IN) ? 1 : 0)) - 2];
}
    4c88:	8d 5f       	subi	r24, 0xFD	; 253
    4c8a:	9b 4d       	sbci	r25, 0xDB	; 219
    4c8c:	08 95       	ret

00004c8e <udd_ctrl_interrupt_tc_setup>:
	}
	return false;
}

static bool udd_ctrl_interrupt_tc_setup(void)
{
    4c8e:	0f 93       	push	r16
    4c90:	cf 93       	push	r28
	if (!udd_is_setup_event()) {
    4c92:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    4c96:	80 ff       	sbrs	r24, 0
    4c98:	6a c0       	rjmp	.+212    	; 0x4d6e <udd_ctrl_interrupt_tc_setup+0xe0>
		return false;
	}
	udd_ack_setup_event();
    4c9a:	81 e0       	ldi	r24, 0x01	; 1
    4c9c:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>

	// Clear eventually previous stall events
	udd_control_out_ack_stall();
    4ca0:	e0 e8       	ldi	r30, 0x80	; 128
    4ca2:	f4 e2       	ldi	r31, 0x24	; 36
    4ca4:	00 e8       	ldi	r16, 0x80	; 128
    4ca6:	06 93       	lac	Z, r16
	udd_control_in_ack_stall();
    4ca8:	e8 e8       	ldi	r30, 0x88	; 136
    4caa:	f4 e2       	ldi	r31, 0x24	; 36
    4cac:	00 e8       	ldi	r16, 0x80	; 128
    4cae:	06 93       	lac	Z, r16
	udd_ack_stall_event();
    4cb0:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>

	Assert(udd_control_setup()); // A setup must be received on control endpoint

	// Ack SETUP packet and decode request
	udd_control_ack_setup();
    4cb4:	e0 e8       	ldi	r30, 0x80	; 128
    4cb6:	f4 e2       	ldi	r31, 0x24	; 36
    4cb8:	00 e1       	ldi	r16, 0x10	; 16
    4cba:	06 93       	lac	Z, r16
	udd_ep_control_state = UDD_EPCTRL_SETUP;
}

static void udd_ctrl_setup_received(void)
{
	if (UDD_EPCTRL_SETUP != udd_ep_control_state) {
    4cbc:	80 91 6b 24 	lds	r24, 0x246B	; 0x80246b <udd_ep_control_state>
    4cc0:	88 23       	and	r24, r24
    4cc2:	39 f0       	breq	.+14     	; 0x4cd2 <udd_ctrl_interrupt_tc_setup+0x44>
		if ((UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state)
    4cc4:	83 50       	subi	r24, 0x03	; 3
    4cc6:	82 30       	cpi	r24, 0x02	; 2
    4cc8:	10 f4       	brcc	.+4      	; 0x4cce <udd_ctrl_interrupt_tc_setup+0x40>
				|| (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state)) {
			// Accept that ZLP event can be hidden by setup packet event
			// in case of setup packet sending quickly after a ZLP
			udd_ctrl_endofrequest();
    4cca:	0e 94 8d 25 	call	0x4b1a	; 0x4b1a <udd_ctrl_endofrequest>
		}
		// Reinitializes control endpoint management
		udd_ctrl_init();
    4cce:	0e 94 4c 25 	call	0x4a98	; 0x4a98 <udd_ctrl_init>
	}
	// Fill setup request structure
	if (8 != udd_control_out_get_bytecnt())
    4cd2:	80 91 82 24 	lds	r24, 0x2482	; 0x802482 <udd_sram+0x12>
    4cd6:	90 91 83 24 	lds	r25, 0x2483	; 0x802483 <udd_sram+0x13>
    4cda:	08 97       	sbiw	r24, 0x08	; 8
    4cdc:	09 f0       	breq	.+2      	; 0x4ce0 <udd_ctrl_interrupt_tc_setup+0x52>
    4cde:	49 c0       	rjmp	.+146    	; 0x4d72 <udd_ctrl_interrupt_tc_setup+0xe4>
		return; // Error data number don't correspond to SETUP packet
	memcpy((uint8_t *) & udd_g_ctrlreq.req, udd_ctrl_buffer, 8);
    4ce0:	88 e0       	ldi	r24, 0x08	; 8
    4ce2:	e7 e2       	ldi	r30, 0x27	; 39
    4ce4:	f4 e2       	ldi	r31, 0x24	; 36
    4ce6:	a1 ec       	ldi	r26, 0xC1	; 193
    4ce8:	b4 e2       	ldi	r27, 0x24	; 36
    4cea:	01 90       	ld	r0, Z+
    4cec:	0d 92       	st	X+, r0
    4cee:	8a 95       	dec	r24
    4cf0:	e1 f7       	brne	.-8      	; 0x4cea <udd_ctrl_interrupt_tc_setup+0x5c>

	// To detect a protocol error on setup, enable nak interrupt on IN/OUT of control endpoint
	udd_enable_overflow_interrupt();
    4cf2:	e8 ec       	ldi	r30, 0xC8	; 200
    4cf4:	f4 e0       	ldi	r31, 0x04	; 4
    4cf6:	80 81       	ld	r24, Z
    4cf8:	80 62       	ori	r24, 0x20	; 32
    4cfa:	80 83       	st	Z, r24
	udd_enable_underflow_interrupt();
    4cfc:	80 81       	ld	r24, Z
    4cfe:	80 62       	ori	r24, 0x20	; 32
    4d00:	80 83       	st	Z, r24

	// Decode setup request
	if (udc_process_setup() == false) {
    4d02:	0e 94 74 22 	call	0x44e8	; 0x44e8 <udc_process_setup>
    4d06:	c8 2f       	mov	r28, r24
    4d08:	81 11       	cpse	r24, r1
    4d0a:	04 c0       	rjmp	.+8      	; 0x4d14 <udd_ctrl_interrupt_tc_setup+0x86>
		// Setup request unknown then stall it
		udd_ctrl_stall_data();
    4d0c:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <udd_ctrl_stall_data>
	Assert(udd_control_setup()); // A setup must be received on control endpoint

	// Ack SETUP packet and decode request
	udd_control_ack_setup();
	udd_ctrl_setup_received();
	return true;
    4d10:	c1 e0       	ldi	r28, 0x01	; 1
    4d12:	30 c0       	rjmp	.+96     	; 0x4d74 <udd_ctrl_interrupt_tc_setup+0xe6>
		// Setup request unknown then stall it
		udd_ctrl_stall_data();
		return;
	}

	if (Udd_setup_is_in()) {
    4d14:	80 91 c1 24 	lds	r24, 0x24C1	; 0x8024c1 <udd_g_ctrlreq>
    4d18:	88 23       	and	r24, r24
    4d1a:	74 f4       	brge	.+28     	; 0x4d38 <udd_ctrl_interrupt_tc_setup+0xaa>
		udd_ctrl_prev_payload_nb_trans = 0;
    4d1c:	10 92 69 24 	sts	0x2469, r1	; 0x802469 <udd_ctrl_prev_payload_nb_trans>
    4d20:	10 92 6a 24 	sts	0x246A, r1	; 0x80246a <udd_ctrl_prev_payload_nb_trans+0x1>
		udd_ctrl_payload_nb_trans = 0;
    4d24:	10 92 67 24 	sts	0x2467, r1	; 0x802467 <udd_ctrl_payload_nb_trans>
    4d28:	10 92 68 24 	sts	0x2468, r1	; 0x802468 <udd_ctrl_payload_nb_trans+0x1>
		udd_ep_control_state = UDD_EPCTRL_DATA_IN;
    4d2c:	82 e0       	ldi	r24, 0x02	; 2
    4d2e:	80 93 6b 24 	sts	0x246B, r24	; 0x80246b <udd_ep_control_state>
		udd_ctrl_in_sent(); // Send first data transfer
    4d32:	0e 94 95 25 	call	0x4b2a	; 0x4b2a <udd_ctrl_in_sent>
    4d36:	1e c0       	rjmp	.+60     	; 0x4d74 <udd_ctrl_interrupt_tc_setup+0xe6>
	} else {
		if (0 == udd_g_ctrlreq.req.wLength) {
    4d38:	80 91 c7 24 	lds	r24, 0x24C7	; 0x8024c7 <udd_g_ctrlreq+0x6>
    4d3c:	90 91 c8 24 	lds	r25, 0x24C8	; 0x8024c8 <udd_g_ctrlreq+0x7>
    4d40:	89 2b       	or	r24, r25
    4d42:	19 f4       	brne	.+6      	; 0x4d4a <udd_ctrl_interrupt_tc_setup+0xbc>
			// No data phase requested
			// Send IN ZLP to ACK setup request
			udd_ctrl_send_zlp_in();
    4d44:	0e 94 7f 25 	call	0x4afe	; 0x4afe <udd_ctrl_send_zlp_in>
    4d48:	15 c0       	rjmp	.+42     	; 0x4d74 <udd_ctrl_interrupt_tc_setup+0xe6>
			return;
		}
		// OUT data phase requested
		udd_ctrl_prev_payload_nb_trans = 0;
    4d4a:	10 92 69 24 	sts	0x2469, r1	; 0x802469 <udd_ctrl_prev_payload_nb_trans>
    4d4e:	10 92 6a 24 	sts	0x246A, r1	; 0x80246a <udd_ctrl_prev_payload_nb_trans+0x1>
		udd_ctrl_payload_nb_trans = 0;
    4d52:	10 92 67 24 	sts	0x2467, r1	; 0x802467 <udd_ctrl_payload_nb_trans>
    4d56:	10 92 68 24 	sts	0x2468, r1	; 0x802468 <udd_ctrl_payload_nb_trans+0x1>
		udd_ep_control_state = UDD_EPCTRL_DATA_OUT;
    4d5a:	81 e0       	ldi	r24, 0x01	; 1
    4d5c:	80 93 6b 24 	sts	0x246B, r24	; 0x80246b <udd_ep_control_state>
		// Clear packet to receive first packet
		udd_control_out_clear_NACK0();
    4d60:	e0 e8       	ldi	r30, 0x80	; 128
    4d62:	f4 e2       	ldi	r31, 0x24	; 36
    4d64:	02 e0       	ldi	r16, 0x02	; 2
    4d66:	06 93       	lac	Z, r16
		udd_control_out_ack_tc();
    4d68:	00 e2       	ldi	r16, 0x20	; 32
    4d6a:	06 93       	lac	Z, r16
    4d6c:	03 c0       	rjmp	.+6      	; 0x4d74 <udd_ctrl_interrupt_tc_setup+0xe6>
}

static bool udd_ctrl_interrupt_tc_setup(void)
{
	if (!udd_is_setup_event()) {
		return false;
    4d6e:	c0 e0       	ldi	r28, 0x00	; 0
    4d70:	01 c0       	rjmp	.+2      	; 0x4d74 <udd_ctrl_interrupt_tc_setup+0xe6>
	Assert(udd_control_setup()); // A setup must be received on control endpoint

	// Ack SETUP packet and decode request
	udd_control_ack_setup();
	udd_ctrl_setup_received();
	return true;
    4d72:	c1 e0       	ldi	r28, 0x01	; 1
}
    4d74:	8c 2f       	mov	r24, r28
    4d76:	cf 91       	pop	r28
    4d78:	0f 91       	pop	r16
    4d7a:	08 95       	ret

00004d7c <udd_ep_trans_complet>:
	}
	return (USB_DEVICE_MAX_EP >= ep);
}

static void udd_ep_trans_complet(udd_ep_id_t ep)
{
    4d7c:	8f 92       	push	r8
    4d7e:	9f 92       	push	r9
    4d80:	af 92       	push	r10
    4d82:	bf 92       	push	r11
    4d84:	df 92       	push	r13
    4d86:	ef 92       	push	r14
    4d88:	ff 92       	push	r15
    4d8a:	0f 93       	push	r16
    4d8c:	1f 93       	push	r17
    4d8e:	cf 93       	push	r28
    4d90:	df 93       	push	r29
    4d92:	d8 2e       	mov	r13, r24
	UDD_EP_t *ep_ctrl;
	udd_ep_job_t *ptr_job;
	uint16_t ep_size, nb_trans;
	iram_size_t next_trans;

	ptr_job = udd_ep_get_job(ep);
    4d94:	0e 94 2c 26 	call	0x4c58	; 0x4c58 <udd_ep_get_job>
    4d98:	8c 01       	movw	r16, r24
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    4d9a:	cd 2d       	mov	r28, r13
    4d9c:	cf 70       	andi	r28, 0x0F	; 15
    4d9e:	d0 e0       	ldi	r29, 0x00	; 0
    4da0:	ce 01       	movw	r24, r28
    4da2:	88 0f       	add	r24, r24
    4da4:	99 1f       	adc	r25, r25
    4da6:	cd 2d       	mov	r28, r13
    4da8:	0d 2c       	mov	r0, r13
    4daa:	00 0c       	add	r0, r0
    4dac:	dd 0b       	sbc	r29, r29
    4dae:	cc 27       	eor	r28, r28
    4db0:	dd 0f       	add	r29, r29
    4db2:	cc 1f       	adc	r28, r28
    4db4:	dd 27       	eor	r29, r29
    4db6:	c8 0f       	add	r28, r24
    4db8:	d9 1f       	adc	r29, r25
    4dba:	ce 01       	movw	r24, r28
    4dbc:	88 0f       	add	r24, r24
    4dbe:	99 1f       	adc	r25, r25
    4dc0:	88 0f       	add	r24, r24
    4dc2:	99 1f       	adc	r25, r25
    4dc4:	88 0f       	add	r24, r24
    4dc6:	99 1f       	adc	r25, r25
    4dc8:	9c 01       	movw	r18, r24
    4dca:	20 58       	subi	r18, 0x80	; 128
    4dcc:	3b 4d       	sbci	r19, 0xDB	; 219
    4dce:	79 01       	movw	r14, r18
	uint16_t ep_size, nb_trans;
	iram_size_t next_trans;

	ptr_job = udd_ep_get_job(ep);
	ep_ctrl = udd_ep_get_ctrl(ep);
	ep_size = udd_ep_get_size(ep_ctrl);
    4dd0:	c9 01       	movw	r24, r18
    4dd2:	0e 94 03 26 	call	0x4c06	; 0x4c06 <udd_ep_get_size>
    4dd6:	4c 01       	movw	r8, r24

	if (USB_EP_DIR_IN == (ep & USB_EP_DIR_IN)) {
    4dd8:	dd 20       	and	r13, r13
    4dda:	0c f0       	brlt	.+2      	; 0x4dde <udd_ep_trans_complet+0x62>
    4ddc:	72 c0       	rjmp	.+228    	; 0x4ec2 <udd_ep_trans_complet+0x146>
		// Transfer complete on IN
		nb_trans = udd_endpoint_in_nb_sent(ep_ctrl);
    4dde:	fe 01       	movw	r30, r28
    4de0:	ee 0f       	add	r30, r30
    4de2:	ff 1f       	adc	r31, r31
    4de4:	ee 0f       	add	r30, r30
    4de6:	ff 1f       	adc	r31, r31
    4de8:	ee 0f       	add	r30, r30
    4dea:	ff 1f       	adc	r31, r31
    4dec:	e0 59       	subi	r30, 0x90	; 144
    4dee:	fb 4d       	sbci	r31, 0xDB	; 219
    4df0:	26 89       	ldd	r18, Z+22	; 0x16
    4df2:	37 89       	ldd	r19, Z+23	; 0x17

		// Update number of data transfered
		ptr_job->nb_trans += nb_trans;
    4df4:	d8 01       	movw	r26, r16
    4df6:	15 96       	adiw	r26, 0x05	; 5
    4df8:	8d 91       	ld	r24, X+
    4dfa:	9c 91       	ld	r25, X
    4dfc:	16 97       	sbiw	r26, 0x06	; 6
    4dfe:	82 0f       	add	r24, r18
    4e00:	93 1f       	adc	r25, r19
    4e02:	15 96       	adiw	r26, 0x05	; 5
    4e04:	8d 93       	st	X+, r24
    4e06:	9c 93       	st	X, r25
    4e08:	16 97       	sbiw	r26, 0x06	; 6

		// Need to send other data
		if (ptr_job->nb_trans != ptr_job->buf_size) {
    4e0a:	13 96       	adiw	r26, 0x03	; 3
    4e0c:	2d 91       	ld	r18, X+
    4e0e:	3c 91       	ld	r19, X
    4e10:	14 97       	sbiw	r26, 0x04	; 4
    4e12:	82 17       	cp	r24, r18
    4e14:	93 07       	cpc	r25, r19
    4e16:	09 f4       	brne	.+2      	; 0x4e1a <udd_ep_trans_complet+0x9e>
    4e18:	3e c0       	rjmp	.+124    	; 0x4e96 <udd_ep_trans_complet+0x11a>
			next_trans = ptr_job->buf_size - ptr_job->nb_trans;
    4e1a:	28 1b       	sub	r18, r24
    4e1c:	39 0b       	sbc	r19, r25
			if (UDD_ENDPOINT_MAX_TRANS < next_trans) {
    4e1e:	21 15       	cp	r18, r1
    4e20:	b4 e0       	ldi	r27, 0x04	; 4
    4e22:	3b 07       	cpc	r19, r27
    4e24:	40 f0       	brcs	.+16     	; 0x4e36 <udd_ep_trans_complet+0xba>
				// The USB hardware support a maximum
				// transfer size of UDD_ENDPOINT_MAX_TRANS Bytes
				next_trans = UDD_ENDPOINT_MAX_TRANS -
    4e26:	2f ef       	ldi	r18, 0xFF	; 255
    4e28:	33 e0       	ldi	r19, 0x03	; 3
    4e2a:	c9 01       	movw	r24, r18
    4e2c:	b4 01       	movw	r22, r8
    4e2e:	0e 94 06 34 	call	0x680c	; 0x680c <__udivmodhi4>
    4e32:	28 1b       	sub	r18, r24
    4e34:	39 0b       	sbc	r19, r25
					(UDD_ENDPOINT_MAX_TRANS % ep_size);
			}
			// Need ZLP, if requested and last packet is not a short packet
			ptr_job->b_shortpacket = ptr_job->b_shortpacket
				&& (0==(next_trans % ep_size));
    4e36:	f8 01       	movw	r30, r16
    4e38:	80 81       	ld	r24, Z
    4e3a:	81 ff       	sbrs	r24, 1
    4e3c:	0a c0       	rjmp	.+20     	; 0x4e52 <udd_ep_trans_complet+0xd6>
    4e3e:	c9 01       	movw	r24, r18
    4e40:	b4 01       	movw	r22, r8
    4e42:	0e 94 06 34 	call	0x680c	; 0x680c <__udivmodhi4>
    4e46:	41 e0       	ldi	r20, 0x01	; 1
    4e48:	89 2b       	or	r24, r25
    4e4a:	09 f0       	breq	.+2      	; 0x4e4e <udd_ep_trans_complet+0xd2>
    4e4c:	40 e0       	ldi	r20, 0x00	; 0
    4e4e:	84 2f       	mov	r24, r20
    4e50:	01 c0       	rjmp	.+2      	; 0x4e54 <udd_ep_trans_complet+0xd8>
    4e52:	80 e0       	ldi	r24, 0x00	; 0
				// transfer size of UDD_ENDPOINT_MAX_TRANS Bytes
				next_trans = UDD_ENDPOINT_MAX_TRANS -
					(UDD_ENDPOINT_MAX_TRANS % ep_size);
			}
			// Need ZLP, if requested and last packet is not a short packet
			ptr_job->b_shortpacket = ptr_job->b_shortpacket
    4e54:	d8 01       	movw	r26, r16
    4e56:	9c 91       	ld	r25, X
    4e58:	80 fb       	bst	r24, 0
    4e5a:	91 f9       	bld	r25, 1
    4e5c:	9c 93       	st	X, r25
				&& (0==(next_trans % ep_size));
			udd_endpoint_in_reset_nb_sent(ep_ctrl);
    4e5e:	cc 0f       	add	r28, r28
    4e60:	dd 1f       	adc	r29, r29
    4e62:	cc 0f       	add	r28, r28
    4e64:	dd 1f       	adc	r29, r29
    4e66:	cc 0f       	add	r28, r28
    4e68:	dd 1f       	adc	r29, r29
    4e6a:	c0 59       	subi	r28, 0x90	; 144
    4e6c:	db 4d       	sbci	r29, 0xDB	; 219
    4e6e:	1e 8a       	std	Y+22, r1	; 0x16
    4e70:	1f 8a       	std	Y+23, r1	; 0x17
			udd_endpoint_in_set_bytecnt(ep_ctrl, next_trans);
    4e72:	2a 8b       	std	Y+18, r18	; 0x12
    4e74:	3b 8b       	std	Y+19, r19	; 0x13
			// Link the user buffer directly on USB hardware DMA
			udd_endpoint_set_buf(ep_ctrl, &ptr_job->buf[ptr_job->nb_trans]);
    4e76:	11 96       	adiw	r26, 0x01	; 1
    4e78:	2d 91       	ld	r18, X+
    4e7a:	3c 91       	ld	r19, X
    4e7c:	12 97       	sbiw	r26, 0x02	; 2
    4e7e:	15 96       	adiw	r26, 0x05	; 5
    4e80:	8d 91       	ld	r24, X+
    4e82:	9c 91       	ld	r25, X
    4e84:	16 97       	sbiw	r26, 0x06	; 6
    4e86:	82 0f       	add	r24, r18
    4e88:	93 1f       	adc	r25, r19
    4e8a:	8c 8b       	std	Y+20, r24	; 0x14
    4e8c:	9d 8b       	std	Y+21, r25	; 0x15
			udd_endpoint_clear_NACK0(ep_ctrl);
    4e8e:	f7 01       	movw	r30, r14
    4e90:	02 e0       	ldi	r16, 0x02	; 2
    4e92:	06 93       	lac	Z, r16
			return;
    4e94:	ca c0       	rjmp	.+404    	; 0x502a <udd_ep_trans_complet+0x2ae>
		}

		// Need to send a ZLP after all data transfer
		if (ptr_job->b_shortpacket) {
    4e96:	d8 01       	movw	r26, r16
    4e98:	8c 91       	ld	r24, X
    4e9a:	81 ff       	sbrs	r24, 1
    4e9c:	b3 c0       	rjmp	.+358    	; 0x5004 <udd_ep_trans_complet+0x288>
			ptr_job->b_shortpacket = false;
    4e9e:	8d 7f       	andi	r24, 0xFD	; 253
    4ea0:	8c 93       	st	X, r24
			udd_endpoint_in_reset_nb_sent(ep_ctrl);
    4ea2:	cc 0f       	add	r28, r28
    4ea4:	dd 1f       	adc	r29, r29
    4ea6:	cc 0f       	add	r28, r28
    4ea8:	dd 1f       	adc	r29, r29
    4eaa:	cc 0f       	add	r28, r28
    4eac:	dd 1f       	adc	r29, r29
    4eae:	c0 59       	subi	r28, 0x90	; 144
    4eb0:	db 4d       	sbci	r29, 0xDB	; 219
    4eb2:	1e 8a       	std	Y+22, r1	; 0x16
    4eb4:	1f 8a       	std	Y+23, r1	; 0x17
			udd_endpoint_in_set_bytecnt(ep_ctrl, 0);
    4eb6:	1a 8a       	std	Y+18, r1	; 0x12
    4eb8:	1b 8a       	std	Y+19, r1	; 0x13
			udd_endpoint_clear_NACK0(ep_ctrl);
    4eba:	f7 01       	movw	r30, r14
    4ebc:	02 e0       	ldi	r16, 0x02	; 2
    4ebe:	06 93       	lac	Z, r16
			return;
    4ec0:	b4 c0       	rjmp	.+360    	; 0x502a <udd_ep_trans_complet+0x2ae>
		}
	}
	else
	{
		// Transfer complete on OUT
		nb_trans = udd_endpoint_out_nb_receiv(ep_ctrl);
    4ec2:	fe 01       	movw	r30, r28
    4ec4:	ee 0f       	add	r30, r30
    4ec6:	ff 1f       	adc	r31, r31
    4ec8:	ee 0f       	add	r30, r30
    4eca:	ff 1f       	adc	r31, r31
    4ecc:	ee 0f       	add	r30, r30
    4ece:	ff 1f       	adc	r31, r31
    4ed0:	e0 59       	subi	r30, 0x90	; 144
    4ed2:	fb 4d       	sbci	r31, 0xDB	; 219
    4ed4:	a2 88       	ldd	r10, Z+18	; 0x12
    4ed6:	b3 88       	ldd	r11, Z+19	; 0x13

		// Can be necessary to copy data receive from cache buffer to user buffer
		if (ptr_job->b_use_out_cache_buffer) {
    4ed8:	d8 01       	movw	r26, r16
    4eda:	8c 91       	ld	r24, X
    4edc:	82 ff       	sbrs	r24, 2
    4ede:	1b c0       	rjmp	.+54     	; 0x4f16 <udd_ep_trans_complet+0x19a>
			memcpy(&ptr_job->buf[ptr_job->nb_trans]
    4ee0:	11 96       	adiw	r26, 0x01	; 1
    4ee2:	ed 91       	ld	r30, X+
    4ee4:	fc 91       	ld	r31, X
    4ee6:	12 97       	sbiw	r26, 0x02	; 2
    4ee8:	15 96       	adiw	r26, 0x05	; 5
    4eea:	2d 91       	ld	r18, X+
    4eec:	3c 91       	ld	r19, X
    4eee:	16 97       	sbiw	r26, 0x06	; 6
    4ef0:	13 96       	adiw	r26, 0x03	; 3
    4ef2:	8d 91       	ld	r24, X+
    4ef4:	9c 91       	ld	r25, X
    4ef6:	14 97       	sbiw	r26, 0x04	; 4
    4ef8:	b4 01       	movw	r22, r8
    4efa:	0e 94 06 34 	call	0x680c	; 0x680c <__udivmodhi4>
    4efe:	b0 e4       	ldi	r27, 0x40	; 64
    4f00:	db 9e       	mul	r13, r27
    4f02:	b0 01       	movw	r22, r0
    4f04:	11 24       	eor	r1, r1
    4f06:	6d 5b       	subi	r22, 0xBD	; 189
    4f08:	7c 4d       	sbci	r23, 0xDC	; 220
    4f0a:	ac 01       	movw	r20, r24
    4f0c:	cf 01       	movw	r24, r30
    4f0e:	82 0f       	add	r24, r18
    4f10:	93 1f       	adc	r25, r19
    4f12:	0e 94 ea 34 	call	0x69d4	; 0x69d4 <memcpy>
				, udd_ep_out_cache_buffer[ep - 1]
				, ptr_job->buf_size % ep_size);
		}

		// Update number of data transfered
		ptr_job->nb_trans += nb_trans;
    4f16:	f8 01       	movw	r30, r16
    4f18:	25 81       	ldd	r18, Z+5	; 0x05
    4f1a:	36 81       	ldd	r19, Z+6	; 0x06
    4f1c:	2a 0d       	add	r18, r10
    4f1e:	3b 1d       	adc	r19, r11
    4f20:	25 83       	std	Z+5, r18	; 0x05
    4f22:	36 83       	std	Z+6, r19	; 0x06
		if (ptr_job->nb_trans > ptr_job->buf_size) {
    4f24:	83 81       	ldd	r24, Z+3	; 0x03
    4f26:	94 81       	ldd	r25, Z+4	; 0x04
    4f28:	82 17       	cp	r24, r18
    4f2a:	93 07       	cpc	r25, r19
    4f2c:	68 f4       	brcc	.+26     	; 0x4f48 <udd_ep_trans_complet+0x1cc>
			ptr_job->nb_trans = ptr_job->buf_size;
    4f2e:	85 83       	std	Z+5, r24	; 0x05
    4f30:	96 83       	std	Z+6, r25	; 0x06
		}

		// If all previous data requested are received and user buffer not full
		// then need to receive other data
		if ((nb_trans == udd_endpoint_out_get_nbbyte_requested(ep_ctrl))
    4f32:	cc 0f       	add	r28, r28
    4f34:	dd 1f       	adc	r29, r29
    4f36:	cc 0f       	add	r28, r28
    4f38:	dd 1f       	adc	r29, r29
    4f3a:	cc 0f       	add	r28, r28
    4f3c:	dd 1f       	adc	r29, r29
    4f3e:	c0 59       	subi	r28, 0x90	; 144
    4f40:	db 4d       	sbci	r29, 0xDB	; 219
    4f42:	8e 89       	ldd	r24, Y+22	; 0x16
    4f44:	9f 89       	ldd	r25, Y+23	; 0x17
    4f46:	5e c0       	rjmp	.+188    	; 0x5004 <udd_ep_trans_complet+0x288>
    4f48:	fe 01       	movw	r30, r28
    4f4a:	ee 0f       	add	r30, r30
    4f4c:	ff 1f       	adc	r31, r31
    4f4e:	ee 0f       	add	r30, r30
    4f50:	ff 1f       	adc	r31, r31
    4f52:	ee 0f       	add	r30, r30
    4f54:	ff 1f       	adc	r31, r31
    4f56:	e0 59       	subi	r30, 0x90	; 144
    4f58:	fb 4d       	sbci	r31, 0xDB	; 219
    4f5a:	46 89       	ldd	r20, Z+22	; 0x16
    4f5c:	57 89       	ldd	r21, Z+23	; 0x17
    4f5e:	a4 16       	cp	r10, r20
    4f60:	b5 06       	cpc	r11, r21
    4f62:	09 f0       	breq	.+2      	; 0x4f66 <udd_ep_trans_complet+0x1ea>
    4f64:	4f c0       	rjmp	.+158    	; 0x5004 <udd_ep_trans_complet+0x288>
			&& (ptr_job->nb_trans != ptr_job->buf_size)) {
    4f66:	28 17       	cp	r18, r24
    4f68:	39 07       	cpc	r19, r25
    4f6a:	09 f4       	brne	.+2      	; 0x4f6e <udd_ep_trans_complet+0x1f2>
    4f6c:	4b c0       	rjmp	.+150    	; 0x5004 <udd_ep_trans_complet+0x288>
			next_trans = ptr_job->buf_size - ptr_job->nb_trans;
    4f6e:	ac 01       	movw	r20, r24
    4f70:	42 1b       	sub	r20, r18
    4f72:	53 0b       	sbc	r21, r19
    4f74:	9a 01       	movw	r18, r20
			if (UDD_ENDPOINT_MAX_TRANS < next_trans) {
    4f76:	21 15       	cp	r18, r1
    4f78:	54 e0       	ldi	r21, 0x04	; 4
    4f7a:	35 07       	cpc	r19, r21
    4f7c:	48 f0       	brcs	.+18     	; 0x4f90 <udd_ep_trans_complet+0x214>
				// The USB hardware support a maximum transfer size
				// of UDD_ENDPOINT_MAX_TRANS Bytes
				next_trans = UDD_ENDPOINT_MAX_TRANS
    4f7e:	2f ef       	ldi	r18, 0xFF	; 255
    4f80:	33 e0       	ldi	r19, 0x03	; 3
    4f82:	c9 01       	movw	r24, r18
    4f84:	b4 01       	movw	r22, r8
    4f86:	0e 94 06 34 	call	0x680c	; 0x680c <__udivmodhi4>
    4f8a:	28 1b       	sub	r18, r24
    4f8c:	39 0b       	sbc	r19, r25
    4f8e:	06 c0       	rjmp	.+12     	; 0x4f9c <udd_ep_trans_complet+0x220>
					- (UDD_ENDPOINT_MAX_TRANS % ep_size);
			} else {
				next_trans -= next_trans % ep_size;
    4f90:	c9 01       	movw	r24, r18
    4f92:	b4 01       	movw	r22, r8
    4f94:	0e 94 06 34 	call	0x680c	; 0x680c <__udivmodhi4>
    4f98:	28 1b       	sub	r18, r24
    4f9a:	39 0b       	sbc	r19, r25
			}

			udd_endpoint_out_reset_nb_received(ep_ctrl);
    4f9c:	fe 01       	movw	r30, r28
    4f9e:	ee 0f       	add	r30, r30
    4fa0:	ff 1f       	adc	r31, r31
    4fa2:	ee 0f       	add	r30, r30
    4fa4:	ff 1f       	adc	r31, r31
    4fa6:	ee 0f       	add	r30, r30
    4fa8:	ff 1f       	adc	r31, r31
    4faa:	e0 59       	subi	r30, 0x90	; 144
    4fac:	fb 4d       	sbci	r31, 0xDB	; 219
    4fae:	12 8a       	std	Z+18, r1	; 0x12
    4fb0:	13 8a       	std	Z+19, r1	; 0x13
			if (next_trans < ep_size) {
    4fb2:	28 15       	cp	r18, r8
    4fb4:	39 05       	cpc	r19, r9
    4fb6:	78 f4       	brcc	.+30     	; 0x4fd6 <udd_ep_trans_complet+0x25a>
				// Use the cache buffer for Bulk or Interrupt size endpoint
				ptr_job->b_use_out_cache_buffer = true;
    4fb8:	d8 01       	movw	r26, r16
    4fba:	8c 91       	ld	r24, X
    4fbc:	84 60       	ori	r24, 0x04	; 4
    4fbe:	8c 93       	st	X, r24
				udd_endpoint_set_buf( ep_ctrl,
    4fc0:	b0 e4       	ldi	r27, 0x40	; 64
    4fc2:	db 9e       	mul	r13, r27
    4fc4:	c0 01       	movw	r24, r0
    4fc6:	11 24       	eor	r1, r1
    4fc8:	8d 5b       	subi	r24, 0xBD	; 189
    4fca:	9c 4d       	sbci	r25, 0xDC	; 220
    4fcc:	84 8b       	std	Z+20, r24	; 0x14
    4fce:	95 8b       	std	Z+21, r25	; 0x15
					udd_ep_out_cache_buffer[ep - 1]);
				udd_endpoint_out_set_nbbyte(ep_ctrl, ep_size);
    4fd0:	86 8a       	std	Z+22, r8	; 0x16
    4fd2:	97 8a       	std	Z+23, r9	; 0x17
    4fd4:	13 c0       	rjmp	.+38     	; 0x4ffc <udd_ep_trans_complet+0x280>
			} else {
				// Link the user buffer directly on USB hardware DMA
				udd_endpoint_set_buf(ep_ctrl, &ptr_job->buf[ptr_job->nb_trans]);
    4fd6:	f8 01       	movw	r30, r16
    4fd8:	41 81       	ldd	r20, Z+1	; 0x01
    4fda:	52 81       	ldd	r21, Z+2	; 0x02
    4fdc:	85 81       	ldd	r24, Z+5	; 0x05
    4fde:	96 81       	ldd	r25, Z+6	; 0x06
    4fe0:	84 0f       	add	r24, r20
    4fe2:	95 1f       	adc	r25, r21
    4fe4:	cc 0f       	add	r28, r28
    4fe6:	dd 1f       	adc	r29, r29
    4fe8:	cc 0f       	add	r28, r28
    4fea:	dd 1f       	adc	r29, r29
    4fec:	cc 0f       	add	r28, r28
    4fee:	dd 1f       	adc	r29, r29
    4ff0:	c0 59       	subi	r28, 0x90	; 144
    4ff2:	db 4d       	sbci	r29, 0xDB	; 219
    4ff4:	8c 8b       	std	Y+20, r24	; 0x14
    4ff6:	9d 8b       	std	Y+21, r25	; 0x15
				udd_endpoint_out_set_nbbyte(ep_ctrl, next_trans);
    4ff8:	2e 8b       	std	Y+22, r18	; 0x16
    4ffa:	3f 8b       	std	Y+23, r19	; 0x17
			}
			// Start transfer
			udd_endpoint_clear_NACK0(ep_ctrl);
    4ffc:	f7 01       	movw	r30, r14
    4ffe:	02 e0       	ldi	r16, 0x02	; 2
    5000:	06 93       	lac	Z, r16
			return;
    5002:	13 c0       	rjmp	.+38     	; 0x502a <udd_ep_trans_complet+0x2ae>
		}
	}

	// Job complete then call callback
	if (ptr_job->busy) {
    5004:	d8 01       	movw	r26, r16
    5006:	8c 91       	ld	r24, X
    5008:	80 ff       	sbrs	r24, 0
    500a:	0f c0       	rjmp	.+30     	; 0x502a <udd_ep_trans_complet+0x2ae>
		ptr_job->busy = false;
    500c:	8e 7f       	andi	r24, 0xFE	; 254
    500e:	8c 93       	st	X, r24
		if (NULL != ptr_job->call_trans) {
    5010:	17 96       	adiw	r26, 0x07	; 7
    5012:	ed 91       	ld	r30, X+
    5014:	fc 91       	ld	r31, X
    5016:	18 97       	sbiw	r26, 0x08	; 8
    5018:	30 97       	sbiw	r30, 0x00	; 0
    501a:	39 f0       	breq	.+14     	; 0x502a <udd_ep_trans_complet+0x2ae>
			ptr_job->call_trans(UDD_EP_TRANSFER_OK,
    501c:	15 96       	adiw	r26, 0x05	; 5
    501e:	6d 91       	ld	r22, X+
    5020:	7c 91       	ld	r23, X
    5022:	16 97       	sbiw	r26, 0x06	; 6
    5024:	4d 2d       	mov	r20, r13
    5026:	80 e0       	ldi	r24, 0x00	; 0
    5028:	19 95       	eicall
				ptr_job->nb_trans,
				ep);
		}
	}
	return;
}
    502a:	df 91       	pop	r29
    502c:	cf 91       	pop	r28
    502e:	1f 91       	pop	r17
    5030:	0f 91       	pop	r16
    5032:	ff 90       	pop	r15
    5034:	ef 90       	pop	r14
    5036:	df 90       	pop	r13
    5038:	bf 90       	pop	r11
    503a:	af 90       	pop	r10
    503c:	9f 90       	pop	r9
    503e:	8f 90       	pop	r8
    5040:	08 95       	ret

00005042 <udd_disable>:
	cpu_irq_restore(flags);
}


void udd_disable(void)
{
    5042:	1f 93       	push	r17
    5044:	cf 93       	push	r28
    5046:	df 93       	push	r29
    5048:	1f 92       	push	r1
    504a:	1f 92       	push	r1
    504c:	cd b7       	in	r28, 0x3d	; 61
    504e:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    5050:	8f b7       	in	r24, 0x3f	; 63
    5052:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    5054:	f8 94       	cli
	return flags;
    5056:	19 81       	ldd	r17, Y+1	; 0x01
	irqflags_t flags;
	flags = cpu_irq_save();
	udd_detach_device();
    5058:	e1 ec       	ldi	r30, 0xC1	; 193
    505a:	f4 e0       	ldi	r31, 0x04	; 4
    505c:	80 81       	ld	r24, Z
    505e:	8e 7f       	andi	r24, 0xFE	; 254
    5060:	80 83       	st	Z, r24
	// Disable interface
	USB_CTRLA = 0;
    5062:	10 92 c0 04 	sts	0x04C0, r1	; 0x8004c0 <__TEXT_REGION_LENGTH__+0x7004c0>
	USB_CTRLB = 0;
    5066:	10 82       	st	Z, r1
	sysclk_disable_usb();
    5068:	0e 94 7d 2e 	call	0x5cfa	; 0x5cfa <sysclk_disable_usb>
	udd_sleep_mode(false);
    506c:	80 e0       	ldi	r24, 0x00	; 0
    506e:	0e 94 14 25 	call	0x4a28	; 0x4a28 <udd_sleep_mode>
static inline void sleepmgr_unlock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] == 0) {
    5072:	80 91 d6 24 	lds	r24, 0x24D6	; 0x8024d6 <sleepmgr_locks+0x5>
    5076:	81 11       	cpse	r24, r1
    5078:	01 c0       	rjmp	.+2      	; 0x507c <udd_disable+0x3a>
    507a:	ff cf       	rjmp	.-2      	; 0x507a <udd_disable+0x38>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    507c:	8f b7       	in	r24, 0x3f	; 63
    507e:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
    5080:	f8 94       	cli
	return flags;
    5082:	9a 81       	ldd	r25, Y+2	; 0x02
	}

	// Enter a critical section
	flags = cpu_irq_save();

	--sleepmgr_locks[mode];
    5084:	e1 ed       	ldi	r30, 0xD1	; 209
    5086:	f4 e2       	ldi	r31, 0x24	; 36
    5088:	85 81       	ldd	r24, Z+5	; 0x05
    508a:	81 50       	subi	r24, 0x01	; 1
    508c:	85 83       	std	Z+5, r24	; 0x05
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    508e:	9f bf       	out	0x3f, r25	; 63
    5090:	1f bf       	out	0x3f, r17	; 63
#ifndef UDD_NO_SLEEP_MGR
	sleepmgr_unlock_mode(USBC_SLEEP_MODE_USB_SUSPEND);
#endif
	cpu_irq_restore(flags);
}
    5092:	0f 90       	pop	r0
    5094:	0f 90       	pop	r0
    5096:	df 91       	pop	r29
    5098:	cf 91       	pop	r28
    509a:	1f 91       	pop	r17
    509c:	08 95       	ret

0000509e <udd_include_vbus_monitoring>:

bool udd_include_vbus_monitoring(void)
{
	return false; // No Vbus monitoring
}
    509e:	80 e0       	ldi	r24, 0x00	; 0
    50a0:	08 95       	ret

000050a2 <udd_attach>:

void udd_attach(void)
{
    50a2:	1f 93       	push	r17
    50a4:	cf 93       	push	r28
    50a6:	df 93       	push	r29
    50a8:	1f 92       	push	r1
    50aa:	cd b7       	in	r28, 0x3d	; 61
    50ac:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    50ae:	8f b7       	in	r24, 0x3f	; 63
    50b0:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    50b2:	f8 94       	cli
	return flags;
    50b4:	19 81       	ldd	r17, Y+1	; 0x01
	irqflags_t flags;
	flags = cpu_irq_save();

	// At startup the USB bus state is unknown,
	// therefore the state is considered IDLE to not miss any USB event
	udd_sleep_mode(true);
    50b6:	81 e0       	ldi	r24, 0x01	; 1
    50b8:	0e 94 14 25 	call	0x4a28	; 0x4a28 <udd_sleep_mode>

	udd_ack_suspend_event();
    50bc:	ea ec       	ldi	r30, 0xCA	; 202
    50be:	f4 e0       	ldi	r31, 0x04	; 4
    50c0:	80 e4       	ldi	r24, 0x40	; 64
    50c2:	80 83       	st	Z, r24
	udd_ack_resume_event();
    50c4:	80 e2       	ldi	r24, 0x20	; 32
    50c6:	80 83       	st	Z, r24
	udd_attach_device();
    50c8:	e1 ec       	ldi	r30, 0xC1	; 193
    50ca:	f4 e0       	ldi	r31, 0x04	; 4
    50cc:	80 81       	ld	r24, Z
    50ce:	81 60       	ori	r24, 0x01	; 1
    50d0:	80 83       	st	Z, r24
	// Enable main USB interrupts
	udd_enable_tc_interrupt();
    50d2:	a9 ec       	ldi	r26, 0xC9	; 201
    50d4:	b4 e0       	ldi	r27, 0x04	; 4
    50d6:	8c 91       	ld	r24, X
    50d8:	82 60       	ori	r24, 0x02	; 2
    50da:	8c 93       	st	X, r24
	udd_enable_busevt_interrupt();
    50dc:	e8 ec       	ldi	r30, 0xC8	; 200
    50de:	f4 e0       	ldi	r31, 0x04	; 4
    50e0:	80 81       	ld	r24, Z
    50e2:	80 64       	ori	r24, 0x40	; 64
    50e4:	80 83       	st	Z, r24
	udd_enable_setup_interrupt();
    50e6:	8c 91       	ld	r24, X
    50e8:	81 60       	ori	r24, 0x01	; 1
    50ea:	8c 93       	st	X, r24
	udd_enable_start_of_frame_interrupt();
    50ec:	80 81       	ld	r24, Z
    50ee:	80 68       	ori	r24, 0x80	; 128
    50f0:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    50f2:	1f bf       	out	0x3f, r17	; 63

	cpu_irq_restore(flags);
}
    50f4:	0f 90       	pop	r0
    50f6:	df 91       	pop	r29
    50f8:	cf 91       	pop	r28
    50fa:	1f 91       	pop	r17
    50fc:	08 95       	ret

000050fe <udd_enable>:
#endif // (0!=USB_DEVICE_MAX_EP)
//@}


void udd_enable(void)
{
    50fe:	0f 93       	push	r16
    5100:	1f 93       	push	r17
    5102:	cf 93       	push	r28
    5104:	df 93       	push	r29
    5106:	1f 92       	push	r1
    5108:	1f 92       	push	r1
    510a:	cd b7       	in	r28, 0x3d	; 61
    510c:	de b7       	in	r29, 0x3e	; 62
# if CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC == OSC_ID_USBSOF
	// RC oscillator calibration via USB Start Of Frame is not available
	// in low speed mode.
	// Thus, the calibration is disabled
	// when USB interface start in low speed mode
	DFLLRC32M.CTRL = 0;
    510e:	00 e6       	ldi	r16, 0x60	; 96
    5110:	10 e0       	ldi	r17, 0x00	; 0
    5112:	f8 01       	movw	r30, r16
    5114:	10 82       	st	Z, r1
	// The USB hardware need of 6MHz in low speed mode
	sysclk_enable_usb(6);
	udd_set_low_speed();
#else
	// The USB hardware need of 48MHz in full speed mode
	sysclk_enable_usb(48);
    5116:	80 e3       	ldi	r24, 0x30	; 48
    5118:	0e 94 36 2e 	call	0x5c6c	; 0x5c6c <sysclk_enable_usb>
	udd_set_full_speed();
    511c:	e0 ec       	ldi	r30, 0xC0	; 192
    511e:	f4 e0       	ldi	r31, 0x04	; 4
    5120:	80 81       	ld	r24, Z
    5122:	80 64       	ori	r24, 0x40	; 64
    5124:	80 83       	st	Z, r24
// The XMEGA_A1U does not support the RC calibration through Keepalive (Low speed).
#if (!defined USB_DEVICE_LOW_SPEED) || (!XMEGA_A1U)
# ifdef CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC
#   if CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC == OSC_ID_USBSOF
	// The SOF calibration can be enabled
	DFLLRC32M.CTRL = DFLL_ENABLE_bm;
    5126:	81 e0       	ldi	r24, 0x01	; 1
    5128:	f8 01       	movw	r30, r16
    512a:	80 83       	st	Z, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    512c:	8f b7       	in	r24, 0x3f	; 63
    512e:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
    5130:	f8 94       	cli
	return flags;
    5132:	1a 81       	ldd	r17, Y+2	; 0x02

	flags = cpu_irq_save();

	// Reset endpoints table
	for (i = 0; i < ((USB_DEVICE_MAX_EP + 1) * 2); i++) {
		udd_sram.ep_ctrl[i].CTRL = 0;
    5134:	e0 e7       	ldi	r30, 0x70	; 112
    5136:	f4 e2       	ldi	r31, 0x24	; 36
    5138:	11 8a       	std	Z+17, r1	; 0x11
    513a:	11 8e       	std	Z+25, r1	; 0x19
    513c:	11 a2       	std	Z+33, r1	; 0x21
    513e:	11 a6       	std	Z+41, r1	; 0x29
    5140:	11 aa       	std	Z+49, r1	; 0x31
    5142:	11 ae       	std	Z+57, r1	; 0x39
	}
#if (0!=USB_DEVICE_MAX_EP)
	// Reset internal variables
	for (i = 0; i < (USB_DEVICE_MAX_EP * 2); i++) {
		udd_ep_job[i].busy = false;
    5144:	e3 e0       	ldi	r30, 0x03	; 3
    5146:	f4 e2       	ldi	r31, 0x24	; 36
    5148:	80 81       	ld	r24, Z
    514a:	8e 7f       	andi	r24, 0xFE	; 254
    514c:	80 83       	st	Z, r24
    514e:	ec e0       	ldi	r30, 0x0C	; 12
    5150:	f4 e2       	ldi	r31, 0x24	; 36
    5152:	80 81       	ld	r24, Z
    5154:	8e 7f       	andi	r24, 0xFE	; 254
    5156:	80 83       	st	Z, r24
    5158:	e5 e1       	ldi	r30, 0x15	; 21
    515a:	f4 e2       	ldi	r31, 0x24	; 36
    515c:	80 81       	ld	r24, Z
    515e:	8e 7f       	andi	r24, 0xFE	; 254
    5160:	80 83       	st	Z, r24
    5162:	ee e1       	ldi	r30, 0x1E	; 30
    5164:	f4 e2       	ldi	r31, 0x24	; 36
    5166:	80 81       	ld	r24, Z
    5168:	8e 7f       	andi	r24, 0xFE	; 254
    516a:	80 83       	st	Z, r24
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_production_signature_row(uint8_t address)
{
	return nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, address);
    516c:	6a e1       	ldi	r22, 0x1A	; 26
    516e:	70 e0       	ldi	r23, 0x00	; 0
    5170:	82 e0       	ldi	r24, 0x02	; 2
    5172:	0e 94 23 32 	call	0x6446	; 0x6446 <nvm_read_byte>
#ifdef USB_PAD_USER_CAL0
	USB_CAL0 = USB_PAD_USER_CAL0;
#else
	cal = nvm_read_production_signature_row
			(nvm_get_production_signature_row_offset(USBCAL0));
	if (cal != 0xFF) {
    5176:	8f 3f       	cpi	r24, 0xFF	; 255
    5178:	19 f0       	breq	.+6      	; 0x5180 <udd_enable+0x82>
		USB_CAL0 = cal;
    517a:	80 93 fa 04 	sts	0x04FA, r24	; 0x8004fa <__TEXT_REGION_LENGTH__+0x7004fa>
    517e:	03 c0       	rjmp	.+6      	; 0x5186 <udd_enable+0x88>
	} else {
		USB_CAL0 = 0x1F;
    5180:	8f e1       	ldi	r24, 0x1F	; 31
    5182:	80 93 fa 04 	sts	0x04FA, r24	; 0x8004fa <__TEXT_REGION_LENGTH__+0x7004fa>
    5186:	6b e1       	ldi	r22, 0x1B	; 27
    5188:	70 e0       	ldi	r23, 0x00	; 0
    518a:	82 e0       	ldi	r24, 0x02	; 2
    518c:	0e 94 23 32 	call	0x6446	; 0x6446 <nvm_read_byte>
#ifdef USB_PAD_USER_CAL1
	USB_CAL1 = USB_PAD_USER_CAL1;
#else
	cal = nvm_read_production_signature_row
			(nvm_get_production_signature_row_offset(USBCAL1));
	if (cal != 0xFF) {
    5190:	8f 3f       	cpi	r24, 0xFF	; 255
    5192:	19 f0       	breq	.+6      	; 0x519a <udd_enable+0x9c>
		USB_CAL1 = cal;
    5194:	80 93 fb 04 	sts	0x04FB, r24	; 0x8004fb <__TEXT_REGION_LENGTH__+0x7004fb>
    5198:	03 c0       	rjmp	.+6      	; 0x51a0 <udd_enable+0xa2>
	} else {
		USB_CAL1 = 0x1F;
    519a:	8f e1       	ldi	r24, 0x1F	; 31
    519c:	80 93 fb 04 	sts	0x04FB, r24	; 0x8004fb <__TEXT_REGION_LENGTH__+0x7004fb>
	}
#endif

	//** Enable USB hardware
	usb_pad_init();
	udd_set_nb_max_ep(USB_DEVICE_MAX_EP);
    51a0:	e0 ec       	ldi	r30, 0xC0	; 192
    51a2:	f4 e0       	ldi	r31, 0x04	; 4
    51a4:	80 81       	ld	r24, Z
    51a6:	82 60       	ori	r24, 0x02	; 2
    51a8:	80 83       	st	Z, r24
	udd_enable_interface();
    51aa:	80 81       	ld	r24, Z
    51ac:	80 68       	ori	r24, 0x80	; 128
    51ae:	80 83       	st	Z, r24
	udd_enable_store_frame_number();
    51b0:	80 81       	ld	r24, Z
    51b2:	80 61       	ori	r24, 0x10	; 16
    51b4:	80 83       	st	Z, r24
#if XMEGA_A1U
	Assert(((uint16_t)(&udd_sram) & 0x0F) == 0); /* check align on 16bit */
#else
	Assert(((uint16_t)(&udd_sram) & 0x01) == 0); /* check align on WORD */
#endif
	udd_set_ep_table_addr(udd_sram.ep_ctrl);
    51b6:	80 e8       	ldi	r24, 0x80	; 128
    51b8:	94 e2       	ldi	r25, 0x24	; 36
    51ba:	86 83       	std	Z+6, r24	; 0x06
    51bc:	97 83       	std	Z+7, r25	; 0x07
	// Enable TC fifo management
	udd_enable_fifo();
    51be:	80 81       	ld	r24, Z
    51c0:	80 62       	ori	r24, 0x20	; 32
    51c2:	80 83       	st	Z, r24
	udd_reset_fifo();
    51c4:	8f ef       	ldi	r24, 0xFF	; 255
    51c6:	80 93 c5 04 	sts	0x04C5, r24	; 0x8004c5 <__TEXT_REGION_LENGTH__+0x7004c5>
	// Enable Interrupt USB Device
	udd_enable_interrupt(UDD_USB_INT_LEVEL);
    51ca:	e8 ec       	ldi	r30, 0xC8	; 200
    51cc:	f4 e0       	ldi	r31, 0x04	; 4
    51ce:	80 81       	ld	r24, Z
    51d0:	81 60       	ori	r24, 0x01	; 1
    51d2:	80 83       	st	Z, r24

#ifndef UDD_NO_SLEEP_MGR
	// Initialize the sleep mode authorized for the USB suspend mode
	udd_b_idle = false;
    51d4:	10 92 c0 24 	sts	0x24C0, r1	; 0x8024c0 <udd_b_idle>
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
    51d8:	80 91 d6 24 	lds	r24, 0x24D6	; 0x8024d6 <sleepmgr_locks+0x5>
    51dc:	8f 3f       	cpi	r24, 0xFF	; 255
    51de:	09 f4       	brne	.+2      	; 0x51e2 <udd_enable+0xe4>
    51e0:	ff cf       	rjmp	.-2      	; 0x51e0 <udd_enable+0xe2>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    51e2:	8f b7       	in	r24, 0x3f	; 63
    51e4:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    51e6:	f8 94       	cli
	return flags;
    51e8:	99 81       	ldd	r25, Y+1	; 0x01
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
    51ea:	e1 ed       	ldi	r30, 0xD1	; 209
    51ec:	f4 e2       	ldi	r31, 0x24	; 36
    51ee:	85 81       	ldd	r24, Z+5	; 0x05
    51f0:	8f 5f       	subi	r24, 0xFF	; 255
    51f2:	85 83       	std	Z+5, r24	; 0x05
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    51f4:	9f bf       	out	0x3f, r25	; 63
	sleepmgr_lock_mode(USBC_SLEEP_MODE_USB_SUSPEND);
#endif

#ifndef USB_DEVICE_ATTACH_AUTO_DISABLE
	udd_attach();
    51f6:	0e 94 51 28 	call	0x50a2	; 0x50a2 <udd_attach>
    51fa:	1f bf       	out	0x3f, r17	; 63
#endif
	cpu_irq_restore(flags);
}
    51fc:	0f 90       	pop	r0
    51fe:	0f 90       	pop	r0
    5200:	df 91       	pop	r29
    5202:	cf 91       	pop	r28
    5204:	1f 91       	pop	r17
    5206:	0f 91       	pop	r16
    5208:	08 95       	ret

0000520a <udd_detach>:
}

void udd_detach(void)
{
	// Detach device from the bus
	udd_detach_device();
    520a:	e1 ec       	ldi	r30, 0xC1	; 193
    520c:	f4 e0       	ldi	r31, 0x04	; 4
    520e:	80 81       	ld	r24, Z
    5210:	8e 7f       	andi	r24, 0xFE	; 254
    5212:	80 83       	st	Z, r24
    5214:	08 95       	ret

00005216 <udd_is_high_speed>:
}

bool udd_is_high_speed(void)
{
	return false;
}
    5216:	80 e0       	ldi	r24, 0x00	; 0
    5218:	08 95       	ret

0000521a <udd_set_address>:

void udd_set_address(uint8_t address)
{
	udd_set_device_address(address);
    521a:	80 93 c3 04 	sts	0x04C3, r24	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
    521e:	08 95       	ret

00005220 <udd_getaddress>:
}

uint8_t udd_getaddress(void)
{
	return udd_get_device_address();
    5220:	80 91 c3 04 	lds	r24, 0x04C3	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
}
    5224:	08 95       	ret

00005226 <udd_get_frame_number>:

uint16_t udd_get_frame_number(void)
{
	return udd_sram.frame_number;
    5226:	80 91 b0 24 	lds	r24, 0x24B0	; 0x8024b0 <udd_sram+0x40>
    522a:	90 91 b1 24 	lds	r25, 0x24B1	; 0x8024b1 <udd_sram+0x41>
}
    522e:	08 95       	ret

00005230 <udd_get_micro_frame_number>:

uint16_t udd_get_micro_frame_number(void)
{
	return 0;
}
    5230:	80 e0       	ldi	r24, 0x00	; 0
    5232:	90 e0       	ldi	r25, 0x00	; 0
    5234:	08 95       	ret

00005236 <udd_send_remotewakeup>:

void udd_send_remotewakeup(void)
{
#ifndef UDD_NO_SLEEP_MGR
	if (!udd_b_idle)
    5236:	80 91 c0 24 	lds	r24, 0x24C0	; 0x8024c0 <udd_b_idle>
    523a:	81 11       	cpse	r24, r1
    523c:	0b c0       	rjmp	.+22     	; 0x5254 <udd_send_remotewakeup+0x1e>
#endif
	{
		udd_sleep_mode(true); // Enter in IDLE mode
    523e:	81 e0       	ldi	r24, 0x01	; 1
    5240:	0e 94 14 25 	call	0x4a28	; 0x4a28 <udd_sleep_mode>
		udd_send_remote_wake_up();
    5244:	e1 ec       	ldi	r30, 0xC1	; 193
    5246:	f4 e0       	ldi	r31, 0x04	; 4
    5248:	80 81       	ld	r24, Z
    524a:	8b 7f       	andi	r24, 0xFB	; 251
    524c:	80 83       	st	Z, r24
    524e:	80 81       	ld	r24, Z
    5250:	84 60       	ori	r24, 0x04	; 4
    5252:	80 83       	st	Z, r24
    5254:	08 95       	ret

00005256 <udd_set_setup_payload>:
	}
}

void udd_set_setup_payload( uint8_t *payload, uint16_t payload_size )
{
	udd_g_ctrlreq.payload = payload;
    5256:	e1 ec       	ldi	r30, 0xC1	; 193
    5258:	f4 e2       	ldi	r31, 0x24	; 36
    525a:	80 87       	std	Z+8, r24	; 0x08
    525c:	91 87       	std	Z+9, r25	; 0x09
	udd_g_ctrlreq.payload_size = payload_size;
    525e:	62 87       	std	Z+10, r22	; 0x0a
    5260:	73 87       	std	Z+11, r23	; 0x0b
    5262:	08 95       	ret

00005264 <udd_ep_alloc>:
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    5264:	28 2f       	mov	r18, r24
    5266:	2f 70       	andi	r18, 0x0F	; 15
    5268:	30 e0       	ldi	r19, 0x00	; 0
    526a:	22 0f       	add	r18, r18
    526c:	33 1f       	adc	r19, r19
    526e:	08 2e       	mov	r0, r24
    5270:	00 0c       	add	r0, r0
    5272:	99 0b       	sbc	r25, r25
    5274:	88 27       	eor	r24, r24
    5276:	99 0f       	add	r25, r25
    5278:	88 1f       	adc	r24, r24
    527a:	99 27       	eor	r25, r25
    527c:	82 0f       	add	r24, r18
    527e:	93 1f       	adc	r25, r19
{
	UDD_EP_t *ep_ctrl;
	Assert(udd_ep_is_valid(ep));

	ep_ctrl = udd_ep_get_ctrl(ep);
	if (udd_endpoint_is_enable(ep_ctrl)) {
    5280:	fc 01       	movw	r30, r24
    5282:	ee 0f       	add	r30, r30
    5284:	ff 1f       	adc	r31, r31
    5286:	ee 0f       	add	r30, r30
    5288:	ff 1f       	adc	r31, r31
    528a:	ee 0f       	add	r30, r30
    528c:	ff 1f       	adc	r31, r31
    528e:	e0 59       	subi	r30, 0x90	; 144
    5290:	fb 4d       	sbci	r31, 0xDB	; 219
    5292:	21 89       	ldd	r18, Z+17	; 0x11
    5294:	20 7c       	andi	r18, 0xC0	; 192
    5296:	09 f0       	breq	.+2      	; 0x529a <udd_ep_alloc+0x36>
    5298:	72 c0       	rjmp	.+228    	; 0x537e <udd_ep_alloc+0x11a>
	USB_EP_BUFSIZE_t size;
	UDD_EP_t *ep_ctrl;

#if (0!=USB_DEVICE_MAX_EP)
	// Translate USB attribute to hardware defines
	switch (bmAttributes & USB_EP_TYPE_MASK) {
    529a:	63 70       	andi	r22, 0x03	; 3
    529c:	61 30       	cpi	r22, 0x01	; 1
    529e:	11 f0       	breq	.+4      	; 0x52a4 <udd_ep_alloc+0x40>
    52a0:	18 f4       	brcc	.+6      	; 0x52a8 <udd_ep_alloc+0x44>
    52a2:	04 c0       	rjmp	.+8      	; 0x52ac <udd_ep_alloc+0x48>
	case USB_EP_TYPE_CONTROL:
		type = USB_EP_TYPE_CONTROL_gc;
		break;
	case USB_EP_TYPE_ISOCHRONOUS:
		type = USB_EP_TYPE_ISOCHRONOUS_gc;
    52a4:	60 ec       	ldi	r22, 0xC0	; 192
    52a6:	03 c0       	rjmp	.+6      	; 0x52ae <udd_ep_alloc+0x4a>
		break;
	case USB_EP_TYPE_BULK:
	case USB_EP_TYPE_INTERRUPT: //interrupt behaves as bulk
		type = USB_EP_TYPE_BULK_gc;
    52a8:	60 e8       	ldi	r22, 0x80	; 128
    52aa:	01 c0       	rjmp	.+2      	; 0x52ae <udd_ep_alloc+0x4a>

#if (0!=USB_DEVICE_MAX_EP)
	// Translate USB attribute to hardware defines
	switch (bmAttributes & USB_EP_TYPE_MASK) {
	case USB_EP_TYPE_CONTROL:
		type = USB_EP_TYPE_CONTROL_gc;
    52ac:	60 e4       	ldi	r22, 0x40	; 64
#else
	type = USB_EP_TYPE_CONTROL_gc;
#endif

	// Translate USB endpoint size to hardware defines
	switch (MaxEndpointSize) {
    52ae:	40 38       	cpi	r20, 0x80	; 128
    52b0:	51 05       	cpc	r21, r1
    52b2:	e9 f0       	breq	.+58     	; 0x52ee <udd_ep_alloc+0x8a>
    52b4:	50 f4       	brcc	.+20     	; 0x52ca <udd_ep_alloc+0x66>
    52b6:	40 32       	cpi	r20, 0x20	; 32
    52b8:	51 05       	cpc	r21, r1
    52ba:	a9 f0       	breq	.+42     	; 0x52e6 <udd_ep_alloc+0x82>
    52bc:	40 34       	cpi	r20, 0x40	; 64
    52be:	51 05       	cpc	r21, r1
    52c0:	a1 f0       	breq	.+40     	; 0x52ea <udd_ep_alloc+0x86>
    52c2:	40 31       	cpi	r20, 0x10	; 16
    52c4:	51 05       	cpc	r21, r1
    52c6:	d9 f4       	brne	.+54     	; 0x52fe <udd_ep_alloc+0x9a>
    52c8:	0c c0       	rjmp	.+24     	; 0x52e2 <udd_ep_alloc+0x7e>
    52ca:	41 15       	cp	r20, r1
    52cc:	22 e0       	ldi	r18, 0x02	; 2
    52ce:	52 07       	cpc	r21, r18
    52d0:	91 f0       	breq	.+36     	; 0x52f6 <udd_ep_alloc+0x92>
    52d2:	4f 3f       	cpi	r20, 0xFF	; 255
    52d4:	23 e0       	ldi	r18, 0x03	; 3
    52d6:	52 07       	cpc	r21, r18
    52d8:	81 f0       	breq	.+32     	; 0x52fa <udd_ep_alloc+0x96>
    52da:	41 15       	cp	r20, r1
    52dc:	51 40       	sbci	r21, 0x01	; 1
    52de:	79 f4       	brne	.+30     	; 0x52fe <udd_ep_alloc+0x9a>
    52e0:	08 c0       	rjmp	.+16     	; 0x52f2 <udd_ep_alloc+0x8e>
		Assert(false); // Wrong value
	case 8:
		size = USB_EP_BUFSIZE_8_gc;
		break;
	case 16:
		size = USB_EP_BUFSIZE_16_gc;
    52e2:	21 e0       	ldi	r18, 0x01	; 1
    52e4:	0d c0       	rjmp	.+26     	; 0x5300 <udd_ep_alloc+0x9c>
		break;
	case 32:
		size = USB_EP_BUFSIZE_32_gc;
    52e6:	22 e0       	ldi	r18, 0x02	; 2
    52e8:	0b c0       	rjmp	.+22     	; 0x5300 <udd_ep_alloc+0x9c>
		break;
	case 64:
		size = USB_EP_BUFSIZE_64_gc;
    52ea:	23 e0       	ldi	r18, 0x03	; 3
    52ec:	09 c0       	rjmp	.+18     	; 0x5300 <udd_ep_alloc+0x9c>
		break;
#if (0!=USB_DEVICE_MAX_EP)
	case 128:
		size = USB_EP_BUFSIZE_128_gc;
    52ee:	24 e0       	ldi	r18, 0x04	; 4
    52f0:	07 c0       	rjmp	.+14     	; 0x5300 <udd_ep_alloc+0x9c>
		break;
	case 256:
		size = USB_EP_BUFSIZE_256_gc;
    52f2:	25 e0       	ldi	r18, 0x05	; 5
    52f4:	05 c0       	rjmp	.+10     	; 0x5300 <udd_ep_alloc+0x9c>
		break;
	case 512:
		size = USB_EP_BUFSIZE_512_gc;
    52f6:	26 e0       	ldi	r18, 0x06	; 6
    52f8:	03 c0       	rjmp	.+6      	; 0x5300 <udd_ep_alloc+0x9c>
		break;
	case 1023:
		size =USB_EP_BUFSIZE_1023_gc;
    52fa:	27 e0       	ldi	r18, 0x07	; 7
    52fc:	01 c0       	rjmp	.+2      	; 0x5300 <udd_ep_alloc+0x9c>
	// Translate USB endpoint size to hardware defines
	switch (MaxEndpointSize) {
	default:
		Assert(false); // Wrong value
	case 8:
		size = USB_EP_BUFSIZE_8_gc;
    52fe:	20 e0       	ldi	r18, 0x00	; 0
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    5300:	fc 01       	movw	r30, r24
    5302:	ee 0f       	add	r30, r30
    5304:	ff 1f       	adc	r31, r31
    5306:	ee 0f       	add	r30, r30
    5308:	ff 1f       	adc	r31, r31
    530a:	ee 0f       	add	r30, r30
    530c:	ff 1f       	adc	r31, r31
    530e:	e0 59       	subi	r30, 0x90	; 144
    5310:	fb 4d       	sbci	r31, 0xDB	; 219
    5312:	11 8a       	std	Z+17, r1	; 0x11
	udd_endpoint_clear_status(ep_ctrl);
    5314:	dc 01       	movw	r26, r24
    5316:	aa 0f       	add	r26, r26
    5318:	bb 1f       	adc	r27, r27
    531a:	aa 0f       	add	r26, r26
    531c:	bb 1f       	adc	r27, r27
    531e:	aa 0f       	add	r26, r26
    5320:	bb 1f       	adc	r27, r27
    5322:	a0 58       	subi	r26, 0x80	; 128
    5324:	bb 4d       	sbci	r27, 0xDB	; 219
    5326:	36 e0       	ldi	r19, 0x06	; 6
    5328:	3c 93       	st	X, r19
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    532a:	26 2b       	or	r18, r22
    532c:	21 8b       	std	Z+17, r18	; 0x11
		return false; // Already allocated
	}
	udd_ep_init(ep, bmAttributes, MaxEndpointSize);

	// Do not use multipacket mode with isochronous 1023 bytes endpoint
	if (udd_endpoint_get_type(ep_ctrl)==USB_EP_TYPE_ISOCHRONOUS_gc
    532e:	fc 01       	movw	r30, r24
    5330:	ee 0f       	add	r30, r30
    5332:	ff 1f       	adc	r31, r31
    5334:	ee 0f       	add	r30, r30
    5336:	ff 1f       	adc	r31, r31
    5338:	ee 0f       	add	r30, r30
    533a:	ff 1f       	adc	r31, r31
    533c:	e0 59       	subi	r30, 0x90	; 144
    533e:	fb 4d       	sbci	r31, 0xDB	; 219
    5340:	21 89       	ldd	r18, Z+17	; 0x11
    5342:	20 7c       	andi	r18, 0xC0	; 192
    5344:	20 3c       	cpi	r18, 0xC0	; 192
    5346:	69 f4       	brne	.+26     	; 0x5362 <udd_ep_alloc+0xfe>
			&& (udd_endpoint_get_size_field(ep_ctrl)
    5348:	fc 01       	movw	r30, r24
    534a:	ee 0f       	add	r30, r30
    534c:	ff 1f       	adc	r31, r31
    534e:	ee 0f       	add	r30, r30
    5350:	ff 1f       	adc	r31, r31
    5352:	ee 0f       	add	r30, r30
    5354:	ff 1f       	adc	r31, r31
    5356:	e0 59       	subi	r30, 0x90	; 144
    5358:	fb 4d       	sbci	r31, 0xDB	; 219
    535a:	21 89       	ldd	r18, Z+17	; 0x11
    535c:	27 70       	andi	r18, 0x07	; 7
    535e:	27 30       	cpi	r18, 0x07	; 7
    5360:	81 f0       	breq	.+32     	; 0x5382 <udd_ep_alloc+0x11e>
			==USB_EP_BUFSIZE_1023_gc)) {
		return true;
	}

	udd_endpoint_set_multipacket(ep_ctrl);
    5362:	88 0f       	add	r24, r24
    5364:	99 1f       	adc	r25, r25
    5366:	88 0f       	add	r24, r24
    5368:	99 1f       	adc	r25, r25
    536a:	88 0f       	add	r24, r24
    536c:	99 1f       	adc	r25, r25
    536e:	fc 01       	movw	r30, r24
    5370:	e0 59       	subi	r30, 0x90	; 144
    5372:	fb 4d       	sbci	r31, 0xDB	; 219
    5374:	81 89       	ldd	r24, Z+17	; 0x11
    5376:	80 62       	ori	r24, 0x20	; 32
    5378:	81 8b       	std	Z+17, r24	; 0x11
	return true;
    537a:	81 e0       	ldi	r24, 0x01	; 1
    537c:	08 95       	ret
	UDD_EP_t *ep_ctrl;
	Assert(udd_ep_is_valid(ep));

	ep_ctrl = udd_ep_get_ctrl(ep);
	if (udd_endpoint_is_enable(ep_ctrl)) {
		return false; // Already allocated
    537e:	80 e0       	ldi	r24, 0x00	; 0
    5380:	08 95       	ret

	// Do not use multipacket mode with isochronous 1023 bytes endpoint
	if (udd_endpoint_get_type(ep_ctrl)==USB_EP_TYPE_ISOCHRONOUS_gc
			&& (udd_endpoint_get_size_field(ep_ctrl)
			==USB_EP_BUFSIZE_1023_gc)) {
		return true;
    5382:	81 e0       	ldi	r24, 0x01	; 1
	}

	udd_endpoint_set_multipacket(ep_ctrl);
	return true;
}
    5384:	08 95       	ret

00005386 <udd_ep_is_halted>:
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    5386:	e8 2f       	mov	r30, r24
    5388:	ef 70       	andi	r30, 0x0F	; 15
    538a:	f0 e0       	ldi	r31, 0x00	; 0
    538c:	ee 0f       	add	r30, r30
    538e:	ff 1f       	adc	r31, r31
    5390:	08 2e       	mov	r0, r24
    5392:	00 0c       	add	r0, r0
    5394:	99 0b       	sbc	r25, r25
    5396:	88 27       	eor	r24, r24
    5398:	99 0f       	add	r25, r25
    539a:	88 1f       	adc	r24, r24
    539c:	99 27       	eor	r25, r25
    539e:	e8 0f       	add	r30, r24
    53a0:	f9 1f       	adc	r31, r25
{
	UDD_EP_t *ep_ctrl;
	Assert(udd_ep_is_valid(ep));

	ep_ctrl = udd_ep_get_ctrl(ep);
	return (udd_endpoint_is_stall(ep_ctrl));
    53a2:	ee 0f       	add	r30, r30
    53a4:	ff 1f       	adc	r31, r31
    53a6:	ee 0f       	add	r30, r30
    53a8:	ff 1f       	adc	r31, r31
    53aa:	ee 0f       	add	r30, r30
    53ac:	ff 1f       	adc	r31, r31
    53ae:	e0 59       	subi	r30, 0x90	; 144
    53b0:	fb 4d       	sbci	r31, 0xDB	; 219
    53b2:	81 89       	ldd	r24, Z+17	; 0x11
}
    53b4:	82 fb       	bst	r24, 2
    53b6:	88 27       	eor	r24, r24
    53b8:	80 f9       	bld	r24, 0
    53ba:	08 95       	ret

000053bc <udd_ep_clear_halt>:
	udd_ep_abort(ep);
	return true;
}

bool udd_ep_clear_halt(udd_ep_id_t ep)
{
    53bc:	0f 93       	push	r16
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    53be:	28 2f       	mov	r18, r24
    53c0:	2f 70       	andi	r18, 0x0F	; 15
    53c2:	30 e0       	ldi	r19, 0x00	; 0
    53c4:	a9 01       	movw	r20, r18
    53c6:	44 0f       	add	r20, r20
    53c8:	55 1f       	adc	r21, r21
    53ca:	28 2f       	mov	r18, r24
    53cc:	08 2e       	mov	r0, r24
    53ce:	00 0c       	add	r0, r0
    53d0:	33 0b       	sbc	r19, r19
    53d2:	22 27       	eor	r18, r18
    53d4:	33 0f       	add	r19, r19
    53d6:	22 1f       	adc	r18, r18
    53d8:	33 27       	eor	r19, r19
    53da:	24 0f       	add	r18, r20
    53dc:	35 1f       	adc	r19, r21
	udd_ep_job_t *ptr_job;
	UDD_EP_t *ep_ctrl;
	Assert(udd_ep_is_valid(ep));

	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_clear_dtgl(ep_ctrl);
    53de:	f9 01       	movw	r30, r18
    53e0:	ee 0f       	add	r30, r30
    53e2:	ff 1f       	adc	r31, r31
    53e4:	ee 0f       	add	r30, r30
    53e6:	ff 1f       	adc	r31, r31
    53e8:	ee 0f       	add	r30, r30
    53ea:	ff 1f       	adc	r31, r31
    53ec:	e0 58       	subi	r30, 0x80	; 128
    53ee:	fb 4d       	sbci	r31, 0xDB	; 219
    53f0:	01 e0       	ldi	r16, 0x01	; 1
    53f2:	06 93       	lac	Z, r16
	if (!udd_endpoint_is_stall(ep_ctrl)) {
    53f4:	f9 01       	movw	r30, r18
    53f6:	ee 0f       	add	r30, r30
    53f8:	ff 1f       	adc	r31, r31
    53fa:	ee 0f       	add	r30, r30
    53fc:	ff 1f       	adc	r31, r31
    53fe:	ee 0f       	add	r30, r30
    5400:	ff 1f       	adc	r31, r31
    5402:	e0 59       	subi	r30, 0x90	; 144
    5404:	fb 4d       	sbci	r31, 0xDB	; 219
    5406:	91 89       	ldd	r25, Z+17	; 0x11
    5408:	92 ff       	sbrs	r25, 2
    540a:	18 c0       	rjmp	.+48     	; 0x543c <udd_ep_clear_halt+0x80>
		return true; // No stall on going
	}
	udd_endpoint_disable_stall(ep_ctrl);
    540c:	22 0f       	add	r18, r18
    540e:	33 1f       	adc	r19, r19
    5410:	22 0f       	add	r18, r18
    5412:	33 1f       	adc	r19, r19
    5414:	22 0f       	add	r18, r18
    5416:	33 1f       	adc	r19, r19
    5418:	f9 01       	movw	r30, r18
    541a:	e0 59       	subi	r30, 0x90	; 144
    541c:	fb 4d       	sbci	r31, 0xDB	; 219
    541e:	91 89       	ldd	r25, Z+17	; 0x11
    5420:	9b 7f       	andi	r25, 0xFB	; 251
    5422:	91 8b       	std	Z+17, r25	; 0x11

	// If a job is register on clear halt action
	// then execute callback
	ptr_job = udd_ep_get_job(ep);
    5424:	0e 94 2c 26 	call	0x4c58	; 0x4c58 <udd_ep_get_job>
    5428:	fc 01       	movw	r30, r24
	if (ptr_job->busy == true) {
    542a:	80 81       	ld	r24, Z
    542c:	80 ff       	sbrs	r24, 0
    542e:	06 c0       	rjmp	.+12     	; 0x543c <udd_ep_clear_halt+0x80>
		ptr_job->busy = false;
    5430:	8e 7f       	andi	r24, 0xFE	; 254
    5432:	80 83       	st	Z, r24
		ptr_job->call_nohalt();
    5434:	07 80       	ldd	r0, Z+7	; 0x07
    5436:	f0 85       	ldd	r31, Z+8	; 0x08
    5438:	e0 2d       	mov	r30, r0
    543a:	19 95       	eicall
	}
	return true;
}
    543c:	81 e0       	ldi	r24, 0x01	; 1
    543e:	0f 91       	pop	r16
    5440:	08 95       	ret

00005442 <udd_ep_run>:

bool udd_ep_run(udd_ep_id_t ep, bool b_shortpacket, uint8_t * buf,
		iram_size_t buf_size, udd_callback_trans_t callback)
{
    5442:	6f 92       	push	r6
    5444:	7f 92       	push	r7
    5446:	8f 92       	push	r8
    5448:	9f 92       	push	r9
    544a:	af 92       	push	r10
    544c:	bf 92       	push	r11
    544e:	cf 92       	push	r12
    5450:	df 92       	push	r13
    5452:	ef 92       	push	r14
    5454:	ff 92       	push	r15
    5456:	0f 93       	push	r16
    5458:	1f 93       	push	r17
    545a:	cf 93       	push	r28
    545c:	df 93       	push	r29
    545e:	1f 92       	push	r1
    5460:	cd b7       	in	r28, 0x3d	; 61
    5462:	de b7       	in	r29, 0x3e	; 62
    5464:	78 2e       	mov	r7, r24
    5466:	66 2e       	mov	r6, r22
    5468:	4a 01       	movw	r8, r20
    546a:	59 01       	movw	r10, r18
	UDD_EP_t *ep_ctrl;

	Assert(udd_ep_is_valid(ep));

	// Get control & job about this endpoint
	ptr_job = udd_ep_get_job(ep);
    546c:	0e 94 2c 26 	call	0x4c58	; 0x4c58 <udd_ep_get_job>
    5470:	6c 01       	movw	r12, r24
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
			((ep & USB_EP_DIR_IN) ? 1 : 0))];
    5472:	27 2d       	mov	r18, r7
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    5474:	87 2d       	mov	r24, r7
    5476:	8f 70       	andi	r24, 0x0F	; 15
    5478:	e8 2e       	mov	r14, r24
    547a:	f1 2c       	mov	r15, r1
    547c:	c7 01       	movw	r24, r14
    547e:	88 0f       	add	r24, r24
    5480:	99 1f       	adc	r25, r25
    5482:	e7 2c       	mov	r14, r7
    5484:	07 2c       	mov	r0, r7
    5486:	00 0c       	add	r0, r0
    5488:	ff 08       	sbc	r15, r15
    548a:	ee 24       	eor	r14, r14
    548c:	ff 0c       	add	r15, r15
    548e:	ee 1c       	adc	r14, r14
    5490:	ff 24       	eor	r15, r15
    5492:	e8 0e       	add	r14, r24
    5494:	f9 1e       	adc	r15, r25

	// Get control & job about this endpoint
	ptr_job = udd_ep_get_job(ep);
	ep_ctrl = udd_ep_get_ctrl(ep);

	if (!udd_endpoint_is_enable(ep_ctrl)) {
    5496:	f7 01       	movw	r30, r14
    5498:	ee 0f       	add	r30, r30
    549a:	ff 1f       	adc	r31, r31
    549c:	ee 0f       	add	r30, r30
    549e:	ff 1f       	adc	r31, r31
    54a0:	ee 0f       	add	r30, r30
    54a2:	ff 1f       	adc	r31, r31
    54a4:	e0 59       	subi	r30, 0x90	; 144
    54a6:	fb 4d       	sbci	r31, 0xDB	; 219
    54a8:	81 89       	ldd	r24, Z+17	; 0x11
    54aa:	80 7c       	andi	r24, 0xC0	; 192
    54ac:	09 f4       	brne	.+2      	; 0x54b0 <udd_ep_run+0x6e>
    54ae:	84 c0       	rjmp	.+264    	; 0x55b8 <udd_ep_run+0x176>
		return false; // Endpoint not allocated
	}
	if (udd_endpoint_get_type(ep_ctrl)!=USB_EP_TYPE_ISOCHRONOUS_gc
    54b0:	f7 01       	movw	r30, r14
    54b2:	ee 0f       	add	r30, r30
    54b4:	ff 1f       	adc	r31, r31
    54b6:	ee 0f       	add	r30, r30
    54b8:	ff 1f       	adc	r31, r31
    54ba:	ee 0f       	add	r30, r30
    54bc:	ff 1f       	adc	r31, r31
    54be:	e0 59       	subi	r30, 0x90	; 144
    54c0:	fb 4d       	sbci	r31, 0xDB	; 219
    54c2:	81 89       	ldd	r24, Z+17	; 0x11
    54c4:	80 7c       	andi	r24, 0xC0	; 192
    54c6:	80 3c       	cpi	r24, 0xC0	; 192
    54c8:	61 f0       	breq	.+24     	; 0x54e2 <udd_ep_run+0xa0>
		&& udd_endpoint_is_stall(ep_ctrl)) {
    54ca:	f7 01       	movw	r30, r14
    54cc:	ee 0f       	add	r30, r30
    54ce:	ff 1f       	adc	r31, r31
    54d0:	ee 0f       	add	r30, r30
    54d2:	ff 1f       	adc	r31, r31
    54d4:	ee 0f       	add	r30, r30
    54d6:	ff 1f       	adc	r31, r31
    54d8:	e0 59       	subi	r30, 0x90	; 144
    54da:	fb 4d       	sbci	r31, 0xDB	; 219
    54dc:	81 89       	ldd	r24, Z+17	; 0x11
    54de:	82 fd       	sbrc	r24, 2
    54e0:	6d c0       	rjmp	.+218    	; 0x55bc <udd_ep_run+0x17a>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    54e2:	8f b7       	in	r24, 0x3f	; 63
    54e4:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    54e6:	f8 94       	cli
	return flags;
    54e8:	89 81       	ldd	r24, Y+1	; 0x01
		return false; // Endpoint is halted
	}
	flags = cpu_irq_save();
	if (ptr_job->busy == true) {
    54ea:	f6 01       	movw	r30, r12
    54ec:	90 81       	ld	r25, Z
    54ee:	90 ff       	sbrs	r25, 0
    54f0:	03 c0       	rjmp	.+6      	; 0x54f8 <udd_ep_run+0xb6>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    54f2:	8f bf       	out	0x3f, r24	; 63
		cpu_irq_restore(flags);
		return false; // Job already on going
    54f4:	80 e0       	ldi	r24, 0x00	; 0
    54f6:	63 c0       	rjmp	.+198    	; 0x55be <udd_ep_run+0x17c>
	}
	ptr_job->busy = true;
    54f8:	f6 01       	movw	r30, r12
    54fa:	90 81       	ld	r25, Z
    54fc:	91 60       	ori	r25, 0x01	; 1
    54fe:	90 83       	st	Z, r25
    5500:	8f bf       	out	0x3f, r24	; 63
	cpu_irq_restore(flags);


	// Update Job information
	ptr_job->buf = buf;
    5502:	81 82       	std	Z+1, r8	; 0x01
    5504:	92 82       	std	Z+2, r9	; 0x02
	ptr_job->buf_size = buf_size;
    5506:	a3 82       	std	Z+3, r10	; 0x03
    5508:	b4 82       	std	Z+4, r11	; 0x04
	ptr_job->nb_trans = 0;
    550a:	15 82       	std	Z+5, r1	; 0x05
    550c:	16 82       	std	Z+6, r1	; 0x06
	ptr_job->call_trans = callback;
    550e:	07 83       	std	Z+7, r16	; 0x07
    5510:	10 87       	std	Z+8, r17	; 0x08
	// Need to enable shortpacket to send a ZLP (buf_size==0)
	ptr_job->b_shortpacket = b_shortpacket || (buf_size==0);
    5512:	61 10       	cpse	r6, r1
    5514:	06 c0       	rjmp	.+12     	; 0x5522 <udd_ep_run+0xe0>
    5516:	91 e0       	ldi	r25, 0x01	; 1
    5518:	a1 14       	cp	r10, r1
    551a:	b1 04       	cpc	r11, r1
    551c:	19 f0       	breq	.+6      	; 0x5524 <udd_ep_run+0xe2>
    551e:	90 e0       	ldi	r25, 0x00	; 0
    5520:	01 c0       	rjmp	.+2      	; 0x5524 <udd_ep_run+0xe2>
    5522:	91 e0       	ldi	r25, 0x01	; 1
    5524:	f6 01       	movw	r30, r12
    5526:	80 81       	ld	r24, Z
    5528:	90 fb       	bst	r25, 0
    552a:	81 f9       	bld	r24, 1
	ptr_job->b_use_out_cache_buffer = false;
    552c:	8b 7f       	andi	r24, 0xFB	; 251
    552e:	80 83       	st	Z, r24

	// Initialize value to simulate a empty transfer
	if (USB_EP_DIR_IN == (ep & USB_EP_DIR_IN)) {
    5530:	22 23       	and	r18, r18
    5532:	64 f4       	brge	.+24     	; 0x554c <udd_ep_run+0x10a>
		udd_endpoint_in_reset_nb_sent(ep_ctrl);
    5534:	f7 01       	movw	r30, r14
    5536:	ee 0f       	add	r30, r30
    5538:	ff 1f       	adc	r31, r31
    553a:	ee 0f       	add	r30, r30
    553c:	ff 1f       	adc	r31, r31
    553e:	ee 0f       	add	r30, r30
    5540:	ff 1f       	adc	r31, r31
    5542:	e0 59       	subi	r30, 0x90	; 144
    5544:	fb 4d       	sbci	r31, 0xDB	; 219
    5546:	16 8a       	std	Z+22, r1	; 0x16
    5548:	17 8a       	std	Z+23, r1	; 0x17
    554a:	31 c0       	rjmp	.+98     	; 0x55ae <udd_ep_run+0x16c>
	}
	else
	{
		if ((USB_EP_TYPE_ISOCHRONOUS_gc == udd_endpoint_get_type(ep_ctrl))
    554c:	f7 01       	movw	r30, r14
    554e:	ee 0f       	add	r30, r30
    5550:	ff 1f       	adc	r31, r31
    5552:	ee 0f       	add	r30, r30
    5554:	ff 1f       	adc	r31, r31
    5556:	ee 0f       	add	r30, r30
    5558:	ff 1f       	adc	r31, r31
    555a:	e0 59       	subi	r30, 0x90	; 144
    555c:	fb 4d       	sbci	r31, 0xDB	; 219
    555e:	81 89       	ldd	r24, Z+17	; 0x11
    5560:	80 7c       	andi	r24, 0xC0	; 192
    5562:	80 3c       	cpi	r24, 0xC0	; 192
    5564:	b9 f4       	brne	.+46     	; 0x5594 <udd_ep_run+0x152>
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    5566:	c7 01       	movw	r24, r14
    5568:	88 0f       	add	r24, r24
    556a:	99 1f       	adc	r25, r25
    556c:	88 0f       	add	r24, r24
    556e:	99 1f       	adc	r25, r25
    5570:	88 0f       	add	r24, r24
    5572:	99 1f       	adc	r25, r25
		udd_endpoint_in_reset_nb_sent(ep_ctrl);
	}
	else
	{
		if ((USB_EP_TYPE_ISOCHRONOUS_gc == udd_endpoint_get_type(ep_ctrl))
		&& (0 != (buf_size % udd_ep_get_size(ep_ctrl)))) {
    5574:	80 58       	subi	r24, 0x80	; 128
    5576:	9b 4d       	sbci	r25, 0xDB	; 219
    5578:	0e 94 03 26 	call	0x4c06	; 0x4c06 <udd_ep_get_size>
    557c:	bc 01       	movw	r22, r24
    557e:	c5 01       	movw	r24, r10
    5580:	0e 94 06 34 	call	0x680c	; 0x680c <__udivmodhi4>
    5584:	89 2b       	or	r24, r25
    5586:	31 f0       	breq	.+12     	; 0x5594 <udd_ep_run+0x152>
			// The user must use a buffer size modulo endpoint size
			ptr_job->busy = false;
    5588:	f6 01       	movw	r30, r12
    558a:	80 81       	ld	r24, Z
    558c:	8e 7f       	andi	r24, 0xFE	; 254
    558e:	80 83       	st	Z, r24
			return false;
    5590:	80 e0       	ldi	r24, 0x00	; 0
    5592:	15 c0       	rjmp	.+42     	; 0x55be <udd_ep_run+0x17c>
		}
		udd_endpoint_out_reset_nb_received(ep_ctrl);
    5594:	f7 01       	movw	r30, r14
    5596:	ee 0f       	add	r30, r30
    5598:	ff 1f       	adc	r31, r31
    559a:	ee 0f       	add	r30, r30
    559c:	ff 1f       	adc	r31, r31
    559e:	ee 0f       	add	r30, r30
    55a0:	ff 1f       	adc	r31, r31
    55a2:	e0 59       	subi	r30, 0x90	; 144
    55a4:	fb 4d       	sbci	r31, 0xDB	; 219
    55a6:	12 8a       	std	Z+18, r1	; 0x12
    55a8:	13 8a       	std	Z+19, r1	; 0x13
		udd_endpoint_out_set_nbbyte(ep_ctrl, 0);
    55aa:	16 8a       	std	Z+22, r1	; 0x16
    55ac:	17 8a       	std	Z+23, r1	; 0x17
	}
	// Request next transfer
	udd_ep_trans_complet(ep);
    55ae:	87 2d       	mov	r24, r7
    55b0:	0e 94 be 26 	call	0x4d7c	; 0x4d7c <udd_ep_trans_complet>
	return true;
    55b4:	81 e0       	ldi	r24, 0x01	; 1
    55b6:	03 c0       	rjmp	.+6      	; 0x55be <udd_ep_run+0x17c>
	// Get control & job about this endpoint
	ptr_job = udd_ep_get_job(ep);
	ep_ctrl = udd_ep_get_ctrl(ep);

	if (!udd_endpoint_is_enable(ep_ctrl)) {
		return false; // Endpoint not allocated
    55b8:	80 e0       	ldi	r24, 0x00	; 0
    55ba:	01 c0       	rjmp	.+2      	; 0x55be <udd_ep_run+0x17c>
	}
	if (udd_endpoint_get_type(ep_ctrl)!=USB_EP_TYPE_ISOCHRONOUS_gc
		&& udd_endpoint_is_stall(ep_ctrl)) {
		return false; // Endpoint is halted
    55bc:	80 e0       	ldi	r24, 0x00	; 0
		udd_endpoint_out_set_nbbyte(ep_ctrl, 0);
	}
	// Request next transfer
	udd_ep_trans_complet(ep);
	return true;
}
    55be:	0f 90       	pop	r0
    55c0:	df 91       	pop	r29
    55c2:	cf 91       	pop	r28
    55c4:	1f 91       	pop	r17
    55c6:	0f 91       	pop	r16
    55c8:	ff 90       	pop	r15
    55ca:	ef 90       	pop	r14
    55cc:	df 90       	pop	r13
    55ce:	cf 90       	pop	r12
    55d0:	bf 90       	pop	r11
    55d2:	af 90       	pop	r10
    55d4:	9f 90       	pop	r9
    55d6:	8f 90       	pop	r8
    55d8:	7f 90       	pop	r7
    55da:	6f 90       	pop	r6
    55dc:	08 95       	ret

000055de <udd_ep_abort>:

void udd_ep_abort(udd_ep_id_t ep)
{
    55de:	ff 92       	push	r15
    55e0:	0f 93       	push	r16
    55e2:	1f 93       	push	r17
    55e4:	cf 93       	push	r28
    55e6:	df 93       	push	r29
    55e8:	18 2f       	mov	r17, r24
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    55ea:	c8 2f       	mov	r28, r24
    55ec:	cf 70       	andi	r28, 0x0F	; 15
    55ee:	d0 e0       	ldi	r29, 0x00	; 0
    55f0:	ce 01       	movw	r24, r28
    55f2:	88 0f       	add	r24, r24
    55f4:	99 1f       	adc	r25, r25
    55f6:	c1 2f       	mov	r28, r17
    55f8:	01 2e       	mov	r0, r17
    55fa:	00 0c       	add	r0, r0
    55fc:	dd 0b       	sbc	r29, r29
    55fe:	cc 27       	eor	r28, r28
    5600:	dd 0f       	add	r29, r29
    5602:	cc 1f       	adc	r28, r28
    5604:	dd 27       	eor	r29, r29
    5606:	c8 0f       	add	r28, r24
    5608:	d9 1f       	adc	r29, r25
	UDD_EP_t *ep_ctrl;
	udd_ep_job_t *ptr_job;
	Assert(udd_ep_is_valid(ep));

	ep_ctrl = udd_ep_get_ctrl(ep);
	ptr_job = udd_ep_get_job(ep);
    560a:	81 2f       	mov	r24, r17
    560c:	0e 94 2c 26 	call	0x4c58	; 0x4c58 <udd_ep_get_job>
    5610:	dc 01       	movw	r26, r24

	// Stop transfer
	udd_endpoint_set_NACK0(ep_ctrl);
    5612:	fe 01       	movw	r30, r28
    5614:	ee 0f       	add	r30, r30
    5616:	ff 1f       	adc	r31, r31
    5618:	ee 0f       	add	r30, r30
    561a:	ff 1f       	adc	r31, r31
    561c:	ee 0f       	add	r30, r30
    561e:	ff 1f       	adc	r31, r31
    5620:	e0 58       	subi	r30, 0x80	; 128
    5622:	fb 4d       	sbci	r31, 0xDB	; 219
    5624:	02 e0       	ldi	r16, 0x02	; 2
    5626:	05 93       	las	Z, r16
	if (ptr_job->busy == false) {
    5628:	8c 91       	ld	r24, X
    562a:	80 ff       	sbrs	r24, 0
    562c:	22 c0       	rjmp	.+68     	; 0x5672 <udd_ep_abort+0x94>
		return; // No job on going
	}
	ptr_job->busy = false;
    562e:	8e 7f       	andi	r24, 0xFE	; 254
    5630:	8c 93       	st	X, r24
	if (NULL != ptr_job->call_trans) {
    5632:	17 96       	adiw	r26, 0x07	; 7
    5634:	ed 91       	ld	r30, X+
    5636:	fc 91       	ld	r31, X
    5638:	18 97       	sbiw	r26, 0x08	; 8
    563a:	30 97       	sbiw	r30, 0x00	; 0
    563c:	d1 f0       	breq	.+52     	; 0x5672 <udd_ep_abort+0x94>
		ptr_job->call_trans(UDD_EP_TRANSFER_ABORT,
    563e:	11 23       	and	r17, r17
    5640:	5c f4       	brge	.+22     	; 0x5658 <udd_ep_abort+0x7a>
    5642:	cc 0f       	add	r28, r28
    5644:	dd 1f       	adc	r29, r29
    5646:	cc 0f       	add	r28, r28
    5648:	dd 1f       	adc	r29, r29
    564a:	cc 0f       	add	r28, r28
    564c:	dd 1f       	adc	r29, r29
    564e:	c0 59       	subi	r28, 0x90	; 144
    5650:	db 4d       	sbci	r29, 0xDB	; 219
    5652:	6e 89       	ldd	r22, Y+22	; 0x16
    5654:	7f 89       	ldd	r23, Y+23	; 0x17
    5656:	0a c0       	rjmp	.+20     	; 0x566c <udd_ep_abort+0x8e>
    5658:	cc 0f       	add	r28, r28
    565a:	dd 1f       	adc	r29, r29
    565c:	cc 0f       	add	r28, r28
    565e:	dd 1f       	adc	r29, r29
    5660:	cc 0f       	add	r28, r28
    5662:	dd 1f       	adc	r29, r29
    5664:	c0 59       	subi	r28, 0x90	; 144
    5666:	db 4d       	sbci	r29, 0xDB	; 219
    5668:	6a 89       	ldd	r22, Y+18	; 0x12
    566a:	7b 89       	ldd	r23, Y+19	; 0x13
    566c:	41 2f       	mov	r20, r17
    566e:	81 e0       	ldi	r24, 0x01	; 1
    5670:	19 95       	eicall
				(ep & USB_EP_DIR_IN) ?
				udd_endpoint_in_nb_sent(ep_ctrl)
				: udd_endpoint_out_nb_receiv(ep_ctrl),
				ep);
	}
}
    5672:	df 91       	pop	r29
    5674:	cf 91       	pop	r28
    5676:	1f 91       	pop	r17
    5678:	0f 91       	pop	r16
    567a:	ff 90       	pop	r15
    567c:	08 95       	ret

0000567e <udd_ep_free>:
	udd_endpoint_set_multipacket(ep_ctrl);
	return true;
}

void udd_ep_free(udd_ep_id_t ep)
{
    567e:	cf 93       	push	r28
    5680:	c8 2f       	mov	r28, r24
	UDD_EP_t *ep_ctrl;
	Assert(udd_ep_is_valid(ep));

	udd_ep_abort(ep);
    5682:	0e 94 ef 2a 	call	0x55de	; 0x55de <udd_ep_abort>
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    5686:	ec 2f       	mov	r30, r28
    5688:	ef 70       	andi	r30, 0x0F	; 15
    568a:	f0 e0       	ldi	r31, 0x00	; 0
    568c:	ee 0f       	add	r30, r30
    568e:	ff 1f       	adc	r31, r31
    5690:	8c 2f       	mov	r24, r28
    5692:	cc 0f       	add	r28, r28
    5694:	99 0b       	sbc	r25, r25
    5696:	88 27       	eor	r24, r24
    5698:	99 0f       	add	r25, r25
    569a:	88 1f       	adc	r24, r24
    569c:	99 27       	eor	r25, r25
    569e:	e8 0f       	add	r30, r24
    56a0:	f9 1f       	adc	r31, r25
	UDD_EP_t *ep_ctrl;
	Assert(udd_ep_is_valid(ep));

	udd_ep_abort(ep);
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    56a2:	ee 0f       	add	r30, r30
    56a4:	ff 1f       	adc	r31, r31
    56a6:	ee 0f       	add	r30, r30
    56a8:	ff 1f       	adc	r31, r31
    56aa:	ee 0f       	add	r30, r30
    56ac:	ff 1f       	adc	r31, r31
    56ae:	e0 59       	subi	r30, 0x90	; 144
    56b0:	fb 4d       	sbci	r31, 0xDB	; 219
    56b2:	11 8a       	std	Z+17, r1	; 0x11
}
    56b4:	cf 91       	pop	r28
    56b6:	08 95       	ret

000056b8 <udd_ep_set_halt>:
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    56b8:	e8 2f       	mov	r30, r24
    56ba:	ef 70       	andi	r30, 0x0F	; 15
    56bc:	f0 e0       	ldi	r31, 0x00	; 0
    56be:	ee 0f       	add	r30, r30
    56c0:	ff 1f       	adc	r31, r31
    56c2:	28 2f       	mov	r18, r24
    56c4:	08 2e       	mov	r0, r24
    56c6:	00 0c       	add	r0, r0
    56c8:	33 0b       	sbc	r19, r19
    56ca:	22 27       	eor	r18, r18
    56cc:	33 0f       	add	r19, r19
    56ce:	22 1f       	adc	r18, r18
    56d0:	33 27       	eor	r19, r19
    56d2:	e2 0f       	add	r30, r18
    56d4:	f3 1f       	adc	r31, r19
{
	UDD_EP_t *ep_ctrl;
	Assert(udd_ep_is_valid(ep));

	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_enable_stall(ep_ctrl);
    56d6:	ee 0f       	add	r30, r30
    56d8:	ff 1f       	adc	r31, r31
    56da:	ee 0f       	add	r30, r30
    56dc:	ff 1f       	adc	r31, r31
    56de:	ee 0f       	add	r30, r30
    56e0:	ff 1f       	adc	r31, r31
    56e2:	e0 59       	subi	r30, 0x90	; 144
    56e4:	fb 4d       	sbci	r31, 0xDB	; 219
    56e6:	91 89       	ldd	r25, Z+17	; 0x11
    56e8:	94 60       	ori	r25, 0x04	; 4
    56ea:	91 8b       	std	Z+17, r25	; 0x11

	udd_ep_abort(ep);
    56ec:	0e 94 ef 2a 	call	0x55de	; 0x55de <udd_ep_abort>
	return true;
}
    56f0:	81 e0       	ldi	r24, 0x01	; 1
    56f2:	08 95       	ret

000056f4 <udd_ep_wait_stall_clear>:
	}
}

bool udd_ep_wait_stall_clear(udd_ep_id_t ep,
		udd_callback_halt_cleared_t callback)
{
    56f4:	0f 93       	push	r16
    56f6:	1f 93       	push	r17
    56f8:	cf 93       	push	r28
    56fa:	df 93       	push	r29
    56fc:	8b 01       	movw	r16, r22
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    56fe:	c8 2f       	mov	r28, r24
    5700:	cf 70       	andi	r28, 0x0F	; 15
    5702:	d0 e0       	ldi	r29, 0x00	; 0
    5704:	cc 0f       	add	r28, r28
    5706:	dd 1f       	adc	r29, r29
    5708:	28 2f       	mov	r18, r24
    570a:	08 2e       	mov	r0, r24
    570c:	00 0c       	add	r0, r0
    570e:	33 0b       	sbc	r19, r19
    5710:	22 27       	eor	r18, r18
    5712:	33 0f       	add	r19, r19
    5714:	22 1f       	adc	r18, r18
    5716:	33 27       	eor	r19, r19
    5718:	c2 0f       	add	r28, r18
    571a:	d3 1f       	adc	r29, r19
	udd_ep_job_t *ptr_job;
	UDD_EP_t *ep_ctrl;
	Assert(udd_ep_is_valid(ep));

	ep_ctrl = udd_ep_get_ctrl(ep);
	ptr_job = udd_ep_get_job(ep);
    571c:	0e 94 2c 26 	call	0x4c58	; 0x4c58 <udd_ep_get_job>

	if (udd_endpoint_is_stall(ep_ctrl)) {
    5720:	cc 0f       	add	r28, r28
    5722:	dd 1f       	adc	r29, r29
    5724:	cc 0f       	add	r28, r28
    5726:	dd 1f       	adc	r29, r29
    5728:	cc 0f       	add	r28, r28
    572a:	dd 1f       	adc	r29, r29
    572c:	c0 59       	subi	r28, 0x90	; 144
    572e:	db 4d       	sbci	r29, 0xDB	; 219
    5730:	29 89       	ldd	r18, Y+17	; 0x11
    5732:	22 ff       	sbrs	r18, 2
    5734:	0a c0       	rjmp	.+20     	; 0x574a <udd_ep_wait_stall_clear+0x56>
		// Wait clear halt endpoint
		if (ptr_job->busy == true) {
    5736:	fc 01       	movw	r30, r24
    5738:	20 81       	ld	r18, Z
    573a:	20 fd       	sbrc	r18, 0
    573c:	0a c0       	rjmp	.+20     	; 0x5752 <udd_ep_wait_stall_clear+0x5e>
			return false; // Job already on going
		}
		ptr_job->busy = true;
    573e:	21 60       	ori	r18, 0x01	; 1
    5740:	20 83       	st	Z, r18
		ptr_job->call_nohalt = callback;
    5742:	07 83       	std	Z+7, r16	; 0x07
    5744:	10 87       	std	Z+8, r17	; 0x08
	} else {
		// endpoint not halted then call directly callback
		callback();
	}
	return true;
    5746:	81 e0       	ldi	r24, 0x01	; 1
    5748:	05 c0       	rjmp	.+10     	; 0x5754 <udd_ep_wait_stall_clear+0x60>
		}
		ptr_job->busy = true;
		ptr_job->call_nohalt = callback;
	} else {
		// endpoint not halted then call directly callback
		callback();
    574a:	f8 01       	movw	r30, r16
    574c:	19 95       	eicall
	}
	return true;
    574e:	81 e0       	ldi	r24, 0x01	; 1
    5750:	01 c0       	rjmp	.+2      	; 0x5754 <udd_ep_wait_stall_clear+0x60>
	ptr_job = udd_ep_get_job(ep);

	if (udd_endpoint_is_stall(ep_ctrl)) {
		// Wait clear halt endpoint
		if (ptr_job->busy == true) {
			return false; // Job already on going
    5752:	80 e0       	ldi	r24, 0x00	; 0
	} else {
		// endpoint not halted then call directly callback
		callback();
	}
	return true;
}
    5754:	df 91       	pop	r29
    5756:	cf 91       	pop	r28
    5758:	1f 91       	pop	r17
    575a:	0f 91       	pop	r16
    575c:	08 95       	ret

0000575e <__vector_125>:
 * USB bus event interrupt includes :
 * - USB line events SOF, reset, suspend, resume, wakeup
 * - endpoint control errors underflow, overflow, stall
 */
ISR(USB_BUSEVENT_vect)
{
    575e:	1f 92       	push	r1
    5760:	0f 92       	push	r0
    5762:	0f b6       	in	r0, 0x3f	; 63
    5764:	0f 92       	push	r0
    5766:	11 24       	eor	r1, r1
    5768:	08 b6       	in	r0, 0x38	; 56
    576a:	0f 92       	push	r0
    576c:	18 be       	out	0x38, r1	; 56
    576e:	09 b6       	in	r0, 0x39	; 57
    5770:	0f 92       	push	r0
    5772:	19 be       	out	0x39, r1	; 57
    5774:	0b b6       	in	r0, 0x3b	; 59
    5776:	0f 92       	push	r0
    5778:	1b be       	out	0x3b, r1	; 59
    577a:	0f 93       	push	r16
    577c:	2f 93       	push	r18
    577e:	3f 93       	push	r19
    5780:	4f 93       	push	r20
    5782:	5f 93       	push	r21
    5784:	6f 93       	push	r22
    5786:	7f 93       	push	r23
    5788:	8f 93       	push	r24
    578a:	9f 93       	push	r25
    578c:	af 93       	push	r26
    578e:	bf 93       	push	r27
    5790:	ef 93       	push	r30
    5792:	ff 93       	push	r31
	if (udd_is_start_of_frame_event()) {
    5794:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    5798:	88 23       	and	r24, r24
    579a:	34 f4       	brge	.+12     	; 0x57a8 <__vector_125+0x4a>
		udd_ack_start_of_frame_event();
    579c:	80 e8       	ldi	r24, 0x80	; 128
    579e:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udc_sof_notify();
    57a2:	0e 94 44 22 	call	0x4488	; 0x4488 <udc_sof_notify>
#ifdef UDC_SOF_EVENT
		UDC_SOF_EVENT();
#endif
		goto udd_interrupt_bus_event_end;
    57a6:	90 c0       	rjmp	.+288    	; 0x58c8 <__vector_125+0x16a>
}

static bool udd_ctrl_interrupt_error(void)
{
	// Underflow only managed for control endpoint
	if (udd_is_underflow_event()) {
    57a8:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    57ac:	82 ff       	sbrs	r24, 2
    57ae:	22 c0       	rjmp	.+68     	; 0x57f4 <__vector_125+0x96>
		udd_ack_underflow_event();
    57b0:	84 e0       	ldi	r24, 0x04	; 4
    57b2:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		if (udd_control_in_underflow()) {
    57b6:	80 91 88 24 	lds	r24, 0x2488	; 0x802488 <udd_sram+0x18>
    57ba:	86 ff       	sbrs	r24, 6
    57bc:	85 c0       	rjmp	.+266    	; 0x58c8 <__vector_125+0x16a>
	udd_control_out_ack_tc();
}

static void udd_ctrl_underflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    57be:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    57c2:	81 fd       	sbrc	r24, 1
    57c4:	81 c0       	rjmp	.+258    	; 0x58c8 <__vector_125+0x16a>
    57c6:	0e 94 47 26 	call	0x4c8e	; 0x4c8e <udd_ctrl_interrupt_tc_setup>
    57ca:	81 11       	cpse	r24, r1
    57cc:	7d c0       	rjmp	.+250    	; 0x58c8 <__vector_125+0x16a>
		return; // underflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
    57ce:	80 91 6b 24 	lds	r24, 0x246B	; 0x80246b <udd_ep_control_state>
    57d2:	81 30       	cpi	r24, 0x01	; 1
    57d4:	19 f4       	brne	.+6      	; 0x57dc <__vector_125+0x7e>
		// Host want to stop OUT transaction
		// then stop to wait OUT data phase and wait IN ZLP handshake
		udd_ctrl_send_zlp_in();
    57d6:	0e 94 7f 25 	call	0x4afe	; 0x4afe <udd_ctrl_send_zlp_in>
    57da:	76 c0       	rjmp	.+236    	; 0x58c8 <__vector_125+0x16a>
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    57dc:	84 30       	cpi	r24, 0x04	; 4
    57de:	09 f0       	breq	.+2      	; 0x57e2 <__vector_125+0x84>
    57e0:	73 c0       	rjmp	.+230    	; 0x58c8 <__vector_125+0x16a>
		// A OUT handshake is waiting by device,
		// but host want extra IN data then stall extra IN data and following status stage
		udd_control_in_enable_stall();
    57e2:	e9 e8       	ldi	r30, 0x89	; 137
    57e4:	f4 e2       	ldi	r31, 0x24	; 36
    57e6:	04 e0       	ldi	r16, 0x04	; 4
    57e8:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    57ea:	e1 e8       	ldi	r30, 0x81	; 129
    57ec:	f4 e2       	ldi	r31, 0x24	; 36
    57ee:	04 e0       	ldi	r16, 0x04	; 4
    57f0:	05 93       	las	Z, r16
    57f2:	6a c0       	rjmp	.+212    	; 0x58c8 <__vector_125+0x16a>
			udd_ctrl_underflow();
		}
		return true;
	}
	// Overflow only managed for control endpoint
	if (udd_is_overflow_event()) {
    57f4:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    57f8:	81 ff       	sbrs	r24, 1
    57fa:	61 c0       	rjmp	.+194    	; 0x58be <__vector_125+0x160>
		udd_ack_overflow_event();
    57fc:	82 e0       	ldi	r24, 0x02	; 2
    57fe:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		if (udd_control_out_overflow()) {
    5802:	80 91 80 24 	lds	r24, 0x2480	; 0x802480 <udd_sram+0x10>
    5806:	86 ff       	sbrs	r24, 6
    5808:	5f c0       	rjmp	.+190    	; 0x58c8 <__vector_125+0x16a>
	}
}

static void udd_ctrl_overflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    580a:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    580e:	81 fd       	sbrc	r24, 1
    5810:	5b c0       	rjmp	.+182    	; 0x58c8 <__vector_125+0x16a>
    5812:	0e 94 47 26 	call	0x4c8e	; 0x4c8e <udd_ctrl_interrupt_tc_setup>
    5816:	81 11       	cpse	r24, r1
    5818:	57 c0       	rjmp	.+174    	; 0x58c8 <__vector_125+0x16a>
		return; // overflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
    581a:	80 91 6b 24 	lds	r24, 0x246B	; 0x80246b <udd_ep_control_state>
    581e:	82 30       	cpi	r24, 0x02	; 2
    5820:	41 f4       	brne	.+16     	; 0x5832 <__vector_125+0xd4>
	udd_control_in_clear_NACK0();
}

static void udd_ctrl_send_zlp_out(void)
{
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
    5822:	84 e0       	ldi	r24, 0x04	; 4
    5824:	80 93 6b 24 	sts	0x246B, r24	; 0x80246b <udd_ep_control_state>
	// Valid reception of OUT packet on control endpoint
	udd_control_out_clear_NACK0();
    5828:	e0 e8       	ldi	r30, 0x80	; 128
    582a:	f4 e2       	ldi	r31, 0x24	; 36
    582c:	02 e0       	ldi	r16, 0x02	; 2
    582e:	06 93       	lac	Z, r16
    5830:	4b c0       	rjmp	.+150    	; 0x58c8 <__vector_125+0x16a>
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
		// Host want to stop IN transaction
		// then stop to wait IN data phase and wait OUT ZLP handshake
		udd_ctrl_send_zlp_out();
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
    5832:	83 30       	cpi	r24, 0x03	; 3
    5834:	09 f0       	breq	.+2      	; 0x5838 <__vector_125+0xda>
    5836:	48 c0       	rjmp	.+144    	; 0x58c8 <__vector_125+0x16a>
		// A IN handshake is waiting by device,
		// but host want extra OUT data then stall extra OUT data and following status stage
		udd_control_in_enable_stall();
    5838:	e9 e8       	ldi	r30, 0x89	; 137
    583a:	f4 e2       	ldi	r31, 0x24	; 36
    583c:	04 e0       	ldi	r16, 0x04	; 4
    583e:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    5840:	e1 e8       	ldi	r30, 0x81	; 129
    5842:	f4 e2       	ldi	r31, 0x24	; 36
    5844:	04 e0       	ldi	r16, 0x04	; 4
    5846:	05 93       	las	Z, r16
    5848:	3f c0       	rjmp	.+126    	; 0x58c8 <__vector_125+0x16a>

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
		udd_ack_reset_event();
    584a:	80 e1       	ldi	r24, 0x10	; 16
    584c:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i <= USB_DEVICE_MAX_EP; i++) {
			udd_ep_abort(i);
    5850:	81 e0       	ldi	r24, 0x01	; 1
    5852:	0e 94 ef 2a 	call	0x55de	; 0x55de <udd_ep_abort>
			udd_ep_abort(i | USB_EP_DIR_IN);
    5856:	81 e8       	ldi	r24, 0x81	; 129
    5858:	0e 94 ef 2a 	call	0x55de	; 0x55de <udd_ep_abort>
		udd_ack_reset_event();
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i <= USB_DEVICE_MAX_EP; i++) {
			udd_ep_abort(i);
    585c:	82 e0       	ldi	r24, 0x02	; 2
    585e:	0e 94 ef 2a 	call	0x55de	; 0x55de <udd_ep_abort>
			udd_ep_abort(i | USB_EP_DIR_IN);
    5862:	82 e8       	ldi	r24, 0x82	; 130
    5864:	0e 94 ef 2a 	call	0x55de	; 0x55de <udd_ep_abort>
		}
#endif
		udc_reset();
    5868:	0e 94 17 22 	call	0x442e	; 0x442e <udc_reset>

		// Reset USB address to 0
		udd_set_device_address(0);
    586c:	10 92 c3 04 	sts	0x04C3, r1	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    5870:	e0 e7       	ldi	r30, 0x70	; 112
    5872:	f4 e2       	ldi	r31, 0x24	; 36
    5874:	11 8a       	std	Z+17, r1	; 0x11
	udd_endpoint_clear_status(ep_ctrl);
    5876:	96 e0       	ldi	r25, 0x06	; 6
    5878:	90 8b       	std	Z+16, r25	; 0x10
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    587a:	83 e4       	ldi	r24, 0x43	; 67
    587c:	81 8b       	std	Z+17, r24	; 0x11
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    587e:	11 8e       	std	Z+25, r1	; 0x19
	udd_endpoint_clear_status(ep_ctrl);
    5880:	90 8f       	std	Z+24, r25	; 0x18
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    5882:	81 8f       	std	Z+25, r24	; 0x19
		udd_set_device_address(0);
		// Alloc and configure control endpoint
		udd_ep_init(0, USB_EP_TYPE_CONTROL, USB_DEVICE_EP_CTRL_SIZE);
		udd_ep_init(0 | USB_EP_DIR_IN, USB_EP_TYPE_CONTROL,
				USB_DEVICE_EP_CTRL_SIZE);
		udd_control_out_set_buf(&udd_ctrl_buffer);
    5884:	87 e2       	ldi	r24, 0x27	; 39
    5886:	94 e2       	ldi	r25, 0x24	; 36
    5888:	84 8b       	std	Z+20, r24	; 0x14
    588a:	95 8b       	std	Z+21, r25	; 0x15
		// Reset endpoint control management
		udd_ctrl_init();
    588c:	0e 94 4c 25 	call	0x4a98	; 0x4a98 <udd_ctrl_init>
		goto udd_interrupt_bus_event_end;
    5890:	1b c0       	rjmp	.+54     	; 0x58c8 <__vector_125+0x16a>
	}

	if (udd_is_suspend_event()) {
    5892:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    5896:	86 ff       	sbrs	r24, 6
    5898:	07 c0       	rjmp	.+14     	; 0x58a8 <__vector_125+0x14a>
		udd_ack_suspend_event();
    589a:	80 e4       	ldi	r24, 0x40	; 64
    589c:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udd_sleep_mode(false); // Enter in SUSPEND mode
    58a0:	80 e0       	ldi	r24, 0x00	; 0
    58a2:	0e 94 14 25 	call	0x4a28	; 0x4a28 <udd_sleep_mode>
#ifdef UDC_SUSPEND_EVENT
		UDC_SUSPEND_EVENT();
#endif
		goto udd_interrupt_bus_event_end;
    58a6:	10 c0       	rjmp	.+32     	; 0x58c8 <__vector_125+0x16a>
	}

	if (udd_is_resume_event()) {
    58a8:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    58ac:	85 ff       	sbrs	r24, 5
    58ae:	0c c0       	rjmp	.+24     	; 0x58c8 <__vector_125+0x16a>
		udd_ack_resume_event();
    58b0:	80 e2       	ldi	r24, 0x20	; 32
    58b2:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udd_sleep_mode(true); // Enter in power reduction mode
    58b6:	81 e0       	ldi	r24, 0x01	; 1
    58b8:	0e 94 14 25 	call	0x4a28	; 0x4a28 <udd_sleep_mode>
#endif
		goto udd_interrupt_bus_event_end;
	}

udd_interrupt_bus_event_end:
	return;
    58bc:	05 c0       	rjmp	.+10     	; 0x58c8 <__vector_125+0x16a>
	}

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
    58be:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    58c2:	84 fd       	sbrc	r24, 4
    58c4:	c2 cf       	rjmp	.-124    	; 0x584a <__vector_125+0xec>
    58c6:	e5 cf       	rjmp	.-54     	; 0x5892 <__vector_125+0x134>
		goto udd_interrupt_bus_event_end;
	}

udd_interrupt_bus_event_end:
	return;
}
    58c8:	ff 91       	pop	r31
    58ca:	ef 91       	pop	r30
    58cc:	bf 91       	pop	r27
    58ce:	af 91       	pop	r26
    58d0:	9f 91       	pop	r25
    58d2:	8f 91       	pop	r24
    58d4:	7f 91       	pop	r23
    58d6:	6f 91       	pop	r22
    58d8:	5f 91       	pop	r21
    58da:	4f 91       	pop	r20
    58dc:	3f 91       	pop	r19
    58de:	2f 91       	pop	r18
    58e0:	0f 91       	pop	r16
    58e2:	0f 90       	pop	r0
    58e4:	0b be       	out	0x3b, r0	; 59
    58e6:	0f 90       	pop	r0
    58e8:	09 be       	out	0x39, r0	; 57
    58ea:	0f 90       	pop	r0
    58ec:	08 be       	out	0x38, r0	; 56
    58ee:	0f 90       	pop	r0
    58f0:	0f be       	out	0x3f, r0	; 63
    58f2:	0f 90       	pop	r0
    58f4:	1f 90       	pop	r1
    58f6:	18 95       	reti

000058f8 <__vector_126>:
 * \brief Function called by USB transfer complete interrupt
 *
 * USB transfer complete interrupt includes events about endpoint transfer on all endpoints.
 */
ISR(USB_TRNCOMPL_vect)
{
    58f8:	1f 92       	push	r1
    58fa:	0f 92       	push	r0
    58fc:	0f b6       	in	r0, 0x3f	; 63
    58fe:	0f 92       	push	r0
    5900:	11 24       	eor	r1, r1
    5902:	08 b6       	in	r0, 0x38	; 56
    5904:	0f 92       	push	r0
    5906:	18 be       	out	0x38, r1	; 56
    5908:	09 b6       	in	r0, 0x39	; 57
    590a:	0f 92       	push	r0
    590c:	19 be       	out	0x39, r1	; 57
    590e:	0a b6       	in	r0, 0x3a	; 58
    5910:	0f 92       	push	r0
    5912:	1a be       	out	0x3a, r1	; 58
    5914:	0b b6       	in	r0, 0x3b	; 59
    5916:	0f 92       	push	r0
    5918:	1b be       	out	0x3b, r1	; 59
    591a:	0f 93       	push	r16
    591c:	1f 93       	push	r17
    591e:	2f 93       	push	r18
    5920:	3f 93       	push	r19
    5922:	4f 93       	push	r20
    5924:	5f 93       	push	r21
    5926:	6f 93       	push	r22
    5928:	7f 93       	push	r23
    592a:	8f 93       	push	r24
    592c:	9f 93       	push	r25
    592e:	af 93       	push	r26
    5930:	bf 93       	push	r27
    5932:	cf 93       	push	r28
    5934:	df 93       	push	r29
    5936:	ef 93       	push	r30
    5938:	ff 93       	push	r31
	int8_t rp;
	UDD_EP_t *ep_ctrl;
	udd_ep_id_t ep;
#endif

	if (!udd_is_tc_event()) {
    593a:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    593e:	81 fd       	sbrc	r24, 1
    5940:	04 c0       	rjmp	.+8      	; 0x594a <__vector_126+0x52>
		// If no other transfer complete
		// then check reception of SETUP packet on control endpoint
		if (udd_ctrl_interrupt_tc_setup()) {
    5942:	0e 94 47 26 	call	0x4c8e	; 0x4c8e <udd_ctrl_interrupt_tc_setup>
    5946:	81 11       	cpse	r24, r1
    5948:	c4 c0       	rjmp	.+392    	; 0x5ad2 <__vector_126+0x1da>
			goto udd_interrupt_tc_end;
		}
		Assert(false);
	}
	// Check IN/OUT transfer complete on all endpoints
	udd_ack_tc_event();
    594a:	82 e0       	ldi	r24, 0x02	; 2
    594c:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>

#if (0!=USB_DEVICE_MAX_EP)
	//** Decode TC FIFO
	// Compute ep addr
	rp = udd_get_fifo_rp();
    5950:	80 91 c5 04 	lds	r24, 0x04C5	; 0x8004c5 <__TEXT_REGION_LENGTH__+0x7004c5>
	i_fifo = 2 * (1 + ~rp);
	ad = ((uint16_t) udd_sram.ep_ctrl) - i_fifo;
	p_ad = (uint16_t *) ad;
	// Compute ep
	ep_index = (((uint16_t) * p_ad - ((uint16_t) udd_sram.ep_ctrl)) >> 3);
    5954:	81 95       	neg	r24
    5956:	88 0f       	add	r24, r24
    5958:	e0 e8       	ldi	r30, 0x80	; 128
    595a:	f4 e2       	ldi	r31, 0x24	; 36
    595c:	e8 1b       	sub	r30, r24
    595e:	f1 09       	sbc	r31, r1
    5960:	20 81       	ld	r18, Z
    5962:	31 81       	ldd	r19, Z+1	; 0x01
    5964:	20 58       	subi	r18, 0x80	; 128
    5966:	34 42       	sbci	r19, 0x24	; 36
    5968:	36 95       	lsr	r19
    596a:	27 95       	ror	r18
    596c:	36 95       	lsr	r19
    596e:	27 95       	ror	r18
    5970:	36 95       	lsr	r19
    5972:	27 95       	ror	r18
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
    5974:	82 2f       	mov	r24, r18
    5976:	86 95       	lsr	r24
    5978:	20 fd       	sbrc	r18, 0
    597a:	02 c0       	rjmp	.+4      	; 0x5980 <__vector_126+0x88>
    597c:	90 e0       	ldi	r25, 0x00	; 0
    597e:	01 c0       	rjmp	.+2      	; 0x5982 <__vector_126+0x8a>
    5980:	90 e8       	ldi	r25, 0x80	; 128
    5982:	89 0f       	add	r24, r25
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    5984:	e8 2f       	mov	r30, r24
    5986:	ef 70       	andi	r30, 0x0F	; 15
    5988:	f0 e0       	ldi	r31, 0x00	; 0
    598a:	ee 0f       	add	r30, r30
    598c:	ff 1f       	adc	r31, r31
    598e:	28 2f       	mov	r18, r24
    5990:	08 2e       	mov	r0, r24
    5992:	00 0c       	add	r0, r0
    5994:	33 0b       	sbc	r19, r19
    5996:	22 27       	eor	r18, r18
    5998:	33 0f       	add	r19, r19
    599a:	22 1f       	adc	r18, r18
    599c:	33 27       	eor	r19, r19
    599e:	e2 0f       	add	r30, r18
    59a0:	f3 1f       	adc	r31, r19
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
	Assert(USB_DEVICE_MAX_EP >= (ep & USB_EP_ADDR_MASK));

	// Ack IT TC of endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	if (!udd_endpoint_transfer_complete(ep_ctrl)) {
    59a2:	df 01       	movw	r26, r30
    59a4:	aa 0f       	add	r26, r26
    59a6:	bb 1f       	adc	r27, r27
    59a8:	aa 0f       	add	r26, r26
    59aa:	bb 1f       	adc	r27, r27
    59ac:	aa 0f       	add	r26, r26
    59ae:	bb 1f       	adc	r27, r27
    59b0:	a0 58       	subi	r26, 0x80	; 128
    59b2:	bb 4d       	sbci	r27, 0xDB	; 219
    59b4:	9c 91       	ld	r25, X
    59b6:	95 ff       	sbrs	r25, 5
    59b8:	8c c0       	rjmp	.+280    	; 0x5ad2 <__vector_126+0x1da>
		return; // Error, TC is generated by Multipacket transfer
	}
	udd_endpoint_ack_transfer_complete(ep_ctrl);
    59ba:	fd 01       	movw	r30, r26
    59bc:	00 e2       	ldi	r16, 0x20	; 32
    59be:	06 93       	lac	Z, r16

	// Check status on control endpoint
	if (ep == 0) {
    59c0:	81 11       	cpse	r24, r1
    59c2:	80 c0       	rjmp	.+256    	; 0x5ac4 <__vector_126+0x1cc>

static void udd_ctrl_out_received(void)
{
	uint16_t nb_data;

	if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    59c4:	80 91 6b 24 	lds	r24, 0x246B	; 0x80246b <udd_ep_control_state>
    59c8:	84 30       	cpi	r24, 0x04	; 4
    59ca:	29 f4       	brne	.+10     	; 0x59d6 <__vector_126+0xde>
		// Valid end of setup request
		udd_ctrl_endofrequest();
    59cc:	0e 94 8d 25 	call	0x4b1a	; 0x4b1a <udd_ctrl_endofrequest>
		// Reinitializes control endpoint management
		udd_ctrl_init();
    59d0:	0e 94 4c 25 	call	0x4a98	; 0x4a98 <udd_ctrl_init>
    59d4:	7e c0       	rjmp	.+252    	; 0x5ad2 <__vector_126+0x1da>
		return;
	}
	Assert(udd_ep_control_state == UDD_EPCTRL_DATA_OUT);

	// Read data received during OUT phase
	nb_data = udd_control_out_get_bytecnt();
    59d6:	00 91 82 24 	lds	r16, 0x2482	; 0x802482 <udd_sram+0x12>
    59da:	10 91 83 24 	lds	r17, 0x2483	; 0x802483 <udd_sram+0x13>

	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
    59de:	80 91 cb 24 	lds	r24, 0x24CB	; 0x8024cb <udd_g_ctrlreq+0xa>
    59e2:	90 91 cc 24 	lds	r25, 0x24CC	; 0x8024cc <udd_g_ctrlreq+0xb>
    59e6:	c0 91 67 24 	lds	r28, 0x2467	; 0x802467 <udd_ctrl_payload_nb_trans>
    59ea:	d0 91 68 24 	lds	r29, 0x2468	; 0x802468 <udd_ctrl_payload_nb_trans+0x1>
    59ee:	98 01       	movw	r18, r16
    59f0:	2c 0f       	add	r18, r28
    59f2:	3d 1f       	adc	r19, r29
    59f4:	82 17       	cp	r24, r18
    59f6:	93 07       	cpc	r25, r19
    59f8:	18 f4       	brcc	.+6      	; 0x5a00 <__vector_126+0x108>
		// Payload buffer too small, ignore data remaining
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
    59fa:	8c 01       	movw	r16, r24
    59fc:	0c 1b       	sub	r16, r28
    59fe:	1d 0b       	sbc	r17, r29
	}

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans),
    5a00:	80 91 c9 24 	lds	r24, 0x24C9	; 0x8024c9 <udd_g_ctrlreq+0x8>
    5a04:	90 91 ca 24 	lds	r25, 0x24CA	; 0x8024ca <udd_g_ctrlreq+0x9>
    5a08:	a8 01       	movw	r20, r16
    5a0a:	67 e2       	ldi	r22, 0x27	; 39
    5a0c:	74 e2       	ldi	r23, 0x24	; 36
    5a0e:	8c 0f       	add	r24, r28
    5a10:	9d 1f       	adc	r25, r29
    5a12:	0e 94 ea 34 	call	0x69d4	; 0x69d4 <memcpy>
			udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;
    5a16:	c0 0f       	add	r28, r16
    5a18:	d1 1f       	adc	r29, r17
    5a1a:	c0 93 67 24 	sts	0x2467, r28	; 0x802467 <udd_ctrl_payload_nb_trans>
    5a1e:	d0 93 68 24 	sts	0x2468, r29	; 0x802468 <udd_ctrl_payload_nb_trans+0x1>

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || (udd_g_ctrlreq.req.wLength
    5a22:	00 34       	cpi	r16, 0x40	; 64
    5a24:	11 05       	cpc	r17, r1
    5a26:	69 f4       	brne	.+26     	; 0x5a42 <__vector_126+0x14a>
    5a28:	80 91 69 24 	lds	r24, 0x2469	; 0x802469 <udd_ctrl_prev_payload_nb_trans>
    5a2c:	90 91 6a 24 	lds	r25, 0x246A	; 0x80246a <udd_ctrl_prev_payload_nb_trans+0x1>
    5a30:	8c 0f       	add	r24, r28
    5a32:	9d 1f       	adc	r25, r29
    5a34:	20 91 c7 24 	lds	r18, 0x24C7	; 0x8024c7 <udd_g_ctrlreq+0x6>
    5a38:	30 91 c8 24 	lds	r19, 0x24C8	; 0x8024c8 <udd_g_ctrlreq+0x7>
    5a3c:	82 17       	cp	r24, r18
    5a3e:	93 07       	cpc	r25, r19
    5a40:	90 f0       	brcs	.+36     	; 0x5a66 <__vector_126+0x16e>
		// End of reception because it is a short packet
		// or all data are transfered

		// Before send ZLP, call intermediate callback
		// in case of data receive generate a stall
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_nb_trans;
    5a42:	e1 ec       	ldi	r30, 0xC1	; 193
    5a44:	f4 e2       	ldi	r31, 0x24	; 36
    5a46:	c2 87       	std	Z+10, r28	; 0x0a
    5a48:	d3 87       	std	Z+11, r29	; 0x0b
		if (NULL != udd_g_ctrlreq.over_under_run) {
    5a4a:	06 84       	ldd	r0, Z+14	; 0x0e
    5a4c:	f7 85       	ldd	r31, Z+15	; 0x0f
    5a4e:	e0 2d       	mov	r30, r0
    5a50:	30 97       	sbiw	r30, 0x00	; 0
    5a52:	31 f0       	breq	.+12     	; 0x5a60 <__vector_126+0x168>
			if (!udd_g_ctrlreq.over_under_run()) {
    5a54:	19 95       	eicall
    5a56:	81 11       	cpse	r24, r1
    5a58:	03 c0       	rjmp	.+6      	; 0x5a60 <__vector_126+0x168>
				// Stall ZLP
				udd_ctrl_stall_data();
    5a5a:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <udd_ctrl_stall_data>
    5a5e:	39 c0       	rjmp	.+114    	; 0x5ad2 <__vector_126+0x1da>
				return;
			}
		}
		// Send IN ZLP to ACK setup request
		udd_ctrl_send_zlp_in();
    5a60:	0e 94 7f 25 	call	0x4afe	; 0x4afe <udd_ctrl_send_zlp_in>
    5a64:	36 c0       	rjmp	.+108    	; 0x5ad2 <__vector_126+0x1da>
		return;
	}

	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_nb_trans) {
    5a66:	80 91 cb 24 	lds	r24, 0x24CB	; 0x8024cb <udd_g_ctrlreq+0xa>
    5a6a:	90 91 cc 24 	lds	r25, 0x24CC	; 0x8024cc <udd_g_ctrlreq+0xb>
    5a6e:	c8 17       	cp	r28, r24
    5a70:	d9 07       	cpc	r29, r25
    5a72:	09 f5       	brne	.+66     	; 0x5ab6 <__vector_126+0x1be>
		// Overrun then request a new payload buffer
		if (!udd_g_ctrlreq.over_under_run) {
    5a74:	e0 91 cf 24 	lds	r30, 0x24CF	; 0x8024cf <udd_g_ctrlreq+0xe>
    5a78:	f0 91 d0 24 	lds	r31, 0x24D0	; 0x8024d0 <udd_g_ctrlreq+0xf>
    5a7c:	30 97       	sbiw	r30, 0x00	; 0
    5a7e:	19 f4       	brne	.+6      	; 0x5a86 <__vector_126+0x18e>
			// No callback available to request a new payload buffer
			udd_ctrl_stall_data();
    5a80:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <udd_ctrl_stall_data>
    5a84:	26 c0       	rjmp	.+76     	; 0x5ad2 <__vector_126+0x1da>
			return;
		}
		if (!udd_g_ctrlreq.over_under_run()) {
    5a86:	19 95       	eicall
    5a88:	81 11       	cpse	r24, r1
    5a8a:	03 c0       	rjmp	.+6      	; 0x5a92 <__vector_126+0x19a>
			// No new payload buffer delivered
			udd_ctrl_stall_data();
    5a8c:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <udd_ctrl_stall_data>
    5a90:	20 c0       	rjmp	.+64     	; 0x5ad2 <__vector_126+0x1da>
			return;
		}
		// New payload buffer available
		// Update number of total data received
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
    5a92:	20 91 69 24 	lds	r18, 0x2469	; 0x802469 <udd_ctrl_prev_payload_nb_trans>
    5a96:	30 91 6a 24 	lds	r19, 0x246A	; 0x80246a <udd_ctrl_prev_payload_nb_trans+0x1>
    5a9a:	80 91 67 24 	lds	r24, 0x2467	; 0x802467 <udd_ctrl_payload_nb_trans>
    5a9e:	90 91 68 24 	lds	r25, 0x2468	; 0x802468 <udd_ctrl_payload_nb_trans+0x1>
    5aa2:	82 0f       	add	r24, r18
    5aa4:	93 1f       	adc	r25, r19
    5aa6:	80 93 69 24 	sts	0x2469, r24	; 0x802469 <udd_ctrl_prev_payload_nb_trans>
    5aaa:	90 93 6a 24 	sts	0x246A, r25	; 0x80246a <udd_ctrl_prev_payload_nb_trans+0x1>
		// Reinit reception on payload buffer
		udd_ctrl_payload_nb_trans = 0;
    5aae:	10 92 67 24 	sts	0x2467, r1	; 0x802467 <udd_ctrl_payload_nb_trans>
    5ab2:	10 92 68 24 	sts	0x2468, r1	; 0x802468 <udd_ctrl_payload_nb_trans+0x1>
	}
	// Free buffer of OUT control endpoint to authorize next reception
	udd_control_out_clear_NACK0();
    5ab6:	e0 e8       	ldi	r30, 0x80	; 128
    5ab8:	f4 e2       	ldi	r31, 0x24	; 36
    5aba:	02 e0       	ldi	r16, 0x02	; 2
    5abc:	06 93       	lac	Z, r16
	udd_control_out_ack_tc();
    5abe:	00 e2       	ldi	r16, 0x20	; 32
    5ac0:	06 93       	lac	Z, r16
    5ac2:	07 c0       	rjmp	.+14     	; 0x5ad2 <__vector_126+0x1da>
	// Check status on control endpoint
	if (ep == 0) {
		udd_ctrl_out_received();
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
	}
	if (ep == (0 | USB_EP_DIR_IN)) {
    5ac4:	80 38       	cpi	r24, 0x80	; 128
    5ac6:	19 f4       	brne	.+6      	; 0x5ace <__vector_126+0x1d6>
		udd_ctrl_in_sent();
    5ac8:	0e 94 95 25 	call	0x4b2a	; 0x4b2a <udd_ctrl_in_sent>
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
    5acc:	02 c0       	rjmp	.+4      	; 0x5ad2 <__vector_126+0x1da>
	}
	Assert(udd_ep_is_valid(ep));
	// Manage end of transfer on endpoint bulk/interrupt/isochronous
	udd_ep_trans_complet(ep);
    5ace:	0e 94 be 26 	call	0x4d7c	; 0x4d7c <udd_ep_trans_complet>
	}
#endif

udd_interrupt_tc_end:
	return;
}
    5ad2:	ff 91       	pop	r31
    5ad4:	ef 91       	pop	r30
    5ad6:	df 91       	pop	r29
    5ad8:	cf 91       	pop	r28
    5ada:	bf 91       	pop	r27
    5adc:	af 91       	pop	r26
    5ade:	9f 91       	pop	r25
    5ae0:	8f 91       	pop	r24
    5ae2:	7f 91       	pop	r23
    5ae4:	6f 91       	pop	r22
    5ae6:	5f 91       	pop	r21
    5ae8:	4f 91       	pop	r20
    5aea:	3f 91       	pop	r19
    5aec:	2f 91       	pop	r18
    5aee:	1f 91       	pop	r17
    5af0:	0f 91       	pop	r16
    5af2:	0f 90       	pop	r0
    5af4:	0b be       	out	0x3b, r0	; 59
    5af6:	0f 90       	pop	r0
    5af8:	0a be       	out	0x3a, r0	; 58
    5afa:	0f 90       	pop	r0
    5afc:	09 be       	out	0x39, r0	; 57
    5afe:	0f 90       	pop	r0
    5b00:	08 be       	out	0x38, r0	; 56
    5b02:	0f 90       	pop	r0
    5b04:	0f be       	out	0x3f, r0	; 63
    5b06:	0f 90       	pop	r0
    5b08:	1f 90       	pop	r1
    5b0a:	18 95       	reti

00005b0c <udd_ep_is_valid>:
		((ep & USB_EP_DIR_IN) ? 1 : 0)) - 2];
}

bool udd_ep_is_valid(udd_ep_id_t ep)
{
	ep &= USB_EP_ADDR_MASK;
    5b0c:	98 2f       	mov	r25, r24
    5b0e:	9f 70       	andi	r25, 0x0F	; 15
	if (ep == 0) {
    5b10:	29 f0       	breq	.+10     	; 0x5b1c <udd_ep_is_valid+0x10>
		return false;
	}
	return (USB_DEVICE_MAX_EP >= ep);
    5b12:	81 e0       	ldi	r24, 0x01	; 1
    5b14:	93 30       	cpi	r25, 0x03	; 3
    5b16:	18 f0       	brcs	.+6      	; 0x5b1e <udd_ep_is_valid+0x12>
    5b18:	80 e0       	ldi	r24, 0x00	; 0
    5b1a:	08 95       	ret

bool udd_ep_is_valid(udd_ep_id_t ep)
{
	ep &= USB_EP_ADDR_MASK;
	if (ep == 0) {
		return false;
    5b1c:	80 e0       	ldi	r24, 0x00	; 0
	}
	return (USB_DEVICE_MAX_EP >= ep);
}
    5b1e:	08 95       	ret

00005b20 <sysclk_init>:
#  include <nvm.h>
#endif


void sysclk_init(void)
{
    5b20:	0f 93       	push	r16
    5b22:	1f 93       	push	r17
    5b24:	cf 93       	push	r28
    5b26:	df 93       	push	r29
    5b28:	cd b7       	in	r28, 0x3d	; 61
    5b2a:	de b7       	in	r29, 0x3e	; 62
    5b2c:	27 97       	sbiw	r28, 0x07	; 7
    5b2e:	cd bf       	out	0x3d, r28	; 61
    5b30:	de bf       	out	0x3e, r29	; 62
#endif
	bool need_rc2mhz = false;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
		*(reg++) = 0xff;
    5b32:	8f ef       	ldi	r24, 0xFF	; 255
    5b34:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x700070>
    5b38:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <__TEXT_REGION_LENGTH__+0x700071>
    5b3c:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <__TEXT_REGION_LENGTH__+0x700072>
    5b40:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x700073>
    5b44:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x700074>
    5b48:	80 93 75 00 	sts	0x0075, r24	; 0x800075 <__TEXT_REGION_LENGTH__+0x700075>
    5b4c:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <__TEXT_REGION_LENGTH__+0x700076>
 * \param psbcdiv The prescaler B and C settings (one of the \c SYSCLK_PSBCDIV_*
 * definitions). These determine the clkPER2, clkPER and clkCPU frequencies.
 */
static inline void sysclk_set_prescalers(uint8_t psadiv, uint8_t psbcdiv)
{
	ccp_write_io((uint8_t *)&CLK.PSCTRL, psadiv | psbcdiv);
    5b50:	64 e0       	ldi	r22, 0x04	; 4
    5b52:	81 e4       	ldi	r24, 0x41	; 65
    5b54:	90 e0       	ldi	r25, 0x00	; 0
    5b56:	0e 94 2d 32 	call	0x645a	; 0x645a <ccp_write_io>
    5b5a:	6c e1       	ldi	r22, 0x1C	; 28
    5b5c:	70 e0       	ldi	r23, 0x00	; 0
    5b5e:	82 e0       	ldi	r24, 0x02	; 2
    5b60:	0e 94 23 32 	call	0x6446	; 0x6446 <nvm_read_byte>
			|| (CONFIG_SYSCLK_PSBCDIV != SYSCLK_PSBCDIV_1_1)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_PSADIV,
				CONFIG_SYSCLK_PSBCDIV);
	}
#if (CONFIG_OSC_RC32_CAL==48000000UL)
	MSB(cal) = nvm_read_production_signature_row(
    5b64:	8a 83       	std	Y+2, r24	; 0x02
    5b66:	6d e1       	ldi	r22, 0x1D	; 29
    5b68:	70 e0       	ldi	r23, 0x00	; 0
    5b6a:	82 e0       	ldi	r24, 0x02	; 2
    5b6c:	0e 94 23 32 	call	0x6446	; 0x6446 <nvm_read_byte>
			nvm_get_production_signature_row_offset(USBRCOSC));
	LSB(cal) = nvm_read_production_signature_row(
    5b70:	89 83       	std	Y+1, r24	; 0x01
	/*
	* If a device has an uncalibrated value in the
	* production signature row (early sample part), load a
	* sane default calibration value.
	*/
	if (cal == 0xFFFF) {
    5b72:	89 81       	ldd	r24, Y+1	; 0x01
    5b74:	9a 81       	ldd	r25, Y+2	; 0x02
    5b76:	01 96       	adiw	r24, 0x01	; 1
    5b78:	21 f4       	brne	.+8      	; 0x5b82 <sysclk_init+0x62>
		cal = 0x2340;
    5b7a:	80 e4       	ldi	r24, 0x40	; 64
    5b7c:	93 e2       	ldi	r25, 0x23	; 35
    5b7e:	89 83       	std	Y+1, r24	; 0x01
    5b80:	9a 83       	std	Y+2, r25	; 0x02
    5b82:	89 81       	ldd	r24, Y+1	; 0x01
    5b84:	9a 81       	ldd	r25, Y+2	; 0x02
    5b86:	8b 83       	std	Y+3, r24	; 0x03
    5b88:	9c 83       	std	Y+4, r25	; 0x04
		DFLLRC2M.CALB=MSB(calib);
#endif
		break;

	case OSC_ID_RC32MHZ:
		DFLLRC32M.CALA=LSB(calib);
    5b8a:	e0 e6       	ldi	r30, 0x60	; 96
    5b8c:	f0 e0       	ldi	r31, 0x00	; 0
    5b8e:	82 83       	std	Z+2, r24	; 0x02
		DFLLRC32M.CALB=MSB(calib);
    5b90:	8c 81       	ldd	r24, Y+4	; 0x04
    5b92:	83 83       	std	Z+3, r24	; 0x03

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    5b94:	8f b7       	in	r24, 0x3f	; 63
    5b96:	8e 83       	std	Y+6, r24	; 0x06
	cpu_irq_disable();
    5b98:	f8 94       	cli
	return flags;
    5b9a:	9e 81       	ldd	r25, Y+6	; 0x06
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    5b9c:	e0 e5       	ldi	r30, 0x50	; 80
    5b9e:	f0 e0       	ldi	r31, 0x00	; 0
    5ba0:	80 81       	ld	r24, Z
    5ba2:	82 60       	ori	r24, 0x02	; 2
    5ba4:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5ba6:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    5ba8:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
    5baa:	81 ff       	sbrs	r24, 1
    5bac:	fd cf       	rjmp	.-6      	; 0x5ba8 <sysclk_init+0x88>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    5bae:	8f b7       	in	r24, 0x3f	; 63
    5bb0:	8f 83       	std	Y+7, r24	; 0x07
	cpu_irq_disable();
    5bb2:	f8 94       	cli
	return flags;
    5bb4:	9f 81       	ldd	r25, Y+7	; 0x07
# if !XMEGA_E
				|| (ref_id == OSC_ID_USBSOF)
#endif
				);

		OSC.DFLLCTRL &= ~(OSC_RC32MCREF_gm);
    5bb6:	00 e5       	ldi	r16, 0x50	; 80
    5bb8:	10 e0       	ldi	r17, 0x00	; 0
    5bba:	d8 01       	movw	r26, r16
    5bbc:	16 96       	adiw	r26, 0x06	; 6
    5bbe:	8c 91       	ld	r24, X
    5bc0:	16 97       	sbiw	r26, 0x06	; 6
    5bc2:	89 7f       	andi	r24, 0xF9	; 249
    5bc4:	16 96       	adiw	r26, 0x06	; 6
    5bc6:	8c 93       	st	X, r24
    5bc8:	16 97       	sbiw	r26, 0x06	; 6
		else if (ref_id == OSC_ID_USBSOF) {
			/*
			 * Calibrate 32MRC at 48MHz using USB SOF
			 * 48MHz / 1kHz = 0xBB80
			 */
			DFLLRC32M.COMP1 = 0x80;
    5bca:	e0 e6       	ldi	r30, 0x60	; 96
    5bcc:	f0 e0       	ldi	r31, 0x00	; 0
    5bce:	80 e8       	ldi	r24, 0x80	; 128
    5bd0:	85 83       	std	Z+5, r24	; 0x05
			DFLLRC32M.COMP2 = 0xBB;
    5bd2:	8b eb       	ldi	r24, 0xBB	; 187
    5bd4:	86 83       	std	Z+6, r24	; 0x06
			OSC.DFLLCTRL |= OSC_RC32MCREF_USBSOF_gc;
    5bd6:	16 96       	adiw	r26, 0x06	; 6
    5bd8:	8c 91       	ld	r24, X
    5bda:	16 97       	sbiw	r26, 0x06	; 6
    5bdc:	84 60       	ori	r24, 0x04	; 4
    5bde:	16 96       	adiw	r26, 0x06	; 6
    5be0:	8c 93       	st	X, r24
			OSC.DFLLCTRL &= ~(OSC_RC32MCREF_bm);
# endif
		}
#endif

		DFLLRC32M.CTRL |= DFLL_ENABLE_bm;
    5be2:	80 81       	ld	r24, Z
    5be4:	81 60       	ori	r24, 0x01	; 1
    5be6:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5be8:	9f bf       	out	0x3f, r25	; 63
		default:
			//unhandled_case(CONFIG_SYSCLK_SOURCE);
			return;
		}

		ccp_write_io((uint8_t *)&CLK.CTRL, CONFIG_SYSCLK_SOURCE);
    5bea:	61 e0       	ldi	r22, 0x01	; 1
    5bec:	80 e4       	ldi	r24, 0x40	; 64
    5bee:	90 e0       	ldi	r25, 0x00	; 0
    5bf0:	0e 94 2d 32 	call	0x645a	; 0x645a <ccp_write_io>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    5bf4:	8f b7       	in	r24, 0x3f	; 63
    5bf6:	8d 83       	std	Y+5, r24	; 0x05
	cpu_irq_disable();
    5bf8:	f8 94       	cli
	return flags;
    5bfa:	9d 81       	ldd	r25, Y+5	; 0x05
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL &= ~id;
    5bfc:	f8 01       	movw	r30, r16
    5bfe:	80 81       	ld	r24, Z
    5c00:	8e 7f       	andi	r24, 0xFE	; 254
    5c02:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5c04:	9f bf       	out	0x3f, r25	; 63
	}

#ifdef CONFIG_RTC_SOURCE
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
#endif
}
    5c06:	27 96       	adiw	r28, 0x07	; 7
    5c08:	cd bf       	out	0x3d, r28	; 61
    5c0a:	de bf       	out	0x3e, r29	; 62
    5c0c:	df 91       	pop	r29
    5c0e:	cf 91       	pop	r28
    5c10:	1f 91       	pop	r17
    5c12:	0f 91       	pop	r16
    5c14:	08 95       	ret

00005c16 <sysclk_enable_module>:

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
    5c16:	cf 93       	push	r28
    5c18:	df 93       	push	r29
    5c1a:	1f 92       	push	r1
    5c1c:	cd b7       	in	r28, 0x3d	; 61
    5c1e:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    5c20:	9f b7       	in	r25, 0x3f	; 63
    5c22:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    5c24:	f8 94       	cli
	return flags;
    5c26:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
    5c28:	e8 2f       	mov	r30, r24
    5c2a:	f0 e0       	ldi	r31, 0x00	; 0
    5c2c:	e0 59       	subi	r30, 0x90	; 144
    5c2e:	ff 4f       	sbci	r31, 0xFF	; 255
    5c30:	60 95       	com	r22
    5c32:	80 81       	ld	r24, Z
    5c34:	68 23       	and	r22, r24
    5c36:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5c38:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    5c3a:	0f 90       	pop	r0
    5c3c:	df 91       	pop	r29
    5c3e:	cf 91       	pop	r28
    5c40:	08 95       	ret

00005c42 <sysclk_disable_module>:

void sysclk_disable_module(enum sysclk_port_id port, uint8_t id)
{
    5c42:	cf 93       	push	r28
    5c44:	df 93       	push	r29
    5c46:	1f 92       	push	r1
    5c48:	cd b7       	in	r28, 0x3d	; 61
    5c4a:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    5c4c:	9f b7       	in	r25, 0x3f	; 63
    5c4e:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    5c50:	f8 94       	cli
	return flags;
    5c52:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) |= id;
    5c54:	e8 2f       	mov	r30, r24
    5c56:	f0 e0       	ldi	r31, 0x00	; 0
    5c58:	e0 59       	subi	r30, 0x90	; 144
    5c5a:	ff 4f       	sbci	r31, 0xFF	; 255
    5c5c:	80 81       	ld	r24, Z
    5c5e:	68 2b       	or	r22, r24
    5c60:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5c62:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    5c64:	0f 90       	pop	r0
    5c66:	df 91       	pop	r29
    5c68:	cf 91       	pop	r28
    5c6a:	08 95       	ret

00005c6c <sysclk_enable_usb>:
 * \param frequency The required USB clock frequency in MHz:
 * \arg \c 6 for 6 MHz
 * \arg \c 48 for 48 MHz
 */
void sysclk_enable_usb(uint8_t frequency)
{
    5c6c:	cf 93       	push	r28
    5c6e:	df 93       	push	r29
    5c70:	1f 92       	push	r1
    5c72:	1f 92       	push	r1
    5c74:	cd b7       	in	r28, 0x3d	; 61
    5c76:	de b7       	in	r29, 0x3e	; 62

	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
    5c78:	86 30       	cpi	r24, 0x06	; 6
    5c7a:	11 f0       	breq	.+4      	; 0x5c80 <sysclk_enable_usb+0x14>
		prescaler = CLK_USBPSDIV_8_gc;
	}
	else {
		prescaler = 0;
    5c7c:	60 e0       	ldi	r22, 0x00	; 0
    5c7e:	01 c0       	rjmp	.+2      	; 0x5c82 <sysclk_enable_usb+0x16>
	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
		prescaler = CLK_USBPSDIV_8_gc;
    5c80:	68 e1       	ldi	r22, 0x18	; 24

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    5c82:	80 91 51 00 	lds	r24, 0x0051	; 0x800051 <__TEXT_REGION_LENGTH__+0x700051>
	/*
	 * Switch to the system clock selected by the user.
	 */
	switch (CONFIG_USBCLK_SOURCE) {
	case USBCLK_SRC_RCOSC:
		if (!osc_is_ready(OSC_ID_RC32MHZ)) {
    5c86:	81 fd       	sbrc	r24, 1
    5c88:	2a c0       	rjmp	.+84     	; 0x5cde <sysclk_enable_usb+0x72>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    5c8a:	8f b7       	in	r24, 0x3f	; 63
    5c8c:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    5c8e:	f8 94       	cli
	return flags;
    5c90:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    5c92:	e0 e5       	ldi	r30, 0x50	; 80
    5c94:	f0 e0       	ldi	r31, 0x00	; 0
    5c96:	80 81       	ld	r24, Z
    5c98:	82 60       	ori	r24, 0x02	; 2
    5c9a:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5c9c:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    5c9e:	81 81       	ldd	r24, Z+1	; 0x01
    5ca0:	81 ff       	sbrs	r24, 1
    5ca2:	fd cf       	rjmp	.-6      	; 0x5c9e <sysclk_enable_usb+0x32>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    5ca4:	8f b7       	in	r24, 0x3f	; 63
    5ca6:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
    5ca8:	f8 94       	cli
	return flags;
    5caa:	9a 81       	ldd	r25, Y+2	; 0x02
# if !XMEGA_E
				|| (ref_id == OSC_ID_USBSOF)
#endif
				);

		OSC.DFLLCTRL &= ~(OSC_RC32MCREF_gm);
    5cac:	a0 e5       	ldi	r26, 0x50	; 80
    5cae:	b0 e0       	ldi	r27, 0x00	; 0
    5cb0:	16 96       	adiw	r26, 0x06	; 6
    5cb2:	8c 91       	ld	r24, X
    5cb4:	16 97       	sbiw	r26, 0x06	; 6
    5cb6:	89 7f       	andi	r24, 0xF9	; 249
    5cb8:	16 96       	adiw	r26, 0x06	; 6
    5cba:	8c 93       	st	X, r24
    5cbc:	16 97       	sbiw	r26, 0x06	; 6
		else if (ref_id == OSC_ID_USBSOF) {
			/*
			 * Calibrate 32MRC at 48MHz using USB SOF
			 * 48MHz / 1kHz = 0xBB80
			 */
			DFLLRC32M.COMP1 = 0x80;
    5cbe:	e0 e6       	ldi	r30, 0x60	; 96
    5cc0:	f0 e0       	ldi	r31, 0x00	; 0
    5cc2:	80 e8       	ldi	r24, 0x80	; 128
    5cc4:	85 83       	std	Z+5, r24	; 0x05
			DFLLRC32M.COMP2 = 0xBB;
    5cc6:	8b eb       	ldi	r24, 0xBB	; 187
    5cc8:	86 83       	std	Z+6, r24	; 0x06
			OSC.DFLLCTRL |= OSC_RC32MCREF_USBSOF_gc;
    5cca:	16 96       	adiw	r26, 0x06	; 6
    5ccc:	8c 91       	ld	r24, X
    5cce:	16 97       	sbiw	r26, 0x06	; 6
    5cd0:	84 60       	ori	r24, 0x04	; 4
    5cd2:	16 96       	adiw	r26, 0x06	; 6
    5cd4:	8c 93       	st	X, r24
			OSC.DFLLCTRL &= ~(OSC_RC32MCREF_bm);
# endif
		}
#endif

		DFLLRC32M.CTRL |= DFLL_ENABLE_bm;
    5cd6:	80 81       	ld	r24, Z
    5cd8:	81 60       	ori	r24, 0x01	; 1
    5cda:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5cdc:	9f bf       	out	0x3f, r25	; 63
			}
			osc_enable_autocalibration(OSC_ID_RC32MHZ,
					CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
#endif
		}
		ccp_write_io((uint8_t *)&CLK.USBCTRL, (prescaler)
    5cde:	63 60       	ori	r22, 0x03	; 3
    5ce0:	84 e4       	ldi	r24, 0x44	; 68
    5ce2:	90 e0       	ldi	r25, 0x00	; 0
    5ce4:	0e 94 2d 32 	call	0x645a	; 0x645a <ccp_write_io>
	default:
		Assert(false);
		break;
	}

	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_USB);
    5ce8:	60 e4       	ldi	r22, 0x40	; 64
    5cea:	80 e0       	ldi	r24, 0x00	; 0
    5cec:	0e 94 0b 2e 	call	0x5c16	; 0x5c16 <sysclk_enable_module>
}
    5cf0:	0f 90       	pop	r0
    5cf2:	0f 90       	pop	r0
    5cf4:	df 91       	pop	r29
    5cf6:	cf 91       	pop	r28
    5cf8:	08 95       	ret

00005cfa <sysclk_disable_usb>:
/**
 * \brief Disable clock for the USB module
 */
void sysclk_disable_usb(void)
{
	sysclk_disable_module(SYSCLK_PORT_GEN, SYSCLK_USB);
    5cfa:	60 e4       	ldi	r22, 0x40	; 64
    5cfc:	80 e0       	ldi	r24, 0x00	; 0
    5cfe:	0e 94 21 2e 	call	0x5c42	; 0x5c42 <sysclk_disable_module>
	ccp_write_io((uint8_t *)&CLK.USBCTRL, 0);
    5d02:	60 e0       	ldi	r22, 0x00	; 0
    5d04:	84 e4       	ldi	r24, 0x44	; 68
    5d06:	90 e0       	ldi	r25, 0x00	; 0
    5d08:	0e 94 2d 32 	call	0x645a	; 0x645a <ccp_write_io>
    5d0c:	08 95       	ret

00005d0e <nvm_read_device_serial>:
 *       the program space reads will be corrupted.
 *
 * \retval storage Pointer to the structure where to store the device serial
 */
void nvm_read_device_serial(struct nvm_device_serial *storage)
{
    5d0e:	cf 93       	push	r28
    5d10:	df 93       	push	r29
    5d12:	ec 01       	movw	r28, r24
    5d14:	68 e0       	ldi	r22, 0x08	; 8
    5d16:	70 e0       	ldi	r23, 0x00	; 0
    5d18:	82 e0       	ldi	r24, 0x02	; 2
    5d1a:	0e 94 23 32 	call	0x6446	; 0x6446 <nvm_read_byte>
	storage->lotnum0 = nvm_read_production_signature_row(
    5d1e:	88 83       	st	Y, r24
    5d20:	69 e0       	ldi	r22, 0x09	; 9
    5d22:	70 e0       	ldi	r23, 0x00	; 0
    5d24:	82 e0       	ldi	r24, 0x02	; 2
    5d26:	0e 94 23 32 	call	0x6446	; 0x6446 <nvm_read_byte>
			nvm_get_production_signature_row_offset(LOTNUM0));
	storage->lotnum1 = nvm_read_production_signature_row(
    5d2a:	89 83       	std	Y+1, r24	; 0x01
    5d2c:	6a e0       	ldi	r22, 0x0A	; 10
    5d2e:	70 e0       	ldi	r23, 0x00	; 0
    5d30:	82 e0       	ldi	r24, 0x02	; 2
    5d32:	0e 94 23 32 	call	0x6446	; 0x6446 <nvm_read_byte>
			nvm_get_production_signature_row_offset(LOTNUM1));
	storage->lotnum2 = nvm_read_production_signature_row(
    5d36:	8a 83       	std	Y+2, r24	; 0x02
    5d38:	6b e0       	ldi	r22, 0x0B	; 11
    5d3a:	70 e0       	ldi	r23, 0x00	; 0
    5d3c:	82 e0       	ldi	r24, 0x02	; 2
    5d3e:	0e 94 23 32 	call	0x6446	; 0x6446 <nvm_read_byte>
			nvm_get_production_signature_row_offset(LOTNUM2));
	storage->lotnum3 = nvm_read_production_signature_row(
    5d42:	8b 83       	std	Y+3, r24	; 0x03
    5d44:	6c e0       	ldi	r22, 0x0C	; 12
    5d46:	70 e0       	ldi	r23, 0x00	; 0
    5d48:	82 e0       	ldi	r24, 0x02	; 2
    5d4a:	0e 94 23 32 	call	0x6446	; 0x6446 <nvm_read_byte>
			nvm_get_production_signature_row_offset(LOTNUM3));
	storage->lotnum4 = nvm_read_production_signature_row(
    5d4e:	8c 83       	std	Y+4, r24	; 0x04
    5d50:	6d e0       	ldi	r22, 0x0D	; 13
    5d52:	70 e0       	ldi	r23, 0x00	; 0
    5d54:	82 e0       	ldi	r24, 0x02	; 2
    5d56:	0e 94 23 32 	call	0x6446	; 0x6446 <nvm_read_byte>
			nvm_get_production_signature_row_offset(LOTNUM4));
	storage->lotnum5 = nvm_read_production_signature_row(
    5d5a:	8d 83       	std	Y+5, r24	; 0x05
    5d5c:	60 e1       	ldi	r22, 0x10	; 16
    5d5e:	70 e0       	ldi	r23, 0x00	; 0
    5d60:	82 e0       	ldi	r24, 0x02	; 2
    5d62:	0e 94 23 32 	call	0x6446	; 0x6446 <nvm_read_byte>
			nvm_get_production_signature_row_offset(LOTNUM5));

	storage->wafnum  = nvm_read_production_signature_row(
    5d66:	8e 83       	std	Y+6, r24	; 0x06
    5d68:	62 e1       	ldi	r22, 0x12	; 18
    5d6a:	70 e0       	ldi	r23, 0x00	; 0
    5d6c:	82 e0       	ldi	r24, 0x02	; 2
    5d6e:	0e 94 23 32 	call	0x6446	; 0x6446 <nvm_read_byte>
			nvm_get_production_signature_row_offset(WAFNUM));

	storage->coordx0 = nvm_read_production_signature_row(
    5d72:	8f 83       	std	Y+7, r24	; 0x07
    5d74:	63 e1       	ldi	r22, 0x13	; 19
    5d76:	70 e0       	ldi	r23, 0x00	; 0
    5d78:	82 e0       	ldi	r24, 0x02	; 2
    5d7a:	0e 94 23 32 	call	0x6446	; 0x6446 <nvm_read_byte>
			nvm_get_production_signature_row_offset(COORDX0));
	storage->coordx1 = nvm_read_production_signature_row(
    5d7e:	88 87       	std	Y+8, r24	; 0x08
    5d80:	64 e1       	ldi	r22, 0x14	; 20
    5d82:	70 e0       	ldi	r23, 0x00	; 0
    5d84:	82 e0       	ldi	r24, 0x02	; 2
    5d86:	0e 94 23 32 	call	0x6446	; 0x6446 <nvm_read_byte>
			nvm_get_production_signature_row_offset(COORDX1));
	storage->coordy0 = nvm_read_production_signature_row(
    5d8a:	89 87       	std	Y+9, r24	; 0x09
    5d8c:	65 e1       	ldi	r22, 0x15	; 21
    5d8e:	70 e0       	ldi	r23, 0x00	; 0
    5d90:	82 e0       	ldi	r24, 0x02	; 2
    5d92:	0e 94 23 32 	call	0x6446	; 0x6446 <nvm_read_byte>
			nvm_get_production_signature_row_offset(COORDY0));
	storage->coordy1 = nvm_read_production_signature_row(
    5d96:	8a 87       	std	Y+10, r24	; 0x0a
			nvm_get_production_signature_row_offset(COORDY1));
}
    5d98:	df 91       	pop	r29
    5d9a:	cf 91       	pop	r28
    5d9c:	08 95       	ret

00005d9e <nvm_eeprom_read_byte>:
 * \param  addr       EEPROM address, between 0 and EEPROM_SIZE
 *
 *  \return  Byte value read from EEPROM.
 */
uint8_t nvm_eeprom_read_byte(eeprom_addr_t addr)
{
    5d9e:	dc 01       	movw	r26, r24
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    5da0:	e0 ec       	ldi	r30, 0xC0	; 192
    5da2:	f1 e0       	ldi	r31, 0x01	; 1
    5da4:	97 85       	ldd	r25, Z+15	; 0x0f
    5da6:	99 23       	and	r25, r25
    5da8:	ec f3       	brlt	.-6      	; 0x5da4 <nvm_eeprom_read_byte+0x6>
 *        write operations still needs to be done through IO register.
 */
static inline void eeprom_enable_mapping(void)
{
#if !XMEGA_E
	NVM_CTRLB = NVM_CTRLB | NVM_EEMAPEN_bm;
    5daa:	ec ec       	ldi	r30, 0xCC	; 204
    5dac:	f1 e0       	ldi	r31, 0x01	; 1
    5dae:	80 81       	ld	r24, Z
    5db0:	88 60       	ori	r24, 0x08	; 8
    5db2:	80 83       	st	Z, r24
	Assert(addr <= EEPROM_SIZE);

	/* Wait until NVM is ready */
	nvm_wait_until_ready();
	eeprom_enable_mapping();
	data = *(uint8_t*)(addr + MAPPED_EEPROM_START),
    5db4:	b0 5f       	subi	r27, 0xF0	; 240
    5db6:	8c 91       	ld	r24, X
 *  IO mapped access is now enabled.
 */
static inline void eeprom_disable_mapping(void)
{
#if !XMEGA_E
	NVM_CTRLB = NVM_CTRLB & ~NVM_EEMAPEN_bm;
    5db8:	90 81       	ld	r25, Z
    5dba:	97 7f       	andi	r25, 0xF7	; 247
    5dbc:	90 83       	st	Z, r25
	eeprom_disable_mapping();
	return data;
}
    5dbe:	08 95       	ret

00005dc0 <nvm_eeprom_read_buffer>:
 * \param address   the address to where to read
 * \param buf       pointer to the data
 * \param len       the number of bytes to read
 */
void nvm_eeprom_read_buffer(eeprom_addr_t address, void *buf, uint16_t len)
{
    5dc0:	cf 93       	push	r28
    5dc2:	df 93       	push	r29
    5dc4:	9c 01       	movw	r18, r24
    5dc6:	db 01       	movw	r26, r22
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    5dc8:	e0 ec       	ldi	r30, 0xC0	; 192
    5dca:	f1 e0       	ldi	r31, 0x01	; 1
    5dcc:	97 85       	ldd	r25, Z+15	; 0x0f
    5dce:	99 23       	and	r25, r25
    5dd0:	ec f3       	brlt	.-6      	; 0x5dcc <nvm_eeprom_read_buffer+0xc>
 *        write operations still needs to be done through IO register.
 */
static inline void eeprom_enable_mapping(void)
{
#if !XMEGA_E
	NVM_CTRLB = NVM_CTRLB | NVM_EEMAPEN_bm;
    5dd2:	cc ec       	ldi	r28, 0xCC	; 204
    5dd4:	d1 e0       	ldi	r29, 0x01	; 1
    5dd6:	98 81       	ld	r25, Y
    5dd8:	98 60       	ori	r25, 0x08	; 8
    5dda:	98 83       	st	Y, r25
	nvm_wait_until_ready();
	eeprom_enable_mapping();
	memcpy( buf,(void*)(address+MAPPED_EEPROM_START), len );
    5ddc:	b9 01       	movw	r22, r18
    5dde:	70 5f       	subi	r23, 0xF0	; 240
    5de0:	cd 01       	movw	r24, r26
    5de2:	0e 94 ea 34 	call	0x69d4	; 0x69d4 <memcpy>
 *  IO mapped access is now enabled.
 */
static inline void eeprom_disable_mapping(void)
{
#if !XMEGA_E
	NVM_CTRLB = NVM_CTRLB & ~NVM_EEMAPEN_bm;
    5de6:	88 81       	ld	r24, Y
    5de8:	87 7f       	andi	r24, 0xF7	; 247
    5dea:	88 83       	st	Y, r24
	eeprom_disable_mapping();
}
    5dec:	df 91       	pop	r29
    5dee:	cf 91       	pop	r28
    5df0:	08 95       	ret

00005df2 <nvm_eeprom_flush_buffer>:
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    5df2:	e0 ec       	ldi	r30, 0xC0	; 192
    5df4:	f1 e0       	ldi	r31, 0x01	; 1
    5df6:	87 85       	ldd	r24, Z+15	; 0x0f
    5df8:	88 23       	and	r24, r24
    5dfa:	ec f3       	brlt	.-6      	; 0x5df6 <nvm_eeprom_flush_buffer+0x4>
{
	// Wait until NVM is ready
	nvm_wait_until_ready();

	// Flush EEPROM page buffer if necessary
	if ((NVM.STATUS & NVM_EELOAD_bm) != 0) {
    5dfc:	80 91 cf 01 	lds	r24, 0x01CF	; 0x8001cf <__TEXT_REGION_LENGTH__+0x7001cf>
    5e00:	81 ff       	sbrs	r24, 1
    5e02:	08 c0       	rjmp	.+16     	; 0x5e14 <nvm_eeprom_flush_buffer+0x22>
		NVM.CMD = NVM_CMD_ERASE_EEPROM_BUFFER_gc;
    5e04:	86 e3       	ldi	r24, 0x36	; 54
    5e06:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
 * \note The correct NVM command must be set in the NVM.CMD register before
 *       calling this function.
 */
static inline void nvm_exec(void)
{
	ccp_write_io((uint8_t *)&NVM.CTRLA, NVM_CMDEX_bm);
    5e0a:	61 e0       	ldi	r22, 0x01	; 1
    5e0c:	8b ec       	ldi	r24, 0xCB	; 203
    5e0e:	91 e0       	ldi	r25, 0x01	; 1
    5e10:	0e 94 2d 32 	call	0x645a	; 0x645a <ccp_write_io>
    5e14:	08 95       	ret

00005e16 <nvm_eeprom_load_byte_to_buffer>:
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    5e16:	e0 ec       	ldi	r30, 0xC0	; 192
    5e18:	f1 e0       	ldi	r31, 0x01	; 1
    5e1a:	97 85       	ldd	r25, Z+15	; 0x0f
    5e1c:	99 23       	and	r25, r25
    5e1e:	ec f3       	brlt	.-6      	; 0x5e1a <nvm_eeprom_load_byte_to_buffer+0x4>
 *        write operations still needs to be done through IO register.
 */
static inline void eeprom_enable_mapping(void)
{
#if !XMEGA_E
	NVM_CTRLB = NVM_CTRLB | NVM_EEMAPEN_bm;
    5e20:	ac ec       	ldi	r26, 0xCC	; 204
    5e22:	b1 e0       	ldi	r27, 0x01	; 1
    5e24:	9c 91       	ld	r25, X
    5e26:	98 60       	ori	r25, 0x08	; 8
    5e28:	9c 93       	st	X, r25
{
	// Wait until NVM is ready
	nvm_wait_until_ready();

	eeprom_enable_mapping();
	*(uint8_t*)(byte_addr + MAPPED_EEPROM_START) = value;
    5e2a:	e8 2f       	mov	r30, r24
    5e2c:	f0 e0       	ldi	r31, 0x00	; 0
    5e2e:	f0 5f       	subi	r31, 0xF0	; 240
    5e30:	60 83       	st	Z, r22
 *  IO mapped access is now enabled.
 */
static inline void eeprom_disable_mapping(void)
{
#if !XMEGA_E
	NVM_CTRLB = NVM_CTRLB & ~NVM_EEMAPEN_bm;
    5e32:	8c 91       	ld	r24, X
    5e34:	87 7f       	andi	r24, 0xF7	; 247
    5e36:	8c 93       	st	X, r24
    5e38:	08 95       	ret

00005e3a <nvm_eeprom_write_byte>:
 *
 * \param  address    EEPROM address (max EEPROM_SIZE)
 * \param  value      Byte value to write to EEPROM.
 */
void nvm_eeprom_write_byte(eeprom_addr_t address, uint8_t value)
{
    5e3a:	ff 92       	push	r15
    5e3c:	0f 93       	push	r16
    5e3e:	1f 93       	push	r17
    5e40:	cf 93       	push	r28
    5e42:	df 93       	push	r29
    5e44:	18 2f       	mov	r17, r24
    5e46:	f9 2e       	mov	r15, r25
    5e48:	c6 2f       	mov	r28, r22

	Assert(address <= EEPROM_SIZE);
	/*  Flush buffer to make sure no unintentional data is written and load
	 *  the "Page Load" command into the command register.
	 */
	old_cmd = NVM.CMD;
    5e4a:	00 91 ca 01 	lds	r16, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	nvm_eeprom_flush_buffer();
    5e4e:	0e 94 f9 2e 	call	0x5df2	; 0x5df2 <nvm_eeprom_flush_buffer>
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    5e52:	e0 ec       	ldi	r30, 0xC0	; 192
    5e54:	f1 e0       	ldi	r31, 0x01	; 1
    5e56:	87 85       	ldd	r24, Z+15	; 0x0f
    5e58:	88 23       	and	r24, r24
    5e5a:	ec f3       	brlt	.-6      	; 0x5e56 <nvm_eeprom_write_byte+0x1c>
	// Wait until NVM is ready
	nvm_wait_until_ready();
	nvm_eeprom_load_byte_to_buffer(address, value);
    5e5c:	6c 2f       	mov	r22, r28
    5e5e:	81 2f       	mov	r24, r17
    5e60:	0e 94 0b 2f 	call	0x5e16	; 0x5e16 <nvm_eeprom_load_byte_to_buffer>

	// Set address to write to
	NVM.ADDR2 = 0x00;
    5e64:	c0 ec       	ldi	r28, 0xC0	; 192
    5e66:	d1 e0       	ldi	r29, 0x01	; 1
    5e68:	1a 82       	std	Y+2, r1	; 0x02
	NVM.ADDR1 = (address >> 8) & 0xFF;
    5e6a:	f9 82       	std	Y+1, r15	; 0x01
	NVM.ADDR0 = address & 0xFF;
    5e6c:	18 83       	st	Y, r17

	/*  Issue EEPROM Atomic Write (Erase&Write) command. Load command, write
	 *  the protection signature and execute command.
	 */
	NVM.CMD = NVM_CMD_ERASE_WRITE_EEPROM_PAGE_gc;
    5e6e:	85 e3       	ldi	r24, 0x35	; 53
    5e70:	8a 87       	std	Y+10, r24	; 0x0a
 * \note The correct NVM command must be set in the NVM.CMD register before
 *       calling this function.
 */
static inline void nvm_exec(void)
{
	ccp_write_io((uint8_t *)&NVM.CTRLA, NVM_CMDEX_bm);
    5e72:	61 e0       	ldi	r22, 0x01	; 1
    5e74:	8b ec       	ldi	r24, 0xCB	; 203
    5e76:	91 e0       	ldi	r25, 0x01	; 1
    5e78:	0e 94 2d 32 	call	0x645a	; 0x645a <ccp_write_io>
	nvm_exec();
	NVM.CMD = old_cmd;
    5e7c:	0a 87       	std	Y+10, r16	; 0x0a
}
    5e7e:	df 91       	pop	r29
    5e80:	cf 91       	pop	r28
    5e82:	1f 91       	pop	r17
    5e84:	0f 91       	pop	r16
    5e86:	ff 90       	pop	r15
    5e88:	08 95       	ret

00005e8a <nvm_eeprom_load_page_to_buffer>:
 *       EEPROM write page operation.
 *
 * \param  values   Pointer to SRAM buffer containing an entire page.
 */
void nvm_eeprom_load_page_to_buffer(const uint8_t *values)
{
    5e8a:	0f 93       	push	r16
    5e8c:	1f 93       	push	r17
    5e8e:	cf 93       	push	r28
    5e90:	8c 01       	movw	r16, r24
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    5e92:	e0 ec       	ldi	r30, 0xC0	; 192
    5e94:	f1 e0       	ldi	r31, 0x01	; 1
    5e96:	87 85       	ldd	r24, Z+15	; 0x0f
    5e98:	88 23       	and	r24, r24
    5e9a:	ec f3       	brlt	.-6      	; 0x5e96 <nvm_eeprom_load_page_to_buffer+0xc>
    5e9c:	c0 e0       	ldi	r28, 0x00	; 0
	nvm_wait_until_ready();

	// Load multiple bytes into page buffer
	uint8_t i;
	for (i = 0; i < EEPROM_PAGE_SIZE; ++i) {
		nvm_eeprom_load_byte_to_buffer(i, *values);
    5e9e:	f8 01       	movw	r30, r16
    5ea0:	61 91       	ld	r22, Z+
    5ea2:	8f 01       	movw	r16, r30
    5ea4:	8c 2f       	mov	r24, r28
    5ea6:	0e 94 0b 2f 	call	0x5e16	; 0x5e16 <nvm_eeprom_load_byte_to_buffer>
	// Wait until NVM is ready
	nvm_wait_until_ready();

	// Load multiple bytes into page buffer
	uint8_t i;
	for (i = 0; i < EEPROM_PAGE_SIZE; ++i) {
    5eaa:	cf 5f       	subi	r28, 0xFF	; 255
    5eac:	c0 32       	cpi	r28, 0x20	; 32
    5eae:	b9 f7       	brne	.-18     	; 0x5e9e <nvm_eeprom_load_page_to_buffer+0x14>
		nvm_eeprom_load_byte_to_buffer(i, *values);
		++values;
	}
}
    5eb0:	cf 91       	pop	r28
    5eb2:	1f 91       	pop	r17
    5eb4:	0f 91       	pop	r16
    5eb6:	08 95       	ret

00005eb8 <nvm_eeprom_atomic_write_page>:
 * locations that have not been loaded will be left untouched in EEPROM.
 *
 * \param  page_addr  EEPROM Page address, between 0 and EEPROM_SIZE/EEPROM_PAGE_SIZE
 */
void nvm_eeprom_atomic_write_page(uint8_t page_addr)
{
    5eb8:	1f 93       	push	r17
    5eba:	cf 93       	push	r28
    5ebc:	df 93       	push	r29
    5ebe:	e0 ec       	ldi	r30, 0xC0	; 192
    5ec0:	f1 e0       	ldi	r31, 0x01	; 1
    5ec2:	97 85       	ldd	r25, Z+15	; 0x0f
    5ec4:	99 23       	and	r25, r25
    5ec6:	ec f3       	brlt	.-6      	; 0x5ec2 <nvm_eeprom_atomic_write_page+0xa>
	// Wait until NVM is ready
	nvm_wait_until_ready();

	// Calculate page address
	uint16_t address = (uint16_t)(page_addr * EEPROM_PAGE_SIZE);
    5ec8:	20 e2       	ldi	r18, 0x20	; 32
    5eca:	82 9f       	mul	r24, r18
    5ecc:	c0 01       	movw	r24, r0
    5ece:	11 24       	eor	r1, r1

	Assert(address <= EEPROM_SIZE);

	// Set address
	NVM.ADDR2 = 0x00;
    5ed0:	c0 ec       	ldi	r28, 0xC0	; 192
    5ed2:	d1 e0       	ldi	r29, 0x01	; 1
    5ed4:	1a 82       	std	Y+2, r1	; 0x02
	NVM.ADDR1 = (address >> 8) & 0xFF;
    5ed6:	99 83       	std	Y+1, r25	; 0x01
	NVM.ADDR0 = address & 0xFF;
    5ed8:	88 83       	st	Y, r24
 */
static inline void nvm_issue_command(NVM_CMD_t nvm_command)
{
	uint8_t old_cmd;

	old_cmd = NVM.CMD;
    5eda:	1a 85       	ldd	r17, Y+10	; 0x0a
	NVM.CMD = nvm_command;
    5edc:	85 e3       	ldi	r24, 0x35	; 53
    5ede:	8a 87       	std	Y+10, r24	; 0x0a
	ccp_write_io((uint8_t *)&NVM.CTRLA, NVM_CMDEX_bm);
    5ee0:	61 e0       	ldi	r22, 0x01	; 1
    5ee2:	8b ec       	ldi	r24, 0xCB	; 203
    5ee4:	91 e0       	ldi	r25, 0x01	; 1
    5ee6:	0e 94 2d 32 	call	0x645a	; 0x645a <ccp_write_io>
	NVM.CMD = old_cmd;
    5eea:	1a 87       	std	Y+10, r17	; 0x0a

	// Issue EEPROM Atomic Write (Erase&Write) command
	nvm_issue_command(NVM_CMD_ERASE_WRITE_EEPROM_PAGE_gc);
}
    5eec:	df 91       	pop	r29
    5eee:	cf 91       	pop	r28
    5ef0:	1f 91       	pop	r17
    5ef2:	08 95       	ret

00005ef4 <nvm_eeprom_erase_and_write_buffer>:
 * \param address   the address to where to write
 * \param buf       pointer to the data
 * \param len       the number of bytes to write
 */
void nvm_eeprom_erase_and_write_buffer(eeprom_addr_t address, const void *buf, uint16_t len)
{
    5ef4:	cf 92       	push	r12
    5ef6:	df 92       	push	r13
    5ef8:	ef 92       	push	r14
    5efa:	ff 92       	push	r15
    5efc:	0f 93       	push	r16
    5efe:	1f 93       	push	r17
    5f00:	cf 93       	push	r28
    5f02:	df 93       	push	r29
    5f04:	ec 01       	movw	r28, r24
    5f06:	7b 01       	movw	r14, r22
    5f08:	8a 01       	movw	r16, r20
	while (len) {
    5f0a:	45 2b       	or	r20, r21
    5f0c:	69 f1       	breq	.+90     	; 0x5f68 <nvm_eeprom_erase_and_write_buffer+0x74>
		if (((address%EEPROM_PAGE_SIZE)==0) && (len>=EEPROM_PAGE_SIZE)) {
    5f0e:	ce 01       	movw	r24, r28
    5f10:	8f 71       	andi	r24, 0x1F	; 31
    5f12:	99 27       	eor	r25, r25
    5f14:	89 2b       	or	r24, r25
    5f16:	c1 f4       	brne	.+48     	; 0x5f48 <nvm_eeprom_erase_and_write_buffer+0x54>
    5f18:	00 32       	cpi	r16, 0x20	; 32
    5f1a:	11 05       	cpc	r17, r1
    5f1c:	a8 f0       	brcs	.+42     	; 0x5f48 <nvm_eeprom_erase_and_write_buffer+0x54>
			// A full page can be written
			nvm_eeprom_load_page_to_buffer((uint8_t*)buf);
    5f1e:	c7 01       	movw	r24, r14
    5f20:	0e 94 45 2f 	call	0x5e8a	; 0x5e8a <nvm_eeprom_load_page_to_buffer>
			nvm_eeprom_atomic_write_page(address/EEPROM_PAGE_SIZE);
    5f24:	ce 01       	movw	r24, r28
    5f26:	96 95       	lsr	r25
    5f28:	87 95       	ror	r24
    5f2a:	92 95       	swap	r25
    5f2c:	82 95       	swap	r24
    5f2e:	8f 70       	andi	r24, 0x0F	; 15
    5f30:	89 27       	eor	r24, r25
    5f32:	9f 70       	andi	r25, 0x0F	; 15
    5f34:	89 27       	eor	r24, r25
    5f36:	0e 94 5c 2f 	call	0x5eb8	; 0x5eb8 <nvm_eeprom_atomic_write_page>
			address += EEPROM_PAGE_SIZE;
    5f3a:	a0 96       	adiw	r28, 0x20	; 32
			buf = (uint8_t*)buf + EEPROM_PAGE_SIZE;
    5f3c:	80 e2       	ldi	r24, 0x20	; 32
    5f3e:	e8 0e       	add	r14, r24
    5f40:	f1 1c       	adc	r15, r1
			len -= EEPROM_PAGE_SIZE;
    5f42:	00 52       	subi	r16, 0x20	; 32
    5f44:	11 09       	sbc	r17, r1
    5f46:	0d c0       	rjmp	.+26     	; 0x5f62 <nvm_eeprom_erase_and_write_buffer+0x6e>
		} else {
			nvm_eeprom_write_byte(address++, *(uint8_t*)buf);
    5f48:	6e 01       	movw	r12, r28
    5f4a:	ef ef       	ldi	r30, 0xFF	; 255
    5f4c:	ce 1a       	sub	r12, r30
    5f4e:	de 0a       	sbc	r13, r30
    5f50:	f7 01       	movw	r30, r14
    5f52:	61 91       	ld	r22, Z+
    5f54:	7f 01       	movw	r14, r30
    5f56:	ce 01       	movw	r24, r28
    5f58:	0e 94 1d 2f 	call	0x5e3a	; 0x5e3a <nvm_eeprom_write_byte>
			buf = (uint8_t*)buf + 1;
			len--;
    5f5c:	01 50       	subi	r16, 0x01	; 1
    5f5e:	11 09       	sbc	r17, r1
			nvm_eeprom_atomic_write_page(address/EEPROM_PAGE_SIZE);
			address += EEPROM_PAGE_SIZE;
			buf = (uint8_t*)buf + EEPROM_PAGE_SIZE;
			len -= EEPROM_PAGE_SIZE;
		} else {
			nvm_eeprom_write_byte(address++, *(uint8_t*)buf);
    5f60:	e6 01       	movw	r28, r12
 * \param buf       pointer to the data
 * \param len       the number of bytes to write
 */
void nvm_eeprom_erase_and_write_buffer(eeprom_addr_t address, const void *buf, uint16_t len)
{
	while (len) {
    5f62:	01 15       	cp	r16, r1
    5f64:	11 05       	cpc	r17, r1
    5f66:	99 f6       	brne	.-90     	; 0x5f0e <nvm_eeprom_erase_and_write_buffer+0x1a>
			nvm_eeprom_write_byte(address++, *(uint8_t*)buf);
			buf = (uint8_t*)buf + 1;
			len--;
		}
	}
}
    5f68:	df 91       	pop	r29
    5f6a:	cf 91       	pop	r28
    5f6c:	1f 91       	pop	r17
    5f6e:	0f 91       	pop	r16
    5f70:	ff 90       	pop	r15
    5f72:	ef 90       	pop	r14
    5f74:	df 90       	pop	r13
    5f76:	cf 90       	pop	r12
    5f78:	08 95       	ret

00005f7a <nvm_eeprom_split_write_page>:
 * before writing.
 *
 * \param  page_addr  EEPROM Page address, between 0 and EEPROM_SIZE/EEPROM_PAGE_SIZE
 */
void nvm_eeprom_split_write_page(uint8_t page_addr)
{
    5f7a:	1f 93       	push	r17
    5f7c:	cf 93       	push	r28
    5f7e:	df 93       	push	r29
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    5f80:	e0 ec       	ldi	r30, 0xC0	; 192
    5f82:	f1 e0       	ldi	r31, 0x01	; 1
    5f84:	97 85       	ldd	r25, Z+15	; 0x0f
    5f86:	99 23       	and	r25, r25
    5f88:	ec f3       	brlt	.-6      	; 0x5f84 <nvm_eeprom_split_write_page+0xa>
	// Wait until NVM is ready
	nvm_wait_until_ready();

	// Calculate page address
	uint16_t address = (uint16_t)(page_addr * EEPROM_PAGE_SIZE);
    5f8a:	20 e2       	ldi	r18, 0x20	; 32
    5f8c:	82 9f       	mul	r24, r18
    5f8e:	c0 01       	movw	r24, r0
    5f90:	11 24       	eor	r1, r1

	Assert(address <= EEPROM_SIZE);

	// Set address
	NVM.ADDR2 = 0x00;
    5f92:	c0 ec       	ldi	r28, 0xC0	; 192
    5f94:	d1 e0       	ldi	r29, 0x01	; 1
    5f96:	1a 82       	std	Y+2, r1	; 0x02
	NVM.ADDR1 = (address >> 8) & 0xFF;
    5f98:	99 83       	std	Y+1, r25	; 0x01
	NVM.ADDR0 = address & 0xFF;
    5f9a:	88 83       	st	Y, r24
 */
static inline void nvm_issue_command(NVM_CMD_t nvm_command)
{
	uint8_t old_cmd;

	old_cmd = NVM.CMD;
    5f9c:	1a 85       	ldd	r17, Y+10	; 0x0a
	NVM.CMD = nvm_command;
    5f9e:	84 e3       	ldi	r24, 0x34	; 52
    5fa0:	8a 87       	std	Y+10, r24	; 0x0a
	ccp_write_io((uint8_t *)&NVM.CTRLA, NVM_CMDEX_bm);
    5fa2:	61 e0       	ldi	r22, 0x01	; 1
    5fa4:	8b ec       	ldi	r24, 0xCB	; 203
    5fa6:	91 e0       	ldi	r25, 0x01	; 1
    5fa8:	0e 94 2d 32 	call	0x645a	; 0x645a <ccp_write_io>
	NVM.CMD = old_cmd;
    5fac:	1a 87       	std	Y+10, r17	; 0x0a

	// Issue EEPROM Split Write command
	nvm_issue_command(NVM_CMD_WRITE_EEPROM_PAGE_gc);
}
    5fae:	df 91       	pop	r29
    5fb0:	cf 91       	pop	r28
    5fb2:	1f 91       	pop	r17
    5fb4:	08 95       	ret

00005fb6 <nvm_eeprom_fill_buffer_with_value>:
 *       EEPROM write page operation.
 *
 * \param  value Value to copy to the page buffer.
 */
void nvm_eeprom_fill_buffer_with_value(uint8_t value)
{
    5fb6:	cf 93       	push	r28
    5fb8:	df 93       	push	r29
    5fba:	d8 2f       	mov	r29, r24
	nvm_eeprom_flush_buffer();
    5fbc:	0e 94 f9 2e 	call	0x5df2	; 0x5df2 <nvm_eeprom_flush_buffer>
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    5fc0:	e0 ec       	ldi	r30, 0xC0	; 192
    5fc2:	f1 e0       	ldi	r31, 0x01	; 1
    5fc4:	87 85       	ldd	r24, Z+15	; 0x0f
    5fc6:	88 23       	and	r24, r24
    5fc8:	ec f3       	brlt	.-6      	; 0x5fc4 <nvm_eeprom_fill_buffer_with_value+0xe>
    5fca:	c0 e0       	ldi	r28, 0x00	; 0
	// Wait until NVM is ready
	nvm_wait_until_ready();
	// Load multiple bytes into page buffer
	uint8_t i;
	for (i = 0; i < EEPROM_PAGE_SIZE; ++i) {
		nvm_eeprom_load_byte_to_buffer(i, value);
    5fcc:	6d 2f       	mov	r22, r29
    5fce:	8c 2f       	mov	r24, r28
    5fd0:	0e 94 0b 2f 	call	0x5e16	; 0x5e16 <nvm_eeprom_load_byte_to_buffer>
	nvm_eeprom_flush_buffer();
	// Wait until NVM is ready
	nvm_wait_until_ready();
	// Load multiple bytes into page buffer
	uint8_t i;
	for (i = 0; i < EEPROM_PAGE_SIZE; ++i) {
    5fd4:	cf 5f       	subi	r28, 0xFF	; 255
    5fd6:	c0 32       	cpi	r28, 0x20	; 32
    5fd8:	c9 f7       	brne	.-14     	; 0x5fcc <nvm_eeprom_fill_buffer_with_value+0x16>
		nvm_eeprom_load_byte_to_buffer(i, value);
	}
}
    5fda:	df 91       	pop	r29
    5fdc:	cf 91       	pop	r28
    5fde:	08 95       	ret

00005fe0 <nvm_eeprom_erase_bytes_in_page>:
 * written to in the page buffer reads 0xFF.
 *
 * \param page_addr EEPROM Page address, between 0 and EEPROM_SIZE/EEPROM_PAGE_SIZE
 */
void nvm_eeprom_erase_bytes_in_page(uint8_t page_addr)
{
    5fe0:	1f 93       	push	r17
    5fe2:	cf 93       	push	r28
    5fe4:	df 93       	push	r29
    5fe6:	e0 ec       	ldi	r30, 0xC0	; 192
    5fe8:	f1 e0       	ldi	r31, 0x01	; 1
    5fea:	97 85       	ldd	r25, Z+15	; 0x0f
    5fec:	99 23       	and	r25, r25
    5fee:	ec f3       	brlt	.-6      	; 0x5fea <nvm_eeprom_erase_bytes_in_page+0xa>
	// Wait until NVM is ready
	nvm_wait_until_ready();

	// Calculate page address
	uint16_t address = (uint16_t)(page_addr * EEPROM_PAGE_SIZE);
    5ff0:	20 e2       	ldi	r18, 0x20	; 32
    5ff2:	82 9f       	mul	r24, r18
    5ff4:	c0 01       	movw	r24, r0
    5ff6:	11 24       	eor	r1, r1

	Assert(address <= EEPROM_SIZE);

	// Set address
	NVM.ADDR2 = 0x00;
    5ff8:	c0 ec       	ldi	r28, 0xC0	; 192
    5ffa:	d1 e0       	ldi	r29, 0x01	; 1
    5ffc:	1a 82       	std	Y+2, r1	; 0x02
	NVM.ADDR1 = (address >> 8) & 0xFF;
    5ffe:	99 83       	std	Y+1, r25	; 0x01
	NVM.ADDR0 = address & 0xFF;
    6000:	88 83       	st	Y, r24
 */
static inline void nvm_issue_command(NVM_CMD_t nvm_command)
{
	uint8_t old_cmd;

	old_cmd = NVM.CMD;
    6002:	1a 85       	ldd	r17, Y+10	; 0x0a
	NVM.CMD = nvm_command;
    6004:	82 e3       	ldi	r24, 0x32	; 50
    6006:	8a 87       	std	Y+10, r24	; 0x0a
	ccp_write_io((uint8_t *)&NVM.CTRLA, NVM_CMDEX_bm);
    6008:	61 e0       	ldi	r22, 0x01	; 1
    600a:	8b ec       	ldi	r24, 0xCB	; 203
    600c:	91 e0       	ldi	r25, 0x01	; 1
    600e:	0e 94 2d 32 	call	0x645a	; 0x645a <ccp_write_io>
	NVM.CMD = old_cmd;
    6012:	1a 87       	std	Y+10, r17	; 0x0a

	// Issue EEPROM Erase command
	nvm_issue_command(NVM_CMD_ERASE_EEPROM_PAGE_gc);
}
    6014:	df 91       	pop	r29
    6016:	cf 91       	pop	r28
    6018:	1f 91       	pop	r17
    601a:	08 95       	ret

0000601c <nvm_eeprom_erase_page>:
 * This function erases one EEPROM page, so that every location reads 0xFF.
 *
 * \param page_addr EEPROM Page address, between 0 and EEPROM_SIZE/EEPROM_PAGE_SIZE
 */
void nvm_eeprom_erase_page(uint8_t page_addr)
{
    601c:	cf 93       	push	r28
    601e:	c8 2f       	mov	r28, r24
	// Mark all addresses to be deleted
	nvm_eeprom_fill_buffer_with_value(0xff);
    6020:	8f ef       	ldi	r24, 0xFF	; 255
    6022:	0e 94 db 2f 	call	0x5fb6	; 0x5fb6 <nvm_eeprom_fill_buffer_with_value>
	// Erase bytes
	nvm_eeprom_erase_bytes_in_page(page_addr);
    6026:	8c 2f       	mov	r24, r28
    6028:	0e 94 f0 2f 	call	0x5fe0	; 0x5fe0 <nvm_eeprom_erase_bytes_in_page>
}
    602c:	cf 91       	pop	r28
    602e:	08 95       	ret

00006030 <nvm_eeprom_erase_bytes_in_all_pages>:
 *
 * This function erases bytes from all EEPROM pages, so that every location
 * written to in the page buffer reads 0xFF.
 */
void nvm_eeprom_erase_bytes_in_all_pages(void)
{
    6030:	1f 93       	push	r17
    6032:	cf 93       	push	r28
    6034:	df 93       	push	r29
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    6036:	e0 ec       	ldi	r30, 0xC0	; 192
    6038:	f1 e0       	ldi	r31, 0x01	; 1
    603a:	87 85       	ldd	r24, Z+15	; 0x0f
    603c:	88 23       	and	r24, r24
    603e:	ec f3       	brlt	.-6      	; 0x603a <nvm_eeprom_erase_bytes_in_all_pages+0xa>
 */
static inline void nvm_issue_command(NVM_CMD_t nvm_command)
{
	uint8_t old_cmd;

	old_cmd = NVM.CMD;
    6040:	c0 ec       	ldi	r28, 0xC0	; 192
    6042:	d1 e0       	ldi	r29, 0x01	; 1
    6044:	1a 85       	ldd	r17, Y+10	; 0x0a
	NVM.CMD = nvm_command;
    6046:	80 e3       	ldi	r24, 0x30	; 48
    6048:	8a 87       	std	Y+10, r24	; 0x0a
	ccp_write_io((uint8_t *)&NVM.CTRLA, NVM_CMDEX_bm);
    604a:	61 e0       	ldi	r22, 0x01	; 1
    604c:	8b ec       	ldi	r24, 0xCB	; 203
    604e:	91 e0       	ldi	r25, 0x01	; 1
    6050:	0e 94 2d 32 	call	0x645a	; 0x645a <ccp_write_io>
	NVM.CMD = old_cmd;
    6054:	1a 87       	std	Y+10, r17	; 0x0a
	// Wait until NVM is ready
	nvm_wait_until_ready();

	// Issue EEPROM Erase All command
	nvm_issue_command(NVM_CMD_ERASE_EEPROM_gc);
}
    6056:	df 91       	pop	r29
    6058:	cf 91       	pop	r28
    605a:	1f 91       	pop	r17
    605c:	08 95       	ret

0000605e <nvm_eeprom_erase_all>:
 * This function erases the entire EEPROM memory block to 0xFF.
 */
void nvm_eeprom_erase_all(void)
{
	// Mark all addresses to be deleted
	nvm_eeprom_fill_buffer_with_value(0xff);
    605e:	8f ef       	ldi	r24, 0xFF	; 255
    6060:	0e 94 db 2f 	call	0x5fb6	; 0x5fb6 <nvm_eeprom_fill_buffer_with_value>
	// Erase all pages
	nvm_eeprom_erase_bytes_in_all_pages();
    6064:	0e 94 18 30 	call	0x6030	; 0x6030 <nvm_eeprom_erase_bytes_in_all_pages>
    6068:	08 95       	ret

0000606a <nvm_issue_flash_range_crc>:
 *
 * \param start_addr  end byte address
 * \param end_addr    start byte address
 */
void nvm_issue_flash_range_crc(flash_addr_t start_addr, flash_addr_t end_addr)
{
    606a:	cf 92       	push	r12
    606c:	df 92       	push	r13
    606e:	ef 92       	push	r14
    6070:	ff 92       	push	r15
    6072:	1f 93       	push	r17
    6074:	cf 93       	push	r28
    6076:	df 93       	push	r29
	uint8_t old_cmd;
	// Save current nvm command
	old_cmd = NVM.CMD;
    6078:	c0 ec       	ldi	r28, 0xC0	; 192
    607a:	d1 e0       	ldi	r29, 0x01	; 1
    607c:	1a 85       	ldd	r17, Y+10	; 0x0a

	// Load the NVM CMD register with the Flash Range CRC command
	NVM.CMD = NVM_CMD_FLASH_RANGE_CRC_gc;
    607e:	ea e3       	ldi	r30, 0x3A	; 58
    6080:	ea 87       	std	Y+10, r30	; 0x0a

	// Load the start byte address in the NVM Address Register
	NVM.ADDR0 = start_addr & 0xFF;
    6082:	68 83       	st	Y, r22
	NVM.ADDR1 = (start_addr >> 8) & 0xFF;
    6084:	c7 2e       	mov	r12, r23
    6086:	d8 2e       	mov	r13, r24
    6088:	e9 2e       	mov	r14, r25
    608a:	ff 24       	eor	r15, r15
    608c:	c9 82       	std	Y+1, r12	; 0x01
#if (FLASH_SIZE >= 0x10000UL)
	NVM.ADDR2 = (start_addr >> 16) & 0xFF;
    608e:	aa 27       	eor	r26, r26
    6090:	bb 27       	eor	r27, r27
    6092:	8a 83       	std	Y+2, r24	; 0x02
#endif

	// Load the end byte address in NVM Data Register
	NVM.DATA0 = end_addr & 0xFF;
    6094:	2c 83       	std	Y+4, r18	; 0x04
	NVM.DATA1 = (end_addr >> 8) & 0xFF;
    6096:	bb 27       	eor	r27, r27
    6098:	a5 2f       	mov	r26, r21
    609a:	94 2f       	mov	r25, r20
    609c:	83 2f       	mov	r24, r19
    609e:	8d 83       	std	Y+5, r24	; 0x05
#if (FLASH_SIZE >= 0x10000UL)
	NVM.DATA2 = (end_addr >> 16) & 0xFF;
    60a0:	ca 01       	movw	r24, r20
    60a2:	aa 27       	eor	r26, r26
    60a4:	bb 27       	eor	r27, r27
    60a6:	8e 83       	std	Y+6, r24	; 0x06
#endif

	// Execute command
	ccp_write_io((uint8_t *)&NVM.CTRLA, NVM_CMDEX_bm);
    60a8:	61 e0       	ldi	r22, 0x01	; 1
    60aa:	8b ec       	ldi	r24, 0xCB	; 203
    60ac:	91 e0       	ldi	r25, 0x01	; 1
    60ae:	0e 94 2d 32 	call	0x645a	; 0x645a <ccp_write_io>

	// Restore command register
	NVM.CMD = old_cmd;
    60b2:	1a 87       	std	Y+10, r17	; 0x0a
}
    60b4:	df 91       	pop	r29
    60b6:	cf 91       	pop	r28
    60b8:	1f 91       	pop	r17
    60ba:	ff 90       	pop	r15
    60bc:	ef 90       	pop	r14
    60be:	df 90       	pop	r13
    60c0:	cf 90       	pop	r12
    60c2:	08 95       	ret

000060c4 <nvm_flash_read_buffer>:
 * \param address	the address to where to read
 * \param buf		pointer to the data
 * \param len		the number of bytes to read
 */
void nvm_flash_read_buffer(flash_addr_t address, void *buf, uint16_t len)
{
    60c4:	da 01       	movw	r26, r20
    60c6:	a9 01       	movw	r20, r18
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    60c8:	e0 ec       	ldi	r30, 0xC0	; 192
    60ca:	f1 e0       	ldi	r31, 0x01	; 1
    60cc:	37 85       	ldd	r19, Z+15	; 0x0f
    60ce:	33 23       	and	r19, r19
    60d0:	ec f3       	brlt	.-6      	; 0x60cc <nvm_flash_read_buffer+0x8>
	uint32_t opt_address = address;
#else
	uint16_t opt_address = (uint16_t)address;
#endif
	nvm_wait_until_ready();
	while ( len ) {
    60d2:	41 15       	cp	r20, r1
    60d4:	51 05       	cpc	r21, r1
    60d6:	79 f0       	breq	.+30     	; 0x60f6 <nvm_flash_read_buffer+0x32>
    60d8:	4a 0f       	add	r20, r26
    60da:	5b 1f       	adc	r21, r27
 * \return Byte from program memory
 */
static inline uint8_t nvm_flash_read_byte(flash_addr_t addr)
{
#if defined(__GNUC__)
	return pgm_read_byte_far(addr);
    60dc:	0b b6       	in	r0, 0x3b	; 59
    60de:	8b bf       	out	0x3b, r24	; 59
    60e0:	fb 01       	movw	r30, r22
    60e2:	37 91       	elpm	r19, Z+
    60e4:	0b be       	out	0x3b, r0	; 59
		*(uint8_t*)buf = nvm_flash_read_byte(opt_address);
    60e6:	3d 93       	st	X+, r19
		buf=(uint8_t*)buf+1;
		opt_address++;
    60e8:	6f 5f       	subi	r22, 0xFF	; 255
    60ea:	7f 4f       	sbci	r23, 0xFF	; 255
    60ec:	8f 4f       	sbci	r24, 0xFF	; 255
    60ee:	9f 4f       	sbci	r25, 0xFF	; 255
	uint32_t opt_address = address;
#else
	uint16_t opt_address = (uint16_t)address;
#endif
	nvm_wait_until_ready();
	while ( len ) {
    60f0:	a4 17       	cp	r26, r20
    60f2:	b5 07       	cpc	r27, r21
    60f4:	99 f7       	brne	.-26     	; 0x60dc <nvm_flash_read_buffer+0x18>
    60f6:	08 95       	ret

000060f8 <nvm_user_sig_read_buffer>:
 * \param address	the address to where to read
 * \param buf		pointer to the data
 * \param len		the number of bytes to read
 */
void nvm_user_sig_read_buffer(flash_addr_t address, void *buf, uint16_t len)
{
    60f8:	ef 92       	push	r14
    60fa:	ff 92       	push	r15
    60fc:	0f 93       	push	r16
    60fe:	1f 93       	push	r17
    6100:	cf 93       	push	r28
    6102:	df 93       	push	r29
    6104:	7a 01       	movw	r14, r20
    6106:	89 01       	movw	r16, r18
	uint16_t opt_address = (uint16_t)address&(FLASH_PAGE_SIZE-1);
    6108:	eb 01       	movw	r28, r22
    610a:	d1 70       	andi	r29, 0x01	; 1
	while ( len ) {
    610c:	23 2b       	or	r18, r19
    610e:	59 f0       	breq	.+22     	; 0x6126 <nvm_user_sig_read_buffer+0x2e>
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_user_signature_row(uint16_t address)
{
	return nvm_read_byte(NVM_CMD_READ_USER_SIG_ROW_gc, address);
    6110:	be 01       	movw	r22, r28
    6112:	81 e0       	ldi	r24, 0x01	; 1
    6114:	0e 94 23 32 	call	0x6446	; 0x6446 <nvm_read_byte>
		*(uint8_t*)buf = nvm_read_user_signature_row(opt_address);
    6118:	f7 01       	movw	r30, r14
    611a:	81 93       	st	Z+, r24
    611c:	7f 01       	movw	r14, r30
		buf=(uint8_t*)buf+1;
		opt_address++;
    611e:	21 96       	adiw	r28, 0x01	; 1
		len--;
    6120:	01 50       	subi	r16, 0x01	; 1
    6122:	11 09       	sbc	r17, r1
 * \param len		the number of bytes to read
 */
void nvm_user_sig_read_buffer(flash_addr_t address, void *buf, uint16_t len)
{
	uint16_t opt_address = (uint16_t)address&(FLASH_PAGE_SIZE-1);
	while ( len ) {
    6124:	a9 f7       	brne	.-22     	; 0x6110 <nvm_user_sig_read_buffer+0x18>
		*(uint8_t*)buf = nvm_read_user_signature_row(opt_address);
		buf=(uint8_t*)buf+1;
		opt_address++;
		len--;
	}
}
    6126:	df 91       	pop	r29
    6128:	cf 91       	pop	r28
    612a:	1f 91       	pop	r17
    612c:	0f 91       	pop	r16
    612e:	ff 90       	pop	r15
    6130:	ef 90       	pop	r14
    6132:	08 95       	ret

00006134 <nvm_user_sig_write_buffer>:
 *
 * Set b_blank_check to false if all application flash is erased before.
 */
void nvm_user_sig_write_buffer(flash_addr_t address, const void *buf,
	uint16_t len, bool b_blank_check)
{
    6134:	2f 92       	push	r2
    6136:	3f 92       	push	r3
    6138:	4f 92       	push	r4
    613a:	5f 92       	push	r5
    613c:	6f 92       	push	r6
    613e:	7f 92       	push	r7
    6140:	8f 92       	push	r8
    6142:	9f 92       	push	r9
    6144:	af 92       	push	r10
    6146:	bf 92       	push	r11
    6148:	cf 92       	push	r12
    614a:	df 92       	push	r13
    614c:	ef 92       	push	r14
    614e:	ff 92       	push	r15
    6150:	0f 93       	push	r16
    6152:	1f 93       	push	r17
    6154:	cf 93       	push	r28
    6156:	df 93       	push	r29
    6158:	00 d0       	rcall	.+0      	; 0x615a <nvm_user_sig_write_buffer+0x26>
    615a:	1f 92       	push	r1
    615c:	cd b7       	in	r28, 0x3d	; 61
    615e:	de b7       	in	r29, 0x3e	; 62
    6160:	4b 83       	std	Y+3, r20	; 0x03
    6162:	5c 83       	std	Y+4, r21	; 0x04
    6164:	79 01       	movw	r14, r18
    6166:	30 2e       	mov	r3, r16
	uint16_t w_value;
	uint16_t page_pos;
	uint16_t opt_address = (uint16_t)address;
    6168:	6b 01       	movw	r12, r22
	bool b_flag_erase = false;

	while ( len ) {
    616a:	23 2b       	or	r18, r19
    616c:	09 f0       	breq	.+2      	; 0x6170 <nvm_user_sig_write_buffer+0x3c>
    616e:	51 c0       	rjmp	.+162    	; 0x6212 <nvm_user_sig_write_buffer+0xde>
    6170:	67 c0       	rjmp	.+206    	; 0x6240 <nvm_user_sig_write_buffer+0x10c>
    6172:	52 01       	movw	r10, r4
		for (page_pos=0; page_pos<FLASH_PAGE_SIZE; page_pos+=2 ) {
			if (b_blank_check) {
    6174:	33 20       	and	r3, r3
    6176:	89 f0       	breq	.+34     	; 0x619a <nvm_user_sig_write_buffer+0x66>
    6178:	b2 01       	movw	r22, r4
    617a:	81 e0       	ldi	r24, 0x01	; 1
    617c:	0e 94 23 32 	call	0x6446	; 0x6446 <nvm_read_byte>
				// Read flash to know if the erase command is mandatory
				LSB(w_value) = nvm_read_user_signature_row(page_pos);
    6180:	89 83       	std	Y+1, r24	; 0x01
    6182:	b8 01       	movw	r22, r16
    6184:	81 e0       	ldi	r24, 0x01	; 1
    6186:	0e 94 23 32 	call	0x6446	; 0x6446 <nvm_read_byte>
				MSB(w_value) = nvm_read_user_signature_row(page_pos+1);
    618a:	8a 83       	std	Y+2, r24	; 0x02
				if (w_value!=0xFFFF) {
    618c:	89 81       	ldd	r24, Y+1	; 0x01
    618e:	9a 81       	ldd	r25, Y+2	; 0x02
    6190:	01 96       	adiw	r24, 0x01	; 1
    6192:	29 f0       	breq	.+10     	; 0x619e <nvm_user_sig_write_buffer+0x6a>
					b_flag_erase = true; // The page is not empty
    6194:	22 24       	eor	r2, r2
    6196:	23 94       	inc	r2
    6198:	02 c0       	rjmp	.+4      	; 0x619e <nvm_user_sig_write_buffer+0x6a>
				}
			}else{
				w_value = 0xFFFF;
    619a:	89 82       	std	Y+1, r8	; 0x01
    619c:	9a 82       	std	Y+2, r9	; 0x02
			}
			// Update flash buffer
			if (len) {
    619e:	e1 14       	cp	r14, r1
    61a0:	f1 04       	cpc	r15, r1
    61a2:	09 f1       	breq	.+66     	; 0x61e6 <nvm_user_sig_write_buffer+0xb2>
				if (opt_address == page_pos) {
    61a4:	ac 14       	cp	r10, r12
    61a6:	bd 04       	cpc	r11, r13
    61a8:	79 f4       	brne	.+30     	; 0x61c8 <nvm_user_sig_write_buffer+0x94>
					// The MSB of flash word must be changed
					// because the address is even
					len--;
    61aa:	81 e0       	ldi	r24, 0x01	; 1
    61ac:	e8 1a       	sub	r14, r24
    61ae:	f1 08       	sbc	r15, r1
					opt_address++;
    61b0:	ef ef       	ldi	r30, 0xFF	; 255
    61b2:	ce 1a       	sub	r12, r30
    61b4:	de 0a       	sbc	r13, r30
					LSB(w_value)=*(uint8_t*)buf;
    61b6:	eb 81       	ldd	r30, Y+3	; 0x03
    61b8:	fc 81       	ldd	r31, Y+4	; 0x04
    61ba:	81 91       	ld	r24, Z+
    61bc:	eb 83       	std	Y+3, r30	; 0x03
    61be:	fc 83       	std	Y+4, r31	; 0x04
    61c0:	89 83       	std	Y+1, r24	; 0x01
					buf=(uint8_t*)buf+1;
				}
			}
			if (len) {
    61c2:	e1 14       	cp	r14, r1
    61c4:	f1 04       	cpc	r15, r1
    61c6:	79 f0       	breq	.+30     	; 0x61e6 <nvm_user_sig_write_buffer+0xb2>
				if (opt_address == (page_pos+1)) {
    61c8:	c0 16       	cp	r12, r16
    61ca:	d1 06       	cpc	r13, r17
    61cc:	61 f4       	brne	.+24     	; 0x61e6 <nvm_user_sig_write_buffer+0xb2>
					// The LSB of flash word must be changed
					// because the user buffer is not empty
					len--;
    61ce:	f1 e0       	ldi	r31, 0x01	; 1
    61d0:	ef 1a       	sub	r14, r31
    61d2:	f1 08       	sbc	r15, r1
					opt_address++;
    61d4:	2f ef       	ldi	r18, 0xFF	; 255
    61d6:	c2 1a       	sub	r12, r18
    61d8:	d2 0a       	sbc	r13, r18
					MSB(w_value)=*(uint8_t*)buf;
    61da:	eb 81       	ldd	r30, Y+3	; 0x03
    61dc:	fc 81       	ldd	r31, Y+4	; 0x04
    61de:	81 91       	ld	r24, Z+
    61e0:	eb 83       	std	Y+3, r30	; 0x03
    61e2:	fc 83       	std	Y+4, r31	; 0x04
    61e4:	8a 83       	std	Y+2, r24	; 0x02
					buf=(uint8_t*)buf+1;
				}
			}
			// Load flash buffer
			nvm_flash_load_word_to_buffer(page_pos,w_value);
    61e6:	49 81       	ldd	r20, Y+1	; 0x01
    61e8:	5a 81       	ldd	r21, Y+2	; 0x02
    61ea:	c3 01       	movw	r24, r6
    61ec:	b2 01       	movw	r22, r4
    61ee:	0f 94 19 00 	call	0x20032	; 0x20032 <nvm_flash_load_word_to_buffer>
    61f2:	f2 e0       	ldi	r31, 0x02	; 2
    61f4:	4f 0e       	add	r4, r31
    61f6:	51 1c       	adc	r5, r1
    61f8:	61 1c       	adc	r6, r1
    61fa:	71 1c       	adc	r7, r1
    61fc:	0e 5f       	subi	r16, 0xFE	; 254
    61fe:	1f 4f       	sbci	r17, 0xFF	; 255
	uint16_t page_pos;
	uint16_t opt_address = (uint16_t)address;
	bool b_flag_erase = false;

	while ( len ) {
		for (page_pos=0; page_pos<FLASH_PAGE_SIZE; page_pos+=2 ) {
    6200:	01 30       	cpi	r16, 0x01	; 1
    6202:	22 e0       	ldi	r18, 0x02	; 2
    6204:	12 07       	cpc	r17, r18
    6206:	09 f0       	breq	.+2      	; 0x620a <nvm_user_sig_write_buffer+0xd6>
    6208:	b4 cf       	rjmp	.-152    	; 0x6172 <nvm_user_sig_write_buffer+0x3e>
	uint16_t w_value;
	uint16_t page_pos;
	uint16_t opt_address = (uint16_t)address;
	bool b_flag_erase = false;

	while ( len ) {
    620a:	e1 14       	cp	r14, r1
    620c:	f1 04       	cpc	r15, r1
    620e:	29 f4       	brne	.+10     	; 0x621a <nvm_user_sig_write_buffer+0xe6>
    6210:	0a c0       	rjmp	.+20     	; 0x6226 <nvm_user_sig_write_buffer+0xf2>
    6212:	21 2c       	mov	r2, r1
				MSB(w_value) = nvm_read_user_signature_row(page_pos+1);
				if (w_value!=0xFFFF) {
					b_flag_erase = true; // The page is not empty
				}
			}else{
				w_value = 0xFFFF;
    6214:	88 24       	eor	r8, r8
    6216:	8a 94       	dec	r8
    6218:	98 2c       	mov	r9, r8
 *
 * Set b_blank_check to false if all application flash is erased before.
 */
void nvm_user_sig_write_buffer(flash_addr_t address, const void *buf,
	uint16_t len, bool b_blank_check)
{
    621a:	01 e0       	ldi	r16, 0x01	; 1
    621c:	10 e0       	ldi	r17, 0x00	; 0
    621e:	41 2c       	mov	r4, r1
    6220:	51 2c       	mov	r5, r1
    6222:	32 01       	movw	r6, r4
    6224:	a6 cf       	rjmp	.-180    	; 0x6172 <nvm_user_sig_write_buffer+0x3e>
			// Load flash buffer
			nvm_flash_load_word_to_buffer(page_pos,w_value);
		}
	}
	// Write flash buffer
	if (b_flag_erase) {
    6226:	22 20       	and	r2, r2
    6228:	59 f0       	breq	.+22     	; 0x6240 <nvm_user_sig_write_buffer+0x10c>
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    622a:	e0 ec       	ldi	r30, 0xC0	; 192
    622c:	f1 e0       	ldi	r31, 0x01	; 1
    622e:	87 85       	ldd	r24, Z+15	; 0x0f
    6230:	88 23       	and	r24, r24
    6232:	ec f3       	brlt	.-6      	; 0x622e <nvm_user_sig_write_buffer+0xfa>
 * parameters are needed.
 */
static inline void nvm_flash_erase_user_section(void)
{
	nvm_wait_until_ready();
	nvm_common_spm(0, NVM_CMD_ERASE_USER_SIG_ROW_gc);
    6234:	48 e1       	ldi	r20, 0x18	; 24
    6236:	60 e0       	ldi	r22, 0x00	; 0
    6238:	70 e0       	ldi	r23, 0x00	; 0
    623a:	cb 01       	movw	r24, r22
    623c:	0f 94 0a 00 	call	0x20014	; 0x20014 <nvm_common_spm>
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    6240:	e0 ec       	ldi	r30, 0xC0	; 192
    6242:	f1 e0       	ldi	r31, 0x01	; 1
    6244:	87 85       	ldd	r24, Z+15	; 0x0f
    6246:	88 23       	and	r24, r24
    6248:	ec f3       	brlt	.-6      	; 0x6244 <nvm_user_sig_write_buffer+0x110>
 * parameters are needed.
 */
static inline void nvm_flash_write_user_page(void)
{
	nvm_wait_until_ready();
	nvm_common_spm(0, NVM_CMD_WRITE_USER_SIG_ROW_gc);
    624a:	4a e1       	ldi	r20, 0x1A	; 26
    624c:	60 e0       	ldi	r22, 0x00	; 0
    624e:	70 e0       	ldi	r23, 0x00	; 0
    6250:	cb 01       	movw	r24, r22
    6252:	0f 94 0a 00 	call	0x20014	; 0x20014 <nvm_common_spm>
		nvm_flash_erase_user_section();
	}
	nvm_flash_write_user_page();
}
    6256:	24 96       	adiw	r28, 0x04	; 4
    6258:	cd bf       	out	0x3d, r28	; 61
    625a:	de bf       	out	0x3e, r29	; 62
    625c:	df 91       	pop	r29
    625e:	cf 91       	pop	r28
    6260:	1f 91       	pop	r17
    6262:	0f 91       	pop	r16
    6264:	ff 90       	pop	r15
    6266:	ef 90       	pop	r14
    6268:	df 90       	pop	r13
    626a:	cf 90       	pop	r12
    626c:	bf 90       	pop	r11
    626e:	af 90       	pop	r10
    6270:	9f 90       	pop	r9
    6272:	8f 90       	pop	r8
    6274:	7f 90       	pop	r7
    6276:	6f 90       	pop	r6
    6278:	5f 90       	pop	r5
    627a:	4f 90       	pop	r4
    627c:	3f 90       	pop	r3
    627e:	2f 90       	pop	r2
    6280:	08 95       	ret

00006282 <nvm_flash_erase_and_write_buffer>:
 *
 * Set b_blank_check to false if all application flash is erased before.
 */
void nvm_flash_erase_and_write_buffer(flash_addr_t address, const void *buf,
	uint16_t len, bool b_blank_check)
{
    6282:	2f 92       	push	r2
    6284:	3f 92       	push	r3
    6286:	4f 92       	push	r4
    6288:	5f 92       	push	r5
    628a:	6f 92       	push	r6
    628c:	7f 92       	push	r7
    628e:	8f 92       	push	r8
    6290:	9f 92       	push	r9
    6292:	af 92       	push	r10
    6294:	bf 92       	push	r11
    6296:	cf 92       	push	r12
    6298:	df 92       	push	r13
    629a:	ef 92       	push	r14
    629c:	ff 92       	push	r15
    629e:	0f 93       	push	r16
    62a0:	1f 93       	push	r17
    62a2:	cf 93       	push	r28
    62a4:	df 93       	push	r29
    62a6:	cd b7       	in	r28, 0x3d	; 61
    62a8:	de b7       	in	r29, 0x3e	; 62
    62aa:	2a 97       	sbiw	r28, 0x0a	; 10
    62ac:	cd bf       	out	0x3d, r28	; 61
    62ae:	de bf       	out	0x3e, r29	; 62
    62b0:	2b 01       	movw	r4, r22
    62b2:	3c 01       	movw	r6, r24
    62b4:	1a 01       	movw	r2, r20
    62b6:	59 01       	movw	r10, r18
	uint16_t page_address;
	uint16_t opt_address = (uint16_t)address;
#endif

	// Compute the start of the page to be modified
	page_address = opt_address-(opt_address%FLASH_PAGE_SIZE);
    62b8:	dc 01       	movw	r26, r24
    62ba:	cb 01       	movw	r24, r22
    62bc:	88 27       	eor	r24, r24
    62be:	9e 7f       	andi	r25, 0xFE	; 254
    62c0:	8f 83       	std	Y+7, r24	; 0x07
    62c2:	98 87       	std	Y+8, r25	; 0x08
    62c4:	a9 87       	std	Y+9, r26	; 0x09
    62c6:	ba 87       	std	Y+10, r27	; 0x0a

	// For each page
	while ( len ) {
    62c8:	23 2b       	or	r18, r19
    62ca:	09 f4       	brne	.+2      	; 0x62ce <nvm_flash_erase_and_write_buffer+0x4c>
    62cc:	8d c0       	rjmp	.+282    	; 0x63e8 <nvm_flash_erase_and_write_buffer+0x166>
				w_value = nvm_flash_read_word(page_address);
				if (w_value!=0xFFFF) {
					b_flag_erase = true; // The page is not empty
				}
			}else{
				w_value = 0xFFFF;
    62ce:	88 24       	eor	r8, r8
    62d0:	8a 94       	dec	r8
    62d2:	98 2c       	mov	r9, r8
    62d4:	04 c0       	rjmp	.+8      	; 0x62de <nvm_flash_erase_and_write_buffer+0x5c>
    62d6:	cf 82       	std	Y+7, r12	; 0x07
    62d8:	d8 86       	std	Y+8, r13	; 0x08
    62da:	e9 86       	std	Y+9, r14	; 0x09
    62dc:	fa 86       	std	Y+10, r15	; 0x0a
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    62de:	80 91 cf 01 	lds	r24, 0x01CF	; 0x8001cf <__TEXT_REGION_LENGTH__+0x7001cf>
    62e2:	88 23       	and	r24, r24
    62e4:	e4 f3       	brlt	.-8      	; 0x62de <nvm_flash_erase_and_write_buffer+0x5c>
    62e6:	8f 81       	ldd	r24, Y+7	; 0x07
    62e8:	98 85       	ldd	r25, Y+8	; 0x08
    62ea:	a9 85       	ldd	r26, Y+9	; 0x09
    62ec:	ba 85       	ldd	r27, Y+10	; 0x0a
    62ee:	9e 5f       	subi	r25, 0xFE	; 254
    62f0:	af 4f       	sbci	r26, 0xFF	; 255
    62f2:	bf 4f       	sbci	r27, 0xFF	; 255
    62f4:	8b 83       	std	Y+3, r24	; 0x03
    62f6:	9c 83       	std	Y+4, r25	; 0x04
    62f8:	ad 83       	std	Y+5, r26	; 0x05
    62fa:	be 83       	std	Y+6, r27	; 0x06
    62fc:	cf 80       	ldd	r12, Y+7	; 0x07
    62fe:	d8 84       	ldd	r13, Y+8	; 0x08
    6300:	e9 84       	ldd	r14, Y+9	; 0x09
    6302:	fa 84       	ldd	r15, Y+10	; 0x0a
    6304:	10 e0       	ldi	r17, 0x00	; 0
	while ( len ) {
		b_flag_erase = false;

		nvm_wait_until_ready();
		for (page_pos=0; page_pos<FLASH_PAGE_SIZE; page_pos+=2 ) {
			if (b_blank_check) {
    6306:	00 23       	and	r16, r16
    6308:	61 f0       	breq	.+24     	; 0x6322 <nvm_flash_erase_and_write_buffer+0xa0>
 * \return Word from program memory
 */
static inline uint16_t nvm_flash_read_word(flash_addr_t addr)
{
#if defined(__GNUC__)
	return pgm_read_word_far(addr);
    630a:	0b b6       	in	r0, 0x3b	; 59
    630c:	eb be       	out	0x3b, r14	; 59
    630e:	f6 01       	movw	r30, r12
    6310:	87 91       	elpm	r24, Z+
    6312:	96 91       	elpm	r25, Z
    6314:	0b be       	out	0x3b, r0	; 59
				// Read flash to know if the erase command is mandatory
				w_value = nvm_flash_read_word(page_address);
    6316:	89 83       	std	Y+1, r24	; 0x01
    6318:	9a 83       	std	Y+2, r25	; 0x02
				if (w_value!=0xFFFF) {
    631a:	01 96       	adiw	r24, 0x01	; 1
    631c:	21 f0       	breq	.+8      	; 0x6326 <nvm_flash_erase_and_write_buffer+0xa4>
					b_flag_erase = true; // The page is not empty
    631e:	11 e0       	ldi	r17, 0x01	; 1
    6320:	02 c0       	rjmp	.+4      	; 0x6326 <nvm_flash_erase_and_write_buffer+0xa4>
				}
			}else{
				w_value = 0xFFFF;
    6322:	89 82       	std	Y+1, r8	; 0x01
    6324:	9a 82       	std	Y+2, r9	; 0x02
			}

			// Update flash buffer
			if (len) {
    6326:	a1 14       	cp	r10, r1
    6328:	b1 04       	cpc	r11, r1
    632a:	61 f1       	breq	.+88     	; 0x6384 <nvm_flash_erase_and_write_buffer+0x102>
				if (opt_address == page_address) {
    632c:	c4 14       	cp	r12, r4
    632e:	d5 04       	cpc	r13, r5
    6330:	e6 04       	cpc	r14, r6
    6332:	f7 04       	cpc	r15, r7
    6334:	79 f4       	brne	.+30     	; 0x6354 <nvm_flash_erase_and_write_buffer+0xd2>
					// The MSB of flash word must be changed
					// because the address is even
					len--;
    6336:	b1 e0       	ldi	r27, 0x01	; 1
    6338:	ab 1a       	sub	r10, r27
    633a:	b1 08       	sbc	r11, r1
					opt_address++;
    633c:	ef ef       	ldi	r30, 0xFF	; 255
    633e:	4e 1a       	sub	r4, r30
    6340:	5e 0a       	sbc	r5, r30
    6342:	6e 0a       	sbc	r6, r30
    6344:	7e 0a       	sbc	r7, r30
					LSB(w_value)=*(uint8_t*)buf;
    6346:	d1 01       	movw	r26, r2
    6348:	8d 91       	ld	r24, X+
    634a:	1d 01       	movw	r2, r26
    634c:	89 83       	std	Y+1, r24	; 0x01
					buf=(uint8_t*)buf+1;
				}
			}
			if (len) {
    634e:	a1 14       	cp	r10, r1
    6350:	b1 04       	cpc	r11, r1
    6352:	c1 f0       	breq	.+48     	; 0x6384 <nvm_flash_erase_and_write_buffer+0x102>
				if (opt_address == (page_address+1)) {
    6354:	d7 01       	movw	r26, r14
    6356:	c6 01       	movw	r24, r12
    6358:	01 96       	adiw	r24, 0x01	; 1
    635a:	a1 1d       	adc	r26, r1
    635c:	b1 1d       	adc	r27, r1
    635e:	84 15       	cp	r24, r4
    6360:	95 05       	cpc	r25, r5
    6362:	a6 05       	cpc	r26, r6
    6364:	b7 05       	cpc	r27, r7
    6366:	71 f4       	brne	.+28     	; 0x6384 <nvm_flash_erase_and_write_buffer+0x102>
					// The LSB of flash word must be changed
					// because the user buffer is not empty
					len--;
    6368:	b1 e0       	ldi	r27, 0x01	; 1
    636a:	ab 1a       	sub	r10, r27
    636c:	b1 08       	sbc	r11, r1
					opt_address++;
    636e:	26 01       	movw	r4, r12
    6370:	37 01       	movw	r6, r14
    6372:	e2 e0       	ldi	r30, 0x02	; 2
    6374:	4e 0e       	add	r4, r30
    6376:	51 1c       	adc	r5, r1
    6378:	61 1c       	adc	r6, r1
    637a:	71 1c       	adc	r7, r1
					MSB(w_value)=*(uint8_t*)buf;
    637c:	d1 01       	movw	r26, r2
    637e:	8d 91       	ld	r24, X+
    6380:	1d 01       	movw	r2, r26
    6382:	8a 83       	std	Y+2, r24	; 0x02
					buf=(uint8_t*)buf+1;
				}
			}
			// Load flash buffer
			nvm_flash_load_word_to_buffer(page_address,w_value);
    6384:	49 81       	ldd	r20, Y+1	; 0x01
    6386:	5a 81       	ldd	r21, Y+2	; 0x02
    6388:	c7 01       	movw	r24, r14
    638a:	b6 01       	movw	r22, r12
    638c:	0f 94 19 00 	call	0x20032	; 0x20032 <nvm_flash_load_word_to_buffer>
			page_address+=2;
    6390:	b2 e0       	ldi	r27, 0x02	; 2
    6392:	cb 0e       	add	r12, r27
    6394:	d1 1c       	adc	r13, r1
    6396:	e1 1c       	adc	r14, r1
    6398:	f1 1c       	adc	r15, r1
	// For each page
	while ( len ) {
		b_flag_erase = false;

		nvm_wait_until_ready();
		for (page_pos=0; page_pos<FLASH_PAGE_SIZE; page_pos+=2 ) {
    639a:	8b 81       	ldd	r24, Y+3	; 0x03
    639c:	9c 81       	ldd	r25, Y+4	; 0x04
    639e:	ad 81       	ldd	r26, Y+5	; 0x05
    63a0:	be 81       	ldd	r27, Y+6	; 0x06
    63a2:	c8 16       	cp	r12, r24
    63a4:	d9 06       	cpc	r13, r25
    63a6:	ea 06       	cpc	r14, r26
    63a8:	fb 06       	cpc	r15, r27
    63aa:	09 f0       	breq	.+2      	; 0x63ae <nvm_flash_erase_and_write_buffer+0x12c>
    63ac:	ac cf       	rjmp	.-168    	; 0x6306 <nvm_flash_erase_and_write_buffer+0x84>
			nvm_flash_load_word_to_buffer(page_address,w_value);
			page_address+=2;
		}

		// Write flash buffer
		if (b_flag_erase) {
    63ae:	11 23       	and	r17, r17
    63b0:	61 f0       	breq	.+24     	; 0x63ca <nvm_flash_erase_and_write_buffer+0x148>
			nvm_flash_atomic_write_app_page(page_address-FLASH_PAGE_SIZE);
    63b2:	6f 81       	ldd	r22, Y+7	; 0x07
    63b4:	78 85       	ldd	r23, Y+8	; 0x08
    63b6:	89 85       	ldd	r24, Y+9	; 0x09
    63b8:	9a 85       	ldd	r25, Y+10	; 0x0a
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    63ba:	20 91 cf 01 	lds	r18, 0x01CF	; 0x8001cf <__TEXT_REGION_LENGTH__+0x7001cf>
    63be:	22 23       	and	r18, r18
    63c0:	e4 f3       	brlt	.-8      	; 0x63ba <nvm_flash_erase_and_write_buffer+0x138>
 * \param page_addr Byte address to the page to delete
 */
static inline void nvm_flash_atomic_write_app_page(flash_addr_t page_addr)
{
	nvm_wait_until_ready();
	nvm_common_spm(page_addr, NVM_CMD_ERASE_WRITE_APP_PAGE_gc);
    63c2:	45 e2       	ldi	r20, 0x25	; 37
    63c4:	0f 94 0a 00 	call	0x20014	; 0x20014 <nvm_common_spm>
    63c8:	0b c0       	rjmp	.+22     	; 0x63e0 <nvm_flash_erase_and_write_buffer+0x15e>
		}else{
			nvm_flash_split_write_app_page(page_address-FLASH_PAGE_SIZE);
    63ca:	6f 81       	ldd	r22, Y+7	; 0x07
    63cc:	78 85       	ldd	r23, Y+8	; 0x08
    63ce:	89 85       	ldd	r24, Y+9	; 0x09
    63d0:	9a 85       	ldd	r25, Y+10	; 0x0a
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    63d2:	20 91 cf 01 	lds	r18, 0x01CF	; 0x8001cf <__TEXT_REGION_LENGTH__+0x7001cf>
    63d6:	22 23       	and	r18, r18
    63d8:	e4 f3       	brlt	.-8      	; 0x63d2 <nvm_flash_erase_and_write_buffer+0x150>
 * \param page_addr Byte address to the page to delete
 */
static inline void nvm_flash_split_write_app_page(flash_addr_t page_addr)
{
	nvm_wait_until_ready();
	nvm_common_spm(page_addr, NVM_CMD_WRITE_APP_PAGE_gc);
    63da:	44 e2       	ldi	r20, 0x24	; 36
    63dc:	0f 94 0a 00 	call	0x20014	; 0x20014 <nvm_common_spm>

	// Compute the start of the page to be modified
	page_address = opt_address-(opt_address%FLASH_PAGE_SIZE);

	// For each page
	while ( len ) {
    63e0:	a1 14       	cp	r10, r1
    63e2:	b1 04       	cpc	r11, r1
    63e4:	09 f0       	breq	.+2      	; 0x63e8 <nvm_flash_erase_and_write_buffer+0x166>
    63e6:	77 cf       	rjmp	.-274    	; 0x62d6 <nvm_flash_erase_and_write_buffer+0x54>
			nvm_flash_atomic_write_app_page(page_address-FLASH_PAGE_SIZE);
		}else{
			nvm_flash_split_write_app_page(page_address-FLASH_PAGE_SIZE);
		}
	}
}
    63e8:	2a 96       	adiw	r28, 0x0a	; 10
    63ea:	cd bf       	out	0x3d, r28	; 61
    63ec:	de bf       	out	0x3e, r29	; 62
    63ee:	df 91       	pop	r29
    63f0:	cf 91       	pop	r28
    63f2:	1f 91       	pop	r17
    63f4:	0f 91       	pop	r16
    63f6:	ff 90       	pop	r15
    63f8:	ef 90       	pop	r14
    63fa:	df 90       	pop	r13
    63fc:	cf 90       	pop	r12
    63fe:	bf 90       	pop	r11
    6400:	af 90       	pop	r10
    6402:	9f 90       	pop	r9
    6404:	8f 90       	pop	r8
    6406:	7f 90       	pop	r7
    6408:	6f 90       	pop	r6
    640a:	5f 90       	pop	r5
    640c:	4f 90       	pop	r4
    640e:	3f 90       	pop	r3
    6410:	2f 90       	pop	r2
    6412:	08 95       	ret

00006414 <nvm_fuses_read>:
 * \param fuse Fuse byte to read.
 *
 * \return  Byte value of fuse.
 */
uint8_t nvm_fuses_read(enum fuse_byte_t fuse)
{
    6414:	1f 93       	push	r17
    6416:	cf 93       	push	r28
    6418:	df 93       	push	r29
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    641a:	e0 ec       	ldi	r30, 0xC0	; 192
    641c:	f1 e0       	ldi	r31, 0x01	; 1
    641e:	97 85       	ldd	r25, Z+15	; 0x0f
    6420:	99 23       	and	r25, r25
    6422:	ec f3       	brlt	.-6      	; 0x641e <nvm_fuses_read+0xa>
	// Wait until NVM is ready
	nvm_wait_until_ready();

	// Set address
	NVM.ADDR0 = fuse;
    6424:	c0 ec       	ldi	r28, 0xC0	; 192
    6426:	d1 e0       	ldi	r29, 0x01	; 1
    6428:	88 83       	st	Y, r24
 */
static inline void nvm_issue_command(NVM_CMD_t nvm_command)
{
	uint8_t old_cmd;

	old_cmd = NVM.CMD;
    642a:	1a 85       	ldd	r17, Y+10	; 0x0a
	NVM.CMD = nvm_command;
    642c:	87 e0       	ldi	r24, 0x07	; 7
    642e:	8a 87       	std	Y+10, r24	; 0x0a
	ccp_write_io((uint8_t *)&NVM.CTRLA, NVM_CMDEX_bm);
    6430:	61 e0       	ldi	r22, 0x01	; 1
    6432:	8b ec       	ldi	r24, 0xCB	; 203
    6434:	91 e0       	ldi	r25, 0x01	; 1
    6436:	0e 94 2d 32 	call	0x645a	; 0x645a <ccp_write_io>
	NVM.CMD = old_cmd;
    643a:	1a 87       	std	Y+10, r17	; 0x0a

	// Issue READ_FUSES command
	nvm_issue_command(NVM_CMD_READ_FUSES_gc);

	return NVM.DATA0;
    643c:	8c 81       	ldd	r24, Y+4	; 0x04
}
    643e:	df 91       	pop	r29
    6440:	cf 91       	pop	r28
    6442:	1f 91       	pop	r17
    6444:	08 95       	ret

00006446 <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
    6446:	40 91 ca 01 	lds	r20, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	mov ZL, r22               ; Load byte index into low byte of Z.
    644a:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
    644c:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
    644e:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	lpm r24, Z                ; Perform an LPM to read out byte
    6452:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
    6454:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
    6458:	08 95       	ret

0000645a <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
    645a:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
    645c:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
    645e:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
    6460:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
    6462:	60 83       	st	Z, r22
	ret                             // Return to caller
    6464:	08 95       	ret

00006466 <board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
	PORTA_DIR = 0;//set all IO's to input
    6466:	10 92 00 06 	sts	0x0600, r1	; 0x800600 <__TEXT_REGION_LENGTH__+0x700600>
	PORTB_DIR = 0;//set all IO's to input
    646a:	10 92 20 06 	sts	0x0620, r1	; 0x800620 <__TEXT_REGION_LENGTH__+0x700620>
	PORTC_DIR = (1<<4)|(1<<5)|(1<<7); //set SS, MOSI and SPCK as output
    646e:	80 eb       	ldi	r24, 0xB0	; 176
    6470:	80 93 40 06 	sts	0x0640, r24	; 0x800640 <__TEXT_REGION_LENGTH__+0x700640>
	PORTD_DIR = (1<<0)|(1<<1)|(1<<3)|(1<<4); //set CAN and Ethernet SS and TXD2 as output
    6474:	9b e1       	ldi	r25, 0x1B	; 27
    6476:	90 93 60 06 	sts	0x0660, r25	; 0x800660 <__TEXT_REGION_LENGTH__+0x700660>
	PORTE_DIR = (1<<4)|(1<<5)|(1<<7); //set DE, RE and TXD1 as output
    647a:	80 93 80 06 	sts	0x0680, r24	; 0x800680 <__TEXT_REGION_LENGTH__+0x700680>
	PORTF_DIR = (1<<3)|(1<<4)|(1<<5); //set DE, RE and TXD1 as output
    647e:	88 e3       	ldi	r24, 0x38	; 56
    6480:	80 93 a0 06 	sts	0x06A0, r24	; 0x8006a0 <__TEXT_REGION_LENGTH__+0x7006a0>
	PORTH_DIR = (1<<4)|(1<<5); //set LED1 and LED2 as output
    6484:	80 e3       	ldi	r24, 0x30	; 48
    6486:	80 93 e0 06 	sts	0x06E0, r24	; 0x8006e0 <__TEXT_REGION_LENGTH__+0x7006e0>
	PORTJ_DIR = 0;//set all IO's to input
    648a:	10 92 00 07 	sts	0x0700, r1	; 0x800700 <__TEXT_REGION_LENGTH__+0x700700>
	PORTK_DIR = 0;//set all IO's to input
    648e:	10 92 20 07 	sts	0x0720, r1	; 0x800720 <__TEXT_REGION_LENGTH__+0x700720>
	PORTQ_DIR = (1<<0)|(1<<1)|(1<<2)|(1<<3); //set relays to output
    6492:	8f e0       	ldi	r24, 0x0F	; 15
    6494:	80 93 c0 07 	sts	0x07C0, r24	; 0x8007c0 <__TEXT_REGION_LENGTH__+0x7007c0>
	PORTR_DIR = (1<<0)|(1<<1); //set relays to output
    6498:	83 e0       	ldi	r24, 0x03	; 3
    649a:	80 93 e0 07 	sts	0x07E0, r24	; 0x8007e0 <__TEXT_REGION_LENGTH__+0x7007e0>
	
	PORTA_PIN0CTRL = (1<<PORT_OPC0_bp )|(1<<PORT_OPC1_bp);
    649e:	88 e1       	ldi	r24, 0x18	; 24
    64a0:	80 93 10 06 	sts	0x0610, r24	; 0x800610 <__TEXT_REGION_LENGTH__+0x700610>
	
	PORTK_PIN7CTRL = PORT_OPC_PULLDOWN_gc;
    64a4:	80 e1       	ldi	r24, 0x10	; 16
    64a6:	80 93 37 07 	sts	0x0737, r24	; 0x800737 <__TEXT_REGION_LENGTH__+0x700737>
	PORTK_PIN6CTRL = PORT_OPC_PULLDOWN_gc;
    64aa:	80 93 36 07 	sts	0x0736, r24	; 0x800736 <__TEXT_REGION_LENGTH__+0x700736>
	PORTK_PIN5CTRL = PORT_OPC_PULLDOWN_gc;
    64ae:	80 93 35 07 	sts	0x0735, r24	; 0x800735 <__TEXT_REGION_LENGTH__+0x700735>
    64b2:	08 95       	ret

000064b4 <__subsf3>:
    64b4:	50 58       	subi	r21, 0x80	; 128

000064b6 <__addsf3>:
    64b6:	bb 27       	eor	r27, r27
    64b8:	aa 27       	eor	r26, r26
    64ba:	0e 94 72 32 	call	0x64e4	; 0x64e4 <__addsf3x>
    64be:	0c 94 bc 33 	jmp	0x6778	; 0x6778 <__fp_round>
    64c2:	0e 94 ae 33 	call	0x675c	; 0x675c <__fp_pscA>
    64c6:	38 f0       	brcs	.+14     	; 0x64d6 <__addsf3+0x20>
    64c8:	0e 94 b5 33 	call	0x676a	; 0x676a <__fp_pscB>
    64cc:	20 f0       	brcs	.+8      	; 0x64d6 <__addsf3+0x20>
    64ce:	39 f4       	brne	.+14     	; 0x64de <__addsf3+0x28>
    64d0:	9f 3f       	cpi	r25, 0xFF	; 255
    64d2:	19 f4       	brne	.+6      	; 0x64da <__addsf3+0x24>
    64d4:	26 f4       	brtc	.+8      	; 0x64de <__addsf3+0x28>
    64d6:	0c 94 ab 33 	jmp	0x6756	; 0x6756 <__fp_nan>
    64da:	0e f4       	brtc	.+2      	; 0x64de <__addsf3+0x28>
    64dc:	e0 95       	com	r30
    64de:	e7 fb       	bst	r30, 7
    64e0:	0c 94 a5 33 	jmp	0x674a	; 0x674a <__fp_inf>

000064e4 <__addsf3x>:
    64e4:	e9 2f       	mov	r30, r25
    64e6:	0e 94 cd 33 	call	0x679a	; 0x679a <__fp_split3>
    64ea:	58 f3       	brcs	.-42     	; 0x64c2 <__addsf3+0xc>
    64ec:	ba 17       	cp	r27, r26
    64ee:	62 07       	cpc	r22, r18
    64f0:	73 07       	cpc	r23, r19
    64f2:	84 07       	cpc	r24, r20
    64f4:	95 07       	cpc	r25, r21
    64f6:	20 f0       	brcs	.+8      	; 0x6500 <__addsf3x+0x1c>
    64f8:	79 f4       	brne	.+30     	; 0x6518 <__addsf3x+0x34>
    64fa:	a6 f5       	brtc	.+104    	; 0x6564 <__addsf3x+0x80>
    64fc:	0c 94 ef 33 	jmp	0x67de	; 0x67de <__fp_zero>
    6500:	0e f4       	brtc	.+2      	; 0x6504 <__addsf3x+0x20>
    6502:	e0 95       	com	r30
    6504:	0b 2e       	mov	r0, r27
    6506:	ba 2f       	mov	r27, r26
    6508:	a0 2d       	mov	r26, r0
    650a:	0b 01       	movw	r0, r22
    650c:	b9 01       	movw	r22, r18
    650e:	90 01       	movw	r18, r0
    6510:	0c 01       	movw	r0, r24
    6512:	ca 01       	movw	r24, r20
    6514:	a0 01       	movw	r20, r0
    6516:	11 24       	eor	r1, r1
    6518:	ff 27       	eor	r31, r31
    651a:	59 1b       	sub	r21, r25
    651c:	99 f0       	breq	.+38     	; 0x6544 <__addsf3x+0x60>
    651e:	59 3f       	cpi	r21, 0xF9	; 249
    6520:	50 f4       	brcc	.+20     	; 0x6536 <__addsf3x+0x52>
    6522:	50 3e       	cpi	r21, 0xE0	; 224
    6524:	68 f1       	brcs	.+90     	; 0x6580 <__addsf3x+0x9c>
    6526:	1a 16       	cp	r1, r26
    6528:	f0 40       	sbci	r31, 0x00	; 0
    652a:	a2 2f       	mov	r26, r18
    652c:	23 2f       	mov	r18, r19
    652e:	34 2f       	mov	r19, r20
    6530:	44 27       	eor	r20, r20
    6532:	58 5f       	subi	r21, 0xF8	; 248
    6534:	f3 cf       	rjmp	.-26     	; 0x651c <__addsf3x+0x38>
    6536:	46 95       	lsr	r20
    6538:	37 95       	ror	r19
    653a:	27 95       	ror	r18
    653c:	a7 95       	ror	r26
    653e:	f0 40       	sbci	r31, 0x00	; 0
    6540:	53 95       	inc	r21
    6542:	c9 f7       	brne	.-14     	; 0x6536 <__addsf3x+0x52>
    6544:	7e f4       	brtc	.+30     	; 0x6564 <__addsf3x+0x80>
    6546:	1f 16       	cp	r1, r31
    6548:	ba 0b       	sbc	r27, r26
    654a:	62 0b       	sbc	r22, r18
    654c:	73 0b       	sbc	r23, r19
    654e:	84 0b       	sbc	r24, r20
    6550:	ba f0       	brmi	.+46     	; 0x6580 <__addsf3x+0x9c>
    6552:	91 50       	subi	r25, 0x01	; 1
    6554:	a1 f0       	breq	.+40     	; 0x657e <__addsf3x+0x9a>
    6556:	ff 0f       	add	r31, r31
    6558:	bb 1f       	adc	r27, r27
    655a:	66 1f       	adc	r22, r22
    655c:	77 1f       	adc	r23, r23
    655e:	88 1f       	adc	r24, r24
    6560:	c2 f7       	brpl	.-16     	; 0x6552 <__addsf3x+0x6e>
    6562:	0e c0       	rjmp	.+28     	; 0x6580 <__addsf3x+0x9c>
    6564:	ba 0f       	add	r27, r26
    6566:	62 1f       	adc	r22, r18
    6568:	73 1f       	adc	r23, r19
    656a:	84 1f       	adc	r24, r20
    656c:	48 f4       	brcc	.+18     	; 0x6580 <__addsf3x+0x9c>
    656e:	87 95       	ror	r24
    6570:	77 95       	ror	r23
    6572:	67 95       	ror	r22
    6574:	b7 95       	ror	r27
    6576:	f7 95       	ror	r31
    6578:	9e 3f       	cpi	r25, 0xFE	; 254
    657a:	08 f0       	brcs	.+2      	; 0x657e <__addsf3x+0x9a>
    657c:	b0 cf       	rjmp	.-160    	; 0x64de <__addsf3+0x28>
    657e:	93 95       	inc	r25
    6580:	88 0f       	add	r24, r24
    6582:	08 f0       	brcs	.+2      	; 0x6586 <__addsf3x+0xa2>
    6584:	99 27       	eor	r25, r25
    6586:	ee 0f       	add	r30, r30
    6588:	97 95       	ror	r25
    658a:	87 95       	ror	r24
    658c:	08 95       	ret

0000658e <__divsf3>:
    658e:	0e 94 db 32 	call	0x65b6	; 0x65b6 <__divsf3x>
    6592:	0c 94 bc 33 	jmp	0x6778	; 0x6778 <__fp_round>
    6596:	0e 94 b5 33 	call	0x676a	; 0x676a <__fp_pscB>
    659a:	58 f0       	brcs	.+22     	; 0x65b2 <__divsf3+0x24>
    659c:	0e 94 ae 33 	call	0x675c	; 0x675c <__fp_pscA>
    65a0:	40 f0       	brcs	.+16     	; 0x65b2 <__divsf3+0x24>
    65a2:	29 f4       	brne	.+10     	; 0x65ae <__divsf3+0x20>
    65a4:	5f 3f       	cpi	r21, 0xFF	; 255
    65a6:	29 f0       	breq	.+10     	; 0x65b2 <__divsf3+0x24>
    65a8:	0c 94 a5 33 	jmp	0x674a	; 0x674a <__fp_inf>
    65ac:	51 11       	cpse	r21, r1
    65ae:	0c 94 f0 33 	jmp	0x67e0	; 0x67e0 <__fp_szero>
    65b2:	0c 94 ab 33 	jmp	0x6756	; 0x6756 <__fp_nan>

000065b6 <__divsf3x>:
    65b6:	0e 94 cd 33 	call	0x679a	; 0x679a <__fp_split3>
    65ba:	68 f3       	brcs	.-38     	; 0x6596 <__divsf3+0x8>

000065bc <__divsf3_pse>:
    65bc:	99 23       	and	r25, r25
    65be:	b1 f3       	breq	.-20     	; 0x65ac <__divsf3+0x1e>
    65c0:	55 23       	and	r21, r21
    65c2:	91 f3       	breq	.-28     	; 0x65a8 <__divsf3+0x1a>
    65c4:	95 1b       	sub	r25, r21
    65c6:	55 0b       	sbc	r21, r21
    65c8:	bb 27       	eor	r27, r27
    65ca:	aa 27       	eor	r26, r26
    65cc:	62 17       	cp	r22, r18
    65ce:	73 07       	cpc	r23, r19
    65d0:	84 07       	cpc	r24, r20
    65d2:	38 f0       	brcs	.+14     	; 0x65e2 <__divsf3_pse+0x26>
    65d4:	9f 5f       	subi	r25, 0xFF	; 255
    65d6:	5f 4f       	sbci	r21, 0xFF	; 255
    65d8:	22 0f       	add	r18, r18
    65da:	33 1f       	adc	r19, r19
    65dc:	44 1f       	adc	r20, r20
    65de:	aa 1f       	adc	r26, r26
    65e0:	a9 f3       	breq	.-22     	; 0x65cc <__divsf3_pse+0x10>
    65e2:	35 d0       	rcall	.+106    	; 0x664e <__divsf3_pse+0x92>
    65e4:	0e 2e       	mov	r0, r30
    65e6:	3a f0       	brmi	.+14     	; 0x65f6 <__divsf3_pse+0x3a>
    65e8:	e0 e8       	ldi	r30, 0x80	; 128
    65ea:	32 d0       	rcall	.+100    	; 0x6650 <__divsf3_pse+0x94>
    65ec:	91 50       	subi	r25, 0x01	; 1
    65ee:	50 40       	sbci	r21, 0x00	; 0
    65f0:	e6 95       	lsr	r30
    65f2:	00 1c       	adc	r0, r0
    65f4:	ca f7       	brpl	.-14     	; 0x65e8 <__divsf3_pse+0x2c>
    65f6:	2b d0       	rcall	.+86     	; 0x664e <__divsf3_pse+0x92>
    65f8:	fe 2f       	mov	r31, r30
    65fa:	29 d0       	rcall	.+82     	; 0x664e <__divsf3_pse+0x92>
    65fc:	66 0f       	add	r22, r22
    65fe:	77 1f       	adc	r23, r23
    6600:	88 1f       	adc	r24, r24
    6602:	bb 1f       	adc	r27, r27
    6604:	26 17       	cp	r18, r22
    6606:	37 07       	cpc	r19, r23
    6608:	48 07       	cpc	r20, r24
    660a:	ab 07       	cpc	r26, r27
    660c:	b0 e8       	ldi	r27, 0x80	; 128
    660e:	09 f0       	breq	.+2      	; 0x6612 <__divsf3_pse+0x56>
    6610:	bb 0b       	sbc	r27, r27
    6612:	80 2d       	mov	r24, r0
    6614:	bf 01       	movw	r22, r30
    6616:	ff 27       	eor	r31, r31
    6618:	93 58       	subi	r25, 0x83	; 131
    661a:	5f 4f       	sbci	r21, 0xFF	; 255
    661c:	3a f0       	brmi	.+14     	; 0x662c <__divsf3_pse+0x70>
    661e:	9e 3f       	cpi	r25, 0xFE	; 254
    6620:	51 05       	cpc	r21, r1
    6622:	78 f0       	brcs	.+30     	; 0x6642 <__divsf3_pse+0x86>
    6624:	0c 94 a5 33 	jmp	0x674a	; 0x674a <__fp_inf>
    6628:	0c 94 f0 33 	jmp	0x67e0	; 0x67e0 <__fp_szero>
    662c:	5f 3f       	cpi	r21, 0xFF	; 255
    662e:	e4 f3       	brlt	.-8      	; 0x6628 <__divsf3_pse+0x6c>
    6630:	98 3e       	cpi	r25, 0xE8	; 232
    6632:	d4 f3       	brlt	.-12     	; 0x6628 <__divsf3_pse+0x6c>
    6634:	86 95       	lsr	r24
    6636:	77 95       	ror	r23
    6638:	67 95       	ror	r22
    663a:	b7 95       	ror	r27
    663c:	f7 95       	ror	r31
    663e:	9f 5f       	subi	r25, 0xFF	; 255
    6640:	c9 f7       	brne	.-14     	; 0x6634 <__divsf3_pse+0x78>
    6642:	88 0f       	add	r24, r24
    6644:	91 1d       	adc	r25, r1
    6646:	96 95       	lsr	r25
    6648:	87 95       	ror	r24
    664a:	97 f9       	bld	r25, 7
    664c:	08 95       	ret
    664e:	e1 e0       	ldi	r30, 0x01	; 1
    6650:	66 0f       	add	r22, r22
    6652:	77 1f       	adc	r23, r23
    6654:	88 1f       	adc	r24, r24
    6656:	bb 1f       	adc	r27, r27
    6658:	62 17       	cp	r22, r18
    665a:	73 07       	cpc	r23, r19
    665c:	84 07       	cpc	r24, r20
    665e:	ba 07       	cpc	r27, r26
    6660:	20 f0       	brcs	.+8      	; 0x666a <__divsf3_pse+0xae>
    6662:	62 1b       	sub	r22, r18
    6664:	73 0b       	sbc	r23, r19
    6666:	84 0b       	sbc	r24, r20
    6668:	ba 0b       	sbc	r27, r26
    666a:	ee 1f       	adc	r30, r30
    666c:	88 f7       	brcc	.-30     	; 0x6650 <__divsf3_pse+0x94>
    666e:	e0 95       	com	r30
    6670:	08 95       	ret

00006672 <__fixunssfsi>:
    6672:	0e 94 d5 33 	call	0x67aa	; 0x67aa <__fp_splitA>
    6676:	88 f0       	brcs	.+34     	; 0x669a <__fixunssfsi+0x28>
    6678:	9f 57       	subi	r25, 0x7F	; 127
    667a:	98 f0       	brcs	.+38     	; 0x66a2 <__fixunssfsi+0x30>
    667c:	b9 2f       	mov	r27, r25
    667e:	99 27       	eor	r25, r25
    6680:	b7 51       	subi	r27, 0x17	; 23
    6682:	b0 f0       	brcs	.+44     	; 0x66b0 <__fixunssfsi+0x3e>
    6684:	e1 f0       	breq	.+56     	; 0x66be <__fixunssfsi+0x4c>
    6686:	66 0f       	add	r22, r22
    6688:	77 1f       	adc	r23, r23
    668a:	88 1f       	adc	r24, r24
    668c:	99 1f       	adc	r25, r25
    668e:	1a f0       	brmi	.+6      	; 0x6696 <__fixunssfsi+0x24>
    6690:	ba 95       	dec	r27
    6692:	c9 f7       	brne	.-14     	; 0x6686 <__fixunssfsi+0x14>
    6694:	14 c0       	rjmp	.+40     	; 0x66be <__fixunssfsi+0x4c>
    6696:	b1 30       	cpi	r27, 0x01	; 1
    6698:	91 f0       	breq	.+36     	; 0x66be <__fixunssfsi+0x4c>
    669a:	0e 94 ef 33 	call	0x67de	; 0x67de <__fp_zero>
    669e:	b1 e0       	ldi	r27, 0x01	; 1
    66a0:	08 95       	ret
    66a2:	0c 94 ef 33 	jmp	0x67de	; 0x67de <__fp_zero>
    66a6:	67 2f       	mov	r22, r23
    66a8:	78 2f       	mov	r23, r24
    66aa:	88 27       	eor	r24, r24
    66ac:	b8 5f       	subi	r27, 0xF8	; 248
    66ae:	39 f0       	breq	.+14     	; 0x66be <__fixunssfsi+0x4c>
    66b0:	b9 3f       	cpi	r27, 0xF9	; 249
    66b2:	cc f3       	brlt	.-14     	; 0x66a6 <__fixunssfsi+0x34>
    66b4:	86 95       	lsr	r24
    66b6:	77 95       	ror	r23
    66b8:	67 95       	ror	r22
    66ba:	b3 95       	inc	r27
    66bc:	d9 f7       	brne	.-10     	; 0x66b4 <__fixunssfsi+0x42>
    66be:	3e f4       	brtc	.+14     	; 0x66ce <__fixunssfsi+0x5c>
    66c0:	90 95       	com	r25
    66c2:	80 95       	com	r24
    66c4:	70 95       	com	r23
    66c6:	61 95       	neg	r22
    66c8:	7f 4f       	sbci	r23, 0xFF	; 255
    66ca:	8f 4f       	sbci	r24, 0xFF	; 255
    66cc:	9f 4f       	sbci	r25, 0xFF	; 255
    66ce:	08 95       	ret

000066d0 <__floatunsisf>:
    66d0:	e8 94       	clt
    66d2:	09 c0       	rjmp	.+18     	; 0x66e6 <__floatsisf+0x12>

000066d4 <__floatsisf>:
    66d4:	97 fb       	bst	r25, 7
    66d6:	3e f4       	brtc	.+14     	; 0x66e6 <__floatsisf+0x12>
    66d8:	90 95       	com	r25
    66da:	80 95       	com	r24
    66dc:	70 95       	com	r23
    66de:	61 95       	neg	r22
    66e0:	7f 4f       	sbci	r23, 0xFF	; 255
    66e2:	8f 4f       	sbci	r24, 0xFF	; 255
    66e4:	9f 4f       	sbci	r25, 0xFF	; 255
    66e6:	99 23       	and	r25, r25
    66e8:	a9 f0       	breq	.+42     	; 0x6714 <__floatsisf+0x40>
    66ea:	f9 2f       	mov	r31, r25
    66ec:	96 e9       	ldi	r25, 0x96	; 150
    66ee:	bb 27       	eor	r27, r27
    66f0:	93 95       	inc	r25
    66f2:	f6 95       	lsr	r31
    66f4:	87 95       	ror	r24
    66f6:	77 95       	ror	r23
    66f8:	67 95       	ror	r22
    66fa:	b7 95       	ror	r27
    66fc:	f1 11       	cpse	r31, r1
    66fe:	f8 cf       	rjmp	.-16     	; 0x66f0 <__floatsisf+0x1c>
    6700:	fa f4       	brpl	.+62     	; 0x6740 <__floatsisf+0x6c>
    6702:	bb 0f       	add	r27, r27
    6704:	11 f4       	brne	.+4      	; 0x670a <__floatsisf+0x36>
    6706:	60 ff       	sbrs	r22, 0
    6708:	1b c0       	rjmp	.+54     	; 0x6740 <__floatsisf+0x6c>
    670a:	6f 5f       	subi	r22, 0xFF	; 255
    670c:	7f 4f       	sbci	r23, 0xFF	; 255
    670e:	8f 4f       	sbci	r24, 0xFF	; 255
    6710:	9f 4f       	sbci	r25, 0xFF	; 255
    6712:	16 c0       	rjmp	.+44     	; 0x6740 <__floatsisf+0x6c>
    6714:	88 23       	and	r24, r24
    6716:	11 f0       	breq	.+4      	; 0x671c <__floatsisf+0x48>
    6718:	96 e9       	ldi	r25, 0x96	; 150
    671a:	11 c0       	rjmp	.+34     	; 0x673e <__floatsisf+0x6a>
    671c:	77 23       	and	r23, r23
    671e:	21 f0       	breq	.+8      	; 0x6728 <__floatsisf+0x54>
    6720:	9e e8       	ldi	r25, 0x8E	; 142
    6722:	87 2f       	mov	r24, r23
    6724:	76 2f       	mov	r23, r22
    6726:	05 c0       	rjmp	.+10     	; 0x6732 <__floatsisf+0x5e>
    6728:	66 23       	and	r22, r22
    672a:	71 f0       	breq	.+28     	; 0x6748 <__floatsisf+0x74>
    672c:	96 e8       	ldi	r25, 0x86	; 134
    672e:	86 2f       	mov	r24, r22
    6730:	70 e0       	ldi	r23, 0x00	; 0
    6732:	60 e0       	ldi	r22, 0x00	; 0
    6734:	2a f0       	brmi	.+10     	; 0x6740 <__floatsisf+0x6c>
    6736:	9a 95       	dec	r25
    6738:	66 0f       	add	r22, r22
    673a:	77 1f       	adc	r23, r23
    673c:	88 1f       	adc	r24, r24
    673e:	da f7       	brpl	.-10     	; 0x6736 <__floatsisf+0x62>
    6740:	88 0f       	add	r24, r24
    6742:	96 95       	lsr	r25
    6744:	87 95       	ror	r24
    6746:	97 f9       	bld	r25, 7
    6748:	08 95       	ret

0000674a <__fp_inf>:
    674a:	97 f9       	bld	r25, 7
    674c:	9f 67       	ori	r25, 0x7F	; 127
    674e:	80 e8       	ldi	r24, 0x80	; 128
    6750:	70 e0       	ldi	r23, 0x00	; 0
    6752:	60 e0       	ldi	r22, 0x00	; 0
    6754:	08 95       	ret

00006756 <__fp_nan>:
    6756:	9f ef       	ldi	r25, 0xFF	; 255
    6758:	80 ec       	ldi	r24, 0xC0	; 192
    675a:	08 95       	ret

0000675c <__fp_pscA>:
    675c:	00 24       	eor	r0, r0
    675e:	0a 94       	dec	r0
    6760:	16 16       	cp	r1, r22
    6762:	17 06       	cpc	r1, r23
    6764:	18 06       	cpc	r1, r24
    6766:	09 06       	cpc	r0, r25
    6768:	08 95       	ret

0000676a <__fp_pscB>:
    676a:	00 24       	eor	r0, r0
    676c:	0a 94       	dec	r0
    676e:	12 16       	cp	r1, r18
    6770:	13 06       	cpc	r1, r19
    6772:	14 06       	cpc	r1, r20
    6774:	05 06       	cpc	r0, r21
    6776:	08 95       	ret

00006778 <__fp_round>:
    6778:	09 2e       	mov	r0, r25
    677a:	03 94       	inc	r0
    677c:	00 0c       	add	r0, r0
    677e:	11 f4       	brne	.+4      	; 0x6784 <__fp_round+0xc>
    6780:	88 23       	and	r24, r24
    6782:	52 f0       	brmi	.+20     	; 0x6798 <__fp_round+0x20>
    6784:	bb 0f       	add	r27, r27
    6786:	40 f4       	brcc	.+16     	; 0x6798 <__fp_round+0x20>
    6788:	bf 2b       	or	r27, r31
    678a:	11 f4       	brne	.+4      	; 0x6790 <__fp_round+0x18>
    678c:	60 ff       	sbrs	r22, 0
    678e:	04 c0       	rjmp	.+8      	; 0x6798 <__fp_round+0x20>
    6790:	6f 5f       	subi	r22, 0xFF	; 255
    6792:	7f 4f       	sbci	r23, 0xFF	; 255
    6794:	8f 4f       	sbci	r24, 0xFF	; 255
    6796:	9f 4f       	sbci	r25, 0xFF	; 255
    6798:	08 95       	ret

0000679a <__fp_split3>:
    679a:	57 fd       	sbrc	r21, 7
    679c:	90 58       	subi	r25, 0x80	; 128
    679e:	44 0f       	add	r20, r20
    67a0:	55 1f       	adc	r21, r21
    67a2:	59 f0       	breq	.+22     	; 0x67ba <__fp_splitA+0x10>
    67a4:	5f 3f       	cpi	r21, 0xFF	; 255
    67a6:	71 f0       	breq	.+28     	; 0x67c4 <__fp_splitA+0x1a>
    67a8:	47 95       	ror	r20

000067aa <__fp_splitA>:
    67aa:	88 0f       	add	r24, r24
    67ac:	97 fb       	bst	r25, 7
    67ae:	99 1f       	adc	r25, r25
    67b0:	61 f0       	breq	.+24     	; 0x67ca <__fp_splitA+0x20>
    67b2:	9f 3f       	cpi	r25, 0xFF	; 255
    67b4:	79 f0       	breq	.+30     	; 0x67d4 <__fp_splitA+0x2a>
    67b6:	87 95       	ror	r24
    67b8:	08 95       	ret
    67ba:	12 16       	cp	r1, r18
    67bc:	13 06       	cpc	r1, r19
    67be:	14 06       	cpc	r1, r20
    67c0:	55 1f       	adc	r21, r21
    67c2:	f2 cf       	rjmp	.-28     	; 0x67a8 <__fp_split3+0xe>
    67c4:	46 95       	lsr	r20
    67c6:	f1 df       	rcall	.-30     	; 0x67aa <__fp_splitA>
    67c8:	08 c0       	rjmp	.+16     	; 0x67da <__fp_splitA+0x30>
    67ca:	16 16       	cp	r1, r22
    67cc:	17 06       	cpc	r1, r23
    67ce:	18 06       	cpc	r1, r24
    67d0:	99 1f       	adc	r25, r25
    67d2:	f1 cf       	rjmp	.-30     	; 0x67b6 <__fp_splitA+0xc>
    67d4:	86 95       	lsr	r24
    67d6:	71 05       	cpc	r23, r1
    67d8:	61 05       	cpc	r22, r1
    67da:	08 94       	sec
    67dc:	08 95       	ret

000067de <__fp_zero>:
    67de:	e8 94       	clt

000067e0 <__fp_szero>:
    67e0:	bb 27       	eor	r27, r27
    67e2:	66 27       	eor	r22, r22
    67e4:	77 27       	eor	r23, r23
    67e6:	cb 01       	movw	r24, r22
    67e8:	97 f9       	bld	r25, 7
    67ea:	08 95       	ret

000067ec <__mulsi3>:
    67ec:	db 01       	movw	r26, r22
    67ee:	8f 93       	push	r24
    67f0:	9f 93       	push	r25
    67f2:	0e 94 9a 34 	call	0x6934	; 0x6934 <__muluhisi3>
    67f6:	bf 91       	pop	r27
    67f8:	af 91       	pop	r26
    67fa:	a2 9f       	mul	r26, r18
    67fc:	80 0d       	add	r24, r0
    67fe:	91 1d       	adc	r25, r1
    6800:	a3 9f       	mul	r26, r19
    6802:	90 0d       	add	r25, r0
    6804:	b2 9f       	mul	r27, r18
    6806:	90 0d       	add	r25, r0
    6808:	11 24       	eor	r1, r1
    680a:	08 95       	ret

0000680c <__udivmodhi4>:
    680c:	aa 1b       	sub	r26, r26
    680e:	bb 1b       	sub	r27, r27
    6810:	51 e1       	ldi	r21, 0x11	; 17
    6812:	07 c0       	rjmp	.+14     	; 0x6822 <__udivmodhi4_ep>

00006814 <__udivmodhi4_loop>:
    6814:	aa 1f       	adc	r26, r26
    6816:	bb 1f       	adc	r27, r27
    6818:	a6 17       	cp	r26, r22
    681a:	b7 07       	cpc	r27, r23
    681c:	10 f0       	brcs	.+4      	; 0x6822 <__udivmodhi4_ep>
    681e:	a6 1b       	sub	r26, r22
    6820:	b7 0b       	sbc	r27, r23

00006822 <__udivmodhi4_ep>:
    6822:	88 1f       	adc	r24, r24
    6824:	99 1f       	adc	r25, r25
    6826:	5a 95       	dec	r21
    6828:	a9 f7       	brne	.-22     	; 0x6814 <__udivmodhi4_loop>
    682a:	80 95       	com	r24
    682c:	90 95       	com	r25
    682e:	bc 01       	movw	r22, r24
    6830:	cd 01       	movw	r24, r26
    6832:	08 95       	ret

00006834 <__divmodhi4>:
    6834:	97 fb       	bst	r25, 7
    6836:	07 2e       	mov	r0, r23
    6838:	16 f4       	brtc	.+4      	; 0x683e <__divmodhi4+0xa>
    683a:	00 94       	com	r0
    683c:	07 d0       	rcall	.+14     	; 0x684c <__divmodhi4_neg1>
    683e:	77 fd       	sbrc	r23, 7
    6840:	09 d0       	rcall	.+18     	; 0x6854 <__divmodhi4_neg2>
    6842:	0e 94 06 34 	call	0x680c	; 0x680c <__udivmodhi4>
    6846:	07 fc       	sbrc	r0, 7
    6848:	05 d0       	rcall	.+10     	; 0x6854 <__divmodhi4_neg2>
    684a:	3e f4       	brtc	.+14     	; 0x685a <__divmodhi4_exit>

0000684c <__divmodhi4_neg1>:
    684c:	90 95       	com	r25
    684e:	81 95       	neg	r24
    6850:	9f 4f       	sbci	r25, 0xFF	; 255
    6852:	08 95       	ret

00006854 <__divmodhi4_neg2>:
    6854:	70 95       	com	r23
    6856:	61 95       	neg	r22
    6858:	7f 4f       	sbci	r23, 0xFF	; 255

0000685a <__divmodhi4_exit>:
    685a:	08 95       	ret

0000685c <__udivmodsi4>:
    685c:	a1 e2       	ldi	r26, 0x21	; 33
    685e:	1a 2e       	mov	r1, r26
    6860:	aa 1b       	sub	r26, r26
    6862:	bb 1b       	sub	r27, r27
    6864:	fd 01       	movw	r30, r26
    6866:	0d c0       	rjmp	.+26     	; 0x6882 <__udivmodsi4_ep>

00006868 <__udivmodsi4_loop>:
    6868:	aa 1f       	adc	r26, r26
    686a:	bb 1f       	adc	r27, r27
    686c:	ee 1f       	adc	r30, r30
    686e:	ff 1f       	adc	r31, r31
    6870:	a2 17       	cp	r26, r18
    6872:	b3 07       	cpc	r27, r19
    6874:	e4 07       	cpc	r30, r20
    6876:	f5 07       	cpc	r31, r21
    6878:	20 f0       	brcs	.+8      	; 0x6882 <__udivmodsi4_ep>
    687a:	a2 1b       	sub	r26, r18
    687c:	b3 0b       	sbc	r27, r19
    687e:	e4 0b       	sbc	r30, r20
    6880:	f5 0b       	sbc	r31, r21

00006882 <__udivmodsi4_ep>:
    6882:	66 1f       	adc	r22, r22
    6884:	77 1f       	adc	r23, r23
    6886:	88 1f       	adc	r24, r24
    6888:	99 1f       	adc	r25, r25
    688a:	1a 94       	dec	r1
    688c:	69 f7       	brne	.-38     	; 0x6868 <__udivmodsi4_loop>
    688e:	60 95       	com	r22
    6890:	70 95       	com	r23
    6892:	80 95       	com	r24
    6894:	90 95       	com	r25
    6896:	9b 01       	movw	r18, r22
    6898:	ac 01       	movw	r20, r24
    689a:	bd 01       	movw	r22, r26
    689c:	cf 01       	movw	r24, r30
    689e:	08 95       	ret

000068a0 <__divmodsi4>:
    68a0:	05 2e       	mov	r0, r21
    68a2:	97 fb       	bst	r25, 7
    68a4:	1e f4       	brtc	.+6      	; 0x68ac <__divmodsi4+0xc>
    68a6:	00 94       	com	r0
    68a8:	0e 94 67 34 	call	0x68ce	; 0x68ce <__negsi2>
    68ac:	57 fd       	sbrc	r21, 7
    68ae:	07 d0       	rcall	.+14     	; 0x68be <__divmodsi4_neg2>
    68b0:	0e 94 2e 34 	call	0x685c	; 0x685c <__udivmodsi4>
    68b4:	07 fc       	sbrc	r0, 7
    68b6:	03 d0       	rcall	.+6      	; 0x68be <__divmodsi4_neg2>
    68b8:	4e f4       	brtc	.+18     	; 0x68cc <__divmodsi4_exit>
    68ba:	0c 94 67 34 	jmp	0x68ce	; 0x68ce <__negsi2>

000068be <__divmodsi4_neg2>:
    68be:	50 95       	com	r21
    68c0:	40 95       	com	r20
    68c2:	30 95       	com	r19
    68c4:	21 95       	neg	r18
    68c6:	3f 4f       	sbci	r19, 0xFF	; 255
    68c8:	4f 4f       	sbci	r20, 0xFF	; 255
    68ca:	5f 4f       	sbci	r21, 0xFF	; 255

000068cc <__divmodsi4_exit>:
    68cc:	08 95       	ret

000068ce <__negsi2>:
    68ce:	90 95       	com	r25
    68d0:	80 95       	com	r24
    68d2:	70 95       	com	r23
    68d4:	61 95       	neg	r22
    68d6:	7f 4f       	sbci	r23, 0xFF	; 255
    68d8:	8f 4f       	sbci	r24, 0xFF	; 255
    68da:	9f 4f       	sbci	r25, 0xFF	; 255
    68dc:	08 95       	ret

000068de <__tablejump2__>:
    68de:	ee 0f       	add	r30, r30
    68e0:	ff 1f       	adc	r31, r31
    68e2:	88 1f       	adc	r24, r24
    68e4:	8b bf       	out	0x3b, r24	; 59
    68e6:	07 90       	elpm	r0, Z+
    68e8:	f6 91       	elpm	r31, Z
    68ea:	e0 2d       	mov	r30, r0
    68ec:	1b be       	out	0x3b, r1	; 59
    68ee:	19 94       	eijmp

000068f0 <__ctzhi2>:
    68f0:	0e 94 dc 34 	call	0x69b8	; 0x69b8 <__ffshi2>
    68f4:	8a 95       	dec	r24
    68f6:	08 95       	ret

000068f8 <__mulhisi3>:
    68f8:	0e 94 84 34 	call	0x6908	; 0x6908 <__umulhisi3>
    68fc:	33 23       	and	r19, r19
    68fe:	12 f4       	brpl	.+4      	; 0x6904 <__mulhisi3+0xc>
    6900:	8a 1b       	sub	r24, r26
    6902:	9b 0b       	sbc	r25, r27
    6904:	0c 94 95 34 	jmp	0x692a	; 0x692a <__usmulhisi3_tail>

00006908 <__umulhisi3>:
    6908:	a2 9f       	mul	r26, r18
    690a:	b0 01       	movw	r22, r0
    690c:	b3 9f       	mul	r27, r19
    690e:	c0 01       	movw	r24, r0
    6910:	a3 9f       	mul	r26, r19
    6912:	70 0d       	add	r23, r0
    6914:	81 1d       	adc	r24, r1
    6916:	11 24       	eor	r1, r1
    6918:	91 1d       	adc	r25, r1
    691a:	b2 9f       	mul	r27, r18
    691c:	70 0d       	add	r23, r0
    691e:	81 1d       	adc	r24, r1
    6920:	11 24       	eor	r1, r1
    6922:	91 1d       	adc	r25, r1
    6924:	08 95       	ret

00006926 <__usmulhisi3>:
    6926:	0e 94 84 34 	call	0x6908	; 0x6908 <__umulhisi3>

0000692a <__usmulhisi3_tail>:
    692a:	b7 ff       	sbrs	r27, 7
    692c:	08 95       	ret
    692e:	82 1b       	sub	r24, r18
    6930:	93 0b       	sbc	r25, r19
    6932:	08 95       	ret

00006934 <__muluhisi3>:
    6934:	0e 94 84 34 	call	0x6908	; 0x6908 <__umulhisi3>
    6938:	a5 9f       	mul	r26, r21
    693a:	90 0d       	add	r25, r0
    693c:	b4 9f       	mul	r27, r20
    693e:	90 0d       	add	r25, r0
    6940:	a4 9f       	mul	r26, r20
    6942:	80 0d       	add	r24, r0
    6944:	91 1d       	adc	r25, r1
    6946:	11 24       	eor	r1, r1
    6948:	08 95       	ret

0000694a <__ashldi3>:
    694a:	0f 93       	push	r16
    694c:	08 30       	cpi	r16, 0x08	; 8
    694e:	90 f0       	brcs	.+36     	; 0x6974 <__ashldi3+0x2a>
    6950:	98 2f       	mov	r25, r24
    6952:	87 2f       	mov	r24, r23
    6954:	76 2f       	mov	r23, r22
    6956:	65 2f       	mov	r22, r21
    6958:	54 2f       	mov	r21, r20
    695a:	43 2f       	mov	r20, r19
    695c:	32 2f       	mov	r19, r18
    695e:	22 27       	eor	r18, r18
    6960:	08 50       	subi	r16, 0x08	; 8
    6962:	f4 cf       	rjmp	.-24     	; 0x694c <__ashldi3+0x2>
    6964:	22 0f       	add	r18, r18
    6966:	33 1f       	adc	r19, r19
    6968:	44 1f       	adc	r20, r20
    696a:	55 1f       	adc	r21, r21
    696c:	66 1f       	adc	r22, r22
    696e:	77 1f       	adc	r23, r23
    6970:	88 1f       	adc	r24, r24
    6972:	99 1f       	adc	r25, r25
    6974:	0a 95       	dec	r16
    6976:	b2 f7       	brpl	.-20     	; 0x6964 <__ashldi3+0x1a>
    6978:	0f 91       	pop	r16
    697a:	08 95       	ret

0000697c <__ashrdi3>:
    697c:	97 fb       	bst	r25, 7
    697e:	10 f8       	bld	r1, 0

00006980 <__lshrdi3>:
    6980:	16 94       	lsr	r1
    6982:	00 08       	sbc	r0, r0
    6984:	0f 93       	push	r16
    6986:	08 30       	cpi	r16, 0x08	; 8
    6988:	98 f0       	brcs	.+38     	; 0x69b0 <__lshrdi3+0x30>
    698a:	08 50       	subi	r16, 0x08	; 8
    698c:	23 2f       	mov	r18, r19
    698e:	34 2f       	mov	r19, r20
    6990:	45 2f       	mov	r20, r21
    6992:	56 2f       	mov	r21, r22
    6994:	67 2f       	mov	r22, r23
    6996:	78 2f       	mov	r23, r24
    6998:	89 2f       	mov	r24, r25
    699a:	90 2d       	mov	r25, r0
    699c:	f4 cf       	rjmp	.-24     	; 0x6986 <__lshrdi3+0x6>
    699e:	05 94       	asr	r0
    69a0:	97 95       	ror	r25
    69a2:	87 95       	ror	r24
    69a4:	77 95       	ror	r23
    69a6:	67 95       	ror	r22
    69a8:	57 95       	ror	r21
    69aa:	47 95       	ror	r20
    69ac:	37 95       	ror	r19
    69ae:	27 95       	ror	r18
    69b0:	0a 95       	dec	r16
    69b2:	aa f7       	brpl	.-22     	; 0x699e <__lshrdi3+0x1e>
    69b4:	0f 91       	pop	r16
    69b6:	08 95       	ret

000069b8 <__ffshi2>:
    69b8:	aa 27       	eor	r26, r26
    69ba:	81 11       	cpse	r24, r1
    69bc:	0c 94 e4 34 	jmp	0x69c8	; 0x69c8 <__loop_ffsqi2>
    69c0:	a8 e0       	ldi	r26, 0x08	; 8
    69c2:	89 2b       	or	r24, r25
    69c4:	d9 f7       	brne	.-10     	; 0x69bc <__ffshi2+0x4>
    69c6:	08 95       	ret

000069c8 <__loop_ffsqi2>:
    69c8:	a3 95       	inc	r26
    69ca:	86 95       	lsr	r24
    69cc:	e8 f7       	brcc	.-6      	; 0x69c8 <__loop_ffsqi2>
    69ce:	8a 2f       	mov	r24, r26
    69d0:	99 27       	eor	r25, r25
    69d2:	08 95       	ret

000069d4 <memcpy>:
    69d4:	fb 01       	movw	r30, r22
    69d6:	dc 01       	movw	r26, r24
    69d8:	02 c0       	rjmp	.+4      	; 0x69de <memcpy+0xa>
    69da:	01 90       	ld	r0, Z+
    69dc:	0d 92       	st	X+, r0
    69de:	41 50       	subi	r20, 0x01	; 1
    69e0:	50 40       	sbci	r21, 0x00	; 0
    69e2:	d8 f7       	brcc	.-10     	; 0x69da <memcpy+0x6>
    69e4:	08 95       	ret

000069e6 <_exit>:
    69e6:	f8 94       	cli

000069e8 <__stop_program>:
    69e8:	ff cf       	rjmp	.-2      	; 0x69e8 <__stop_program>
