Power Analyzer report for ECE385_FinalProj
Tue Apr 30 16:00:58 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Parallel Compilation
  3. Power Analyzer Summary
  4. Power Analyzer Settings
  5. Indeterminate Toggle Rates
  6. Operating Conditions Used
  7. Thermal Power Dissipation by Block
  8. Thermal Power Dissipation by Block Type
  9. Thermal Power Dissipation by Hierarchy
 10. Core Dynamic Thermal Power Dissipation by Clock Domain
 11. Current Drawn from Voltage Supplies Summary
 12. VCCIO Supply Current Drawn by I/O Bank
 13. VCCIO Supply Current Drawn by Voltage
 14. Confidence Metric Details
 15. Signal Activities
 16. Power Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.7%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------+
; Power Analyzer Summary                                                                    ;
+----------------------------------------+--------------------------------------------------+
; Power Analyzer Status                  ; Successful - Tue Apr 30 16:00:58 2019            ;
; Quartus Prime Version                  ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition      ;
; Revision Name                          ; ECE385_FinalProj                                 ;
; Top-level Entity Name                  ; toplevel                                         ;
; Family                                 ; Cyclone IV E                                     ;
; Device                                 ; EP4CE115F29C7                                    ;
; Power Models                           ; Final                                            ;
; Total Thermal Power Dissipation        ; 206.66 mW                                        ;
; Core Dynamic Thermal Power Dissipation ; 0.74 mW                                          ;
; Core Static Thermal Power Dissipation  ; 105.33 mW                                        ;
; I/O Thermal Power Dissipation          ; 100.59 mW                                        ;
; Power Estimation Confidence            ; Low: user provided insufficient toggle rate data ;
+----------------------------------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Power Analyzer Settings                                                                                                  ;
+------------------------------------------------------------------+---------------------------------------+---------------+
; Option                                                           ; Setting                               ; Default Value ;
+------------------------------------------------------------------+---------------------------------------+---------------+
; Use smart compilation                                            ; Off                                   ; Off           ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                                    ; On            ;
; Enable compact report table                                      ; Off                                   ; Off           ;
; Default Power Input I/O Toggle Rate                              ; 12.5%                                 ; 12.5%         ;
; Preset Cooling Solution                                          ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW ;               ;
; Board thermal model                                              ; None (CONSERVATIVE)                   ;               ;
; Default Power Toggle Rate                                        ; 12.5%                                 ; 12.5%         ;
; Use vectorless estimation                                        ; On                                    ; On            ;
; Use Input Files                                                  ; Off                                   ; Off           ;
; Filter Glitches in VCD File Reader                               ; On                                    ; On            ;
; Power Analyzer Report Signal Activity                            ; Off                                   ; Off           ;
; Power Analyzer Report Power Dissipation                          ; Off                                   ; Off           ;
; Device Power Characteristics                                     ; TYPICAL                               ; TYPICAL       ;
; Automatically Compute Junction Temperature                       ; On                                    ; On            ;
; Specified Junction Temperature                                   ; 25                                    ; 25            ;
; Ambient Temperature                                              ; 25                                    ; 25            ;
; Use Custom Cooling Solution                                      ; Off                                   ; Off           ;
; Board Temperature                                                ; 25                                    ; 25            ;
+------------------------------------------------------------------+---------------------------------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Indeterminate Toggle Rates                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------+-----------------------------+
; Node                                                                                                                 ; Reason                      ;
+----------------------------------------------------------------------------------------------------------------------+-----------------------------+
; vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll:auto_generated|wire_pll1_clk[0]                      ; No valid clock domain found ;
; finalproj_soc:nios_system|finalproj_soc_sdram_pll:sdram_pll|finalproj_soc_sdram_pll_altpll_lqa2:sd1|wire_pll7_clk[0] ; No valid clock domain found ;
; finalproj_soc:nios_system|finalproj_soc_sdram_pll:sdram_pll|finalproj_soc_sdram_pll_altpll_lqa2:sd1|wire_pll7_clk[1] ; No valid clock domain found ;
; KEY[1]                                                                                                               ; No valid clock domain found ;
; KEY[2]                                                                                                               ; No valid clock domain found ;
; KEY[3]                                                                                                               ; No valid clock domain found ;
; AUD_ADCDAT                                                                                                           ; No valid clock domain found ;
; AUD_ADCLRCK                                                                                                          ; No valid clock domain found ;
; OTG_INT                                                                                                              ; No valid clock domain found ;
; SRAM_DQ[0]                                                                                                           ; No valid clock domain found ;
; SRAM_DQ[1]                                                                                                           ; No valid clock domain found ;
; SRAM_DQ[2]                                                                                                           ; No valid clock domain found ;
; SRAM_DQ[3]                                                                                                           ; No valid clock domain found ;
; SRAM_DQ[4]                                                                                                           ; No valid clock domain found ;
; SRAM_DQ[5]                                                                                                           ; No valid clock domain found ;
; SRAM_DQ[6]                                                                                                           ; No valid clock domain found ;
; SRAM_DQ[7]                                                                                                           ; No valid clock domain found ;
; SRAM_DQ[8]                                                                                                           ; No valid clock domain found ;
; SRAM_DQ[9]                                                                                                           ; No valid clock domain found ;
; SRAM_DQ[10]                                                                                                          ; No valid clock domain found ;
; SRAM_DQ[11]                                                                                                          ; No valid clock domain found ;
; SRAM_DQ[12]                                                                                                          ; No valid clock domain found ;
; SRAM_DQ[13]                                                                                                          ; No valid clock domain found ;
; SRAM_DQ[14]                                                                                                          ; No valid clock domain found ;
; SRAM_DQ[15]                                                                                                          ; No valid clock domain found ;
; OTG_DATA[0]                                                                                                          ; No valid clock domain found ;
; OTG_DATA[1]                                                                                                          ; No valid clock domain found ;
; OTG_DATA[2]                                                                                                          ; No valid clock domain found ;
; OTG_DATA[3]                                                                                                          ; No valid clock domain found ;
; OTG_DATA[4]                                                                                                          ; No valid clock domain found ;
; OTG_DATA[5]                                                                                                          ; No valid clock domain found ;
; OTG_DATA[6]                                                                                                          ; No valid clock domain found ;
; OTG_DATA[7]                                                                                                          ; No valid clock domain found ;
; OTG_DATA[8]                                                                                                          ; No valid clock domain found ;
; OTG_DATA[9]                                                                                                          ; No valid clock domain found ;
; OTG_DATA[10]                                                                                                         ; No valid clock domain found ;
; OTG_DATA[11]                                                                                                         ; No valid clock domain found ;
; OTG_DATA[12]                                                                                                         ; No valid clock domain found ;
; OTG_DATA[13]                                                                                                         ; No valid clock domain found ;
; OTG_DATA[14]                                                                                                         ; No valid clock domain found ;
; OTG_DATA[15]                                                                                                         ; No valid clock domain found ;
; DRAM_DQ[0]                                                                                                           ; No valid clock domain found ;
; DRAM_DQ[1]                                                                                                           ; No valid clock domain found ;
; DRAM_DQ[2]                                                                                                           ; No valid clock domain found ;
; DRAM_DQ[3]                                                                                                           ; No valid clock domain found ;
; DRAM_DQ[4]                                                                                                           ; No valid clock domain found ;
; DRAM_DQ[5]                                                                                                           ; No valid clock domain found ;
; DRAM_DQ[6]                                                                                                           ; No valid clock domain found ;
; DRAM_DQ[7]                                                                                                           ; No valid clock domain found ;
; DRAM_DQ[8]                                                                                                           ; No valid clock domain found ;
; DRAM_DQ[9]                                                                                                           ; No valid clock domain found ;
; DRAM_DQ[10]                                                                                                          ; No valid clock domain found ;
; DRAM_DQ[11]                                                                                                          ; No valid clock domain found ;
; DRAM_DQ[12]                                                                                                          ; No valid clock domain found ;
; DRAM_DQ[13]                                                                                                          ; No valid clock domain found ;
; DRAM_DQ[14]                                                                                                          ; No valid clock domain found ;
; DRAM_DQ[15]                                                                                                          ; No valid clock domain found ;
; DRAM_DQ[16]                                                                                                          ; No valid clock domain found ;
; DRAM_DQ[17]                                                                                                          ; No valid clock domain found ;
; DRAM_DQ[18]                                                                                                          ; No valid clock domain found ;
; DRAM_DQ[19]                                                                                                          ; No valid clock domain found ;
; DRAM_DQ[20]                                                                                                          ; No valid clock domain found ;
; DRAM_DQ[21]                                                                                                          ; No valid clock domain found ;
; DRAM_DQ[22]                                                                                                          ; No valid clock domain found ;
; DRAM_DQ[23]                                                                                                          ; No valid clock domain found ;
; DRAM_DQ[24]                                                                                                          ; No valid clock domain found ;
; DRAM_DQ[25]                                                                                                          ; No valid clock domain found ;
; DRAM_DQ[26]                                                                                                          ; No valid clock domain found ;
; DRAM_DQ[27]                                                                                                          ; No valid clock domain found ;
; DRAM_DQ[28]                                                                                                          ; No valid clock domain found ;
; DRAM_DQ[29]                                                                                                          ; No valid clock domain found ;
; DRAM_DQ[30]                                                                                                          ; No valid clock domain found ;
; DRAM_DQ[31]                                                                                                          ; No valid clock domain found ;
; CLOCK_50                                                                                                             ; No valid clock domain found ;
; KEY[0]                                                                                                               ; No valid clock domain found ;
; AUD_DACLRCK                                                                                                          ; No valid clock domain found ;
; AUD_BCLK                                                                                                             ; No valid clock domain found ;
+----------------------------------------------------------------------------------------------------------------------+-----------------------------+


+-------------------------------------------------------------------------+
; Operating Conditions Used                                               ;
+---------------------------------------------+---------------------------+
; Setting                                     ; Value                     ;
+---------------------------------------------+---------------------------+
; Device power characteristics                ; Typical                   ;
;                                             ;                           ;
; Voltages                                    ;                           ;
;     VCCINT                                  ; 1.20 V                    ;
;     VCCA                                    ; 2.50 V                    ;
;     VCCD                                    ; 1.20 V                    ;
;     2.5 V I/O Standard                      ; 2.5 V                     ;
;                                             ;                           ;
; Auto computed junction temperature          ; 26.3 degrees Celsius      ;
;     Ambient temperature                     ; 25.0 degrees Celsius      ;
;     Junction-to-Case thermal resistance     ; 3.90 degrees Celsius/Watt ;
;     Case-to-Heat Sink thermal resistance    ; 0.10 degrees Celsius/Watt ;
;     Heat Sink-to-Ambient thermal resistance ; 2.50 degrees Celsius/Watt ;
;                                             ;                           ;
; Board model used                            ; None                      ;
+---------------------------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Thermal Power Dissipation by Block                                                                                                           ;
+------------+------------+---------------------+-----------------------------+--------------------------------+-------------------------------+
; Block Name ; Block Type ; Total Thermal Power ; Block Thermal Dynamic Power ; Block Thermal Static Power (1) ; Routing Thermal Dynamic Power ;
+------------+------------+---------------------+-----------------------------+--------------------------------+-------------------------------+
(1) The "Thermal Power Dissipation by Block" Table has been hidden. To show this table, please select the "Write power dissipation by block to report file" option under "PowerPlay Power Analyzer Settings".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Thermal Power Dissipation by Block Type                                                                                                                                                                            ;
+---------------------+-----------------------------------+-----------------------------+--------------------------------+-------------------------------+-----------------------------------------------------------+
; Block Type          ; Total Thermal Power by Block Type ; Block Thermal Dynamic Power ; Block Thermal Static Power (1) ; Routing Thermal Dynamic Power ; Block Average Toggle Rate (millions of transitions / sec) ;
+---------------------+-----------------------------------+-----------------------------+--------------------------------+-------------------------------+-----------------------------------------------------------+
; JTAG                ; 0.01 mW                           ; 0.00 mW                     ; --                             ; 0.01 mW                       ;    6.875                                                  ;
; M9K                 ; 0.00 mW                           ; 0.00 mW                     ; --                             ; 0.00 mW                       ;    0.038                                                  ;
; Combinational cell  ; 0.08 mW                           ; 0.05 mW                     ; --                             ; 0.02 mW                       ;    0.072                                                  ;
; Clock control block ; 0.43 mW                           ; 0.00 mW                     ; --                             ; 0.43 mW                       ;    1.333                                                  ;
; Register cell       ; 0.22 mW                           ; 0.14 mW                     ; --                             ; 0.08 mW                       ;    0.120                                                  ;
; I/O register        ; 0.00 mW                           ; 0.00 mW                     ; --                             ; 0.00 mW                       ;    0.000                                                  ;
; I/O                 ; 70.59 mW                          ; 0.08 mW                     ; 70.52 mW                       ; 0.00 mW                       ;    0.121                                                  ;
+---------------------+-----------------------------------+-----------------------------+--------------------------------+-------------------------------+-----------------------------------------------------------+
(1) The "Block Thermal Static Power" for all block types except Pins and the Voltage Regulator, if one exists, is part of the "Core Static Thermal Power Dissipation" value found on the PowerPlay Power Analyzer-->Summary report panel. The "Core Static Thermal Power Dissipation" also contains the thermal static power dissipated by the routing.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Thermal Power Dissipation by Hierarchy                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Compilation Hierarchy Node                                                                                                               ; Total Thermal Power by Hierarchy (1) ; Block Thermal Dynamic Power (1) ; Block Thermal Static Power (1)(2) ; Routing Thermal Dynamic Power (1) ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |toplevel                                                                                                                                ; 71.33 mW (71.03 mW)                  ; 0.27 mW (0.08 mW)               ; 70.52 mW (70.52 mW)               ; 0.55 mW (0.44 mW)                 ; |toplevel                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;     |hard_block:auto_generated_inst                                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|hard_block:auto_generated_inst                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     |sld_hub:auto_hub                                                                                                                    ; 0.14 mW (0.00 mW)                    ; 0.10 mW (0.00 mW)               ; --                                ; 0.05 mW (0.00 mW)                 ; |toplevel|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;         |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric ; 0.14 mW (0.00 mW)                    ; 0.10 mW (0.00 mW)               ; --                                ; 0.05 mW (0.00 mW)                 ; |toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                                          ;
;             |alt_sld_fab:instrumentation_fabric                                                                                          ; 0.14 mW (0.00 mW)                    ; 0.10 mW (0.00 mW)               ; --                                ; 0.05 mW (0.00 mW)                 ; |toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                                       ;
;                 |alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                     ; 0.14 mW (0.01 mW)                    ; 0.10 mW (0.01 mW)               ; --                                ; 0.05 mW (0.00 mW)                 ; |toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                                   ;
;                     |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                         ; 0.14 mW (0.00 mW)                    ; 0.09 mW (0.00 mW)               ; --                                ; 0.04 mW (0.00 mW)                 ; |toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                       ;
;                         |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                    ; 0.14 mW (0.10 mW)                    ; 0.09 mW (0.06 mW)               ; --                                ; 0.04 mW (0.03 mW)                 ; |toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                          ;
;                             |sld_rom_sr:hub_info_reg                                                                                     ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                  ;
;                             |sld_shadow_jsm:shadow_jsm                                                                                   ; 0.03 mW (0.03 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                ;
;         |sld_jtag_interface_mod:\jtag_interface_mod_gen:device_family_mod_inst                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|sld_hub:auto_hub|sld_jtag_interface_mod:\jtag_interface_mod_gen:device_family_mod_inst                                                                                                                                                                                                                                                                                                                                                                                    ;
;     |sprite_blue:b1                                                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|sprite_blue:b1                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     |color_mapper:col                                                                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|color_mapper:col                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;         |frameRAM_blue:b                                                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|color_mapper:col|frameRAM_blue:b                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;             |altsyncram:mem_rtl_0                                                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|color_mapper:col|frameRAM_blue:b|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;                 |altsyncram_j981:auto_generated                                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|color_mapper:col|frameRAM_blue:b|altsyncram:mem_rtl_0|altsyncram_j981:auto_generated                                                                                                                                                                                                                                                                                                                                                                                      ;
;         |frameRAM_green:g                                                                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|color_mapper:col|frameRAM_green:g                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;             |altsyncram:mem_rtl_0                                                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|color_mapper:col|frameRAM_green:g|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;                 |altsyncram_fi81:auto_generated                                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|color_mapper:col|frameRAM_green:g|altsyncram:mem_rtl_0|altsyncram_fi81:auto_generated                                                                                                                                                                                                                                                                                                                                                                                     ;
;         |frameRAM_orange:o                                                                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|color_mapper:col|frameRAM_orange:o                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;             |altsyncram:mem_rtl_0                                                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|color_mapper:col|frameRAM_orange:o|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;                 |altsyncram_kk81:auto_generated                                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|color_mapper:col|frameRAM_orange:o|altsyncram:mem_rtl_0|altsyncram_kk81:auto_generated                                                                                                                                                                                                                                                                                                                                                                                    ;
;         |frameRAM_red:r                                                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|color_mapper:col|frameRAM_red:r                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;             |altsyncram:mem_rtl_0                                                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|color_mapper:col|frameRAM_red:r|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;                 |altsyncram_te81:auto_generated                                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|color_mapper:col|frameRAM_red:r|altsyncram:mem_rtl_0|altsyncram_te81:auto_generated                                                                                                                                                                                                                                                                                                                                                                                       ;
;         |frameRAM_yellow:y                                                                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|color_mapper:col|frameRAM_yellow:y                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;             |altsyncram:mem_rtl_0                                                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|color_mapper:col|frameRAM_yellow:y|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;                 |altsyncram_il81:auto_generated                                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|color_mapper:col|frameRAM_yellow:y|altsyncram:mem_rtl_0|altsyncram_il81:auto_generated                                                                                                                                                                                                                                                                                                                                                                                    ;
;     |counter:ctr_onesec_top                                                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|counter:ctr_onesec_top                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     |counter:ctr_player                                                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|counter:ctr_player                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     |sprite_green:g1                                                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|sprite_green:g1                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;     |HexDriver:hex_inst_4                                                                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|HexDriver:hex_inst_4                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     |HexDriver:hex_inst_5                                                                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|HexDriver:hex_inst_5                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     |HexDriver:hex_inst_6                                                                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|HexDriver:hex_inst_6                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     |HexDriver:hex_inst_7                                                                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|HexDriver:hex_inst_7                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     |hpi_io_intf:hpi_io_inst                                                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|hpi_io_intf:hpi_io_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     |music_statemachine:msm                                                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|music_statemachine:msm                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         |audio_interface:audint                                                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|music_statemachine:msm|audio_interface:audint                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;         |counter:ctr                                                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|music_statemachine:msm|counter:ctr                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         |sram_reader:rdr                                                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|music_statemachine:msm|sram_reader:rdr                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;             |tristate:ts0                                                                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|music_statemachine:msm|sram_reader:rdr|tristate:ts0                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     |finalproj_soc:nios_system                                                                                                           ; 0.16 mW (0.00 mW)                    ; 0.10 mW (0.00 mW)               ; --                                ; 0.06 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         |finalproj_soc_jtag_uart_0:jtag_uart_0                                                                                           ; 0.05 mW (0.00 mW)                    ; 0.04 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                                                           ;
;             |alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic                                                               ; 0.05 mW (0.05 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                             ;
;                 |sld_jtag_endpoint_adapter:inst                                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst                                                                                                                                                                                                                                                                                                              ;
;             |finalproj_soc_jtag_uart_0_scfifo_r:the_finalproj_soc_jtag_uart_0_scfifo_r                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_r:the_finalproj_soc_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                                                 ;
;                 |scfifo:rfifo                                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_r:the_finalproj_soc_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                    ;
;                     |scfifo_jr21:auto_generated                                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_r:the_finalproj_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                                                         ;
;                         |a_dpfifo_l011:dpfifo                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_r:the_finalproj_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                                                    ;
;                             |a_fefifo_7cf:fifo_state                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_r:the_finalproj_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                            ;
;                                 |cntr_do7:count_usedw                                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_r:the_finalproj_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                                                       ;
;                             |altsyncram_nio1:FIFOram                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_r:the_finalproj_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                                                            ;
;                             |cntr_1ob:rd_ptr_count                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_r:the_finalproj_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                                              ;
;                             |cntr_1ob:wr_ptr                                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_r:the_finalproj_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                                                    ;
;             |finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                                                 ;
;                 |scfifo:wfifo                                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                    ;
;                     |scfifo_jr21:auto_generated                                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                                                         ;
;                         |a_dpfifo_l011:dpfifo                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                                                    ;
;                             |a_fefifo_7cf:fifo_state                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                            ;
;                                 |cntr_do7:count_usedw                                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                                                       ;
;                             |altsyncram_nio1:FIFOram                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                                                            ;
;                             |cntr_1ob:rd_ptr_count                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                                              ;
;                             |cntr_1ob:wr_ptr                                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                                                    ;
;         |finalproj_soc_keycode:keycode                                                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_keycode:keycode                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         |finalproj_soc_mm_interconnect_0:mm_interconnect_0                                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                               ;
;             |finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                                                                                                           ;
;             |finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                                                                                                                                       ;
;             |finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                                                                                                                                                       ;
;             |finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                                                                                                                                                       ;
;             |finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                                                                                                                                                                                       ;
;             |finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                                                                                                                                                                                       ;
;             |finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                                                                                                                                                                                       ;
;             |finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                                                                                                                                                                                       ;
;             |finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                                                                                                                                                                                                       ;
;             |finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                                                                                                                                                                                                       ;
;             |finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                                                                                                                                                                                                                       ;
;             |finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                                                                                                                                                                                                                       ;
;             |finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                                                                                                                                                                                                                                                       ;
;             |finalproj_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                           ;
;             |finalproj_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                                   ;
;             |finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                                                       ;
;                 |altera_merlin_arbitrator:arb                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                          ;
;             |finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                                                                                                                       ;
;                 |altera_merlin_arbitrator:arb                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                          ;
;             |finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                                                                                                                                                                                       ;
;                 |altera_merlin_arbitrator:arb                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                          ;
;             |finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                                                                                                                                                                                                       ;
;                 |altera_merlin_arbitrator:arb                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                          ;
;             |finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                                                                                                                                                                                                                                                                                       ;
;                 |altera_merlin_arbitrator:arb                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                          ;
;             |altera_avalon_st_handshake_clock_crosser:crosser                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                                              ;
;                 |altera_avalon_st_clock_crosser:clock_xer                                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                     ;
;                     |altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                ;
;                     |altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_001                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                                                          ;
;                 |altera_avalon_st_clock_crosser:clock_xer                                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                 ;
;                     |altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                            ;
;                     |altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                            ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_002                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                                                                          ;
;                 |altera_avalon_st_clock_crosser:clock_xer                                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                 ;
;                     |altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                            ;
;                     |altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                            ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_003                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                                                                          ;
;                 |altera_avalon_st_clock_crosser:clock_xer                                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                 ;
;                     |altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                            ;
;                     |altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                            ;
;             |altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                                                                                                                                                                                                 ;
;             |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                            ;
;             |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                                       ;
;             |altera_merlin_slave_agent:keycode_s1_agent                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                                                                                                                                                                                                                                    ;
;             |altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                               ;
;             |altera_merlin_slave_translator:keycode_s1_translator                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                                                                                                                                                                                                                          ;
;             |altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                                                     ;
;             |altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                                                           ;
;             |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                                  ;
;             |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                             ;
;             |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                                        ;
;             |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                                                                              ;
;             |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                                                    ;
;             |altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                                                                                                                           ;
;             |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                      ;
;             |altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                                                 ;
;             |altera_merlin_slave_agent:otg_hpi_address_s1_agent                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent                                                                                                                                                                                                                                                                                                                                            ;
;             |altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                       ;
;             |altera_merlin_slave_translator:otg_hpi_address_s1_translator                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator                                                                                                                                                                                                                                                                                                                                  ;
;             |altera_merlin_slave_agent:otg_hpi_cs_s1_agent                                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent                                                                                                                                                                                                                                                                                                                                                 ;
;             |altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                            ;
;             |altera_merlin_slave_translator:otg_hpi_cs_s1_translator                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator                                                                                                                                                                                                                                                                                                                                       ;
;             |altera_merlin_slave_agent:otg_hpi_data_s1_agent                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent                                                                                                                                                                                                                                                                                                                                               ;
;             |altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                          ;
;             |altera_merlin_slave_translator:otg_hpi_data_s1_translator                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator                                                                                                                                                                                                                                                                                                                                     ;
;             |altera_merlin_slave_agent:otg_hpi_r_s1_agent                                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent                                                                                                                                                                                                                                                                                                                                                  ;
;             |altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                             ;
;             |altera_merlin_slave_translator:otg_hpi_r_s1_translator                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator                                                                                                                                                                                                                                                                                                                                        ;
;             |altera_merlin_slave_agent:otg_hpi_reset_s1_agent                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent                                                                                                                                                                                                                                                                                                                                              ;
;             |altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                         ;
;             |altera_merlin_slave_translator:otg_hpi_reset_s1_translator                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator                                                                                                                                                                                                                                                                                                                                    ;
;             |altera_merlin_slave_agent:otg_hpi_w_s1_agent                                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent                                                                                                                                                                                                                                                                                                                                                  ;
;             |altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                             ;
;             |altera_merlin_slave_translator:otg_hpi_w_s1_translator                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator                                                                                                                                                                                                                                                                                                                                        ;
;             |finalproj_soc_mm_interconnect_0_router:router                                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                                 ;
;             |finalproj_soc_mm_interconnect_0_router_001:router_001                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                                         ;
;             |finalproj_soc_mm_interconnect_0_router_002:router_002                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                                                                                                         ;
;             |finalproj_soc_mm_interconnect_0_router_003:router_003                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                                                                                                                                         ;
;             |finalproj_soc_mm_interconnect_0_router_003:router_004                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_003:router_004                                                                                                                                                                                                                                                                                                                                         ;
;             |finalproj_soc_mm_interconnect_0_router_003:router_005                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_003:router_005                                                                                                                                                                                                                                                                                                                                         ;
;             |finalproj_soc_mm_interconnect_0_router_003:router_006                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_003:router_006                                                                                                                                                                                                                                                                                                                                         ;
;             |finalproj_soc_mm_interconnect_0_router_003:router_007                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_003:router_007                                                                                                                                                                                                                                                                                                                                         ;
;             |finalproj_soc_mm_interconnect_0_router_002:router_008                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_002:router_008                                                                                                                                                                                                                                                                                                                                         ;
;             |finalproj_soc_mm_interconnect_0_router_002:router_009                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_002:router_009                                                                                                                                                                                                                                                                                                                                         ;
;             |finalproj_soc_mm_interconnect_0_router_002:router_010                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_002:router_010                                                                                                                                                                                                                                                                                                                                         ;
;             |finalproj_soc_mm_interconnect_0_router_002:router_011                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_002:router_011                                                                                                                                                                                                                                                                                                                                         ;
;             |finalproj_soc_mm_interconnect_0_router_002:router_012                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_002:router_012                                                                                                                                                                                                                                                                                                                                         ;
;             |finalproj_soc_mm_interconnect_0_router_002:router_013                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_002:router_013                                                                                                                                                                                                                                                                                                                                         ;
;             |finalproj_soc_mm_interconnect_0_router_002:router_014                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_002:router_014                                                                                                                                                                                                                                                                                                                                         ;
;             |finalproj_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                                                                   ;
;             |finalproj_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                                                                                                                                                                                                                   ;
;             |finalproj_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                                                                                                                                                                                                                   ;
;             |finalproj_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005                                                                                                                                                                                                                                                                                                                                   ;
;             |finalproj_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                               ;
;                 |altera_merlin_arbitrator:arb                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                  ;
;             |finalproj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                                       ;
;                 |altera_merlin_arbitrator:arb                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                          ;
;             |altera_merlin_slave_agent:sdram_pll_pll_slave_agent                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent                                                                                                                                                                                                                                                                                                                                           ;
;             |altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                      ;
;             |altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                                                                                                                                                                                                                 ;
;             |altera_merlin_slave_agent:sdram_s1_agent                                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                                                                      ;
;             |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                               ;
;             |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                 ;
;             |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                                                                    ;
;             |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                               ;
;             |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                                                                          ;
;         |finalproj_soc_nios2_gen2_0:nios2_gen2_0                                                                                         ; 0.11 mW (0.00 mW)                    ; 0.06 mW (0.00 mW)               ; --                                ; 0.05 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                                                         ;
;             |finalproj_soc_nios2_gen2_0_cpu:cpu                                                                                          ; 0.11 mW (0.00 mW)                    ; 0.06 mW (0.00 mW)               ; --                                ; 0.05 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                      ;
;                 |finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                                                 ;
;                     |altsyncram:the_altsyncram                                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                       ;
;                         |altsyncram_6mc1:auto_generated                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                                                        ;
;                 |finalproj_soc_nios2_gen2_0_cpu_register_bank_b_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_b                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_register_bank_b_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                                                 ;
;                     |altsyncram:the_altsyncram                                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_register_bank_b_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                       ;
;                         |altsyncram_6mc1:auto_generated                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_register_bank_b_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                                                        ;
;                 |finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci                                   ; 0.11 mW (0.00 mW)                    ; 0.06 mW (0.00 mW)               ; --                                ; 0.05 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                                                ;
;                     |finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper           ; 0.07 mW (0.00 mW)                    ; 0.05 mW (0.00 mW)               ; --                                ; 0.02 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                                      ;
;                         |sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy                                                                                                ;
;                             |sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst                                               ;
;                                 |sld_jtag_endpoint_adapter:jtag_signal_adapter                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter ;
;                         |finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk                                                              ;
;                             |altera_std_synchronizer:the_altera_std_synchronizer3                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3         ;
;                             |altera_std_synchronizer:the_altera_std_synchronizer4                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4         ;
;                         |finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck               ; 0.07 mW (0.06 mW)                    ; 0.05 mW (0.04 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck                                                                    ;
;                             |altera_std_synchronizer:the_altera_std_synchronizer1                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1               ;
;                             |altera_std_synchronizer:the_altera_std_synchronizer2                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2               ;
;                     |finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                                            ;
;                     |finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break                   ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                              ;
;                     |finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                              ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                          ;
;                     |finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace                                                                                                                                                                            ;
;                     |finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo                                                                                                                                                                                ;
;                     |finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                                    ;
;                         |finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram                                                                                   ;
;                             |altsyncram:the_altsyncram                                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                         ;
;                                 |altsyncram_ac71:auto_generated                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                          ;
;         |finalproj_soc_onchip_memory2_0:onchip_memory2_0                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                                                 ;
;             |altsyncram:the_altsyncram                                                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                       ;
;                 |altsyncram_qdh1:auto_generated                                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_qdh1:auto_generated                                                                                                                                                                                                                                                                                                                                        ;
;         |finalproj_soc_otg_hpi_address:otg_hpi_address                                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_otg_hpi_address:otg_hpi_address                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         |finalproj_soc_otg_hpi_cs:otg_hpi_cs                                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_otg_hpi_cs:otg_hpi_cs                                                                                                                                                                                                                                                                                                                                                                                                             ;
;         |finalproj_soc_otg_hpi_data:otg_hpi_data                                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_otg_hpi_data:otg_hpi_data                                                                                                                                                                                                                                                                                                                                                                                                         ;
;         |finalproj_soc_otg_hpi_cs:otg_hpi_r                                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_otg_hpi_cs:otg_hpi_r                                                                                                                                                                                                                                                                                                                                                                                                              ;
;         |finalproj_soc_otg_hpi_cs:otg_hpi_reset                                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_otg_hpi_cs:otg_hpi_reset                                                                                                                                                                                                                                                                                                                                                                                                          ;
;         |finalproj_soc_otg_hpi_cs:otg_hpi_w                                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_otg_hpi_cs:otg_hpi_w                                                                                                                                                                                                                                                                                                                                                                                                              ;
;         |altera_reset_controller:rst_controller                                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                          ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                           ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                               ;
;         |altera_reset_controller:rst_controller_001                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                      ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                       ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                           ;
;         |altera_reset_controller:rst_controller_002                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                                                                      ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                           ;
;         |finalproj_soc_sdram:sdram                                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_sdram:sdram                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;             |finalproj_soc_sdram_input_efifo_module:the_finalproj_soc_sdram_input_efifo_module                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_sdram:sdram|finalproj_soc_sdram_input_efifo_module:the_finalproj_soc_sdram_input_efifo_module                                                                                                                                                                                                                                                                                                                                     ;
;         |finalproj_soc_sdram_pll:sdram_pll                                                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_sdram_pll:sdram_pll                                                                                                                                                                                                                                                                                                                                                                                                               ;
;             |finalproj_soc_sdram_pll_altpll_lqa2:sd1                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_sdram_pll:sdram_pll|finalproj_soc_sdram_pll_altpll_lqa2:sd1                                                                                                                                                                                                                                                                                                                                                                       ;
;             |finalproj_soc_sdram_pll_stdsync_sv6:stdsync2                                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_sdram_pll:sdram_pll|finalproj_soc_sdram_pll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                                                                  ;
;                 |finalproj_soc_sdram_pll_dffpipe_l2c:dffpipe3                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|finalproj_soc:nios_system|finalproj_soc_sdram_pll:sdram_pll|finalproj_soc_sdram_pll_stdsync_sv6:stdsync2|finalproj_soc_sdram_pll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                                                     ;
;     |sprite_orange:o1                                                                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|sprite_orange:o1                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     |player:p                                                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|player:p                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     |sprite_red:r1                                                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|sprite_red:r1                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     |RNG2:rng                                                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|RNG2:rng                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     |scoring:sc                                                                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|scoring:sc                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     |vga_clk:vga_clk_instance                                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|vga_clk:vga_clk_instance                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;         |altpll:altpll_component                                                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|vga_clk:vga_clk_instance|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;             |vga_clk_altpll:auto_generated                                                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll:auto_generated                                                                                                                                                                                                                                                                                                                                                                                            ;
;     |VGA_controller:vga_controller_instance                                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|VGA_controller:vga_controller_instance                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     |sprite_yellow:y1                                                                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |toplevel|sprite_yellow:y1                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
(1) Value in parentheses is the power consumed at that level of hierarchy. Value not in parentheses is the power consumed at that level of hierarchy plus the power consumed by all levels of hierarchy below it.

(2) The "Block Thermal Static Power" for all levels of hierarchy except the top-level hierarchy is part of the "Core Static Thermal Power Dissipation" value found on the PowerPlay Power Analyzer-->Summary report panel. The "Core Static Thermal Power Dissipation" also contains the thermal static power dissipated by the routing.


+------------------------------------------------------------------------+
; Core Dynamic Thermal Power Dissipation by Clock Domain                 ;
+---------------------+-----------------------+--------------------------+
; Clock Domain        ; Clock Frequency (MHz) ; Total Core Dynamic Power ;
+---------------------+-----------------------+--------------------------+
; altera_reserved_tck ; 10.00                 ; 0.74                     ;
; No clock domain     ; 0.00                  ; 0.00                     ;
+---------------------+-----------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Current Drawn from Voltage Supplies Summary                                                                                        ;
+----------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; Voltage Supply ; Total Current Drawn (1) ; Dynamic Current Drawn (1) ; Static Current Drawn (1) ; Minimum Power Supply Current (2) ;
+----------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; VCCINT         ; 64.54 mA                ; 0.63 mA                   ; 63.92 mA                 ; 64.54 mA                         ;
; VCCIO          ; 12.82 mA                ; 0.02 mA                   ; 12.79 mA                 ; 12.82 mA                         ;
; VCCA           ; 36.11 mA                ; 0.00 mA                   ; 36.11 mA                 ; 36.11 mA                         ;
; VCCD           ; 5.80 mA                 ; 0.00 mA                   ; 5.80 mA                  ; 5.80 mA                          ;
+----------------+-------------------------+---------------------------+--------------------------+----------------------------------+
(1) Currents reported in columns "Total Current Drawn", "Dynamic Current Drawn", and "Static Current Drawn" are sufficient for user operation of the device.  
(2) Currents reported in column "Minimum Power Supply Current" are sufficient for power-up, configuration, and user operation of the device.


+-----------------------------------------------------------------------------------------------+
; VCCIO Supply Current Drawn by I/O Bank                                                        ;
+----------+---------------+---------------------+-----------------------+----------------------+
; I/O Bank ; VCCIO Voltage ; Total Current Drawn ; Dynamic Current Drawn ; Static Current Drawn ;
+----------+---------------+---------------------+-----------------------+----------------------+
; 1        ; 2.5V          ; 1.64 mA             ; 0.02 mA               ; 1.62 mA              ;
; 2        ; 2.5V          ; 1.69 mA             ; 0.00 mA               ; 1.69 mA              ;
; 3        ; 2.5V          ; 1.61 mA             ; 0.00 mA               ; 1.61 mA              ;
; 4        ; 2.5V          ; 1.63 mA             ; 0.00 mA               ; 1.63 mA              ;
; 5        ; 2.5V          ; 1.56 mA             ; 0.00 mA               ; 1.56 mA              ;
; 6        ; 2.5V          ; 1.53 mA             ; 0.00 mA               ; 1.53 mA              ;
; 7        ; 2.5V          ; 1.51 mA             ; 0.00 mA               ; 1.51 mA              ;
; 8        ; 2.5V          ; 1.64 mA             ; 0.00 mA               ; 1.64 mA              ;
+----------+---------------+---------------------+-----------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; VCCIO Supply Current Drawn by Voltage                                                                                             ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; VCCIO Voltage ; Total Current Drawn (1) ; Dynamic Current Drawn (1) ; Static Current Drawn (1) ; Minimum Power Supply Current (2) ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; 2.5V          ; 12.82 mA                ; 0.02 mA                   ; 12.79 mA                 ; 12.82 mA                         ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
(1) Currents reported in columns "Total Current Drawn", "Dynamic Current Drawn", and "Static Current Drawn" are sufficient for user operation of the device.  
(2) Currents reported in column "Minimum Power Supply Current" are sufficient for power-up, configuration, and user operation of the device.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Confidence Metric Details                                                                                                                           ;
+----------------------------------------------------------------------------------------+--------------+-------------+---------------+---------------+
; Data Source                                                                            ; Total        ; Pin         ; Registered    ; Combinational ;
+----------------------------------------------------------------------------------------+--------------+-------------+---------------+---------------+
; Simulation (from file)                                                                 ;              ;             ;               ;               ;
;     -- Number of signals with Toggle Rate from Simulation                              ; 0 (0.0%)     ; 0 (0.0%)    ; 0 (0.0%)      ; 0 (0.0%)      ;
;     -- Number of signals with Static Probability from Simulation                       ; 0 (0.0%)     ; 0 (0.0%)    ; 0 (0.0%)      ; 0 (0.0%)      ;
;                                                                                        ;              ;             ;               ;               ;
; Node, entity or clock assignment                                                       ;              ;             ;               ;               ;
;     -- Number of signals with Toggle Rate from Node, entity or clock assignment        ; 1 (0.0%)     ; 1 (0.3%)    ; 0 (0.0%)      ; 0 (0.0%)      ;
;     -- Number of signals with Static Probability from Node, entity or clock assignment ; 1 (0.0%)     ; 1 (0.3%)    ; 0 (0.0%)      ; 0 (0.0%)      ;
;                                                                                        ;              ;             ;               ;               ;
; Vectorless estimation                                                                  ;              ;             ;               ;               ;
;     -- Number of signals with Toggle Rate from Vectorless estimation                   ; 7905 (99.0%) ; 213 (72.9%) ; 2641 (100.0%) ; 5051 (99.9%)  ;
;     -- Number of signals with Zero toggle rate, from Vectorless estimation             ; 506 (6.3%)   ; 51 (17.5%)  ; 153 (5.8%)    ; 302 (6.0%)    ;
;     -- Number of signals with Static Probability from Vectorless estimation            ; 7905 (99.0%) ; 213 (72.9%) ; 2641 (100.0%) ; 5051 (99.9%)  ;
;                                                                                        ;              ;             ;               ;               ;
; Default assignment                                                                     ;              ;             ;               ;               ;
;     -- Number of signals with Toggle Rate from Default assignment                      ; 2 (0.0%)     ; 2 (0.7%)    ; 0 (0.0%)      ; 0 (0.0%)      ;
;     -- Number of signals with Static Probability from Default assignment               ; 81 (1.0%)    ; 78 (26.7%)  ; 0 (0.0%)      ; 3 (0.1%)      ;
;                                                                                        ;              ;             ;               ;               ;
; Assumed 0                                                                              ;              ;             ;               ;               ;
;     -- Number of signals with Toggle Rate assumed 0                                    ; 79 (1.0%)    ; 76 (26.0%)  ; 0 (0.0%)      ; 3 (0.1%)      ;
+----------------------------------------------------------------------------------------+--------------+-------------+---------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Activities                                                                                                                           ;
+--------+------+---------------------------------------------+-------------------------+--------------------+--------------------------------+
; Signal ; Type ; Toggle Rate (millions of transitions / sec) ; Toggle Rate Data Source ; Static Probability ; Static Probability Data Source ;
+--------+------+---------------------------------------------+-------------------------+--------------------+--------------------------------+
(1) The "Signal Activity" Table has been hidden. To show this table, please select the "Write signal activities to report file" option under "PowerPlay Power Analyzer Settings".


+-------------------------+
; Power Analyzer Messages ;
+-------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Power Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Tue Apr 30 16:00:44 2019
Info: Command: quartus_pow --read_settings_files=off --write_settings_files=off ECE385_FinalProj -c ECE385_FinalProj
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'finalproj_soc/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'finalproj_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.sdc'
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register scoring:sc|score_2[0] is being clocked by CLOCK_50
Warning (332060): Node: counter:ctr_player|clk_out was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register player:p|player_flag is being clocked by counter:ctr_player|clk_out
Warning (332060): Node: counter:ctr_onesec_top|clk_out was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register counter:ctr_player|clk_out is being clocked by counter:ctr_onesec_top|clk_out
Warning (332060): Node: music_statemachine:msm|audio_interface:audint|i2c_counter[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register counter:ctr_onesec_top|clk_out is being clocked by music_statemachine:msm|audio_interface:audint|i2c_counter[2]
Warning (332060): Node: music_statemachine:msm|audio_interface:audint|i2c_counter[9] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register music_statemachine:msm|audio_interface:audint|word_count[0] is being clocked by music_statemachine:msm|audio_interface:audint|i2c_counter[9]
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: nios_system|sdram_pll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: nios_system|sdram_pll|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (223000): Starting Vectorless Power Activity Estimation
Warning (222013): Relative toggle rates could not be calculated because no clock domain could be identified for some nodes
Info (223001): Completed Vectorless Power Activity Estimation
Info (218000): Using Advanced I/O Power to simulate I/O buffers with the specified board trace model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (215049): Average toggle rate for this design is 0.093 millions of transitions / sec
Info (215031): Total thermal power estimate for the design is 206.66 mW
Info: Quartus Prime Power Analyzer was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 4917 megabytes
    Info: Processing ended: Tue Apr 30 16:00:58 2019
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:14


