Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May  3 13:42:34 2024
| Host         : Giorgio running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file firConvolutionOperationChaining_top_timing_summary_routed.rpt -pb firConvolutionOperationChaining_top_timing_summary_routed.pb -rpx firConvolutionOperationChaining_top_timing_summary_routed.rpx -warn_on_violation
| Design       : firConvolutionOperationChaining_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.454        0.000                      0                 1026        0.109        0.000                      0                 1026        0.750        0.000                       0                   413  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
myclk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
myclk               0.454        0.000                      0                 1026        0.109        0.000                      0                 1026        0.750        0.000                       0                   413  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  myclk
  To Clock:  myclk

Setup :            0  Failing Endpoints,  Worst Slack        0.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.454ns  (required time - arrival time)
  Source:                 firConvolutionOperationChaining_IP/U0/reg_133_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (myclk rise@4.000ns - myclk rise@0.000ns)
  Data Path Delay:        3.408ns  (logic 0.975ns (28.619%)  route 2.433ns (71.381%))
  Logic Levels:           3  (LUT4=1 LUT5=1 RAMS32=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns = ( 8.517 - 4.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.864     5.108    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X107Y22        FDRE                                         r  firConvolutionOperationChaining_IP/U0/reg_133_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y22        FDRE (Prop_fdre_C_Q)         0.419     5.527 r  firConvolutionOperationChaining_IP/U0/reg_133_reg[2]/Q
                         net (fo=2, routed)           0.663     6.189    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_31_31_1[2]
    SLICE_X106Y21        LUT4 (Prop_lut4_I1_O)        0.296     6.485 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_0_0_i_5/O
                         net (fo=32, routed)          1.151     7.636    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_19_19/A2
    SLICE_X104Y20        RAMS32 (Prop_rams32_ADR2_O)
                                                      0.136     7.772 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_19_19/SP/O
                         net (fo=1, routed)           0.619     8.392    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/p_1_out[19]
    SLICE_X105Y20        LUT5 (Prop_lut5_I2_O)        0.124     8.516 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0[19]_i_1/O
                         net (fo=1, routed)           0.000     8.516    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0[19]_i_1_n_0
    SLICE_X105Y20        FDRE                                         r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      4.000     4.000 r  
    K19                                               0.000     4.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     4.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     4.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     6.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.615     8.517    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ap_clk
    SLICE_X105Y20        FDRE                                         r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[19]/C
                         clock pessimism              0.457     8.974    
                         clock uncertainty           -0.035     8.938    
    SLICE_X105Y20        FDRE (Setup_fdre_C_D)        0.031     8.969    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[19]
  -------------------------------------------------------------------
                         required time                          8.969    
                         arrival time                          -8.516    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.479ns  (required time - arrival time)
  Source:                 firConvolutionOperationChaining_IP/U0/reg_133_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (myclk rise@4.000ns - myclk rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 1.073ns (31.753%)  route 2.306ns (68.247%))
  Logic Levels:           3  (LUT4=1 LUT5=1 RAMS32=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.513ns = ( 8.513 - 4.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.864     5.108    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X107Y22        FDRE                                         r  firConvolutionOperationChaining_IP/U0/reg_133_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y22        FDRE (Prop_fdre_C_Q)         0.419     5.527 r  firConvolutionOperationChaining_IP/U0/reg_133_reg[2]/Q
                         net (fo=2, routed)           0.663     6.189    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_31_31_1[2]
    SLICE_X106Y21        LUT4 (Prop_lut4_I1_O)        0.296     6.485 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_0_0_i_5/O
                         net (fo=32, routed)          1.021     7.507    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_2_2/A2
    SLICE_X104Y23        RAMS32 (Prop_rams32_ADR2_O)
                                                      0.234     7.741 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_2_2/SP/O
                         net (fo=1, routed)           0.622     8.363    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/p_1_out[2]
    SLICE_X105Y23        LUT5 (Prop_lut5_I2_O)        0.124     8.487 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0[2]_i_1__0/O
                         net (fo=1, routed)           0.000     8.487    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0[2]_i_1__0_n_0
    SLICE_X105Y23        FDRE                                         r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      4.000     4.000 r  
    K19                                               0.000     4.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     4.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     4.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     6.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.611     8.513    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ap_clk
    SLICE_X105Y23        FDRE                                         r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[2]/C
                         clock pessimism              0.457     8.970    
                         clock uncertainty           -0.035     8.934    
    SLICE_X105Y23        FDRE (Setup_fdre_C_D)        0.032     8.966    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[2]
  -------------------------------------------------------------------
                         required time                          8.966    
                         arrival time                          -8.487    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 firConvolutionOperationChaining_IP/U0/reg_133_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (myclk rise@4.000ns - myclk rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.963ns (28.670%)  route 2.396ns (71.330%))
  Logic Levels:           3  (LUT4=1 LUT5=1 RAMS32=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 8.516 - 4.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.864     5.108    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X107Y22        FDRE                                         r  firConvolutionOperationChaining_IP/U0/reg_133_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y22        FDRE (Prop_fdre_C_Q)         0.419     5.527 r  firConvolutionOperationChaining_IP/U0/reg_133_reg[2]/Q
                         net (fo=2, routed)           0.663     6.189    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_31_31_1[2]
    SLICE_X106Y21        LUT4 (Prop_lut4_I1_O)        0.296     6.485 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_0_0_i_5/O
                         net (fo=32, routed)          1.151     7.636    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_17_17/A2
    SLICE_X104Y20        RAMS32 (Prop_rams32_ADR2_O)
                                                      0.124     7.760 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_17_17/SP/O
                         net (fo=1, routed)           0.583     8.343    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/p_1_out[17]
    SLICE_X103Y20        LUT5 (Prop_lut5_I2_O)        0.124     8.467 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0[17]_i_1/O
                         net (fo=1, routed)           0.000     8.467    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0[17]_i_1_n_0
    SLICE_X103Y20        FDRE                                         r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      4.000     4.000 r  
    K19                                               0.000     4.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     4.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     4.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     6.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.614     8.516    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ap_clk
    SLICE_X103Y20        FDRE                                         r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[17]/C
                         clock pessimism              0.457     8.973    
                         clock uncertainty           -0.035     8.937    
    SLICE_X103Y20        FDRE (Setup_fdre_C_D)        0.032     8.969    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[17]
  -------------------------------------------------------------------
                         required time                          8.969    
                         arrival time                          -8.467    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.521ns  (required time - arrival time)
  Source:                 firConvolutionOperationChaining_IP/U0/reg_133_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (myclk rise@4.000ns - myclk rise@0.000ns)
  Data Path Delay:        3.334ns  (logic 0.814ns (24.412%)  route 2.520ns (75.588%))
  Logic Levels:           3  (LUT4=1 LUT5=1 RAMS32=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.513ns = ( 8.513 - 4.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.864     5.108    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X107Y22        FDRE                                         r  firConvolutionOperationChaining_IP/U0/reg_133_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y22        FDRE (Prop_fdre_C_Q)         0.456     5.564 r  firConvolutionOperationChaining_IP/U0/reg_133_reg[1]/Q
                         net (fo=2, routed)           0.586     6.150    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_31_31_1[1]
    SLICE_X107Y21        LUT4 (Prop_lut4_I1_O)        0.124     6.274 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_0_0_i_4/O
                         net (fo=32, routed)          1.291     7.565    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_30_30/A1
    SLICE_X104Y23        RAMS32 (Prop_rams32_ADR1_O)
                                                      0.110     7.675 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_30_30/SP/O
                         net (fo=1, routed)           0.643     8.318    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/p_1_out[30]
    SLICE_X105Y23        LUT5 (Prop_lut5_I2_O)        0.124     8.442 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0[30]_i_1/O
                         net (fo=1, routed)           0.000     8.442    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0[30]_i_1_n_0
    SLICE_X105Y23        FDRE                                         r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      4.000     4.000 r  
    K19                                               0.000     4.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     4.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     4.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     6.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.611     8.513    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ap_clk
    SLICE_X105Y23        FDRE                                         r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[30]/C
                         clock pessimism              0.457     8.970    
                         clock uncertainty           -0.035     8.934    
    SLICE_X105Y23        FDRE (Setup_fdre_C_D)        0.029     8.963    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[30]
  -------------------------------------------------------------------
                         required time                          8.963    
                         arrival time                          -8.442    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 firConvolutionOperationChaining_IP/U0/reg_133_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (myclk rise@4.000ns - myclk rise@0.000ns)
  Data Path Delay:        3.322ns  (logic 0.814ns (24.505%)  route 2.508ns (75.495%))
  Logic Levels:           3  (LUT4=1 LUT5=1 RAMS32=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns = ( 8.514 - 4.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.864     5.108    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X107Y22        FDRE                                         r  firConvolutionOperationChaining_IP/U0/reg_133_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y22        FDRE (Prop_fdre_C_Q)         0.456     5.564 r  firConvolutionOperationChaining_IP/U0/reg_133_reg[1]/Q
                         net (fo=2, routed)           0.586     6.150    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_31_31_1[1]
    SLICE_X107Y21        LUT4 (Prop_lut4_I1_O)        0.124     6.274 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_0_0_i_4/O
                         net (fo=32, routed)          1.273     7.547    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_9_9/A1
    SLICE_X104Y22        RAMS32 (Prop_rams32_ADR1_O)
                                                      0.110     7.657 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_9_9/SP/O
                         net (fo=1, routed)           0.648     8.305    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/p_1_out[9]
    SLICE_X105Y22        LUT5 (Prop_lut5_I2_O)        0.124     8.429 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0[9]_i_1__0/O
                         net (fo=1, routed)           0.000     8.429    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0[9]_i_1__0_n_0
    SLICE_X105Y22        FDRE                                         r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      4.000     4.000 r  
    K19                                               0.000     4.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     4.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     4.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     6.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.612     8.514    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ap_clk
    SLICE_X105Y22        FDRE                                         r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[9]/C
                         clock pessimism              0.457     8.971    
                         clock uncertainty           -0.035     8.935    
    SLICE_X105Y22        FDRE (Setup_fdre_C_D)        0.031     8.966    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[9]
  -------------------------------------------------------------------
                         required time                          8.966    
                         arrival time                          -8.429    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 firConvolutionOperationChaining_IP/U0/i_reg_105_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_28_28/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by myclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (myclk rise@4.000ns - myclk rise@0.000ns)
  Data Path Delay:        2.733ns  (logic 0.840ns (30.740%)  route 1.893ns (69.260%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.513ns = ( 8.513 - 4.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.868     5.112    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X110Y21        FDRE                                         r  firConvolutionOperationChaining_IP/U0/i_reg_105_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y21        FDRE (Prop_fdre_C_Q)         0.419     5.531 f  firConvolutionOperationChaining_IP/U0/i_reg_105_reg[2]/Q
                         net (fo=7, routed)           0.700     6.231    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[31]_2[2]
    SLICE_X109Y21        LUT4 (Prop_lut4_I0_O)        0.297     6.528 f  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ap_CS_fsm[17]_i_2/O
                         net (fo=5, routed)           0.344     6.872    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/i_reg_105_reg[2]
    SLICE_X106Y21        LUT4 (Prop_lut4_I1_O)        0.124     6.996 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_0_0_i_2/O
                         net (fo=32, routed)          0.849     7.844    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_28_28/WE
    SLICE_X104Y23        RAMS32                                       r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_28_28/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      4.000     4.000 r  
    K19                                               0.000     4.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     4.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     4.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     6.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.611     8.513    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_28_28/WCLK
    SLICE_X104Y23        RAMS32                                       r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_28_28/SP/CLK
                         clock pessimism              0.457     8.970    
                         clock uncertainty           -0.035     8.934    
    SLICE_X104Y23        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533     8.401    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_28_28/SP
  -------------------------------------------------------------------
                         required time                          8.401    
                         arrival time                          -7.844    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 firConvolutionOperationChaining_IP/U0/i_reg_105_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_29_29/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by myclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (myclk rise@4.000ns - myclk rise@0.000ns)
  Data Path Delay:        2.733ns  (logic 0.840ns (30.740%)  route 1.893ns (69.260%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.513ns = ( 8.513 - 4.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.868     5.112    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X110Y21        FDRE                                         r  firConvolutionOperationChaining_IP/U0/i_reg_105_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y21        FDRE (Prop_fdre_C_Q)         0.419     5.531 f  firConvolutionOperationChaining_IP/U0/i_reg_105_reg[2]/Q
                         net (fo=7, routed)           0.700     6.231    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[31]_2[2]
    SLICE_X109Y21        LUT4 (Prop_lut4_I0_O)        0.297     6.528 f  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ap_CS_fsm[17]_i_2/O
                         net (fo=5, routed)           0.344     6.872    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/i_reg_105_reg[2]
    SLICE_X106Y21        LUT4 (Prop_lut4_I1_O)        0.124     6.996 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_0_0_i_2/O
                         net (fo=32, routed)          0.849     7.844    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_29_29/WE
    SLICE_X104Y23        RAMS32                                       r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_29_29/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      4.000     4.000 r  
    K19                                               0.000     4.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     4.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     4.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     6.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.611     8.513    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_29_29/WCLK
    SLICE_X104Y23        RAMS32                                       r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_29_29/SP/CLK
                         clock pessimism              0.457     8.970    
                         clock uncertainty           -0.035     8.934    
    SLICE_X104Y23        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533     8.401    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_29_29/SP
  -------------------------------------------------------------------
                         required time                          8.401    
                         arrival time                          -7.844    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 firConvolutionOperationChaining_IP/U0/i_reg_105_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_2_2/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by myclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (myclk rise@4.000ns - myclk rise@0.000ns)
  Data Path Delay:        2.733ns  (logic 0.840ns (30.740%)  route 1.893ns (69.260%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.513ns = ( 8.513 - 4.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.868     5.112    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X110Y21        FDRE                                         r  firConvolutionOperationChaining_IP/U0/i_reg_105_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y21        FDRE (Prop_fdre_C_Q)         0.419     5.531 f  firConvolutionOperationChaining_IP/U0/i_reg_105_reg[2]/Q
                         net (fo=7, routed)           0.700     6.231    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[31]_2[2]
    SLICE_X109Y21        LUT4 (Prop_lut4_I0_O)        0.297     6.528 f  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ap_CS_fsm[17]_i_2/O
                         net (fo=5, routed)           0.344     6.872    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/i_reg_105_reg[2]
    SLICE_X106Y21        LUT4 (Prop_lut4_I1_O)        0.124     6.996 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_0_0_i_2/O
                         net (fo=32, routed)          0.849     7.844    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_2_2/WE
    SLICE_X104Y23        RAMS32                                       r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_2_2/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      4.000     4.000 r  
    K19                                               0.000     4.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     4.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     4.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     6.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.611     8.513    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_2_2/WCLK
    SLICE_X104Y23        RAMS32                                       r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_2_2/SP/CLK
                         clock pessimism              0.457     8.970    
                         clock uncertainty           -0.035     8.934    
    SLICE_X104Y23        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533     8.401    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_2_2/SP
  -------------------------------------------------------------------
                         required time                          8.401    
                         arrival time                          -7.844    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 firConvolutionOperationChaining_IP/U0/i_reg_105_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_30_30/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by myclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (myclk rise@4.000ns - myclk rise@0.000ns)
  Data Path Delay:        2.733ns  (logic 0.840ns (30.740%)  route 1.893ns (69.260%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.513ns = ( 8.513 - 4.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.868     5.112    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X110Y21        FDRE                                         r  firConvolutionOperationChaining_IP/U0/i_reg_105_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y21        FDRE (Prop_fdre_C_Q)         0.419     5.531 f  firConvolutionOperationChaining_IP/U0/i_reg_105_reg[2]/Q
                         net (fo=7, routed)           0.700     6.231    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[31]_2[2]
    SLICE_X109Y21        LUT4 (Prop_lut4_I0_O)        0.297     6.528 f  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ap_CS_fsm[17]_i_2/O
                         net (fo=5, routed)           0.344     6.872    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/i_reg_105_reg[2]
    SLICE_X106Y21        LUT4 (Prop_lut4_I1_O)        0.124     6.996 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_0_0_i_2/O
                         net (fo=32, routed)          0.849     7.844    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_30_30/WE
    SLICE_X104Y23        RAMS32                                       r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_30_30/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      4.000     4.000 r  
    K19                                               0.000     4.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     4.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     4.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     6.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.611     8.513    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_30_30/WCLK
    SLICE_X104Y23        RAMS32                                       r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_30_30/SP/CLK
                         clock pessimism              0.457     8.970    
                         clock uncertainty           -0.035     8.934    
    SLICE_X104Y23        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533     8.401    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_30_30/SP
  -------------------------------------------------------------------
                         required time                          8.401    
                         arrival time                          -7.844    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 firConvolutionOperationChaining_IP/U0/reg_133_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (myclk rise@4.000ns - myclk rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 0.818ns (24.951%)  route 2.461ns (75.049%))
  Logic Levels:           3  (LUT4=1 LUT5=1 RAMS32=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns = ( 8.517 - 4.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.864     5.108    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X107Y22        FDRE                                         r  firConvolutionOperationChaining_IP/U0/reg_133_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y22        FDRE (Prop_fdre_C_Q)         0.419     5.527 r  firConvolutionOperationChaining_IP/U0/reg_133_reg[2]/Q
                         net (fo=2, routed)           0.663     6.189    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_31_31_1[2]
    SLICE_X106Y21        LUT4 (Prop_lut4_I1_O)        0.296     6.485 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_0_0_i_5/O
                         net (fo=32, routed)          1.151     7.636    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_1_1/A2
    SLICE_X104Y20        RAMS32 (Prop_rams32_ADR2_O)
                                                     -0.021     7.615 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_1_1/SP/O
                         net (fo=1, routed)           0.648     8.263    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/p_1_out[1]
    SLICE_X105Y20        LUT5 (Prop_lut5_I2_O)        0.124     8.387 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0[1]_i_1/O
                         net (fo=1, routed)           0.000     8.387    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0[1]_i_1_n_0
    SLICE_X105Y20        FDRE                                         r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      4.000     4.000 r  
    K19                                               0.000     4.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     4.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     4.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     6.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.615     8.517    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ap_clk
    SLICE_X105Y20        FDRE                                         r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[1]/C
                         clock pessimism              0.457     8.974    
                         clock uncertainty           -0.035     8.938    
    SLICE_X105Y20        FDRE (Setup_fdre_C_D)        0.031     8.969    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[1]
  -------------------------------------------------------------------
                         required time                          8.969    
                         arrival time                          -8.387    
  -------------------------------------------------------------------
                         slack                                  0.582    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 firConvolutionOperationChaining_IP/U0/tmp_2_reg_191_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/p_pn_reg_117_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.610     1.476    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X105Y15        FDRE                                         r  firConvolutionOperationChaining_IP/U0/tmp_2_reg_191_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y15        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  firConvolutionOperationChaining_IP/U0/tmp_2_reg_191_reg[2]/Q
                         net (fo=1, routed)           0.056     1.674    firConvolutionOperationChaining_IP/U0/tmp_2_reg_191[2]
    SLICE_X104Y15        LUT4 (Prop_lut4_I0_O)        0.045     1.719 r  firConvolutionOperationChaining_IP/U0/p_pn_reg_117[2]_i_1/O
                         net (fo=1, routed)           0.000     1.719    firConvolutionOperationChaining_IP/U0/p_1_in[2]
    SLICE_X104Y15        FDRE                                         r  firConvolutionOperationChaining_IP/U0/p_pn_reg_117_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.878     1.993    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X104Y15        FDRE                                         r  firConvolutionOperationChaining_IP/U0/p_pn_reg_117_reg[2]/C
                         clock pessimism             -0.504     1.489    
    SLICE_X104Y15        FDRE (Hold_fdre_C_D)         0.120     1.609    firConvolutionOperationChaining_IP/U0/p_pn_reg_117_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff4_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.604     1.470    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_clk
    SLICE_X105Y21        FDRE                                         r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y21        FDRE (Prop_fdre_C_Q)         0.141     1.611 r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff3_reg[15]/Q
                         net (fo=1, routed)           0.056     1.667    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff3_reg__1[15]
    SLICE_X105Y21        FDRE                                         r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff4_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.872     1.987    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_clk
    SLICE_X105Y21        FDRE                                         r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff4_reg[15]/C
                         clock pessimism             -0.517     1.470    
    SLICE_X105Y21        FDRE (Hold_fdre_C_D)         0.076     1.546    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff4_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff3_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff4_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.604     1.470    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_clk
    SLICE_X105Y21        FDRE                                         r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff3_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y21        FDRE (Prop_fdre_C_Q)         0.141     1.611 r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff3_reg[12]/Q
                         net (fo=1, routed)           0.056     1.667    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff3_reg__1[12]
    SLICE_X105Y21        FDRE                                         r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff4_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.872     1.987    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_clk
    SLICE_X105Y21        FDRE                                         r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff4_reg[12]/C
                         clock pessimism             -0.517     1.470    
    SLICE_X105Y21        FDRE (Hold_fdre_C_D)         0.075     1.545    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff4_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff3_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff4_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.604     1.470    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_clk
    SLICE_X105Y21        FDRE                                         r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff3_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y21        FDRE (Prop_fdre_C_Q)         0.141     1.611 r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff3_reg[13]/Q
                         net (fo=1, routed)           0.056     1.667    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff3_reg__1[13]
    SLICE_X105Y21        FDRE                                         r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff4_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.872     1.987    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_clk
    SLICE_X105Y21        FDRE                                         r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff4_reg[13]/C
                         clock pessimism             -0.517     1.470    
    SLICE_X105Y21        FDRE (Hold_fdre_C_D)         0.071     1.541    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff4_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/shiftRegister_load_reg_223_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.965%)  route 0.116ns (45.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.602     1.468    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ap_clk
    SLICE_X105Y23        FDRE                                         r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y23        FDRE (Prop_fdre_C_Q)         0.141     1.609 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[30]/Q
                         net (fo=1, routed)           0.116     1.725    firConvolutionOperationChaining_IP/U0/q0[30]
    SLICE_X103Y22        FDRE                                         r  firConvolutionOperationChaining_IP/U0/shiftRegister_load_reg_223_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.871     1.986    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X103Y22        FDRE                                         r  firConvolutionOperationChaining_IP/U0/shiftRegister_load_reg_223_reg[30]/C
                         clock pessimism             -0.482     1.504    
    SLICE_X103Y22        FDRE (Hold_fdre_C_D)         0.078     1.582    firConvolutionOperationChaining_IP/U0/shiftRegister_load_reg_223_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/shiftRegister_load_reg_223_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.628     1.494    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ap_clk
    SLICE_X107Y24        FDRE                                         r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y24        FDRE (Prop_fdre_C_Q)         0.141     1.635 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[16]/Q
                         net (fo=1, routed)           0.116     1.752    firConvolutionOperationChaining_IP/U0/q0[16]
    SLICE_X110Y24        FDRE                                         r  firConvolutionOperationChaining_IP/U0/shiftRegister_load_reg_223_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.897     2.012    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X110Y24        FDRE                                         r  firConvolutionOperationChaining_IP/U0/shiftRegister_load_reg_223_reg[16]/C
                         clock pessimism             -0.482     1.530    
    SLICE_X110Y24        FDRE (Hold_fdre_C_D)         0.070     1.600    firConvolutionOperationChaining_IP/U0/shiftRegister_load_reg_223_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/shiftRegister_load_reg_223_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.533%)  route 0.113ns (44.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.628     1.494    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ap_clk
    SLICE_X109Y24        FDRE                                         r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y24        FDRE (Prop_fdre_C_Q)         0.141     1.635 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[15]/Q
                         net (fo=1, routed)           0.113     1.748    firConvolutionOperationChaining_IP/U0/q0[15]
    SLICE_X110Y24        FDRE                                         r  firConvolutionOperationChaining_IP/U0/shiftRegister_load_reg_223_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.897     2.012    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X110Y24        FDRE                                         r  firConvolutionOperationChaining_IP/U0/shiftRegister_load_reg_223_reg[15]/C
                         clock pessimism             -0.482     1.530    
    SLICE_X110Y24        FDRE (Hold_fdre_C_D)         0.066     1.596    firConvolutionOperationChaining_IP/U0/shiftRegister_load_reg_223_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff4_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.606     1.472    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_clk
    SLICE_X102Y19        FDRE                                         r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y19        FDRE (Prop_fdre_C_Q)         0.164     1.636 r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff3_reg[5]/Q
                         net (fo=1, routed)           0.056     1.692    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff3_reg__1[5]
    SLICE_X102Y19        FDRE                                         r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff4_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.874     1.989    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_clk
    SLICE_X102Y19        FDRE                                         r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff4_reg[5]/C
                         clock pessimism             -0.517     1.472    
    SLICE_X102Y19        FDRE (Hold_fdre_C_D)         0.064     1.536    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff4_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff4_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.606     1.472    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_clk
    SLICE_X102Y19        FDRE                                         r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y19        FDRE (Prop_fdre_C_Q)         0.164     1.636 r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff3_reg[6]/Q
                         net (fo=1, routed)           0.056     1.692    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff3_reg__1[6]
    SLICE_X102Y19        FDRE                                         r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff4_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.874     1.989    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_clk
    SLICE_X102Y19        FDRE                                         r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff4_reg[6]/C
                         clock pessimism             -0.517     1.472    
    SLICE_X102Y19        FDRE (Hold_fdre_C_D)         0.064     1.536    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff4_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/shiftRegister_load_reg_223_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.631     1.497    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ap_clk
    SLICE_X109Y21        FDRE                                         r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y21        FDRE (Prop_fdre_C_Q)         0.141     1.638 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[22]/Q
                         net (fo=1, routed)           0.116     1.755    firConvolutionOperationChaining_IP/U0/q0[22]
    SLICE_X112Y21        FDRE                                         r  firConvolutionOperationChaining_IP/U0/shiftRegister_load_reg_223_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.901     2.016    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X112Y21        FDRE                                         r  firConvolutionOperationChaining_IP/U0/shiftRegister_load_reg_223_reg[22]/C
                         clock pessimism             -0.482     1.534    
    SLICE_X112Y21        FDRE (Hold_fdre_C_D)         0.059     1.593    firConvolutionOperationChaining_IP/U0/shiftRegister_load_reg_223_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         myclk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         4.000       1.845      BUFGCTRL_X0Y16  ap_clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         4.000       1.846      DSP48_X4Y7      firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff3_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         4.000       1.846      DSP48_X4Y9      firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff3_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         4.000       1.846      DSP48_X4Y8      firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff2_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         4.000       1.846      DSP48_X4Y6      firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff2_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.000         4.000       3.000      SLICE_X103Y15   firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff3_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         4.000       3.000      SLICE_X104Y17   firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff3_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         4.000       3.000      SLICE_X102Y17   firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff3_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         4.000       3.000      SLICE_X103Y18   firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff3_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         4.000       3.000      SLICE_X103Y15   firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff3_reg[13]/C
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         2.000       0.750      SLICE_X104Y20   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_17_17/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         2.000       0.750      SLICE_X104Y20   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_18_18/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         2.000       0.750      SLICE_X104Y20   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_19_19/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         2.000       0.750      SLICE_X104Y20   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         2.000       0.750      SLICE_X108Y21   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_20_20/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         2.000       0.750      SLICE_X108Y21   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_21_21/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         2.000       0.750      SLICE_X108Y21   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_22_22/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         2.000       0.750      SLICE_X108Y21   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_23_23/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         2.000       0.750      SLICE_X104Y21   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_24_24/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         2.000       0.750      SLICE_X104Y21   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_25_25/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         2.000       0.750      SLICE_X104Y21   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_24_24/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         2.000       0.750      SLICE_X104Y21   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_25_25/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         2.000       0.750      SLICE_X104Y21   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_26_26/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         2.000       0.750      SLICE_X104Y21   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_27_27/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         2.000       0.750      SLICE_X108Y22   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         2.000       0.750      SLICE_X108Y22   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         2.000       0.750      SLICE_X108Y22   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         2.000       0.750      SLICE_X108Y22   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         2.000       0.750      SLICE_X108Y24   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         2.000       0.750      SLICE_X108Y24   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_14_14/SP/CLK



