{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 01 21:24:29 2019 " "Info: Processing started: Mon Apr 01 21:24:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Processor -c Processor --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Processor -c Processor --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 256 -72 96 272 "CLK" "" } } } } { "d:/altera/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "EN_W " "Info: Assuming node \"EN_W\" is an undefined clock" {  } { { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 312 384 552 328 "EN_W" "" } } } } { "d:/altera/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "EN_W" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "19 " "Warning: Found 19 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst7 " "Info: Detected gated clock \"GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst7\" as buffer" {  } { { "AND16_1.bdf" "" { Schematic "D:/SIFO/AND16_1.bdf" { { 448 376 440 496 "inst7" "" } } } } { "d:/altera/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst5 " "Info: Detected gated clock \"GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst5\" as buffer" {  } { { "AND16_1.bdf" "" { Schematic "D:/SIFO/AND16_1.bdf" { { 336 376 440 384 "inst5" "" } } } } { "d:/altera/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst6 " "Info: Detected gated clock \"GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst6\" as buffer" {  } { { "AND16_1.bdf" "" { Schematic "D:/SIFO/AND16_1.bdf" { { 392 376 440 440 "inst6" "" } } } } { "d:/altera/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "GPR:inst\|Demux16:inst4\|inst9~10 " "Info: Detected gated clock \"GPR:inst\|Demux16:inst4\|inst9~10\" as buffer" {  } { { "Demux16.bdf" "" { Schematic "D:/SIFO/Demux16.bdf" { { 408 736 800 488 "inst9" "" } } } } { "d:/altera/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPR:inst\|Demux16:inst4\|inst9~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst4 " "Info: Detected gated clock \"GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst4\" as buffer" {  } { { "AND16_1.bdf" "" { Schematic "D:/SIFO/AND16_1.bdf" { { 280 376 440 328 "inst4" "" } } } } { "d:/altera/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst11 " "Info: Detected gated clock \"GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst11\" as buffer" {  } { { "AND16_1.bdf" "" { Schematic "D:/SIFO/AND16_1.bdf" { { 680 376 440 728 "inst11" "" } } } } { "d:/altera/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst9 " "Info: Detected gated clock \"GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst9\" as buffer" {  } { { "AND16_1.bdf" "" { Schematic "D:/SIFO/AND16_1.bdf" { { 568 376 440 616 "inst9" "" } } } } { "d:/altera/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst10 " "Info: Detected gated clock \"GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst10\" as buffer" {  } { { "AND16_1.bdf" "" { Schematic "D:/SIFO/AND16_1.bdf" { { 624 376 440 672 "inst10" "" } } } } { "d:/altera/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "GPR:inst\|Demux16:inst4\|inst9~5 " "Info: Detected gated clock \"GPR:inst\|Demux16:inst4\|inst9~5\" as buffer" {  } { { "Demux16.bdf" "" { Schematic "D:/SIFO/Demux16.bdf" { { 408 736 800 488 "inst9" "" } } } } { "d:/altera/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPR:inst\|Demux16:inst4\|inst9~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst8 " "Info: Detected gated clock \"GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst8\" as buffer" {  } { { "AND16_1.bdf" "" { Schematic "D:/SIFO/AND16_1.bdf" { { 512 376 440 560 "inst8" "" } } } } { "d:/altera/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst3 " "Info: Detected gated clock \"GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst3\" as buffer" {  } { { "AND16_1.bdf" "" { Schematic "D:/SIFO/AND16_1.bdf" { { 224 376 440 272 "inst3" "" } } } } { "d:/altera/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst1 " "Info: Detected gated clock \"GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst1\" as buffer" {  } { { "AND16_1.bdf" "" { Schematic "D:/SIFO/AND16_1.bdf" { { 112 376 440 160 "inst1" "" } } } } { "d:/altera/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst2 " "Info: Detected gated clock \"GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst2\" as buffer" {  } { { "AND16_1.bdf" "" { Schematic "D:/SIFO/AND16_1.bdf" { { 168 376 440 216 "inst2" "" } } } } { "d:/altera/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst " "Info: Detected gated clock \"GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst\" as buffer" {  } { { "AND16_1.bdf" "" { Schematic "D:/SIFO/AND16_1.bdf" { { 56 376 440 104 "inst" "" } } } } { "d:/altera/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 145 8 0 } } { "d:/altera/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 145 8 0 } } { "d:/altera/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 145 8 0 } } { "d:/altera/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "GPR:inst\|Demux16:inst4\|inst9~0 " "Info: Detected gated clock \"GPR:inst\|Demux16:inst4\|inst9~0\" as buffer" {  } { { "Demux16.bdf" "" { Schematic "D:/SIFO/Demux16.bdf" { { 408 736 800 488 "inst9" "" } } } } { "d:/altera/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPR:inst\|Demux16:inst4\|inst9~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 145 8 0 } } { "d:/altera/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[0\] register lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[14\] 302.85 MHz 3.302 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 302.85 MHz between source register \"lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[0\]\" and destination register \"lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[14\]\" (period= 3.302 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.022 ns + Longest register register " "Info: + Longest register to register delay is 3.022 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[0\] 1 REG LCFF_X18_Y10_N17 75 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y10_N17; Fanout = 75; REG Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 145 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X18_Y10_N16 2 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X18_Y10_N16; Fanout = 2; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita0~COUT'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[0] lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.493 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X18_Y10_N18 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X18_Y10_N18; Fanout = 2; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita1~COUT'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita0~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.528 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X18_Y10_N20 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X18_Y10_N20; Fanout = 2; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita2~COUT'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita1~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.563 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X18_Y10_N22 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.563 ns; Loc. = LCCOMB_X18_Y10_N22; Fanout = 2; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita3~COUT'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita2~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.598 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X18_Y10_N24 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.598 ns; Loc. = LCCOMB_X18_Y10_N24; Fanout = 2; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita4~COUT'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita3~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 61 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.633 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X18_Y10_N26 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.633 ns; Loc. = LCCOMB_X18_Y10_N26; Fanout = 2; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita5~COUT'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita4~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 67 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.668 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X18_Y10_N28 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 0.668 ns; Loc. = LCCOMB_X18_Y10_N28; Fanout = 2; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita6~COUT'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita5~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 73 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.168 ns) 0.836 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X18_Y10_N30 2 " "Info: 9: + IC(0.000 ns) + CELL(0.168 ns) = 0.836 ns; Loc. = LCCOMB_X18_Y10_N30; Fanout = 2; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita7~COUT'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.168 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita6~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 79 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.871 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X18_Y9_N0 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 0.871 ns; Loc. = LCCOMB_X18_Y9_N0; Fanout = 2; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita8~COUT'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita7~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.906 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X18_Y9_N2 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 0.906 ns; Loc. = LCCOMB_X18_Y9_N2; Fanout = 2; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita9~COUT'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita8~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 91 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.941 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X18_Y9_N4 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 0.941 ns; Loc. = LCCOMB_X18_Y9_N4; Fanout = 2; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita10~COUT'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita9~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 97 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.976 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita11~COUT 13 COMB LCCOMB_X18_Y9_N6 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 0.976 ns; Loc. = LCCOMB_X18_Y9_N6; Fanout = 2; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita11~COUT'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita10~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 103 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.011 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita12~COUT 14 COMB LCCOMB_X18_Y9_N8 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 1.011 ns; Loc. = LCCOMB_X18_Y9_N8; Fanout = 2; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita12~COUT'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita11~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 109 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.046 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita13~COUT 15 COMB LCCOMB_X18_Y9_N10 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 1.046 ns; Loc. = LCCOMB_X18_Y9_N10; Fanout = 2; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita13~COUT'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita12~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 115 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.081 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita14~COUT 16 COMB LCCOMB_X18_Y9_N12 2 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 1.081 ns; Loc. = LCCOMB_X18_Y9_N12; Fanout = 2; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita14~COUT'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita13~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 121 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 1.205 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita15~COUT 17 COMB LCCOMB_X18_Y9_N14 1 " "Info: 17: + IC(0.000 ns) + CELL(0.124 ns) = 1.205 ns; Loc. = LCCOMB_X18_Y9_N14; Fanout = 1; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita15~COUT'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita14~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 127 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.330 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita15~1 18 COMB LCCOMB_X18_Y9_N16 1 " "Info: 18: + IC(0.000 ns) + CELL(0.125 ns) = 1.330 ns; Loc. = LCCOMB_X18_Y9_N16; Fanout = 1; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita15~1'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita15~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita15~1 } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 127 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.604 ns) + CELL(0.053 ns) 1.987 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|cout_actual 19 COMB LCCOMB_X18_Y10_N8 16 " "Info: 19: + IC(0.604 ns) + CELL(0.053 ns) = 1.987 ns; Loc. = LCCOMB_X18_Y10_N8; Fanout = 16; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|cout_actual'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.657 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita15~1 lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|cout_actual } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 138 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.532 ns) + CELL(0.503 ns) 3.022 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[14\] 20 REG LCFF_X18_Y9_N13 15 " "Info: 20: + IC(0.532 ns) + CELL(0.503 ns) = 3.022 ns; Loc. = LCFF_X18_Y9_N13; Fanout = 15; REG Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[14\]'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.035 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|cout_actual lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[14] } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 145 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.886 ns ( 62.41 % ) " "Info: Total cell delay = 1.886 ns ( 62.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.136 ns ( 37.59 % ) " "Info: Total interconnect delay = 1.136 ns ( 37.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.022 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[0] lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita0~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita1~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita2~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita3~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita4~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita5~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita6~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita7~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita8~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita9~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita10~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita11~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita12~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita13~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita14~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita15~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita15~1 lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|cout_actual lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[14] } "NODE_NAME" } } { "d:/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/quartus/bin/Technology_Viewer.qrui" "3.022 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[0] {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita0~COUT {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita1~COUT {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita2~COUT {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita3~COUT {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita4~COUT {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita5~COUT {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita6~COUT {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita7~COUT {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita8~COUT {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita9~COUT {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita10~COUT {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita11~COUT {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita12~COUT {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita13~COUT {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita14~COUT {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita15~COUT {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita15~1 {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|cout_actual {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[14] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.604ns 0.532ns } { 0.000ns 0.458ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.053ns 0.503ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.096 ns - Smallest " "Info: - Smallest clock skew is -0.096 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.461 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 17 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 17; CLK Node = 'CLK'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 256 -72 96 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 12 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'CLK~clkctrl'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 256 -72 96 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.618 ns) 2.461 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[14\] 3 REG LCFF_X18_Y9_N13 15 " "Info: 3: + IC(0.646 ns) + CELL(0.618 ns) = 2.461 ns; Loc. = LCFF_X18_Y9_N13; Fanout = 15; REG Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[14\]'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { CLK~clkctrl lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[14] } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 145 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.81 % ) " "Info: Total cell delay = 1.472 ns ( 59.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.989 ns ( 40.19 % ) " "Info: Total interconnect delay = 0.989 ns ( 40.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { CLK CLK~clkctrl lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[14] } "NODE_NAME" } } { "d:/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[14] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.557 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.557 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 17 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 17; CLK Node = 'CLK'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 256 -72 96 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.085 ns) + CELL(0.618 ns) 2.557 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[0\] 2 REG LCFF_X18_Y10_N17 75 " "Info: 2: + IC(1.085 ns) + CELL(0.618 ns) = 2.557 ns; Loc. = LCFF_X18_Y10_N17; Fanout = 75; REG Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.703 ns" { CLK lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 145 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 57.57 % ) " "Info: Total cell delay = 1.472 ns ( 57.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.085 ns ( 42.43 % ) " "Info: Total interconnect delay = 1.085 ns ( 42.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.557 ns" { CLK lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/quartus/bin/Technology_Viewer.qrui" "2.557 ns" { CLK {} CLK~combout {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.085ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { CLK CLK~clkctrl lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[14] } "NODE_NAME" } } { "d:/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[14] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.557 ns" { CLK lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/quartus/bin/Technology_Viewer.qrui" "2.557 ns" { CLK {} CLK~combout {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.085ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 145 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 145 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.022 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[0] lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita0~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita1~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita2~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita3~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita4~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita5~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita6~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita7~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita8~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita9~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita10~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita11~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita12~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita13~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita14~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita15~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita15~1 lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|cout_actual lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[14] } "NODE_NAME" } } { "d:/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/quartus/bin/Technology_Viewer.qrui" "3.022 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[0] {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita0~COUT {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita1~COUT {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita2~COUT {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita3~COUT {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita4~COUT {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita5~COUT {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita6~COUT {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita7~COUT {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita8~COUT {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita9~COUT {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita10~COUT {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita11~COUT {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita12~COUT {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita13~COUT {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita14~COUT {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita15~COUT {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita15~1 {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|cout_actual {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[14] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.604ns 0.532ns } { 0.000ns 0.458ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.053ns 0.503ns } "" } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { CLK CLK~clkctrl lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[14] } "NODE_NAME" } } { "d:/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[14] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.557 ns" { CLK lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/quartus/bin/Technology_Viewer.qrui" "2.557 ns" { CLK {} CLK~combout {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.085ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "EN_W " "Info: No valid register-to-register data paths exist for clock \"EN_W\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 192 " "Warning: Circuit may not operate. Detected 192 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[13\] GPR:inst\|lpm_dff0:inst12\|lpm_ff:lpm_ff_component\|dffs\[13\] CLK 3.881 ns " "Info: Found hold time violation between source  pin or register \"lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[13\]\" and destination pin or register \"GPR:inst\|lpm_dff0:inst12\|lpm_ff:lpm_ff_component\|dffs\[13\]\" for clock \"CLK\" (Hold time is 3.881 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.540 ns + Largest " "Info: + Largest clock skew is 4.540 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.001 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 7.001 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 17 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 17; CLK Node = 'CLK'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 256 -72 96 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.085 ns) + CELL(0.712 ns) 2.651 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[2\] 2 REG LCFF_X18_Y10_N21 33 " "Info: 2: + IC(1.085 ns) + CELL(0.712 ns) = 2.651 ns; Loc. = LCFF_X18_Y10_N21; Fanout = 33; REG Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[2\]'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.797 ns" { CLK lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 145 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.228 ns) 3.159 ns GPR:inst\|Demux16:inst4\|inst9~5 3 COMB LCCOMB_X18_Y10_N4 4 " "Info: 3: + IC(0.280 ns) + CELL(0.228 ns) = 3.159 ns; Loc. = LCCOMB_X18_Y10_N4; Fanout = 4; COMB Node = 'GPR:inst\|Demux16:inst4\|inst9~5'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.508 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[2] GPR:inst|Demux16:inst4|inst9~5 } "NODE_NAME" } } { "Demux16.bdf" "" { Schematic "D:/SIFO/Demux16.bdf" { { 408 736 800 488 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.798 ns) + CELL(0.053 ns) 4.010 ns GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst10 4 COMB LCCOMB_X19_Y11_N16 1 " "Info: 4: + IC(0.798 ns) + CELL(0.053 ns) = 4.010 ns; Loc. = LCCOMB_X19_Y11_N16; Fanout = 1; COMB Node = 'GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst10'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { GPR:inst|Demux16:inst4|inst9~5 GPR:inst|Demux16:inst4|AND16_1:inst1|inst10 } "NODE_NAME" } } { "AND16_1.bdf" "" { Schematic "D:/SIFO/AND16_1.bdf" { { 624 376 440 672 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.732 ns) + CELL(0.000 ns) 5.742 ns GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst10~clkctrl 5 COMB CLKCTRL_G6 16 " "Info: 5: + IC(1.732 ns) + CELL(0.000 ns) = 5.742 ns; Loc. = CLKCTRL_G6; Fanout = 16; COMB Node = 'GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst10~clkctrl'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.732 ns" { GPR:inst|Demux16:inst4|AND16_1:inst1|inst10 GPR:inst|Demux16:inst4|AND16_1:inst1|inst10~clkctrl } "NODE_NAME" } } { "AND16_1.bdf" "" { Schematic "D:/SIFO/AND16_1.bdf" { { 624 376 440 672 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.641 ns) + CELL(0.618 ns) 7.001 ns GPR:inst\|lpm_dff0:inst12\|lpm_ff:lpm_ff_component\|dffs\[13\] 6 REG LCFF_X15_Y9_N17 1 " "Info: 6: + IC(0.641 ns) + CELL(0.618 ns) = 7.001 ns; Loc. = LCFF_X15_Y9_N17; Fanout = 1; REG Node = 'GPR:inst\|lpm_dff0:inst12\|lpm_ff:lpm_ff_component\|dffs\[13\]'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { GPR:inst|Demux16:inst4|AND16_1:inst1|inst10~clkctrl GPR:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[13] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.465 ns ( 35.21 % ) " "Info: Total cell delay = 2.465 ns ( 35.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.536 ns ( 64.79 % ) " "Info: Total interconnect delay = 4.536 ns ( 64.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.001 ns" { CLK lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[2] GPR:inst|Demux16:inst4|inst9~5 GPR:inst|Demux16:inst4|AND16_1:inst1|inst10 GPR:inst|Demux16:inst4|AND16_1:inst1|inst10~clkctrl GPR:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[13] } "NODE_NAME" } } { "d:/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/quartus/bin/Technology_Viewer.qrui" "7.001 ns" { CLK {} CLK~combout {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[2] {} GPR:inst|Demux16:inst4|inst9~5 {} GPR:inst|Demux16:inst4|AND16_1:inst1|inst10 {} GPR:inst|Demux16:inst4|AND16_1:inst1|inst10~clkctrl {} GPR:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[13] {} } { 0.000ns 0.000ns 1.085ns 0.280ns 0.798ns 1.732ns 0.641ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.461 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 2.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 17 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 17; CLK Node = 'CLK'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 256 -72 96 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 12 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'CLK~clkctrl'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 256 -72 96 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.618 ns) 2.461 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[13\] 3 REG LCFF_X18_Y9_N11 15 " "Info: 3: + IC(0.646 ns) + CELL(0.618 ns) = 2.461 ns; Loc. = LCFF_X18_Y9_N11; Fanout = 15; REG Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[13\]'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { CLK~clkctrl lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[13] } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 145 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.81 % ) " "Info: Total cell delay = 1.472 ns ( 59.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.989 ns ( 40.19 % ) " "Info: Total interconnect delay = 0.989 ns ( 40.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { CLK CLK~clkctrl lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[13] } "NODE_NAME" } } { "d:/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[13] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.001 ns" { CLK lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[2] GPR:inst|Demux16:inst4|inst9~5 GPR:inst|Demux16:inst4|AND16_1:inst1|inst10 GPR:inst|Demux16:inst4|AND16_1:inst1|inst10~clkctrl GPR:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[13] } "NODE_NAME" } } { "d:/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/quartus/bin/Technology_Viewer.qrui" "7.001 ns" { CLK {} CLK~combout {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[2] {} GPR:inst|Demux16:inst4|inst9~5 {} GPR:inst|Demux16:inst4|AND16_1:inst1|inst10 {} GPR:inst|Demux16:inst4|AND16_1:inst1|inst10~clkctrl {} GPR:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[13] {} } { 0.000ns 0.000ns 1.085ns 0.280ns 0.798ns 1.732ns 0.641ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { CLK CLK~clkctrl lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[13] } "NODE_NAME" } } { "d:/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[13] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 145 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.714 ns - Shortest register register " "Info: - Shortest register to register delay is 0.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[13\] 1 REG LCFF_X18_Y9_N11 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y9_N11; Fanout = 15; REG Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[13\]'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[13] } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 145 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.506 ns) + CELL(0.053 ns) 0.559 ns GPR:inst\|lpm_dff0:inst12\|lpm_ff:lpm_ff_component\|dffs\[13\]~feeder 2 COMB LCCOMB_X15_Y9_N16 1 " "Info: 2: + IC(0.506 ns) + CELL(0.053 ns) = 0.559 ns; Loc. = LCCOMB_X15_Y9_N16; Fanout = 1; COMB Node = 'GPR:inst\|lpm_dff0:inst12\|lpm_ff:lpm_ff_component\|dffs\[13\]~feeder'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.559 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[13] GPR:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[13]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.714 ns GPR:inst\|lpm_dff0:inst12\|lpm_ff:lpm_ff_component\|dffs\[13\] 3 REG LCFF_X15_Y9_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.714 ns; Loc. = LCFF_X15_Y9_N17; Fanout = 1; REG Node = 'GPR:inst\|lpm_dff0:inst12\|lpm_ff:lpm_ff_component\|dffs\[13\]'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { GPR:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[13]~feeder GPR:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[13] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 29.13 % ) " "Info: Total cell delay = 0.208 ns ( 29.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.506 ns ( 70.87 % ) " "Info: Total interconnect delay = 0.506 ns ( 70.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.714 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[13] GPR:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[13]~feeder GPR:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[13] } "NODE_NAME" } } { "d:/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/quartus/bin/Technology_Viewer.qrui" "0.714 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[13] {} GPR:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[13]~feeder {} GPR:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[13] {} } { 0.000ns 0.506ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.001 ns" { CLK lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[2] GPR:inst|Demux16:inst4|inst9~5 GPR:inst|Demux16:inst4|AND16_1:inst1|inst10 GPR:inst|Demux16:inst4|AND16_1:inst1|inst10~clkctrl GPR:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[13] } "NODE_NAME" } } { "d:/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/quartus/bin/Technology_Viewer.qrui" "7.001 ns" { CLK {} CLK~combout {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[2] {} GPR:inst|Demux16:inst4|inst9~5 {} GPR:inst|Demux16:inst4|AND16_1:inst1|inst10 {} GPR:inst|Demux16:inst4|AND16_1:inst1|inst10~clkctrl {} GPR:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[13] {} } { 0.000ns 0.000ns 1.085ns 0.280ns 0.798ns 1.732ns 0.641ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { CLK CLK~clkctrl lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[13] } "NODE_NAME" } } { "d:/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[13] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.714 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[13] GPR:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[13]~feeder GPR:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[13] } "NODE_NAME" } } { "d:/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/quartus/bin/Technology_Viewer.qrui" "0.714 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[13] {} GPR:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[13]~feeder {} GPR:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[13] {} } { 0.000ns 0.506ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK DATA_OUT\[8\] GPR:inst\|lpm_dff0:inst13\|lpm_ff:lpm_ff_component\|dffs\[8\] 14.098 ns register " "Info: tco from clock \"CLK\" to destination pin \"DATA_OUT\[8\]\" through register \"GPR:inst\|lpm_dff0:inst13\|lpm_ff:lpm_ff_component\|dffs\[8\]\" is 14.098 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 6.782 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 6.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 17 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 17; CLK Node = 'CLK'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 256 -72 96 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.085 ns) + CELL(0.712 ns) 2.651 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[2\] 2 REG LCFF_X18_Y10_N21 33 " "Info: 2: + IC(1.085 ns) + CELL(0.712 ns) = 2.651 ns; Loc. = LCFF_X18_Y10_N21; Fanout = 33; REG Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[2\]'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.797 ns" { CLK lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 145 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.228 ns) 3.159 ns GPR:inst\|Demux16:inst4\|inst9~5 3 COMB LCCOMB_X18_Y10_N4 4 " "Info: 3: + IC(0.280 ns) + CELL(0.228 ns) = 3.159 ns; Loc. = LCCOMB_X18_Y10_N4; Fanout = 4; COMB Node = 'GPR:inst\|Demux16:inst4\|inst9~5'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.508 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[2] GPR:inst|Demux16:inst4|inst9~5 } "NODE_NAME" } } { "Demux16.bdf" "" { Schematic "D:/SIFO/Demux16.bdf" { { 408 736 800 488 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.627 ns) + CELL(0.228 ns) 4.014 ns GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst11 4 COMB LCCOMB_X19_Y11_N26 1 " "Info: 4: + IC(0.627 ns) + CELL(0.228 ns) = 4.014 ns; Loc. = LCCOMB_X19_Y11_N26; Fanout = 1; COMB Node = 'GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst11'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { GPR:inst|Demux16:inst4|inst9~5 GPR:inst|Demux16:inst4|AND16_1:inst1|inst11 } "NODE_NAME" } } { "AND16_1.bdf" "" { Schematic "D:/SIFO/AND16_1.bdf" { { 680 376 440 728 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.487 ns) + CELL(0.000 ns) 5.501 ns GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst11~clkctrl 5 COMB CLKCTRL_G2 16 " "Info: 5: + IC(1.487 ns) + CELL(0.000 ns) = 5.501 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst11~clkctrl'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { GPR:inst|Demux16:inst4|AND16_1:inst1|inst11 GPR:inst|Demux16:inst4|AND16_1:inst1|inst11~clkctrl } "NODE_NAME" } } { "AND16_1.bdf" "" { Schematic "D:/SIFO/AND16_1.bdf" { { 680 376 440 728 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 6.782 ns GPR:inst\|lpm_dff0:inst13\|lpm_ff:lpm_ff_component\|dffs\[8\] 6 REG LCFF_X25_Y6_N17 1 " "Info: 6: + IC(0.663 ns) + CELL(0.618 ns) = 6.782 ns; Loc. = LCFF_X25_Y6_N17; Fanout = 1; REG Node = 'GPR:inst\|lpm_dff0:inst13\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { GPR:inst|Demux16:inst4|AND16_1:inst1|inst11~clkctrl GPR:inst|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.640 ns ( 38.93 % ) " "Info: Total cell delay = 2.640 ns ( 38.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.142 ns ( 61.07 % ) " "Info: Total interconnect delay = 4.142 ns ( 61.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.782 ns" { CLK lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[2] GPR:inst|Demux16:inst4|inst9~5 GPR:inst|Demux16:inst4|AND16_1:inst1|inst11 GPR:inst|Demux16:inst4|AND16_1:inst1|inst11~clkctrl GPR:inst|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "d:/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/quartus/bin/Technology_Viewer.qrui" "6.782 ns" { CLK {} CLK~combout {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[2] {} GPR:inst|Demux16:inst4|inst9~5 {} GPR:inst|Demux16:inst4|AND16_1:inst1|inst11 {} GPR:inst|Demux16:inst4|AND16_1:inst1|inst11~clkctrl {} GPR:inst|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 1.085ns 0.280ns 0.627ns 1.487ns 0.663ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.222 ns + Longest register pin " "Info: + Longest register to pin delay is 7.222 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GPR:inst\|lpm_dff0:inst13\|lpm_ff:lpm_ff_component\|dffs\[8\] 1 REG LCFF_X25_Y6_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y6_N17; Fanout = 1; REG Node = 'GPR:inst\|lpm_dff0:inst13\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPR:inst|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.643 ns) + CELL(0.357 ns) 2.000 ns GPR:inst\|lpm_mux0:inst14\|lpm_mux:lpm_mux_component\|mux_1rc:auto_generated\|l2_w8_n2_mux_dataout~2 2 COMB LCCOMB_X18_Y15_N14 1 " "Info: 2: + IC(1.643 ns) + CELL(0.357 ns) = 2.000 ns; Loc. = LCCOMB_X18_Y15_N14; Fanout = 1; COMB Node = 'GPR:inst\|lpm_mux0:inst14\|lpm_mux:lpm_mux_component\|mux_1rc:auto_generated\|l2_w8_n2_mux_dataout~2'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { GPR:inst|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[8] GPR:inst|lpm_mux0:inst14|lpm_mux:lpm_mux_component|mux_1rc:auto_generated|l2_w8_n2_mux_dataout~2 } "NODE_NAME" } } { "db/mux_1rc.tdf" "" { Text "D:/SIFO/db/mux_1rc.tdf" 215 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.535 ns) + CELL(0.272 ns) 2.807 ns GPR:inst\|lpm_mux0:inst14\|lpm_mux:lpm_mux_component\|mux_1rc:auto_generated\|l4_w8_n0_mux_dataout~4 3 COMB LCCOMB_X18_Y15_N24 1 " "Info: 3: + IC(0.535 ns) + CELL(0.272 ns) = 2.807 ns; Loc. = LCCOMB_X18_Y15_N24; Fanout = 1; COMB Node = 'GPR:inst\|lpm_mux0:inst14\|lpm_mux:lpm_mux_component\|mux_1rc:auto_generated\|l4_w8_n0_mux_dataout~4'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.807 ns" { GPR:inst|lpm_mux0:inst14|lpm_mux:lpm_mux_component|mux_1rc:auto_generated|l2_w8_n2_mux_dataout~2 GPR:inst|lpm_mux0:inst14|lpm_mux:lpm_mux_component|mux_1rc:auto_generated|l4_w8_n0_mux_dataout~4 } "NODE_NAME" } } { "db/mux_1rc.tdf" "" { Text "D:/SIFO/db/mux_1rc.tdf" 267 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.433 ns) + CELL(1.982 ns) 7.222 ns DATA_OUT\[8\] 4 PIN PIN_D3 0 " "Info: 4: + IC(2.433 ns) + CELL(1.982 ns) = 7.222 ns; Loc. = PIN_D3; Fanout = 0; PIN Node = 'DATA_OUT\[8\]'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.415 ns" { GPR:inst|lpm_mux0:inst14|lpm_mux:lpm_mux_component|mux_1rc:auto_generated|l4_w8_n0_mux_dataout~4 DATA_OUT[8] } "NODE_NAME" } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 264 792 968 280 "DATA_OUT\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.611 ns ( 36.15 % ) " "Info: Total cell delay = 2.611 ns ( 36.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.611 ns ( 63.85 % ) " "Info: Total interconnect delay = 4.611 ns ( 63.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.222 ns" { GPR:inst|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[8] GPR:inst|lpm_mux0:inst14|lpm_mux:lpm_mux_component|mux_1rc:auto_generated|l2_w8_n2_mux_dataout~2 GPR:inst|lpm_mux0:inst14|lpm_mux:lpm_mux_component|mux_1rc:auto_generated|l4_w8_n0_mux_dataout~4 DATA_OUT[8] } "NODE_NAME" } } { "d:/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/quartus/bin/Technology_Viewer.qrui" "7.222 ns" { GPR:inst|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[8] {} GPR:inst|lpm_mux0:inst14|lpm_mux:lpm_mux_component|mux_1rc:auto_generated|l2_w8_n2_mux_dataout~2 {} GPR:inst|lpm_mux0:inst14|lpm_mux:lpm_mux_component|mux_1rc:auto_generated|l4_w8_n0_mux_dataout~4 {} DATA_OUT[8] {} } { 0.000ns 1.643ns 0.535ns 2.433ns } { 0.000ns 0.357ns 0.272ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.782 ns" { CLK lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[2] GPR:inst|Demux16:inst4|inst9~5 GPR:inst|Demux16:inst4|AND16_1:inst1|inst11 GPR:inst|Demux16:inst4|AND16_1:inst1|inst11~clkctrl GPR:inst|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "d:/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/quartus/bin/Technology_Viewer.qrui" "6.782 ns" { CLK {} CLK~combout {} lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[2] {} GPR:inst|Demux16:inst4|inst9~5 {} GPR:inst|Demux16:inst4|AND16_1:inst1|inst11 {} GPR:inst|Demux16:inst4|AND16_1:inst1|inst11~clkctrl {} GPR:inst|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 1.085ns 0.280ns 0.627ns 1.487ns 0.663ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.228ns 0.000ns 0.618ns } "" } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.222 ns" { GPR:inst|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[8] GPR:inst|lpm_mux0:inst14|lpm_mux:lpm_mux_component|mux_1rc:auto_generated|l2_w8_n2_mux_dataout~2 GPR:inst|lpm_mux0:inst14|lpm_mux:lpm_mux_component|mux_1rc:auto_generated|l4_w8_n0_mux_dataout~4 DATA_OUT[8] } "NODE_NAME" } } { "d:/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/quartus/bin/Technology_Viewer.qrui" "7.222 ns" { GPR:inst|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[8] {} GPR:inst|lpm_mux0:inst14|lpm_mux:lpm_mux_component|mux_1rc:auto_generated|l2_w8_n2_mux_dataout~2 {} GPR:inst|lpm_mux0:inst14|lpm_mux:lpm_mux_component|mux_1rc:auto_generated|l4_w8_n0_mux_dataout~4 {} DATA_OUT[8] {} } { 0.000ns 1.643ns 0.535ns 2.433ns } { 0.000ns 0.357ns 0.272ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "184 " "Info: Peak virtual memory: 184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 01 21:24:29 2019 " "Info: Processing ended: Mon Apr 01 21:24:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
