ECE281_Lab2
==========
# C3C Sung Woo Suh

## Truth Table and Schematic

![Schematics](Schematics.jpg)

## VHDL
https://github.com/suhsungwoo/Lab2/blob/master/full_adder.vhd

## Test bench
 https://github.com/suhsungwoo/Lab2/blob/master/full_adder_tb.vhd
 
## Test bench output

![Prelab_Screenshot_1](Prelab_Screenshot_1.JPG)

## documentation:
C3C Kiernan helped me with the K-map and in the test bench.
