

================================================================
== Vivado HLS Report for 'HLS_accel'
================================================================
* Date:           Thu Sep 25 07:46:26 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        HCD_ENSTA_Test
* Solution:       sol_pipeline_II_1_flatten_unroll_16
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.232 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   521782|   521782| 5.218 ms | 5.218 ms |  521782|  521782|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                  |                       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |             Instance             |         Module        |   min   |   max   |    min    |    max    | min | max |   Type   |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_apply_kernel_single_s_fu_830  |apply_kernel_single_s  |        1|        1| 10.000 ns | 10.000 ns |    1|    1| function |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- wrapped_HCD_filter_hw_label0   |    66304|    66304|       259|          -|          -|    256|    no    |
        | + wrapped_HCD_filter_hw_label1  |      256|      256|        16|         16|          1|     16|    yes   |
        |- wrapped_HCD_filter_hw_label2   |    66304|    66304|       259|          -|          -|    256|    no    |
        | + wrapped_HCD_filter_hw_label5  |      256|      256|        16|         16|          1|     16|    yes   |
        |- L_HCD_filter_hw_label0         |   322609|   322609|        35|          5|          1|  64516|    yes   |
        |- wrapped_HCD_filter_hw_label3   |    66560|    66560|       260|          -|          -|    256|    no    |
        | + wrapped_HCD_filter_hw_label6  |      257|      257|        18|         16|          1|     16|    yes   |
        +---------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|   1223|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|     14|    1370|   3019|    -|
|Memory           |       68|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|   1323|    -|
|Register         |        0|      -|    1237|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       68|     14|    2607|   5629|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       24|      6|       2|     10|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------------+---------+-------+-----+------+-----+
    |             Instance             |            Module           | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +----------------------------------+-----------------------------+---------+-------+-----+------+-----+
    |HLS_accel_CONTROL_BUS_s_axi_U     |HLS_accel_CONTROL_BUS_s_axi  |        0|      0|   36|    40|    0|
    |HLS_accel_dcmp_64eOg_U12          |HLS_accel_dcmp_64eOg         |        0|      0|  130|   469|    0|
    |HLS_accel_dmul_64dEe_U11          |HLS_accel_dmul_64dEe         |        0|     11|  317|   578|    0|
    |HLS_accel_dsub_64cud_U10          |HLS_accel_dsub_64cud         |        0|      3|  445|  1149|    0|
    |HLS_accel_sitodp_fYi_U13          |HLS_accel_sitodp_fYi         |        0|      0|  412|   645|    0|
    |grp_apply_kernel_single_s_fu_830  |apply_kernel_single_s        |        0|      0|   30|   138|    0|
    +----------------------------------+-----------------------------+---------+-------+-----+------+-----+
    |Total                             |                             |        0|     14| 1370|  3019|    0|
    +----------------------------------+-----------------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |I_x_U         |HLS_accel_I_x         |       32|  0|   0|    0|  65536|    8|     1|       524288|
    |I_y_U         |HLS_accel_I_x         |       32|  0|   0|    0|  65536|    8|     1|       524288|
    |output_img_U  |HLS_accel_output_bkb  |        4|  0|   0|    0|  65536|    1|     1|        65536|
    +--------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total         |                      |       68|  0|   0|    0| 196608|   17|     3|      1114112|
    +--------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_864_p2               |     *    |      0|  0|  41|           8|           8|
    |grp_fu_870_p2               |     *    |      0|  0|  41|           8|           8|
    |grp_fu_876_p2               |     *    |      0|  0|  41|           8|           8|
    |grp_fu_882_p2               |     *    |      0|  0|  41|           8|           8|
    |grp_fu_888_p2               |     *    |      0|  0|  41|           8|           8|
    |grp_fu_894_p2               |     *    |      0|  0|  41|           8|           8|
    |mul_ln78_1_fu_1932_p2       |     *    |      0|  0|  17|           5|           5|
    |mul_ln78_fu_1923_p2         |     *    |      0|  0|  17|           5|           5|
    |add_ln122_fu_1298_p2        |     +    |      0|  0|  15|           5|           9|
    |add_ln126_fu_943_p2         |     +    |      0|  0|  25|          18|          18|
    |add_ln132_fu_1702_p2        |     +    |      0|  0|  15|           5|           9|
    |add_ln136_fu_1347_p2        |     +    |      0|  0|  25|          18|          18|
    |add_ln145_fu_2405_p2        |     +    |      0|  0|  15|           5|           9|
    |add_ln146_fu_2035_p2        |     +    |      0|  0|  23|          16|          16|
    |add_ln147_fu_2044_p2        |     +    |      0|  0|  25|          18|          18|
    |add_ln54_fu_1714_p2         |     +    |      0|  0|  23|          16|           1|
    |add_ln64_1_fu_1748_p2       |     +    |      0|  0|  15|           2|           8|
    |add_ln64_2_fu_1762_p2       |     +    |      0|  0|  15|           2|           8|
    |add_ln64_fu_1734_p2         |     +    |      0|  0|  15|           1|           8|
    |add_ln65_fu_1776_p2         |     +    |      0|  0|  15|           2|           8|
    |add_ln79_fu_1906_p2         |     +    |      0|  0|  15|           6|           6|
    |x_fu_1822_p2                |     +    |      0|  0|  15|           1|           8|
    |y_1_fu_1310_p2              |     +    |      0|  0|  15|           9|           1|
    |y_2_fu_1991_p2              |     +    |      0|  0|  15|           9|           1|
    |y_fu_906_p2                 |     +    |      0|  0|  15|           9|           1|
    |and_ln83_fu_1979_p2         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_11001   |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage10_11001  |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage11_11001  |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage12_11001  |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage13_11001  |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage14_11001  |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage15_11001  |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage2_11001   |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage3_11001   |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage4_11001   |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage5_11001   |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage6_11001   |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage7_11001   |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage8_11001   |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage9_11001   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state21            |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3             |    and   |      0|  0|   2|           1|           1|
    |ap_block_state76_io         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state92_io         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1565           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1570           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1575           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1580           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1585           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1590           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1595           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1600           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1605           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1610           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1615           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1620           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1625           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1630           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1635           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1640           |    and   |      0|  0|   2|           1|           1|
    |icmp_ln121_fu_900_p2        |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln122_fu_924_p2        |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln131_fu_1304_p2       |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln132_fu_1328_p2       |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln144_fu_1985_p2       |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln145_fu_2021_p2       |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln148_1_fu_2367_p2     |   icmp   |      0|  0|  13|          16|           2|
    |icmp_ln148_fu_2054_p2       |   icmp   |      0|  0|  13|          16|           2|
    |icmp_ln54_fu_1708_p2        |   icmp   |      0|  0|  13|          16|          11|
    |icmp_ln55_fu_1720_p2        |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln83_1_fu_1969_p2      |   icmp   |      0|  0|  29|          52|           1|
    |icmp_ln83_fu_1963_p2        |   icmp   |      0|  0|  13|          11|           2|
    |ap_block_pp3_stage1_11001   |    or    |      0|  0|   2|           1|           1|
    |or_ln122_10_fu_1183_p2      |    or    |      0|  0|   8|           8|           4|
    |or_ln122_11_fu_1206_p2      |    or    |      0|  0|   8|           8|           4|
    |or_ln122_12_fu_1229_p2      |    or    |      0|  0|   8|           8|           4|
    |or_ln122_13_fu_1252_p2      |    or    |      0|  0|   8|           8|           4|
    |or_ln122_14_fu_1275_p2      |    or    |      0|  0|   8|           8|           4|
    |or_ln122_1_fu_976_p2        |    or    |      0|  0|   8|           8|           2|
    |or_ln122_2_fu_999_p2        |    or    |      0|  0|   8|           8|           2|
    |or_ln122_3_fu_1022_p2       |    or    |      0|  0|   8|           8|           3|
    |or_ln122_4_fu_1045_p2       |    or    |      0|  0|   8|           8|           3|
    |or_ln122_5_fu_1068_p2       |    or    |      0|  0|   8|           8|           3|
    |or_ln122_6_fu_1091_p2       |    or    |      0|  0|   8|           8|           3|
    |or_ln122_7_fu_1114_p2       |    or    |      0|  0|   8|           8|           4|
    |or_ln122_8_fu_1137_p2       |    or    |      0|  0|   8|           8|           4|
    |or_ln122_9_fu_1160_p2       |    or    |      0|  0|   8|           8|           4|
    |or_ln122_fu_953_p2          |    or    |      0|  0|   8|           8|           1|
    |or_ln132_10_fu_1587_p2      |    or    |      0|  0|   8|           8|           4|
    |or_ln132_11_fu_1610_p2      |    or    |      0|  0|   8|           8|           4|
    |or_ln132_12_fu_1633_p2      |    or    |      0|  0|   8|           8|           4|
    |or_ln132_13_fu_1656_p2      |    or    |      0|  0|   8|           8|           4|
    |or_ln132_14_fu_1679_p2      |    or    |      0|  0|   8|           8|           4|
    |or_ln132_1_fu_1380_p2       |    or    |      0|  0|   8|           8|           2|
    |or_ln132_2_fu_1403_p2       |    or    |      0|  0|   8|           8|           2|
    |or_ln132_3_fu_1426_p2       |    or    |      0|  0|   8|           8|           3|
    |or_ln132_4_fu_1449_p2       |    or    |      0|  0|   8|           8|           3|
    |or_ln132_5_fu_1472_p2       |    or    |      0|  0|   8|           8|           3|
    |or_ln132_6_fu_1495_p2       |    or    |      0|  0|   8|           8|           3|
    |or_ln132_7_fu_1518_p2       |    or    |      0|  0|   8|           8|           4|
    |or_ln132_8_fu_1541_p2       |    or    |      0|  0|   8|           8|           4|
    |or_ln132_9_fu_1564_p2       |    or    |      0|  0|   8|           8|           4|
    |or_ln132_fu_1357_p2         |    or    |      0|  0|   8|           8|           1|
    |or_ln145_10_fu_2262_p2      |    or    |      0|  0|   8|           8|           4|
    |or_ln145_11_fu_2284_p2      |    or    |      0|  0|   8|           8|           4|
    |or_ln145_12_fu_2302_p2      |    or    |      0|  0|   8|           8|           4|
    |or_ln145_13_fu_2324_p2      |    or    |      0|  0|   8|           8|           4|
    |or_ln145_14_fu_2342_p2      |    or    |      0|  0|   8|           8|           4|
    |or_ln145_1_fu_2084_p2       |    or    |      0|  0|   8|           8|           2|
    |or_ln145_2_fu_2102_p2       |    or    |      0|  0|   8|           8|           2|
    |or_ln145_3_fu_2124_p2       |    or    |      0|  0|   8|           8|           3|
    |or_ln145_4_fu_2142_p2       |    or    |      0|  0|   8|           8|           3|
    |or_ln145_5_fu_2164_p2       |    or    |      0|  0|   8|           8|           3|
    |or_ln145_6_fu_2182_p2       |    or    |      0|  0|   8|           8|           3|
    |or_ln145_7_fu_2204_p2       |    or    |      0|  0|   8|           8|           4|
    |or_ln145_8_fu_2222_p2       |    or    |      0|  0|   8|           8|           4|
    |or_ln145_9_fu_2244_p2       |    or    |      0|  0|   8|           8|           4|
    |or_ln145_fu_2060_p2         |    or    |      0|  0|   8|           8|           1|
    |or_ln83_fu_1975_p2          |    or    |      0|  0|   2|           1|           1|
    |select_ln73_1_fu_1740_p3    |  select  |      0|  0|   8|           1|           8|
    |select_ln73_2_fu_1754_p3    |  select  |      0|  0|   8|           1|           8|
    |select_ln73_3_fu_1768_p3    |  select  |      0|  0|   8|           1|           8|
    |select_ln73_fu_1726_p3      |  select  |      0|  0|   8|           1|           1|
    |ap_enable_pp2               |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|1223|         777|         499|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+-----+-----------+-----+-----------+
    |                   Name                   | LUT | Input Size| Bits| Total Bits|
    +------------------------------------------+-----+-----------+-----+-----------+
    |INPUT_STREAM_TDATA_blk_n                  |    9|          2|    1|          2|
    |I_x_address0                              |  101|         21|   16|        336|
    |I_x_address1                              |   33|          6|   16|         96|
    |I_x_d0                                    |   85|         17|    8|        136|
    |I_y_address0                              |  101|         21|   16|        336|
    |I_y_address1                              |   33|          6|   16|         96|
    |I_y_d0                                    |   85|         17|    8|        136|
    |OUTPUT_STREAM_TDATA_blk_n                 |    9|          2|    1|          2|
    |OUTPUT_STREAM_TDATA_int                   |   85|         17|   32|        544|
    |OUTPUT_STREAM_TLAST_int                   |   21|          4|    1|          4|
    |ap_NS_fsm                                 |  265|         62|    1|         62|
    |ap_enable_reg_pp2_iter6                   |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1                   |    9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_777_p4   |    9|          2|   16|         32|
    |ap_phi_mux_x6_0_i_0_phi_fu_822_p4         |    9|          2|    9|         18|
    |ap_phi_mux_x_0_i_i_phi_fu_799_p4          |    9|          2|    8|         16|
    |ap_phi_mux_y_0_i_i_phi_fu_788_p4          |    9|          2|    8|         16|
    |grp_apply_kernel_single_s_fu_830_p_read   |   21|          4|    8|         32|
    |grp_apply_kernel_single_s_fu_830_p_read1  |   21|          4|    8|         32|
    |grp_apply_kernel_single_s_fu_830_p_read2  |   21|          4|    8|         32|
    |grp_apply_kernel_single_s_fu_830_p_read3  |   21|          4|    8|         32|
    |grp_apply_kernel_single_s_fu_830_p_read4  |   21|          4|    8|         32|
    |grp_apply_kernel_single_s_fu_830_p_read5  |   21|          4|    8|         32|
    |grp_apply_kernel_single_s_fu_830_p_read6  |   21|          4|    8|         32|
    |grp_apply_kernel_single_s_fu_830_p_read7  |   21|          4|    8|         32|
    |grp_apply_kernel_single_s_fu_830_p_read8  |   21|          4|    8|         32|
    |grp_fu_843_p0                             |   15|          3|   64|        192|
    |grp_fu_843_p1                             |   15|          3|   64|        192|
    |grp_fu_847_p0                             |   15|          3|   64|        192|
    |grp_fu_847_p1                             |   15|          3|   64|        192|
    |grp_fu_857_p0                             |   21|          4|   32|        128|
    |indvar_flatten_reg_773                    |    9|          2|   16|         32|
    |output_img_address0                       |   47|         10|   16|        160|
    |output_img_address1                       |   44|          9|   16|        144|
    |x2_0_i_0_reg_761                          |    9|          2|    9|         18|
    |x6_0_i_0_reg_818                          |    9|          2|    9|         18|
    |x_0_i_0_reg_737                           |    9|          2|    9|         18|
    |x_0_i_i_reg_795                           |    9|          2|    8|         16|
    |y1_0_i_reg_749                            |    9|          2|    9|         18|
    |y5_0_i_reg_806                            |    9|          2|    9|         18|
    |y_0_i_i_reg_784                           |    9|          2|    8|         16|
    |y_0_i_reg_725                             |    9|          2|    9|         18|
    +------------------------------------------+-----+-----------+-----+-----------+
    |Total                                     | 1323|        276|  637|       3496|
    +------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |Ix2_window_0_0_reg_2569                |   8|   0|    8|          0|
    |Ix2_window_0_1_reg_2584                |   8|   0|    8|          0|
    |Ix2_window_0_2_reg_2641                |   8|   0|    8|          0|
    |Ix2_window_1_0_reg_2656                |   8|   0|    8|          0|
    |Ix2_window_1_1_reg_2691                |   8|   0|    8|          0|
    |Ix2_window_1_2_reg_2706                |   8|   0|    8|          0|
    |Ix2_window_2_0_reg_2731                |   8|   0|    8|          0|
    |Ix2_window_2_1_reg_2746                |   8|   0|    8|          0|
    |Ix2_window_2_2_reg_2761                |   8|   0|    8|          0|
    |Ixy_window_0_0_reg_2579                |   8|   0|    8|          0|
    |Ixy_window_0_0_reg_2579_pp2_iter1_reg  |   8|   0|    8|          0|
    |Ixy_window_0_1_reg_2594                |   8|   0|    8|          0|
    |Ixy_window_0_1_reg_2594_pp2_iter1_reg  |   8|   0|    8|          0|
    |Ixy_window_0_2_reg_2651                |   8|   0|    8|          0|
    |Ixy_window_0_2_reg_2651_pp2_iter1_reg  |   8|   0|    8|          0|
    |Ixy_window_1_0_reg_2666                |   8|   0|    8|          0|
    |Ixy_window_1_0_reg_2666_pp2_iter1_reg  |   8|   0|    8|          0|
    |Ixy_window_1_1_reg_2701                |   8|   0|    8|          0|
    |Ixy_window_1_2_reg_2716                |   8|   0|    8|          0|
    |Ixy_window_2_0_reg_2741                |   8|   0|    8|          0|
    |Ixy_window_2_1_reg_2756                |   8|   0|    8|          0|
    |Ixy_window_2_2_reg_2771                |   8|   0|    8|          0|
    |Iy2_window_0_0_reg_2574                |   8|   0|    8|          0|
    |Iy2_window_0_0_reg_2574_pp2_iter1_reg  |   8|   0|    8|          0|
    |Iy2_window_0_1_reg_2589                |   8|   0|    8|          0|
    |Iy2_window_0_1_reg_2589_pp2_iter1_reg  |   8|   0|    8|          0|
    |Iy2_window_0_2_reg_2646                |   8|   0|    8|          0|
    |Iy2_window_1_0_reg_2661                |   8|   0|    8|          0|
    |Iy2_window_1_1_reg_2696                |   8|   0|    8|          0|
    |Iy2_window_1_2_reg_2711                |   8|   0|    8|          0|
    |Iy2_window_2_0_reg_2736                |   8|   0|    8|          0|
    |Iy2_window_2_1_reg_2751                |   8|   0|    8|          0|
    |Iy2_window_2_2_reg_2766                |   8|   0|    8|          0|
    |R_reg_2849                             |  64|   0|   64|          0|
    |add_ln145_reg_3156                     |   9|   0|    9|          0|
    |add_ln54_reg_2501                      |  16|   0|   16|          0|
    |add_ln65_reg_2533                      |   8|   0|    8|          0|
    |and_ln83_reg_2865                      |   1|   0|    1|          0|
    |ap_CS_fsm                              |  61|   0|   61|          0|
    |ap_enable_reg_pp2_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                |   1|   0|    1|          0|
    |det_M_reg_2839                         |  64|   0|   64|          0|
    |empty_22_reg_2432                      |   8|   0|    8|          0|
    |empty_43_reg_2473                      |   8|   0|    8|          0|
    |empty_66_reg_2898                      |   8|   0|    8|          0|
    |icmp_ln145_reg_2894                    |   1|   0|    1|          0|
    |icmp_ln145_reg_2894_pp3_iter1_reg      |   1|   0|    1|          0|
    |icmp_ln148_1_reg_3101                  |   1|   0|    1|          0|
    |icmp_ln148_reg_2921                    |   1|   0|    1|          0|
    |icmp_ln54_reg_2497                     |   1|   0|    1|          0|
    |icmp_ln83_1_reg_2860                   |   1|   0|    1|          0|
    |icmp_ln83_reg_2855                     |   1|   0|    1|          0|
    |indvar_flatten_reg_773                 |  16|   0|   16|          0|
    |mul_ln78_1_reg_2803                    |  10|   0|   10|          0|
    |mul_ln78_reg_2798                      |  10|   0|   10|          0|
    |output_img_load_10_reg_3056            |   1|   0|    1|          0|
    |output_img_load_11_reg_3061            |   1|   0|    1|          0|
    |output_img_load_12_reg_3081            |   1|   0|    1|          0|
    |output_img_load_13_reg_3086            |   1|   0|    1|          0|
    |output_img_load_14_reg_3111            |   1|   0|    1|          0|
    |output_img_load_15_reg_3116            |   1|   0|    1|          0|
    |output_img_load_1_reg_2936             |   1|   0|    1|          0|
    |output_img_load_2_reg_2956             |   1|   0|    1|          0|
    |output_img_load_3_reg_2961             |   1|   0|    1|          0|
    |output_img_load_4_reg_2981             |   1|   0|    1|          0|
    |output_img_load_5_reg_2986             |   1|   0|    1|          0|
    |output_img_load_6_reg_3006             |   1|   0|    1|          0|
    |output_img_load_7_reg_3011             |   1|   0|    1|          0|
    |output_img_load_8_reg_3031             |   1|   0|    1|          0|
    |output_img_load_9_reg_3036             |   1|   0|    1|          0|
    |select_ln73_1_reg_2513                 |   8|   0|    8|          0|
    |select_ln73_2_reg_2521                 |   8|   0|    8|          0|
    |select_ln73_3_reg_2526                 |   8|   0|    8|          0|
    |select_ln73_reg_2506                   |   8|   0|    8|          0|
    |shl_ln_reg_2884                        |   8|   0|   16|          8|
    |tmp_10_reg_2782                        |   5|   0|    5|          0|
    |tmp_11_reg_2788                        |   5|   0|    5|          0|
    |tmp_3_reg_2824                         |  64|   0|   64|          0|
    |tmp_4_reg_2829                         |  64|   0|   64|          0|
    |tmp_5_reg_2834                         |  64|   0|   64|          0|
    |tmp_6_reg_2844                         |  64|   0|   64|          0|
    |tmp_7_reg_2776                         |   5|   0|    5|          0|
    |trace_M_reg_2818                       |  64|   0|   64|          0|
    |trunc_ln146_reg_2879                   |   8|   0|    8|          0|
    |x2_0_i_0_reg_761                       |   9|   0|    9|          0|
    |x6_0_i_0_reg_818                       |   9|   0|    9|          0|
    |x_0_i_0_reg_737                        |   9|   0|    9|          0|
    |x_0_i_i_reg_795                        |   8|   0|    8|          0|
    |x_reg_2599                             |   8|   0|    8|          0|
    |y1_0_i_reg_749                         |   9|   0|    9|          0|
    |y5_0_i_reg_806                         |   9|   0|    9|          0|
    |y_0_i_i_reg_784                        |   8|   0|    8|          0|
    |y_0_i_reg_725                          |   9|   0|    9|          0|
    |y_1_reg_2460                           |   9|   0|    9|          0|
    |y_2_reg_2874                           |   9|   0|    9|          0|
    |y_reg_2419                             |   9|   0|    9|          0|
    |zext_ln122_reg_2424                    |   9|   0|   18|          9|
    |zext_ln132_reg_2465                    |   9|   0|   18|          9|
    |zext_ln145_reg_2889                    |   9|   0|   18|          9|
    |zext_ln66_4_reg_2616                   |  16|   0|   64|         48|
    |icmp_ln54_reg_2497                     |  64|  32|    1|          0|
    |zext_ln66_4_reg_2616                   |  64|  32|   64|         48|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |1237|  64| 1257|        131|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------------+-----+-----+------------+----------------------+--------------+
|s_axi_CONTROL_BUS_AWVALID  |  in |    1|    s_axi   |      CONTROL_BUS     |  return void |
|s_axi_CONTROL_BUS_AWREADY  | out |    1|    s_axi   |      CONTROL_BUS     |  return void |
|s_axi_CONTROL_BUS_AWADDR   |  in |    4|    s_axi   |      CONTROL_BUS     |  return void |
|s_axi_CONTROL_BUS_WVALID   |  in |    1|    s_axi   |      CONTROL_BUS     |  return void |
|s_axi_CONTROL_BUS_WREADY   | out |    1|    s_axi   |      CONTROL_BUS     |  return void |
|s_axi_CONTROL_BUS_WDATA    |  in |   32|    s_axi   |      CONTROL_BUS     |  return void |
|s_axi_CONTROL_BUS_WSTRB    |  in |    4|    s_axi   |      CONTROL_BUS     |  return void |
|s_axi_CONTROL_BUS_ARVALID  |  in |    1|    s_axi   |      CONTROL_BUS     |  return void |
|s_axi_CONTROL_BUS_ARREADY  | out |    1|    s_axi   |      CONTROL_BUS     |  return void |
|s_axi_CONTROL_BUS_ARADDR   |  in |    4|    s_axi   |      CONTROL_BUS     |  return void |
|s_axi_CONTROL_BUS_RVALID   | out |    1|    s_axi   |      CONTROL_BUS     |  return void |
|s_axi_CONTROL_BUS_RREADY   |  in |    1|    s_axi   |      CONTROL_BUS     |  return void |
|s_axi_CONTROL_BUS_RDATA    | out |   32|    s_axi   |      CONTROL_BUS     |  return void |
|s_axi_CONTROL_BUS_RRESP    | out |    2|    s_axi   |      CONTROL_BUS     |  return void |
|s_axi_CONTROL_BUS_BVALID   | out |    1|    s_axi   |      CONTROL_BUS     |  return void |
|s_axi_CONTROL_BUS_BREADY   |  in |    1|    s_axi   |      CONTROL_BUS     |  return void |
|s_axi_CONTROL_BUS_BRESP    | out |    2|    s_axi   |      CONTROL_BUS     |  return void |
|ap_clk                     |  in |    1| ap_ctrl_hs |       HLS_accel      | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_hs |       HLS_accel      | return value |
|interrupt                  | out |    1| ap_ctrl_hs |       HLS_accel      | return value |
|INPUT_STREAM_TDATA         |  in |   32|    axis    |  INPUT_STREAM_data_V |    pointer   |
|INPUT_STREAM_TVALID        |  in |    1|    axis    |  INPUT_STREAM_dest_V |    pointer   |
|INPUT_STREAM_TREADY        | out |    1|    axis    |  INPUT_STREAM_dest_V |    pointer   |
|INPUT_STREAM_TDEST         |  in |    5|    axis    |  INPUT_STREAM_dest_V |    pointer   |
|INPUT_STREAM_TKEEP         |  in |    4|    axis    |  INPUT_STREAM_keep_V |    pointer   |
|INPUT_STREAM_TSTRB         |  in |    4|    axis    |  INPUT_STREAM_strb_V |    pointer   |
|INPUT_STREAM_TUSER         |  in |    4|    axis    |  INPUT_STREAM_user_V |    pointer   |
|INPUT_STREAM_TLAST         |  in |    1|    axis    |  INPUT_STREAM_last_V |    pointer   |
|INPUT_STREAM_TID           |  in |    5|    axis    |   INPUT_STREAM_id_V  |    pointer   |
|OUTPUT_STREAM_TDATA        | out |   32|    axis    | OUTPUT_STREAM_data_V |    pointer   |
|OUTPUT_STREAM_TVALID       | out |    1|    axis    | OUTPUT_STREAM_dest_V |    pointer   |
|OUTPUT_STREAM_TREADY       |  in |    1|    axis    | OUTPUT_STREAM_dest_V |    pointer   |
|OUTPUT_STREAM_TDEST        | out |    5|    axis    | OUTPUT_STREAM_dest_V |    pointer   |
|OUTPUT_STREAM_TKEEP        | out |    4|    axis    | OUTPUT_STREAM_keep_V |    pointer   |
|OUTPUT_STREAM_TSTRB        | out |    4|    axis    | OUTPUT_STREAM_strb_V |    pointer   |
|OUTPUT_STREAM_TUSER        | out |    4|    axis    | OUTPUT_STREAM_user_V |    pointer   |
|OUTPUT_STREAM_TLAST        | out |    1|    axis    | OUTPUT_STREAM_last_V |    pointer   |
|OUTPUT_STREAM_TID          | out |    5|    axis    |  OUTPUT_STREAM_id_V  |    pointer   |
+---------------------------+-----+-----+------------+----------------------+--------------+

