// Generated by CIRCT firtool-1.128.0

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_
module LSU_Verification();	// src/main/scala/mycpu/utils/Debug.scala:13:13
  `ifndef SYNTHESIS	// src/main/scala/mycpu/utils/Debug.scala:13:13
    always @(posedge LSU.clock) begin	// src/main/scala/mycpu/core/backend/LSU.scala:11:7, src/main/scala/mycpu/utils/Debug.scala:13:13
      if ((`PRINTF_COND_) & LSU.readBridge_io_rReq_ready & LSU.readBridge_io_rReq_valid
          & ~LSU.reset)	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/core/backend/LSU.scala:11:7, :39:27, src/main/scala/mycpu/utils/Debug.scala:13:13
        $fwrite(32'h80000002, "[DEBUG] [LSU]  read req: addr: %x, size: %x\n",
                LSU.io_in_bits_aluResult, LSU.size);	// src/main/scala/mycpu/core/backend/LSU.scala:12:14, :58:37, :59:119, src/main/scala/mycpu/utils/Debug.scala:13:13
      if ((`PRINTF_COND_) & LSU.readBridge_io_rStream_ready
          & LSU.readBridge_io_rStream_valid & ~LSU.reset)	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/core/backend/LSU.scala:11:7, :39:27, src/main/scala/mycpu/utils/Debug.scala:13:13
        $fwrite(32'h80000002, "[DEBUG] [LSU]  read stream: rdata: %x, resp: %x\n",
                LSU.readBridge_io_rStream_bits_data, LSU.readBridge_io_rStream_bits_resp);	// src/main/scala/mycpu/core/backend/LSU.scala:39:27, src/main/scala/mycpu/utils/Debug.scala:13:13
      if ((`PRINTF_COND_) & LSU.writeBridge_io_wReq_ready
          & LSU.writeBridge_io_wReq_valid_0 & ~LSU.reset)	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/core/backend/LSU.scala:11:7, :40:27, src/main/scala/mycpu/utils/Debug.scala:13:13
        $fwrite(32'h80000002, "[DEBUG] [LSU]  write req: addr: %x, size: %x\n",
                LSU.io_in_bits_aluResult, LSU.size);	// src/main/scala/mycpu/core/backend/LSU.scala:12:14, :58:37, :59:119, src/main/scala/mycpu/utils/Debug.scala:13:13
      if ((`PRINTF_COND_) & LSU.writeBridge_io_wStream_ready
          & LSU.writeBridge_io_wStream_valid & ~LSU.reset)	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/core/backend/LSU.scala:11:7, :40:27, src/main/scala/mycpu/utils/Debug.scala:13:13
        $fwrite(32'h80000002, "[DEBUG] [LSU]: write stream: data: %x, wstrb: %x\n",
                LSU.inWdata, LSU.inWstrb);	// src/main/scala/mycpu/core/backend/LSU.scala:58:37, :59:{23,61}, src/main/scala/mycpu/utils/Debug.scala:13:13
    end // always @(posedge)
  `endif // not def SYNTHESIS
endmodule

