// Seed: 2242383813
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    input wand id_2
);
  tri1 id_4;
  assign id_4 = 1 == 1;
  wand id_5, id_6;
  wire id_7;
  wor  id_8 = 1;
  assign id_5 = id_2 - 1;
endmodule
module module_1 (
    output uwire id_0,
    input  tri1  id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_0 = 0;
  assign id_0 = 1;
  wire id_4, id_5, id_6;
  assign id_4 = 1;
endmodule
module module_2 (
    input tri0 id_0,
    input supply1 id_1,
    input tri id_2,
    output uwire id_3,
    input wor id_4,
    input wor id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_5
  );
  assign id_7 = id_7;
  wire id_8;
endmodule
