

================================================================
== Vivado HLS Report for 'pwm'
================================================================
* Date:           Sun Jun  2 13:54:47 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        PWM
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.702|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   17|   17|    9|    9| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 9, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.23>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%period_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %period)"   --->   Operation 19 'read' 'period_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%max_duty_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %max_duty)"   --->   Operation 20 'read' 'max_duty_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%min_duty_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %min_duty)"   --->   Operation 21 'read' 'min_duty_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 22 [1/1] (2.55ns)   --->   "%tmp_1 = sub i32 %max_duty_read, %min_duty_read" [PWM/pwm.cpp:76]   --->   Operation 22 'sub' 'tmp_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i32 %tmp_1 to i16" [PWM/pwm.cpp:76]   --->   Operation 23 'trunc' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_Val2_8 = trunc i32 %min_duty_read to i16" [PWM/pwm.cpp:76]   --->   Operation 24 'trunc' 'p_Val2_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%m_V_addr_1 = getelementptr [9 x i16]* %m_V, i64 0, i64 0" [PWM/pwm.cpp:76]   --->   Operation 25 'getelementptr' 'm_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (2.32ns)   --->   "%m_V_load_1 = load i16* %m_V_addr_1, align 2" [PWM/pwm.cpp:76]   --->   Operation 26 'load' 'm_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_76 = trunc i32 %max_duty_read to i16" [PWM/pwm.cpp:84]   --->   Operation 27 'trunc' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%acc_load = load i16* @acc, align 2" [PWM/pwm.cpp:84]   --->   Operation 28 'load' 'acc_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.42ns)   --->   "%tmp_21 = icmp ult i16 %acc_load, %tmp_76" [PWM/pwm.cpp:84]   --->   Operation 29 'icmp' 'tmp_21' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_85 = trunc i32 %period_read to i16" [PWM/pwm.cpp:87]   --->   Operation 30 'trunc' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.42ns)   --->   "%tmp_s = icmp ult i16 %acc_load, %tmp_85" [PWM/pwm.cpp:87]   --->   Operation 31 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.07ns)   --->   "%tmp_10 = add i16 1, %acc_load" [PWM/pwm.cpp:87]   --->   Operation 32 'add' 'tmp_10' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.80ns)   --->   "%tmp_11 = select i1 %tmp_s, i16 %tmp_10, i16 0" [PWM/pwm.cpp:87]   --->   Operation 33 'select' 'tmp_11' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "store i16 %tmp_11, i16* @acc, align 2" [PWM/pwm.cpp:87]   --->   Operation 34 'store' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.70>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%OP1_V = zext i16 %tmp_2 to i32" [PWM/pwm.cpp:76]   --->   Operation 35 'zext' 'OP1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/2] (2.32ns)   --->   "%m_V_load_1 = load i16* %m_V_addr_1, align 2" [PWM/pwm.cpp:76]   --->   Operation 36 'load' 'm_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%OP2_V = sext i16 %m_V_load_1 to i32" [PWM/pwm.cpp:76]   --->   Operation 37 'sext' 'OP2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (6.38ns)   --->   "%p_Val2_s = mul i32 %OP2_V, %OP1_V" [PWM/pwm.cpp:76]   --->   Operation 38 'mul' 'p_Val2_s' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_61 = trunc i32 %p_Val2_s to i13" [PWM/pwm.cpp:76]   --->   Operation 39 'trunc' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%m_V_addr_2 = getelementptr [9 x i16]* %m_V, i64 0, i64 1" [PWM/pwm.cpp:76]   --->   Operation 40 'getelementptr' 'm_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (2.32ns)   --->   "%m_V_load_2 = load i16* %m_V_addr_2, align 2" [PWM/pwm.cpp:76]   --->   Operation 41 'load' 'm_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>

State 3 <SV = 2> <Delay = 8.70>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_5 = sext i32 %p_Val2_s to i33" [PWM/pwm.cpp:76]   --->   Operation 42 'sext' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_7 = call i29 @_ssdm_op_BitConcatenate.i29.i16.i13(i16 %p_Val2_8, i13 0)" [PWM/pwm.cpp:76]   --->   Operation 43 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i29 %tmp_7 to i33" [PWM/pwm.cpp:76]   --->   Operation 44 'zext' 'tmp_7_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (2.55ns)   --->   "%r_V_2 = add nsw i33 %tmp_7_cast, %tmp_5" [PWM/pwm.cpp:76]   --->   Operation 45 'add' 'r_V_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node tmp_16)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_2, i32 32)" [PWM/pwm.cpp:76]   --->   Operation 46 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (2.09ns)   --->   "%tmp_8 = icmp eq i13 %tmp_61, 0" [PWM/pwm.cpp:76]   --->   Operation 47 'icmp' 'tmp_8' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_6 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %r_V_2, i32 13, i32 28)" [PWM/pwm.cpp:76]   --->   Operation 48 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (2.07ns)   --->   "%tmp_9 = add i16 1, %tmp_6" [PWM/pwm.cpp:76]   --->   Operation 49 'add' 'tmp_9' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node tmp_16)   --->   "%tmp_24 = select i1 %tmp_8, i16 %tmp_6, i16 %tmp_9" [PWM/pwm.cpp:76]   --->   Operation 50 'select' 'tmp_24' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node tmp_16)   --->   "%tmp_30 = select i1 %tmp_31, i16 %tmp_24, i16 %tmp_6" [PWM/pwm.cpp:76]   --->   Operation 51 'select' 'tmp_30' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/2] (2.32ns)   --->   "%m_V_load_2 = load i16* %m_V_addr_2, align 2" [PWM/pwm.cpp:76]   --->   Operation 52 'load' 'm_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%OP2_V_1 = sext i16 %m_V_load_2 to i32" [PWM/pwm.cpp:76]   --->   Operation 53 'sext' 'OP2_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (6.38ns)   --->   "%p_Val2_1 = mul i32 %OP2_V_1, %OP1_V" [PWM/pwm.cpp:76]   --->   Operation 54 'mul' 'p_Val2_1' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_63 = trunc i32 %p_Val2_1 to i13" [PWM/pwm.cpp:76]   --->   Operation 55 'trunc' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%m_V_addr_3 = getelementptr [9 x i16]* %m_V, i64 0, i64 2" [PWM/pwm.cpp:76]   --->   Operation 56 'getelementptr' 'm_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (2.32ns)   --->   "%m_V_load_3 = load i16* %m_V_addr_3, align 2" [PWM/pwm.cpp:76]   --->   Operation 57 'load' 'm_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 58 [1/1] (2.42ns)   --->   "%tmp_13 = icmp ult i16 %acc_load, %p_Val2_8" [PWM/pwm.cpp:84]   --->   Operation 58 'icmp' 'tmp_13' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_16 = icmp ult i16 %acc_load, %tmp_30" [PWM/pwm.cpp:84]   --->   Operation 59 'icmp' 'tmp_16' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.70>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_5_1 = sext i32 %p_Val2_1 to i33" [PWM/pwm.cpp:76]   --->   Operation 60 'sext' 'tmp_5_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (2.55ns)   --->   "%r_V_2_1 = add nsw i33 %tmp_7_cast, %tmp_5_1" [PWM/pwm.cpp:76]   --->   Operation 61 'add' 'r_V_2_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_1)   --->   "%tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_2_1, i32 32)" [PWM/pwm.cpp:76]   --->   Operation 62 'bitselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (2.09ns)   --->   "%tmp_8_1 = icmp eq i13 %tmp_63, 0" [PWM/pwm.cpp:76]   --->   Operation 63 'icmp' 'tmp_8_1' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_32 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %r_V_2_1, i32 13, i32 28)" [PWM/pwm.cpp:76]   --->   Operation 64 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (2.07ns)   --->   "%tmp_33 = add i16 1, %tmp_32" [PWM/pwm.cpp:76]   --->   Operation 65 'add' 'tmp_33' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_1)   --->   "%tmp_34 = select i1 %tmp_8_1, i16 %tmp_32, i16 %tmp_33" [PWM/pwm.cpp:76]   --->   Operation 66 'select' 'tmp_34' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_1)   --->   "%tmp_35 = select i1 %tmp_62, i16 %tmp_34, i16 %tmp_32" [PWM/pwm.cpp:76]   --->   Operation 67 'select' 'tmp_35' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 68 [1/2] (2.32ns)   --->   "%m_V_load_3 = load i16* %m_V_addr_3, align 2" [PWM/pwm.cpp:76]   --->   Operation 68 'load' 'm_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%OP2_V_2 = sext i16 %m_V_load_3 to i32" [PWM/pwm.cpp:76]   --->   Operation 69 'sext' 'OP2_V_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (6.38ns)   --->   "%p_Val2_2 = mul i32 %OP2_V_2, %OP1_V" [PWM/pwm.cpp:76]   --->   Operation 70 'mul' 'p_Val2_2' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_65 = trunc i32 %p_Val2_2 to i13" [PWM/pwm.cpp:76]   --->   Operation 71 'trunc' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%m_V_addr_4 = getelementptr [9 x i16]* %m_V, i64 0, i64 3" [PWM/pwm.cpp:76]   --->   Operation 72 'getelementptr' 'm_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [2/2] (2.32ns)   --->   "%m_V_load_4 = load i16* %m_V_addr_4, align 2" [PWM/pwm.cpp:76]   --->   Operation 73 'load' 'm_V_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 74 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_16_1 = icmp ult i16 %acc_load, %tmp_35" [PWM/pwm.cpp:84]   --->   Operation 74 'icmp' 'tmp_16_1' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.70>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_5_2 = sext i32 %p_Val2_2 to i33" [PWM/pwm.cpp:76]   --->   Operation 75 'sext' 'tmp_5_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (2.55ns)   --->   "%r_V_2_2 = add nsw i33 %tmp_7_cast, %tmp_5_2" [PWM/pwm.cpp:76]   --->   Operation 76 'add' 'r_V_2_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_2)   --->   "%tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_2_2, i32 32)" [PWM/pwm.cpp:76]   --->   Operation 77 'bitselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (2.09ns)   --->   "%tmp_8_2 = icmp eq i13 %tmp_65, 0" [PWM/pwm.cpp:76]   --->   Operation 78 'icmp' 'tmp_8_2' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_36 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %r_V_2_2, i32 13, i32 28)" [PWM/pwm.cpp:76]   --->   Operation 79 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (2.07ns)   --->   "%tmp_37 = add i16 1, %tmp_36" [PWM/pwm.cpp:76]   --->   Operation 80 'add' 'tmp_37' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_2)   --->   "%tmp_38 = select i1 %tmp_8_2, i16 %tmp_36, i16 %tmp_37" [PWM/pwm.cpp:76]   --->   Operation 81 'select' 'tmp_38' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_2)   --->   "%tmp_39 = select i1 %tmp_64, i16 %tmp_38, i16 %tmp_36" [PWM/pwm.cpp:76]   --->   Operation 82 'select' 'tmp_39' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 83 [1/2] (2.32ns)   --->   "%m_V_load_4 = load i16* %m_V_addr_4, align 2" [PWM/pwm.cpp:76]   --->   Operation 83 'load' 'm_V_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%OP2_V_3 = sext i16 %m_V_load_4 to i32" [PWM/pwm.cpp:76]   --->   Operation 84 'sext' 'OP2_V_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (6.38ns)   --->   "%p_Val2_s_6 = mul i32 %OP2_V_3, %OP1_V" [PWM/pwm.cpp:76]   --->   Operation 85 'mul' 'p_Val2_s_6' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_67 = trunc i32 %p_Val2_s_6 to i13" [PWM/pwm.cpp:76]   --->   Operation 86 'trunc' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%m_V_addr_5 = getelementptr [9 x i16]* %m_V, i64 0, i64 4" [PWM/pwm.cpp:76]   --->   Operation 87 'getelementptr' 'm_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [2/2] (2.32ns)   --->   "%m_V_load_5 = load i16* %m_V_addr_5, align 2" [PWM/pwm.cpp:76]   --->   Operation 88 'load' 'm_V_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_5 : Operation 89 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_16_2 = icmp ult i16 %acc_load, %tmp_39" [PWM/pwm.cpp:84]   --->   Operation 89 'icmp' 'tmp_16_2' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.70>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_5_3 = sext i32 %p_Val2_s_6 to i33" [PWM/pwm.cpp:76]   --->   Operation 90 'sext' 'tmp_5_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (2.55ns)   --->   "%r_V_2_3 = add nsw i33 %tmp_7_cast, %tmp_5_3" [PWM/pwm.cpp:76]   --->   Operation 91 'add' 'r_V_2_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_3)   --->   "%tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_2_3, i32 32)" [PWM/pwm.cpp:76]   --->   Operation 92 'bitselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (2.09ns)   --->   "%tmp_8_3 = icmp eq i13 %tmp_67, 0" [PWM/pwm.cpp:76]   --->   Operation 93 'icmp' 'tmp_8_3' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_40 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %r_V_2_3, i32 13, i32 28)" [PWM/pwm.cpp:76]   --->   Operation 94 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (2.07ns)   --->   "%tmp_41 = add i16 1, %tmp_40" [PWM/pwm.cpp:76]   --->   Operation 95 'add' 'tmp_41' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_3)   --->   "%tmp_42 = select i1 %tmp_8_3, i16 %tmp_40, i16 %tmp_41" [PWM/pwm.cpp:76]   --->   Operation 96 'select' 'tmp_42' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_3)   --->   "%tmp_43 = select i1 %tmp_66, i16 %tmp_42, i16 %tmp_40" [PWM/pwm.cpp:76]   --->   Operation 97 'select' 'tmp_43' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 98 [1/2] (2.32ns)   --->   "%m_V_load_5 = load i16* %m_V_addr_5, align 2" [PWM/pwm.cpp:76]   --->   Operation 98 'load' 'm_V_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%OP2_V_4 = sext i16 %m_V_load_5 to i32" [PWM/pwm.cpp:76]   --->   Operation 99 'sext' 'OP2_V_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (6.38ns)   --->   "%p_Val2_3 = mul i32 %OP2_V_4, %OP1_V" [PWM/pwm.cpp:76]   --->   Operation 100 'mul' 'p_Val2_3' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_69 = trunc i32 %p_Val2_3 to i13" [PWM/pwm.cpp:76]   --->   Operation 101 'trunc' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%m_V_addr_6 = getelementptr [9 x i16]* %m_V, i64 0, i64 5" [PWM/pwm.cpp:76]   --->   Operation 102 'getelementptr' 'm_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [2/2] (2.32ns)   --->   "%m_V_load_6 = load i16* %m_V_addr_6, align 2" [PWM/pwm.cpp:76]   --->   Operation 103 'load' 'm_V_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_6 : Operation 104 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_16_3 = icmp ult i16 %acc_load, %tmp_43" [PWM/pwm.cpp:84]   --->   Operation 104 'icmp' 'tmp_16_3' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.70>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_5_4 = sext i32 %p_Val2_3 to i33" [PWM/pwm.cpp:76]   --->   Operation 105 'sext' 'tmp_5_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (2.55ns)   --->   "%r_V_2_4 = add nsw i33 %tmp_7_cast, %tmp_5_4" [PWM/pwm.cpp:76]   --->   Operation 106 'add' 'r_V_2_4' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_4)   --->   "%tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_2_4, i32 32)" [PWM/pwm.cpp:76]   --->   Operation 107 'bitselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (2.09ns)   --->   "%tmp_8_4 = icmp eq i13 %tmp_69, 0" [PWM/pwm.cpp:76]   --->   Operation 108 'icmp' 'tmp_8_4' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_44 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %r_V_2_4, i32 13, i32 28)" [PWM/pwm.cpp:76]   --->   Operation 109 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (2.07ns)   --->   "%tmp_45 = add i16 1, %tmp_44" [PWM/pwm.cpp:76]   --->   Operation 110 'add' 'tmp_45' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_4)   --->   "%tmp_46 = select i1 %tmp_8_4, i16 %tmp_44, i16 %tmp_45" [PWM/pwm.cpp:76]   --->   Operation 111 'select' 'tmp_46' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_4)   --->   "%tmp_47 = select i1 %tmp_68, i16 %tmp_46, i16 %tmp_44" [PWM/pwm.cpp:76]   --->   Operation 112 'select' 'tmp_47' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 113 [1/2] (2.32ns)   --->   "%m_V_load_6 = load i16* %m_V_addr_6, align 2" [PWM/pwm.cpp:76]   --->   Operation 113 'load' 'm_V_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%OP2_V_5 = sext i16 %m_V_load_6 to i32" [PWM/pwm.cpp:76]   --->   Operation 114 'sext' 'OP2_V_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (6.38ns)   --->   "%p_Val2_5 = mul i32 %OP2_V_5, %OP1_V" [PWM/pwm.cpp:76]   --->   Operation 115 'mul' 'p_Val2_5' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_71 = trunc i32 %p_Val2_5 to i13" [PWM/pwm.cpp:76]   --->   Operation 116 'trunc' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%m_V_addr_7 = getelementptr [9 x i16]* %m_V, i64 0, i64 6" [PWM/pwm.cpp:76]   --->   Operation 117 'getelementptr' 'm_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [2/2] (2.32ns)   --->   "%m_V_load_7 = load i16* %m_V_addr_7, align 2" [PWM/pwm.cpp:76]   --->   Operation 118 'load' 'm_V_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_7 : Operation 119 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_16_4 = icmp ult i16 %acc_load, %tmp_47" [PWM/pwm.cpp:84]   --->   Operation 119 'icmp' 'tmp_16_4' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.70>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_5_5 = sext i32 %p_Val2_5 to i33" [PWM/pwm.cpp:76]   --->   Operation 120 'sext' 'tmp_5_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (2.55ns)   --->   "%r_V_2_5 = add nsw i33 %tmp_7_cast, %tmp_5_5" [PWM/pwm.cpp:76]   --->   Operation 121 'add' 'r_V_2_5' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_5)   --->   "%tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_2_5, i32 32)" [PWM/pwm.cpp:76]   --->   Operation 122 'bitselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (2.09ns)   --->   "%tmp_8_5 = icmp eq i13 %tmp_71, 0" [PWM/pwm.cpp:76]   --->   Operation 123 'icmp' 'tmp_8_5' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_48 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %r_V_2_5, i32 13, i32 28)" [PWM/pwm.cpp:76]   --->   Operation 124 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (2.07ns)   --->   "%tmp_49 = add i16 1, %tmp_48" [PWM/pwm.cpp:76]   --->   Operation 125 'add' 'tmp_49' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_5)   --->   "%tmp_50 = select i1 %tmp_8_5, i16 %tmp_48, i16 %tmp_49" [PWM/pwm.cpp:76]   --->   Operation 126 'select' 'tmp_50' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_5)   --->   "%tmp_51 = select i1 %tmp_70, i16 %tmp_50, i16 %tmp_48" [PWM/pwm.cpp:76]   --->   Operation 127 'select' 'tmp_51' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 128 [1/2] (2.32ns)   --->   "%m_V_load_7 = load i16* %m_V_addr_7, align 2" [PWM/pwm.cpp:76]   --->   Operation 128 'load' 'm_V_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%OP2_V_6 = sext i16 %m_V_load_7 to i32" [PWM/pwm.cpp:76]   --->   Operation 129 'sext' 'OP2_V_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (6.38ns)   --->   "%p_Val2_6 = mul i32 %OP2_V_6, %OP1_V" [PWM/pwm.cpp:76]   --->   Operation 130 'mul' 'p_Val2_6' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_73 = trunc i32 %p_Val2_6 to i13" [PWM/pwm.cpp:76]   --->   Operation 131 'trunc' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%m_V_addr_8 = getelementptr [9 x i16]* %m_V, i64 0, i64 7" [PWM/pwm.cpp:76]   --->   Operation 132 'getelementptr' 'm_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [2/2] (2.32ns)   --->   "%m_V_load_8 = load i16* %m_V_addr_8, align 2" [PWM/pwm.cpp:76]   --->   Operation 133 'load' 'm_V_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_8 : Operation 134 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_16_5 = icmp ult i16 %acc_load, %tmp_51" [PWM/pwm.cpp:84]   --->   Operation 134 'icmp' 'tmp_16_5' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.70>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%m_V_addr = getelementptr [9 x i16]* %m_V, i64 0, i64 8" [PWM/pwm.cpp:72]   --->   Operation 135 'getelementptr' 'm_V_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [2/2] (2.32ns)   --->   "%m_V_load = load i16* %m_V_addr, align 2" [PWM/pwm.cpp:72]   --->   Operation 136 'load' 'm_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_5_6 = sext i32 %p_Val2_6 to i33" [PWM/pwm.cpp:76]   --->   Operation 137 'sext' 'tmp_5_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (2.55ns)   --->   "%r_V_2_6 = add nsw i33 %tmp_7_cast, %tmp_5_6" [PWM/pwm.cpp:76]   --->   Operation 138 'add' 'r_V_2_6' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_6)   --->   "%tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_2_6, i32 32)" [PWM/pwm.cpp:76]   --->   Operation 139 'bitselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (2.09ns)   --->   "%tmp_8_6 = icmp eq i13 %tmp_73, 0" [PWM/pwm.cpp:76]   --->   Operation 140 'icmp' 'tmp_8_6' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_52 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %r_V_2_6, i32 13, i32 28)" [PWM/pwm.cpp:76]   --->   Operation 141 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (2.07ns)   --->   "%tmp_53 = add i16 1, %tmp_52" [PWM/pwm.cpp:76]   --->   Operation 142 'add' 'tmp_53' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_6)   --->   "%tmp_54 = select i1 %tmp_8_6, i16 %tmp_52, i16 %tmp_53" [PWM/pwm.cpp:76]   --->   Operation 143 'select' 'tmp_54' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_6)   --->   "%tmp_55 = select i1 %tmp_72, i16 %tmp_54, i16 %tmp_52" [PWM/pwm.cpp:76]   --->   Operation 144 'select' 'tmp_55' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 145 [1/2] (2.32ns)   --->   "%m_V_load_8 = load i16* %m_V_addr_8, align 2" [PWM/pwm.cpp:76]   --->   Operation 145 'load' 'm_V_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%OP2_V_7 = sext i16 %m_V_load_8 to i32" [PWM/pwm.cpp:76]   --->   Operation 146 'sext' 'OP2_V_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (6.38ns)   --->   "%p_Val2_7 = mul i32 %OP2_V_7, %OP1_V" [PWM/pwm.cpp:76]   --->   Operation 147 'mul' 'p_Val2_7' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_75 = trunc i32 %p_Val2_7 to i13" [PWM/pwm.cpp:76]   --->   Operation 148 'trunc' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_16_6 = icmp ult i16 %acc_load, %tmp_55" [PWM/pwm.cpp:84]   --->   Operation 149 'icmp' 'tmp_16_6' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.03>
ST_10 : Operation 150 [1/2] (2.32ns)   --->   "%m_V_load = load i16* %m_V_addr, align 2" [PWM/pwm.cpp:72]   --->   Operation 150 'load' 'm_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%OP1_V_cast1 = sext i16 %m_V_load to i19" [PWM/pwm.cpp:72]   --->   Operation 151 'sext' 'OP1_V_cast1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%p_shl = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %m_V_load, i2 0)" [PWM/pwm.cpp:72]   --->   Operation 152 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%p_shl_cast = sext i18 %p_shl to i19" [PWM/pwm.cpp:72]   --->   Operation 153 'sext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (2.13ns)   --->   "%r_V = sub i19 %p_shl_cast, %OP1_V_cast1" [PWM/pwm.cpp:72]   --->   Operation 154 'sub' 'r_V' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%tmp = call i6 @_ssdm_op_PartSelect.i6.i19.i32.i32(i19 %r_V, i32 13, i32 18)" [PWM/pwm.cpp:72]   --->   Operation 155 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (1.42ns)   --->   "%icmp = icmp slt i6 %tmp, 1" [PWM/pwm.cpp:72]   --->   Operation 156 'icmp' 'icmp' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_5_7 = sext i32 %p_Val2_7 to i33" [PWM/pwm.cpp:76]   --->   Operation 157 'sext' 'tmp_5_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (2.55ns)   --->   "%r_V_2_7 = add nsw i33 %tmp_7_cast, %tmp_5_7" [PWM/pwm.cpp:76]   --->   Operation 158 'add' 'r_V_2_7' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_7)   --->   "%tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_2_7, i32 32)" [PWM/pwm.cpp:76]   --->   Operation 159 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (2.09ns)   --->   "%tmp_8_7 = icmp eq i13 %tmp_75, 0" [PWM/pwm.cpp:76]   --->   Operation 160 'icmp' 'tmp_8_7' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_56 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %r_V_2_7, i32 13, i32 28)" [PWM/pwm.cpp:76]   --->   Operation 161 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (2.07ns)   --->   "%tmp_57 = add i16 1, %tmp_56" [PWM/pwm.cpp:76]   --->   Operation 162 'add' 'tmp_57' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_7)   --->   "%tmp_58 = select i1 %tmp_8_7, i16 %tmp_56, i16 %tmp_57" [PWM/pwm.cpp:76]   --->   Operation 163 'select' 'tmp_58' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_7)   --->   "%tmp_59 = select i1 %tmp_74, i16 %tmp_58, i16 %tmp_56" [PWM/pwm.cpp:76]   --->   Operation 164 'select' 'tmp_59' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%out_p_V_load = load i8* @out_p_V, align 1" [PWM/pwm.cpp:84]   --->   Operation 165 'load' 'out_p_V_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_0_trunc)   --->   "%tmp_77 = trunc i8 %out_p_V_load to i1" [PWM/pwm.cpp:84]   --->   Operation 166 'trunc' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_0_trunc)   --->   "%tmp_19_s = and i1 %tmp_77, %tmp_16" [PWM/pwm.cpp:84]   --->   Operation 167 'and' 'tmp_19_s' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_0_trunc)   --->   "%tmp_3 = or i1 %tmp_19_s, %tmp_13" [PWM/pwm.cpp:84]   --->   Operation 168 'or' 'tmp_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 169 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Repl2_0_trunc = and i1 %tmp_3, %tmp_21" [PWM/pwm.cpp:84]   --->   Operation 169 'and' 'p_Repl2_0_trunc' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1_trunc)   --->   "%tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %out_p_V_load, i32 1)" [PWM/pwm.cpp:84]   --->   Operation 170 'bitselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1_trunc)   --->   "%tmp_19_1 = and i1 %tmp_78, %tmp_16_1" [PWM/pwm.cpp:84]   --->   Operation 171 'and' 'tmp_19_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1_trunc)   --->   "%tmp_4 = or i1 %tmp_19_1, %tmp_13" [PWM/pwm.cpp:84]   --->   Operation 172 'or' 'tmp_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 173 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Repl2_1_trunc = and i1 %tmp_4, %tmp_21" [PWM/pwm.cpp:84]   --->   Operation 173 'and' 'p_Repl2_1_trunc' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_2_trunc)   --->   "%tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %out_p_V_load, i32 2)" [PWM/pwm.cpp:84]   --->   Operation 174 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_2_trunc)   --->   "%tmp_19_2 = and i1 %tmp_79, %tmp_16_2" [PWM/pwm.cpp:84]   --->   Operation 175 'and' 'tmp_19_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_2_trunc)   --->   "%tmp_14 = or i1 %tmp_19_2, %tmp_13" [PWM/pwm.cpp:84]   --->   Operation 176 'or' 'tmp_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 177 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Repl2_2_trunc = and i1 %tmp_14, %tmp_21" [PWM/pwm.cpp:84]   --->   Operation 177 'and' 'p_Repl2_2_trunc' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_3_trunc)   --->   "%tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %out_p_V_load, i32 3)" [PWM/pwm.cpp:84]   --->   Operation 178 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_3_trunc)   --->   "%tmp_19_3 = and i1 %tmp_80, %tmp_16_3" [PWM/pwm.cpp:84]   --->   Operation 179 'and' 'tmp_19_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_3_trunc)   --->   "%tmp_15 = or i1 %tmp_19_3, %tmp_13" [PWM/pwm.cpp:84]   --->   Operation 180 'or' 'tmp_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 181 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Repl2_3_trunc = and i1 %tmp_15, %tmp_21" [PWM/pwm.cpp:84]   --->   Operation 181 'and' 'p_Repl2_3_trunc' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_4_trunc)   --->   "%tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %out_p_V_load, i32 4)" [PWM/pwm.cpp:84]   --->   Operation 182 'bitselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_4_trunc)   --->   "%tmp_19_4 = and i1 %tmp_81, %tmp_16_4" [PWM/pwm.cpp:84]   --->   Operation 183 'and' 'tmp_19_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_4_trunc)   --->   "%tmp_17 = or i1 %tmp_19_4, %tmp_13" [PWM/pwm.cpp:84]   --->   Operation 184 'or' 'tmp_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 185 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Repl2_4_trunc = and i1 %tmp_17, %tmp_21" [PWM/pwm.cpp:84]   --->   Operation 185 'and' 'p_Repl2_4_trunc' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_5_trunc)   --->   "%tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %out_p_V_load, i32 5)" [PWM/pwm.cpp:84]   --->   Operation 186 'bitselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_5_trunc)   --->   "%tmp_19_5 = and i1 %tmp_82, %tmp_16_5" [PWM/pwm.cpp:84]   --->   Operation 187 'and' 'tmp_19_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_5_trunc)   --->   "%tmp_18 = or i1 %tmp_19_5, %tmp_13" [PWM/pwm.cpp:84]   --->   Operation 188 'or' 'tmp_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 189 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Repl2_5_trunc = and i1 %tmp_18, %tmp_21" [PWM/pwm.cpp:84]   --->   Operation 189 'and' 'p_Repl2_5_trunc' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_6_trunc)   --->   "%tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %out_p_V_load, i32 6)" [PWM/pwm.cpp:84]   --->   Operation 190 'bitselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_6_trunc)   --->   "%tmp_19_6 = and i1 %tmp_83, %tmp_16_6" [PWM/pwm.cpp:84]   --->   Operation 191 'and' 'tmp_19_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_6_trunc)   --->   "%tmp_19 = or i1 %tmp_19_6, %tmp_13" [PWM/pwm.cpp:84]   --->   Operation 192 'or' 'tmp_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 193 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Repl2_6_trunc = and i1 %tmp_19, %tmp_21" [PWM/pwm.cpp:84]   --->   Operation 193 'and' 'p_Repl2_6_trunc' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 194 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_16_7 = icmp ult i16 %acc_load, %tmp_59" [PWM/pwm.cpp:84]   --->   Operation 194 'icmp' 'tmp_16_7' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_7_trunc)   --->   "%tmp_84 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %out_p_V_load, i32 7)" [PWM/pwm.cpp:84]   --->   Operation 195 'bitselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_7_trunc)   --->   "%tmp_19_7 = and i1 %tmp_84, %tmp_16_7" [PWM/pwm.cpp:84]   --->   Operation 196 'and' 'tmp_19_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_7_trunc)   --->   "%tmp_20 = or i1 %tmp_19_7, %tmp_13" [PWM/pwm.cpp:84]   --->   Operation 197 'or' 'tmp_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 198 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Repl2_7_trunc = and i1 %tmp_20, %tmp_21" [PWM/pwm.cpp:84]   --->   Operation 198 'and' 'p_Repl2_7_trunc' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.50>
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "%test_addr = getelementptr [4096 x i32]* %test, i64 0, i64 0"   --->   Operation 199 'getelementptr' 'test_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 200 [1/1] (0.00ns)   --->   "%p_Result_4_7 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1(i1 %p_Repl2_7_trunc, i1 %p_Repl2_6_trunc, i1 %p_Repl2_5_trunc, i1 %p_Repl2_4_trunc, i1 %p_Repl2_3_trunc, i1 %p_Repl2_2_trunc, i1 %p_Repl2_1_trunc, i1 %p_Repl2_0_trunc)" [PWM/pwm.cpp:84]   --->   Operation 200 'bitconcatenate' 'p_Result_4_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 201 [1/1] (0.00ns)   --->   "store i8 %p_Result_4_7, i8* @out_p_V, align 1" [PWM/pwm.cpp:84]   --->   Operation 201 'store' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 202 [1/1] (1.24ns)   --->   "%p_Val2_4 = select i1 %icmp, i8 0, i8 %p_Result_4_7" [PWM/pwm.cpp:89]   --->   Operation 202 'select' 'p_Val2_4' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_86 = trunc i8 %p_Val2_4 to i1" [PWM/pwm.cpp:92]   --->   Operation 203 'trunc' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_12 = zext i1 %tmp_86 to i32" [PWM/pwm.cpp:92]   --->   Operation 204 'zext' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 205 [1/1] (3.25ns)   --->   "store i32 %tmp_12, i32* %test_addr, align 4" [PWM/pwm.cpp:92]   --->   Operation 205 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_87 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_4, i32 1)" [PWM/pwm.cpp:93]   --->   Operation 206 'bitselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_88 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_4, i32 2)" [PWM/pwm.cpp:94]   --->   Operation 207 'bitselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_4, i32 3)" [PWM/pwm.cpp:95]   --->   Operation 208 'bitselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_90 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_4, i32 4)" [PWM/pwm.cpp:96]   --->   Operation 209 'bitselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_91 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_4, i32 5)" [PWM/pwm.cpp:97]   --->   Operation 210 'bitselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_4, i32 6)" [PWM/pwm.cpp:98]   --->   Operation 211 'bitselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_93 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_4, i32 7)" [PWM/pwm.cpp:99]   --->   Operation 212 'bitselect' 'tmp_93' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_22 = zext i1 %tmp_87 to i32" [PWM/pwm.cpp:93]   --->   Operation 213 'zext' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 214 [1/1] (0.00ns)   --->   "%test_addr_1 = getelementptr [4096 x i32]* %test, i64 0, i64 1" [PWM/pwm.cpp:93]   --->   Operation 214 'getelementptr' 'test_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 215 [1/1] (3.25ns)   --->   "store i32 %tmp_22, i32* %test_addr_1, align 4" [PWM/pwm.cpp:93]   --->   Operation 215 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_23 = zext i1 %tmp_88 to i32" [PWM/pwm.cpp:94]   --->   Operation 216 'zext' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%test_addr_2 = getelementptr [4096 x i32]* %test, i64 0, i64 2" [PWM/pwm.cpp:94]   --->   Operation 217 'getelementptr' 'test_addr_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 218 [1/1] (3.25ns)   --->   "store i32 %tmp_23, i32* %test_addr_2, align 4" [PWM/pwm.cpp:94]   --->   Operation 218 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_25 = zext i1 %tmp_89 to i32" [PWM/pwm.cpp:95]   --->   Operation 219 'zext' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 220 [1/1] (0.00ns)   --->   "%test_addr_3 = getelementptr [4096 x i32]* %test, i64 0, i64 3" [PWM/pwm.cpp:95]   --->   Operation 220 'getelementptr' 'test_addr_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 221 [1/1] (3.25ns)   --->   "store i32 %tmp_25, i32* %test_addr_3, align 4" [PWM/pwm.cpp:95]   --->   Operation 221 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 15 <SV = 14> <Delay = 3.25>
ST_15 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_26 = zext i1 %tmp_90 to i32" [PWM/pwm.cpp:96]   --->   Operation 222 'zext' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 223 [1/1] (0.00ns)   --->   "%test_addr_4 = getelementptr [4096 x i32]* %test, i64 0, i64 4" [PWM/pwm.cpp:96]   --->   Operation 223 'getelementptr' 'test_addr_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 224 [1/1] (3.25ns)   --->   "store i32 %tmp_26, i32* %test_addr_4, align 4" [PWM/pwm.cpp:96]   --->   Operation 224 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 16 <SV = 15> <Delay = 3.25>
ST_16 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_27 = zext i1 %tmp_91 to i32" [PWM/pwm.cpp:97]   --->   Operation 225 'zext' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 226 [1/1] (0.00ns)   --->   "%test_addr_5 = getelementptr [4096 x i32]* %test, i64 0, i64 5" [PWM/pwm.cpp:97]   --->   Operation 226 'getelementptr' 'test_addr_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 227 [1/1] (3.25ns)   --->   "store i32 %tmp_27, i32* %test_addr_5, align 4" [PWM/pwm.cpp:97]   --->   Operation 227 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_28 = zext i1 %tmp_92 to i32" [PWM/pwm.cpp:98]   --->   Operation 228 'zext' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 229 [1/1] (0.00ns)   --->   "%test_addr_6 = getelementptr [4096 x i32]* %test, i64 0, i64 6" [PWM/pwm.cpp:98]   --->   Operation 229 'getelementptr' 'test_addr_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 230 [1/1] (3.25ns)   --->   "store i32 %tmp_28, i32* %test_addr_6, align 4" [PWM/pwm.cpp:98]   --->   Operation 230 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 18 <SV = 17> <Delay = 3.25>
ST_18 : Operation 231 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %min_duty), !map !69"   --->   Operation 231 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 232 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %max_duty), !map !75"   --->   Operation 232 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 233 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %period), !map !79"   --->   Operation 233 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 234 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i16]* %m_V), !map !83"   --->   Operation 234 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 235 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_V), !map !89"   --->   Operation 235 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 236 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4096 x i32]* %test), !map !93"   --->   Operation 236 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @pwm_str) nounwind"   --->   Operation 237 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 238 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [PWM/pwm.cpp:48]   --->   Operation 238 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 239 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [PWM/pwm.cpp:51]   --->   Operation 239 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 240 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %min_duty, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [PWM/pwm.cpp:52]   --->   Operation 240 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 241 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %max_duty, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [PWM/pwm.cpp:53]   --->   Operation 241 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 242 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %period, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [PWM/pwm.cpp:54]   --->   Operation 242 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 243 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([9 x i16]* %m_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 243 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 244 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([9 x i16]* %m_V, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 244 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 245 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [PWM/pwm.cpp:58]   --->   Operation 245 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 246 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([4096 x i32]* %test, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 246 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 247 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4096 x i32]* %test, [1 x i8]* @p_str, [12 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 247 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 248 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %out_V, i8 %p_Val2_4)" [PWM/pwm.cpp:89]   --->   Operation 248 'write' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_29 = zext i1 %tmp_93 to i32" [PWM/pwm.cpp:99]   --->   Operation 249 'zext' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 250 [1/1] (0.00ns)   --->   "%test_addr_7 = getelementptr [4096 x i32]* %test, i64 0, i64 7" [PWM/pwm.cpp:99]   --->   Operation 250 'getelementptr' 'test_addr_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 251 [1/1] (3.25ns)   --->   "store i32 %tmp_29, i32* %test_addr_7, align 4" [PWM/pwm.cpp:99]   --->   Operation 251 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 252 [1/1] (0.00ns)   --->   "ret void" [PWM/pwm.cpp:102]   --->   Operation 252 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 4.23ns
The critical path consists of the following:
	s_axi read on port 'period' [15]  (1 ns)
	'icmp' operation ('tmp_s', PWM/pwm.cpp:87) [196]  (2.43 ns)
	'select' operation ('tmp_11', PWM/pwm.cpp:87) [198]  (0.805 ns)

 <State 2>: 8.7ns
The critical path consists of the following:
	'load' operation ('m_V_load_1', PWM/pwm.cpp:76) on array 'm_V' [43]  (2.32 ns)
	'mul' operation ('p_Val2_s', PWM/pwm.cpp:76) [45]  (6.38 ns)

 <State 3>: 8.7ns
The critical path consists of the following:
	'load' operation ('m_V_load_2', PWM/pwm.cpp:76) on array 'm_V' [58]  (2.32 ns)
	'mul' operation ('p_Val2_1', PWM/pwm.cpp:76) [60]  (6.38 ns)

 <State 4>: 8.7ns
The critical path consists of the following:
	'load' operation ('m_V_load_3', PWM/pwm.cpp:76) on array 'm_V' [71]  (2.32 ns)
	'mul' operation ('p_Val2_2', PWM/pwm.cpp:76) [73]  (6.38 ns)

 <State 5>: 8.7ns
The critical path consists of the following:
	'load' operation ('m_V_load_4', PWM/pwm.cpp:76) on array 'm_V' [84]  (2.32 ns)
	'mul' operation ('p_Val2_s_6', PWM/pwm.cpp:76) [86]  (6.38 ns)

 <State 6>: 8.7ns
The critical path consists of the following:
	'load' operation ('m_V_load_5', PWM/pwm.cpp:76) on array 'm_V' [97]  (2.32 ns)
	'mul' operation ('p_Val2_3', PWM/pwm.cpp:76) [99]  (6.38 ns)

 <State 7>: 8.7ns
The critical path consists of the following:
	'load' operation ('m_V_load_6', PWM/pwm.cpp:76) on array 'm_V' [110]  (2.32 ns)
	'mul' operation ('p_Val2_5', PWM/pwm.cpp:76) [112]  (6.38 ns)

 <State 8>: 8.7ns
The critical path consists of the following:
	'load' operation ('m_V_load_7', PWM/pwm.cpp:76) on array 'm_V' [123]  (2.32 ns)
	'mul' operation ('p_Val2_6', PWM/pwm.cpp:76) [125]  (6.38 ns)

 <State 9>: 8.7ns
The critical path consists of the following:
	'load' operation ('m_V_load_8', PWM/pwm.cpp:76) on array 'm_V' [136]  (2.32 ns)
	'mul' operation ('p_Val2_7', PWM/pwm.cpp:76) [138]  (6.38 ns)

 <State 10>: 8.04ns
The critical path consists of the following:
	'add' operation ('r_V_2_7', PWM/pwm.cpp:76) [140]  (2.55 ns)
	'add' operation ('tmp_57', PWM/pwm.cpp:76) [145]  (2.08 ns)
	'select' operation ('tmp_58', PWM/pwm.cpp:76) [146]  (0 ns)
	'select' operation ('tmp_59', PWM/pwm.cpp:76) [147]  (0 ns)
	'icmp' operation ('tmp_16_7', PWM/pwm.cpp:84) [188]  (2.43 ns)
	'and' operation ('tmp_19_7', PWM/pwm.cpp:84) [190]  (0 ns)
	'or' operation ('tmp_20', PWM/pwm.cpp:84) [191]  (0 ns)
	'and' operation ('p_Repl2_7_trunc', PWM/pwm.cpp:84) [192]  (0.978 ns)

 <State 11>: 4.5ns
The critical path consists of the following:
	'select' operation ('__Val2__', PWM/pwm.cpp:89) [200]  (1.25 ns)
	'store' operation (PWM/pwm.cpp:92) of variable 'tmp_12', PWM/pwm.cpp:92 on array 'test' [204]  (3.25 ns)

 <State 12>: 3.25ns
The critical path consists of the following:
	'store' operation (PWM/pwm.cpp:93) of variable 'tmp_22', PWM/pwm.cpp:93 on array 'test' [208]  (3.25 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'store' operation (PWM/pwm.cpp:94) of variable 'tmp_23', PWM/pwm.cpp:94 on array 'test' [212]  (3.25 ns)

 <State 14>: 3.25ns
The critical path consists of the following:
	'store' operation (PWM/pwm.cpp:95) of variable 'tmp_25', PWM/pwm.cpp:95 on array 'test' [216]  (3.25 ns)

 <State 15>: 3.25ns
The critical path consists of the following:
	'store' operation (PWM/pwm.cpp:96) of variable 'tmp_26', PWM/pwm.cpp:96 on array 'test' [220]  (3.25 ns)

 <State 16>: 3.25ns
The critical path consists of the following:
	'store' operation (PWM/pwm.cpp:97) of variable 'tmp_27', PWM/pwm.cpp:97 on array 'test' [224]  (3.25 ns)

 <State 17>: 3.25ns
The critical path consists of the following:
	'store' operation (PWM/pwm.cpp:98) of variable 'tmp_28', PWM/pwm.cpp:98 on array 'test' [228]  (3.25 ns)

 <State 18>: 3.25ns
The critical path consists of the following:
	'store' operation (PWM/pwm.cpp:99) of variable 'tmp_29', PWM/pwm.cpp:99 on array 'test' [232]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
