
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010295                       # Number of seconds simulated
sim_ticks                                 10295132000                       # Number of ticks simulated
final_tick                                10295132000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 191038                       # Simulator instruction rate (inst/s)
host_op_rate                                   213949                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              336741549                       # Simulator tick rate (ticks/s)
host_mem_usage                                 691720                       # Number of bytes of host memory used
host_seconds                                    30.57                       # Real time elapsed on the host
sim_insts                                     5840550                       # Number of instructions simulated
sim_ops                                       6541008                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  10295132000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           54976                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           49344                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              104320                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        54976                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          54976                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1152                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1152                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              859                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              771                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 1630                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            18                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  18                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            5340000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            4792945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               10132944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       5340000                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           5340000                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          111898                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                111898                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          111898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           5340000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           4792945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              10244842                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  10295132000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  178047                       # Number of BP lookups
system.cpu.branchPred.condPredicted            178047                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1396                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               161735                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     232                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 80                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          161735                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             160392                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1343                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          413                       # Number of mispredicted indirect branches.
system.cpu.branchPred.tageLongestMatchProviderCorrect        70294                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tageAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tageBimodalProviderCorrect       101199                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tageLongestMatchProviderWrong           10                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tageAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.bimodalAltMatchProviderWrong            1                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tageBimodalProviderWrong          628                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tageAltMatchProviderWouldHaveHit            4                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tageLongestMatchProviderWouldHaveHit            1                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::1        10194                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::2           56                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::3        40044                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::4        20002                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::5            2                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::6            3                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::7            0                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::8            0                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::9            3                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::10            0                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::11            0                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::12            0                       # TAGE provider for longest match
system.cpu.branchPred.tageAltMatchProvider::0        50291                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::1           14                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::2            5                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::3        19994                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::4            0                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::6            0                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::7            0                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::8            0                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::9            0                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::10            0                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::11            0                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.branchPred.loopPredictorCorrect            9                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loopPredictorWrong            1                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10295132000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                       14083                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5132943                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           129                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            50                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  10295132000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10295132000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      804467                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           100                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     10295132000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         10295133                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             812311                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5867395                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      178047                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             160624                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       9481125                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    2834                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           205                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                    804418                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   661                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           10295096                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.640467                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.846015                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  8764389     85.13%     85.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   390514      3.79%     88.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    90595      0.88%     89.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   195168      1.90%     91.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   185439      1.80%     93.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   100341      0.97%     94.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   135406      1.32%     95.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    85388      0.83%     96.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   347856      3.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             10295096                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.017294                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.569919                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   300170                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               9169547                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     18342                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                805620                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   1417                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                6584113                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   1417                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   530828                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    4304                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4443                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    593215                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               9160889                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                6579402                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     3                       # Number of times rename has blocked due to ROB full
system.cpu.rename.SQFullEvents                9120821                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             2302843                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              23313467                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         16923039                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              4833                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               2262898                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    39945                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 39                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             38                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5310217                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                15601                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             5134467                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                83                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              147                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    6569848                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 175                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   6560855                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               198                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           29014                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        40664                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            164                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      10295096                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.637280                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.784963                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             4885570     47.46%     47.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             4791312     46.54%     94.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              311569      3.03%     97.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              140782      1.37%     98.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              111448      1.08%     99.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               51264      0.50%     99.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                1226      0.01%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 809      0.01%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1116      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        10295096                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               697      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1411055     21.51%     21.52% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   17      0.00%     21.52% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    44      0.00%     21.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  26      0.00%     21.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     21.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     21.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     21.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     21.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     21.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     21.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     21.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  378      0.01%     21.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     21.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  116      0.00%     21.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     21.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  163      0.00%     21.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 304      0.00%     21.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     21.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     21.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                188      0.00%     21.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     21.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     21.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     21.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     21.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     21.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     21.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     21.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     21.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     21.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     21.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     21.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     21.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     21.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     21.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     21.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     21.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     21.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     21.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     21.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                14452      0.22%     21.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             5132715     78.23%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             177      0.00%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            523      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                6560855                       # Type of FU issued
system.cpu.iq.rate                           0.637277                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           23412138                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6595953                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6553999                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                4866                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               3096                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         2359                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6557730                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    2428                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads              169                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         3457                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         2465                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   1417                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    3387                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1023                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             6570023                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               139                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 15601                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              5134467                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 73                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1018                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             14                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            109                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1730                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1839                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               6557602                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 14067                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3253                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      5147006                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   173386                       # Number of branches executed
system.cpu.iew.exec_stores                    5132939                       # Number of stores executed
system.cpu.iew.exec_rate                     0.636961                       # Inst execution rate
system.cpu.iew.wb_sent                        6556916                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       6556358                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1084983                       # num instructions producing a value
system.cpu.iew.wb_consumers                   1498763                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.636841                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.723919                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           29024                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              11                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1409                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     10290292                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.635648                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.766990                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4879559     47.42%     47.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      4741292     46.08%     93.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       341150      3.32%     96.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       240888      2.34%     99.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        75631      0.73%     99.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          434      0.00%     99.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          260      0.00%     99.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          126      0.00%     99.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        10952      0.11%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     10290292                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5840550                       # Number of instructions committed
system.cpu.commit.committedOps                6541008                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5144146                       # Number of memory references committed
system.cpu.commit.loads                         12144                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     172142                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2232                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   6539267                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  191                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          130      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1395534     21.34%     21.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              17      0.00%     21.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               35      0.00%     21.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             19      0.00%     21.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     21.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     21.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     21.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     21.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     21.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     21.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     21.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.01%     21.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     21.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             110      0.00%     21.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     21.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             156      0.00%     21.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            301      0.00%     21.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     21.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     21.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     21.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     21.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     21.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     21.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     21.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     21.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     21.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     21.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     21.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     21.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     21.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     21.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     21.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     21.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     21.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     21.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     21.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     21.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     21.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     21.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           12040      0.18%     21.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        5131563     78.45%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          104      0.00%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          439      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           6541008                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 10952                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     16849372                       # The number of ROB reads
system.cpu.rob.rob_writes                    13145036                       # The number of ROB writes
system.cpu.timesIdled                              45                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                              37                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5840550                       # Number of Instructions Simulated
system.cpu.committedOps                       6541008                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.762699                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.762699                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.567312                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.567312                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 16886971                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1247966                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      4364                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1784                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    864889                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1028961                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 5496233                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10295132000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           705.734084                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5145721                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               771                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           6674.086900                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle             32000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   705.734084                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.689193                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.689193                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          720                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          706                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10292369                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10292369                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10295132000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data        13587                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           13587                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      5131363                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5131363                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      5144950                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5144950                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5144950                       # number of overall hits
system.cpu.dcache.overall_hits::total         5144950                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          208                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           208                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          641                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          641                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data          849                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            849                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          849                       # number of overall misses
system.cpu.dcache.overall_misses::total           849                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      3207000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3207000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      9037999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      9037999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     12244999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     12244999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     12244999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     12244999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        13795                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        13795                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      5132004                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5132004                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      5145799                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5145799                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5145799                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5145799                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015078                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015078                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000125                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000125                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000165                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000165                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000165                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000165                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 15418.269231                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15418.269231                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 14099.842434                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14099.842434                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 14422.849234                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14422.849234                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 14422.849234                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14422.849234                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           14                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs            7                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           18                       # number of writebacks
system.cpu.dcache.writebacks::total                18                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           77                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           77                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data           78                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           78                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           78                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           78                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          131                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          131                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          640                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          640                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          771                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          771                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          771                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          771                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1674000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1674000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7745999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7745999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      9419999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9419999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      9419999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      9419999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009496                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009496                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000125                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000125                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000150                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000150                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000150                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000150                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12778.625954                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12778.625954                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 12103.123438                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12103.123438                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 12217.897536                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12217.897536                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 12217.897536                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12217.897536                       # average overall mshr miss latency
system.cpu.dcache.replacements                     51                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10295132000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.878648                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              804351                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               858                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            937.472028                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             12000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.878648                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999526                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999526                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          154                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1609694                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1609694                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10295132000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       803493                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          803493                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       803493                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           803493                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       803493                       # number of overall hits
system.cpu.icache.overall_hits::total          803493                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          925                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           925                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          925                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            925                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          925                       # number of overall misses
system.cpu.icache.overall_misses::total           925                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     12425000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12425000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     12425000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12425000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     12425000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12425000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       804418                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       804418                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       804418                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       804418                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       804418                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       804418                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001150                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001150                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001150                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001150                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001150                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001150                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13432.432432                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13432.432432                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13432.432432                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13432.432432                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13432.432432                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13432.432432                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           66                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           66                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst           66                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           66                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           66                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           66                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          859                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          859                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          859                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          859                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          859                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          859                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10357000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10357000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10357000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10357000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10357000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10357000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001068                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001068                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001068                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001068                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12057.043073                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12057.043073                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12057.043073                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12057.043073                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12057.043073                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12057.043073                       # average overall mshr miss latency
system.cpu.icache.replacements                    602                       # number of replacements
system.interrupt_xbar.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.interrupt_xbar.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.interrupt_xbar.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.interrupt_xbar.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.interrupt_xbar.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.interrupt_xbar.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.interrupt_xbar.pwrStateResidencyTicks::UNDEFINED  10295132000                       # Cumulative time (in ticks) in various power states
system.interrupt_xbar.snoops                        0                       # Total snoops (count)
system.interrupt_xbar.snoopTraffic                  0                       # Total snoop traffic (bytes)
system.interrupt_xbar.snoop_fanout::samples            0                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::mean          nan                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::stdev          nan                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::underflows            0                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::0               0                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::overflows            0                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::min_value            0                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::max_value            0                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::total            0                       # Request fanout histogram
system.membus.snoop_filter.tot_requests          2283                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          653                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  10295132000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                990                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           18                       # Transaction distribution
system.membus.trans_dist::CleanEvict              635                       # Transaction distribution
system.membus.trans_dist::ReadExReq               640                       # Transaction distribution
system.membus.trans_dist::ReadExResp              640                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           990                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrl.port         2320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrl.port         1593                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3913                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrl.port        54976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrl.port        50496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  105472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1630                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001840                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.042875                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1627     99.82%     99.82% # Request fanout histogram
system.membus.snoop_fanout::1                       3      0.18%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                1630                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2355000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            4295000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3855000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
