SmartVHDL 1.8.3 Changelog:

## Bug fix ##
  - Highlight: support function definition in generate
  - Instance: fix issue with port direction being copied on signal declaration

