0.7
2020.2
May 22 2024
18:54:44
/home/thebcwonder/Documents/Verilog/Calculator/Calculator.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,uvm,,,,,,
/home/thebcwonder/Documents/Verilog/Calculator/Calculator.srcs/sources_1/imports/Verilog/design.sv,1725425118,systemVerilog,,/home/thebcwonder/Documents/Verilog/testbench.sv,,fourBitAdder;fullAdder;halfAdder;sixteenBitAdder,,uvm,,,,,,
/home/thebcwonder/Documents/Verilog/testbench.sv,1725425118,systemVerilog,,,,test_display,,uvm,,,,,,
