
stm32c0_swtimer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003f90  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000035c  08004050  08004050  00005050  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080043ac  080043ac  00006060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080043ac  080043ac  00006060  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080043ac  080043ac  00006060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080043ac  080043ac  000053ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080043b0  080043b0  000053b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  080043b4  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000066c  20000060  08004414  00006060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200006cc  08004414  000066cc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00006060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001aa9f  00000000  00000000  00006088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b3a  00000000  00000000  00020b27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 0000c1b0  00000000  00000000  00024661  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010e0  00000000  00000000  00030818  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e3a  00000000  00000000  000318f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018a9f  00000000  00000000  00032732  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001f071  00000000  00000000  0004b1d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008f478  00000000  00000000  0006a242  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000f96ba  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000316c  00000000  00000000  000f9700  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000055  00000000  00000000  000fc86c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000060 	.word	0x20000060
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004038 	.word	0x08004038

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000064 	.word	0x20000064
 8000104:	08004038 	.word	0x08004038

08000108 <strcmp>:
 8000108:	7802      	ldrb	r2, [r0, #0]
 800010a:	780b      	ldrb	r3, [r1, #0]
 800010c:	2a00      	cmp	r2, #0
 800010e:	d003      	beq.n	8000118 <strcmp+0x10>
 8000110:	3001      	adds	r0, #1
 8000112:	3101      	adds	r1, #1
 8000114:	429a      	cmp	r2, r3
 8000116:	d0f7      	beq.n	8000108 <strcmp>
 8000118:	1ad0      	subs	r0, r2, r3
 800011a:	4770      	bx	lr

0800011c <__gnu_thumb1_case_shi>:
 800011c:	b403      	push	{r0, r1}
 800011e:	4671      	mov	r1, lr
 8000120:	0849      	lsrs	r1, r1, #1
 8000122:	0040      	lsls	r0, r0, #1
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	5e09      	ldrsh	r1, [r1, r0]
 8000128:	0049      	lsls	r1, r1, #1
 800012a:	448e      	add	lr, r1
 800012c:	bc03      	pop	{r0, r1}
 800012e:	4770      	bx	lr

08000130 <__udivsi3>:
 8000130:	2200      	movs	r2, #0
 8000132:	0843      	lsrs	r3, r0, #1
 8000134:	428b      	cmp	r3, r1
 8000136:	d374      	bcc.n	8000222 <__udivsi3+0xf2>
 8000138:	0903      	lsrs	r3, r0, #4
 800013a:	428b      	cmp	r3, r1
 800013c:	d35f      	bcc.n	80001fe <__udivsi3+0xce>
 800013e:	0a03      	lsrs	r3, r0, #8
 8000140:	428b      	cmp	r3, r1
 8000142:	d344      	bcc.n	80001ce <__udivsi3+0x9e>
 8000144:	0b03      	lsrs	r3, r0, #12
 8000146:	428b      	cmp	r3, r1
 8000148:	d328      	bcc.n	800019c <__udivsi3+0x6c>
 800014a:	0c03      	lsrs	r3, r0, #16
 800014c:	428b      	cmp	r3, r1
 800014e:	d30d      	bcc.n	800016c <__udivsi3+0x3c>
 8000150:	22ff      	movs	r2, #255	@ 0xff
 8000152:	0209      	lsls	r1, r1, #8
 8000154:	ba12      	rev	r2, r2
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d302      	bcc.n	8000162 <__udivsi3+0x32>
 800015c:	1212      	asrs	r2, r2, #8
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	d065      	beq.n	800022e <__udivsi3+0xfe>
 8000162:	0b03      	lsrs	r3, r0, #12
 8000164:	428b      	cmp	r3, r1
 8000166:	d319      	bcc.n	800019c <__udivsi3+0x6c>
 8000168:	e000      	b.n	800016c <__udivsi3+0x3c>
 800016a:	0a09      	lsrs	r1, r1, #8
 800016c:	0bc3      	lsrs	r3, r0, #15
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x46>
 8000172:	03cb      	lsls	r3, r1, #15
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b83      	lsrs	r3, r0, #14
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x52>
 800017e:	038b      	lsls	r3, r1, #14
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b43      	lsrs	r3, r0, #13
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x5e>
 800018a:	034b      	lsls	r3, r1, #13
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b03      	lsrs	r3, r0, #12
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x6a>
 8000196:	030b      	lsls	r3, r1, #12
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0ac3      	lsrs	r3, r0, #11
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x76>
 80001a2:	02cb      	lsls	r3, r1, #11
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a83      	lsrs	r3, r0, #10
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x82>
 80001ae:	028b      	lsls	r3, r1, #10
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a43      	lsrs	r3, r0, #9
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x8e>
 80001ba:	024b      	lsls	r3, r1, #9
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a03      	lsrs	r3, r0, #8
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x9a>
 80001c6:	020b      	lsls	r3, r1, #8
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	d2cd      	bcs.n	800016a <__udivsi3+0x3a>
 80001ce:	09c3      	lsrs	r3, r0, #7
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xa8>
 80001d4:	01cb      	lsls	r3, r1, #7
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0983      	lsrs	r3, r0, #6
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xb4>
 80001e0:	018b      	lsls	r3, r1, #6
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0943      	lsrs	r3, r0, #5
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xc0>
 80001ec:	014b      	lsls	r3, r1, #5
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0903      	lsrs	r3, r0, #4
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xcc>
 80001f8:	010b      	lsls	r3, r1, #4
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	08c3      	lsrs	r3, r0, #3
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xd8>
 8000204:	00cb      	lsls	r3, r1, #3
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0883      	lsrs	r3, r0, #2
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xe4>
 8000210:	008b      	lsls	r3, r1, #2
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0843      	lsrs	r3, r0, #1
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xf0>
 800021c:	004b      	lsls	r3, r1, #1
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	1a41      	subs	r1, r0, r1
 8000224:	d200      	bcs.n	8000228 <__udivsi3+0xf8>
 8000226:	4601      	mov	r1, r0
 8000228:	4152      	adcs	r2, r2
 800022a:	4610      	mov	r0, r2
 800022c:	4770      	bx	lr
 800022e:	e7ff      	b.n	8000230 <__udivsi3+0x100>
 8000230:	b501      	push	{r0, lr}
 8000232:	2000      	movs	r0, #0
 8000234:	f000 f8f0 	bl	8000418 <__aeabi_idiv0>
 8000238:	bd02      	pop	{r1, pc}
 800023a:	46c0      	nop			@ (mov r8, r8)

0800023c <__aeabi_uidivmod>:
 800023c:	2900      	cmp	r1, #0
 800023e:	d0f7      	beq.n	8000230 <__udivsi3+0x100>
 8000240:	e776      	b.n	8000130 <__udivsi3>
 8000242:	4770      	bx	lr

08000244 <__divsi3>:
 8000244:	4603      	mov	r3, r0
 8000246:	430b      	orrs	r3, r1
 8000248:	d47f      	bmi.n	800034a <__divsi3+0x106>
 800024a:	2200      	movs	r2, #0
 800024c:	0843      	lsrs	r3, r0, #1
 800024e:	428b      	cmp	r3, r1
 8000250:	d374      	bcc.n	800033c <__divsi3+0xf8>
 8000252:	0903      	lsrs	r3, r0, #4
 8000254:	428b      	cmp	r3, r1
 8000256:	d35f      	bcc.n	8000318 <__divsi3+0xd4>
 8000258:	0a03      	lsrs	r3, r0, #8
 800025a:	428b      	cmp	r3, r1
 800025c:	d344      	bcc.n	80002e8 <__divsi3+0xa4>
 800025e:	0b03      	lsrs	r3, r0, #12
 8000260:	428b      	cmp	r3, r1
 8000262:	d328      	bcc.n	80002b6 <__divsi3+0x72>
 8000264:	0c03      	lsrs	r3, r0, #16
 8000266:	428b      	cmp	r3, r1
 8000268:	d30d      	bcc.n	8000286 <__divsi3+0x42>
 800026a:	22ff      	movs	r2, #255	@ 0xff
 800026c:	0209      	lsls	r1, r1, #8
 800026e:	ba12      	rev	r2, r2
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d302      	bcc.n	800027c <__divsi3+0x38>
 8000276:	1212      	asrs	r2, r2, #8
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	d065      	beq.n	8000348 <__divsi3+0x104>
 800027c:	0b03      	lsrs	r3, r0, #12
 800027e:	428b      	cmp	r3, r1
 8000280:	d319      	bcc.n	80002b6 <__divsi3+0x72>
 8000282:	e000      	b.n	8000286 <__divsi3+0x42>
 8000284:	0a09      	lsrs	r1, r1, #8
 8000286:	0bc3      	lsrs	r3, r0, #15
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x4c>
 800028c:	03cb      	lsls	r3, r1, #15
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b83      	lsrs	r3, r0, #14
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x58>
 8000298:	038b      	lsls	r3, r1, #14
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b43      	lsrs	r3, r0, #13
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x64>
 80002a4:	034b      	lsls	r3, r1, #13
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b03      	lsrs	r3, r0, #12
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x70>
 80002b0:	030b      	lsls	r3, r1, #12
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0ac3      	lsrs	r3, r0, #11
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x7c>
 80002bc:	02cb      	lsls	r3, r1, #11
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a83      	lsrs	r3, r0, #10
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x88>
 80002c8:	028b      	lsls	r3, r1, #10
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a43      	lsrs	r3, r0, #9
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x94>
 80002d4:	024b      	lsls	r3, r1, #9
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a03      	lsrs	r3, r0, #8
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0xa0>
 80002e0:	020b      	lsls	r3, r1, #8
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	d2cd      	bcs.n	8000284 <__divsi3+0x40>
 80002e8:	09c3      	lsrs	r3, r0, #7
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xae>
 80002ee:	01cb      	lsls	r3, r1, #7
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0983      	lsrs	r3, r0, #6
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xba>
 80002fa:	018b      	lsls	r3, r1, #6
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0943      	lsrs	r3, r0, #5
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xc6>
 8000306:	014b      	lsls	r3, r1, #5
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0903      	lsrs	r3, r0, #4
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xd2>
 8000312:	010b      	lsls	r3, r1, #4
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	08c3      	lsrs	r3, r0, #3
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xde>
 800031e:	00cb      	lsls	r3, r1, #3
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	0883      	lsrs	r3, r0, #2
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xea>
 800032a:	008b      	lsls	r3, r1, #2
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0843      	lsrs	r3, r0, #1
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xf6>
 8000336:	004b      	lsls	r3, r1, #1
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	1a41      	subs	r1, r0, r1
 800033e:	d200      	bcs.n	8000342 <__divsi3+0xfe>
 8000340:	4601      	mov	r1, r0
 8000342:	4152      	adcs	r2, r2
 8000344:	4610      	mov	r0, r2
 8000346:	4770      	bx	lr
 8000348:	e05d      	b.n	8000406 <__divsi3+0x1c2>
 800034a:	0fca      	lsrs	r2, r1, #31
 800034c:	d000      	beq.n	8000350 <__divsi3+0x10c>
 800034e:	4249      	negs	r1, r1
 8000350:	1003      	asrs	r3, r0, #32
 8000352:	d300      	bcc.n	8000356 <__divsi3+0x112>
 8000354:	4240      	negs	r0, r0
 8000356:	4053      	eors	r3, r2
 8000358:	2200      	movs	r2, #0
 800035a:	469c      	mov	ip, r3
 800035c:	0903      	lsrs	r3, r0, #4
 800035e:	428b      	cmp	r3, r1
 8000360:	d32d      	bcc.n	80003be <__divsi3+0x17a>
 8000362:	0a03      	lsrs	r3, r0, #8
 8000364:	428b      	cmp	r3, r1
 8000366:	d312      	bcc.n	800038e <__divsi3+0x14a>
 8000368:	22fc      	movs	r2, #252	@ 0xfc
 800036a:	0189      	lsls	r1, r1, #6
 800036c:	ba12      	rev	r2, r2
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d30c      	bcc.n	800038e <__divsi3+0x14a>
 8000374:	0189      	lsls	r1, r1, #6
 8000376:	1192      	asrs	r2, r2, #6
 8000378:	428b      	cmp	r3, r1
 800037a:	d308      	bcc.n	800038e <__divsi3+0x14a>
 800037c:	0189      	lsls	r1, r1, #6
 800037e:	1192      	asrs	r2, r2, #6
 8000380:	428b      	cmp	r3, r1
 8000382:	d304      	bcc.n	800038e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	d03a      	beq.n	80003fe <__divsi3+0x1ba>
 8000388:	1192      	asrs	r2, r2, #6
 800038a:	e000      	b.n	800038e <__divsi3+0x14a>
 800038c:	0989      	lsrs	r1, r1, #6
 800038e:	09c3      	lsrs	r3, r0, #7
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x154>
 8000394:	01cb      	lsls	r3, r1, #7
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0983      	lsrs	r3, r0, #6
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x160>
 80003a0:	018b      	lsls	r3, r1, #6
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0943      	lsrs	r3, r0, #5
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x16c>
 80003ac:	014b      	lsls	r3, r1, #5
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0903      	lsrs	r3, r0, #4
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x178>
 80003b8:	010b      	lsls	r3, r1, #4
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	08c3      	lsrs	r3, r0, #3
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x184>
 80003c4:	00cb      	lsls	r3, r1, #3
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	0883      	lsrs	r3, r0, #2
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x190>
 80003d0:	008b      	lsls	r3, r1, #2
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	d2d9      	bcs.n	800038c <__divsi3+0x148>
 80003d8:	0843      	lsrs	r3, r0, #1
 80003da:	428b      	cmp	r3, r1
 80003dc:	d301      	bcc.n	80003e2 <__divsi3+0x19e>
 80003de:	004b      	lsls	r3, r1, #1
 80003e0:	1ac0      	subs	r0, r0, r3
 80003e2:	4152      	adcs	r2, r2
 80003e4:	1a41      	subs	r1, r0, r1
 80003e6:	d200      	bcs.n	80003ea <__divsi3+0x1a6>
 80003e8:	4601      	mov	r1, r0
 80003ea:	4663      	mov	r3, ip
 80003ec:	4152      	adcs	r2, r2
 80003ee:	105b      	asrs	r3, r3, #1
 80003f0:	4610      	mov	r0, r2
 80003f2:	d301      	bcc.n	80003f8 <__divsi3+0x1b4>
 80003f4:	4240      	negs	r0, r0
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	d500      	bpl.n	80003fc <__divsi3+0x1b8>
 80003fa:	4249      	negs	r1, r1
 80003fc:	4770      	bx	lr
 80003fe:	4663      	mov	r3, ip
 8000400:	105b      	asrs	r3, r3, #1
 8000402:	d300      	bcc.n	8000406 <__divsi3+0x1c2>
 8000404:	4240      	negs	r0, r0
 8000406:	b501      	push	{r0, lr}
 8000408:	2000      	movs	r0, #0
 800040a:	f000 f805 	bl	8000418 <__aeabi_idiv0>
 800040e:	bd02      	pop	{r1, pc}

08000410 <__aeabi_idivmod>:
 8000410:	2900      	cmp	r1, #0
 8000412:	d0f8      	beq.n	8000406 <__divsi3+0x1c2>
 8000414:	e716      	b.n	8000244 <__divsi3>
 8000416:	4770      	bx	lr

08000418 <__aeabi_idiv0>:
 8000418:	4770      	bx	lr
 800041a:	46c0      	nop			@ (mov r8, r8)

0800041c <ledISR>:


static void infoCli(uint8_t argc, const char **argv);

void ledISR(void *arg)
{
 800041c:	b510      	push	{r4, lr}
  ledToggle(_DEF_CH1);
 800041e:	2000      	movs	r0, #0
 8000420:	f000 fa10 	bl	8000844 <ledToggle>
}
 8000424:	bd10      	pop	{r4, pc}
	...

08000428 <infoCli>:
}



void infoCli(uint8_t argc, const char **argv)
{
 8000428:	b5f0      	push	{r4, r5, r6, r7, lr}
 800042a:	46c6      	mov	lr, r8
 800042c:	b500      	push	{lr}
 800042e:	0004      	movs	r4, r0
 8000430:	000d      	movs	r5, r1
  bool ret = false;

  if(argc == 1 && cliIsStr(argv[0],"test"))
 8000432:	2801      	cmp	r0, #1
 8000434:	d009      	beq.n	800044a <infoCli+0x22>
  bool ret = false;
 8000436:	2600      	movs	r6, #0
  {
    cliPrintf("infoCli run test \n");
    ret = true;
  }

  if(argc == 2 && cliIsStr(argv[0],"print"))
 8000438:	2c02      	cmp	r4, #2
 800043a:	d010      	beq.n	800045e <infoCli+0x36>
      cliPrintf("print %d/%d\n",i+1,count);
    }
    ret = true;
  }

  if(argc ==1 && cliIsStr(argv[0],"button"))
 800043c:	2c01      	cmp	r4, #1
 800043e:	d026      	beq.n	800048e <infoCli+0x66>
      delay(100);
    }
    ret = true;
  }

  if(ret == false)
 8000440:	2e00      	cmp	r6, #0
 8000442:	d044      	beq.n	80004ce <infoCli+0xa6>
  {
    cliPrintf("info test\n");
    cliPrintf("info print 0~10\n");
    cliPrintf("info button\n");
  }
}
 8000444:	bc80      	pop	{r7}
 8000446:	46b8      	mov	r8, r7
 8000448:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if(argc == 1 && cliIsStr(argv[0],"test"))
 800044a:	4926      	ldr	r1, [pc, #152]	@ (80004e4 <infoCli+0xbc>)
 800044c:	6828      	ldr	r0, [r5, #0]
 800044e:	f000 f949 	bl	80006e4 <cliIsStr>
 8000452:	1e06      	subs	r6, r0, #0
 8000454:	d0f0      	beq.n	8000438 <infoCli+0x10>
    cliPrintf("infoCli run test \n");
 8000456:	4824      	ldr	r0, [pc, #144]	@ (80004e8 <infoCli+0xc0>)
 8000458:	f000 f916 	bl	8000688 <cliPrintf>
    ret = true;
 800045c:	e7ec      	b.n	8000438 <infoCli+0x10>
  if(argc == 2 && cliIsStr(argv[0],"print"))
 800045e:	4923      	ldr	r1, [pc, #140]	@ (80004ec <infoCli+0xc4>)
 8000460:	6828      	ldr	r0, [r5, #0]
 8000462:	f000 f93f 	bl	80006e4 <cliIsStr>
 8000466:	4680      	mov	r8, r0
 8000468:	2800      	cmp	r0, #0
 800046a:	d0e7      	beq.n	800043c <infoCli+0x14>
    count = (uint8_t)cliGetData(argv[1]);
 800046c:	6868      	ldr	r0, [r5, #4]
 800046e:	f000 f942 	bl	80006f6 <cliGetData>
 8000472:	0007      	movs	r7, r0
    for(int i=0;i<count;i++)
 8000474:	2600      	movs	r6, #0
 8000476:	e004      	b.n	8000482 <infoCli+0x5a>
      cliPrintf("print %d/%d\n",i+1,count);
 8000478:	3601      	adds	r6, #1
 800047a:	481d      	ldr	r0, [pc, #116]	@ (80004f0 <infoCli+0xc8>)
 800047c:	0031      	movs	r1, r6
 800047e:	f000 f903 	bl	8000688 <cliPrintf>
    for(int i=0;i<count;i++)
 8000482:	22ff      	movs	r2, #255	@ 0xff
 8000484:	403a      	ands	r2, r7
 8000486:	4296      	cmp	r6, r2
 8000488:	dbf6      	blt.n	8000478 <infoCli+0x50>
    ret = true;
 800048a:	4646      	mov	r6, r8
 800048c:	e7d6      	b.n	800043c <infoCli+0x14>
  if(argc ==1 && cliIsStr(argv[0],"button"))
 800048e:	4919      	ldr	r1, [pc, #100]	@ (80004f4 <infoCli+0xcc>)
 8000490:	6828      	ldr	r0, [r5, #0]
 8000492:	f000 f927 	bl	80006e4 <cliIsStr>
 8000496:	1e05      	subs	r5, r0, #0
 8000498:	d111      	bne.n	80004be <infoCli+0x96>
 800049a:	e7d1      	b.n	8000440 <infoCli+0x18>
        cliPrintf("%d", buttonGetPressed(i));
 800049c:	b2e0      	uxtb	r0, r4
 800049e:	f000 f89d 	bl	80005dc <buttonGetPressed>
 80004a2:	0001      	movs	r1, r0
 80004a4:	4b14      	ldr	r3, [pc, #80]	@ (80004f8 <infoCli+0xd0>)
 80004a6:	0018      	movs	r0, r3
 80004a8:	f000 f8ee 	bl	8000688 <cliPrintf>
      for(int i=0;i<BUTTON_MAX_CH;i++)
 80004ac:	3401      	adds	r4, #1
 80004ae:	2c04      	cmp	r4, #4
 80004b0:	ddf4      	ble.n	800049c <infoCli+0x74>
      cliPrintf("\n");
 80004b2:	4812      	ldr	r0, [pc, #72]	@ (80004fc <infoCli+0xd4>)
 80004b4:	f000 f8e8 	bl	8000688 <cliPrintf>
      delay(100);
 80004b8:	2064      	movs	r0, #100	@ 0x64
 80004ba:	f000 fb1a 	bl	8000af2 <delay>
    while(cliKeepLoop())
 80004be:	f000 f920 	bl	8000702 <cliKeepLoop>
 80004c2:	2800      	cmp	r0, #0
 80004c4:	d001      	beq.n	80004ca <infoCli+0xa2>
      for(int i=0;i<BUTTON_MAX_CH;i++)
 80004c6:	2400      	movs	r4, #0
 80004c8:	e7f1      	b.n	80004ae <infoCli+0x86>
    ret = true;
 80004ca:	002e      	movs	r6, r5
 80004cc:	e7b8      	b.n	8000440 <infoCli+0x18>
    cliPrintf("info test\n");
 80004ce:	480c      	ldr	r0, [pc, #48]	@ (8000500 <infoCli+0xd8>)
 80004d0:	f000 f8da 	bl	8000688 <cliPrintf>
    cliPrintf("info print 0~10\n");
 80004d4:	480b      	ldr	r0, [pc, #44]	@ (8000504 <infoCli+0xdc>)
 80004d6:	f000 f8d7 	bl	8000688 <cliPrintf>
    cliPrintf("info button\n");
 80004da:	480b      	ldr	r0, [pc, #44]	@ (8000508 <infoCli+0xe0>)
 80004dc:	f000 f8d4 	bl	8000688 <cliPrintf>
}
 80004e0:	e7b0      	b.n	8000444 <infoCli+0x1c>
 80004e2:	46c0      	nop			@ (mov r8, r8)
 80004e4:	08004050 	.word	0x08004050
 80004e8:	08004058 	.word	0x08004058
 80004ec:	0800406c 	.word	0x0800406c
 80004f0:	08004074 	.word	0x08004074
 80004f4:	08004084 	.word	0x08004084
 80004f8:	0800408c 	.word	0x0800408c
 80004fc:	08004090 	.word	0x08004090
 8000500:	08004094 	.word	0x08004094
 8000504:	080040a0 	.word	0x080040a0
 8000508:	080040b4 	.word	0x080040b4

0800050c <apInit>:
{
 800050c:	b510      	push	{r4, lr}
 800050e:	b084      	sub	sp, #16
  cliInit();
 8000510:	f000 f8a0 	bl	8000654 <cliInit>
  swtimerInit();
 8000514:	f000 f9cc 	bl	80008b0 <swtimerInit>
  ledInit();
 8000518:	f000 f97c 	bl	8000814 <ledInit>
  pwmInit();
 800051c:	f000 f9aa 	bl	8000874 <pwmInit>
  adcInit();
 8000520:	f000 f83a 	bl	8000598 <adcInit>
  buttonInit();
 8000524:	f000 f858 	bl	80005d8 <buttonInit>
  uartInit();
 8000528:	f000 fa5a 	bl	80009e0 <uartInit>
  cliAdd("info", infoCli);
 800052c:	490d      	ldr	r1, [pc, #52]	@ (8000564 <apInit+0x58>)
 800052e:	480e      	ldr	r0, [pc, #56]	@ (8000568 <apInit+0x5c>)
 8000530:	f000 f870 	bl	8000614 <cliAdd>
  if(swtimerGetCh(&timer_ch)== true)
 8000534:	200f      	movs	r0, #15
 8000536:	4468      	add	r0, sp
 8000538:	f000 f9d4 	bl	80008e4 <swtimerGetCh>
 800053c:	2800      	cmp	r0, #0
 800053e:	d101      	bne.n	8000544 <apInit+0x38>
}
 8000540:	b004      	add	sp, #16
 8000542:	bd10      	pop	{r4, pc}
    swtimerSet(timer_ch,
 8000544:	4909      	ldr	r1, [pc, #36]	@ (800056c <apInit+0x60>)
 8000546:	240f      	movs	r4, #15
 8000548:	446c      	add	r4, sp
 800054a:	7820      	ldrb	r0, [r4, #0]
 800054c:	23fa      	movs	r3, #250	@ 0xfa
 800054e:	005b      	lsls	r3, r3, #1
 8000550:	9300      	str	r3, [sp, #0]
 8000552:	2300      	movs	r3, #0
 8000554:	2200      	movs	r2, #0
 8000556:	f000 f9d3 	bl	8000900 <swtimerSet>
    swtimerStart(timer_ch);
 800055a:	7820      	ldrb	r0, [r4, #0]
 800055c:	f000 f9e8 	bl	8000930 <swtimerStart>
}
 8000560:	e7ee      	b.n	8000540 <apInit+0x34>
 8000562:	46c0      	nop			@ (mov r8, r8)
 8000564:	08000429 	.word	0x08000429
 8000568:	080040c4 	.word	0x080040c4
 800056c:	0800041d 	.word	0x0800041d

08000570 <apMain>:
{
 8000570:	b510      	push	{r4, lr}
  ledSetDuty(_DEF_CH1, 100);
 8000572:	2164      	movs	r1, #100	@ 0x64
 8000574:	2000      	movs	r0, #0
 8000576:	f000 f975 	bl	8000864 <ledSetDuty>
  uint32_t pre_time = 0;
 800057a:	2400      	movs	r4, #0
 800057c:	e004      	b.n	8000588 <apMain+0x18>
      pre_time = millis();
 800057e:	f000 fabc 	bl	8000afa <millis>
 8000582:	0004      	movs	r4, r0
    cliMain();
 8000584:	f000 f8c8 	bl	8000718 <cliMain>
    if(millis()-pre_time >= 500)
 8000588:	f000 fab7 	bl	8000afa <millis>
 800058c:	1b00      	subs	r0, r0, r4
 800058e:	22fa      	movs	r2, #250	@ 0xfa
 8000590:	0052      	lsls	r2, r2, #1
 8000592:	4290      	cmp	r0, r2
 8000594:	d2f3      	bcs.n	800057e <apMain+0xe>
 8000596:	e7f5      	b.n	8000584 <apMain+0x14>

08000598 <adcInit>:

uint16_t adc_data[3];
//uint32_t adc_time;

bool adcInit(void)
{
 8000598:	b510      	push	{r4, lr}
  HAL_ADCEx_Calibration_Start(&hadc1);
 800059a:	4c05      	ldr	r4, [pc, #20]	@ (80005b0 <adcInit+0x18>)
 800059c:	0020      	movs	r0, r4
 800059e:	f001 fa09 	bl	80019b4 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc1,(uint32_t *)&adc_data,3);
 80005a2:	4904      	ldr	r1, [pc, #16]	@ (80005b4 <adcInit+0x1c>)
 80005a4:	2203      	movs	r2, #3
 80005a6:	0020      	movs	r0, r4
 80005a8:	f001 f960 	bl	800186c <HAL_ADC_Start_DMA>

  return true;
}
 80005ac:	2001      	movs	r0, #1
 80005ae:	bd10      	pop	{r4, pc}
 80005b0:	20000518 	.word	0x20000518
 80005b4:	2000007c 	.word	0x2000007c

080005b8 <adcRead>:
uint16_t adcRead(uint8_t ch)
{
  uint16_t ret = 0;


  ret = adc_data[ch];
 80005b8:	4b01      	ldr	r3, [pc, #4]	@ (80005c0 <adcRead+0x8>)
 80005ba:	0040      	lsls	r0, r0, #1
 80005bc:	5ac0      	ldrh	r0, [r0, r3]


  return ret;

}
 80005be:	4770      	bx	lr
 80005c0:	2000007c 	.word	0x2000007c

080005c4 <adcReadVoltage>:
uint32_t adcReadVoltage(uint8_t ch)
{
 80005c4:	b510      	push	{r4, lr}

  uint32_t ret;
  uint32_t adc_data;
  adc_data = adcRead(ch);
 80005c6:	f7ff fff7 	bl	80005b8 <adcRead>


  ret = (330 *adc_data)/ 4096;
 80005ca:	0083      	lsls	r3, r0, #2
 80005cc:	1818      	adds	r0, r3, r0
 80005ce:	0143      	lsls	r3, r0, #5
 80005d0:	18c0      	adds	r0, r0, r3
 80005d2:	0040      	lsls	r0, r0, #1
 80005d4:	0b00      	lsrs	r0, r0, #12

  return ret;
}
 80005d6:	bd10      	pop	{r4, pc}

080005d8 <buttonInit>:


bool buttonInit(void)
{
  return true;
}
 80005d8:	2001      	movs	r0, #1
 80005da:	4770      	bx	lr

080005dc <buttonGetPressed>:

bool buttonGetPressed(uint8_t ch)
{
 80005dc:	b510      	push	{r4, lr}
 80005de:	0004      	movs	r4, r0
  bool ret = false;
  uint32_t adc_voltage;

  if(ch>=BUTTON_MAX_CH)
 80005e0:	2804      	cmp	r0, #4
 80005e2:	d901      	bls.n	80005e8 <buttonGetPressed+0xc>
    return false;
 80005e4:	2000      	movs	r0, #0
      ret = true;
  }


  return ret;
}
 80005e6:	bd10      	pop	{r4, pc}
  adc_voltage = adcReadVoltage(adc_ch);
 80005e8:	2000      	movs	r0, #0
 80005ea:	f7ff ffeb 	bl	80005c4 <adcReadVoltage>
  if(adc_voltage >= button_adc[ch].adc_min && adc_voltage <= button_adc[ch].adc_max)
 80005ee:	4b08      	ldr	r3, [pc, #32]	@ (8000610 <buttonGetPressed+0x34>)
 80005f0:	00a2      	lsls	r2, r4, #2
 80005f2:	5ad3      	ldrh	r3, [r2, r3]
 80005f4:	4283      	cmp	r3, r0
 80005f6:	d806      	bhi.n	8000606 <buttonGetPressed+0x2a>
 80005f8:	4b05      	ldr	r3, [pc, #20]	@ (8000610 <buttonGetPressed+0x34>)
 80005fa:	189b      	adds	r3, r3, r2
 80005fc:	885b      	ldrh	r3, [r3, #2]
 80005fe:	4283      	cmp	r3, r0
 8000600:	d203      	bcs.n	800060a <buttonGetPressed+0x2e>
  bool ret = false;
 8000602:	2000      	movs	r0, #0
 8000604:	e7ef      	b.n	80005e6 <buttonGetPressed+0xa>
 8000606:	2000      	movs	r0, #0
 8000608:	e7ed      	b.n	80005e6 <buttonGetPressed+0xa>
      ret = true;
 800060a:	2001      	movs	r0, #1
 800060c:	e7eb      	b.n	80005e6 <buttonGetPressed+0xa>
 800060e:	46c0      	nop			@ (mov r8, r8)
 8000610:	08004100 	.word	0x08004100

08000614 <cliAdd>:
  cliAdd("help",cliHelp);
  return true;
}

bool cliAdd(const char *cmd_str, void (*cmd_func)(uint8_t argc, const char **argv))
{
 8000614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000616:	0003      	movs	r3, r0
 8000618:	000d      	movs	r5, r1
   if(cli_cmd_count >=CLI_CMD_LIST_MAX)
 800061a:	4a0c      	ldr	r2, [pc, #48]	@ (800064c <cliAdd+0x38>)
 800061c:	7814      	ldrb	r4, [r2, #0]
 800061e:	2c07      	cmp	r4, #7
 8000620:	d901      	bls.n	8000626 <cliAdd+0x12>
     return false;
 8000622:	2000      	movs	r0, #0
  strncpy(cli_cmd_func[cli_cmd_count].cmd_str,cmd_str,8);
  cli_cmd_func[cli_cmd_count].cmd_func = cmd_func;
  cli_cmd_count++;

  return true;
}
 8000624:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  strncpy(cli_cmd_func[cli_cmd_count].cmd_str,cmd_str,8);
 8000626:	0066      	lsls	r6, r4, #1
 8000628:	1930      	adds	r0, r6, r4
 800062a:	0080      	lsls	r0, r0, #2
 800062c:	4f08      	ldr	r7, [pc, #32]	@ (8000650 <cliAdd+0x3c>)
 800062e:	19c0      	adds	r0, r0, r7
 8000630:	2208      	movs	r2, #8
 8000632:	0019      	movs	r1, r3
 8000634:	f003 f848 	bl	80036c8 <strncpy>
  cli_cmd_func[cli_cmd_count].cmd_func = cmd_func;
 8000638:	1936      	adds	r6, r6, r4
 800063a:	00b6      	lsls	r6, r6, #2
 800063c:	19bf      	adds	r7, r7, r6
 800063e:	60bd      	str	r5, [r7, #8]
  cli_cmd_count++;
 8000640:	4b02      	ldr	r3, [pc, #8]	@ (800064c <cliAdd+0x38>)
 8000642:	3401      	adds	r4, #1
 8000644:	701c      	strb	r4, [r3, #0]
  return true;
 8000646:	2001      	movs	r0, #1
 8000648:	e7ec      	b.n	8000624 <cliAdd+0x10>
 800064a:	46c0      	nop			@ (mov r8, r8)
 800064c:	200000e4 	.word	0x200000e4
 8000650:	20000084 	.word	0x20000084

08000654 <cliInit>:
{
 8000654:	b510      	push	{r4, lr}
  for(int i=0;i<CLI_CMD_LIST_MAX;i++)
 8000656:	2200      	movs	r2, #0
 8000658:	e007      	b.n	800066a <cliInit+0x16>
    cli_cmd_func[i].cmd_func = NULL;
 800065a:	4b08      	ldr	r3, [pc, #32]	@ (800067c <cliInit+0x28>)
 800065c:	0051      	lsls	r1, r2, #1
 800065e:	1889      	adds	r1, r1, r2
 8000660:	0088      	lsls	r0, r1, #2
 8000662:	181b      	adds	r3, r3, r0
 8000664:	2100      	movs	r1, #0
 8000666:	6099      	str	r1, [r3, #8]
  for(int i=0;i<CLI_CMD_LIST_MAX;i++)
 8000668:	3201      	adds	r2, #1
 800066a:	2a07      	cmp	r2, #7
 800066c:	ddf5      	ble.n	800065a <cliInit+0x6>
  cliAdd("help",cliHelp);
 800066e:	4904      	ldr	r1, [pc, #16]	@ (8000680 <cliInit+0x2c>)
 8000670:	4804      	ldr	r0, [pc, #16]	@ (8000684 <cliInit+0x30>)
 8000672:	f7ff ffcf 	bl	8000614 <cliAdd>
}
 8000676:	2001      	movs	r0, #1
 8000678:	bd10      	pop	{r4, pc}
 800067a:	46c0      	nop			@ (mov r8, r8)
 800067c:	20000084 	.word	0x20000084
 8000680:	080006a5 	.word	0x080006a5
 8000684:	080040cc 	.word	0x080040cc

08000688 <cliPrintf>:
  cliPrintf("------------------------\n");
}


void cliPrintf(const char *fmt, ...)
{
 8000688:	b40f      	push	{r0, r1, r2, r3}
 800068a:	b500      	push	{lr}
 800068c:	b083      	sub	sp, #12
 800068e:	aa04      	add	r2, sp, #16
 8000690:	ca02      	ldmia	r2!, {r1}
  va_list arg;

  va_start(arg,fmt);
 8000692:	9201      	str	r2, [sp, #4]
  uartVPrintf(cli_ch,fmt,arg);
 8000694:	2000      	movs	r0, #0
 8000696:	f000 fa18 	bl	8000aca <uartVPrintf>
  va_end(arg);
}
 800069a:	b003      	add	sp, #12
 800069c:	bc08      	pop	{r3}
 800069e:	b004      	add	sp, #16
 80006a0:	4718      	bx	r3
	...

080006a4 <cliHelp>:
{
 80006a4:	b510      	push	{r4, lr}
  cliPrintf("------------------------\n");
 80006a6:	480b      	ldr	r0, [pc, #44]	@ (80006d4 <cliHelp+0x30>)
 80006a8:	f7ff ffee 	bl	8000688 <cliPrintf>
  for(int i=0;i<cli_cmd_count;i++)
 80006ac:	2400      	movs	r4, #0
 80006ae:	e008      	b.n	80006c2 <cliHelp+0x1e>
    cliPrintf("%s\n",cli_cmd_func[i].cmd_str);
 80006b0:	0063      	lsls	r3, r4, #1
 80006b2:	191b      	adds	r3, r3, r4
 80006b4:	0099      	lsls	r1, r3, #2
 80006b6:	4b08      	ldr	r3, [pc, #32]	@ (80006d8 <cliHelp+0x34>)
 80006b8:	18c9      	adds	r1, r1, r3
 80006ba:	4808      	ldr	r0, [pc, #32]	@ (80006dc <cliHelp+0x38>)
 80006bc:	f7ff ffe4 	bl	8000688 <cliPrintf>
  for(int i=0;i<cli_cmd_count;i++)
 80006c0:	3401      	adds	r4, #1
 80006c2:	4b07      	ldr	r3, [pc, #28]	@ (80006e0 <cliHelp+0x3c>)
 80006c4:	781b      	ldrb	r3, [r3, #0]
 80006c6:	42a3      	cmp	r3, r4
 80006c8:	dcf2      	bgt.n	80006b0 <cliHelp+0xc>
  cliPrintf("------------------------\n");
 80006ca:	4802      	ldr	r0, [pc, #8]	@ (80006d4 <cliHelp+0x30>)
 80006cc:	f7ff ffdc 	bl	8000688 <cliPrintf>
}
 80006d0:	bd10      	pop	{r4, pc}
 80006d2:	46c0      	nop			@ (mov r8, r8)
 80006d4:	080040d4 	.word	0x080040d4
 80006d8:	20000084 	.word	0x20000084
 80006dc:	080040f0 	.word	0x080040f0
 80006e0:	200000e4 	.word	0x200000e4

080006e4 <cliIsStr>:

bool cliIsStr(const char *p_arg , const char *p_str)
{
 80006e4:	b510      	push	{r4, lr}
  if(strcmp(p_arg,p_str)==0)
 80006e6:	f7ff fd0f 	bl	8000108 <strcmp>
 80006ea:	2800      	cmp	r0, #0
 80006ec:	d101      	bne.n	80006f2 <cliIsStr+0xe>
    return true;
 80006ee:	3001      	adds	r0, #1
  else
    return false;
}
 80006f0:	bd10      	pop	{r4, pc}
    return false;
 80006f2:	2000      	movs	r0, #0
 80006f4:	e7fc      	b.n	80006f0 <cliIsStr+0xc>

080006f6 <cliGetData>:

int32_t cliGetData(const char *p_arg)
{
 80006f6:	b510      	push	{r4, lr}
  int32_t ret;
  ret = (int32_t)strtoul(p_arg,(char **)NULL, 0);
 80006f8:	2200      	movs	r2, #0
 80006fa:	2100      	movs	r1, #0
 80006fc:	f002 ff96 	bl	800362c <strtoul>

  return ret;
}
 8000700:	bd10      	pop	{r4, pc}

08000702 <cliKeepLoop>:

bool cliKeepLoop(void)
{
 8000702:	b510      	push	{r4, lr}
  if(uartAvailable(cli_ch) == 0)
 8000704:	2000      	movs	r0, #0
 8000706:	f000 f98d 	bl	8000a24 <uartAvailable>
 800070a:	2800      	cmp	r0, #0
 800070c:	d101      	bne.n	8000712 <cliKeepLoop+0x10>
    return true;
 800070e:	3001      	adds	r0, #1
  else
    return false;
}
 8000710:	bd10      	pop	{r4, pc}
    return false;
 8000712:	2000      	movs	r0, #0
 8000714:	e7fc      	b.n	8000710 <cliKeepLoop+0xe>
	...

08000718 <cliMain>:


bool cliMain(void)
{
 8000718:	b530      	push	{r4, r5, lr}
 800071a:	b083      	sub	sp, #12
  bool ret = false;
  if(uartAvailable(cli_ch) > 0)
 800071c:	2000      	movs	r0, #0
 800071e:	f000 f981 	bl	8000a24 <uartAvailable>
 8000722:	2800      	cmp	r0, #0
 8000724:	d103      	bne.n	800072e <cliMain+0x16>
  bool ret = false;
 8000726:	2400      	movs	r4, #0

          uartWrite(cli_ch, &rx_data , 1);
        }
      }
  return ret;
}
 8000728:	0020      	movs	r0, r4
 800072a:	b003      	add	sp, #12
 800072c:	bd30      	pop	{r4, r5, pc}
        rx_data = uartRead(cli_ch);
 800072e:	2000      	movs	r0, #0
 8000730:	f000 f99a 	bl	8000a68 <uartRead>
 8000734:	466b      	mov	r3, sp
 8000736:	70d8      	strb	r0, [r3, #3]
        if(rx_data == '\r')
 8000738:	280d      	cmp	r0, #13
 800073a:	d005      	beq.n	8000748 <cliMain+0x30>
        else if (cli_buf_index < (128-1))
 800073c:	4b2b      	ldr	r3, [pc, #172]	@ (80007ec <cliMain+0xd4>)
 800073e:	881b      	ldrh	r3, [r3, #0]
 8000740:	2b7e      	cmp	r3, #126	@ 0x7e
 8000742:	d945      	bls.n	80007d0 <cliMain+0xb8>
  bool ret = false;
 8000744:	2400      	movs	r4, #0
 8000746:	e7ef      	b.n	8000728 <cliMain+0x10>
          cli_buf[cli_buf_index] = 0;
 8000748:	4b28      	ldr	r3, [pc, #160]	@ (80007ec <cliMain+0xd4>)
 800074a:	881a      	ldrh	r2, [r3, #0]
 800074c:	4c28      	ldr	r4, [pc, #160]	@ (80007f0 <cliMain+0xd8>)
 800074e:	2500      	movs	r5, #0
 8000750:	54a5      	strb	r5, [r4, r2]
          cli_buf_index = 0;
 8000752:	801d      	strh	r5, [r3, #0]
          uartPrintf(cli_ch,"\r\n");
 8000754:	4927      	ldr	r1, [pc, #156]	@ (80007f4 <cliMain+0xdc>)
 8000756:	2000      	movs	r0, #0
 8000758:	f000 f99e 	bl	8000a98 <uartPrintf>
          char *str_ptr = cli_buf;
 800075c:	9401      	str	r4, [sp, #4]
          cli_argc = 0;
 800075e:	4b26      	ldr	r3, [pc, #152]	@ (80007f8 <cliMain+0xe0>)
 8000760:	801d      	strh	r5, [r3, #0]
          while((tok = strtok_r(str_ptr," ",&str_ptr)) != NULL)
 8000762:	e006      	b.n	8000772 <cliMain+0x5a>
            cli_argv[cli_argc] = tok;
 8000764:	4924      	ldr	r1, [pc, #144]	@ (80007f8 <cliMain+0xe0>)
 8000766:	880b      	ldrh	r3, [r1, #0]
 8000768:	4a24      	ldr	r2, [pc, #144]	@ (80007fc <cliMain+0xe4>)
 800076a:	009c      	lsls	r4, r3, #2
 800076c:	50a0      	str	r0, [r4, r2]
            cli_argc++;
 800076e:	3301      	adds	r3, #1
 8000770:	800b      	strh	r3, [r1, #0]
          while((tok = strtok_r(str_ptr," ",&str_ptr)) != NULL)
 8000772:	4923      	ldr	r1, [pc, #140]	@ (8000800 <cliMain+0xe8>)
 8000774:	9801      	ldr	r0, [sp, #4]
 8000776:	aa01      	add	r2, sp, #4
 8000778:	f002 ffe6 	bl	8003748 <strtok_r>
 800077c:	2800      	cmp	r0, #0
 800077e:	d1f1      	bne.n	8000764 <cliMain+0x4c>
          for(int i=0;i<cli_cmd_count;i++)
 8000780:	2400      	movs	r4, #0
 8000782:	e000      	b.n	8000786 <cliMain+0x6e>
 8000784:	3401      	adds	r4, #1
 8000786:	4b1f      	ldr	r3, [pc, #124]	@ (8000804 <cliMain+0xec>)
 8000788:	781b      	ldrb	r3, [r3, #0]
 800078a:	42a3      	cmp	r3, r4
 800078c:	dd1a      	ble.n	80007c4 <cliMain+0xac>
            if(strcmp(cli_argv[0], cli_cmd_func[i].cmd_str) ==0 )
 800078e:	4b1b      	ldr	r3, [pc, #108]	@ (80007fc <cliMain+0xe4>)
 8000790:	6818      	ldr	r0, [r3, #0]
 8000792:	0061      	lsls	r1, r4, #1
 8000794:	1909      	adds	r1, r1, r4
 8000796:	0089      	lsls	r1, r1, #2
 8000798:	4b1b      	ldr	r3, [pc, #108]	@ (8000808 <cliMain+0xf0>)
 800079a:	18c9      	adds	r1, r1, r3
 800079c:	f7ff fcb4 	bl	8000108 <strcmp>
 80007a0:	2800      	cmp	r0, #0
 80007a2:	d1ef      	bne.n	8000784 <cliMain+0x6c>
              if(cli_cmd_func[i].cmd_func != NULL)
 80007a4:	4b18      	ldr	r3, [pc, #96]	@ (8000808 <cliMain+0xf0>)
 80007a6:	0062      	lsls	r2, r4, #1
 80007a8:	1912      	adds	r2, r2, r4
 80007aa:	0092      	lsls	r2, r2, #2
 80007ac:	189b      	adds	r3, r3, r2
 80007ae:	689b      	ldr	r3, [r3, #8]
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d0e7      	beq.n	8000784 <cliMain+0x6c>
                cli_cmd_func[i].cmd_func(cli_argc - 1, (const char **)&cli_argv[1]);
 80007b4:	4915      	ldr	r1, [pc, #84]	@ (800080c <cliMain+0xf4>)
 80007b6:	4a10      	ldr	r2, [pc, #64]	@ (80007f8 <cliMain+0xe0>)
 80007b8:	8810      	ldrh	r0, [r2, #0]
 80007ba:	3801      	subs	r0, #1
 80007bc:	b2c0      	uxtb	r0, r0
 80007be:	4798      	blx	r3
                ret = true;
 80007c0:	2401      	movs	r4, #1
                break;
 80007c2:	e000      	b.n	80007c6 <cliMain+0xae>
  bool ret = false;
 80007c4:	2400      	movs	r4, #0
          uartPrintf(cli_ch,"cli# ");
 80007c6:	4912      	ldr	r1, [pc, #72]	@ (8000810 <cliMain+0xf8>)
 80007c8:	2000      	movs	r0, #0
 80007ca:	f000 f965 	bl	8000a98 <uartPrintf>
 80007ce:	e7ab      	b.n	8000728 <cliMain+0x10>
          cli_buf[cli_buf_index] = rx_data;
 80007d0:	4a07      	ldr	r2, [pc, #28]	@ (80007f0 <cliMain+0xd8>)
 80007d2:	54d0      	strb	r0, [r2, r3]
          cli_buf_index++;
 80007d4:	4a05      	ldr	r2, [pc, #20]	@ (80007ec <cliMain+0xd4>)
 80007d6:	3301      	adds	r3, #1
 80007d8:	8013      	strh	r3, [r2, #0]
          uartWrite(cli_ch, &rx_data , 1);
 80007da:	2201      	movs	r2, #1
 80007dc:	466b      	mov	r3, sp
 80007de:	1cd9      	adds	r1, r3, #3
 80007e0:	2000      	movs	r0, #0
 80007e2:	f000 f90b 	bl	80009fc <uartWrite>
  bool ret = false;
 80007e6:	2400      	movs	r4, #0
 80007e8:	e79e      	b.n	8000728 <cliMain+0x10>
 80007ea:	46c0      	nop			@ (mov r8, r8)
 80007ec:	2000010a 	.word	0x2000010a
 80007f0:	2000010c 	.word	0x2000010c
 80007f4:	080040f4 	.word	0x080040f4
 80007f8:	20000108 	.word	0x20000108
 80007fc:	200000e8 	.word	0x200000e8
 8000800:	080040fc 	.word	0x080040fc
 8000804:	200000e4 	.word	0x200000e4
 8000808:	20000084 	.word	0x20000084
 800080c:	200000ec 	.word	0x200000ec
 8000810:	080040f8 	.word	0x080040f8

08000814 <ledInit>:


bool ledInit(void)
{
  return true;
}
 8000814:	2001      	movs	r0, #1
 8000816:	4770      	bx	lr

08000818 <ledOn>:
void ledOn(uint8_t ch)
{
 8000818:	b510      	push	{r4, lr}
  switch(ch)
 800081a:	2800      	cmp	r0, #0
 800081c:	d000      	beq.n	8000820 <ledOn+0x8>
    case _DEF_CH1:
     pwmWrite(_DEF_CH1,100 - led_duty[_DEF_CH1]);
      break;
  }

}
 800081e:	bd10      	pop	{r4, pc}
     pwmWrite(_DEF_CH1,100 - led_duty[_DEF_CH1]);
 8000820:	4b03      	ldr	r3, [pc, #12]	@ (8000830 <ledOn+0x18>)
 8000822:	881b      	ldrh	r3, [r3, #0]
 8000824:	2164      	movs	r1, #100	@ 0x64
 8000826:	1ac9      	subs	r1, r1, r3
 8000828:	b289      	uxth	r1, r1
 800082a:	f000 f82d 	bl	8000888 <pwmWrite>
}
 800082e:	e7f6      	b.n	800081e <ledOn+0x6>
 8000830:	20000000 	.word	0x20000000

08000834 <ledOff>:
void ledOff(uint8_t ch)
{
 8000834:	b510      	push	{r4, lr}
  switch(ch)
 8000836:	2800      	cmp	r0, #0
 8000838:	d000      	beq.n	800083c <ledOff+0x8>
    case _DEF_CH1:
      pwmWrite(_DEF_CH1,100);
      break;
  }

}
 800083a:	bd10      	pop	{r4, pc}
      pwmWrite(_DEF_CH1,100);
 800083c:	2164      	movs	r1, #100	@ 0x64
 800083e:	f000 f823 	bl	8000888 <pwmWrite>
}
 8000842:	e7fa      	b.n	800083a <ledOff+0x6>

08000844 <ledToggle>:
void ledToggle(uint8_t ch)
{
 8000844:	b510      	push	{r4, lr}
  switch(ch)
 8000846:	2800      	cmp	r0, #0
 8000848:	d000      	beq.n	800084c <ledToggle+0x8>
      else
        ledOff(_DEF_CH1);
      break;
  }

}
 800084a:	bd10      	pop	{r4, pc}
      if(pwmRead(_DEF_CH1) == 100 )
 800084c:	f000 f824 	bl	8000898 <pwmRead>
 8000850:	2864      	cmp	r0, #100	@ 0x64
 8000852:	d003      	beq.n	800085c <ledToggle+0x18>
        ledOff(_DEF_CH1);
 8000854:	2000      	movs	r0, #0
 8000856:	f7ff ffed 	bl	8000834 <ledOff>
}
 800085a:	e7f6      	b.n	800084a <ledToggle+0x6>
        ledOn(_DEF_CH1);
 800085c:	2000      	movs	r0, #0
 800085e:	f7ff ffdb 	bl	8000818 <ledOn>
 8000862:	e7f2      	b.n	800084a <ledToggle+0x6>

08000864 <ledSetDuty>:

void ledSetDuty(uint8_t ch,uint16_t duty_data)
{
  switch(ch)
 8000864:	2800      	cmp	r0, #0
 8000866:	d102      	bne.n	800086e <ledSetDuty+0xa>
    {
      case _DEF_CH1:
        led_duty[ch] = duty_data;
 8000868:	4b01      	ldr	r3, [pc, #4]	@ (8000870 <ledSetDuty+0xc>)
 800086a:	0040      	lsls	r0, r0, #1
 800086c:	52c1      	strh	r1, [r0, r3]
        break;
    }
}
 800086e:	4770      	bx	lr
 8000870:	20000000 	.word	0x20000000

08000874 <pwmInit>:




bool pwmInit(void)
{
 8000874:	b510      	push	{r4, lr}
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000876:	4803      	ldr	r0, [pc, #12]	@ (8000884 <pwmInit+0x10>)
 8000878:	2100      	movs	r1, #0
 800087a:	f002 f847 	bl	800290c <HAL_TIM_PWM_Start>

  return true;
}
 800087e:	2001      	movs	r0, #1
 8000880:	bd10      	pop	{r4, pc}
 8000882:	46c0      	nop			@ (mov r8, r8)
 8000884:	20000470 	.word	0x20000470

08000888 <pwmWrite>:
void pwmWrite(uint8_t ch,uint16_t duty)
{
  switch(ch)
 8000888:	2800      	cmp	r0, #0
 800088a:	d102      	bne.n	8000892 <pwmWrite+0xa>
  {
    case _DEF_CH1:
      htim1.Instance->CCR1 = duty;
 800088c:	4b01      	ldr	r3, [pc, #4]	@ (8000894 <pwmWrite+0xc>)
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	6359      	str	r1, [r3, #52]	@ 0x34
      break;
  }

}
 8000892:	4770      	bx	lr
 8000894:	20000470 	.word	0x20000470

08000898 <pwmRead>:
uint16_t pwmRead(uint8_t ch)
{
  uint16_t pwm_data = 0;

  switch(ch)
 8000898:	2800      	cmp	r0, #0
 800089a:	d104      	bne.n	80008a6 <pwmRead+0xe>
    {
      case _DEF_CH1:
        pwm_data = htim1.Instance->CCR1;
 800089c:	4b03      	ldr	r3, [pc, #12]	@ (80008ac <pwmRead+0x14>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 80008a2:	b280      	uxth	r0, r0
        break;
    }

  return pwm_data;
}
 80008a4:	4770      	bx	lr
  uint16_t pwm_data = 0;
 80008a6:	2000      	movs	r0, #0
 80008a8:	e7fc      	b.n	80008a4 <pwmRead+0xc>
 80008aa:	46c0      	nop			@ (mov r8, r8)
 80008ac:	20000470 	.word	0x20000470

080008b0 <swtimerInit>:




bool swtimerInit(void)
{
 80008b0:	b510      	push	{r4, lr}
  for(int i=0;i<SWTIMER_MAX_CH;i++)
 80008b2:	2200      	movs	r2, #0
 80008b4:	e00a      	b.n	80008cc <swtimerInit+0x1c>
  {
    swtimer_tbl[i].enable = false;
 80008b6:	4b09      	ldr	r3, [pc, #36]	@ (80008dc <swtimerInit+0x2c>)
 80008b8:	0091      	lsls	r1, r2, #2
 80008ba:	1888      	adds	r0, r1, r2
 80008bc:	0084      	lsls	r4, r0, #2
 80008be:	2000      	movs	r0, #0
 80008c0:	54e0      	strb	r0, [r4, r3]
    swtimer_tbl[i].counter = 0;
 80008c2:	191b      	adds	r3, r3, r4
 80008c4:	6058      	str	r0, [r3, #4]
    swtimer_tbl[i].func = NULL;
 80008c6:	60d8      	str	r0, [r3, #12]
    swtimer_tbl[i].func_arg = NULL;
 80008c8:	6118      	str	r0, [r3, #16]
  for(int i=0;i<SWTIMER_MAX_CH;i++)
 80008ca:	3201      	adds	r2, #1
 80008cc:	2a07      	cmp	r2, #7
 80008ce:	ddf2      	ble.n	80008b6 <swtimerInit+0x6>

  }
  HAL_TIM_Base_Start_IT(&htim14);
 80008d0:	4803      	ldr	r0, [pc, #12]	@ (80008e0 <swtimerInit+0x30>)
 80008d2:	f001 fd0f 	bl	80022f4 <HAL_TIM_Base_Start_IT>

  return true;
}
 80008d6:	2001      	movs	r0, #1
 80008d8:	bd10      	pop	{r4, pc}
 80008da:	46c0      	nop			@ (mov r8, r8)
 80008dc:	2000018c 	.word	0x2000018c
 80008e0:	20000424 	.word	0x20000424

080008e4 <swtimerGetCh>:

bool swtimerGetCh(uint8_t *p_ch)
{
  if(swtimer_count >= SWTIMER_MAX_CH)
 80008e4:	4b05      	ldr	r3, [pc, #20]	@ (80008fc <swtimerGetCh+0x18>)
 80008e6:	781b      	ldrb	r3, [r3, #0]
 80008e8:	2b07      	cmp	r3, #7
 80008ea:	d805      	bhi.n	80008f8 <swtimerGetCh+0x14>
    return false;

  *p_ch  = swtimer_count;
 80008ec:	7003      	strb	r3, [r0, #0]

  swtimer_count++;
 80008ee:	4a03      	ldr	r2, [pc, #12]	@ (80008fc <swtimerGetCh+0x18>)
 80008f0:	3301      	adds	r3, #1
 80008f2:	7013      	strb	r3, [r2, #0]

  return true;
 80008f4:	2001      	movs	r0, #1
}
 80008f6:	4770      	bx	lr
    return false;
 80008f8:	2000      	movs	r0, #0
 80008fa:	e7fc      	b.n	80008f6 <swtimerGetCh+0x12>
 80008fc:	2000022c 	.word	0x2000022c

08000900 <swtimerSet>:
bool swtimerSet(uint8_t ch,
                void (*func)(void *arg),
                void *func_arg,
                SwtimerMode_t mode,
                uint32_t time_ms)
{
 8000900:	b570      	push	{r4, r5, r6, lr}
  if(ch >= SWTIMER_MAX_CH)
 8000902:	2807      	cmp	r0, #7
 8000904:	d810      	bhi.n	8000928 <swtimerSet+0x28>
     return false;

  swtimer_tbl[ch].func = func;
 8000906:	4e09      	ldr	r6, [pc, #36]	@ (800092c <swtimerSet+0x2c>)
 8000908:	0085      	lsls	r5, r0, #2
 800090a:	182c      	adds	r4, r5, r0
 800090c:	00a4      	lsls	r4, r4, #2
 800090e:	1934      	adds	r4, r6, r4
 8000910:	60e1      	str	r1, [r4, #12]
  swtimer_tbl[ch].func_arg =func_arg;
 8000912:	6122      	str	r2, [r4, #16]
  swtimer_tbl[ch].mode = mode;
 8000914:	7063      	strb	r3, [r4, #1]
  swtimer_tbl[ch].counter = 0;
 8000916:	2300      	movs	r3, #0
 8000918:	6063      	str	r3, [r4, #4]
  swtimer_tbl[ch].reload = time_ms;
 800091a:	9a04      	ldr	r2, [sp, #16]
 800091c:	60a2      	str	r2, [r4, #8]
  swtimer_tbl[ch].enable = false;
 800091e:	182d      	adds	r5, r5, r0
 8000920:	00ad      	lsls	r5, r5, #2
 8000922:	55ab      	strb	r3, [r5, r6]


  return true;
 8000924:	2001      	movs	r0, #1
}
 8000926:	bd70      	pop	{r4, r5, r6, pc}
     return false;
 8000928:	2000      	movs	r0, #0
 800092a:	e7fc      	b.n	8000926 <swtimerSet+0x26>
 800092c:	2000018c 	.word	0x2000018c

08000930 <swtimerStart>:


bool swtimerStart(uint8_t ch)
{
 8000930:	b510      	push	{r4, lr}
  if(swtimer_count >= SWTIMER_MAX_CH)
 8000932:	4b09      	ldr	r3, [pc, #36]	@ (8000958 <swtimerStart+0x28>)
 8000934:	781b      	ldrb	r3, [r3, #0]
 8000936:	2b07      	cmp	r3, #7
 8000938:	d80c      	bhi.n	8000954 <swtimerStart+0x24>
     return false;

  swtimer_tbl[ch].counter = 0;
 800093a:	4908      	ldr	r1, [pc, #32]	@ (800095c <swtimerStart+0x2c>)
 800093c:	0083      	lsls	r3, r0, #2
 800093e:	181a      	adds	r2, r3, r0
 8000940:	0092      	lsls	r2, r2, #2
 8000942:	188a      	adds	r2, r1, r2
 8000944:	2400      	movs	r4, #0
 8000946:	6054      	str	r4, [r2, #4]
  swtimer_tbl[ch].enable = true;
 8000948:	181b      	adds	r3, r3, r0
 800094a:	009b      	lsls	r3, r3, #2
 800094c:	2201      	movs	r2, #1
 800094e:	545a      	strb	r2, [r3, r1]

  return true;
 8000950:	2001      	movs	r0, #1
}
 8000952:	bd10      	pop	{r4, pc}
     return false;
 8000954:	2000      	movs	r0, #0
 8000956:	e7fc      	b.n	8000952 <swtimerStart+0x22>
 8000958:	2000022c 	.word	0x2000022c
 800095c:	2000018c 	.word	0x2000018c

08000960 <swtimerISR>:
   return true;
}


void swtimerISR(void)
{
 8000960:	b510      	push	{r4, lr}
  for(int i=0;i<swtimer_count;i++)
 8000962:	2400      	movs	r4, #0
 8000964:	e000      	b.n	8000968 <swtimerISR+0x8>
 8000966:	3401      	adds	r4, #1
 8000968:	4b16      	ldr	r3, [pc, #88]	@ (80009c4 <swtimerISR+0x64>)
 800096a:	781b      	ldrb	r3, [r3, #0]
 800096c:	42a3      	cmp	r3, r4
 800096e:	dd28      	ble.n	80009c2 <swtimerISR+0x62>
  {
    if(swtimer_tbl[i].enable == true)
 8000970:	4a15      	ldr	r2, [pc, #84]	@ (80009c8 <swtimerISR+0x68>)
 8000972:	00a3      	lsls	r3, r4, #2
 8000974:	191b      	adds	r3, r3, r4
 8000976:	0099      	lsls	r1, r3, #2
 8000978:	5c8b      	ldrb	r3, [r1, r2]
 800097a:	2b00      	cmp	r3, #0
 800097c:	d0f3      	beq.n	8000966 <swtimerISR+0x6>
    {
      swtimer_tbl[i].counter++;
 800097e:	0013      	movs	r3, r2
 8000980:	185b      	adds	r3, r3, r1
 8000982:	685a      	ldr	r2, [r3, #4]
 8000984:	3201      	adds	r2, #1
 8000986:	605a      	str	r2, [r3, #4]
      if(swtimer_tbl[i].counter >= swtimer_tbl[i].reload)
 8000988:	689b      	ldr	r3, [r3, #8]
 800098a:	429a      	cmp	r2, r3
 800098c:	d3eb      	bcc.n	8000966 <swtimerISR+0x6>
      {
        if(swtimer_tbl[i].func != NULL)
 800098e:	4b0e      	ldr	r3, [pc, #56]	@ (80009c8 <swtimerISR+0x68>)
 8000990:	185b      	adds	r3, r3, r1
 8000992:	68d9      	ldr	r1, [r3, #12]
 8000994:	2900      	cmp	r1, #0
 8000996:	d006      	beq.n	80009a6 <swtimerISR+0x46>
        {
          swtimer_tbl[i].func(swtimer_tbl[i].func_arg);
 8000998:	4b0b      	ldr	r3, [pc, #44]	@ (80009c8 <swtimerISR+0x68>)
 800099a:	00a2      	lsls	r2, r4, #2
 800099c:	1912      	adds	r2, r2, r4
 800099e:	0090      	lsls	r0, r2, #2
 80009a0:	181b      	adds	r3, r3, r0
 80009a2:	6918      	ldr	r0, [r3, #16]
 80009a4:	4788      	blx	r1
        }
        swtimer_tbl[i].counter = 0;
 80009a6:	4b08      	ldr	r3, [pc, #32]	@ (80009c8 <swtimerISR+0x68>)
 80009a8:	00a2      	lsls	r2, r4, #2
 80009aa:	1912      	adds	r2, r2, r4
 80009ac:	0091      	lsls	r1, r2, #2
 80009ae:	185b      	adds	r3, r3, r1
 80009b0:	2200      	movs	r2, #0
 80009b2:	605a      	str	r2, [r3, #4]
        if(swtimer_tbl[i].mode == SWTIMER_ONETIME)
 80009b4:	785b      	ldrb	r3, [r3, #1]
 80009b6:	2b01      	cmp	r3, #1
 80009b8:	d1d5      	bne.n	8000966 <swtimerISR+0x6>
        {
          swtimer_tbl[i].enable = false;
 80009ba:	4a03      	ldr	r2, [pc, #12]	@ (80009c8 <swtimerISR+0x68>)
 80009bc:	2300      	movs	r3, #0
 80009be:	548b      	strb	r3, [r1, r2]
 80009c0:	e7d1      	b.n	8000966 <swtimerISR+0x6>
        }
      }
    }
  }

}
 80009c2:	bd10      	pop	{r4, pc}
 80009c4:	2000022c 	.word	0x2000022c
 80009c8:	2000018c 	.word	0x2000018c

080009cc <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80009cc:	b510      	push	{r4, lr}
  //1ms  
  if(htim == &htim14)
 80009ce:	4b03      	ldr	r3, [pc, #12]	@ (80009dc <HAL_TIM_PeriodElapsedCallback+0x10>)
 80009d0:	4283      	cmp	r3, r0
 80009d2:	d000      	beq.n	80009d6 <HAL_TIM_PeriodElapsedCallback+0xa>
  {
    swtimerISR();
  }
  return;

}
 80009d4:	bd10      	pop	{r4, pc}
    swtimerISR();
 80009d6:	f7ff ffc3 	bl	8000960 <swtimerISR>
  return;
 80009da:	e7fb      	b.n	80009d4 <HAL_TIM_PeriodElapsedCallback+0x8>
 80009dc:	20000424 	.word	0x20000424

080009e0 <uartInit>:
static uint16_t q_out = 0;
static uint8_t q_buf[UART_Q_BUF_MAX];


bool     uartInit(void)
{
 80009e0:	b510      	push	{r4, lr}
  HAL_UART_Receive_DMA(&huart1, &q_buf[0] , UART_Q_BUF_MAX);
 80009e2:	2280      	movs	r2, #128	@ 0x80
 80009e4:	4903      	ldr	r1, [pc, #12]	@ (80009f4 <uartInit+0x14>)
 80009e6:	4804      	ldr	r0, [pc, #16]	@ (80009f8 <uartInit+0x18>)
 80009e8:	0052      	lsls	r2, r2, #1
 80009ea:	f002 fccf 	bl	800338c <HAL_UART_Receive_DMA>
  return true;
}
 80009ee:	2001      	movs	r0, #1
 80009f0:	bd10      	pop	{r4, pc}
 80009f2:	46c0      	nop			@ (mov r8, r8)
 80009f4:	20000230 	.word	0x20000230
 80009f8:	20000390 	.word	0x20000390

080009fc <uartWrite>:

uint32_t uartWrite(uint8_t ch,uint8_t* p_data,uint32_t length)
{
 80009fc:	b510      	push	{r4, lr}
 80009fe:	0014      	movs	r4, r2
  uint32_t ret = 0;
  HAL_StatusTypeDef hal_ret;


  switch(ch)
 8000a00:	2800      	cmp	r0, #0
 8000a02:	d001      	beq.n	8000a08 <uartWrite+0xc>
  uint32_t ret = 0;
 8000a04:	2000      	movs	r0, #0
      }
      break;
  }

  return ret;
}
 8000a06:	bd10      	pop	{r4, pc}
      hal_ret = HAL_UART_Transmit(&huart1, p_data, length, 100);
 8000a08:	b292      	uxth	r2, r2
 8000a0a:	4805      	ldr	r0, [pc, #20]	@ (8000a20 <uartWrite+0x24>)
 8000a0c:	2364      	movs	r3, #100	@ 0x64
 8000a0e:	f002 fb42 	bl	8003096 <HAL_UART_Transmit>
      if(hal_ret == HAL_OK)
 8000a12:	2800      	cmp	r0, #0
 8000a14:	d001      	beq.n	8000a1a <uartWrite+0x1e>
  uint32_t ret = 0;
 8000a16:	2000      	movs	r0, #0
 8000a18:	e7f5      	b.n	8000a06 <uartWrite+0xa>
        ret = length;
 8000a1a:	0020      	movs	r0, r4
  return ret;
 8000a1c:	e7f3      	b.n	8000a06 <uartWrite+0xa>
 8000a1e:	46c0      	nop			@ (mov r8, r8)
 8000a20:	20000390 	.word	0x20000390

08000a24 <uartAvailable>:

uint32_t uartAvailable(uint8_t ch)
{
  uint32_t ret = 0;

  switch(ch)
 8000a24:	2800      	cmp	r0, #0
 8000a26:	d116      	bne.n	8000a56 <uartAvailable+0x32>
  {
    case _DEF_CH1:
      q_in = (UART_Q_BUF_MAX - huart1.hdmarx->Instance->CNDTR) % UART_Q_BUF_MAX;
 8000a28:	4b0c      	ldr	r3, [pc, #48]	@ (8000a5c <uartAvailable+0x38>)
 8000a2a:	2280      	movs	r2, #128	@ 0x80
 8000a2c:	589b      	ldr	r3, [r3, r2]
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	685a      	ldr	r2, [r3, #4]
 8000a32:	b292      	uxth	r2, r2
 8000a34:	4252      	negs	r2, r2
 8000a36:	23ff      	movs	r3, #255	@ 0xff
 8000a38:	4013      	ands	r3, r2
 8000a3a:	4a09      	ldr	r2, [pc, #36]	@ (8000a60 <uartAvailable+0x3c>)
 8000a3c:	8013      	strh	r3, [r2, #0]
      ret = (UART_Q_BUF_MAX + q_in - q_out) % UART_Q_BUF_MAX;
 8000a3e:	3301      	adds	r3, #1
 8000a40:	33ff      	adds	r3, #255	@ 0xff
 8000a42:	4a08      	ldr	r2, [pc, #32]	@ (8000a64 <uartAvailable+0x40>)
 8000a44:	8812      	ldrh	r2, [r2, #0]
 8000a46:	1a9b      	subs	r3, r3, r2
 8000a48:	17da      	asrs	r2, r3, #31
 8000a4a:	0e12      	lsrs	r2, r2, #24
 8000a4c:	189b      	adds	r3, r3, r2
 8000a4e:	30ff      	adds	r0, #255	@ 0xff
 8000a50:	4018      	ands	r0, r3
 8000a52:	1a80      	subs	r0, r0, r2
      break;
  }

  return ret;
}
 8000a54:	4770      	bx	lr
  uint32_t ret = 0;
 8000a56:	2000      	movs	r0, #0
  return ret;
 8000a58:	e7fc      	b.n	8000a54 <uartAvailable+0x30>
 8000a5a:	46c0      	nop			@ (mov r8, r8)
 8000a5c:	20000390 	.word	0x20000390
 8000a60:	20000332 	.word	0x20000332
 8000a64:	20000330 	.word	0x20000330

08000a68 <uartRead>:

uint8_t  uartRead(uint8_t ch)
{
  uint8_t ret = 0;

  switch(ch)
 8000a68:	2800      	cmp	r0, #0
 8000a6a:	d10d      	bne.n	8000a88 <uartRead+0x20>
  {
    case _DEF_CH1:
      if( q_out != q_in)
 8000a6c:	4b07      	ldr	r3, [pc, #28]	@ (8000a8c <uartRead+0x24>)
 8000a6e:	881b      	ldrh	r3, [r3, #0]
 8000a70:	4a07      	ldr	r2, [pc, #28]	@ (8000a90 <uartRead+0x28>)
 8000a72:	8812      	ldrh	r2, [r2, #0]
 8000a74:	4293      	cmp	r3, r2
 8000a76:	d008      	beq.n	8000a8a <uartRead+0x22>
      {
        ret = q_buf[q_out];
 8000a78:	4a06      	ldr	r2, [pc, #24]	@ (8000a94 <uartRead+0x2c>)
 8000a7a:	5cd0      	ldrb	r0, [r2, r3]
        q_out = (q_out+1) % UART_Q_BUF_MAX;
 8000a7c:	3301      	adds	r3, #1
 8000a7e:	22ff      	movs	r2, #255	@ 0xff
 8000a80:	4013      	ands	r3, r2
 8000a82:	4a02      	ldr	r2, [pc, #8]	@ (8000a8c <uartRead+0x24>)
 8000a84:	8013      	strh	r3, [r2, #0]
 8000a86:	e000      	b.n	8000a8a <uartRead+0x22>
  uint8_t ret = 0;
 8000a88:	2000      	movs	r0, #0
      break;
  }


  return ret;
}
 8000a8a:	4770      	bx	lr
 8000a8c:	20000330 	.word	0x20000330
 8000a90:	20000332 	.word	0x20000332
 8000a94:	20000230 	.word	0x20000230

08000a98 <uartPrintf>:


uint32_t uartPrintf(uint8_t ch,const char *fmt, ...)
{
 8000a98:	b40e      	push	{r1, r2, r3}
 8000a9a:	b510      	push	{r4, lr}
 8000a9c:	b0c3      	sub	sp, #268	@ 0x10c
 8000a9e:	0004      	movs	r4, r0
 8000aa0:	ab45      	add	r3, sp, #276	@ 0x114
 8000aa2:	cb04      	ldmia	r3!, {r2}
  uint32_t ret = 0;
  va_list arg;
  char print_buf[256];

  va_start(arg,fmt);
 8000aa4:	9341      	str	r3, [sp, #260]	@ 0x104

  int len;
  len = vsnprintf(print_buf,256,fmt,arg);
 8000aa6:	2180      	movs	r1, #128	@ 0x80
 8000aa8:	0049      	lsls	r1, r1, #1
 8000aaa:	a801      	add	r0, sp, #4
 8000aac:	f002 fdf8 	bl	80036a0 <vsniprintf>
 8000ab0:	1e02      	subs	r2, r0, #0

  va_end(arg);

  if(len>0)
 8000ab2:	dc05      	bgt.n	8000ac0 <uartPrintf+0x28>
  uint32_t ret = 0;
 8000ab4:	2000      	movs	r0, #0
  {
    ret = uartWrite(ch,(uint8_t *)print_buf,len);
  }

  return ret;
}
 8000ab6:	b043      	add	sp, #268	@ 0x10c
 8000ab8:	bc10      	pop	{r4}
 8000aba:	bc08      	pop	{r3}
 8000abc:	b003      	add	sp, #12
 8000abe:	4718      	bx	r3
    ret = uartWrite(ch,(uint8_t *)print_buf,len);
 8000ac0:	a901      	add	r1, sp, #4
 8000ac2:	0020      	movs	r0, r4
 8000ac4:	f7ff ff9a 	bl	80009fc <uartWrite>
 8000ac8:	e7f5      	b.n	8000ab6 <uartPrintf+0x1e>

08000aca <uartVPrintf>:


uint32_t uartVPrintf(uint8_t ch,const char *fmt, va_list arg)
{
 8000aca:	b510      	push	{r4, lr}
 8000acc:	b0c0      	sub	sp, #256	@ 0x100
 8000ace:	0004      	movs	r4, r0
 8000ad0:	0013      	movs	r3, r2
  uint32_t ret = 0;
  char print_buf[256];

  int len;
  len = vsnprintf(print_buf,256,fmt,arg);
 8000ad2:	2080      	movs	r0, #128	@ 0x80
 8000ad4:	000a      	movs	r2, r1
 8000ad6:	0041      	lsls	r1, r0, #1
 8000ad8:	4668      	mov	r0, sp
 8000ada:	f002 fde1 	bl	80036a0 <vsniprintf>
 8000ade:	1e02      	subs	r2, r0, #0

  if(len>0)
 8000ae0:	dc02      	bgt.n	8000ae8 <uartVPrintf+0x1e>
  uint32_t ret = 0;
 8000ae2:	2000      	movs	r0, #0
  {
    ret = uartWrite(ch,(uint8_t *)print_buf,len);
  }

  return ret;
}
 8000ae4:	b040      	add	sp, #256	@ 0x100
 8000ae6:	bd10      	pop	{r4, pc}
    ret = uartWrite(ch,(uint8_t *)print_buf,len);
 8000ae8:	4669      	mov	r1, sp
 8000aea:	0020      	movs	r0, r4
 8000aec:	f7ff ff86 	bl	80009fc <uartWrite>
 8000af0:	e7f8      	b.n	8000ae4 <uartVPrintf+0x1a>

08000af2 <delay>:
#include "utils.h"



void delay(uint32_t time_ms)
{
 8000af2:	b510      	push	{r4, lr}
  HAL_Delay(time_ms);
 8000af4:	f000 fb8e 	bl	8001214 <HAL_Delay>
}
 8000af8:	bd10      	pop	{r4, pc}

08000afa <millis>:

uint32_t millis(void)
{
 8000afa:	b510      	push	{r4, lr}
  return HAL_GetTick();
 8000afc:	f000 fb84 	bl	8001208 <HAL_GetTick>
}
 8000b00:	bd10      	pop	{r4, pc}
	...

08000b04 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000b04:	b082      	sub	sp, #8

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b06:	4a05      	ldr	r2, [pc, #20]	@ (8000b1c <MX_DMA_Init+0x18>)
 8000b08:	6b91      	ldr	r1, [r2, #56]	@ 0x38
 8000b0a:	2301      	movs	r3, #1
 8000b0c:	4319      	orrs	r1, r3
 8000b0e:	6391      	str	r1, [r2, #56]	@ 0x38
 8000b10:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8000b12:	4013      	ands	r3, r2
 8000b14:	9301      	str	r3, [sp, #4]
 8000b16:	9b01      	ldr	r3, [sp, #4]

}
 8000b18:	b002      	add	sp, #8
 8000b1a:	4770      	bx	lr
 8000b1c:	40021000 	.word	0x40021000

08000b20 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b20:	b082      	sub	sp, #8
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b22:	4b09      	ldr	r3, [pc, #36]	@ (8000b48 <MX_GPIO_Init+0x28>)
 8000b24:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8000b26:	2201      	movs	r2, #1
 8000b28:	4311      	orrs	r1, r2
 8000b2a:	6359      	str	r1, [r3, #52]	@ 0x34
 8000b2c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8000b2e:	400a      	ands	r2, r1
 8000b30:	9200      	str	r2, [sp, #0]
 8000b32:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b34:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8000b36:	2202      	movs	r2, #2
 8000b38:	4311      	orrs	r1, r2
 8000b3a:	6359      	str	r1, [r3, #52]	@ 0x34
 8000b3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b3e:	401a      	ands	r2, r3
 8000b40:	9201      	str	r2, [sp, #4]
 8000b42:	9b01      	ldr	r3, [sp, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b44:	b002      	add	sp, #8
 8000b46:	4770      	bx	lr
 8000b48:	40021000 	.word	0x40021000

08000b4c <Error_Handler>:
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b4c:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b4e:	e7fe      	b.n	8000b4e <Error_Handler+0x2>

08000b50 <MX_TIM1_Init>:
{
 8000b50:	b500      	push	{lr}
 8000b52:	b09d      	sub	sp, #116	@ 0x74
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b54:	2210      	movs	r2, #16
 8000b56:	2100      	movs	r1, #0
 8000b58:	a818      	add	r0, sp, #96	@ 0x60
 8000b5a:	f002 fdad 	bl	80036b8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b5e:	220c      	movs	r2, #12
 8000b60:	2100      	movs	r1, #0
 8000b62:	a815      	add	r0, sp, #84	@ 0x54
 8000b64:	f002 fda8 	bl	80036b8 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000b68:	221c      	movs	r2, #28
 8000b6a:	2100      	movs	r1, #0
 8000b6c:	a80e      	add	r0, sp, #56	@ 0x38
 8000b6e:	f002 fda3 	bl	80036b8 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000b72:	2234      	movs	r2, #52	@ 0x34
 8000b74:	2100      	movs	r1, #0
 8000b76:	a801      	add	r0, sp, #4
 8000b78:	f002 fd9e 	bl	80036b8 <memset>
  htim1.Instance = TIM1;
 8000b7c:	4830      	ldr	r0, [pc, #192]	@ (8000c40 <MX_TIM1_Init+0xf0>)
 8000b7e:	4b31      	ldr	r3, [pc, #196]	@ (8000c44 <MX_TIM1_Init+0xf4>)
 8000b80:	6003      	str	r3, [r0, #0]
  htim1.Init.Prescaler = 47;
 8000b82:	232f      	movs	r3, #47	@ 0x2f
 8000b84:	6043      	str	r3, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b86:	2300      	movs	r3, #0
 8000b88:	6083      	str	r3, [r0, #8]
  htim1.Init.Period = 99;
 8000b8a:	2263      	movs	r2, #99	@ 0x63
 8000b8c:	60c2      	str	r2, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b8e:	6103      	str	r3, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 8000b90:	6143      	str	r3, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b92:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000b94:	f001 fcde 	bl	8002554 <HAL_TIM_Base_Init>
 8000b98:	2800      	cmp	r0, #0
 8000b9a:	d144      	bne.n	8000c26 <MX_TIM1_Init+0xd6>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b9c:	2380      	movs	r3, #128	@ 0x80
 8000b9e:	015b      	lsls	r3, r3, #5
 8000ba0:	9318      	str	r3, [sp, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000ba2:	4827      	ldr	r0, [pc, #156]	@ (8000c40 <MX_TIM1_Init+0xf0>)
 8000ba4:	a918      	add	r1, sp, #96	@ 0x60
 8000ba6:	f001 fe1f 	bl	80027e8 <HAL_TIM_ConfigClockSource>
 8000baa:	2800      	cmp	r0, #0
 8000bac:	d13d      	bne.n	8000c2a <MX_TIM1_Init+0xda>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000bae:	4824      	ldr	r0, [pc, #144]	@ (8000c40 <MX_TIM1_Init+0xf0>)
 8000bb0:	f001 fd00 	bl	80025b4 <HAL_TIM_PWM_Init>
 8000bb4:	2800      	cmp	r0, #0
 8000bb6:	d13a      	bne.n	8000c2e <MX_TIM1_Init+0xde>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	9315      	str	r3, [sp, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000bbc:	9316      	str	r3, [sp, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bbe:	9317      	str	r3, [sp, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000bc0:	481f      	ldr	r0, [pc, #124]	@ (8000c40 <MX_TIM1_Init+0xf0>)
 8000bc2:	a915      	add	r1, sp, #84	@ 0x54
 8000bc4:	f001 ff34 	bl	8002a30 <HAL_TIMEx_MasterConfigSynchronization>
 8000bc8:	2800      	cmp	r0, #0
 8000bca:	d132      	bne.n	8000c32 <MX_TIM1_Init+0xe2>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000bcc:	2360      	movs	r3, #96	@ 0x60
 8000bce:	930e      	str	r3, [sp, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	930f      	str	r3, [sp, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000bd4:	9310      	str	r3, [sp, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000bd6:	9311      	str	r3, [sp, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000bd8:	9312      	str	r3, [sp, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000bda:	9313      	str	r3, [sp, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000bdc:	9314      	str	r3, [sp, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000bde:	4818      	ldr	r0, [pc, #96]	@ (8000c40 <MX_TIM1_Init+0xf0>)
 8000be0:	2200      	movs	r2, #0
 8000be2:	a90e      	add	r1, sp, #56	@ 0x38
 8000be4:	f001 fd52 	bl	800268c <HAL_TIM_PWM_ConfigChannel>
 8000be8:	2800      	cmp	r0, #0
 8000bea:	d124      	bne.n	8000c36 <MX_TIM1_Init+0xe6>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000bec:	2300      	movs	r3, #0
 8000bee:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000bf0:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000bf2:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000bf4:	9304      	str	r3, [sp, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000bf6:	9305      	str	r3, [sp, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000bf8:	2280      	movs	r2, #128	@ 0x80
 8000bfa:	0192      	lsls	r2, r2, #6
 8000bfc:	9206      	str	r2, [sp, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000bfe:	9307      	str	r3, [sp, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000c00:	9308      	str	r3, [sp, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000c02:	9309      	str	r3, [sp, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000c04:	2280      	movs	r2, #128	@ 0x80
 8000c06:	0492      	lsls	r2, r2, #18
 8000c08:	920a      	str	r2, [sp, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000c0a:	930b      	str	r3, [sp, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000c0c:	930c      	str	r3, [sp, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000c0e:	930d      	str	r3, [sp, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000c10:	480b      	ldr	r0, [pc, #44]	@ (8000c40 <MX_TIM1_Init+0xf0>)
 8000c12:	a901      	add	r1, sp, #4
 8000c14:	f001 ff44 	bl	8002aa0 <HAL_TIMEx_ConfigBreakDeadTime>
 8000c18:	2800      	cmp	r0, #0
 8000c1a:	d10e      	bne.n	8000c3a <MX_TIM1_Init+0xea>
  HAL_TIM_MspPostInit(&htim1);
 8000c1c:	4808      	ldr	r0, [pc, #32]	@ (8000c40 <MX_TIM1_Init+0xf0>)
 8000c1e:	f000 f9c9 	bl	8000fb4 <HAL_TIM_MspPostInit>
}
 8000c22:	b01d      	add	sp, #116	@ 0x74
 8000c24:	bd00      	pop	{pc}
    Error_Handler();
 8000c26:	f7ff ff91 	bl	8000b4c <Error_Handler>
    Error_Handler();
 8000c2a:	f7ff ff8f 	bl	8000b4c <Error_Handler>
    Error_Handler();
 8000c2e:	f7ff ff8d 	bl	8000b4c <Error_Handler>
    Error_Handler();
 8000c32:	f7ff ff8b 	bl	8000b4c <Error_Handler>
    Error_Handler();
 8000c36:	f7ff ff89 	bl	8000b4c <Error_Handler>
    Error_Handler();
 8000c3a:	f7ff ff87 	bl	8000b4c <Error_Handler>
 8000c3e:	46c0      	nop			@ (mov r8, r8)
 8000c40:	20000470 	.word	0x20000470
 8000c44:	40012c00 	.word	0x40012c00

08000c48 <MX_ADC1_Init>:
{
 8000c48:	b500      	push	{lr}
 8000c4a:	b085      	sub	sp, #20
  ADC_ChannelConfTypeDef sConfig = {0};
 8000c4c:	220c      	movs	r2, #12
 8000c4e:	2100      	movs	r1, #0
 8000c50:	a801      	add	r0, sp, #4
 8000c52:	f002 fd31 	bl	80036b8 <memset>
  hadc1.Instance = ADC1;
 8000c56:	4828      	ldr	r0, [pc, #160]	@ (8000cf8 <MX_ADC1_Init+0xb0>)
 8000c58:	4b28      	ldr	r3, [pc, #160]	@ (8000cfc <MX_ADC1_Init+0xb4>)
 8000c5a:	6003      	str	r3, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000c5c:	2380      	movs	r3, #128	@ 0x80
 8000c5e:	05db      	lsls	r3, r3, #23
 8000c60:	6043      	str	r3, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000c62:	2300      	movs	r3, #0
 8000c64:	6083      	str	r3, [r0, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c66:	60c3      	str	r3, [r0, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000c68:	2280      	movs	r2, #128	@ 0x80
 8000c6a:	0392      	lsls	r2, r2, #14
 8000c6c:	6102      	str	r2, [r0, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000c6e:	2204      	movs	r2, #4
 8000c70:	6142      	str	r2, [r0, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000c72:	7603      	strb	r3, [r0, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8000c74:	7643      	strb	r3, [r0, #25]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000c76:	3a03      	subs	r2, #3
 8000c78:	7682      	strb	r2, [r0, #26]
  hadc1.Init.NbrOfConversion = 3;
 8000c7a:	2103      	movs	r1, #3
 8000c7c:	61c1      	str	r1, [r0, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000c7e:	6243      	str	r3, [r0, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000c80:	6283      	str	r3, [r0, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000c82:	3129      	adds	r1, #41	@ 0x29
 8000c84:	5442      	strb	r2, [r0, r1]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000c86:	6303      	str	r3, [r0, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 8000c88:	3925      	subs	r1, #37	@ 0x25
 8000c8a:	6341      	str	r1, [r0, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8000c8c:	6383      	str	r3, [r0, #56]	@ 0x38
  hadc1.Init.OversamplingMode = ENABLE;
 8000c8e:	3135      	adds	r1, #53	@ 0x35
 8000c90:	5442      	strb	r2, [r0, r1]
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_8;
 8000c92:	3207      	adds	r2, #7
 8000c94:	6402      	str	r2, [r0, #64]	@ 0x40
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_3;
 8000c96:	3258      	adds	r2, #88	@ 0x58
 8000c98:	6442      	str	r2, [r0, #68]	@ 0x44
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8000c9a:	6483      	str	r3, [r0, #72]	@ 0x48
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000c9c:	64c3      	str	r3, [r0, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000c9e:	f000 facb 	bl	8001238 <HAL_ADC_Init>
 8000ca2:	2800      	cmp	r0, #0
 8000ca4:	d120      	bne.n	8000ce8 <MX_ADC1_Init+0xa0>
  sConfig.Channel = ADC_CHANNEL_4;
 8000ca6:	4b16      	ldr	r3, [pc, #88]	@ (8000d00 <MX_ADC1_Init+0xb8>)
 8000ca8:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000caa:	2300      	movs	r3, #0
 8000cac:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8000cae:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000cb0:	4811      	ldr	r0, [pc, #68]	@ (8000cf8 <MX_ADC1_Init+0xb0>)
 8000cb2:	a901      	add	r1, sp, #4
 8000cb4:	f000 fc36 	bl	8001524 <HAL_ADC_ConfigChannel>
 8000cb8:	2800      	cmp	r0, #0
 8000cba:	d117      	bne.n	8000cec <MX_ADC1_Init+0xa4>
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000cbc:	4b11      	ldr	r3, [pc, #68]	@ (8000d04 <MX_ADC1_Init+0xbc>)
 8000cbe:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000cc0:	2304      	movs	r3, #4
 8000cc2:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000cc4:	480c      	ldr	r0, [pc, #48]	@ (8000cf8 <MX_ADC1_Init+0xb0>)
 8000cc6:	a901      	add	r1, sp, #4
 8000cc8:	f000 fc2c 	bl	8001524 <HAL_ADC_ConfigChannel>
 8000ccc:	2800      	cmp	r0, #0
 8000cce:	d10f      	bne.n	8000cf0 <MX_ADC1_Init+0xa8>
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8000cd0:	4b0d      	ldr	r3, [pc, #52]	@ (8000d08 <MX_ADC1_Init+0xc0>)
 8000cd2:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000cd4:	2308      	movs	r3, #8
 8000cd6:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000cd8:	4807      	ldr	r0, [pc, #28]	@ (8000cf8 <MX_ADC1_Init+0xb0>)
 8000cda:	a901      	add	r1, sp, #4
 8000cdc:	f000 fc22 	bl	8001524 <HAL_ADC_ConfigChannel>
 8000ce0:	2800      	cmp	r0, #0
 8000ce2:	d107      	bne.n	8000cf4 <MX_ADC1_Init+0xac>
}
 8000ce4:	b005      	add	sp, #20
 8000ce6:	bd00      	pop	{pc}
    Error_Handler();
 8000ce8:	f7ff ff30 	bl	8000b4c <Error_Handler>
    Error_Handler();
 8000cec:	f7ff ff2e 	bl	8000b4c <Error_Handler>
    Error_Handler();
 8000cf0:	f7ff ff2c 	bl	8000b4c <Error_Handler>
    Error_Handler();
 8000cf4:	f7ff ff2a 	bl	8000b4c <Error_Handler>
 8000cf8:	20000518 	.word	0x20000518
 8000cfc:	40012400 	.word	0x40012400
 8000d00:	10000010 	.word	0x10000010
 8000d04:	a4000200 	.word	0xa4000200
 8000d08:	a8000400 	.word	0xa8000400

08000d0c <MX_USART1_UART_Init>:
{
 8000d0c:	b510      	push	{r4, lr}
  huart1.Instance = USART1;
 8000d0e:	4817      	ldr	r0, [pc, #92]	@ (8000d6c <MX_USART1_UART_Init+0x60>)
 8000d10:	4b17      	ldr	r3, [pc, #92]	@ (8000d70 <MX_USART1_UART_Init+0x64>)
 8000d12:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 8000d14:	23e1      	movs	r3, #225	@ 0xe1
 8000d16:	025b      	lsls	r3, r3, #9
 8000d18:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000d1e:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000d20:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000d22:	220c      	movs	r2, #12
 8000d24:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d26:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d28:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d2a:	6203      	str	r3, [r0, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000d2c:	6243      	str	r3, [r0, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d2e:	6283      	str	r3, [r0, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000d30:	f002 fa9a 	bl	8003268 <HAL_UART_Init>
 8000d34:	2800      	cmp	r0, #0
 8000d36:	d111      	bne.n	8000d5c <MX_USART1_UART_Init+0x50>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d38:	480c      	ldr	r0, [pc, #48]	@ (8000d6c <MX_USART1_UART_Init+0x60>)
 8000d3a:	2100      	movs	r1, #0
 8000d3c:	f002 fba0 	bl	8003480 <HAL_UARTEx_SetTxFifoThreshold>
 8000d40:	2800      	cmp	r0, #0
 8000d42:	d10d      	bne.n	8000d60 <MX_USART1_UART_Init+0x54>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d44:	4809      	ldr	r0, [pc, #36]	@ (8000d6c <MX_USART1_UART_Init+0x60>)
 8000d46:	2100      	movs	r1, #0
 8000d48:	f002 fbc0 	bl	80034cc <HAL_UARTEx_SetRxFifoThreshold>
 8000d4c:	2800      	cmp	r0, #0
 8000d4e:	d109      	bne.n	8000d64 <MX_USART1_UART_Init+0x58>
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000d50:	4806      	ldr	r0, [pc, #24]	@ (8000d6c <MX_USART1_UART_Init+0x60>)
 8000d52:	f002 fb75 	bl	8003440 <HAL_UARTEx_DisableFifoMode>
 8000d56:	2800      	cmp	r0, #0
 8000d58:	d106      	bne.n	8000d68 <MX_USART1_UART_Init+0x5c>
}
 8000d5a:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000d5c:	f7ff fef6 	bl	8000b4c <Error_Handler>
    Error_Handler();
 8000d60:	f7ff fef4 	bl	8000b4c <Error_Handler>
    Error_Handler();
 8000d64:	f7ff fef2 	bl	8000b4c <Error_Handler>
    Error_Handler();
 8000d68:	f7ff fef0 	bl	8000b4c <Error_Handler>
 8000d6c:	20000390 	.word	0x20000390
 8000d70:	40013800 	.word	0x40013800

08000d74 <MX_TIM14_Init>:
{
 8000d74:	b510      	push	{r4, lr}
  htim14.Instance = TIM14;
 8000d76:	4809      	ldr	r0, [pc, #36]	@ (8000d9c <MX_TIM14_Init+0x28>)
 8000d78:	4b09      	ldr	r3, [pc, #36]	@ (8000da0 <MX_TIM14_Init+0x2c>)
 8000d7a:	6003      	str	r3, [r0, #0]
  htim14.Init.Prescaler = 47;
 8000d7c:	232f      	movs	r3, #47	@ 0x2f
 8000d7e:	6043      	str	r3, [r0, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d80:	2300      	movs	r3, #0
 8000d82:	6083      	str	r3, [r0, #8]
  htim14.Init.Period = 999;
 8000d84:	4a07      	ldr	r2, [pc, #28]	@ (8000da4 <MX_TIM14_Init+0x30>)
 8000d86:	60c2      	str	r2, [r0, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d88:	6103      	str	r3, [r0, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d8a:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000d8c:	f001 fbe2 	bl	8002554 <HAL_TIM_Base_Init>
 8000d90:	2800      	cmp	r0, #0
 8000d92:	d100      	bne.n	8000d96 <MX_TIM14_Init+0x22>
}
 8000d94:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000d96:	f7ff fed9 	bl	8000b4c <Error_Handler>
 8000d9a:	46c0      	nop			@ (mov r8, r8)
 8000d9c:	20000424 	.word	0x20000424
 8000da0:	40002000 	.word	0x40002000
 8000da4:	000003e7 	.word	0x000003e7

08000da8 <SystemClock_Config>:
{
 8000da8:	b510      	push	{r4, lr}
  * @rmtoll FLASH_ACR    FLASH_ACR_PRFTEN        LL_FLASH_EnablePrefetch
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_EnablePrefetch(void)
{
  SET_BIT(FLASH->ACR, FLASH_ACR_PRFTEN);
 8000daa:	4923      	ldr	r1, [pc, #140]	@ (8000e38 <SystemClock_Config+0x90>)
 8000dac:	680b      	ldr	r3, [r1, #0]
 8000dae:	2280      	movs	r2, #128	@ 0x80
 8000db0:	0052      	lsls	r2, r2, #1
 8000db2:	4313      	orrs	r3, r2
 8000db4:	600b      	str	r3, [r1, #0]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000db6:	680b      	ldr	r3, [r1, #0]
 8000db8:	2007      	movs	r0, #7
 8000dba:	4383      	bics	r3, r0
 8000dbc:	3806      	subs	r0, #6
 8000dbe:	4303      	orrs	r3, r0
 8000dc0:	600b      	str	r3, [r1, #0]
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8000dc2:	4b1e      	ldr	r3, [pc, #120]	@ (8000e3c <SystemClock_Config+0x94>)
 8000dc4:	6819      	ldr	r1, [r3, #0]
 8000dc6:	430a      	orrs	r2, r1
 8000dc8:	601a      	str	r2, [r3, #0]
}
 8000dca:	e001      	b.n	8000dd0 <SystemClock_Config+0x28>
  while(LL_RCC_HSI_IsReady() != 1)
 8000dcc:	2901      	cmp	r1, #1
 8000dce:	d009      	beq.n	8000de4 <SystemClock_Config+0x3c>
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8000dd0:	4b1a      	ldr	r3, [pc, #104]	@ (8000e3c <SystemClock_Config+0x94>)
 8000dd2:	681a      	ldr	r2, [r3, #0]
 8000dd4:	2380      	movs	r3, #128	@ 0x80
 8000dd6:	00db      	lsls	r3, r3, #3
 8000dd8:	0011      	movs	r1, r2
 8000dda:	4019      	ands	r1, r3
 8000ddc:	421a      	tst	r2, r3
 8000dde:	d0f5      	beq.n	8000dcc <SystemClock_Config+0x24>
 8000de0:	2101      	movs	r1, #1
 8000de2:	e7f3      	b.n	8000dcc <SystemClock_Config+0x24>
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8000de4:	4b15      	ldr	r3, [pc, #84]	@ (8000e3c <SystemClock_Config+0x94>)
 8000de6:	6859      	ldr	r1, [r3, #4]
 8000de8:	4a15      	ldr	r2, [pc, #84]	@ (8000e40 <SystemClock_Config+0x98>)
 8000dea:	4011      	ands	r1, r2
 8000dec:	2280      	movs	r2, #128	@ 0x80
 8000dee:	01d2      	lsls	r2, r2, #7
 8000df0:	430a      	orrs	r2, r1
 8000df2:	605a      	str	r2, [r3, #4]
  *         @arg @ref LL_RCC_HSI_DIV_128
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetHSIDiv(uint32_t HSIDiv)
{
  MODIFY_REG(RCC->CR, RCC_CR_HSIDIV, HSIDiv);
 8000df4:	681a      	ldr	r2, [r3, #0]
 8000df6:	4913      	ldr	r1, [pc, #76]	@ (8000e44 <SystemClock_Config+0x9c>)
 8000df8:	400a      	ands	r2, r1
 8000dfa:	601a      	str	r2, [r3, #0]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000dfc:	689a      	ldr	r2, [r3, #8]
 8000dfe:	4912      	ldr	r1, [pc, #72]	@ (8000e48 <SystemClock_Config+0xa0>)
 8000e00:	400a      	ands	r2, r1
 8000e02:	609a      	str	r2, [r3, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000e04:	689a      	ldr	r2, [r3, #8]
 8000e06:	2107      	movs	r1, #7
 8000e08:	438a      	bics	r2, r1
 8000e0a:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000e0c:	4b0b      	ldr	r3, [pc, #44]	@ (8000e3c <SystemClock_Config+0x94>)
 8000e0e:	689b      	ldr	r3, [r3, #8]
 8000e10:	2238      	movs	r2, #56	@ 0x38
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI)
 8000e12:	421a      	tst	r2, r3
 8000e14:	d1fa      	bne.n	8000e0c <SystemClock_Config+0x64>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, Prescaler);
 8000e16:	4a09      	ldr	r2, [pc, #36]	@ (8000e3c <SystemClock_Config+0x94>)
 8000e18:	6893      	ldr	r3, [r2, #8]
 8000e1a:	490c      	ldr	r1, [pc, #48]	@ (8000e4c <SystemClock_Config+0xa4>)
 8000e1c:	400b      	ands	r3, r1
 8000e1e:	6093      	str	r3, [r2, #8]
  LL_SetSystemCoreClock(48000000);
 8000e20:	480b      	ldr	r0, [pc, #44]	@ (8000e50 <SystemClock_Config+0xa8>)
 8000e22:	f002 fb7b 	bl	800351c <LL_SetSystemCoreClock>
  if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 8000e26:	2000      	movs	r0, #0
 8000e28:	f000 f9a2 	bl	8001170 <HAL_InitTick>
 8000e2c:	2800      	cmp	r0, #0
 8000e2e:	d100      	bne.n	8000e32 <SystemClock_Config+0x8a>
}
 8000e30:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000e32:	f7ff fe8b 	bl	8000b4c <Error_Handler>
 8000e36:	46c0      	nop			@ (mov r8, r8)
 8000e38:	40022000 	.word	0x40022000
 8000e3c:	40021000 	.word	0x40021000
 8000e40:	ffff80ff 	.word	0xffff80ff
 8000e44:	ffffc7ff 	.word	0xffffc7ff
 8000e48:	fffff0ff 	.word	0xfffff0ff
 8000e4c:	ffff8fff 	.word	0xffff8fff
 8000e50:	02dc6c00 	.word	0x02dc6c00

08000e54 <main>:
{
 8000e54:	b510      	push	{r4, lr}
  HAL_Init();
 8000e56:	f000 f9b7 	bl	80011c8 <HAL_Init>
  SystemClock_Config();
 8000e5a:	f7ff ffa5 	bl	8000da8 <SystemClock_Config>
  MX_GPIO_Init();
 8000e5e:	f7ff fe5f 	bl	8000b20 <MX_GPIO_Init>
  MX_DMA_Init();
 8000e62:	f7ff fe4f 	bl	8000b04 <MX_DMA_Init>
  MX_TIM1_Init();
 8000e66:	f7ff fe73 	bl	8000b50 <MX_TIM1_Init>
  MX_ADC1_Init();
 8000e6a:	f7ff feed 	bl	8000c48 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8000e6e:	f7ff ff4d 	bl	8000d0c <MX_USART1_UART_Init>
  MX_TIM14_Init();
 8000e72:	f7ff ff7f 	bl	8000d74 <MX_TIM14_Init>
  apInit();
 8000e76:	f7ff fb49 	bl	800050c <apInit>
  apMain();
 8000e7a:	f7ff fb79 	bl	8000570 <apMain>
  while (1)
 8000e7e:	e7fe      	b.n	8000e7e <main+0x2a>

08000e80 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e80:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e82:	4b0a      	ldr	r3, [pc, #40]	@ (8000eac <HAL_MspInit+0x2c>)
 8000e84:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8000e86:	2201      	movs	r2, #1
 8000e88:	4311      	orrs	r1, r2
 8000e8a:	6419      	str	r1, [r3, #64]	@ 0x40
 8000e8c:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8000e8e:	400a      	ands	r2, r1
 8000e90:	9200      	str	r2, [sp, #0]
 8000e92:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e94:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000e96:	2180      	movs	r1, #128	@ 0x80
 8000e98:	0549      	lsls	r1, r1, #21
 8000e9a:	430a      	orrs	r2, r1
 8000e9c:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000e9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000ea0:	400b      	ands	r3, r1
 8000ea2:	9301      	str	r3, [sp, #4]
 8000ea4:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ea6:	b002      	add	sp, #8
 8000ea8:	4770      	bx	lr
 8000eaa:	46c0      	nop			@ (mov r8, r8)
 8000eac:	40021000 	.word	0x40021000

08000eb0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000eb0:	b510      	push	{r4, lr}
 8000eb2:	b088      	sub	sp, #32
 8000eb4:	0004      	movs	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eb6:	2214      	movs	r2, #20
 8000eb8:	2100      	movs	r1, #0
 8000eba:	a803      	add	r0, sp, #12
 8000ebc:	f002 fbfc 	bl	80036b8 <memset>
  if(hadc->Instance==ADC1)
 8000ec0:	6822      	ldr	r2, [r4, #0]
 8000ec2:	4b20      	ldr	r3, [pc, #128]	@ (8000f44 <HAL_ADC_MspInit+0x94>)
 8000ec4:	429a      	cmp	r2, r3
 8000ec6:	d001      	beq.n	8000ecc <HAL_ADC_MspInit+0x1c>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000ec8:	b008      	add	sp, #32
 8000eca:	bd10      	pop	{r4, pc}
  *         @arg @ref LL_RCC_ADC_CLKSOURCE_HSIKER
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)
{
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8000ecc:	4b1e      	ldr	r3, [pc, #120]	@ (8000f48 <HAL_ADC_MspInit+0x98>)
 8000ece:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8000ed0:	0092      	lsls	r2, r2, #2
 8000ed2:	0892      	lsrs	r2, r2, #2
 8000ed4:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_ADC_CLK_ENABLE();
 8000ed6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000ed8:	2180      	movs	r1, #128	@ 0x80
 8000eda:	0349      	lsls	r1, r1, #13
 8000edc:	430a      	orrs	r2, r1
 8000ede:	641a      	str	r2, [r3, #64]	@ 0x40
 8000ee0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000ee2:	400a      	ands	r2, r1
 8000ee4:	9201      	str	r2, [sp, #4]
 8000ee6:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ee8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8000eea:	2201      	movs	r2, #1
 8000eec:	4311      	orrs	r1, r2
 8000eee:	6359      	str	r1, [r3, #52]	@ 0x34
 8000ef0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ef2:	401a      	ands	r2, r3
 8000ef4:	9202      	str	r2, [sp, #8]
 8000ef6:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000ef8:	2310      	movs	r3, #16
 8000efa:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000efc:	3b0d      	subs	r3, #13
 8000efe:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f00:	20a0      	movs	r0, #160	@ 0xa0
 8000f02:	a903      	add	r1, sp, #12
 8000f04:	05c0      	lsls	r0, r0, #23
 8000f06:	f000 ff6f 	bl	8001de8 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel1;
 8000f0a:	4810      	ldr	r0, [pc, #64]	@ (8000f4c <HAL_ADC_MspInit+0x9c>)
 8000f0c:	4b10      	ldr	r3, [pc, #64]	@ (8000f50 <HAL_ADC_MspInit+0xa0>)
 8000f0e:	6003      	str	r3, [r0, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000f10:	2305      	movs	r3, #5
 8000f12:	6043      	str	r3, [r0, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f14:	2300      	movs	r3, #0
 8000f16:	6083      	str	r3, [r0, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f18:	60c3      	str	r3, [r0, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000f1a:	2280      	movs	r2, #128	@ 0x80
 8000f1c:	6102      	str	r2, [r0, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000f1e:	3280      	adds	r2, #128	@ 0x80
 8000f20:	6142      	str	r2, [r0, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000f22:	2280      	movs	r2, #128	@ 0x80
 8000f24:	00d2      	lsls	r2, r2, #3
 8000f26:	6182      	str	r2, [r0, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000f28:	2220      	movs	r2, #32
 8000f2a:	61c2      	str	r2, [r0, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000f2c:	6203      	str	r3, [r0, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000f2e:	f000 feb3 	bl	8001c98 <HAL_DMA_Init>
 8000f32:	2800      	cmp	r0, #0
 8000f34:	d103      	bne.n	8000f3e <HAL_ADC_MspInit+0x8e>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000f36:	4b05      	ldr	r3, [pc, #20]	@ (8000f4c <HAL_ADC_MspInit+0x9c>)
 8000f38:	6523      	str	r3, [r4, #80]	@ 0x50
 8000f3a:	629c      	str	r4, [r3, #40]	@ 0x28
}
 8000f3c:	e7c4      	b.n	8000ec8 <HAL_ADC_MspInit+0x18>
      Error_Handler();
 8000f3e:	f7ff fe05 	bl	8000b4c <Error_Handler>
 8000f42:	e7f8      	b.n	8000f36 <HAL_ADC_MspInit+0x86>
 8000f44:	40012400 	.word	0x40012400
 8000f48:	40021000 	.word	0x40021000
 8000f4c:	200004bc 	.word	0x200004bc
 8000f50:	40020008 	.word	0x40020008

08000f54 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f54:	b500      	push	{lr}
 8000f56:	b083      	sub	sp, #12
  if(htim_base->Instance==TIM1)
 8000f58:	6803      	ldr	r3, [r0, #0]
 8000f5a:	4a13      	ldr	r2, [pc, #76]	@ (8000fa8 <HAL_TIM_Base_MspInit+0x54>)
 8000f5c:	4293      	cmp	r3, r2
 8000f5e:	d004      	beq.n	8000f6a <HAL_TIM_Base_MspInit+0x16>
    __HAL_RCC_TIM1_CLK_ENABLE();
    /* USER CODE BEGIN TIM1_MspInit 1 */

    /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM14)
 8000f60:	4a12      	ldr	r2, [pc, #72]	@ (8000fac <HAL_TIM_Base_MspInit+0x58>)
 8000f62:	4293      	cmp	r3, r2
 8000f64:	d00c      	beq.n	8000f80 <HAL_TIM_Base_MspInit+0x2c>
    /* USER CODE BEGIN TIM14_MspInit 1 */

    /* USER CODE END TIM14_MspInit 1 */
  }

}
 8000f66:	b003      	add	sp, #12
 8000f68:	bd00      	pop	{pc}
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000f6a:	4b11      	ldr	r3, [pc, #68]	@ (8000fb0 <HAL_TIM_Base_MspInit+0x5c>)
 8000f6c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000f6e:	2180      	movs	r1, #128	@ 0x80
 8000f70:	0109      	lsls	r1, r1, #4
 8000f72:	430a      	orrs	r2, r1
 8000f74:	641a      	str	r2, [r3, #64]	@ 0x40
 8000f76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f78:	400b      	ands	r3, r1
 8000f7a:	9300      	str	r3, [sp, #0]
 8000f7c:	9b00      	ldr	r3, [sp, #0]
 8000f7e:	e7f2      	b.n	8000f66 <HAL_TIM_Base_MspInit+0x12>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8000f80:	4b0b      	ldr	r3, [pc, #44]	@ (8000fb0 <HAL_TIM_Base_MspInit+0x5c>)
 8000f82:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000f84:	2180      	movs	r1, #128	@ 0x80
 8000f86:	0209      	lsls	r1, r1, #8
 8000f88:	430a      	orrs	r2, r1
 8000f8a:	641a      	str	r2, [r3, #64]	@ 0x40
 8000f8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f8e:	400b      	ands	r3, r1
 8000f90:	9301      	str	r3, [sp, #4]
 8000f92:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM14_IRQn, 3, 0);
 8000f94:	2200      	movs	r2, #0
 8000f96:	2103      	movs	r1, #3
 8000f98:	2013      	movs	r0, #19
 8000f9a:	f000 fe15 	bl	8001bc8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8000f9e:	2013      	movs	r0, #19
 8000fa0:	f000 fe16 	bl	8001bd0 <HAL_NVIC_EnableIRQ>
}
 8000fa4:	e7df      	b.n	8000f66 <HAL_TIM_Base_MspInit+0x12>
 8000fa6:	46c0      	nop			@ (mov r8, r8)
 8000fa8:	40012c00 	.word	0x40012c00
 8000fac:	40002000 	.word	0x40002000
 8000fb0:	40021000 	.word	0x40021000

08000fb4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000fb4:	b510      	push	{r4, lr}
 8000fb6:	b086      	sub	sp, #24
 8000fb8:	0004      	movs	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fba:	2214      	movs	r2, #20
 8000fbc:	2100      	movs	r1, #0
 8000fbe:	a801      	add	r0, sp, #4
 8000fc0:	f002 fb7a 	bl	80036b8 <memset>
  if(htim->Instance==TIM1)
 8000fc4:	6822      	ldr	r2, [r4, #0]
 8000fc6:	4b0d      	ldr	r3, [pc, #52]	@ (8000ffc <HAL_TIM_MspPostInit+0x48>)
 8000fc8:	429a      	cmp	r2, r3
 8000fca:	d001      	beq.n	8000fd0 <HAL_TIM_MspPostInit+0x1c>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000fcc:	b006      	add	sp, #24
 8000fce:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fd0:	4a0b      	ldr	r2, [pc, #44]	@ (8001000 <HAL_TIM_MspPostInit+0x4c>)
 8000fd2:	6b51      	ldr	r1, [r2, #52]	@ 0x34
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	4319      	orrs	r1, r3
 8000fd8:	6351      	str	r1, [r2, #52]	@ 0x34
 8000fda:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8000fdc:	4013      	ands	r3, r2
 8000fde:	9300      	str	r3, [sp, #0]
 8000fe0:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000fe2:	2320      	movs	r3, #32
 8000fe4:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fe6:	3b1e      	subs	r3, #30
 8000fe8:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM1;
 8000fea:	3303      	adds	r3, #3
 8000fec:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fee:	20a0      	movs	r0, #160	@ 0xa0
 8000ff0:	a901      	add	r1, sp, #4
 8000ff2:	05c0      	lsls	r0, r0, #23
 8000ff4:	f000 fef8 	bl	8001de8 <HAL_GPIO_Init>
}
 8000ff8:	e7e8      	b.n	8000fcc <HAL_TIM_MspPostInit+0x18>
 8000ffa:	46c0      	nop			@ (mov r8, r8)
 8000ffc:	40012c00 	.word	0x40012c00
 8001000:	40021000 	.word	0x40021000

08001004 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001004:	b510      	push	{r4, lr}
 8001006:	b088      	sub	sp, #32
 8001008:	0004      	movs	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800100a:	2214      	movs	r2, #20
 800100c:	2100      	movs	r1, #0
 800100e:	a803      	add	r0, sp, #12
 8001010:	f002 fb52 	bl	80036b8 <memset>
  if(huart->Instance==USART1)
 8001014:	6822      	ldr	r2, [r4, #0]
 8001016:	4b1e      	ldr	r3, [pc, #120]	@ (8001090 <HAL_UART_MspInit+0x8c>)
 8001018:	429a      	cmp	r2, r3
 800101a:	d001      	beq.n	8001020 <HAL_UART_MspInit+0x1c>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 800101c:	b008      	add	sp, #32
 800101e:	bd10      	pop	{r4, pc}
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16U), (USARTxSource & 0x0000FFFFU));
 8001020:	4b1c      	ldr	r3, [pc, #112]	@ (8001094 <HAL_UART_MspInit+0x90>)
 8001022:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8001024:	2103      	movs	r1, #3
 8001026:	438a      	bics	r2, r1
 8001028:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_USART1_CLK_ENABLE();
 800102a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800102c:	2180      	movs	r1, #128	@ 0x80
 800102e:	01c9      	lsls	r1, r1, #7
 8001030:	430a      	orrs	r2, r1
 8001032:	641a      	str	r2, [r3, #64]	@ 0x40
 8001034:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001036:	400a      	ands	r2, r1
 8001038:	9201      	str	r2, [sp, #4]
 800103a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800103c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800103e:	2202      	movs	r2, #2
 8001040:	4311      	orrs	r1, r2
 8001042:	6359      	str	r1, [r3, #52]	@ 0x34
 8001044:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001046:	4013      	ands	r3, r2
 8001048:	9302      	str	r3, [sp, #8]
 800104a:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800104c:	23c0      	movs	r3, #192	@ 0xc0
 800104e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001050:	9204      	str	r2, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001052:	a903      	add	r1, sp, #12
 8001054:	4810      	ldr	r0, [pc, #64]	@ (8001098 <HAL_UART_MspInit+0x94>)
 8001056:	f000 fec7 	bl	8001de8 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Channel2;
 800105a:	4810      	ldr	r0, [pc, #64]	@ (800109c <HAL_UART_MspInit+0x98>)
 800105c:	4b10      	ldr	r3, [pc, #64]	@ (80010a0 <HAL_UART_MspInit+0x9c>)
 800105e:	6003      	str	r3, [r0, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8001060:	2332      	movs	r3, #50	@ 0x32
 8001062:	6043      	str	r3, [r0, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001064:	2300      	movs	r3, #0
 8001066:	6083      	str	r3, [r0, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001068:	60c3      	str	r3, [r0, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800106a:	2280      	movs	r2, #128	@ 0x80
 800106c:	6102      	str	r2, [r0, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800106e:	6143      	str	r3, [r0, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001070:	6183      	str	r3, [r0, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8001072:	3a60      	subs	r2, #96	@ 0x60
 8001074:	61c2      	str	r2, [r0, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001076:	6203      	str	r3, [r0, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001078:	f000 fe0e 	bl	8001c98 <HAL_DMA_Init>
 800107c:	2800      	cmp	r0, #0
 800107e:	d104      	bne.n	800108a <HAL_UART_MspInit+0x86>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001080:	4b06      	ldr	r3, [pc, #24]	@ (800109c <HAL_UART_MspInit+0x98>)
 8001082:	2280      	movs	r2, #128	@ 0x80
 8001084:	50a3      	str	r3, [r4, r2]
 8001086:	629c      	str	r4, [r3, #40]	@ 0x28
}
 8001088:	e7c8      	b.n	800101c <HAL_UART_MspInit+0x18>
      Error_Handler();
 800108a:	f7ff fd5f 	bl	8000b4c <Error_Handler>
 800108e:	e7f7      	b.n	8001080 <HAL_UART_MspInit+0x7c>
 8001090:	40013800 	.word	0x40013800
 8001094:	40021000 	.word	0x40021000
 8001098:	50000400 	.word	0x50000400
 800109c:	20000334 	.word	0x20000334
 80010a0:	4002001c 	.word	0x4002001c

080010a4 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010a4:	e7fe      	b.n	80010a4 <NMI_Handler>

080010a6 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010a6:	e7fe      	b.n	80010a6 <HardFault_Handler>

080010a8 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80010a8:	4770      	bx	lr

080010aa <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010aa:	4770      	bx	lr

080010ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010ac:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010ae:	f000 f89f 	bl	80011f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010b2:	bd10      	pop	{r4, pc}

080010b4 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 80010b4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 80010b6:	4802      	ldr	r0, [pc, #8]	@ (80010c0 <TIM14_IRQHandler+0xc>)
 80010b8:	f001 f956 	bl	8002368 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 80010bc:	bd10      	pop	{r4, pc}
 80010be:	46c0      	nop			@ (mov r8, r8)
 80010c0:	20000424 	.word	0x20000424

080010c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010c4:	b510      	push	{r4, lr}
 80010c6:	0003      	movs	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010c8:	4a0c      	ldr	r2, [pc, #48]	@ (80010fc <_sbrk+0x38>)
 80010ca:	490d      	ldr	r1, [pc, #52]	@ (8001100 <_sbrk+0x3c>)
 80010cc:	1a52      	subs	r2, r2, r1
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010ce:	490d      	ldr	r1, [pc, #52]	@ (8001104 <_sbrk+0x40>)
 80010d0:	6809      	ldr	r1, [r1, #0]
 80010d2:	2900      	cmp	r1, #0
 80010d4:	d007      	beq.n	80010e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010d6:	490b      	ldr	r1, [pc, #44]	@ (8001104 <_sbrk+0x40>)
 80010d8:	6808      	ldr	r0, [r1, #0]
 80010da:	18c3      	adds	r3, r0, r3
 80010dc:	4293      	cmp	r3, r2
 80010de:	d806      	bhi.n	80010ee <_sbrk+0x2a>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 80010e0:	4a08      	ldr	r2, [pc, #32]	@ (8001104 <_sbrk+0x40>)
 80010e2:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 80010e4:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 80010e6:	4907      	ldr	r1, [pc, #28]	@ (8001104 <_sbrk+0x40>)
 80010e8:	4807      	ldr	r0, [pc, #28]	@ (8001108 <_sbrk+0x44>)
 80010ea:	6008      	str	r0, [r1, #0]
 80010ec:	e7f3      	b.n	80010d6 <_sbrk+0x12>
    errno = ENOMEM;
 80010ee:	f002 fb31 	bl	8003754 <__errno>
 80010f2:	230c      	movs	r3, #12
 80010f4:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80010f6:	2001      	movs	r0, #1
 80010f8:	4240      	negs	r0, r0
 80010fa:	e7f3      	b.n	80010e4 <_sbrk+0x20>
 80010fc:	20003000 	.word	0x20003000
 8001100:	00000400 	.word	0x00000400
 8001104:	2000057c 	.word	0x2000057c
 8001108:	200006d0 	.word	0x200006d0

0800110c <SystemInit>:
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800110c:	4b02      	ldr	r3, [pc, #8]	@ (8001118 <SystemInit+0xc>)
 800110e:	2280      	movs	r2, #128	@ 0x80
 8001110:	0512      	lsls	r2, r2, #20
 8001112:	609a      	str	r2, [r3, #8]
#endif
}
 8001114:	4770      	bx	lr
 8001116:	46c0      	nop			@ (mov r8, r8)
 8001118:	e000ed00 	.word	0xe000ed00

0800111c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800111c:	480d      	ldr	r0, [pc, #52]	@ (8001154 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800111e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001120:	f7ff fff4 	bl	800110c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001124:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001126:	e003      	b.n	8001130 <LoopCopyDataInit>

08001128 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001128:	4b0b      	ldr	r3, [pc, #44]	@ (8001158 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 800112a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800112c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800112e:	3104      	adds	r1, #4

08001130 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001130:	480a      	ldr	r0, [pc, #40]	@ (800115c <LoopForever+0xa>)
  ldr r3, =_edata
 8001132:	4b0b      	ldr	r3, [pc, #44]	@ (8001160 <LoopForever+0xe>)
  adds r2, r0, r1
 8001134:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001136:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001138:	d3f6      	bcc.n	8001128 <CopyDataInit>
  ldr r2, =_sbss
 800113a:	4a0a      	ldr	r2, [pc, #40]	@ (8001164 <LoopForever+0x12>)
  b LoopFillZerobss
 800113c:	e002      	b.n	8001144 <LoopFillZerobss>

0800113e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800113e:	2300      	movs	r3, #0
  str  r3, [r2]
 8001140:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001142:	3204      	adds	r2, #4

08001144 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8001144:	4b08      	ldr	r3, [pc, #32]	@ (8001168 <LoopForever+0x16>)
  cmp r2, r3
 8001146:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001148:	d3f9      	bcc.n	800113e <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 800114a:	f002 fb09 	bl	8003760 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800114e:	f7ff fe81 	bl	8000e54 <main>

08001152 <LoopForever>:

LoopForever:
    b LoopForever
 8001152:	e7fe      	b.n	8001152 <LoopForever>
  ldr   r0, =_estack
 8001154:	20003000 	.word	0x20003000
  ldr r3, =_sidata
 8001158:	080043b4 	.word	0x080043b4
  ldr r0, =_sdata
 800115c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001160:	20000060 	.word	0x20000060
  ldr r2, =_sbss
 8001164:	20000060 	.word	0x20000060
  ldr r3, = _ebss
 8001168:	200006cc 	.word	0x200006cc

0800116c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800116c:	e7fe      	b.n	800116c <ADC1_IRQHandler>
	...

08001170 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001170:	b510      	push	{r4, lr}
 8001172:	0004      	movs	r4, r0
  HAL_StatusTypeDef  status = HAL_OK;

  if ((uint32_t)uwTickFreq != 0UL)
 8001174:	4b11      	ldr	r3, [pc, #68]	@ (80011bc <HAL_InitTick+0x4c>)
 8001176:	7819      	ldrb	r1, [r3, #0]
 8001178:	2900      	cmp	r1, #0
 800117a:	d101      	bne.n	8001180 <HAL_InitTick+0x10>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 800117c:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 800117e:	bd10      	pop	{r4, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8001180:	20fa      	movs	r0, #250	@ 0xfa
 8001182:	0080      	lsls	r0, r0, #2
 8001184:	f7fe ffd4 	bl	8000130 <__udivsi3>
 8001188:	0001      	movs	r1, r0
 800118a:	4b0d      	ldr	r3, [pc, #52]	@ (80011c0 <HAL_InitTick+0x50>)
 800118c:	6818      	ldr	r0, [r3, #0]
 800118e:	f7fe ffcf 	bl	8000130 <__udivsi3>
 8001192:	f000 fd29 	bl	8001be8 <HAL_SYSTICK_Config>
 8001196:	2800      	cmp	r0, #0
 8001198:	d10d      	bne.n	80011b6 <HAL_InitTick+0x46>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800119a:	2c03      	cmp	r4, #3
 800119c:	d901      	bls.n	80011a2 <HAL_InitTick+0x32>
        status = HAL_ERROR;
 800119e:	2001      	movs	r0, #1
 80011a0:	e7ed      	b.n	800117e <HAL_InitTick+0xe>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011a2:	3001      	adds	r0, #1
 80011a4:	2200      	movs	r2, #0
 80011a6:	0021      	movs	r1, r4
 80011a8:	4240      	negs	r0, r0
 80011aa:	f000 fd0d 	bl	8001bc8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80011ae:	4b05      	ldr	r3, [pc, #20]	@ (80011c4 <HAL_InitTick+0x54>)
 80011b0:	601c      	str	r4, [r3, #0]
  HAL_StatusTypeDef  status = HAL_OK;
 80011b2:	2000      	movs	r0, #0
 80011b4:	e7e3      	b.n	800117e <HAL_InitTick+0xe>
      status = HAL_ERROR;
 80011b6:	2001      	movs	r0, #1
 80011b8:	e7e1      	b.n	800117e <HAL_InitTick+0xe>
 80011ba:	46c0      	nop			@ (mov r8, r8)
 80011bc:	20000008 	.word	0x20000008
 80011c0:	20000004 	.word	0x20000004
 80011c4:	2000000c 	.word	0x2000000c

080011c8 <HAL_Init>:
{
 80011c8:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011ca:	4a08      	ldr	r2, [pc, #32]	@ (80011ec <HAL_Init+0x24>)
 80011cc:	6811      	ldr	r1, [r2, #0]
 80011ce:	2380      	movs	r3, #128	@ 0x80
 80011d0:	005b      	lsls	r3, r3, #1
 80011d2:	430b      	orrs	r3, r1
 80011d4:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80011d6:	2000      	movs	r0, #0
 80011d8:	f7ff ffca 	bl	8001170 <HAL_InitTick>
 80011dc:	1e04      	subs	r4, r0, #0
 80011de:	d002      	beq.n	80011e6 <HAL_Init+0x1e>
    status = HAL_ERROR;
 80011e0:	2401      	movs	r4, #1
}
 80011e2:	0020      	movs	r0, r4
 80011e4:	bd10      	pop	{r4, pc}
    HAL_MspInit();
 80011e6:	f7ff fe4b 	bl	8000e80 <HAL_MspInit>
 80011ea:	e7fa      	b.n	80011e2 <HAL_Init+0x1a>
 80011ec:	40022000 	.word	0x40022000

080011f0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 80011f0:	4b03      	ldr	r3, [pc, #12]	@ (8001200 <HAL_IncTick+0x10>)
 80011f2:	781b      	ldrb	r3, [r3, #0]
 80011f4:	4a03      	ldr	r2, [pc, #12]	@ (8001204 <HAL_IncTick+0x14>)
 80011f6:	6811      	ldr	r1, [r2, #0]
 80011f8:	185b      	adds	r3, r3, r1
 80011fa:	6013      	str	r3, [r2, #0]
}
 80011fc:	4770      	bx	lr
 80011fe:	46c0      	nop			@ (mov r8, r8)
 8001200:	20000008 	.word	0x20000008
 8001204:	20000580 	.word	0x20000580

08001208 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001208:	4b01      	ldr	r3, [pc, #4]	@ (8001210 <HAL_GetTick+0x8>)
 800120a:	6818      	ldr	r0, [r3, #0]
}
 800120c:	4770      	bx	lr
 800120e:	46c0      	nop			@ (mov r8, r8)
 8001210:	20000580 	.word	0x20000580

08001214 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001214:	b570      	push	{r4, r5, r6, lr}
 8001216:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001218:	f7ff fff6 	bl	8001208 <HAL_GetTick>
 800121c:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800121e:	1c63      	adds	r3, r4, #1
 8001220:	d002      	beq.n	8001228 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8001222:	4b04      	ldr	r3, [pc, #16]	@ (8001234 <HAL_Delay+0x20>)
 8001224:	781b      	ldrb	r3, [r3, #0]
 8001226:	18e4      	adds	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001228:	f7ff ffee 	bl	8001208 <HAL_GetTick>
 800122c:	1b40      	subs	r0, r0, r5
 800122e:	42a0      	cmp	r0, r4
 8001230:	d3fa      	bcc.n	8001228 <HAL_Delay+0x14>
  {
  }
}
 8001232:	bd70      	pop	{r4, r5, r6, pc}
 8001234:	20000008 	.word	0x20000008

08001238 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001238:	b530      	push	{r4, r5, lr}
 800123a:	b083      	sub	sp, #12
 800123c:	0004      	movs	r4, r0
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR1 = 0UL;
  uint32_t tmpCFGR2 = 0UL;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800123e:	2300      	movs	r3, #0
 8001240:	9301      	str	r3, [sp, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8001242:	2800      	cmp	r0, #0
 8001244:	d100      	bne.n	8001248 <HAL_ADC_Init+0x10>
 8001246:	e105      	b.n	8001454 <HAL_ADC_Init+0x21c>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001248:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 800124a:	2b00      	cmp	r3, #0
 800124c:	d012      	beq.n	8001274 <HAL_ADC_Init+0x3c>

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800124e:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001250:	689a      	ldr	r2, [r3, #8]
 8001252:	00d2      	lsls	r2, r2, #3
 8001254:	d41b      	bmi.n	800128e <HAL_ADC_Init+0x56>
  MODIFY_REG(ADCx->CR,
 8001256:	6899      	ldr	r1, [r3, #8]
 8001258:	4a7f      	ldr	r2, [pc, #508]	@ (8001458 <HAL_ADC_Init+0x220>)
 800125a:	4011      	ands	r1, r2
 800125c:	2280      	movs	r2, #128	@ 0x80
 800125e:	0552      	lsls	r2, r2, #21
 8001260:	430a      	orrs	r2, r1
 8001262:	609a      	str	r2, [r3, #8]
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8001264:	4b7d      	ldr	r3, [pc, #500]	@ (800145c <HAL_ADC_Init+0x224>)
 8001266:	6818      	ldr	r0, [r3, #0]
 8001268:	497d      	ldr	r1, [pc, #500]	@ (8001460 <HAL_ADC_Init+0x228>)
 800126a:	f7fe ff61 	bl	8000130 <__udivsi3>
 800126e:	0040      	lsls	r0, r0, #1
 8001270:	9001      	str	r0, [sp, #4]
    while (wait_loop_index != 0UL)
 8001272:	e009      	b.n	8001288 <HAL_ADC_Init+0x50>
    HAL_ADC_MspInit(hadc);
 8001274:	f7ff fe1c 	bl	8000eb0 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8001278:	2300      	movs	r3, #0
 800127a:	65e3      	str	r3, [r4, #92]	@ 0x5c
    hadc->Lock = HAL_UNLOCKED;
 800127c:	2254      	movs	r2, #84	@ 0x54
 800127e:	54a3      	strb	r3, [r4, r2]
 8001280:	e7e5      	b.n	800124e <HAL_ADC_Init+0x16>
    {
      wait_loop_index--;
 8001282:	9b01      	ldr	r3, [sp, #4]
 8001284:	3b01      	subs	r3, #1
 8001286:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8001288:	9b01      	ldr	r3, [sp, #4]
 800128a:	2b00      	cmp	r3, #0
 800128c:	d1f9      	bne.n	8001282 <HAL_ADC_Init+0x4a>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800128e:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001290:	689a      	ldr	r2, [r3, #8]
 8001292:	00d2      	lsls	r2, r2, #3
 8001294:	d500      	bpl.n	8001298 <HAL_ADC_Init+0x60>
 8001296:	e09d      	b.n	80013d4 <HAL_ADC_Init+0x19c>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001298:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 800129a:	2110      	movs	r1, #16
 800129c:	430a      	orrs	r2, r1
 800129e:	65a2      	str	r2, [r4, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012a0:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80012a2:	390f      	subs	r1, #15
 80012a4:	430a      	orrs	r2, r1
 80012a6:	65e2      	str	r2, [r4, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80012a8:	2001      	movs	r0, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80012aa:	689a      	ldr	r2, [r3, #8]
 80012ac:	2104      	movs	r1, #4
 80012ae:	000d      	movs	r5, r1
 80012b0:	4015      	ands	r5, r2
 80012b2:	4211      	tst	r1, r2
 80012b4:	d000      	beq.n	80012b8 <HAL_ADC_Init+0x80>
 80012b6:	2501      	movs	r5, #1
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80012b8:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 80012ba:	06d2      	lsls	r2, r2, #27
 80012bc:	d500      	bpl.n	80012c0 <HAL_ADC_Init+0x88>
 80012be:	e0c2      	b.n	8001446 <HAL_ADC_Init+0x20e>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80012c0:	2d00      	cmp	r5, #0
 80012c2:	d000      	beq.n	80012c6 <HAL_ADC_Init+0x8e>
 80012c4:	e0bf      	b.n	8001446 <HAL_ADC_Init+0x20e>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80012c6:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 80012c8:	4966      	ldr	r1, [pc, #408]	@ (8001464 <HAL_ADC_Init+0x22c>)
 80012ca:	400a      	ands	r2, r1
 80012cc:	3106      	adds	r1, #6
 80012ce:	31ff      	adds	r1, #255	@ 0xff
 80012d0:	430a      	orrs	r2, r1
 80012d2:	65a2      	str	r2, [r4, #88]	@ 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80012d4:	689a      	ldr	r2, [r3, #8]
 80012d6:	07d2      	lsls	r2, r2, #31
 80012d8:	d452      	bmi.n	8001380 <HAL_ADC_Init+0x148>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths: temperature sensor, Vref             */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80012da:	68a2      	ldr	r2, [r4, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80012dc:	7e21      	ldrb	r1, [r4, #24]
 80012de:	0389      	lsls	r1, r1, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80012e0:	430a      	orrs	r2, r1
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80012e2:	7e61      	ldrb	r1, [r4, #25]
 80012e4:	03c9      	lsls	r1, r1, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80012e6:	430a      	orrs	r2, r1
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80012e8:	7ea5      	ldrb	r5, [r4, #26]
 80012ea:	0369      	lsls	r1, r5, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80012ec:	430a      	orrs	r2, r1
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80012ee:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80012f0:	2900      	cmp	r1, #0
 80012f2:	d001      	beq.n	80012f8 <HAL_ADC_Init+0xc0>
 80012f4:	2180      	movs	r1, #128	@ 0x80
 80012f6:	0149      	lsls	r1, r1, #5
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80012f8:	430a      	orrs	r2, r1
                   hadc->Init.DataAlign                                           |
 80012fa:	68e1      	ldr	r1, [r4, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80012fc:	430a      	orrs	r2, r1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80012fe:	6921      	ldr	r1, [r4, #16]
 8001300:	2900      	cmp	r1, #0
 8001302:	db69      	blt.n	80013d8 <HAL_ADC_Init+0x1a0>
 8001304:	2180      	movs	r1, #128	@ 0x80
 8001306:	0389      	lsls	r1, r1, #14
                   hadc->Init.DataAlign                                           |
 8001308:	430a      	orrs	r2, r1
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800130a:	212c      	movs	r1, #44	@ 0x2c
 800130c:	5c61      	ldrb	r1, [r4, r1]
 800130e:	0049      	lsls	r1, r1, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001310:	430a      	orrs	r2, r1

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001312:	2120      	movs	r1, #32
 8001314:	5c61      	ldrb	r1, [r4, r1]
 8001316:	2901      	cmp	r1, #1
 8001318:	d061      	beq.n	80013de <HAL_ADC_Init+0x1a6>
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800131a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800131c:	2900      	cmp	r1, #0
 800131e:	d005      	beq.n	800132c <HAL_ADC_Init+0xf4>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001320:	25e0      	movs	r5, #224	@ 0xe0
 8001322:	006d      	lsls	r5, r5, #1
 8001324:	4029      	ands	r1, r5
                     hadc->Init.ExternalTrigConvEdge);
 8001326:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001328:	4329      	orrs	r1, r5
 800132a:	430a      	orrs	r2, r1
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 800132c:	68d9      	ldr	r1, [r3, #12]
 800132e:	4d4e      	ldr	r5, [pc, #312]	@ (8001468 <HAL_ADC_Init+0x230>)
 8001330:	4029      	ands	r1, r5
 8001332:	430a      	orrs	r2, r1
 8001334:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001336:	6863      	ldr	r3, [r4, #4]
 8001338:	0f9b      	lsrs	r3, r3, #30
 800133a:	079b      	lsls	r3, r3, #30
                   hadc->Init.TriggerFrequencyMode
 800133c:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800133e:	431a      	orrs	r2, r3
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8001340:	213c      	movs	r1, #60	@ 0x3c
 8001342:	5c61      	ldrb	r1, [r4, r1]
 8001344:	2901      	cmp	r1, #1
 8001346:	d059      	beq.n	80013fc <HAL_ADC_Init+0x1c4>
                     hadc->Init.Oversampling.RightBitShift |
                     hadc->Init.Oversampling.TriggeredMode
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8001348:	6821      	ldr	r1, [r4, #0]
 800134a:	690b      	ldr	r3, [r1, #16]
 800134c:	4d47      	ldr	r5, [pc, #284]	@ (800146c <HAL_ADC_Init+0x234>)
 800134e:	402b      	ands	r3, r5
 8001350:	4313      	orrs	r3, r2
 8001352:	610b      	str	r3, [r1, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001354:	6863      	ldr	r3, [r4, #4]
 8001356:	22c0      	movs	r2, #192	@ 0xc0
 8001358:	0612      	lsls	r2, r2, #24
 800135a:	4293      	cmp	r3, r2
 800135c:	d010      	beq.n	8001380 <HAL_ADC_Init+0x148>
 800135e:	2280      	movs	r2, #128	@ 0x80
 8001360:	05d2      	lsls	r2, r2, #23
 8001362:	4293      	cmp	r3, r2
 8001364:	d00c      	beq.n	8001380 <HAL_ADC_Init+0x148>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001366:	2280      	movs	r2, #128	@ 0x80
 8001368:	0612      	lsls	r2, r2, #24
 800136a:	4293      	cmp	r3, r2
 800136c:	d008      	beq.n	8001380 <HAL_ADC_Init+0x148>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 800136e:	4940      	ldr	r1, [pc, #256]	@ (8001470 <HAL_ADC_Init+0x238>)
 8001370:	680a      	ldr	r2, [r1, #0]
 8001372:	4d40      	ldr	r5, [pc, #256]	@ (8001474 <HAL_ADC_Init+0x23c>)
 8001374:	402a      	ands	r2, r5
 8001376:	25f0      	movs	r5, #240	@ 0xf0
 8001378:	03ad      	lsls	r5, r5, #14
 800137a:	402b      	ands	r3, r5
 800137c:	4313      	orrs	r3, r2
 800137e:	600b      	str	r3, [r1, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8001380:	6821      	ldr	r1, [r4, #0]
 8001382:	6b63      	ldr	r3, [r4, #52]	@ 0x34
  MODIFY_REG(ADCx->SMPR,
 8001384:	694a      	ldr	r2, [r1, #20]
 8001386:	2507      	movs	r5, #7
 8001388:	43aa      	bics	r2, r5
 800138a:	4313      	orrs	r3, r2
 800138c:	614b      	str	r3, [r1, #20]
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 800138e:	6821      	ldr	r1, [r4, #0]
 8001390:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8001392:	694b      	ldr	r3, [r1, #20]
 8001394:	3569      	adds	r5, #105	@ 0x69
 8001396:	43ab      	bics	r3, r5
 8001398:	0112      	lsls	r2, r2, #4
 800139a:	4313      	orrs	r3, r2
 800139c:	614b      	str	r3, [r1, #20]
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 800139e:	6923      	ldr	r3, [r4, #16]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d135      	bne.n	8001410 <HAL_ADC_Init+0x1d8>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80013a4:	6822      	ldr	r2, [r4, #0]
 80013a6:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80013a8:	3b10      	subs	r3, #16
 80013aa:	430b      	orrs	r3, r1
 80013ac:	6293      	str	r3, [r2, #40]	@ 0x28
    {
      /* Nothing to do */
    }
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80013ae:	6823      	ldr	r3, [r4, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80013b0:	695a      	ldr	r2, [r3, #20]
 80013b2:	2307      	movs	r3, #7
 80013b4:	4013      	ands	r3, r2
        == hadc->Init.SamplingTimeCommon1)
 80013b6:	6b62      	ldr	r2, [r4, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80013b8:	429a      	cmp	r2, r3
 80013ba:	d03b      	beq.n	8001434 <HAL_ADC_Init+0x1fc>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80013bc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80013be:	2212      	movs	r2, #18
 80013c0:	4393      	bics	r3, r2
 80013c2:	3a02      	subs	r2, #2
 80013c4:	4313      	orrs	r3, r2
 80013c6:	65a3      	str	r3, [r4, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80013c8:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80013ca:	3a0f      	subs	r2, #15
 80013cc:	4313      	orrs	r3, r2
 80013ce:	65e3      	str	r3, [r4, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 80013d0:	2001      	movs	r0, #1
 80013d2:	e03d      	b.n	8001450 <HAL_ADC_Init+0x218>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80013d4:	2000      	movs	r0, #0
 80013d6:	e768      	b.n	80012aa <HAL_ADC_Init+0x72>
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80013d8:	0049      	lsls	r1, r1, #1
 80013da:	0849      	lsrs	r1, r1, #1
 80013dc:	e794      	b.n	8001308 <HAL_ADC_Init+0xd0>
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80013de:	2d00      	cmp	r5, #0
 80013e0:	d103      	bne.n	80013ea <HAL_ADC_Init+0x1b2>
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80013e2:	2180      	movs	r1, #128	@ 0x80
 80013e4:	0249      	lsls	r1, r1, #9
 80013e6:	430a      	orrs	r2, r1
 80013e8:	e797      	b.n	800131a <HAL_ADC_Init+0xe2>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80013ea:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 80013ec:	2520      	movs	r5, #32
 80013ee:	4329      	orrs	r1, r5
 80013f0:	65a1      	str	r1, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80013f2:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 80013f4:	3d1f      	subs	r5, #31
 80013f6:	4329      	orrs	r1, r5
 80013f8:	65e1      	str	r1, [r4, #92]	@ 0x5c
 80013fa:	e78e      	b.n	800131a <HAL_ADC_Init+0xe2>
                     hadc->Init.Oversampling.Ratio         |
 80013fc:	6c21      	ldr	r1, [r4, #64]	@ 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80013fe:	430b      	orrs	r3, r1
                     hadc->Init.Oversampling.RightBitShift |
 8001400:	6c61      	ldr	r1, [r4, #68]	@ 0x44
                     hadc->Init.Oversampling.Ratio         |
 8001402:	430b      	orrs	r3, r1
                     hadc->Init.Oversampling.TriggeredMode
 8001404:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
                     hadc->Init.Oversampling.RightBitShift |
 8001406:	430b      	orrs	r3, r1
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8001408:	4313      	orrs	r3, r2
 800140a:	2201      	movs	r2, #1
 800140c:	431a      	orrs	r2, r3
 800140e:	e79b      	b.n	8001348 <HAL_ADC_Init+0x110>
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001410:	2280      	movs	r2, #128	@ 0x80
 8001412:	0392      	lsls	r2, r2, #14
 8001414:	4293      	cmp	r3, r2
 8001416:	d1ca      	bne.n	80013ae <HAL_ADC_Init+0x176>
      MODIFY_REG(hadc->Instance->CHSELR,
 8001418:	6821      	ldr	r1, [r4, #0]
 800141a:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 800141c:	69e3      	ldr	r3, [r4, #28]
 800141e:	3b01      	subs	r3, #1
 8001420:	009b      	lsls	r3, r3, #2
 8001422:	221c      	movs	r2, #28
 8001424:	401a      	ands	r2, r3
 8001426:	2310      	movs	r3, #16
 8001428:	425b      	negs	r3, r3
 800142a:	4093      	lsls	r3, r2
 800142c:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 800142e:	4313      	orrs	r3, r2
 8001430:	628b      	str	r3, [r1, #40]	@ 0x28
 8001432:	e7bc      	b.n	80013ae <HAL_ADC_Init+0x176>
      ADC_CLEAR_ERRORCODE(hadc);
 8001434:	2300      	movs	r3, #0
 8001436:	65e3      	str	r3, [r4, #92]	@ 0x5c
      ADC_STATE_CLR_SET(hadc->State,
 8001438:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800143a:	2203      	movs	r2, #3
 800143c:	4393      	bics	r3, r2
 800143e:	3a02      	subs	r2, #2
 8001440:	4313      	orrs	r3, r2
 8001442:	65a3      	str	r3, [r4, #88]	@ 0x58
 8001444:	e004      	b.n	8001450 <HAL_ADC_Init+0x218>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001446:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001448:	2210      	movs	r2, #16
 800144a:	4313      	orrs	r3, r2
 800144c:	65a3      	str	r3, [r4, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800144e:	2001      	movs	r0, #1
  }

  /* Return function status */
  return tmp_hal_status;
}
 8001450:	b003      	add	sp, #12
 8001452:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8001454:	2001      	movs	r0, #1
 8001456:	e7fb      	b.n	8001450 <HAL_ADC_Init+0x218>
 8001458:	6fffffe8 	.word	0x6fffffe8
 800145c:	20000004 	.word	0x20000004
 8001460:	00030d40 	.word	0x00030d40
 8001464:	fffffefd 	.word	0xfffffefd
 8001468:	ffde0201 	.word	0xffde0201
 800146c:	1ffffc02 	.word	0x1ffffc02
 8001470:	40012708 	.word	0x40012708
 8001474:	ffc3ffff 	.word	0xffc3ffff

08001478 <HAL_ADC_ConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001478:	4770      	bx	lr

0800147a <HAL_ADC_ConvHalfCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800147a:	4770      	bx	lr

0800147c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800147c:	b510      	push	{r4, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800147e:	6a80      	ldr	r0, [r0, #40]	@ 0x28

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001480:	f7ff fffb 	bl	800147a <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001484:	bd10      	pop	{r4, pc}

08001486 <HAL_ADC_ErrorCallback>:
}
 8001486:	4770      	bx	lr

08001488 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8001488:	b510      	push	{r4, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800148a:	6a80      	ldr	r0, [r0, #40]	@ 0x28

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800148c:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 800148e:	2240      	movs	r2, #64	@ 0x40
 8001490:	4313      	orrs	r3, r2
 8001492:	6583      	str	r3, [r0, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001494:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 8001496:	3a3c      	subs	r2, #60	@ 0x3c
 8001498:	4313      	orrs	r3, r2
 800149a:	65c3      	str	r3, [r0, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800149c:	f7ff fff3 	bl	8001486 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80014a0:	bd10      	pop	{r4, pc}
	...

080014a4 <ADC_DMAConvCplt>:
{
 80014a4:	b510      	push	{r4, lr}
 80014a6:	0003      	movs	r3, r0
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80014a8:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80014aa:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 80014ac:	2150      	movs	r1, #80	@ 0x50
 80014ae:	4211      	tst	r1, r2
 80014b0:	d12a      	bne.n	8001508 <ADC_DMAConvCplt+0x64>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80014b2:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 80014b4:	2380      	movs	r3, #128	@ 0x80
 80014b6:	009b      	lsls	r3, r3, #2
 80014b8:	4313      	orrs	r3, r2
 80014ba:	6583      	str	r3, [r0, #88]	@ 0x58
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80014bc:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 80014be:	68d9      	ldr	r1, [r3, #12]
 80014c0:	22c0      	movs	r2, #192	@ 0xc0
 80014c2:	0112      	lsls	r2, r2, #4
 80014c4:	4211      	tst	r1, r2
 80014c6:	d113      	bne.n	80014f0 <ADC_DMAConvCplt+0x4c>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 80014c8:	7e82      	ldrb	r2, [r0, #26]
 80014ca:	2a00      	cmp	r2, #0
 80014cc:	d110      	bne.n	80014f0 <ADC_DMAConvCplt+0x4c>
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80014ce:	681a      	ldr	r2, [r3, #0]
 80014d0:	0712      	lsls	r2, r2, #28
 80014d2:	d50d      	bpl.n	80014f0 <ADC_DMAConvCplt+0x4c>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80014d4:	689a      	ldr	r2, [r3, #8]
 80014d6:	0752      	lsls	r2, r2, #29
 80014d8:	d40d      	bmi.n	80014f6 <ADC_DMAConvCplt+0x52>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80014da:	685a      	ldr	r2, [r3, #4]
 80014dc:	210c      	movs	r1, #12
 80014de:	438a      	bics	r2, r1
 80014e0:	605a      	str	r2, [r3, #4]
          ADC_STATE_CLR_SET(hadc->State,
 80014e2:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 80014e4:	4a0e      	ldr	r2, [pc, #56]	@ (8001520 <ADC_DMAConvCplt+0x7c>)
 80014e6:	4013      	ands	r3, r2
 80014e8:	3204      	adds	r2, #4
 80014ea:	32ff      	adds	r2, #255	@ 0xff
 80014ec:	4313      	orrs	r3, r2
 80014ee:	6583      	str	r3, [r0, #88]	@ 0x58
    HAL_ADC_ConvCpltCallback(hadc);
 80014f0:	f7ff ffc2 	bl	8001478 <HAL_ADC_ConvCpltCallback>
}
 80014f4:	bd10      	pop	{r4, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80014f6:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 80014f8:	2220      	movs	r2, #32
 80014fa:	4313      	orrs	r3, r2
 80014fc:	6583      	str	r3, [r0, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80014fe:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 8001500:	3a1f      	subs	r2, #31
 8001502:	4313      	orrs	r3, r2
 8001504:	65c3      	str	r3, [r0, #92]	@ 0x5c
 8001506:	e7f3      	b.n	80014f0 <ADC_DMAConvCplt+0x4c>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001508:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 800150a:	06d2      	lsls	r2, r2, #27
 800150c:	d404      	bmi.n	8001518 <ADC_DMAConvCplt+0x74>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800150e:	6d02      	ldr	r2, [r0, #80]	@ 0x50
 8001510:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001512:	0018      	movs	r0, r3
 8001514:	4790      	blx	r2
}
 8001516:	e7ed      	b.n	80014f4 <ADC_DMAConvCplt+0x50>
      HAL_ADC_ErrorCallback(hadc);
 8001518:	f7ff ffb5 	bl	8001486 <HAL_ADC_ErrorCallback>
 800151c:	e7ea      	b.n	80014f4 <ADC_DMAConvCplt+0x50>
 800151e:	46c0      	nop			@ (mov r8, r8)
 8001520:	fffffefe 	.word	0xfffffefe

08001524 <HAL_ADC_ConfigChannel>:
{
 8001524:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001526:	b083      	sub	sp, #12
 8001528:	0004      	movs	r4, r0
  __IO uint32_t wait_loop_index = 0UL;
 800152a:	2300      	movs	r3, #0
 800152c:	9301      	str	r3, [sp, #4]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800152e:	6905      	ldr	r5, [r0, #16]
  __HAL_LOCK(hadc);
 8001530:	3354      	adds	r3, #84	@ 0x54
 8001532:	5cc3      	ldrb	r3, [r0, r3]
 8001534:	2b01      	cmp	r3, #1
 8001536:	d100      	bne.n	800153a <HAL_ADC_ConfigChannel+0x16>
 8001538:	e121      	b.n	800177e <HAL_ADC_ConfigChannel+0x25a>
 800153a:	2354      	movs	r3, #84	@ 0x54
 800153c:	2201      	movs	r2, #1
 800153e:	54c2      	strb	r2, [r0, r3]
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001540:	6800      	ldr	r0, [r0, #0]
 8001542:	6883      	ldr	r3, [r0, #8]
 8001544:	3203      	adds	r2, #3
 8001546:	0016      	movs	r6, r2
 8001548:	401e      	ands	r6, r3
 800154a:	421a      	tst	r2, r3
 800154c:	d009      	beq.n	8001562 <HAL_ADC_ConfigChannel+0x3e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800154e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001550:	321c      	adds	r2, #28
 8001552:	4313      	orrs	r3, r2
 8001554:	65a3      	str	r3, [r4, #88]	@ 0x58
    tmp_hal_status = HAL_ERROR;
 8001556:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8001558:	2354      	movs	r3, #84	@ 0x54
 800155a:	2200      	movs	r2, #0
 800155c:	54e2      	strb	r2, [r4, r3]
}
 800155e:	b003      	add	sp, #12
 8001560:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (sConfig->Rank != ADC_RANK_NONE)
 8001562:	684b      	ldr	r3, [r1, #4]
 8001564:	2b02      	cmp	r3, #2
 8001566:	d100      	bne.n	800156a <HAL_ADC_ConfigChannel+0x46>
 8001568:	e0d5      	b.n	8001716 <HAL_ADC_ConfigChannel+0x1f2>
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800156a:	2280      	movs	r2, #128	@ 0x80
 800156c:	0612      	lsls	r2, r2, #24
 800156e:	4295      	cmp	r5, r2
 8001570:	d025      	beq.n	80015be <HAL_ADC_ConfigChannel+0x9a>
 8001572:	4a84      	ldr	r2, [pc, #528]	@ (8001784 <HAL_ADC_ConfigChannel+0x260>)
 8001574:	4295      	cmp	r5, r2
 8001576:	d022      	beq.n	80015be <HAL_ADC_ConfigChannel+0x9a>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001578:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 800157a:	271f      	movs	r7, #31
 800157c:	401f      	ands	r7, r3
 800157e:	250f      	movs	r5, #15
 8001580:	40bd      	lsls	r5, r7
 8001582:	43aa      	bics	r2, r5
 8001584:	680b      	ldr	r3, [r1, #0]
 8001586:	025d      	lsls	r5, r3, #9
 8001588:	d12f      	bne.n	80015ea <HAL_ADC_ConfigChannel+0xc6>
 800158a:	0e9b      	lsrs	r3, r3, #26
 800158c:	261f      	movs	r6, #31
 800158e:	401e      	ands	r6, r3
 8001590:	40be      	lsls	r6, r7
 8001592:	4332      	orrs	r2, r6
 8001594:	6622      	str	r2, [r4, #96]	@ 0x60
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001596:	684d      	ldr	r5, [r1, #4]
 8001598:	08ab      	lsrs	r3, r5, #2
 800159a:	3301      	adds	r3, #1
 800159c:	69e2      	ldr	r2, [r4, #28]
 800159e:	4293      	cmp	r3, r2
 80015a0:	d813      	bhi.n	80015ca <HAL_ADC_ConfigChannel+0xa6>
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80015a2:	680e      	ldr	r6, [r1, #0]
  MODIFY_REG(ADCx->CHSELR,
 80015a4:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 80015a6:	231f      	movs	r3, #31
 80015a8:	401d      	ands	r5, r3
 80015aa:	3b10      	subs	r3, #16
 80015ac:	001f      	movs	r7, r3
 80015ae:	40af      	lsls	r7, r5
 80015b0:	43ba      	bics	r2, r7
 80015b2:	0eb6      	lsrs	r6, r6, #26
 80015b4:	4033      	ands	r3, r6
 80015b6:	40ab      	lsls	r3, r5
 80015b8:	4313      	orrs	r3, r2
 80015ba:	6283      	str	r3, [r0, #40]	@ 0x28
}
 80015bc:	e005      	b.n	80015ca <HAL_ADC_ConfigChannel+0xa6>
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 80015be:	680b      	ldr	r3, [r1, #0]
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80015c0:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 80015c2:	025b      	lsls	r3, r3, #9
 80015c4:	0a5b      	lsrs	r3, r3, #9
 80015c6:	4313      	orrs	r3, r2
 80015c8:	6283      	str	r3, [r0, #40]	@ 0x28
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80015ca:	6820      	ldr	r0, [r4, #0]
 80015cc:	680b      	ldr	r3, [r1, #0]
 80015ce:	688d      	ldr	r5, [r1, #8]
  MODIFY_REG(ADCx->SMPR,
 80015d0:	6942      	ldr	r2, [r0, #20]
 80015d2:	021b      	lsls	r3, r3, #8
 80015d4:	439a      	bics	r2, r3
 80015d6:	402b      	ands	r3, r5
 80015d8:	4d6b      	ldr	r5, [pc, #428]	@ (8001788 <HAL_ADC_ConfigChannel+0x264>)
 80015da:	402b      	ands	r3, r5
 80015dc:	4313      	orrs	r3, r2
 80015de:	6143      	str	r3, [r0, #20]
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80015e0:	680b      	ldr	r3, [r1, #0]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	db5f      	blt.n	80016a6 <HAL_ADC_ConfigChannel+0x182>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80015e6:	2000      	movs	r0, #0
 80015e8:	e7b6      	b.n	8001558 <HAL_ADC_ConfigChannel+0x34>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80015ea:	07dd      	lsls	r5, r3, #31
 80015ec:	d4d0      	bmi.n	8001590 <HAL_ADC_ConfigChannel+0x6c>
 80015ee:	079d      	lsls	r5, r3, #30
 80015f0:	d42f      	bmi.n	8001652 <HAL_ADC_ConfigChannel+0x12e>
 80015f2:	075d      	lsls	r5, r3, #29
 80015f4:	d42f      	bmi.n	8001656 <HAL_ADC_ConfigChannel+0x132>
 80015f6:	071d      	lsls	r5, r3, #28
 80015f8:	d42f      	bmi.n	800165a <HAL_ADC_ConfigChannel+0x136>
 80015fa:	06dd      	lsls	r5, r3, #27
 80015fc:	d42f      	bmi.n	800165e <HAL_ADC_ConfigChannel+0x13a>
 80015fe:	069d      	lsls	r5, r3, #26
 8001600:	d42f      	bmi.n	8001662 <HAL_ADC_ConfigChannel+0x13e>
 8001602:	065d      	lsls	r5, r3, #25
 8001604:	d42f      	bmi.n	8001666 <HAL_ADC_ConfigChannel+0x142>
 8001606:	061d      	lsls	r5, r3, #24
 8001608:	d42f      	bmi.n	800166a <HAL_ADC_ConfigChannel+0x146>
 800160a:	05dd      	lsls	r5, r3, #23
 800160c:	d42f      	bmi.n	800166e <HAL_ADC_ConfigChannel+0x14a>
 800160e:	059d      	lsls	r5, r3, #22
 8001610:	d42f      	bmi.n	8001672 <HAL_ADC_ConfigChannel+0x14e>
 8001612:	055d      	lsls	r5, r3, #21
 8001614:	d42f      	bmi.n	8001676 <HAL_ADC_ConfigChannel+0x152>
 8001616:	051d      	lsls	r5, r3, #20
 8001618:	d42f      	bmi.n	800167a <HAL_ADC_ConfigChannel+0x156>
 800161a:	04dd      	lsls	r5, r3, #19
 800161c:	d42f      	bmi.n	800167e <HAL_ADC_ConfigChannel+0x15a>
 800161e:	049d      	lsls	r5, r3, #18
 8001620:	d42f      	bmi.n	8001682 <HAL_ADC_ConfigChannel+0x15e>
 8001622:	045d      	lsls	r5, r3, #17
 8001624:	d42f      	bmi.n	8001686 <HAL_ADC_ConfigChannel+0x162>
 8001626:	041d      	lsls	r5, r3, #16
 8001628:	d42f      	bmi.n	800168a <HAL_ADC_ConfigChannel+0x166>
 800162a:	03dd      	lsls	r5, r3, #15
 800162c:	d42f      	bmi.n	800168e <HAL_ADC_ConfigChannel+0x16a>
 800162e:	039d      	lsls	r5, r3, #14
 8001630:	d42f      	bmi.n	8001692 <HAL_ADC_ConfigChannel+0x16e>
 8001632:	035d      	lsls	r5, r3, #13
 8001634:	d42f      	bmi.n	8001696 <HAL_ADC_ConfigChannel+0x172>
 8001636:	031d      	lsls	r5, r3, #12
 8001638:	d42f      	bmi.n	800169a <HAL_ADC_ConfigChannel+0x176>
 800163a:	02dd      	lsls	r5, r3, #11
 800163c:	d42f      	bmi.n	800169e <HAL_ADC_ConfigChannel+0x17a>
 800163e:	029d      	lsls	r5, r3, #10
 8001640:	d42f      	bmi.n	80016a2 <HAL_ADC_ConfigChannel+0x17e>
 8001642:	2580      	movs	r5, #128	@ 0x80
 8001644:	03ed      	lsls	r5, r5, #15
 8001646:	001e      	movs	r6, r3
 8001648:	402e      	ands	r6, r5
 800164a:	422b      	tst	r3, r5
 800164c:	d0a0      	beq.n	8001590 <HAL_ADC_ConfigChannel+0x6c>
 800164e:	2616      	movs	r6, #22
 8001650:	e79e      	b.n	8001590 <HAL_ADC_ConfigChannel+0x6c>
 8001652:	2601      	movs	r6, #1
 8001654:	e79c      	b.n	8001590 <HAL_ADC_ConfigChannel+0x6c>
 8001656:	2602      	movs	r6, #2
 8001658:	e79a      	b.n	8001590 <HAL_ADC_ConfigChannel+0x6c>
 800165a:	2603      	movs	r6, #3
 800165c:	e798      	b.n	8001590 <HAL_ADC_ConfigChannel+0x6c>
 800165e:	2604      	movs	r6, #4
 8001660:	e796      	b.n	8001590 <HAL_ADC_ConfigChannel+0x6c>
 8001662:	2605      	movs	r6, #5
 8001664:	e794      	b.n	8001590 <HAL_ADC_ConfigChannel+0x6c>
 8001666:	2606      	movs	r6, #6
 8001668:	e792      	b.n	8001590 <HAL_ADC_ConfigChannel+0x6c>
 800166a:	2607      	movs	r6, #7
 800166c:	e790      	b.n	8001590 <HAL_ADC_ConfigChannel+0x6c>
 800166e:	2608      	movs	r6, #8
 8001670:	e78e      	b.n	8001590 <HAL_ADC_ConfigChannel+0x6c>
 8001672:	2609      	movs	r6, #9
 8001674:	e78c      	b.n	8001590 <HAL_ADC_ConfigChannel+0x6c>
 8001676:	260a      	movs	r6, #10
 8001678:	e78a      	b.n	8001590 <HAL_ADC_ConfigChannel+0x6c>
 800167a:	260b      	movs	r6, #11
 800167c:	e788      	b.n	8001590 <HAL_ADC_ConfigChannel+0x6c>
 800167e:	260c      	movs	r6, #12
 8001680:	e786      	b.n	8001590 <HAL_ADC_ConfigChannel+0x6c>
 8001682:	260d      	movs	r6, #13
 8001684:	e784      	b.n	8001590 <HAL_ADC_ConfigChannel+0x6c>
 8001686:	260e      	movs	r6, #14
 8001688:	e782      	b.n	8001590 <HAL_ADC_ConfigChannel+0x6c>
 800168a:	260f      	movs	r6, #15
 800168c:	e780      	b.n	8001590 <HAL_ADC_ConfigChannel+0x6c>
 800168e:	2610      	movs	r6, #16
 8001690:	e77e      	b.n	8001590 <HAL_ADC_ConfigChannel+0x6c>
 8001692:	2611      	movs	r6, #17
 8001694:	e77c      	b.n	8001590 <HAL_ADC_ConfigChannel+0x6c>
 8001696:	2612      	movs	r6, #18
 8001698:	e77a      	b.n	8001590 <HAL_ADC_ConfigChannel+0x6c>
 800169a:	2613      	movs	r6, #19
 800169c:	e778      	b.n	8001590 <HAL_ADC_ConfigChannel+0x6c>
 800169e:	2614      	movs	r6, #20
 80016a0:	e776      	b.n	8001590 <HAL_ADC_ConfigChannel+0x6c>
 80016a2:	2615      	movs	r6, #21
 80016a4:	e774      	b.n	8001590 <HAL_ADC_ConfigChannel+0x6c>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN));
 80016a6:	4a39      	ldr	r2, [pc, #228]	@ (800178c <HAL_ADC_ConfigChannel+0x268>)
 80016a8:	6811      	ldr	r1, [r2, #0]
 80016aa:	22c0      	movs	r2, #192	@ 0xc0
 80016ac:	0412      	lsls	r2, r2, #16
 80016ae:	400a      	ands	r2, r1
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80016b0:	4837      	ldr	r0, [pc, #220]	@ (8001790 <HAL_ADC_ConfigChannel+0x26c>)
 80016b2:	4283      	cmp	r3, r0
 80016b4:	d004      	beq.n	80016c0 <HAL_ADC_ConfigChannel+0x19c>
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80016b6:	4837      	ldr	r0, [pc, #220]	@ (8001794 <HAL_ADC_ConfigChannel+0x270>)
 80016b8:	4283      	cmp	r3, r0
 80016ba:	d01f      	beq.n	80016fc <HAL_ADC_ConfigChannel+0x1d8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80016bc:	2000      	movs	r0, #0
 80016be:	e74b      	b.n	8001558 <HAL_ADC_ConfigChannel+0x34>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80016c0:	0208      	lsls	r0, r1, #8
 80016c2:	d4f8      	bmi.n	80016b6 <HAL_ADC_ConfigChannel+0x192>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80016c4:	2380      	movs	r3, #128	@ 0x80
 80016c6:	041b      	lsls	r3, r3, #16
 80016c8:	4313      	orrs	r3, r2
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 80016ca:	4930      	ldr	r1, [pc, #192]	@ (800178c <HAL_ADC_ConfigChannel+0x268>)
 80016cc:	680a      	ldr	r2, [r1, #0]
 80016ce:	4832      	ldr	r0, [pc, #200]	@ (8001798 <HAL_ADC_ConfigChannel+0x274>)
 80016d0:	4002      	ands	r2, r0
 80016d2:	4313      	orrs	r3, r2
 80016d4:	600b      	str	r3, [r1, #0]
          wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 80016d6:	4b31      	ldr	r3, [pc, #196]	@ (800179c <HAL_ADC_ConfigChannel+0x278>)
 80016d8:	6818      	ldr	r0, [r3, #0]
 80016da:	4931      	ldr	r1, [pc, #196]	@ (80017a0 <HAL_ADC_ConfigChannel+0x27c>)
 80016dc:	f7fe fd28 	bl	8000130 <__udivsi3>
 80016e0:	0043      	lsls	r3, r0, #1
 80016e2:	181b      	adds	r3, r3, r0
 80016e4:	009b      	lsls	r3, r3, #2
 80016e6:	3301      	adds	r3, #1
 80016e8:	9301      	str	r3, [sp, #4]
          while (wait_loop_index != 0UL)
 80016ea:	e002      	b.n	80016f2 <HAL_ADC_ConfigChannel+0x1ce>
            wait_loop_index--;
 80016ec:	9b01      	ldr	r3, [sp, #4]
 80016ee:	3b01      	subs	r3, #1
 80016f0:	9301      	str	r3, [sp, #4]
          while (wait_loop_index != 0UL)
 80016f2:	9b01      	ldr	r3, [sp, #4]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d1f9      	bne.n	80016ec <HAL_ADC_ConfigChannel+0x1c8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80016f8:	2000      	movs	r0, #0
 80016fa:	e72d      	b.n	8001558 <HAL_ADC_ConfigChannel+0x34>
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80016fc:	0249      	lsls	r1, r1, #9
 80016fe:	d43c      	bmi.n	800177a <HAL_ADC_ConfigChannel+0x256>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001700:	2380      	movs	r3, #128	@ 0x80
 8001702:	03db      	lsls	r3, r3, #15
 8001704:	4313      	orrs	r3, r2
 8001706:	4921      	ldr	r1, [pc, #132]	@ (800178c <HAL_ADC_ConfigChannel+0x268>)
 8001708:	680a      	ldr	r2, [r1, #0]
 800170a:	4823      	ldr	r0, [pc, #140]	@ (8001798 <HAL_ADC_ConfigChannel+0x274>)
 800170c:	4002      	ands	r2, r0
 800170e:	4313      	orrs	r3, r2
 8001710:	600b      	str	r3, [r1, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001712:	2000      	movs	r0, #0
}
 8001714:	e720      	b.n	8001558 <HAL_ADC_ConfigChannel+0x34>
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001716:	2380      	movs	r3, #128	@ 0x80
 8001718:	061b      	lsls	r3, r3, #24
 800171a:	429d      	cmp	r5, r3
 800171c:	d002      	beq.n	8001724 <HAL_ADC_ConfigChannel+0x200>
 800171e:	4b19      	ldr	r3, [pc, #100]	@ (8001784 <HAL_ADC_ConfigChannel+0x260>)
 8001720:	429d      	cmp	r5, r3
 8001722:	d105      	bne.n	8001730 <HAL_ADC_ConfigChannel+0x20c>
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, sConfig->Channel);
 8001724:	680b      	ldr	r3, [r1, #0]
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001726:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 8001728:	025b      	lsls	r3, r3, #9
 800172a:	0a5b      	lsrs	r3, r3, #9
 800172c:	439a      	bics	r2, r3
 800172e:	6282      	str	r2, [r0, #40]	@ 0x28
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001730:	680b      	ldr	r3, [r1, #0]
 8001732:	2b00      	cmp	r3, #0
 8001734:	db01      	blt.n	800173a <HAL_ADC_ConfigChannel+0x216>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001736:	2000      	movs	r0, #0
 8001738:	e70e      	b.n	8001558 <HAL_ADC_ConfigChannel+0x34>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN));
 800173a:	4a14      	ldr	r2, [pc, #80]	@ (800178c <HAL_ADC_ConfigChannel+0x268>)
 800173c:	6812      	ldr	r2, [r2, #0]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800173e:	4914      	ldr	r1, [pc, #80]	@ (8001790 <HAL_ADC_ConfigChannel+0x26c>)
 8001740:	428b      	cmp	r3, r1
 8001742:	d004      	beq.n	800174e <HAL_ADC_ConfigChannel+0x22a>
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8001744:	4913      	ldr	r1, [pc, #76]	@ (8001794 <HAL_ADC_ConfigChannel+0x270>)
 8001746:	428b      	cmp	r3, r1
 8001748:	d00c      	beq.n	8001764 <HAL_ADC_ConfigChannel+0x240>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800174a:	2000      	movs	r0, #0
 800174c:	e704      	b.n	8001558 <HAL_ADC_ConfigChannel+0x34>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800174e:	2380      	movs	r3, #128	@ 0x80
 8001750:	03db      	lsls	r3, r3, #15
 8001752:	401a      	ands	r2, r3
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 8001754:	490d      	ldr	r1, [pc, #52]	@ (800178c <HAL_ADC_ConfigChannel+0x268>)
 8001756:	680b      	ldr	r3, [r1, #0]
 8001758:	480f      	ldr	r0, [pc, #60]	@ (8001798 <HAL_ADC_ConfigChannel+0x274>)
 800175a:	4003      	ands	r3, r0
 800175c:	431a      	orrs	r2, r3
 800175e:	600a      	str	r2, [r1, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001760:	2000      	movs	r0, #0
}
 8001762:	e6f9      	b.n	8001558 <HAL_ADC_ConfigChannel+0x34>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001764:	2380      	movs	r3, #128	@ 0x80
 8001766:	041b      	lsls	r3, r3, #16
 8001768:	401a      	ands	r2, r3
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 800176a:	4908      	ldr	r1, [pc, #32]	@ (800178c <HAL_ADC_ConfigChannel+0x268>)
 800176c:	680b      	ldr	r3, [r1, #0]
 800176e:	480a      	ldr	r0, [pc, #40]	@ (8001798 <HAL_ADC_ConfigChannel+0x274>)
 8001770:	4003      	ands	r3, r0
 8001772:	431a      	orrs	r2, r3
 8001774:	600a      	str	r2, [r1, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001776:	2000      	movs	r0, #0
}
 8001778:	e6ee      	b.n	8001558 <HAL_ADC_ConfigChannel+0x34>
 800177a:	2000      	movs	r0, #0
 800177c:	e6ec      	b.n	8001558 <HAL_ADC_ConfigChannel+0x34>
  __HAL_LOCK(hadc);
 800177e:	2002      	movs	r0, #2
 8001780:	e6ed      	b.n	800155e <HAL_ADC_ConfigChannel+0x3a>
 8001782:	46c0      	nop			@ (mov r8, r8)
 8001784:	80000004 	.word	0x80000004
 8001788:	7fffff00 	.word	0x7fffff00
 800178c:	40012708 	.word	0x40012708
 8001790:	a4000200 	.word	0xa4000200
 8001794:	a8000400 	.word	0xa8000400
 8001798:	ff3fffff 	.word	0xff3fffff
 800179c:	20000004 	.word	0x20000004
 80017a0:	00030d40 	.word	0x00030d40

080017a4 <ADC_Enable>:
{
 80017a4:	b530      	push	{r4, r5, lr}
 80017a6:	b083      	sub	sp, #12
 80017a8:	0004      	movs	r4, r0
  __IO uint32_t wait_loop_index = 0UL;
 80017aa:	2300      	movs	r3, #0
 80017ac:	9301      	str	r3, [sp, #4]
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80017ae:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80017b0:	689a      	ldr	r2, [r3, #8]
 80017b2:	07d2      	lsls	r2, r2, #31
 80017b4:	d44d      	bmi.n	8001852 <ADC_Enable+0xae>
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80017b6:	6899      	ldr	r1, [r3, #8]
 80017b8:	4a27      	ldr	r2, [pc, #156]	@ (8001858 <ADC_Enable+0xb4>)
 80017ba:	4211      	tst	r1, r2
 80017bc:	d111      	bne.n	80017e2 <ADC_Enable+0x3e>
  MODIFY_REG(ADCx->CR,
 80017be:	689a      	ldr	r2, [r3, #8]
 80017c0:	4926      	ldr	r1, [pc, #152]	@ (800185c <ADC_Enable+0xb8>)
 80017c2:	400a      	ands	r2, r1
 80017c4:	2101      	movs	r1, #1
 80017c6:	430a      	orrs	r2, r1
 80017c8:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN));
 80017ca:	4b25      	ldr	r3, [pc, #148]	@ (8001860 <ADC_Enable+0xbc>)
 80017cc:	681b      	ldr	r3, [r3, #0]
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 80017ce:	021b      	lsls	r3, r3, #8
 80017d0:	d517      	bpl.n	8001802 <ADC_Enable+0x5e>
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80017d2:	4b24      	ldr	r3, [pc, #144]	@ (8001864 <ADC_Enable+0xc0>)
 80017d4:	6818      	ldr	r0, [r3, #0]
 80017d6:	4924      	ldr	r1, [pc, #144]	@ (8001868 <ADC_Enable+0xc4>)
 80017d8:	f7fe fcaa 	bl	8000130 <__udivsi3>
 80017dc:	3001      	adds	r0, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 80017de:	9001      	str	r0, [sp, #4]
      while (wait_loop_index != 0UL)
 80017e0:	e00c      	b.n	80017fc <ADC_Enable+0x58>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80017e2:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 80017e4:	2210      	movs	r2, #16
 80017e6:	4313      	orrs	r3, r2
 80017e8:	6583      	str	r3, [r0, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017ea:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 80017ec:	3a0f      	subs	r2, #15
 80017ee:	4313      	orrs	r3, r2
 80017f0:	65c3      	str	r3, [r0, #92]	@ 0x5c
      return HAL_ERROR;
 80017f2:	2001      	movs	r0, #1
 80017f4:	e02e      	b.n	8001854 <ADC_Enable+0xb0>
        wait_loop_index--;
 80017f6:	9b01      	ldr	r3, [sp, #4]
 80017f8:	3b01      	subs	r3, #1
 80017fa:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 80017fc:	9b01      	ldr	r3, [sp, #4]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d1f9      	bne.n	80017f6 <ADC_Enable+0x52>
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001802:	7e63      	ldrb	r3, [r4, #25]
 8001804:	2b01      	cmp	r3, #1
 8001806:	d101      	bne.n	800180c <ADC_Enable+0x68>
  return HAL_OK;
 8001808:	2000      	movs	r0, #0
 800180a:	e023      	b.n	8001854 <ADC_Enable+0xb0>
      tickstart = HAL_GetTick();
 800180c:	f7ff fcfc 	bl	8001208 <HAL_GetTick>
 8001810:	0005      	movs	r5, r0
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001812:	e004      	b.n	800181e <ADC_Enable+0x7a>
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001814:	f7ff fcf8 	bl	8001208 <HAL_GetTick>
 8001818:	1b40      	subs	r0, r0, r5
 800181a:	2802      	cmp	r0, #2
 800181c:	d80d      	bhi.n	800183a <ADC_Enable+0x96>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800181e:	6823      	ldr	r3, [r4, #0]
 8001820:	681a      	ldr	r2, [r3, #0]
 8001822:	07d2      	lsls	r2, r2, #31
 8001824:	d413      	bmi.n	800184e <ADC_Enable+0xaa>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001826:	689a      	ldr	r2, [r3, #8]
 8001828:	07d2      	lsls	r2, r2, #31
 800182a:	d4f3      	bmi.n	8001814 <ADC_Enable+0x70>
  MODIFY_REG(ADCx->CR,
 800182c:	689a      	ldr	r2, [r3, #8]
 800182e:	490b      	ldr	r1, [pc, #44]	@ (800185c <ADC_Enable+0xb8>)
 8001830:	400a      	ands	r2, r1
 8001832:	2101      	movs	r1, #1
 8001834:	430a      	orrs	r2, r1
 8001836:	609a      	str	r2, [r3, #8]
}
 8001838:	e7ec      	b.n	8001814 <ADC_Enable+0x70>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800183a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800183c:	2210      	movs	r2, #16
 800183e:	4313      	orrs	r3, r2
 8001840:	65a3      	str	r3, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001842:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8001844:	3a0f      	subs	r2, #15
 8001846:	4313      	orrs	r3, r2
 8001848:	65e3      	str	r3, [r4, #92]	@ 0x5c
          return HAL_ERROR;
 800184a:	2001      	movs	r0, #1
 800184c:	e002      	b.n	8001854 <ADC_Enable+0xb0>
  return HAL_OK;
 800184e:	2000      	movs	r0, #0
 8001850:	e000      	b.n	8001854 <ADC_Enable+0xb0>
 8001852:	2000      	movs	r0, #0
}
 8001854:	b003      	add	sp, #12
 8001856:	bd30      	pop	{r4, r5, pc}
 8001858:	80000017 	.word	0x80000017
 800185c:	7fffffe8 	.word	0x7fffffe8
 8001860:	40012708 	.word	0x40012708
 8001864:	20000004 	.word	0x20000004
 8001868:	00030d40 	.word	0x00030d40

0800186c <HAL_ADC_Start_DMA>:
{
 800186c:	b570      	push	{r4, r5, r6, lr}
 800186e:	0004      	movs	r4, r0
 8001870:	000d      	movs	r5, r1
 8001872:	0016      	movs	r6, r2
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001874:	6802      	ldr	r2, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001876:	6893      	ldr	r3, [r2, #8]
 8001878:	075b      	lsls	r3, r3, #29
 800187a:	d447      	bmi.n	800190c <HAL_ADC_Start_DMA+0xa0>
    __HAL_LOCK(hadc);
 800187c:	2354      	movs	r3, #84	@ 0x54
 800187e:	5cc3      	ldrb	r3, [r0, r3]
 8001880:	2b01      	cmp	r3, #1
 8001882:	d045      	beq.n	8001910 <HAL_ADC_Start_DMA+0xa4>
 8001884:	2301      	movs	r3, #1
 8001886:	2154      	movs	r1, #84	@ 0x54
 8001888:	5443      	strb	r3, [r0, r1]
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 800188a:	68d1      	ldr	r1, [r2, #12]
 800188c:	420b      	tst	r3, r1
 800188e:	d10d      	bne.n	80018ac <HAL_ADC_Start_DMA+0x40>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001890:	6893      	ldr	r3, [r2, #8]
 8001892:	07db      	lsls	r3, r3, #31
 8001894:	d505      	bpl.n	80018a2 <HAL_ADC_Start_DMA+0x36>
  MODIFY_REG(ADCx->CR,
 8001896:	6893      	ldr	r3, [r2, #8]
 8001898:	491e      	ldr	r1, [pc, #120]	@ (8001914 <HAL_ADC_Start_DMA+0xa8>)
 800189a:	400b      	ands	r3, r1
 800189c:	2102      	movs	r1, #2
 800189e:	430b      	orrs	r3, r1
 80018a0:	6093      	str	r3, [r2, #8]
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 80018a2:	6822      	ldr	r2, [r4, #0]
 80018a4:	68d3      	ldr	r3, [r2, #12]
 80018a6:	2101      	movs	r1, #1
 80018a8:	430b      	orrs	r3, r1
 80018aa:	60d3      	str	r3, [r2, #12]
    tmp_hal_status = ADC_Enable(hadc);
 80018ac:	0020      	movs	r0, r4
 80018ae:	f7ff ff79 	bl	80017a4 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 80018b2:	2800      	cmp	r0, #0
 80018b4:	d12b      	bne.n	800190e <HAL_ADC_Start_DMA+0xa2>
      ADC_STATE_CLR_SET(hadc->State,
 80018b6:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 80018b8:	4b17      	ldr	r3, [pc, #92]	@ (8001918 <HAL_ADC_Start_DMA+0xac>)
 80018ba:	401a      	ands	r2, r3
 80018bc:	2380      	movs	r3, #128	@ 0x80
 80018be:	005b      	lsls	r3, r3, #1
 80018c0:	4313      	orrs	r3, r2
 80018c2:	65a3      	str	r3, [r4, #88]	@ 0x58
      ADC_CLEAR_ERRORCODE(hadc);
 80018c4:	2300      	movs	r3, #0
 80018c6:	65e3      	str	r3, [r4, #92]	@ 0x5c
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80018c8:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 80018ca:	4914      	ldr	r1, [pc, #80]	@ (800191c <HAL_ADC_Start_DMA+0xb0>)
 80018cc:	62d1      	str	r1, [r2, #44]	@ 0x2c
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80018ce:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 80018d0:	4913      	ldr	r1, [pc, #76]	@ (8001920 <HAL_ADC_Start_DMA+0xb4>)
 80018d2:	6311      	str	r1, [r2, #48]	@ 0x30
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80018d4:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 80018d6:	4913      	ldr	r1, [pc, #76]	@ (8001924 <HAL_ADC_Start_DMA+0xb8>)
 80018d8:	6351      	str	r1, [r2, #52]	@ 0x34
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80018da:	6822      	ldr	r2, [r4, #0]
 80018dc:	211c      	movs	r1, #28
 80018de:	6011      	str	r1, [r2, #0]
      __HAL_UNLOCK(hadc);
 80018e0:	2254      	movs	r2, #84	@ 0x54
 80018e2:	54a3      	strb	r3, [r4, r2]
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80018e4:	6822      	ldr	r2, [r4, #0]
 80018e6:	6853      	ldr	r3, [r2, #4]
 80018e8:	390c      	subs	r1, #12
 80018ea:	430b      	orrs	r3, r1
 80018ec:	6053      	str	r3, [r2, #4]
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80018ee:	6821      	ldr	r1, [r4, #0]
 80018f0:	3140      	adds	r1, #64	@ 0x40
 80018f2:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 80018f4:	0033      	movs	r3, r6
 80018f6:	002a      	movs	r2, r5
 80018f8:	f000 fa26 	bl	8001d48 <HAL_DMA_Start_IT>
      LL_ADC_REG_StartConversion(hadc->Instance);
 80018fc:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 80018fe:	6893      	ldr	r3, [r2, #8]
 8001900:	4904      	ldr	r1, [pc, #16]	@ (8001914 <HAL_ADC_Start_DMA+0xa8>)
 8001902:	400b      	ands	r3, r1
 8001904:	2104      	movs	r1, #4
 8001906:	430b      	orrs	r3, r1
 8001908:	6093      	str	r3, [r2, #8]
}
 800190a:	e000      	b.n	800190e <HAL_ADC_Start_DMA+0xa2>
    tmp_hal_status = HAL_BUSY;
 800190c:	2002      	movs	r0, #2
}
 800190e:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_LOCK(hadc);
 8001910:	2002      	movs	r0, #2
 8001912:	e7fc      	b.n	800190e <HAL_ADC_Start_DMA+0xa2>
 8001914:	7fffffe8 	.word	0x7fffffe8
 8001918:	fffff0fe 	.word	0xfffff0fe
 800191c:	080014a5 	.word	0x080014a5
 8001920:	0800147d 	.word	0x0800147d
 8001924:	08001489 	.word	0x08001489

08001928 <ADC_Disable>:
{
 8001928:	b570      	push	{r4, r5, r6, lr}
 800192a:	0004      	movs	r4, r0
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800192c:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800192e:	689a      	ldr	r2, [r3, #8]
 8001930:	2102      	movs	r1, #2
 8001932:	0008      	movs	r0, r1
 8001934:	4010      	ands	r0, r2
 8001936:	4211      	tst	r1, r2
 8001938:	d000      	beq.n	800193c <ADC_Disable+0x14>
 800193a:	2001      	movs	r0, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800193c:	689a      	ldr	r2, [r3, #8]
 800193e:	07d2      	lsls	r2, r2, #31
 8001940:	d531      	bpl.n	80019a6 <ADC_Disable+0x7e>
      && (tmp_adc_is_disable_on_going == 0UL)
 8001942:	2800      	cmp	r0, #0
 8001944:	d131      	bne.n	80019aa <ADC_Disable+0x82>
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8001946:	6899      	ldr	r1, [r3, #8]
 8001948:	2205      	movs	r2, #5
 800194a:	400a      	ands	r2, r1
 800194c:	2a01      	cmp	r2, #1
 800194e:	d009      	beq.n	8001964 <ADC_Disable+0x3c>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001950:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001952:	2210      	movs	r2, #16
 8001954:	4313      	orrs	r3, r2
 8001956:	65a3      	str	r3, [r4, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001958:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800195a:	3a0f      	subs	r2, #15
 800195c:	4313      	orrs	r3, r2
 800195e:	65e3      	str	r3, [r4, #92]	@ 0x5c
      return HAL_ERROR;
 8001960:	2001      	movs	r0, #1
 8001962:	e021      	b.n	80019a8 <ADC_Disable+0x80>
  MODIFY_REG(ADCx->CR,
 8001964:	689a      	ldr	r2, [r3, #8]
 8001966:	4912      	ldr	r1, [pc, #72]	@ (80019b0 <ADC_Disable+0x88>)
 8001968:	400a      	ands	r2, r1
 800196a:	2102      	movs	r1, #2
 800196c:	430a      	orrs	r2, r1
 800196e:	609a      	str	r2, [r3, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8001970:	6823      	ldr	r3, [r4, #0]
 8001972:	2203      	movs	r2, #3
 8001974:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8001976:	f7ff fc47 	bl	8001208 <HAL_GetTick>
 800197a:	0005      	movs	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800197c:	6823      	ldr	r3, [r4, #0]
 800197e:	689b      	ldr	r3, [r3, #8]
 8001980:	07db      	lsls	r3, r3, #31
 8001982:	d50e      	bpl.n	80019a2 <ADC_Disable+0x7a>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001984:	f7ff fc40 	bl	8001208 <HAL_GetTick>
 8001988:	1b40      	subs	r0, r0, r5
 800198a:	2802      	cmp	r0, #2
 800198c:	d9f6      	bls.n	800197c <ADC_Disable+0x54>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800198e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001990:	2210      	movs	r2, #16
 8001992:	4313      	orrs	r3, r2
 8001994:	65a3      	str	r3, [r4, #88]	@ 0x58
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001996:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8001998:	3a0f      	subs	r2, #15
 800199a:	4313      	orrs	r3, r2
 800199c:	65e3      	str	r3, [r4, #92]	@ 0x5c
        return HAL_ERROR;
 800199e:	2001      	movs	r0, #1
 80019a0:	e002      	b.n	80019a8 <ADC_Disable+0x80>
  return HAL_OK;
 80019a2:	2000      	movs	r0, #0
 80019a4:	e000      	b.n	80019a8 <ADC_Disable+0x80>
 80019a6:	2000      	movs	r0, #0
}
 80019a8:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 80019aa:	2000      	movs	r0, #0
 80019ac:	e7fc      	b.n	80019a8 <ADC_Disable+0x80>
 80019ae:	46c0      	nop			@ (mov r8, r8)
 80019b0:	7fffffe8 	.word	0x7fffffe8

080019b4 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 80019b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019b6:	b083      	sub	sp, #12
 80019b8:	0004      	movs	r4, r0
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80019ba:	2300      	movs	r3, #0
 80019bc:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80019be:	3354      	adds	r3, #84	@ 0x54
 80019c0:	5cc3      	ldrb	r3, [r0, r3]
 80019c2:	2b01      	cmp	r3, #1
 80019c4:	d100      	bne.n	80019c8 <HAL_ADCEx_Calibration_Start+0x14>
 80019c6:	e0a6      	b.n	8001b16 <HAL_ADCEx_Calibration_Start+0x162>
 80019c8:	2601      	movs	r6, #1
 80019ca:	2354      	movs	r3, #84	@ 0x54
 80019cc:	54c6      	strb	r6, [r0, r3]

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80019ce:	f7ff ffab 	bl	8001928 <ADC_Disable>
 80019d2:	0005      	movs	r5, r0

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80019d4:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80019d6:	689a      	ldr	r2, [r3, #8]
 80019d8:	0031      	movs	r1, r6
 80019da:	4011      	ands	r1, r2
 80019dc:	4216      	tst	r6, r2
 80019de:	d009      	beq.n	80019f4 <HAL_ADCEx_Calibration_Start+0x40>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80019e0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80019e2:	2210      	movs	r2, #16
 80019e4:	4313      	orrs	r3, r2
 80019e6:	65a3      	str	r3, [r4, #88]	@ 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80019e8:	2354      	movs	r3, #84	@ 0x54
 80019ea:	2200      	movs	r2, #0
 80019ec:	54e2      	strb	r2, [r4, r3]

  /* Return function status */
  return tmp_hal_status;
}
 80019ee:	0028      	movs	r0, r5
 80019f0:	b003      	add	sp, #12
 80019f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ADC_STATE_CLR_SET(hadc->State,
 80019f4:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 80019f6:	4849      	ldr	r0, [pc, #292]	@ (8001b1c <HAL_ADCEx_Calibration_Start+0x168>)
 80019f8:	4002      	ands	r2, r0
 80019fa:	3006      	adds	r0, #6
 80019fc:	30ff      	adds	r0, #255	@ 0xff
 80019fe:	4302      	orrs	r2, r0
 8001a00:	65a2      	str	r2, [r4, #88]	@ 0x58
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8001a02:	68de      	ldr	r6, [r3, #12]
 8001a04:	4a46      	ldr	r2, [pc, #280]	@ (8001b20 <HAL_ADCEx_Calibration_Start+0x16c>)
 8001a06:	4016      	ands	r6, r2
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8001a08:	68da      	ldr	r2, [r3, #12]
 8001a0a:	4846      	ldr	r0, [pc, #280]	@ (8001b24 <HAL_ADCEx_Calibration_Start+0x170>)
 8001a0c:	4002      	ands	r2, r0
 8001a0e:	60da      	str	r2, [r3, #12]
  uint32_t calibration_factor_accumulated = 0;
 8001a10:	0008      	movs	r0, r1
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8001a12:	e006      	b.n	8001a22 <HAL_ADCEx_Calibration_Start+0x6e>
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 8001a14:	22b4      	movs	r2, #180	@ 0xb4
 8001a16:	589a      	ldr	r2, [r3, r2]
 8001a18:	237f      	movs	r3, #127	@ 0x7f
 8001a1a:	4013      	ands	r3, r2
      calibration_factor_accumulated += (LL_ADC_GetCalibrationFactor(hadc->Instance) + 1UL);
 8001a1c:	3301      	adds	r3, #1
 8001a1e:	18c0      	adds	r0, r0, r3
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8001a20:	3101      	adds	r1, #1
 8001a22:	2907      	cmp	r1, #7
 8001a24:	d81d      	bhi.n	8001a62 <HAL_ADCEx_Calibration_Start+0xae>
      LL_ADC_StartCalibration(hadc->Instance);
 8001a26:	6827      	ldr	r7, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8001a28:	68ba      	ldr	r2, [r7, #8]
 8001a2a:	4b3f      	ldr	r3, [pc, #252]	@ (8001b28 <HAL_ADCEx_Calibration_Start+0x174>)
 8001a2c:	401a      	ands	r2, r3
 8001a2e:	3318      	adds	r3, #24
 8001a30:	4313      	orrs	r3, r2
 8001a32:	60bb      	str	r3, [r7, #8]
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8001a34:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8001a36:	689a      	ldr	r2, [r3, #8]
 8001a38:	2a00      	cmp	r2, #0
 8001a3a:	daeb      	bge.n	8001a14 <HAL_ADCEx_Calibration_Start+0x60>
        wait_loop_index++;
 8001a3c:	9b01      	ldr	r3, [sp, #4]
 8001a3e:	3301      	adds	r3, #1
 8001a40:	9301      	str	r3, [sp, #4]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8001a42:	9a01      	ldr	r2, [sp, #4]
 8001a44:	23ae      	movs	r3, #174	@ 0xae
 8001a46:	029b      	lsls	r3, r3, #10
 8001a48:	429a      	cmp	r2, r3
 8001a4a:	d3f3      	bcc.n	8001a34 <HAL_ADCEx_Calibration_Start+0x80>
          ADC_STATE_CLR_SET(hadc->State,
 8001a4c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001a4e:	2212      	movs	r2, #18
 8001a50:	4393      	bics	r3, r2
 8001a52:	3a02      	subs	r2, #2
 8001a54:	4313      	orrs	r3, r2
 8001a56:	65a3      	str	r3, [r4, #88]	@ 0x58
          __HAL_UNLOCK(hadc);
 8001a58:	2354      	movs	r3, #84	@ 0x54
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	54e2      	strb	r2, [r4, r3]
          return HAL_ERROR;
 8001a5e:	2501      	movs	r5, #1
 8001a60:	e7c5      	b.n	80019ee <HAL_ADCEx_Calibration_Start+0x3a>
    calibration_factor_accumulated += (calibration_index / 2UL);
 8001a62:	084b      	lsrs	r3, r1, #1
 8001a64:	1818      	adds	r0, r3, r0
    calibration_factor_accumulated /= calibration_index;
 8001a66:	f7fe fb63 	bl	8000130 <__udivsi3>
    LL_ADC_Enable(hadc->Instance);
 8001a6a:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8001a6c:	6893      	ldr	r3, [r2, #8]
 8001a6e:	492e      	ldr	r1, [pc, #184]	@ (8001b28 <HAL_ADCEx_Calibration_Start+0x174>)
 8001a70:	400b      	ands	r3, r1
 8001a72:	2101      	movs	r1, #1
 8001a74:	430b      	orrs	r3, r1
 8001a76:	6093      	str	r3, [r2, #8]
    if (LL_ADC_GetClock(hadc->Instance) == LL_ADC_CLOCK_ASYNC)
 8001a78:	6822      	ldr	r2, [r4, #0]
  return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_CKMODE));
 8001a7a:	6911      	ldr	r1, [r2, #16]
 8001a7c:	2380      	movs	r3, #128	@ 0x80
 8001a7e:	05db      	lsls	r3, r3, #23
 8001a80:	4299      	cmp	r1, r3
 8001a82:	d217      	bcs.n	8001ab4 <HAL_ADCEx_Calibration_Start+0x100>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_PRESC));
 8001a84:	4b29      	ldr	r3, [pc, #164]	@ (8001b2c <HAL_ADCEx_Calibration_Start+0x178>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	21f0      	movs	r1, #240	@ 0xf0
 8001a8a:	0389      	lsls	r1, r1, #14
 8001a8c:	400b      	ands	r3, r1
      if (adc_clk_async_presc >= LL_ADC_CLOCK_ASYNC_DIV16)
 8001a8e:	21e0      	movs	r1, #224	@ 0xe0
 8001a90:	0349      	lsls	r1, r1, #13
 8001a92:	428b      	cmp	r3, r1
 8001a94:	d30e      	bcc.n	8001ab4 <HAL_ADCEx_Calibration_Start+0x100>
        delay_cpu_cycles = (1UL << ((adc_clk_async_presc >> ADC_CCR_PRESC_Pos) - 3UL));
 8001a96:	0c9b      	lsrs	r3, r3, #18
 8001a98:	3b03      	subs	r3, #3
 8001a9a:	2101      	movs	r1, #1
 8001a9c:	4099      	lsls	r1, r3
 8001a9e:	9100      	str	r1, [sp, #0]
        delay_cpu_cycles >>= 1UL;
 8001aa0:	9b00      	ldr	r3, [sp, #0]
 8001aa2:	085b      	lsrs	r3, r3, #1
 8001aa4:	9300      	str	r3, [sp, #0]
        while (delay_cpu_cycles != 0UL)
 8001aa6:	e002      	b.n	8001aae <HAL_ADCEx_Calibration_Start+0xfa>
          delay_cpu_cycles--;
 8001aa8:	9b00      	ldr	r3, [sp, #0]
 8001aaa:	3b01      	subs	r3, #1
 8001aac:	9300      	str	r3, [sp, #0]
        while (delay_cpu_cycles != 0UL)
 8001aae:	9b00      	ldr	r3, [sp, #0]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d1f9      	bne.n	8001aa8 <HAL_ADCEx_Calibration_Start+0xf4>
  MODIFY_REG(ADCx->CALFACT,
 8001ab4:	21b4      	movs	r1, #180	@ 0xb4
 8001ab6:	5853      	ldr	r3, [r2, r1]
 8001ab8:	277f      	movs	r7, #127	@ 0x7f
 8001aba:	43bb      	bics	r3, r7
 8001abc:	4318      	orrs	r0, r3
 8001abe:	5050      	str	r0, [r2, r1]
    LL_ADC_Disable(hadc->Instance);
 8001ac0:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8001ac2:	6893      	ldr	r3, [r2, #8]
 8001ac4:	4918      	ldr	r1, [pc, #96]	@ (8001b28 <HAL_ADCEx_Calibration_Start+0x174>)
 8001ac6:	400b      	ands	r3, r1
 8001ac8:	2102      	movs	r1, #2
 8001aca:	430b      	orrs	r3, r1
 8001acc:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 8001ace:	f7ff fb9b 	bl	8001208 <HAL_GetTick>
 8001ad2:	0007      	movs	r7, r0
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8001ad4:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001ad6:	689a      	ldr	r2, [r3, #8]
 8001ad8:	07d2      	lsls	r2, r2, #31
 8001ada:	d409      	bmi.n	8001af0 <HAL_ADCEx_Calibration_Start+0x13c>
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 8001adc:	68da      	ldr	r2, [r3, #12]
 8001ade:	4332      	orrs	r2, r6
 8001ae0:	60da      	str	r2, [r3, #12]
    ADC_STATE_CLR_SET(hadc->State,
 8001ae2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001ae4:	2203      	movs	r2, #3
 8001ae6:	4393      	bics	r3, r2
 8001ae8:	3a02      	subs	r2, #2
 8001aea:	4313      	orrs	r3, r2
 8001aec:	65a3      	str	r3, [r4, #88]	@ 0x58
 8001aee:	e77b      	b.n	80019e8 <HAL_ADCEx_Calibration_Start+0x34>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001af0:	f7ff fb8a 	bl	8001208 <HAL_GetTick>
 8001af4:	1bc0      	subs	r0, r0, r7
 8001af6:	2802      	cmp	r0, #2
 8001af8:	d9ec      	bls.n	8001ad4 <HAL_ADCEx_Calibration_Start+0x120>
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8001afa:	6823      	ldr	r3, [r4, #0]
 8001afc:	689b      	ldr	r3, [r3, #8]
 8001afe:	07db      	lsls	r3, r3, #31
 8001b00:	d5e8      	bpl.n	8001ad4 <HAL_ADCEx_Calibration_Start+0x120>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b02:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001b04:	2210      	movs	r2, #16
 8001b06:	4313      	orrs	r3, r2
 8001b08:	65a3      	str	r3, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b0a:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8001b0c:	3a0f      	subs	r2, #15
 8001b0e:	4313      	orrs	r3, r2
 8001b10:	65e3      	str	r3, [r4, #92]	@ 0x5c
          return HAL_ERROR;
 8001b12:	2501      	movs	r5, #1
 8001b14:	e76b      	b.n	80019ee <HAL_ADCEx_Calibration_Start+0x3a>
  __HAL_LOCK(hadc);
 8001b16:	2502      	movs	r5, #2
 8001b18:	e769      	b.n	80019ee <HAL_ADCEx_Calibration_Start+0x3a>
 8001b1a:	46c0      	nop			@ (mov r8, r8)
 8001b1c:	fffffefd 	.word	0xfffffefd
 8001b20:	00008003 	.word	0x00008003
 8001b24:	ffff7ffc 	.word	0xffff7ffc
 8001b28:	7fffffe8 	.word	0x7fffffe8
 8001b2c:	40012708 	.word	0x40012708

08001b30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b30:	b570      	push	{r4, r5, r6, lr}
  if ((int32_t)(IRQn) >= 0)
 8001b32:	2800      	cmp	r0, #0
 8001b34:	db11      	blt.n	8001b5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b36:	0883      	lsrs	r3, r0, #2
 8001b38:	4d13      	ldr	r5, [pc, #76]	@ (8001b88 <__NVIC_SetPriority+0x58>)
 8001b3a:	33c0      	adds	r3, #192	@ 0xc0
 8001b3c:	009b      	lsls	r3, r3, #2
 8001b3e:	595c      	ldr	r4, [r3, r5]
 8001b40:	2203      	movs	r2, #3
 8001b42:	4010      	ands	r0, r2
 8001b44:	00c0      	lsls	r0, r0, #3
 8001b46:	32fc      	adds	r2, #252	@ 0xfc
 8001b48:	0016      	movs	r6, r2
 8001b4a:	4086      	lsls	r6, r0
 8001b4c:	43b4      	bics	r4, r6
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001b4e:	0189      	lsls	r1, r1, #6
 8001b50:	400a      	ands	r2, r1
 8001b52:	4082      	lsls	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b54:	4322      	orrs	r2, r4
 8001b56:	515a      	str	r2, [r3, r5]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001b58:	bd70      	pop	{r4, r5, r6, pc}
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b5a:	230f      	movs	r3, #15
 8001b5c:	4003      	ands	r3, r0
 8001b5e:	3b08      	subs	r3, #8
 8001b60:	089b      	lsrs	r3, r3, #2
 8001b62:	3306      	adds	r3, #6
 8001b64:	009b      	lsls	r3, r3, #2
 8001b66:	4a09      	ldr	r2, [pc, #36]	@ (8001b8c <__NVIC_SetPriority+0x5c>)
 8001b68:	4694      	mov	ip, r2
 8001b6a:	4463      	add	r3, ip
 8001b6c:	685c      	ldr	r4, [r3, #4]
 8001b6e:	2203      	movs	r2, #3
 8001b70:	4010      	ands	r0, r2
 8001b72:	00c0      	lsls	r0, r0, #3
 8001b74:	32fc      	adds	r2, #252	@ 0xfc
 8001b76:	0015      	movs	r5, r2
 8001b78:	4085      	lsls	r5, r0
 8001b7a:	43ac      	bics	r4, r5
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001b7c:	0189      	lsls	r1, r1, #6
 8001b7e:	400a      	ands	r2, r1
 8001b80:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b82:	4322      	orrs	r2, r4
 8001b84:	605a      	str	r2, [r3, #4]
}
 8001b86:	e7e7      	b.n	8001b58 <__NVIC_SetPriority+0x28>
 8001b88:	e000e100 	.word	0xe000e100
 8001b8c:	e000ed00 	.word	0xe000ed00

08001b90 <SysTick_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b90:	3801      	subs	r0, #1
 8001b92:	2380      	movs	r3, #128	@ 0x80
 8001b94:	045b      	lsls	r3, r3, #17
 8001b96:	4298      	cmp	r0, r3
 8001b98:	d20f      	bcs.n	8001bba <SysTick_Config+0x2a>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b9a:	4a09      	ldr	r2, [pc, #36]	@ (8001bc0 <SysTick_Config+0x30>)
 8001b9c:	6050      	str	r0, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b9e:	4809      	ldr	r0, [pc, #36]	@ (8001bc4 <SysTick_Config+0x34>)
 8001ba0:	6a03      	ldr	r3, [r0, #32]
 8001ba2:	021b      	lsls	r3, r3, #8
 8001ba4:	0a1b      	lsrs	r3, r3, #8
 8001ba6:	21c0      	movs	r1, #192	@ 0xc0
 8001ba8:	0609      	lsls	r1, r1, #24
 8001baa:	430b      	orrs	r3, r1
 8001bac:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bae:	2300      	movs	r3, #0
 8001bb0:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bb2:	3307      	adds	r3, #7
 8001bb4:	6013      	str	r3, [r2, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001bb6:	2000      	movs	r0, #0
}
 8001bb8:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001bba:	2001      	movs	r0, #1
 8001bbc:	e7fc      	b.n	8001bb8 <SysTick_Config+0x28>
 8001bbe:	46c0      	nop			@ (mov r8, r8)
 8001bc0:	e000e010 	.word	0xe000e010
 8001bc4:	e000ed00 	.word	0xe000ed00

08001bc8 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bc8:	b510      	push	{r4, lr}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001bca:	f7ff ffb1 	bl	8001b30 <__NVIC_SetPriority>
}
 8001bce:	bd10      	pop	{r4, pc}

08001bd0 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001bd0:	2800      	cmp	r0, #0
 8001bd2:	db05      	blt.n	8001be0 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001bd4:	221f      	movs	r2, #31
 8001bd6:	4002      	ands	r2, r0
 8001bd8:	2301      	movs	r3, #1
 8001bda:	4093      	lsls	r3, r2
 8001bdc:	4a01      	ldr	r2, [pc, #4]	@ (8001be4 <HAL_NVIC_EnableIRQ+0x14>)
 8001bde:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001be0:	4770      	bx	lr
 8001be2:	46c0      	nop			@ (mov r8, r8)
 8001be4:	e000e100 	.word	0xe000e100

08001be8 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001be8:	b510      	push	{r4, lr}
  return SysTick_Config(TicksNumb);
 8001bea:	f7ff ffd1 	bl	8001b90 <SysTick_Config>
}
 8001bee:	bd10      	pop	{r4, pc}

08001bf0 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001bf0:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001bf2:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 8001bf4:	6cc5      	ldr	r5, [r0, #76]	@ 0x4c
 8001bf6:	6065      	str	r5, [r4, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8001bf8:	6d04      	ldr	r4, [r0, #80]	@ 0x50
 8001bfa:	2c00      	cmp	r4, #0
 8001bfc:	d002      	beq.n	8001c04 <DMA_SetConfig+0x14>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001bfe:	6d44      	ldr	r4, [r0, #84]	@ 0x54
 8001c00:	6d85      	ldr	r5, [r0, #88]	@ 0x58
 8001c02:	6065      	str	r5, [r4, #4]
  }

  /* Clear all flags */
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1cU)));
 8001c04:	4f0b      	ldr	r7, [pc, #44]	@ (8001c34 <DMA_SetConfig+0x44>)
 8001c06:	687c      	ldr	r4, [r7, #4]
 8001c08:	6c05      	ldr	r5, [r0, #64]	@ 0x40
 8001c0a:	261c      	movs	r6, #28
 8001c0c:	402e      	ands	r6, r5
 8001c0e:	2501      	movs	r5, #1
 8001c10:	40b5      	lsls	r5, r6
 8001c12:	432c      	orrs	r4, r5
 8001c14:	607c      	str	r4, [r7, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001c16:	6804      	ldr	r4, [r0, #0]
 8001c18:	6063      	str	r3, [r4, #4]

  /* Peripheral to Memory */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001c1a:	6883      	ldr	r3, [r0, #8]
 8001c1c:	2b10      	cmp	r3, #16
 8001c1e:	d004      	beq.n	8001c2a <DMA_SetConfig+0x3a>
  }
  /* Memory to Peripheral */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8001c20:	6803      	ldr	r3, [r0, #0]
 8001c22:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8001c24:	6803      	ldr	r3, [r0, #0]
 8001c26:	60da      	str	r2, [r3, #12]
  }
}
 8001c28:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdma->Instance->CPAR = DstAddress;
 8001c2a:	6803      	ldr	r3, [r0, #0]
 8001c2c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 8001c2e:	6803      	ldr	r3, [r0, #0]
 8001c30:	60d9      	str	r1, [r3, #12]
 8001c32:	e7f9      	b.n	8001c28 <DMA_SetConfig+0x38>
 8001c34:	40020000 	.word	0x40020000

08001c38 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001c38:	b510      	push	{r4, lr}
 8001c3a:	0004      	movs	r4, r0
  uint32_t channel_number;

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001c3c:	6803      	ldr	r3, [r0, #0]
 8001c3e:	20ff      	movs	r0, #255	@ 0xff
 8001c40:	4018      	ands	r0, r3
 8001c42:	3808      	subs	r0, #8
 8001c44:	2114      	movs	r1, #20
 8001c46:	f7fe fa73 	bl	8000130 <__udivsi3>
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
                                                             ((hdma->ChannelIndex >> 2U) * \
 8001c4a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001c4c:	089b      	lsrs	r3, r3, #2
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
 8001c4e:	4a06      	ldr	r2, [pc, #24]	@ (8001c68 <DMA_CalcDMAMUXChannelBaseAndMask+0x30>)
 8001c50:	4694      	mov	ip, r2
 8001c52:	4463      	add	r3, ip
 8001c54:	009b      	lsls	r3, r3, #2
 8001c56:	6463      	str	r3, [r4, #68]	@ 0x44
                                                              ((uint32_t)DMAMUX1_Channel1 - \
                                                               (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001c58:	4b04      	ldr	r3, [pc, #16]	@ (8001c6c <DMA_CalcDMAMUXChannelBaseAndMask+0x34>)
 8001c5a:	64a3      	str	r3, [r4, #72]	@ 0x48
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1cU);
 8001c5c:	231c      	movs	r3, #28
 8001c5e:	4018      	ands	r0, r3
 8001c60:	3b1b      	subs	r3, #27
 8001c62:	4083      	lsls	r3, r0
 8001c64:	64e3      	str	r3, [r4, #76]	@ 0x4c
}
 8001c66:	bd10      	pop	{r4, pc}
 8001c68:	10008200 	.word	0x10008200
 8001c6c:	40020880 	.word	0x40020880

08001c70 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001c70:	6842      	ldr	r2, [r0, #4]
 8001c72:	23ff      	movs	r3, #255	@ 0xff
 8001c74:	4013      	ands	r3, r2

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + \
 8001c76:	4a06      	ldr	r2, [pc, #24]	@ (8001c90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x20>)
 8001c78:	189a      	adds	r2, r3, r2
 8001c7a:	0092      	lsls	r2, r2, #2
 8001c7c:	6502      	str	r2, [r0, #80]	@ 0x50
                                                                    ((request - 1U) * 4U)));

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001c7e:	4a05      	ldr	r2, [pc, #20]	@ (8001c94 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x24>)
 8001c80:	6542      	str	r2, [r0, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to 4, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8001c82:	3b01      	subs	r3, #1
 8001c84:	2203      	movs	r2, #3
 8001c86:	401a      	ands	r2, r3
 8001c88:	2301      	movs	r3, #1
 8001c8a:	4093      	lsls	r3, r2
 8001c8c:	6583      	str	r3, [r0, #88]	@ 0x58
}
 8001c8e:	4770      	bx	lr
 8001c90:	1000823f 	.word	0x1000823f
 8001c94:	40020940 	.word	0x40020940

08001c98 <HAL_DMA_Init>:
{
 8001c98:	b570      	push	{r4, r5, r6, lr}
 8001c9a:	1e04      	subs	r4, r0, #0
  if (hdma == NULL)
 8001c9c:	d04d      	beq.n	8001d3a <HAL_DMA_Init+0xa2>
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 8001c9e:	6805      	ldr	r5, [r0, #0]
 8001ca0:	4b27      	ldr	r3, [pc, #156]	@ (8001d40 <HAL_DMA_Init+0xa8>)
 8001ca2:	18e8      	adds	r0, r5, r3
 8001ca4:	2114      	movs	r1, #20
 8001ca6:	f7fe fa43 	bl	8000130 <__udivsi3>
                                                                                (uint32_t)DMA1_Channel1)) << 2U;
 8001caa:	0080      	lsls	r0, r0, #2
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 8001cac:	6420      	str	r0, [r4, #64]	@ 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 8001cae:	2325      	movs	r3, #37	@ 0x25
 8001cb0:	2202      	movs	r2, #2
 8001cb2:	54e2      	strb	r2, [r4, r3]
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001cb4:	682b      	ldr	r3, [r5, #0]
 8001cb6:	4a23      	ldr	r2, [pc, #140]	@ (8001d44 <HAL_DMA_Init+0xac>)
 8001cb8:	4013      	ands	r3, r2
 8001cba:	602b      	str	r3, [r5, #0]
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8001cbc:	6821      	ldr	r1, [r4, #0]
 8001cbe:	680a      	ldr	r2, [r1, #0]
 8001cc0:	68a3      	ldr	r3, [r4, #8]
 8001cc2:	68e0      	ldr	r0, [r4, #12]
 8001cc4:	4303      	orrs	r3, r0
 8001cc6:	6920      	ldr	r0, [r4, #16]
 8001cc8:	4303      	orrs	r3, r0
 8001cca:	6960      	ldr	r0, [r4, #20]
 8001ccc:	4303      	orrs	r3, r0
 8001cce:	69a0      	ldr	r0, [r4, #24]
 8001cd0:	4303      	orrs	r3, r0
 8001cd2:	69e0      	ldr	r0, [r4, #28]
 8001cd4:	4303      	orrs	r3, r0
 8001cd6:	6a20      	ldr	r0, [r4, #32]
 8001cd8:	4303      	orrs	r3, r0
 8001cda:	4313      	orrs	r3, r2
 8001cdc:	600b      	str	r3, [r1, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001cde:	0020      	movs	r0, r4
 8001ce0:	f7ff ffaa 	bl	8001c38 <DMA_CalcDMAMUXChannelBaseAndMask>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001ce4:	68a2      	ldr	r2, [r4, #8]
 8001ce6:	2380      	movs	r3, #128	@ 0x80
 8001ce8:	01db      	lsls	r3, r3, #7
 8001cea:	429a      	cmp	r2, r3
 8001cec:	d018      	beq.n	8001d20 <HAL_DMA_Init+0x88>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001cee:	6861      	ldr	r1, [r4, #4]
 8001cf0:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8001cf2:	23ff      	movs	r3, #255	@ 0xff
 8001cf4:	400b      	ands	r3, r1
 8001cf6:	6013      	str	r3, [r2, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001cf8:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8001cfa:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
 8001cfc:	605a      	str	r2, [r3, #4]
  if (((hdma->Init.Request > 0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001cfe:	6863      	ldr	r3, [r4, #4]
 8001d00:	3b01      	subs	r3, #1
 8001d02:	2b03      	cmp	r3, #3
 8001d04:	d90f      	bls.n	8001d26 <HAL_DMA_Init+0x8e>
    hdma->DMAmuxRequestGen = 0U;
 8001d06:	2300      	movs	r3, #0
 8001d08:	6523      	str	r3, [r4, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8001d0a:	6563      	str	r3, [r4, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001d0c:	65a3      	str	r3, [r4, #88]	@ 0x58
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	63e3      	str	r3, [r4, #60]	@ 0x3c
  hdma->State  = HAL_DMA_STATE_READY;
 8001d12:	2225      	movs	r2, #37	@ 0x25
 8001d14:	2101      	movs	r1, #1
 8001d16:	54a1      	strb	r1, [r4, r2]
  __HAL_UNLOCK(hdma);
 8001d18:	3a01      	subs	r2, #1
 8001d1a:	54a3      	strb	r3, [r4, r2]
  return HAL_OK;
 8001d1c:	2000      	movs	r0, #0
}
 8001d1e:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001d20:	2300      	movs	r3, #0
 8001d22:	6063      	str	r3, [r4, #4]
 8001d24:	e7e3      	b.n	8001cee <HAL_DMA_Init+0x56>
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001d26:	0020      	movs	r0, r4
 8001d28:	f7ff ffa2 	bl	8001c70 <DMA_CalcDMAMUXRequestGenBaseAndMask>
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001d2c:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8001d2e:	2200      	movs	r2, #0
 8001d30:	601a      	str	r2, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001d32:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001d34:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8001d36:	605a      	str	r2, [r3, #4]
 8001d38:	e7e9      	b.n	8001d0e <HAL_DMA_Init+0x76>
    return HAL_ERROR;
 8001d3a:	2001      	movs	r0, #1
 8001d3c:	e7ef      	b.n	8001d1e <HAL_DMA_Init+0x86>
 8001d3e:	46c0      	nop			@ (mov r8, r8)
 8001d40:	bffdfff8 	.word	0xbffdfff8
 8001d44:	ffff800f 	.word	0xffff800f

08001d48 <HAL_DMA_Start_IT>:
{
 8001d48:	b570      	push	{r4, r5, r6, lr}
 8001d4a:	0004      	movs	r4, r0
  __HAL_LOCK(hdma);
 8001d4c:	2024      	movs	r0, #36	@ 0x24
 8001d4e:	5c20      	ldrb	r0, [r4, r0]
 8001d50:	2801      	cmp	r0, #1
 8001d52:	d046      	beq.n	8001de2 <HAL_DMA_Start_IT+0x9a>
 8001d54:	2024      	movs	r0, #36	@ 0x24
 8001d56:	2501      	movs	r5, #1
 8001d58:	5425      	strb	r5, [r4, r0]
  if (HAL_DMA_STATE_READY == hdma->State)
 8001d5a:	3001      	adds	r0, #1
 8001d5c:	5c20      	ldrb	r0, [r4, r0]
 8001d5e:	2801      	cmp	r0, #1
 8001d60:	d007      	beq.n	8001d72 <HAL_DMA_Start_IT+0x2a>
    __HAL_UNLOCK(hdma);
 8001d62:	2324      	movs	r3, #36	@ 0x24
 8001d64:	2200      	movs	r2, #0
 8001d66:	54e2      	strb	r2, [r4, r3]
    status = HAL_BUSY;
 8001d68:	2002      	movs	r0, #2
  __HAL_UNLOCK(hdma);
 8001d6a:	2324      	movs	r3, #36	@ 0x24
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	54e2      	strb	r2, [r4, r3]
}
 8001d70:	bd70      	pop	{r4, r5, r6, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8001d72:	3024      	adds	r0, #36	@ 0x24
 8001d74:	3501      	adds	r5, #1
 8001d76:	5425      	strb	r5, [r4, r0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d78:	2000      	movs	r0, #0
 8001d7a:	63e0      	str	r0, [r4, #60]	@ 0x3c
    __HAL_DMA_DISABLE(hdma);
 8001d7c:	6825      	ldr	r5, [r4, #0]
 8001d7e:	6828      	ldr	r0, [r5, #0]
 8001d80:	2601      	movs	r6, #1
 8001d82:	43b0      	bics	r0, r6
 8001d84:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001d86:	0020      	movs	r0, r4
 8001d88:	f7ff ff32 	bl	8001bf0 <DMA_SetConfig>
    if (NULL != hdma->XferHalfCpltCallback)
 8001d8c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d01c      	beq.n	8001dcc <HAL_DMA_Start_IT+0x84>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d92:	6822      	ldr	r2, [r4, #0]
 8001d94:	6813      	ldr	r3, [r2, #0]
 8001d96:	210e      	movs	r1, #14
 8001d98:	430b      	orrs	r3, r1
 8001d9a:	6013      	str	r3, [r2, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001d9c:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8001d9e:	6813      	ldr	r3, [r2, #0]
 8001da0:	03db      	lsls	r3, r3, #15
 8001da2:	d504      	bpl.n	8001dae <HAL_DMA_Start_IT+0x66>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001da4:	6811      	ldr	r1, [r2, #0]
 8001da6:	2380      	movs	r3, #128	@ 0x80
 8001da8:	005b      	lsls	r3, r3, #1
 8001daa:	430b      	orrs	r3, r1
 8001dac:	6013      	str	r3, [r2, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 8001dae:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d004      	beq.n	8001dbe <HAL_DMA_Start_IT+0x76>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001db4:	6819      	ldr	r1, [r3, #0]
 8001db6:	2280      	movs	r2, #128	@ 0x80
 8001db8:	0052      	lsls	r2, r2, #1
 8001dba:	430a      	orrs	r2, r1
 8001dbc:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 8001dbe:	6822      	ldr	r2, [r4, #0]
 8001dc0:	6813      	ldr	r3, [r2, #0]
 8001dc2:	2101      	movs	r1, #1
 8001dc4:	430b      	orrs	r3, r1
 8001dc6:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001dc8:	2000      	movs	r0, #0
 8001dca:	e7ce      	b.n	8001d6a <HAL_DMA_Start_IT+0x22>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001dcc:	6822      	ldr	r2, [r4, #0]
 8001dce:	6813      	ldr	r3, [r2, #0]
 8001dd0:	2104      	movs	r1, #4
 8001dd2:	438b      	bics	r3, r1
 8001dd4:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001dd6:	6822      	ldr	r2, [r4, #0]
 8001dd8:	6813      	ldr	r3, [r2, #0]
 8001dda:	3106      	adds	r1, #6
 8001ddc:	430b      	orrs	r3, r1
 8001dde:	6013      	str	r3, [r2, #0]
 8001de0:	e7dc      	b.n	8001d9c <HAL_DMA_Start_IT+0x54>
  __HAL_LOCK(hdma);
 8001de2:	2002      	movs	r0, #2
 8001de4:	e7c4      	b.n	8001d70 <HAL_DMA_Start_IT+0x28>
	...

08001de8 <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8001de8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001dea:	46d6      	mov	lr, sl
 8001dec:	464f      	mov	r7, r9
 8001dee:	4646      	mov	r6, r8
 8001df0:	b5c0      	push	{r6, r7, lr}
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8001df2:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001df4:	e03b      	b.n	8001e6e <HAL_GPIO_Init+0x86>
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        tmp = EXTI->EXTICR[position >> 2U];
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001df6:	2505      	movs	r5, #5
 8001df8:	e000      	b.n	8001dfc <HAL_GPIO_Init+0x14>
 8001dfa:	2500      	movs	r5, #0
 8001dfc:	40a5      	lsls	r5, r4
 8001dfe:	002c      	movs	r4, r5
 8001e00:	433c      	orrs	r4, r7
        EXTI->EXTICR[position >> 2U] = tmp;
 8001e02:	4d63      	ldr	r5, [pc, #396]	@ (8001f90 <HAL_GPIO_Init+0x1a8>)
 8001e04:	3218      	adds	r2, #24
 8001e06:	0092      	lsls	r2, r2, #2
 8001e08:	5154      	str	r4, [r2, r5]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 8001e0a:	2280      	movs	r2, #128	@ 0x80
 8001e0c:	58af      	ldr	r7, [r5, r2]
        tmp &= ~((uint32_t)iocurrent);
 8001e0e:	464a      	mov	r2, r9
 8001e10:	43d2      	mvns	r2, r2
 8001e12:	003d      	movs	r5, r7
 8001e14:	464c      	mov	r4, r9
 8001e16:	43a5      	bics	r5, r4
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e18:	684c      	ldr	r4, [r1, #4]
 8001e1a:	03e4      	lsls	r4, r4, #15
 8001e1c:	d502      	bpl.n	8001e24 <HAL_GPIO_Init+0x3c>
        {
          tmp |= iocurrent;
 8001e1e:	003d      	movs	r5, r7
 8001e20:	464c      	mov	r4, r9
 8001e22:	4325      	orrs	r5, r4
        }
        EXTI->IMR1 = tmp;
 8001e24:	4c5a      	ldr	r4, [pc, #360]	@ (8001f90 <HAL_GPIO_Init+0x1a8>)
 8001e26:	2780      	movs	r7, #128	@ 0x80
 8001e28:	51e5      	str	r5, [r4, r7]

        tmp = EXTI->EMR1;
 8001e2a:	2584      	movs	r5, #132	@ 0x84
 8001e2c:	5967      	ldr	r7, [r4, r5]
        tmp &= ~((uint32_t)iocurrent);
 8001e2e:	003d      	movs	r5, r7
 8001e30:	4015      	ands	r5, r2
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001e32:	684c      	ldr	r4, [r1, #4]
 8001e34:	03a4      	lsls	r4, r4, #14
 8001e36:	d502      	bpl.n	8001e3e <HAL_GPIO_Init+0x56>
        {
          tmp |= iocurrent;
 8001e38:	003d      	movs	r5, r7
 8001e3a:	464c      	mov	r4, r9
 8001e3c:	4325      	orrs	r5, r4
        }
        EXTI->EMR1 = tmp;
 8001e3e:	4c54      	ldr	r4, [pc, #336]	@ (8001f90 <HAL_GPIO_Init+0x1a8>)
 8001e40:	2784      	movs	r7, #132	@ 0x84
 8001e42:	51e5      	str	r5, [r4, r7]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8001e44:	6827      	ldr	r7, [r4, #0]
        tmp &= ~((uint32_t)iocurrent);
 8001e46:	003d      	movs	r5, r7
 8001e48:	4015      	ands	r5, r2
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001e4a:	684c      	ldr	r4, [r1, #4]
 8001e4c:	02e4      	lsls	r4, r4, #11
 8001e4e:	d502      	bpl.n	8001e56 <HAL_GPIO_Init+0x6e>
        {
          tmp |= iocurrent;
 8001e50:	003d      	movs	r5, r7
 8001e52:	464c      	mov	r4, r9
 8001e54:	4325      	orrs	r5, r4
        }
        EXTI->RTSR1 = tmp;
 8001e56:	4c4e      	ldr	r4, [pc, #312]	@ (8001f90 <HAL_GPIO_Init+0x1a8>)
 8001e58:	6025      	str	r5, [r4, #0]

        tmp = EXTI->FTSR1;
 8001e5a:	6865      	ldr	r5, [r4, #4]
        tmp &= ~((uint32_t)iocurrent);
 8001e5c:	402a      	ands	r2, r5
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001e5e:	684c      	ldr	r4, [r1, #4]
 8001e60:	02a4      	lsls	r4, r4, #10
 8001e62:	d501      	bpl.n	8001e68 <HAL_GPIO_Init+0x80>
        {
          tmp |= iocurrent;
 8001e64:	464a      	mov	r2, r9
 8001e66:	432a      	orrs	r2, r5
        }
        EXTI->FTSR1 = tmp;
 8001e68:	4c49      	ldr	r4, [pc, #292]	@ (8001f90 <HAL_GPIO_Init+0x1a8>)
 8001e6a:	6062      	str	r2, [r4, #4]
      }
    }

    position++;
 8001e6c:	3301      	adds	r3, #1
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001e6e:	680c      	ldr	r4, [r1, #0]
 8001e70:	0022      	movs	r2, r4
 8001e72:	40da      	lsrs	r2, r3
 8001e74:	d100      	bne.n	8001e78 <HAL_GPIO_Init+0x90>
 8001e76:	e086      	b.n	8001f86 <HAL_GPIO_Init+0x19e>
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8001e78:	2201      	movs	r2, #1
 8001e7a:	409a      	lsls	r2, r3
 8001e7c:	0026      	movs	r6, r4
 8001e7e:	4016      	ands	r6, r2
 8001e80:	46b1      	mov	r9, r6
    if (iocurrent != 0U)
 8001e82:	4214      	tst	r4, r2
 8001e84:	d0f2      	beq.n	8001e6c <HAL_GPIO_Init+0x84>
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001e86:	684c      	ldr	r4, [r1, #4]
 8001e88:	2c02      	cmp	r4, #2
 8001e8a:	d001      	beq.n	8001e90 <HAL_GPIO_Init+0xa8>
 8001e8c:	2c12      	cmp	r4, #18
 8001e8e:	d118      	bne.n	8001ec2 <HAL_GPIO_Init+0xda>
        tmp = GPIOx->AFR[position >> 3U];
 8001e90:	08dd      	lsrs	r5, r3, #3
 8001e92:	3508      	adds	r5, #8
 8001e94:	00ad      	lsls	r5, r5, #2
 8001e96:	582c      	ldr	r4, [r5, r0]
 8001e98:	46a4      	mov	ip, r4
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 8001e9a:	2707      	movs	r7, #7
 8001e9c:	401f      	ands	r7, r3
 8001e9e:	00bf      	lsls	r7, r7, #2
 8001ea0:	240f      	movs	r4, #15
 8001ea2:	46a2      	mov	sl, r4
 8001ea4:	0026      	movs	r6, r4
 8001ea6:	40be      	lsls	r6, r7
 8001ea8:	46b0      	mov	r8, r6
 8001eaa:	4666      	mov	r6, ip
 8001eac:	4644      	mov	r4, r8
 8001eae:	43a6      	bics	r6, r4
 8001eb0:	46b4      	mov	ip, r6
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001eb2:	690c      	ldr	r4, [r1, #16]
 8001eb4:	4656      	mov	r6, sl
 8001eb6:	4026      	ands	r6, r4
 8001eb8:	0034      	movs	r4, r6
 8001eba:	40bc      	lsls	r4, r7
 8001ebc:	4666      	mov	r6, ip
 8001ebe:	4334      	orrs	r4, r6
        GPIOx->AFR[position >> 3U] = tmp;
 8001ec0:	502c      	str	r4, [r5, r0]
      tmp = GPIOx->MODER;
 8001ec2:	6804      	ldr	r4, [r0, #0]
 8001ec4:	46a4      	mov	ip, r4
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001ec6:	005d      	lsls	r5, r3, #1
 8001ec8:	2403      	movs	r4, #3
 8001eca:	46a2      	mov	sl, r4
 8001ecc:	0027      	movs	r7, r4
 8001ece:	40af      	lsls	r7, r5
 8001ed0:	46b8      	mov	r8, r7
 8001ed2:	43ff      	mvns	r7, r7
 8001ed4:	4666      	mov	r6, ip
 8001ed6:	4644      	mov	r4, r8
 8001ed8:	43a6      	bics	r6, r4
 8001eda:	46b4      	mov	ip, r6
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8001edc:	684c      	ldr	r4, [r1, #4]
 8001ede:	4656      	mov	r6, sl
 8001ee0:	4026      	ands	r6, r4
 8001ee2:	0034      	movs	r4, r6
 8001ee4:	40ac      	lsls	r4, r5
 8001ee6:	4666      	mov	r6, ip
 8001ee8:	4334      	orrs	r4, r6
      GPIOx->MODER = tmp;
 8001eea:	6004      	str	r4, [r0, #0]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001eec:	684c      	ldr	r4, [r1, #4]
 8001eee:	1e66      	subs	r6, r4, #1
 8001ef0:	2e01      	cmp	r6, #1
 8001ef2:	d903      	bls.n	8001efc <HAL_GPIO_Init+0x114>
 8001ef4:	2c11      	cmp	r4, #17
 8001ef6:	d001      	beq.n	8001efc <HAL_GPIO_Init+0x114>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001ef8:	2c12      	cmp	r4, #18
 8001efa:	d112      	bne.n	8001f22 <HAL_GPIO_Init+0x13a>
        tmp = GPIOx->OSPEEDR;
 8001efc:	6884      	ldr	r4, [r0, #8]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001efe:	403c      	ands	r4, r7
 8001f00:	46a4      	mov	ip, r4
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001f02:	68cc      	ldr	r4, [r1, #12]
 8001f04:	40ac      	lsls	r4, r5
 8001f06:	4666      	mov	r6, ip
 8001f08:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = tmp;
 8001f0a:	6084      	str	r4, [r0, #8]
        tmp = GPIOx->OTYPER;
 8001f0c:	6844      	ldr	r4, [r0, #4]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001f0e:	4394      	bics	r4, r2
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001f10:	684a      	ldr	r2, [r1, #4]
 8001f12:	0912      	lsrs	r2, r2, #4
 8001f14:	4694      	mov	ip, r2
 8001f16:	2201      	movs	r2, #1
 8001f18:	4666      	mov	r6, ip
 8001f1a:	4032      	ands	r2, r6
 8001f1c:	409a      	lsls	r2, r3
 8001f1e:	4322      	orrs	r2, r4
        GPIOx->OTYPER = tmp;
 8001f20:	6042      	str	r2, [r0, #4]
      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8001f22:	684a      	ldr	r2, [r1, #4]
 8001f24:	2a03      	cmp	r2, #3
 8001f26:	d005      	beq.n	8001f34 <HAL_GPIO_Init+0x14c>
        tmp = GPIOx->PUPDR;
 8001f28:	68c4      	ldr	r4, [r0, #12]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8001f2a:	403c      	ands	r4, r7
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8001f2c:	688a      	ldr	r2, [r1, #8]
 8001f2e:	40aa      	lsls	r2, r5
 8001f30:	4322      	orrs	r2, r4
        GPIOx->PUPDR = tmp;
 8001f32:	60c2      	str	r2, [r0, #12]
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001f34:	684a      	ldr	r2, [r1, #4]
 8001f36:	00d2      	lsls	r2, r2, #3
 8001f38:	d598      	bpl.n	8001e6c <HAL_GPIO_Init+0x84>
        tmp = EXTI->EXTICR[position >> 2U];
 8001f3a:	089a      	lsrs	r2, r3, #2
 8001f3c:	0014      	movs	r4, r2
 8001f3e:	3418      	adds	r4, #24
 8001f40:	00a4      	lsls	r4, r4, #2
 8001f42:	4d13      	ldr	r5, [pc, #76]	@ (8001f90 <HAL_GPIO_Init+0x1a8>)
 8001f44:	5967      	ldr	r7, [r4, r5]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001f46:	2403      	movs	r4, #3
 8001f48:	401c      	ands	r4, r3
 8001f4a:	00e4      	lsls	r4, r4, #3
 8001f4c:	250f      	movs	r5, #15
 8001f4e:	40a5      	lsls	r5, r4
 8001f50:	43af      	bics	r7, r5
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001f52:	25a0      	movs	r5, #160	@ 0xa0
 8001f54:	05ed      	lsls	r5, r5, #23
 8001f56:	42a8      	cmp	r0, r5
 8001f58:	d100      	bne.n	8001f5c <HAL_GPIO_Init+0x174>
 8001f5a:	e74e      	b.n	8001dfa <HAL_GPIO_Init+0x12>
 8001f5c:	4d0d      	ldr	r5, [pc, #52]	@ (8001f94 <HAL_GPIO_Init+0x1ac>)
 8001f5e:	42a8      	cmp	r0, r5
 8001f60:	d00b      	beq.n	8001f7a <HAL_GPIO_Init+0x192>
 8001f62:	4d0d      	ldr	r5, [pc, #52]	@ (8001f98 <HAL_GPIO_Init+0x1b0>)
 8001f64:	42a8      	cmp	r0, r5
 8001f66:	d00a      	beq.n	8001f7e <HAL_GPIO_Init+0x196>
 8001f68:	4d0c      	ldr	r5, [pc, #48]	@ (8001f9c <HAL_GPIO_Init+0x1b4>)
 8001f6a:	42a8      	cmp	r0, r5
 8001f6c:	d009      	beq.n	8001f82 <HAL_GPIO_Init+0x19a>
 8001f6e:	4d0c      	ldr	r5, [pc, #48]	@ (8001fa0 <HAL_GPIO_Init+0x1b8>)
 8001f70:	42a8      	cmp	r0, r5
 8001f72:	d100      	bne.n	8001f76 <HAL_GPIO_Init+0x18e>
 8001f74:	e73f      	b.n	8001df6 <HAL_GPIO_Init+0xe>
 8001f76:	2506      	movs	r5, #6
 8001f78:	e740      	b.n	8001dfc <HAL_GPIO_Init+0x14>
 8001f7a:	2501      	movs	r5, #1
 8001f7c:	e73e      	b.n	8001dfc <HAL_GPIO_Init+0x14>
 8001f7e:	2502      	movs	r5, #2
 8001f80:	e73c      	b.n	8001dfc <HAL_GPIO_Init+0x14>
 8001f82:	2503      	movs	r5, #3
 8001f84:	e73a      	b.n	8001dfc <HAL_GPIO_Init+0x14>
  }
}
 8001f86:	bce0      	pop	{r5, r6, r7}
 8001f88:	46ba      	mov	sl, r7
 8001f8a:	46b1      	mov	r9, r6
 8001f8c:	46a8      	mov	r8, r5
 8001f8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f90:	40021800 	.word	0x40021800
 8001f94:	50000400 	.word	0x50000400
 8001f98:	50000800 	.word	0x50000800
 8001f9c:	50000c00 	.word	0x50000c00
 8001fa0:	50001400 	.word	0x50001400

08001fa4 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001fa4:	4b14      	ldr	r3, [pc, #80]	@ (8001ff8 <HAL_RCC_GetSysClockFreq+0x54>)
 8001fa6:	689b      	ldr	r3, [r3, #8]
 8001fa8:	2238      	movs	r2, #56	@ 0x38
 8001faa:	421a      	tst	r2, r3
 8001fac:	d107      	bne.n	8001fbe <HAL_RCC_GetSysClockFreq+0x1a>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001fae:	4b12      	ldr	r3, [pc, #72]	@ (8001ff8 <HAL_RCC_GetSysClockFreq+0x54>)
 8001fb0:	681a      	ldr	r2, [r3, #0]
 8001fb2:	0ad2      	lsrs	r2, r2, #11
 8001fb4:	2307      	movs	r3, #7
 8001fb6:	4013      	ands	r3, r2

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001fb8:	4810      	ldr	r0, [pc, #64]	@ (8001ffc <HAL_RCC_GetSysClockFreq+0x58>)
 8001fba:	40d8      	lsrs	r0, r3
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
}
 8001fbc:	4770      	bx	lr
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001fbe:	4b0e      	ldr	r3, [pc, #56]	@ (8001ff8 <HAL_RCC_GetSysClockFreq+0x54>)
 8001fc0:	689a      	ldr	r2, [r3, #8]
 8001fc2:	2338      	movs	r3, #56	@ 0x38
 8001fc4:	4013      	ands	r3, r2
 8001fc6:	2b08      	cmp	r3, #8
 8001fc8:	d010      	beq.n	8001fec <HAL_RCC_GetSysClockFreq+0x48>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8001fca:	4b0b      	ldr	r3, [pc, #44]	@ (8001ff8 <HAL_RCC_GetSysClockFreq+0x54>)
 8001fcc:	689a      	ldr	r2, [r3, #8]
 8001fce:	2338      	movs	r3, #56	@ 0x38
 8001fd0:	4013      	ands	r3, r2
 8001fd2:	2b20      	cmp	r3, #32
 8001fd4:	d00c      	beq.n	8001ff0 <HAL_RCC_GetSysClockFreq+0x4c>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8001fd6:	4b08      	ldr	r3, [pc, #32]	@ (8001ff8 <HAL_RCC_GetSysClockFreq+0x54>)
 8001fd8:	689a      	ldr	r2, [r3, #8]
 8001fda:	2338      	movs	r3, #56	@ 0x38
 8001fdc:	4013      	ands	r3, r2
 8001fde:	2b18      	cmp	r3, #24
 8001fe0:	d001      	beq.n	8001fe6 <HAL_RCC_GetSysClockFreq+0x42>
    sysclockfreq = 0U;
 8001fe2:	2000      	movs	r0, #0
  return sysclockfreq;
 8001fe4:	e7ea      	b.n	8001fbc <HAL_RCC_GetSysClockFreq+0x18>
    sysclockfreq = LSI_VALUE;
 8001fe6:	20fa      	movs	r0, #250	@ 0xfa
 8001fe8:	01c0      	lsls	r0, r0, #7
 8001fea:	e7e7      	b.n	8001fbc <HAL_RCC_GetSysClockFreq+0x18>
    sysclockfreq = HSE_VALUE;
 8001fec:	4804      	ldr	r0, [pc, #16]	@ (8002000 <HAL_RCC_GetSysClockFreq+0x5c>)
 8001fee:	e7e5      	b.n	8001fbc <HAL_RCC_GetSysClockFreq+0x18>
    sysclockfreq = LSE_VALUE;
 8001ff0:	2080      	movs	r0, #128	@ 0x80
 8001ff2:	0200      	lsls	r0, r0, #8
 8001ff4:	e7e2      	b.n	8001fbc <HAL_RCC_GetSysClockFreq+0x18>
 8001ff6:	46c0      	nop			@ (mov r8, r8)
 8001ff8:	40021000 	.word	0x40021000
 8001ffc:	02dc6c00 	.word	0x02dc6c00
 8002000:	007a1200 	.word	0x007a1200

08002004 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002004:	b510      	push	{r4, lr}
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002006:	f7ff ffcd 	bl	8001fa4 <HAL_RCC_GetSysClockFreq>
 800200a:	4b07      	ldr	r3, [pc, #28]	@ (8002028 <HAL_RCC_GetHCLKFreq+0x24>)
 800200c:	689a      	ldr	r2, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800200e:	0a12      	lsrs	r2, r2, #8
 8002010:	230f      	movs	r3, #15
 8002012:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002014:	4a05      	ldr	r2, [pc, #20]	@ (800202c <HAL_RCC_GetHCLKFreq+0x28>)
 8002016:	009b      	lsls	r3, r3, #2
 8002018:	589a      	ldr	r2, [r3, r2]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800201a:	231f      	movs	r3, #31
 800201c:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 800201e:	40d8      	lsrs	r0, r3
 8002020:	4b03      	ldr	r3, [pc, #12]	@ (8002030 <HAL_RCC_GetHCLKFreq+0x2c>)
 8002022:	6018      	str	r0, [r3, #0]
  return SystemCoreClock;
}
 8002024:	bd10      	pop	{r4, pc}
 8002026:	46c0      	nop			@ (mov r8, r8)
 8002028:	40021000 	.word	0x40021000
 800202c:	08004134 	.word	0x08004134
 8002030:	20000004 	.word	0x20000004

08002034 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002034:	b510      	push	{r4, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_Pos]) & 0x1FU));
 8002036:	f7ff ffe5 	bl	8002004 <HAL_RCC_GetHCLKFreq>
 800203a:	4b06      	ldr	r3, [pc, #24]	@ (8002054 <HAL_RCC_GetPCLK1Freq+0x20>)
 800203c:	689a      	ldr	r2, [r3, #8]
 800203e:	0b12      	lsrs	r2, r2, #12
 8002040:	2307      	movs	r3, #7
 8002042:	4013      	ands	r3, r2
 8002044:	4a04      	ldr	r2, [pc, #16]	@ (8002058 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002046:	009b      	lsls	r3, r3, #2
 8002048:	589a      	ldr	r2, [r3, r2]
 800204a:	231f      	movs	r3, #31
 800204c:	4013      	ands	r3, r2
 800204e:	40d8      	lsrs	r0, r3
}
 8002050:	bd10      	pop	{r4, pc}
 8002052:	46c0      	nop			@ (mov r8, r8)
 8002054:	40021000 	.word	0x40021000
 8002058:	08004114 	.word	0x08004114

0800205c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800205c:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800205e:	6a05      	ldr	r5, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002060:	6a03      	ldr	r3, [r0, #32]
 8002062:	2201      	movs	r2, #1
 8002064:	4393      	bics	r3, r2
 8002066:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002068:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800206a:	6983      	ldr	r3, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800206c:	4c16      	ldr	r4, [pc, #88]	@ (80020c8 <TIM_OC1_SetConfig+0x6c>)
 800206e:	4023      	ands	r3, r4
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002070:	680c      	ldr	r4, [r1, #0]
 8002072:	431c      	orrs	r4, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002074:	2302      	movs	r3, #2
 8002076:	439d      	bics	r5, r3
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002078:	688b      	ldr	r3, [r1, #8]
 800207a:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800207c:	4d13      	ldr	r5, [pc, #76]	@ (80020cc <TIM_OC1_SetConfig+0x70>)
 800207e:	42a8      	cmp	r0, r5
 8002080:	d005      	beq.n	800208e <TIM_OC1_SetConfig+0x32>
 8002082:	4d13      	ldr	r5, [pc, #76]	@ (80020d0 <TIM_OC1_SetConfig+0x74>)
 8002084:	42a8      	cmp	r0, r5
 8002086:	d002      	beq.n	800208e <TIM_OC1_SetConfig+0x32>
 8002088:	4d12      	ldr	r5, [pc, #72]	@ (80020d4 <TIM_OC1_SetConfig+0x78>)
 800208a:	42a8      	cmp	r0, r5
 800208c:	d106      	bne.n	800209c <TIM_OC1_SetConfig+0x40>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800208e:	2508      	movs	r5, #8
 8002090:	43ab      	bics	r3, r5
 8002092:	001d      	movs	r5, r3
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002094:	68cb      	ldr	r3, [r1, #12]
 8002096:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002098:	2504      	movs	r5, #4
 800209a:	43ab      	bics	r3, r5
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800209c:	4d0b      	ldr	r5, [pc, #44]	@ (80020cc <TIM_OC1_SetConfig+0x70>)
 800209e:	42a8      	cmp	r0, r5
 80020a0:	d005      	beq.n	80020ae <TIM_OC1_SetConfig+0x52>
 80020a2:	4d0b      	ldr	r5, [pc, #44]	@ (80020d0 <TIM_OC1_SetConfig+0x74>)
 80020a4:	42a8      	cmp	r0, r5
 80020a6:	d002      	beq.n	80020ae <TIM_OC1_SetConfig+0x52>
 80020a8:	4d0a      	ldr	r5, [pc, #40]	@ (80020d4 <TIM_OC1_SetConfig+0x78>)
 80020aa:	42a8      	cmp	r0, r5
 80020ac:	d105      	bne.n	80020ba <TIM_OC1_SetConfig+0x5e>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80020ae:	4d0a      	ldr	r5, [pc, #40]	@ (80020d8 <TIM_OC1_SetConfig+0x7c>)
 80020b0:	402a      	ands	r2, r5
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80020b2:	694d      	ldr	r5, [r1, #20]
 80020b4:	4315      	orrs	r5, r2
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80020b6:	698a      	ldr	r2, [r1, #24]
 80020b8:	432a      	orrs	r2, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80020ba:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80020bc:	6184      	str	r4, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80020be:	684a      	ldr	r2, [r1, #4]
 80020c0:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80020c2:	6203      	str	r3, [r0, #32]
}
 80020c4:	bd30      	pop	{r4, r5, pc}
 80020c6:	46c0      	nop			@ (mov r8, r8)
 80020c8:	fffeff8c 	.word	0xfffeff8c
 80020cc:	40012c00 	.word	0x40012c00
 80020d0:	40014400 	.word	0x40014400
 80020d4:	40014800 	.word	0x40014800
 80020d8:	fffffcff 	.word	0xfffffcff

080020dc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80020dc:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80020de:	6a04      	ldr	r4, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80020e0:	6a03      	ldr	r3, [r0, #32]
 80020e2:	4a16      	ldr	r2, [pc, #88]	@ (800213c <TIM_OC3_SetConfig+0x60>)
 80020e4:	4013      	ands	r3, r2
 80020e6:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80020e8:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80020ea:	69c3      	ldr	r3, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80020ec:	4d14      	ldr	r5, [pc, #80]	@ (8002140 <TIM_OC3_SetConfig+0x64>)
 80020ee:	402b      	ands	r3, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80020f0:	680d      	ldr	r5, [r1, #0]
 80020f2:	431d      	orrs	r5, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80020f4:	4b13      	ldr	r3, [pc, #76]	@ (8002144 <TIM_OC3_SetConfig+0x68>)
 80020f6:	401c      	ands	r4, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80020f8:	688b      	ldr	r3, [r1, #8]
 80020fa:	021b      	lsls	r3, r3, #8
 80020fc:	4323      	orrs	r3, r4

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80020fe:	4c12      	ldr	r4, [pc, #72]	@ (8002148 <TIM_OC3_SetConfig+0x6c>)
 8002100:	42a0      	cmp	r0, r4
 8002102:	d006      	beq.n	8002112 <TIM_OC3_SetConfig+0x36>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002104:	4c11      	ldr	r4, [pc, #68]	@ (800214c <TIM_OC3_SetConfig+0x70>)
 8002106:	42a0      	cmp	r0, r4
 8002108:	d00a      	beq.n	8002120 <TIM_OC3_SetConfig+0x44>
 800210a:	4c11      	ldr	r4, [pc, #68]	@ (8002150 <TIM_OC3_SetConfig+0x74>)
 800210c:	42a0      	cmp	r0, r4
 800210e:	d10f      	bne.n	8002130 <TIM_OC3_SetConfig+0x54>
 8002110:	e006      	b.n	8002120 <TIM_OC3_SetConfig+0x44>
    tmpccer &= ~TIM_CCER_CC3NP;
 8002112:	4c10      	ldr	r4, [pc, #64]	@ (8002154 <TIM_OC3_SetConfig+0x78>)
 8002114:	401c      	ands	r4, r3
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002116:	68cb      	ldr	r3, [r1, #12]
 8002118:	021b      	lsls	r3, r3, #8
 800211a:	4323      	orrs	r3, r4
    tmpccer &= ~TIM_CCER_CC3NE;
 800211c:	4c0e      	ldr	r4, [pc, #56]	@ (8002158 <TIM_OC3_SetConfig+0x7c>)
 800211e:	4023      	ands	r3, r4
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002120:	4c0e      	ldr	r4, [pc, #56]	@ (800215c <TIM_OC3_SetConfig+0x80>)
 8002122:	4022      	ands	r2, r4
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002124:	694c      	ldr	r4, [r1, #20]
 8002126:	0124      	lsls	r4, r4, #4
 8002128:	4314      	orrs	r4, r2
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800212a:	698a      	ldr	r2, [r1, #24]
 800212c:	0112      	lsls	r2, r2, #4
 800212e:	4322      	orrs	r2, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002130:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002132:	61c5      	str	r5, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002134:	684a      	ldr	r2, [r1, #4]
 8002136:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002138:	6203      	str	r3, [r0, #32]
}
 800213a:	bd30      	pop	{r4, r5, pc}
 800213c:	fffffeff 	.word	0xfffffeff
 8002140:	fffeff8c 	.word	0xfffeff8c
 8002144:	fffffdff 	.word	0xfffffdff
 8002148:	40012c00 	.word	0x40012c00
 800214c:	40014400 	.word	0x40014400
 8002150:	40014800 	.word	0x40014800
 8002154:	fffff7ff 	.word	0xfffff7ff
 8002158:	fffffbff 	.word	0xfffffbff
 800215c:	ffffcfff 	.word	0xffffcfff

08002160 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002160:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002162:	6a04      	ldr	r4, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002164:	6a03      	ldr	r3, [r0, #32]
 8002166:	4a11      	ldr	r2, [pc, #68]	@ (80021ac <TIM_OC4_SetConfig+0x4c>)
 8002168:	4013      	ands	r3, r2
 800216a:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800216c:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800216e:	69c3      	ldr	r3, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002170:	4a0f      	ldr	r2, [pc, #60]	@ (80021b0 <TIM_OC4_SetConfig+0x50>)
 8002172:	4013      	ands	r3, r2

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002174:	680a      	ldr	r2, [r1, #0]
 8002176:	0212      	lsls	r2, r2, #8
 8002178:	431a      	orrs	r2, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800217a:	4b0e      	ldr	r3, [pc, #56]	@ (80021b4 <TIM_OC4_SetConfig+0x54>)
 800217c:	401c      	ands	r4, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800217e:	688b      	ldr	r3, [r1, #8]
 8002180:	031b      	lsls	r3, r3, #12
 8002182:	4323      	orrs	r3, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002184:	4c0c      	ldr	r4, [pc, #48]	@ (80021b8 <TIM_OC4_SetConfig+0x58>)
 8002186:	42a0      	cmp	r0, r4
 8002188:	d005      	beq.n	8002196 <TIM_OC4_SetConfig+0x36>
 800218a:	4c0c      	ldr	r4, [pc, #48]	@ (80021bc <TIM_OC4_SetConfig+0x5c>)
 800218c:	42a0      	cmp	r0, r4
 800218e:	d002      	beq.n	8002196 <TIM_OC4_SetConfig+0x36>
 8002190:	4c0b      	ldr	r4, [pc, #44]	@ (80021c0 <TIM_OC4_SetConfig+0x60>)
 8002192:	42a0      	cmp	r0, r4
 8002194:	d104      	bne.n	80021a0 <TIM_OC4_SetConfig+0x40>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002196:	4c0b      	ldr	r4, [pc, #44]	@ (80021c4 <TIM_OC4_SetConfig+0x64>)
 8002198:	402c      	ands	r4, r5

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800219a:	694d      	ldr	r5, [r1, #20]
 800219c:	01ad      	lsls	r5, r5, #6
 800219e:	4325      	orrs	r5, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80021a0:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80021a2:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80021a4:	684a      	ldr	r2, [r1, #4]
 80021a6:	6402      	str	r2, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80021a8:	6203      	str	r3, [r0, #32]
}
 80021aa:	bd30      	pop	{r4, r5, pc}
 80021ac:	ffffefff 	.word	0xffffefff
 80021b0:	feff8cff 	.word	0xfeff8cff
 80021b4:	ffffdfff 	.word	0xffffdfff
 80021b8:	40012c00 	.word	0x40012c00
 80021bc:	40014400 	.word	0x40014400
 80021c0:	40014800 	.word	0x40014800
 80021c4:	ffffbfff 	.word	0xffffbfff

080021c8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80021c8:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80021ca:	6a04      	ldr	r4, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80021cc:	6a03      	ldr	r3, [r0, #32]
 80021ce:	4a11      	ldr	r2, [pc, #68]	@ (8002214 <TIM_OC5_SetConfig+0x4c>)
 80021d0:	4013      	ands	r3, r2
 80021d2:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80021d4:	6842      	ldr	r2, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80021d6:	6d43      	ldr	r3, [r0, #84]	@ 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80021d8:	4d0f      	ldr	r5, [pc, #60]	@ (8002218 <TIM_OC5_SetConfig+0x50>)
 80021da:	402b      	ands	r3, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80021dc:	680d      	ldr	r5, [r1, #0]
 80021de:	431d      	orrs	r5, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80021e0:	4b0e      	ldr	r3, [pc, #56]	@ (800221c <TIM_OC5_SetConfig+0x54>)
 80021e2:	401c      	ands	r4, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80021e4:	688b      	ldr	r3, [r1, #8]
 80021e6:	041b      	lsls	r3, r3, #16
 80021e8:	4323      	orrs	r3, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80021ea:	4c0d      	ldr	r4, [pc, #52]	@ (8002220 <TIM_OC5_SetConfig+0x58>)
 80021ec:	42a0      	cmp	r0, r4
 80021ee:	d005      	beq.n	80021fc <TIM_OC5_SetConfig+0x34>
 80021f0:	4c0c      	ldr	r4, [pc, #48]	@ (8002224 <TIM_OC5_SetConfig+0x5c>)
 80021f2:	42a0      	cmp	r0, r4
 80021f4:	d002      	beq.n	80021fc <TIM_OC5_SetConfig+0x34>
 80021f6:	4c0c      	ldr	r4, [pc, #48]	@ (8002228 <TIM_OC5_SetConfig+0x60>)
 80021f8:	42a0      	cmp	r0, r4
 80021fa:	d104      	bne.n	8002206 <TIM_OC5_SetConfig+0x3e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80021fc:	4c05      	ldr	r4, [pc, #20]	@ (8002214 <TIM_OC5_SetConfig+0x4c>)
 80021fe:	4014      	ands	r4, r2
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8002200:	694a      	ldr	r2, [r1, #20]
 8002202:	0212      	lsls	r2, r2, #8
 8002204:	4322      	orrs	r2, r4
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002206:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002208:	6545      	str	r5, [r0, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800220a:	684a      	ldr	r2, [r1, #4]
 800220c:	6582      	str	r2, [r0, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800220e:	6203      	str	r3, [r0, #32]
}
 8002210:	bd30      	pop	{r4, r5, pc}
 8002212:	46c0      	nop			@ (mov r8, r8)
 8002214:	fffeffff 	.word	0xfffeffff
 8002218:	fffeff8f 	.word	0xfffeff8f
 800221c:	fffdffff 	.word	0xfffdffff
 8002220:	40012c00 	.word	0x40012c00
 8002224:	40014400 	.word	0x40014400
 8002228:	40014800 	.word	0x40014800

0800222c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800222c:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800222e:	6a04      	ldr	r4, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8002230:	6a03      	ldr	r3, [r0, #32]
 8002232:	4a11      	ldr	r2, [pc, #68]	@ (8002278 <TIM_OC6_SetConfig+0x4c>)
 8002234:	4013      	ands	r3, r2
 8002236:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002238:	6845      	ldr	r5, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800223a:	6d43      	ldr	r3, [r0, #84]	@ 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800223c:	4a0f      	ldr	r2, [pc, #60]	@ (800227c <TIM_OC6_SetConfig+0x50>)
 800223e:	4013      	ands	r3, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002240:	680a      	ldr	r2, [r1, #0]
 8002242:	0212      	lsls	r2, r2, #8
 8002244:	431a      	orrs	r2, r3

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8002246:	4b0e      	ldr	r3, [pc, #56]	@ (8002280 <TIM_OC6_SetConfig+0x54>)
 8002248:	401c      	ands	r4, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800224a:	688b      	ldr	r3, [r1, #8]
 800224c:	051b      	lsls	r3, r3, #20
 800224e:	4323      	orrs	r3, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002250:	4c0c      	ldr	r4, [pc, #48]	@ (8002284 <TIM_OC6_SetConfig+0x58>)
 8002252:	42a0      	cmp	r0, r4
 8002254:	d005      	beq.n	8002262 <TIM_OC6_SetConfig+0x36>
 8002256:	4c0c      	ldr	r4, [pc, #48]	@ (8002288 <TIM_OC6_SetConfig+0x5c>)
 8002258:	42a0      	cmp	r0, r4
 800225a:	d002      	beq.n	8002262 <TIM_OC6_SetConfig+0x36>
 800225c:	4c0b      	ldr	r4, [pc, #44]	@ (800228c <TIM_OC6_SetConfig+0x60>)
 800225e:	42a0      	cmp	r0, r4
 8002260:	d104      	bne.n	800226c <TIM_OC6_SetConfig+0x40>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8002262:	4c0b      	ldr	r4, [pc, #44]	@ (8002290 <TIM_OC6_SetConfig+0x64>)
 8002264:	402c      	ands	r4, r5
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8002266:	694d      	ldr	r5, [r1, #20]
 8002268:	02ad      	lsls	r5, r5, #10
 800226a:	4325      	orrs	r5, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800226c:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800226e:	6542      	str	r2, [r0, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8002270:	684a      	ldr	r2, [r1, #4]
 8002272:	65c2      	str	r2, [r0, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002274:	6203      	str	r3, [r0, #32]
}
 8002276:	bd30      	pop	{r4, r5, pc}
 8002278:	ffefffff 	.word	0xffefffff
 800227c:	feff8fff 	.word	0xfeff8fff
 8002280:	ffdfffff 	.word	0xffdfffff
 8002284:	40012c00 	.word	0x40012c00
 8002288:	40014400 	.word	0x40014400
 800228c:	40014800 	.word	0x40014800
 8002290:	fffbffff 	.word	0xfffbffff

08002294 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002294:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002296:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002298:	6a04      	ldr	r4, [r0, #32]
 800229a:	2501      	movs	r5, #1
 800229c:	43ac      	bics	r4, r5
 800229e:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80022a0:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80022a2:	35ef      	adds	r5, #239	@ 0xef
 80022a4:	43ac      	bics	r4, r5
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80022a6:	0112      	lsls	r2, r2, #4
 80022a8:	4322      	orrs	r2, r4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80022aa:	240a      	movs	r4, #10
 80022ac:	43a3      	bics	r3, r4
  tmpccer |= TIM_ICPolarity;
 80022ae:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80022b0:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80022b2:	6203      	str	r3, [r0, #32]
}
 80022b4:	bd30      	pop	{r4, r5, pc}
	...

080022b8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80022b8:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80022ba:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80022bc:	6a04      	ldr	r4, [r0, #32]
 80022be:	2510      	movs	r5, #16
 80022c0:	43ac      	bics	r4, r5
 80022c2:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80022c4:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80022c6:	4d05      	ldr	r5, [pc, #20]	@ (80022dc <TIM_TI2_ConfigInputStage+0x24>)
 80022c8:	402c      	ands	r4, r5
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80022ca:	0312      	lsls	r2, r2, #12
 80022cc:	4322      	orrs	r2, r4

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80022ce:	24a0      	movs	r4, #160	@ 0xa0
 80022d0:	43a3      	bics	r3, r4
  tmpccer |= (TIM_ICPolarity << 4U);
 80022d2:	0109      	lsls	r1, r1, #4
 80022d4:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80022d6:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80022d8:	6201      	str	r1, [r0, #32]
}
 80022da:	bd30      	pop	{r4, r5, pc}
 80022dc:	ffff0fff 	.word	0xffff0fff

080022e0 <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80022e0:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80022e2:	4a03      	ldr	r2, [pc, #12]	@ (80022f0 <TIM_ITRx_SetConfig+0x10>)
 80022e4:	4013      	ands	r3, r2
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80022e6:	430b      	orrs	r3, r1
 80022e8:	2207      	movs	r2, #7
 80022ea:	4313      	orrs	r3, r2
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80022ec:	6083      	str	r3, [r0, #8]
}
 80022ee:	4770      	bx	lr
 80022f0:	ffcfff8f 	.word	0xffcfff8f

080022f4 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 80022f4:	233d      	movs	r3, #61	@ 0x3d
 80022f6:	5cc3      	ldrb	r3, [r0, r3]
 80022f8:	2b01      	cmp	r3, #1
 80022fa:	d122      	bne.n	8002342 <HAL_TIM_Base_Start_IT+0x4e>
  htim->State = HAL_TIM_STATE_BUSY;
 80022fc:	333c      	adds	r3, #60	@ 0x3c
 80022fe:	2202      	movs	r2, #2
 8002300:	54c2      	strb	r2, [r0, r3]
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002302:	6802      	ldr	r2, [r0, #0]
 8002304:	68d3      	ldr	r3, [r2, #12]
 8002306:	2101      	movs	r1, #1
 8002308:	430b      	orrs	r3, r1
 800230a:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800230c:	6803      	ldr	r3, [r0, #0]
 800230e:	4a10      	ldr	r2, [pc, #64]	@ (8002350 <HAL_TIM_Base_Start_IT+0x5c>)
 8002310:	4293      	cmp	r3, r2
 8002312:	d008      	beq.n	8002326 <HAL_TIM_Base_Start_IT+0x32>
 8002314:	4a0f      	ldr	r2, [pc, #60]	@ (8002354 <HAL_TIM_Base_Start_IT+0x60>)
 8002316:	4293      	cmp	r3, r2
 8002318:	d005      	beq.n	8002326 <HAL_TIM_Base_Start_IT+0x32>
    __HAL_TIM_ENABLE(htim);
 800231a:	681a      	ldr	r2, [r3, #0]
 800231c:	2101      	movs	r1, #1
 800231e:	430a      	orrs	r2, r1
 8002320:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002322:	2000      	movs	r0, #0
 8002324:	e00e      	b.n	8002344 <HAL_TIM_Base_Start_IT+0x50>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002326:	689a      	ldr	r2, [r3, #8]
 8002328:	490b      	ldr	r1, [pc, #44]	@ (8002358 <HAL_TIM_Base_Start_IT+0x64>)
 800232a:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800232c:	2a06      	cmp	r2, #6
 800232e:	d00a      	beq.n	8002346 <HAL_TIM_Base_Start_IT+0x52>
 8002330:	3907      	subs	r1, #7
 8002332:	428a      	cmp	r2, r1
 8002334:	d009      	beq.n	800234a <HAL_TIM_Base_Start_IT+0x56>
      __HAL_TIM_ENABLE(htim);
 8002336:	681a      	ldr	r2, [r3, #0]
 8002338:	2101      	movs	r1, #1
 800233a:	430a      	orrs	r2, r1
 800233c:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800233e:	2000      	movs	r0, #0
 8002340:	e000      	b.n	8002344 <HAL_TIM_Base_Start_IT+0x50>
    return HAL_ERROR;
 8002342:	2001      	movs	r0, #1
}
 8002344:	4770      	bx	lr
  return HAL_OK;
 8002346:	2000      	movs	r0, #0
 8002348:	e7fc      	b.n	8002344 <HAL_TIM_Base_Start_IT+0x50>
 800234a:	2000      	movs	r0, #0
 800234c:	e7fa      	b.n	8002344 <HAL_TIM_Base_Start_IT+0x50>
 800234e:	46c0      	nop			@ (mov r8, r8)
 8002350:	40012c00 	.word	0x40012c00
 8002354:	40000400 	.word	0x40000400
 8002358:	00010007 	.word	0x00010007

0800235c <HAL_TIM_PWM_MspInit>:
}
 800235c:	4770      	bx	lr

0800235e <HAL_TIM_OC_DelayElapsedCallback>:
}
 800235e:	4770      	bx	lr

08002360 <HAL_TIM_IC_CaptureCallback>:
}
 8002360:	4770      	bx	lr

08002362 <HAL_TIM_PWM_PulseFinishedCallback>:
}
 8002362:	4770      	bx	lr

08002364 <HAL_TIM_TriggerCallback>:
}
 8002364:	4770      	bx	lr
	...

08002368 <HAL_TIM_IRQHandler>:
{
 8002368:	b570      	push	{r4, r5, r6, lr}
 800236a:	0005      	movs	r5, r0
  uint32_t itsource = htim->Instance->DIER;
 800236c:	6803      	ldr	r3, [r0, #0]
 800236e:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002370:	691c      	ldr	r4, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002372:	07a2      	lsls	r2, r4, #30
 8002374:	d50e      	bpl.n	8002394 <HAL_TIM_IRQHandler+0x2c>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002376:	07b2      	lsls	r2, r6, #30
 8002378:	d50c      	bpl.n	8002394 <HAL_TIM_IRQHandler+0x2c>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800237a:	2203      	movs	r2, #3
 800237c:	4252      	negs	r2, r2
 800237e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002380:	2301      	movs	r3, #1
 8002382:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002384:	6803      	ldr	r3, [r0, #0]
 8002386:	699b      	ldr	r3, [r3, #24]
 8002388:	079b      	lsls	r3, r3, #30
 800238a:	d057      	beq.n	800243c <HAL_TIM_IRQHandler+0xd4>
          HAL_TIM_IC_CaptureCallback(htim);
 800238c:	f7ff ffe8 	bl	8002360 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002390:	2300      	movs	r3, #0
 8002392:	772b      	strb	r3, [r5, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002394:	0763      	lsls	r3, r4, #29
 8002396:	d512      	bpl.n	80023be <HAL_TIM_IRQHandler+0x56>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002398:	0773      	lsls	r3, r6, #29
 800239a:	d510      	bpl.n	80023be <HAL_TIM_IRQHandler+0x56>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800239c:	682b      	ldr	r3, [r5, #0]
 800239e:	2205      	movs	r2, #5
 80023a0:	4252      	negs	r2, r2
 80023a2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80023a4:	2302      	movs	r3, #2
 80023a6:	772b      	strb	r3, [r5, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80023a8:	682b      	ldr	r3, [r5, #0]
 80023aa:	699a      	ldr	r2, [r3, #24]
 80023ac:	23c0      	movs	r3, #192	@ 0xc0
 80023ae:	009b      	lsls	r3, r3, #2
 80023b0:	421a      	tst	r2, r3
 80023b2:	d049      	beq.n	8002448 <HAL_TIM_IRQHandler+0xe0>
        HAL_TIM_IC_CaptureCallback(htim);
 80023b4:	0028      	movs	r0, r5
 80023b6:	f7ff ffd3 	bl	8002360 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023ba:	2300      	movs	r3, #0
 80023bc:	772b      	strb	r3, [r5, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80023be:	0723      	lsls	r3, r4, #28
 80023c0:	d510      	bpl.n	80023e4 <HAL_TIM_IRQHandler+0x7c>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80023c2:	0733      	lsls	r3, r6, #28
 80023c4:	d50e      	bpl.n	80023e4 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80023c6:	682b      	ldr	r3, [r5, #0]
 80023c8:	2209      	movs	r2, #9
 80023ca:	4252      	negs	r2, r2
 80023cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80023ce:	2304      	movs	r3, #4
 80023d0:	772b      	strb	r3, [r5, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80023d2:	682b      	ldr	r3, [r5, #0]
 80023d4:	69db      	ldr	r3, [r3, #28]
 80023d6:	079b      	lsls	r3, r3, #30
 80023d8:	d03d      	beq.n	8002456 <HAL_TIM_IRQHandler+0xee>
        HAL_TIM_IC_CaptureCallback(htim);
 80023da:	0028      	movs	r0, r5
 80023dc:	f7ff ffc0 	bl	8002360 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023e0:	2300      	movs	r3, #0
 80023e2:	772b      	strb	r3, [r5, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80023e4:	06e3      	lsls	r3, r4, #27
 80023e6:	d512      	bpl.n	800240e <HAL_TIM_IRQHandler+0xa6>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80023e8:	06f3      	lsls	r3, r6, #27
 80023ea:	d510      	bpl.n	800240e <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80023ec:	682b      	ldr	r3, [r5, #0]
 80023ee:	2211      	movs	r2, #17
 80023f0:	4252      	negs	r2, r2
 80023f2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80023f4:	2308      	movs	r3, #8
 80023f6:	772b      	strb	r3, [r5, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80023f8:	682b      	ldr	r3, [r5, #0]
 80023fa:	69da      	ldr	r2, [r3, #28]
 80023fc:	23c0      	movs	r3, #192	@ 0xc0
 80023fe:	009b      	lsls	r3, r3, #2
 8002400:	421a      	tst	r2, r3
 8002402:	d02f      	beq.n	8002464 <HAL_TIM_IRQHandler+0xfc>
        HAL_TIM_IC_CaptureCallback(htim);
 8002404:	0028      	movs	r0, r5
 8002406:	f7ff ffab 	bl	8002360 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800240a:	2300      	movs	r3, #0
 800240c:	772b      	strb	r3, [r5, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800240e:	07e3      	lsls	r3, r4, #31
 8002410:	d501      	bpl.n	8002416 <HAL_TIM_IRQHandler+0xae>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002412:	07f3      	lsls	r3, r6, #31
 8002414:	d42d      	bmi.n	8002472 <HAL_TIM_IRQHandler+0x10a>
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8002416:	2382      	movs	r3, #130	@ 0x82
 8002418:	019b      	lsls	r3, r3, #6
 800241a:	421c      	tst	r4, r3
 800241c:	d001      	beq.n	8002422 <HAL_TIM_IRQHandler+0xba>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800241e:	0633      	lsls	r3, r6, #24
 8002420:	d42f      	bmi.n	8002482 <HAL_TIM_IRQHandler+0x11a>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8002422:	05e3      	lsls	r3, r4, #23
 8002424:	d501      	bpl.n	800242a <HAL_TIM_IRQHandler+0xc2>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002426:	0633      	lsls	r3, r6, #24
 8002428:	d432      	bmi.n	8002490 <HAL_TIM_IRQHandler+0x128>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800242a:	0663      	lsls	r3, r4, #25
 800242c:	d501      	bpl.n	8002432 <HAL_TIM_IRQHandler+0xca>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800242e:	0673      	lsls	r3, r6, #25
 8002430:	d435      	bmi.n	800249e <HAL_TIM_IRQHandler+0x136>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002432:	06a4      	lsls	r4, r4, #26
 8002434:	d501      	bpl.n	800243a <HAL_TIM_IRQHandler+0xd2>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002436:	06b6      	lsls	r6, r6, #26
 8002438:	d439      	bmi.n	80024ae <HAL_TIM_IRQHandler+0x146>
}
 800243a:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800243c:	f7ff ff8f 	bl	800235e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002440:	0028      	movs	r0, r5
 8002442:	f7ff ff8e 	bl	8002362 <HAL_TIM_PWM_PulseFinishedCallback>
 8002446:	e7a3      	b.n	8002390 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002448:	0028      	movs	r0, r5
 800244a:	f7ff ff88 	bl	800235e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800244e:	0028      	movs	r0, r5
 8002450:	f7ff ff87 	bl	8002362 <HAL_TIM_PWM_PulseFinishedCallback>
 8002454:	e7b1      	b.n	80023ba <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002456:	0028      	movs	r0, r5
 8002458:	f7ff ff81 	bl	800235e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800245c:	0028      	movs	r0, r5
 800245e:	f7ff ff80 	bl	8002362 <HAL_TIM_PWM_PulseFinishedCallback>
 8002462:	e7bd      	b.n	80023e0 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002464:	0028      	movs	r0, r5
 8002466:	f7ff ff7a 	bl	800235e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800246a:	0028      	movs	r0, r5
 800246c:	f7ff ff79 	bl	8002362 <HAL_TIM_PWM_PulseFinishedCallback>
 8002470:	e7cb      	b.n	800240a <HAL_TIM_IRQHandler+0xa2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002472:	682b      	ldr	r3, [r5, #0]
 8002474:	2202      	movs	r2, #2
 8002476:	4252      	negs	r2, r2
 8002478:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800247a:	0028      	movs	r0, r5
 800247c:	f7fe faa6 	bl	80009cc <HAL_TIM_PeriodElapsedCallback>
 8002480:	e7c9      	b.n	8002416 <HAL_TIM_IRQHandler+0xae>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8002482:	682b      	ldr	r3, [r5, #0]
 8002484:	4a0e      	ldr	r2, [pc, #56]	@ (80024c0 <HAL_TIM_IRQHandler+0x158>)
 8002486:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002488:	0028      	movs	r0, r5
 800248a:	f000 fb6c 	bl	8002b66 <HAL_TIMEx_BreakCallback>
 800248e:	e7c8      	b.n	8002422 <HAL_TIM_IRQHandler+0xba>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002490:	682b      	ldr	r3, [r5, #0]
 8002492:	4a0c      	ldr	r2, [pc, #48]	@ (80024c4 <HAL_TIM_IRQHandler+0x15c>)
 8002494:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8002496:	0028      	movs	r0, r5
 8002498:	f000 fb66 	bl	8002b68 <HAL_TIMEx_Break2Callback>
 800249c:	e7c5      	b.n	800242a <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800249e:	682b      	ldr	r3, [r5, #0]
 80024a0:	2241      	movs	r2, #65	@ 0x41
 80024a2:	4252      	negs	r2, r2
 80024a4:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80024a6:	0028      	movs	r0, r5
 80024a8:	f7ff ff5c 	bl	8002364 <HAL_TIM_TriggerCallback>
 80024ac:	e7c1      	b.n	8002432 <HAL_TIM_IRQHandler+0xca>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80024ae:	682b      	ldr	r3, [r5, #0]
 80024b0:	2221      	movs	r2, #33	@ 0x21
 80024b2:	4252      	negs	r2, r2
 80024b4:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 80024b6:	0028      	movs	r0, r5
 80024b8:	f000 fb54 	bl	8002b64 <HAL_TIMEx_CommutCallback>
}
 80024bc:	e7bd      	b.n	800243a <HAL_TIM_IRQHandler+0xd2>
 80024be:	46c0      	nop			@ (mov r8, r8)
 80024c0:	ffffdf7f 	.word	0xffffdf7f
 80024c4:	fffffeff 	.word	0xfffffeff

080024c8 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 80024c8:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80024ca:	4a1c      	ldr	r2, [pc, #112]	@ (800253c <TIM_Base_SetConfig+0x74>)
 80024cc:	4290      	cmp	r0, r2
 80024ce:	d002      	beq.n	80024d6 <TIM_Base_SetConfig+0xe>
 80024d0:	4a1b      	ldr	r2, [pc, #108]	@ (8002540 <TIM_Base_SetConfig+0x78>)
 80024d2:	4290      	cmp	r0, r2
 80024d4:	d103      	bne.n	80024de <TIM_Base_SetConfig+0x16>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80024d6:	2270      	movs	r2, #112	@ 0x70
 80024d8:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 80024da:	684a      	ldr	r2, [r1, #4]
 80024dc:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80024de:	4a17      	ldr	r2, [pc, #92]	@ (800253c <TIM_Base_SetConfig+0x74>)
 80024e0:	4290      	cmp	r0, r2
 80024e2:	d00b      	beq.n	80024fc <TIM_Base_SetConfig+0x34>
 80024e4:	4a16      	ldr	r2, [pc, #88]	@ (8002540 <TIM_Base_SetConfig+0x78>)
 80024e6:	4290      	cmp	r0, r2
 80024e8:	d008      	beq.n	80024fc <TIM_Base_SetConfig+0x34>
 80024ea:	4a16      	ldr	r2, [pc, #88]	@ (8002544 <TIM_Base_SetConfig+0x7c>)
 80024ec:	4290      	cmp	r0, r2
 80024ee:	d005      	beq.n	80024fc <TIM_Base_SetConfig+0x34>
 80024f0:	4a15      	ldr	r2, [pc, #84]	@ (8002548 <TIM_Base_SetConfig+0x80>)
 80024f2:	4290      	cmp	r0, r2
 80024f4:	d002      	beq.n	80024fc <TIM_Base_SetConfig+0x34>
 80024f6:	4a15      	ldr	r2, [pc, #84]	@ (800254c <TIM_Base_SetConfig+0x84>)
 80024f8:	4290      	cmp	r0, r2
 80024fa:	d103      	bne.n	8002504 <TIM_Base_SetConfig+0x3c>
    tmpcr1 &= ~TIM_CR1_CKD;
 80024fc:	4a14      	ldr	r2, [pc, #80]	@ (8002550 <TIM_Base_SetConfig+0x88>)
 80024fe:	4013      	ands	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002500:	68ca      	ldr	r2, [r1, #12]
 8002502:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002504:	2280      	movs	r2, #128	@ 0x80
 8002506:	4393      	bics	r3, r2
 8002508:	694a      	ldr	r2, [r1, #20]
 800250a:	4313      	orrs	r3, r2
  TIMx->ARR = (uint32_t)Structure->Period ;
 800250c:	688a      	ldr	r2, [r1, #8]
 800250e:	62c2      	str	r2, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002510:	680a      	ldr	r2, [r1, #0]
 8002512:	6282      	str	r2, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002514:	4a09      	ldr	r2, [pc, #36]	@ (800253c <TIM_Base_SetConfig+0x74>)
 8002516:	4290      	cmp	r0, r2
 8002518:	d005      	beq.n	8002526 <TIM_Base_SetConfig+0x5e>
 800251a:	4a0b      	ldr	r2, [pc, #44]	@ (8002548 <TIM_Base_SetConfig+0x80>)
 800251c:	4290      	cmp	r0, r2
 800251e:	d002      	beq.n	8002526 <TIM_Base_SetConfig+0x5e>
 8002520:	4a0a      	ldr	r2, [pc, #40]	@ (800254c <TIM_Base_SetConfig+0x84>)
 8002522:	4290      	cmp	r0, r2
 8002524:	d101      	bne.n	800252a <TIM_Base_SetConfig+0x62>
    TIMx->RCR = Structure->RepetitionCounter;
 8002526:	690a      	ldr	r2, [r1, #16]
 8002528:	6302      	str	r2, [r0, #48]	@ 0x30
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800252a:	6802      	ldr	r2, [r0, #0]
 800252c:	2104      	movs	r1, #4
 800252e:	430a      	orrs	r2, r1
 8002530:	6002      	str	r2, [r0, #0]
  TIMx->EGR = TIM_EGR_UG;
 8002532:	2201      	movs	r2, #1
 8002534:	6142      	str	r2, [r0, #20]
  TIMx->CR1 = tmpcr1;
 8002536:	6003      	str	r3, [r0, #0]
}
 8002538:	4770      	bx	lr
 800253a:	46c0      	nop			@ (mov r8, r8)
 800253c:	40012c00 	.word	0x40012c00
 8002540:	40000400 	.word	0x40000400
 8002544:	40002000 	.word	0x40002000
 8002548:	40014400 	.word	0x40014400
 800254c:	40014800 	.word	0x40014800
 8002550:	fffffcff 	.word	0xfffffcff

08002554 <HAL_TIM_Base_Init>:
{
 8002554:	b570      	push	{r4, r5, r6, lr}
 8002556:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 8002558:	d02a      	beq.n	80025b0 <HAL_TIM_Base_Init+0x5c>
  if (htim->State == HAL_TIM_STATE_RESET)
 800255a:	233d      	movs	r3, #61	@ 0x3d
 800255c:	5cc3      	ldrb	r3, [r0, r3]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d020      	beq.n	80025a4 <HAL_TIM_Base_Init+0x50>
  htim->State = HAL_TIM_STATE_BUSY;
 8002562:	253d      	movs	r5, #61	@ 0x3d
 8002564:	2302      	movs	r3, #2
 8002566:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002568:	0021      	movs	r1, r4
 800256a:	c901      	ldmia	r1!, {r0}
 800256c:	f7ff ffac 	bl	80024c8 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002570:	2301      	movs	r3, #1
 8002572:	2248      	movs	r2, #72	@ 0x48
 8002574:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002576:	3a0a      	subs	r2, #10
 8002578:	54a3      	strb	r3, [r4, r2]
 800257a:	3201      	adds	r2, #1
 800257c:	54a3      	strb	r3, [r4, r2]
 800257e:	3201      	adds	r2, #1
 8002580:	54a3      	strb	r3, [r4, r2]
 8002582:	3201      	adds	r2, #1
 8002584:	54a3      	strb	r3, [r4, r2]
 8002586:	3201      	adds	r2, #1
 8002588:	54a3      	strb	r3, [r4, r2]
 800258a:	3201      	adds	r2, #1
 800258c:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800258e:	3201      	adds	r2, #1
 8002590:	54a3      	strb	r3, [r4, r2]
 8002592:	3201      	adds	r2, #1
 8002594:	54a3      	strb	r3, [r4, r2]
 8002596:	3201      	adds	r2, #1
 8002598:	54a3      	strb	r3, [r4, r2]
 800259a:	3201      	adds	r2, #1
 800259c:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 800259e:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 80025a0:	2000      	movs	r0, #0
}
 80025a2:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 80025a4:	333c      	adds	r3, #60	@ 0x3c
 80025a6:	2200      	movs	r2, #0
 80025a8:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_Base_MspInit(htim);
 80025aa:	f7fe fcd3 	bl	8000f54 <HAL_TIM_Base_MspInit>
 80025ae:	e7d8      	b.n	8002562 <HAL_TIM_Base_Init+0xe>
    return HAL_ERROR;
 80025b0:	2001      	movs	r0, #1
 80025b2:	e7f6      	b.n	80025a2 <HAL_TIM_Base_Init+0x4e>

080025b4 <HAL_TIM_PWM_Init>:
{
 80025b4:	b570      	push	{r4, r5, r6, lr}
 80025b6:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 80025b8:	d02a      	beq.n	8002610 <HAL_TIM_PWM_Init+0x5c>
  if (htim->State == HAL_TIM_STATE_RESET)
 80025ba:	233d      	movs	r3, #61	@ 0x3d
 80025bc:	5cc3      	ldrb	r3, [r0, r3]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d020      	beq.n	8002604 <HAL_TIM_PWM_Init+0x50>
  htim->State = HAL_TIM_STATE_BUSY;
 80025c2:	253d      	movs	r5, #61	@ 0x3d
 80025c4:	2302      	movs	r3, #2
 80025c6:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80025c8:	0021      	movs	r1, r4
 80025ca:	c901      	ldmia	r1!, {r0}
 80025cc:	f7ff ff7c 	bl	80024c8 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80025d0:	2301      	movs	r3, #1
 80025d2:	2248      	movs	r2, #72	@ 0x48
 80025d4:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80025d6:	3a0a      	subs	r2, #10
 80025d8:	54a3      	strb	r3, [r4, r2]
 80025da:	3201      	adds	r2, #1
 80025dc:	54a3      	strb	r3, [r4, r2]
 80025de:	3201      	adds	r2, #1
 80025e0:	54a3      	strb	r3, [r4, r2]
 80025e2:	3201      	adds	r2, #1
 80025e4:	54a3      	strb	r3, [r4, r2]
 80025e6:	3201      	adds	r2, #1
 80025e8:	54a3      	strb	r3, [r4, r2]
 80025ea:	3201      	adds	r2, #1
 80025ec:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80025ee:	3201      	adds	r2, #1
 80025f0:	54a3      	strb	r3, [r4, r2]
 80025f2:	3201      	adds	r2, #1
 80025f4:	54a3      	strb	r3, [r4, r2]
 80025f6:	3201      	adds	r2, #1
 80025f8:	54a3      	strb	r3, [r4, r2]
 80025fa:	3201      	adds	r2, #1
 80025fc:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 80025fe:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 8002600:	2000      	movs	r0, #0
}
 8002602:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 8002604:	333c      	adds	r3, #60	@ 0x3c
 8002606:	2200      	movs	r2, #0
 8002608:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_PWM_MspInit(htim);
 800260a:	f7ff fea7 	bl	800235c <HAL_TIM_PWM_MspInit>
 800260e:	e7d8      	b.n	80025c2 <HAL_TIM_PWM_Init+0xe>
    return HAL_ERROR;
 8002610:	2001      	movs	r0, #1
 8002612:	e7f6      	b.n	8002602 <HAL_TIM_PWM_Init+0x4e>

08002614 <TIM_OC2_SetConfig>:
{
 8002614:	b570      	push	{r4, r5, r6, lr}
  tmpccer = TIMx->CCER;
 8002616:	6a02      	ldr	r2, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002618:	6a03      	ldr	r3, [r0, #32]
 800261a:	2410      	movs	r4, #16
 800261c:	43a3      	bics	r3, r4
 800261e:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8002620:	6845      	ldr	r5, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8002622:	6983      	ldr	r3, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002624:	4c14      	ldr	r4, [pc, #80]	@ (8002678 <TIM_OC2_SetConfig+0x64>)
 8002626:	4023      	ands	r3, r4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002628:	680c      	ldr	r4, [r1, #0]
 800262a:	0224      	lsls	r4, r4, #8
 800262c:	431c      	orrs	r4, r3
  tmpccer &= ~TIM_CCER_CC2P;
 800262e:	2320      	movs	r3, #32
 8002630:	439a      	bics	r2, r3
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002632:	688b      	ldr	r3, [r1, #8]
 8002634:	011b      	lsls	r3, r3, #4
 8002636:	4313      	orrs	r3, r2
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002638:	4a10      	ldr	r2, [pc, #64]	@ (800267c <TIM_OC2_SetConfig+0x68>)
 800263a:	4290      	cmp	r0, r2
 800263c:	d006      	beq.n	800264c <TIM_OC2_SetConfig+0x38>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800263e:	4a10      	ldr	r2, [pc, #64]	@ (8002680 <TIM_OC2_SetConfig+0x6c>)
 8002640:	4290      	cmp	r0, r2
 8002642:	d00b      	beq.n	800265c <TIM_OC2_SetConfig+0x48>
 8002644:	4a0f      	ldr	r2, [pc, #60]	@ (8002684 <TIM_OC2_SetConfig+0x70>)
 8002646:	4290      	cmp	r0, r2
 8002648:	d110      	bne.n	800266c <TIM_OC2_SetConfig+0x58>
 800264a:	e007      	b.n	800265c <TIM_OC2_SetConfig+0x48>
    tmpccer &= ~TIM_CCER_CC2NP;
 800264c:	2280      	movs	r2, #128	@ 0x80
 800264e:	4393      	bics	r3, r2
 8002650:	001e      	movs	r6, r3
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002652:	68cb      	ldr	r3, [r1, #12]
 8002654:	011b      	lsls	r3, r3, #4
 8002656:	4333      	orrs	r3, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8002658:	3a40      	subs	r2, #64	@ 0x40
 800265a:	4393      	bics	r3, r2
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800265c:	4a0a      	ldr	r2, [pc, #40]	@ (8002688 <TIM_OC2_SetConfig+0x74>)
 800265e:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002660:	694a      	ldr	r2, [r1, #20]
 8002662:	0092      	lsls	r2, r2, #2
 8002664:	432a      	orrs	r2, r5
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002666:	698d      	ldr	r5, [r1, #24]
 8002668:	00ad      	lsls	r5, r5, #2
 800266a:	4315      	orrs	r5, r2
  TIMx->CR2 = tmpcr2;
 800266c:	6045      	str	r5, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800266e:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8002670:	684a      	ldr	r2, [r1, #4]
 8002672:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8002674:	6203      	str	r3, [r0, #32]
}
 8002676:	bd70      	pop	{r4, r5, r6, pc}
 8002678:	feff8cff 	.word	0xfeff8cff
 800267c:	40012c00 	.word	0x40012c00
 8002680:	40014400 	.word	0x40014400
 8002684:	40014800 	.word	0x40014800
 8002688:	fffff3ff 	.word	0xfffff3ff

0800268c <HAL_TIM_PWM_ConfigChannel>:
{
 800268c:	b570      	push	{r4, r5, r6, lr}
 800268e:	0004      	movs	r4, r0
 8002690:	000d      	movs	r5, r1
  __HAL_LOCK(htim);
 8002692:	233c      	movs	r3, #60	@ 0x3c
 8002694:	5cc3      	ldrb	r3, [r0, r3]
 8002696:	2b01      	cmp	r3, #1
 8002698:	d100      	bne.n	800269c <HAL_TIM_PWM_ConfigChannel+0x10>
 800269a:	e092      	b.n	80027c2 <HAL_TIM_PWM_ConfigChannel+0x136>
 800269c:	233c      	movs	r3, #60	@ 0x3c
 800269e:	2101      	movs	r1, #1
 80026a0:	54c1      	strb	r1, [r0, r3]
  switch (Channel)
 80026a2:	2a14      	cmp	r2, #20
 80026a4:	d900      	bls.n	80026a8 <HAL_TIM_PWM_ConfigChannel+0x1c>
 80026a6:	e087      	b.n	80027b8 <HAL_TIM_PWM_ConfigChannel+0x12c>
 80026a8:	0092      	lsls	r2, r2, #2
 80026aa:	4b47      	ldr	r3, [pc, #284]	@ (80027c8 <HAL_TIM_PWM_ConfigChannel+0x13c>)
 80026ac:	589b      	ldr	r3, [r3, r2]
 80026ae:	469f      	mov	pc, r3
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80026b0:	6800      	ldr	r0, [r0, #0]
 80026b2:	0029      	movs	r1, r5
 80026b4:	f7ff fcd2 	bl	800205c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80026b8:	6822      	ldr	r2, [r4, #0]
 80026ba:	6993      	ldr	r3, [r2, #24]
 80026bc:	2108      	movs	r1, #8
 80026be:	430b      	orrs	r3, r1
 80026c0:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80026c2:	6822      	ldr	r2, [r4, #0]
 80026c4:	6993      	ldr	r3, [r2, #24]
 80026c6:	3904      	subs	r1, #4
 80026c8:	438b      	bics	r3, r1
 80026ca:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80026cc:	6822      	ldr	r2, [r4, #0]
 80026ce:	6993      	ldr	r3, [r2, #24]
 80026d0:	6929      	ldr	r1, [r5, #16]
 80026d2:	430b      	orrs	r3, r1
 80026d4:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80026d6:	2000      	movs	r0, #0
      break;
 80026d8:	e06f      	b.n	80027ba <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80026da:	6800      	ldr	r0, [r0, #0]
 80026dc:	0029      	movs	r1, r5
 80026de:	f7ff ff99 	bl	8002614 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80026e2:	6822      	ldr	r2, [r4, #0]
 80026e4:	6991      	ldr	r1, [r2, #24]
 80026e6:	2380      	movs	r3, #128	@ 0x80
 80026e8:	011b      	lsls	r3, r3, #4
 80026ea:	430b      	orrs	r3, r1
 80026ec:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80026ee:	6822      	ldr	r2, [r4, #0]
 80026f0:	6993      	ldr	r3, [r2, #24]
 80026f2:	4936      	ldr	r1, [pc, #216]	@ (80027cc <HAL_TIM_PWM_ConfigChannel+0x140>)
 80026f4:	400b      	ands	r3, r1
 80026f6:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80026f8:	6821      	ldr	r1, [r4, #0]
 80026fa:	698b      	ldr	r3, [r1, #24]
 80026fc:	692a      	ldr	r2, [r5, #16]
 80026fe:	0212      	lsls	r2, r2, #8
 8002700:	4313      	orrs	r3, r2
 8002702:	618b      	str	r3, [r1, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8002704:	2000      	movs	r0, #0
      break;
 8002706:	e058      	b.n	80027ba <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002708:	6800      	ldr	r0, [r0, #0]
 800270a:	0029      	movs	r1, r5
 800270c:	f7ff fce6 	bl	80020dc <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002710:	6822      	ldr	r2, [r4, #0]
 8002712:	69d3      	ldr	r3, [r2, #28]
 8002714:	2108      	movs	r1, #8
 8002716:	430b      	orrs	r3, r1
 8002718:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800271a:	6822      	ldr	r2, [r4, #0]
 800271c:	69d3      	ldr	r3, [r2, #28]
 800271e:	3904      	subs	r1, #4
 8002720:	438b      	bics	r3, r1
 8002722:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002724:	6822      	ldr	r2, [r4, #0]
 8002726:	69d3      	ldr	r3, [r2, #28]
 8002728:	6929      	ldr	r1, [r5, #16]
 800272a:	430b      	orrs	r3, r1
 800272c:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 800272e:	2000      	movs	r0, #0
      break;
 8002730:	e043      	b.n	80027ba <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002732:	6800      	ldr	r0, [r0, #0]
 8002734:	0029      	movs	r1, r5
 8002736:	f7ff fd13 	bl	8002160 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800273a:	6822      	ldr	r2, [r4, #0]
 800273c:	69d1      	ldr	r1, [r2, #28]
 800273e:	2380      	movs	r3, #128	@ 0x80
 8002740:	011b      	lsls	r3, r3, #4
 8002742:	430b      	orrs	r3, r1
 8002744:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002746:	6822      	ldr	r2, [r4, #0]
 8002748:	69d3      	ldr	r3, [r2, #28]
 800274a:	4920      	ldr	r1, [pc, #128]	@ (80027cc <HAL_TIM_PWM_ConfigChannel+0x140>)
 800274c:	400b      	ands	r3, r1
 800274e:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002750:	6821      	ldr	r1, [r4, #0]
 8002752:	69cb      	ldr	r3, [r1, #28]
 8002754:	692a      	ldr	r2, [r5, #16]
 8002756:	0212      	lsls	r2, r2, #8
 8002758:	4313      	orrs	r3, r2
 800275a:	61cb      	str	r3, [r1, #28]
  HAL_StatusTypeDef status = HAL_OK;
 800275c:	2000      	movs	r0, #0
      break;
 800275e:	e02c      	b.n	80027ba <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002760:	6800      	ldr	r0, [r0, #0]
 8002762:	0029      	movs	r1, r5
 8002764:	f7ff fd30 	bl	80021c8 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002768:	6822      	ldr	r2, [r4, #0]
 800276a:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800276c:	2108      	movs	r1, #8
 800276e:	430b      	orrs	r3, r1
 8002770:	6553      	str	r3, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002772:	6822      	ldr	r2, [r4, #0]
 8002774:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8002776:	3904      	subs	r1, #4
 8002778:	438b      	bics	r3, r1
 800277a:	6553      	str	r3, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800277c:	6822      	ldr	r2, [r4, #0]
 800277e:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8002780:	6929      	ldr	r1, [r5, #16]
 8002782:	430b      	orrs	r3, r1
 8002784:	6553      	str	r3, [r2, #84]	@ 0x54
  HAL_StatusTypeDef status = HAL_OK;
 8002786:	2000      	movs	r0, #0
      break;
 8002788:	e017      	b.n	80027ba <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800278a:	6800      	ldr	r0, [r0, #0]
 800278c:	0029      	movs	r1, r5
 800278e:	f7ff fd4d 	bl	800222c <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002792:	6822      	ldr	r2, [r4, #0]
 8002794:	6d51      	ldr	r1, [r2, #84]	@ 0x54
 8002796:	2380      	movs	r3, #128	@ 0x80
 8002798:	011b      	lsls	r3, r3, #4
 800279a:	430b      	orrs	r3, r1
 800279c:	6553      	str	r3, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800279e:	6822      	ldr	r2, [r4, #0]
 80027a0:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 80027a2:	490a      	ldr	r1, [pc, #40]	@ (80027cc <HAL_TIM_PWM_ConfigChannel+0x140>)
 80027a4:	400b      	ands	r3, r1
 80027a6:	6553      	str	r3, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80027a8:	6821      	ldr	r1, [r4, #0]
 80027aa:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 80027ac:	692a      	ldr	r2, [r5, #16]
 80027ae:	0212      	lsls	r2, r2, #8
 80027b0:	4313      	orrs	r3, r2
 80027b2:	654b      	str	r3, [r1, #84]	@ 0x54
  HAL_StatusTypeDef status = HAL_OK;
 80027b4:	2000      	movs	r0, #0
      break;
 80027b6:	e000      	b.n	80027ba <HAL_TIM_PWM_ConfigChannel+0x12e>
  switch (Channel)
 80027b8:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 80027ba:	233c      	movs	r3, #60	@ 0x3c
 80027bc:	2200      	movs	r2, #0
 80027be:	54e2      	strb	r2, [r4, r3]
}
 80027c0:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(htim);
 80027c2:	2002      	movs	r0, #2
 80027c4:	e7fc      	b.n	80027c0 <HAL_TIM_PWM_ConfigChannel+0x134>
 80027c6:	46c0      	nop			@ (mov r8, r8)
 80027c8:	08004174 	.word	0x08004174
 80027cc:	fffffbff 	.word	0xfffffbff

080027d0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80027d0:	b530      	push	{r4, r5, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80027d2:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80027d4:	4d03      	ldr	r5, [pc, #12]	@ (80027e4 <TIM_ETR_SetConfig+0x14>)
 80027d6:	402c      	ands	r4, r5

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80027d8:	021b      	lsls	r3, r3, #8
 80027da:	4313      	orrs	r3, r2
 80027dc:	430b      	orrs	r3, r1
 80027de:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80027e0:	6083      	str	r3, [r0, #8]
}
 80027e2:	bd30      	pop	{r4, r5, pc}
 80027e4:	ffff00ff 	.word	0xffff00ff

080027e8 <HAL_TIM_ConfigClockSource>:
{
 80027e8:	b510      	push	{r4, lr}
 80027ea:	0004      	movs	r4, r0
 80027ec:	000b      	movs	r3, r1
  __HAL_LOCK(htim);
 80027ee:	223c      	movs	r2, #60	@ 0x3c
 80027f0:	5c82      	ldrb	r2, [r0, r2]
 80027f2:	2a01      	cmp	r2, #1
 80027f4:	d100      	bne.n	80027f8 <HAL_TIM_ConfigClockSource+0x10>
 80027f6:	e077      	b.n	80028e8 <HAL_TIM_ConfigClockSource+0x100>
 80027f8:	223c      	movs	r2, #60	@ 0x3c
 80027fa:	2101      	movs	r1, #1
 80027fc:	5481      	strb	r1, [r0, r2]
  htim->State = HAL_TIM_STATE_BUSY;
 80027fe:	3201      	adds	r2, #1
 8002800:	3101      	adds	r1, #1
 8002802:	5481      	strb	r1, [r0, r2]
  tmpsmcr = htim->Instance->SMCR;
 8002804:	6801      	ldr	r1, [r0, #0]
 8002806:	688a      	ldr	r2, [r1, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002808:	4838      	ldr	r0, [pc, #224]	@ (80028ec <HAL_TIM_ConfigClockSource+0x104>)
 800280a:	4002      	ands	r2, r0
  htim->Instance->SMCR = tmpsmcr;
 800280c:	608a      	str	r2, [r1, #8]
  switch (sClockSourceConfig->ClockSource)
 800280e:	6819      	ldr	r1, [r3, #0]
 8002810:	2960      	cmp	r1, #96	@ 0x60
 8002812:	d04f      	beq.n	80028b4 <HAL_TIM_ConfigClockSource+0xcc>
 8002814:	d823      	bhi.n	800285e <HAL_TIM_ConfigClockSource+0x76>
 8002816:	2940      	cmp	r1, #64	@ 0x40
 8002818:	d057      	beq.n	80028ca <HAL_TIM_ConfigClockSource+0xe2>
 800281a:	d811      	bhi.n	8002840 <HAL_TIM_ConfigClockSource+0x58>
 800281c:	2920      	cmp	r1, #32
 800281e:	d004      	beq.n	800282a <HAL_TIM_ConfigClockSource+0x42>
 8002820:	d80a      	bhi.n	8002838 <HAL_TIM_ConfigClockSource+0x50>
 8002822:	2900      	cmp	r1, #0
 8002824:	d001      	beq.n	800282a <HAL_TIM_ConfigClockSource+0x42>
 8002826:	2910      	cmp	r1, #16
 8002828:	d104      	bne.n	8002834 <HAL_TIM_ConfigClockSource+0x4c>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800282a:	6820      	ldr	r0, [r4, #0]
 800282c:	f7ff fd58 	bl	80022e0 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8002830:	2000      	movs	r0, #0
      break;
 8002832:	e02a      	b.n	800288a <HAL_TIM_ConfigClockSource+0xa2>
      status = HAL_ERROR;
 8002834:	2001      	movs	r0, #1
 8002836:	e028      	b.n	800288a <HAL_TIM_ConfigClockSource+0xa2>
  switch (sClockSourceConfig->ClockSource)
 8002838:	2930      	cmp	r1, #48	@ 0x30
 800283a:	d0f6      	beq.n	800282a <HAL_TIM_ConfigClockSource+0x42>
      status = HAL_ERROR;
 800283c:	2001      	movs	r0, #1
 800283e:	e024      	b.n	800288a <HAL_TIM_ConfigClockSource+0xa2>
  switch (sClockSourceConfig->ClockSource)
 8002840:	2950      	cmp	r1, #80	@ 0x50
 8002842:	d10a      	bne.n	800285a <HAL_TIM_ConfigClockSource+0x72>
                               sClockSourceConfig->ClockPolarity,
 8002844:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002846:	68da      	ldr	r2, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002848:	6820      	ldr	r0, [r4, #0]
 800284a:	f7ff fd23 	bl	8002294 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800284e:	6820      	ldr	r0, [r4, #0]
 8002850:	2150      	movs	r1, #80	@ 0x50
 8002852:	f7ff fd45 	bl	80022e0 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8002856:	2000      	movs	r0, #0
      break;
 8002858:	e017      	b.n	800288a <HAL_TIM_ConfigClockSource+0xa2>
      status = HAL_ERROR;
 800285a:	2001      	movs	r0, #1
 800285c:	e015      	b.n	800288a <HAL_TIM_ConfigClockSource+0xa2>
  switch (sClockSourceConfig->ClockSource)
 800285e:	2280      	movs	r2, #128	@ 0x80
 8002860:	0152      	lsls	r2, r2, #5
 8002862:	4291      	cmp	r1, r2
 8002864:	d03c      	beq.n	80028e0 <HAL_TIM_ConfigClockSource+0xf8>
 8002866:	2280      	movs	r2, #128	@ 0x80
 8002868:	0192      	lsls	r2, r2, #6
 800286a:	4291      	cmp	r1, r2
 800286c:	d014      	beq.n	8002898 <HAL_TIM_ConfigClockSource+0xb0>
 800286e:	2970      	cmp	r1, #112	@ 0x70
 8002870:	d138      	bne.n	80028e4 <HAL_TIM_ConfigClockSource+0xfc>
                        sClockSourceConfig->ClockPrescaler,
 8002872:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002874:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002876:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002878:	6820      	ldr	r0, [r4, #0]
 800287a:	f7ff ffa9 	bl	80027d0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800287e:	6822      	ldr	r2, [r4, #0]
 8002880:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002882:	2177      	movs	r1, #119	@ 0x77
 8002884:	430b      	orrs	r3, r1
      htim->Instance->SMCR = tmpsmcr;
 8002886:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002888:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800288a:	233d      	movs	r3, #61	@ 0x3d
 800288c:	2201      	movs	r2, #1
 800288e:	54e2      	strb	r2, [r4, r3]
  __HAL_UNLOCK(htim);
 8002890:	3b01      	subs	r3, #1
 8002892:	2200      	movs	r2, #0
 8002894:	54e2      	strb	r2, [r4, r3]
}
 8002896:	bd10      	pop	{r4, pc}
                        sClockSourceConfig->ClockPrescaler,
 8002898:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800289a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800289c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800289e:	6820      	ldr	r0, [r4, #0]
 80028a0:	f7ff ff96 	bl	80027d0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80028a4:	6822      	ldr	r2, [r4, #0]
 80028a6:	6891      	ldr	r1, [r2, #8]
 80028a8:	2380      	movs	r3, #128	@ 0x80
 80028aa:	01db      	lsls	r3, r3, #7
 80028ac:	430b      	orrs	r3, r1
 80028ae:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80028b0:	2000      	movs	r0, #0
      break;
 80028b2:	e7ea      	b.n	800288a <HAL_TIM_ConfigClockSource+0xa2>
                               sClockSourceConfig->ClockPolarity,
 80028b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80028b6:	68da      	ldr	r2, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80028b8:	6820      	ldr	r0, [r4, #0]
 80028ba:	f7ff fcfd 	bl	80022b8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80028be:	6820      	ldr	r0, [r4, #0]
 80028c0:	2160      	movs	r1, #96	@ 0x60
 80028c2:	f7ff fd0d 	bl	80022e0 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80028c6:	2000      	movs	r0, #0
      break;
 80028c8:	e7df      	b.n	800288a <HAL_TIM_ConfigClockSource+0xa2>
                               sClockSourceConfig->ClockPolarity,
 80028ca:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80028cc:	68da      	ldr	r2, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80028ce:	6820      	ldr	r0, [r4, #0]
 80028d0:	f7ff fce0 	bl	8002294 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80028d4:	6820      	ldr	r0, [r4, #0]
 80028d6:	2140      	movs	r1, #64	@ 0x40
 80028d8:	f7ff fd02 	bl	80022e0 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80028dc:	2000      	movs	r0, #0
      break;
 80028de:	e7d4      	b.n	800288a <HAL_TIM_ConfigClockSource+0xa2>
  switch (sClockSourceConfig->ClockSource)
 80028e0:	2000      	movs	r0, #0
 80028e2:	e7d2      	b.n	800288a <HAL_TIM_ConfigClockSource+0xa2>
      status = HAL_ERROR;
 80028e4:	2001      	movs	r0, #1
 80028e6:	e7d0      	b.n	800288a <HAL_TIM_ConfigClockSource+0xa2>
  __HAL_LOCK(htim);
 80028e8:	2002      	movs	r0, #2
 80028ea:	e7d4      	b.n	8002896 <HAL_TIM_ConfigClockSource+0xae>
 80028ec:	ffce0088 	.word	0xffce0088

080028f0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80028f0:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80028f2:	231f      	movs	r3, #31
 80028f4:	4019      	ands	r1, r3
 80028f6:	2401      	movs	r4, #1
 80028f8:	408c      	lsls	r4, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80028fa:	6a03      	ldr	r3, [r0, #32]
 80028fc:	43a3      	bics	r3, r4
 80028fe:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002900:	6a03      	ldr	r3, [r0, #32]
 8002902:	408a      	lsls	r2, r1
 8002904:	4313      	orrs	r3, r2
 8002906:	6203      	str	r3, [r0, #32]
}
 8002908:	bd10      	pop	{r4, pc}
	...

0800290c <HAL_TIM_PWM_Start>:
{
 800290c:	b510      	push	{r4, lr}
 800290e:	0004      	movs	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002910:	2910      	cmp	r1, #16
 8002912:	d82d      	bhi.n	8002970 <HAL_TIM_PWM_Start+0x64>
 8002914:	008b      	lsls	r3, r1, #2
 8002916:	4a3f      	ldr	r2, [pc, #252]	@ (8002a14 <HAL_TIM_PWM_Start+0x108>)
 8002918:	58d3      	ldr	r3, [r2, r3]
 800291a:	469f      	mov	pc, r3
 800291c:	233e      	movs	r3, #62	@ 0x3e
 800291e:	5cc3      	ldrb	r3, [r0, r3]
 8002920:	3b01      	subs	r3, #1
 8002922:	1e5a      	subs	r2, r3, #1
 8002924:	4193      	sbcs	r3, r2
 8002926:	b2db      	uxtb	r3, r3
 8002928:	2b00      	cmp	r3, #0
 800292a:	d16d      	bne.n	8002a08 <HAL_TIM_PWM_Start+0xfc>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800292c:	2910      	cmp	r1, #16
 800292e:	d859      	bhi.n	80029e4 <HAL_TIM_PWM_Start+0xd8>
 8002930:	008b      	lsls	r3, r1, #2
 8002932:	4a39      	ldr	r2, [pc, #228]	@ (8002a18 <HAL_TIM_PWM_Start+0x10c>)
 8002934:	58d3      	ldr	r3, [r2, r3]
 8002936:	469f      	mov	pc, r3
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002938:	233f      	movs	r3, #63	@ 0x3f
 800293a:	5cc3      	ldrb	r3, [r0, r3]
 800293c:	3b01      	subs	r3, #1
 800293e:	1e5a      	subs	r2, r3, #1
 8002940:	4193      	sbcs	r3, r2
 8002942:	b2db      	uxtb	r3, r3
 8002944:	e7f0      	b.n	8002928 <HAL_TIM_PWM_Start+0x1c>
 8002946:	2340      	movs	r3, #64	@ 0x40
 8002948:	5cc3      	ldrb	r3, [r0, r3]
 800294a:	3b01      	subs	r3, #1
 800294c:	1e5a      	subs	r2, r3, #1
 800294e:	4193      	sbcs	r3, r2
 8002950:	b2db      	uxtb	r3, r3
 8002952:	e7e9      	b.n	8002928 <HAL_TIM_PWM_Start+0x1c>
 8002954:	2341      	movs	r3, #65	@ 0x41
 8002956:	5cc3      	ldrb	r3, [r0, r3]
 8002958:	3b01      	subs	r3, #1
 800295a:	1e5a      	subs	r2, r3, #1
 800295c:	4193      	sbcs	r3, r2
 800295e:	b2db      	uxtb	r3, r3
 8002960:	e7e2      	b.n	8002928 <HAL_TIM_PWM_Start+0x1c>
 8002962:	2342      	movs	r3, #66	@ 0x42
 8002964:	5cc3      	ldrb	r3, [r0, r3]
 8002966:	3b01      	subs	r3, #1
 8002968:	1e5a      	subs	r2, r3, #1
 800296a:	4193      	sbcs	r3, r2
 800296c:	b2db      	uxtb	r3, r3
 800296e:	e7db      	b.n	8002928 <HAL_TIM_PWM_Start+0x1c>
 8002970:	2343      	movs	r3, #67	@ 0x43
 8002972:	5ce3      	ldrb	r3, [r4, r3]
 8002974:	3b01      	subs	r3, #1
 8002976:	1e5a      	subs	r2, r3, #1
 8002978:	4193      	sbcs	r3, r2
 800297a:	b2db      	uxtb	r3, r3
 800297c:	e7d4      	b.n	8002928 <HAL_TIM_PWM_Start+0x1c>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800297e:	233e      	movs	r3, #62	@ 0x3e
 8002980:	2202      	movs	r2, #2
 8002982:	54e2      	strb	r2, [r4, r3]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002984:	6820      	ldr	r0, [r4, #0]
 8002986:	2201      	movs	r2, #1
 8002988:	f7ff ffb2 	bl	80028f0 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800298c:	6823      	ldr	r3, [r4, #0]
 800298e:	4a23      	ldr	r2, [pc, #140]	@ (8002a1c <HAL_TIM_PWM_Start+0x110>)
 8002990:	4293      	cmp	r3, r2
 8002992:	d005      	beq.n	80029a0 <HAL_TIM_PWM_Start+0x94>
 8002994:	4a22      	ldr	r2, [pc, #136]	@ (8002a20 <HAL_TIM_PWM_Start+0x114>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d002      	beq.n	80029a0 <HAL_TIM_PWM_Start+0x94>
 800299a:	4a22      	ldr	r2, [pc, #136]	@ (8002a24 <HAL_TIM_PWM_Start+0x118>)
 800299c:	4293      	cmp	r3, r2
 800299e:	d104      	bne.n	80029aa <HAL_TIM_PWM_Start+0x9e>
    __HAL_TIM_MOE_ENABLE(htim);
 80029a0:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 80029a2:	2280      	movs	r2, #128	@ 0x80
 80029a4:	0212      	lsls	r2, r2, #8
 80029a6:	430a      	orrs	r2, r1
 80029a8:	645a      	str	r2, [r3, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80029aa:	6823      	ldr	r3, [r4, #0]
 80029ac:	4a1b      	ldr	r2, [pc, #108]	@ (8002a1c <HAL_TIM_PWM_Start+0x110>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d01c      	beq.n	80029ec <HAL_TIM_PWM_Start+0xe0>
 80029b2:	4a1d      	ldr	r2, [pc, #116]	@ (8002a28 <HAL_TIM_PWM_Start+0x11c>)
 80029b4:	4293      	cmp	r3, r2
 80029b6:	d019      	beq.n	80029ec <HAL_TIM_PWM_Start+0xe0>
    __HAL_TIM_ENABLE(htim);
 80029b8:	681a      	ldr	r2, [r3, #0]
 80029ba:	2101      	movs	r1, #1
 80029bc:	430a      	orrs	r2, r1
 80029be:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80029c0:	2000      	movs	r0, #0
 80029c2:	e022      	b.n	8002a0a <HAL_TIM_PWM_Start+0xfe>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80029c4:	233f      	movs	r3, #63	@ 0x3f
 80029c6:	2202      	movs	r2, #2
 80029c8:	54e2      	strb	r2, [r4, r3]
 80029ca:	e7db      	b.n	8002984 <HAL_TIM_PWM_Start+0x78>
 80029cc:	2340      	movs	r3, #64	@ 0x40
 80029ce:	2202      	movs	r2, #2
 80029d0:	54e2      	strb	r2, [r4, r3]
 80029d2:	e7d7      	b.n	8002984 <HAL_TIM_PWM_Start+0x78>
 80029d4:	2341      	movs	r3, #65	@ 0x41
 80029d6:	2202      	movs	r2, #2
 80029d8:	54e2      	strb	r2, [r4, r3]
 80029da:	e7d3      	b.n	8002984 <HAL_TIM_PWM_Start+0x78>
 80029dc:	2342      	movs	r3, #66	@ 0x42
 80029de:	2202      	movs	r2, #2
 80029e0:	54e2      	strb	r2, [r4, r3]
 80029e2:	e7cf      	b.n	8002984 <HAL_TIM_PWM_Start+0x78>
 80029e4:	2343      	movs	r3, #67	@ 0x43
 80029e6:	2202      	movs	r2, #2
 80029e8:	54e2      	strb	r2, [r4, r3]
 80029ea:	e7cb      	b.n	8002984 <HAL_TIM_PWM_Start+0x78>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80029ec:	689a      	ldr	r2, [r3, #8]
 80029ee:	490f      	ldr	r1, [pc, #60]	@ (8002a2c <HAL_TIM_PWM_Start+0x120>)
 80029f0:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029f2:	2a06      	cmp	r2, #6
 80029f4:	d00a      	beq.n	8002a0c <HAL_TIM_PWM_Start+0x100>
 80029f6:	3907      	subs	r1, #7
 80029f8:	428a      	cmp	r2, r1
 80029fa:	d009      	beq.n	8002a10 <HAL_TIM_PWM_Start+0x104>
      __HAL_TIM_ENABLE(htim);
 80029fc:	681a      	ldr	r2, [r3, #0]
 80029fe:	2101      	movs	r1, #1
 8002a00:	430a      	orrs	r2, r1
 8002a02:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002a04:	2000      	movs	r0, #0
 8002a06:	e000      	b.n	8002a0a <HAL_TIM_PWM_Start+0xfe>
    return HAL_ERROR;
 8002a08:	2001      	movs	r0, #1
}
 8002a0a:	bd10      	pop	{r4, pc}
  return HAL_OK;
 8002a0c:	2000      	movs	r0, #0
 8002a0e:	e7fc      	b.n	8002a0a <HAL_TIM_PWM_Start+0xfe>
 8002a10:	2000      	movs	r0, #0
 8002a12:	e7fa      	b.n	8002a0a <HAL_TIM_PWM_Start+0xfe>
 8002a14:	080041c8 	.word	0x080041c8
 8002a18:	0800420c 	.word	0x0800420c
 8002a1c:	40012c00 	.word	0x40012c00
 8002a20:	40014400 	.word	0x40014400
 8002a24:	40014800 	.word	0x40014800
 8002a28:	40000400 	.word	0x40000400
 8002a2c:	00010007 	.word	0x00010007

08002a30 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002a30:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002a32:	233c      	movs	r3, #60	@ 0x3c
 8002a34:	5cc3      	ldrb	r3, [r0, r3]
 8002a36:	2b01      	cmp	r3, #1
 8002a38:	d029      	beq.n	8002a8e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 8002a3a:	233c      	movs	r3, #60	@ 0x3c
 8002a3c:	2201      	movs	r2, #1
 8002a3e:	54c2      	strb	r2, [r0, r3]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a40:	3301      	adds	r3, #1
 8002a42:	3201      	adds	r2, #1
 8002a44:	54c2      	strb	r2, [r0, r3]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002a46:	6802      	ldr	r2, [r0, #0]
 8002a48:	6853      	ldr	r3, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002a4a:	6895      	ldr	r5, [r2, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002a4c:	4c11      	ldr	r4, [pc, #68]	@ (8002a94 <HAL_TIMEx_MasterConfigSynchronization+0x64>)
 8002a4e:	42a2      	cmp	r2, r4
 8002a50:	d018      	beq.n	8002a84 <HAL_TIMEx_MasterConfigSynchronization+0x54>
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002a52:	2470      	movs	r4, #112	@ 0x70
 8002a54:	43a3      	bics	r3, r4
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002a56:	680c      	ldr	r4, [r1, #0]
 8002a58:	4323      	orrs	r3, r4

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002a5a:	6053      	str	r3, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a5c:	6803      	ldr	r3, [r0, #0]
 8002a5e:	4a0d      	ldr	r2, [pc, #52]	@ (8002a94 <HAL_TIMEx_MasterConfigSynchronization+0x64>)
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d002      	beq.n	8002a6a <HAL_TIMEx_MasterConfigSynchronization+0x3a>
 8002a64:	4a0c      	ldr	r2, [pc, #48]	@ (8002a98 <HAL_TIMEx_MasterConfigSynchronization+0x68>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d104      	bne.n	8002a74 <HAL_TIMEx_MasterConfigSynchronization+0x44>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002a6a:	2280      	movs	r2, #128	@ 0x80
 8002a6c:	4395      	bics	r5, r2
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002a6e:	688a      	ldr	r2, [r1, #8]
 8002a70:	432a      	orrs	r2, r5

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002a72:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002a74:	233d      	movs	r3, #61	@ 0x3d
 8002a76:	2201      	movs	r2, #1
 8002a78:	54c2      	strb	r2, [r0, r3]

  __HAL_UNLOCK(htim);
 8002a7a:	3b01      	subs	r3, #1
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	54c2      	strb	r2, [r0, r3]

  return HAL_OK;
 8002a80:	2000      	movs	r0, #0
}
 8002a82:	bd30      	pop	{r4, r5, pc}
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002a84:	4c05      	ldr	r4, [pc, #20]	@ (8002a9c <HAL_TIMEx_MasterConfigSynchronization+0x6c>)
 8002a86:	4023      	ands	r3, r4
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002a88:	684c      	ldr	r4, [r1, #4]
 8002a8a:	4323      	orrs	r3, r4
 8002a8c:	e7e1      	b.n	8002a52 <HAL_TIMEx_MasterConfigSynchronization+0x22>
  __HAL_LOCK(htim);
 8002a8e:	2002      	movs	r0, #2
 8002a90:	e7f7      	b.n	8002a82 <HAL_TIMEx_MasterConfigSynchronization+0x52>
 8002a92:	46c0      	nop			@ (mov r8, r8)
 8002a94:	40012c00 	.word	0x40012c00
 8002a98:	40000400 	.word	0x40000400
 8002a9c:	ff0fffff 	.word	0xff0fffff

08002aa0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8002aa0:	b510      	push	{r4, lr}
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002aa2:	233c      	movs	r3, #60	@ 0x3c
 8002aa4:	5cc3      	ldrb	r3, [r0, r3]
 8002aa6:	2b01      	cmp	r3, #1
 8002aa8:	d040      	beq.n	8002b2c <HAL_TIMEx_ConfigBreakDeadTime+0x8c>
 8002aaa:	233c      	movs	r3, #60	@ 0x3c
 8002aac:	2201      	movs	r2, #1
 8002aae:	54c2      	strb	r2, [r0, r3]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8002ab0:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002ab2:	4a1f      	ldr	r2, [pc, #124]	@ (8002b30 <HAL_TIMEx_ConfigBreakDeadTime+0x90>)
 8002ab4:	4013      	ands	r3, r2
 8002ab6:	688a      	ldr	r2, [r1, #8]
 8002ab8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002aba:	4a1e      	ldr	r2, [pc, #120]	@ (8002b34 <HAL_TIMEx_ConfigBreakDeadTime+0x94>)
 8002abc:	4013      	ands	r3, r2
 8002abe:	684a      	ldr	r2, [r1, #4]
 8002ac0:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002ac2:	4a1d      	ldr	r2, [pc, #116]	@ (8002b38 <HAL_TIMEx_ConfigBreakDeadTime+0x98>)
 8002ac4:	4013      	ands	r3, r2
 8002ac6:	680a      	ldr	r2, [r1, #0]
 8002ac8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002aca:	4a1c      	ldr	r2, [pc, #112]	@ (8002b3c <HAL_TIMEx_ConfigBreakDeadTime+0x9c>)
 8002acc:	4013      	ands	r3, r2
 8002ace:	690a      	ldr	r2, [r1, #16]
 8002ad0:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002ad2:	4a1b      	ldr	r2, [pc, #108]	@ (8002b40 <HAL_TIMEx_ConfigBreakDeadTime+0xa0>)
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	694a      	ldr	r2, [r1, #20]
 8002ad8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002ada:	4a1a      	ldr	r2, [pc, #104]	@ (8002b44 <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 8002adc:	4013      	ands	r3, r2
 8002ade:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8002ae0:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8002ae2:	4a19      	ldr	r2, [pc, #100]	@ (8002b48 <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	698a      	ldr	r2, [r1, #24]
 8002ae8:	0412      	lsls	r2, r2, #16
 8002aea:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8002aec:	4a17      	ldr	r2, [pc, #92]	@ (8002b4c <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 8002aee:	4013      	ands	r3, r2
 8002af0:	69ca      	ldr	r2, [r1, #28]
 8002af2:	4313      	orrs	r3, r2

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8002af4:	6802      	ldr	r2, [r0, #0]
 8002af6:	4c16      	ldr	r4, [pc, #88]	@ (8002b50 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 8002af8:	42a2      	cmp	r2, r4
 8002afa:	d005      	beq.n	8002b08 <HAL_TIMEx_ConfigBreakDeadTime+0x68>
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002afc:	6453      	str	r3, [r2, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8002afe:	233c      	movs	r3, #60	@ 0x3c
 8002b00:	2200      	movs	r2, #0
 8002b02:	54c2      	strb	r2, [r0, r3]

  return HAL_OK;
 8002b04:	2000      	movs	r0, #0
}
 8002b06:	bd10      	pop	{r4, pc}
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8002b08:	4c12      	ldr	r4, [pc, #72]	@ (8002b54 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 8002b0a:	4023      	ands	r3, r4
 8002b0c:	6a8c      	ldr	r4, [r1, #40]	@ 0x28
 8002b0e:	0524      	lsls	r4, r4, #20
 8002b10:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8002b12:	4c11      	ldr	r4, [pc, #68]	@ (8002b58 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 8002b14:	4023      	ands	r3, r4
 8002b16:	6a0c      	ldr	r4, [r1, #32]
 8002b18:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8002b1a:	4c10      	ldr	r4, [pc, #64]	@ (8002b5c <HAL_TIMEx_ConfigBreakDeadTime+0xbc>)
 8002b1c:	4023      	ands	r3, r4
 8002b1e:	6a4c      	ldr	r4, [r1, #36]	@ 0x24
 8002b20:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8002b22:	4c0f      	ldr	r4, [pc, #60]	@ (8002b60 <HAL_TIMEx_ConfigBreakDeadTime+0xc0>)
 8002b24:	4023      	ands	r3, r4
 8002b26:	6ac9      	ldr	r1, [r1, #44]	@ 0x2c
 8002b28:	430b      	orrs	r3, r1
 8002b2a:	e7e7      	b.n	8002afc <HAL_TIMEx_ConfigBreakDeadTime+0x5c>
  __HAL_LOCK(htim);
 8002b2c:	2002      	movs	r0, #2
 8002b2e:	e7ea      	b.n	8002b06 <HAL_TIMEx_ConfigBreakDeadTime+0x66>
 8002b30:	fffffcff 	.word	0xfffffcff
 8002b34:	fffffbff 	.word	0xfffffbff
 8002b38:	fffff7ff 	.word	0xfffff7ff
 8002b3c:	ffffefff 	.word	0xffffefff
 8002b40:	ffffdfff 	.word	0xffffdfff
 8002b44:	ffffbfff 	.word	0xffffbfff
 8002b48:	fff0ffff 	.word	0xfff0ffff
 8002b4c:	efffffff 	.word	0xefffffff
 8002b50:	40012c00 	.word	0x40012c00
 8002b54:	ff0fffff 	.word	0xff0fffff
 8002b58:	feffffff 	.word	0xfeffffff
 8002b5c:	fdffffff 	.word	0xfdffffff
 8002b60:	dfffffff 	.word	0xdfffffff

08002b64 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002b64:	4770      	bx	lr

08002b66 <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002b66:	4770      	bx	lr

08002b68 <HAL_TIMEx_Break2Callback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002b68:	4770      	bx	lr
	...

08002b6c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8002b6c:	b530      	push	{r4, r5, lr}
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002b6e:	f3ef 8410 	mrs	r4, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b72:	2201      	movs	r2, #1
 8002b74:	f382 8810 	msr	PRIMASK, r2
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8002b78:	6801      	ldr	r1, [r0, #0]
 8002b7a:	680b      	ldr	r3, [r1, #0]
 8002b7c:	25c0      	movs	r5, #192	@ 0xc0
 8002b7e:	43ab      	bics	r3, r5
 8002b80:	600b      	str	r3, [r1, #0]
 8002b82:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002b86:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b8a:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8002b8e:	6802      	ldr	r2, [r0, #0]
 8002b90:	6893      	ldr	r3, [r2, #8]
 8002b92:	4c04      	ldr	r4, [pc, #16]	@ (8002ba4 <UART_EndTxTransfer+0x38>)
 8002b94:	4023      	ands	r3, r4
 8002b96:	6093      	str	r3, [r2, #8]
 8002b98:	f381 8810 	msr	PRIMASK, r1

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002b9c:	2388      	movs	r3, #136	@ 0x88
 8002b9e:	2220      	movs	r2, #32
 8002ba0:	50c2      	str	r2, [r0, r3]
}
 8002ba2:	bd30      	pop	{r4, r5, pc}
 8002ba4:	ff7fffff 	.word	0xff7fffff

08002ba8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002ba8:	b530      	push	{r4, r5, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002baa:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002bae:	2201      	movs	r2, #1
 8002bb0:	f382 8810 	msr	PRIMASK, r2
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002bb4:	6801      	ldr	r1, [r0, #0]
 8002bb6:	680b      	ldr	r3, [r1, #0]
 8002bb8:	4d12      	ldr	r5, [pc, #72]	@ (8002c04 <UART_EndRxTransfer+0x5c>)
 8002bba:	402b      	ands	r3, r5
 8002bbc:	600b      	str	r3, [r1, #0]
 8002bbe:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002bc2:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002bc6:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002bca:	6802      	ldr	r2, [r0, #0]
 8002bcc:	6893      	ldr	r3, [r2, #8]
 8002bce:	4c0e      	ldr	r4, [pc, #56]	@ (8002c08 <UART_EndRxTransfer+0x60>)
 8002bd0:	4023      	ands	r3, r4
 8002bd2:	6093      	str	r3, [r2, #8]
 8002bd4:	f381 8810 	msr	PRIMASK, r1

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002bd8:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8002bda:	2b01      	cmp	r3, #1
 8002bdc:	d006      	beq.n	8002bec <UART_EndRxTransfer+0x44>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002bde:	238c      	movs	r3, #140	@ 0x8c
 8002be0:	2220      	movs	r2, #32
 8002be2:	50c2      	str	r2, [r0, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002be4:	2300      	movs	r3, #0
 8002be6:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002be8:	6743      	str	r3, [r0, #116]	@ 0x74
}
 8002bea:	bd30      	pop	{r4, r5, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002bec:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002bf0:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002bf4:	6802      	ldr	r2, [r0, #0]
 8002bf6:	6813      	ldr	r3, [r2, #0]
 8002bf8:	2410      	movs	r4, #16
 8002bfa:	43a3      	bics	r3, r4
 8002bfc:	6013      	str	r3, [r2, #0]
 8002bfe:	f381 8810 	msr	PRIMASK, r1
}
 8002c02:	e7ec      	b.n	8002bde <UART_EndRxTransfer+0x36>
 8002c04:	fffffedf 	.word	0xfffffedf
 8002c08:	effffffe 	.word	0xeffffffe

08002c0c <HAL_UART_RxCpltCallback>:
}
 8002c0c:	4770      	bx	lr

08002c0e <HAL_UART_RxHalfCpltCallback>:
}
 8002c0e:	4770      	bx	lr

08002c10 <HAL_UART_ErrorCallback>:
}
 8002c10:	4770      	bx	lr

08002c12 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8002c12:	b570      	push	{r4, r5, r6, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002c14:	6a84      	ldr	r4, [r0, #40]	@ 0x28

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8002c16:	2388      	movs	r3, #136	@ 0x88
 8002c18:	58e2      	ldr	r2, [r4, r3]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8002c1a:	3304      	adds	r3, #4
 8002c1c:	58e5      	ldr	r5, [r4, r3]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8002c1e:	6823      	ldr	r3, [r4, #0]
 8002c20:	689b      	ldr	r3, [r3, #8]
 8002c22:	061b      	lsls	r3, r3, #24
 8002c24:	d501      	bpl.n	8002c2a <UART_DMAError+0x18>
 8002c26:	2a21      	cmp	r2, #33	@ 0x21
 8002c28:	d00e      	beq.n	8002c48 <UART_DMAError+0x36>
    huart->TxXferCount = 0U;
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8002c2a:	6823      	ldr	r3, [r4, #0]
 8002c2c:	689b      	ldr	r3, [r3, #8]
 8002c2e:	065b      	lsls	r3, r3, #25
 8002c30:	d501      	bpl.n	8002c36 <UART_DMAError+0x24>
 8002c32:	2d22      	cmp	r5, #34	@ 0x22
 8002c34:	d00f      	beq.n	8002c56 <UART_DMAError+0x44>
  {
    huart->RxXferCount = 0U;
    UART_EndRxTransfer(huart);
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8002c36:	2290      	movs	r2, #144	@ 0x90
 8002c38:	58a3      	ldr	r3, [r4, r2]
 8002c3a:	2110      	movs	r1, #16
 8002c3c:	430b      	orrs	r3, r1
 8002c3e:	50a3      	str	r3, [r4, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002c40:	0020      	movs	r0, r4
 8002c42:	f7ff ffe5 	bl	8002c10 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002c46:	bd70      	pop	{r4, r5, r6, pc}
    huart->TxXferCount = 0U;
 8002c48:	2356      	movs	r3, #86	@ 0x56
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	52e2      	strh	r2, [r4, r3]
    UART_EndTxTransfer(huart);
 8002c4e:	0020      	movs	r0, r4
 8002c50:	f7ff ff8c 	bl	8002b6c <UART_EndTxTransfer>
 8002c54:	e7e9      	b.n	8002c2a <UART_DMAError+0x18>
    huart->RxXferCount = 0U;
 8002c56:	235e      	movs	r3, #94	@ 0x5e
 8002c58:	2200      	movs	r2, #0
 8002c5a:	52e2      	strh	r2, [r4, r3]
    UART_EndRxTransfer(huart);
 8002c5c:	0020      	movs	r0, r4
 8002c5e:	f7ff ffa3 	bl	8002ba8 <UART_EndRxTransfer>
 8002c62:	e7e8      	b.n	8002c36 <UART_DMAError+0x24>

08002c64 <HAL_UARTEx_RxEventCallback>:
}
 8002c64:	4770      	bx	lr

08002c66 <UART_DMARxHalfCplt>:
{
 8002c66:	b510      	push	{r4, lr}
 8002c68:	0003      	movs	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002c6a:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8002c6c:	2201      	movs	r2, #1
 8002c6e:	6702      	str	r2, [r0, #112]	@ 0x70
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002c70:	6ec2      	ldr	r2, [r0, #108]	@ 0x6c
 8002c72:	2a01      	cmp	r2, #1
 8002c74:	d111      	bne.n	8002c9a <UART_DMARxHalfCplt+0x34>
    huart->RxXferCount = huart->RxXferSize / 2U;
 8002c76:	325b      	adds	r2, #91	@ 0x5b
 8002c78:	5a81      	ldrh	r1, [r0, r2]
 8002c7a:	084c      	lsrs	r4, r1, #1
 8002c7c:	3202      	adds	r2, #2
 8002c7e:	5284      	strh	r4, [r0, r2]
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	685b      	ldr	r3, [r3, #4]
 8002c84:	b29b      	uxth	r3, r3
    if (nb_remaining_rx_data <= huart->RxXferSize)
 8002c86:	4299      	cmp	r1, r3
 8002c88:	d300      	bcc.n	8002c8c <UART_DMARxHalfCplt+0x26>
      huart->RxXferCount = nb_remaining_rx_data;
 8002c8a:	5283      	strh	r3, [r0, r2]
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002c8c:	235e      	movs	r3, #94	@ 0x5e
 8002c8e:	5ac3      	ldrh	r3, [r0, r3]
 8002c90:	1ac9      	subs	r1, r1, r3
 8002c92:	b289      	uxth	r1, r1
 8002c94:	f7ff ffe6 	bl	8002c64 <HAL_UARTEx_RxEventCallback>
}
 8002c98:	bd10      	pop	{r4, pc}
    HAL_UART_RxHalfCpltCallback(huart);
 8002c9a:	f7ff ffb8 	bl	8002c0e <HAL_UART_RxHalfCpltCallback>
}
 8002c9e:	e7fb      	b.n	8002c98 <UART_DMARxHalfCplt+0x32>

08002ca0 <UART_DMAReceiveCplt>:
{
 8002ca0:	b570      	push	{r4, r5, r6, lr}
 8002ca2:	0003      	movs	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002ca4:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8002ca6:	681a      	ldr	r2, [r3, #0]
 8002ca8:	6812      	ldr	r2, [r2, #0]
 8002caa:	0692      	lsls	r2, r2, #26
 8002cac:	d429      	bmi.n	8002d02 <UART_DMAReceiveCplt+0x62>
    huart->RxXferCount = 0U;
 8002cae:	225e      	movs	r2, #94	@ 0x5e
 8002cb0:	2100      	movs	r1, #0
 8002cb2:	5281      	strh	r1, [r0, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002cb4:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cb8:	3a5d      	subs	r2, #93	@ 0x5d
 8002cba:	f382 8810 	msr	PRIMASK, r2
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002cbe:	6804      	ldr	r4, [r0, #0]
 8002cc0:	6821      	ldr	r1, [r4, #0]
 8002cc2:	4e23      	ldr	r6, [pc, #140]	@ (8002d50 <UART_DMAReceiveCplt+0xb0>)
 8002cc4:	4031      	ands	r1, r6
 8002cc6:	6021      	str	r1, [r4, #0]
 8002cc8:	f385 8810 	msr	PRIMASK, r5
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002ccc:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cd0:	f382 8810 	msr	PRIMASK, r2
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002cd4:	6804      	ldr	r4, [r0, #0]
 8002cd6:	68a1      	ldr	r1, [r4, #8]
 8002cd8:	4391      	bics	r1, r2
 8002cda:	60a1      	str	r1, [r4, #8]
 8002cdc:	f385 8810 	msr	PRIMASK, r5
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002ce0:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ce4:	f382 8810 	msr	PRIMASK, r2
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002ce8:	6801      	ldr	r1, [r0, #0]
 8002cea:	688a      	ldr	r2, [r1, #8]
 8002cec:	2540      	movs	r5, #64	@ 0x40
 8002cee:	43aa      	bics	r2, r5
 8002cf0:	608a      	str	r2, [r1, #8]
 8002cf2:	f384 8810 	msr	PRIMASK, r4
    huart->RxState = HAL_UART_STATE_READY;
 8002cf6:	228c      	movs	r2, #140	@ 0x8c
 8002cf8:	2120      	movs	r1, #32
 8002cfa:	5081      	str	r1, [r0, r2]
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002cfc:	6ec2      	ldr	r2, [r0, #108]	@ 0x6c
 8002cfe:	2a01      	cmp	r2, #1
 8002d00:	d017      	beq.n	8002d32 <UART_DMAReceiveCplt+0x92>
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002d02:	2200      	movs	r2, #0
 8002d04:	6702      	str	r2, [r0, #112]	@ 0x70
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002d06:	6ec2      	ldr	r2, [r0, #108]	@ 0x6c
 8002d08:	2a01      	cmp	r2, #1
 8002d0a:	d11e      	bne.n	8002d4a <UART_DMAReceiveCplt+0xaa>
    huart->RxXferCount = 0;
 8002d0c:	325d      	adds	r2, #93	@ 0x5d
 8002d0e:	2100      	movs	r1, #0
 8002d10:	5281      	strh	r1, [r0, r2]
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	685b      	ldr	r3, [r3, #4]
 8002d16:	b29b      	uxth	r3, r3
    if (nb_remaining_rx_data < huart->RxXferSize)
 8002d18:	3a02      	subs	r2, #2
 8002d1a:	5a81      	ldrh	r1, [r0, r2]
 8002d1c:	4299      	cmp	r1, r3
 8002d1e:	d901      	bls.n	8002d24 <UART_DMAReceiveCplt+0x84>
      huart->RxXferCount = nb_remaining_rx_data;
 8002d20:	3202      	adds	r2, #2
 8002d22:	5283      	strh	r3, [r0, r2]
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002d24:	235e      	movs	r3, #94	@ 0x5e
 8002d26:	5ac3      	ldrh	r3, [r0, r3]
 8002d28:	1ac9      	subs	r1, r1, r3
 8002d2a:	b289      	uxth	r1, r1
 8002d2c:	f7ff ff9a 	bl	8002c64 <HAL_UARTEx_RxEventCallback>
}
 8002d30:	bd70      	pop	{r4, r5, r6, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002d32:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d36:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002d3a:	6801      	ldr	r1, [r0, #0]
 8002d3c:	680a      	ldr	r2, [r1, #0]
 8002d3e:	3d30      	subs	r5, #48	@ 0x30
 8002d40:	43aa      	bics	r2, r5
 8002d42:	600a      	str	r2, [r1, #0]
 8002d44:	f384 8810 	msr	PRIMASK, r4
}
 8002d48:	e7db      	b.n	8002d02 <UART_DMAReceiveCplt+0x62>
    HAL_UART_RxCpltCallback(huart);
 8002d4a:	f7ff ff5f 	bl	8002c0c <HAL_UART_RxCpltCallback>
}
 8002d4e:	e7ef      	b.n	8002d30 <UART_DMAReceiveCplt+0x90>
 8002d50:	fffffeff 	.word	0xfffffeff

08002d54 <UART_SetConfig>:
{
 8002d54:	b510      	push	{r4, lr}
 8002d56:	0004      	movs	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002d58:	6883      	ldr	r3, [r0, #8]
 8002d5a:	6902      	ldr	r2, [r0, #16]
 8002d5c:	4313      	orrs	r3, r2
 8002d5e:	6942      	ldr	r2, [r0, #20]
 8002d60:	4313      	orrs	r3, r2
 8002d62:	69c2      	ldr	r2, [r0, #28]
 8002d64:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002d66:	6801      	ldr	r1, [r0, #0]
 8002d68:	680a      	ldr	r2, [r1, #0]
 8002d6a:	4862      	ldr	r0, [pc, #392]	@ (8002ef4 <UART_SetConfig+0x1a0>)
 8002d6c:	4002      	ands	r2, r0
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	600b      	str	r3, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002d72:	6822      	ldr	r2, [r4, #0]
 8002d74:	6853      	ldr	r3, [r2, #4]
 8002d76:	4960      	ldr	r1, [pc, #384]	@ (8002ef8 <UART_SetConfig+0x1a4>)
 8002d78:	400b      	ands	r3, r1
 8002d7a:	68e1      	ldr	r1, [r4, #12]
 8002d7c:	430b      	orrs	r3, r1
 8002d7e:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002d80:	69a3      	ldr	r3, [r4, #24]
  tmpreg |= huart->Init.OneBitSampling;
 8002d82:	6a22      	ldr	r2, [r4, #32]
 8002d84:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002d86:	6821      	ldr	r1, [r4, #0]
 8002d88:	688b      	ldr	r3, [r1, #8]
 8002d8a:	485c      	ldr	r0, [pc, #368]	@ (8002efc <UART_SetConfig+0x1a8>)
 8002d8c:	4003      	ands	r3, r0
 8002d8e:	4313      	orrs	r3, r2
 8002d90:	608b      	str	r3, [r1, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002d92:	6822      	ldr	r2, [r4, #0]
 8002d94:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8002d96:	210f      	movs	r1, #15
 8002d98:	438b      	bics	r3, r1
 8002d9a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8002d9c:	430b      	orrs	r3, r1
 8002d9e:	62d3      	str	r3, [r2, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002da0:	6823      	ldr	r3, [r4, #0]
 8002da2:	4a57      	ldr	r2, [pc, #348]	@ (8002f00 <UART_SetConfig+0x1ac>)
 8002da4:	4293      	cmp	r3, r2
 8002da6:	d030      	beq.n	8002e0a <UART_SetConfig+0xb6>
 8002da8:	4a56      	ldr	r2, [pc, #344]	@ (8002f04 <UART_SetConfig+0x1b0>)
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d03e      	beq.n	8002e2c <UART_SetConfig+0xd8>
 8002dae:	2310      	movs	r3, #16
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002db0:	69e0      	ldr	r0, [r4, #28]
 8002db2:	2280      	movs	r2, #128	@ 0x80
 8002db4:	0212      	lsls	r2, r2, #8
 8002db6:	4290      	cmp	r0, r2
 8002db8:	d042      	beq.n	8002e40 <UART_SetConfig+0xec>
    switch (clocksource)
 8002dba:	2b04      	cmp	r3, #4
 8002dbc:	d100      	bne.n	8002dc0 <UART_SetConfig+0x6c>
 8002dbe:	e089      	b.n	8002ed4 <UART_SetConfig+0x180>
 8002dc0:	d87b      	bhi.n	8002eba <UART_SetConfig+0x166>
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d100      	bne.n	8002dc8 <UART_SetConfig+0x74>
 8002dc6:	e07f      	b.n	8002ec8 <UART_SetConfig+0x174>
 8002dc8:	2b02      	cmp	r3, #2
 8002dca:	d174      	bne.n	8002eb6 <UART_SetConfig+0x162>
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 8002dcc:	4b4e      	ldr	r3, [pc, #312]	@ (8002f08 <UART_SetConfig+0x1b4>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	095b      	lsrs	r3, r3, #5
 8002dd2:	2107      	movs	r1, #7
 8002dd4:	4019      	ands	r1, r3
 8002dd6:	3101      	adds	r1, #1
 8002dd8:	484c      	ldr	r0, [pc, #304]	@ (8002f0c <UART_SetConfig+0x1b8>)
 8002dda:	f7fd f9a9 	bl	8000130 <__udivsi3>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002dde:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8002de0:	4b4b      	ldr	r3, [pc, #300]	@ (8002f10 <UART_SetConfig+0x1bc>)
 8002de2:	0052      	lsls	r2, r2, #1
 8002de4:	5ad1      	ldrh	r1, [r2, r3]
 8002de6:	f7fd f9a3 	bl	8000130 <__udivsi3>
 8002dea:	6861      	ldr	r1, [r4, #4]
 8002dec:	084b      	lsrs	r3, r1, #1
 8002dee:	18c0      	adds	r0, r0, r3
 8002df0:	f7fd f99e 	bl	8000130 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002df4:	0002      	movs	r2, r0
 8002df6:	3a10      	subs	r2, #16
 8002df8:	4b46      	ldr	r3, [pc, #280]	@ (8002f14 <UART_SetConfig+0x1c0>)
 8002dfa:	429a      	cmp	r2, r3
 8002dfc:	d86f      	bhi.n	8002ede <UART_SetConfig+0x18a>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002dfe:	6823      	ldr	r3, [r4, #0]
 8002e00:	0400      	lsls	r0, r0, #16
 8002e02:	0c00      	lsrs	r0, r0, #16
 8002e04:	60d8      	str	r0, [r3, #12]
 8002e06:	2000      	movs	r0, #0
 8002e08:	e06a      	b.n	8002ee0 <UART_SetConfig+0x18c>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002e0a:	4b3f      	ldr	r3, [pc, #252]	@ (8002f08 <UART_SetConfig+0x1b4>)
 8002e0c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002e0e:	2303      	movs	r3, #3
 8002e10:	4013      	ands	r3, r2
 8002e12:	2b02      	cmp	r3, #2
 8002e14:	d00c      	beq.n	8002e30 <UART_SetConfig+0xdc>
 8002e16:	d805      	bhi.n	8002e24 <UART_SetConfig+0xd0>
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d00b      	beq.n	8002e34 <UART_SetConfig+0xe0>
 8002e1c:	2b01      	cmp	r3, #1
 8002e1e:	d10b      	bne.n	8002e38 <UART_SetConfig+0xe4>
 8002e20:	3303      	adds	r3, #3
 8002e22:	e7c5      	b.n	8002db0 <UART_SetConfig+0x5c>
 8002e24:	2b03      	cmp	r3, #3
 8002e26:	d109      	bne.n	8002e3c <UART_SetConfig+0xe8>
 8002e28:	3305      	adds	r3, #5
 8002e2a:	e7c1      	b.n	8002db0 <UART_SetConfig+0x5c>
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	e7bf      	b.n	8002db0 <UART_SetConfig+0x5c>
 8002e30:	2302      	movs	r3, #2
 8002e32:	e7bd      	b.n	8002db0 <UART_SetConfig+0x5c>
 8002e34:	2300      	movs	r3, #0
 8002e36:	e7bb      	b.n	8002db0 <UART_SetConfig+0x5c>
 8002e38:	2310      	movs	r3, #16
 8002e3a:	e7b9      	b.n	8002db0 <UART_SetConfig+0x5c>
 8002e3c:	2310      	movs	r3, #16
 8002e3e:	e7b7      	b.n	8002db0 <UART_SetConfig+0x5c>
    switch (clocksource)
 8002e40:	2b04      	cmp	r3, #4
 8002e42:	d035      	beq.n	8002eb0 <UART_SetConfig+0x15c>
 8002e44:	d82a      	bhi.n	8002e9c <UART_SetConfig+0x148>
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d02c      	beq.n	8002ea4 <UART_SetConfig+0x150>
 8002e4a:	2b02      	cmp	r3, #2
 8002e4c:	d124      	bne.n	8002e98 <UART_SetConfig+0x144>
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 8002e4e:	4b2e      	ldr	r3, [pc, #184]	@ (8002f08 <UART_SetConfig+0x1b4>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	095b      	lsrs	r3, r3, #5
 8002e54:	2107      	movs	r1, #7
 8002e56:	4019      	ands	r1, r3
 8002e58:	3101      	adds	r1, #1
 8002e5a:	482c      	ldr	r0, [pc, #176]	@ (8002f0c <UART_SetConfig+0x1b8>)
 8002e5c:	f7fd f968 	bl	8000130 <__udivsi3>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002e60:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8002e62:	4b2b      	ldr	r3, [pc, #172]	@ (8002f10 <UART_SetConfig+0x1bc>)
 8002e64:	0052      	lsls	r2, r2, #1
 8002e66:	5ad1      	ldrh	r1, [r2, r3]
 8002e68:	f7fd f962 	bl	8000130 <__udivsi3>
 8002e6c:	0040      	lsls	r0, r0, #1
 8002e6e:	6861      	ldr	r1, [r4, #4]
 8002e70:	084b      	lsrs	r3, r1, #1
 8002e72:	18c0      	adds	r0, r0, r3
 8002e74:	f7fd f95c 	bl	8000130 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002e78:	0002      	movs	r2, r0
 8002e7a:	3a10      	subs	r2, #16
 8002e7c:	4b25      	ldr	r3, [pc, #148]	@ (8002f14 <UART_SetConfig+0x1c0>)
 8002e7e:	429a      	cmp	r2, r3
 8002e80:	d82b      	bhi.n	8002eda <UART_SetConfig+0x186>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002e82:	b282      	uxth	r2, r0
 8002e84:	230f      	movs	r3, #15
 8002e86:	439a      	bics	r2, r3
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002e88:	0840      	lsrs	r0, r0, #1
 8002e8a:	3b08      	subs	r3, #8
 8002e8c:	4003      	ands	r3, r0
 8002e8e:	4313      	orrs	r3, r2
        huart->Instance->BRR = brrtemp;
 8002e90:	6822      	ldr	r2, [r4, #0]
 8002e92:	60d3      	str	r3, [r2, #12]
 8002e94:	2000      	movs	r0, #0
 8002e96:	e023      	b.n	8002ee0 <UART_SetConfig+0x18c>
    switch (clocksource)
 8002e98:	2001      	movs	r0, #1
 8002e9a:	e021      	b.n	8002ee0 <UART_SetConfig+0x18c>
 8002e9c:	2b08      	cmp	r3, #8
 8002e9e:	d0df      	beq.n	8002e60 <UART_SetConfig+0x10c>
 8002ea0:	2001      	movs	r0, #1
 8002ea2:	e01d      	b.n	8002ee0 <UART_SetConfig+0x18c>
        pclk = HAL_RCC_GetPCLK1Freq();
 8002ea4:	f7ff f8c6 	bl	8002034 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8002ea8:	2800      	cmp	r0, #0
 8002eaa:	d1d9      	bne.n	8002e60 <UART_SetConfig+0x10c>
 8002eac:	2000      	movs	r0, #0
 8002eae:	e017      	b.n	8002ee0 <UART_SetConfig+0x18c>
        pclk = HAL_RCC_GetSysClockFreq();
 8002eb0:	f7ff f878 	bl	8001fa4 <HAL_RCC_GetSysClockFreq>
        break;
 8002eb4:	e7f8      	b.n	8002ea8 <UART_SetConfig+0x154>
    switch (clocksource)
 8002eb6:	2001      	movs	r0, #1
 8002eb8:	e012      	b.n	8002ee0 <UART_SetConfig+0x18c>
 8002eba:	2b08      	cmp	r3, #8
 8002ebc:	d102      	bne.n	8002ec4 <UART_SetConfig+0x170>
 8002ebe:	2080      	movs	r0, #128	@ 0x80
 8002ec0:	0200      	lsls	r0, r0, #8
 8002ec2:	e78c      	b.n	8002dde <UART_SetConfig+0x8a>
 8002ec4:	2001      	movs	r0, #1
 8002ec6:	e00b      	b.n	8002ee0 <UART_SetConfig+0x18c>
        pclk = HAL_RCC_GetPCLK1Freq();
 8002ec8:	f7ff f8b4 	bl	8002034 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8002ecc:	2800      	cmp	r0, #0
 8002ece:	d186      	bne.n	8002dde <UART_SetConfig+0x8a>
 8002ed0:	2000      	movs	r0, #0
 8002ed2:	e005      	b.n	8002ee0 <UART_SetConfig+0x18c>
        pclk = HAL_RCC_GetSysClockFreq();
 8002ed4:	f7ff f866 	bl	8001fa4 <HAL_RCC_GetSysClockFreq>
        break;
 8002ed8:	e7f8      	b.n	8002ecc <UART_SetConfig+0x178>
        ret = HAL_ERROR;
 8002eda:	2001      	movs	r0, #1
 8002edc:	e000      	b.n	8002ee0 <UART_SetConfig+0x18c>
        ret = HAL_ERROR;
 8002ede:	2001      	movs	r0, #1
  huart->NbTxDataToProcess = 1;
 8002ee0:	2301      	movs	r3, #1
 8002ee2:	226a      	movs	r2, #106	@ 0x6a
 8002ee4:	52a3      	strh	r3, [r4, r2]
  huart->NbRxDataToProcess = 1;
 8002ee6:	3a02      	subs	r2, #2
 8002ee8:	52a3      	strh	r3, [r4, r2]
  huart->RxISR = NULL;
 8002eea:	2300      	movs	r3, #0
 8002eec:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 8002eee:	67a3      	str	r3, [r4, #120]	@ 0x78
}
 8002ef0:	bd10      	pop	{r4, pc}
 8002ef2:	46c0      	nop			@ (mov r8, r8)
 8002ef4:	cfff69f3 	.word	0xcfff69f3
 8002ef8:	ffffcfff 	.word	0xffffcfff
 8002efc:	11fff4ff 	.word	0x11fff4ff
 8002f00:	40013800 	.word	0x40013800
 8002f04:	40004400 	.word	0x40004400
 8002f08:	40021000 	.word	0x40021000
 8002f0c:	02dc6c00 	.word	0x02dc6c00
 8002f10:	08004250 	.word	0x08004250
 8002f14:	0000ffef 	.word	0x0000ffef

08002f18 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002f18:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8002f1a:	071b      	lsls	r3, r3, #28
 8002f1c:	d506      	bpl.n	8002f2c <UART_AdvFeatureConfig+0x14>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002f1e:	6802      	ldr	r2, [r0, #0]
 8002f20:	6853      	ldr	r3, [r2, #4]
 8002f22:	492c      	ldr	r1, [pc, #176]	@ (8002fd4 <UART_AdvFeatureConfig+0xbc>)
 8002f24:	400b      	ands	r3, r1
 8002f26:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 8002f28:	430b      	orrs	r3, r1
 8002f2a:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002f2c:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8002f2e:	07db      	lsls	r3, r3, #31
 8002f30:	d506      	bpl.n	8002f40 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002f32:	6802      	ldr	r2, [r0, #0]
 8002f34:	6853      	ldr	r3, [r2, #4]
 8002f36:	4928      	ldr	r1, [pc, #160]	@ (8002fd8 <UART_AdvFeatureConfig+0xc0>)
 8002f38:	400b      	ands	r3, r1
 8002f3a:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8002f3c:	430b      	orrs	r3, r1
 8002f3e:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002f40:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8002f42:	079b      	lsls	r3, r3, #30
 8002f44:	d506      	bpl.n	8002f54 <UART_AdvFeatureConfig+0x3c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002f46:	6802      	ldr	r2, [r0, #0]
 8002f48:	6853      	ldr	r3, [r2, #4]
 8002f4a:	4924      	ldr	r1, [pc, #144]	@ (8002fdc <UART_AdvFeatureConfig+0xc4>)
 8002f4c:	400b      	ands	r3, r1
 8002f4e:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 8002f50:	430b      	orrs	r3, r1
 8002f52:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002f54:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8002f56:	075b      	lsls	r3, r3, #29
 8002f58:	d506      	bpl.n	8002f68 <UART_AdvFeatureConfig+0x50>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002f5a:	6802      	ldr	r2, [r0, #0]
 8002f5c:	6853      	ldr	r3, [r2, #4]
 8002f5e:	4920      	ldr	r1, [pc, #128]	@ (8002fe0 <UART_AdvFeatureConfig+0xc8>)
 8002f60:	400b      	ands	r3, r1
 8002f62:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 8002f64:	430b      	orrs	r3, r1
 8002f66:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002f68:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8002f6a:	06db      	lsls	r3, r3, #27
 8002f6c:	d506      	bpl.n	8002f7c <UART_AdvFeatureConfig+0x64>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002f6e:	6802      	ldr	r2, [r0, #0]
 8002f70:	6893      	ldr	r3, [r2, #8]
 8002f72:	491c      	ldr	r1, [pc, #112]	@ (8002fe4 <UART_AdvFeatureConfig+0xcc>)
 8002f74:	400b      	ands	r3, r1
 8002f76:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 8002f78:	430b      	orrs	r3, r1
 8002f7a:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002f7c:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8002f7e:	069b      	lsls	r3, r3, #26
 8002f80:	d506      	bpl.n	8002f90 <UART_AdvFeatureConfig+0x78>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002f82:	6802      	ldr	r2, [r0, #0]
 8002f84:	6893      	ldr	r3, [r2, #8]
 8002f86:	4918      	ldr	r1, [pc, #96]	@ (8002fe8 <UART_AdvFeatureConfig+0xd0>)
 8002f88:	400b      	ands	r3, r1
 8002f8a:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8002f8c:	430b      	orrs	r3, r1
 8002f8e:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002f90:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8002f92:	065b      	lsls	r3, r3, #25
 8002f94:	d50b      	bpl.n	8002fae <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002f96:	6802      	ldr	r2, [r0, #0]
 8002f98:	6853      	ldr	r3, [r2, #4]
 8002f9a:	4914      	ldr	r1, [pc, #80]	@ (8002fec <UART_AdvFeatureConfig+0xd4>)
 8002f9c:	400b      	ands	r3, r1
 8002f9e:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 8002fa0:	430b      	orrs	r3, r1
 8002fa2:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002fa4:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 8002fa6:	2380      	movs	r3, #128	@ 0x80
 8002fa8:	035b      	lsls	r3, r3, #13
 8002faa:	429a      	cmp	r2, r3
 8002fac:	d00a      	beq.n	8002fc4 <UART_AdvFeatureConfig+0xac>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002fae:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8002fb0:	061b      	lsls	r3, r3, #24
 8002fb2:	d506      	bpl.n	8002fc2 <UART_AdvFeatureConfig+0xaa>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002fb4:	6802      	ldr	r2, [r0, #0]
 8002fb6:	6853      	ldr	r3, [r2, #4]
 8002fb8:	490d      	ldr	r1, [pc, #52]	@ (8002ff0 <UART_AdvFeatureConfig+0xd8>)
 8002fba:	400b      	ands	r3, r1
 8002fbc:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8002fbe:	430b      	orrs	r3, r1
 8002fc0:	6053      	str	r3, [r2, #4]
}
 8002fc2:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002fc4:	6802      	ldr	r2, [r0, #0]
 8002fc6:	6853      	ldr	r3, [r2, #4]
 8002fc8:	490a      	ldr	r1, [pc, #40]	@ (8002ff4 <UART_AdvFeatureConfig+0xdc>)
 8002fca:	400b      	ands	r3, r1
 8002fcc:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8002fce:	430b      	orrs	r3, r1
 8002fd0:	6053      	str	r3, [r2, #4]
 8002fd2:	e7ec      	b.n	8002fae <UART_AdvFeatureConfig+0x96>
 8002fd4:	ffff7fff 	.word	0xffff7fff
 8002fd8:	fffdffff 	.word	0xfffdffff
 8002fdc:	fffeffff 	.word	0xfffeffff
 8002fe0:	fffbffff 	.word	0xfffbffff
 8002fe4:	ffffefff 	.word	0xffffefff
 8002fe8:	ffffdfff 	.word	0xffffdfff
 8002fec:	ffefffff 	.word	0xffefffff
 8002ff0:	fff7ffff 	.word	0xfff7ffff
 8002ff4:	ff9fffff 	.word	0xff9fffff

08002ff8 <UART_WaitOnFlagUntilTimeout>:
{
 8002ff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ffa:	46ce      	mov	lr, r9
 8002ffc:	4647      	mov	r7, r8
 8002ffe:	b580      	push	{r7, lr}
 8003000:	0006      	movs	r6, r0
 8003002:	000d      	movs	r5, r1
 8003004:	0017      	movs	r7, r2
 8003006:	4699      	mov	r9, r3
 8003008:	9b08      	ldr	r3, [sp, #32]
 800300a:	4698      	mov	r8, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800300c:	6833      	ldr	r3, [r6, #0]
 800300e:	69dc      	ldr	r4, [r3, #28]
 8003010:	402c      	ands	r4, r5
 8003012:	1b64      	subs	r4, r4, r5
 8003014:	4263      	negs	r3, r4
 8003016:	415c      	adcs	r4, r3
 8003018:	42bc      	cmp	r4, r7
 800301a:	d133      	bne.n	8003084 <UART_WaitOnFlagUntilTimeout+0x8c>
    if (Timeout != HAL_MAX_DELAY)
 800301c:	4643      	mov	r3, r8
 800301e:	3301      	adds	r3, #1
 8003020:	d0f4      	beq.n	800300c <UART_WaitOnFlagUntilTimeout+0x14>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003022:	f7fe f8f1 	bl	8001208 <HAL_GetTick>
 8003026:	464b      	mov	r3, r9
 8003028:	1ac0      	subs	r0, r0, r3
 800302a:	4540      	cmp	r0, r8
 800302c:	d82f      	bhi.n	800308e <UART_WaitOnFlagUntilTimeout+0x96>
 800302e:	4643      	mov	r3, r8
 8003030:	2b00      	cmp	r3, #0
 8003032:	d02e      	beq.n	8003092 <UART_WaitOnFlagUntilTimeout+0x9a>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003034:	6832      	ldr	r2, [r6, #0]
 8003036:	6813      	ldr	r3, [r2, #0]
 8003038:	075b      	lsls	r3, r3, #29
 800303a:	d5e7      	bpl.n	800300c <UART_WaitOnFlagUntilTimeout+0x14>
 800303c:	2d80      	cmp	r5, #128	@ 0x80
 800303e:	d0e5      	beq.n	800300c <UART_WaitOnFlagUntilTimeout+0x14>
 8003040:	2d40      	cmp	r5, #64	@ 0x40
 8003042:	d0e3      	beq.n	800300c <UART_WaitOnFlagUntilTimeout+0x14>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003044:	69d3      	ldr	r3, [r2, #28]
 8003046:	071b      	lsls	r3, r3, #28
 8003048:	d410      	bmi.n	800306c <UART_WaitOnFlagUntilTimeout+0x74>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800304a:	69d3      	ldr	r3, [r2, #28]
 800304c:	051b      	lsls	r3, r3, #20
 800304e:	d5dd      	bpl.n	800300c <UART_WaitOnFlagUntilTimeout+0x14>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003050:	2380      	movs	r3, #128	@ 0x80
 8003052:	011b      	lsls	r3, r3, #4
 8003054:	6213      	str	r3, [r2, #32]
          UART_EndRxTransfer(huart);
 8003056:	0030      	movs	r0, r6
 8003058:	f7ff fda6 	bl	8002ba8 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800305c:	2390      	movs	r3, #144	@ 0x90
 800305e:	2220      	movs	r2, #32
 8003060:	50f2      	str	r2, [r6, r3]
          __HAL_UNLOCK(huart);
 8003062:	3b0c      	subs	r3, #12
 8003064:	2200      	movs	r2, #0
 8003066:	54f2      	strb	r2, [r6, r3]
          return HAL_TIMEOUT;
 8003068:	2003      	movs	r0, #3
 800306a:	e00c      	b.n	8003086 <UART_WaitOnFlagUntilTimeout+0x8e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800306c:	2408      	movs	r4, #8
 800306e:	6214      	str	r4, [r2, #32]
          UART_EndRxTransfer(huart);
 8003070:	0030      	movs	r0, r6
 8003072:	f7ff fd99 	bl	8002ba8 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003076:	2390      	movs	r3, #144	@ 0x90
 8003078:	50f4      	str	r4, [r6, r3]
          __HAL_UNLOCK(huart);
 800307a:	3b0c      	subs	r3, #12
 800307c:	2200      	movs	r2, #0
 800307e:	54f2      	strb	r2, [r6, r3]
          return HAL_ERROR;
 8003080:	2001      	movs	r0, #1
 8003082:	e000      	b.n	8003086 <UART_WaitOnFlagUntilTimeout+0x8e>
  return HAL_OK;
 8003084:	2000      	movs	r0, #0
}
 8003086:	bcc0      	pop	{r6, r7}
 8003088:	46b9      	mov	r9, r7
 800308a:	46b0      	mov	r8, r6
 800308c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 800308e:	2003      	movs	r0, #3
 8003090:	e7f9      	b.n	8003086 <UART_WaitOnFlagUntilTimeout+0x8e>
 8003092:	2003      	movs	r0, #3
 8003094:	e7f7      	b.n	8003086 <UART_WaitOnFlagUntilTimeout+0x8e>

08003096 <HAL_UART_Transmit>:
{
 8003096:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003098:	46c6      	mov	lr, r8
 800309a:	b500      	push	{lr}
 800309c:	b082      	sub	sp, #8
 800309e:	0004      	movs	r4, r0
 80030a0:	000d      	movs	r5, r1
 80030a2:	4690      	mov	r8, r2
 80030a4:	001e      	movs	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 80030a6:	2388      	movs	r3, #136	@ 0x88
 80030a8:	58c3      	ldr	r3, [r0, r3]
 80030aa:	2b20      	cmp	r3, #32
 80030ac:	d166      	bne.n	800317c <HAL_UART_Transmit+0xe6>
    if ((pData == NULL) || (Size == 0U))
 80030ae:	2900      	cmp	r1, #0
 80030b0:	d069      	beq.n	8003186 <HAL_UART_Transmit+0xf0>
 80030b2:	2a00      	cmp	r2, #0
 80030b4:	d069      	beq.n	800318a <HAL_UART_Transmit+0xf4>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80030b6:	6882      	ldr	r2, [r0, #8]
 80030b8:	2380      	movs	r3, #128	@ 0x80
 80030ba:	015b      	lsls	r3, r3, #5
 80030bc:	429a      	cmp	r2, r3
 80030be:	d104      	bne.n	80030ca <HAL_UART_Transmit+0x34>
 80030c0:	6903      	ldr	r3, [r0, #16]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d101      	bne.n	80030ca <HAL_UART_Transmit+0x34>
      if ((((uint32_t)pData) & 1U) != 0U)
 80030c6:	07cb      	lsls	r3, r1, #31
 80030c8:	d461      	bmi.n	800318e <HAL_UART_Transmit+0xf8>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030ca:	2390      	movs	r3, #144	@ 0x90
 80030cc:	2200      	movs	r2, #0
 80030ce:	50e2      	str	r2, [r4, r3]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80030d0:	3b08      	subs	r3, #8
 80030d2:	3221      	adds	r2, #33	@ 0x21
 80030d4:	50e2      	str	r2, [r4, r3]
    tickstart = HAL_GetTick();
 80030d6:	f7fe f897 	bl	8001208 <HAL_GetTick>
 80030da:	0007      	movs	r7, r0
    huart->TxXferSize  = Size;
 80030dc:	2354      	movs	r3, #84	@ 0x54
 80030de:	4642      	mov	r2, r8
 80030e0:	52e2      	strh	r2, [r4, r3]
    huart->TxXferCount = Size;
 80030e2:	3302      	adds	r3, #2
 80030e4:	52e2      	strh	r2, [r4, r3]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80030e6:	68a2      	ldr	r2, [r4, #8]
 80030e8:	2380      	movs	r3, #128	@ 0x80
 80030ea:	015b      	lsls	r3, r3, #5
 80030ec:	429a      	cmp	r2, r3
 80030ee:	d002      	beq.n	80030f6 <HAL_UART_Transmit+0x60>
      pdata16bits = NULL;
 80030f0:	2300      	movs	r3, #0
 80030f2:	4698      	mov	r8, r3
 80030f4:	e018      	b.n	8003128 <HAL_UART_Transmit+0x92>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80030f6:	6923      	ldr	r3, [r4, #16]
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d02a      	beq.n	8003152 <HAL_UART_Transmit+0xbc>
      pdata16bits = NULL;
 80030fc:	2300      	movs	r3, #0
 80030fe:	4698      	mov	r8, r3
 8003100:	e012      	b.n	8003128 <HAL_UART_Transmit+0x92>
        huart->gState = HAL_UART_STATE_READY;
 8003102:	2388      	movs	r3, #136	@ 0x88
 8003104:	2220      	movs	r2, #32
 8003106:	50e2      	str	r2, [r4, r3]
        return HAL_TIMEOUT;
 8003108:	2003      	movs	r0, #3
 800310a:	e038      	b.n	800317e <HAL_UART_Transmit+0xe8>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800310c:	4643      	mov	r3, r8
 800310e:	881b      	ldrh	r3, [r3, #0]
 8003110:	6822      	ldr	r2, [r4, #0]
 8003112:	05db      	lsls	r3, r3, #23
 8003114:	0ddb      	lsrs	r3, r3, #23
 8003116:	6293      	str	r3, [r2, #40]	@ 0x28
        pdata16bits++;
 8003118:	2302      	movs	r3, #2
 800311a:	469c      	mov	ip, r3
 800311c:	44e0      	add	r8, ip
      huart->TxXferCount--;
 800311e:	2356      	movs	r3, #86	@ 0x56
 8003120:	5ae2      	ldrh	r2, [r4, r3]
 8003122:	3a01      	subs	r2, #1
 8003124:	b292      	uxth	r2, r2
 8003126:	52e2      	strh	r2, [r4, r3]
    while (huart->TxXferCount > 0U)
 8003128:	2356      	movs	r3, #86	@ 0x56
 800312a:	5ae3      	ldrh	r3, [r4, r3]
 800312c:	b29b      	uxth	r3, r3
 800312e:	2b00      	cmp	r3, #0
 8003130:	d012      	beq.n	8003158 <HAL_UART_Transmit+0xc2>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003132:	9600      	str	r6, [sp, #0]
 8003134:	003b      	movs	r3, r7
 8003136:	2200      	movs	r2, #0
 8003138:	2180      	movs	r1, #128	@ 0x80
 800313a:	0020      	movs	r0, r4
 800313c:	f7ff ff5c 	bl	8002ff8 <UART_WaitOnFlagUntilTimeout>
 8003140:	2800      	cmp	r0, #0
 8003142:	d1de      	bne.n	8003102 <HAL_UART_Transmit+0x6c>
      if (pdata8bits == NULL)
 8003144:	2d00      	cmp	r5, #0
 8003146:	d0e1      	beq.n	800310c <HAL_UART_Transmit+0x76>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003148:	782a      	ldrb	r2, [r5, #0]
 800314a:	6823      	ldr	r3, [r4, #0]
 800314c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800314e:	3501      	adds	r5, #1
 8003150:	e7e5      	b.n	800311e <HAL_UART_Transmit+0x88>
      pdata16bits = (const uint16_t *) pData;
 8003152:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 8003154:	2500      	movs	r5, #0
 8003156:	e7e7      	b.n	8003128 <HAL_UART_Transmit+0x92>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003158:	9600      	str	r6, [sp, #0]
 800315a:	003b      	movs	r3, r7
 800315c:	2200      	movs	r2, #0
 800315e:	2140      	movs	r1, #64	@ 0x40
 8003160:	0020      	movs	r0, r4
 8003162:	f7ff ff49 	bl	8002ff8 <UART_WaitOnFlagUntilTimeout>
 8003166:	2800      	cmp	r0, #0
 8003168:	d103      	bne.n	8003172 <HAL_UART_Transmit+0xdc>
    huart->gState = HAL_UART_STATE_READY;
 800316a:	2388      	movs	r3, #136	@ 0x88
 800316c:	2220      	movs	r2, #32
 800316e:	50e2      	str	r2, [r4, r3]
    return HAL_OK;
 8003170:	e005      	b.n	800317e <HAL_UART_Transmit+0xe8>
      huart->gState = HAL_UART_STATE_READY;
 8003172:	2388      	movs	r3, #136	@ 0x88
 8003174:	2220      	movs	r2, #32
 8003176:	50e2      	str	r2, [r4, r3]
      return HAL_TIMEOUT;
 8003178:	2003      	movs	r0, #3
 800317a:	e000      	b.n	800317e <HAL_UART_Transmit+0xe8>
    return HAL_BUSY;
 800317c:	2002      	movs	r0, #2
}
 800317e:	b002      	add	sp, #8
 8003180:	bc80      	pop	{r7}
 8003182:	46b8      	mov	r8, r7
 8003184:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return  HAL_ERROR;
 8003186:	2001      	movs	r0, #1
 8003188:	e7f9      	b.n	800317e <HAL_UART_Transmit+0xe8>
 800318a:	2001      	movs	r0, #1
 800318c:	e7f7      	b.n	800317e <HAL_UART_Transmit+0xe8>
        return  HAL_ERROR;
 800318e:	2001      	movs	r0, #1
 8003190:	e7f5      	b.n	800317e <HAL_UART_Transmit+0xe8>
	...

08003194 <UART_CheckIdleState>:
{
 8003194:	b530      	push	{r4, r5, lr}
 8003196:	b083      	sub	sp, #12
 8003198:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800319a:	2390      	movs	r3, #144	@ 0x90
 800319c:	2200      	movs	r2, #0
 800319e:	50c2      	str	r2, [r0, r3]
  tickstart = HAL_GetTick();
 80031a0:	f7fe f832 	bl	8001208 <HAL_GetTick>
 80031a4:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80031a6:	6823      	ldr	r3, [r4, #0]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	071b      	lsls	r3, r3, #28
 80031ac:	d410      	bmi.n	80031d0 <UART_CheckIdleState+0x3c>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80031ae:	6823      	ldr	r3, [r4, #0]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	075b      	lsls	r3, r3, #29
 80031b4:	d42b      	bmi.n	800320e <UART_CheckIdleState+0x7a>
  huart->gState = HAL_UART_STATE_READY;
 80031b6:	2320      	movs	r3, #32
 80031b8:	2288      	movs	r2, #136	@ 0x88
 80031ba:	50a3      	str	r3, [r4, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80031bc:	3204      	adds	r2, #4
 80031be:	50a3      	str	r3, [r4, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80031c0:	2300      	movs	r3, #0
 80031c2:	66e3      	str	r3, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80031c4:	6723      	str	r3, [r4, #112]	@ 0x70
  __HAL_UNLOCK(huart);
 80031c6:	3a08      	subs	r2, #8
 80031c8:	54a3      	strb	r3, [r4, r2]
  return HAL_OK;
 80031ca:	2000      	movs	r0, #0
}
 80031cc:	b003      	add	sp, #12
 80031ce:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80031d0:	2180      	movs	r1, #128	@ 0x80
 80031d2:	4b23      	ldr	r3, [pc, #140]	@ (8003260 <UART_CheckIdleState+0xcc>)
 80031d4:	9300      	str	r3, [sp, #0]
 80031d6:	0003      	movs	r3, r0
 80031d8:	2200      	movs	r2, #0
 80031da:	0389      	lsls	r1, r1, #14
 80031dc:	0020      	movs	r0, r4
 80031de:	f7ff ff0b 	bl	8002ff8 <UART_WaitOnFlagUntilTimeout>
 80031e2:	2800      	cmp	r0, #0
 80031e4:	d0e3      	beq.n	80031ae <UART_CheckIdleState+0x1a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80031e6:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031ea:	2301      	movs	r3, #1
 80031ec:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80031f0:	6822      	ldr	r2, [r4, #0]
 80031f2:	6813      	ldr	r3, [r2, #0]
 80031f4:	2080      	movs	r0, #128	@ 0x80
 80031f6:	4383      	bics	r3, r0
 80031f8:	6013      	str	r3, [r2, #0]
 80031fa:	f381 8810 	msr	PRIMASK, r1
      huart->gState = HAL_UART_STATE_READY;
 80031fe:	2388      	movs	r3, #136	@ 0x88
 8003200:	2220      	movs	r2, #32
 8003202:	50e2      	str	r2, [r4, r3]
      __HAL_UNLOCK(huart);
 8003204:	3b04      	subs	r3, #4
 8003206:	2200      	movs	r2, #0
 8003208:	54e2      	strb	r2, [r4, r3]
      return HAL_TIMEOUT;
 800320a:	387d      	subs	r0, #125	@ 0x7d
 800320c:	e7de      	b.n	80031cc <UART_CheckIdleState+0x38>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800320e:	2180      	movs	r1, #128	@ 0x80
 8003210:	4b13      	ldr	r3, [pc, #76]	@ (8003260 <UART_CheckIdleState+0xcc>)
 8003212:	9300      	str	r3, [sp, #0]
 8003214:	002b      	movs	r3, r5
 8003216:	2200      	movs	r2, #0
 8003218:	03c9      	lsls	r1, r1, #15
 800321a:	0020      	movs	r0, r4
 800321c:	f7ff feec 	bl	8002ff8 <UART_WaitOnFlagUntilTimeout>
 8003220:	2800      	cmp	r0, #0
 8003222:	d0c8      	beq.n	80031b6 <UART_CheckIdleState+0x22>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003224:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003228:	2201      	movs	r2, #1
 800322a:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800322e:	6821      	ldr	r1, [r4, #0]
 8003230:	680b      	ldr	r3, [r1, #0]
 8003232:	4d0c      	ldr	r5, [pc, #48]	@ (8003264 <UART_CheckIdleState+0xd0>)
 8003234:	402b      	ands	r3, r5
 8003236:	600b      	str	r3, [r1, #0]
 8003238:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800323c:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003240:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003244:	6821      	ldr	r1, [r4, #0]
 8003246:	688b      	ldr	r3, [r1, #8]
 8003248:	4393      	bics	r3, r2
 800324a:	608b      	str	r3, [r1, #8]
 800324c:	f380 8810 	msr	PRIMASK, r0
      huart->RxState = HAL_UART_STATE_READY;
 8003250:	238c      	movs	r3, #140	@ 0x8c
 8003252:	321f      	adds	r2, #31
 8003254:	50e2      	str	r2, [r4, r3]
      __HAL_UNLOCK(huart);
 8003256:	3b08      	subs	r3, #8
 8003258:	2200      	movs	r2, #0
 800325a:	54e2      	strb	r2, [r4, r3]
      return HAL_TIMEOUT;
 800325c:	2003      	movs	r0, #3
 800325e:	e7b5      	b.n	80031cc <UART_CheckIdleState+0x38>
 8003260:	01ffffff 	.word	0x01ffffff
 8003264:	fffffedf 	.word	0xfffffedf

08003268 <HAL_UART_Init>:
{
 8003268:	b510      	push	{r4, lr}
 800326a:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 800326c:	d030      	beq.n	80032d0 <HAL_UART_Init+0x68>
  if (huart->gState == HAL_UART_STATE_RESET)
 800326e:	2388      	movs	r3, #136	@ 0x88
 8003270:	58c3      	ldr	r3, [r0, r3]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d022      	beq.n	80032bc <HAL_UART_Init+0x54>
  huart->gState = HAL_UART_STATE_BUSY;
 8003276:	2388      	movs	r3, #136	@ 0x88
 8003278:	2224      	movs	r2, #36	@ 0x24
 800327a:	50e2      	str	r2, [r4, r3]
  __HAL_UART_DISABLE(huart);
 800327c:	6822      	ldr	r2, [r4, #0]
 800327e:	6813      	ldr	r3, [r2, #0]
 8003280:	2101      	movs	r1, #1
 8003282:	438b      	bics	r3, r1
 8003284:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003286:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003288:	2b00      	cmp	r3, #0
 800328a:	d11d      	bne.n	80032c8 <HAL_UART_Init+0x60>
  if (UART_SetConfig(huart) == HAL_ERROR)
 800328c:	0020      	movs	r0, r4
 800328e:	f7ff fd61 	bl	8002d54 <UART_SetConfig>
 8003292:	2801      	cmp	r0, #1
 8003294:	d011      	beq.n	80032ba <HAL_UART_Init+0x52>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003296:	6822      	ldr	r2, [r4, #0]
 8003298:	6853      	ldr	r3, [r2, #4]
 800329a:	490e      	ldr	r1, [pc, #56]	@ (80032d4 <HAL_UART_Init+0x6c>)
 800329c:	400b      	ands	r3, r1
 800329e:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80032a0:	6822      	ldr	r2, [r4, #0]
 80032a2:	6893      	ldr	r3, [r2, #8]
 80032a4:	212a      	movs	r1, #42	@ 0x2a
 80032a6:	438b      	bics	r3, r1
 80032a8:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 80032aa:	6822      	ldr	r2, [r4, #0]
 80032ac:	6813      	ldr	r3, [r2, #0]
 80032ae:	3929      	subs	r1, #41	@ 0x29
 80032b0:	430b      	orrs	r3, r1
 80032b2:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 80032b4:	0020      	movs	r0, r4
 80032b6:	f7ff ff6d 	bl	8003194 <UART_CheckIdleState>
}
 80032ba:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 80032bc:	3384      	adds	r3, #132	@ 0x84
 80032be:	2200      	movs	r2, #0
 80032c0:	54c2      	strb	r2, [r0, r3]
    HAL_UART_MspInit(huart);
 80032c2:	f7fd fe9f 	bl	8001004 <HAL_UART_MspInit>
 80032c6:	e7d6      	b.n	8003276 <HAL_UART_Init+0xe>
    UART_AdvFeatureConfig(huart);
 80032c8:	0020      	movs	r0, r4
 80032ca:	f7ff fe25 	bl	8002f18 <UART_AdvFeatureConfig>
 80032ce:	e7dd      	b.n	800328c <HAL_UART_Init+0x24>
    return HAL_ERROR;
 80032d0:	2001      	movs	r0, #1
 80032d2:	e7f2      	b.n	80032ba <HAL_UART_Init+0x52>
 80032d4:	ffffb7ff 	.word	0xffffb7ff

080032d8 <UART_Start_Receive_DMA>:
{
 80032d8:	b510      	push	{r4, lr}
 80032da:	0004      	movs	r4, r0
 80032dc:	0013      	movs	r3, r2
  huart->pRxBuffPtr = pData;
 80032de:	6581      	str	r1, [r0, #88]	@ 0x58
  huart->RxXferSize = Size;
 80032e0:	225c      	movs	r2, #92	@ 0x5c
 80032e2:	5283      	strh	r3, [r0, r2]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032e4:	3234      	adds	r2, #52	@ 0x34
 80032e6:	2100      	movs	r1, #0
 80032e8:	5081      	str	r1, [r0, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80032ea:	3a04      	subs	r2, #4
 80032ec:	3122      	adds	r1, #34	@ 0x22
 80032ee:	5081      	str	r1, [r0, r2]
  if (huart->hdmarx != NULL)
 80032f0:	3a0c      	subs	r2, #12
 80032f2:	5882      	ldr	r2, [r0, r2]
 80032f4:	2a00      	cmp	r2, #0
 80032f6:	d013      	beq.n	8003320 <UART_Start_Receive_DMA+0x48>
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80032f8:	4921      	ldr	r1, [pc, #132]	@ (8003380 <UART_Start_Receive_DMA+0xa8>)
 80032fa:	62d1      	str	r1, [r2, #44]	@ 0x2c
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80032fc:	2080      	movs	r0, #128	@ 0x80
 80032fe:	5822      	ldr	r2, [r4, r0]
 8003300:	4920      	ldr	r1, [pc, #128]	@ (8003384 <UART_Start_Receive_DMA+0xac>)
 8003302:	6311      	str	r1, [r2, #48]	@ 0x30
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003304:	5822      	ldr	r2, [r4, r0]
 8003306:	4920      	ldr	r1, [pc, #128]	@ (8003388 <UART_Start_Receive_DMA+0xb0>)
 8003308:	6351      	str	r1, [r2, #52]	@ 0x34
    huart->hdmarx->XferAbortCallback = NULL;
 800330a:	5822      	ldr	r2, [r4, r0]
 800330c:	2100      	movs	r1, #0
 800330e:	6391      	str	r1, [r2, #56]	@ 0x38
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8003310:	6821      	ldr	r1, [r4, #0]
 8003312:	3124      	adds	r1, #36	@ 0x24
 8003314:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8003316:	5820      	ldr	r0, [r4, r0]
 8003318:	f7fe fd16 	bl	8001d48 <HAL_DMA_Start_IT>
 800331c:	2800      	cmp	r0, #0
 800331e:	d126      	bne.n	800336e <UART_Start_Receive_DMA+0x96>
  if (huart->Init.Parity != UART_PARITY_NONE)
 8003320:	6923      	ldr	r3, [r4, #16]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d00b      	beq.n	800333e <UART_Start_Receive_DMA+0x66>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003326:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800332a:	2301      	movs	r3, #1
 800332c:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003330:	6822      	ldr	r2, [r4, #0]
 8003332:	6810      	ldr	r0, [r2, #0]
 8003334:	33ff      	adds	r3, #255	@ 0xff
 8003336:	4303      	orrs	r3, r0
 8003338:	6013      	str	r3, [r2, #0]
 800333a:	f381 8810 	msr	PRIMASK, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800333e:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003342:	2301      	movs	r3, #1
 8003344:	f383 8810 	msr	PRIMASK, r3
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003348:	6821      	ldr	r1, [r4, #0]
 800334a:	688a      	ldr	r2, [r1, #8]
 800334c:	431a      	orrs	r2, r3
 800334e:	608a      	str	r2, [r1, #8]
 8003350:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003354:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003358:	f383 8810 	msr	PRIMASK, r3
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800335c:	6822      	ldr	r2, [r4, #0]
 800335e:	6893      	ldr	r3, [r2, #8]
 8003360:	2040      	movs	r0, #64	@ 0x40
 8003362:	4303      	orrs	r3, r0
 8003364:	6093      	str	r3, [r2, #8]
 8003366:	f381 8810 	msr	PRIMASK, r1
  return HAL_OK;
 800336a:	2000      	movs	r0, #0
}
 800336c:	bd10      	pop	{r4, pc}
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800336e:	2390      	movs	r3, #144	@ 0x90
 8003370:	2210      	movs	r2, #16
 8003372:	50e2      	str	r2, [r4, r3]
      huart->RxState = HAL_UART_STATE_READY;
 8003374:	3b04      	subs	r3, #4
 8003376:	3210      	adds	r2, #16
 8003378:	50e2      	str	r2, [r4, r3]
      return HAL_ERROR;
 800337a:	2001      	movs	r0, #1
 800337c:	e7f6      	b.n	800336c <UART_Start_Receive_DMA+0x94>
 800337e:	46c0      	nop			@ (mov r8, r8)
 8003380:	08002ca1 	.word	0x08002ca1
 8003384:	08002c67 	.word	0x08002c67
 8003388:	08002c13 	.word	0x08002c13

0800338c <HAL_UART_Receive_DMA>:
{
 800338c:	b570      	push	{r4, r5, r6, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 800338e:	238c      	movs	r3, #140	@ 0x8c
 8003390:	58c3      	ldr	r3, [r0, r3]
 8003392:	2b20      	cmp	r3, #32
 8003394:	d123      	bne.n	80033de <HAL_UART_Receive_DMA+0x52>
    if ((pData == NULL) || (Size == 0U))
 8003396:	2900      	cmp	r1, #0
 8003398:	d023      	beq.n	80033e2 <HAL_UART_Receive_DMA+0x56>
 800339a:	2a00      	cmp	r2, #0
 800339c:	d023      	beq.n	80033e6 <HAL_UART_Receive_DMA+0x5a>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800339e:	6884      	ldr	r4, [r0, #8]
 80033a0:	2380      	movs	r3, #128	@ 0x80
 80033a2:	015b      	lsls	r3, r3, #5
 80033a4:	429c      	cmp	r4, r3
 80033a6:	d104      	bne.n	80033b2 <HAL_UART_Receive_DMA+0x26>
 80033a8:	6903      	ldr	r3, [r0, #16]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d101      	bne.n	80033b2 <HAL_UART_Receive_DMA+0x26>
      if ((((uint32_t)pData) & 1U) != 0U)
 80033ae:	07cb      	lsls	r3, r1, #31
 80033b0:	d41b      	bmi.n	80033ea <HAL_UART_Receive_DMA+0x5e>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033b2:	2300      	movs	r3, #0
 80033b4:	66c3      	str	r3, [r0, #108]	@ 0x6c
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80033b6:	6803      	ldr	r3, [r0, #0]
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	021b      	lsls	r3, r3, #8
 80033bc:	d50c      	bpl.n	80033d8 <HAL_UART_Receive_DMA+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80033be:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033c2:	2301      	movs	r3, #1
 80033c4:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80033c8:	6804      	ldr	r4, [r0, #0]
 80033ca:	6825      	ldr	r5, [r4, #0]
 80033cc:	2380      	movs	r3, #128	@ 0x80
 80033ce:	04db      	lsls	r3, r3, #19
 80033d0:	432b      	orrs	r3, r5
 80033d2:	6023      	str	r3, [r4, #0]
 80033d4:	f38c 8810 	msr	PRIMASK, ip
    return (UART_Start_Receive_DMA(huart, pData, Size));
 80033d8:	f7ff ff7e 	bl	80032d8 <UART_Start_Receive_DMA>
 80033dc:	e000      	b.n	80033e0 <HAL_UART_Receive_DMA+0x54>
    return HAL_BUSY;
 80033de:	2002      	movs	r0, #2
}
 80033e0:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 80033e2:	2001      	movs	r0, #1
 80033e4:	e7fc      	b.n	80033e0 <HAL_UART_Receive_DMA+0x54>
 80033e6:	2001      	movs	r0, #1
 80033e8:	e7fa      	b.n	80033e0 <HAL_UART_Receive_DMA+0x54>
        return  HAL_ERROR;
 80033ea:	2001      	movs	r0, #1
 80033ec:	e7f8      	b.n	80033e0 <HAL_UART_Receive_DMA+0x54>
	...

080033f0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80033f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033f2:	0004      	movs	r4, r0
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80033f4:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d105      	bne.n	8003406 <UARTEx_SetNbDataToProcess+0x16>
  {
    huart->NbTxDataToProcess = 1U;
 80033fa:	3301      	adds	r3, #1
 80033fc:	226a      	movs	r2, #106	@ 0x6a
 80033fe:	5283      	strh	r3, [r0, r2]
    huart->NbRxDataToProcess = 1U;
 8003400:	3a02      	subs	r2, #2
 8003402:	5283      	strh	r3, [r0, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003404:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003406:	6802      	ldr	r2, [r0, #0]
 8003408:	6895      	ldr	r5, [r2, #8]
 800340a:	0e6d      	lsrs	r5, r5, #25
 800340c:	2307      	movs	r3, #7
 800340e:	401d      	ands	r5, r3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003410:	6892      	ldr	r2, [r2, #8]
 8003412:	0f52      	lsrs	r2, r2, #29
 8003414:	4013      	ands	r3, r2
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003416:	4f08      	ldr	r7, [pc, #32]	@ (8003438 <UARTEx_SetNbDataToProcess+0x48>)
 8003418:	5cf8      	ldrb	r0, [r7, r3]
 800341a:	00c0      	lsls	r0, r0, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 800341c:	4e07      	ldr	r6, [pc, #28]	@ (800343c <UARTEx_SetNbDataToProcess+0x4c>)
 800341e:	5cf1      	ldrb	r1, [r6, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003420:	f7fc ff10 	bl	8000244 <__divsi3>
 8003424:	236a      	movs	r3, #106	@ 0x6a
 8003426:	52e0      	strh	r0, [r4, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003428:	5d78      	ldrb	r0, [r7, r5]
 800342a:	00c0      	lsls	r0, r0, #3
                               (uint16_t)denominator[rx_fifo_threshold];
 800342c:	5d71      	ldrb	r1, [r6, r5]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800342e:	f7fc ff09 	bl	8000244 <__divsi3>
 8003432:	2368      	movs	r3, #104	@ 0x68
 8003434:	52e0      	strh	r0, [r4, r3]
}
 8003436:	e7e5      	b.n	8003404 <UARTEx_SetNbDataToProcess+0x14>
 8003438:	08004270 	.word	0x08004270
 800343c:	08004268 	.word	0x08004268

08003440 <HAL_UARTEx_DisableFifoMode>:
{
 8003440:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(huart);
 8003442:	2384      	movs	r3, #132	@ 0x84
 8003444:	5cc3      	ldrb	r3, [r0, r3]
 8003446:	2b01      	cmp	r3, #1
 8003448:	d015      	beq.n	8003476 <HAL_UARTEx_DisableFifoMode+0x36>
 800344a:	2484      	movs	r4, #132	@ 0x84
 800344c:	2601      	movs	r6, #1
 800344e:	5506      	strb	r6, [r0, r4]
  huart->gState = HAL_UART_STATE_BUSY;
 8003450:	2588      	movs	r5, #136	@ 0x88
 8003452:	2324      	movs	r3, #36	@ 0x24
 8003454:	5143      	str	r3, [r0, r5]
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003456:	6802      	ldr	r2, [r0, #0]
 8003458:	6813      	ldr	r3, [r2, #0]
  __HAL_UART_DISABLE(huart);
 800345a:	6811      	ldr	r1, [r2, #0]
 800345c:	43b1      	bics	r1, r6
 800345e:	6011      	str	r1, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003460:	4a06      	ldr	r2, [pc, #24]	@ (800347c <HAL_UARTEx_DisableFifoMode+0x3c>)
 8003462:	4013      	ands	r3, r2
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003464:	2200      	movs	r2, #0
 8003466:	6642      	str	r2, [r0, #100]	@ 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003468:	6801      	ldr	r1, [r0, #0]
 800346a:	600b      	str	r3, [r1, #0]
  huart->gState = HAL_UART_STATE_READY;
 800346c:	2320      	movs	r3, #32
 800346e:	5143      	str	r3, [r0, r5]
  __HAL_UNLOCK(huart);
 8003470:	5502      	strb	r2, [r0, r4]
  return HAL_OK;
 8003472:	2000      	movs	r0, #0
}
 8003474:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(huart);
 8003476:	2002      	movs	r0, #2
 8003478:	e7fc      	b.n	8003474 <HAL_UARTEx_DisableFifoMode+0x34>
 800347a:	46c0      	nop			@ (mov r8, r8)
 800347c:	dfffffff 	.word	0xdfffffff

08003480 <HAL_UARTEx_SetTxFifoThreshold>:
{
 8003480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003482:	0004      	movs	r4, r0
 8003484:	000a      	movs	r2, r1
  __HAL_LOCK(huart);
 8003486:	2384      	movs	r3, #132	@ 0x84
 8003488:	5cc3      	ldrb	r3, [r0, r3]
 800348a:	2b01      	cmp	r3, #1
 800348c:	d01b      	beq.n	80034c6 <HAL_UARTEx_SetTxFifoThreshold+0x46>
 800348e:	2584      	movs	r5, #132	@ 0x84
 8003490:	2001      	movs	r0, #1
 8003492:	5560      	strb	r0, [r4, r5]
  huart->gState = HAL_UART_STATE_BUSY;
 8003494:	2688      	movs	r6, #136	@ 0x88
 8003496:	2324      	movs	r3, #36	@ 0x24
 8003498:	51a3      	str	r3, [r4, r6]
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800349a:	6823      	ldr	r3, [r4, #0]
 800349c:	681f      	ldr	r7, [r3, #0]
  __HAL_UART_DISABLE(huart);
 800349e:	6819      	ldr	r1, [r3, #0]
 80034a0:	4381      	bics	r1, r0
 80034a2:	6019      	str	r1, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80034a4:	6820      	ldr	r0, [r4, #0]
 80034a6:	6883      	ldr	r3, [r0, #8]
 80034a8:	00db      	lsls	r3, r3, #3
 80034aa:	08d9      	lsrs	r1, r3, #3
 80034ac:	4311      	orrs	r1, r2
 80034ae:	6081      	str	r1, [r0, #8]
  UARTEx_SetNbDataToProcess(huart);
 80034b0:	0020      	movs	r0, r4
 80034b2:	f7ff ff9d 	bl	80033f0 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80034b6:	6823      	ldr	r3, [r4, #0]
 80034b8:	601f      	str	r7, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 80034ba:	2320      	movs	r3, #32
 80034bc:	51a3      	str	r3, [r4, r6]
  __HAL_UNLOCK(huart);
 80034be:	2300      	movs	r3, #0
 80034c0:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 80034c2:	2000      	movs	r0, #0
}
 80034c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(huart);
 80034c6:	2002      	movs	r0, #2
 80034c8:	e7fc      	b.n	80034c4 <HAL_UARTEx_SetTxFifoThreshold+0x44>
	...

080034cc <HAL_UARTEx_SetRxFifoThreshold>:
{
 80034cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034ce:	0004      	movs	r4, r0
 80034d0:	000b      	movs	r3, r1
  __HAL_LOCK(huart);
 80034d2:	2284      	movs	r2, #132	@ 0x84
 80034d4:	5c82      	ldrb	r2, [r0, r2]
 80034d6:	2a01      	cmp	r2, #1
 80034d8:	d01b      	beq.n	8003512 <HAL_UARTEx_SetRxFifoThreshold+0x46>
 80034da:	2584      	movs	r5, #132	@ 0x84
 80034dc:	2001      	movs	r0, #1
 80034de:	5560      	strb	r0, [r4, r5]
  huart->gState = HAL_UART_STATE_BUSY;
 80034e0:	2688      	movs	r6, #136	@ 0x88
 80034e2:	2224      	movs	r2, #36	@ 0x24
 80034e4:	51a2      	str	r2, [r4, r6]
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80034e6:	6822      	ldr	r2, [r4, #0]
 80034e8:	6817      	ldr	r7, [r2, #0]
  __HAL_UART_DISABLE(huart);
 80034ea:	6811      	ldr	r1, [r2, #0]
 80034ec:	4381      	bics	r1, r0
 80034ee:	6011      	str	r1, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80034f0:	6822      	ldr	r2, [r4, #0]
 80034f2:	6891      	ldr	r1, [r2, #8]
 80034f4:	4808      	ldr	r0, [pc, #32]	@ (8003518 <HAL_UARTEx_SetRxFifoThreshold+0x4c>)
 80034f6:	4001      	ands	r1, r0
 80034f8:	4319      	orrs	r1, r3
 80034fa:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 80034fc:	0020      	movs	r0, r4
 80034fe:	f7ff ff77 	bl	80033f0 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003502:	6823      	ldr	r3, [r4, #0]
 8003504:	601f      	str	r7, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8003506:	2320      	movs	r3, #32
 8003508:	51a3      	str	r3, [r4, r6]
  __HAL_UNLOCK(huart);
 800350a:	2300      	movs	r3, #0
 800350c:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 800350e:	2000      	movs	r0, #0
}
 8003510:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(huart);
 8003512:	2002      	movs	r0, #2
 8003514:	e7fc      	b.n	8003510 <HAL_UARTEx_SetRxFifoThreshold+0x44>
 8003516:	46c0      	nop			@ (mov r8, r8)
 8003518:	f1ffffff 	.word	0xf1ffffff

0800351c <LL_SetSystemCoreClock>:
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 800351c:	4b01      	ldr	r3, [pc, #4]	@ (8003524 <LL_SetSystemCoreClock+0x8>)
 800351e:	6018      	str	r0, [r3, #0]
}
 8003520:	4770      	bx	lr
 8003522:	46c0      	nop			@ (mov r8, r8)
 8003524:	20000004 	.word	0x20000004

08003528 <_strtoul_l.isra.0>:
 8003528:	b5f0      	push	{r4, r5, r6, r7, lr}
 800352a:	001e      	movs	r6, r3
 800352c:	4b3e      	ldr	r3, [pc, #248]	@ (8003628 <_strtoul_l.isra.0+0x100>)
 800352e:	0017      	movs	r7, r2
 8003530:	000c      	movs	r4, r1
 8003532:	469c      	mov	ip, r3
 8003534:	2208      	movs	r2, #8
 8003536:	b085      	sub	sp, #20
 8003538:	9003      	str	r0, [sp, #12]
 800353a:	9100      	str	r1, [sp, #0]
 800353c:	0023      	movs	r3, r4
 800353e:	4661      	mov	r1, ip
 8003540:	781d      	ldrb	r5, [r3, #0]
 8003542:	3401      	adds	r4, #1
 8003544:	5d48      	ldrb	r0, [r1, r5]
 8003546:	0001      	movs	r1, r0
 8003548:	4011      	ands	r1, r2
 800354a:	4210      	tst	r0, r2
 800354c:	d1f6      	bne.n	800353c <_strtoul_l.isra.0+0x14>
 800354e:	2d2d      	cmp	r5, #45	@ 0x2d
 8003550:	d112      	bne.n	8003578 <_strtoul_l.isra.0+0x50>
 8003552:	7825      	ldrb	r5, [r4, #0]
 8003554:	1c9c      	adds	r4, r3, #2
 8003556:	2301      	movs	r3, #1
 8003558:	9302      	str	r3, [sp, #8]
 800355a:	2210      	movs	r2, #16
 800355c:	0033      	movs	r3, r6
 800355e:	4393      	bics	r3, r2
 8003560:	d116      	bne.n	8003590 <_strtoul_l.isra.0+0x68>
 8003562:	2d30      	cmp	r5, #48	@ 0x30
 8003564:	d10e      	bne.n	8003584 <_strtoul_l.isra.0+0x5c>
 8003566:	2120      	movs	r1, #32
 8003568:	7823      	ldrb	r3, [r4, #0]
 800356a:	438b      	bics	r3, r1
 800356c:	2b58      	cmp	r3, #88	@ 0x58
 800356e:	d109      	bne.n	8003584 <_strtoul_l.isra.0+0x5c>
 8003570:	7865      	ldrb	r5, [r4, #1]
 8003572:	3402      	adds	r4, #2
 8003574:	2610      	movs	r6, #16
 8003576:	e00b      	b.n	8003590 <_strtoul_l.isra.0+0x68>
 8003578:	9102      	str	r1, [sp, #8]
 800357a:	2d2b      	cmp	r5, #43	@ 0x2b
 800357c:	d1ed      	bne.n	800355a <_strtoul_l.isra.0+0x32>
 800357e:	7825      	ldrb	r5, [r4, #0]
 8003580:	1c9c      	adds	r4, r3, #2
 8003582:	e7ea      	b.n	800355a <_strtoul_l.isra.0+0x32>
 8003584:	2e00      	cmp	r6, #0
 8003586:	d1f5      	bne.n	8003574 <_strtoul_l.isra.0+0x4c>
 8003588:	360a      	adds	r6, #10
 800358a:	2d30      	cmp	r5, #48	@ 0x30
 800358c:	d100      	bne.n	8003590 <_strtoul_l.isra.0+0x68>
 800358e:	3e02      	subs	r6, #2
 8003590:	2001      	movs	r0, #1
 8003592:	0031      	movs	r1, r6
 8003594:	4240      	negs	r0, r0
 8003596:	f7fc fdcb 	bl	8000130 <__udivsi3>
 800359a:	9001      	str	r0, [sp, #4]
 800359c:	2001      	movs	r0, #1
 800359e:	0031      	movs	r1, r6
 80035a0:	4240      	negs	r0, r0
 80035a2:	f7fc fe4b 	bl	800023c <__aeabi_uidivmod>
 80035a6:	2300      	movs	r3, #0
 80035a8:	2201      	movs	r2, #1
 80035aa:	0018      	movs	r0, r3
 80035ac:	4694      	mov	ip, r2
 80035ae:	002a      	movs	r2, r5
 80035b0:	3a30      	subs	r2, #48	@ 0x30
 80035b2:	2a09      	cmp	r2, #9
 80035b4:	d812      	bhi.n	80035dc <_strtoul_l.isra.0+0xb4>
 80035b6:	0015      	movs	r5, r2
 80035b8:	42ae      	cmp	r6, r5
 80035ba:	dd1e      	ble.n	80035fa <_strtoul_l.isra.0+0xd2>
 80035bc:	1c5a      	adds	r2, r3, #1
 80035be:	d00a      	beq.n	80035d6 <_strtoul_l.isra.0+0xae>
 80035c0:	2301      	movs	r3, #1
 80035c2:	9a01      	ldr	r2, [sp, #4]
 80035c4:	425b      	negs	r3, r3
 80035c6:	4282      	cmp	r2, r0
 80035c8:	d305      	bcc.n	80035d6 <_strtoul_l.isra.0+0xae>
 80035ca:	d101      	bne.n	80035d0 <_strtoul_l.isra.0+0xa8>
 80035cc:	42a9      	cmp	r1, r5
 80035ce:	db11      	blt.n	80035f4 <_strtoul_l.isra.0+0xcc>
 80035d0:	4663      	mov	r3, ip
 80035d2:	4370      	muls	r0, r6
 80035d4:	1828      	adds	r0, r5, r0
 80035d6:	7825      	ldrb	r5, [r4, #0]
 80035d8:	3401      	adds	r4, #1
 80035da:	e7e8      	b.n	80035ae <_strtoul_l.isra.0+0x86>
 80035dc:	002a      	movs	r2, r5
 80035de:	3a41      	subs	r2, #65	@ 0x41
 80035e0:	2a19      	cmp	r2, #25
 80035e2:	d801      	bhi.n	80035e8 <_strtoul_l.isra.0+0xc0>
 80035e4:	3d37      	subs	r5, #55	@ 0x37
 80035e6:	e7e7      	b.n	80035b8 <_strtoul_l.isra.0+0x90>
 80035e8:	002a      	movs	r2, r5
 80035ea:	3a61      	subs	r2, #97	@ 0x61
 80035ec:	2a19      	cmp	r2, #25
 80035ee:	d804      	bhi.n	80035fa <_strtoul_l.isra.0+0xd2>
 80035f0:	3d57      	subs	r5, #87	@ 0x57
 80035f2:	e7e1      	b.n	80035b8 <_strtoul_l.isra.0+0x90>
 80035f4:	2301      	movs	r3, #1
 80035f6:	425b      	negs	r3, r3
 80035f8:	e7ed      	b.n	80035d6 <_strtoul_l.isra.0+0xae>
 80035fa:	1c5a      	adds	r2, r3, #1
 80035fc:	d107      	bne.n	800360e <_strtoul_l.isra.0+0xe6>
 80035fe:	2222      	movs	r2, #34	@ 0x22
 8003600:	9903      	ldr	r1, [sp, #12]
 8003602:	0018      	movs	r0, r3
 8003604:	600a      	str	r2, [r1, #0]
 8003606:	2f00      	cmp	r7, #0
 8003608:	d109      	bne.n	800361e <_strtoul_l.isra.0+0xf6>
 800360a:	b005      	add	sp, #20
 800360c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800360e:	9a02      	ldr	r2, [sp, #8]
 8003610:	2a00      	cmp	r2, #0
 8003612:	d000      	beq.n	8003616 <_strtoul_l.isra.0+0xee>
 8003614:	4240      	negs	r0, r0
 8003616:	2f00      	cmp	r7, #0
 8003618:	d0f7      	beq.n	800360a <_strtoul_l.isra.0+0xe2>
 800361a:	2b00      	cmp	r3, #0
 800361c:	d001      	beq.n	8003622 <_strtoul_l.isra.0+0xfa>
 800361e:	1e63      	subs	r3, r4, #1
 8003620:	9300      	str	r3, [sp, #0]
 8003622:	9b00      	ldr	r3, [sp, #0]
 8003624:	603b      	str	r3, [r7, #0]
 8003626:	e7f0      	b.n	800360a <_strtoul_l.isra.0+0xe2>
 8003628:	08004279 	.word	0x08004279

0800362c <strtoul>:
 800362c:	b510      	push	{r4, lr}
 800362e:	4c04      	ldr	r4, [pc, #16]	@ (8003640 <strtoul+0x14>)
 8003630:	0013      	movs	r3, r2
 8003632:	000a      	movs	r2, r1
 8003634:	0001      	movs	r1, r0
 8003636:	6820      	ldr	r0, [r4, #0]
 8003638:	f7ff ff76 	bl	8003528 <_strtoul_l.isra.0>
 800363c:	bd10      	pop	{r4, pc}
 800363e:	46c0      	nop			@ (mov r8, r8)
 8003640:	20000010 	.word	0x20000010

08003644 <_vsniprintf_r>:
 8003644:	b530      	push	{r4, r5, lr}
 8003646:	0005      	movs	r5, r0
 8003648:	0014      	movs	r4, r2
 800364a:	0008      	movs	r0, r1
 800364c:	001a      	movs	r2, r3
 800364e:	b09b      	sub	sp, #108	@ 0x6c
 8003650:	2c00      	cmp	r4, #0
 8003652:	da05      	bge.n	8003660 <_vsniprintf_r+0x1c>
 8003654:	238b      	movs	r3, #139	@ 0x8b
 8003656:	2001      	movs	r0, #1
 8003658:	602b      	str	r3, [r5, #0]
 800365a:	4240      	negs	r0, r0
 800365c:	b01b      	add	sp, #108	@ 0x6c
 800365e:	bd30      	pop	{r4, r5, pc}
 8003660:	2382      	movs	r3, #130	@ 0x82
 8003662:	4669      	mov	r1, sp
 8003664:	009b      	lsls	r3, r3, #2
 8003666:	818b      	strh	r3, [r1, #12]
 8003668:	2100      	movs	r1, #0
 800366a:	9000      	str	r0, [sp, #0]
 800366c:	9119      	str	r1, [sp, #100]	@ 0x64
 800366e:	9004      	str	r0, [sp, #16]
 8003670:	428c      	cmp	r4, r1
 8003672:	d000      	beq.n	8003676 <_vsniprintf_r+0x32>
 8003674:	1e61      	subs	r1, r4, #1
 8003676:	2301      	movs	r3, #1
 8003678:	9102      	str	r1, [sp, #8]
 800367a:	9105      	str	r1, [sp, #20]
 800367c:	4669      	mov	r1, sp
 800367e:	425b      	negs	r3, r3
 8003680:	81cb      	strh	r3, [r1, #14]
 8003682:	0028      	movs	r0, r5
 8003684:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8003686:	f000 f9ed 	bl	8003a64 <_svfiprintf_r>
 800368a:	1c43      	adds	r3, r0, #1
 800368c:	da01      	bge.n	8003692 <_vsniprintf_r+0x4e>
 800368e:	238b      	movs	r3, #139	@ 0x8b
 8003690:	602b      	str	r3, [r5, #0]
 8003692:	2c00      	cmp	r4, #0
 8003694:	d0e2      	beq.n	800365c <_vsniprintf_r+0x18>
 8003696:	2200      	movs	r2, #0
 8003698:	9b00      	ldr	r3, [sp, #0]
 800369a:	701a      	strb	r2, [r3, #0]
 800369c:	e7de      	b.n	800365c <_vsniprintf_r+0x18>
	...

080036a0 <vsniprintf>:
 80036a0:	b513      	push	{r0, r1, r4, lr}
 80036a2:	4c04      	ldr	r4, [pc, #16]	@ (80036b4 <vsniprintf+0x14>)
 80036a4:	9300      	str	r3, [sp, #0]
 80036a6:	0013      	movs	r3, r2
 80036a8:	000a      	movs	r2, r1
 80036aa:	0001      	movs	r1, r0
 80036ac:	6820      	ldr	r0, [r4, #0]
 80036ae:	f7ff ffc9 	bl	8003644 <_vsniprintf_r>
 80036b2:	bd16      	pop	{r1, r2, r4, pc}
 80036b4:	20000010 	.word	0x20000010

080036b8 <memset>:
 80036b8:	0003      	movs	r3, r0
 80036ba:	1882      	adds	r2, r0, r2
 80036bc:	4293      	cmp	r3, r2
 80036be:	d100      	bne.n	80036c2 <memset+0xa>
 80036c0:	4770      	bx	lr
 80036c2:	7019      	strb	r1, [r3, #0]
 80036c4:	3301      	adds	r3, #1
 80036c6:	e7f9      	b.n	80036bc <memset+0x4>

080036c8 <strncpy>:
 80036c8:	0003      	movs	r3, r0
 80036ca:	b530      	push	{r4, r5, lr}
 80036cc:	001d      	movs	r5, r3
 80036ce:	2a00      	cmp	r2, #0
 80036d0:	d006      	beq.n	80036e0 <strncpy+0x18>
 80036d2:	780c      	ldrb	r4, [r1, #0]
 80036d4:	3a01      	subs	r2, #1
 80036d6:	3301      	adds	r3, #1
 80036d8:	702c      	strb	r4, [r5, #0]
 80036da:	3101      	adds	r1, #1
 80036dc:	2c00      	cmp	r4, #0
 80036de:	d1f5      	bne.n	80036cc <strncpy+0x4>
 80036e0:	2100      	movs	r1, #0
 80036e2:	189a      	adds	r2, r3, r2
 80036e4:	4293      	cmp	r3, r2
 80036e6:	d100      	bne.n	80036ea <strncpy+0x22>
 80036e8:	bd30      	pop	{r4, r5, pc}
 80036ea:	7019      	strb	r1, [r3, #0]
 80036ec:	3301      	adds	r3, #1
 80036ee:	e7f9      	b.n	80036e4 <strncpy+0x1c>

080036f0 <__strtok_r>:
 80036f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80036f2:	1e04      	subs	r4, r0, #0
 80036f4:	d102      	bne.n	80036fc <__strtok_r+0xc>
 80036f6:	6814      	ldr	r4, [r2, #0]
 80036f8:	2c00      	cmp	r4, #0
 80036fa:	d009      	beq.n	8003710 <__strtok_r+0x20>
 80036fc:	0020      	movs	r0, r4
 80036fe:	000e      	movs	r6, r1
 8003700:	7805      	ldrb	r5, [r0, #0]
 8003702:	3401      	adds	r4, #1
 8003704:	7837      	ldrb	r7, [r6, #0]
 8003706:	2f00      	cmp	r7, #0
 8003708:	d104      	bne.n	8003714 <__strtok_r+0x24>
 800370a:	2d00      	cmp	r5, #0
 800370c:	d10d      	bne.n	800372a <__strtok_r+0x3a>
 800370e:	6015      	str	r5, [r2, #0]
 8003710:	2000      	movs	r0, #0
 8003712:	e006      	b.n	8003722 <__strtok_r+0x32>
 8003714:	3601      	adds	r6, #1
 8003716:	42bd      	cmp	r5, r7
 8003718:	d1f4      	bne.n	8003704 <__strtok_r+0x14>
 800371a:	2b00      	cmp	r3, #0
 800371c:	d1ee      	bne.n	80036fc <__strtok_r+0xc>
 800371e:	6014      	str	r4, [r2, #0]
 8003720:	7003      	strb	r3, [r0, #0]
 8003722:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003724:	3301      	adds	r3, #1
 8003726:	2d00      	cmp	r5, #0
 8003728:	d103      	bne.n	8003732 <__strtok_r+0x42>
 800372a:	0026      	movs	r6, r4
 800372c:	000b      	movs	r3, r1
 800372e:	7837      	ldrb	r7, [r6, #0]
 8003730:	3401      	adds	r4, #1
 8003732:	781d      	ldrb	r5, [r3, #0]
 8003734:	42af      	cmp	r7, r5
 8003736:	d1f5      	bne.n	8003724 <__strtok_r+0x34>
 8003738:	2300      	movs	r3, #0
 800373a:	0019      	movs	r1, r3
 800373c:	429f      	cmp	r7, r3
 800373e:	d001      	beq.n	8003744 <__strtok_r+0x54>
 8003740:	0023      	movs	r3, r4
 8003742:	7031      	strb	r1, [r6, #0]
 8003744:	6013      	str	r3, [r2, #0]
 8003746:	e7ec      	b.n	8003722 <__strtok_r+0x32>

08003748 <strtok_r>:
 8003748:	b510      	push	{r4, lr}
 800374a:	2301      	movs	r3, #1
 800374c:	f7ff ffd0 	bl	80036f0 <__strtok_r>
 8003750:	bd10      	pop	{r4, pc}
	...

08003754 <__errno>:
 8003754:	4b01      	ldr	r3, [pc, #4]	@ (800375c <__errno+0x8>)
 8003756:	6818      	ldr	r0, [r3, #0]
 8003758:	4770      	bx	lr
 800375a:	46c0      	nop			@ (mov r8, r8)
 800375c:	20000010 	.word	0x20000010

08003760 <__libc_init_array>:
 8003760:	b570      	push	{r4, r5, r6, lr}
 8003762:	2600      	movs	r6, #0
 8003764:	4c0c      	ldr	r4, [pc, #48]	@ (8003798 <__libc_init_array+0x38>)
 8003766:	4d0d      	ldr	r5, [pc, #52]	@ (800379c <__libc_init_array+0x3c>)
 8003768:	1b64      	subs	r4, r4, r5
 800376a:	10a4      	asrs	r4, r4, #2
 800376c:	42a6      	cmp	r6, r4
 800376e:	d109      	bne.n	8003784 <__libc_init_array+0x24>
 8003770:	2600      	movs	r6, #0
 8003772:	f000 fc61 	bl	8004038 <_init>
 8003776:	4c0a      	ldr	r4, [pc, #40]	@ (80037a0 <__libc_init_array+0x40>)
 8003778:	4d0a      	ldr	r5, [pc, #40]	@ (80037a4 <__libc_init_array+0x44>)
 800377a:	1b64      	subs	r4, r4, r5
 800377c:	10a4      	asrs	r4, r4, #2
 800377e:	42a6      	cmp	r6, r4
 8003780:	d105      	bne.n	800378e <__libc_init_array+0x2e>
 8003782:	bd70      	pop	{r4, r5, r6, pc}
 8003784:	00b3      	lsls	r3, r6, #2
 8003786:	58eb      	ldr	r3, [r5, r3]
 8003788:	4798      	blx	r3
 800378a:	3601      	adds	r6, #1
 800378c:	e7ee      	b.n	800376c <__libc_init_array+0xc>
 800378e:	00b3      	lsls	r3, r6, #2
 8003790:	58eb      	ldr	r3, [r5, r3]
 8003792:	4798      	blx	r3
 8003794:	3601      	adds	r6, #1
 8003796:	e7f2      	b.n	800377e <__libc_init_array+0x1e>
 8003798:	080043ac 	.word	0x080043ac
 800379c:	080043ac 	.word	0x080043ac
 80037a0:	080043b0 	.word	0x080043b0
 80037a4:	080043ac 	.word	0x080043ac

080037a8 <__retarget_lock_acquire_recursive>:
 80037a8:	4770      	bx	lr

080037aa <__retarget_lock_release_recursive>:
 80037aa:	4770      	bx	lr

080037ac <_free_r>:
 80037ac:	b570      	push	{r4, r5, r6, lr}
 80037ae:	0005      	movs	r5, r0
 80037b0:	1e0c      	subs	r4, r1, #0
 80037b2:	d010      	beq.n	80037d6 <_free_r+0x2a>
 80037b4:	3c04      	subs	r4, #4
 80037b6:	6823      	ldr	r3, [r4, #0]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	da00      	bge.n	80037be <_free_r+0x12>
 80037bc:	18e4      	adds	r4, r4, r3
 80037be:	0028      	movs	r0, r5
 80037c0:	f000 f8e0 	bl	8003984 <__malloc_lock>
 80037c4:	4a1d      	ldr	r2, [pc, #116]	@ (800383c <_free_r+0x90>)
 80037c6:	6813      	ldr	r3, [r2, #0]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d105      	bne.n	80037d8 <_free_r+0x2c>
 80037cc:	6063      	str	r3, [r4, #4]
 80037ce:	6014      	str	r4, [r2, #0]
 80037d0:	0028      	movs	r0, r5
 80037d2:	f000 f8df 	bl	8003994 <__malloc_unlock>
 80037d6:	bd70      	pop	{r4, r5, r6, pc}
 80037d8:	42a3      	cmp	r3, r4
 80037da:	d908      	bls.n	80037ee <_free_r+0x42>
 80037dc:	6820      	ldr	r0, [r4, #0]
 80037de:	1821      	adds	r1, r4, r0
 80037e0:	428b      	cmp	r3, r1
 80037e2:	d1f3      	bne.n	80037cc <_free_r+0x20>
 80037e4:	6819      	ldr	r1, [r3, #0]
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	1809      	adds	r1, r1, r0
 80037ea:	6021      	str	r1, [r4, #0]
 80037ec:	e7ee      	b.n	80037cc <_free_r+0x20>
 80037ee:	001a      	movs	r2, r3
 80037f0:	685b      	ldr	r3, [r3, #4]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d001      	beq.n	80037fa <_free_r+0x4e>
 80037f6:	42a3      	cmp	r3, r4
 80037f8:	d9f9      	bls.n	80037ee <_free_r+0x42>
 80037fa:	6811      	ldr	r1, [r2, #0]
 80037fc:	1850      	adds	r0, r2, r1
 80037fe:	42a0      	cmp	r0, r4
 8003800:	d10b      	bne.n	800381a <_free_r+0x6e>
 8003802:	6820      	ldr	r0, [r4, #0]
 8003804:	1809      	adds	r1, r1, r0
 8003806:	1850      	adds	r0, r2, r1
 8003808:	6011      	str	r1, [r2, #0]
 800380a:	4283      	cmp	r3, r0
 800380c:	d1e0      	bne.n	80037d0 <_free_r+0x24>
 800380e:	6818      	ldr	r0, [r3, #0]
 8003810:	685b      	ldr	r3, [r3, #4]
 8003812:	1841      	adds	r1, r0, r1
 8003814:	6011      	str	r1, [r2, #0]
 8003816:	6053      	str	r3, [r2, #4]
 8003818:	e7da      	b.n	80037d0 <_free_r+0x24>
 800381a:	42a0      	cmp	r0, r4
 800381c:	d902      	bls.n	8003824 <_free_r+0x78>
 800381e:	230c      	movs	r3, #12
 8003820:	602b      	str	r3, [r5, #0]
 8003822:	e7d5      	b.n	80037d0 <_free_r+0x24>
 8003824:	6820      	ldr	r0, [r4, #0]
 8003826:	1821      	adds	r1, r4, r0
 8003828:	428b      	cmp	r3, r1
 800382a:	d103      	bne.n	8003834 <_free_r+0x88>
 800382c:	6819      	ldr	r1, [r3, #0]
 800382e:	685b      	ldr	r3, [r3, #4]
 8003830:	1809      	adds	r1, r1, r0
 8003832:	6021      	str	r1, [r4, #0]
 8003834:	6063      	str	r3, [r4, #4]
 8003836:	6054      	str	r4, [r2, #4]
 8003838:	e7ca      	b.n	80037d0 <_free_r+0x24>
 800383a:	46c0      	nop			@ (mov r8, r8)
 800383c:	200006c8 	.word	0x200006c8

08003840 <sbrk_aligned>:
 8003840:	b570      	push	{r4, r5, r6, lr}
 8003842:	4e0f      	ldr	r6, [pc, #60]	@ (8003880 <sbrk_aligned+0x40>)
 8003844:	000d      	movs	r5, r1
 8003846:	6831      	ldr	r1, [r6, #0]
 8003848:	0004      	movs	r4, r0
 800384a:	2900      	cmp	r1, #0
 800384c:	d102      	bne.n	8003854 <sbrk_aligned+0x14>
 800384e:	f000 fb95 	bl	8003f7c <_sbrk_r>
 8003852:	6030      	str	r0, [r6, #0]
 8003854:	0029      	movs	r1, r5
 8003856:	0020      	movs	r0, r4
 8003858:	f000 fb90 	bl	8003f7c <_sbrk_r>
 800385c:	1c43      	adds	r3, r0, #1
 800385e:	d103      	bne.n	8003868 <sbrk_aligned+0x28>
 8003860:	2501      	movs	r5, #1
 8003862:	426d      	negs	r5, r5
 8003864:	0028      	movs	r0, r5
 8003866:	bd70      	pop	{r4, r5, r6, pc}
 8003868:	2303      	movs	r3, #3
 800386a:	1cc5      	adds	r5, r0, #3
 800386c:	439d      	bics	r5, r3
 800386e:	42a8      	cmp	r0, r5
 8003870:	d0f8      	beq.n	8003864 <sbrk_aligned+0x24>
 8003872:	1a29      	subs	r1, r5, r0
 8003874:	0020      	movs	r0, r4
 8003876:	f000 fb81 	bl	8003f7c <_sbrk_r>
 800387a:	3001      	adds	r0, #1
 800387c:	d1f2      	bne.n	8003864 <sbrk_aligned+0x24>
 800387e:	e7ef      	b.n	8003860 <sbrk_aligned+0x20>
 8003880:	200006c4 	.word	0x200006c4

08003884 <_malloc_r>:
 8003884:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003886:	2203      	movs	r2, #3
 8003888:	1ccb      	adds	r3, r1, #3
 800388a:	4393      	bics	r3, r2
 800388c:	3308      	adds	r3, #8
 800388e:	0005      	movs	r5, r0
 8003890:	001f      	movs	r7, r3
 8003892:	2b0c      	cmp	r3, #12
 8003894:	d234      	bcs.n	8003900 <_malloc_r+0x7c>
 8003896:	270c      	movs	r7, #12
 8003898:	42b9      	cmp	r1, r7
 800389a:	d833      	bhi.n	8003904 <_malloc_r+0x80>
 800389c:	0028      	movs	r0, r5
 800389e:	f000 f871 	bl	8003984 <__malloc_lock>
 80038a2:	4e37      	ldr	r6, [pc, #220]	@ (8003980 <_malloc_r+0xfc>)
 80038a4:	6833      	ldr	r3, [r6, #0]
 80038a6:	001c      	movs	r4, r3
 80038a8:	2c00      	cmp	r4, #0
 80038aa:	d12f      	bne.n	800390c <_malloc_r+0x88>
 80038ac:	0039      	movs	r1, r7
 80038ae:	0028      	movs	r0, r5
 80038b0:	f7ff ffc6 	bl	8003840 <sbrk_aligned>
 80038b4:	0004      	movs	r4, r0
 80038b6:	1c43      	adds	r3, r0, #1
 80038b8:	d15f      	bne.n	800397a <_malloc_r+0xf6>
 80038ba:	6834      	ldr	r4, [r6, #0]
 80038bc:	9400      	str	r4, [sp, #0]
 80038be:	9b00      	ldr	r3, [sp, #0]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d14a      	bne.n	800395a <_malloc_r+0xd6>
 80038c4:	2c00      	cmp	r4, #0
 80038c6:	d052      	beq.n	800396e <_malloc_r+0xea>
 80038c8:	6823      	ldr	r3, [r4, #0]
 80038ca:	0028      	movs	r0, r5
 80038cc:	18e3      	adds	r3, r4, r3
 80038ce:	9900      	ldr	r1, [sp, #0]
 80038d0:	9301      	str	r3, [sp, #4]
 80038d2:	f000 fb53 	bl	8003f7c <_sbrk_r>
 80038d6:	9b01      	ldr	r3, [sp, #4]
 80038d8:	4283      	cmp	r3, r0
 80038da:	d148      	bne.n	800396e <_malloc_r+0xea>
 80038dc:	6823      	ldr	r3, [r4, #0]
 80038de:	0028      	movs	r0, r5
 80038e0:	1aff      	subs	r7, r7, r3
 80038e2:	0039      	movs	r1, r7
 80038e4:	f7ff ffac 	bl	8003840 <sbrk_aligned>
 80038e8:	3001      	adds	r0, #1
 80038ea:	d040      	beq.n	800396e <_malloc_r+0xea>
 80038ec:	6823      	ldr	r3, [r4, #0]
 80038ee:	19db      	adds	r3, r3, r7
 80038f0:	6023      	str	r3, [r4, #0]
 80038f2:	6833      	ldr	r3, [r6, #0]
 80038f4:	685a      	ldr	r2, [r3, #4]
 80038f6:	2a00      	cmp	r2, #0
 80038f8:	d133      	bne.n	8003962 <_malloc_r+0xde>
 80038fa:	9b00      	ldr	r3, [sp, #0]
 80038fc:	6033      	str	r3, [r6, #0]
 80038fe:	e019      	b.n	8003934 <_malloc_r+0xb0>
 8003900:	2b00      	cmp	r3, #0
 8003902:	dac9      	bge.n	8003898 <_malloc_r+0x14>
 8003904:	230c      	movs	r3, #12
 8003906:	602b      	str	r3, [r5, #0]
 8003908:	2000      	movs	r0, #0
 800390a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800390c:	6821      	ldr	r1, [r4, #0]
 800390e:	1bc9      	subs	r1, r1, r7
 8003910:	d420      	bmi.n	8003954 <_malloc_r+0xd0>
 8003912:	290b      	cmp	r1, #11
 8003914:	d90a      	bls.n	800392c <_malloc_r+0xa8>
 8003916:	19e2      	adds	r2, r4, r7
 8003918:	6027      	str	r7, [r4, #0]
 800391a:	42a3      	cmp	r3, r4
 800391c:	d104      	bne.n	8003928 <_malloc_r+0xa4>
 800391e:	6032      	str	r2, [r6, #0]
 8003920:	6863      	ldr	r3, [r4, #4]
 8003922:	6011      	str	r1, [r2, #0]
 8003924:	6053      	str	r3, [r2, #4]
 8003926:	e005      	b.n	8003934 <_malloc_r+0xb0>
 8003928:	605a      	str	r2, [r3, #4]
 800392a:	e7f9      	b.n	8003920 <_malloc_r+0x9c>
 800392c:	6862      	ldr	r2, [r4, #4]
 800392e:	42a3      	cmp	r3, r4
 8003930:	d10e      	bne.n	8003950 <_malloc_r+0xcc>
 8003932:	6032      	str	r2, [r6, #0]
 8003934:	0028      	movs	r0, r5
 8003936:	f000 f82d 	bl	8003994 <__malloc_unlock>
 800393a:	0020      	movs	r0, r4
 800393c:	2207      	movs	r2, #7
 800393e:	300b      	adds	r0, #11
 8003940:	1d23      	adds	r3, r4, #4
 8003942:	4390      	bics	r0, r2
 8003944:	1ac2      	subs	r2, r0, r3
 8003946:	4298      	cmp	r0, r3
 8003948:	d0df      	beq.n	800390a <_malloc_r+0x86>
 800394a:	1a1b      	subs	r3, r3, r0
 800394c:	50a3      	str	r3, [r4, r2]
 800394e:	e7dc      	b.n	800390a <_malloc_r+0x86>
 8003950:	605a      	str	r2, [r3, #4]
 8003952:	e7ef      	b.n	8003934 <_malloc_r+0xb0>
 8003954:	0023      	movs	r3, r4
 8003956:	6864      	ldr	r4, [r4, #4]
 8003958:	e7a6      	b.n	80038a8 <_malloc_r+0x24>
 800395a:	9c00      	ldr	r4, [sp, #0]
 800395c:	6863      	ldr	r3, [r4, #4]
 800395e:	9300      	str	r3, [sp, #0]
 8003960:	e7ad      	b.n	80038be <_malloc_r+0x3a>
 8003962:	001a      	movs	r2, r3
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	42a3      	cmp	r3, r4
 8003968:	d1fb      	bne.n	8003962 <_malloc_r+0xde>
 800396a:	2300      	movs	r3, #0
 800396c:	e7da      	b.n	8003924 <_malloc_r+0xa0>
 800396e:	230c      	movs	r3, #12
 8003970:	0028      	movs	r0, r5
 8003972:	602b      	str	r3, [r5, #0]
 8003974:	f000 f80e 	bl	8003994 <__malloc_unlock>
 8003978:	e7c6      	b.n	8003908 <_malloc_r+0x84>
 800397a:	6007      	str	r7, [r0, #0]
 800397c:	e7da      	b.n	8003934 <_malloc_r+0xb0>
 800397e:	46c0      	nop			@ (mov r8, r8)
 8003980:	200006c8 	.word	0x200006c8

08003984 <__malloc_lock>:
 8003984:	b510      	push	{r4, lr}
 8003986:	4802      	ldr	r0, [pc, #8]	@ (8003990 <__malloc_lock+0xc>)
 8003988:	f7ff ff0e 	bl	80037a8 <__retarget_lock_acquire_recursive>
 800398c:	bd10      	pop	{r4, pc}
 800398e:	46c0      	nop			@ (mov r8, r8)
 8003990:	200006c0 	.word	0x200006c0

08003994 <__malloc_unlock>:
 8003994:	b510      	push	{r4, lr}
 8003996:	4802      	ldr	r0, [pc, #8]	@ (80039a0 <__malloc_unlock+0xc>)
 8003998:	f7ff ff07 	bl	80037aa <__retarget_lock_release_recursive>
 800399c:	bd10      	pop	{r4, pc}
 800399e:	46c0      	nop			@ (mov r8, r8)
 80039a0:	200006c0 	.word	0x200006c0

080039a4 <__ssputs_r>:
 80039a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80039a6:	688e      	ldr	r6, [r1, #8]
 80039a8:	b085      	sub	sp, #20
 80039aa:	001f      	movs	r7, r3
 80039ac:	000c      	movs	r4, r1
 80039ae:	680b      	ldr	r3, [r1, #0]
 80039b0:	9002      	str	r0, [sp, #8]
 80039b2:	9203      	str	r2, [sp, #12]
 80039b4:	42be      	cmp	r6, r7
 80039b6:	d830      	bhi.n	8003a1a <__ssputs_r+0x76>
 80039b8:	210c      	movs	r1, #12
 80039ba:	5e62      	ldrsh	r2, [r4, r1]
 80039bc:	2190      	movs	r1, #144	@ 0x90
 80039be:	00c9      	lsls	r1, r1, #3
 80039c0:	420a      	tst	r2, r1
 80039c2:	d028      	beq.n	8003a16 <__ssputs_r+0x72>
 80039c4:	2003      	movs	r0, #3
 80039c6:	6921      	ldr	r1, [r4, #16]
 80039c8:	1a5b      	subs	r3, r3, r1
 80039ca:	9301      	str	r3, [sp, #4]
 80039cc:	6963      	ldr	r3, [r4, #20]
 80039ce:	4343      	muls	r3, r0
 80039d0:	9801      	ldr	r0, [sp, #4]
 80039d2:	0fdd      	lsrs	r5, r3, #31
 80039d4:	18ed      	adds	r5, r5, r3
 80039d6:	1c7b      	adds	r3, r7, #1
 80039d8:	181b      	adds	r3, r3, r0
 80039da:	106d      	asrs	r5, r5, #1
 80039dc:	42ab      	cmp	r3, r5
 80039de:	d900      	bls.n	80039e2 <__ssputs_r+0x3e>
 80039e0:	001d      	movs	r5, r3
 80039e2:	0552      	lsls	r2, r2, #21
 80039e4:	d528      	bpl.n	8003a38 <__ssputs_r+0x94>
 80039e6:	0029      	movs	r1, r5
 80039e8:	9802      	ldr	r0, [sp, #8]
 80039ea:	f7ff ff4b 	bl	8003884 <_malloc_r>
 80039ee:	1e06      	subs	r6, r0, #0
 80039f0:	d02c      	beq.n	8003a4c <__ssputs_r+0xa8>
 80039f2:	9a01      	ldr	r2, [sp, #4]
 80039f4:	6921      	ldr	r1, [r4, #16]
 80039f6:	f000 fade 	bl	8003fb6 <memcpy>
 80039fa:	89a2      	ldrh	r2, [r4, #12]
 80039fc:	4b18      	ldr	r3, [pc, #96]	@ (8003a60 <__ssputs_r+0xbc>)
 80039fe:	401a      	ands	r2, r3
 8003a00:	2380      	movs	r3, #128	@ 0x80
 8003a02:	4313      	orrs	r3, r2
 8003a04:	81a3      	strh	r3, [r4, #12]
 8003a06:	9b01      	ldr	r3, [sp, #4]
 8003a08:	6126      	str	r6, [r4, #16]
 8003a0a:	18f6      	adds	r6, r6, r3
 8003a0c:	6026      	str	r6, [r4, #0]
 8003a0e:	003e      	movs	r6, r7
 8003a10:	6165      	str	r5, [r4, #20]
 8003a12:	1aed      	subs	r5, r5, r3
 8003a14:	60a5      	str	r5, [r4, #8]
 8003a16:	42be      	cmp	r6, r7
 8003a18:	d900      	bls.n	8003a1c <__ssputs_r+0x78>
 8003a1a:	003e      	movs	r6, r7
 8003a1c:	0032      	movs	r2, r6
 8003a1e:	9903      	ldr	r1, [sp, #12]
 8003a20:	6820      	ldr	r0, [r4, #0]
 8003a22:	f000 fa99 	bl	8003f58 <memmove>
 8003a26:	2000      	movs	r0, #0
 8003a28:	68a3      	ldr	r3, [r4, #8]
 8003a2a:	1b9b      	subs	r3, r3, r6
 8003a2c:	60a3      	str	r3, [r4, #8]
 8003a2e:	6823      	ldr	r3, [r4, #0]
 8003a30:	199b      	adds	r3, r3, r6
 8003a32:	6023      	str	r3, [r4, #0]
 8003a34:	b005      	add	sp, #20
 8003a36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003a38:	002a      	movs	r2, r5
 8003a3a:	9802      	ldr	r0, [sp, #8]
 8003a3c:	f000 fac4 	bl	8003fc8 <_realloc_r>
 8003a40:	1e06      	subs	r6, r0, #0
 8003a42:	d1e0      	bne.n	8003a06 <__ssputs_r+0x62>
 8003a44:	6921      	ldr	r1, [r4, #16]
 8003a46:	9802      	ldr	r0, [sp, #8]
 8003a48:	f7ff feb0 	bl	80037ac <_free_r>
 8003a4c:	230c      	movs	r3, #12
 8003a4e:	2001      	movs	r0, #1
 8003a50:	9a02      	ldr	r2, [sp, #8]
 8003a52:	4240      	negs	r0, r0
 8003a54:	6013      	str	r3, [r2, #0]
 8003a56:	89a2      	ldrh	r2, [r4, #12]
 8003a58:	3334      	adds	r3, #52	@ 0x34
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	81a3      	strh	r3, [r4, #12]
 8003a5e:	e7e9      	b.n	8003a34 <__ssputs_r+0x90>
 8003a60:	fffffb7f 	.word	0xfffffb7f

08003a64 <_svfiprintf_r>:
 8003a64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a66:	b0a1      	sub	sp, #132	@ 0x84
 8003a68:	9003      	str	r0, [sp, #12]
 8003a6a:	001d      	movs	r5, r3
 8003a6c:	898b      	ldrh	r3, [r1, #12]
 8003a6e:	000f      	movs	r7, r1
 8003a70:	0016      	movs	r6, r2
 8003a72:	061b      	lsls	r3, r3, #24
 8003a74:	d511      	bpl.n	8003a9a <_svfiprintf_r+0x36>
 8003a76:	690b      	ldr	r3, [r1, #16]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d10e      	bne.n	8003a9a <_svfiprintf_r+0x36>
 8003a7c:	2140      	movs	r1, #64	@ 0x40
 8003a7e:	f7ff ff01 	bl	8003884 <_malloc_r>
 8003a82:	6038      	str	r0, [r7, #0]
 8003a84:	6138      	str	r0, [r7, #16]
 8003a86:	2800      	cmp	r0, #0
 8003a88:	d105      	bne.n	8003a96 <_svfiprintf_r+0x32>
 8003a8a:	230c      	movs	r3, #12
 8003a8c:	9a03      	ldr	r2, [sp, #12]
 8003a8e:	6013      	str	r3, [r2, #0]
 8003a90:	2001      	movs	r0, #1
 8003a92:	4240      	negs	r0, r0
 8003a94:	e0cf      	b.n	8003c36 <_svfiprintf_r+0x1d2>
 8003a96:	2340      	movs	r3, #64	@ 0x40
 8003a98:	617b      	str	r3, [r7, #20]
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	ac08      	add	r4, sp, #32
 8003a9e:	6163      	str	r3, [r4, #20]
 8003aa0:	3320      	adds	r3, #32
 8003aa2:	7663      	strb	r3, [r4, #25]
 8003aa4:	3310      	adds	r3, #16
 8003aa6:	76a3      	strb	r3, [r4, #26]
 8003aa8:	9507      	str	r5, [sp, #28]
 8003aaa:	0035      	movs	r5, r6
 8003aac:	782b      	ldrb	r3, [r5, #0]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d001      	beq.n	8003ab6 <_svfiprintf_r+0x52>
 8003ab2:	2b25      	cmp	r3, #37	@ 0x25
 8003ab4:	d148      	bne.n	8003b48 <_svfiprintf_r+0xe4>
 8003ab6:	1bab      	subs	r3, r5, r6
 8003ab8:	9305      	str	r3, [sp, #20]
 8003aba:	42b5      	cmp	r5, r6
 8003abc:	d00b      	beq.n	8003ad6 <_svfiprintf_r+0x72>
 8003abe:	0032      	movs	r2, r6
 8003ac0:	0039      	movs	r1, r7
 8003ac2:	9803      	ldr	r0, [sp, #12]
 8003ac4:	f7ff ff6e 	bl	80039a4 <__ssputs_r>
 8003ac8:	3001      	adds	r0, #1
 8003aca:	d100      	bne.n	8003ace <_svfiprintf_r+0x6a>
 8003acc:	e0ae      	b.n	8003c2c <_svfiprintf_r+0x1c8>
 8003ace:	6963      	ldr	r3, [r4, #20]
 8003ad0:	9a05      	ldr	r2, [sp, #20]
 8003ad2:	189b      	adds	r3, r3, r2
 8003ad4:	6163      	str	r3, [r4, #20]
 8003ad6:	782b      	ldrb	r3, [r5, #0]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d100      	bne.n	8003ade <_svfiprintf_r+0x7a>
 8003adc:	e0a6      	b.n	8003c2c <_svfiprintf_r+0x1c8>
 8003ade:	2201      	movs	r2, #1
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	4252      	negs	r2, r2
 8003ae4:	6062      	str	r2, [r4, #4]
 8003ae6:	a904      	add	r1, sp, #16
 8003ae8:	3254      	adds	r2, #84	@ 0x54
 8003aea:	1852      	adds	r2, r2, r1
 8003aec:	1c6e      	adds	r6, r5, #1
 8003aee:	6023      	str	r3, [r4, #0]
 8003af0:	60e3      	str	r3, [r4, #12]
 8003af2:	60a3      	str	r3, [r4, #8]
 8003af4:	7013      	strb	r3, [r2, #0]
 8003af6:	65a3      	str	r3, [r4, #88]	@ 0x58
 8003af8:	4b54      	ldr	r3, [pc, #336]	@ (8003c4c <_svfiprintf_r+0x1e8>)
 8003afa:	2205      	movs	r2, #5
 8003afc:	0018      	movs	r0, r3
 8003afe:	7831      	ldrb	r1, [r6, #0]
 8003b00:	9305      	str	r3, [sp, #20]
 8003b02:	f000 fa4d 	bl	8003fa0 <memchr>
 8003b06:	1c75      	adds	r5, r6, #1
 8003b08:	2800      	cmp	r0, #0
 8003b0a:	d11f      	bne.n	8003b4c <_svfiprintf_r+0xe8>
 8003b0c:	6822      	ldr	r2, [r4, #0]
 8003b0e:	06d3      	lsls	r3, r2, #27
 8003b10:	d504      	bpl.n	8003b1c <_svfiprintf_r+0xb8>
 8003b12:	2353      	movs	r3, #83	@ 0x53
 8003b14:	a904      	add	r1, sp, #16
 8003b16:	185b      	adds	r3, r3, r1
 8003b18:	2120      	movs	r1, #32
 8003b1a:	7019      	strb	r1, [r3, #0]
 8003b1c:	0713      	lsls	r3, r2, #28
 8003b1e:	d504      	bpl.n	8003b2a <_svfiprintf_r+0xc6>
 8003b20:	2353      	movs	r3, #83	@ 0x53
 8003b22:	a904      	add	r1, sp, #16
 8003b24:	185b      	adds	r3, r3, r1
 8003b26:	212b      	movs	r1, #43	@ 0x2b
 8003b28:	7019      	strb	r1, [r3, #0]
 8003b2a:	7833      	ldrb	r3, [r6, #0]
 8003b2c:	2b2a      	cmp	r3, #42	@ 0x2a
 8003b2e:	d016      	beq.n	8003b5e <_svfiprintf_r+0xfa>
 8003b30:	0035      	movs	r5, r6
 8003b32:	2100      	movs	r1, #0
 8003b34:	200a      	movs	r0, #10
 8003b36:	68e3      	ldr	r3, [r4, #12]
 8003b38:	782a      	ldrb	r2, [r5, #0]
 8003b3a:	1c6e      	adds	r6, r5, #1
 8003b3c:	3a30      	subs	r2, #48	@ 0x30
 8003b3e:	2a09      	cmp	r2, #9
 8003b40:	d950      	bls.n	8003be4 <_svfiprintf_r+0x180>
 8003b42:	2900      	cmp	r1, #0
 8003b44:	d111      	bne.n	8003b6a <_svfiprintf_r+0x106>
 8003b46:	e017      	b.n	8003b78 <_svfiprintf_r+0x114>
 8003b48:	3501      	adds	r5, #1
 8003b4a:	e7af      	b.n	8003aac <_svfiprintf_r+0x48>
 8003b4c:	9b05      	ldr	r3, [sp, #20]
 8003b4e:	6822      	ldr	r2, [r4, #0]
 8003b50:	1ac0      	subs	r0, r0, r3
 8003b52:	2301      	movs	r3, #1
 8003b54:	4083      	lsls	r3, r0
 8003b56:	4313      	orrs	r3, r2
 8003b58:	002e      	movs	r6, r5
 8003b5a:	6023      	str	r3, [r4, #0]
 8003b5c:	e7cc      	b.n	8003af8 <_svfiprintf_r+0x94>
 8003b5e:	9b07      	ldr	r3, [sp, #28]
 8003b60:	1d19      	adds	r1, r3, #4
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	9107      	str	r1, [sp, #28]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	db01      	blt.n	8003b6e <_svfiprintf_r+0x10a>
 8003b6a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003b6c:	e004      	b.n	8003b78 <_svfiprintf_r+0x114>
 8003b6e:	425b      	negs	r3, r3
 8003b70:	60e3      	str	r3, [r4, #12]
 8003b72:	2302      	movs	r3, #2
 8003b74:	4313      	orrs	r3, r2
 8003b76:	6023      	str	r3, [r4, #0]
 8003b78:	782b      	ldrb	r3, [r5, #0]
 8003b7a:	2b2e      	cmp	r3, #46	@ 0x2e
 8003b7c:	d10c      	bne.n	8003b98 <_svfiprintf_r+0x134>
 8003b7e:	786b      	ldrb	r3, [r5, #1]
 8003b80:	2b2a      	cmp	r3, #42	@ 0x2a
 8003b82:	d134      	bne.n	8003bee <_svfiprintf_r+0x18a>
 8003b84:	9b07      	ldr	r3, [sp, #28]
 8003b86:	3502      	adds	r5, #2
 8003b88:	1d1a      	adds	r2, r3, #4
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	9207      	str	r2, [sp, #28]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	da01      	bge.n	8003b96 <_svfiprintf_r+0x132>
 8003b92:	2301      	movs	r3, #1
 8003b94:	425b      	negs	r3, r3
 8003b96:	9309      	str	r3, [sp, #36]	@ 0x24
 8003b98:	4e2d      	ldr	r6, [pc, #180]	@ (8003c50 <_svfiprintf_r+0x1ec>)
 8003b9a:	2203      	movs	r2, #3
 8003b9c:	0030      	movs	r0, r6
 8003b9e:	7829      	ldrb	r1, [r5, #0]
 8003ba0:	f000 f9fe 	bl	8003fa0 <memchr>
 8003ba4:	2800      	cmp	r0, #0
 8003ba6:	d006      	beq.n	8003bb6 <_svfiprintf_r+0x152>
 8003ba8:	2340      	movs	r3, #64	@ 0x40
 8003baa:	1b80      	subs	r0, r0, r6
 8003bac:	4083      	lsls	r3, r0
 8003bae:	6822      	ldr	r2, [r4, #0]
 8003bb0:	3501      	adds	r5, #1
 8003bb2:	4313      	orrs	r3, r2
 8003bb4:	6023      	str	r3, [r4, #0]
 8003bb6:	7829      	ldrb	r1, [r5, #0]
 8003bb8:	2206      	movs	r2, #6
 8003bba:	4826      	ldr	r0, [pc, #152]	@ (8003c54 <_svfiprintf_r+0x1f0>)
 8003bbc:	1c6e      	adds	r6, r5, #1
 8003bbe:	7621      	strb	r1, [r4, #24]
 8003bc0:	f000 f9ee 	bl	8003fa0 <memchr>
 8003bc4:	2800      	cmp	r0, #0
 8003bc6:	d038      	beq.n	8003c3a <_svfiprintf_r+0x1d6>
 8003bc8:	4b23      	ldr	r3, [pc, #140]	@ (8003c58 <_svfiprintf_r+0x1f4>)
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d122      	bne.n	8003c14 <_svfiprintf_r+0x1b0>
 8003bce:	2207      	movs	r2, #7
 8003bd0:	9b07      	ldr	r3, [sp, #28]
 8003bd2:	3307      	adds	r3, #7
 8003bd4:	4393      	bics	r3, r2
 8003bd6:	3308      	adds	r3, #8
 8003bd8:	9307      	str	r3, [sp, #28]
 8003bda:	6963      	ldr	r3, [r4, #20]
 8003bdc:	9a04      	ldr	r2, [sp, #16]
 8003bde:	189b      	adds	r3, r3, r2
 8003be0:	6163      	str	r3, [r4, #20]
 8003be2:	e762      	b.n	8003aaa <_svfiprintf_r+0x46>
 8003be4:	4343      	muls	r3, r0
 8003be6:	0035      	movs	r5, r6
 8003be8:	2101      	movs	r1, #1
 8003bea:	189b      	adds	r3, r3, r2
 8003bec:	e7a4      	b.n	8003b38 <_svfiprintf_r+0xd4>
 8003bee:	2300      	movs	r3, #0
 8003bf0:	200a      	movs	r0, #10
 8003bf2:	0019      	movs	r1, r3
 8003bf4:	3501      	adds	r5, #1
 8003bf6:	6063      	str	r3, [r4, #4]
 8003bf8:	782a      	ldrb	r2, [r5, #0]
 8003bfa:	1c6e      	adds	r6, r5, #1
 8003bfc:	3a30      	subs	r2, #48	@ 0x30
 8003bfe:	2a09      	cmp	r2, #9
 8003c00:	d903      	bls.n	8003c0a <_svfiprintf_r+0x1a6>
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d0c8      	beq.n	8003b98 <_svfiprintf_r+0x134>
 8003c06:	9109      	str	r1, [sp, #36]	@ 0x24
 8003c08:	e7c6      	b.n	8003b98 <_svfiprintf_r+0x134>
 8003c0a:	4341      	muls	r1, r0
 8003c0c:	0035      	movs	r5, r6
 8003c0e:	2301      	movs	r3, #1
 8003c10:	1889      	adds	r1, r1, r2
 8003c12:	e7f1      	b.n	8003bf8 <_svfiprintf_r+0x194>
 8003c14:	aa07      	add	r2, sp, #28
 8003c16:	9200      	str	r2, [sp, #0]
 8003c18:	0021      	movs	r1, r4
 8003c1a:	003a      	movs	r2, r7
 8003c1c:	4b0f      	ldr	r3, [pc, #60]	@ (8003c5c <_svfiprintf_r+0x1f8>)
 8003c1e:	9803      	ldr	r0, [sp, #12]
 8003c20:	e000      	b.n	8003c24 <_svfiprintf_r+0x1c0>
 8003c22:	bf00      	nop
 8003c24:	9004      	str	r0, [sp, #16]
 8003c26:	9b04      	ldr	r3, [sp, #16]
 8003c28:	3301      	adds	r3, #1
 8003c2a:	d1d6      	bne.n	8003bda <_svfiprintf_r+0x176>
 8003c2c:	89bb      	ldrh	r3, [r7, #12]
 8003c2e:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8003c30:	065b      	lsls	r3, r3, #25
 8003c32:	d500      	bpl.n	8003c36 <_svfiprintf_r+0x1d2>
 8003c34:	e72c      	b.n	8003a90 <_svfiprintf_r+0x2c>
 8003c36:	b021      	add	sp, #132	@ 0x84
 8003c38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003c3a:	aa07      	add	r2, sp, #28
 8003c3c:	9200      	str	r2, [sp, #0]
 8003c3e:	0021      	movs	r1, r4
 8003c40:	003a      	movs	r2, r7
 8003c42:	4b06      	ldr	r3, [pc, #24]	@ (8003c5c <_svfiprintf_r+0x1f8>)
 8003c44:	9803      	ldr	r0, [sp, #12]
 8003c46:	f000 f87b 	bl	8003d40 <_printf_i>
 8003c4a:	e7eb      	b.n	8003c24 <_svfiprintf_r+0x1c0>
 8003c4c:	08004379 	.word	0x08004379
 8003c50:	0800437f 	.word	0x0800437f
 8003c54:	08004383 	.word	0x08004383
 8003c58:	00000000 	.word	0x00000000
 8003c5c:	080039a5 	.word	0x080039a5

08003c60 <_printf_common>:
 8003c60:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003c62:	0016      	movs	r6, r2
 8003c64:	9301      	str	r3, [sp, #4]
 8003c66:	688a      	ldr	r2, [r1, #8]
 8003c68:	690b      	ldr	r3, [r1, #16]
 8003c6a:	000c      	movs	r4, r1
 8003c6c:	9000      	str	r0, [sp, #0]
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	da00      	bge.n	8003c74 <_printf_common+0x14>
 8003c72:	0013      	movs	r3, r2
 8003c74:	0022      	movs	r2, r4
 8003c76:	6033      	str	r3, [r6, #0]
 8003c78:	3243      	adds	r2, #67	@ 0x43
 8003c7a:	7812      	ldrb	r2, [r2, #0]
 8003c7c:	2a00      	cmp	r2, #0
 8003c7e:	d001      	beq.n	8003c84 <_printf_common+0x24>
 8003c80:	3301      	adds	r3, #1
 8003c82:	6033      	str	r3, [r6, #0]
 8003c84:	6823      	ldr	r3, [r4, #0]
 8003c86:	069b      	lsls	r3, r3, #26
 8003c88:	d502      	bpl.n	8003c90 <_printf_common+0x30>
 8003c8a:	6833      	ldr	r3, [r6, #0]
 8003c8c:	3302      	adds	r3, #2
 8003c8e:	6033      	str	r3, [r6, #0]
 8003c90:	6822      	ldr	r2, [r4, #0]
 8003c92:	2306      	movs	r3, #6
 8003c94:	0015      	movs	r5, r2
 8003c96:	401d      	ands	r5, r3
 8003c98:	421a      	tst	r2, r3
 8003c9a:	d027      	beq.n	8003cec <_printf_common+0x8c>
 8003c9c:	0023      	movs	r3, r4
 8003c9e:	3343      	adds	r3, #67	@ 0x43
 8003ca0:	781b      	ldrb	r3, [r3, #0]
 8003ca2:	1e5a      	subs	r2, r3, #1
 8003ca4:	4193      	sbcs	r3, r2
 8003ca6:	6822      	ldr	r2, [r4, #0]
 8003ca8:	0692      	lsls	r2, r2, #26
 8003caa:	d430      	bmi.n	8003d0e <_printf_common+0xae>
 8003cac:	0022      	movs	r2, r4
 8003cae:	9901      	ldr	r1, [sp, #4]
 8003cb0:	9800      	ldr	r0, [sp, #0]
 8003cb2:	9d08      	ldr	r5, [sp, #32]
 8003cb4:	3243      	adds	r2, #67	@ 0x43
 8003cb6:	47a8      	blx	r5
 8003cb8:	3001      	adds	r0, #1
 8003cba:	d025      	beq.n	8003d08 <_printf_common+0xa8>
 8003cbc:	2206      	movs	r2, #6
 8003cbe:	6823      	ldr	r3, [r4, #0]
 8003cc0:	2500      	movs	r5, #0
 8003cc2:	4013      	ands	r3, r2
 8003cc4:	2b04      	cmp	r3, #4
 8003cc6:	d105      	bne.n	8003cd4 <_printf_common+0x74>
 8003cc8:	6833      	ldr	r3, [r6, #0]
 8003cca:	68e5      	ldr	r5, [r4, #12]
 8003ccc:	1aed      	subs	r5, r5, r3
 8003cce:	43eb      	mvns	r3, r5
 8003cd0:	17db      	asrs	r3, r3, #31
 8003cd2:	401d      	ands	r5, r3
 8003cd4:	68a3      	ldr	r3, [r4, #8]
 8003cd6:	6922      	ldr	r2, [r4, #16]
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	dd01      	ble.n	8003ce0 <_printf_common+0x80>
 8003cdc:	1a9b      	subs	r3, r3, r2
 8003cde:	18ed      	adds	r5, r5, r3
 8003ce0:	2600      	movs	r6, #0
 8003ce2:	42b5      	cmp	r5, r6
 8003ce4:	d120      	bne.n	8003d28 <_printf_common+0xc8>
 8003ce6:	2000      	movs	r0, #0
 8003ce8:	e010      	b.n	8003d0c <_printf_common+0xac>
 8003cea:	3501      	adds	r5, #1
 8003cec:	68e3      	ldr	r3, [r4, #12]
 8003cee:	6832      	ldr	r2, [r6, #0]
 8003cf0:	1a9b      	subs	r3, r3, r2
 8003cf2:	42ab      	cmp	r3, r5
 8003cf4:	ddd2      	ble.n	8003c9c <_printf_common+0x3c>
 8003cf6:	0022      	movs	r2, r4
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	9901      	ldr	r1, [sp, #4]
 8003cfc:	9800      	ldr	r0, [sp, #0]
 8003cfe:	9f08      	ldr	r7, [sp, #32]
 8003d00:	3219      	adds	r2, #25
 8003d02:	47b8      	blx	r7
 8003d04:	3001      	adds	r0, #1
 8003d06:	d1f0      	bne.n	8003cea <_printf_common+0x8a>
 8003d08:	2001      	movs	r0, #1
 8003d0a:	4240      	negs	r0, r0
 8003d0c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003d0e:	2030      	movs	r0, #48	@ 0x30
 8003d10:	18e1      	adds	r1, r4, r3
 8003d12:	3143      	adds	r1, #67	@ 0x43
 8003d14:	7008      	strb	r0, [r1, #0]
 8003d16:	0021      	movs	r1, r4
 8003d18:	1c5a      	adds	r2, r3, #1
 8003d1a:	3145      	adds	r1, #69	@ 0x45
 8003d1c:	7809      	ldrb	r1, [r1, #0]
 8003d1e:	18a2      	adds	r2, r4, r2
 8003d20:	3243      	adds	r2, #67	@ 0x43
 8003d22:	3302      	adds	r3, #2
 8003d24:	7011      	strb	r1, [r2, #0]
 8003d26:	e7c1      	b.n	8003cac <_printf_common+0x4c>
 8003d28:	0022      	movs	r2, r4
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	9901      	ldr	r1, [sp, #4]
 8003d2e:	9800      	ldr	r0, [sp, #0]
 8003d30:	9f08      	ldr	r7, [sp, #32]
 8003d32:	321a      	adds	r2, #26
 8003d34:	47b8      	blx	r7
 8003d36:	3001      	adds	r0, #1
 8003d38:	d0e6      	beq.n	8003d08 <_printf_common+0xa8>
 8003d3a:	3601      	adds	r6, #1
 8003d3c:	e7d1      	b.n	8003ce2 <_printf_common+0x82>
	...

08003d40 <_printf_i>:
 8003d40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d42:	b08b      	sub	sp, #44	@ 0x2c
 8003d44:	9206      	str	r2, [sp, #24]
 8003d46:	000a      	movs	r2, r1
 8003d48:	3243      	adds	r2, #67	@ 0x43
 8003d4a:	9307      	str	r3, [sp, #28]
 8003d4c:	9005      	str	r0, [sp, #20]
 8003d4e:	9203      	str	r2, [sp, #12]
 8003d50:	7e0a      	ldrb	r2, [r1, #24]
 8003d52:	000c      	movs	r4, r1
 8003d54:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8003d56:	2a78      	cmp	r2, #120	@ 0x78
 8003d58:	d809      	bhi.n	8003d6e <_printf_i+0x2e>
 8003d5a:	2a62      	cmp	r2, #98	@ 0x62
 8003d5c:	d80b      	bhi.n	8003d76 <_printf_i+0x36>
 8003d5e:	2a00      	cmp	r2, #0
 8003d60:	d100      	bne.n	8003d64 <_printf_i+0x24>
 8003d62:	e0ba      	b.n	8003eda <_printf_i+0x19a>
 8003d64:	497a      	ldr	r1, [pc, #488]	@ (8003f50 <_printf_i+0x210>)
 8003d66:	9104      	str	r1, [sp, #16]
 8003d68:	2a58      	cmp	r2, #88	@ 0x58
 8003d6a:	d100      	bne.n	8003d6e <_printf_i+0x2e>
 8003d6c:	e08e      	b.n	8003e8c <_printf_i+0x14c>
 8003d6e:	0025      	movs	r5, r4
 8003d70:	3542      	adds	r5, #66	@ 0x42
 8003d72:	702a      	strb	r2, [r5, #0]
 8003d74:	e022      	b.n	8003dbc <_printf_i+0x7c>
 8003d76:	0010      	movs	r0, r2
 8003d78:	3863      	subs	r0, #99	@ 0x63
 8003d7a:	2815      	cmp	r0, #21
 8003d7c:	d8f7      	bhi.n	8003d6e <_printf_i+0x2e>
 8003d7e:	f7fc f9cd 	bl	800011c <__gnu_thumb1_case_shi>
 8003d82:	0016      	.short	0x0016
 8003d84:	fff6001f 	.word	0xfff6001f
 8003d88:	fff6fff6 	.word	0xfff6fff6
 8003d8c:	001ffff6 	.word	0x001ffff6
 8003d90:	fff6fff6 	.word	0xfff6fff6
 8003d94:	fff6fff6 	.word	0xfff6fff6
 8003d98:	0036009f 	.word	0x0036009f
 8003d9c:	fff6007e 	.word	0xfff6007e
 8003da0:	00b0fff6 	.word	0x00b0fff6
 8003da4:	0036fff6 	.word	0x0036fff6
 8003da8:	fff6fff6 	.word	0xfff6fff6
 8003dac:	0082      	.short	0x0082
 8003dae:	0025      	movs	r5, r4
 8003db0:	681a      	ldr	r2, [r3, #0]
 8003db2:	3542      	adds	r5, #66	@ 0x42
 8003db4:	1d11      	adds	r1, r2, #4
 8003db6:	6019      	str	r1, [r3, #0]
 8003db8:	6813      	ldr	r3, [r2, #0]
 8003dba:	702b      	strb	r3, [r5, #0]
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	e09e      	b.n	8003efe <_printf_i+0x1be>
 8003dc0:	6818      	ldr	r0, [r3, #0]
 8003dc2:	6809      	ldr	r1, [r1, #0]
 8003dc4:	1d02      	adds	r2, r0, #4
 8003dc6:	060d      	lsls	r5, r1, #24
 8003dc8:	d50b      	bpl.n	8003de2 <_printf_i+0xa2>
 8003dca:	6806      	ldr	r6, [r0, #0]
 8003dcc:	601a      	str	r2, [r3, #0]
 8003dce:	2e00      	cmp	r6, #0
 8003dd0:	da03      	bge.n	8003dda <_printf_i+0x9a>
 8003dd2:	232d      	movs	r3, #45	@ 0x2d
 8003dd4:	9a03      	ldr	r2, [sp, #12]
 8003dd6:	4276      	negs	r6, r6
 8003dd8:	7013      	strb	r3, [r2, #0]
 8003dda:	4b5d      	ldr	r3, [pc, #372]	@ (8003f50 <_printf_i+0x210>)
 8003ddc:	270a      	movs	r7, #10
 8003dde:	9304      	str	r3, [sp, #16]
 8003de0:	e018      	b.n	8003e14 <_printf_i+0xd4>
 8003de2:	6806      	ldr	r6, [r0, #0]
 8003de4:	601a      	str	r2, [r3, #0]
 8003de6:	0649      	lsls	r1, r1, #25
 8003de8:	d5f1      	bpl.n	8003dce <_printf_i+0x8e>
 8003dea:	b236      	sxth	r6, r6
 8003dec:	e7ef      	b.n	8003dce <_printf_i+0x8e>
 8003dee:	6808      	ldr	r0, [r1, #0]
 8003df0:	6819      	ldr	r1, [r3, #0]
 8003df2:	c940      	ldmia	r1!, {r6}
 8003df4:	0605      	lsls	r5, r0, #24
 8003df6:	d402      	bmi.n	8003dfe <_printf_i+0xbe>
 8003df8:	0640      	lsls	r0, r0, #25
 8003dfa:	d500      	bpl.n	8003dfe <_printf_i+0xbe>
 8003dfc:	b2b6      	uxth	r6, r6
 8003dfe:	6019      	str	r1, [r3, #0]
 8003e00:	4b53      	ldr	r3, [pc, #332]	@ (8003f50 <_printf_i+0x210>)
 8003e02:	270a      	movs	r7, #10
 8003e04:	9304      	str	r3, [sp, #16]
 8003e06:	2a6f      	cmp	r2, #111	@ 0x6f
 8003e08:	d100      	bne.n	8003e0c <_printf_i+0xcc>
 8003e0a:	3f02      	subs	r7, #2
 8003e0c:	0023      	movs	r3, r4
 8003e0e:	2200      	movs	r2, #0
 8003e10:	3343      	adds	r3, #67	@ 0x43
 8003e12:	701a      	strb	r2, [r3, #0]
 8003e14:	6863      	ldr	r3, [r4, #4]
 8003e16:	60a3      	str	r3, [r4, #8]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	db06      	blt.n	8003e2a <_printf_i+0xea>
 8003e1c:	2104      	movs	r1, #4
 8003e1e:	6822      	ldr	r2, [r4, #0]
 8003e20:	9d03      	ldr	r5, [sp, #12]
 8003e22:	438a      	bics	r2, r1
 8003e24:	6022      	str	r2, [r4, #0]
 8003e26:	4333      	orrs	r3, r6
 8003e28:	d00c      	beq.n	8003e44 <_printf_i+0x104>
 8003e2a:	9d03      	ldr	r5, [sp, #12]
 8003e2c:	0030      	movs	r0, r6
 8003e2e:	0039      	movs	r1, r7
 8003e30:	f7fc fa04 	bl	800023c <__aeabi_uidivmod>
 8003e34:	9b04      	ldr	r3, [sp, #16]
 8003e36:	3d01      	subs	r5, #1
 8003e38:	5c5b      	ldrb	r3, [r3, r1]
 8003e3a:	702b      	strb	r3, [r5, #0]
 8003e3c:	0033      	movs	r3, r6
 8003e3e:	0006      	movs	r6, r0
 8003e40:	429f      	cmp	r7, r3
 8003e42:	d9f3      	bls.n	8003e2c <_printf_i+0xec>
 8003e44:	2f08      	cmp	r7, #8
 8003e46:	d109      	bne.n	8003e5c <_printf_i+0x11c>
 8003e48:	6823      	ldr	r3, [r4, #0]
 8003e4a:	07db      	lsls	r3, r3, #31
 8003e4c:	d506      	bpl.n	8003e5c <_printf_i+0x11c>
 8003e4e:	6862      	ldr	r2, [r4, #4]
 8003e50:	6923      	ldr	r3, [r4, #16]
 8003e52:	429a      	cmp	r2, r3
 8003e54:	dc02      	bgt.n	8003e5c <_printf_i+0x11c>
 8003e56:	2330      	movs	r3, #48	@ 0x30
 8003e58:	3d01      	subs	r5, #1
 8003e5a:	702b      	strb	r3, [r5, #0]
 8003e5c:	9b03      	ldr	r3, [sp, #12]
 8003e5e:	1b5b      	subs	r3, r3, r5
 8003e60:	6123      	str	r3, [r4, #16]
 8003e62:	9b07      	ldr	r3, [sp, #28]
 8003e64:	0021      	movs	r1, r4
 8003e66:	9300      	str	r3, [sp, #0]
 8003e68:	9805      	ldr	r0, [sp, #20]
 8003e6a:	9b06      	ldr	r3, [sp, #24]
 8003e6c:	aa09      	add	r2, sp, #36	@ 0x24
 8003e6e:	f7ff fef7 	bl	8003c60 <_printf_common>
 8003e72:	3001      	adds	r0, #1
 8003e74:	d148      	bne.n	8003f08 <_printf_i+0x1c8>
 8003e76:	2001      	movs	r0, #1
 8003e78:	4240      	negs	r0, r0
 8003e7a:	b00b      	add	sp, #44	@ 0x2c
 8003e7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e7e:	2220      	movs	r2, #32
 8003e80:	6809      	ldr	r1, [r1, #0]
 8003e82:	430a      	orrs	r2, r1
 8003e84:	6022      	str	r2, [r4, #0]
 8003e86:	2278      	movs	r2, #120	@ 0x78
 8003e88:	4932      	ldr	r1, [pc, #200]	@ (8003f54 <_printf_i+0x214>)
 8003e8a:	9104      	str	r1, [sp, #16]
 8003e8c:	0021      	movs	r1, r4
 8003e8e:	3145      	adds	r1, #69	@ 0x45
 8003e90:	700a      	strb	r2, [r1, #0]
 8003e92:	6819      	ldr	r1, [r3, #0]
 8003e94:	6822      	ldr	r2, [r4, #0]
 8003e96:	c940      	ldmia	r1!, {r6}
 8003e98:	0610      	lsls	r0, r2, #24
 8003e9a:	d402      	bmi.n	8003ea2 <_printf_i+0x162>
 8003e9c:	0650      	lsls	r0, r2, #25
 8003e9e:	d500      	bpl.n	8003ea2 <_printf_i+0x162>
 8003ea0:	b2b6      	uxth	r6, r6
 8003ea2:	6019      	str	r1, [r3, #0]
 8003ea4:	07d3      	lsls	r3, r2, #31
 8003ea6:	d502      	bpl.n	8003eae <_printf_i+0x16e>
 8003ea8:	2320      	movs	r3, #32
 8003eaa:	4313      	orrs	r3, r2
 8003eac:	6023      	str	r3, [r4, #0]
 8003eae:	2e00      	cmp	r6, #0
 8003eb0:	d001      	beq.n	8003eb6 <_printf_i+0x176>
 8003eb2:	2710      	movs	r7, #16
 8003eb4:	e7aa      	b.n	8003e0c <_printf_i+0xcc>
 8003eb6:	2220      	movs	r2, #32
 8003eb8:	6823      	ldr	r3, [r4, #0]
 8003eba:	4393      	bics	r3, r2
 8003ebc:	6023      	str	r3, [r4, #0]
 8003ebe:	e7f8      	b.n	8003eb2 <_printf_i+0x172>
 8003ec0:	681a      	ldr	r2, [r3, #0]
 8003ec2:	680d      	ldr	r5, [r1, #0]
 8003ec4:	1d10      	adds	r0, r2, #4
 8003ec6:	6949      	ldr	r1, [r1, #20]
 8003ec8:	6018      	str	r0, [r3, #0]
 8003eca:	6813      	ldr	r3, [r2, #0]
 8003ecc:	062e      	lsls	r6, r5, #24
 8003ece:	d501      	bpl.n	8003ed4 <_printf_i+0x194>
 8003ed0:	6019      	str	r1, [r3, #0]
 8003ed2:	e002      	b.n	8003eda <_printf_i+0x19a>
 8003ed4:	066d      	lsls	r5, r5, #25
 8003ed6:	d5fb      	bpl.n	8003ed0 <_printf_i+0x190>
 8003ed8:	8019      	strh	r1, [r3, #0]
 8003eda:	2300      	movs	r3, #0
 8003edc:	9d03      	ldr	r5, [sp, #12]
 8003ede:	6123      	str	r3, [r4, #16]
 8003ee0:	e7bf      	b.n	8003e62 <_printf_i+0x122>
 8003ee2:	681a      	ldr	r2, [r3, #0]
 8003ee4:	1d11      	adds	r1, r2, #4
 8003ee6:	6019      	str	r1, [r3, #0]
 8003ee8:	6815      	ldr	r5, [r2, #0]
 8003eea:	2100      	movs	r1, #0
 8003eec:	0028      	movs	r0, r5
 8003eee:	6862      	ldr	r2, [r4, #4]
 8003ef0:	f000 f856 	bl	8003fa0 <memchr>
 8003ef4:	2800      	cmp	r0, #0
 8003ef6:	d001      	beq.n	8003efc <_printf_i+0x1bc>
 8003ef8:	1b40      	subs	r0, r0, r5
 8003efa:	6060      	str	r0, [r4, #4]
 8003efc:	6863      	ldr	r3, [r4, #4]
 8003efe:	6123      	str	r3, [r4, #16]
 8003f00:	2300      	movs	r3, #0
 8003f02:	9a03      	ldr	r2, [sp, #12]
 8003f04:	7013      	strb	r3, [r2, #0]
 8003f06:	e7ac      	b.n	8003e62 <_printf_i+0x122>
 8003f08:	002a      	movs	r2, r5
 8003f0a:	6923      	ldr	r3, [r4, #16]
 8003f0c:	9906      	ldr	r1, [sp, #24]
 8003f0e:	9805      	ldr	r0, [sp, #20]
 8003f10:	9d07      	ldr	r5, [sp, #28]
 8003f12:	47a8      	blx	r5
 8003f14:	3001      	adds	r0, #1
 8003f16:	d0ae      	beq.n	8003e76 <_printf_i+0x136>
 8003f18:	6823      	ldr	r3, [r4, #0]
 8003f1a:	079b      	lsls	r3, r3, #30
 8003f1c:	d415      	bmi.n	8003f4a <_printf_i+0x20a>
 8003f1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003f20:	68e0      	ldr	r0, [r4, #12]
 8003f22:	4298      	cmp	r0, r3
 8003f24:	daa9      	bge.n	8003e7a <_printf_i+0x13a>
 8003f26:	0018      	movs	r0, r3
 8003f28:	e7a7      	b.n	8003e7a <_printf_i+0x13a>
 8003f2a:	0022      	movs	r2, r4
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	9906      	ldr	r1, [sp, #24]
 8003f30:	9805      	ldr	r0, [sp, #20]
 8003f32:	9e07      	ldr	r6, [sp, #28]
 8003f34:	3219      	adds	r2, #25
 8003f36:	47b0      	blx	r6
 8003f38:	3001      	adds	r0, #1
 8003f3a:	d09c      	beq.n	8003e76 <_printf_i+0x136>
 8003f3c:	3501      	adds	r5, #1
 8003f3e:	68e3      	ldr	r3, [r4, #12]
 8003f40:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003f42:	1a9b      	subs	r3, r3, r2
 8003f44:	42ab      	cmp	r3, r5
 8003f46:	dcf0      	bgt.n	8003f2a <_printf_i+0x1ea>
 8003f48:	e7e9      	b.n	8003f1e <_printf_i+0x1de>
 8003f4a:	2500      	movs	r5, #0
 8003f4c:	e7f7      	b.n	8003f3e <_printf_i+0x1fe>
 8003f4e:	46c0      	nop			@ (mov r8, r8)
 8003f50:	0800438a 	.word	0x0800438a
 8003f54:	0800439b 	.word	0x0800439b

08003f58 <memmove>:
 8003f58:	b510      	push	{r4, lr}
 8003f5a:	4288      	cmp	r0, r1
 8003f5c:	d902      	bls.n	8003f64 <memmove+0xc>
 8003f5e:	188b      	adds	r3, r1, r2
 8003f60:	4298      	cmp	r0, r3
 8003f62:	d308      	bcc.n	8003f76 <memmove+0x1e>
 8003f64:	2300      	movs	r3, #0
 8003f66:	429a      	cmp	r2, r3
 8003f68:	d007      	beq.n	8003f7a <memmove+0x22>
 8003f6a:	5ccc      	ldrb	r4, [r1, r3]
 8003f6c:	54c4      	strb	r4, [r0, r3]
 8003f6e:	3301      	adds	r3, #1
 8003f70:	e7f9      	b.n	8003f66 <memmove+0xe>
 8003f72:	5c8b      	ldrb	r3, [r1, r2]
 8003f74:	5483      	strb	r3, [r0, r2]
 8003f76:	3a01      	subs	r2, #1
 8003f78:	d2fb      	bcs.n	8003f72 <memmove+0x1a>
 8003f7a:	bd10      	pop	{r4, pc}

08003f7c <_sbrk_r>:
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	b570      	push	{r4, r5, r6, lr}
 8003f80:	4d06      	ldr	r5, [pc, #24]	@ (8003f9c <_sbrk_r+0x20>)
 8003f82:	0004      	movs	r4, r0
 8003f84:	0008      	movs	r0, r1
 8003f86:	602b      	str	r3, [r5, #0]
 8003f88:	f7fd f89c 	bl	80010c4 <_sbrk>
 8003f8c:	1c43      	adds	r3, r0, #1
 8003f8e:	d103      	bne.n	8003f98 <_sbrk_r+0x1c>
 8003f90:	682b      	ldr	r3, [r5, #0]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d000      	beq.n	8003f98 <_sbrk_r+0x1c>
 8003f96:	6023      	str	r3, [r4, #0]
 8003f98:	bd70      	pop	{r4, r5, r6, pc}
 8003f9a:	46c0      	nop			@ (mov r8, r8)
 8003f9c:	200006bc 	.word	0x200006bc

08003fa0 <memchr>:
 8003fa0:	b2c9      	uxtb	r1, r1
 8003fa2:	1882      	adds	r2, r0, r2
 8003fa4:	4290      	cmp	r0, r2
 8003fa6:	d101      	bne.n	8003fac <memchr+0xc>
 8003fa8:	2000      	movs	r0, #0
 8003faa:	4770      	bx	lr
 8003fac:	7803      	ldrb	r3, [r0, #0]
 8003fae:	428b      	cmp	r3, r1
 8003fb0:	d0fb      	beq.n	8003faa <memchr+0xa>
 8003fb2:	3001      	adds	r0, #1
 8003fb4:	e7f6      	b.n	8003fa4 <memchr+0x4>

08003fb6 <memcpy>:
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	b510      	push	{r4, lr}
 8003fba:	429a      	cmp	r2, r3
 8003fbc:	d100      	bne.n	8003fc0 <memcpy+0xa>
 8003fbe:	bd10      	pop	{r4, pc}
 8003fc0:	5ccc      	ldrb	r4, [r1, r3]
 8003fc2:	54c4      	strb	r4, [r0, r3]
 8003fc4:	3301      	adds	r3, #1
 8003fc6:	e7f8      	b.n	8003fba <memcpy+0x4>

08003fc8 <_realloc_r>:
 8003fc8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003fca:	0006      	movs	r6, r0
 8003fcc:	000c      	movs	r4, r1
 8003fce:	0015      	movs	r5, r2
 8003fd0:	2900      	cmp	r1, #0
 8003fd2:	d105      	bne.n	8003fe0 <_realloc_r+0x18>
 8003fd4:	0011      	movs	r1, r2
 8003fd6:	f7ff fc55 	bl	8003884 <_malloc_r>
 8003fda:	0004      	movs	r4, r0
 8003fdc:	0020      	movs	r0, r4
 8003fde:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003fe0:	2a00      	cmp	r2, #0
 8003fe2:	d103      	bne.n	8003fec <_realloc_r+0x24>
 8003fe4:	f7ff fbe2 	bl	80037ac <_free_r>
 8003fe8:	002c      	movs	r4, r5
 8003fea:	e7f7      	b.n	8003fdc <_realloc_r+0x14>
 8003fec:	f000 f81c 	bl	8004028 <_malloc_usable_size_r>
 8003ff0:	0007      	movs	r7, r0
 8003ff2:	4285      	cmp	r5, r0
 8003ff4:	d802      	bhi.n	8003ffc <_realloc_r+0x34>
 8003ff6:	0843      	lsrs	r3, r0, #1
 8003ff8:	42ab      	cmp	r3, r5
 8003ffa:	d3ef      	bcc.n	8003fdc <_realloc_r+0x14>
 8003ffc:	0029      	movs	r1, r5
 8003ffe:	0030      	movs	r0, r6
 8004000:	f7ff fc40 	bl	8003884 <_malloc_r>
 8004004:	9001      	str	r0, [sp, #4]
 8004006:	2800      	cmp	r0, #0
 8004008:	d101      	bne.n	800400e <_realloc_r+0x46>
 800400a:	9c01      	ldr	r4, [sp, #4]
 800400c:	e7e6      	b.n	8003fdc <_realloc_r+0x14>
 800400e:	002a      	movs	r2, r5
 8004010:	42bd      	cmp	r5, r7
 8004012:	d900      	bls.n	8004016 <_realloc_r+0x4e>
 8004014:	003a      	movs	r2, r7
 8004016:	0021      	movs	r1, r4
 8004018:	9801      	ldr	r0, [sp, #4]
 800401a:	f7ff ffcc 	bl	8003fb6 <memcpy>
 800401e:	0021      	movs	r1, r4
 8004020:	0030      	movs	r0, r6
 8004022:	f7ff fbc3 	bl	80037ac <_free_r>
 8004026:	e7f0      	b.n	800400a <_realloc_r+0x42>

08004028 <_malloc_usable_size_r>:
 8004028:	1f0b      	subs	r3, r1, #4
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	1f18      	subs	r0, r3, #4
 800402e:	2b00      	cmp	r3, #0
 8004030:	da01      	bge.n	8004036 <_malloc_usable_size_r+0xe>
 8004032:	580b      	ldr	r3, [r1, r0]
 8004034:	18c0      	adds	r0, r0, r3
 8004036:	4770      	bx	lr

08004038 <_init>:
 8004038:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800403a:	46c0      	nop			@ (mov r8, r8)
 800403c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800403e:	bc08      	pop	{r3}
 8004040:	469e      	mov	lr, r3
 8004042:	4770      	bx	lr

08004044 <_fini>:
 8004044:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004046:	46c0      	nop			@ (mov r8, r8)
 8004048:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800404a:	bc08      	pop	{r3}
 800404c:	469e      	mov	lr, r3
 800404e:	4770      	bx	lr
