

================================================================
== Vitis HLS Report for 'mmult_hw_wrapped'
================================================================
* Date:           Tue Jul  9 12:48:43 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        mmult
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.838 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    67738|    67738|  0.677 ms|  0.677 ms|  67739|  67739|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                                        |                                                             |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                                Instance                                |                            Module                           |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_fu_90     |mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2    |     1026|     1026|  10.260 us|  10.260 us|   1026|   1026|       no|
        |grp_mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5_fu_109    |mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5    |     1026|     1026|  10.260 us|  10.260 us|   1026|   1026|       no|
        |grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_128                              |mmult_hw_wrapped_Pipeline_L1_L2                              |    64648|    64648|   0.646 ms|   0.646 ms|  64648|  64648|       no|
        |grp_mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8_fu_136  |mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8  |     1026|     1026|  10.260 us|  10.260 us|   1026|   1026|       no|
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|      99|     67|    -|
|Instance         |        0|    5|    2308|   2642|    0|
|Memory           |        6|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    208|    -|
|Register         |        -|    -|      17|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        6|    5|    2424|   2919|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    1|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+------+------+-----+
    |                                Instance                                |                            Module                           | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+------+------+-----+
    |CONTROL_BUS_s_axi_U                                                     |CONTROL_BUS_s_axi                                            |        0|   0|    36|    40|    0|
    |grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_128                              |mmult_hw_wrapped_Pipeline_L1_L2                              |        0|   5|  2195|  2046|    0|
    |grp_mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8_fu_136  |mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8  |        0|   0|    27|   214|    0|
    |grp_mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_fu_90     |mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2    |        0|   0|    25|   171|    0|
    |grp_mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5_fu_109    |mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5    |        0|   0|    25|   171|    0|
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                   |                                                             |        0|   5|  2308|  2642|    0|
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |a_U    |a_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |b_U    |a_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |out_U  |out_RAM_AUTO_1R1W     |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                      |        6|  0|   0|    0|  3072|   96|     3|        98304|
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +--------------+---------+----+----+-----+------+-----+---------+
    |     Name     | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------+---------+----+----+-----+------+-----+---------+
    |sum_v_fifo_U  |        0|  99|   0|    -|     2|   32|       64|
    +--------------+---------+----+----+-----+------+-----+---------+
    |Total         |        0|  99|   0|    0|     2|   32|       64|
    +--------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                        Variable Name                                        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8_fu_136_OUTPUT_STREAM_TREADY  |       and|   0|  0|   2|           1|           1|
    +---------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                                        |          |   0|  0|   2|           1|           1|
    +---------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |INPUT_STREAM_TREADY_int_regslice  |  14|          3|    1|          3|
    |a_address0                        |  14|          3|   10|         30|
    |a_ce0                             |  14|          3|    1|          3|
    |a_we0                             |   9|          2|    1|          2|
    |ap_NS_fsm                         |  65|         14|    1|         14|
    |b_address0                        |  14|          3|   10|         30|
    |b_ce0                             |  14|          3|    1|          3|
    |b_we0                             |   9|          2|    1|          2|
    |out_address0                      |  14|          3|   10|         30|
    |out_ce0                           |  14|          3|    1|          3|
    |out_we0                           |   9|          2|    1|          2|
    |sum_v_read                        |   9|          2|    1|          2|
    |sum_v_write                       |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 208|         45|   40|        126|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                        | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                            |  13|   0|   13|          0|
    |grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_128_ap_start_reg                              |   1|   0|    1|          0|
    |grp_mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8_fu_136_ap_start_reg  |   1|   0|    1|          0|
    |grp_mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_fu_90_ap_start_reg     |   1|   0|    1|          0|
    |grp_mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5_fu_109_ap_start_reg    |   1|   0|    1|          0|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                |  17|   0|   17|          0|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------+-----+-----+------------+------------------------+--------------+
|s_axi_CONTROL_BUS_AWVALID  |   in|    1|       s_axi|             CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_AWREADY  |  out|    1|       s_axi|             CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_AWADDR   |   in|    4|       s_axi|             CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_WVALID   |   in|    1|       s_axi|             CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_WREADY   |  out|    1|       s_axi|             CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_WDATA    |   in|   32|       s_axi|             CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_WSTRB    |   in|    4|       s_axi|             CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_ARVALID  |   in|    1|       s_axi|             CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_ARREADY  |  out|    1|       s_axi|             CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_ARADDR   |   in|    4|       s_axi|             CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_RVALID   |  out|    1|       s_axi|             CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_RREADY   |   in|    1|       s_axi|             CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_RDATA    |  out|   32|       s_axi|             CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_RRESP    |  out|    2|       s_axi|             CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_BVALID   |  out|    1|       s_axi|             CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_BREADY   |   in|    1|       s_axi|             CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_BRESP    |  out|    2|       s_axi|             CONTROL_BUS|   return void|
|ap_clk                     |   in|    1|  ap_ctrl_hs|        mmult_hw_wrapped|  return value|
|ap_rst_n                   |   in|    1|  ap_ctrl_hs|        mmult_hw_wrapped|  return value|
|interrupt                  |  out|    1|  ap_ctrl_hs|        mmult_hw_wrapped|  return value|
|INPUT_STREAM_TDATA         |   in|   32|        axis|   INPUT_STREAM_V_data_V|       pointer|
|INPUT_STREAM_TVALID        |   in|    1|        axis|   INPUT_STREAM_V_dest_V|       pointer|
|INPUT_STREAM_TREADY        |  out|    1|        axis|   INPUT_STREAM_V_dest_V|       pointer|
|INPUT_STREAM_TDEST         |   in|    5|        axis|   INPUT_STREAM_V_dest_V|       pointer|
|INPUT_STREAM_TKEEP         |   in|    4|        axis|   INPUT_STREAM_V_keep_V|       pointer|
|INPUT_STREAM_TSTRB         |   in|    4|        axis|   INPUT_STREAM_V_strb_V|       pointer|
|INPUT_STREAM_TUSER         |   in|    4|        axis|   INPUT_STREAM_V_user_V|       pointer|
|INPUT_STREAM_TLAST         |   in|    1|        axis|   INPUT_STREAM_V_last_V|       pointer|
|INPUT_STREAM_TID           |   in|    5|        axis|     INPUT_STREAM_V_id_V|       pointer|
|OUTPUT_STREAM_TDATA        |  out|   32|        axis|  OUTPUT_STREAM_V_data_V|       pointer|
|OUTPUT_STREAM_TVALID       |  out|    1|        axis|  OUTPUT_STREAM_V_dest_V|       pointer|
|OUTPUT_STREAM_TREADY       |   in|    1|        axis|  OUTPUT_STREAM_V_dest_V|       pointer|
|OUTPUT_STREAM_TDEST        |  out|    5|        axis|  OUTPUT_STREAM_V_dest_V|       pointer|
|OUTPUT_STREAM_TKEEP        |  out|    4|        axis|  OUTPUT_STREAM_V_keep_V|       pointer|
|OUTPUT_STREAM_TSTRB        |  out|    4|        axis|  OUTPUT_STREAM_V_strb_V|       pointer|
|OUTPUT_STREAM_TUSER        |  out|    4|        axis|  OUTPUT_STREAM_V_user_V|       pointer|
|OUTPUT_STREAM_TLAST        |  out|    1|        axis|  OUTPUT_STREAM_V_last_V|       pointer|
|OUTPUT_STREAM_TID          |  out|    5|        axis|    OUTPUT_STREAM_V_id_V|       pointer|
+---------------------------+-----+-----+------------+------------------------+--------------+

