<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'E:/work/wolf/Baseboard/BLD/Baseboard/hdla_gen_hierarchy.html'.
Starting: parse design source files
INFO - (VHDL-1504) The default vhdl library search path is now "D:/lscc/diamond/3.2_x64/cae_library/vhdl_packages/vdbs"
(VERI-1482) Analyzing Verilog file D:/lscc/diamond/3.2_x64/cae_library/synthesis/verilog/machxo2.v
(VERI-1482) Analyzing Verilog file E:/work/wolf/Baseboard/BLD/../SRC/baseboard_define.v
(VERI-1482) Analyzing Verilog file E:/work/wolf/Baseboard/BLD/../SRC/BB_SGPIO.v
INFO - E:/work/wolf/Baseboard/BLD/../SRC/BB_SGPIO.v(8,10-8,37) (VERI-1328) analyzing included file E:/work/wolf/Baseboard/BLD/../SRC/../SRC/baseboard_define.v
(VERI-1482) Analyzing Verilog file E:/work/wolf/Baseboard/BLD/../SRC/BB_TOP.v
INFO - E:/work/wolf/Baseboard/BLD/../SRC/BB_TOP.v(8,10-8,37) (VERI-1328) analyzing included file E:/work/wolf/Baseboard/BLD/../SRC/../SRC/baseboard_define.v
(VERI-1482) Analyzing Verilog file E:/work/wolf/Baseboard/BLD/../SRC/GPI.v
INFO - E:/work/wolf/Baseboard/BLD/../SRC/GPI.v(8,10-8,37) (VERI-1328) analyzing included file E:/work/wolf/Baseboard/BLD/../SRC/../SRC/baseboard_define.v
(VERI-1482) Analyzing Verilog file E:/work/wolf/Baseboard/BLD/../SRC/GPO.v
INFO - E:/work/wolf/Baseboard/BLD/../SRC/GPO.v(8,10-8,37) (VERI-1328) analyzing included file E:/work/wolf/Baseboard/BLD/../SRC/../SRC/baseboard_define.v
(VERI-1482) Analyzing Verilog file E:/work/wolf/Baseboard/BLD/../SRC/I2C.v
INFO - E:/work/wolf/Baseboard/BLD/../SRC/I2C.v(16,10-16,37) (VERI-1328) analyzing included file E:/work/wolf/Baseboard/BLD/../SRC/../SRC/baseboard_define.v
(VERI-1482) Analyzing Verilog file E:/work/wolf/Baseboard/BLD/../SRC/LED.v
INFO - E:/work/wolf/Baseboard/BLD/../SRC/LED.v(8,10-8,37) (VERI-1328) analyzing included file E:/work/wolf/Baseboard/BLD/../SRC/../SRC/baseboard_define.v
(VERI-1482) Analyzing Verilog file E:/work/wolf/Baseboard/BLD/../SRC/LED_CNT.v
INFO - E:/work/wolf/Baseboard/BLD/../SRC/LED_CNT.v(8,10-8,37) (VERI-1328) analyzing included file E:/work/wolf/Baseboard/BLD/../SRC/../SRC/baseboard_define.v
(VERI-1482) Analyzing Verilog file E:/work/wolf/Baseboard/BLD/../SRC/PCIE_RST_CTRL.v
INFO - E:/work/wolf/Baseboard/BLD/../SRC/PCIE_RST_CTRL.v(8,10-8,37) (VERI-1328) analyzing included file E:/work/wolf/Baseboard/BLD/../SRC/../SRC/baseboard_define.v
(VERI-1482) Analyzing Verilog file E:/work/wolf/Baseboard/BLD/../SRC/PRSNT_LED_CTRL.v
INFO - E:/work/wolf/Baseboard/BLD/../SRC/PRSNT_LED_CTRL.v(8,10-8,37) (VERI-1328) analyzing included file E:/work/wolf/Baseboard/BLD/../SRC/../SRC/baseboard_define.v
(VERI-1482) Analyzing Verilog file E:/work/wolf/Baseboard/BLD/../SRC/GPO_PROTECT.v
INFO - E:/work/wolf/Baseboard/BLD/../SRC/GPO_PROTECT.v(8,10-8,37) (VERI-1328) analyzing included file E:/work/wolf/Baseboard/BLD/../SRC/../SRC/baseboard_define.v
INFO - E:/work/wolf/Baseboard/BLD/../SRC/BB_TOP.v(11,8-11,14) (VERI-1018) compiling module BB_TOP
INFO - E:/work/wolf/Baseboard/BLD/../SRC/BB_TOP.v(11,1-1215,10) (VERI-9000) elaborating module 'BB_TOP'
INFO - E:/work/wolf/Baseboard/BLD/../SRC/I2C.v(18,1-410,10) (VERI-9000) elaborating module 'I2C_uniq_1'
INFO - E:/work/wolf/Baseboard/BLD/../SRC/I2C.v(18,1-410,10) (VERI-9000) elaborating module 'I2C_uniq_2'
INFO - E:/work/wolf/Baseboard/BLD/../SRC/GPI.v(10,1-91,10) (VERI-9000) elaborating module 'GPI_uniq_1'
INFO - E:/work/wolf/Baseboard/BLD/../SRC/GPI.v(10,1-91,10) (VERI-9000) elaborating module 'GPI_uniq_2'
INFO - E:/work/wolf/Baseboard/BLD/../SRC/GPI.v(10,1-91,10) (VERI-9000) elaborating module 'GPI_uniq_3'
INFO - E:/work/wolf/Baseboard/BLD/../SRC/GPI.v(10,1-91,10) (VERI-9000) elaborating module 'GPI_uniq_4'
INFO - E:/work/wolf/Baseboard/BLD/../SRC/GPI.v(10,1-91,10) (VERI-9000) elaborating module 'GPI_uniq_5'
INFO - E:/work/wolf/Baseboard/BLD/../SRC/GPO_PROTECT.v(10,1-191,10) (VERI-9000) elaborating module 'GPO_PROTECT_uniq_1'
INFO - E:/work/wolf/Baseboard/BLD/../SRC/GPO.v(10,1-153,10) (VERI-9000) elaborating module 'GPO_uniq_1'
INFO - E:/work/wolf/Baseboard/BLD/../SRC/GPO.v(10,1-153,10) (VERI-9000) elaborating module 'GPO_uniq_2'
INFO - E:/work/wolf/Baseboard/BLD/../SRC/GPO.v(10,1-153,10) (VERI-9000) elaborating module 'GPO_uniq_3'
INFO - E:/work/wolf/Baseboard/BLD/../SRC/GPO.v(10,1-153,10) (VERI-9000) elaborating module 'GPO_uniq_4'
INFO - E:/work/wolf/Baseboard/BLD/../SRC/GPO.v(10,1-153,10) (VERI-9000) elaborating module 'GPO_uniq_5'
INFO - E:/work/wolf/Baseboard/BLD/../SRC/LED_CNT.v(10,1-90,10) (VERI-9000) elaborating module 'LED_CNT_uniq_1'
INFO - E:/work/wolf/Baseboard/BLD/../SRC/LED.v(10,1-105,10) (VERI-9000) elaborating module 'LED_uniq_1'
INFO - E:/work/wolf/Baseboard/BLD/../SRC/LED.v(10,1-105,10) (VERI-9000) elaborating module 'LED_uniq_2'
INFO - E:/work/wolf/Baseboard/BLD/../SRC/LED.v(10,1-105,10) (VERI-9000) elaborating module 'LED_uniq_3'
INFO - E:/work/wolf/Baseboard/BLD/../SRC/LED.v(10,1-105,10) (VERI-9000) elaborating module 'LED_uniq_4'
INFO - E:/work/wolf/Baseboard/BLD/../SRC/LED.v(10,1-105,10) (VERI-9000) elaborating module 'LED_uniq_5'
INFO - E:/work/wolf/Baseboard/BLD/../SRC/LED.v(10,1-105,10) (VERI-9000) elaborating module 'LED_uniq_6'
INFO - E:/work/wolf/Baseboard/BLD/../SRC/PRSNT_LED_CTRL.v(10,1-176,10) (VERI-9000) elaborating module 'PRSNT_LED_CTRL_uniq_1'
INFO - E:/work/wolf/Baseboard/BLD/../SRC/PCIE_RST_CTRL.v(10,1-448,10) (VERI-9000) elaborating module 'PCIE_RST_CTRL_uniq_1'
INFO - E:/work/wolf/Baseboard/BLD/../SRC/BB_SGPIO.v(10,1-123,10) (VERI-9000) elaborating module 'BB_SGPIO_uniq_1'
WARNING - E:/work/wolf/Baseboard/BLD/../SRC/BB_TOP.v(276,4-276,23) (VERI-1330) actual bit length 32 differs from formal bit length 8 for port DIN7
WARNING - E:/work/wolf/Baseboard/BLD/../SRC/BB_TOP.v(277,4-277,23) (VERI-1330) actual bit length 32 differs from formal bit length 8 for port DIN8
WARNING - E:/work/wolf/Baseboard/BLD/../SRC/BB_TOP.v(278,4-278,23) (VERI-1330) actual bit length 32 differs from formal bit length 8 for port DIN9
WARNING - E:/work/wolf/Baseboard/BLD/../SRC/BB_TOP.v(279,4-279,23) (VERI-1330) actual bit length 32 differs from formal bit length 8 for port DIN10
WARNING - E:/work/wolf/Baseboard/BLD/../SRC/BB_TOP.v(280,4-280,23) (VERI-1330) actual bit length 32 differs from formal bit length 8 for port DIN11
WARNING - E:/work/wolf/Baseboard/BLD/../SRC/BB_TOP.v(281,4-281,23) (VERI-1330) actual bit length 32 differs from formal bit length 8 for port DIN12
WARNING - E:/work/wolf/Baseboard/BLD/../SRC/BB_TOP.v(282,4-282,23) (VERI-1330) actual bit length 32 differs from formal bit length 8 for port DIN13
WARNING - E:/work/wolf/Baseboard/BLD/../SRC/BB_TOP.v(283,4-283,23) (VERI-1330) actual bit length 32 differs from formal bit length 8 for port DIN14
WARNING - E:/work/wolf/Baseboard/BLD/../SRC/BB_TOP.v(284,4-284,23) (VERI-1330) actual bit length 32 differs from formal bit length 8 for port DIN15
WARNING - E:/work/wolf/Baseboard/BLD/../SRC/BB_TOP.v(307,4-307,44) (VERI-1330) actual bit length 32 differs from formal bit length 8 for port DIN5
WARNING - E:/work/wolf/Baseboard/BLD/../SRC/BB_TOP.v(313,4-313,44) (VERI-1330) actual bit length 32 differs from formal bit length 8 for port DIN11
WARNING - E:/work/wolf/Baseboard/BLD/../SRC/BB_TOP.v(314,4-314,44) (VERI-1330) actual bit length 32 differs from formal bit length 8 for port DIN12
WARNING - E:/work/wolf/Baseboard/BLD/../SRC/BB_TOP.v(315,4-315,44) (VERI-1330) actual bit length 32 differs from formal bit length 8 for port DIN13
WARNING - E:/work/wolf/Baseboard/BLD/../SRC/BB_TOP.v(316,4-316,44) (VERI-1330) actual bit length 32 differs from formal bit length 8 for port DIN14
WARNING - E:/work/wolf/Baseboard/BLD/../SRC/BB_TOP.v(317,4-317,44) (VERI-1330) actual bit length 32 differs from formal bit length 8 for port DIN15
WARNING - E:/work/wolf/Baseboard/BLD/../SRC/BB_TOP.v(664,4-664,83) (VERI-1330) actual bit length 2 differs from formal bit length 8 for port DIN0
WARNING - E:/work/wolf/Baseboard/BLD/../SRC/BB_TOP.v(666,4-666,51) (VERI-1330) actual bit length 32 differs from formal bit length 8 for port DIN2
WARNING - E:/work/wolf/Baseboard/BLD/../SRC/BB_TOP.v(667,4-667,51) (VERI-1330) actual bit length 32 differs from formal bit length 8 for port DIN3
WARNING - E:/work/wolf/Baseboard/BLD/../SRC/BB_TOP.v(668,4-668,51) (VERI-1330) actual bit length 32 differs from formal bit length 8 for port DIN4
WARNING - E:/work/wolf/Baseboard/BLD/../SRC/BB_TOP.v(669,4-669,51) (VERI-1330) actual bit length 32 differs from formal bit length 8 for port DIN5
WARNING - E:/work/wolf/Baseboard/BLD/../SRC/BB_TOP.v(670,4-670,51) (VERI-1330) actual bit length 32 differs from formal bit length 8 for port DIN6
WARNING - E:/work/wolf/Baseboard/BLD/../SRC/BB_TOP.v(671,4-671,51) (VERI-1330) actual bit length 32 differs from formal bit length 8 for port DIN7
WARNING - E:/work/wolf/Baseboard/BLD/../SRC/BB_TOP.v(672,4-672,51) (VERI-1330) actual bit length 32 differs from formal bit length 8 for port DIN8
WARNING - E:/work/wolf/Baseboard/BLD/../SRC/BB_TOP.v(673,4-673,51) (VERI-1330) actual bit length 32 differs from formal bit length 8 for port DIN9
WARNING - E:/work/wolf/Baseboard/BLD/../SRC/BB_TOP.v(674,4-674,51) (VERI-1330) actual bit length 32 differs from formal bit length 8 for port DIN10
WARNING - E:/work/wolf/Baseboard/BLD/../SRC/BB_TOP.v(675,4-675,51) (VERI-1330) actual bit length 32 differs from formal bit length 8 for port DIN11
WARNING - E:/work/wolf/Baseboard/BLD/../SRC/BB_TOP.v(676,4-676,51) (VERI-1330) actual bit length 32 differs from formal bit length 8 for port DIN12
WARNING - E:/work/wolf/Baseboard/BLD/../SRC/BB_TOP.v(677,4-677,51) (VERI-1330) actual bit length 32 differs from formal bit length 8 for port DIN13
WARNING - E:/work/wolf/Baseboard/BLD/../SRC/BB_TOP.v(678,4-678,51) (VERI-1330) actual bit length 32 differs from formal bit length 8 for port DIN14
WARNING - E:/work/wolf/Baseboard/BLD/../SRC/BB_TOP.v(679,4-679,51) (VERI-1330) actual bit length 32 differs from formal bit length 8 for port DIN15
WARNING - E:/work/wolf/Baseboard/BLD/../SRC/BB_TOP.v(698,4-698,44) (VERI-1330) actual bit length 32 differs from formal bit length 8 for port DIN1
WARNING - E:/work/wolf/Baseboard/BLD/../SRC/BB_TOP.v(699,4-699,44) (VERI-1330) actual bit length 32 differs from formal bit length 8 for port DIN2
WARNING - E:/work/wolf/Baseboard/BLD/../SRC/BB_TOP.v(700,4-700,44) (VERI-1330) actual bit length 32 differs from formal bit length 8 for port DIN3
WARNING - E:/work/wolf/Baseboard/BLD/../SRC/BB_TOP.v(701,4-701,44) (VERI-1330) actual bit length 32 differs from formal bit length 8 for port DIN4
WARNING - E:/work/wolf/Baseboard/BLD/../SRC/BB_TOP.v(702,4-702,44) (VERI-1330) actual bit length 32 differs from formal bit length 8 for port DIN5
WARNING - E:/work/wolf/Baseboard/BLD/../SRC/BB_TOP.v(703,4-703,44) (VERI-1330) actual bit length 32 differs from formal bit length 8 for port DIN6
WARNING - E:/work/wolf/Baseboard/BLD/../SRC/BB_TOP.v(704,4-704,44) (VERI-1330) actual bit length 32 differs from formal bit length 8 for port DIN7
WARNING - E:/work/wolf/Baseboard/BLD/../SRC/BB_TOP.v(705,4-705,44) (VERI-1330) actual bit length 32 differs from formal bit length 8 for port DIN8
WARNING - E:/work/wolf/Baseboard/BLD/../SRC/BB_TOP.v(706,4-706,44) (VERI-1330) actual bit length 32 differs from formal bit length 8 for port DIN9
WARNING - E:/work/wolf/Baseboard/BLD/../SRC/BB_TOP.v(707,4-707,44) (VERI-1330) actual bit length 32 differs from formal bit length 8 for port DIN10
WARNING - E:/work/wolf/Baseboard/BLD/../SRC/BB_TOP.v(708,4-708,44) (VERI-1330) actual bit length 32 differs from formal bit length 8 for port DIN11
WARNING - E:/work/wolf/Baseboard/BLD/../SRC/BB_TOP.v(709,4-709,44) (VERI-1330) actual bit length 32 differs from formal bit length 8 for port DIN12
WARNING - E:/work/wolf/Baseboard/BLD/../SRC/BB_TOP.v(710,4-710,44) (VERI-1330) actual bit length 32 differs from formal bit length 8 for port DIN13
WARNING - E:/work/wolf/Baseboard/BLD/../SRC/BB_TOP.v(711,4-711,44) (VERI-1330) actual bit length 32 differs from formal bit length 8 for port DIN14
WARNING - E:/work/wolf/Baseboard/BLD/../SRC/BB_TOP.v(712,4-712,44) (VERI-1330) actual bit length 32 differs from formal bit length 8 for port DIN15
WARNING - E:/work/wolf/Baseboard/BLD/../SRC/BB_TOP.v(732,4-732,37) (VERI-1330) actual bit length 1 differs from formal bit length 8 for port DO0
Done: design load finished with (0) errors, and (46) warnings

</PRE></BODY></HTML>