library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity piscapisca is
port(
	clock : in std_logic;
	vetor : in std_logic_vector(3 downto 0);
	output : out std_logic_vector(3 downto 0)
);
end piscapisca;