

================================================================
== Vivado HLS Report for 'acado_setObjQN1QN2'
================================================================
* Date:           Sun May 24 21:16:07 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj_extr_.openpilotselfdrivecontrolsliblongitudinal_mpclib_mpc_exportacado_solver.c_acado_setObjQN1QN2_with_main.c
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.580|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   13|   13|   13|   13|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|    162|       0|    2286|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     422|    -|
|Register         |        -|      -|    2830|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|    162|    2830|    2708|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|     27|       1|       2|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |mul_ln18_1_fu_396_p2  |     *    |      3|  0|  21|          32|          32|
    |mul_ln18_2_fu_400_p2  |     *    |      3|  0|  21|          32|          32|
    |mul_ln18_fu_392_p2    |     *    |      3|  0|  21|          32|          32|
    |mul_ln19_1_fu_408_p2  |     *    |      3|  0|  21|          32|          32|
    |mul_ln19_2_fu_412_p2  |     *    |      3|  0|  21|          32|          32|
    |mul_ln19_fu_404_p2    |     *    |      3|  0|  21|          32|          32|
    |mul_ln20_1_fu_440_p2  |     *    |      3|  0|  21|          32|          32|
    |mul_ln20_2_fu_444_p2  |     *    |      3|  0|  21|          32|          32|
    |mul_ln20_fu_436_p2    |     *    |      3|  0|  21|          32|          32|
    |mul_ln21_1_fu_452_p2  |     *    |      3|  0|  21|          32|          32|
    |mul_ln21_2_fu_456_p2  |     *    |      3|  0|  21|          32|          32|
    |mul_ln21_fu_448_p2    |     *    |      3|  0|  21|          32|          32|
    |mul_ln22_1_fu_464_p2  |     *    |      3|  0|  21|          32|          32|
    |mul_ln22_2_fu_468_p2  |     *    |      3|  0|  21|          32|          32|
    |mul_ln22_fu_460_p2    |     *    |      3|  0|  21|          32|          32|
    |mul_ln23_1_fu_476_p2  |     *    |      3|  0|  21|          32|          32|
    |mul_ln23_2_fu_480_p2  |     *    |      3|  0|  21|          32|          32|
    |mul_ln23_fu_472_p2    |     *    |      3|  0|  21|          32|          32|
    |mul_ln24_1_fu_488_p2  |     *    |      3|  0|  21|          32|          32|
    |mul_ln24_2_fu_492_p2  |     *    |      3|  0|  21|          32|          32|
    |mul_ln24_fu_484_p2    |     *    |      3|  0|  21|          32|          32|
    |mul_ln25_1_fu_500_p2  |     *    |      3|  0|  21|          32|          32|
    |mul_ln25_2_fu_504_p2  |     *    |      3|  0|  21|          32|          32|
    |mul_ln25_fu_496_p2    |     *    |      3|  0|  21|          32|          32|
    |mul_ln26_1_fu_512_p2  |     *    |      3|  0|  21|          32|          32|
    |mul_ln26_2_fu_516_p2  |     *    |      3|  0|  21|          32|          32|
    |mul_ln26_fu_508_p2    |     *    |      3|  0|  21|          32|          32|
    |mul_ln27_1_fu_589_p2  |     *    |      3|  0|  21|          32|          32|
    |mul_ln27_2_fu_593_p2  |     *    |      3|  0|  21|          32|          32|
    |mul_ln27_fu_585_p2    |     *    |      3|  0|  21|          32|          32|
    |mul_ln28_1_fu_601_p2  |     *    |      3|  0|  21|          32|          32|
    |mul_ln28_2_fu_605_p2  |     *    |      3|  0|  21|          32|          32|
    |mul_ln28_fu_597_p2    |     *    |      3|  0|  21|          32|          32|
    |mul_ln29_1_fu_613_p2  |     *    |      3|  0|  21|          32|          32|
    |mul_ln29_2_fu_617_p2  |     *    |      3|  0|  21|          32|          32|
    |mul_ln29_fu_609_p2    |     *    |      3|  0|  21|          32|          32|
    |mul_ln30_1_fu_625_p2  |     *    |      3|  0|  21|          32|          32|
    |mul_ln30_2_fu_629_p2  |     *    |      3|  0|  21|          32|          32|
    |mul_ln30_fu_621_p2    |     *    |      3|  0|  21|          32|          32|
    |mul_ln31_1_fu_637_p2  |     *    |      3|  0|  21|          32|          32|
    |mul_ln31_2_fu_641_p2  |     *    |      3|  0|  21|          32|          32|
    |mul_ln31_fu_633_p2    |     *    |      3|  0|  21|          32|          32|
    |mul_ln32_1_fu_649_p2  |     *    |      3|  0|  21|          32|          32|
    |mul_ln32_2_fu_653_p2  |     *    |      3|  0|  21|          32|          32|
    |mul_ln32_fu_645_p2    |     *    |      3|  0|  21|          32|          32|
    |mul_ln33_1_fu_661_p2  |     *    |      3|  0|  21|          32|          32|
    |mul_ln33_2_fu_665_p2  |     *    |      3|  0|  21|          32|          32|
    |mul_ln33_fu_657_p2    |     *    |      3|  0|  21|          32|          32|
    |mul_ln34_1_fu_673_p2  |     *    |      3|  0|  21|          32|          32|
    |mul_ln34_2_fu_677_p2  |     *    |      3|  0|  21|          32|          32|
    |mul_ln34_fu_669_p2    |     *    |      3|  0|  21|          32|          32|
    |mul_ln35_1_fu_685_p2  |     *    |      3|  0|  21|          32|          32|
    |mul_ln35_2_fu_689_p2  |     *    |      3|  0|  21|          32|          32|
    |mul_ln35_fu_681_p2    |     *    |      3|  0|  21|          32|          32|
    |add_ln18_1_fu_420_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln18_fu_416_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln19_1_fu_430_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln19_fu_426_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln20_1_fu_524_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln20_fu_520_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln21_1_fu_533_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln21_fu_529_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln22_1_fu_543_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln22_fu_539_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln23_1_fu_553_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln23_fu_549_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln24_1_fu_562_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln24_fu_558_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln25_1_fu_571_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln25_fu_567_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln26_1_fu_580_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln26_fu_576_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln27_1_fu_697_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln27_fu_693_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln28_1_fu_707_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln28_fu_703_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln29_1_fu_717_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln29_fu_713_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln30_1_fu_726_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln30_fu_722_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln31_1_fu_735_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln31_fu_731_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln32_1_fu_744_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln32_fu_740_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln33_1_fu_753_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln33_fu_749_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln34_1_fu_762_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln34_fu_758_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln35_1_fu_771_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln35_fu_767_p2    |     +    |      0|  0|  32|          32|          32|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |    162|  0|2286|        2880|        2880|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  62|         15|    1|         15|
    |tmpFx_address0           |  33|          6|   10|         60|
    |tmpFx_address1           |  27|          5|   10|         50|
    |tmpObjSEndTerm_address0  |  33|          6|   10|         60|
    |tmpObjSEndTerm_address1  |  27|          5|   10|         50|
    |tmpQN1_address0          |  33|          6|   10|         60|
    |tmpQN1_address1          |  27|          5|   10|         50|
    |tmpQN1_d0                |  33|          6|   32|        192|
    |tmpQN1_d1                |  27|          5|   32|        160|
    |tmpQN2_address0          |  33|          6|   10|         60|
    |tmpQN2_address1          |  27|          5|   10|         50|
    |tmpQN2_d0                |  33|          6|   32|        192|
    |tmpQN2_d1                |  27|          5|   32|        160|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 422|         81|  209|       1159|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |add_ln18_1_reg_1049             |  32|   0|   32|          0|
    |add_ln19_1_reg_1056             |  32|   0|   32|          0|
    |add_ln20_1_reg_1168             |  32|   0|   32|          0|
    |add_ln21_1_reg_1176             |  32|   0|   32|          0|
    |add_ln22_1_reg_1183             |  32|   0|   32|          0|
    |add_ln23_1_reg_1190             |  32|   0|   32|          0|
    |add_ln24_1_reg_1198             |  32|   0|   32|          0|
    |add_ln25_1_reg_1206             |  32|   0|   32|          0|
    |add_ln26_1_reg_1214             |  32|   0|   32|          0|
    |add_ln29_1_reg_1357             |  32|   0|   32|          0|
    |add_ln30_1_reg_1362             |  32|   0|   32|          0|
    |add_ln31_1_reg_1367             |  32|   0|   32|          0|
    |add_ln32_1_reg_1372             |  32|   0|   32|          0|
    |add_ln33_1_reg_1377             |  32|   0|   32|          0|
    |add_ln34_1_reg_1382             |  32|   0|   32|          0|
    |add_ln35_1_reg_1387             |  32|   0|   32|          0|
    |ap_CS_fsm                       |  14|   0|   14|          0|
    |mul_ln18_1_reg_990              |  32|   0|   32|          0|
    |mul_ln18_2_reg_995              |  32|   0|   32|          0|
    |mul_ln18_reg_985                |  32|   0|   32|          0|
    |mul_ln19_1_reg_1005             |  32|   0|   32|          0|
    |mul_ln19_2_reg_1010             |  32|   0|   32|          0|
    |mul_ln19_reg_1000               |  32|   0|   32|          0|
    |mul_ln20_1_reg_1068             |  32|   0|   32|          0|
    |mul_ln20_2_reg_1073             |  32|   0|   32|          0|
    |mul_ln20_reg_1063               |  32|   0|   32|          0|
    |mul_ln21_1_reg_1083             |  32|   0|   32|          0|
    |mul_ln21_2_reg_1088             |  32|   0|   32|          0|
    |mul_ln21_reg_1078               |  32|   0|   32|          0|
    |mul_ln22_1_reg_1098             |  32|   0|   32|          0|
    |mul_ln22_2_reg_1103             |  32|   0|   32|          0|
    |mul_ln22_reg_1093               |  32|   0|   32|          0|
    |mul_ln23_1_reg_1113             |  32|   0|   32|          0|
    |mul_ln23_2_reg_1118             |  32|   0|   32|          0|
    |mul_ln23_reg_1108               |  32|   0|   32|          0|
    |mul_ln24_1_reg_1128             |  32|   0|   32|          0|
    |mul_ln24_2_reg_1133             |  32|   0|   32|          0|
    |mul_ln24_reg_1123               |  32|   0|   32|          0|
    |mul_ln25_1_reg_1143             |  32|   0|   32|          0|
    |mul_ln25_2_reg_1148             |  32|   0|   32|          0|
    |mul_ln25_reg_1138               |  32|   0|   32|          0|
    |mul_ln26_1_reg_1158             |  32|   0|   32|          0|
    |mul_ln26_2_reg_1163             |  32|   0|   32|          0|
    |mul_ln26_reg_1153               |  32|   0|   32|          0|
    |mul_ln27_1_reg_1227             |  32|   0|   32|          0|
    |mul_ln27_2_reg_1232             |  32|   0|   32|          0|
    |mul_ln27_reg_1222               |  32|   0|   32|          0|
    |mul_ln28_1_reg_1242             |  32|   0|   32|          0|
    |mul_ln28_2_reg_1247             |  32|   0|   32|          0|
    |mul_ln28_reg_1237               |  32|   0|   32|          0|
    |mul_ln29_1_reg_1257             |  32|   0|   32|          0|
    |mul_ln29_2_reg_1262             |  32|   0|   32|          0|
    |mul_ln29_reg_1252               |  32|   0|   32|          0|
    |mul_ln30_1_reg_1272             |  32|   0|   32|          0|
    |mul_ln30_2_reg_1277             |  32|   0|   32|          0|
    |mul_ln30_reg_1267               |  32|   0|   32|          0|
    |mul_ln31_1_reg_1287             |  32|   0|   32|          0|
    |mul_ln31_2_reg_1292             |  32|   0|   32|          0|
    |mul_ln31_reg_1282               |  32|   0|   32|          0|
    |mul_ln32_1_reg_1302             |  32|   0|   32|          0|
    |mul_ln32_2_reg_1307             |  32|   0|   32|          0|
    |mul_ln32_reg_1297               |  32|   0|   32|          0|
    |mul_ln33_1_reg_1317             |  32|   0|   32|          0|
    |mul_ln33_2_reg_1322             |  32|   0|   32|          0|
    |mul_ln33_reg_1312               |  32|   0|   32|          0|
    |mul_ln34_1_reg_1332             |  32|   0|   32|          0|
    |mul_ln34_2_reg_1337             |  32|   0|   32|          0|
    |mul_ln34_reg_1327               |  32|   0|   32|          0|
    |mul_ln35_1_reg_1347             |  32|   0|   32|          0|
    |mul_ln35_2_reg_1352             |  32|   0|   32|          0|
    |mul_ln35_reg_1342               |  32|   0|   32|          0|
    |tmpFx_load_1_reg_823            |  32|   0|   32|          0|
    |tmpFx_load_2_reg_840            |  32|   0|   32|          0|
    |tmpFx_load_3_reg_901            |  32|   0|   32|          0|
    |tmpFx_load_4_reg_911            |  32|   0|   32|          0|
    |tmpFx_load_5_reg_955            |  32|   0|   32|          0|
    |tmpFx_load_6_reg_965            |  32|   0|   32|          0|
    |tmpFx_load_7_reg_1029           |  32|   0|   32|          0|
    |tmpFx_load_8_reg_1039           |  32|   0|   32|          0|
    |tmpFx_load_reg_786              |  32|   0|   32|          0|
    |tmpObjSEndTerm_load_1_reg_833   |  32|   0|   32|          0|
    |tmpObjSEndTerm_load_2_reg_850   |  32|   0|   32|          0|
    |tmpObjSEndTerm_load_3_reg_877   |  32|   0|   32|          0|
    |tmpObjSEndTerm_load_4_reg_884   |  32|   0|   32|          0|
    |tmpObjSEndTerm_load_5_reg_931   |  32|   0|   32|          0|
    |tmpObjSEndTerm_load_6_reg_938   |  32|   0|   32|          0|
    |tmpObjSEndTerm_load_7_reg_1015  |  32|   0|   32|          0|
    |tmpObjSEndTerm_load_8_reg_1022  |  32|   0|   32|          0|
    |tmpObjSEndTerm_load_reg_796     |  32|   0|   32|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           |2830|   0| 2830|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | acado_setObjQN1QN2 | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | acado_setObjQN1QN2 | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | acado_setObjQN1QN2 | return value |
|ap_done                  | out |    1| ap_ctrl_hs | acado_setObjQN1QN2 | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | acado_setObjQN1QN2 | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | acado_setObjQN1QN2 | return value |
|tmpFx_address0           | out |   10|  ap_memory |        tmpFx       |     array    |
|tmpFx_ce0                | out |    1|  ap_memory |        tmpFx       |     array    |
|tmpFx_q0                 |  in |   32|  ap_memory |        tmpFx       |     array    |
|tmpFx_address1           | out |   10|  ap_memory |        tmpFx       |     array    |
|tmpFx_ce1                | out |    1|  ap_memory |        tmpFx       |     array    |
|tmpFx_q1                 |  in |   32|  ap_memory |        tmpFx       |     array    |
|tmpObjSEndTerm_address0  | out |   10|  ap_memory |   tmpObjSEndTerm   |     array    |
|tmpObjSEndTerm_ce0       | out |    1|  ap_memory |   tmpObjSEndTerm   |     array    |
|tmpObjSEndTerm_q0        |  in |   32|  ap_memory |   tmpObjSEndTerm   |     array    |
|tmpObjSEndTerm_address1  | out |   10|  ap_memory |   tmpObjSEndTerm   |     array    |
|tmpObjSEndTerm_ce1       | out |    1|  ap_memory |   tmpObjSEndTerm   |     array    |
|tmpObjSEndTerm_q1        |  in |   32|  ap_memory |   tmpObjSEndTerm   |     array    |
|tmpQN1_address0          | out |   10|  ap_memory |       tmpQN1       |     array    |
|tmpQN1_ce0               | out |    1|  ap_memory |       tmpQN1       |     array    |
|tmpQN1_we0               | out |    1|  ap_memory |       tmpQN1       |     array    |
|tmpQN1_d0                | out |   32|  ap_memory |       tmpQN1       |     array    |
|tmpQN1_address1          | out |   10|  ap_memory |       tmpQN1       |     array    |
|tmpQN1_ce1               | out |    1|  ap_memory |       tmpQN1       |     array    |
|tmpQN1_we1               | out |    1|  ap_memory |       tmpQN1       |     array    |
|tmpQN1_d1                | out |   32|  ap_memory |       tmpQN1       |     array    |
|tmpQN2_address0          | out |   10|  ap_memory |       tmpQN2       |     array    |
|tmpQN2_ce0               | out |    1|  ap_memory |       tmpQN2       |     array    |
|tmpQN2_we0               | out |    1|  ap_memory |       tmpQN2       |     array    |
|tmpQN2_d0                | out |   32|  ap_memory |       tmpQN2       |     array    |
|tmpQN2_address1          | out |   10|  ap_memory |       tmpQN2       |     array    |
|tmpQN2_ce1               | out |    1|  ap_memory |       tmpQN2       |     array    |
|tmpQN2_we1               | out |    1|  ap_memory |       tmpQN2       |     array    |
|tmpQN2_d1                | out |   32|  ap_memory |       tmpQN2       |     array    |
+-------------------------+-----+-----+------------+--------------------+--------------+

